Warning: Derate summary report may not match the output of report_timing without timing derates applied. (UITE-447)
****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type max
	-input_pins
	-nets
	-nworst 5
	-slack_lesser_than 10.0000
	-max_paths 10000
	-unique_pins
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
	-include_hierarchical_pins
Design : user_project_wrapper
Version: T-2022.03-SP3
Date   : Sun Dec 11 06:24:28 2022
****************************************


  Startpoint: mprj/o_FF[138]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[1] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5020   1.0500   0.0000   0.6303 &   2.8253 r
  mprj/o_FF[138]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1469   1.0500            0.6944 &   3.5197 r
  mprj/o_q[138] (net)                                    2   0.0100 
  mprj/o_dly[138]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1469   1.0500   0.0000   0.0001 &   3.5198 r
  mprj/o_dly[138]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.0958   1.0500            1.3588 &   4.8786 r
  mprj/o_q_dly[138] (net)                                1   0.0040 
  mprj/o_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.0958   1.0500   0.0000   0.0001 &   4.8787 r
  mprj/o_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.8916   1.0500            3.9410 &   8.8196 r
  mprj/io_oeb[1] (net)                                   1   0.6034 
  mprj/io_oeb[1] (user_proj_example)                                           0.0000   1.0500            0.0000 &   8.8196 r
  io_oeb[1] (net) 
  io_oeb[1] (out)                                                     7.1271   6.9441   1.0500   2.9894   3.5666 &  12.3862 r
  data arrival time                                                                                                 12.3862

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -12.3862
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.4862

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5898 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5898 

  slack (with derating applied) (VIOLATED)                                                               -4.4862 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.8964 



  Startpoint: mprj/o_FF[45]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[13]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5323   1.0500   0.0000   0.6665 &   2.8615 r
  mprj/o_FF[45]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1418   1.0500            0.6918 &   3.5533 r
  mprj/o_q[45] (net)                                     2   0.0095 
  mprj/o_dly[45]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1418   1.0500   0.0000   0.0001 &   3.5534 r
  mprj/o_dly[45]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1025   1.0500            1.3631 &   4.9165 r
  mprj/o_q_dly[45] (net)                                 1   0.0047 
  mprj/o_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1025   1.0500   0.0000   0.0001 &   4.9166 r
  mprj/o_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.6789   1.0500            3.3506 &   8.2671 r
  mprj/la_data_out[13] (net)                             1   0.5015 
  mprj/la_data_out[13] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.2671 r
  la_data_out[13] (net) 
  la_data_out[13] (out)                                               5.6443   5.6972   1.0500   3.0914   3.4590 &  11.7261 r
  data arrival time                                                                                                 11.7261

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.7261
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.8261

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5584 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5584 

  slack (with derating applied) (VIOLATED)                                                               -3.8261 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2677 



  Startpoint: mprj/o_FF[47]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[15]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5323   1.0500   0.0000   0.6671 &   2.8621 r
  mprj/o_FF[47]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1660   1.0500            0.7063 &   3.5684 r
  mprj/o_q[47] (net)                                     2   0.0118 
  mprj/o_dly[47]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0106   0.1660   1.0500   0.0042   0.0046 &   3.5730 r
  mprj/o_dly[47]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2034   1.0500            1.4324 &   5.0054 r
  mprj/o_q_dly[47] (net)                                 2   0.0147 
  mprj/o_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2034   1.0500   0.0000   0.0002 &   5.0056 r
  mprj/o_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.4371   1.0500            3.2319 &   8.2374 r
  mprj/la_data_out[15] (net)                             1   0.4797 
  mprj/la_data_out[15] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.2374 r
  la_data_out[15] (net) 
  la_data_out[15] (out)                                               5.3147   5.4529   1.0500   2.9132   3.2534 &  11.4909 r
  data arrival time                                                                                                 11.4909

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.4909
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5909

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5472 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5472 

  slack (with derating applied) (VIOLATED)                                                               -3.5909 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0437 



  Startpoint: mprj/o_FF[49]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[17]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5323   1.0500   0.0000   0.6675 &   2.8624 r
  mprj/o_FF[49]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0980   1.0500            0.6625 &   3.5249 r
  mprj/o_q[49] (net)                                     1   0.0051 
  mprj/o_dly[49]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0980   1.0500   0.0000   0.0001 &   3.5250 r
  mprj/o_dly[49]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1106   1.0500            1.3646 &   4.8896 r
  mprj/o_q_dly[49] (net)                                 1   0.0055 
  mprj/o_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1106   1.0500   0.0000   0.0000 &   4.8897 r
  mprj/o_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.5325   1.0500            3.2784 &   8.1681 r
  mprj/la_data_out[17] (net)                             1   0.4890 
  mprj/la_data_out[17] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.1681 r
  la_data_out[17] (net) 
  la_data_out[17] (out)                                               5.3702   5.5485   1.0500   2.9521   3.2964 &  11.4645 r
  data arrival time                                                                                                 11.4645

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.4645
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5645

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5459 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5459 

  slack (with derating applied) (VIOLATED)                                                               -3.5645 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0185 



  Startpoint: mprj/o_FF[48]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[16]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5323   1.0500   0.0000   0.6672 &   2.8622 r
  mprj/o_FF[48]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1216   1.0500            0.6790 &   3.5412 r
  mprj/o_q[48] (net)                                     1   0.0075 
  mprj/o_dly[48]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1216   1.0500   0.0000   0.0001 &   3.5413 r
  mprj/o_dly[48]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2342   1.0500            1.4481 &   4.9894 r
  mprj/o_q_dly[48] (net)                                 2   0.0177 
  mprj/o_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0124   0.2342   1.0500   0.0050   0.0055 &   4.9949 r
  mprj/o_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.4009   1.0500            3.2155 &   8.2104 r
  mprj/la_data_out[16] (net)                             1   0.4765 
  mprj/la_data_out[16] (user_proj_example)                                     0.0000   1.0500            0.0000 &   8.2104 r
  la_data_out[16] (net) 
  la_data_out[16] (out)                                               5.2284   5.4165   1.0500   2.8742   3.2089 &  11.4193 r
  data arrival time                                                                                                 11.4193

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -11.4193
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5193

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5438 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5438 

  slack (with derating applied) (VIOLATED)                                                               -3.5193 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9755 



  Startpoint: mprj/o_FF[99]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[0] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5020   1.0500   0.0000   0.6300 &   2.8250 r
  mprj/o_FF[99]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1668   1.0500            0.7063 &   3.5314 r
  mprj/o_q[99] (net)                                     2   0.0119 
  mprj/o_dly[99]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1668   1.0500   0.0000   0.0002 &   3.5315 r
  mprj/o_dly[99]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1069   1.0500            1.3685 &   4.9001 r
  mprj/o_q_dly[99] (net)                                 1   0.0051 
  mprj/o_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1069   1.0500   0.0000   0.0001 &   4.9001 r
  mprj/o_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.1617   1.0500            3.4609 &   8.3611 r
  mprj/io_out[0] (net)                                   1   0.5340 
  mprj/io_out[0] (user_proj_example)                                           0.0000   1.0500            0.0000 &   8.3611 r
  io_out[0] (net) 
  io_out[0] (out)                                                     4.0849   6.2033   1.0500   1.6645   2.1867 &  10.5478 r
  data arrival time                                                                                                 10.5478

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.5478
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6478

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.5023 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5023 

  slack (with derating applied) (VIOLATED)                                                               -2.6478 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1455 



  Startpoint: mprj/o_FF[174]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[37] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[174]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5096   1.0500   0.0000   0.7632 &   2.9582 r
  mprj/o_FF[174]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1731   1.0500            0.7102 &   3.6684 r
  mprj/o_q[174] (net)                                    2   0.0125 
  mprj/o_dly[174]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1731   1.0500   0.0000   0.0002 &   3.6686 r
  mprj/o_dly[174]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.0900   1.0500            1.3570 &   5.0256 r
  mprj/o_q_dly[174] (net)                                1   0.0034 
  mprj/o_BUF[174]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.0900   1.0500   0.0000   0.0000 &   5.0256 r
  mprj/o_BUF[174]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.2721   1.0500            3.4565 &   8.4822 r
  mprj/io_oeb[37] (net)                                  1   0.5403 
  mprj/io_oeb[37] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.4822 r
  io_oeb[37] (net) 
  io_oeb[37] (out)                                                    2.8114   6.3343   1.0500   1.1431   1.7179 &  10.2000 r
  data arrival time                                                                                                 10.2000

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.2000
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3000

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4857 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4857 

  slack (with derating applied) (VIOLATED)                                                               -2.3000 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8143 



  Startpoint: mprj/o_FF[124]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[25] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[124]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5108   1.0500   0.0000   0.7205 &   2.9155 r
  mprj/o_FF[124]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0937   1.0500            0.6591 &   3.5746 r
  mprj/o_q[124] (net)                                    1   0.0046 
  mprj/o_dly[124]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0937   1.0500   0.0000   0.0001 &   3.5747 r
  mprj/o_dly[124]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3426   1.0500            1.5115 &   5.0862 r
  mprj/o_q_dly[124] (net)                                2   0.0279 
  mprj/o_BUF[124]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0579   0.3426   1.0500   0.0235   0.0253 &   5.1115 r
  mprj/o_BUF[124]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.7163   1.0500            2.7998 &   7.9113 r
  mprj/io_out[25] (net)                                  1   0.4150 
  mprj/io_out[25] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.9113 r
  io_out[25] (net) 
  io_out[25] (out)                                                    4.3004   4.7365   1.0500   1.8025   2.0981 &  10.0094 r
  data arrival time                                                                                                 10.0094

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -10.0094
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1094

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4766 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4766 

  slack (with derating applied) (VIOLATED)                                                               -2.1094 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6328 



  Startpoint: mprj/o_FF[125]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[26] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5109   1.0500   0.0000   0.7305 &   2.9255 r
  mprj/o_FF[125]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1018   1.0500            0.6648 &   3.5903 r
  mprj/o_q[125] (net)                                    1   0.0055 
  mprj/o_dly[125]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1018   1.0500   0.0000   0.0001 &   3.5904 r
  mprj/o_dly[125]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2456   1.0500            1.4537 &   5.0440 r
  mprj/o_q_dly[125] (net)                                2   0.0188 
  mprj/o_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2456   1.0500   0.0000   0.0003 &   5.0443 r
  mprj/o_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.6607   1.0500            2.7658 &   7.8101 r
  mprj/io_out[26] (net)                                  1   0.4097 
  mprj/io_out[26] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.8101 r
  io_out[26] (net) 
  io_out[26] (out)                                                    4.3877   4.6795   1.0500   1.8488   2.1366 &   9.9467 r
  data arrival time                                                                                                  9.9467

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.9467
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0467

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4737 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4737 

  slack (with derating applied) (VIOLATED)                                                               -2.0467 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5731 



  Startpoint: mprj/o_FF[51]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[19]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5323   1.0500   0.0000   0.6674 &   2.8624 r
  mprj/o_FF[51]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2047   1.0500            0.7295 &   3.5919 r
  mprj/o_q[51] (net)                                     2   0.0155 
  mprj/o_dly[51]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2047   1.0500   0.0000   0.0002 &   3.5921 r
  mprj/o_dly[51]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1000   1.0500            1.3671 &   4.9592 r
  mprj/o_q_dly[51] (net)                                 1   0.0044 
  mprj/o_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1000   1.0500   0.0000   0.0001 &   4.9593 r
  mprj/o_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.3071   1.0500            2.5601 &   7.5194 r
  mprj/la_data_out[19] (net)                             1   0.3795 
  mprj/la_data_out[19] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.5194 r
  la_data_out[19] (net) 
  la_data_out[19] (out)                                               3.3977   4.3225   1.0500   1.4394   1.6806 &   9.2000 r
  data arrival time                                                                                                  9.2000

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.2000
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3000

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4381 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4381 

  slack (with derating applied) (VIOLATED)                                                               -1.3000 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8619 



  Startpoint: mprj/o_FF[46]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[14]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5323   1.0500   0.0000   0.6668 &   2.8618 r
  mprj/o_FF[46]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1571   1.0500            0.7010 &   3.5627 r
  mprj/o_q[46] (net)                                     2   0.0110 
  mprj/o_dly[46]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0163   0.1571   1.0500   0.0065   0.0070 &   3.5697 r
  mprj/o_dly[46]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1152   1.0500            1.3736 &   4.9433 r
  mprj/o_q_dly[46] (net)                                 1   0.0060 
  mprj/o_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1152   1.0500   0.0000   0.0001 &   4.9433 r
  mprj/o_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.2037   1.0500            2.5077 &   7.4510 r
  mprj/la_data_out[14] (net)                             1   0.3705 
  mprj/la_data_out[14] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.4510 r
  la_data_out[14] (net) 
  la_data_out[14] (out)                                               3.3553   4.2176   1.0500   1.4915   1.7245 &   9.1756 r
  data arrival time                                                                                                  9.1756

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.1756
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2756

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4369 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4369 

  slack (with derating applied) (VIOLATED)                                                               -1.2756 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8386 



  Startpoint: mprj/o_FF[132]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[33] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5101   1.0500   0.0000   0.7566 &   2.9515 r
  mprj/o_FF[132]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1272   1.0500            0.6826 &   3.6341 r
  mprj/o_q[132] (net)                                    1   0.0081 
  mprj/o_dly[132]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0163   0.1272   1.0500   0.0065   0.0070 &   3.6411 r
  mprj/o_dly[132]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1969   1.0500            1.4247 &   5.0659 r
  mprj/o_q_dly[132] (net)                                2   0.0141 
  mprj/o_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0375   0.1969   1.0500   0.0152   0.0161 &   5.0820 r
  mprj/o_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.0962   1.0500            2.9417 &   8.0237 r
  mprj/io_out[33] (net)                                  1   0.4444 
  mprj/io_out[33] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.0237 r
  io_out[33] (net) 
  io_out[33] (out)                                                    1.8267   5.1385   1.0500   0.7362   1.0873 &   9.1110 r
  data arrival time                                                                                                  9.1110

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.1110
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2110

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4339 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4339 

  slack (with derating applied) (VIOLATED)                                                               -1.2110 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7771 



  Startpoint: mprj/o_FF[136]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[37] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[136]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5096   1.0500   0.0000   0.7634 &   2.9583 r
  mprj/o_FF[136]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1524   1.0500            0.6978 &   3.6561 r
  mprj/o_q[136] (net)                                    2   0.0105 
  mprj/o_dly[136]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1524   1.0500   0.0000   0.0001 &   3.6562 r
  mprj/o_dly[136]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1258   1.0500            1.3807 &   5.0370 r
  mprj/o_q_dly[136] (net)                                1   0.0071 
  mprj/o_BUF[136]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1258   1.0500   0.0000   0.0001 &   5.0371 r
  mprj/o_BUF[136]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.5505   1.0500            3.1365 &   8.1736 r
  mprj/io_out[37] (net)                                  1   0.4813 
  mprj/io_out[37] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.1736 r
  io_out[37] (net) 
  io_out[37] (out)                                                    1.1608   5.5937   1.0500   0.4635   0.9017 &   9.0753 r
  data arrival time                                                                                                  9.0753

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.0753
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1753

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4322 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4322 

  slack (with derating applied) (VIOLATED)                                                               -1.1753 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7431 



  Startpoint: mprj/o_FF[68]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[36]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5645   1.0500   0.0000   0.8904 &   3.0854 r
  mprj/o_FF[68]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1403   1.0500            0.6914 &   3.7768 r
  mprj/o_q[68] (net)                                     2   0.0094 
  mprj/o_dly[68]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1403   1.0500   0.0000   0.0001 &   3.7769 r
  mprj/o_dly[68]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3631   1.0500            1.5284 &   5.3053 r
  mprj/o_q_dly[68] (net)                                 2   0.0298 
  mprj/o_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3631   1.0500   0.0000   0.0006 &   5.3060 r
  mprj/o_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.1000   1.0500            2.4685 &   7.7744 r
  mprj/la_data_out[36] (net)                             1   0.3614 
  mprj/la_data_out[36] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.7744 r
  la_data_out[36] (net) 
  la_data_out[36] (out)                                               2.5306   4.1135   1.0500   1.0470   1.2572 &   9.0316 r
  data arrival time                                                                                                  9.0316

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.0316
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1316

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4301 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4301 

  slack (with derating applied) (VIOLATED)                                                               -1.1316 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7015 



  Startpoint: mprj/o_FF[56]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[24]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5469   1.0500   0.0000   0.7930 &   2.9880 r
  mprj/o_FF[56]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1291   1.0500            0.6844 &   3.6724 r
  mprj/o_q[56] (net)                                     1   0.0083 
  mprj/o_dly[56]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0366   0.1291   1.0500   0.0144   0.0152 &   3.6876 r
  mprj/o_dly[56]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1939   1.0500            1.4230 &   5.1106 r
  mprj/o_q_dly[56] (net)                                 2   0.0138 
  mprj/o_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1939   1.0500   0.0000   0.0002 &   5.1108 r
  mprj/o_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.1218   1.0500            2.4765 &   7.5873 r
  mprj/la_data_out[24] (net)                             1   0.3632 
  mprj/la_data_out[24] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.5873 r
  la_data_out[24] (net) 
  la_data_out[24] (out)                                               2.8654   4.1342   1.0500   1.2232   1.4332 &   9.0205 r
  data arrival time                                                                                                  9.0205

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -9.0205
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1205

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4295 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4295 

  slack (with derating applied) (VIOLATED)                                                               -1.1205 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6910 



  Startpoint: mprj/o_FF[52]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[20]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5645   1.0500   0.0000   0.8934 &   3.0884 r
  mprj/o_FF[52]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1707   1.0500            0.7096 &   3.7980 r
  mprj/o_q[52] (net)                                     2   0.0123 
  mprj/o_dly[52]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0364   0.1707   1.0500   0.0148   0.0157 &   3.8137 r
  mprj/o_dly[52]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1505   1.0500            1.3991 &   5.2128 r
  mprj/o_q_dly[52] (net)                                 1   0.0095 
  mprj/o_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0443   0.1505   1.0500   0.0180   0.0190 &   5.2318 r
  mprj/o_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.0955   1.0500            2.4563 &   7.6880 r
  mprj/la_data_out[20] (net)                             1   0.3611 
  mprj/la_data_out[20] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.6880 r
  la_data_out[20] (net) 
  la_data_out[20] (out)                                               2.6286   4.1079   1.0500   1.1003   1.3015 &   8.9895 r
  data arrival time                                                                                                  8.9895

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.9895
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0895

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4281 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4281 

  slack (with derating applied) (VIOLATED)                                                               -1.0895 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6615 



  Startpoint: mprj/o_FF[57]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[25]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5472   1.0500   0.0000   0.7914 &   2.9864 r
  mprj/o_FF[57]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2494   1.0500            0.7565 &   3.7429 r
  mprj/o_q[57] (net)                                     2   0.0198 
  mprj/o_dly[57]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0690   0.2494   1.0500   0.0280   0.0298 &   3.7727 r
  mprj/o_dly[57]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2952   1.0500            1.4949 &   5.2676 r
  mprj/o_q_dly[57] (net)                                 2   0.0235 
  mprj/o_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1615   0.2952   1.0500   0.0641   0.0677 &   5.3353 r
  mprj/o_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.9608   1.0500            2.3877 &   7.7230 r
  mprj/la_data_out[25] (net)                             1   0.3489 
  mprj/la_data_out[25] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.7230 r
  la_data_out[25] (net) 
  la_data_out[25] (out)                                               2.4540   3.9735   1.0500   1.0230   1.2193 &   8.9423 r
  data arrival time                                                                                                  8.9423

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.9423
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0423

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4258 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4258 

  slack (with derating applied) (VIOLATED)                                                               -1.0423 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6165 



  Startpoint: mprj/o_FF[135]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[36] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[135]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5096   1.0500   0.0000   0.7632 &   2.9582 r
  mprj/o_FF[135]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2095   1.0500            0.7321 &   3.6903 r
  mprj/o_q[135] (net)                                    2   0.0160 
  mprj/o_dly[135]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.1349   0.2095   1.0500   0.0550   0.0580 &   3.7483 r
  mprj/o_dly[135]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1511   1.0500            1.4032 &   5.1515 r
  mprj/o_q_dly[135] (net)                                1   0.0096 
  mprj/o_BUF[135]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0405   0.1511   1.0500   0.0165   0.0174 &   5.1689 r
  mprj/o_BUF[135]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.4453   1.0500            3.1142 &   8.2831 r
  mprj/io_out[36] (net)                                  1   0.4748 
  mprj/io_out[36] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.2831 r
  io_out[36] (net) 
  io_out[36] (out)                                                    0.6383   5.5022   1.0500   0.2525   0.6529 &   8.9360 r
  data arrival time                                                                                                  8.9360

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.9360
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0360

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4255 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4255 

  slack (with derating applied) (VIOLATED)                                                               -1.0360 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6105 



  Startpoint: mprj/o_FF[50]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[18]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5323   1.0500   0.0000   0.6675 &   2.8625 r
  mprj/o_FF[50]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1635   1.0500            0.7048 &   3.5673 r
  mprj/o_q[50] (net)                                     2   0.0116 
  mprj/o_dly[50]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1635   1.0500   0.0000   0.0002 &   3.5674 r
  mprj/o_dly[50]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.0998   1.0500            1.3631 &   4.9306 r
  mprj/o_q_dly[50] (net)                                 1   0.0044 
  mprj/o_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.0998   1.0500   0.0000   0.0001 &   4.9306 r
  mprj/o_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.0703   1.0500            2.4331 &   7.3637 r
  mprj/la_data_out[18] (net)                             1   0.3589 
  mprj/la_data_out[18] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.3637 r
  la_data_out[18] (net) 
  la_data_out[18] (out)                                               3.2096   4.0832   1.0500   1.3400   1.5559 &   8.9196 r
  data arrival time                                                                                                  8.9196

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.9196
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0196

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4247 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4247 

  slack (with derating applied) (VIOLATED)                                                               -1.0196 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5948 



  Startpoint: mprj/o_FF[152]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[15] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5047   1.0500   0.0000   0.6269 &   2.8219 r
  mprj/o_FF[152]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0972   1.0500            0.6614 &   3.4834 r
  mprj/o_q[152] (net)                                    1   0.0050 
  mprj/o_dly[152]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0972   1.0500   0.0000   0.0001 &   3.4834 r
  mprj/o_dly[152]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2667   1.0500            1.4659 &   4.9494 r
  mprj/o_q_dly[152] (net)                                2   0.0208 
  mprj/o_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2667   1.0500   0.0000   0.0004 &   4.9498 r
  mprj/o_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.1514   1.0500            2.4606 &   7.4104 r
  mprj/io_oeb[15] (net)                                  1   0.3639 
  mprj/io_oeb[15] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.4104 r
  io_oeb[15] (net) 
  io_oeb[15] (out)                                                    2.9231   4.1714   1.0500   1.1909   1.4315 &   8.8419 r
  data arrival time                                                                                                  8.8419

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.8419
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9419

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4210 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4210 

  slack (with derating applied) (VIOLATED)                                                               -0.9419 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5208 



  Startpoint: mprj/o_FF[55]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[23]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5470   1.0500   0.0000   0.7924 &   2.9874 r
  mprj/o_FF[55]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2124   1.0500            0.7343 &   3.7218 r
  mprj/o_q[55] (net)                                     2   0.0163 
  mprj/o_dly[55]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0622   0.2124   1.0500   0.0252   0.0268 &   3.7485 r
  mprj/o_dly[55]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2024   1.0500            1.4360 &   5.1846 r
  mprj/o_q_dly[55] (net)                                 2   0.0146 
  mprj/o_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2024   1.0500   0.0000   0.0002 &   5.1848 r
  mprj/o_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.9191   1.0500            2.3583 &   7.5431 r
  mprj/la_data_out[23] (net)                             1   0.3451 
  mprj/la_data_out[23] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.5431 r
  la_data_out[23] (net) 
  la_data_out[23] (out)                                               2.4865   3.9315   1.0500   1.0436   1.2381 &   8.7812 r
  data arrival time                                                                                                  8.7812

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.7812
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8812

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4182 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4182 

  slack (with derating applied) (VIOLATED)                                                               -0.8812 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4631 



  Startpoint: mprj/o_FF[95]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[63]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[95]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5665   1.0500   0.0000   0.9527 &   3.1476 r
  mprj/o_FF[95]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1486   1.0500            0.6964 &   3.8440 r
  mprj/o_q[95] (net)                                     2   0.0102 
  mprj/o_dly[95]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0221   0.1486   1.0500   0.0089   0.0094 &   3.8534 r
  mprj/o_dly[95]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4186   1.0500            1.5628 &   5.4162 r
  mprj/o_q_dly[95] (net)                                 2   0.0350 
  mprj/o_BUF[95]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0799   0.4186   1.0500   0.0324   0.0348 &   5.4511 r
  mprj/o_BUF[95]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.2517   1.0500            2.5118 &   7.9628 r
  mprj/la_data_out[63] (net)                             1   0.3723 
  mprj/la_data_out[63] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.9628 r
  la_data_out[63] (net) 
  la_data_out[63] (out)                                               1.4406   4.2788   1.0500   0.5673   0.8179 &   8.7808 r
  data arrival time                                                                                                  8.7808

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.7808
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8808

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4181 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4181 

  slack (with derating applied) (VIOLATED)                                                               -0.8808 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4626 



  Startpoint: mprj/o_FF[59]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[27]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5468   1.0500   0.0000   0.7931 &   2.9881 r
  mprj/o_FF[59]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0896   1.0500            0.6568 &   3.6449 r
  mprj/o_q[59] (net)                                     1   0.0042 
  mprj/o_dly[59]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0896   1.0500   0.0000   0.0001 &   3.6450 r
  mprj/o_dly[59]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1631   1.0500            1.3989 &   5.0439 r
  mprj/o_q_dly[59] (net)                                 2   0.0108 
  mprj/o_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1631   1.0500   0.0000   0.0001 &   5.0440 r
  mprj/o_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.9750   1.0500            2.3927 &   7.4367 r
  mprj/la_data_out[27] (net)                             1   0.3506 
  mprj/la_data_out[27] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.4367 r
  la_data_out[27] (net) 
  la_data_out[27] (out)                                               2.6245   3.9862   1.0500   1.0908   1.2869 &   8.7237 r
  data arrival time                                                                                                  8.7237

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.7237
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8237

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4154 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4154 

  slack (with derating applied) (VIOLATED)                                                               -0.8237 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4082 



  Startpoint: mprj/o_FF[173]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[36] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[173]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5096   1.0500   0.0000   0.7633 &   2.9583 r
  mprj/o_FF[173]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2646   1.0500            0.7650 &   3.7233 r
  mprj/o_q[173] (net)                                    2   0.0212 
  mprj/o_dly[173]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.2121   0.2646   1.0500   0.0871   0.0917 &   3.8150 r
  mprj/o_dly[173]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1974   1.0500            1.4345 &   5.2495 r
  mprj/o_q_dly[173] (net)                                2   0.0141 
  mprj/o_BUF[173]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0106   0.1974   1.0500   0.0043   0.0048 &   5.2543 r
  mprj/o_BUF[173]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.1364   1.0500            2.9101 &   8.1644 r
  mprj/io_oeb[36] (net)                                  1   0.4443 
  mprj/io_oeb[36] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.1644 r
  io_oeb[36] (net) 
  io_oeb[36] (out)                                                    0.3199   5.1789   1.0500   0.1209   0.5154 &   8.6798 r
  data arrival time                                                                                                  8.6798

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.6798
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7798

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4133 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4133 

  slack (with derating applied) (VIOLATED)                                                               -0.7798 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3664 



  Startpoint: mprj/o_FF[141]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[4] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5022   1.0500   0.0000   0.6239 &   2.8189 r
  mprj/o_FF[141]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1171   1.0500            0.6754 &   3.4943 r
  mprj/o_q[141] (net)                                    1   0.0071 
  mprj/o_dly[141]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1171   1.0500   0.0000   0.0001 &   3.4944 r
  mprj/o_dly[141]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2279   1.0500            1.4437 &   4.9381 r
  mprj/o_q_dly[141] (net)                                2   0.0171 
  mprj/o_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2279   1.0500   0.0000   0.0002 &   4.9383 r
  mprj/o_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.9891   1.0500            2.8982 &   7.8365 r
  mprj/io_oeb[4] (net)                                   1   0.4355 
  mprj/io_oeb[4] (user_proj_example)                                           0.0000   1.0500            0.0000 &   7.8365 r
  io_oeb[4] (net) 
  io_oeb[4] (out)                                                     1.1966   5.0259   1.0500   0.4880   0.7999 &   8.6364 r
  data arrival time                                                                                                  8.6364

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.6364
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7364

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4113 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4113 

  slack (with derating applied) (VIOLATED)                                                               -0.7364 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3251 



  Startpoint: mprj/o_FF[83]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[51]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5645   1.0500   0.0000   0.9002 &   3.0952 r
  mprj/o_FF[83]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1273   1.0500            0.6835 &   3.7787 r
  mprj/o_q[83] (net)                                     2   0.0081 
  mprj/o_dly[83]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1273   1.0500   0.0000   0.0001 &   3.7788 r
  mprj/o_dly[83]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3119   1.0500            1.4962 &   5.2750 r
  mprj/o_q_dly[83] (net)                                 2   0.0250 
  mprj/o_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0399   0.3119   1.0500   0.0158   0.0171 &   5.2921 r
  mprj/o_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.6980   1.0500            2.2322 &   7.5244 r
  mprj/la_data_out[51] (net)                             1   0.3255 
  mprj/la_data_out[51] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.5244 r
  la_data_out[51] (net) 
  la_data_out[51] (out)                                               2.2196   3.7121   1.0500   0.8973   1.0962 &   8.6206 r
  data arrival time                                                                                                  8.6206

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.6206
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7206

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4105 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4105 

  slack (with derating applied) (VIOLATED)                                                               -0.7206 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3101 



  Startpoint: mprj/o_FF[172]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[35] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5096   1.0500   0.0000   0.7627 &   2.9577 r
  mprj/o_FF[172]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1172   1.0500            0.6755 &   3.6332 r
  mprj/o_q[172] (net)                                    1   0.0071 
  mprj/o_dly[172]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0222   0.1172   1.0500   0.0090   0.0095 &   3.6428 r
  mprj/o_dly[172]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1514   1.0500            1.3946 &   5.0374 r
  mprj/o_q_dly[172] (net)                                2   0.0096 
  mprj/o_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1514   1.0500   0.0000   0.0001 &   5.0375 r
  mprj/o_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.5833   1.0500            3.1957 &   8.2332 r
  mprj/io_oeb[35] (net)                                  1   0.4870 
  mprj/io_oeb[35] (user_proj_example)                                          0.0000   1.0500            0.0000 &   8.2332 r
  io_oeb[35] (net) 
  io_oeb[35] (out)                                                    0.0000   5.6352   1.0500   0.0000   0.3742 &   8.6074 r
  data arrival time                                                                                                  8.6074

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.6074
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7074

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4099 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4099 

  slack (with derating applied) (VIOLATED)                                                               -0.7074 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2975 



  Startpoint: mprj/o_FF[30]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[30]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4121   1.0500   0.0000   0.3220 &   2.5170 r
  mprj/o_FF[30]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1835   1.0500            0.7149 &   3.2319 r
  mprj/o_q[30] (net)                                     2   0.0135 
  mprj/o_dly[30]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0139   0.1835   1.0500   0.0056   0.0061 &   3.2380 r
  mprj/o_dly[30]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1856   1.0500            1.4227 &   4.6607 r
  mprj/o_q_dly[30] (net)                                 2   0.0130 
  mprj/o_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1856   1.0500   0.0000   0.0002 &   4.6609 r
  mprj/o_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.3458   1.0500            2.5870 &   7.2479 r
  mprj/wbs_dat_o[30] (net)                               1   0.3823 
  mprj/wbs_dat_o[30] (user_proj_example)                                       0.0000   1.0500            0.0000 &   7.2479 r
  wbs_dat_o[30] (net) 
  wbs_dat_o[30] (out)                                                 2.6210   4.3617   1.0500   1.0750   1.3099 &   8.5578 r
  data arrival time                                                                                                  8.5578

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.5578
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6578

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4075 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4075 

  slack (with derating applied) (VIOLATED)                                                               -0.6578 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2503 



  Startpoint: mprj/o_FF[8]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[8]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.2605   1.0500   0.0000   0.1204 &   2.3154 r
  mprj/o_FF[8]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1931   1.0500            0.7184 &   3.0338 r
  mprj/o_q[8] (net)                                      2   0.0144 
  mprj/o_dly[8]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.1931   1.0500   0.0000   0.0002 &   3.0341 r
  mprj/o_dly[8]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.2571   1.0500            1.4688 &   4.5028 r
  mprj/o_q_dly[8] (net)                                  2   0.0199 
  mprj/o_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0707   0.2571   1.0500   0.0288   0.0305 &   4.5333 r
  mprj/o_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             4.4228   1.0500            2.6486 &   7.1819 r
  mprj/wbs_dat_o[8] (net)                                1   0.3897 
  mprj/wbs_dat_o[8] (user_proj_example)                                        0.0000   1.0500            0.0000 &   7.1819 r
  wbs_dat_o[8] (net) 
  wbs_dat_o[8] (out)                                                  2.6335   4.4383   1.0500   1.0746   1.3141 &   8.4961 r
  data arrival time                                                                                                  8.4961

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.4961
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5961

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4046 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4046 

  slack (with derating applied) (VIOLATED)                                                               -0.5961 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1915 



  Startpoint: mprj/o_FF[6]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[6]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.2606   1.0500   0.0000   0.1203 &   2.3153 r
  mprj/o_FF[6]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1035   1.0500            0.6622 &   2.9775 r
  mprj/o_q[6] (net)                                      1   0.0057 
  mprj/o_dly[6]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.1035   1.0500   0.0000   0.0001 &   2.9775 r
  mprj/o_dly[6]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.3106   1.0500            1.4933 &   4.4709 r
  mprj/o_q_dly[6] (net)                                  2   0.0249 
  mprj/o_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0768   0.3106   1.0500   0.0312   0.0332 &   4.5041 r
  mprj/o_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             4.4836   1.0500            2.6849 &   7.1890 r
  mprj/wbs_dat_o[6] (net)                                1   0.3953 
  mprj/wbs_dat_o[6] (user_proj_example)                                        0.0000   1.0500            0.0000 &   7.1890 r
  wbs_dat_o[6] (net) 
  wbs_dat_o[6] (out)                                                  2.5889   4.4998   1.0500   1.0548   1.2991 &   8.4881 r
  data arrival time                                                                                                  8.4881

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.4881
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5881

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4042 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4042 

  slack (with derating applied) (VIOLATED)                                                               -0.5881 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1839 



  Startpoint: mprj/o_FF[134]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[35] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5096   1.0500   0.0000   0.7634 &   2.9584 r
  mprj/o_FF[134]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2396   1.0500            0.7501 &   3.7085 r
  mprj/o_q[134] (net)                                    2   0.0189 
  mprj/o_dly[134]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0331   0.2396   1.0500   0.0132   0.0142 &   3.7227 r
  mprj/o_dly[134]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1503   1.0500            1.4041 &   5.1268 r
  mprj/o_q_dly[134] (net)                                2   0.0095 
  mprj/o_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1503   1.0500   0.0000   0.0001 &   5.1270 r
  mprj/o_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.8120   1.0500            2.7582 &   7.8852 r
  mprj/io_out[35] (net)                                  1   0.4190 
  mprj/io_out[35] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.8852 r
  io_out[35] (net) 
  io_out[35] (out)                                                    0.6225   4.8633   1.0500   0.2501   0.5983 &   8.4835 r
  data arrival time                                                                                                  8.4835

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.4835
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5835

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4040 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4040 

  slack (with derating applied) (VIOLATED)                                                               -0.5835 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1795 



  Startpoint: mprj/o_FF[165]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[28] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[165]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5107   1.0500   0.0000   0.7418 &   2.9368 r
  mprj/o_FF[165]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0896   1.0500            0.6562 &   3.5930 r
  mprj/o_q[165] (net)                                    1   0.0042 
  mprj/o_dly[165]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0896   1.0500   0.0000   0.0001 &   3.5930 r
  mprj/o_dly[165]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1822   1.0500            1.4112 &   5.0042 r
  mprj/o_q_dly[165] (net)                                2   0.0126 
  mprj/o_BUF[165]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0362   0.1822   1.0500   0.0147   0.0156 &   5.0198 r
  mprj/o_BUF[165]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.9698   1.0500            2.3789 &   7.3988 r
  mprj/io_oeb[28] (net)                                  1   0.3494 
  mprj/io_oeb[28] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.3988 r
  io_oeb[28] (net) 
  io_oeb[28] (out)                                                    1.9752   3.9845   1.0500   0.8015   1.0087 &   8.4075 r
  data arrival time                                                                                                  8.4075

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.4075
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5075

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.4004 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4004 

  slack (with derating applied) (VIOLATED)                                                               -0.5075 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1071 



  Startpoint: mprj/o_FF[168]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[31] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[168]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5103   1.0500   0.0000   0.7528 &   2.9478 r
  mprj/o_FF[168]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1069   1.0500            0.6684 &   3.6162 r
  mprj/o_q[168] (net)                                    1   0.0060 
  mprj/o_dly[168]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0305   0.1069   1.0500   0.0124   0.0131 &   3.6293 r
  mprj/o_dly[168]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1959   1.0500            1.4222 &   5.0515 r
  mprj/o_q_dly[168] (net)                                2   0.0140 
  mprj/o_BUF[168]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0361   0.1959   1.0500   0.0146   0.0155 &   5.0670 r
  mprj/o_BUF[168]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.4682   1.0500            2.6142 &   7.6812 r
  mprj/io_oeb[31] (net)                                  1   0.3905 
  mprj/io_oeb[31] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.6812 r
  io_oeb[31] (net) 
  io_oeb[31] (out)                                                    0.9646   4.5002   1.0500   0.3922   0.6654 &   8.3466 r
  data arrival time                                                                                                  8.3466

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.3466
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4466

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3975 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3975 

  slack (with derating applied) (VIOLATED)                                                               -0.4466 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0491 



  Startpoint: mprj/o_FF[122]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[23] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[122]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5098   1.0500   0.0000   0.6895 &   2.8845 r
  mprj/o_FF[122]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1154   1.0500            0.6743 &   3.5588 r
  mprj/o_q[122] (net)                                    1   0.0069 
  mprj/o_dly[122]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0022   0.1154   1.0500   0.0009   0.0010 &   3.5599 r
  mprj/o_dly[122]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3169   1.0500            1.4982 &   5.0580 r
  mprj/o_q_dly[122] (net)                                2   0.0255 
  mprj/o_BUF[122]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0566   0.3169   1.0500   0.0230   0.0247 &   5.0827 r
  mprj/o_BUF[122]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.9890   1.0500            2.3589 &   7.4416 r
  mprj/io_out[23] (net)                                  1   0.3493 
  mprj/io_out[23] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.4416 r
  io_out[23] (net) 
  io_out[23] (out)                                                    1.6462   4.0112   1.0500   0.6551   0.8831 &   8.3247 r
  data arrival time                                                                                                  8.3247

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.3247
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4247

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3964 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3964 

  slack (with derating applied) (VIOLATED)                                                               -0.4247 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0283 



  Startpoint: mprj/o_FF[126]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[27] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5108   1.0500   0.0000   0.7247 &   2.9197 r
  mprj/o_FF[126]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0986   1.0500            0.6626 &   3.5823 r
  mprj/o_q[126] (net)                                    1   0.0051 
  mprj/o_dly[126]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0986   1.0500   0.0000   0.0001 &   3.5823 r
  mprj/o_dly[126]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2021   1.0500            1.4253 &   5.0077 r
  mprj/o_q_dly[126] (net)                                2   0.0146 
  mprj/o_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2021   1.0500   0.0000   0.0002 &   5.0079 r
  mprj/o_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.7640   1.0500            2.2725 &   7.2804 r
  mprj/io_out[27] (net)                                  1   0.3315 
  mprj/io_out[27] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.2804 r
  io_out[27] (net) 
  io_out[27] (out)                                                    2.0646   3.7755   1.0500   0.8433   1.0282 &   8.3086 r
  data arrival time                                                                                                  8.3086

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.3086
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4086

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3956 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3956 

  slack (with derating applied) (VIOLATED)                                                               -0.4086 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0130 



  Startpoint: mprj/o_FF[89]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[57]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5665   1.0500   0.0000   0.9538 &   3.1488 r
  mprj/o_FF[89]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1584   1.0500            0.7023 &   3.8511 r
  mprj/o_q[89] (net)                                     2   0.0111 
  mprj/o_dly[89]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1584   1.0500   0.0000   0.0002 &   3.8512 r
  mprj/o_dly[89]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4056   1.0500            1.5558 &   5.4070 r
  mprj/o_q_dly[89] (net)                                 2   0.0338 
  mprj/o_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0710   0.4056   1.0500   0.0278   0.0300 &   5.4370 r
  mprj/o_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.6668   1.0500            2.2124 &   7.6494 r
  mprj/la_data_out[57] (net)                             1   0.3225 
  mprj/la_data_out[57] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.6494 r
  la_data_out[57] (net) 
  la_data_out[57] (out)                                               1.1442   3.6818   1.0500   0.4588   0.6397 &   8.2891 r
  data arrival time                                                                                                  8.2891

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.2891
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3891

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3947 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3947 

  slack (with derating applied) (VIOLATED)                                                               -0.3891 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0056 



  Startpoint: mprj/o_FF[137]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[0] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[137]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5020   1.0500   0.0000   0.6302 &   2.8252 r
  mprj/o_FF[137]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2042   1.0500            0.7288 &   3.5540 r
  mprj/o_q[137] (net)                                    2   0.0155 
  mprj/o_dly[137]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0248   0.2042   1.0500   0.0098   0.0105 &   3.5645 r
  mprj/o_dly[137]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1151   1.0500            1.3780 &   4.9425 r
  mprj/o_q_dly[137] (net)                                1   0.0060 
  mprj/o_BUF[137]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1151   1.0500   0.0000   0.0001 &   4.9426 r
  mprj/o_BUF[137]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.8464   1.0500            2.7529 &   7.6955 r
  mprj/io_oeb[0] (net)                                   1   0.4201 
  mprj/io_oeb[0] (user_proj_example)                                           0.0000   1.0500            0.0000 &   7.6955 r
  io_oeb[0] (net) 
  io_oeb[0] (out)                                                     0.5759   4.8822   1.0500   0.2306   0.5877 &   8.2832 r
  data arrival time                                                                                                  8.2832

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.2832
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3832

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3944 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3944 

  slack (with derating applied) (VIOLATED)                                                               -0.3832 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0112 



  Startpoint: mprj/o_FF[94]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[62]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[94]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5665   1.0500   0.0000   0.9513 &   3.1463 r
  mprj/o_FF[94]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2428   1.0500            0.7529 &   3.8991 r
  mprj/o_q[94] (net)                                     2   0.0192 
  mprj/o_dly[94]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0251   0.2428   1.0500   0.0099   0.0107 &   3.9099 r
  mprj/o_dly[94]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4507   1.0500            1.5890 &   5.4988 r
  mprj/o_q_dly[94] (net)                                 2   0.0380 
  mprj/o_BUF[94]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0294   0.4507   1.0500   0.0111   0.0127 &   5.5115 r
  mprj/o_BUF[94]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.6945   1.0500            2.2187 &   7.7302 r
  mprj/la_data_out[62] (net)                             1   0.3245 
  mprj/la_data_out[62] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.7302 r
  la_data_out[62] (net) 
  la_data_out[62] (out)                                               0.8798   3.7121   1.0500   0.3555   0.5449 &   8.2751 r
  data arrival time                                                                                                  8.2751

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.2751
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3751

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3941 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3941 

  slack (with derating applied) (VIOLATED)                                                               -0.3751 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0190 



  Startpoint: mprj/o_FF[133]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[34] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5097   1.0500   0.0000   0.7619 &   2.9569 r
  mprj/o_FF[133]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1400   1.0500            0.6904 &   3.6473 r
  mprj/o_q[133] (net)                                    2   0.0094 
  mprj/o_dly[133]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1400   1.0500   0.0000   0.0001 &   3.6474 r
  mprj/o_dly[133]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2270   1.0500            1.4451 &   5.0925 r
  mprj/o_q_dly[133] (net)                                2   0.0170 
  mprj/o_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0890   0.2270   1.0500   0.0359   0.0380 &   5.1305 r
  mprj/o_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.8913   1.0500            2.8072 &   7.9378 r
  mprj/io_out[34] (net)                                  1   0.4253 
  mprj/io_out[34] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.9378 r
  io_out[34] (net) 
  io_out[34] (out)                                                    0.0000   4.9439   1.0500   0.0000   0.3350 &   8.2727 r
  data arrival time                                                                                                  8.2727

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.2727
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3727

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3939 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3939 

  slack (with derating applied) (VIOLATED)                                                               -0.3727 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0212 



  Startpoint: mprj/o_FF[140]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[3] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[140]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5021   1.0500   0.0000   0.6290 &   2.8240 r
  mprj/o_FF[140]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0999   1.0500            0.6634 &   3.4873 r
  mprj/o_q[140] (net)                                    1   0.0053 
  mprj/o_dly[140]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0999   1.0500   0.0000   0.0001 &   3.4874 r
  mprj/o_dly[140]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1976   1.0500            1.4227 &   4.9101 r
  mprj/o_q_dly[140] (net)                                2   0.0141 
  mprj/o_BUF[140]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1976   1.0500   0.0000   0.0002 &   4.9103 r
  mprj/o_BUF[140]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.5333   1.0500            2.6414 &   7.5517 r
  mprj/io_oeb[3] (net)                                   1   0.3957 
  mprj/io_oeb[3] (user_proj_example)                                           0.0000   1.0500            0.0000 &   7.5517 r
  io_oeb[3] (net) 
  io_oeb[3] (out)                                                     1.0127   4.5686   1.0500   0.4121   0.7040 &   8.2556 r
  data arrival time                                                                                                  8.2556

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.2556
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3556

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3931 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3931 

  slack (with derating applied) (VIOLATED)                                                               -0.3556 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0375 



  Startpoint: mprj/o_FF[102]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[3] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[102]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5021   1.0500   0.0000   0.6291 &   2.8241 r
  mprj/o_FF[102]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1248   1.0500            0.6808 &   3.5048 r
  mprj/o_q[102] (net)                                    1   0.0079 
  mprj/o_dly[102]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0517   0.1248   1.0500   0.0210   0.0221 &   3.5269 r
  mprj/o_dly[102]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1701   1.0500            1.4073 &   4.9342 r
  mprj/o_q_dly[102] (net)                                2   0.0115 
  mprj/o_BUF[102]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1701   1.0500   0.0000   0.0002 &   4.9344 r
  mprj/o_BUF[102]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.4862   1.0500            2.6060 &   7.5404 r
  mprj/io_out[3] (net)                                   1   0.3914 
  mprj/io_out[3] (user_proj_example)                                           0.0000   1.0500            0.0000 &   7.5404 r
  io_out[3] (net) 
  io_out[3] (out)                                                     1.0003   4.5232   1.0500   0.4071   0.7024 &   8.2428 r
  data arrival time                                                                                                  8.2428

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.2428
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3428

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3925 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3925 

  slack (with derating applied) (VIOLATED)                                                               -0.3428 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0497 



  Startpoint: mprj/o_FF[93]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[61]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[93]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5665   1.0500   0.0000   0.9522 &   3.1471 r
  mprj/o_FF[93]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1956   1.0500            0.7246 &   3.8717 r
  mprj/o_q[93] (net)                                     2   0.0147 
  mprj/o_dly[93]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0204   0.1956   1.0500   0.0080   0.0086 &   3.8804 r
  mprj/o_dly[93]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4004   1.0500            1.5559 &   5.4363 r
  mprj/o_q_dly[93] (net)                                 2   0.0333 
  mprj/o_BUF[93]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0190   0.4004   1.0500   0.0074   0.0086 &   5.4449 r
  mprj/o_BUF[93]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.6859   1.0500            2.2145 &   7.6594 r
  mprj/la_data_out[61] (net)                             1   0.3238 
  mprj/la_data_out[61] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.6594 r
  la_data_out[61] (net) 
  la_data_out[61] (out)                                               0.8910   3.7031   1.0500   0.3601   0.5470 &   8.2064 r
  data arrival time                                                                                                  8.2064

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.2064
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3064

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3908 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3908 

  slack (with derating applied) (VIOLATED)                                                               -0.3064 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0844 



  Startpoint: mprj/o_FF[82]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[50]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5645   1.0500   0.0000   0.9001 &   3.0951 r
  mprj/o_FF[82]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1461   1.0500            0.6949 &   3.7899 r
  mprj/o_q[82] (net)                                     2   0.0099 
  mprj/o_dly[82]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1461   1.0500   0.0000   0.0001 &   3.7901 r
  mprj/o_dly[82]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2977   1.0500            1.4893 &   5.2793 r
  mprj/o_q_dly[82] (net)                                 2   0.0237 
  mprj/o_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2977   1.0500   0.0000   0.0005 &   5.2798 r
  mprj/o_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.6673   1.0500            2.2208 &   7.5006 r
  mprj/la_data_out[50] (net)                             1   0.3231 
  mprj/la_data_out[50] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.5006 r
  la_data_out[50] (net) 
  la_data_out[50] (out)                                               1.2096   3.6798   1.0500   0.4922   0.6632 &   8.1637 r
  data arrival time                                                                                                  8.1637

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.1637
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2637

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3887 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3887 

  slack (with derating applied) (VIOLATED)                                                               -0.2637 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1250 



  Startpoint: mprj/o_FF[128]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[29] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5107   1.0500   0.0000   0.7444 &   2.9394 r
  mprj/o_FF[128]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0860   1.0500            0.6537 &   3.5932 r
  mprj/o_q[128] (net)                                    1   0.0038 
  mprj/o_dly[128]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0860   1.0500   0.0000   0.0000 &   3.5932 r
  mprj/o_dly[128]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2151   1.0500            1.4318 &   5.0250 r
  mprj/o_q_dly[128] (net)                                2   0.0158 
  mprj/o_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0586   0.2151   1.0500   0.0239   0.0252 &   5.0502 r
  mprj/o_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.8502   1.0500            2.2927 &   7.3429 r
  mprj/io_out[29] (net)                                  1   0.3376 
  mprj/io_out[29] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.3429 r
  io_out[29] (net) 
  io_out[29] (out)                                                    1.4796   3.8687   1.0500   0.5964   0.8092 &   8.1521 r
  data arrival time                                                                                                  8.1521

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.1521
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2521

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3882 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3882 

  slack (with derating applied) (VIOLATED)                                                               -0.2521 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1361 



  Startpoint: mprj/o_FF[127]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[28] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5107   1.0500   0.0000   0.7417 &   2.9367 r
  mprj/o_FF[127]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0885   1.0500            0.6555 &   3.5921 r
  mprj/o_q[127] (net)                                    1   0.0041 
  mprj/o_dly[127]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0885   1.0500   0.0000   0.0000 &   3.5922 r
  mprj/o_dly[127]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1827   1.0500            1.4113 &   5.0035 r
  mprj/o_q_dly[127] (net)                                2   0.0127 
  mprj/o_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0362   0.1827   1.0500   0.0147   0.0156 &   5.0190 r
  mprj/o_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.9381   1.0500            2.3590 &   7.3780 r
  mprj/io_out[28] (net)                                  1   0.3465 
  mprj/io_out[28] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.3780 r
  io_out[28] (net) 
  io_out[28] (out)                                                    1.3960   3.9524   1.0500   0.5602   0.7525 &   8.1305 r
  data arrival time                                                                                                  8.1305

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.1305
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2305

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3872 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3872 

  slack (with derating applied) (VIOLATED)                                                               -0.2305 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1567 



  Startpoint: mprj/o_FF[81]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[49]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[81]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5645   1.0500   0.0000   0.8997 &   3.0947 r
  mprj/o_FF[81]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0964   1.0500            0.6618 &   3.7565 r
  mprj/o_q[81] (net)                                     1   0.0049 
  mprj/o_dly[81]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0964   1.0500   0.0000   0.0001 &   3.7566 r
  mprj/o_dly[81]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3251   1.0500            1.5012 &   5.2578 r
  mprj/o_q_dly[81] (net)                                 2   0.0262 
  mprj/o_BUF[81]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0480   0.3251   1.0500   0.0187   0.0201 &   5.2779 r
  mprj/o_BUF[81]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.6940   1.0500            2.2296 &   7.5075 r
  mprj/la_data_out[49] (net)                             1   0.3251 
  mprj/la_data_out[49] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.5075 r
  la_data_out[49] (net) 
  la_data_out[49] (out)                                               1.1048   3.7081   1.0500   0.4454   0.6205 &   8.1280 r
  data arrival time                                                                                                  8.1280

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.1280
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2280

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3870 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3870 

  slack (with derating applied) (VIOLATED)                                                               -0.2280 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1590 



  Startpoint: mprj/o_FF[96]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[96]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5665   1.0500   0.0000   0.9527 &   3.1477 r
  mprj/o_FF[96]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1281   1.0500            0.6841 &   3.8317 r
  mprj/o_q[96] (net)                                     1   0.0082 
  mprj/o_dly[96]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1281   1.0500   0.0000   0.0001 &   3.8319 r
  mprj/o_dly[96]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3553   1.0500            1.5226 &   5.3545 r
  mprj/o_q_dly[96] (net)                                 2   0.0291 
  mprj/o_BUF[96]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3553   1.0500   0.0000   0.0006 &   5.3551 r
  mprj/o_BUF[96]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.7819   1.0500            2.2655 &   7.6206 r
  mprj/irq[0] (net)                                      1   0.3323 
  mprj/irq[0] (user_proj_example)                                              0.0000   1.0500            0.0000 &   7.6206 r
  user_irq[0] (net) 
  user_irq[0] (out)                                                   0.7530   3.8004   1.0500   0.3071   0.5018 &   8.1224 r
  data arrival time                                                                                                  8.1224

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.1224
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2224

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3868 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3868 

  slack (with derating applied) (VIOLATED)                                                               -0.2224 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1644 



  Startpoint: mprj/o_FF[171]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[34] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[171]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5099   1.0500   0.0000   0.7591 &   2.9541 r
  mprj/o_FF[171]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1412   1.0500            0.6911 &   3.6452 r
  mprj/o_q[171] (net)                                    2   0.0095 
  mprj/o_dly[171]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1412   1.0500   0.0000   0.0001 &   3.6453 r
  mprj/o_dly[171]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2041   1.0500            1.4306 &   5.0759 r
  mprj/o_q_dly[171] (net)                                2   0.0148 
  mprj/o_BUF[171]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2041   1.0500   0.0000   0.0002 &   5.0761 r
  mprj/o_BUF[171]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.6310   1.0500            2.6697 &   7.7459 r
  mprj/io_oeb[34] (net)                                  1   0.4030 
  mprj/io_oeb[34] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.7459 r
  io_oeb[34] (net) 
  io_oeb[34] (out)                                                    0.1508   4.6784   1.0500   0.0570   0.3743 &   8.1202 r
  data arrival time                                                                                                  8.1202

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.1202
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2202

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3867 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3867 

  slack (with derating applied) (VIOLATED)                                                               -0.2202 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1665 



  Startpoint: mprj/o_FF[142]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[5] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[142]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5022   1.0500   0.0000   0.6226 &   2.8176 r
  mprj/o_FF[142]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1395   1.0500            0.6899 &   3.5075 r
  mprj/o_q[142] (net)                                    1   0.0093 
  mprj/o_dly[142]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0076   0.1395   1.0500   0.0031   0.0034 &   3.5109 r
  mprj/o_dly[142]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2900   1.0500            1.4840 &   4.9949 r
  mprj/o_q_dly[142] (net)                                2   0.0230 
  mprj/o_BUF[142]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1181   0.2900   1.0500   0.0478   0.0505 &   5.0454 r
  mprj/o_BUF[142]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.1642   1.0500            2.4119 &   7.4574 r
  mprj/io_oeb[5] (net)                                   1   0.3619 
  mprj/io_oeb[5] (user_proj_example)                                           0.0000   1.0500            0.0000 &   7.4574 r
  io_oeb[5] (net) 
  io_oeb[5] (out)                                                     0.9168   4.2065   1.0500   0.3667   0.6467 &   8.1041 r
  data arrival time                                                                                                  8.1041

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.1041
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2041

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3859 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3859 

  slack (with derating applied) (VIOLATED)                                                               -0.2041 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1818 



  Startpoint: mprj/o_FF[92]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[60]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[92]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5665   1.0500   0.0000   0.9512 &   3.1462 r
  mprj/o_FF[92]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2363   1.0500            0.7490 &   3.8952 r
  mprj/o_q[92] (net)                                     2   0.0186 
  mprj/o_dly[92]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0161   0.2363   1.0500   0.0065   0.0071 &   3.9024 r
  mprj/o_dly[92]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4278   1.0500            1.5750 &   5.4774 r
  mprj/o_q_dly[92] (net)                                 2   0.0359 
  mprj/o_BUF[92]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1569   0.4278   1.0500   0.0609   0.0648 &   5.5422 r
  mprj/o_BUF[92]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.4868   1.0500            2.1027 &   7.6449 r
  mprj/la_data_out[60] (net)                             1   0.3062 
  mprj/la_data_out[60] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.6449 r
  la_data_out[60] (net) 
  la_data_out[60] (out)                                               0.6732   3.5029   1.0500   0.2743   0.4462 &   8.0911 r
  data arrival time                                                                                                  8.0911

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.0911
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1911

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3853 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3853 

  slack (with derating applied) (VIOLATED)                                                               -0.1911 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1942 



  Startpoint: mprj/o_FF[170]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[33] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5103   1.0500   0.0000   0.7539 &   2.9488 r
  mprj/o_FF[170]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0826   1.0500            0.6514 &   3.6002 r
  mprj/o_q[170] (net)                                    1   0.0035 
  mprj/o_dly[170]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0826   1.0500   0.0000   0.0000 &   3.6002 r
  mprj/o_dly[170]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1836   1.0500            1.4111 &   5.0113 r
  mprj/o_q_dly[170] (net)                                2   0.0128 
  mprj/o_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0404   0.1836   1.0500   0.0161   0.0171 &   5.0284 r
  mprj/o_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.4166   1.0500            2.5578 &   7.5861 r
  mprj/io_oeb[33] (net)                                  1   0.3847 
  mprj/io_oeb[33] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.5861 r
  io_oeb[33] (net) 
  io_oeb[33] (out)                                                    0.4891   4.4578   1.0500   0.1928   0.4868 &   8.0729 r
  data arrival time                                                                                                  8.0729

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -8.0729
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1729

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3844 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3844 

  slack (with derating applied) (VIOLATED)                                                               -0.1729 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2115 



  Startpoint: mprj/o_FF[84]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[52]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5665   1.0500   0.0000   0.9521 &   3.1471 r
  mprj/o_FF[84]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1880   1.0500            0.7200 &   3.8672 r
  mprj/o_q[84] (net)                                     2   0.0139 
  mprj/o_dly[84]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.1626   0.1880   1.0500   0.0668   0.0704 &   3.9375 r
  mprj/o_dly[84]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2736   1.0500            1.4783 &   5.4159 r
  mprj/o_q_dly[84] (net)                                 2   0.0214 
  mprj/o_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0634   0.2736   1.0500   0.0244   0.0261 &   5.4419 r
  mprj/o_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.4927   1.0500            2.1075 &   7.5494 r
  mprj/la_data_out[52] (net)                             1   0.3067 
  mprj/la_data_out[52] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.5494 r
  la_data_out[52] (net) 
  la_data_out[52] (out)                                               0.7021   3.5067   1.0500   0.2858   0.4477 &   7.9971 r
  data arrival time                                                                                                  7.9971

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.9971
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0971

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3808 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3808 

  slack (with derating applied) (VIOLATED)                                                               -0.0971 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2837 



  Startpoint: mprj/o_FF[36]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[4]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4955   1.0500   0.0000   0.5491 &   2.7440 r
  mprj/o_FF[36]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0974   1.0500            0.6615 &   3.4055 r
  mprj/o_q[36] (net)                                     1   0.0050 
  mprj/o_dly[36]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0974   1.0500   0.0000   0.0001 &   3.4056 r
  mprj/o_dly[36]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1551   1.0500            1.3950 &   4.8006 r
  mprj/o_q_dly[36] (net)                                 2   0.0100 
  mprj/o_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1551   1.0500   0.0000   0.0001 &   4.8007 r
  mprj/o_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.7060   1.0500            2.2042 &   7.0049 r
  mprj/la_data_out[4] (net)                              1   0.3251 
  mprj/la_data_out[4] (user_proj_example)                                      0.0000   1.0500            0.0000 &   7.0049 r
  la_data_out[4] (net) 
  la_data_out[4] (out)                                                1.9001   3.7242   1.0500   0.7647   0.9682 &   7.9730 r
  data arrival time                                                                                                  7.9730

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.9730
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0730

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3797 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3797 

  slack (with derating applied) (VIOLATED)                                                               -0.0730 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3066 



  Startpoint: mprj/o_FF[86]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[54]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5665   1.0500   0.0000   0.9528 &   3.1478 r
  mprj/o_FF[86]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1521   1.0500            0.6985 &   3.8463 r
  mprj/o_q[86] (net)                                     1   0.0105 
  mprj/o_dly[86]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0666   0.1521   1.0500   0.0271   0.0286 &   3.8749 r
  mprj/o_dly[86]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2499   1.0500            1.4608 &   5.3356 r
  mprj/o_q_dly[86] (net)                                 2   0.0192 
  mprj/o_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2499   1.0500   0.0000   0.0003 &   5.3360 r
  mprj/o_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.4801   1.0500            2.0970 &   7.4329 r
  mprj/la_data_out[54] (net)                             1   0.3056 
  mprj/la_data_out[54] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.4329 r
  la_data_out[54] (net) 
  la_data_out[54] (out)                                               0.8186   3.4950   1.0500   0.3308   0.4985 &   7.9314 r
  data arrival time                                                                                                  7.9314

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.9314
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0314

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3777 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3777 

  slack (with derating applied) (VIOLATED)                                                               -0.0314 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3462 



  Startpoint: mprj/o_FF[72]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[40]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[72]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5645   1.0500   0.0000   0.8926 &   3.0876 r
  mprj/o_FF[72]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1646   1.0500            0.7059 &   3.7935 r
  mprj/o_q[72] (net)                                     2   0.0117 
  mprj/o_dly[72]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1646   1.0500   0.0000   0.0002 &   3.7937 r
  mprj/o_dly[72]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4862   1.0500            1.6049 &   5.3986 r
  mprj/o_q_dly[72] (net)                                 2   0.0412 
  mprj/o_BUF[72]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0039   0.4862   1.0500   0.0015   0.0030 &   5.4016 r
  mprj/o_BUF[72]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.2774   1.0500            1.9822 &   7.3837 r
  mprj/la_data_out[40] (net)                             1   0.2875 
  mprj/la_data_out[40] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.3837 r
  la_data_out[40] (net) 
  la_data_out[40] (out)                                               0.9352   3.2924   1.0500   0.3697   0.5300 &   7.9137 r
  data arrival time                                                                                                  7.9137

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.9137
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0137

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3768 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3768 

  slack (with derating applied) (VIOLATED)                                                               -0.0137 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3631 



  Startpoint: mprj/o_FF[35]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[3]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4969   1.0500   0.0000   0.5591 &   2.7541 r
  mprj/o_FF[35]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1147   1.0500            0.6736 &   3.4277 r
  mprj/o_q[35] (net)                                     1   0.0068 
  mprj/o_dly[35]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1147   1.0500   0.0000   0.0001 &   3.4278 r
  mprj/o_dly[35]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2037   1.0500            1.4279 &   4.8557 r
  mprj/o_q_dly[35] (net)                                 2   0.0147 
  mprj/o_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2037   1.0500   0.0000   0.0002 &   4.8559 r
  mprj/o_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.5323   1.0500            2.1051 &   6.9610 r
  mprj/la_data_out[3] (net)                              1   0.3093 
  mprj/la_data_out[3] (user_proj_example)                                      0.0000   1.0500            0.0000 &   6.9610 r
  la_data_out[3] (net) 
  la_data_out[3] (out)                                                1.8332   3.5508   1.0500   0.7422   0.9414 &   7.9024 r
  data arrival time                                                                                                  7.9024

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.9024
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0024

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3763 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3763 

  slack (with derating applied) (VIOLATED)                                                               -0.0024 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3739 



  Startpoint: mprj/o_FF[91]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[59]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[91]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5665   1.0500   0.0000   0.9520 &   3.1470 r
  mprj/o_FF[91]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2405   1.0500            0.7515 &   3.8985 r
  mprj/o_q[91] (net)                                     2   0.0190 
  mprj/o_dly[91]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.1660   0.2405   1.0500   0.0675   0.0711 &   3.9696 r
  mprj/o_dly[91]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3723   1.0500            1.5414 &   5.5110 r
  mprj/o_q_dly[91] (net)                                 2   0.0307 
  mprj/o_BUF[91]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1260   0.3723   1.0500   0.0498   0.0529 &   5.5639 r
  mprj/o_BUF[91]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.2820   1.0500            1.9759 &   7.5399 r
  mprj/la_data_out[59] (net)                             1   0.2876 
  mprj/la_data_out[59] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.5399 r
  la_data_out[59] (net) 
  la_data_out[59] (out)                                               0.4913   3.2992   1.0500   0.1970   0.3620 &   7.9018 r
  data arrival time                                                                                                  7.9018

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.9018
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0018

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3763 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3763 

  slack (with derating applied) (VIOLATED)                                                               -0.0018 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3744 



  Startpoint: mprj/o_FF[90]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[58]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[90]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5665   1.0500   0.0000   0.9539 &   3.1489 r
  mprj/o_FF[90]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1421   1.0500            0.6925 &   3.8414 r
  mprj/o_q[90] (net)                                     2   0.0096 
  mprj/o_dly[90]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1421   1.0500   0.0000   0.0001 &   3.8415 r
  mprj/o_dly[90]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4300   1.0500            1.5691 &   5.4107 r
  mprj/o_q_dly[90] (net)                                 2   0.0361 
  mprj/o_BUF[90]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0340   0.4300   1.0500   0.0130   0.0146 &   5.4253 r
  mprj/o_BUF[90]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.4526   1.0500            2.0737 &   7.4989 r
  mprj/la_data_out[58] (net)                             1   0.3027 
  mprj/la_data_out[58] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.4989 r
  la_data_out[58] (net) 
  la_data_out[58] (out)                                               0.5516   3.4706   1.0500   0.2218   0.3962 &   7.8951 r
  data arrival time                                                                                                  7.8951

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.8951
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0049

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3760 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3760 

  slack (with derating applied) (MET)                                                                     0.0049 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3809 



  Startpoint: mprj/o_FF[77]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[45]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5645   1.0500   0.0000   0.8942 &   3.0891 r
  mprj/o_FF[77]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1302   1.0500            0.6853 &   3.7745 r
  mprj/o_q[77] (net)                                     1   0.0084 
  mprj/o_dly[77]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1302   1.0500   0.0000   0.0001 &   3.7746 r
  mprj/o_dly[77]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3350   1.0500            1.5105 &   5.2851 r
  mprj/o_q_dly[77] (net)                                 2   0.0272 
  mprj/o_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0400   0.3350   1.0500   0.0157   0.0170 &   5.3021 r
  mprj/o_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.4728   1.0500            2.1020 &   7.4041 r
  mprj/la_data_out[45] (net)                             1   0.3052 
  mprj/la_data_out[45] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.4041 r
  la_data_out[45] (net) 
  la_data_out[45] (out)                                               0.7945   3.4860   1.0500   0.3169   0.4742 &   7.8783 r
  data arrival time                                                                                                  7.8783

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.8783
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0217

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3752 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3752 

  slack (with derating applied) (MET)                                                                     0.0217 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3968 



  Startpoint: mprj/o_FF[169]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[32] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[169]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5103   1.0500   0.0000   0.7527 &   2.9477 r
  mprj/o_FF[169]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1226   1.0500            0.6793 &   3.6271 r
  mprj/o_q[169] (net)                                    1   0.0076 
  mprj/o_dly[169]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0327   0.1226   1.0500   0.0133   0.0141 &   3.6411 r
  mprj/o_dly[169]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1750   1.0500            1.4103 &   5.0514 r
  mprj/o_q_dly[169] (net)                                2   0.0119 
  mprj/o_BUF[169]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0583   0.1750   1.0500   0.0236   0.0249 &   5.0763 r
  mprj/o_BUF[169]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.2097   1.0500            2.4513 &   7.5276 r
  mprj/io_oeb[32] (net)                                  1   0.3671 
  mprj/io_oeb[32] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.5276 r
  io_oeb[32] (net) 
  io_oeb[32] (out)                                                    0.1675   4.2453   1.0500   0.0633   0.3236 &   7.8512 r
  data arrival time                                                                                                  7.8512

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.8512
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0488

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3739 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3739 

  slack (with derating applied) (MET)                                                                     0.0488 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4227 



  Startpoint: mprj/o_FF[71]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[39]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5645   1.0500   0.0000   0.8918 &   3.0868 r
  mprj/o_FF[71]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1302   1.0500            0.6853 &   3.7721 r
  mprj/o_q[71] (net)                                     2   0.0084 
  mprj/o_dly[71]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1302   1.0500   0.0000   0.0001 &   3.7722 r
  mprj/o_dly[71]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4670   1.0500            1.5903 &   5.3625 r
  mprj/o_q_dly[71] (net)                                 2   0.0395 
  mprj/o_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1078   0.4670   1.0500   0.0420   0.0451 &   5.4076 r
  mprj/o_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.1943   1.0500            1.9488 &   7.3565 r
  mprj/la_data_out[39] (net)                             1   0.2808 
  mprj/la_data_out[39] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.3565 r
  la_data_out[39] (net) 
  la_data_out[39] (out)                                               0.8580   3.2060   1.0500   0.3494   0.4943 &   7.8508 r
  data arrival time                                                                                                  7.8508

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.8508
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0492

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3738 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3738 

  slack (with derating applied) (MET)                                                                     0.0492 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4230 



  Startpoint: mprj/o_FF[100]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[1] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5020   1.0500   0.0000   0.6303 &   2.8253 r
  mprj/o_FF[100]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1550   1.0500            0.6992 &   3.5245 r
  mprj/o_q[100] (net)                                    2   0.0108 
  mprj/o_dly[100]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0081   0.1550   1.0500   0.0032   0.0035 &   3.5281 r
  mprj/o_dly[100]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1031   1.0500            1.3648 &   4.8928 r
  mprj/o_q_dly[100] (net)                                1   0.0048 
  mprj/o_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1031   1.0500   0.0000   0.0001 &   4.8929 r
  mprj/o_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.6090   1.0500            2.6240 &   7.5169 r
  mprj/io_out[1] (net)                                   1   0.3996 
  mprj/io_out[1] (user_proj_example)                                           0.0000   1.0500            0.0000 &   7.5169 r
  io_out[1] (net) 
  io_out[1] (out)                                                     0.0000   4.6438   1.0500   0.0000   0.3250 &   7.8419 r
  data arrival time                                                                                                  7.8419

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.8419
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0581

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3734 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3734 

  slack (with derating applied) (MET)                                                                     0.0581 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4316 



  Startpoint: mprj/o_FF[146]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[9] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[146]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5022   1.0500   0.0000   0.6185 &   2.8135 r
  mprj/o_FF[146]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0935   1.0500            0.6589 &   3.4724 r
  mprj/o_q[146] (net)                                    1   0.0046 
  mprj/o_dly[146]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0935   1.0500   0.0000   0.0000 &   3.4724 r
  mprj/o_dly[146]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2894   1.0500            1.4792 &   4.9516 r
  mprj/o_q_dly[146] (net)                                2   0.0229 
  mprj/o_BUF[146]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0405   0.2894   1.0500   0.0161   0.0173 &   4.9689 r
  mprj/o_BUF[146]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.5464   1.0500            2.1513 &   7.1202 r
  mprj/io_oeb[9] (net)                                   1   0.3123 
  mprj/io_oeb[9] (user_proj_example)                                           0.0000   1.0500            0.0000 &   7.1202 r
  io_oeb[9] (net) 
  io_oeb[9] (out)                                                     1.3551   3.5579   1.0500   0.5505   0.7151 &   7.8353 r
  data arrival time                                                                                                  7.8353

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.8353
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0647

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3731 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3731 

  slack (with derating applied) (MET)                                                                     0.0647 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4378 



  Startpoint: mprj/o_FF[38]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[6]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4943   1.0500   0.0000   0.5410 &   2.7360 r
  mprj/o_FF[38]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1428   1.0500            0.6918 &   3.4278 r
  mprj/o_q[38] (net)                                     2   0.0096 
  mprj/o_dly[38]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1428   1.0500   0.0000   0.0001 &   3.4279 r
  mprj/o_dly[38]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2073   1.0500            1.4328 &   4.8607 r
  mprj/o_q_dly[38] (net)                                 2   0.0151 
  mprj/o_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2073   1.0500   0.0000   0.0002 &   4.8610 r
  mprj/o_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.4953   1.0500            2.0916 &   6.9525 r
  mprj/la_data_out[6] (net)                              1   0.3064 
  mprj/la_data_out[6] (user_proj_example)                                      0.0000   1.0500            0.0000 &   6.9525 r
  la_data_out[6] (net) 
  la_data_out[6] (out)                                                1.6826   3.5121   1.0500   0.6773   0.8634 &   7.8159 r
  data arrival time                                                                                                  7.8159

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.8159
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0841

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3722 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3722 

  slack (with derating applied) (MET)                                                                     0.0841 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4562 



  Startpoint: mprj/o_FF[85]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[53]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5665   1.0500   0.0000   0.9524 &   3.1474 r
  mprj/o_FF[85]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1444   1.0500            0.6939 &   3.8413 r
  mprj/o_q[85] (net)                                     2   0.0098 
  mprj/o_dly[85]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1444   1.0500   0.0000   0.0001 &   3.8415 r
  mprj/o_dly[85]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3338   1.0500            1.5110 &   5.3524 r
  mprj/o_q_dly[85] (net)                                 2   0.0271 
  mprj/o_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0436   0.3338   1.0500   0.0175   0.0188 &   5.3713 r
  mprj/o_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.3584   1.0500            2.0255 &   7.3968 r
  mprj/la_data_out[53] (net)                             1   0.2946 
  mprj/la_data_out[53] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.3968 r
  la_data_out[53] (net) 
  la_data_out[53] (out)                                               0.5562   3.3739   1.0500   0.2267   0.3883 &   7.7850 r
  data arrival time                                                                                                  7.7850

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.7850
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1150

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3707 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3707 

  slack (with derating applied) (MET)                                                                     0.1150 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4857 



  Startpoint: mprj/o_FF[97]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[97]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5665   1.0500   0.0000   0.9524 &   3.1474 r
  mprj/o_FF[97]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0985   1.0500            0.6633 &   3.8107 r
  mprj/o_q[97] (net)                                     1   0.0051 
  mprj/o_dly[97]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0985   1.0500   0.0000   0.0001 &   3.8108 r
  mprj/o_dly[97]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2558   1.0500            1.4595 &   5.2703 r
  mprj/o_q_dly[97] (net)                                 2   0.0198 
  mprj/o_BUF[97]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2558   1.0500   0.0000   0.0003 &   5.2707 r
  mprj/o_BUF[97]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.5324   1.0500            2.1056 &   7.3763 r
  mprj/irq[1] (net)                                      1   0.3090 
  mprj/irq[1] (user_proj_example)                                              0.0000   1.0500            0.0000 &   7.3763 r
  user_irq[1] (net) 
  user_irq[1] (out)                                                   0.4057   3.5533   1.0500   0.1632   0.3509 &   7.7272 r
  data arrival time                                                                                                  7.7272

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.7272
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1728

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3680 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3680 

  slack (with derating applied) (MET)                                                                     0.1728 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5407 



  Startpoint: mprj/o_FF[131]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[32] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5103   1.0500   0.0000   0.7529 &   2.9479 r
  mprj/o_FF[131]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1255   1.0500            0.6814 &   3.6293 r
  mprj/o_q[131] (net)                                    1   0.0079 
  mprj/o_dly[131]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1255   1.0500   0.0000   0.0001 &   3.6294 r
  mprj/o_dly[131]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1822   1.0500            1.4151 &   5.0445 r
  mprj/o_q_dly[131] (net)                                2   0.0126 
  mprj/o_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0369   0.1822   1.0500   0.0142   0.0152 &   5.0597 r
  mprj/o_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.1400   1.0500            2.4248 &   7.4844 r
  mprj/io_out[32] (net)                                  1   0.3615 
  mprj/io_out[32] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.4844 r
  io_out[32] (net) 
  io_out[32] (out)                                                    0.0000   4.1717   1.0500   0.0000   0.2419 &   7.7263 r
  data arrival time                                                                                                  7.7263

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.7263
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1737

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3679 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3679 

  slack (with derating applied) (MET)                                                                     0.1737 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5416 



  Startpoint: mprj/o_FF[78]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[46]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5645   1.0500   0.0000   0.8975 &   3.0925 r
  mprj/o_FF[78]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1204   1.0500            0.6787 &   3.7712 r
  mprj/o_q[78] (net)                                     1   0.0074 
  mprj/o_dly[78]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1204   1.0500   0.0000   0.0001 &   3.7713 r
  mprj/o_dly[78]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2683   1.0500            1.4692 &   5.2405 r
  mprj/o_q_dly[78] (net)                                 2   0.0209 
  mprj/o_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0329   0.2683   1.0500   0.0134   0.0144 &   5.2549 r
  mprj/o_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.3270   1.0500            2.0083 &   7.2631 r
  mprj/la_data_out[46] (net)                             1   0.2918 
  mprj/la_data_out[46] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.2631 r
  la_data_out[46] (net) 
  la_data_out[46] (out)                                               0.7183   3.3409   1.0500   0.2914   0.4478 &   7.7110 r
  data arrival time                                                                                                  7.7110

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.7110
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1890

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3672 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3672 

  slack (with derating applied) (MET)                                                                     0.1890 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5562 



  Startpoint: mprj/o_FF[79]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[47]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5645   1.0500   0.0000   0.8985 &   3.0935 r
  mprj/o_FF[79]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1063   1.0500            0.6688 &   3.7623 r
  mprj/o_q[79] (net)                                     1   0.0059 
  mprj/o_dly[79]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1063   1.0500   0.0000   0.0001 &   3.7624 r
  mprj/o_dly[79]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3901   1.0500            1.5418 &   5.3042 r
  mprj/o_q_dly[79] (net)                                 2   0.0323 
  mprj/o_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0891   0.3901   1.0500   0.0351   0.0375 &   5.3417 r
  mprj/o_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.2679   1.0500            1.9831 &   7.3248 r
  mprj/la_data_out[47] (net)                             1   0.2870 
  mprj/la_data_out[47] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.3248 r
  la_data_out[47] (net) 
  la_data_out[47] (out)                                               0.5760   3.2812   1.0500   0.2347   0.3837 &   7.7085 r
  data arrival time                                                                                                  7.7085

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.7085
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1915

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3671 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3671 

  slack (with derating applied) (MET)                                                                     0.1915 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5586 



  Startpoint: mprj/o_FF[88]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[56]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[88]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5665   1.0500   0.0000   0.9530 &   3.1480 r
  mprj/o_FF[88]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1363   1.0500            0.6890 &   3.8370 r
  mprj/o_q[88] (net)                                     2   0.0090 
  mprj/o_dly[88]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1363   1.0500   0.0000   0.0001 &   3.8372 r
  mprj/o_dly[88]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3805   1.0500            1.5386 &   5.3758 r
  mprj/o_q_dly[88] (net)                                 2   0.0314 
  mprj/o_BUF[88]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1302   0.3805   1.0500   0.0506   0.0538 &   5.4295 r
  mprj/o_BUF[88]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.1534   1.0500            1.9030 &   7.3325 r
  mprj/la_data_out[56] (net)                             1   0.2762 
  mprj/la_data_out[56] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.3325 r
  la_data_out[56] (net) 
  la_data_out[56] (out)                                               0.5161   3.1699   1.0500   0.2084   0.3664 &   7.6989 r
  data arrival time                                                                                                  7.6989

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.6989
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2011

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3666 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3666 

  slack (with derating applied) (MET)                                                                     0.2011 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5677 



  Startpoint: mprj/o_FF[139]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[2] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[139]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5021   1.0500   0.0000   0.6298 &   2.8247 r
  mprj/o_FF[139]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1896   1.0500            0.7200 &   3.5448 r
  mprj/o_q[139] (net)                                    2   0.0141 
  mprj/o_dly[139]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0024   0.1896   1.0500   0.0009   0.0012 &   3.5460 r
  mprj/o_dly[139]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.0886   1.0500            1.3575 &   4.9035 r
  mprj/o_q_dly[139] (net)                                1   0.0033 
  mprj/o_BUF[139]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.0886   1.0500   0.0000   0.0000 &   4.9035 r
  mprj/o_BUF[139]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.3358   1.0500            2.4949 &   7.3984 r
  mprj/io_oeb[2] (net)                                   1   0.3777 
  mprj/io_oeb[2] (user_proj_example)                                           0.0000   1.0500            0.0000 &   7.3984 r
  io_oeb[2] (net) 
  io_oeb[2] (out)                                                     0.0000   4.3792   1.0500   0.0000   0.2869 &   7.6853 r
  data arrival time                                                                                                  7.6853

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.6853
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2147

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3660 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3660 

  slack (with derating applied) (MET)                                                                     0.2147 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5807 



  Startpoint: mprj/o_FF[129]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[30] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5103   1.0500   0.0000   0.7525 &   2.9475 r
  mprj/o_FF[129]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1011   1.0500            0.6643 &   3.6118 r
  mprj/o_q[129] (net)                                    1   0.0054 
  mprj/o_dly[129]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0372   0.1011   1.0500   0.0150   0.0158 &   3.6275 r
  mprj/o_dly[129]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2172   1.0500            1.4354 &   5.0629 r
  mprj/o_q_dly[129] (net)                                2   0.0160 
  mprj/o_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0645   0.2172   1.0500   0.0262   0.0276 &   5.0906 r
  mprj/o_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.7407   1.0500            2.2126 &   7.3032 r
  mprj/io_out[30] (net)                                  1   0.3265 
  mprj/io_out[30] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.3032 r
  io_out[30] (net) 
  io_out[30] (out)                                                    0.4318   3.7653   1.0500   0.1678   0.3742 &   7.6774 r
  data arrival time                                                                                                  7.6774

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.6774
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2226

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3656 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3656 

  slack (with derating applied) (MET)                                                                     0.2226 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5882 



  Startpoint: mprj/o_FF[101]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[2] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[101]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5021   1.0500   0.0000   0.6295 &   2.8245 r
  mprj/o_FF[101]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1650   1.0500            0.7052 &   3.5297 r
  mprj/o_q[101] (net)                                    2   0.0117 
  mprj/o_dly[101]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0108   0.1650   1.0500   0.0044   0.0047 &   3.5344 r
  mprj/o_dly[101]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.0975   1.0500            1.3616 &   4.8961 r
  mprj/o_q_dly[101] (net)                                1   0.0042 
  mprj/o_BUF[101]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.0975   1.0500   0.0000   0.0000 &   4.8961 r
  mprj/o_BUF[101]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.3278   1.0500            2.4927 &   7.3889 r
  mprj/io_out[2] (net)                                   1   0.3771 
  mprj/io_out[2] (user_proj_example)                                           0.0000   1.0500            0.0000 &   7.3889 r
  io_out[2] (net) 
  io_out[2] (out)                                                     0.0000   4.3711   1.0500   0.0000   0.2878 &   7.6767 r
  data arrival time                                                                                                  7.6767

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.6767
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2233

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3656 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3656 

  slack (with derating applied) (MET)                                                                     0.2233 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5889 



  Startpoint: mprj/o_FF[65]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[33]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5645   1.0500   0.0000   0.8889 &   3.0839 r
  mprj/o_FF[65]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0935   1.0500            0.6598 &   3.7437 r
  mprj/o_q[65] (net)                                     1   0.0046 
  mprj/o_dly[65]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0935   1.0500   0.0000   0.0001 &   3.7437 r
  mprj/o_dly[65]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2552   1.0500            1.4585 &   5.2022 r
  mprj/o_q_dly[65] (net)                                 2   0.0197 
  mprj/o_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0479   0.2552   1.0500   0.0194   0.0207 &   5.2228 r
  mprj/o_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.1741   1.0500            1.9290 &   7.1518 r
  mprj/la_data_out[33] (net)                             1   0.2787 
  mprj/la_data_out[33] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.1518 r
  la_data_out[33] (net) 
  la_data_out[33] (out)                                               0.8859   3.1857   1.0500   0.3514   0.4941 &   7.6459 r
  data arrival time                                                                                                  7.6459

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.6459
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2541

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3641 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3641 

  slack (with derating applied) (MET)                                                                     0.2541 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6182 



  Startpoint: mprj/o_FF[2]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.2603   1.0500   0.0000   0.1210 &   2.3160 r
  mprj/o_FF[2]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1337   1.0500            0.6827 &   2.9987 r
  mprj/o_q[2] (net)                                      2   0.0088 
  mprj/o_dly[2]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.1337   1.0500   0.0000   0.0001 &   2.9988 r
  mprj/o_dly[2]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.2375   1.0500            1.4513 &   4.4501 r
  mprj/o_q_dly[2] (net)                                  2   0.0180 
  mprj/o_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.1017   0.2375   1.0500   0.0406   0.0428 &   4.4929 r
  mprj/o_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             4.0371   1.0500            2.3992 &   6.8922 r
  mprj/wbs_dat_o[2] (net)                                1   0.3542 
  mprj/wbs_dat_o[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &   6.8922 r
  wbs_dat_o[2] (net) 
  wbs_dat_o[2] (out)                                                  1.2931   4.0578   1.0500   0.5210   0.7455 &   7.6377 r
  data arrival time                                                                                                  7.6377

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.6377
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2623

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3637 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3637 

  slack (with derating applied) (MET)                                                                     0.2623 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6260 



  Startpoint: mprj/o_FF[87]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[55]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5665   1.0500   0.0000   0.9534 &   3.1484 r
  mprj/o_FF[87]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1513   1.0500            0.6980 &   3.8464 r
  mprj/o_q[87] (net)                                     2   0.0104 
  mprj/o_dly[87]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1513   1.0500   0.0000   0.0002 &   3.8465 r
  mprj/o_dly[87]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3220   1.0500            1.5045 &   5.3510 r
  mprj/o_q_dly[87] (net)                                 2   0.0260 
  mprj/o_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3220   1.0500   0.0000   0.0005 &   5.3515 r
  mprj/o_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.2352   1.0500            1.9466 &   7.2982 r
  mprj/la_data_out[55] (net)                             1   0.2833 
  mprj/la_data_out[55] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.2982 r
  la_data_out[55] (net) 
  la_data_out[55] (out)                                               0.4424   3.2521   1.0500   0.1766   0.3380 &   7.6361 r
  data arrival time                                                                                                  7.6361

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.6361
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2639

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3636 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3636 

  slack (with derating applied) (MET)                                                                     0.2639 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6275 



  Startpoint: mprj/o_FF[19]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[19]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.3987   1.0500   0.0000   0.2991 &   2.4941 r
  mprj/o_FF[19]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2372   1.0500            0.7470 &   3.2411 r
  mprj/o_q[19] (net)                                     2   0.0186 
  mprj/o_dly[19]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0415   0.2372   1.0500   0.0169   0.0180 &   3.2591 r
  mprj/o_dly[19]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1491   1.0500            1.4033 &   4.6624 r
  mprj/o_q_dly[19] (net)                                 2   0.0094 
  mprj/o_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1491   1.0500   0.0000   0.0001 &   4.6625 r
  mprj/o_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.7672   1.0500            2.2590 &   6.9215 r
  mprj/wbs_dat_o[19] (net)                               1   0.3316 
  mprj/wbs_dat_o[19] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.9215 r
  wbs_dat_o[19] (net) 
  wbs_dat_o[19] (out)                                                 1.2966   3.7816   1.0500   0.5220   0.7071 &   7.6286 r
  data arrival time                                                                                                  7.6286

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.6286
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2714

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3633 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3633 

  slack (with derating applied) (MET)                                                                     0.2714 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6347 



  Startpoint: mprj/o_FF[76]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[44]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5645   1.0500   0.0000   0.8986 &   3.0936 r
  mprj/o_FF[76]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1348   1.0500            0.6881 &   3.7817 r
  mprj/o_q[76] (net)                                     2   0.0089 
  mprj/o_dly[76]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1348   1.0500   0.0000   0.0001 &   3.7818 r
  mprj/o_dly[76]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3454   1.0500            1.5172 &   5.2990 r
  mprj/o_q_dly[76] (net)                                 2   0.0282 
  mprj/o_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3454   1.0500   0.0000   0.0006 &   5.2996 r
  mprj/o_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.1959   1.0500            1.9389 &   7.2385 r
  mprj/la_data_out[44] (net)                             1   0.2804 
  mprj/la_data_out[44] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.2385 r
  la_data_out[44] (net) 
  la_data_out[44] (out)                                               0.5832   3.2091   1.0500   0.2379   0.3833 &   7.6219 r
  data arrival time                                                                                                  7.6219

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.6219
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2781

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3629 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3629 

  slack (with derating applied) (MET)                                                                     0.2781 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6411 



  Startpoint: mprj/o_FF[130]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[31] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5107   1.0500   0.0000   0.7442 &   2.9392 r
  mprj/o_FF[130]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1041   1.0500            0.6664 &   3.6056 r
  mprj/o_q[130] (net)                                    1   0.0057 
  mprj/o_dly[130]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0195   0.1041   1.0500   0.0079   0.0084 &   3.6140 r
  mprj/o_dly[130]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2014   1.0500            1.4255 &   5.0395 r
  mprj/o_q_dly[130] (net)                                2   0.0145 
  mprj/o_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0655   0.2014   1.0500   0.0265   0.0280 &   5.0675 r
  mprj/o_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.9441   1.0500            2.3193 &   7.3868 r
  mprj/io_out[31] (net)                                  1   0.3443 
  mprj/io_out[31] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.3868 r
  io_out[31] (net) 
  io_out[31] (out)                                                    0.0000   3.9729   1.0500   0.0000   0.2226 &   7.6094 r
  data arrival time                                                                                                  7.6094

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.6094
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2906

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3624 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3624 

  slack (with derating applied) (MET)                                                                     0.2906 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6529 



  Startpoint: mprj/o_FF[164]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[27] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5108   1.0500   0.0000   0.7247 &   2.9197 r
  mprj/o_FF[164]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1024   1.0500            0.6653 &   3.5849 r
  mprj/o_q[164] (net)                                    1   0.0055 
  mprj/o_dly[164]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1024   1.0500   0.0000   0.0001 &   3.5850 r
  mprj/o_dly[164]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2331   1.0500            1.4457 &   5.0307 r
  mprj/o_q_dly[164] (net)                                2   0.0176 
  mprj/o_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0152   0.2331   1.0500   0.0062   0.0068 &   5.0375 r
  mprj/o_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.3066   1.0500            1.9971 &   7.0346 r
  mprj/io_oeb[27] (net)                                  1   0.2900 
  mprj/io_oeb[27] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.0346 r
  io_oeb[27] (net) 
  io_oeb[27] (out)                                                    0.9824   3.3197   1.0500   0.3924   0.5507 &   7.5853 r
  data arrival time                                                                                                  7.5853

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.5853
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3147

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3612 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3612 

  slack (with derating applied) (MET)                                                                     0.3147 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6759 



  Startpoint: mprj/o_FF[70]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[38]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5645   1.0500   0.0000   0.8929 &   3.0879 r
  mprj/o_FF[70]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1577   1.0500            0.7018 &   3.7897 r
  mprj/o_q[70] (net)                                     2   0.0111 
  mprj/o_dly[70]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1577   1.0500   0.0000   0.0002 &   3.7899 r
  mprj/o_dly[70]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4021   1.0500            1.5536 &   5.3435 r
  mprj/o_q_dly[70] (net)                                 2   0.0335 
  mprj/o_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4021   1.0500   0.0000   0.0011 &   5.3445 r
  mprj/o_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.1479   1.0500            1.9112 &   7.2557 r
  mprj/la_data_out[38] (net)                             1   0.2762 
  mprj/la_data_out[38] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.2557 r
  la_data_out[38] (net) 
  la_data_out[38] (out)                                               0.4367   3.1615   1.0500   0.1744   0.3170 &   7.5728 r
  data arrival time                                                                                                  7.5728

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.5728
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3272

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3606 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3606 

  slack (with derating applied) (MET)                                                                     0.3272 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6878 



  Startpoint: mprj/o_FF[63]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[31]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5482   1.0500   0.0000   0.8770 &   3.0719 r
  mprj/o_FF[63]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0860   1.0500            0.6543 &   3.7262 r
  mprj/o_q[63] (net)                                     1   0.0038 
  mprj/o_dly[63]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0860   1.0500   0.0000   0.0000 &   3.7263 r
  mprj/o_dly[63]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1619   1.0500            1.3976 &   5.1239 r
  mprj/o_q_dly[63] (net)                                 2   0.0107 
  mprj/o_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1619   1.0500   0.0000   0.0001 &   5.1240 r
  mprj/o_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.3556   1.0500            2.0296 &   7.1536 r
  mprj/la_data_out[31] (net)                             1   0.2951 
  mprj/la_data_out[31] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.1536 r
  la_data_out[31] (net) 
  la_data_out[31] (out)                                               0.6856   3.3665   1.0500   0.2781   0.4182 &   7.5718 r
  data arrival time                                                                                                  7.5718

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.5718
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3282

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3606 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3606 

  slack (with derating applied) (MET)                                                                     0.3282 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6888 



  Startpoint: mprj/o_FF[34]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4980   1.0500   0.0000   0.5671 &   2.7620 r
  mprj/o_FF[34]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1009   1.0500            0.6640 &   3.4260 r
  mprj/o_q[34] (net)                                     1   0.0054 
  mprj/o_dly[34]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1009   1.0500   0.0000   0.0000 &   3.4260 r
  mprj/o_dly[34]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1808   1.0500            1.4119 &   4.8380 r
  mprj/o_q_dly[34] (net)                                 2   0.0125 
  mprj/o_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1808   1.0500   0.0000   0.0002 &   4.8382 r
  mprj/o_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.3862   1.0500            2.0299 &   6.8681 r
  mprj/la_data_out[2] (net)                              1   0.2968 
  mprj/la_data_out[2] (user_proj_example)                                      0.0000   1.0500            0.0000 &   6.8681 r
  la_data_out[2] (net) 
  la_data_out[2] (out)                                                1.2969   3.4013   1.0500   0.5257   0.6985 &   7.5665 r
  data arrival time                                                                                                  7.5665

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.5665
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3335

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3603 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3603 

  slack (with derating applied) (MET)                                                                     0.3335 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6938 



  Startpoint: mprj/o_FF[145]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[8] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[145]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5022   1.0500   0.0000   0.6237 &   2.8187 r
  mprj/o_FF[145]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0815   1.0500            0.6505 &   3.4691 r
  mprj/o_q[145] (net)                                    1   0.0033 
  mprj/o_dly[145]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0815   1.0500   0.0000   0.0000 &   3.4691 r
  mprj/o_dly[145]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1657   1.0500            1.3994 &   4.8685 r
  mprj/o_q_dly[145] (net)                                2   0.0110 
  mprj/o_BUF[145]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1657   1.0500   0.0000   0.0001 &   4.8687 r
  mprj/o_BUF[145]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.6827   1.0500            2.2075 &   7.0762 r
  mprj/io_oeb[8] (net)                                   1   0.3237 
  mprj/io_oeb[8] (user_proj_example)                                           0.0000   1.0500            0.0000 &   7.0762 r
  io_oeb[8] (net) 
  io_oeb[8] (out)                                                     0.7800   3.6974   1.0500   0.3180   0.4902 &   7.5664 r
  data arrival time                                                                                                  7.5664

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.5664
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3336

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3603 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3603 

  slack (with derating applied) (MET)                                                                     0.3336 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6939 



  Startpoint: mprj/o_FF[64]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[32]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5645   1.0500   0.0000   0.8907 &   3.0857 r
  mprj/o_FF[64]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1187   1.0500            0.6775 &   3.7631 r
  mprj/o_q[64] (net)                                     1   0.0072 
  mprj/o_dly[64]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1187   1.0500   0.0000   0.0001 &   3.7632 r
  mprj/o_dly[64]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3276   1.0500            1.5050 &   5.2682 r
  mprj/o_q_dly[64] (net)                                 2   0.0265 
  mprj/o_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0113   0.3276   1.0500   0.0044   0.0053 &   5.2736 r
  mprj/o_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0965   1.0500            1.8753 &   7.1488 r
  mprj/la_data_out[32] (net)                             1   0.2713 
  mprj/la_data_out[32] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.1488 r
  la_data_out[32] (net) 
  la_data_out[32] (out)                                               0.6693   3.1104   1.0500   0.2677   0.4136 &   7.5625 r
  data arrival time                                                                                                  7.5625

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.5625
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3375

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3601 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3601 

  slack (with derating applied) (MET)                                                                     0.3375 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6976 



  Startpoint: mprj/o_FF[75]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[43]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5645   1.0500   0.0000   0.8942 &   3.0892 r
  mprj/o_FF[75]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1364   1.0500            0.6891 &   3.7782 r
  mprj/o_q[75] (net)                                     2   0.0090 
  mprj/o_dly[75]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1364   1.0500   0.0000   0.0001 &   3.7784 r
  mprj/o_dly[75]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3003   1.0500            1.4900 &   5.2684 r
  mprj/o_q_dly[75] (net)                                 2   0.0239 
  mprj/o_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0010   0.3003   1.0500   0.0004   0.0009 &   5.2692 r
  mprj/o_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.1080   1.0500            1.8822 &   7.1514 r
  mprj/la_data_out[43] (net)                             1   0.2723 
  mprj/la_data_out[43] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.1514 r
  la_data_out[43] (net) 
  la_data_out[43] (out)                                               0.6080   3.1217   1.0500   0.2470   0.3925 &   7.5439 r
  data arrival time                                                                                                  7.5439

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.5439
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3561

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3592 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3592 

  slack (with derating applied) (MET)                                                                     0.3561 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7153 



  Startpoint: mprj/o_FF[167]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[30] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5103   1.0500   0.0000   0.7526 &   2.9476 r
  mprj/o_FF[167]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0891   1.0500            0.6559 &   3.6035 r
  mprj/o_q[167] (net)                                    1   0.0041 
  mprj/o_dly[167]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0891   1.0500   0.0000   0.0001 &   3.6036 r
  mprj/o_dly[167]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1879   1.0500            1.4148 &   5.0184 r
  mprj/o_q_dly[167] (net)                                2   0.0132 
  mprj/o_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1879   1.0500   0.0000   0.0001 &   5.0185 r
  mprj/o_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.8515   1.0500            2.2761 &   7.2946 r
  mprj/io_oeb[30] (net)                                  1   0.3367 
  mprj/io_oeb[30] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.2946 r
  io_oeb[30] (net) 
  io_oeb[30] (out)                                                    0.1087   3.8758   1.0500   0.0411   0.2455 &   7.5401 r
  data arrival time                                                                                                  7.5401

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.5401
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3599

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3591 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3591 

  slack (with derating applied) (MET)                                                                     0.3599 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7189 



  Startpoint: mprj/o_FF[98]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5662   1.0500   0.0000   0.9189 &   3.1139 r
  mprj/o_FF[98]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1619   1.0500            0.7044 &   3.8183 r
  mprj/o_q[98] (net)                                     2   0.0115 
  mprj/o_dly[98]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1619   1.0500   0.0000   0.0002 &   3.8184 r
  mprj/o_dly[98]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1797   1.0500            1.4169 &   5.2354 r
  mprj/o_q_dly[98] (net)                                 2   0.0124 
  mprj/o_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1797   1.0500   0.0000   0.0002 &   5.2355 r
  mprj/o_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.3581   1.0500            1.9954 &   7.2310 r
  mprj/irq[2] (net)                                      1   0.2932 
  mprj/irq[2] (user_proj_example)                                              0.0000   1.0500            0.0000 &   7.2310 r
  user_irq[2] (net) 
  user_irq[2] (out)                                                   0.3150   3.3791   1.0500   0.1228   0.3020 &   7.5330 r
  data arrival time                                                                                                  7.5330

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.5330
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3670

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3587 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3587 

  slack (with derating applied) (MET)                                                                     0.3670 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7257 



  Startpoint: mprj/o_FF[104]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[5] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[104]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5022   1.0500   0.0000   0.6230 &   2.8180 r
  mprj/o_FF[104]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1133   1.0500            0.6727 &   3.4907 r
  mprj/o_q[104] (net)                                    1   0.0067 
  mprj/o_dly[104]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1133   1.0500   0.0000   0.0001 &   3.4908 r
  mprj/o_dly[104]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3257   1.0500            1.5033 &   4.9941 r
  mprj/o_q_dly[104] (net)                                2   0.0263 
  mprj/o_BUF[104]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1273   0.3257   1.0500   0.0519   0.0550 &   5.0491 r
  mprj/o_BUF[104]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.8124   1.0500            2.2516 &   7.3007 r
  mprj/io_out[5] (net)                                   1   0.3329 
  mprj/io_out[5] (user_proj_example)                                           0.0000   1.0500            0.0000 &   7.3007 r
  io_out[5] (net) 
  io_out[5] (out)                                                     0.0000   3.8407   1.0500   0.0000   0.2155 &   7.5162 r
  data arrival time                                                                                                  7.5162

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.5162
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3838

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3579 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3579 

  slack (with derating applied) (MET)                                                                     0.3838 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7417 



  Startpoint: mprj/o_FF[43]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[11]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5323   1.0500   0.0000   0.6602 &   2.8551 r
  mprj/o_FF[43]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1713   1.0500            0.7095 &   3.5646 r
  mprj/o_q[43] (net)                                     2   0.0124 
  mprj/o_dly[43]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1713   1.0500   0.0000   0.0002 &   3.5648 r
  mprj/o_dly[43]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1041   1.0500            1.3670 &   4.9318 r
  mprj/o_q_dly[43] (net)                                 1   0.0049 
  mprj/o_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1041   1.0500   0.0000   0.0000 &   4.9319 r
  mprj/o_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.1623   1.0500            1.8978 &   6.8297 r
  mprj/la_data_out[11] (net)                             1   0.2774 
  mprj/la_data_out[11] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.8297 r
  la_data_out[11] (net) 
  la_data_out[11] (out)                                               1.2860   3.1755   1.0500   0.5253   0.6799 &   7.5095 r
  data arrival time                                                                                                  7.5095

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.5095
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3905

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3576 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3576 

  slack (with derating applied) (MET)                                                                     0.3905 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7480 



  Startpoint: mprj/o_FF[69]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[37]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5645   1.0500   0.0000   0.8874 &   3.0824 r
  mprj/o_FF[69]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1430   1.0500            0.6930 &   3.7753 r
  mprj/o_q[69] (net)                                     2   0.0096 
  mprj/o_dly[69]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1430   1.0500   0.0000   0.0001 &   3.7755 r
  mprj/o_dly[69]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3406   1.0500            1.5150 &   5.2905 r
  mprj/o_q_dly[69] (net)                                 2   0.0277 
  mprj/o_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0130   0.3406   1.0500   0.0053   0.0061 &   5.2966 r
  mprj/o_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.1255   1.0500            1.8982 &   7.1948 r
  mprj/la_data_out[37] (net)                             1   0.2742 
  mprj/la_data_out[37] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.1948 r
  la_data_out[37] (net) 
  la_data_out[37] (out)                                               0.4210   3.1385   1.0500   0.1679   0.3074 &   7.5021 r
  data arrival time                                                                                                  7.5021

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.5021
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3979

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3572 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3572 

  slack (with derating applied) (MET)                                                                     0.3979 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7551 



  Startpoint: mprj/o_FF[73]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[41]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5645   1.0500   0.0000   0.8924 &   3.0874 r
  mprj/o_FF[73]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1592   1.0500            0.7027 &   3.7901 r
  mprj/o_q[73] (net)                                     2   0.0112 
  mprj/o_dly[73]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1592   1.0500   0.0000   0.0002 &   3.7902 r
  mprj/o_dly[73]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3722   1.0500            1.5356 &   5.3258 r
  mprj/o_q_dly[73] (net)                                 2   0.0307 
  mprj/o_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3722   1.0500   0.0000   0.0008 &   5.3267 r
  mprj/o_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0572   1.0500            1.8611 &   7.1878 r
  mprj/la_data_out[41] (net)                             1   0.2682 
  mprj/la_data_out[41] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.1878 r
  la_data_out[41] (net) 
  la_data_out[41] (out)                                               0.4238   3.0698   1.0500   0.1719   0.3071 &   7.4949 r
  data arrival time                                                                                                  7.4949

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.4949
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4051

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3569 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3569 

  slack (with derating applied) (MET)                                                                     0.4051 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7620 



  Startpoint: mprj/o_FF[103]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[4] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5022   1.0500   0.0000   0.6229 &   2.8179 r
  mprj/o_FF[103]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1428   1.0500            0.6919 &   3.5098 r
  mprj/o_q[103] (net)                                    2   0.0096 
  mprj/o_dly[103]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1428   1.0500   0.0000   0.0001 &   3.5099 r
  mprj/o_dly[103]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2493   1.0500            1.4596 &   4.9696 r
  mprj/o_q_dly[103] (net)                                2   0.0192 
  mprj/o_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2493   1.0500   0.0000   0.0003 &   4.9699 r
  mprj/o_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.8900   1.0500            2.2640 &   7.2339 r
  mprj/io_out[4] (net)                                   1   0.3382 
  mprj/io_out[4] (user_proj_example)                                           0.0000   1.0500            0.0000 &   7.2339 r
  io_out[4] (net) 
  io_out[4] (out)                                                     0.0000   3.9292   1.0500   0.0000   0.2517 &   7.4856 r
  data arrival time                                                                                                  7.4856

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.4856
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4144

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3565 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3565 

  slack (with derating applied) (MET)                                                                     0.4144 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7708 



  Startpoint: mprj/o_FF[60]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[28]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5468   1.0500   0.0000   0.7932 &   2.9881 r
  mprj/o_FF[60]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1665   1.0500            0.7068 &   3.6950 r
  mprj/o_q[60] (net)                                     2   0.0119 
  mprj/o_dly[60]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1665   1.0500   0.0000   0.0002 &   3.6951 r
  mprj/o_dly[60]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2819   1.0500            1.4815 &   5.1766 r
  mprj/o_q_dly[60] (net)                                 2   0.0222 
  mprj/o_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0225   0.2819   1.0500   0.0090   0.0098 &   5.1864 r
  mprj/o_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0739   1.0500            1.8574 &   7.0438 r
  mprj/la_data_out[28] (net)                             1   0.2691 
  mprj/la_data_out[28] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.0438 r
  la_data_out[28] (net) 
  la_data_out[28] (out)                                               0.7045   3.0886   1.0500   0.2845   0.4286 &   7.4724 r
  data arrival time                                                                                                  7.4724

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.4724
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4276

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3558 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3558 

  slack (with derating applied) (MET)                                                                     0.4276 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7834 



  Startpoint: mprj/o_FF[41]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[9]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4907   1.0500   0.0000   0.5184 &   2.7134 r
  mprj/o_FF[41]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1915   1.0500            0.7210 &   3.4344 r
  mprj/o_q[41] (net)                                     2   0.0143 
  mprj/o_dly[41]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1915   1.0500   0.0000   0.0002 &   3.4346 r
  mprj/o_dly[41]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1677   1.0500            1.4120 &   4.8466 r
  mprj/o_q_dly[41] (net)                                 2   0.0112 
  mprj/o_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1677   1.0500   0.0000   0.0001 &   4.8468 r
  mprj/o_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.2448   1.0500            1.9527 &   6.7994 r
  mprj/la_data_out[9] (net)                              1   0.2845 
  mprj/la_data_out[9] (user_proj_example)                                      0.0000   1.0500            0.0000 &   6.7994 r
  la_data_out[9] (net) 
  la_data_out[9] (out)                                                1.2670   3.2583   1.0500   0.5112   0.6690 &   7.4684 r
  data arrival time                                                                                                  7.4684

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.4684
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4316

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3556 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3556 

  slack (with derating applied) (MET)                                                                     0.4316 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7872 



  Startpoint: mprj/o_FF[74]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[42]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5645   1.0500   0.0000   0.8942 &   3.0892 r
  mprj/o_FF[74]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1440   1.0500            0.6936 &   3.7828 r
  mprj/o_q[74] (net)                                     2   0.0097 
  mprj/o_dly[74]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1440   1.0500   0.0000   0.0001 &   3.7829 r
  mprj/o_dly[74]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3694   1.0500            1.5326 &   5.3155 r
  mprj/o_q_dly[74] (net)                                 2   0.0304 
  mprj/o_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3694   1.0500   0.0000   0.0007 &   5.3162 r
  mprj/o_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0027   1.0500            1.8243 &   7.1405 r
  mprj/la_data_out[42] (net)                             1   0.2631 
  mprj/la_data_out[42] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.1405 r
  la_data_out[42] (net) 
  la_data_out[42] (out)                                               0.4701   3.0162   1.0500   0.1889   0.3272 &   7.4677 r
  data arrival time                                                                                                  7.4677

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.4677
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4323

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3556 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3556 

  slack (with derating applied) (MET)                                                                     0.4323 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7879 



  Startpoint: mprj/o_FF[1]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.2608   1.0500   0.0000   0.1197 &   2.3147 r
  mprj/o_FF[1]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1495   1.0500            0.6922 &   3.0069 r
  mprj/o_q[1] (net)                                      2   0.0103 
  mprj/o_dly[1]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.1495   1.0500   0.0000   0.0001 &   3.0071 r
  mprj/o_dly[1]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.2308   1.0500            1.4484 &   4.4555 r
  mprj/o_q_dly[1] (net)                                  2   0.0174 
  mprj/o_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0817   0.2308   1.0500   0.0323   0.0342 &   4.4896 r
  mprj/o_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.8931   1.0500            2.3123 &   6.8019 r
  mprj/wbs_dat_o[1] (net)                                1   0.3412 
  mprj/wbs_dat_o[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &   6.8019 r
  wbs_dat_o[1] (net) 
  wbs_dat_o[1] (out)                                                  0.9987   3.9144   1.0500   0.4050   0.6207 &   7.4227 r
  data arrival time                                                                                                  7.4227

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.4227
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4773

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3535 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3535 

  slack (with derating applied) (MET)                                                                     0.4773 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8308 



  Startpoint: mprj/o_FF[16]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[16]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.3494   1.0500   0.0000   0.2188 &   2.4138 r
  mprj/o_FF[16]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1630   1.0500            0.7017 &   3.1155 r
  mprj/o_q[16] (net)                                     2   0.0116 
  mprj/o_dly[16]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0401   0.1630   1.0500   0.0160   0.0169 &   3.1324 r
  mprj/o_dly[16]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2537   1.0500            1.4641 &   4.5965 r
  mprj/o_q_dly[16] (net)                                 2   0.0196 
  mprj/o_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0500   0.2537   1.0500   0.0203   0.0215 &   4.6180 r
  mprj/o_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.6835   1.0500            2.2071 &   6.8251 r
  mprj/wbs_dat_o[16] (net)                               1   0.3233 
  mprj/wbs_dat_o[16] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.8251 r
  wbs_dat_o[16] (net) 
  wbs_dat_o[16] (out)                                                 1.0028   3.7001   1.0500   0.4056   0.5916 &   7.4167 r
  data arrival time                                                                                                  7.4167

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.4167
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4833

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3532 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3532 

  slack (with derating applied) (MET)                                                                     0.4833 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8365 



  Startpoint: mprj/o_FF[27]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[27]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4273   1.0500   0.0000   0.3498 &   2.5447 r
  mprj/o_FF[27]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1087   1.0500            0.6684 &   3.2131 r
  mprj/o_q[27] (net)                                     1   0.0062 
  mprj/o_dly[27]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1087   1.0500   0.0000   0.0001 &   3.2132 r
  mprj/o_dly[27]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1063   1.0500            1.3627 &   4.5759 r
  mprj/o_q_dly[27] (net)                                 1   0.0051 
  mprj/o_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1063   1.0500   0.0000   0.0001 &   4.5760 r
  mprj/o_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.6204   1.0500            2.1700 &   6.7460 r
  mprj/wbs_dat_o[27] (net)                               1   0.3185 
  mprj/wbs_dat_o[27] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.7460 r
  wbs_dat_o[27] (net) 
  wbs_dat_o[27] (out)                                                 1.1582   3.6336   1.0500   0.4676   0.6397 &   7.3857 r
  data arrival time                                                                                                  7.3857

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.3857
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5143

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3517 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3517 

  slack (with derating applied) (MET)                                                                     0.5143 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8660 



  Startpoint: mprj/o_FF[108]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[9] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[108]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5023   1.0500   0.0000   0.6159 &   2.8109 r
  mprj/o_FF[108]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1133   1.0500            0.6727 &   3.4836 r
  mprj/o_q[108] (net)                                    1   0.0067 
  mprj/o_dly[108]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1133   1.0500   0.0000   0.0001 &   3.4837 r
  mprj/o_dly[108]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2597   1.0500            1.4633 &   4.9470 r
  mprj/o_q_dly[108] (net)                                2   0.0201 
  mprj/o_BUF[108]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2597   1.0500   0.0000   0.0004 &   4.9474 r
  mprj/o_BUF[108]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.2582   1.0500            1.9714 &   6.9188 r
  mprj/io_out[9] (net)                                   1   0.2858 
  mprj/io_out[9] (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.9188 r
  io_out[9] (net) 
  io_out[9] (out)                                                     0.7212   3.2712   1.0500   0.2935   0.4442 &   7.3630 r
  data arrival time                                                                                                  7.3630

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.3630
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5370

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3506 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3506 

  slack (with derating applied) (MET)                                                                     0.5370 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8876 



  Startpoint: mprj/o_FF[107]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[8] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5022   1.0500   0.0000   0.6236 &   2.8186 r
  mprj/o_FF[107]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1044   1.0500            0.6665 &   3.4851 r
  mprj/o_q[107] (net)                                    1   0.0057 
  mprj/o_dly[107]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1044   1.0500   0.0000   0.0001 &   3.4851 r
  mprj/o_dly[107]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1671   1.0500            1.4035 &   4.8886 r
  mprj/o_q_dly[107] (net)                                2   0.0112 
  mprj/o_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1671   1.0500   0.0000   0.0001 &   4.8887 r
  mprj/o_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.3534   1.0500            2.0094 &   6.8981 r
  mprj/io_out[8] (net)                                   1   0.2939 
  mprj/io_out[8] (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.8981 r
  io_out[8] (net) 
  io_out[8] (out)                                                     0.7008   3.3692   1.0500   0.2846   0.4509 &   7.3490 r
  data arrival time                                                                                                  7.3490

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.3490
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5510

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3500 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3500 

  slack (with derating applied) (MET)                                                                     0.5510 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9010 



  Startpoint: mprj/o_FF[121]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[22] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[121]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5108   1.0500   0.0000   0.7242 &   2.9192 r
  mprj/o_FF[121]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1063   1.0500            0.6680 &   3.5871 r
  mprj/o_q[121] (net)                                    1   0.0059 
  mprj/o_dly[121]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1063   1.0500   0.0000   0.0001 &   3.5872 r
  mprj/o_dly[121]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2894   1.0500            1.4807 &   5.0679 r
  mprj/o_q_dly[121] (net)                                2   0.0229 
  mprj/o_BUF[121]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.2426   0.2894   1.0500   0.0996   0.1049 &   5.1728 r
  mprj/o_BUF[121]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.0022   1.0500            1.8321 &   7.0049 r
  mprj/io_out[22] (net)                                  1   0.2635 
  mprj/io_out[22] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.0049 r
  io_out[22] (net) 
  io_out[22] (out)                                                    0.4901   3.0133   1.0500   0.1981   0.3267 &   7.3316 r
  data arrival time                                                                                                  7.3316

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.3316
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5684

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3491 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3491 

  slack (with derating applied) (MET)                                                                     0.5684 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9175 



  Startpoint: mprj/o_FF[175]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_ack_o (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2611   1.0500   0.0000   0.1190 &   2.3140 r
  mprj/o_FF[175]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1030   1.0500            0.6619 &   2.9759 r
  mprj/o_q[175] (net)                                    1   0.0056 
  mprj/o_dly[175]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1030   1.0500   0.0000   0.0001 &   2.9759 r
  mprj/o_dly[175]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1769   1.0500            1.4097 &   4.3856 r
  mprj/o_q_dly[175] (net)                                2   0.0121 
  mprj/o_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1769   1.0500   0.0000   0.0001 &   4.3857 r
  mprj/o_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.9765   1.0500            2.3579 &   6.7436 r
  mprj/wbs_ack_o (net)                                   1   0.3490 
  mprj/wbs_ack_o (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.7436 r
  wbs_ack_o (net) 
  wbs_ack_o (out)                                                     0.8956   3.9977   1.0500   0.3656   0.5832 &   7.3269 r
  data arrival time                                                                                                  7.3269

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.3269
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5731

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3489 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3489 

  slack (with derating applied) (MET)                                                                     0.5731 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9220 



  Startpoint: mprj/o_FF[67]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[35]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[67]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5645   1.0500   0.0000   0.8902 &   3.0852 r
  mprj/o_FF[67]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1033   1.0500            0.6667 &   3.7519 r
  mprj/o_q[67] (net)                                     1   0.0056 
  mprj/o_dly[67]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1033   1.0500   0.0000   0.0001 &   3.7520 r
  mprj/o_dly[67]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3182   1.0500            1.4979 &   5.2499 r
  mprj/o_q_dly[67] (net)                                 2   0.0256 
  mprj/o_BUF[67]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0223   0.3182   1.0500   0.0089   0.0099 &   5.2598 r
  mprj/o_BUF[67]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.9142   1.0500            1.7821 &   7.0419 r
  mprj/la_data_out[35] (net)                             1   0.2557 
  mprj/la_data_out[35] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.0419 r
  la_data_out[35] (net) 
  la_data_out[35] (out)                                               0.3962   2.9252   1.0500   0.1581   0.2807 &   7.3226 r
  data arrival time                                                                                                  7.3226

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.3226
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5774

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3487 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3487 

  slack (with derating applied) (MET)                                                                     0.5774 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9261 



  Startpoint: mprj/o_FF[105]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[6] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5023   1.0500   0.0000   0.6160 &   2.8110 r
  mprj/o_FF[105]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2695   1.0500            0.7678 &   3.5789 r
  mprj/o_q[105] (net)                                    2   0.0216 
  mprj/o_dly[105]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2695   1.0500   0.0000   0.0003 &   3.5792 r
  mprj/o_dly[105]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.0995   1.0500            1.3692 &   4.9484 r
  mprj/o_q_dly[105] (net)                                1   0.0044 
  mprj/o_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.0995   1.0500   0.0000   0.0000 &   4.9485 r
  mprj/o_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.6849   1.0500            2.1692 &   7.1177 r
  mprj/io_out[6] (net)                                   1   0.3220 
  mprj/io_out[6] (user_proj_example)                                           0.0000   1.0500            0.0000 &   7.1177 r
  io_out[6] (net) 
  io_out[6] (out)                                                     0.0000   3.7088   1.0500   0.0000   0.1938 &   7.3115 r
  data arrival time                                                                                                  7.3115

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.3115
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5885

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3482 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3482 

  slack (with derating applied) (MET)                                                                     0.5885 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9367 



  Startpoint: mprj/o_FF[160]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[23] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[160]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5108   1.0500   0.0000   0.7243 &   2.9193 r
  mprj/o_FF[160]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0811   1.0500            0.6503 &   3.5696 r
  mprj/o_q[160] (net)                                    1   0.0033 
  mprj/o_dly[160]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0811   1.0500   0.0000   0.0000 &   3.5696 r
  mprj/o_dly[160]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2212   1.0500            1.4350 &   5.0046 r
  mprj/o_q_dly[160] (net)                                2   0.0164 
  mprj/o_BUF[160]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0156   0.2212   1.0500   0.0063   0.0068 &   5.0114 r
  mprj/o_BUF[160]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.3279   1.0500            1.9891 &   7.0005 r
  mprj/io_oeb[23] (net)                                  1   0.2910 
  mprj/io_oeb[23] (user_proj_example)                                          0.0000   1.0500            0.0000 &   7.0005 r
  io_oeb[23] (net) 
  io_oeb[23] (out)                                                    0.3311   3.3466   1.0500   0.1318   0.3021 &   7.3026 r
  data arrival time                                                                                                  7.3026

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.3026
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5974

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3477 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3477 

  slack (with derating applied) (MET)                                                                     0.5974 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9451 



  Startpoint: mprj/o_FF[33]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4989   1.0500   0.0000   0.5741 &   2.7691 r
  mprj/o_FF[33]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1547   1.0500            0.6990 &   3.4681 r
  mprj/o_q[33] (net)                                     2   0.0108 
  mprj/o_dly[33]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1547   1.0500   0.0000   0.0001 &   3.4683 r
  mprj/o_dly[33]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2490   1.0500            1.4605 &   4.9287 r
  mprj/o_q_dly[33] (net)                                 2   0.0191 
  mprj/o_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2490   1.0500   0.0000   0.0003 &   4.9290 r
  mprj/o_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.2852   1.0500            1.9826 &   6.9117 r
  mprj/la_data_out[1] (net)                              1   0.2880 
  mprj/la_data_out[1] (user_proj_example)                                      0.0000   1.0500            0.0000 &   6.9117 r
  la_data_out[1] (net) 
  la_data_out[1] (out)                                                0.5666   3.2991   1.0500   0.2286   0.3818 &   7.2935 r
  data arrival time                                                                                                  7.2935

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.2935
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6065

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3473 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3473 

  slack (with derating applied) (MET)                                                                     0.6065 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9538 



  Startpoint: mprj/o_FF[143]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[6] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5020   1.0500   0.0000   0.6303 &   2.8253 r
  mprj/o_FF[143]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0924   1.0500            0.6581 &   3.4834 r
  mprj/o_q[143] (net)                                    1   0.0045 
  mprj/o_dly[143]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0924   1.0500   0.0000   0.0001 &   3.4834 r
  mprj/o_dly[143]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1585   1.0500            1.3964 &   4.8798 r
  mprj/o_q_dly[143] (net)                                2   0.0103 
  mprj/o_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1585   1.0500   0.0000   0.0001 &   4.8799 r
  mprj/o_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.6859   1.0500            2.1759 &   7.0558 r
  mprj/io_oeb[6] (net)                                   1   0.3221 
  mprj/io_oeb[6] (user_proj_example)                                           0.0000   1.0500            0.0000 &   7.0558 r
  io_oeb[6] (net) 
  io_oeb[6] (out)                                                     0.0000   3.7089   1.0500   0.0000   0.1957 &   7.2515 r
  data arrival time                                                                                                  7.2515

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.2515
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6485

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3453 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3453 

  slack (with derating applied) (MET)                                                                     0.6485 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9938 



  Startpoint: mprj/o_FF[151]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[14] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[151]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5041   1.0500   0.0000   0.6208 &   2.8157 r
  mprj/o_FF[151]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0946   1.0500            0.6596 &   3.4754 r
  mprj/o_q[151] (net)                                    1   0.0047 
  mprj/o_dly[151]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0946   1.0500   0.0000   0.0001 &   3.4754 r
  mprj/o_dly[151]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2667   1.0500            1.4656 &   4.9411 r
  mprj/o_q_dly[151] (net)                                2   0.0208 
  mprj/o_BUF[151]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2668   1.0500   0.0000   0.0004 &   4.9415 r
  mprj/o_BUF[151]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.2326   1.0500            1.9286 &   6.8701 r
  mprj/io_oeb[14] (net)                                  1   0.2817 
  mprj/io_oeb[14] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.8701 r
  io_oeb[14] (net) 
  io_oeb[14] (out)                                                    0.4943   3.2538   1.0500   0.2004   0.3695 &   7.2396 r
  data arrival time                                                                                                  7.2396

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.2396
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6604

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3447 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3447 

  slack (with derating applied) (MET)                                                                     0.6604 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0051 



  Startpoint: mprj/o_FF[11]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[11]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4120   1.0500   0.0000   0.3233 &   2.5183 r
  mprj/o_FF[11]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0941   1.0500            0.6579 &   3.1762 r
  mprj/o_q[11] (net)                                     1   0.0047 
  mprj/o_dly[11]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0941   1.0500   0.0000   0.0001 &   3.1763 r
  mprj/o_dly[11]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2669   1.0500            1.4656 &   4.6419 r
  mprj/o_q_dly[11] (net)                                 2   0.0208 
  mprj/o_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2669   1.0500   0.0000   0.0004 &   4.6422 r
  mprj/o_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.4576   1.0500            2.0593 &   6.7016 r
  mprj/wbs_dat_o[11] (net)                               1   0.3020 
  mprj/wbs_dat_o[11] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.7016 r
  wbs_dat_o[11] (net) 
  wbs_dat_o[11] (out)                                                 0.8507   3.4778   1.0500   0.3409   0.5289 &   7.2305 r
  data arrival time                                                                                                  7.2305

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.2305
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6695

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3443 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3443 

  slack (with derating applied) (MET)                                                                     0.6695 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0138 



  Startpoint: mprj/o_FF[32]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4995   1.0500   0.0000   0.5797 &   2.7747 r
  mprj/o_FF[32]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1204   1.0500            0.6777 &   3.4524 r
  mprj/o_q[32] (net)                                     1   0.0074 
  mprj/o_dly[32]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1204   1.0500   0.0000   0.0001 &   3.4525 r
  mprj/o_dly[32]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2222   1.0500            1.4403 &   4.8928 r
  mprj/o_q_dly[32] (net)                                 2   0.0165 
  mprj/o_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2222   1.0500   0.0000   0.0003 &   4.8931 r
  mprj/o_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.2750   1.0500            1.9737 &   6.8668 r
  mprj/la_data_out[0] (net)                              1   0.2869 
  mprj/la_data_out[0] (user_proj_example)                                      0.0000   1.0500            0.0000 &   6.8668 r
  la_data_out[0] (net) 
  la_data_out[0] (out)                                                0.5027   3.2891   1.0500   0.2038   0.3560 &   7.2228 r
  data arrival time                                                                                                  7.2228

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.2228
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6772

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3439 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3439 

  slack (with derating applied) (MET)                                                                     0.6772 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0212 



  Startpoint: mprj/o_FF[66]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[34]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5645   1.0500   0.0000   0.8862 &   3.0812 r
  mprj/o_FF[66]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1352   1.0500            0.6883 &   3.7695 r
  mprj/o_q[66] (net)                                     1   0.0089 
  mprj/o_dly[66]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1352   1.0500   0.0000   0.0001 &   3.7697 r
  mprj/o_dly[66]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2043   1.0500            1.4302 &   5.1998 r
  mprj/o_q_dly[66] (net)                                 2   0.0148 
  mprj/o_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0329   0.2043   1.0500   0.0133   0.0142 &   5.2140 r
  mprj/o_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.8646   1.0500            1.7411 &   6.9551 r
  mprj/la_data_out[34] (net)                             1   0.2509 
  mprj/la_data_out[34] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.9551 r
  la_data_out[34] (net) 
  la_data_out[34] (out)                                               0.3110   2.8766   1.0500   0.1218   0.2460 &   7.2011 r
  data arrival time                                                                                                  7.2011

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.2011
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6989

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3429 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3429 

  slack (with derating applied) (MET)                                                                     0.6989 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0418 



  Startpoint: mprj/o_FF[80]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[48]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5645   1.0500   0.0000   0.8987 &   3.0937 r
  mprj/o_FF[80]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0950   1.0500            0.6608 &   3.7545 r
  mprj/o_q[80] (net)                                     1   0.0048 
  mprj/o_dly[80]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0950   1.0500   0.0000   0.0000 &   3.7546 r
  mprj/o_dly[80]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2866   1.0500            1.4777 &   5.2323 r
  mprj/o_q_dly[80] (net)                                 2   0.0227 
  mprj/o_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2866   1.0500   0.0000   0.0004 &   5.2327 r
  mprj/o_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.9364   1.0500            1.7755 &   7.0082 r
  mprj/la_data_out[48] (net)                             1   0.2568 
  mprj/la_data_out[48] (user_proj_example)                                     0.0000   1.0500            0.0000 &   7.0082 r
  la_data_out[48] (net) 
  la_data_out[48] (out)                                               0.1185   2.9517   1.0500   0.0448   0.1821 &   7.1903 r
  data arrival time                                                                                                  7.1903

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.1903
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7097

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3424 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3424 

  slack (with derating applied) (MET)                                                                     0.7097 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0521 



  Startpoint: mprj/o_FF[106]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[7] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[106]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5022   1.0500   0.0000   0.6239 &   2.8188 r
  mprj/o_FF[106]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0799   1.0500            0.6493 &   3.4682 r
  mprj/o_q[106] (net)                                    1   0.0032 
  mprj/o_dly[106]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0799   1.0500   0.0000   0.0000 &   3.4682 r
  mprj/o_dly[106]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1445   1.0500            1.3855 &   4.8537 r
  mprj/o_q_dly[106] (net)                                2   0.0090 
  mprj/o_BUF[106]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1445   1.0500   0.0000   0.0001 &   4.8538 r
  mprj/o_BUF[106]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.6131   1.0500            2.1375 &   6.9913 r
  mprj/io_out[7] (net)                                   1   0.3159 
  mprj/io_out[7] (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.9913 r
  io_out[7] (net) 
  io_out[7] (out)                                                     0.0000   3.6346   1.0500   0.0000   0.1831 &   7.1744 r
  data arrival time                                                                                                  7.1744

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.1744
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7256

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3416 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3416 

  slack (with derating applied) (MET)                                                                     0.7256 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0672 



  Startpoint: mprj/o_FF[144]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[7] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5021   1.0500   0.0000   0.6290 &   2.8240 r
  mprj/o_FF[144]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0965   1.0500            0.6610 &   3.4850 r
  mprj/o_q[144] (net)                                    1   0.0049 
  mprj/o_dly[144]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0965   1.0500   0.0000   0.0001 &   3.4850 r
  mprj/o_dly[144]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1080   1.0500            1.3626 &   4.8476 r
  mprj/o_q_dly[144] (net)                                1   0.0053 
  mprj/o_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1080   1.0500   0.0000   0.0001 &   4.8477 r
  mprj/o_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.5963   1.0500            2.1267 &   6.9744 r
  mprj/io_oeb[7] (net)                                   1   0.3147 
  mprj/io_oeb[7] (user_proj_example)                                           0.0000   1.0500            0.0000 &   6.9744 r
  io_oeb[7] (net) 
  io_oeb[7] (out)                                                     0.0000   3.6167   1.0500   0.0000   0.1789 &   7.1533 r
  data arrival time                                                                                                  7.1533

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.1533
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7467

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3406 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3406 

  slack (with derating applied) (MET)                                                                     0.7467 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0873 



  Startpoint: mprj/o_FF[29]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[29]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4123   1.0500   0.0000   0.3200 &   2.5150 r
  mprj/o_FF[29]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1712   1.0500            0.7076 &   3.2225 r
  mprj/o_q[29] (net)                                     2   0.0123 
  mprj/o_dly[29]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0526   0.1712   1.0500   0.0213   0.0225 &   3.2451 r
  mprj/o_dly[29]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.0883   1.0500            1.3556 &   4.6007 r
  mprj/o_q_dly[29] (net)                                 1   0.0032 
  mprj/o_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.0883   1.0500   0.0000   0.0000 &   4.6007 r
  mprj/o_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.4663   1.0500            2.0431 &   6.6438 r
  mprj/wbs_dat_o[29] (net)                               1   0.3028 
  mprj/wbs_dat_o[29] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.6438 r
  wbs_dat_o[29] (net) 
  wbs_dat_o[29] (out)                                                 0.7680   3.4879   1.0500   0.3125   0.4994 &   7.1432 r
  data arrival time                                                                                                  7.1432

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.1432
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7568

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3401 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3401 

  slack (with derating applied) (MET)                                                                     0.7568 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0970 



  Startpoint: mprj/o_FF[147]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[10] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5022   1.0500   0.0000   0.6229 &   2.8179 r
  mprj/o_FF[147]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1085   1.0500            0.6694 &   3.4873 r
  mprj/o_q[147] (net)                                    1   0.0062 
  mprj/o_dly[147]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1085   1.0500   0.0000   0.0001 &   3.4874 r
  mprj/o_dly[147]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2349   1.0500            1.4474 &   4.9348 r
  mprj/o_q_dly[147] (net)                                2   0.0178 
  mprj/o_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2349   1.0500   0.0000   0.0003 &   4.9351 r
  mprj/o_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.9352   1.0500            1.7942 &   6.7294 r
  mprj/io_oeb[10] (net)                                  1   0.2576 
  mprj/io_oeb[10] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.7294 r
  io_oeb[10] (net) 
  io_oeb[10] (out)                                                    0.7100   2.9449   1.0500   0.2897   0.4135 &   7.1429 r
  data arrival time                                                                                                  7.1429

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.1429
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7571

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3401 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3401 

  slack (with derating applied) (MET)                                                                     0.7571 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0972 



  Startpoint: mprj/o_FF[37]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[5]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4943   1.0500   0.0000   0.5409 &   2.7359 r
  mprj/o_FF[37]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1342   1.0500            0.6866 &   3.4226 r
  mprj/o_q[37] (net)                                     1   0.0088 
  mprj/o_dly[37]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1342   1.0500   0.0000   0.0001 &   3.4227 r
  mprj/o_dly[37]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1748   1.0500            1.4112 &   4.8339 r
  mprj/o_q_dly[37] (net)                                 2   0.0119 
  mprj/o_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1748   1.0500   0.0000   0.0002 &   4.8341 r
  mprj/o_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.2606   1.0500            1.9560 &   6.7900 r
  mprj/la_data_out[5] (net)                              1   0.2856 
  mprj/la_data_out[5] (user_proj_example)                                      0.0000   1.0500            0.0000 &   6.7900 r
  la_data_out[5] (net) 
  la_data_out[5] (out)                                                0.4877   3.2759   1.0500   0.1962   0.3507 &   7.1407 r
  data arrival time                                                                                                  7.1407

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.1407
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7593

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3400 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3400 

  slack (with derating applied) (MET)                                                                     0.7593 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0993 



  Startpoint: mprj/o_FF[166]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[29] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5108   1.0500   0.0000   0.7380 &   2.9330 r
  mprj/o_FF[166]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0890   1.0500            0.6558 &   3.5888 r
  mprj/o_q[166] (net)                                    1   0.0041 
  mprj/o_dly[166]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0890   1.0500   0.0000   0.0001 &   3.5889 r
  mprj/o_dly[166]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2192   1.0500            1.4349 &   5.0238 r
  mprj/o_q_dly[166] (net)                                2   0.0162 
  mprj/o_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2192   1.0500   0.0000   0.0002 &   5.0240 r
  mprj/o_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.2575   1.0500            1.9346 &   6.9585 r
  mprj/io_oeb[29] (net)                                  1   0.2835 
  mprj/io_oeb[29] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.9585 r
  io_oeb[29] (net) 
  io_oeb[29] (out)                                                    0.0000   3.2804   1.0500   0.0000   0.1746 &   7.1331 r
  data arrival time                                                                                                  7.1331

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.1331
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7669

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3397 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3397 

  slack (with derating applied) (MET)                                                                     0.7669 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1065 



  Startpoint: mprj/o_FF[123]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[24] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[123]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5099   1.0500   0.0000   0.6916 &   2.8866 r
  mprj/o_FF[123]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1126   1.0500            0.6724 &   3.5590 r
  mprj/o_q[123] (net)                                    1   0.0066 
  mprj/o_dly[123]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1126   1.0500   0.0000   0.0001 &   3.5591 r
  mprj/o_dly[123]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3644   1.0500            1.5268 &   5.0859 r
  mprj/o_q_dly[123] (net)                                2   0.0299 
  mprj/o_BUF[123]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0646   0.3644   1.0500   0.0264   0.0284 &   5.1143 r
  mprj/o_BUF[123]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.0464   1.0500            1.8320 &   6.9463 r
  mprj/io_out[24] (net)                                  1   0.2659 
  mprj/io_out[24] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.9463 r
  io_out[24] (net) 
  io_out[24] (out)                                                    0.0747   3.0651   1.0500   0.0282   0.1825 &   7.1288 r
  data arrival time                                                                                                  7.1288

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.1288
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7712

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3395 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3395 

  slack (with derating applied) (MET)                                                                     0.7712 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1107 



  Startpoint: mprj/o_FF[62]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[30]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5510   1.0500   0.0000   0.8591 &   3.0541 r
  mprj/o_FF[62]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0901   1.0500            0.6572 &   3.7112 r
  mprj/o_q[62] (net)                                     1   0.0042 
  mprj/o_dly[62]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0901   1.0500   0.0000   0.0000 &   3.7113 r
  mprj/o_dly[62]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1685   1.0500            1.4025 &   5.1137 r
  mprj/o_q_dly[62] (net)                                 2   0.0113 
  mprj/o_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1685   1.0500   0.0000   0.0001 &   5.1139 r
  mprj/o_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.8200   1.0500            1.7071 &   6.8210 r
  mprj/la_data_out[30] (net)                             1   0.2468 
  mprj/la_data_out[30] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.8210 r
  la_data_out[30] (net) 
  la_data_out[30] (out)                                               0.3886   2.8329   1.0500   0.1578   0.2835 &   7.1045 r
  data arrival time                                                                                                  7.1045

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.1045
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7955

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3383 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3383 

  slack (with derating applied) (MET)                                                                     0.7955 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1338 



  Startpoint: mprj/o_FF[161]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[24] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5095   1.0500   0.0000   0.6839 &   2.8789 r
  mprj/o_FF[161]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1050   1.0500            0.6670 &   3.5459 r
  mprj/o_q[161] (net)                                    1   0.0058 
  mprj/o_dly[161]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1050   1.0500   0.0000   0.0001 &   3.5460 r
  mprj/o_dly[161]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3457   1.0500            1.5147 &   5.0607 r
  mprj/o_q_dly[161] (net)                                2   0.0282 
  mprj/o_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3457   1.0500   0.0000   0.0007 &   5.0614 r
  mprj/o_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.0862   1.0500            1.8565 &   6.9180 r
  mprj/io_oeb[24] (net)                                  1   0.2695 
  mprj/io_oeb[24] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.9180 r
  io_oeb[24] (net) 
  io_oeb[24] (out)                                                    0.0864   3.1041   1.0500   0.0326   0.1846 &   7.1026 r
  data arrival time                                                                                                  7.1026

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.1026
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7974

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3382 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3382 

  slack (with derating applied) (MET)                                                                     0.7974 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1356 



  Startpoint: mprj/o_FF[54]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[22]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5645   1.0500   0.0000   0.8909 &   3.0859 r
  mprj/o_FF[54]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1038   1.0500            0.6670 &   3.7529 r
  mprj/o_q[54] (net)                                     1   0.0057 
  mprj/o_dly[54]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0306   0.1038   1.0500   0.0124   0.0131 &   3.7660 r
  mprj/o_dly[54]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2126   1.0500            1.4327 &   5.1986 r
  mprj/o_q_dly[54] (net)                                 2   0.0156 
  mprj/o_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0560   0.2126   1.0500   0.0223   0.0236 &   5.2222 r
  mprj/o_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.6509   1.0500            1.6245 &   6.8467 r
  mprj/la_data_out[22] (net)                             1   0.2322 
  mprj/la_data_out[22] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.8467 r
  la_data_out[22] (net) 
  la_data_out[22] (out)                                               0.3635   2.6612   1.0500   0.1469   0.2555 &   7.1022 r
  data arrival time                                                                                                  7.1022

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.1022
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7978

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3382 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3382 

  slack (with derating applied) (MET)                                                                     0.7978 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1360 



  Startpoint: mprj/o_FF[40]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[8]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4911   1.0500   0.0000   0.5207 &   2.7157 r
  mprj/o_FF[40]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1575   1.0500            0.7006 &   3.4162 r
  mprj/o_q[40] (net)                                     2   0.0110 
  mprj/o_dly[40]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1575   1.0500   0.0000   0.0002 &   3.4164 r
  mprj/o_dly[40]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2040   1.0500            1.4321 &   4.8485 r
  mprj/o_q_dly[40] (net)                                 2   0.0148 
  mprj/o_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2040   1.0500   0.0000   0.0002 &   4.8487 r
  mprj/o_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.9863   1.0500            1.8006 &   6.6493 r
  mprj/la_data_out[8] (net)                              1   0.2612 
  mprj/la_data_out[8] (user_proj_example)                                      0.0000   1.0500            0.0000 &   6.6493 r
  la_data_out[8] (net) 
  la_data_out[8] (out)                                                0.7632   3.0010   1.0500   0.3061   0.4509 &   7.1003 r
  data arrival time                                                                                                  7.1003

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.1003
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7997

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3381 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3381 

  slack (with derating applied) (MET)                                                                     0.7997 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1378 



  Startpoint: mprj/o_FF[17]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[17]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.3720   1.0500   0.0000   0.2489 &   2.4439 r
  mprj/o_FF[17]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1596   1.0500            0.7000 &   3.1439 r
  mprj/o_q[17] (net)                                     2   0.0112 
  mprj/o_dly[17]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1596   1.0500   0.0000   0.0001 &   3.1440 r
  mprj/o_dly[17]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2353   1.0500            1.4522 &   4.5962 r
  mprj/o_q_dly[17] (net)                                 2   0.0178 
  mprj/o_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0941   0.2353   1.0500   0.0362   0.0382 &   4.6344 r
  mprj/o_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.4990   1.0500            2.0956 &   6.7300 r
  mprj/wbs_dat_o[17] (net)                               1   0.3067 
  mprj/wbs_dat_o[17] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.7300 r
  wbs_dat_o[17] (net) 
  wbs_dat_o[17] (out)                                                 0.4206   3.5160   1.0500   0.1680   0.3389 &   7.0688 r
  data arrival time                                                                                                  7.0688

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.0688
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8312

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3366 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3366 

  slack (with derating applied) (MET)                                                                     0.8312 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1678 



  Startpoint: mprj/o_FF[42]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[10]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5323   1.0500   0.0000   0.6630 &   2.8580 r
  mprj/o_FF[42]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1730   1.0500            0.7105 &   3.5685 r
  mprj/o_q[42] (net)                                     2   0.0125 
  mprj/o_dly[42]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1730   1.0500   0.0000   0.0002 &   3.5687 r
  mprj/o_dly[42]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1016   1.0500            1.3653 &   4.9340 r
  mprj/o_q_dly[42] (net)                                 1   0.0046 
  mprj/o_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1016   1.0500   0.0000   0.0000 &   4.9341 r
  mprj/o_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.9727   1.0500            1.7855 &   6.7195 r
  mprj/la_data_out[10] (net)                             1   0.2604 
  mprj/la_data_out[10] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.7195 r
  la_data_out[10] (net) 
  la_data_out[10] (out)                                               0.5358   2.9865   1.0500   0.2131   0.3487 &   7.0682 r
  data arrival time                                                                                                  7.0682

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.0682
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8318

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3366 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3366 

  slack (with derating applied) (MET)                                                                     0.8318 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1684 



  Startpoint: mprj/o_FF[58]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[26]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5471   1.0500   0.0000   0.7920 &   2.9870 r
  mprj/o_FF[58]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1474   1.0500            0.6954 &   3.6823 r
  mprj/o_q[58] (net)                                     1   0.0101 
  mprj/o_dly[58]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1474   1.0500   0.0000   0.0001 &   3.6825 r
  mprj/o_dly[58]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1698   1.0500            1.4093 &   5.0917 r
  mprj/o_q_dly[58] (net)                                 2   0.0114 
  mprj/o_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0090   0.1698   1.0500   0.0037   0.0040 &   5.0957 r
  mprj/o_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.8188   1.0500            1.7185 &   6.8142 r
  mprj/la_data_out[26] (net)                             1   0.2473 
  mprj/la_data_out[26] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.8142 r
  la_data_out[26] (net) 
  la_data_out[26] (out)                                               0.3457   2.8293   1.0500   0.1390   0.2539 &   7.0681 r
  data arrival time                                                                                                  7.0681

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.0681
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8319

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3366 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3366 

  slack (with derating applied) (MET)                                                                     0.8319 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1685 



  Startpoint: mprj/o_FF[23]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[23]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4119   1.0500   0.0000   0.3239 &   2.5188 r
  mprj/o_FF[23]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1375   1.0500            0.6874 &   3.2062 r
  mprj/o_q[23] (net)                                     2   0.0091 
  mprj/o_dly[23]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0182   0.1375   1.0500   0.0072   0.0077 &   3.2139 r
  mprj/o_dly[23]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1230   1.0500            1.3774 &   4.5913 r
  mprj/o_q_dly[23] (net)                                 1   0.0068 
  mprj/o_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1230   1.0500   0.0000   0.0001 &   4.5914 r
  mprj/o_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.3652   1.0500            2.0016 &   6.5930 r
  mprj/wbs_dat_o[23] (net)                               1   0.2947 
  mprj/wbs_dat_o[23] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.5930 r
  wbs_dat_o[23] (net) 
  wbs_dat_o[23] (out)                                                 0.7418   3.3831   1.0500   0.2982   0.4719 &   7.0649 r
  data arrival time                                                                                                  7.0649

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.0649
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8351

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3364 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3364 

  slack (with derating applied) (MET)                                                                     0.8351 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1715 



  Startpoint: mprj/o_FF[39]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[7]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4930   1.0500   0.0000   0.5326 &   2.7276 r
  mprj/o_FF[39]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1206   1.0500            0.6777 &   3.4053 r
  mprj/o_q[39] (net)                                     1   0.0074 
  mprj/o_dly[39]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1206   1.0500   0.0000   0.0001 &   3.4054 r
  mprj/o_dly[39]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1890   1.0500            1.4190 &   4.8245 r
  mprj/o_q_dly[39] (net)                                 2   0.0133 
  mprj/o_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1890   1.0500   0.0000   0.0002 &   4.8246 r
  mprj/o_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0447   1.0500            1.8341 &   6.6587 r
  mprj/la_data_out[7] (net)                              1   0.2665 
  mprj/la_data_out[7] (user_proj_example)                                      0.0000   1.0500            0.0000 &   6.6587 r
  la_data_out[7] (net) 
  la_data_out[7] (out)                                                0.6552   3.0593   1.0500   0.2595   0.4046 &   7.0633 r
  data arrival time                                                                                                  7.0633

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.0633
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8367

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3363 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3363 

  slack (with derating applied) (MET)                                                                     0.8367 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1731 



  Startpoint: mprj/o_FF[53]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[21]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5645   1.0500   0.0000   0.8933 &   3.0883 r
  mprj/o_FF[53]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1072   1.0500            0.6694 &   3.7577 r
  mprj/o_q[53] (net)                                     1   0.0060 
  mprj/o_dly[53]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1072   1.0500   0.0000   0.0001 &   3.7577 r
  mprj/o_dly[53]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2114   1.0500            1.4322 &   5.1899 r
  mprj/o_q_dly[53] (net)                                 2   0.0155 
  mprj/o_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0676   0.2114   1.0500   0.0274   0.0289 &   5.2189 r
  mprj/o_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.5982   1.0500            1.5972 &   6.8160 r
  mprj/la_data_out[21] (net)                             1   0.2277 
  mprj/la_data_out[21] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.8160 r
  la_data_out[21] (net) 
  la_data_out[21] (out)                                               0.3540   2.6077   1.0500   0.1431   0.2466 &   7.0627 r
  data arrival time                                                                                                  7.0627

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.0627
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8373

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3363 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3363 

  slack (with derating applied) (MET)                                                                     0.8373 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1737 



  Startpoint: mprj/o_FF[28]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[28]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4339   1.0500   0.0000   0.3637 &   2.5587 r
  mprj/o_FF[28]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1781   1.0500            0.7121 &   3.2708 r
  mprj/o_q[28] (net)                                     2   0.0130 
  mprj/o_dly[28]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0116   0.1781   1.0500   0.0046   0.0050 &   3.2758 r
  mprj/o_dly[28]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1075   1.0500            1.3700 &   4.6458 r
  mprj/o_q_dly[28] (net)                                 1   0.0052 
  mprj/o_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1075   1.0500   0.0000   0.0001 &   4.6459 r
  mprj/o_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.3379   1.0500            1.9878 &   6.6336 r
  mprj/wbs_dat_o[28] (net)                               1   0.2925 
  mprj/wbs_dat_o[28] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.6336 r
  wbs_dat_o[28] (net) 
  wbs_dat_o[28] (out)                                                 0.6217   3.3546   1.0500   0.2495   0.4148 &   7.0485 r
  data arrival time                                                                                                  7.0485

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.0485
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8515

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3356 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3356 

  slack (with derating applied) (MET)                                                                     0.8515 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1872 



  Startpoint: mprj/o_FF[163]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[26] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5109   1.0500   0.0000   0.7276 &   2.9226 r
  mprj/o_FF[163]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1062   1.0500            0.6679 &   3.5904 r
  mprj/o_q[163] (net)                                    1   0.0059 
  mprj/o_dly[163]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1062   1.0500   0.0000   0.0001 &   3.5905 r
  mprj/o_dly[163]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2613   1.0500            1.4637 &   5.0542 r
  mprj/o_q_dly[163] (net)                                2   0.0203 
  mprj/o_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0380   0.2613   1.0500   0.0152   0.0163 &   5.0705 r
  mprj/o_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.8397   1.0500            1.7268 &   6.7973 r
  mprj/io_oeb[26] (net)                                  1   0.2485 
  mprj/io_oeb[26] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.7973 r
  io_oeb[26] (net) 
  io_oeb[26] (out)                                                    0.2640   2.8524   1.0500   0.1029   0.2288 &   7.0261 r
  data arrival time                                                                                                  7.0261

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.0261
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8739

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3346 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3346 

  slack (with derating applied) (MET)                                                                     0.8739 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.2085 



  Startpoint: mprj/o_FF[44]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[12]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5323   1.0500   0.0000   0.6653 &   2.8603 r
  mprj/o_FF[44]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1516   1.0500            0.6977 &   3.5580 r
  mprj/o_q[44] (net)                                     2   0.0105 
  mprj/o_dly[44]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1516   1.0500   0.0000   0.0001 &   3.5581 r
  mprj/o_dly[44]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.0987   1.0500            1.3613 &   4.9194 r
  mprj/o_q_dly[44] (net)                                 1   0.0043 
  mprj/o_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.0987   1.0500   0.0000   0.0001 &   4.9195 r
  mprj/o_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.8566   1.0500            1.7193 &   6.6388 r
  mprj/la_data_out[12] (net)                             1   0.2501 
  mprj/la_data_out[12] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.6388 r
  la_data_out[12] (net) 
  la_data_out[12] (out)                                               0.6224   2.8696   1.0500   0.2541   0.3860 &   7.0247 r
  data arrival time                                                                                                  7.0247

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -7.0247
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8753

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3345 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3345 

  slack (with derating applied) (MET)                                                                     0.8753 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.2098 



  Startpoint: mprj/o_FF[110]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[11] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[110]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5022   1.0500   0.0000   0.6230 &   2.8180 r
  mprj/o_FF[110]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1036   1.0500            0.6659 &   3.4839 r
  mprj/o_q[110] (net)                                    1   0.0057 
  mprj/o_dly[110]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1036   1.0500   0.0000   0.0001 &   3.4840 r
  mprj/o_dly[110]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2180   1.0500            1.4361 &   4.9201 r
  mprj/o_q_dly[110] (net)                                2   0.0161 
  mprj/o_BUF[110]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2180   1.0500   0.0000   0.0003 &   4.9204 r
  mprj/o_BUF[110]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.7629   1.0500            1.7005 &   6.6209 r
  mprj/io_out[11] (net)                                  1   0.2426 
  mprj/io_out[11] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.6209 r
  io_out[11] (net) 
  io_out[11] (out)                                                    0.6747   2.7709   1.0500   0.2703   0.3782 &   6.9991 r
  data arrival time                                                                                                  6.9991

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.9991
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.9009

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3333 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3333 

  slack (with derating applied) (MET)                                                                     0.9009 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.2342 



  Startpoint: mprj/o_FF[61]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[29]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.5510   1.0500   0.0000   0.8591 &   3.0541 r
  mprj/o_FF[61]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1107   1.0500            0.6716 &   3.7258 r
  mprj/o_q[61] (net)                                     1   0.0064 
  mprj/o_dly[61]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1107   1.0500   0.0000   0.0001 &   3.7259 r
  mprj/o_dly[61]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1712   1.0500            1.4067 &   5.1326 r
  mprj/o_q_dly[61] (net)                                 2   0.0116 
  mprj/o_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1712   1.0500   0.0000   0.0001 &   5.1327 r
  mprj/o_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.7386   1.0500            1.6655 &   6.7982 r
  mprj/la_data_out[29] (net)                             1   0.2398 
  mprj/la_data_out[29] (user_proj_example)                                     0.0000   1.0500            0.0000 &   6.7982 r
  la_data_out[29] (net) 
  la_data_out[29] (out)                                               0.2080   2.7502   1.0500   0.0824   0.1975 &   6.9957 r
  data arrival time                                                                                                  6.9957

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.9957
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.9043

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3331 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3331 

  slack (with derating applied) (MET)                                                                     0.9043 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.2374 



  Startpoint: mprj/o_FF[162]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[25] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5107   1.0500   0.0000   0.7154 &   2.9104 r
  mprj/o_FF[162]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1123   1.0500            0.6721 &   3.5825 r
  mprj/o_q[162] (net)                                    1   0.0066 
  mprj/o_dly[162]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1123   1.0500   0.0000   0.0001 &   3.5826 r
  mprj/o_dly[162]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4037   1.0500            1.5506 &   5.1332 r
  mprj/o_q_dly[162] (net)                                2   0.0336 
  mprj/o_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0949   0.4037   1.0500   0.0380   0.0409 &   5.1740 r
  mprj/o_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.7783   1.0500            1.6872 &   6.8612 r
  mprj/io_oeb[25] (net)                                  1   0.2428 
  mprj/io_oeb[25] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.8612 r
  io_oeb[25] (net) 
  io_oeb[25] (out)                                                    0.0000   2.7938   1.0500   0.0000   0.1304 &   6.9916 r
  data arrival time                                                                                                  6.9916

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.9916
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.9084

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3329 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3329 

  slack (with derating applied) (MET)                                                                     0.9084 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.2413 



  Startpoint: mprj/o_FF[20]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[20]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.3988   1.0500   0.0000   0.2980 &   2.4930 r
  mprj/o_FF[20]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1980   1.0500            0.7235 &   3.2164 r
  mprj/o_q[20] (net)                                     2   0.0149 
  mprj/o_dly[20]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0244   0.1980   1.0500   0.0098   0.0105 &   3.2270 r
  mprj/o_dly[20]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1802   1.0500            1.4206 &   4.6476 r
  mprj/o_q_dly[20] (net)                                 2   0.0124 
  mprj/o_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0063   0.1802   1.0500   0.0025   0.0028 &   4.6504 r
  mprj/o_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.2848   1.0500            1.9670 &   6.6173 r
  mprj/wbs_dat_o[20] (net)                               1   0.2876 
  mprj/wbs_dat_o[20] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.6173 r
  wbs_dat_o[20] (net) 
  wbs_dat_o[20] (out)                                                 0.5010   3.3013   1.0500   0.2023   0.3650 &   6.9824 r
  data arrival time                                                                                                  6.9824

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.9824
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.9176

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3325 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3325 

  slack (with derating applied) (MET)                                                                     0.9176 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.2501 



  Startpoint: mprj/o_FF[120]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[21] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[120]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5109   1.0500   0.0000   0.7270 &   2.9220 r
  mprj/o_FF[120]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1259   1.0500            0.6817 &   3.6036 r
  mprj/o_q[120] (net)                                    1   0.0080 
  mprj/o_dly[120]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1259   1.0500   0.0000   0.0001 &   3.6037 r
  mprj/o_dly[120]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2024   1.0500            1.4281 &   5.0319 r
  mprj/o_q_dly[120] (net)                                2   0.0146 
  mprj/o_BUF[120]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0410   0.2024   1.0500   0.0158   0.0168 &   5.0487 r
  mprj/o_BUF[120]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.6960   1.0500            1.6539 &   6.7026 r
  mprj/io_out[21] (net)                                  1   0.2364 
  mprj/io_out[21] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.7026 r
  io_out[21] (net) 
  io_out[21] (out)                                                    0.3220   2.7047   1.0500   0.1280   0.2322 &   6.9348 r
  data arrival time                                                                                                  6.9348

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.9348
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.9652

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3302 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3302 

  slack (with derating applied) (MET)                                                                     0.9652 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.2954 



  Startpoint: mprj/o_FF[149]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[12] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5022   1.0500   0.0000   0.6102 &   2.8052 r
  mprj/o_FF[149]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0814   1.0500            0.6504 &   3.4556 r
  mprj/o_q[149] (net)                                    1   0.0033 
  mprj/o_dly[149]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0814   1.0500   0.0000   0.0000 &   3.4556 r
  mprj/o_dly[149]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2463   1.0500            1.4512 &   4.9069 r
  mprj/o_q_dly[149] (net)                                2   0.0189 
  mprj/o_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2463   1.0500   0.0000   0.0004 &   4.9072 r
  mprj/o_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.8328   1.0500            1.7288 &   6.6360 r
  mprj/io_oeb[12] (net)                                  1   0.2482 
  mprj/io_oeb[12] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.6360 r
  io_oeb[12] (net) 
  io_oeb[12] (out)                                                    0.3892   2.8437   1.0500   0.1554   0.2763 &   6.9123 r
  data arrival time                                                                                                  6.9123

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.9123
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.9877

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3292 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3292 

  slack (with derating applied) (MET)                                                                     0.9877 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.3168 



  Startpoint: mprj/o_FF[21]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[21]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4023   1.0500   0.0000   0.3031 &   2.4981 r
  mprj/o_FF[21]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2297   1.0500            0.7425 &   3.2406 r
  mprj/o_q[21] (net)                                     2   0.0179 
  mprj/o_dly[21]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0322   0.2297   1.0500   0.0129   0.0138 &   3.2544 r
  mprj/o_dly[21]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2041   1.0500            1.4380 &   4.6924 r
  mprj/o_q_dly[21] (net)                                 2   0.0148 
  mprj/o_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2041   1.0500   0.0000   0.0002 &   4.6926 r
  mprj/o_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.2073   1.0500            1.9303 &   6.6229 r
  mprj/wbs_dat_o[21] (net)                               1   0.2810 
  mprj/wbs_dat_o[21] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.6229 r
  wbs_dat_o[21] (net) 
  wbs_dat_o[21] (out)                                                 0.3293   3.2225   1.0500   0.1312   0.2837 &   6.9066 r
  data arrival time                                                                                                  6.9066

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.9066
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.9934

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3289 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3289 

  slack (with derating applied) (MET)                                                                     0.9934 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.3223 



  Startpoint: mprj/o_FF[159]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[22] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[159]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5108   1.0500   0.0000   0.7245 &   2.9194 r
  mprj/o_FF[159]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1044   1.0500            0.6666 &   3.5861 r
  mprj/o_q[159] (net)                                    1   0.0057 
  mprj/o_dly[159]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1044   1.0500   0.0000   0.0001 &   3.5862 r
  mprj/o_dly[159]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2279   1.0500            1.4426 &   5.0287 r
  mprj/o_q_dly[159] (net)                                2   0.0171 
  mprj/o_BUF[159]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2279   1.0500   0.0000   0.0003 &   5.0290 r
  mprj/o_BUF[159]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.7863   1.0500            1.6862 &   6.7152 r
  mprj/io_oeb[22] (net)                                  1   0.2433 
  mprj/io_oeb[22] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.7152 r
  io_oeb[22] (net) 
  io_oeb[22] (out)                                                    0.1145   2.8009   1.0500   0.0433   0.1730 &   6.8882 r
  data arrival time                                                                                                  6.8882

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.8882
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.0118

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3280 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3280 

  slack (with derating applied) (MET)                                                                     1.0118 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.3398 



  Startpoint: mprj/o_FF[10]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[10]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2602   1.0500   0.0000   0.1211 &   2.3161 r
  mprj/o_FF[10]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1280   1.0500            0.6793 &   2.9954 r
  mprj/o_q[10] (net)                                     2   0.0082 
  mprj/o_dly[10]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1280   1.0500   0.0000   0.0001 &   2.9955 r
  mprj/o_dly[10]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3179   1.0500            1.4999 &   4.4954 r
  mprj/o_q_dly[10] (net)                                 2   0.0256 
  mprj/o_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0607   0.3180   1.0500   0.0242   0.0259 &   4.5213 r
  mprj/o_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.3444   1.0500            2.0004 &   6.5217 r
  mprj/wbs_dat_o[10] (net)                               1   0.2923 
  mprj/wbs_dat_o[10] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.5217 r
  wbs_dat_o[10] (net) 
  wbs_dat_o[10] (out)                                                 0.4755   3.3638   1.0500   0.1870   0.3630 &   6.8847 r
  data arrival time                                                                                                  6.8847

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.8847
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.0153

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3278 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3278 

  slack (with derating applied) (MET)                                                                     1.0153 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.3432 



  Startpoint: mprj/o_FF[15]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[15]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4119   1.0500   0.0000   0.3235 &   2.5185 r
  mprj/o_FF[15]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1173   1.0500            0.6741 &   3.1927 r
  mprj/o_q[15] (net)                                     1   0.0071 
  mprj/o_dly[15]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1173   1.0500   0.0000   0.0001 &   3.1927 r
  mprj/o_dly[15]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3120   1.0500            1.4954 &   4.6881 r
  mprj/o_q_dly[15] (net)                                 2   0.0250 
  mprj/o_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1203   0.3120   1.0500   0.0464   0.0492 &   4.7373 r
  mprj/o_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.1224   1.0500            1.8808 &   6.6181 r
  mprj/wbs_dat_o[15] (net)                               1   0.2733 
  mprj/wbs_dat_o[15] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.6181 r
  wbs_dat_o[15] (net) 
  wbs_dat_o[15] (out)                                                 0.2452   3.1390   1.0500   0.0956   0.2487 &   6.8668 r
  data arrival time                                                                                                  6.8668

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.8668
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.0332

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3270 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3270 

  slack (with derating applied) (MET)                                                                     1.0332 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.3602 



  Startpoint: mprj/o_FF[18]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[18]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.3745   1.0500   0.0000   0.2574 &   2.4524 r
  mprj/o_FF[18]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1219   1.0500            0.6768 &   3.1291 r
  mprj/o_q[18] (net)                                     1   0.0076 
  mprj/o_dly[18]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1219   1.0500   0.0000   0.0001 &   3.1293 r
  mprj/o_dly[18]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1400   1.0500            1.3878 &   4.5170 r
  mprj/o_q_dly[18] (net)                                 1   0.0085 
  mprj/o_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1400   1.0500   0.0000   0.0001 &   4.5171 r
  mprj/o_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.2946   1.0500            1.9653 &   6.4824 r
  mprj/wbs_dat_o[18] (net)                               1   0.2885 
  mprj/wbs_dat_o[18] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.4824 r
  wbs_dat_o[18] (net) 
  wbs_dat_o[18] (out)                                                 0.5350   3.3116   1.0500   0.2163   0.3821 &   6.8645 r
  data arrival time                                                                                                  6.8645

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.8645
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.0355

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3269 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3269 

  slack (with derating applied) (MET)                                                                     1.0355 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.3624 



  Startpoint: mprj/o_FF[113]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[14] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5043   1.0500   0.0000   0.6232 &   2.8182 r
  mprj/o_FF[113]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1999   1.0500            0.7262 &   3.5445 r
  mprj/o_q[113] (net)                                    2   0.0151 
  mprj/o_dly[113]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2000   1.0500   0.0000   0.0002 &   3.5447 r
  mprj/o_dly[113]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2247   1.0500            1.4491 &   4.9938 r
  mprj/o_q_dly[113] (net)                                2   0.0168 
  mprj/o_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2247   1.0500   0.0000   0.0003 &   4.9941 r
  mprj/o_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.8160   1.0500            1.7022 &   6.6963 r
  mprj/io_out[14] (net)                                  1   0.2459 
  mprj/io_out[14] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.6963 r
  io_out[14] (net) 
  io_out[14] (out)                                                    0.0000   2.8308   1.0500   0.0000   0.1298 &   6.8261 r
  data arrival time                                                                                                  6.8261

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.8261
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.0739

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3250 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3250 

  slack (with derating applied) (MET)                                                                     1.0739 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.3990 



  Startpoint: mprj/o_FF[12]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[12]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4120   1.0500   0.0000   0.3229 &   2.5178 r
  mprj/o_FF[12]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0815   1.0500            0.6491 &   3.1669 r
  mprj/o_q[12] (net)                                     1   0.0034 
  mprj/o_dly[12]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0815   1.0500   0.0000   0.0000 &   3.1670 r
  mprj/o_dly[12]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2347   1.0500            1.4438 &   4.6107 r
  mprj/o_q_dly[12] (net)                                 2   0.0178 
  mprj/o_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2347   1.0500   0.0000   0.0003 &   4.6110 r
  mprj/o_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.2415   1.0500            1.9411 &   6.5522 r
  mprj/wbs_dat_o[12] (net)                               1   0.2834 
  mprj/wbs_dat_o[12] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.5522 r
  wbs_dat_o[12] (net) 
  wbs_dat_o[12] (out)                                                 0.2230   3.2595   1.0500   0.0856   0.2478 &   6.8000 r
  data arrival time                                                                                                  6.8000

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.8000
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1000

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3238 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3238 

  slack (with derating applied) (MET)                                                                     1.1000 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.4238 



  Startpoint: mprj/o_FF[24]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[24]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4121   1.0500   0.0000   0.3223 &   2.5173 r
  mprj/o_FF[24]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0923   1.0500            0.6566 &   3.1739 r
  mprj/o_q[24] (net)                                     1   0.0045 
  mprj/o_dly[24]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0923   1.0500   0.0000   0.0001 &   3.1740 r
  mprj/o_dly[24]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.0958   1.0500            1.3532 &   4.5272 r
  mprj/o_q_dly[24] (net)                                 1   0.0040 
  mprj/o_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.0958   1.0500   0.0000   0.0000 &   4.5272 r
  mprj/o_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.2839   1.0500            1.9583 &   6.4855 r
  mprj/wbs_dat_o[24] (net)                               1   0.2878 
  mprj/wbs_dat_o[24] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.4855 r
  wbs_dat_o[24] (net) 
  wbs_dat_o[24] (out)                                                 0.3524   3.2999   1.0500   0.1402   0.2976 &   6.7831 r
  data arrival time                                                                                                  6.7831

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.7831
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1169

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3230 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3230 

  slack (with derating applied) (MET)                                                                     1.1169 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.4399 



  Startpoint: mprj/o_FF[13]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[13]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4120   1.0500   0.0000   0.3233 &   2.5182 r
  mprj/o_FF[13]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1466   1.0500            0.6928 &   3.2111 r
  mprj/o_q[13] (net)                                     2   0.0100 
  mprj/o_dly[13]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1466   1.0500   0.0000   0.0001 &   3.2112 r
  mprj/o_dly[13]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2689   1.0500            1.4718 &   4.6830 r
  mprj/o_q_dly[13] (net)                                 2   0.0210 
  mprj/o_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2689   1.0500   0.0000   0.0004 &   4.6834 r
  mprj/o_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.1378   1.0500            1.8834 &   6.5668 r
  mprj/wbs_dat_o[13] (net)                               1   0.2741 
  mprj/wbs_dat_o[13] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.5668 r
  wbs_dat_o[13] (net) 
  wbs_dat_o[13] (out)                                                 0.1554   3.1557   1.0500   0.0587   0.2159 &   6.7827 r
  data arrival time                                                                                                  6.7827

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.7827
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1173

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3230 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3230 

  slack (with derating applied) (MET)                                                                     1.1173 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.4403 



  Startpoint: mprj/o_FF[150]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[13] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5022   1.0500   0.0000   0.6094 &   2.8044 r
  mprj/o_FF[150]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0924   1.0500            0.6580 &   3.4624 r
  mprj/o_q[150] (net)                                    1   0.0045 
  mprj/o_dly[150]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0924   1.0500   0.0000   0.0000 &   3.4624 r
  mprj/o_dly[150]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2916   1.0500            1.4804 &   4.9428 r
  mprj/o_q_dly[150] (net)                                2   0.0231 
  mprj/o_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2916   1.0500   0.0000   0.0005 &   4.9433 r
  mprj/o_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.7813   1.0500            1.6855 &   6.6288 r
  mprj/io_oeb[13] (net)                                  1   0.2429 
  mprj/io_oeb[13] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.6288 r
  io_oeb[13] (net) 
  io_oeb[13] (out)                                                    0.0000   2.7958   1.0500   0.0000   0.1266 &   6.7554 r
  data arrival time                                                                                                  6.7554

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.7554
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1446

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3217 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3217 

  slack (with derating applied) (MET)                                                                     1.1446 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.4663 



  Startpoint: mprj/o_FF[112]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[13] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[112]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5015   1.0500   0.0000   0.5979 &   2.7929 r
  mprj/o_FF[112]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0905   1.0500            0.6568 &   3.4497 r
  mprj/o_q[112] (net)                                    1   0.0043 
  mprj/o_dly[112]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0905   1.0500   0.0000   0.0001 &   3.4497 r
  mprj/o_dly[112]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3981   1.0500            1.5447 &   4.9944 r
  mprj/o_q_dly[112] (net)                                2   0.0331 
  mprj/o_BUF[112]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0297   0.3981   1.0500   0.0121   0.0136 &   5.0081 r
  mprj/o_BUF[112]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.6489   1.0500            1.6194 &   6.6275 r
  mprj/io_out[13] (net)                                  1   0.2316 
  mprj/io_out[13] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.6275 r
  io_out[13] (net) 
  io_out[13] (out)                                                    0.0000   2.6621   1.0500   0.0000   0.1165 &   6.7440 r
  data arrival time                                                                                                  6.7440

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.7440
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1560

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3211 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3211 

  slack (with derating applied) (MET)                                                                     1.1560 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.4771 



  Startpoint: mprj/o_FF[22]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[22]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4023   1.0500   0.0000   0.3031 &   2.4981 r
  mprj/o_FF[22]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1920   1.0500            0.7199 &   3.2180 r
  mprj/o_q[22] (net)                                     2   0.0143 
  mprj/o_dly[22]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0289   0.1920   1.0500   0.0118   0.0125 &   3.2306 r
  mprj/o_dly[22]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1613   1.0500            1.4080 &   4.6386 r
  mprj/o_q_dly[22] (net)                                 2   0.0106 
  mprj/o_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1613   1.0500   0.0000   0.0001 &   4.6387 r
  mprj/o_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.1164   1.0500            1.8702 &   6.5088 r
  mprj/wbs_dat_o[22] (net)                               1   0.2729 
  mprj/wbs_dat_o[22] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.5088 r
  wbs_dat_o[22] (net) 
  wbs_dat_o[22] (out)                                                 0.1850   3.1322   1.0500   0.0704   0.2180 &   6.7268 r
  data arrival time                                                                                                  6.7268

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.7268
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1732

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3203 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3203 

  slack (with derating applied) (MET)                                                                     1.1732 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.4935 



  Startpoint: mprj/o_FF[158]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[21] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[158]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5108   1.0500   0.0000   0.7190 &   2.9140 r
  mprj/o_FF[158]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1549   1.0500            0.6993 &   3.6133 r
  mprj/o_q[158] (net)                                    2   0.0108 
  mprj/o_dly[158]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1549   1.0500   0.0000   0.0001 &   3.6135 r
  mprj/o_dly[158]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2141   1.0500            1.4382 &   5.0517 r
  mprj/o_q_dly[158] (net)                                2   0.0157 
  mprj/o_BUF[158]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0590   0.2141   1.0500   0.0234   0.0249 &   5.0765 r
  mprj/o_BUF[158]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.5242   1.0500            1.5483 &   6.6248 r
  mprj/io_oeb[21] (net)                                  1   0.2207 
  mprj/io_oeb[21] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.6248 r
  io_oeb[21] (net) 
  io_oeb[21] (out)                                                    0.0000   2.5342   1.0500   0.0000   0.0995 &   6.7243 r
  data arrival time                                                                                                  6.7243

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.7243
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1757

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3202 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3202 

  slack (with derating applied) (MET)                                                                     1.1757 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.4959 



  Startpoint: mprj/o_FF[114]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[15] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[114]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5047   1.0500   0.0000   0.6270 &   2.8220 r
  mprj/o_FF[114]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0969   1.0500            0.6613 &   3.4833 r
  mprj/o_q[114] (net)                                    1   0.0050 
  mprj/o_dly[114]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0969   1.0500   0.0000   0.0001 &   3.4834 r
  mprj/o_dly[114]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2651   1.0500            1.4649 &   4.9483 r
  mprj/o_q_dly[114] (net)                                2   0.0206 
  mprj/o_BUF[114]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2651   1.0500   0.0000   0.0004 &   4.9488 r
  mprj/o_BUF[114]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.7172   1.0500            1.6515 &   6.6003 r
  mprj/io_out[15] (net)                                  1   0.2375 
  mprj/io_out[15] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.6003 r
  io_out[15] (net) 
  io_out[15] (out)                                                    0.0000   2.7313   1.0500   0.0000   0.1210 &   6.7213 r
  data arrival time                                                                                                  6.7213

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.7213
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1787

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3201 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3201 

  slack (with derating applied) (MET)                                                                     1.1787 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.4988 



  Startpoint: mprj/o_FF[25]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[25]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4121   1.0500   0.0000   0.3217 &   2.5167 r
  mprj/o_FF[25]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0902   1.0500            0.6552 &   3.1719 r
  mprj/o_q[25] (net)                                     1   0.0043 
  mprj/o_dly[25]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0902   1.0500   0.0000   0.0001 &   3.1719 r
  mprj/o_dly[25]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1110   1.0500            1.3637 &   4.5356 r
  mprj/o_q_dly[25] (net)                                 1   0.0056 
  mprj/o_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1110   1.0500   0.0000   0.0001 &   4.5357 r
  mprj/o_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.1570   1.0500            1.8908 &   6.4265 r
  mprj/wbs_dat_o[25] (net)                               1   0.2767 
  mprj/wbs_dat_o[25] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.4265 r
  wbs_dat_o[25] (net) 
  wbs_dat_o[25] (out)                                                 0.3594   3.1718   1.0500   0.1437   0.2932 &   6.7197 r
  data arrival time                                                                                                  6.7197

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.7197
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1803

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3200 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3200 

  slack (with derating applied) (MET)                                                                     1.1803 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.5003 



  Startpoint: mprj/o_FF[14]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[14]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.3225   1.0500   0.0000   0.1835 &   2.3785 r
  mprj/o_FF[14]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1096   1.0500            0.6674 &   3.0459 r
  mprj/o_q[14] (net)                                     1   0.0063 
  mprj/o_dly[14]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1096   1.0500   0.0000   0.0001 &   3.0459 r
  mprj/o_dly[14]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2519   1.0500            1.4583 &   4.5042 r
  mprj/o_q_dly[14] (net)                                 2   0.0194 
  mprj/o_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0090   0.2519   1.0500   0.0036   0.0041 &   4.5084 r
  mprj/o_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.2447   1.0500            1.9443 &   6.4526 r
  mprj/wbs_dat_o[14] (net)                               1   0.2838 
  mprj/wbs_dat_o[14] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.4526 r
  wbs_dat_o[14] (net) 
  wbs_dat_o[14] (out)                                                 0.2580   3.2624   1.0500   0.1003   0.2615 &   6.7141 r
  data arrival time                                                                                                  6.7141

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.7141
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1859

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3197 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3197 

  slack (with derating applied) (MET)                                                                     1.1859 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.5056 



  Startpoint: mprj/o_FF[148]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[11] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5022   1.0500   0.0000   0.6231 &   2.8181 r
  mprj/o_FF[148]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0977   1.0500            0.6618 &   3.4798 r
  mprj/o_q[148] (net)                                    1   0.0050 
  mprj/o_dly[148]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0977   1.0500   0.0000   0.0000 &   3.4799 r
  mprj/o_dly[148]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2306   1.0500            1.4435 &   4.9234 r
  mprj/o_q_dly[148] (net)                                2   0.0174 
  mprj/o_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2306   1.0500   0.0000   0.0003 &   4.9237 r
  mprj/o_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.5688   1.0500            1.5805 &   6.5042 r
  mprj/io_oeb[11] (net)                                  1   0.2250 
  mprj/io_oeb[11] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.5042 r
  io_oeb[11] (net) 
  io_oeb[11] (out)                                                    0.2507   2.5792   1.0500   0.0980   0.2016 &   6.7058 r
  data arrival time                                                                                                  6.7058

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.7058
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1942

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3193 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3193 

  slack (with derating applied) (MET)                                                                     1.1942 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.5135 



  Startpoint: mprj/o_FF[26]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[26]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4122   1.0500   0.0000   0.3204 &   2.5153 r
  mprj/o_FF[26]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1128   1.0500            0.6710 &   3.1863 r
  mprj/o_q[26] (net)                                     1   0.0066 
  mprj/o_dly[26]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1128   1.0500   0.0000   0.0001 &   3.1864 r
  mprj/o_dly[26]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1004   1.0500            1.3589 &   4.5453 r
  mprj/o_q_dly[26] (net)                                 1   0.0045 
  mprj/o_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1004   1.0500   0.0000   0.0001 &   4.5454 r
  mprj/o_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0738   1.0500            1.8393 &   6.3847 r
  mprj/wbs_dat_o[26] (net)                               1   0.2692 
  mprj/wbs_dat_o[26] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.3847 r
  wbs_dat_o[26] (net) 
  wbs_dat_o[26] (out)                                                 0.4070   3.0892   1.0500   0.1640   0.3128 &   6.6974 r
  data arrival time                                                                                                  6.6974

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.6974
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.2026

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3189 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3189 

  slack (with derating applied) (MET)                                                                     1.2026 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.5215 



  Startpoint: mprj/o_FF[109]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[10] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[109]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5022   1.0500   0.0000   0.6231 &   2.8180 r
  mprj/o_FF[109]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1001   1.0500            0.6635 &   3.4815 r
  mprj/o_q[109] (net)                                    1   0.0053 
  mprj/o_dly[109]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1001   1.0500   0.0000   0.0000 &   3.4816 r
  mprj/o_dly[109]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2193   1.0500            1.4366 &   4.9182 r
  mprj/o_q_dly[109] (net)                                2   0.0162 
  mprj/o_BUF[109]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2193   1.0500   0.0000   0.0003 &   4.9184 r
  mprj/o_BUF[109]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.7052   1.0500            1.6442 &   6.5626 r
  mprj/io_out[10] (net)                                  1   0.2363 
  mprj/io_out[10] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.5626 r
  io_out[10] (net) 
  io_out[10] (out)                                                    0.0000   2.7180   1.0500   0.0000   0.1176 &   6.6802 r
  data arrival time                                                                                                  6.6802

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.6802
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.2198

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3181 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3181 

  slack (with derating applied) (MET)                                                                     1.2198 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.5379 



  Startpoint: mprj/o_FF[5]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[5]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.2606   1.0500   0.0000   0.1204 &   2.3153 r
  mprj/o_FF[5]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1610   1.0500            0.6991 &   3.0144 r
  mprj/o_q[5] (net)                                      2   0.0114 
  mprj/o_dly[5]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0372   0.1610   1.0500   0.0152   0.0161 &   3.0305 r
  mprj/o_dly[5]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.2189   1.0500            1.4418 &   4.4723 r
  mprj/o_q_dly[5] (net)                                  2   0.0162 
  mprj/o_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0380   0.2189   1.0500   0.0154   0.0164 &   4.4888 r
  mprj/o_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.2681   1.0500            1.9470 &   6.4358 r
  mprj/wbs_dat_o[5] (net)                                1   0.2851 
  mprj/wbs_dat_o[5] (user_proj_example)                                        0.0000   1.0500            0.0000 &   6.4358 r
  wbs_dat_o[5] (net) 
  wbs_dat_o[5] (out)                                                  0.1798   3.2889   1.0500   0.0679   0.2415 &   6.6773 r
  data arrival time                                                                                                  6.6773

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.6773
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.2227

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3180 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3180 

  slack (with derating applied) (MET)                                                                     1.2227 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.5407 



  Startpoint: mprj/o_FF[4]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[4]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.2603   1.0500   0.0000   0.1211 &   2.3161 r
  mprj/o_FF[4]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1123   1.0500            0.6683 &   2.9844 r
  mprj/o_q[4] (net)                                      1   0.0066 
  mprj/o_dly[4]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.1123   1.0500   0.0000   0.0001 &   2.9844 r
  mprj/o_dly[4]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.1973   1.0500            1.4236 &   4.4080 r
  mprj/o_q_dly[4] (net)                                  2   0.0141 
  mprj/o_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.1973   1.0500   0.0000   0.0002 &   4.4082 r
  mprj/o_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.3349   1.0500            1.9867 &   6.3949 r
  mprj/wbs_dat_o[4] (net)                                1   0.2912 
  mprj/wbs_dat_o[4] (user_proj_example)                                        0.0000   1.0500            0.0000 &   6.3949 r
  wbs_dat_o[4] (net) 
  wbs_dat_o[4] (out)                                                  0.2593   3.3550   1.0500   0.1008   0.2760 &   6.6710 r
  data arrival time                                                                                                  6.6710

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.6710
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.2290

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3177 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3177 

  slack (with derating applied) (MET)                                                                     1.2290 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.5467 



  Startpoint: mprj/o_FF[0]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.2606   1.0500   0.0000   0.1203 &   2.3153 r
  mprj/o_FF[0]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1158   1.0500            0.6708 &   2.9861 r
  mprj/o_q[0] (net)                                      1   0.0069 
  mprj/o_dly[0]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.1158   1.0500   0.0000   0.0001 &   2.9862 r
  mprj/o_dly[0]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.1804   1.0500            1.4131 &   4.3993 r
  mprj/o_q_dly[0] (net)                                  2   0.0125 
  mprj/o_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0433   0.1804   1.0500   0.0177   0.0187 &   4.4179 r
  mprj/o_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.3987   1.0500            2.0095 &   6.4274 r
  mprj/wbs_dat_o[0] (net)                                1   0.2961 
  mprj/wbs_dat_o[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &   6.4274 r
  wbs_dat_o[0] (net) 
  wbs_dat_o[0] (out)                                                  0.1283   3.4235   1.0500   0.0485   0.2364 &   6.6638 r
  data arrival time                                                                                                  6.6638

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.6638
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.2362

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3173 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3173 

  slack (with derating applied) (MET)                                                                     1.2362 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.5535 



  Startpoint: mprj/o_FF[31]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[31]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.4121   1.0500   0.0000   0.3220 &   2.5170 r
  mprj/o_FF[31]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1740   1.0500            0.7093 &   3.2263 r
  mprj/o_q[31] (net)                                     2   0.0126 
  mprj/o_dly[31]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1740   1.0500   0.0000   0.0002 &   3.2265 r
  mprj/o_dly[31]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2746   1.0500            1.4777 &   4.7042 r
  mprj/o_q_dly[31] (net)                                 2   0.0215 
  mprj/o_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2746   1.0500   0.0000   0.0004 &   4.7046 r
  mprj/o_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.9937   1.0500            1.8051 &   6.5097 r
  mprj/wbs_dat_o[31] (net)                               1   0.2617 
  mprj/wbs_dat_o[31] (user_proj_example)                                       0.0000   1.0500            0.0000 &   6.5097 r
  wbs_dat_o[31] (net) 
  wbs_dat_o[31] (out)                                                 0.0000   3.0098   1.0500   0.0000   0.1399 &   6.6496 r
  data arrival time                                                                                                  6.6496

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.6496
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.2504

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3166 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3166 

  slack (with derating applied) (MET)                                                                     1.2504 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.5671 



  Startpoint: mprj/o_FF[9]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[9]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.2604   1.0500   0.0000   0.1208 &   2.3157 r
  mprj/o_FF[9]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1629   1.0500            0.7003 &   3.0160 r
  mprj/o_q[9] (net)                                      2   0.0116 
  mprj/o_dly[9]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0191   0.1629   1.0500   0.0076   0.0081 &   3.0242 r
  mprj/o_dly[9]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.3366   1.0500            1.5143 &   4.5385 r
  mprj/o_q_dly[9] (net)                                  2   0.0273 
  mprj/o_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.3366   1.0500   0.0000   0.0005 &   4.5390 r
  mprj/o_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.1856   1.0500            1.9093 &   6.4483 r
  mprj/wbs_dat_o[9] (net)                                1   0.2782 
  mprj/wbs_dat_o[9] (user_proj_example)                                        0.0000   1.0500            0.0000 &   6.4483 r
  wbs_dat_o[9] (net) 
  wbs_dat_o[9] (out)                                                  0.0979   3.2048   1.0500   0.0370   0.1997 &   6.6480 r
  data arrival time                                                                                                  6.6480

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.6480
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.2520

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3166 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3166 

  slack (with derating applied) (MET)                                                                     1.2520 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.5686 



  Startpoint: mprj/o_FF[153]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[16] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.4902   1.0500   0.0000   0.6398 &   2.8348 r
  mprj/o_FF[153]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0960   1.0500            0.6604 &   3.4953 r
  mprj/o_q[153] (net)                                    1   0.0049 
  mprj/o_dly[153]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0960   1.0500   0.0000   0.0001 &   3.4953 r
  mprj/o_dly[153]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2981   1.0500            1.4848 &   4.9802 r
  mprj/o_q_dly[153] (net)                                2   0.0237 
  mprj/o_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2981   1.0500   0.0000   0.0005 &   4.9807 r
  mprj/o_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.4350   1.0500            1.5087 &   6.4893 r
  mprj/io_oeb[16] (net)                                  1   0.2132 
  mprj/io_oeb[16] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.4893 r
  io_oeb[16] (net) 
  io_oeb[16] (out)                                                    0.1438   2.4430   1.0500   0.0543   0.1446 &   6.6340 r
  data arrival time                                                                                                  6.6340

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.6340
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.2660

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3159 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3159 

  slack (with derating applied) (MET)                                                                     1.2660 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.5819 



  Startpoint: mprj/o_FF[117]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[18] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[117]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5102   1.0500   0.0000   0.6977 &   2.8927 r
  mprj/o_FF[117]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1453   1.0500            0.6936 &   3.5862 r
  mprj/o_q[117] (net)                                    2   0.0099 
  mprj/o_dly[117]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1453   1.0500   0.0000   0.0001 &   3.5864 r
  mprj/o_dly[117]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3013   1.0500            1.4914 &   5.0778 r
  mprj/o_q_dly[117] (net)                                2   0.0240 
  mprj/o_BUF[117]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3013   1.0500   0.0000   0.0005 &   5.0782 r
  mprj/o_BUF[117]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.2030   1.0500            1.3955 &   6.4737 r
  mprj/io_out[18] (net)                                  1   0.1922 
  mprj/io_out[18] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.4737 r
  io_out[18] (net) 
  io_out[18] (out)                                                    0.2324   2.2074   1.0500   0.0949   0.1585 &   6.6322 r
  data arrival time                                                                                                  6.6322

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.6322
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.2678

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3158 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3158 

  slack (with derating applied) (MET)                                                                     1.2678 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.5837 



  Startpoint: mprj/o_FF[115]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[16] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[115]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5080   1.0500   0.0000   0.6616 &   2.8565 r
  mprj/o_FF[115]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0851   1.0500            0.6531 &   3.5096 r
  mprj/o_q[115] (net)                                    1   0.0037 
  mprj/o_dly[115]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0851   1.0500   0.0000   0.0000 &   3.5096 r
  mprj/o_dly[115]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3147   1.0500            1.4932 &   5.0029 r
  mprj/o_q_dly[115] (net)                                2   0.0253 
  mprj/o_BUF[115]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3147   1.0500   0.0000   0.0005 &   5.0034 r
  mprj/o_BUF[115]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.4576   1.0500            1.5136 &   6.5170 r
  mprj/io_out[16] (net)                                  1   0.2148 
  mprj/io_out[16] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.5170 r
  io_out[16] (net) 
  io_out[16] (out)                                                    0.0000   2.4679   1.0500   0.0000   0.0979 &   6.6149 r
  data arrival time                                                                                                  6.6149

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.6149
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.2851

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3150 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3150 

  slack (with derating applied) (MET)                                                                     1.2851 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.6001 



  Startpoint: mprj/o_FF[157]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[20] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[157]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5107   1.0500   0.0000   0.7139 &   2.9089 r
  mprj/o_FF[157]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1764   1.0500            0.7122 &   3.6211 r
  mprj/o_q[157] (net)                                    2   0.0128 
  mprj/o_dly[157]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1764   1.0500   0.0000   0.0002 &   3.6213 r
  mprj/o_dly[157]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2185   1.0500            1.4430 &   5.0643 r
  mprj/o_q_dly[157] (net)                                2   0.0162 
  mprj/o_BUF[157]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0294   0.2185   1.0500   0.0119   0.0127 &   5.0770 r
  mprj/o_BUF[157]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.3267   1.0500            1.4468 &   6.5238 r
  mprj/io_oeb[20] (net)                                  1   0.2038 
  mprj/io_oeb[20] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.5238 r
  io_oeb[20] (net) 
  io_oeb[20] (out)                                                    0.0000   2.3340   1.0500   0.0000   0.0789 &   6.6027 r
  data arrival time                                                                                                  6.6027

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.6027
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.2973

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3144 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3144 

  slack (with derating applied) (MET)                                                                     1.2973 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.6117 



  Startpoint: mprj/o_FF[7]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[7]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.2605   1.0500   0.0000   0.1204 &   2.3154 r
  mprj/o_FF[7]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1868   1.0500            0.7146 &   3.0300 r
  mprj/o_q[7] (net)                                      2   0.0138 
  mprj/o_dly[7]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0405   0.1868   1.0500   0.0165   0.0175 &   3.0475 r
  mprj/o_dly[7]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.2366   1.0500            1.4554 &   4.5029 r
  mprj/o_q_dly[7] (net)                                  2   0.0179 
  mprj/o_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.2366   1.0500   0.0000   0.0003 &   4.5032 r
  mprj/o_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.1581   1.0500            1.8838 &   6.3870 r
  mprj/wbs_dat_o[7] (net)                                1   0.2751 
  mprj/wbs_dat_o[7] (user_proj_example)                                        0.0000   1.0500            0.0000 &   6.3870 r
  wbs_dat_o[7] (net) 
  wbs_dat_o[7] (out)                                                  0.0988   3.1795   1.0500   0.0373   0.2026 &   6.5896 r
  data arrival time                                                                                                  6.5896

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.5896
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.3104

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3138 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3138 

  slack (with derating applied) (MET)                                                                     1.3104 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.6242 



  Startpoint: mprj/o_FF[111]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[12] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[111]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5022   1.0500   0.0000   0.6102 &   2.8052 r
  mprj/o_FF[111]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1117   1.0500            0.6716 &   3.4768 r
  mprj/o_q[111] (net)                                    1   0.0065 
  mprj/o_dly[111]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1117   1.0500   0.0000   0.0001 &   3.4769 r
  mprj/o_dly[111]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2513   1.0500            1.4581 &   4.9350 r
  mprj/o_q_dly[111] (net)                                2   0.0194 
  mprj/o_BUF[111]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2513   1.0500   0.0000   0.0004 &   4.9353 r
  mprj/o_BUF[111]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.5271   1.0500            1.5485 &   6.4838 r
  mprj/io_out[12] (net)                                  1   0.2208 
  mprj/io_out[12] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.4838 r
  io_out[12] (net) 
  io_out[12] (out)                                                    0.0000   2.5384   1.0500   0.0000   0.1042 &   6.5880 r
  data arrival time                                                                                                  6.5880

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.5880
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.3120

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3137 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3137 

  slack (with derating applied) (MET)                                                                     1.3120 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.6257 



  Startpoint: mprj/o_FF[3]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[3]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.2602   1.0500   0.0000   0.1212 &   2.3162 r
  mprj/o_FF[3]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.0924   1.0500            0.6544 &   2.9706 r
  mprj/o_q[3] (net)                                      1   0.0045 
  mprj/o_dly[3]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.0924   1.0500   0.0000   0.0001 &   2.9707 r
  mprj/o_dly[3]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.2256   1.0500            1.4395 &   4.4102 r
  mprj/o_q_dly[3] (net)                                  2   0.0169 
  mprj/o_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0624   0.2256   1.0500   0.0253   0.0268 &   4.4370 r
  mprj/o_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.3142   1.0500            1.9717 &   6.4087 r
  mprj/wbs_dat_o[3] (net)                                1   0.2888 
  mprj/wbs_dat_o[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &   6.4087 r
  wbs_dat_o[3] (net) 
  wbs_dat_o[3] (out)                                                  0.0000   3.3368   1.0500   0.0000   0.1740 &   6.5827 r
  data arrival time                                                                                                  6.5827

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.5827
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.3173

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3135 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3135 

  slack (with derating applied) (MET)                                                                     1.3173 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.6308 



  Startpoint: mprj/o_FF[154]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[17] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[154]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5083   1.0500   0.0000   0.6657 &   2.8607 r
  mprj/o_FF[154]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0902   1.0500            0.6566 &   3.5173 r
  mprj/o_q[154] (net)                                    1   0.0043 
  mprj/o_dly[154]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0902   1.0500   0.0000   0.0000 &   3.5173 r
  mprj/o_dly[154]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2869   1.0500            1.4772 &   4.9945 r
  mprj/o_q_dly[154] (net)                                2   0.0227 
  mprj/o_BUF[154]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2869   1.0500   0.0000   0.0005 &   4.9950 r
  mprj/o_BUF[154]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.2924   1.0500            1.4373 &   6.4322 r
  mprj/io_oeb[17] (net)                                  1   0.2011 
  mprj/io_oeb[17] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.4322 r
  io_oeb[17] (net) 
  io_oeb[17] (out)                                                    0.1563   2.2977   1.0500   0.0592   0.1307 &   6.5629 r
  data arrival time                                                                                                  6.5629

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.5629
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.3371

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3125 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3125 

  slack (with derating applied) (MET)                                                                     1.3371 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.6496 



  Startpoint: mprj/o_FF[119]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[20] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5106   1.0500   0.0000   0.7104 &   2.9054 r
  mprj/o_FF[119]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1605   1.0500            0.7027 &   3.6081 r
  mprj/o_q[119] (net)                                    2   0.0113 
  mprj/o_dly[119]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1605   1.0500   0.0000   0.0001 &   3.6082 r
  mprj/o_dly[119]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2201   1.0500            1.4426 &   5.0508 r
  mprj/o_q_dly[119] (net)                                2   0.0163 
  mprj/o_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0184   0.2201   1.0500   0.0075   0.0081 &   5.0589 r
  mprj/o_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.2614   1.0500            1.4115 &   6.4704 r
  mprj/io_out[20] (net)                                  1   0.1981 
  mprj/io_out[20] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.4704 r
  io_out[20] (net) 
  io_out[20] (out)                                                    0.0000   2.2677   1.0500   0.0000   0.0728 &   6.5432 r
  data arrival time                                                                                                  6.5432

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.5432
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.3568

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3116 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3116 

  slack (with derating applied) (MET)                                                                     1.3568 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.6684 



  Startpoint: mprj/o_FF[116]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[17] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[116]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5107   1.0500   0.0000   0.7142 &   2.9092 r
  mprj/o_FF[116]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0932   1.0500            0.6587 &   3.5679 r
  mprj/o_q[116] (net)                                    1   0.0046 
  mprj/o_dly[116]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0932   1.0500   0.0000   0.0000 &   3.5679 r
  mprj/o_dly[116]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2968   1.0500            1.4836 &   5.0516 r
  mprj/o_q_dly[116] (net)                                2   0.0236 
  mprj/o_BUF[116]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2968   1.0500   0.0000   0.0005 &   5.0520 r
  mprj/o_BUF[116]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.2375   1.0500            1.3993 &   6.4513 r
  mprj/io_out[17] (net)                                  1   0.1934 
  mprj/io_out[17] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.4513 r
  io_out[17] (net) 
  io_out[17] (out)                                                    0.0000   2.2442   1.0500   0.0000   0.0744 &   6.5257 r
  data arrival time                                                                                                  6.5257

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.5257
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.3743

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3107 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3107 

  slack (with derating applied) (MET)                                                                     1.3743 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.6851 



  Startpoint: mprj/o_FF[156]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[19] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5100   1.0500   0.0000   0.6948 &   2.8898 r
  mprj/o_FF[156]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0846   1.0500            0.6527 &   3.5426 r
  mprj/o_q[156] (net)                                    1   0.0037 
  mprj/o_dly[156]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0846   1.0500   0.0000   0.0000 &   3.5426 r
  mprj/o_dly[156]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2249   1.0500            1.4379 &   4.9805 r
  mprj/o_q_dly[156] (net)                                2   0.0168 
  mprj/o_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2249   1.0500   0.0000   0.0002 &   4.9807 r
  mprj/o_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.2015   1.0500            1.3945 &   6.3752 r
  mprj/io_oeb[19] (net)                                  1   0.1923 
  mprj/io_oeb[19] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.3752 r
  io_oeb[19] (net) 
  io_oeb[19] (out)                                                    0.2094   2.2055   1.0500   0.0846   0.1462 &   6.5214 r
  data arrival time                                                                                                  6.5214

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.5214
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.3786

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3105 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3105 

  slack (with derating applied) (MET)                                                                     1.3786 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.6892 



  Startpoint: mprj/o_FF[118]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[19] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5104   1.0500   0.0000   0.7022 &   2.8972 r
  mprj/o_FF[118]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0935   1.0500            0.6590 &   3.5561 r
  mprj/o_q[118] (net)                                    1   0.0046 
  mprj/o_dly[118]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0935   1.0500   0.0000   0.0000 &   3.5562 r
  mprj/o_dly[118]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2738   1.0500            1.4697 &   5.0259 r
  mprj/o_q_dly[118] (net)                                2   0.0215 
  mprj/o_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2738   1.0500   0.0000   0.0004 &   5.0263 r
  mprj/o_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.9806   1.0500            1.2696 &   6.2959 r
  mprj/io_out[19] (net)                                  1   0.1729 
  mprj/io_out[19] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.2959 r
  io_out[19] (net) 
  io_out[19] (out)                                                    0.1190   1.9841   1.0500   0.0450   0.0951 &   6.3910 r
  data arrival time                                                                                                  6.3910

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.3910
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.5090

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3043 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3043 

  slack (with derating applied) (MET)                                                                     1.5090 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.8133 



  Startpoint: mprj/o_FF[155]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[18] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   1.0500   0.0000   0.1259 &   0.1259 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   1.0500            2.0691 &   2.1950 r
  mprj/clk (net)                                       826   2.8619 
  mprj/o_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.5098   1.0500   0.0000   0.6895 &   2.8845 r
  mprj/o_FF[155]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1032   1.0500            0.6657 &   3.5503 r
  mprj/o_q[155] (net)                                    1   0.0056 
  mprj/o_dly[155]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1032   1.0500   0.0000   0.0001 &   3.5504 r
  mprj/o_dly[155]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2363   1.0500            1.4478 &   4.9982 r
  mprj/o_q_dly[155] (net)                                2   0.0179 
  mprj/o_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2363   1.0500   0.0000   0.0003 &   4.9984 r
  mprj/o_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.9822   1.0500            1.2709 &   6.2693 r
  mprj/io_oeb[18] (net)                                  1   0.1732 
  mprj/io_oeb[18] (user_proj_example)                                          0.0000   1.0500            0.0000 &   6.2693 r
  io_oeb[18] (net) 
  io_oeb[18] (out)                                                    0.0988   1.9853   1.0500   0.0378   0.0847 &   6.3540 r
  data arrival time                                                                                                  6.3540

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                 -6.3540
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.5460

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.3026 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3026 

  slack (with derating applied) (MET)                                                                     1.5460 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.8486 



  Startpoint: la_data_in[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[140]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[12] (in)                                                          4.9483                     2.8472 &  24.8472 r
  la_data_in[12] (net)                                   2   0.4388 
  mprj/la_data_in[12] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.8472 r
  mprj/la_data_in[12] (net) 
  mprj/i_BUF[140]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  6.3761   4.9601   1.0500   3.4929   3.8290 &  28.6762 r
  mprj/i_BUF[140]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1144   1.0500           -0.0472 &  28.6291 r
  mprj/buf_i[140] (net)                                  1   0.0037 
  mprj/i_FF[140]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1144   1.0500   0.0000   0.0000 &  28.6291 r
  data arrival time                                                                                                 28.6291

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[140]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6711 &  32.6571 r
  clock reconvergence pessimism                                                                           0.0000    32.6571
  clock uncertainty                                                                                      -0.1000    32.5570
  library setup time                                                                    1.0000           -0.0457    32.5114
  data required time                                                                                                32.5114
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5114
  data arrival time                                                                                                -28.6291
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.8823

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1398 
  total derate : arrival time                                                                            -0.1848 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3247 

  slack (with derating applied) (MET)                                                                     3.8823 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.2070 



  Startpoint: la_data_in[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[128]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[0] (in)                                                           4.4915                     2.5610 &  24.5610 r
  la_data_in[0] (net)                                    2   0.3967 
  mprj/la_data_in[0] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.5610 r
  mprj/la_data_in[0] (net) 
  mprj/i_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.4518   4.5058   1.0500   2.4839   2.7817 &  27.3427 r
  mprj/i_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1119   1.0500           -0.0217 &  27.3210 r
  mprj/buf_i[128] (net)                                  1   0.0064 
  mprj/i_FF[128]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1119   1.0500   0.0000   0.0001 &  27.3211 r
  data arrival time                                                                                                 27.3211

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.4691 &  32.4550 r
  clock reconvergence pessimism                                                                           0.0000    32.4550
  clock uncertainty                                                                                      -0.1000    32.3550
  library setup time                                                                    1.0000           -0.0448    32.3102
  data required time                                                                                                32.3102
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3102
  data arrival time                                                                                                -27.3211
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.9891

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1292 
  total derate : arrival time                                                                            -0.1336 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2628 

  slack (with derating applied) (MET)                                                                     4.9891 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.2520 



  Startpoint: wbs_dat_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[7]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[7] (in)                                                            4.0209                     2.2307 &  24.2307 r
  wbs_dat_i[7] (net)                                     2   0.3512 
  mprj/wbs_dat_i[7] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.2307 r
  mprj/wbs_dat_i[7] (net) 
  mprj/i_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    4.7794   4.0512   1.0500   2.1905   2.5130 &  26.7437 r
  mprj/i_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1197   1.0500            0.0155 &  26.7592 r
  mprj/buf_i[7] (net)                                    2   0.0171 
  mprj/i_FF[7]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0112   0.1197   1.0500   0.0044   0.0049 &  26.7641 r
  data arrival time                                                                                                 26.7641

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.1425   0.9500   0.0000   0.0171 &  32.0030 r
  clock reconvergence pessimism                                                                           0.0000    32.0030
  clock uncertainty                                                                                      -0.1000    31.9030
  library setup time                                                                    1.0000           -0.0420    31.8611
  data required time                                                                                                31.8611
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.8611
  data arrival time                                                                                                -26.7641
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.0970

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1054 
  total derate : arrival time                                                                            -0.1206 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2261 

  slack (with derating applied) (MET)                                                                     5.0970 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.3230 



  Startpoint: la_oenb[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[68]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[4] (in)                                                              4.1484                     2.3684 &  24.3684 r
  la_oenb[4] (net)                                       2   0.3663 
  mprj/la_oenb[4] (user_proj_example)                                          0.0000   1.0500            0.0000 &  24.3684 r
  mprj/la_oenb[4] (net) 
  mprj/i_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.1531   4.1615   1.0500   2.3551   2.6265 &  26.9949 r
  mprj/i_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1055   1.0500           -0.0076 &  26.9873 r
  mprj/buf_i[68] (net)                                   1   0.0052 
  mprj/i_FF[68]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0060   0.1055   1.0500   0.0023   0.0024 &  26.9898 r
  data arrival time                                                                                                 26.9898

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.5986 &  32.5845 r
  clock reconvergence pessimism                                                                           0.0000    32.5845
  clock uncertainty                                                                                      -0.1000    32.4845
  library setup time                                                                    1.0000           -0.0442    32.4403
  data required time                                                                                                32.4403
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4403
  data arrival time                                                                                                -26.9898
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.4505

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1360 
  total derate : arrival time                                                                            -0.1256 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2616 

  slack (with derating applied) (MET)                                                                     5.4505 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.7121 



  Startpoint: la_oenb[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[64]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[0] (in)                                                              4.0497                     2.3158 &  24.3158 r
  la_oenb[0] (net)                                       2   0.3577 
  mprj/la_oenb[0] (user_proj_example)                                          0.0000   1.0500            0.0000 &  24.3158 r
  mprj/la_oenb[0] (net) 
  mprj/i_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.0390   4.0613   1.0500   1.7378   1.9745 &  26.2903 r
  mprj/i_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1024   1.0500           -0.0047 &  26.2856 r
  mprj/buf_i[64] (net)                                   1   0.0040 
  mprj/i_FF[64]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1024   1.0500   0.0000   0.0000 &  26.2857 r
  data arrival time                                                                                                 26.2857

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.6002 &  32.5861 r
  clock reconvergence pessimism                                                                           0.0000    32.5861
  clock uncertainty                                                                                      -0.1000    32.4861
  library setup time                                                                    1.0000           -0.0438    32.4423
  data required time                                                                                                32.4423
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4423
  data arrival time                                                                                                -26.2857
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1567

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1361 
  total derate : arrival time                                                                            -0.0943 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2304 

  slack (with derating applied) (MET)                                                                     6.1567 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.3871 



  Startpoint: la_oenb[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[71]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[7] (in)                                                              3.7810                     2.1688 &  24.1688 r
  la_oenb[7] (net)                                       2   0.3341 
  mprj/la_oenb[7] (user_proj_example)                                          0.0000   1.0500            0.0000 &  24.1688 r
  mprj/la_oenb[7] (net) 
  mprj/i_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.1253   3.7906   1.0500   1.9097   2.1333 &  26.3021 r
  mprj/i_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0984   1.0500            0.0084 &  26.3105 r
  mprj/buf_i[71] (net)                                   1   0.0038 
  mprj/i_FF[71]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0984   1.0500   0.0000   0.0000 &  26.3105 r
  data arrival time                                                                                                 26.3105

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.6291 &  32.6151 r
  clock reconvergence pessimism                                                                           0.0000    32.6151
  clock uncertainty                                                                                      -0.1000    32.5151
  library setup time                                                                    1.0000           -0.0434    32.4717
  data required time                                                                                                32.4717
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4717
  data arrival time                                                                                                -26.3105
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1612

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1376 
  total derate : arrival time                                                                            -0.1020 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2396 

  slack (with derating applied) (MET)                                                                     6.1612 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4008 



  Startpoint: io_in[24] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[216]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[24] (in)                                                               4.2139                     2.3811 &  24.3811 r
  io_in[24] (net)                                        2   0.3709 
  mprj/io_in[24] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.3811 r
  mprj/io_in[24] (net) 
  mprj/i_BUF[216]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.4381   4.2296   1.0500   1.4066   1.6592 &  26.0403 r
  mprj/i_BUF[216]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1414   1.0500            0.0264 &  26.0667 r
  mprj/buf_i[216] (net)                                  2   0.0346 
  mprj/i_FF[216]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0331   0.1414   1.0500   0.0135   0.0151 &  26.0818 r
  data arrival time                                                                                                 26.0818

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[216]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6650 &  32.6510 r
  clock reconvergence pessimism                                                                           0.0000    32.6510
  clock uncertainty                                                                                      -0.1000    32.5510
  library setup time                                                                    1.0000           -0.0496    32.5013
  data required time                                                                                                32.5013
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5013
  data arrival time                                                                                                -26.0818
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4195

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1395 
  total derate : arrival time                                                                            -0.0810 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2205 

  slack (with derating applied) (MET)                                                                     6.4195 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6401 



  Startpoint: wbs_adr_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[33]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[1] (in)                                                            3.9786                     2.2011 &  24.2011 r
  wbs_adr_i[1] (net)                                     2   0.3472 
  mprj/wbs_adr_i[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  24.2011 r
  mprj/wbs_adr_i[1] (net) 
  mprj/i_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.6874   4.0119   1.0500   1.0371   1.3135 &  25.5146 r
  mprj/i_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1070   1.0500            0.0036 &  25.5182 r
  mprj/buf_i[33] (net)                                   1   0.0077 
  mprj/i_FF[33]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0276   0.1070   1.0500   0.0113   0.0119 &  25.5301 r
  data arrival time                                                                                                 25.5301

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.1052 &  32.0911 r
  clock reconvergence pessimism                                                                           0.0000    32.0911
  clock uncertainty                                                                                      -0.1000    31.9911
  library setup time                                                                    1.0000           -0.0413    31.9499
  data required time                                                                                                31.9499
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9499
  data arrival time                                                                                                -25.5301
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4197

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1101 
  total derate : arrival time                                                                            -0.0633 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1733 

  slack (with derating applied) (MET)                                                                     6.4197 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5931 



  Startpoint: la_data_in[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[136]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[8] (in)                                                           3.7393                     2.1480 &  24.1480 r
  la_data_in[8] (net)                                    2   0.3306 
  mprj/la_data_in[8] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.1480 r
  mprj/la_data_in[8] (net) 
  mprj/i_BUF[136]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.7691   3.7483   1.0500   1.6677   1.8764 &  26.0244 r
  mprj/i_BUF[136]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0994   1.0500            0.0124 &  26.0368 r
  mprj/buf_i[136] (net)                                  1   0.0049 
  mprj/i_FF[136]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0994   1.0500   0.0000   0.0000 &  26.0369 r
  data arrival time                                                                                                 26.0369

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[136]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6480 &  32.6339 r
  clock reconvergence pessimism                                                                           0.0000    32.6339
  clock uncertainty                                                                                      -0.1000    32.5340
  library setup time                                                                    1.0000           -0.0433    32.4906
  data required time                                                                                                32.4906
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4906
  data arrival time                                                                                                -26.0369
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4538

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1386 
  total derate : arrival time                                                                            -0.0899 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2286 

  slack (with derating applied) (MET)                                                                     6.4538 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6823 



  Startpoint: la_data_in[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[154]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[26] (in)                                                          3.6489                     2.1030 &  24.1030 r
  la_data_in[26] (net)                                   2   0.3229 
  mprj/la_data_in[26] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.1030 r
  mprj/la_data_in[26] (net) 
  mprj/i_BUF[154]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.8562   3.6567   1.0500   1.6928   1.8936 &  25.9966 r
  mprj/i_BUF[154]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1187   1.0500            0.0398 &  26.0364 r
  mprj/buf_i[154] (net)                                  2   0.0213 
  mprj/i_FF[154]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0671   0.1187   1.0500   0.0265   0.0282 &  26.0645 r
  data arrival time                                                                                                 26.0645

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[154]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8445 &  32.8304 r
  clock reconvergence pessimism                                                                           0.0000    32.8304
  clock uncertainty                                                                                      -0.1000    32.7304
  library setup time                                                                    1.0000           -0.0467    32.6837
  data required time                                                                                                32.6837
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6837
  data arrival time                                                                                                -26.0645
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6191

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1490 
  total derate : arrival time                                                                            -0.0934 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2424 

  slack (with derating applied) (MET)                                                                     6.6191 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8615 



  Startpoint: io_in[10] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[202]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[10] (in)                                                               4.4255                     2.5456 &  24.5456 r
  io_in[10] (net)                                        2   0.3919 
  mprj/io_in[10] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.5456 r
  mprj/io_in[10] (net) 
  mprj/i_BUF[202]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.3140   4.4362   1.0500   0.9847   1.1807 &  25.7263 r
  mprj/i_BUF[202]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1382   1.0500            0.0100 &  25.7362 r
  mprj/buf_i[202] (net)                                  2   0.0290 
  mprj/i_FF[202]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1382   1.0500   0.0000   0.0008 &  25.7370 r
  data arrival time                                                                                                 25.7370

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[202]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.5513 &  32.5372 r
  clock reconvergence pessimism                                                                           0.0000    32.5372
  clock uncertainty                                                                                      -0.1000    32.4372
  library setup time                                                                    1.0000           -0.0490    32.3882
  data required time                                                                                                32.3882
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3882
  data arrival time                                                                                                -25.7370
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6512

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1335 
  total derate : arrival time                                                                            -0.0567 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1903 

  slack (with derating applied) (MET)                                                                     6.6512 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8415 



  Startpoint: la_data_in[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[150]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[22] (in)                                                          3.4479                     1.9883 &  23.9883 r
  la_data_in[22] (net)                                   2   0.3051 
  mprj/la_data_in[22] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.9883 r
  mprj/la_data_in[22] (net) 
  mprj/i_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.6152   3.4549   1.0500   1.7112   1.9016 &  25.8899 r
  mprj/i_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0953   1.0500            0.0275 &  25.9174 r
  mprj/buf_i[150] (net)                                  1   0.0049 
  mprj/i_FF[150]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0041   0.0953   1.0500   0.0015   0.0017 &  25.9191 r
  data arrival time                                                                                                 25.9191

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8046 &  32.7905 r
  clock reconvergence pessimism                                                                           0.0000    32.7905
  clock uncertainty                                                                                      -0.1000    32.6905
  library setup time                                                                    1.0000           -0.0433    32.6472
  data required time                                                                                                32.6472
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6472
  data arrival time                                                                                                -25.9191
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7281

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1469 
  total derate : arrival time                                                                            -0.0919 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2388 

  slack (with derating applied) (MET)                                                                     6.7281 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9669 



  Startpoint: la_oenb[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[100]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[36] (in)                                                             3.6815                     2.0966 &  24.0966 r
  la_oenb[36] (net)                                      2   0.3245 
  mprj/la_oenb[36] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.0966 r
  mprj/la_oenb[36] (net) 
  mprj/i_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.6707   3.6933   1.0500   1.5790   1.7975 &  25.8941 r
  mprj/i_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0973   1.0500            0.0137 &  25.9078 r
  mprj/buf_i[100] (net)                                  1   0.0040 
  mprj/i_FF[100]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0973   1.0500   0.0000   0.0001 &  25.9079 r
  data arrival time                                                                                                 25.9079

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8030 &  32.7890 r
  clock reconvergence pessimism                                                                           0.0000    32.7890
  clock uncertainty                                                                                      -0.1000    32.6890
  library setup time                                                                    1.0000           -0.0436    32.6453
  data required time                                                                                                32.6453
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6453
  data arrival time                                                                                                -25.9079
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7375

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1468 
  total derate : arrival time                                                                            -0.0863 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2330 

  slack (with derating applied) (MET)                                                                     6.7375 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9705 



  Startpoint: la_oenb[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[86]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[22] (in)                                                             3.6601                     2.0943 &  24.0943 r
  la_oenb[22] (net)                                      2   0.3231 
  mprj/la_oenb[22] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.0943 r
  mprj/la_oenb[22] (net) 
  mprj/i_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.6849   3.6705   1.0500   1.5908   1.7990 &  25.8933 r
  mprj/i_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0974   1.0500            0.0154 &  25.9087 r
  mprj/buf_i[86] (net)                                   1   0.0043 
  mprj/i_FF[86]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0974   1.0500   0.0000   0.0000 &  25.9088 r
  data arrival time                                                                                                 25.9088

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.8062 &  32.7921 r
  clock reconvergence pessimism                                                                           0.0000    32.7921
  clock uncertainty                                                                                      -0.1000    32.6921
  library setup time                                                                    1.0000           -0.0435    32.6487
  data required time                                                                                                32.6487
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6487
  data arrival time                                                                                                -25.9088
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7399

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1470 
  total derate : arrival time                                                                            -0.0864 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2334 

  slack (with derating applied) (MET)                                                                     6.7399 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9732 



  Startpoint: la_oenb[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[84]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[20] (in)                                                             3.4157                     1.9716 &  23.9716 r
  la_oenb[20] (net)                                      2   0.3023 
  mprj/la_oenb[20] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.9716 r
  mprj/la_oenb[20] (net) 
  mprj/i_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.5525   3.4223   1.0500   1.6772   1.8630 &  25.8346 r
  mprj/i_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0953   1.0500            0.0298 &  25.8643 r
  mprj/buf_i[84] (net)                                   1   0.0053 
  mprj/i_FF[84]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0953   1.0500   0.0000   0.0000 &  25.8644 r
  data arrival time                                                                                                 25.8644

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.7638 &  32.7497 r
  clock reconvergence pessimism                                                                           0.0000    32.7497
  clock uncertainty                                                                                      -0.1000    32.6497
  library setup time                                                                    1.0000           -0.0434    32.6063
  data required time                                                                                                32.6063
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6063
  data arrival time                                                                                                -25.8644
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7420

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1447 
  total derate : arrival time                                                                            -0.0901 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2349 

  slack (with derating applied) (MET)                                                                     6.7420 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9768 



  Startpoint: la_oenb[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[101]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[37] (in)                                                             3.5699                     2.0264 &  24.0264 r
  la_oenb[37] (net)                                      2   0.3142 
  mprj/la_oenb[37] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.0264 r
  mprj/la_oenb[37] (net) 
  mprj/i_BUF[101]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.7115   3.5827   1.0500   1.6109   1.8321 &  25.8585 r
  mprj/i_BUF[101]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1051   1.0500            0.0302 &  25.8887 r
  mprj/buf_i[101] (net)                                  2   0.0107 
  mprj/i_FF[101]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0045   0.1051   1.0500   0.0017   0.0019 &  25.8907 r
  data arrival time                                                                                                 25.8907

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[101]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8023 &  32.7882 r
  clock reconvergence pessimism                                                                           0.0000    32.7882
  clock uncertainty                                                                                      -0.1000    32.6882
  library setup time                                                                    1.0000           -0.0446    32.6437
  data required time                                                                                                32.6437
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6437
  data arrival time                                                                                                -25.8907
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7530

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1467 
  total derate : arrival time                                                                            -0.0888 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2355 

  slack (with derating applied) (MET)                                                                     6.7530 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.9885 



  Startpoint: la_oenb[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[75]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[11] (in)                                                             3.5899                     2.0625 &  24.0625 r
  la_oenb[11] (net)                                      2   0.3173 
  mprj/la_oenb[11] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.0625 r
  mprj/la_oenb[11] (net) 
  mprj/i_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.2577   3.5982   1.0500   1.4572   1.6471 &  25.7096 r
  mprj/i_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0949   1.0500            0.0173 &  25.7270 r
  mprj/buf_i[75] (net)                                   1   0.0032 
  mprj/i_FF[75]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0949   1.0500   0.0000   0.0000 &  25.7270 r
  data arrival time                                                                                                 25.7270

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.7026 &  32.6886 r
  clock reconvergence pessimism                                                                           0.0000    32.6886
  clock uncertainty                                                                                      -0.1000    32.5886
  library setup time                                                                    1.0000           -0.0433    32.5453
  data required time                                                                                                32.5453
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5453
  data arrival time                                                                                                -25.7270
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8183

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1415 
  total derate : arrival time                                                                            -0.0793 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2208 

  slack (with derating applied) (MET)                                                                     6.8183 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0391 



  Startpoint: la_oenb[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[89]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[25] (in)                                                             3.4617                     1.9919 &  23.9919 r
  la_oenb[25] (net)                                      2   0.3061 
  mprj/la_oenb[25] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.9919 r
  mprj/la_oenb[25] (net) 
  mprj/i_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.6446   3.4694   1.0500   1.5979   1.7888 &  25.7806 r
  mprj/i_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1122   1.0500            0.0453 &  25.8259 r
  mprj/buf_i[89] (net)                                   2   0.0178 
  mprj/i_FF[89]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0292   0.1122   1.0500   0.0117   0.0126 &  25.8384 r
  data arrival time                                                                                                 25.8384

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.8399 &  32.8259 r
  clock reconvergence pessimism                                                                           0.0000    32.8259
  clock uncertainty                                                                                      -0.1000    32.7259
  library setup time                                                                    1.0000           -0.0457    32.6802
  data required time                                                                                                32.6802
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6802
  data arrival time                                                                                                -25.8384
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8417

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1487 
  total derate : arrival time                                                                            -0.0879 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2367 

  slack (with derating applied) (MET)                                                                     6.8417 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0784 



  Startpoint: la_data_in[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[149]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[21] (in)                                                          3.3584                     1.9496 &  23.9496 r
  la_data_in[21] (net)                                   2   0.2956 
  mprj/la_data_in[21] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.9496 r
  mprj/la_data_in[21] (net) 
  mprj/i_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.6543   3.3644   1.0500   1.6195   1.7978 &  25.7474 r
  mprj/i_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0960   1.0500            0.0344 &  25.7818 r
  mprj/buf_i[149] (net)                                  1   0.0063 
  mprj/i_FF[149]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0960   1.0500   0.0000   0.0001 &  25.7819 r
  data arrival time                                                                                                 25.7819

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.7814 &  32.7674 r
  clock reconvergence pessimism                                                                           0.0000    32.7674
  clock uncertainty                                                                                      -0.1000    32.6674
  library setup time                                                                    1.0000           -0.0434    32.6240
  data required time                                                                                                32.6240
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6240
  data arrival time                                                                                                -25.7819
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8421

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1457 
  total derate : arrival time                                                                            -0.0873 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2329 

  slack (with derating applied) (MET)                                                                     6.8421 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0750 



  Startpoint: la_oenb[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[85]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[21] (in)                                                             3.3608                     1.9363 &  23.9363 r
  la_oenb[21] (net)                                      2   0.2972 
  mprj/la_oenb[21] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.9363 r
  mprj/la_oenb[21] (net) 
  mprj/i_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.6949   3.3679   1.0500   1.6427   1.8283 &  25.7646 r
  mprj/i_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0943   1.0500            0.0322 &  25.7968 r
  mprj/buf_i[85] (net)                                   1   0.0050 
  mprj/i_FF[85]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0039   0.0943   1.0500   0.0015   0.0016 &  25.7984 r
  data arrival time                                                                                                 25.7984

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.8047 &  32.7906 r
  clock reconvergence pessimism                                                                           0.0000    32.7906
  clock uncertainty                                                                                      -0.1000    32.6906
  library setup time                                                                    1.0000           -0.0433    32.6473
  data required time                                                                                                32.6473
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6473
  data arrival time                                                                                                -25.7984
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8490

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1469 
  total derate : arrival time                                                                            -0.0887 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2355 

  slack (with derating applied) (MET)                                                                     6.8490 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0845 



  Startpoint: wbs_adr_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[47]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[15] (in)                                                           3.5927                     2.0088 &  24.0088 r
  wbs_adr_i[15] (net)                                    2   0.3145 
  mprj/wbs_adr_i[15] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.0088 r
  mprj/wbs_adr_i[15] (net) 
  mprj/i_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.3852   3.6141   1.0500   0.9718   1.1968 &  25.2056 r
  mprj/i_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0962   1.0500            0.0179 &  25.2235 r
  mprj/buf_i[47] (net)                                   1   0.0040 
  mprj/i_FF[47]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0064   0.0962   1.0500   0.0024   0.0026 &  25.2260 r
  data arrival time                                                                                                 25.2260

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.2341 &  32.2201 r
  clock reconvergence pessimism                                                                           0.0000    32.2201
  clock uncertainty                                                                                      -0.1000    32.1201
  library setup time                                                                    1.0000           -0.0413    32.0787
  data required time                                                                                                32.0787
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0787
  data arrival time                                                                                                -25.2260
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8527

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1168 
  total derate : arrival time                                                                            -0.0580 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1748 

  slack (with derating applied) (MET)                                                                     6.8527 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0275 



  Startpoint: io_in[30] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[222]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[30] (in)                                                               4.0607                     2.2535 &  24.2535 r
  io_in[30] (net)                                        2   0.3547 
  mprj/io_in[30] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.2535 r
  mprj/io_in[30] (net) 
  mprj/i_BUF[222]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.5837   4.0900   1.0500   1.0836   1.3507 &  25.6042 r
  mprj/i_BUF[222]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1263   1.0500            0.0198 &  25.6240 r
  mprj/buf_i[222] (net)                                  2   0.0226 
  mprj/i_FF[222]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1263   1.0500   0.0000   0.0005 &  25.6245 r
  data arrival time                                                                                                 25.6245

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[222]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6853 &  32.6712 r
  clock reconvergence pessimism                                                                           0.0000    32.6712
  clock uncertainty                                                                                      -0.1000    32.5712
  library setup time                                                                    1.0000           -0.0473    32.5240
  data required time                                                                                                32.5240
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5240
  data arrival time                                                                                                -25.6245
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8995

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1406 
  total derate : arrival time                                                                            -0.0653 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2059 

  slack (with derating applied) (MET)                                                                     6.8995 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1054 



  Startpoint: wbs_adr_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[34]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[2] (in)                                                            3.5753                     1.9867 &  23.9867 r
  wbs_adr_i[2] (net)                                     2   0.3122 
  mprj/wbs_adr_i[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.9867 r
  mprj/wbs_adr_i[2] (net) 
  mprj/i_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.8522   3.6020   1.0500   0.7574   0.9894 &  24.9761 r
  mprj/i_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1147   1.0500            0.0393 &  25.0154 r
  mprj/buf_i[34] (net)                                   2   0.0184 
  mprj/i_FF[34]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0412   0.1147   1.0500   0.0166   0.0177 &  25.0332 r
  data arrival time                                                                                                 25.0332

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.1051 &  32.0911 r
  clock reconvergence pessimism                                                                           0.0000    32.0911
  clock uncertainty                                                                                      -0.1000    31.9911
  library setup time                                                                    1.0000           -0.0425    31.9486
  data required time                                                                                                31.9486
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9486
  data arrival time                                                                                                -25.0332
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9155

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1101 
  total derate : arrival time                                                                            -0.0498 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1599 

  slack (with derating applied) (MET)                                                                     6.9155 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0753 



  Startpoint: la_oenb[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[105]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[41] (in)                                                             3.5895                     2.0427 &  24.0427 r
  la_oenb[41] (net)                                      2   0.3162 
  mprj/la_oenb[41] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.0427 r
  mprj/la_oenb[41] (net) 
  mprj/i_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.4186   3.6009   1.0500   1.4460   1.6546 &  25.6974 r
  mprj/i_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1096   1.0500            0.0343 &  25.7316 r
  mprj/buf_i[105] (net)                                  2   0.0138 
  mprj/i_FF[105]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0190   0.1096   1.0500   0.0077   0.0082 &  25.7398 r
  data arrival time                                                                                                 25.7398

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8314 &  32.8173 r
  clock reconvergence pessimism                                                                           0.0000    32.8173
  clock uncertainty                                                                                      -0.1000    32.7173
  library setup time                                                                    1.0000           -0.0453    32.6720
  data required time                                                                                                32.6720
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6720
  data arrival time                                                                                                -25.7398
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9322

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1483 
  total derate : arrival time                                                                            -0.0808 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2291 

  slack (with derating applied) (MET)                                                                     6.9322 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1613 



  Startpoint: wbs_dat_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[6]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[6] (in)                                                            3.4025                     1.9022 &  23.9022 r
  wbs_dat_i[6] (net)                                     2   0.2976 
  mprj/wbs_dat_i[6] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.9022 r
  mprj/wbs_dat_i[6] (net) 
  mprj/i_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.7751   3.4238   1.0500   0.7258   0.9314 &  24.8336 r
  mprj/i_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1026   1.0500            0.0380 &  24.8716 r
  mprj/buf_i[6] (net)                                    2   0.0106 
  mprj/i_FF[6]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.1026   1.0500   0.0000   0.0001 &  24.8717 r
  data arrival time                                                                                                 24.8717

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.1425   0.9500   0.0000   0.0219 &  32.0078 r
  clock reconvergence pessimism                                                                           0.0000    32.0078
  clock uncertainty                                                                                      -0.1000    31.9078
  library setup time                                                                    1.0000           -0.0395    31.8683
  data required time                                                                                                31.8683
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.8683
  data arrival time                                                                                                -24.8717
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9966

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1057 
  total derate : arrival time                                                                            -0.0462 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1518 

  slack (with derating applied) (MET)                                                                     6.9966 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1484 



  Startpoint: wbs_adr_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[45]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[13] (in)                                                           3.8198                     2.1274 &  24.1274 r
  wbs_adr_i[13] (net)                                    2   0.3339 
  mprj/wbs_adr_i[13] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.1274 r
  mprj/wbs_adr_i[13] (net) 
  mprj/i_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.7781   3.8463   1.0500   0.7281   0.9596 &  25.0869 r
  mprj/i_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1025   1.0500            0.0095 &  25.0964 r
  mprj/buf_i[45] (net)                                   1   0.0062 
  mprj/i_FF[45]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0068   0.1025   1.0500   0.0026   0.0028 &  25.0993 r
  data arrival time                                                                                                 25.0993

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.2929 &  32.2789 r
  clock reconvergence pessimism                                                                           0.0000    32.2789
  clock uncertainty                                                                                      -0.1000    32.1789
  library setup time                                                                    1.0000           -0.0424    32.1365
  data required time                                                                                                32.1365
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1365
  data arrival time                                                                                                -25.0993
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0373

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1199 
  total derate : arrival time                                                                            -0.0463 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1662 

  slack (with derating applied) (MET)                                                                     7.0373 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2035 



  Startpoint: wbs_adr_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[42]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[10] (in)                                                           3.8175                     2.1240 &  24.1240 r
  wbs_adr_i[10] (net)                                    2   0.3336 
  mprj/wbs_adr_i[10] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.1240 r
  mprj/wbs_adr_i[10] (net) 
  mprj/i_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.5634   3.8447   1.0500   0.6405   0.8700 &  24.9940 r
  mprj/i_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1000   1.0500            0.0067 &  25.0007 r
  mprj/buf_i[42] (net)                                   1   0.0044 
  mprj/i_FF[42]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1000   1.0500   0.0000   0.0000 &  25.0007 r
  data arrival time                                                                                                 25.0007

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.2103 &  32.1962 r
  clock reconvergence pessimism                                                                           0.0000    32.1962
  clock uncertainty                                                                                      -0.1000    32.0962
  library setup time                                                                    1.0000           -0.0414    32.0548
  data required time                                                                                                32.0548
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0548
  data arrival time                                                                                                -25.0007
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0541

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1156 
  total derate : arrival time                                                                            -0.0417 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1573 

  slack (with derating applied) (MET)                                                                     7.0541 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2114 



  Startpoint: wbs_adr_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[41]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[9] (in)                                                            3.3037                     1.8446 &  23.8446 r
  wbs_adr_i[9] (net)                                     2   0.2889 
  mprj/wbs_adr_i[9] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.8446 r
  mprj/wbs_adr_i[9] (net) 
  mprj/i_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.7095   3.3244   1.0500   0.6990   0.9014 &  24.7460 r
  mprj/i_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1030   1.0500            0.0451 &  24.7911 r
  mprj/buf_i[41] (net)                                   2   0.0119 
  mprj/i_FF[41]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0298   0.1030   1.0500   0.0121   0.0129 &  24.8040 r
  data arrival time                                                                                                 24.8040

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.0171 &  32.0031 r
  clock reconvergence pessimism                                                                           0.0000    32.0031
  clock uncertainty                                                                                      -0.1000    31.9031
  library setup time                                                                    1.0000           -0.0395    31.8636
  data required time                                                                                                31.8636
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.8636
  data arrival time                                                                                                -24.8040
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0596

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1054 
  total derate : arrival time                                                                            -0.0457 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1511 

  slack (with derating applied) (MET)                                                                     7.0596 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2107 



  Startpoint: io_in[22] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[214]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[22] (in)                                                               3.4007                     1.9798 &  23.9798 r
  io_in[22] (net)                                        2   0.2998 
  mprj/io_in[22] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.9798 r
  mprj/io_in[22] (net) 
  mprj/i_BUF[214]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.9749   3.4058   1.0500   1.2175   1.3718 &  25.3515 r
  mprj/i_BUF[214]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1282   1.0500            0.0651 &  25.4166 r
  mprj/buf_i[214] (net)                                  2   0.0335 
  mprj/i_FF[214]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0088   0.1282   1.0500   0.0033   0.0043 &  25.4209 r
  data arrival time                                                                                                 25.4209

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[214]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6644 &  32.6504 r
  clock reconvergence pessimism                                                                           0.0000    32.6504
  clock uncertainty                                                                                      -0.1000    32.5504
  library setup time                                                                    1.0000           -0.0476    32.5028
  data required time                                                                                                32.5028
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5028
  data arrival time                                                                                                -25.4209
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0819

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1395 
  total derate : arrival time                                                                            -0.0686 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2081 

  slack (with derating applied) (MET)                                                                     7.0819 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2900 



  Startpoint: wbs_adr_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[46]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[14] (in)                                                           3.4589                     1.9320 &  23.9320 r
  wbs_adr_i[14] (net)                                    2   0.3024 
  mprj/wbs_adr_i[14] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.9320 r
  mprj/wbs_adr_i[14] (net) 
  mprj/i_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.0086   3.4817   1.0500   0.8088   1.0214 &  24.9533 r
  mprj/i_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0942   1.0500            0.0244 &  24.9778 r
  mprj/buf_i[46] (net)                                   1   0.0038 
  mprj/i_FF[46]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0039   0.0942   1.0500   0.0015   0.0016 &  24.9793 r
  data arrival time                                                                                                 24.9793

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.2338 &  32.2197 r
  clock reconvergence pessimism                                                                           0.0000    32.2197
  clock uncertainty                                                                                      -0.1000    32.1197
  library setup time                                                                    1.0000           -0.0412    32.0785
  data required time                                                                                                32.0785
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0785
  data arrival time                                                                                                -24.9793
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0991

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1168 
  total derate : arrival time                                                                            -0.0499 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1667 

  slack (with derating applied) (MET)                                                                     7.0991 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2658 



  Startpoint: wbs_adr_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[48]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[16] (in)                                                           3.6400                     2.0334 &  24.0334 r
  wbs_adr_i[16] (net)                                    2   0.3184 
  mprj/wbs_adr_i[16] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.0334 r
  mprj/wbs_adr_i[16] (net) 
  mprj/i_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.6577   3.6636   1.0500   0.6780   0.8898 &  24.9232 r
  mprj/i_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1026   1.0500            0.0219 &  24.9451 r
  mprj/buf_i[48] (net)                                   1   0.0081 
  mprj/i_FF[48]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0450   0.1026   1.0500   0.0183   0.0193 &  24.9644 r
  data arrival time                                                                                                 24.9644

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.2701 &  32.2561 r
  clock reconvergence pessimism                                                                           0.0000    32.2561
  clock uncertainty                                                                                      -0.1000    32.1560
  library setup time                                                                    1.0000           -0.0422    32.1138
  data required time                                                                                                32.1138
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1138
  data arrival time                                                                                                -24.9644
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1495

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1187 
  total derate : arrival time                                                                            -0.0443 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1631 

  slack (with derating applied) (MET)                                                                     7.1495 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3125 



  Startpoint: io_in[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[192]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[0] (in)                                                                4.8291                     2.6540 &  24.6540 r
  io_in[0] (net)                                         2   0.4213 
  mprj/io_in[0] (user_proj_example)                                            0.0000   1.0500            0.0000 &  24.6540 r
  mprj/io_in[0] (net) 
  mprj/i_BUF[192]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7085   4.8737   1.0500   0.2885   0.6263 &  25.2803 r
  mprj/i_BUF[192]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1293   1.0500           -0.0250 &  25.2553 r
  mprj/buf_i[192] (net)                                  2   0.0151 
  mprj/i_FF[192]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1293   1.0500   0.0000   0.0002 &  25.2555 r
  data arrival time                                                                                                 25.2555

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[192]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.5691 &  32.5551 r
  clock reconvergence pessimism                                                                           0.0000    32.5551
  clock uncertainty                                                                                      -0.1000    32.4551
  library setup time                                                                    1.0000           -0.0476    32.4074
  data required time                                                                                                32.4074
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4074
  data arrival time                                                                                                -25.2555
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1519

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1345 
  total derate : arrival time                                                                            -0.0312 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1656 

  slack (with derating applied) (MET)                                                                     7.1519 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3175 



  Startpoint: la_oenb[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[87]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[23] (in)                                                             3.3766                     1.9352 &  23.9352 r
  la_oenb[23] (net)                                      2   0.2980 
  mprj/la_oenb[23] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.9352 r
  mprj/la_oenb[23] (net) 
  mprj/i_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.0996   3.3854   1.0500   1.3191   1.4994 &  25.4346 r
  mprj/i_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0986   1.0500            0.0360 &  25.4706 r
  mprj/buf_i[87] (net)                                   1   0.0080 
  mprj/i_FF[87]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0169   0.0986   1.0500   0.0068   0.0073 &  25.4779 r
  data arrival time                                                                                                 25.4779

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.8161 &  32.8021 r
  clock reconvergence pessimism                                                                           0.0000    32.8021
  clock uncertainty                                                                                      -0.1000    32.7021
  library setup time                                                                    1.0000           -0.0437    32.6583
  data required time                                                                                                32.6583
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6583
  data arrival time                                                                                                -25.4779
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1804

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1475 
  total derate : arrival time                                                                            -0.0735 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2209 

  slack (with derating applied) (MET)                                                                     7.1804 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4014 



  Startpoint: la_oenb[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[90]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[26] (in)                                                             3.4334                     1.9694 &  23.9694 r
  la_oenb[26] (net)                                      2   0.3032 
  mprj/la_oenb[26] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.9694 r
  mprj/la_oenb[26] (net) 
  mprj/i_BUF[90]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.0589   3.4420   1.0500   1.2970   1.4770 &  25.4464 r
  mprj/i_BUF[90]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1145   1.0500            0.0493 &  25.4957 r
  mprj/buf_i[90] (net)                                   2   0.0203 
  mprj/i_FF[90]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0203   0.1145   1.0500   0.0078   0.0086 &  25.5043 r
  data arrival time                                                                                                 25.5043

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[90]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.8496 &  32.8355 r
  clock reconvergence pessimism                                                                           0.0000    32.8355
  clock uncertainty                                                                                      -0.1000    32.7355
  library setup time                                                                    1.0000           -0.0461    32.6894
  data required time                                                                                                32.6894
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6894
  data arrival time                                                                                                -25.5043
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1851

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1492 
  total derate : arrival time                                                                            -0.0731 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2223 

  slack (with derating applied) (MET)                                                                     7.1851 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4075 



  Startpoint: wbs_dat_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[9]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[9] (in)                                                            3.1786                     1.7780 &  23.7780 r
  wbs_dat_i[9] (net)                                     2   0.2780 
  mprj/wbs_dat_i[9] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.7780 r
  mprj/wbs_dat_i[9] (net) 
  mprj/i_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.5224   3.1971   1.0500   0.6213   0.8084 &  24.5864 r
  mprj/i_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1049   1.0500            0.0555 &  24.6419 r
  mprj/buf_i[9] (net)                                    2   0.0147 
  mprj/i_FF[9]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0427   0.1049   1.0500   0.0173   0.0183 &  24.6602 r
  data arrival time                                                                                                 24.6602

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.1425   0.9500   0.0000   0.0171 &  32.0030 r
  clock reconvergence pessimism                                                                           0.0000    32.0030
  clock uncertainty                                                                                      -0.1000    31.9030
  library setup time                                                                    1.0000           -0.0398    31.8633
  data required time                                                                                                31.8633
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.8633
  data arrival time                                                                                                -24.6602
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2030

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1054 
  total derate : arrival time                                                                            -0.0420 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1474 

  slack (with derating applied) (MET)                                                                     7.2030 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3505 



  Startpoint: wbs_adr_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[44]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[12] (in)                                                           3.5295                     1.9688 &  23.9688 r
  wbs_adr_i[12] (net)                                    2   0.3085 
  mprj/wbs_adr_i[12] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.9688 r
  mprj/wbs_adr_i[12] (net) 
  mprj/i_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.6989   3.5530   1.0500   0.6922   0.9043 &  24.8731 r
  mprj/i_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0945   1.0500            0.0200 &  24.8931 r
  mprj/buf_i[44] (net)                                   1   0.0034 
  mprj/i_FF[44]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0945   1.0500   0.0000   0.0000 &  24.8931 r
  data arrival time                                                                                                 24.8931

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.2611 &  32.2470 r
  clock reconvergence pessimism                                                                           0.0000    32.2470
  clock uncertainty                                                                                      -0.1000    32.1470
  library setup time                                                                    1.0000           -0.0415    32.1055
  data required time                                                                                                32.1055
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1055
  data arrival time                                                                                                -24.8931
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2125

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1183 
  total derate : arrival time                                                                            -0.0440 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1623 

  slack (with derating applied) (MET)                                                                     7.2125 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3747 



  Startpoint: la_data_in[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[188]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[60] (in)                                                          3.5613                     1.9861 &  23.9861 r
  la_data_in[60] (net)                                   2   0.3113 
  mprj/la_data_in[60] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.9861 r
  mprj/la_data_in[60] (net) 
  mprj/i_BUF[188]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.6657   3.5854   1.0500   1.0930   1.3267 &  25.3128 r
  mprj/i_BUF[188]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1444   1.0500            0.0699 &  25.3827 r
  mprj/buf_i[188] (net)                                  2   0.0460 
  mprj/i_FF[188]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0929   0.1444   1.0500   0.0378   0.0411 &  25.4238 r
  data arrival time                                                                                                 25.4238

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[188]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8087 &  32.7946 r
  clock reconvergence pessimism                                                                           0.0000    32.7946
  clock uncertainty                                                                                      -0.1000    32.6946
  library setup time                                                                    1.0000           -0.0506    32.6440
  data required time                                                                                                32.6440
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6440
  data arrival time                                                                                                -25.4238
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2202

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1471 
  total derate : arrival time                                                                            -0.0685 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2155 

  slack (with derating applied) (MET)                                                                     7.2202 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4358 



  Startpoint: wbs_adr_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[37]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[5] (in)                                                            3.3792                     1.8851 &  23.8851 r
  wbs_adr_i[5] (net)                                     2   0.2953 
  mprj/wbs_adr_i[5] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.8851 r
  mprj/wbs_adr_i[5] (net) 
  mprj/i_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.5484   3.4020   1.0500   0.6305   0.8366 &  24.7217 r
  mprj/i_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0991   1.0500            0.0354 &  24.7571 r
  mprj/buf_i[37] (net)                                   1   0.0082 
  mprj/i_FF[37]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0060   0.0991   1.0500   0.0023   0.0025 &  24.7597 r
  data arrival time                                                                                                 24.7597

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.1706 &  32.1565 r
  clock reconvergence pessimism                                                                           0.0000    32.1565
  clock uncertainty                                                                                      -0.1000    32.0565
  library setup time                                                                    1.0000           -0.0409    32.0156
  data required time                                                                                                32.0156
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0156
  data arrival time                                                                                                -24.7597
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2559

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1135 
  total derate : arrival time                                                                            -0.0416 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1551 

  slack (with derating applied) (MET)                                                                     7.2559 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4111 



  Startpoint: io_in[36] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[228]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[36] (in)                                                               5.3772                     2.8824 &  24.8824 r
  io_in[36] (net)                                        2   0.4646 
  mprj/io_in[36] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.8824 r
  mprj/io_in[36] (net) 
  mprj/i_BUF[228]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   5.4252   1.0500   0.0000   0.4059 &  25.2884 r
  mprj/i_BUF[228]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1564   1.0500           -0.0307 &  25.2576 r
  mprj/buf_i[228] (net)                                  2   0.0324 
  mprj/i_FF[228]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1564   1.0500   0.0000   0.0009 &  25.2585 r
  data arrival time                                                                                                 25.2585

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[228]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6813 &  32.6673 r
  clock reconvergence pessimism                                                                           0.0000    32.6673
  clock uncertainty                                                                                      -0.1000    32.5673
  library setup time                                                                    1.0000           -0.0520    32.5153
  data required time                                                                                                32.5153
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5153
  data arrival time                                                                                                -25.2585
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2567

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1404 
  total derate : arrival time                                                                            -0.0210 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1614 

  slack (with derating applied) (MET)                                                                     7.2567 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4181 



  Startpoint: wbs_dat_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[3]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[3] (in)                                                            3.3391                     1.8632 &  23.8632 r
  wbs_dat_i[3] (net)                                     2   0.2918 
  mprj/wbs_dat_i[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.8632 r
  mprj/wbs_dat_i[3] (net) 
  mprj/i_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.2423   3.3615   1.0500   0.5001   0.6975 &  24.5607 r
  mprj/i_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0951   1.0500            0.0336 &  24.5943 r
  mprj/buf_i[3] (net)                                    1   0.0057 
  mprj/i_FF[3]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.0951   1.0500   0.0000   0.0000 &  24.5944 r
  data arrival time                                                                                                 24.5944

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.1425   0.9500   0.0000   0.0169 &  32.0028 r
  clock reconvergence pessimism                                                                           0.0000    32.0028
  clock uncertainty                                                                                      -0.1000    31.9028
  library setup time                                                                    1.0000           -0.0388    31.8640
  data required time                                                                                                31.8640
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.8640
  data arrival time                                                                                                -24.5944
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2697

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1054 
  total derate : arrival time                                                                            -0.0348 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1402 

  slack (with derating applied) (MET)                                                                     7.2697 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4099 



  Startpoint: la_data_in[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[131]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[3] (in)                                                           3.8561                     2.2112 &  24.2112 r
  la_data_in[3] (net)                                    2   0.3408 
  mprj/la_data_in[3] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.2112 r
  mprj/la_data_in[3] (net) 
  mprj/i_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.8190   3.8662   1.0500   0.7451   0.9177 &  25.1289 r
  mprj/i_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1078   1.0500            0.0145 &  25.1434 r
  mprj/buf_i[131] (net)                                  2   0.0098 
  mprj/i_FF[131]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0071   0.1078   1.0500   0.0027   0.0029 &  25.1463 r
  data arrival time                                                                                                 25.1463

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.5991 &  32.5851 r
  clock reconvergence pessimism                                                                           0.0000    32.5851
  clock uncertainty                                                                                      -0.1000    32.4851
  library setup time                                                                    1.0000           -0.0446    32.4404
  data required time                                                                                                32.4404
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4404
  data arrival time                                                                                                -25.1463
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2941

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1361 
  total derate : arrival time                                                                            -0.0445 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1806 

  slack (with derating applied) (MET)                                                                     7.2941 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4747 



  Startpoint: wbs_dat_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[2]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[2] (in)                                                            3.3927                     1.8848 &  23.8848 r
  wbs_dat_i[2] (net)                                     2   0.2961 
  mprj/wbs_dat_i[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.8848 r
  mprj/wbs_dat_i[2] (net) 
  mprj/i_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.2207   3.4182   1.0500   0.4919   0.7012 &  24.5860 r
  mprj/i_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1142   1.0500            0.0505 &  24.6365 r
  mprj/buf_i[2] (net)                                    2   0.0204 
  mprj/i_FF[2]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0229   0.1142   1.0500   0.0088   0.0096 &  24.6462 r
  data arrival time                                                                                                 24.6462

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.1425   0.9500   0.0000   0.1051 &  32.0911 r
  clock reconvergence pessimism                                                                           0.0000    32.0911
  clock uncertainty                                                                                      -0.1000    31.9911
  library setup time                                                                    1.0000           -0.0424    31.9487
  data required time                                                                                                31.9487
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9487
  data arrival time                                                                                                -24.6462
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3025

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1101 
  total derate : arrival time                                                                            -0.0363 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1463 

  slack (with derating applied) (MET)                                                                     7.3025 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4489 



  Startpoint: wbs_adr_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[50]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[18] (in)                                                           3.2620                     1.8227 &  23.8227 r
  wbs_adr_i[18] (net)                                    2   0.2853 
  mprj/wbs_adr_i[18] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.8227 r
  mprj/wbs_adr_i[18] (net) 
  mprj/i_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.8922   3.2816   1.0500   0.7723   0.9696 &  24.7923 r
  mprj/i_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0931   1.0500            0.0367 &  24.8290 r
  mprj/buf_i[50] (net)                                   1   0.0051 
  mprj/i_FF[50]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0931   1.0500   0.0000   0.0000 &  24.8290 r
  data arrival time                                                                                                 24.8290

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.2893 &  32.2753 r
  clock reconvergence pessimism                                                                           0.0000    32.2753
  clock uncertainty                                                                                      -0.1000    32.1753
  library setup time                                                                    1.0000           -0.0416    32.1337
  data required time                                                                                                32.1337
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1337
  data arrival time                                                                                                -24.8290
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3047

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1198 
  total derate : arrival time                                                                            -0.0479 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1677 

  slack (with derating applied) (MET)                                                                     7.3047 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4723 



  Startpoint: wbs_sel_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[233]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[3] (in)                                                            3.2331                     1.8042 &  23.8042 r
  wbs_sel_i[3] (net)                                     2   0.2825 
  mprj/wbs_sel_i[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.8042 r
  mprj/wbs_sel_i[3] (net) 
  mprj/i_BUF[233]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.2734   3.2545   1.0500   0.5140   0.7051 &  24.5093 r
  mprj/i_BUF[233]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0986   1.0500            0.0447 &  24.5540 r
  mprj/buf_i[233] (net)                                  2   0.0094 
  mprj/i_FF[233]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0986   1.0500   0.0000   0.0001 &  24.5541 r
  data arrival time                                                                                                 24.5541

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[233]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.0169 &  32.0028 r
  clock reconvergence pessimism                                                                           0.0000    32.0028
  clock uncertainty                                                                                      -0.1000    31.9028
  library setup time                                                                    1.0000           -0.0390    31.8638
  data required time                                                                                                31.8638
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.8638
  data arrival time                                                                                                -24.5541
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3097

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1054 
  total derate : arrival time                                                                            -0.0357 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1411 

  slack (with derating applied) (MET)                                                                     7.3097 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4509 



  Startpoint: wbs_dat_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[13]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[13] (in)                                                           3.4116                     1.9048 &  23.9048 r
  wbs_dat_i[13] (net)                                    2   0.2984 
  mprj/wbs_dat_i[13] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.9048 r
  mprj/wbs_dat_i[13] (net) 
  mprj/i_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.6252   3.4325   1.0500   0.6635   0.8678 &  24.7725 r
  mprj/i_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0954   1.0500            0.0292 &  24.8017 r
  mprj/buf_i[13] (net)                                   1   0.0053 
  mprj/i_FF[13]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0954   1.0500   0.0000   0.0000 &  24.8018 r
  data arrival time                                                                                                 24.8018

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.2695 &  32.2555 r
  clock reconvergence pessimism                                                                           0.0000    32.2555
  clock uncertainty                                                                                      -0.1000    32.1555
  library setup time                                                                    1.0000           -0.0416    32.1139
  data required time                                                                                                32.1139
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1139
  data arrival time                                                                                                -24.8018
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3121

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1187 
  total derate : arrival time                                                                            -0.0427 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1614 

  slack (with derating applied) (MET)                                                                     7.3121 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4735 



  Startpoint: wbs_adr_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[36]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[4] (in)                                                            3.3880                     1.8893 &  23.8893 r
  wbs_adr_i[4] (net)                                     2   0.2961 
  mprj/wbs_adr_i[4] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.8893 r
  mprj/wbs_adr_i[4] (net) 
  mprj/i_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.3621   3.4112   1.0500   0.5505   0.7545 &  24.6437 r
  mprj/i_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0974   1.0500            0.0329 &  24.6766 r
  mprj/buf_i[36] (net)                                   1   0.0069 
  mprj/i_FF[36]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0027   0.0974   1.0500   0.0010   0.0011 &  24.6778 r
  data arrival time                                                                                                 24.6778

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.1486 &  32.1345 r
  clock reconvergence pessimism                                                                           0.0000    32.1345
  clock uncertainty                                                                                      -0.1000    32.0345
  library setup time                                                                    1.0000           -0.0406    31.9939
  data required time                                                                                                31.9939
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9939
  data arrival time                                                                                                -24.6778
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3161

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1123 
  total derate : arrival time                                                                            -0.0375 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1499 

  slack (with derating applied) (MET)                                                                     7.3161 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4660 



  Startpoint: io_in[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[201]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[9] (in)                                                                3.7239                     2.1150 &  24.1150 r
  io_in[9] (net)                                         2   0.3280 
  mprj/io_in[9] (user_proj_example)                                            0.0000   1.0500            0.0000 &  24.1150 r
  mprj/io_in[9] (net) 
  mprj/i_BUF[201]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.9050   3.7386   1.0500   0.7217   0.9074 &  25.0225 r
  mprj/i_BUF[201]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1284   1.0500            0.0443 &  25.0668 r
  mprj/buf_i[201] (net)                                  2   0.0293 
  mprj/i_FF[201]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1284   1.0500   0.0000   0.0008 &  25.0676 r
  data arrival time                                                                                                 25.0676

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[201]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.5523 &  32.5383 r
  clock reconvergence pessimism                                                                           0.0000    32.5383
  clock uncertainty                                                                                      -0.1000    32.4383
  library setup time                                                                    1.0000           -0.0475    32.3908
  data required time                                                                                                32.3908
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3908
  data arrival time                                                                                                -25.0676
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3232

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1336 
  total derate : arrival time                                                                            -0.0454 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1790 

  slack (with derating applied) (MET)                                                                     7.3232 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5022 



  Startpoint: io_in[15] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[207]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[15] (in)                                                               3.8148                     2.1876 &  24.1876 r
  io_in[15] (net)                                        2   0.3371 
  mprj/io_in[15] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.1876 r
  mprj/io_in[15] (net) 
  mprj/i_BUF[207]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.6946   3.8234   1.0500   0.6958   0.8629 &  25.0505 r
  mprj/i_BUF[207]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1267   1.0500            0.0372 &  25.0877 r
  mprj/buf_i[207] (net)                                  2   0.0265 
  mprj/i_FF[207]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1267   1.0500   0.0000   0.0006 &  25.0883 r
  data arrival time                                                                                                 25.0883

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[207]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6041 &  32.5901 r
  clock reconvergence pessimism                                                                           0.0000    32.5901
  clock uncertainty                                                                                      -0.1000    32.4901
  library setup time                                                                    1.0000           -0.0473    32.4428
  data required time                                                                                                32.4428
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4428
  data arrival time                                                                                                -25.0883
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3545

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1363 
  total derate : arrival time                                                                            -0.0429 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1792 

  slack (with derating applied) (MET)                                                                     7.3545 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5337 



  Startpoint: wbs_adr_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[52]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[20] (in)                                                           3.2639                     1.8260 &  23.8260 r
  wbs_adr_i[20] (net)                                    2   0.2856 
  mprj/wbs_adr_i[20] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.8260 r
  mprj/wbs_adr_i[20] (net) 
  mprj/i_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.7309   3.2831   1.0500   0.7075   0.9002 &  24.7262 r
  mprj/i_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0912   1.0500            0.0344 &  24.7606 r
  mprj/buf_i[52] (net)                                   1   0.0037 
  mprj/i_FF[52]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0912   1.0500   0.0000   0.0000 &  24.7606 r
  data arrival time                                                                                                 24.7606

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.2715 &  32.2574 r
  clock reconvergence pessimism                                                                           0.0000    32.2574
  clock uncertainty                                                                                      -0.1000    32.1574
  library setup time                                                                    1.0000           -0.0413    32.1161
  data required time                                                                                                32.1161
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1161
  data arrival time                                                                                                -24.7606
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3555

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1188 
  total derate : arrival time                                                                            -0.0445 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1633 

  slack (with derating applied) (MET)                                                                     7.3555 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5188 



  Startpoint: wbs_adr_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[32]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[0] (in)                                                            3.5017                     1.9594 &  23.9594 r
  wbs_adr_i[0] (net)                                     2   0.3066 
  mprj/wbs_adr_i[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.9594 r
  mprj/wbs_adr_i[0] (net) 
  mprj/i_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.9447   3.5229   1.0500   0.3846   0.5857 &  24.5451 r
  mprj/i_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1014   1.0500            0.0300 &  24.5751 r
  mprj/buf_i[32] (net)                                   1   0.0087 
  mprj/i_FF[32]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0319   0.1014   1.0500   0.0129   0.0137 &  24.5888 r
  data arrival time                                                                                                 24.5888

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.1124 &  32.0983 r
  clock reconvergence pessimism                                                                           0.0000    32.0983
  clock uncertainty                                                                                      -0.1000    31.9983
  library setup time                                                                    1.0000           -0.0405    31.9578
  data required time                                                                                                31.9578
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9578
  data arrival time                                                                                                -24.5888
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3690

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1104 
  total derate : arrival time                                                                            -0.0300 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1404 

  slack (with derating applied) (MET)                                                                     7.3690 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5095 



  Startpoint: io_in[33] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[225]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[33] (in)                                                               4.0981                     2.2698 &  24.2698 r
  io_in[33] (net)                                        2   0.3578 
  mprj/io_in[33] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.2698 r
  mprj/io_in[33] (net) 
  mprj/i_BUF[225]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.4802   4.1296   1.0500   0.5964   0.8644 &  25.1342 r
  mprj/i_BUF[225]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1230   1.0500            0.0139 &  25.1481 r
  mprj/buf_i[225] (net)                                  2   0.0191 
  mprj/i_FF[225]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0088   0.1230   1.0500   0.0033   0.0039 &  25.1520 r
  data arrival time                                                                                                 25.1520

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[225]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6890 &  32.6750 r
  clock reconvergence pessimism                                                                           0.0000    32.6750
  clock uncertainty                                                                                      -0.1000    32.5750
  library setup time                                                                    1.0000           -0.0467    32.5282
  data required time                                                                                                32.5282
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5282
  data arrival time                                                                                                -25.1520
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3762

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1408 
  total derate : arrival time                                                                            -0.0420 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1828 

  slack (with derating applied) (MET)                                                                     7.3762 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5590 



  Startpoint: wbs_dat_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[17]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[17] (in)                                                           3.1738                     1.7734 &  23.7734 r
  wbs_dat_i[17] (net)                                    2   0.2775 
  mprj/wbs_dat_i[17] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.7734 r
  mprj/wbs_dat_i[17] (net) 
  mprj/i_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.6901   3.1932   1.0500   0.6908   0.8806 &  24.6540 r
  mprj/i_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0902   1.0500            0.0393 &  24.6933 r
  mprj/buf_i[17] (net)                                   1   0.0038 
  mprj/i_FF[17]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0902   1.0500   0.0000   0.0000 &  24.6934 r
  data arrival time                                                                                                 24.6934

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.2711 &  32.2571 r
  clock reconvergence pessimism                                                                           0.0000    32.2571
  clock uncertainty                                                                                      -0.1000    32.1571
  library setup time                                                                    1.0000           -0.0413    32.1158
  data required time                                                                                                32.1158
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1158
  data arrival time                                                                                                -24.6934
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4224

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1188 
  total derate : arrival time                                                                            -0.0438 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1626 

  slack (with derating applied) (MET)                                                                     7.4224 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5850 



  Startpoint: wbs_dat_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[20]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[20] (in)                                                           3.2340                     1.8083 &  23.8083 r
  wbs_dat_i[20] (net)                                    2   0.2829 
  mprj/wbs_dat_i[20] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.8083 r
  mprj/wbs_dat_i[20] (net) 
  mprj/i_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.6933   3.2533   1.0500   0.6923   0.8833 &  24.6915 r
  mprj/i_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0910   1.0500            0.0362 &  24.7277 r
  mprj/buf_i[20] (net)                                   1   0.0038 
  mprj/i_FF[20]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0910   1.0500   0.0000   0.0001 &  24.7278 r
  data arrival time                                                                                                 24.7278

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.3550 &  32.3410 r
  clock reconvergence pessimism                                                                           0.0000    32.3410
  clock uncertainty                                                                                      -0.1000    32.2410
  library setup time                                                                    1.0000           -0.0419    32.1991
  data required time                                                                                                32.1991
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1991
  data arrival time                                                                                                -24.7278
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4713

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1232 
  total derate : arrival time                                                                            -0.0438 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1670 

  slack (with derating applied) (MET)                                                                     7.4713 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6383 



  Startpoint: wbs_adr_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[40]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[8] (in)                                                            3.0327                     1.6926 &  23.6926 r
  wbs_adr_i[8] (net)                                     2   0.2650 
  mprj/wbs_adr_i[8] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.6926 r
  mprj/wbs_adr_i[8] (net) 
  mprj/i_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.0486   3.0516   1.0500   0.4227   0.5982 &  24.2909 r
  mprj/i_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1006   1.0500            0.0605 &  24.3513 r
  mprj/buf_i[40] (net)                                   2   0.0130 
  mprj/i_FF[40]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1006   1.0500   0.0000   0.0002 &  24.3515 r
  data arrival time                                                                                                 24.3515

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.0170 &  32.0030 r
  clock reconvergence pessimism                                                                           0.0000    32.0030
  clock uncertainty                                                                                      -0.1000    31.9030
  library setup time                                                                    1.0000           -0.0391    31.8638
  data required time                                                                                                31.8638
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.8638
  data arrival time                                                                                                -24.3515
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5123

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1054 
  total derate : arrival time                                                                            -0.0314 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1368 

  slack (with derating applied) (MET)                                                                     7.5123 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6491 



  Startpoint: wbs_dat_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[1]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[1] (in)                                                            3.2075                     1.7885 &  23.7885 r
  wbs_dat_i[1] (net)                                     2   0.2802 
  mprj/wbs_dat_i[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.7885 r
  mprj/wbs_dat_i[1] (net) 
  mprj/i_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.0152   3.2298   1.0500   0.4108   0.6012 &  24.3897 r
  mprj/i_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0954   1.0500            0.0428 &  24.4325 r
  mprj/buf_i[1] (net)                                    1   0.0073 
  mprj/i_FF[1]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.0954   1.0500   0.0000   0.0001 &  24.4325 r
  data arrival time                                                                                                 24.4325

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.1425   0.9500   0.0000   0.1037 &  32.0897 r
  clock reconvergence pessimism                                                                           0.0000    32.0897
  clock uncertainty                                                                                      -0.1000    31.9897
  library setup time                                                                    1.0000           -0.0400    31.9497
  data required time                                                                                                31.9497
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9497
  data arrival time                                                                                                -24.4325
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5172

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1100 
  total derate : arrival time                                                                            -0.0307 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1407 

  slack (with derating applied) (MET)                                                                     7.5172 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6578 



  Startpoint: wbs_sel_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[232]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[2] (in)                                                            3.2079                     1.7894 &  23.7894 r
  wbs_sel_i[2] (net)                                     2   0.2802 
  mprj/wbs_sel_i[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.7894 r
  mprj/wbs_sel_i[2] (net) 
  mprj/i_BUF[232]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8510   3.2298   1.0500   0.3467   0.5323 &  24.3216 r
  mprj/i_BUF[232]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1085   1.0500            0.0569 &  24.3786 r
  mprj/buf_i[232] (net)                                  2   0.0177 
  mprj/i_FF[232]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0160   0.1085   1.0500   0.0062   0.0069 &  24.3855 r
  data arrival time                                                                                                 24.3855

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[232]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.0822 &  32.0681 r
  clock reconvergence pessimism                                                                           0.0000    32.0681
  clock uncertainty                                                                                      -0.1000    31.9681
  library setup time                                                                    1.0000           -0.0412    31.9269
  data required time                                                                                                31.9269
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9269
  data arrival time                                                                                                -24.3855
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5414

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1088 
  total derate : arrival time                                                                            -0.0284 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1372 

  slack (with derating applied) (MET)                                                                     7.5414 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6786 



  Startpoint: io_in[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[197]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[5] (in)                                                                3.8328                     2.1392 &  24.1392 r
  io_in[5] (net)                                         2   0.3353 
  mprj/io_in[5] (user_proj_example)                                            0.0000   1.0500            0.0000 &  24.1392 r
  mprj/io_in[5] (net) 
  mprj/i_BUF[197]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.0917   3.8569   1.0500   0.4435   0.6674 &  24.8066 r
  mprj/i_BUF[197]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1269   1.0500            0.0352 &  24.8418 r
  mprj/buf_i[197] (net)                                  2   0.0262 
  mprj/i_FF[197]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0111   0.1269   1.0500   0.0044   0.0052 &  24.8471 r
  data arrival time                                                                                                 24.8471

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[197]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.5647 &  32.5507 r
  clock reconvergence pessimism                                                                           0.0000    32.5507
  clock uncertainty                                                                                      -0.1000    32.4507
  library setup time                                                                    1.0000           -0.0472    32.4034
  data required time                                                                                                32.4034
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4034
  data arrival time                                                                                                -24.8471
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5564

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1342 
  total derate : arrival time                                                                            -0.0337 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1679 

  slack (with derating applied) (MET)                                                                     7.5564 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7243 



  Startpoint: wbs_stb_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[235]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_stb_i (in)                                                               3.3715                     1.8804 &  23.8804 r
  wbs_stb_i (net)                                        2   0.2946 
  mprj/wbs_stb_i (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.8804 r
  mprj/wbs_stb_i (net) 
  mprj/i_BUF[235]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6958   3.3948   1.0500   0.2824   0.4772 &  24.3576 r
  mprj/i_BUF[235]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0977   1.0500            0.0344 &  24.3920 r
  mprj/buf_i[235] (net)                                  1   0.0073 
  mprj/i_FF[235]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0306   0.0977   1.0500   0.0124   0.0131 &  24.4050 r
  data arrival time                                                                                                 24.4050

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[235]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.1372 &  32.1231 r
  clock reconvergence pessimism                                                                           0.0000    32.1231
  clock uncertainty                                                                                      -0.1000    32.0231
  library setup time                                                                    1.0000           -0.0405    31.9826
  data required time                                                                                                31.9826
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9826
  data arrival time                                                                                                -24.4050
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5776

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1117 
  total derate : arrival time                                                                            -0.0250 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1367 

  slack (with derating applied) (MET)                                                                     7.5776 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7143 



  Startpoint: wbs_adr_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[38]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[6] (in)                                                            3.4220                     1.9105 &  23.9105 r
  wbs_adr_i[6] (net)                                     2   0.2992 
  mprj/wbs_adr_i[6] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.9105 r
  mprj/wbs_adr_i[6] (net) 
  mprj/i_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.3105   3.4446   1.0500   0.1270   0.3070 &  24.2176 r
  mprj/i_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1051   1.0500            0.0395 &  24.2571 r
  mprj/buf_i[38] (net)                                   2   0.0122 
  mprj/i_FF[38]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0322   0.1051   1.0500   0.0130   0.0139 &  24.2709 r
  data arrival time                                                                                                 24.2709

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.0190 &  32.0049 r
  clock reconvergence pessimism                                                                           0.0000    32.0049
  clock uncertainty                                                                                      -0.1000    31.9049
  library setup time                                                                    1.0000           -0.0399    31.8650
  data required time                                                                                                31.8650
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.8650
  data arrival time                                                                                                -24.2709
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5941

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1055 
  total derate : arrival time                                                                            -0.0172 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1227 

  slack (with derating applied) (MET)                                                                     7.5941 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7168 



  Startpoint: io_in[28] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[220]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[28] (in)                                                               3.3632                     1.8868 &  23.8868 r
  io_in[28] (net)                                        2   0.2948 
  mprj/io_in[28] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.8868 r
  mprj/io_in[28] (net) 
  mprj/i_BUF[220]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.8520   3.3805   1.0500   0.7570   0.9447 &  24.8316 r
  mprj/i_BUF[220]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1152   1.0500            0.0539 &  24.8855 r
  mprj/buf_i[220] (net)                                  2   0.0218 
  mprj/i_FF[220]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1152   1.0500   0.0000   0.0004 &  24.8859 r
  data arrival time                                                                                                 24.8859

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[220]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6761 &  32.6620 r
  clock reconvergence pessimism                                                                           0.0000    32.6620
  clock uncertainty                                                                                      -0.1000    32.5620
  library setup time                                                                    1.0000           -0.0455    32.5165
  data required time                                                                                                32.5165
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5165
  data arrival time                                                                                                -24.8859
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6306

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1401 
  total derate : arrival time                                                                            -0.0476 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1877 

  slack (with derating applied) (MET)                                                                     7.6306 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8182 



  Startpoint: wbs_adr_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[35]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[3] (in)                                                            3.0800                     1.7222 &  23.7222 r
  wbs_adr_i[3] (net)                                     2   0.2692 
  mprj/wbs_adr_i[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.7222 r
  mprj/wbs_adr_i[3] (net) 
  mprj/i_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.7390   3.0997   1.0500   0.3013   0.4734 &  24.1956 r
  mprj/i_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1063   1.0500            0.0630 &  24.2587 r
  mprj/buf_i[35] (net)                                   2   0.0173 
  mprj/i_FF[35]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0357   0.1063   1.0500   0.0144   0.0154 &  24.2741 r
  data arrival time                                                                                                 24.2741

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.0597 &  32.0456 r
  clock reconvergence pessimism                                                                           0.0000    32.0456
  clock uncertainty                                                                                      -0.1000    31.9456
  library setup time                                                                    1.0000           -0.0406    31.9050
  data required time                                                                                                31.9050
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9050
  data arrival time                                                                                                -24.2741
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6310

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1077 
  total derate : arrival time                                                                            -0.0263 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1339 

  slack (with derating applied) (MET)                                                                     7.6310 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7649 



  Startpoint: wbs_dat_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[16]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[16] (in)                                                           3.1188                     1.7483 &  23.7483 r
  wbs_dat_i[16] (net)                                    2   0.2732 
  mprj/wbs_dat_i[16] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.7483 r
  mprj/wbs_dat_i[16] (net) 
  mprj/i_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.2174   3.1357   1.0500   0.4980   0.6697 &  24.4181 r
  mprj/i_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0957   1.0500            0.0494 &  24.4675 r
  mprj/buf_i[16] (net)                                   1   0.0085 
  mprj/i_FF[16]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0272   0.0957   1.0500   0.0111   0.0117 &  24.4792 r
  data arrival time                                                                                                 24.4792

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.2701 &  32.2560 r
  clock reconvergence pessimism                                                                           0.0000    32.2560
  clock uncertainty                                                                                      -0.1000    32.1560
  library setup time                                                                    1.0000           -0.0416    32.1144
  data required time                                                                                                32.1144
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1144
  data arrival time                                                                                                -24.4792
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6352

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1187 
  total derate : arrival time                                                                            -0.0348 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1535 

  slack (with derating applied) (MET)                                                                     7.6352 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7888 



  Startpoint: la_data_in[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[141]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[13] (in)                                                          3.5923                     2.0682 &  24.0682 r
  la_data_in[13] (net)                                   2   0.3177 
  mprj/la_data_in[13] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.0682 r
  mprj/la_data_in[13] (net) 
  mprj/i_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.5693   3.6001   1.0500   0.6634   0.8115 &  24.8796 r
  mprj/i_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0951   1.0500            0.0175 &  24.8971 r
  mprj/buf_i[141] (net)                                  1   0.0033 
  mprj/i_FF[141]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0951   1.0500   0.0000   0.0000 &  24.8971 r
  data arrival time                                                                                                 24.8971

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.7161 &  32.7020 r
  clock reconvergence pessimism                                                                           0.0000    32.7020
  clock uncertainty                                                                                      -0.1000    32.6020
  library setup time                                                                    1.0000           -0.0433    32.5587
  data required time                                                                                                32.5587
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5587
  data arrival time                                                                                                -24.8971
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6616

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1422 
  total derate : arrival time                                                                            -0.0395 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1817 

  slack (with derating applied) (MET)                                                                     7.6616 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8433 



  Startpoint: wbs_dat_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[31]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[31] (in)                                                           3.7381                     2.1096 &  24.1096 r
  wbs_dat_i[31] (net)                                    2   0.3285 
  mprj/wbs_dat_i[31] (user_proj_example)                                       0.0000   1.0500            0.0000 &  24.1096 r
  mprj/wbs_dat_i[31] (net) 
  mprj/i_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.6657   3.7539   1.0500   0.2733   0.4453 &  24.5549 r
  mprj/i_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0985   1.0500            0.0111 &  24.5660 r
  mprj/buf_i[31] (net)                                   1   0.0043 
  mprj/i_FF[31]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0985   1.0500   0.0000   0.0000 &  24.5660 r
  data arrival time                                                                                                 24.5660

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.3874 &  32.3734 r
  clock reconvergence pessimism                                                                           0.0000    32.3734
  clock uncertainty                                                                                      -0.1000    32.2734
  library setup time                                                                    1.0000           -0.0425    32.2309
  data required time                                                                                                32.2309
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2309
  data arrival time                                                                                                -24.5660
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6649

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1249 
  total derate : arrival time                                                                            -0.0217 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1466 

  slack (with derating applied) (MET)                                                                     7.6649 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8116 



  Startpoint: wbs_dat_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[0]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[0] (in)                                                            3.1325                     1.7490 &  23.7490 r
  wbs_dat_i[0] (net)                                     2   0.2737 
  mprj/wbs_dat_i[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.7490 r
  mprj/wbs_dat_i[0] (net) 
  mprj/i_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.7000   3.1537   1.0500   0.2850   0.4630 &  24.2120 r
  mprj/i_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1020   1.0500            0.0552 &  24.2672 r
  mprj/buf_i[0] (net)                                    2   0.0129 
  mprj/i_FF[0]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0264   0.1020   1.0500   0.0108   0.0115 &  24.2787 r
  data arrival time                                                                                                 24.2787

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.1425   0.9500   0.0000   0.1051 &  32.0911 r
  clock reconvergence pessimism                                                                           0.0000    32.0911
  clock uncertainty                                                                                      -0.1000    31.9911
  library setup time                                                                    1.0000           -0.0405    31.9506
  data required time                                                                                                31.9506
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9506
  data arrival time                                                                                                -24.2787
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6719

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1101 
  total derate : arrival time                                                                            -0.0252 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1353 

  slack (with derating applied) (MET)                                                                     7.6719 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8072 



  Startpoint: wbs_adr_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[49]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[17] (in)                                                           3.2673                     1.8256 &  23.8256 r
  wbs_adr_i[17] (net)                                    2   0.2857 
  mprj/wbs_adr_i[17] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.8256 r
  mprj/wbs_adr_i[17] (net) 
  mprj/i_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.8642   3.2872   1.0500   0.3535   0.5314 &  24.3570 r
  mprj/i_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0907   1.0500            0.0336 &  24.3906 r
  mprj/buf_i[49] (net)                                   1   0.0033 
  mprj/i_FF[49]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0907   1.0500   0.0000   0.0000 &  24.3906 r
  data arrival time                                                                                                 24.3906

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.2334 &  32.2193 r
  clock reconvergence pessimism                                                                           0.0000    32.2193
  clock uncertainty                                                                                      -0.1000    32.1193
  library setup time                                                                    1.0000           -0.0410    32.0783
  data required time                                                                                                32.0783
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0783
  data arrival time                                                                                                -24.3906
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6876

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1168 
  total derate : arrival time                                                                            -0.0269 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1437 

  slack (with derating applied) (MET)                                                                     7.6876 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8313 



  Startpoint: wbs_dat_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[12]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[12] (in)                                                           3.2369                     1.8059 &  23.8059 r
  wbs_dat_i[12] (net)                                    2   0.2830 
  mprj/wbs_dat_i[12] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.8059 r
  mprj/wbs_dat_i[12] (net) 
  mprj/i_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.0267   3.2573   1.0500   0.4134   0.5982 &  24.4041 r
  mprj/i_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0949   1.0500            0.0404 &  24.4445 r
  mprj/buf_i[12] (net)                                   1   0.0066 
  mprj/i_FF[12]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0014   0.0949   1.0500   0.0006   0.0007 &  24.4451 r
  data arrival time                                                                                                 24.4451

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.2929 &  32.2788 r
  clock reconvergence pessimism                                                                           0.0000    32.2788
  clock uncertainty                                                                                      -0.1000    32.1788
  library setup time                                                                    1.0000           -0.0417    32.1371
  data required time                                                                                                32.1371
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1371
  data arrival time                                                                                                -24.4451
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6920

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1199 
  total derate : arrival time                                                                            -0.0304 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1504 

  slack (with derating applied) (MET)                                                                     7.6920 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8424 



  Startpoint: io_in[32] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[224]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[32] (in)                                                               3.8692                     2.1342 &  24.1342 r
  io_in[32] (net)                                        2   0.3373 
  mprj/io_in[32] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.1342 r
  mprj/io_in[32] (net) 
  mprj/i_BUF[224]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.9978   3.9029   1.0500   0.4047   0.6535 &  24.7877 r
  mprj/i_BUF[224]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1225   1.0500            0.0279 &  24.8156 r
  mprj/buf_i[224] (net)                                  2   0.0216 
  mprj/i_FF[224]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0351   0.1225   1.0500   0.0140   0.0151 &  24.8307 r
  data arrival time                                                                                                 24.8307

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[224]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6896 &  32.6755 r
  clock reconvergence pessimism                                                                           0.0000    32.6755
  clock uncertainty                                                                                      -0.1000    32.5755
  library setup time                                                                    1.0000           -0.0467    32.5288
  data required time                                                                                                32.5288
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5288
  data arrival time                                                                                                -24.8307
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6981

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1408 
  total derate : arrival time                                                                            -0.0332 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1740 

  slack (with derating applied) (MET)                                                                     7.6981 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8721 



  Startpoint: wbs_we_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[234]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_we_i (in)                                                                3.3664                     1.8930 &  23.8930 r
  wbs_we_i (net)                                         2   0.2955 
  mprj/wbs_we_i (user_proj_example)                                            0.0000   1.0500            0.0000 &  23.8930 r
  mprj/wbs_we_i (net) 
  mprj/i_BUF[234]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4135   3.3832   1.0500   0.1640   0.3372 &  24.2302 r
  mprj/i_BUF[234]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0990   1.0500            0.0366 &  24.2669 r
  mprj/buf_i[234] (net)                                  1   0.0084 
  mprj/i_FF[234]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0077   0.0990   1.0500   0.0030   0.0032 &  24.2701 r
  data arrival time                                                                                                 24.2701

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[234]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.1279 &  32.1138 r
  clock reconvergence pessimism                                                                           0.0000    32.1138
  clock uncertainty                                                                                      -0.1000    32.0138
  library setup time                                                                    1.0000           -0.0405    31.9733
  data required time                                                                                                31.9733
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9733
  data arrival time                                                                                                -24.2701
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7032

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1113 
  total derate : arrival time                                                                            -0.0180 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1292 

  slack (with derating applied) (MET)                                                                     7.7032 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8325 



  Startpoint: la_data_in[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[143]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[15] (in)                                                          3.4940                     2.0080 &  24.0080 r
  la_data_in[15] (net)                                   2   0.3088 
  mprj/la_data_in[15] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.0080 r
  mprj/la_data_in[15] (net) 
  mprj/i_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.5726   3.5023   1.0500   0.6647   0.8125 &  24.8205 r
  mprj/i_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0972   1.0500            0.0266 &  24.8471 r
  mprj/buf_i[143] (net)                                  1   0.0058 
  mprj/i_FF[143]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0972   1.0500   0.0000   0.0001 &  24.8471 r
  data arrival time                                                                                                 24.8471

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.7159 &  32.7018 r
  clock reconvergence pessimism                                                                           0.0000    32.7018
  clock uncertainty                                                                                      -0.1000    32.6018
  library setup time                                                                    1.0000           -0.0434    32.5584
  data required time                                                                                                32.5584
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5584
  data arrival time                                                                                                -24.8471
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7113

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1422 
  total derate : arrival time                                                                            -0.0400 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1822 

  slack (with derating applied) (MET)                                                                     7.7113 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8935 



  Startpoint: wbs_dat_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[8]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[8] (in)                                                            3.0299                     1.6978 &  23.6978 r
  wbs_dat_i[8] (net)                                     2   0.2651 
  mprj/wbs_dat_i[8] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.6978 r
  mprj/wbs_dat_i[8] (net) 
  mprj/i_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.5820   3.0472   1.0500   0.2356   0.3976 &  24.0954 r
  mprj/i_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0911   1.0500            0.0501 &  24.1456 r
  mprj/buf_i[8] (net)                                    1   0.0060 
  mprj/i_FF[8]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0169   0.0911   1.0500   0.0069   0.0073 &  24.1529 r
  data arrival time                                                                                                 24.1529

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.1425   0.9500   0.0000   0.0169 &  32.0028 r
  clock reconvergence pessimism                                                                           0.0000    32.0028
  clock uncertainty                                                                                      -0.1000    31.9028
  library setup time                                                                    1.0000           -0.0386    31.8643
  data required time                                                                                                31.8643
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.8643
  data arrival time                                                                                                -24.1529
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7114

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1054 
  total derate : arrival time                                                                            -0.0217 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1271 

  slack (with derating applied) (MET)                                                                     7.7114 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8385 



  Startpoint: wbs_dat_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[4]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[4] (in)                                                            3.0796                     1.7207 &  23.7207 r
  wbs_dat_i[4] (net)                                     2   0.2690 
  mprj/wbs_dat_i[4] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.7207 r
  mprj/wbs_dat_i[4] (net) 
  mprj/i_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.8220   3.0996   1.0500   0.3325   0.5066 &  24.2274 r
  mprj/i_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0921   1.0500            0.0478 &  24.2751 r
  mprj/buf_i[4] (net)                                    1   0.0062 
  mprj/i_FF[4]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0108   0.0921   1.0500   0.0043   0.0046 &  24.2797 r
  data arrival time                                                                                                 24.2797

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.1425   0.9500   0.0000   0.1660 &  32.1519 r
  clock reconvergence pessimism                                                                           0.0000    32.1519
  clock uncertainty                                                                                      -0.1000    32.0519
  library setup time                                                                    1.0000           -0.0405    32.0114
  data required time                                                                                                32.0114
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0114
  data arrival time                                                                                                -24.2797
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7317

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1133 
  total derate : arrival time                                                                            -0.0266 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1399 

  slack (with derating applied) (MET)                                                                     7.7317 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8716 



  Startpoint: wbs_dat_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[14]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[14] (in)                                                           3.0309                     1.6976 &  23.6976 r
  wbs_dat_i[14] (net)                                    2   0.2654 
  mprj/wbs_dat_i[14] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.6976 r
  mprj/wbs_dat_i[14] (net) 
  mprj/i_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.0168   3.0479   1.0500   0.4108   0.5771 &  24.2747 r
  mprj/i_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0890   1.0500            0.0478 &  24.3225 r
  mprj/buf_i[14] (net)                                   1   0.0045 
  mprj/i_FF[14]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0157   0.0890   1.0500   0.0064   0.0067 &  24.3292 r
  data arrival time                                                                                                 24.3292

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.2337 &  32.2197 r
  clock reconvergence pessimism                                                                           0.0000    32.2197
  clock uncertainty                                                                                      -0.1000    32.1197
  library setup time                                                                    1.0000           -0.0409    32.0787
  data required time                                                                                                32.0787
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0787
  data arrival time                                                                                                -24.3292
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7496

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1168 
  total derate : arrival time                                                                            -0.0301 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1469 

  slack (with derating applied) (MET)                                                                     7.7496 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8965 



  Startpoint: la_data_in[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[144]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[16] (in)                                                          3.5334                     2.0315 &  24.0315 r
  la_data_in[16] (net)                                   2   0.3124 
  mprj/la_data_in[16] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.0315 r
  mprj/la_data_in[16] (net) 
  mprj/i_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.5438   3.5416   1.0500   0.6553   0.8038 &  24.8353 r
  mprj/i_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0972   1.0500            0.0238 &  24.8591 r
  mprj/buf_i[144] (net)                                  1   0.0054 
  mprj/i_FF[144]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0131   0.0972   1.0500   0.0053   0.0056 &  24.8647 r
  data arrival time                                                                                                 24.8647

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.7773 &  32.7633 r
  clock reconvergence pessimism                                                                           0.0000    32.7633
  clock uncertainty                                                                                      -0.1000    32.6633
  library setup time                                                                    1.0000           -0.0435    32.6198
  data required time                                                                                                32.6198
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6198
  data arrival time                                                                                                -24.8647
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7551

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1454 
  total derate : arrival time                                                                            -0.0397 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1851 

  slack (with derating applied) (MET)                                                                     7.7551 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9402 



  Startpoint: wbs_dat_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[30]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[30] (in)                                                           3.2508                     1.8307 &  23.8307 r
  wbs_dat_i[30] (net)                                    2   0.2852 
  mprj/wbs_dat_i[30] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.8307 r
  mprj/wbs_dat_i[30] (net) 
  mprj/i_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.2909   3.2666   1.0500   0.5214   0.6905 &  24.5212 r
  mprj/i_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0927   1.0500            0.0372 &  24.5584 r
  mprj/buf_i[30] (net)                                   1   0.0049 
  mprj/i_FF[30]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0927   1.0500   0.0000   0.0000 &  24.5584 r
  data arrival time                                                                                                 24.5584

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.4977 &  32.4836 r
  clock reconvergence pessimism                                                                           0.0000    32.4836
  clock uncertainty                                                                                      -0.1000    32.3836
  library setup time                                                                    1.0000           -0.0426    32.3410
  data required time                                                                                                32.3410
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3410
  data arrival time                                                                                                -24.5584
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7826

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1307 
  total derate : arrival time                                                                            -0.0347 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1654 

  slack (with derating applied) (MET)                                                                     7.7826 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9479 



  Startpoint: la_oenb[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[76]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[12] (in)                                                             3.4372                     1.9730 &  23.9730 r
  la_oenb[12] (net)                                      2   0.3036 
  mprj/la_oenb[12] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.9730 r
  mprj/la_oenb[12] (net) 
  mprj/i_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.3907   3.4454   1.0500   0.5834   0.7258 &  24.6988 r
  mprj/i_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0957   1.0500            0.0286 &  24.7274 r
  mprj/buf_i[76] (net)                                   1   0.0053 
  mprj/i_FF[76]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0957   1.0500   0.0000   0.0001 &  24.7274 r
  data arrival time                                                                                                 24.7274

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.6897 &  32.6757 r
  clock reconvergence pessimism                                                                           0.0000    32.6757
  clock uncertainty                                                                                      -0.1000    32.5757
  library setup time                                                                    1.0000           -0.0433    32.5324
  data required time                                                                                                32.5324
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5324
  data arrival time                                                                                                -24.7274
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8050

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1408 
  total derate : arrival time                                                                            -0.0359 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1767 

  slack (with derating applied) (MET)                                                                     7.8050 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9817 



  Startpoint: la_oenb[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[127]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[63] (in)                                                             3.1632                     1.7695 &  23.7695 r
  la_oenb[63] (net)                                      2   0.2767 
  mprj/la_oenb[63] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.7695 r
  mprj/la_oenb[63] (net) 
  mprj/i_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.4846   3.1820   1.0500   0.6053   0.7919 &  24.5614 r
  mprj/i_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1608   1.0500            0.1041 &  24.6655 r
  mprj/buf_i[127] (net)                                  2   0.0626 
  mprj/i_FF[127]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0174   0.1612   1.0500   0.0068   0.0129 &  24.6785 r
  data arrival time                                                                                                 24.6785

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6711 &  32.6570 r
  clock reconvergence pessimism                                                                           0.0000    32.6570
  clock uncertainty                                                                                      -0.1000    32.5570
  library setup time                                                                    1.0000           -0.0531    32.5040
  data required time                                                                                                32.5040
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5040
  data arrival time                                                                                                -24.6785
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8255

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1398 
  total derate : arrival time                                                                            -0.0433 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1831 

  slack (with derating applied) (MET)                                                                     7.8255 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0086 



  Startpoint: io_in[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[193]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[1] (in)                                                                3.9071                     2.1290 &  24.1290 r
  io_in[1] (net)                                         2   0.3386 
  mprj/io_in[1] (user_proj_example)                                            0.0000   1.0500            0.0000 &  24.1290 r
  mprj/io_in[1] (net) 
  mprj/i_BUF[193]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2865   3.9345   1.0500   0.1092   0.3834 &  24.5124 r
  mprj/i_BUF[193]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1231   1.0500            0.0265 &  24.5389 r
  mprj/buf_i[193] (net)                                  2   0.0218 
  mprj/i_FF[193]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1231   1.0500   0.0000   0.0004 &  24.5394 r
  data arrival time                                                                                                 24.5394

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[193]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.5692 &  32.5551 r
  clock reconvergence pessimism                                                                           0.0000    32.5551
  clock uncertainty                                                                                      -0.1000    32.4551
  library setup time                                                                    1.0000           -0.0467    32.4084
  data required time                                                                                                32.4084
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4084
  data arrival time                                                                                                -24.5394
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8691

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1345 
  total derate : arrival time                                                                            -0.0195 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1540 

  slack (with derating applied) (MET)                                                                     7.8691 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0231 



  Startpoint: wbs_adr_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[39]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[7] (in)                                                            2.9688                     1.6595 &  23.6595 r
  wbs_adr_i[7] (net)                                     2   0.2595 
  mprj/wbs_adr_i[7] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.6595 r
  mprj/wbs_adr_i[7] (net) 
  mprj/i_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.7377   2.9869   1.0500   0.3011   0.4666 &  24.1261 r
  mprj/i_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0989   1.0500            0.0628 &  24.1889 r
  mprj/buf_i[39] (net)                                   2   0.0124 
  mprj/i_FF[39]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0066   0.0989   1.0500   0.0025   0.0028 &  24.1917 r
  data arrival time                                                                                                 24.1917

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.2344 &  32.2203 r
  clock reconvergence pessimism                                                                           0.0000    32.2203
  clock uncertainty                                                                                      -0.1000    32.1203
  library setup time                                                                    1.0000           -0.0415    32.0789
  data required time                                                                                                32.0789
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0789
  data arrival time                                                                                                -24.1917
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8872

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1169 
  total derate : arrival time                                                                            -0.0253 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1422 

  slack (with derating applied) (MET)                                                                     7.8872 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0294 



  Startpoint: la_oenb[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[77]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[13] (in)                                                             3.4820                     2.0016 &  24.0016 r
  la_oenb[13] (net)                                      2   0.3077 
  mprj/la_oenb[13] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.0016 r
  mprj/la_oenb[13] (net) 
  mprj/i_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.1226   3.4900   1.0500   0.4877   0.6250 &  24.6266 r
  mprj/i_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1056   1.0500            0.0370 &  24.6636 r
  mprj/buf_i[77] (net)                                   2   0.0120 
  mprj/i_FF[77]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1056   1.0500   0.0000   0.0001 &  24.6638 r
  data arrival time                                                                                                 24.6638

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.7163 &  32.7022 r
  clock reconvergence pessimism                                                                           0.0000    32.7022
  clock uncertainty                                                                                      -0.1000    32.6022
  library setup time                                                                    1.0000           -0.0444    32.5578
  data required time                                                                                                32.5578
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5578
  data arrival time                                                                                                -24.6638
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8940

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1422 
  total derate : arrival time                                                                            -0.0315 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1738 

  slack (with derating applied) (MET)                                                                     7.8940 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0677 



  Startpoint: la_oenb[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[79]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[15] (in)                                                             3.3673                     1.9313 &  23.9313 r
  la_oenb[15] (net)                                      2   0.2973 
  mprj/la_oenb[15] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.9313 r
  mprj/la_oenb[15] (net) 
  mprj/i_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.2868   3.3757   1.0500   0.5393   0.6786 &  24.6100 r
  mprj/i_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1021   1.0500            0.0406 &  24.6506 r
  mprj/buf_i[79] (net)                                   1   0.0107 
  mprj/i_FF[79]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0257   0.1021   1.0500   0.0103   0.0109 &  24.6615 r
  data arrival time                                                                                                 24.6615

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.7160 &  32.7020 r
  clock reconvergence pessimism                                                                           0.0000    32.7020
  clock uncertainty                                                                                      -0.1000    32.6020
  library setup time                                                                    1.0000           -0.0439    32.5581
  data required time                                                                                                32.5581
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5581
  data arrival time                                                                                                -24.6615
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8966

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1422 
  total derate : arrival time                                                                            -0.0348 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1770 

  slack (with derating applied) (MET)                                                                     7.8966 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0736 



  Startpoint: la_data_in[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[145]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[17] (in)                                                          3.3427                     1.9266 &  23.9266 r
  la_data_in[17] (net)                                   2   0.2956 
  mprj/la_data_in[17] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.9266 r
  mprj/la_data_in[17] (net) 
  mprj/i_BUF[145]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.3054   3.3496   1.0500   0.5566   0.6873 &  24.6139 r
  mprj/i_BUF[145]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0932   1.0500            0.0323 &  24.6462 r
  mprj/buf_i[145] (net)                                  1   0.0045 
  mprj/i_FF[145]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0932   1.0500   0.0000   0.0001 &  24.6462 r
  data arrival time                                                                                                 24.6462

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[145]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.7056 &  32.6916 r
  clock reconvergence pessimism                                                                           0.0000    32.6916
  clock uncertainty                                                                                      -0.1000    32.5916
  library setup time                                                                    1.0000           -0.0432    32.5484
  data required time                                                                                                32.5484
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5484
  data arrival time                                                                                                -24.6462
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9022

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1417 
  total derate : arrival time                                                                            -0.0343 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1759 

  slack (with derating applied) (MET)                                                                     7.9022 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0781 



  Startpoint: io_in[37] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[229]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[37] (in)                                                               4.2069                     2.2731 &  24.2731 r
  io_in[37] (net)                                        2   0.3637 
  mprj/io_in[37] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.2731 r
  mprj/io_in[37] (net) 
  mprj/i_BUF[229]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   4.2417   1.0500   0.0000   0.3144 &  24.5875 r
  mprj/i_BUF[229]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1403   1.0500            0.0246 &  24.6122 r
  mprj/buf_i[229] (net)                                  2   0.0336 
  mprj/i_FF[229]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1404   1.0500   0.0000   0.0010 &  24.6132 r
  data arrival time                                                                                                 24.6132

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[229]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6813 &  32.6672 r
  clock reconvergence pessimism                                                                           0.0000    32.6672
  clock uncertainty                                                                                      -0.1000    32.5672
  library setup time                                                                    1.0000           -0.0495    32.5178
  data required time                                                                                                32.5178
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5178
  data arrival time                                                                                                -24.6132
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9046

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1404 
  total derate : arrival time                                                                            -0.0162 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1566 

  slack (with derating applied) (MET)                                                                     7.9046 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0611 



  Startpoint: la_oenb[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[78]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[14] (in)                                                             3.3876                     1.9356 &  23.9356 r
  la_oenb[14] (net)                                      2   0.2986 
  mprj/la_oenb[14] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.9356 r
  mprj/la_oenb[14] (net) 
  mprj/i_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.2809   3.3971   1.0500   0.5325   0.6779 &  24.6134 r
  mprj/i_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0982   1.0500            0.0347 &  24.6482 r
  mprj/buf_i[78] (net)                                   1   0.0076 
  mprj/i_FF[78]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0036   0.0982   1.0500   0.0014   0.0016 &  24.6497 r
  data arrival time                                                                                                 24.6497

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.7154 &  32.7013 r
  clock reconvergence pessimism                                                                           0.0000    32.7013
  clock uncertainty                                                                                      -0.1000    32.6013
  library setup time                                                                    1.0000           -0.0435    32.5578
  data required time                                                                                                32.5578
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5578
  data arrival time                                                                                                -24.6497
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9081

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1422 
  total derate : arrival time                                                                            -0.0340 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1762 

  slack (with derating applied) (MET)                                                                     7.9081 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0843 



  Startpoint: la_oenb[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[99]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[35] (in)                                                             3.6270                     2.0688 &  24.0688 r
  la_oenb[35] (net)                                      2   0.3198 
  mprj/la_oenb[35] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.0688 r
  mprj/la_oenb[35] (net) 
  mprj/i_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.1037   3.6381   1.0500   0.4718   0.6288 &  24.6976 r
  mprj/i_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1002   1.0500            0.0209 &  24.7185 r
  mprj/buf_i[99] (net)                                   1   0.0067 
  mprj/i_FF[99]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0165   0.1002   1.0500   0.0067   0.0071 &  24.7256 r
  data arrival time                                                                                                 24.7256

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.8015 &  32.7874 r
  clock reconvergence pessimism                                                                           0.0000    32.7874
  clock uncertainty                                                                                      -0.1000    32.6874
  library setup time                                                                    1.0000           -0.0436    32.6438
  data required time                                                                                                32.6438
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6438
  data arrival time                                                                                                -24.7256
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9182

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1467 
  total derate : arrival time                                                                            -0.0313 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1780 

  slack (with derating applied) (MET)                                                                     7.9182 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0962 



  Startpoint: wbs_dat_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[10]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[10] (in)                                                           2.9738                     1.6640 &  23.6640 r
  wbs_dat_i[10] (net)                                    2   0.2600 
  mprj/wbs_dat_i[10] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.6640 r
  mprj/wbs_dat_i[10] (net) 
  mprj/i_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.8097   2.9914   1.0500   0.3238   0.4882 &  24.1521 r
  mprj/i_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0861   1.0500            0.0483 &  24.2004 r
  mprj/buf_i[10] (net)                                   1   0.0029 
  mprj/i_FF[10]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0861   1.0500   0.0000   0.0000 &  24.2004 r
  data arrival time                                                                                                 24.2004

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.2930 &  32.2789 r
  clock reconvergence pessimism                                                                           0.0000    32.2789
  clock uncertainty                                                                                      -0.1000    32.1789
  library setup time                                                                    1.0000           -0.0412    32.1377
  data required time                                                                                                32.1377
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1377
  data arrival time                                                                                                -24.2004
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9373

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1199 
  total derate : arrival time                                                                            -0.0255 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1455 

  slack (with derating applied) (MET)                                                                     7.9373 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0828 



  Startpoint: wbs_dat_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[11]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[11] (in)                                                           3.4103                     1.9028 &  23.9028 r
  wbs_dat_i[11] (net)                                    2   0.2980 
  mprj/wbs_dat_i[11] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.9028 r
  mprj/wbs_dat_i[11] (net) 
  mprj/i_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.1567   3.4328   1.0500   0.0637   0.2388 &  24.1415 r
  mprj/i_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0939   1.0500            0.0274 &  24.1689 r
  mprj/buf_i[11] (net)                                   1   0.0041 
  mprj/i_FF[11]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0939   1.0500   0.0000   0.0001 &  24.1690 r
  data arrival time                                                                                                 24.1690

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.2703 &  32.2563 r
  clock reconvergence pessimism                                                                           0.0000    32.2563
  clock uncertainty                                                                                      -0.1000    32.1563
  library setup time                                                                    1.0000           -0.0415    32.1148
  data required time                                                                                                32.1148
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1148
  data arrival time                                                                                                -24.1690
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9458

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1188 
  total derate : arrival time                                                                            -0.0127 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1314 

  slack (with derating applied) (MET)                                                                     7.9458 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0772 



  Startpoint: la_oenb[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[80]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[16] (in)                                                             3.3217                     1.9101 &  23.9101 r
  la_oenb[16] (net)                                      2   0.2935 
  mprj/la_oenb[16] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.9101 r
  mprj/la_oenb[16] (net) 
  mprj/i_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.2680   3.3291   1.0500   0.5332   0.6656 &  24.5758 r
  mprj/i_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0930   1.0500            0.0334 &  24.6092 r
  mprj/buf_i[80] (net)                                   1   0.0045 
  mprj/i_FF[80]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0930   1.0500   0.0000   0.0001 &  24.6092 r
  data arrival time                                                                                                 24.6092

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.7154 &  32.7013 r
  clock reconvergence pessimism                                                                           0.0000    32.7013
  clock uncertainty                                                                                      -0.1000    32.6013
  library setup time                                                                    1.0000           -0.0432    32.5581
  data required time                                                                                                32.5581
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5581
  data arrival time                                                                                                -24.6092
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9489

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1422 
  total derate : arrival time                                                                            -0.0333 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1755 

  slack (with derating applied) (MET)                                                                     7.9489 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1244 



  Startpoint: wbs_adr_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[55]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[23] (in)                                                           2.8156                     1.5909 &  23.5909 r
  wbs_adr_i[23] (net)                                    2   0.2459 
  mprj/wbs_adr_i[23] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.5909 r
  mprj/wbs_adr_i[23] (net) 
  mprj/i_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.9260   2.8291   1.0500   0.3742   0.5138 &  24.1046 r
  mprj/i_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0861   1.0500            0.0591 &  24.1637 r
  mprj/buf_i[55] (net)                                   1   0.0045 
  mprj/i_FF[55]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0861   1.0500   0.0000   0.0000 &  24.1638 r
  data arrival time                                                                                                 24.1638

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.2709 &  32.2569 r
  clock reconvergence pessimism                                                                           0.0000    32.2569
  clock uncertainty                                                                                      -0.1000    32.1569
  library setup time                                                                    1.0000           -0.0410    32.1158
  data required time                                                                                                32.1158
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1158
  data arrival time                                                                                                -24.1638
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9521

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1188 
  total derate : arrival time                                                                            -0.0273 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1461 

  slack (with derating applied) (MET)                                                                     7.9521 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0981 



  Startpoint: wbs_adr_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[63]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[31] (in)                                                           2.8850                     1.6272 &  23.6272 r
  wbs_adr_i[31] (net)                                    2   0.2498 
  mprj/wbs_adr_i[31] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.6272 r
  mprj/wbs_adr_i[31] (net) 
  mprj/i_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.2340   2.8988   1.0500   0.5006   0.6501 &  24.2773 r
  mprj/i_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0882   1.0500            0.0568 &  24.3341 r
  mprj/buf_i[63] (net)                                   1   0.0054 
  mprj/i_FF[63]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0882   1.0500   0.0000   0.0001 &  24.3341 r
  data arrival time                                                                                                 24.3341

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.4643 &  32.4502 r
  clock reconvergence pessimism                                                                           0.0000    32.4502
  clock uncertainty                                                                                      -0.1000    32.3502
  library setup time                                                                    1.0000           -0.0422    32.3080
  data required time                                                                                                32.3080
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3080
  data arrival time                                                                                                -24.3341
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9738

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1290 
  total derate : arrival time                                                                            -0.0337 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1626 

  slack (with derating applied) (MET)                                                                     7.9738 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1365 



  Startpoint: wbs_cyc_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[236]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_cyc_i (in)                                                               3.0042                     1.6742 &  23.6742 r
  wbs_cyc_i (net)                                        2   0.2622 
  mprj/wbs_cyc_i (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.6742 r
  mprj/wbs_cyc_i (net) 
  mprj/i_BUF[236]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2840   3.0248   1.0500   0.1107   0.2766 &  23.9508 r
  mprj/i_BUF[236]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0943   1.0500            0.0552 &  24.0060 r
  mprj/buf_i[236] (net)                                  2   0.0086 
  mprj/i_FF[236]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0059   0.0943   1.0500   0.0022   0.0024 &  24.0084 r
  data arrival time                                                                                                 24.0084

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[236]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.1397 &  32.1256 r
  clock reconvergence pessimism                                                                           0.0000    32.1256
  clock uncertainty                                                                                      -0.1000    32.0256
  library setup time                                                                    1.0000           -0.0403    31.9853
  data required time                                                                                                31.9853
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9853
  data arrival time                                                                                                -24.0084
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9769

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1119 
  total derate : arrival time                                                                            -0.0159 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1278 

  slack (with derating applied) (MET)                                                                     7.9769 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1047 



  Startpoint: wbs_adr_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[53]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[21] (in)                                                           2.8679                     1.6166 &  23.6166 r
  wbs_adr_i[21] (net)                                    2   0.2483 
  mprj/wbs_adr_i[21] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.6166 r
  mprj/wbs_adr_i[21] (net) 
  mprj/i_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.9589   2.8816   1.0500   0.3873   0.5335 &  24.1500 r
  mprj/i_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0856   1.0500            0.0551 &  24.2051 r
  mprj/buf_i[53] (net)                                   1   0.0036 
  mprj/i_FF[53]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0856   1.0500   0.0000   0.0000 &  24.2051 r
  data arrival time                                                                                                 24.2051

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.3550 &  32.3409 r
  clock reconvergence pessimism                                                                           0.0000    32.3409
  clock uncertainty                                                                                      -0.1000    32.2409
  library setup time                                                                    1.0000           -0.0416    32.1993
  data required time                                                                                                32.1993
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1993
  data arrival time                                                                                                -24.2051
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9942

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1232 
  total derate : arrival time                                                                            -0.0280 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1512 

  slack (with derating applied) (MET)                                                                     7.9942 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1454 



  Startpoint: wbs_sel_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[230]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[0] (in)                                                            2.9230                     1.6394 &  23.6394 r
  wbs_sel_i[0] (net)                                     2   0.2524 
  mprj/wbs_sel_i[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.6394 r
  mprj/wbs_sel_i[0] (net) 
  mprj/i_BUF[230]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2047   2.9407   1.0500   0.0777   0.2287 &  23.8681 r
  mprj/i_BUF[230]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0985   1.0500            0.0654 &  23.9335 r
  mprj/buf_i[230] (net)                                  2   0.0126 
  mprj/i_FF[230]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0143   0.0985   1.0500   0.0058   0.0063 &  23.9398 r
  data arrival time                                                                                                 23.9398

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[230]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.1073 &  32.0932 r
  clock reconvergence pessimism                                                                           0.0000    32.0932
  clock uncertainty                                                                                      -0.1000    31.9932
  library setup time                                                                    1.0000           -0.0401    31.9531
  data required time                                                                                                31.9531
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9531
  data arrival time                                                                                                -23.9398
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0133

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1102 
  total derate : arrival time                                                                            -0.0143 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1245 

  slack (with derating applied) (MET)                                                                     8.0133 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1378 



  Startpoint: wbs_adr_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[54]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[22] (in)                                                           2.8972                     1.6316 &  23.6316 r
  wbs_adr_i[22] (net)                                    2   0.2508 
  mprj/wbs_adr_i[22] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.6316 r
  mprj/wbs_adr_i[22] (net) 
  mprj/i_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.8921   2.9113   1.0500   0.3613   0.5077 &  24.1393 r
  mprj/i_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0880   1.0500            0.0557 &  24.1950 r
  mprj/buf_i[54] (net)                                   1   0.0051 
  mprj/i_FF[54]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0880   1.0500   0.0000   0.0000 &  24.1951 r
  data arrival time                                                                                                 24.1951

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.3721 &  32.3581 r
  clock reconvergence pessimism                                                                           0.0000    32.3581
  clock uncertainty                                                                                      -0.1000    32.2581
  library setup time                                                                    1.0000           -0.0418    32.2163
  data required time                                                                                                32.2163
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2163
  data arrival time                                                                                                -24.1951
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0212

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1241 
  total derate : arrival time                                                                            -0.0268 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1509 

  slack (with derating applied) (MET)                                                                     8.0212 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1721 



  Startpoint: la_data_in[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[183]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[55] (in)                                                          3.4549                     1.9306 &  23.9306 r
  la_data_in[55] (net)                                   2   0.3021 
  mprj/la_data_in[55] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.9306 r
  mprj/la_data_in[55] (net) 
  mprj/i_BUF[183]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1269   3.4767   1.0500   0.4600   0.6518 &  24.5825 r
  mprj/i_BUF[183]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1193   1.0500            0.0518 &  24.6343 r
  mprj/buf_i[183] (net)                                  2   0.0243 
  mprj/i_FF[183]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0576   0.1193   1.0500   0.0235   0.0251 &  24.6594 r
  data arrival time                                                                                                 24.6594

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[183]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8607 &  32.8467 r
  clock reconvergence pessimism                                                                           0.0000    32.8467
  clock uncertainty                                                                                      -0.1000    32.7467
  library setup time                                                                    1.0000           -0.0468    32.6998
  data required time                                                                                                32.6998
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6998
  data arrival time                                                                                                -24.6594
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0404

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1498 
  total derate : arrival time                                                                            -0.0347 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1845 

  slack (with derating applied) (MET)                                                                     8.0404 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2249 



  Startpoint: wbs_dat_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[15]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[15] (in)                                                           3.1904                     1.7873 &  23.7873 r
  wbs_dat_i[15] (net)                                    2   0.2792 
  mprj/wbs_dat_i[15] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.7873 r
  mprj/wbs_dat_i[15] (net) 
  mprj/i_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.1029   3.2082   1.0500   0.0418   0.1972 &  23.9845 r
  mprj/i_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0920   1.0500            0.0403 &  24.0248 r
  mprj/buf_i[15] (net)                                   1   0.0050 
  mprj/i_FF[15]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0152   0.0920   1.0500   0.0061   0.0065 &  24.0313 r
  data arrival time                                                                                                 24.0313

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.2340 &  32.2200 r
  clock reconvergence pessimism                                                                           0.0000    32.2200
  clock uncertainty                                                                                      -0.1000    32.1200
  library setup time                                                                    1.0000           -0.0411    32.0789
  data required time                                                                                                32.0789
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0789
  data arrival time                                                                                                -24.0313
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0476

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1168 
  total derate : arrival time                                                                            -0.0116 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1285 

  slack (with derating applied) (MET)                                                                     8.0476 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1760 



  Startpoint: la_data_in[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[185]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[57] (in)                                                          3.4103                     1.9041 &  23.9041 r
  la_data_in[57] (net)                                   2   0.2983 
  mprj/la_data_in[57] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.9041 r
  mprj/la_data_in[57] (net) 
  mprj/i_BUF[185]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.0590   3.4312   1.0500   0.4321   0.6235 &  24.5276 r
  mprj/i_BUF[185]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1232   1.0500            0.0585 &  24.5861 r
  mprj/buf_i[185] (net)                                  2   0.0285 
  mprj/i_FF[185]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0412   0.1232   1.0500   0.0163   0.0178 &  24.6039 r
  data arrival time                                                                                                 24.6039

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[185]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8186 &  32.8046 r
  clock reconvergence pessimism                                                                           0.0000    32.8046
  clock uncertainty                                                                                      -0.1000    32.7046
  library setup time                                                                    1.0000           -0.0474    32.6571
  data required time                                                                                                32.6571
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6571
  data arrival time                                                                                                -24.6039
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0532

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1476 
  total derate : arrival time                                                                            -0.0333 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1809 

  slack (with derating applied) (MET)                                                                     8.0532 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2342 



  Startpoint: wbs_dat_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[23]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[23] (in)                                                           2.8054                     1.5852 &  23.5852 r
  wbs_dat_i[23] (net)                                    2   0.2450 
  mprj/wbs_dat_i[23] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.5852 r
  mprj/wbs_dat_i[23] (net) 
  mprj/i_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.6780   2.8188   1.0500   0.2704   0.4046 &  23.9898 r
  mprj/i_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0851   1.0500            0.0588 &  24.0485 r
  mprj/buf_i[23] (net)                                   1   0.0039 
  mprj/i_FF[23]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0851   1.0500   0.0000   0.0000 &  24.0486 r
  data arrival time                                                                                                 24.0486

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.2708 &  32.2567 r
  clock reconvergence pessimism                                                                           0.0000    32.2567
  clock uncertainty                                                                                      -0.1000    32.1567
  library setup time                                                                    1.0000           -0.0410    32.1158
  data required time                                                                                                32.1158
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1158
  data arrival time                                                                                                -24.0486
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0672

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1188 
  total derate : arrival time                                                                            -0.0221 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1408 

  slack (with derating applied) (MET)                                                                     8.0672 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2080 



  Startpoint: wbs_adr_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[62]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[30] (in)                                                           2.8165                     1.5852 &  23.5852 r
  wbs_adr_i[30] (net)                                    2   0.2469 
  mprj/wbs_adr_i[30] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.5852 r
  mprj/wbs_adr_i[30] (net) 
  mprj/i_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.2012   2.8310   1.0500   0.4872   0.6370 &  24.2221 r
  mprj/i_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0868   1.0500            0.0597 &  24.2819 r
  mprj/buf_i[62] (net)                                   1   0.0050 
  mprj/i_FF[62]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0868   1.0500   0.0000   0.0000 &  24.2819 r
  data arrival time                                                                                                 24.2819

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.5235 &  32.5094 r
  clock reconvergence pessimism                                                                           0.0000    32.5094
  clock uncertainty                                                                                      -0.1000    32.4094
  library setup time                                                                    1.0000           -0.0424    32.3670
  data required time                                                                                                32.3670
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3670
  data arrival time                                                                                                -24.2819
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0851

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1321 
  total derate : arrival time                                                                            -0.0332 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1653 

  slack (with derating applied) (MET)                                                                     8.0851 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2503 



  Startpoint: la_data_in[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[179]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[51] (in)                                                          3.2764                     1.8353 &  23.8353 r
  la_data_in[51] (net)                                   2   0.2871 
  mprj/la_data_in[51] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.8353 r
  mprj/la_data_in[51] (net) 
  mprj/i_BUF[179]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.2777   3.2948   1.0500   0.5207   0.6991 &  24.5344 r
  mprj/i_BUF[179]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0953   1.0500            0.0383 &  24.5727 r
  mprj/buf_i[179] (net)                                  1   0.0065 
  mprj/i_FF[179]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0290   0.0953   1.0500   0.0117   0.0124 &  24.5851 r
  data arrival time                                                                                                 24.5851

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[179]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8452 &  32.8312 r
  clock reconvergence pessimism                                                                           0.0000    32.8312
  clock uncertainty                                                                                      -0.1000    32.7312
  library setup time                                                                    1.0000           -0.0435    32.6876
  data required time                                                                                                32.6876
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6876
  data arrival time                                                                                                -24.5851
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1025

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1490 
  total derate : arrival time                                                                            -0.0357 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1847 

  slack (with derating applied) (MET)                                                                     8.1025 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2873 



  Startpoint: la_data_in[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[177]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[49] (in)                                                          3.0621                     1.7146 &  23.7146 r
  la_data_in[49] (net)                                   2   0.2678 
  mprj/la_data_in[49] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.7146 r
  mprj/la_data_in[49] (net) 
  mprj/i_BUF[177]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.5589   3.0797   1.0500   0.6376   0.8137 &  24.5282 r
  mprj/i_BUF[177]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1029   1.0500            0.0611 &  24.5893 r
  mprj/buf_i[177] (net)                                  2   0.0145 
  mprj/i_FF[177]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0154   0.1029   1.0500   0.0062   0.0067 &  24.5961 r
  data arrival time                                                                                                 24.5961

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[177]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8612 &  32.8471 r
  clock reconvergence pessimism                                                                           0.0000    32.8471
  clock uncertainty                                                                                      -0.1000    32.7471
  library setup time                                                                    1.0000           -0.0442    32.7029
  data required time                                                                                                32.7029
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7029
  data arrival time                                                                                                -24.5961
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1068

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1498 
  total derate : arrival time                                                                            -0.0420 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1918 

  slack (with derating applied) (MET)                                                                     8.1068 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2986 



  Startpoint: io_in[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[194]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[2] (in)                                                                3.6526                     2.0080 &  24.0080 r
  io_in[2] (net)                                         2   0.3181 
  mprj/io_in[2] (user_proj_example)                                            0.0000   1.0500            0.0000 &  24.0080 r
  mprj/io_in[2] (net) 
  mprj/i_BUF[194]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.6879   1.0500   0.0000   0.2378 &  24.2458 r
  mprj/i_BUF[194]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1231   1.0500            0.0423 &  24.2881 r
  mprj/buf_i[194] (net)                                  2   0.0251 
  mprj/i_FF[194]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1232   1.0500   0.0000   0.0005 &  24.2886 r
  data arrival time                                                                                                 24.2886

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[194]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.5675 &  32.5534 r
  clock reconvergence pessimism                                                                           0.0000    32.5534
  clock uncertainty                                                                                      -0.1000    32.4534
  library setup time                                                                    1.0000           -0.0467    32.4067
  data required time                                                                                                32.4067
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4067
  data arrival time                                                                                                -24.2886
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1181

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1344 
  total derate : arrival time                                                                            -0.0134 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1478 

  slack (with derating applied) (MET)                                                                     8.1181 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2658 



  Startpoint: io_in[35] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[227]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[35] (in)                                                               3.8439                     2.1049 &  24.1049 r
  io_in[35] (net)                                        2   0.3344 
  mprj/io_in[35] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.1049 r
  mprj/io_in[35] (net) 
  mprj/i_BUF[227]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.8845   1.0500   0.0000   0.2609 &  24.3658 r
  mprj/i_BUF[227]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1259   1.0500            0.0325 &  24.3984 r
  mprj/buf_i[227] (net)                                  2   0.0250 
  mprj/i_FF[227]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0190   0.1259   1.0500   0.0077   0.0086 &  24.4070 r
  data arrival time                                                                                                 24.4070

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[227]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6867 &  32.6727 r
  clock reconvergence pessimism                                                                           0.0000    32.6727
  clock uncertainty                                                                                      -0.1000    32.5727
  library setup time                                                                    1.0000           -0.0472    32.5255
  data required time                                                                                                32.5255
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5255
  data arrival time                                                                                                -24.4070
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1185

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1407 
  total derate : arrival time                                                                            -0.0144 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1550 

  slack (with derating applied) (MET)                                                                     8.1185 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2736 



  Startpoint: la_oenb[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[83]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[19] (in)                                                             3.4767                     2.0055 &  24.0055 r
  la_oenb[19] (net)                                      2   0.3077 
  mprj/la_oenb[19] (user_proj_example)                                         0.0000   1.0500            0.0000 &  24.0055 r
  mprj/la_oenb[19] (net) 
  mprj/i_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.7230   3.4836   1.0500   0.3047   0.4251 &  24.4306 r
  mprj/i_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0966   1.0500            0.0271 &  24.4577 r
  mprj/buf_i[83] (net)                                   1   0.0056 
  mprj/i_FF[83]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0966   1.0500   0.0000   0.0001 &  24.4577 r
  data arrival time                                                                                                 24.4577

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.7444 &  32.7303 r
  clock reconvergence pessimism                                                                           0.0000    32.7303
  clock uncertainty                                                                                      -0.1000    32.6303
  library setup time                                                                    1.0000           -0.0435    32.5868
  data required time                                                                                                32.5868
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5868
  data arrival time                                                                                                -24.4577
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1291

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1437 
  total derate : arrival time                                                                            -0.0215 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1652 

  slack (with derating applied) (MET)                                                                     8.1291 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2943 



  Startpoint: wbs_adr_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[56]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[24] (in)                                                           2.6960                     1.5335 &  23.5335 r
  wbs_adr_i[24] (net)                                    2   0.2369 
  mprj/wbs_adr_i[24] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.5335 r
  mprj/wbs_adr_i[24] (net) 
  mprj/i_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.6255   2.7073   1.0500   0.2548   0.3753 &  23.9088 r
  mprj/i_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0837   1.0500            0.0646 &  23.9734 r
  mprj/buf_i[56] (net)                                   1   0.0040 
  mprj/i_FF[56]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0837   1.0500   0.0000   0.0000 &  23.9734 r
  data arrival time                                                                                                 23.9734

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.2715 &  32.2575 r
  clock reconvergence pessimism                                                                           0.0000    32.2575
  clock uncertainty                                                                                      -0.1000    32.1575
  library setup time                                                                    1.0000           -0.0409    32.1166
  data required time                                                                                                32.1166
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1166
  data arrival time                                                                                                -23.9734
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1431

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1188 
  total derate : arrival time                                                                            -0.0210 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1398 

  slack (with derating applied) (MET)                                                                     8.1431 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2829 



  Startpoint: wbs_adr_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[43]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[11] (in)                                                           2.7348                     1.5397 &  23.5397 r
  wbs_adr_i[11] (net)                                    2   0.2385 
  mprj/wbs_adr_i[11] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.5397 r
  mprj/wbs_adr_i[11] (net) 
  mprj/i_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.4777   2.7498   1.0500   0.1927   0.3301 &  23.8698 r
  mprj/i_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0830   1.0500            0.0611 &  23.9308 r
  mprj/buf_i[43] (net)                                   1   0.0031 
  mprj/i_FF[43]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0053   0.0830   1.0500   0.0020   0.0021 &  23.9329 r
  data arrival time                                                                                                 23.9329

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.2328 &  32.2188 r
  clock reconvergence pessimism                                                                           0.0000    32.2188
  clock uncertainty                                                                                      -0.1000    32.1188
  library setup time                                                                    1.0000           -0.0406    32.0782
  data required time                                                                                                32.0782
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0782
  data arrival time                                                                                                -23.9329
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1453

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1168 
  total derate : arrival time                                                                            -0.0187 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1355 

  slack (with derating applied) (MET)                                                                     8.1453 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2808 



  Startpoint: la_data_in[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[162]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[34] (in)                                                          3.0893                     1.7450 &  23.7450 r
  la_data_in[34] (net)                                   2   0.2712 
  mprj/la_data_in[34] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.7450 r
  mprj/la_data_in[34] (net) 
  mprj/i_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.3984   3.1033   1.0500   0.5270   0.6852 &  24.4302 r
  mprj/i_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1010   1.0500            0.0575 &  24.4878 r
  mprj/buf_i[162] (net)                                  2   0.0127 
  mprj/i_FF[162]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0063   0.1010   1.0500   0.0024   0.0027 &  24.4905 r
  data arrival time                                                                                                 24.4905

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.7991 &  32.7850 r
  clock reconvergence pessimism                                                                           0.0000    32.7850
  clock uncertainty                                                                                      -0.1000    32.6850
  library setup time                                                                    1.0000           -0.0439    32.6411
  data required time                                                                                                32.6411
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6411
  data arrival time                                                                                                -24.4905
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1506

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1466 
  total derate : arrival time                                                                            -0.0355 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1821 

  slack (with derating applied) (MET)                                                                     8.1506 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3327 



  Startpoint: wbs_dat_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[24]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[24] (in)                                                           2.8886                     1.6350 &  23.6350 r
  wbs_dat_i[24] (net)                                    2   0.2504 
  mprj/wbs_dat_i[24] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.6350 r
  mprj/wbs_dat_i[24] (net) 
  mprj/i_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.6283   2.9008   1.0500   0.2547   0.3883 &  24.0233 r
  mprj/i_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0887   1.0500            0.0572 &  24.0805 r
  mprj/buf_i[24] (net)                                   1   0.0057 
  mprj/i_FF[24]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0887   1.0500   0.0000   0.0000 &  24.0805 r
  data arrival time                                                                                                 24.0805

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.3977 &  32.3836 r
  clock reconvergence pessimism                                                                           0.0000    32.3836
  clock uncertainty                                                                                      -0.1000    32.2836
  library setup time                                                                    1.0000           -0.0420    32.2417
  data required time                                                                                                32.2417
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2417
  data arrival time                                                                                                -24.0805
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1611

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1255 
  total derate : arrival time                                                                            -0.0212 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1467 

  slack (with derating applied) (MET)                                                                     8.1611 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3078 



  Startpoint: la_oenb[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[65]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[1] (in)                                                              2.8609                     1.6128 &  23.6128 r
  la_oenb[1] (net)                                       2   0.2477 
  mprj/la_oenb[1] (user_proj_example)                                          0.0000   1.0500            0.0000 &  23.6128 r
  mprj/la_oenb[1] (net) 
  mprj/i_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.0992   2.8747   1.0500   0.4431   0.5893 &  24.2021 r
  mprj/i_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0905   1.0500            0.0609 &  24.2630 r
  mprj/buf_i[65] (net)                                   1   0.0073 
  mprj/i_FF[65]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0021   0.0905   1.0500   0.0008   0.0009 &  24.2639 r
  data arrival time                                                                                                 24.2639

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.5997 &  32.5857 r
  clock reconvergence pessimism                                                                           0.0000    32.5857
  clock uncertainty                                                                                      -0.1000    32.4857
  library setup time                                                                    1.0000           -0.0429    32.4428
  data required time                                                                                                32.4428
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4428
  data arrival time                                                                                                -24.2639
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1789

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1361 
  total derate : arrival time                                                                            -0.0310 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1671 

  slack (with derating applied) (MET)                                                                     8.1789 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3460 



  Startpoint: la_data_in[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[180]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[52] (in)                                                          3.2678                     1.8295 &  23.8295 r
  la_data_in[52] (net)                                   2   0.2860 
  mprj/la_data_in[52] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.8295 r
  mprj/la_data_in[52] (net) 
  mprj/i_BUF[180]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1695   3.2868   1.0500   0.4771   0.6562 &  24.4857 r
  mprj/i_BUF[180]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0921   1.0500            0.0352 &  24.5209 r
  mprj/buf_i[180] (net)                                  1   0.0043 
  mprj/i_FF[180]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0067   0.0921   1.0500   0.0026   0.0028 &  24.5237 r
  data arrival time                                                                                                 24.5237

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[180]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8601 &  32.8461 r
  clock reconvergence pessimism                                                                           0.0000    32.8461
  clock uncertainty                                                                                      -0.1000    32.7461
  library setup time                                                                    1.0000           -0.0434    32.7027
  data required time                                                                                                32.7027
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7027
  data arrival time                                                                                                -24.5237
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1790

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1498 
  total derate : arrival time                                                                            -0.0331 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1828 

  slack (with derating applied) (MET)                                                                     8.1790 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3619 



  Startpoint: wbs_adr_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[51]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[19] (in)                                                           3.0351                     1.7020 &  23.7020 r
  wbs_adr_i[19] (net)                                    2   0.2658 
  mprj/wbs_adr_i[19] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.7020 r
  mprj/wbs_adr_i[19] (net) 
  mprj/i_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.1483   3.0515   1.0500   0.0601   0.2059 &  23.9079 r
  mprj/i_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0933   1.0500            0.0522 &  23.9601 r
  mprj/buf_i[51] (net)                                   1   0.0075 
  mprj/i_FF[51]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0933   1.0500   0.0000   0.0001 &  23.9602 r
  data arrival time                                                                                                 23.9602

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.2968 &  32.2828 r
  clock reconvergence pessimism                                                                           0.0000    32.2828
  clock uncertainty                                                                                      -0.1000    32.1828
  library setup time                                                                    1.0000           -0.0417    32.1411
  data required time                                                                                                32.1411
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1411
  data arrival time                                                                                                -23.9602
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1810

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1201 
  total derate : arrival time                                                                            -0.0123 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1324 

  slack (with derating applied) (MET)                                                                     8.1810 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3134 



  Startpoint: la_oenb[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[82]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[18] (in)                                                             2.2743                     1.3150 &  23.3150 r
  la_oenb[18] (net)                                      2   0.1989 
  mprj/la_oenb[18] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.3150 r
  mprj/la_oenb[18] (net) 
  mprj/i_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.0653   2.2795   1.0500   0.8613   0.9730 &  24.2880 r
  mprj/i_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0795   1.0500            0.0885 &  24.3765 r
  mprj/buf_i[82] (net)                                   1   0.0053 
  mprj/i_FF[82]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0795   1.0500   0.0000   0.0001 &  24.3765 r
  data arrival time                                                                                                 24.3765

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.7162 &  32.7021 r
  clock reconvergence pessimism                                                                           0.0000    32.7021
  clock uncertainty                                                                                      -0.1000    32.6021
  library setup time                                                                    1.0000           -0.0424    32.5597
  data required time                                                                                                32.5597
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5597
  data arrival time                                                                                                -24.3765
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1832

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1422 
  total derate : arrival time                                                                            -0.0505 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1928 

  slack (with derating applied) (MET)                                                                     8.1832 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3760 



  Startpoint: wbs_sel_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[231]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[1] (in)                                                            2.7397                     1.5424 &  23.5424 r
  wbs_sel_i[1] (net)                                     2   0.2390 
  mprj/wbs_sel_i[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.5424 r
  mprj/wbs_sel_i[1] (net) 
  mprj/i_BUF[231]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.7547   1.0500   0.0000   0.1319 &  23.6743 r
  mprj/i_BUF[231]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0964   1.0500            0.0754 &  23.7497 r
  mprj/buf_i[231] (net)                                  2   0.0130 
  mprj/i_FF[231]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0146   0.0964   1.0500   0.0059   0.0063 &  23.7560 r
  data arrival time                                                                                                 23.7560

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[231]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.1035 &  32.0894 r
  clock reconvergence pessimism                                                                           0.0000    32.0894
  clock uncertainty                                                                                      -0.1000    31.9894
  library setup time                                                                    1.0000           -0.0400    31.9494
  data required time                                                                                                31.9494
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                31.9494
  data arrival time                                                                                                -23.7560
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1934

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1100 
  total derate : arrival time                                                                            -0.0102 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1201 

  slack (with derating applied) (MET)                                                                     8.1934 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3135 



  Startpoint: la_data_in[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[152]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[24] (in)                                                          3.4734                     1.9994 &  23.9994 r
  la_data_in[24] (net)                                   2   0.3071 
  mprj/la_data_in[24] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.9994 r
  mprj/la_data_in[24] (net) 
  mprj/i_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6645   3.4811   1.0500   0.2864   0.4112 &  24.4106 r
  mprj/i_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1074   1.0500            0.0397 &  24.4503 r
  mprj/buf_i[152] (net)                                  2   0.0134 
  mprj/i_FF[152]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0354   0.1074   1.0500   0.0136   0.0145 &  24.4648 r
  data arrival time                                                                                                 24.4648

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8178 &  32.8037 r
  clock reconvergence pessimism                                                                           0.0000    32.8037
  clock uncertainty                                                                                      -0.1000    32.7037
  library setup time                                                                    1.0000           -0.0449    32.6588
  data required time                                                                                                32.6588
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6588
  data arrival time                                                                                                -24.4648
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1940

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1476 
  total derate : arrival time                                                                            -0.0222 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1697 

  slack (with derating applied) (MET)                                                                     8.1940 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3637 



  Startpoint: la_data_in[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[155]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[27] (in)                                                          3.4431                     1.9712 &  23.9712 r
  la_data_in[27] (net)                                   2   0.3039 
  mprj/la_data_in[27] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.9712 r
  mprj/la_data_in[27] (net) 
  mprj/i_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7784   3.4525   1.0500   0.3306   0.4662 &  24.4375 r
  mprj/i_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1136   1.0500            0.0477 &  24.4852 r
  mprj/buf_i[155] (net)                                  2   0.0194 
  mprj/i_FF[155]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0215   0.1136   1.0500   0.0087   0.0095 &  24.4947 r
  data arrival time                                                                                                 24.4947

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8561 &  32.8421 r
  clock reconvergence pessimism                                                                           0.0000    32.8421
  clock uncertainty                                                                                      -0.1000    32.7421
  library setup time                                                                    1.0000           -0.0459    32.6961
  data required time                                                                                                32.6961
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6961
  data arrival time                                                                                                -24.4947
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2015

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1496 
  total derate : arrival time                                                                            -0.0249 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1745 

  slack (with derating applied) (MET)                                                                     8.2015 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3760 



  Startpoint: io_in[23] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[215]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[23] (in)                                                               2.9074                     1.6563 &  23.6563 r
  io_in[23] (net)                                        2   0.2525 
  mprj/io_in[23] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.6563 r
  mprj/io_in[23] (net) 
  mprj/i_BUF[215]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.0219   2.9169   1.0500   0.4001   0.5316 &  24.1879 r
  mprj/i_BUF[215]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1200   1.0500            0.0877 &  24.2756 r
  mprj/buf_i[215] (net)                                  2   0.0325 
  mprj/i_FF[215]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0200   0.1200   1.0500   0.0079   0.0091 &  24.2847 r
  data arrival time                                                                                                 24.2847

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[215]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6650 &  32.6509 r
  clock reconvergence pessimism                                                                           0.0000    32.6509
  clock uncertainty                                                                                      -0.1000    32.5509
  library setup time                                                                    1.0000           -0.0463    32.5046
  data required time                                                                                                32.5046
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5046
  data arrival time                                                                                                -24.2847
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2199

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1395 
  total derate : arrival time                                                                            -0.0299 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1694 

  slack (with derating applied) (MET)                                                                     8.2199 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3893 



  Startpoint: io_in[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[195]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[3] (in)                                                                3.4784                     1.9206 &  23.9206 r
  io_in[3] (net)                                         2   0.3032 
  mprj/io_in[3] (user_proj_example)                                            0.0000   1.0500            0.0000 &  23.9206 r
  mprj/io_in[3] (net) 
  mprj/i_BUF[195]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.5085   1.0500   0.0000   0.2140 &  24.1346 r
  mprj/i_BUF[195]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1184   1.0500            0.0490 &  24.1836 r
  mprj/buf_i[195] (net)                                  2   0.0231 
  mprj/i_FF[195]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1184   1.0500   0.0000   0.0005 &  24.1841 r
  data arrival time                                                                                                 24.1841

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[195]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.5664 &  32.5523 r
  clock reconvergence pessimism                                                                           0.0000    32.5523
  clock uncertainty                                                                                      -0.1000    32.4523
  library setup time                                                                    1.0000           -0.0459    32.4064
  data required time                                                                                                32.4064
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4064
  data arrival time                                                                                                -24.1841
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2223

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1343 
  total derate : arrival time                                                                            -0.0125 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1469 

  slack (with derating applied) (MET)                                                                     8.2223 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3692 



  Startpoint: la_data_in[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[176]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[48] (in)                                                          2.9488                     1.6565 &  23.6565 r
  la_data_in[48] (net)                                   2   0.2583 
  mprj/la_data_in[48] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.6565 r
  mprj/la_data_in[48] (net) 
  mprj/i_BUF[176]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.4324   2.9643   1.0500   0.5850   0.7474 &  24.4039 r
  mprj/i_BUF[176]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0978   1.0500            0.0631 &  24.4670 r
  mprj/buf_i[176] (net)                                  2   0.0118 
  mprj/i_FF[176]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0235   0.0978   1.0500   0.0094   0.0101 &  24.4771 r
  data arrival time                                                                                                 24.4771

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[176]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8601 &  32.8460 r
  clock reconvergence pessimism                                                                           0.0000    32.8460
  clock uncertainty                                                                                      -0.1000    32.7460
  library setup time                                                                    1.0000           -0.0437    32.7024
  data required time                                                                                                32.7024
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7024
  data arrival time                                                                                                -24.4771
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2253

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1498 
  total derate : arrival time                                                                            -0.0391 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1889 

  slack (with derating applied) (MET)                                                                     8.2253 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4141 



  Startpoint: io_in[34] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[226]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[34] (in)                                                               3.6836                     2.0254 &  24.0254 r
  io_in[34] (net)                                        2   0.3207 
  mprj/io_in[34] (user_proj_example)                                           0.0000   1.0500            0.0000 &  24.0254 r
  mprj/io_in[34] (net) 
  mprj/i_BUF[226]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.7194   1.0500   0.0000   0.2374 &  24.2628 r
  mprj/i_BUF[226]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1202   1.0500            0.0373 &  24.3001 r
  mprj/buf_i[226] (net)                                  2   0.0219 
  mprj/i_FF[226]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1202   1.0500   0.0000   0.0005 &  24.3005 r
  data arrival time                                                                                                 24.3005

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[226]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6886 &  32.6745 r
  clock reconvergence pessimism                                                                           0.0000    32.6745
  clock uncertainty                                                                                      -0.1000    32.5745
  library setup time                                                                    1.0000           -0.0463    32.5282
  data required time                                                                                                32.5282
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5282
  data arrival time                                                                                                -24.3005
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2277

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1408 
  total derate : arrival time                                                                            -0.0131 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1539 

  slack (with derating applied) (MET)                                                                     8.2277 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3816 



  Startpoint: la_data_in[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[182]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[54] (in)                                                          3.5156                     1.9628 &  23.9628 r
  la_data_in[54] (net)                                   2   0.3076 
  mprj/la_data_in[54] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.9628 r
  mprj/la_data_in[54] (net) 
  mprj/i_BUF[182]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6551   3.5375   1.0500   0.2646   0.4514 &  24.4141 r
  mprj/i_BUF[182]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1100   1.0500            0.0387 &  24.4529 r
  mprj/buf_i[182] (net)                                  2   0.0149 
  mprj/i_FF[182]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0364   0.1100   1.0500   0.0147   0.0157 &  24.4685 r
  data arrival time                                                                                                 24.4685

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[182]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8606 &  32.8466 r
  clock reconvergence pessimism                                                                           0.0000    32.8466
  clock uncertainty                                                                                      -0.1000    32.7466
  library setup time                                                                    1.0000           -0.0454    32.7012
  data required time                                                                                                32.7012
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7012
  data arrival time                                                                                                -24.4685
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2327

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1498 
  total derate : arrival time                                                                            -0.0241 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1739 

  slack (with derating applied) (MET)                                                                     8.2327 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4066 



  Startpoint: la_data_in[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[175]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[47] (in)                                                          2.9338                     1.6533 &  23.6533 r
  la_data_in[47] (net)                                   2   0.2562 
  mprj/la_data_in[47] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.6533 r
  mprj/la_data_in[47] (net) 
  mprj/i_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.3568   2.9489   1.0500   0.5527   0.7115 &  24.3648 r
  mprj/i_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1091   1.0500            0.0753 &  24.4401 r
  mprj/buf_i[175] (net)                                  2   0.0219 
  mprj/i_FF[175]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0423   0.1091   1.0500   0.0171   0.0183 &  24.4584 r
  data arrival time                                                                                                 24.4584

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8616 &  32.8476 r
  clock reconvergence pessimism                                                                           0.0000    32.8476
  clock uncertainty                                                                                      -0.1000    32.7476
  library setup time                                                                    1.0000           -0.0452    32.7023
  data required time                                                                                                32.7023
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7023
  data arrival time                                                                                                -24.4584
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2439

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1499 
  total derate : arrival time                                                                            -0.0383 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1882 

  slack (with derating applied) (MET)                                                                     8.2439 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4322 



  Startpoint: wbs_dat_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[28]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[28] (in)                                                           2.9412                     1.6578 &  23.6578 r
  wbs_dat_i[28] (net)                                    2   0.2569 
  mprj/wbs_dat_i[28] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.6578 r
  mprj/wbs_dat_i[28] (net) 
  mprj/i_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.7446   2.9561   1.0500   0.3039   0.4493 &  24.1071 r
  mprj/i_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0869   1.0500            0.0516 &  24.1587 r
  mprj/buf_i[28] (net)                                   1   0.0039 
  mprj/i_FF[28]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0869   1.0500   0.0000   0.0000 &  24.1587 r
  data arrival time                                                                                                 24.1587

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.5637 &  32.5497 r
  clock reconvergence pessimism                                                                           0.0000    32.5497
  clock uncertainty                                                                                      -0.1000    32.4497
  library setup time                                                                    1.0000           -0.0426    32.4071
  data required time                                                                                                32.4071
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4071
  data arrival time                                                                                                -24.1587
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2484

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1342 
  total derate : arrival time                                                                            -0.0239 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1580 

  slack (with derating applied) (MET)                                                                     8.2484 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4064 



  Startpoint: io_in[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[196]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[4] (in)                                                                3.4215                     1.8939 &  23.8939 r
  io_in[4] (net)                                         2   0.2984 
  mprj/io_in[4] (user_proj_example)                                            0.0000   1.0500            0.0000 &  23.8939 r
  mprj/io_in[4] (net) 
  mprj/i_BUF[196]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.4496   1.0500   0.0000   0.2020 &  24.0959 r
  mprj/i_BUF[196]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1176   1.0500            0.0519 &  24.1478 r
  mprj/buf_i[196] (net)                                  2   0.0231 
  mprj/i_FF[196]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1176   1.0500   0.0000   0.0005 &  24.1483 r
  data arrival time                                                                                                 24.1483

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[196]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.5651 &  32.5511 r
  clock reconvergence pessimism                                                                           0.0000    32.5511
  clock uncertainty                                                                                      -0.1000    32.4511
  library setup time                                                                    1.0000           -0.0458    32.4053
  data required time                                                                                                32.4053
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4053
  data arrival time                                                                                                -24.1483
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2570

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1343 
  total derate : arrival time                                                                            -0.0121 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1464 

  slack (with derating applied) (MET)                                                                     8.2570 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4033 



  Startpoint: la_data_in[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[178]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[50] (in)                                                          3.2029                     1.7934 &  23.7934 r
  la_data_in[50] (net)                                   2   0.2802 
  mprj/la_data_in[50] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.7934 r
  mprj/la_data_in[50] (net) 
  mprj/i_BUF[178]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.9932   3.2213   1.0500   0.4055   0.5767 &  24.3701 r
  mprj/i_BUF[178]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1020   1.0500            0.0508 &  24.4209 r
  mprj/buf_i[178] (net)                                  2   0.0122 
  mprj/i_FF[178]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0228   0.1020   1.0500   0.0093   0.0099 &  24.4308 r
  data arrival time                                                                                                 24.4308

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[178]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8462 &  32.8322 r
  clock reconvergence pessimism                                                                           0.0000    32.8322
  clock uncertainty                                                                                      -0.1000    32.7322
  library setup time                                                                    1.0000           -0.0441    32.6881
  data required time                                                                                                32.6881
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6881
  data arrival time                                                                                                -24.4308
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2572

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1491 
  total derate : arrival time                                                                            -0.0304 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1794 

  slack (with derating applied) (MET)                                                                     8.2572 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4366 



  Startpoint: la_data_in[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[190]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[62] (in)                                                          2.9758                     1.6694 &  23.6694 r
  la_data_in[62] (net)                                   2   0.2606 
  mprj/la_data_in[62] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.6694 r
  mprj/la_data_in[62] (net) 
  mprj/i_BUF[190]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8131   2.9921   1.0500   0.3308   0.4910 &  24.1604 r
  mprj/i_BUF[190]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1474   1.0500            0.1055 &  24.2660 r
  mprj/buf_i[190] (net)                                  2   0.0536 
  mprj/i_FF[190]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0258   0.1477   1.0500   0.0104   0.0149 &  24.2808 r
  data arrival time                                                                                                 24.2808

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[190]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.7160 &  32.7019 r
  clock reconvergence pessimism                                                                           0.0000    32.7019
  clock uncertainty                                                                                      -0.1000    32.6019
  library setup time                                                                    1.0000           -0.0511    32.5508
  data required time                                                                                                32.5508
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5508
  data arrival time                                                                                                -24.2808
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2700

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1422 
  total derate : arrival time                                                                            -0.0291 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1713 

  slack (with derating applied) (MET)                                                                     8.2700 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4413 



  Startpoint: wbs_dat_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[5]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[5] (in)                                                            2.7552                     1.5493 &  23.5493 r
  wbs_dat_i[5] (net)                                     2   0.2403 
  mprj/wbs_dat_i[5] (user_proj_example)                                        0.0000   1.0500            0.0000 &  23.5493 r
  mprj/wbs_dat_i[5] (net) 
  mprj/i_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.1037   2.7707   1.0500   0.0414   0.1754 &  23.7247 r
  mprj/i_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0876   1.0500            0.0646 &  23.7893 r
  mprj/buf_i[5] (net)                                    1   0.0062 
  mprj/i_FF[5]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0096   0.0876   1.0500   0.0038   0.0040 &  23.7934 r
  data arrival time                                                                                                 23.7934

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.1425   0.9500   0.0000   0.2343 &  32.2203 r
  clock reconvergence pessimism                                                                           0.0000    32.2203
  clock uncertainty                                                                                      -0.1000    32.1203
  library setup time                                                                    1.0000           -0.0408    32.0794
  data required time                                                                                                32.0794
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.0794
  data arrival time                                                                                                -23.7934
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2861

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1169 
  total derate : arrival time                                                                            -0.0116 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1285 

  slack (with derating applied) (MET)                                                                     8.2861 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4145 



  Startpoint: la_data_in[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[186]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[58] (in)                                                          3.0557                     1.7142 &  23.7142 r
  la_data_in[58] (net)                                   2   0.2677 
  mprj/la_data_in[58] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.7142 r
  mprj/la_data_in[58] (net) 
  mprj/i_BUF[186]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.9889   3.0723   1.0500   0.3998   0.5658 &  24.2800 r
  mprj/i_BUF[186]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1112   1.0500            0.0695 &  24.3495 r
  mprj/buf_i[186] (net)                                  2   0.0223 
  mprj/i_FF[186]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0175   0.1112   1.0500   0.0071   0.0080 &  24.3575 r
  data arrival time                                                                                                 24.3575

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[186]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8114 &  32.7973 r
  clock reconvergence pessimism                                                                           0.0000    32.7973
  clock uncertainty                                                                                      -0.1000    32.6973
  library setup time                                                                    1.0000           -0.0455    32.6518
  data required time                                                                                                32.6518
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6518
  data arrival time                                                                                                -24.3575
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2942

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1472 
  total derate : arrival time                                                                            -0.0306 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1779 

  slack (with derating applied) (MET)                                                                     8.2942 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4721 



  Startpoint: wbs_dat_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[25]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[25] (in)                                                           2.7564                     1.5596 &  23.5596 r
  wbs_dat_i[25] (net)                                    2   0.2408 
  mprj/wbs_dat_i[25] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.5596 r
  mprj/wbs_dat_i[25] (net) 
  mprj/i_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.6133   2.7690   1.0500   0.2469   0.3744 &  23.9341 r
  mprj/i_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0858   1.0500            0.0628 &  23.9968 r
  mprj/buf_i[25] (net)                                   1   0.0049 
  mprj/i_FF[25]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0858   1.0500   0.0000   0.0000 &  23.9969 r
  data arrival time                                                                                                 23.9969

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.4480 &  32.4340 r
  clock reconvergence pessimism                                                                           0.0000    32.4340
  clock uncertainty                                                                                      -0.1000    32.3340
  library setup time                                                                    1.0000           -0.0420    32.2919
  data required time                                                                                                32.2919
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2919
  data arrival time                                                                                                -23.9969
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2951

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1281 
  total derate : arrival time                                                                            -0.0208 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1489 

  slack (with derating applied) (MET)                                                                     8.2951 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4440 



  Startpoint: wbs_adr_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[59]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[27] (in)                                                           2.6823                     1.5209 &  23.5209 r
  wbs_adr_i[27] (net)                                    2   0.2354 
  mprj/wbs_adr_i[27] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.5209 r
  mprj/wbs_adr_i[27] (net) 
  mprj/i_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.8987   2.6950   1.0500   0.3578   0.4855 &  24.0064 r
  mprj/i_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0898   1.0500            0.0721 &  24.0785 r
  mprj/buf_i[59] (net)                                   1   0.0087 
  mprj/i_FF[59]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0898   1.0500   0.0000   0.0001 &  24.0786 r
  data arrival time                                                                                                 24.0786

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.5394 &  32.5254 r
  clock reconvergence pessimism                                                                           0.0000    32.5254
  clock uncertainty                                                                                      -0.1000    32.4254
  library setup time                                                                    1.0000           -0.0426    32.3827
  data required time                                                                                                32.3827
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3827
  data arrival time                                                                                                -24.0786
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3041

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1329 
  total derate : arrival time                                                                            -0.0266 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1595 

  slack (with derating applied) (MET)                                                                     8.3041 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4636 



  Startpoint: la_data_in[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[153]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[25] (in)                                                          3.3352                     1.9159 &  23.9159 r
  la_data_in[25] (net)                                   2   0.2946 
  mprj/la_data_in[25] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.9159 r
  mprj/la_data_in[25] (net) 
  mprj/i_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6204   3.3431   1.0500   0.2611   0.3824 &  24.2983 r
  mprj/i_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1098   1.0500            0.0510 &  24.3493 r
  mprj/buf_i[153] (net)                                  2   0.0173 
  mprj/i_FF[153]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0173   0.1098   1.0500   0.0067   0.0073 &  24.3566 r
  data arrival time                                                                                                 24.3566

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8284 &  32.8144 r
  clock reconvergence pessimism                                                                           0.0000    32.8144
  clock uncertainty                                                                                      -0.1000    32.7144
  library setup time                                                                    1.0000           -0.0453    32.6690
  data required time                                                                                                32.6690
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6690
  data arrival time                                                                                                -24.3566
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3124

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1481 
  total derate : arrival time                                                                            -0.0210 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1691 

  slack (with derating applied) (MET)                                                                     8.3124 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4816 



  Startpoint: la_data_in[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[173]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[45] (in)                                                          2.9075                     1.6346 &  23.6346 r
  la_data_in[45] (net)                                   2   0.2516 
  mprj/la_data_in[45] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.6346 r
  mprj/la_data_in[45] (net) 
  mprj/i_BUF[173]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.2428   2.9226   1.0500   0.5042   0.6587 &  24.2933 r
  mprj/i_BUF[173]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1043   1.0500            0.0724 &  24.3657 r
  mprj/buf_i[173] (net)                                  2   0.0179 
  mprj/i_FF[173]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0048   0.1044   1.0500   0.0019   0.0023 &  24.3680 r
  data arrival time                                                                                                 24.3680

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[173]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8594 &  32.8454 r
  clock reconvergence pessimism                                                                           0.0000    32.8454
  clock uncertainty                                                                                      -0.1000    32.7454
  library setup time                                                                    1.0000           -0.0445    32.7009
  data required time                                                                                                32.7009
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7009
  data arrival time                                                                                                -24.3680
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3329

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1498 
  total derate : arrival time                                                                            -0.0349 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1847 

  slack (with derating applied) (MET)                                                                     8.3329 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5176 



  Startpoint: la_data_in[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[167]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[39] (in)                                                          2.7481                     1.5537 &  23.5537 r
  la_data_in[39] (net)                                   2   0.2400 
  mprj/la_data_in[39] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.5537 r
  mprj/la_data_in[39] (net) 
  mprj/i_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.3626   2.7610   1.0500   0.5444   0.6855 &  24.2392 r
  mprj/i_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0889   1.0500            0.0668 &  24.3060 r
  mprj/buf_i[167] (net)                                  1   0.0073 
  mprj/i_FF[167]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0149   0.0889   1.0500   0.0060   0.0064 &  24.3124 r
  data arrival time                                                                                                 24.3124

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8114 &  32.7974 r
  clock reconvergence pessimism                                                                           0.0000    32.7974
  clock uncertainty                                                                                      -0.1000    32.6974
  library setup time                                                                    1.0000           -0.0432    32.6542
  data required time                                                                                                32.6542
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6542
  data arrival time                                                                                                -24.3124
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3418

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1472 
  total derate : arrival time                                                                            -0.0361 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1834 

  slack (with derating applied) (MET)                                                                     8.3418 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5252 



  Startpoint: wbs_adr_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[58]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[26] (in)                                                           2.6480                     1.5033 &  23.5033 r
  wbs_adr_i[26] (net)                                    2   0.2325 
  mprj/wbs_adr_i[26] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.5033 r
  mprj/wbs_adr_i[26] (net) 
  mprj/i_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.6984   2.6600   1.0500   0.2845   0.4063 &  23.9096 r
  mprj/i_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0842   1.0500            0.0683 &  23.9779 r
  mprj/buf_i[58] (net)                                   1   0.0049 
  mprj/i_FF[58]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0842   1.0500   0.0000   0.0000 &  23.9779 r
  data arrival time                                                                                                 23.9779

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.4768 &  32.4627 r
  clock reconvergence pessimism                                                                           0.0000    32.4627
  clock uncertainty                                                                                      -0.1000    32.3627
  library setup time                                                                    1.0000           -0.0421    32.3207
  data required time                                                                                                32.3207
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3207
  data arrival time                                                                                                -23.9779
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3428

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1296 
  total derate : arrival time                                                                            -0.0226 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1522 

  slack (with derating applied) (MET)                                                                     8.3428 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4950 



  Startpoint: la_data_in[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[151]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[23] (in)                                                          3.3332                     1.9220 &  23.9220 r
  la_data_in[23] (net)                                   2   0.2948 
  mprj/la_data_in[23] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.9220 r
  mprj/la_data_in[23] (net) 
  mprj/i_BUF[151]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.5465   3.3399   1.0500   0.2311   0.3449 &  24.2669 r
  mprj/i_BUF[151]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0942   1.0500            0.0340 &  24.3009 r
  mprj/buf_i[151] (net)                                  1   0.0053 
  mprj/i_FF[151]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0035   0.0942   1.0500   0.0013   0.0015 &  24.3024 r
  data arrival time                                                                                                 24.3024

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[151]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8079 &  32.7939 r
  clock reconvergence pessimism                                                                           0.0000    32.7939
  clock uncertainty                                                                                      -0.1000    32.6939
  library setup time                                                                    1.0000           -0.0433    32.6506
  data required time                                                                                                32.6506
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6506
  data arrival time                                                                                                -24.3024
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3482

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1470 
  total derate : arrival time                                                                            -0.0181 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1652 

  slack (with derating applied) (MET)                                                                     8.3482 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5134 



  Startpoint: la_data_in[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[138]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[10] (in)                                                          2.8172                     1.6359 &  23.6359 r
  la_data_in[10] (net)                                   2   0.2475 
  mprj/la_data_in[10] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.6359 r
  mprj/la_data_in[10] (net) 
  mprj/i_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7444   2.8223   1.0500   0.3045   0.4030 &  24.0389 r
  mprj/i_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0876   1.0500            0.0612 &  24.1002 r
  mprj/buf_i[138] (net)                                  1   0.0057 
  mprj/i_FF[138]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0876   1.0500   0.0000   0.0001 &  24.1002 r
  data arrival time                                                                                                 24.1002

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6143 &  32.6002 r
  clock reconvergence pessimism                                                                           0.0000    32.6002
  clock uncertainty                                                                                      -0.1000    32.5002
  library setup time                                                                    1.0000           -0.0428    32.4575
  data required time                                                                                                32.4575
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4575
  data arrival time                                                                                                -24.1002
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3572

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1369 
  total derate : arrival time                                                                            -0.0221 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1590 

  slack (with derating applied) (MET)                                                                     8.3572 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5162 



  Startpoint: la_oenb[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[123]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[59] (in)                                                             2.9416                     1.6548 &  23.6548 r
  la_oenb[59] (net)                                      2   0.2545 
  mprj/la_oenb[59] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.6548 r
  mprj/la_oenb[59] (net) 
  mprj/i_BUF[123]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.9331   2.9577   1.0500   0.3775   0.5324 &  24.1872 r
  mprj/i_BUF[123]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1158   1.0500            0.0812 &  24.2684 r
  mprj/buf_i[123] (net)                                  2   0.0282 
  mprj/i_FF[123]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0320   0.1159   1.0500   0.0128   0.0143 &  24.2827 r
  data arrival time                                                                                                 24.2827

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[123]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8118 &  32.7978 r
  clock reconvergence pessimism                                                                           0.0000    32.7978
  clock uncertainty                                                                                      -0.1000    32.6978
  library setup time                                                                    1.0000           -0.0461    32.6517
  data required time                                                                                                32.6517
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6517
  data arrival time                                                                                                -24.2827
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3690

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1472 
  total derate : arrival time                                                                            -0.0299 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1771 

  slack (with derating applied) (MET)                                                                     8.3690 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5461 



  Startpoint: wbs_adr_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[57]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[25] (in)                                                           2.5806                     1.4663 &  23.4663 r
  wbs_adr_i[25] (net)                                    2   0.2266 
  mprj/wbs_adr_i[25] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.4663 r
  mprj/wbs_adr_i[25] (net) 
  mprj/i_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.6370   2.5919   1.0500   0.2599   0.3766 &  23.8428 r
  mprj/i_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0840   1.0500            0.0726 &  23.9155 r
  mprj/buf_i[57] (net)                                   1   0.0054 
  mprj/i_FF[57]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0840   1.0500   0.0000   0.0001 &  23.9156 r
  data arrival time                                                                                                 23.9156

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.4456 &  32.4315 r
  clock reconvergence pessimism                                                                           0.0000    32.4315
  clock uncertainty                                                                                      -0.1000    32.3315
  library setup time                                                                    1.0000           -0.0419    32.2896
  data required time                                                                                                32.2896
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2896
  data arrival time                                                                                                -23.9156
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3740

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1280 
  total derate : arrival time                                                                            -0.0214 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1494 

  slack (with derating applied) (MET)                                                                     8.3740 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5234 



  Startpoint: io_in[13] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[205]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[13] (in)                                                               2.8064                     1.6296 &  23.6296 r
  io_in[13] (net)                                        2   0.2466 
  mprj/io_in[13] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.6296 r
  mprj/io_in[13] (net) 
  mprj/i_BUF[205]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.5409   2.8127   1.0500   0.2092   0.3056 &  23.9352 r
  mprj/i_BUF[205]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1222   1.0500            0.0963 &  24.0315 r
  mprj/buf_i[205] (net)                                  2   0.0360 
  mprj/i_FF[205]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0168   0.1222   1.0500   0.0067   0.0080 &  24.0395 r
  data arrival time                                                                                                 24.0395

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[205]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.5821 &  32.5680 r
  clock reconvergence pessimism                                                                           0.0000    32.5680
  clock uncertainty                                                                                      -0.1000    32.4680
  library setup time                                                                    1.0000           -0.0464    32.4216
  data required time                                                                                                32.4216
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4216
  data arrival time                                                                                                -24.0395
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3821

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1352 
  total derate : arrival time                                                                            -0.0195 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1547 

  slack (with derating applied) (MET)                                                                     8.3821 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5368 



  Startpoint: io_in[14] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[206]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[14] (in)                                                               2.6603                     1.5394 &  23.5394 r
  io_in[14] (net)                                        2   0.2331 
  mprj/io_in[14] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.5394 r
  mprj/io_in[14] (net) 
  mprj/i_BUF[206]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7171   2.6670   1.0500   0.2770   0.3790 &  23.9184 r
  mprj/i_BUF[206]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1113   1.0500            0.0951 &  24.0134 r
  mprj/buf_i[206] (net)                                  2   0.0278 
  mprj/i_FF[206]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1113   1.0500   0.0000   0.0007 &  24.0141 r
  data arrival time                                                                                                 24.0141

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[206]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.5935 &  32.5794 r
  clock reconvergence pessimism                                                                           0.0000    32.5794
  clock uncertainty                                                                                      -0.1000    32.4794
  library setup time                                                                    1.0000           -0.0449    32.4345
  data required time                                                                                                32.4345
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4345
  data arrival time                                                                                                -24.0141
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4204

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1358 
  total derate : arrival time                                                                            -0.0226 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1584 

  slack (with derating applied) (MET)                                                                     8.4204 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5788 



  Startpoint: la_data_in[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[172]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[44] (in)                                                          2.7569                     1.5595 &  23.5595 r
  la_data_in[44] (net)                                   2   0.2408 
  mprj/la_data_in[44] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.5595 r
  mprj/la_data_in[44] (net) 
  mprj/i_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.2183   2.7698   1.0500   0.4951   0.6342 &  24.1936 r
  mprj/i_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0953   1.0500            0.0732 &  24.2668 r
  mprj/buf_i[172] (net)                                  2   0.0120 
  mprj/i_FF[172]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0062   0.0953   1.0500   0.0024   0.0026 &  24.2695 r
  data arrival time                                                                                                 24.2695

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8513 &  32.8373 r
  clock reconvergence pessimism                                                                           0.0000    32.8373
  clock uncertainty                                                                                      -0.1000    32.7373
  library setup time                                                                    1.0000           -0.0435    32.6937
  data required time                                                                                                32.6937
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6937
  data arrival time                                                                                                -24.2695
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4242

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1493 
  total derate : arrival time                                                                            -0.0338 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1831 

  slack (with derating applied) (MET)                                                                     8.4242 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6074 



  Startpoint: io_in[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[198]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[6] (in)                                                                3.1156                     1.7462 &  23.7462 r
  io_in[6] (net)                                         2   0.2727 
  mprj/io_in[6] (user_proj_example)                                            0.0000   1.0500            0.0000 &  23.7462 r
  mprj/io_in[6] (net) 
  mprj/i_BUF[198]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0080   3.1330   1.0500   0.0030   0.1602 &  23.9065 r
  mprj/i_BUF[198]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1145   1.0500            0.0689 &  23.9754 r
  mprj/buf_i[198] (net)                                  2   0.0245 
  mprj/i_FF[198]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1145   1.0500   0.0000   0.0006 &  23.9759 r
  data arrival time                                                                                                 23.9759

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[198]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.5638 &  32.5497 r
  clock reconvergence pessimism                                                                           0.0000    32.5497
  clock uncertainty                                                                                      -0.1000    32.4497
  library setup time                                                                    1.0000           -0.0453    32.4044
  data required time                                                                                                32.4044
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4044
  data arrival time                                                                                                -23.9759
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4285

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1342 
  total derate : arrival time                                                                            -0.0109 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1451 

  slack (with derating applied) (MET)                                                                     8.4285 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5736 



  Startpoint: io_in[29] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[221]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[29] (in)                                                               3.1074                     1.7379 &  23.7379 r
  io_in[29] (net)                                        2   0.2717 
  mprj/io_in[29] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.7379 r
  mprj/io_in[29] (net) 
  mprj/i_BUF[221]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3171   3.1250   1.0500   0.1289   0.2846 &  24.0225 r
  mprj/i_BUF[221]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1123   1.0500            0.0673 &  24.0897 r
  mprj/buf_i[221] (net)                                  2   0.0226 
  mprj/i_FF[221]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1123   1.0500   0.0000   0.0005 &  24.0902 r
  data arrival time                                                                                                 24.0902

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[221]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6812 &  32.6671 r
  clock reconvergence pessimism                                                                           0.0000    32.6671
  clock uncertainty                                                                                      -0.1000    32.5671
  library setup time                                                                    1.0000           -0.0451    32.5221
  data required time                                                                                                32.5221
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5221
  data arrival time                                                                                                -24.0902
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4319

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1404 
  total derate : arrival time                                                                            -0.0168 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1572 

  slack (with derating applied) (MET)                                                                     8.4319 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5890 



  Startpoint: la_oenb[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[103]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[39] (in)                                                             2.9264                     1.6592 &  23.6592 r
  la_oenb[39] (net)                                      2   0.2561 
  mprj/la_oenb[39] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.6592 r
  mprj/la_oenb[39] (net) 
  mprj/i_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8760   2.9393   1.0500   0.3410   0.4820 &  24.1412 r
  mprj/i_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0988   1.0500            0.0658 &  24.2070 r
  mprj/buf_i[103] (net)                                  2   0.0128 
  mprj/i_FF[103]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0185   0.0988   1.0500   0.0075   0.0080 &  24.2151 r
  data arrival time                                                                                                 24.2151

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8126 &  32.7985 r
  clock reconvergence pessimism                                                                           0.0000    32.7985
  clock uncertainty                                                                                      -0.1000    32.6985
  library setup time                                                                    1.0000           -0.0437    32.6548
  data required time                                                                                                32.6548
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6548
  data arrival time                                                                                                -24.2151
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4397

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1473 
  total derate : arrival time                                                                            -0.0265 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1738 

  slack (with derating applied) (MET)                                                                     8.4397 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6135 



  Startpoint: wbs_dat_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[27]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[27] (in)                                                           2.6506                     1.5026 &  23.5026 r
  wbs_dat_i[27] (net)                                    2   0.2326 
  mprj/wbs_dat_i[27] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.5026 r
  mprj/wbs_dat_i[27] (net) 
  mprj/i_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.6102   2.6631   1.0500   0.2467   0.3682 &  23.8707 r
  mprj/i_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0963   1.0500            0.0813 &  23.9520 r
  mprj/buf_i[27] (net)                                   2   0.0139 
  mprj/i_FF[27]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0963   1.0500   0.0000   0.0002 &  23.9522 r
  data arrival time                                                                                                 23.9522

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.5511 &  32.5371 r
  clock reconvergence pessimism                                                                           0.0000    32.5371
  clock uncertainty                                                                                      -0.1000    32.4370
  library setup time                                                                    1.0000           -0.0431    32.3940
  data required time                                                                                                32.3940
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3940
  data arrival time                                                                                                -23.9522
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4418

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1335 
  total derate : arrival time                                                                            -0.0214 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1549 

  slack (with derating applied) (MET)                                                                     8.4418 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5967 



  Startpoint: la_oenb[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[69]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[5] (in)                                                              2.7186                     1.5460 &  23.5460 r
  la_oenb[5] (net)                                       2   0.2380 
  mprj/la_oenb[5] (user_proj_example)                                          0.0000   1.0500            0.0000 &  23.5460 r
  mprj/la_oenb[5] (net) 
  mprj/i_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.6583   2.7290   1.0500   0.2639   0.3860 &  23.9319 r
  mprj/i_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0870   1.0500            0.0668 &  23.9988 r
  mprj/buf_i[69] (net)                                   1   0.0063 
  mprj/i_FF[69]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0870   1.0500   0.0000   0.0001 &  23.9988 r
  data arrival time                                                                                                 23.9988

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.6011 &  32.5871 r
  clock reconvergence pessimism                                                                           0.0000    32.5871
  clock uncertainty                                                                                      -0.1000    32.4871
  library setup time                                                                    1.0000           -0.0427    32.4444
  data required time                                                                                                32.4444
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4444
  data arrival time                                                                                                -23.9988
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4456

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1362 
  total derate : arrival time                                                                            -0.0216 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1577 

  slack (with derating applied) (MET)                                                                     8.4456 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6033 



  Startpoint: la_data_in[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[170]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[42] (in)                                                          2.7184                     1.5357 &  23.5357 r
  la_data_in[42] (net)                                   2   0.2375 
  mprj/la_data_in[42] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.5357 r
  mprj/la_data_in[42] (net) 
  mprj/i_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1624   2.7309   1.0500   0.4716   0.6094 &  24.1451 r
  mprj/i_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0953   1.0500            0.0757 &  24.2209 r
  mprj/buf_i[170] (net)                                  2   0.0124 
  mprj/i_FF[170]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0051   0.0953   1.0500   0.0019   0.0022 &  24.2230 r
  data arrival time                                                                                                 24.2230

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8289 &  32.8148 r
  clock reconvergence pessimism                                                                           0.0000    32.8148
  clock uncertainty                                                                                      -0.1000    32.7148
  library setup time                                                                    1.0000           -0.0435    32.6713
  data required time                                                                                                32.6713
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6713
  data arrival time                                                                                                -24.2230
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4483

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1481 
  total derate : arrival time                                                                            -0.0327 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1809 

  slack (with derating applied) (MET)                                                                     8.4482 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6291 



  Startpoint: la_oenb[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[126]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[62] (in)                                                             3.0384                     1.7010 &  23.7010 r
  la_oenb[62] (net)                                      2   0.2657 
  mprj/la_oenb[62] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.7010 r
  mprj/la_oenb[62] (net) 
  mprj/i_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.1327   3.0560   1.0500   0.0541   0.2060 &  23.9070 r
  mprj/i_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1701   1.0500            0.1176 &  24.0246 r
  mprj/buf_i[126] (net)                                  2   0.0719 
  mprj/i_FF[126]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0671   0.1706   1.0500   0.0271   0.0343 &  24.0589 r
  data arrival time                                                                                                 24.0589

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6952 &  32.6812 r
  clock reconvergence pessimism                                                                           0.0000    32.6812
  clock uncertainty                                                                                      -0.1000    32.5812
  library setup time                                                                    1.0000           -0.0546    32.5265
  data required time                                                                                                32.5265
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5265
  data arrival time                                                                                                -24.0589
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4676

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1411 
  total derate : arrival time                                                                            -0.0170 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1582 

  slack (with derating applied) (MET)                                                                     8.4676 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6257 



  Startpoint: wbs_adr_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[61]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[29] (in)                                                           2.5731                     1.4624 &  23.4624 r
  wbs_adr_i[29] (net)                                    2   0.2259 
  mprj/wbs_adr_i[29] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.4624 r
  mprj/wbs_adr_i[29] (net) 
  mprj/i_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.6257   2.5843   1.0500   0.2552   0.3700 &  23.8324 r
  mprj/i_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0809   1.0500            0.0698 &  23.9023 r
  mprj/buf_i[61] (net)                                   1   0.0032 
  mprj/i_FF[61]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0809   1.0500   0.0000   0.0000 &  23.9023 r
  data arrival time                                                                                                 23.9023

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.5376 &  32.5236 r
  clock reconvergence pessimism                                                                           0.0000    32.5236
  clock uncertainty                                                                                      -0.1000    32.4236
  library setup time                                                                    1.0000           -0.0421    32.3815
  data required time                                                                                                32.3815
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3815
  data arrival time                                                                                                -23.9023
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4792

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1328 
  total derate : arrival time                                                                            -0.0209 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1538 

  slack (with derating applied) (MET)                                                                     8.4792 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6329 



  Startpoint: io_in[21] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[213]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[21] (in)                                                               2.6064                     1.5265 &  23.5265 r
  io_in[21] (net)                                        2   0.2300 
  mprj/io_in[21] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.5265 r
  mprj/io_in[21] (net) 
  mprj/i_BUF[213]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7773   2.6088   1.0500   0.3133   0.3869 &  23.9133 r
  mprj/i_BUF[213]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1096   1.0500            0.0971 &  24.0105 r
  mprj/buf_i[213] (net)                                  2   0.0270 
  mprj/i_FF[213]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1096   1.0500   0.0000   0.0007 &  24.0112 r
  data arrival time                                                                                                 24.0112

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[213]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6519 &  32.6378 r
  clock reconvergence pessimism                                                                           0.0000    32.6378
  clock uncertainty                                                                                      -0.1000    32.5378
  library setup time                                                                    1.0000           -0.0446    32.4932
  data required time                                                                                                32.4932
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4932
  data arrival time                                                                                                -24.0112
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4820

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1388 
  total derate : arrival time                                                                            -0.0231 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1619 

  slack (with derating applied) (MET)                                                                     8.4820 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6439 



  Startpoint: wbs_dat_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[19]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[19] (in)                                                           2.5961                     1.4695 &  23.4695 r
  wbs_dat_i[19] (net)                                    2   0.2277 
  mprj/wbs_dat_i[19] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.4695 r
  mprj/wbs_dat_i[19] (net) 
  mprj/i_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   2.6090   1.0500   0.0000   0.1135 &  23.5830 r
  mprj/i_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0837   1.0500            0.0712 &  23.6542 r
  mprj/buf_i[19] (net)                                   1   0.0051 
  mprj/i_FF[19]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0837   1.0500   0.0000   0.0000 &  23.6542 r
  data arrival time                                                                                                 23.6542

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.3007 &  32.2866 r
  clock reconvergence pessimism                                                                           0.0000    32.2866
  clock uncertainty                                                                                      -0.1000    32.1866
  library setup time                                                                    1.0000           -0.0411    32.1455
  data required time                                                                                                32.1455
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1455
  data arrival time                                                                                                -23.6542
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4913

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1203 
  total derate : arrival time                                                                            -0.0088 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1291 

  slack (with derating applied) (MET)                                                                     8.4913 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6204 



  Startpoint: io_in[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[200]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[8] (in)                                                                2.8782                     1.6240 &  23.6240 r
  io_in[8] (net)                                         2   0.2493 
  mprj/io_in[8] (user_proj_example)                                            0.0000   1.0500            0.0000 &  23.6240 r
  mprj/io_in[8] (net) 
  mprj/i_BUF[200]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.1301   2.8916   1.0500   0.0505   0.1802 &  23.8041 r
  mprj/i_BUF[200]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1149   1.0500            0.0845 &  23.8886 r
  mprj/buf_i[200] (net)                                  2   0.0281 
  mprj/i_FF[200]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1149   1.0500   0.0000   0.0007 &  23.8893 r
  data arrival time                                                                                                 23.8893

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[200]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.5561 &  32.5420 r
  clock reconvergence pessimism                                                                           0.0000    32.5420
  clock uncertainty                                                                                      -0.1000    32.4420
  library setup time                                                                    1.0000           -0.0454    32.3967
  data required time                                                                                                32.3967
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3967
  data arrival time                                                                                                -23.8893
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5073

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1338 
  total derate : arrival time                                                                            -0.0126 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1464 

  slack (with derating applied) (MET)                                                                     8.5073 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6538 



  Startpoint: la_oenb[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[125]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[61] (in)                                                             3.0301                     1.6925 &  23.6925 r
  la_oenb[61] (net)                                      2   0.2648 
  mprj/la_oenb[61] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.6925 r
  mprj/la_oenb[61] (net) 
  mprj/i_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3828   3.0488   1.0500   0.1547   0.3158 &  24.0083 r
  mprj/i_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1297   1.0500            0.0890 &  24.0972 r
  mprj/buf_i[125] (net)                                  2   0.0400 
  mprj/i_FF[125]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0098   0.1298   1.0500   0.0038   0.0054 &  24.1026 r
  data arrival time                                                                                                 24.1026

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.7770 &  32.7630 r
  clock reconvergence pessimism                                                                           0.0000    32.7630
  clock uncertainty                                                                                      -0.1000    32.6630
  library setup time                                                                    1.0000           -0.0483    32.6147
  data required time                                                                                                32.6147
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6147
  data arrival time                                                                                                -24.1026
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5120

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1454 
  total derate : arrival time                                                                            -0.0195 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1650 

  slack (with derating applied) (MET)                                                                     8.5120 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6770 



  Startpoint: la_data_in[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[187]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[59] (in)                                                          3.1774                     1.7797 &  23.7797 r
  la_data_in[59] (net)                                   2   0.2780 
  mprj/la_data_in[59] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.7797 r
  mprj/la_data_in[59] (net) 
  mprj/i_BUF[187]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2474   3.1955   1.0500   0.0997   0.2586 &  24.0384 r
  mprj/i_BUF[187]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1246   1.0500            0.0748 &  24.1131 r
  mprj/buf_i[187] (net)                                  2   0.0331 
  mprj/i_FF[187]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0414   0.1246   1.0500   0.0165   0.0184 &  24.1315 r
  data arrival time                                                                                                 24.1315

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[187]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8070 &  32.7930 r
  clock reconvergence pessimism                                                                           0.0000    32.7930
  clock uncertainty                                                                                      -0.1000    32.6930
  library setup time                                                                    1.0000           -0.0477    32.6453
  data required time                                                                                                32.6453
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6453
  data arrival time                                                                                                -24.1315
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5138

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1470 
  total derate : arrival time                                                                            -0.0168 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1637 

  slack (with derating applied) (MET)                                                                     8.5138 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6776 



  Startpoint: wbs_dat_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[18]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[18] (in)                                                           2.5393                     1.4370 &  23.4370 r
  wbs_dat_i[18] (net)                                    2   0.2226 
  mprj/wbs_dat_i[18] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.4370 r
  mprj/wbs_dat_i[18] (net) 
  mprj/i_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   2.5520   1.0500   0.0000   0.1107 &  23.5477 r
  mprj/i_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0833   1.0500            0.0745 &  23.6223 r
  mprj/buf_i[18] (net)                                   1   0.0053 
  mprj/i_FF[18]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0833   1.0500   0.0000   0.0000 &  23.6223 r
  data arrival time                                                                                                 23.6223

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.2981 &  32.2840 r
  clock reconvergence pessimism                                                                           0.0000    32.2840
  clock uncertainty                                                                                      -0.1000    32.1840
  library setup time                                                                    1.0000           -0.0411    32.1429
  data required time                                                                                                32.1429
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1429
  data arrival time                                                                                                -23.6223
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5206

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1202 
  total derate : arrival time                                                                            -0.0088 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1290 

  slack (with derating applied) (MET)                                                                     8.5206 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6497 



  Startpoint: la_data_in[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[184]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[56] (in)                                                          2.8844                     1.6286 &  23.6286 r
  la_data_in[56] (net)                                   2   0.2499 
  mprj/la_data_in[56] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.6286 r
  mprj/la_data_in[56] (net) 
  mprj/i_BUF[184]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6800   2.8982   1.0500   0.2702   0.4136 &  24.0421 r
  mprj/i_BUF[184]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1102   1.0500            0.0796 &  24.1217 r
  mprj/buf_i[184] (net)                                  2   0.0236 
  mprj/i_FF[184]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0299   0.1102   1.0500   0.0119   0.0129 &  24.1346 r
  data arrival time                                                                                                 24.1346

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[184]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8260 &  32.8119 r
  clock reconvergence pessimism                                                                           0.0000    32.8119
  clock uncertainty                                                                                      -0.1000    32.7119
  library setup time                                                                    1.0000           -0.0454    32.6665
  data required time                                                                                                32.6665
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6665
  data arrival time                                                                                                -24.1346
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5319

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1480 
  total derate : arrival time                                                                            -0.0241 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1721 

  slack (with derating applied) (MET)                                                                     8.5319 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7040 



  Startpoint: wbs_dat_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[22]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[22] (in)                                                           2.4566                     1.3945 &  23.3945 r
  wbs_dat_i[22] (net)                                    2   0.2155 
  mprj/wbs_dat_i[22] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.3945 r
  mprj/wbs_dat_i[22] (net) 
  mprj/i_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   2.4677   1.0500   0.0000   0.1015 &  23.4960 r
  mprj/i_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0828   1.0500            0.0796 &  23.5756 r
  mprj/buf_i[22] (net)                                   1   0.0058 
  mprj/i_FF[22]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0828   1.0500   0.0000   0.0000 &  23.5756 r
  data arrival time                                                                                                 23.5756

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.2714 &  32.2574 r
  clock reconvergence pessimism                                                                           0.0000    32.2574
  clock uncertainty                                                                                      -0.1000    32.1574
  library setup time                                                                    1.0000           -0.0409    32.1165
  data required time                                                                                                32.1165
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.1165
  data arrival time                                                                                                -23.5756
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5409

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1188 
  total derate : arrival time                                                                            -0.0086 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1274 

  slack (with derating applied) (MET)                                                                     8.5409 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6683 



  Startpoint: wbs_adr_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[60]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[28] (in)                                                           2.5681                     1.4594 &  23.4594 r
  wbs_adr_i[28] (net)                                    2   0.2255 
  mprj/wbs_adr_i[28] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.4594 r
  mprj/wbs_adr_i[28] (net) 
  mprj/i_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.5253   2.5793   1.0500   0.2131   0.3264 &  23.7858 r
  mprj/i_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0858   1.0500            0.0754 &  23.8612 r
  mprj/buf_i[60] (net)                                   1   0.0069 
  mprj/i_FF[60]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0858   1.0500   0.0000   0.0001 &  23.8613 r
  data arrival time                                                                                                 23.8613

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.5743 &  32.5602 r
  clock reconvergence pessimism                                                                           0.0000    32.5602
  clock uncertainty                                                                                      -0.1000    32.4602
  library setup time                                                                    1.0000           -0.0425    32.4177
  data required time                                                                                                32.4177
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4177
  data arrival time                                                                                                -23.8613
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5564

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1348 
  total derate : arrival time                                                                            -0.0191 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1539 

  slack (with derating applied) (MET)                                                                     8.5564 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7103 



  Startpoint: io_in[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[199]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[7] (in)                                                                2.8945                     1.6208 &  23.6208 r
  io_in[7] (net)                                         2   0.2510 
  mprj/io_in[7] (user_proj_example)                                            0.0000   1.0500            0.0000 &  23.6208 r
  mprj/io_in[7] (net) 
  mprj/i_BUF[199]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.9102   1.0500   0.0000   0.1402 &  23.7610 r
  mprj/i_BUF[199]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1114   1.0500            0.0800 &  23.8410 r
  mprj/buf_i[199] (net)                                  2   0.0246 
  mprj/i_FF[199]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0044   0.1114   1.0500   0.0017   0.0023 &  23.8432 r
  data arrival time                                                                                                 23.8432

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[199]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.5618 &  32.5477 r
  clock reconvergence pessimism                                                                           0.0000    32.5477
  clock uncertainty                                                                                      -0.1000    32.4477
  library setup time                                                                    1.0000           -0.0448    32.4029
  data required time                                                                                                32.4029
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4029
  data arrival time                                                                                                -23.8432
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5597

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1341 
  total derate : arrival time                                                                            -0.0106 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1447 

  slack (with derating applied) (MET)                                                                     8.5597 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7044 



  Startpoint: la_oenb[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[113]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[49] (in)                                                             2.7404                     1.5478 &  23.5478 r
  la_oenb[49] (net)                                      2   0.2393 
  mprj/la_oenb[49] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.5478 r
  mprj/la_oenb[49] (net) 
  mprj/i_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8789   2.7538   1.0500   0.3555   0.4905 &  24.0382 r
  mprj/i_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1014   1.0500            0.0803 &  24.1185 r
  mprj/buf_i[113] (net)                                  2   0.0174 
  mprj/i_FF[113]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0257   0.1014   1.0500   0.0102   0.0110 &  24.1295 r
  data arrival time                                                                                                 24.1295

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8561 &  32.8421 r
  clock reconvergence pessimism                                                                           0.0000    32.8421
  clock uncertainty                                                                                      -0.1000    32.7421
  library setup time                                                                    1.0000           -0.0440    32.6981
  data required time                                                                                                32.6981
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6981
  data arrival time                                                                                                -24.1295
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5686

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1496 
  total derate : arrival time                                                                            -0.0277 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1773 

  slack (with derating applied) (MET)                                                                     8.5686 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7459 



  Startpoint: la_data_in[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[129]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[1] (in)                                                           2.5078                     1.4417 &  23.4417 r
  la_data_in[1] (net)                                    2   0.2210 
  mprj/la_data_in[1] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.4417 r
  mprj/la_data_in[1] (net) 
  mprj/i_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6509   2.5153   1.0500   0.2489   0.3491 &  23.7909 r
  mprj/i_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0815   1.0500            0.0750 &  23.8659 r
  mprj/buf_i[129] (net)                                  1   0.0044 
  mprj/i_FF[129]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0815   1.0500   0.0000   0.0000 &  23.8659 r
  data arrival time                                                                                                 23.8659

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6001 &  32.5861 r
  clock reconvergence pessimism                                                                           0.0000    32.5861
  clock uncertainty                                                                                      -0.1000    32.4861
  library setup time                                                                    1.0000           -0.0423    32.4437
  data required time                                                                                                32.4437
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4437
  data arrival time                                                                                                -23.8659
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5778

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1361 
  total derate : arrival time                                                                            -0.0202 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1563 

  slack (with derating applied) (MET)                                                                     8.5778 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7341 



  Startpoint: io_in[31] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[223]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[31] (in)                                                               3.0264                     1.6919 &  23.6919 r
  io_in[31] (net)                                        2   0.2644 
  mprj/io_in[31] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.6919 r
  mprj/io_in[31] (net) 
  mprj/i_BUF[223]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.0456   1.0500   0.0000   0.1553 &  23.8472 r
  mprj/i_BUF[223]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1110   1.0500            0.0710 &  23.9182 r
  mprj/buf_i[223] (net)                                  2   0.0224 
  mprj/i_FF[223]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0245   0.1110   1.0500   0.0100   0.0109 &  23.9292 r
  data arrival time                                                                                                 23.9292

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[223]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6880 &  32.6739 r
  clock reconvergence pessimism                                                                           0.0000    32.6739
  clock uncertainty                                                                                      -0.1000    32.5739
  library setup time                                                                    1.0000           -0.0449    32.5291
  data required time                                                                                                32.5291
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5291
  data arrival time                                                                                                -23.9292
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5999

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1407 
  total derate : arrival time                                                                            -0.0113 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1520 

  slack (with derating applied) (MET)                                                                     8.5999 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7519 



  Startpoint: la_data_in[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[130]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[2] (in)                                                           2.4798                     1.4086 &  23.4086 r
  la_data_in[2] (net)                                    2   0.2176 
  mprj/la_data_in[2] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.4086 r
  mprj/la_data_in[2] (net) 
  mprj/i_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.5734   2.4907   1.0500   0.2335   0.3430 &  23.7517 r
  mprj/i_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0891   1.0500            0.0848 &  23.8364 r
  mprj/buf_i[130] (net)                                  1   0.0103 
  mprj/i_FF[130]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0891   1.0500   0.0000   0.0001 &  23.8365 r
  data arrival time                                                                                                 23.8365

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.5996 &  32.5856 r
  clock reconvergence pessimism                                                                           0.0000    32.5856
  clock uncertainty                                                                                      -0.1000    32.4856
  library setup time                                                                    1.0000           -0.0428    32.4428
  data required time                                                                                                32.4428
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4428
  data arrival time                                                                                                -23.8365
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6062

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1361 
  total derate : arrival time                                                                            -0.0204 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1565 

  slack (with derating applied) (MET)                                                                     8.6062 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7627 



  Startpoint: la_data_in[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[133]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[5] (in)                                                           2.4527                     1.3996 &  23.3996 r
  la_data_in[5] (net)                                    2   0.2155 
  mprj/la_data_in[5] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.3996 r
  mprj/la_data_in[5] (net) 
  mprj/i_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6118   2.4622   1.0500   0.2496   0.3540 &  23.7536 r
  mprj/i_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0798   1.0500            0.0767 &  23.8304 r
  mprj/buf_i[133] (net)                                  1   0.0036 
  mprj/i_FF[133]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0798   1.0500   0.0000   0.0000 &  23.8304 r
  data arrival time                                                                                                 23.8304

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.5982 &  32.5842 r
  clock reconvergence pessimism                                                                           0.0000    32.5842
  clock uncertainty                                                                                      -0.1000    32.4842
  library setup time                                                                    1.0000           -0.0423    32.4419
  data required time                                                                                                32.4419
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4419
  data arrival time                                                                                                -23.8304
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6115

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1360 
  total derate : arrival time                                                                            -0.0205 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1565 

  slack (with derating applied) (MET)                                                                     8.6115 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7680 



  Startpoint: wbs_dat_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[21]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[21] (in)                                                           2.5182                     1.4259 &  23.4259 r
  wbs_dat_i[21] (net)                                    2   0.2208 
  mprj/wbs_dat_i[21] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.4259 r
  mprj/wbs_dat_i[21] (net) 
  mprj/i_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   2.5305   1.0500   0.0000   0.1084 &  23.5343 r
  mprj/i_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0805   1.0500            0.0729 &  23.6072 r
  mprj/buf_i[21] (net)                                   1   0.0034 
  mprj/i_FF[21]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0805   1.0500   0.0000   0.0000 &  23.6072 r
  data arrival time                                                                                                 23.6072

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.3747 &  32.3606 r
  clock reconvergence pessimism                                                                           0.0000    32.3606
  clock uncertainty                                                                                      -0.1000    32.2606
  library setup time                                                                    1.0000           -0.0414    32.2192
  data required time                                                                                                32.2192
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.2192
  data arrival time                                                                                                -23.6072
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6120

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1242 
  total derate : arrival time                                                                            -0.0086 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1329 

  slack (with derating applied) (MET)                                                                     8.6120 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7448 



  Startpoint: la_oenb[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[66]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[2] (in)                                                              2.5395                     1.4424 &  23.4424 r
  la_oenb[2] (net)                                       2   0.2229 
  mprj/la_oenb[2] (user_proj_example)                                          0.0000   1.0500            0.0000 &  23.4424 r
  mprj/la_oenb[2] (net) 
  mprj/i_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.4579   2.5507   1.0500   0.1849   0.2952 &  23.7376 r
  mprj/i_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0843   1.0500            0.0757 &  23.8133 r
  mprj/buf_i[66] (net)                                   1   0.0061 
  mprj/i_FF[66]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0064   0.0843   1.0500   0.0024   0.0026 &  23.8159 r
  data arrival time                                                                                                 23.8159

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.5994 &  32.5854 r
  clock reconvergence pessimism                                                                           0.0000    32.5854
  clock uncertainty                                                                                      -0.1000    32.4854
  library setup time                                                                    1.0000           -0.0425    32.4429
  data required time                                                                                                32.4429
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4429
  data arrival time                                                                                                -23.8159
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6269

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1361 
  total derate : arrival time                                                                            -0.0178 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1539 

  slack (with derating applied) (MET)                                                                     8.6269 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7808 



  Startpoint: la_data_in[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[134]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[6] (in)                                                           2.6258                     1.4967 &  23.4967 r
  la_data_in[6] (net)                                    2   0.2308 
  mprj/la_data_in[6] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.4967 r
  mprj/la_data_in[6] (net) 
  mprj/i_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2512   2.6358   1.0500   0.1021   0.2081 &  23.7048 r
  mprj/i_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0825   1.0500            0.0680 &  23.7728 r
  mprj/buf_i[134] (net)                                  1   0.0038 
  mprj/i_FF[134]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0825   1.0500   0.0000   0.0000 &  23.7729 r
  data arrival time                                                                                                 23.7729

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6025 &  32.5884 r
  clock reconvergence pessimism                                                                           0.0000    32.5884
  clock uncertainty                                                                                      -0.1000    32.4884
  library setup time                                                                    1.0000           -0.0424    32.4460
  data required time                                                                                                32.4460
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4460
  data arrival time                                                                                                -23.7729
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6731

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1362 
  total derate : arrival time                                                                            -0.0131 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1494 

  slack (with derating applied) (MET)                                                                     8.6731 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8225 



  Startpoint: la_oenb[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[118]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[54] (in)                                                             3.0778                     1.7366 &  23.7366 r
  la_oenb[54] (net)                                      2   0.2701 
  mprj/la_oenb[54] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.7366 r
  mprj/la_oenb[54] (net) 
  mprj/i_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.1123   3.0918   1.0500   0.0459   0.1851 &  23.9217 r
  mprj/i_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1110   1.0500            0.0681 &  23.9898 r
  mprj/buf_i[118] (net)                                  2   0.0217 
  mprj/i_FF[118]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0227   0.1110   1.0500   0.0091   0.0099 &  23.9997 r
  data arrival time                                                                                                 23.9997

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8370 &  32.8230 r
  clock reconvergence pessimism                                                                           0.0000    32.8230
  clock uncertainty                                                                                      -0.1000    32.7229
  library setup time                                                                    1.0000           -0.0455    32.6774
  data required time                                                                                                32.6774
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6774
  data arrival time                                                                                                -23.9997
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6777

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1486 
  total derate : arrival time                                                                            -0.0125 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1611 

  slack (with derating applied) (MET)                                                                     8.6777 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8388 



  Startpoint: la_data_in[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[189]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[61] (in)                                                          2.7912                     1.5817 &  23.5817 r
  la_data_in[61] (net)                                   2   0.2440 
  mprj/la_data_in[61] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.5817 r
  mprj/la_data_in[61] (net) 
  mprj/i_BUF[189]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3482   2.8039   1.0500   0.1382   0.2669 &  23.8486 r
  mprj/i_BUF[189]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1321   1.0500            0.1063 &  23.9549 r
  mprj/buf_i[189] (net)                                  2   0.0454 
  mprj/i_FF[189]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0083   0.1322   1.0500   0.0033   0.0049 &  23.9598 r
  data arrival time                                                                                                 23.9598

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[189]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8045 &  32.7904 r
  clock reconvergence pessimism                                                                           0.0000    32.7904
  clock uncertainty                                                                                      -0.1000    32.6904
  library setup time                                                                    1.0000           -0.0487    32.6418
  data required time                                                                                                32.6418
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6418
  data arrival time                                                                                                -23.9598
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6819

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1469 
  total derate : arrival time                                                                            -0.0180 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1649 

  slack (with derating applied) (MET)                                                                     8.6819 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8468 



  Startpoint: la_data_in[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[191]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[63] (in)                                                          2.6330                     1.4907 &  23.4907 r
  la_data_in[63] (net)                                   2   0.2310 
  mprj/la_data_in[63] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.4907 r
  mprj/la_data_in[63] (net) 
  mprj/i_BUF[191]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2003   2.6463   1.0500   0.0767   0.1984 &  23.6891 r
  mprj/i_BUF[191]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1469   1.0500            0.1252 &  23.8143 r
  mprj/buf_i[191] (net)                                  2   0.0572 
  mprj/i_FF[191]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0174   0.1474   1.0500   0.0069   0.0123 &  23.8266 r
  data arrival time                                                                                                 23.8266

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[191]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6871 &  32.6730 r
  clock reconvergence pessimism                                                                           0.0000    32.6730
  clock uncertainty                                                                                      -0.1000    32.5730
  library setup time                                                                    1.0000           -0.0510    32.5220
  data required time                                                                                                32.5220
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5220
  data arrival time                                                                                                -23.8266
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6954

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1407 
  total derate : arrival time                                                                            -0.0160 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1567 

  slack (with derating applied) (MET)                                                                     8.6954 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8521 



  Startpoint: la_oenb[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[119]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[55] (in)                                                             2.9112                     1.6426 &  23.6426 r
  la_oenb[55] (net)                                      2   0.2522 
  mprj/la_oenb[55] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.6426 r
  mprj/la_oenb[55] (net) 
  mprj/i_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2721   2.9252   1.0500   0.1104   0.2470 &  23.8897 r
  mprj/i_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1103   1.0500            0.0779 &  23.9676 r
  mprj/buf_i[119] (net)                                  2   0.0233 
  mprj/i_FF[119]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0082   0.1103   1.0500   0.0033   0.0039 &  23.9715 r
  data arrival time                                                                                                 23.9715

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8282 &  32.8141 r
  clock reconvergence pessimism                                                                           0.0000    32.8141
  clock uncertainty                                                                                      -0.1000    32.7141
  library setup time                                                                    1.0000           -0.0454    32.6687
  data required time                                                                                                32.6687
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6687
  data arrival time                                                                                                -23.9715
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6972

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1481 
  total derate : arrival time                                                                            -0.0157 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1638 

  slack (with derating applied) (MET)                                                                     8.6972 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8610 



  Startpoint: la_data_in[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[181]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[53] (in)                                                          3.0756                     1.7243 &  23.7243 r
  la_data_in[53] (net)                                   2   0.2694 
  mprj/la_data_in[53] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.7243 r
  mprj/la_data_in[53] (net) 
  mprj/i_BUF[181]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.1678   3.0925   1.0500   0.0683   0.2161 &  23.9404 r
  mprj/i_BUF[181]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0912   1.0500            0.0472 &  23.9876 r
  mprj/buf_i[181] (net)                                  1   0.0056 
  mprj/i_FF[181]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0912   1.0500   0.0000   0.0000 &  23.9876 r
  data arrival time                                                                                                 23.9876

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[181]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8605 &  32.8464 r
  clock reconvergence pessimism                                                                           0.0000    32.8464
  clock uncertainty                                                                                      -0.1000    32.7464
  library setup time                                                                    1.0000           -0.0433    32.7031
  data required time                                                                                                32.7031
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7031
  data arrival time                                                                                                -23.9876
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7155

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1498 
  total derate : arrival time                                                                            -0.0125 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1624 

  slack (with derating applied) (MET)                                                                     8.7155 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8778 



  Startpoint: la_data_in[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[147]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[19] (in)                                                          2.0718                     1.1908 &  23.1908 r
  la_data_in[19] (net)                                   2   0.1821 
  mprj/la_data_in[19] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.1908 r
  mprj/la_data_in[19] (net) 
  mprj/i_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1526   2.0772   1.0500   0.4702   0.5589 &  23.7496 r
  mprj/i_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0770   1.0500            0.0992 &  23.8489 r
  mprj/buf_i[147] (net)                                  1   0.0056 
  mprj/i_FF[147]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0770   1.0500   0.0000   0.0001 &  23.8489 r
  data arrival time                                                                                                 23.8489

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.7268 &  32.7128 r
  clock reconvergence pessimism                                                                           0.0000    32.7128
  clock uncertainty                                                                                      -0.1000    32.6128
  library setup time                                                                    1.0000           -0.0423    32.5705
  data required time                                                                                                32.5705
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5705
  data arrival time                                                                                                -23.8489
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7215

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1428 
  total derate : arrival time                                                                            -0.0313 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1741 

  slack (with derating applied) (MET)                                                                     8.7215 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8956 



  Startpoint: io_in[16] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[208]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[16] (in)                                                               2.4084                     1.3918 &  23.3918 r
  io_in[16] (net)                                        2   0.2107 
  mprj/io_in[16] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.3918 r
  mprj/io_in[16] (net) 
  mprj/i_BUF[208]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3865   2.4138   1.0500   0.1530   0.2361 &  23.6279 r
  mprj/i_BUF[208]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1034   1.0500            0.1035 &  23.7315 r
  mprj/buf_i[208] (net)                                  2   0.0238 
  mprj/i_FF[208]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1034   1.0500   0.0000   0.0005 &  23.7320 r
  data arrival time                                                                                                 23.7320

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[208]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6131 &  32.5990 r
  clock reconvergence pessimism                                                                           0.0000    32.5990
  clock uncertainty                                                                                      -0.1000    32.4990
  library setup time                                                                    1.0000           -0.0436    32.4554
  data required time                                                                                                32.4554
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4554
  data arrival time                                                                                                -23.7320
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7234

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1368 
  total derate : arrival time                                                                            -0.0162 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1530 

  slack (with derating applied) (MET)                                                                     8.7234 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8764 



  Startpoint: la_oenb[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[67]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[3] (in)                                                              2.6136                     1.4982 &  23.4982 r
  la_oenb[3] (net)                                       2   0.2302 
  mprj/la_oenb[3] (user_proj_example)                                          0.0000   1.0500            0.0000 &  23.4982 r
  mprj/la_oenb[3] (net) 
  mprj/i_BUF[67]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.1205   2.6216   1.0500   0.0488   0.1441 &  23.6423 r
  mprj/i_BUF[67]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0833   1.0500            0.0699 &  23.7122 r
  mprj/buf_i[67] (net)                                   1   0.0046 
  mprj/i_FF[67]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0833   1.0500   0.0000   0.0000 &  23.7123 r
  data arrival time                                                                                                 23.7123

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[67]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.5988 &  32.5848 r
  clock reconvergence pessimism                                                                           0.0000    32.5848
  clock uncertainty                                                                                      -0.1000    32.4848
  library setup time                                                                    1.0000           -0.0425    32.4423
  data required time                                                                                                32.4423
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4423
  data arrival time                                                                                                -23.7123
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7300

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1360 
  total derate : arrival time                                                                            -0.0102 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1462 

  slack (with derating applied) (MET)                                                                     8.7300 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8763 



  Startpoint: la_oenb[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[107]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[43] (in)                                                             2.6507                     1.5070 &  23.5070 r
  la_oenb[43] (net)                                      2   0.2328 
  mprj/la_oenb[43] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.5070 r
  mprj/la_oenb[43] (net) 
  mprj/i_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6111   2.6622   1.0500   0.2399   0.3573 &  23.8643 r
  mprj/i_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1000   1.0500            0.0848 &  23.9491 r
  mprj/buf_i[107] (net)                                  2   0.0173 
  mprj/i_FF[107]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0049   0.1000   1.0500   0.0018   0.0022 &  23.9513 r
  data arrival time                                                                                                 23.9513

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8514 &  32.8374 r
  clock reconvergence pessimism                                                                           0.0000    32.8374
  clock uncertainty                                                                                      -0.1000    32.7374
  library setup time                                                                    1.0000           -0.0438    32.6936
  data required time                                                                                                32.6936
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6936
  data arrival time                                                                                                -23.9513
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7422

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1493 
  total derate : arrival time                                                                            -0.0212 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1705 

  slack (with derating applied) (MET)                                                                     8.7422 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9127 



  Startpoint: wbs_dat_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[26]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[26] (in)                                                           2.4931                     1.4169 &  23.4169 r
  wbs_dat_i[26] (net)                                    2   0.2188 
  mprj/wbs_dat_i[26] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.4169 r
  mprj/wbs_dat_i[26] (net) 
  mprj/i_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   2.5040   1.0500   0.0000   0.1005 &  23.5174 r
  mprj/i_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0820   1.0500            0.0763 &  23.5937 r
  mprj/buf_i[26] (net)                                   1   0.0049 
  mprj/i_FF[26]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0820   1.0500   0.0000   0.0001 &  23.5938 r
  data arrival time                                                                                                 23.5938

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.4977 &  32.4836 r
  clock reconvergence pessimism                                                                           0.0000    32.4836
  clock uncertainty                                                                                      -0.1000    32.3836
  library setup time                                                                    1.0000           -0.0420    32.3416
  data required time                                                                                                32.3416
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3416
  data arrival time                                                                                                -23.5938
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7478

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1307 
  total derate : arrival time                                                                            -0.0084 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1391 

  slack (with derating applied) (MET)                                                                     8.7478 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8870 



  Startpoint: la_oenb[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[74]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[10] (in)                                                             2.5193                     1.4446 &  23.4446 r
  la_oenb[10] (net)                                      2   0.2218 
  mprj/la_oenb[10] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.4446 r
  mprj/la_oenb[10] (net) 
  mprj/i_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.3621   2.5268   1.0500   0.1466   0.2394 &  23.6839 r
  mprj/i_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0806   1.0500            0.0733 &  23.7572 r
  mprj/buf_i[74] (net)                                   1   0.0035 
  mprj/i_FF[74]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0806   1.0500   0.0000   0.0000 &  23.7572 r
  data arrival time                                                                                                 23.7572

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.6662 &  32.6521 r
  clock reconvergence pessimism                                                                           0.0000    32.6521
  clock uncertainty                                                                                      -0.1000    32.5521
  library setup time                                                                    1.0000           -0.0423    32.5098
  data required time                                                                                                32.5098
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5098
  data arrival time                                                                                                -23.7572
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7526

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1396 
  total derate : arrival time                                                                            -0.0149 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1545 

  slack (with derating applied) (MET)                                                                     8.7526 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9070 



  Startpoint: io_in[11] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[203]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[11] (in)                                                               2.3956                     1.3703 &  23.3703 r
  io_in[11] (net)                                        2   0.2106 
  mprj/io_in[11] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.3703 r
  mprj/io_in[11] (net) 
  mprj/i_BUF[203]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.1594   2.4029   1.0500   0.0648   0.1478 &  23.5181 r
  mprj/i_BUF[203]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1077   1.0500            0.1083 &  23.6263 r
  mprj/buf_i[203] (net)                                  2   0.0281 
  mprj/i_FF[203]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1077   1.0500   0.0000   0.0007 &  23.6271 r
  data arrival time                                                                                                 23.6271

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[203]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.5487 &  32.5347 r
  clock reconvergence pessimism                                                                           0.0000    32.5347
  clock uncertainty                                                                                      -0.1000    32.4347
  library setup time                                                                    1.0000           -0.0442    32.3904
  data required time                                                                                                32.3904
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3904
  data arrival time                                                                                                -23.6271
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7633

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1334 
  total derate : arrival time                                                                            -0.0122 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1456 

  slack (with derating applied) (MET)                                                                     8.7633 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9090 



  Startpoint: la_data_in[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[166]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[38] (in)                                                          2.5110                     1.4280 &  23.4280 r
  la_data_in[38] (net)                                   2   0.2204 
  mprj/la_data_in[38] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.4280 r
  mprj/la_data_in[38] (net) 
  mprj/i_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.5826   2.5217   1.0500   0.2373   0.3481 &  23.7761 r
  mprj/i_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0912   1.0500            0.0850 &  23.8611 r
  mprj/buf_i[166] (net)                                  2   0.0115 
  mprj/i_FF[166]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0060   0.0912   1.0500   0.0023   0.0025 &  23.8636 r
  data arrival time                                                                                                 23.8636

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8070 &  32.7930 r
  clock reconvergence pessimism                                                                           0.0000    32.7930
  clock uncertainty                                                                                      -0.1000    32.6930
  library setup time                                                                    1.0000           -0.0433    32.6497
  data required time                                                                                                32.6497
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6497
  data arrival time                                                                                                -23.8636
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7861

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1470 
  total derate : arrival time                                                                            -0.0207 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1677 

  slack (with derating applied) (MET)                                                                     8.7861 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9539 



  Startpoint: la_data_in[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[169]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[41] (in)                                                          2.5330                     1.4400 &  23.4400 r
  la_data_in[41] (net)                                   2   0.2224 
  mprj/la_data_in[41] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.4400 r
  mprj/la_data_in[41] (net) 
  mprj/i_BUF[169]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.5614   2.5439   1.0500   0.2283   0.3397 &  23.7797 r
  mprj/i_BUF[169]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0922   1.0500            0.0846 &  23.8643 r
  mprj/buf_i[169] (net)                                  2   0.0121 
  mprj/i_FF[169]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0137   0.0922   1.0500   0.0053   0.0058 &  23.8701 r
  data arrival time                                                                                                 23.8701

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[169]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8139 &  32.7999 r
  clock reconvergence pessimism                                                                           0.0000    32.7999
  clock uncertainty                                                                                      -0.1000    32.6999
  library setup time                                                                    1.0000           -0.0433    32.6565
  data required time                                                                                                32.6565
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6565
  data arrival time                                                                                                -23.8701
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7865

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1474 
  total derate : arrival time                                                                            -0.0205 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1678 

  slack (with derating applied) (MET)                                                                     8.7865 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9543 



  Startpoint: la_data_in[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[174]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[46] (in)                                                          2.9533                     1.6594 &  23.6594 r
  la_data_in[46] (net)                                   2   0.2587 
  mprj/la_data_in[46] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.6594 r
  mprj/la_data_in[46] (net) 
  mprj/i_BUF[174]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.1234   2.9684   1.0500   0.0505   0.1846 &  23.8439 r
  mprj/i_BUF[174]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1003   1.0500            0.0656 &  23.9095 r
  mprj/buf_i[174] (net)                                  2   0.0136 
  mprj/i_FF[174]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1003   1.0500   0.0000   0.0002 &  23.9097 r
  data arrival time                                                                                                 23.9097

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[174]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8591 &  32.8451 r
  clock reconvergence pessimism                                                                           0.0000    32.8451
  clock uncertainty                                                                                      -0.1000    32.7451
  library setup time                                                                    1.0000           -0.0438    32.7012
  data required time                                                                                                32.7012
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7012
  data arrival time                                                                                                -23.9097
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7915

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1497 
  total derate : arrival time                                                                            -0.0119 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1617 

  slack (with derating applied) (MET)                                                                     8.7915 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9532 



  Startpoint: la_data_in[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[163]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[35] (in)                                                          2.5588                     1.4523 &  23.4523 r
  la_data_in[35] (net)                                   2   0.2245 
  mprj/la_data_in[35] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.4523 r
  mprj/la_data_in[35] (net) 
  mprj/i_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.5095   2.5704   1.0500   0.2065   0.3203 &  23.7726 r
  mprj/i_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0863   1.0500            0.0766 &  23.8492 r
  mprj/buf_i[163] (net)                                  1   0.0074 
  mprj/i_FF[163]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0863   1.0500   0.0000   0.0001 &  23.8493 r
  data arrival time                                                                                                 23.8493

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.7986 &  32.7846 r
  clock reconvergence pessimism                                                                           0.0000    32.7846
  clock uncertainty                                                                                      -0.1000    32.6846
  library setup time                                                                    1.0000           -0.0428    32.6417
  data required time                                                                                                32.6417
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6417
  data arrival time                                                                                                -23.8493
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7925

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1466 
  total derate : arrival time                                                                            -0.0189 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1655 

  slack (with derating applied) (MET)                                                                     8.7925 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9579 



  Startpoint: la_data_in[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[139]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[11] (in)                                                          2.2032                     1.2769 &  23.2769 r
  la_data_in[11] (net)                                   2   0.1929 
  mprj/la_data_in[11] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.2769 r
  mprj/la_data_in[11] (net) 
  mprj/i_BUF[139]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6786   2.2075   1.0500   0.2691   0.3488 &  23.6258 r
  mprj/i_BUF[139]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0772   1.0500            0.0909 &  23.7166 r
  mprj/buf_i[139] (net)                                  1   0.0043 
  mprj/i_FF[139]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0772   1.0500   0.0000   0.0000 &  23.7167 r
  data arrival time                                                                                                 23.7167

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[139]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6668 &  32.6527 r
  clock reconvergence pessimism                                                                           0.0000    32.6527
  clock uncertainty                                                                                      -0.1000    32.5527
  library setup time                                                                    1.0000           -0.0421    32.5106
  data required time                                                                                                32.5106
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5106
  data arrival time                                                                                                -23.7167
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7939

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1396 
  total derate : arrival time                                                                            -0.0209 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1606 

  slack (with derating applied) (MET)                                                                     8.7939 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9545 



  Startpoint: la_oenb[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[72]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[8] (in)                                                              2.2019                     1.2666 &  23.2666 r
  la_oenb[8] (net)                                       2   0.1937 
  mprj/la_oenb[8] (user_proj_example)                                          0.0000   1.0500            0.0000 &  23.2666 r
  mprj/la_oenb[8] (net) 
  mprj/i_BUF[72]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.5436   2.2076   1.0500   0.2200   0.3031 &  23.5697 r
  mprj/i_BUF[72]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0769   1.0500            0.0905 &  23.6602 r
  mprj/buf_i[72] (net)                                   1   0.0041 
  mprj/i_FF[72]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0769   1.0500   0.0000   0.0000 &  23.6602 r
  data arrival time                                                                                                 23.6602

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[72]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.6143 &  32.6002 r
  clock reconvergence pessimism                                                                           0.0000    32.6002
  clock uncertainty                                                                                      -0.1000    32.5002
  library setup time                                                                    1.0000           -0.0421    32.4581
  data required time                                                                                                32.4581
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4581
  data arrival time                                                                                                -23.6602
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7979

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1369 
  total derate : arrival time                                                                            -0.0187 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1556 

  slack (with derating applied) (MET)                                                                     8.7979 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9535 



  Startpoint: io_in[27] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[219]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[27] (in)                                                               2.6334                     1.5049 &  23.5049 r
  io_in[27] (net)                                        2   0.2317 
  mprj/io_in[27] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.5049 r
  mprj/io_in[27] (net) 
  mprj/i_BUF[219]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0477   2.6424   1.0500   0.0190   0.1140 &  23.6189 r
  mprj/i_BUF[219]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1070   1.0500            0.0926 &  23.7115 r
  mprj/buf_i[219] (net)                                  2   0.0241 
  mprj/i_FF[219]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0016   0.1070   1.0500   0.0006   0.0011 &  23.7126 r
  data arrival time                                                                                                 23.7126

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[219]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6742 &  32.6601 r
  clock reconvergence pessimism                                                                           0.0000    32.6601
  clock uncertainty                                                                                      -0.1000    32.5601
  library setup time                                                                    1.0000           -0.0442    32.5159
  data required time                                                                                                32.5159
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5159
  data arrival time                                                                                                -23.7126
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8032

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1400 
  total derate : arrival time                                                                            -0.0099 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1499 

  slack (with derating applied) (MET)                                                                     8.8032 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9531 



  Startpoint: la_oenb[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[70]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[6] (in)                                                              2.5695                     1.4788 &  23.4788 r
  la_oenb[6] (net)                                       2   0.2266 
  mprj/la_oenb[6] (user_proj_example)                                          0.0000   1.0500            0.0000 &  23.4788 r
  mprj/la_oenb[6] (net) 
  mprj/i_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   2.5760   1.0500   0.0000   0.0847 &  23.5636 r
  mprj/i_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0825   1.0500            0.0721 &  23.6357 r
  mprj/buf_i[70] (net)                                   1   0.0045 
  mprj/i_FF[70]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0825   1.0500   0.0000   0.0001 &  23.6357 r
  data arrival time                                                                                                 23.6357

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.6019 &  32.5879 r
  clock reconvergence pessimism                                                                           0.0000    32.5879
  clock uncertainty                                                                                      -0.1000    32.4879
  library setup time                                                                    1.0000           -0.0424    32.4455
  data required time                                                                                                32.4455
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4455
  data arrival time                                                                                                -23.6357
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8098

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1362 
  total derate : arrival time                                                                            -0.0075 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1437 

  slack (with derating applied) (MET)                                                                     8.8098 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9534 



  Startpoint: la_data_in[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[164]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[36] (in)                                                          2.5255                     1.4339 &  23.4339 r
  la_data_in[36] (net)                                   2   0.2216 
  mprj/la_data_in[36] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.4339 r
  mprj/la_data_in[36] (net) 
  mprj/i_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4810   2.5367   1.0500   0.1946   0.3059 &  23.7398 r
  mprj/i_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0842   1.0500            0.0765 &  23.8163 r
  mprj/buf_i[164] (net)                                  1   0.0061 
  mprj/i_FF[164]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0063   0.0842   1.0500   0.0025   0.0027 &  23.8190 r
  data arrival time                                                                                                 23.8190

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.7923 &  32.7782 r
  clock reconvergence pessimism                                                                           0.0000    32.7782
  clock uncertainty                                                                                      -0.1000    32.6782
  library setup time                                                                    1.0000           -0.0427    32.6356
  data required time                                                                                                32.6356
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6356
  data arrival time                                                                                                -23.8190
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8166

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1462 
  total derate : arrival time                                                                            -0.0183 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1646 

  slack (with derating applied) (MET)                                                                     8.8166 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9811 



  Startpoint: la_oenb[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[73]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[9] (in)                                                              2.1326                     1.2232 &  23.2232 r
  la_oenb[9] (net)                                       2   0.1874 
  mprj/la_oenb[9] (user_proj_example)                                          0.0000   1.0500            0.0000 &  23.2232 r
  mprj/la_oenb[9] (net) 
  mprj/i_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.5011   2.1386   1.0500   0.2038   0.2856 &  23.5088 r
  mprj/i_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0753   1.0500            0.0934 &  23.6022 r
  mprj/buf_i[73] (net)                                   1   0.0036 
  mprj/i_FF[73]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0753   1.0500   0.0000   0.0000 &  23.6022 r
  data arrival time                                                                                                 23.6022

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.5851 &  32.5710 r
  clock reconvergence pessimism                                                                           0.0000    32.5710
  clock uncertainty                                                                                      -0.1000    32.4710
  library setup time                                                                    1.0000           -0.0420    32.4290
  data required time                                                                                                32.4290
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4290
  data arrival time                                                                                                -23.6022
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8268

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1353 
  total derate : arrival time                                                                            -0.0180 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1534 

  slack (with derating applied) (MET)                                                                     8.8268 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9802 



  Startpoint: la_data_in[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[132]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[4] (in)                                                           2.3353                     1.3381 &  23.3381 r
  la_data_in[4] (net)                                    2   0.2054 
  mprj/la_data_in[4] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.3381 r
  mprj/la_data_in[4] (net) 
  mprj/i_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2492   2.3431   1.0500   0.0987   0.1874 &  23.5255 r
  mprj/i_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0836   1.0500            0.0886 &  23.6142 r
  mprj/buf_i[132] (net)                                  1   0.0077 
  mprj/i_FF[132]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0021   0.0836   1.0500   0.0008   0.0009 &  23.6151 r
  data arrival time                                                                                                 23.6151

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6001 &  32.5861 r
  clock reconvergence pessimism                                                                           0.0000    32.5861
  clock uncertainty                                                                                      -0.1000    32.4861
  library setup time                                                                    1.0000           -0.0425    32.4436
  data required time                                                                                                32.4436
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4436
  data arrival time                                                                                                -23.6151
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8285

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1361 
  total derate : arrival time                                                                            -0.0132 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1493 

  slack (with derating applied) (MET)                                                                     8.8285 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9778 



  Startpoint: la_oenb[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[102]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[38] (in)                                                             2.5178                     1.4339 &  23.4339 r
  la_oenb[38] (net)                                      2   0.2212 
  mprj/la_oenb[38] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.4339 r
  mprj/la_oenb[38] (net) 
  mprj/i_BUF[102]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4752   2.5279   1.0500   0.1876   0.2935 &  23.7274 r
  mprj/i_BUF[102]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0866   1.0500            0.0796 &  23.8070 r
  mprj/buf_i[102] (net)                                  1   0.0080 
  mprj/i_FF[102]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0335   0.0866   1.0500   0.0135   0.0143 &  23.8213 r
  data arrival time                                                                                                 23.8213

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[102]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8073 &  32.7933 r
  clock reconvergence pessimism                                                                           0.0000    32.7933
  clock uncertainty                                                                                      -0.1000    32.6933
  library setup time                                                                    1.0000           -0.0430    32.6503
  data required time                                                                                                32.6503
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6503
  data arrival time                                                                                                -23.8213
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8289

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1470 
  total derate : arrival time                                                                            -0.0184 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1655 

  slack (with derating applied) (MET)                                                                     8.8289 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9944 



  Startpoint: la_data_in[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[157]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[29] (in)                                                          2.3357                     1.3443 &  23.3443 r
  la_data_in[29] (net)                                   2   0.2057 
  mprj/la_data_in[29] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.3443 r
  mprj/la_data_in[29] (net) 
  mprj/i_BUF[157]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8277   2.3418   1.0500   0.3065   0.3979 &  23.7423 r
  mprj/i_BUF[157]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0916   1.0500            0.0972 &  23.8395 r
  mprj/buf_i[157] (net)                                  2   0.0138 
  mprj/i_FF[157]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0167   0.0916   1.0500   0.0067   0.0073 &  23.8468 r
  data arrival time                                                                                                 23.8468

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[157]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8332 &  32.8192 r
  clock reconvergence pessimism                                                                           0.0000    32.8192
  clock uncertainty                                                                                      -0.1000    32.7192
  library setup time                                                                    1.0000           -0.0433    32.6758
  data required time                                                                                                32.6758
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6758
  data arrival time                                                                                                -23.8468
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8291

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1484 
  total derate : arrival time                                                                            -0.0239 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1723 

  slack (with derating applied) (MET)                                                                     8.8291 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0014 



  Startpoint: la_data_in[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[148]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[20] (in)                                                          2.0528                     1.1844 &  23.1844 r
  la_data_in[20] (net)                                   2   0.1790 
  mprj/la_data_in[20] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.1844 r
  mprj/la_data_in[20] (net) 
  mprj/i_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.9306   2.0579   1.0500   0.3782   0.4613 &  23.6456 r
  mprj/i_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0761   1.0500            0.0996 &  23.7452 r
  mprj/buf_i[148] (net)                                  1   0.0051 
  mprj/i_FF[148]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0761   1.0500   0.0000   0.0000 &  23.7452 r
  data arrival time                                                                                                 23.7452

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.7518 &  32.7378 r
  clock reconvergence pessimism                                                                           0.0000    32.7378
  clock uncertainty                                                                                      -0.1000    32.6378
  library setup time                                                                    1.0000           -0.0423    32.5955
  data required time                                                                                                32.5955
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5955
  data arrival time                                                                                                -23.7452
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8502

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1441 
  total derate : arrival time                                                                            -0.0267 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1708 

  slack (with derating applied) (MET)                                                                     8.8502 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0210 



  Startpoint: la_data_in[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[165]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[37] (in)                                                          2.4916                     1.4141 &  23.4141 r
  la_data_in[37] (net)                                   2   0.2186 
  mprj/la_data_in[37] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.4141 r
  mprj/la_data_in[37] (net) 
  mprj/i_BUF[165]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4607   2.5028   1.0500   0.1862   0.2956 &  23.7096 r
  mprj/i_BUF[165]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0860   1.0500            0.0807 &  23.7903 r
  mprj/buf_i[165] (net)                                  1   0.0079 
  mprj/i_FF[165]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0064   0.0860   1.0500   0.0026   0.0028 &  23.7931 r
  data arrival time                                                                                                 23.7931

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[165]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8029 &  32.7888 r
  clock reconvergence pessimism                                                                           0.0000    32.7888
  clock uncertainty                                                                                      -0.1000    32.6888
  library setup time                                                                    1.0000           -0.0430    32.6458
  data required time                                                                                                32.6458
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6458
  data arrival time                                                                                                -23.7931
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8527

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1468 
  total derate : arrival time                                                                            -0.0181 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1648 

  slack (with derating applied) (MET)                                                                     8.8527 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0175 



  Startpoint: la_data_in[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[171]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[43] (in)                                                          2.4384                     1.3886 &  23.3886 r
  la_data_in[43] (net)                                   2   0.2141 
  mprj/la_data_in[43] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.3886 r
  mprj/la_data_in[43] (net) 
  mprj/i_BUF[171]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4846   2.4482   1.0500   0.1963   0.2994 &  23.6881 r
  mprj/i_BUF[171]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1047   1.0500            0.1026 &  23.7907 r
  mprj/buf_i[171] (net)                                  2   0.0245 
  mprj/i_FF[171]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0741   0.1047   1.0500   0.0303   0.0322 &  23.8229 r
  data arrival time                                                                                                 23.8229

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[171]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8515 &  32.8374 r
  clock reconvergence pessimism                                                                           0.0000    32.8374
  clock uncertainty                                                                                      -0.1000    32.7374
  library setup time                                                                    1.0000           -0.0445    32.6929
  data required time                                                                                                32.6929
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6929
  data arrival time                                                                                                -23.8229
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8700

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1493 
  total derate : arrival time                                                                            -0.0207 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1700 

  slack (with derating applied) (MET)                                                                     8.8700 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0400 



  Startpoint: wbs_dat_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[29]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[29] (in)                                                           2.3031                     1.3114 &  23.3114 r
  wbs_dat_i[29] (net)                                    2   0.2021 
  mprj/wbs_dat_i[29] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.3114 r
  mprj/wbs_dat_i[29] (net) 
  mprj/i_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   2.3123   1.0500   0.0000   0.0894 &  23.4007 r
  mprj/i_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0800   1.0500            0.0868 &  23.4876 r
  mprj/buf_i[29] (net)                                   1   0.0053 
  mprj/i_FF[29]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0800   1.0500   0.0000   0.0000 &  23.4876 r
  data arrival time                                                                                                 23.4876

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.5377 &  32.5236 r
  clock reconvergence pessimism                                                                           0.0000    32.5236
  clock uncertainty                                                                                      -0.1000    32.4236
  library setup time                                                                    1.0000           -0.0421    32.3815
  data required time                                                                                                32.3815
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.3815
  data arrival time                                                                                                -23.4876
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8939

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1328 
  total derate : arrival time                                                                            -0.0084 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1412 

  slack (with derating applied) (MET)                                                                     8.8939 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0351 



  Startpoint: io_in[17] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[209]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[17] (in)                                                               2.0498                     1.1919 &  23.1919 r
  io_in[17] (net)                                        2   0.1796 
  mprj/io_in[17] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.1919 r
  mprj/io_in[17] (net) 
  mprj/i_BUF[209]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.5038   2.0527   1.0500   0.2050   0.2671 &  23.4590 r
  mprj/i_BUF[209]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1044   1.0500            0.1269 &  23.5859 r
  mprj/buf_i[209] (net)                                  2   0.0296 
  mprj/i_FF[209]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1044   1.0500   0.0000   0.0007 &  23.5866 r
  data arrival time                                                                                                 23.5866

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[209]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6462 &  32.6321 r
  clock reconvergence pessimism                                                                           0.0000    32.6321
  clock uncertainty                                                                                      -0.1000    32.5321
  library setup time                                                                    1.0000           -0.0438    32.4883
  data required time                                                                                                32.4883
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4883
  data arrival time                                                                                                -23.5866
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9017

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1385 
  total derate : arrival time                                                                            -0.0188 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1573 

  slack (with derating applied) (MET)                                                                     8.9017 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0590 



  Startpoint: la_oenb[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[109]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[45] (in)                                                             2.7662                     1.5761 &  23.5761 r
  la_oenb[45] (net)                                      2   0.2423 
  mprj/la_oenb[45] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.5761 r
  mprj/la_oenb[45] (net) 
  mprj/i_BUF[109]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0145   2.7753   1.0500   0.0059   0.1123 &  23.6884 r
  mprj/i_BUF[109]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1044   1.0500            0.0817 &  23.7701 r
  mprj/buf_i[109] (net)                                  2   0.0198 
  mprj/i_FF[109]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0457   0.1044   1.0500   0.0185   0.0198 &  23.7899 r
  data arrival time                                                                                                 23.7899

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[109]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8597 &  32.8456 r
  clock reconvergence pessimism                                                                           0.0000    32.8456
  clock uncertainty                                                                                      -0.1000    32.7456
  library setup time                                                                    1.0000           -0.0445    32.7011
  data required time                                                                                                32.7011
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7011
  data arrival time                                                                                                -23.7899
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9112

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1498 
  total derate : arrival time                                                                            -0.0102 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1599 

  slack (with derating applied) (MET)                                                                     8.9112 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0712 



  Startpoint: la_oenb[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[98]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[34] (in)                                                             2.4694                     1.4286 &  23.4286 r
  la_oenb[34] (net)                                      2   0.2162 
  mprj/la_oenb[34] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.4286 r
  mprj/la_oenb[34] (net) 
  mprj/i_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.2267   2.4754   1.0500   0.0920   0.1781 &  23.6068 r
  mprj/i_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0837   1.0500            0.0800 &  23.6868 r
  mprj/buf_i[98] (net)                                   1   0.0064 
  mprj/i_FF[98]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0837   1.0500   0.0000   0.0001 &  23.6869 r
  data arrival time                                                                                                 23.6869

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.7938 &  32.7797 r
  clock reconvergence pessimism                                                                           0.0000    32.7797
  clock uncertainty                                                                                      -0.1000    32.6797
  library setup time                                                                    1.0000           -0.0427    32.6371
  data required time                                                                                                32.6371
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6371
  data arrival time                                                                                                -23.6869
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9502

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1463 
  total derate : arrival time                                                                            -0.0123 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1586 

  slack (with derating applied) (MET)                                                                     8.9502 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1088 



  Startpoint: la_oenb[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[116]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[52] (in)                                                             2.5229                     1.4308 &  23.4308 r
  la_oenb[52] (net)                                      2   0.2213 
  mprj/la_oenb[52] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.4308 r
  mprj/la_oenb[52] (net) 
  mprj/i_BUF[116]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3010   2.5349   1.0500   0.1192   0.2318 &  23.6626 r
  mprj/i_BUF[116]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0835   1.0500            0.0759 &  23.7385 r
  mprj/buf_i[116] (net)                                  1   0.0057 
  mprj/i_FF[116]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0185   0.0835   1.0500   0.0075   0.0080 &  23.7465 r
  data arrival time                                                                                                 23.7465

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[116]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8602 &  32.8461 r
  clock reconvergence pessimism                                                                           0.0000    32.8461
  clock uncertainty                                                                                      -0.1000    32.7461
  library setup time                                                                    1.0000           -0.0429    32.7033
  data required time                                                                                                32.7033
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7033
  data arrival time                                                                                                -23.7465
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9568

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1498 
  total derate : arrival time                                                                            -0.0150 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1648 

  slack (with derating applied) (MET)                                                                     8.9568 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1216 



  Startpoint: la_oenb[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[121]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[57] (in)                                                             2.6359                     1.4905 &  23.4905 r
  la_oenb[57] (net)                                      2   0.2311 
  mprj/la_oenb[57] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.4905 r
  mprj/la_oenb[57] (net) 
  mprj/i_BUF[121]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.6494   1.0500   0.0000   0.1174 &  23.6079 r
  mprj/i_BUF[121]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1016   1.0500            0.0871 &  23.6950 r
  mprj/buf_i[121] (net)                                  2   0.0190 
  mprj/i_FF[121]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1016   1.0500   0.0000   0.0004 &  23.6955 r
  data arrival time                                                                                                 23.6955

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[121]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8130 &  32.7989 r
  clock reconvergence pessimism                                                                           0.0000    32.7989
  clock uncertainty                                                                                      -0.1000    32.6989
  library setup time                                                                    1.0000           -0.0440    32.6549
  data required time                                                                                                32.6549
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6549
  data arrival time                                                                                                -23.6955
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9594

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1473 
  total derate : arrival time                                                                            -0.0098 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1571 

  slack (with derating applied) (MET)                                                                     8.9594 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1165 



  Startpoint: la_oenb[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[122]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[58] (in)                                                             2.5686                     1.4525 &  23.4525 r
  la_oenb[58] (net)                                      2   0.2251 
  mprj/la_oenb[58] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.4525 r
  mprj/la_oenb[58] (net) 
  mprj/i_BUF[122]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.5816   1.0500   0.0000   0.1154 &  23.5680 r
  mprj/i_BUF[122]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1040   1.0500            0.0936 &  23.6616 r
  mprj/buf_i[122] (net)                                  2   0.0222 
  mprj/i_FF[122]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0192   0.1040   1.0500   0.0076   0.0085 &  23.6701 r
  data arrival time                                                                                                 23.6701

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[122]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8107 &  32.7966 r
  clock reconvergence pessimism                                                                           0.0000    32.7966
  clock uncertainty                                                                                      -0.1000    32.6967
  library setup time                                                                    1.0000           -0.0444    32.6523
  data required time                                                                                                32.6523
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6523
  data arrival time                                                                                                -23.6701
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9822

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1472 
  total derate : arrival time                                                                            -0.0104 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1576 

  slack (with derating applied) (MET)                                                                     8.9822 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1397 



  Startpoint: io_in[25] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[217]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[25] (in)                                                               2.3203                     1.3180 &  23.3180 r
  io_in[25] (net)                                        2   0.2034 
  mprj/io_in[25] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.3180 r
  mprj/io_in[25] (net) 
  mprj/i_BUF[217]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.3305   1.0500   0.0000   0.0959 &  23.4139 r
  mprj/i_BUF[217]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1028   1.0500            0.1082 &  23.5221 r
  mprj/buf_i[217] (net)                                  2   0.0244 
  mprj/i_FF[217]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1028   1.0500   0.0000   0.0005 &  23.5227 r
  data arrival time                                                                                                 23.5227

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[217]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6705 &  32.6565 r
  clock reconvergence pessimism                                                                           0.0000    32.6565
  clock uncertainty                                                                                      -0.1000    32.5565
  library setup time                                                                    1.0000           -0.0436    32.5129
  data required time                                                                                                32.5129
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5129
  data arrival time                                                                                                -23.5227
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9902

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1398 
  total derate : arrival time                                                                            -0.0097 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1496 

  slack (with derating applied) (MET)                                                                     8.9902 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1398 



  Startpoint: io_in[12] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[204]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[12] (in)                                                               2.0006                     1.1568 &  23.1568 r
  io_in[12] (net)                                        2   0.1747 
  mprj/io_in[12] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.1568 r
  mprj/io_in[12] (net) 
  mprj/i_BUF[204]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.1547   2.0055   1.0500   0.0605   0.1242 &  23.2810 r
  mprj/i_BUF[204]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1003   1.0500            0.1262 &  23.4072 r
  mprj/buf_i[204] (net)                                  2   0.0265 
  mprj/i_FF[204]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1003   1.0500   0.0000   0.0007 &  23.4078 r
  data arrival time                                                                                                 23.4078

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[204]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.5632 &  32.5491 r
  clock reconvergence pessimism                                                                           0.0000    32.5491
  clock uncertainty                                                                                      -0.1000    32.4491
  library setup time                                                                    1.0000           -0.0431    32.4060
  data required time                                                                                                32.4060
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4060
  data arrival time                                                                                                -23.4078
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9982

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1342 
  total derate : arrival time                                                                            -0.0120 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1461 

  slack (with derating applied) (MET)                                                                     8.9982 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1443 



  Startpoint: la_data_in[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[161]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[33] (in)                                                          2.3755                     1.3583 &  23.3583 r
  la_data_in[33] (net)                                   2   0.2088 
  mprj/la_data_in[33] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.3583 r
  mprj/la_data_in[33] (net) 
  mprj/i_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2883   2.3833   1.0500   0.1172   0.2066 &  23.5649 r
  mprj/i_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0831   1.0500            0.0855 &  23.6504 r
  mprj/buf_i[161] (net)                                  1   0.0070 
  mprj/i_FF[161]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0831   1.0500   0.0000   0.0001 &  23.6505 r
  data arrival time                                                                                                 23.6505

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8070 &  32.7929 r
  clock reconvergence pessimism                                                                           0.0000    32.7929
  clock uncertainty                                                                                      -0.1000    32.6929
  library setup time                                                                    1.0000           -0.0428    32.6501
  data required time                                                                                                32.6501
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6501
  data arrival time                                                                                                -23.6505
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9996

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1470 
  total derate : arrival time                                                                            -0.0139 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1609 

  slack (with derating applied) (MET)                                                                     8.9996 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1605 



  Startpoint: la_data_in[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[142]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[14] (in)                                                          2.2096                     1.2766 &  23.2766 r
  la_data_in[14] (net)                                   2   0.1931 
  mprj/la_data_in[14] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.2766 r
  mprj/la_data_in[14] (net) 
  mprj/i_BUF[142]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2796   2.2151   1.0500   0.1117   0.1878 &  23.4644 r
  mprj/i_BUF[142]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0796   1.0500            0.0928 &  23.5572 r
  mprj/buf_i[142] (net)                                  1   0.0060 
  mprj/i_FF[142]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0796   1.0500   0.0000   0.0001 &  23.5573 r
  data arrival time                                                                                                 23.5573

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[142]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.7160 &  32.7020 r
  clock reconvergence pessimism                                                                           0.0000    32.7020
  clock uncertainty                                                                                      -0.1000    32.6020
  library setup time                                                                    1.0000           -0.0424    32.5596
  data required time                                                                                                32.5596
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5596
  data arrival time                                                                                                -23.5573
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0023

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1422 
  total derate : arrival time                                                                            -0.0134 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1556 

  slack (with derating applied) (MET)                                                                     9.0023 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1578 



  Startpoint: la_oenb[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[120]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[56] (in)                                                             2.4968                     1.4171 &  23.4171 r
  la_oenb[56] (net)                                      2   0.2191 
  mprj/la_oenb[56] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.4171 r
  mprj/la_oenb[56] (net) 
  mprj/i_BUF[120]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0125   2.5084   1.0500   0.0047   0.1111 &  23.5282 r
  mprj/i_BUF[120]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1152   1.0500            0.1086 &  23.6368 r
  mprj/buf_i[120] (net)                                  2   0.0336 
  mprj/i_FF[120]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0521   0.1152   1.0500   0.0212   0.0231 &  23.6599 r
  data arrival time                                                                                                 23.6599

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[120]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8233 &  32.8092 r
  clock reconvergence pessimism                                                                           0.0000    32.8092
  clock uncertainty                                                                                      -0.1000    32.7092
  library setup time                                                                    1.0000           -0.0462    32.6630
  data required time                                                                                                32.6630
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6630
  data arrival time                                                                                                -23.6599
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0031

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1479 
  total derate : arrival time                                                                            -0.0116 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1594 

  slack (with derating applied) (MET)                                                                     9.0031 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1625 



  Startpoint: la_oenb[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[117]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[53] (in)                                                             2.5312                     1.4356 &  23.4356 r
  la_oenb[53] (net)                                      2   0.2221 
  mprj/la_oenb[53] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.4356 r
  mprj/la_oenb[53] (net) 
  mprj/i_BUF[117]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.1420   2.5431   1.0500   0.0560   0.1673 &  23.6029 r
  mprj/i_BUF[117]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0880   1.0500            0.0802 &  23.6831 r
  mprj/buf_i[117] (net)                                  1   0.0090 
  mprj/i_FF[117]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0880   1.0500   0.0000   0.0001 &  23.6833 r
  data arrival time                                                                                                 23.6833

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[117]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8614 &  32.8474 r
  clock reconvergence pessimism                                                                           0.0000    32.8474
  clock uncertainty                                                                                      -0.1000    32.7474
  library setup time                                                                    1.0000           -0.0431    32.7042
  data required time                                                                                                32.7042
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7042
  data arrival time                                                                                                -23.6833
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0210

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1499 
  total derate : arrival time                                                                            -0.0118 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1617 

  slack (with derating applied) (MET)                                                                     9.0210 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1826 



  Startpoint: la_oenb[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[115]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[51] (in)                                                             2.4600                     1.4045 &  23.4045 r
  la_oenb[51] (net)                                      2   0.2162 
  mprj/la_oenb[51] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.4045 r
  mprj/la_oenb[51] (net) 
  mprj/i_BUF[115]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2274   2.4686   1.0500   0.0884   0.1873 &  23.5919 r
  mprj/i_BUF[115]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0845   1.0500            0.0813 &  23.6732 r
  mprj/buf_i[115] (net)                                  1   0.0071 
  mprj/i_FF[115]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0114   0.0845   1.0500   0.0047   0.0050 &  23.6782 r
  data arrival time                                                                                                 23.6782

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[115]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8585 &  32.8444 r
  clock reconvergence pessimism                                                                           0.0000    32.8444
  clock uncertainty                                                                                      -0.1000    32.7444
  library setup time                                                                    1.0000           -0.0429    32.7015
  data required time                                                                                                32.7015
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7015
  data arrival time                                                                                                -23.6782
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0233

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1497 
  total derate : arrival time                                                                            -0.0130 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1627 

  slack (with derating applied) (MET)                                                                     9.0233 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1861 



  Startpoint: la_data_in[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[168]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[40] (in)                                                          2.4410                     1.3888 &  23.3888 r
  la_data_in[40] (net)                                   2   0.2143 
  mprj/la_data_in[40] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.3888 r
  mprj/la_data_in[40] (net) 
  mprj/i_BUF[168]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.1344   2.4512   1.0500   0.0546   0.1515 &  23.5404 r
  mprj/i_BUF[168]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0913   1.0500            0.0897 &  23.6301 r
  mprj/buf_i[168] (net)                                  2   0.0124 
  mprj/i_FF[168]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0043   0.0913   1.0500   0.0017   0.0019 &  23.6320 r
  data arrival time                                                                                                 23.6320

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[168]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8133 &  32.7993 r
  clock reconvergence pessimism                                                                           0.0000    32.7993
  clock uncertainty                                                                                      -0.1000    32.6993
  library setup time                                                                    1.0000           -0.0433    32.6560
  data required time                                                                                                32.6560
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6560
  data arrival time                                                                                                -23.6320
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0239

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1473 
  total derate : arrival time                                                                            -0.0116 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1589 

  slack (with derating applied) (MET)                                                                     9.0239 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1828 



  Startpoint: la_oenb[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[110]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[46] (in)                                                             2.3946                     1.3599 &  23.3599 r
  la_oenb[46] (net)                                      2   0.2100 
  mprj/la_oenb[46] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.3599 r
  mprj/la_oenb[46] (net) 
  mprj/i_BUF[110]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2438   2.4052   1.0500   0.0955   0.1980 &  23.5579 r
  mprj/i_BUF[110]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1046   1.0500            0.1051 &  23.6630 r
  mprj/buf_i[110] (net)                                  2   0.0250 
  mprj/i_FF[110]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0353   0.1046   1.0500   0.0144   0.0155 &  23.6785 r
  data arrival time                                                                                                 23.6785

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[110]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8615 &  32.8474 r
  clock reconvergence pessimism                                                                           0.0000    32.8474
  clock uncertainty                                                                                      -0.1000    32.7474
  library setup time                                                                    1.0000           -0.0445    32.7029
  data required time                                                                                                32.7029
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7029
  data arrival time                                                                                                -23.6785
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0243

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1499 
  total derate : arrival time                                                                            -0.0152 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1650 

  slack (with derating applied) (MET)                                                                     9.0243 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1894 



  Startpoint: la_oenb[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[124]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[60] (in)                                                             2.4541                     1.3941 &  23.3941 r
  la_oenb[60] (net)                                      2   0.2153 
  mprj/la_oenb[60] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.3941 r
  mprj/la_oenb[60] (net) 
  mprj/i_BUF[124]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.4650   1.0500   0.0000   0.1038 &  23.4978 r
  mprj/i_BUF[124]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1121   1.0500            0.1085 &  23.6063 r
  mprj/buf_i[124] (net)                                  2   0.0314 
  mprj/i_FF[124]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0078   0.1121   1.0500   0.0030   0.0041 &  23.6103 r
  data arrival time                                                                                                 23.6103

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[124]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8069 &  32.7928 r
  clock reconvergence pessimism                                                                           0.0000    32.7928
  clock uncertainty                                                                                      -0.1000    32.6928
  library setup time                                                                    1.0000           -0.0455    32.6473
  data required time                                                                                                32.6473
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6473
  data arrival time                                                                                                -23.6103
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0370

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1470 
  total derate : arrival time                                                                            -0.0103 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1573 

  slack (with derating applied) (MET)                                                                     9.0370 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1943 



  Startpoint: la_data_in[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[160]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[32] (in)                                                          2.3009                     1.3133 &  23.3133 r
  la_data_in[32] (net)                                   2   0.2020 
  mprj/la_data_in[32] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.3133 r
  mprj/la_data_in[32] (net) 
  mprj/i_BUF[160]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2418   2.3088   1.0500   0.0925   0.1807 &  23.4940 r
  mprj/i_BUF[160]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0847   1.0500            0.0920 &  23.5861 r
  mprj/buf_i[160] (net)                                  1   0.0089 
  mprj/i_FF[160]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0374   0.0847   1.0500   0.0152   0.0160 &  23.6021 r
  data arrival time                                                                                                 23.6021

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[160]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8073 &  32.7933 r
  clock reconvergence pessimism                                                                           0.0000    32.7933
  clock uncertainty                                                                                      -0.1000    32.6933
  library setup time                                                                    1.0000           -0.0429    32.6504
  data required time                                                                                                32.6504
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6504
  data arrival time                                                                                                -23.6021
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0483

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1470 
  total derate : arrival time                                                                            -0.0138 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1608 

  slack (with derating applied) (MET)                                                                     9.0483 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2090 



  Startpoint: la_oenb[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[88]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[24] (in)                                                             2.3211                     1.3299 &  23.3299 r
  la_oenb[24] (net)                                      2   0.2041 
  mprj/la_oenb[24] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.3299 r
  mprj/la_oenb[24] (net) 
  mprj/i_BUF[88]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.2247   2.3285   1.0500   0.0884   0.1732 &  23.5031 r
  mprj/i_BUF[88]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0927   1.0500            0.0990 &  23.6022 r
  mprj/buf_i[88] (net)                                   2   0.0150 
  mprj/i_FF[88]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0140   0.0927   1.0500   0.0055   0.0060 &  23.6082 r
  data arrival time                                                                                                 23.6082

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[88]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.8205 &  32.8065 r
  clock reconvergence pessimism                                                                           0.0000    32.8065
  clock uncertainty                                                                                      -0.1000    32.7065
  library setup time                                                                    1.0000           -0.0434    32.6631
  data required time                                                                                                32.6631
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6631
  data arrival time                                                                                                -23.6082
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0549

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1477 
  total derate : arrival time                                                                            -0.0133 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1610 

  slack (with derating applied) (MET)                                                                     9.0549 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2159 



  Startpoint: la_data_in[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[135]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[7] (in)                                                           2.1179                     1.2115 &  23.2115 r
  la_data_in[7] (net)                                    2   0.1859 
  mprj/la_data_in[7] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.2115 r
  mprj/la_data_in[7] (net) 
  mprj/i_BUF[135]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0790   2.1245   1.0500   0.0301   0.1061 &  23.3176 r
  mprj/i_BUF[135]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0759   1.0500            0.0950 &  23.4126 r
  mprj/buf_i[135] (net)                                  1   0.0042 
  mprj/i_FF[135]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0759   1.0500   0.0000   0.0000 &  23.4127 r
  data arrival time                                                                                                 23.4127

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[135]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6302 &  32.6161 r
  clock reconvergence pessimism                                                                           0.0000    32.6161
  clock uncertainty                                                                                      -0.1000    32.5161
  library setup time                                                                    1.0000           -0.0421    32.4740
  data required time                                                                                                32.4740
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4740
  data arrival time                                                                                                -23.4127
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0613

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1377 
  total derate : arrival time                                                                            -0.0096 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1473 

  slack (with derating applied) (MET)                                                                     9.0613 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2086 



  Startpoint: la_data_in[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[158]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[30] (in)                                                          2.2516                     1.2866 &  23.2866 r
  la_data_in[30] (net)                                   2   0.1977 
  mprj/la_data_in[30] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.2866 r
  mprj/la_data_in[30] (net) 
  mprj/i_BUF[158]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2660   2.2593   1.0500   0.1056   0.1902 &  23.4768 r
  mprj/i_BUF[158]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0883   1.0500            0.0991 &  23.5759 r
  mprj/buf_i[158] (net)                                  1   0.0122 
  mprj/i_FF[158]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0541   0.0883   1.0500   0.0221   0.0233 &  23.5993 r
  data arrival time                                                                                                 23.5993

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[158]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8260 &  32.8119 r
  clock reconvergence pessimism                                                                           0.0000    32.8119
  clock uncertainty                                                                                      -0.1000    32.7119
  library setup time                                                                    1.0000           -0.0431    32.6688
  data required time                                                                                                32.6688
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6688
  data arrival time                                                                                                -23.5993
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0695

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1480 
  total derate : arrival time                                                                            -0.0149 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1629 

  slack (with derating applied) (MET)                                                                     9.0695 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2324 



  Startpoint: la_data_in[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[159]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[31] (in)                                                          2.2111                     1.2645 &  23.2645 r
  la_data_in[31] (net)                                   2   0.1942 
  mprj/la_data_in[31] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.2645 r
  mprj/la_data_in[31] (net) 
  mprj/i_BUF[159]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2909   2.2186   1.0500   0.1136   0.1975 &  23.4620 r
  mprj/i_BUF[159]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0862   1.0500            0.0996 &  23.5616 r
  mprj/buf_i[159] (net)                                  2   0.0111 
  mprj/i_FF[159]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0114   0.0862   1.0500   0.0046   0.0049 &  23.5665 r
  data arrival time                                                                                                 23.5665

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[159]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8187 &  32.8046 r
  clock reconvergence pessimism                                                                           0.0000    32.8046
  clock uncertainty                                                                                      -0.1000    32.7046
  library setup time                                                                    1.0000           -0.0430    32.6616
  data required time                                                                                                32.6616
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6616
  data arrival time                                                                                                -23.5665
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0951

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1476 
  total derate : arrival time                                                                            -0.0144 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1620 

  slack (with derating applied) (MET)                                                                     9.0951 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2571 



  Startpoint: la_oenb[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[91]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[27] (in)                                                             2.1755                     1.2435 &  23.2435 r
  la_oenb[27] (net)                                      2   0.1910 
  mprj/la_oenb[27] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.2435 r
  mprj/la_oenb[27] (net) 
  mprj/i_BUF[91]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.3715   2.1828   1.0500   0.1495   0.2331 &  23.4767 r
  mprj/i_BUF[91]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0939   1.0500            0.1092 &  23.5859 r
  mprj/buf_i[91] (net)                                   2   0.0180 
  mprj/i_FF[91]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0149   0.0939   1.0500   0.0059   0.0064 &  23.5923 r
  data arrival time                                                                                                 23.5923

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[91]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.8516 &  32.8375 r
  clock reconvergence pessimism                                                                           0.0000    32.8375
  clock uncertainty                                                                                      -0.1000    32.7375
  library setup time                                                                    1.0000           -0.0435    32.6941
  data required time                                                                                                32.6941
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6941
  data arrival time                                                                                                -23.5923
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1017

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1493 
  total derate : arrival time                                                                            -0.0166 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1660 

  slack (with derating applied) (MET)                                                                     9.1017 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2677 



  Startpoint: la_oenb[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[94]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[30] (in)                                                             2.4110                     1.3759 &  23.3759 r
  la_oenb[30] (net)                                      2   0.2118 
  mprj/la_oenb[30] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.3759 r
  mprj/la_oenb[30] (net) 
  mprj/i_BUF[94]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   2.4197   1.0500   0.0000   0.0871 &  23.4630 r
  mprj/i_BUF[94]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0898   1.0500            0.0902 &  23.5532 r
  mprj/buf_i[94] (net)                                   2   0.0116 
  mprj/i_FF[94]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0062   0.0898   1.0500   0.0025   0.0028 &  23.5560 r
  data arrival time                                                                                                 23.5560

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[94]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.8198 &  32.8057 r
  clock reconvergence pessimism                                                                           0.0000    32.8057
  clock uncertainty                                                                                      -0.1000    32.7057
  library setup time                                                                    1.0000           -0.0432    32.6625
  data required time                                                                                                32.6625
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6625
  data arrival time                                                                                                -23.5560
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1065

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1477 
  total derate : arrival time                                                                            -0.0086 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1562 

  slack (with derating applied) (MET)                                                                     9.1065 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2628 



  Startpoint: io_in[26] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[218]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[26] (in)                                                               2.0971                     1.1955 &  23.1955 r
  io_in[26] (net)                                        2   0.1838 
  mprj/io_in[26] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.1955 r
  mprj/io_in[26] (net) 
  mprj/i_BUF[218]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.1049   1.0500   0.0000   0.0796 &  23.2751 r
  mprj/i_BUF[218]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1048   1.0500            0.1240 &  23.3991 r
  mprj/buf_i[218] (net)                                  2   0.0293 
  mprj/i_FF[218]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1048   1.0500   0.0000   0.0006 &  23.3997 r
  data arrival time                                                                                                 23.3997

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[218]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6673 &  32.6532 r
  clock reconvergence pessimism                                                                           0.0000    32.6532
  clock uncertainty                                                                                      -0.1000    32.5532
  library setup time                                                                    1.0000           -0.0439    32.5093
  data required time                                                                                                32.5093
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5093
  data arrival time                                                                                                -23.3997
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1096

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1396 
  total derate : arrival time                                                                            -0.0097 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1494 

  slack (with derating applied) (MET)                                                                     9.1096 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2590 



  Startpoint: la_oenb[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[104]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[40] (in)                                                             2.3441                     1.3477 &  23.3477 r
  la_oenb[40] (net)                                      2   0.2064 
  mprj/la_oenb[40] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.3477 r
  mprj/la_oenb[40] (net) 
  mprj/i_BUF[104]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.3506   1.0500   0.0000   0.0811 &  23.4288 r
  mprj/i_BUF[104]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0871   1.0500            0.0918 &  23.5206 r
  mprj/buf_i[104] (net)                                  2   0.0103 
  mprj/i_FF[104]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0871   1.0500   0.0000   0.0001 &  23.5207 r
  data arrival time                                                                                                 23.5207

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[104]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8134 &  32.7994 r
  clock reconvergence pessimism                                                                           0.0000    32.7994
  clock uncertainty                                                                                      -0.1000    32.6994
  library setup time                                                                    1.0000           -0.0430    32.6563
  data required time                                                                                                32.6563
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6563
  data arrival time                                                                                                -23.5207
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1356

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1473 
  total derate : arrival time                                                                            -0.0082 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1556 

  slack (with derating applied) (MET)                                                                     9.1356 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2911 



  Startpoint: la_oenb[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[108]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[44] (in)                                                             2.2586                     1.2905 &  23.2905 r
  la_oenb[44] (net)                                      2   0.1983 
  mprj/la_oenb[44] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.2905 r
  mprj/la_oenb[44] (net) 
  mprj/i_BUF[108]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.1895   2.2663   1.0500   0.0730   0.1609 &  23.4513 r
  mprj/i_BUF[108]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0906   1.0500            0.1010 &  23.5523 r
  mprj/buf_i[108] (net)                                  2   0.0138 
  mprj/i_FF[108]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0245   0.0906   1.0500   0.0100   0.0106 &  23.5629 r
  data arrival time                                                                                                 23.5629

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[108]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8562 &  32.8421 r
  clock reconvergence pessimism                                                                           0.0000    32.8421
  clock uncertainty                                                                                      -0.1000    32.7421
  library setup time                                                                    1.0000           -0.0433    32.6988
  data required time                                                                                                32.6988
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6988
  data arrival time                                                                                                -23.5629
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1359

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1496 
  total derate : arrival time                                                                            -0.0130 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1626 

  slack (with derating applied) (MET)                                                                     9.1359 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2984 



  Startpoint: la_oenb[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[114]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[50] (in)                                                             2.3536                     1.3398 &  23.3398 r
  la_oenb[50] (net)                                      2   0.2065 
  mprj/la_oenb[50] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.3398 r
  mprj/la_oenb[50] (net) 
  mprj/i_BUF[114]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0090   2.3634   1.0500   0.0034   0.0976 &  23.4374 r
  mprj/i_BUF[114]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0850   1.0500            0.0887 &  23.5261 r
  mprj/buf_i[114] (net)                                  1   0.0086 
  mprj/i_FF[114]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0441   0.0850   1.0500   0.0180   0.0190 &  23.5451 r
  data arrival time                                                                                                 23.5451

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[114]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8451 &  32.8311 r
  clock reconvergence pessimism                                                                           0.0000    32.8311
  clock uncertainty                                                                                      -0.1000    32.7311
  library setup time                                                                    1.0000           -0.0429    32.6881
  data required time                                                                                                32.6881
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6881
  data arrival time                                                                                                -23.5451
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1430

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1490 
  total derate : arrival time                                                                            -0.0098 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1588 

  slack (with derating applied) (MET)                                                                     9.1430 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3018 



  Startpoint: la_data_in[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[156]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[28] (in)                                                          2.1145                     1.2086 &  23.2086 r
  la_data_in[28] (net)                                   2   0.1855 
  mprj/la_data_in[28] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.2086 r
  mprj/la_data_in[28] (net) 
  mprj/i_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.2754   2.1215   1.0500   0.1115   0.1922 &  23.4009 r
  mprj/i_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1072   1.0500            0.1251 &  23.5259 r
  mprj/buf_i[156] (net)                                  2   0.0312 
  mprj/i_FF[156]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0539   0.1072   1.0500   0.0220   0.0237 &  23.5496 r
  data arrival time                                                                                                 23.5496

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8516 &  32.8375 r
  clock reconvergence pessimism                                                                           0.0000    32.8375
  clock uncertainty                                                                                      -0.1000    32.7375
  library setup time                                                                    1.0000           -0.0449    32.6926
  data required time                                                                                                32.6926
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6926
  data arrival time                                                                                                -23.5496
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1430

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1493 
  total derate : arrival time                                                                            -0.0162 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1656 

  slack (with derating applied) (MET)                                                                     9.1430 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3086 



  Startpoint: la_oenb[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[111]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[47] (in)                                                             2.3824                     1.3565 &  23.3565 r
  la_oenb[47] (net)                                      2   0.2091 
  mprj/la_oenb[47] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.3565 r
  mprj/la_oenb[47] (net) 
  mprj/i_BUF[111]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.3918   1.0500   0.0000   0.0939 &  23.4503 r
  mprj/i_BUF[111]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0942   1.0500            0.0964 &  23.5468 r
  mprj/buf_i[111] (net)                                  2   0.0155 
  mprj/i_FF[111]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0299   0.0942   1.0500   0.0119   0.0128 &  23.5596 r
  data arrival time                                                                                                 23.5596

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[111]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8614 &  32.8473 r
  clock reconvergence pessimism                                                                           0.0000    32.8473
  clock uncertainty                                                                                      -0.1000    32.7473
  library setup time                                                                    1.0000           -0.0435    32.7038
  data required time                                                                                                32.7038
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7038
  data arrival time                                                                                                -23.5596
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1443

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1499 
  total derate : arrival time                                                                            -0.0097 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1595 

  slack (with derating applied) (MET)                                                                     9.1443 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3038 



  Startpoint: la_oenb[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[92]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[28] (in)                                                             2.0579                     1.1798 &  23.1798 r
  la_oenb[28] (net)                                      2   0.1807 
  mprj/la_oenb[28] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.1798 r
  mprj/la_oenb[28] (net) 
  mprj/i_BUF[92]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.3027   2.0640   1.0500   0.1209   0.1951 &  23.3749 r
  mprj/i_BUF[92]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1029   1.0500            0.1248 &  23.4997 r
  mprj/buf_i[92] (net)                                   2   0.0280 
  mprj/i_FF[92]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0459   0.1029   1.0500   0.0182   0.0196 &  23.5193 r
  data arrival time                                                                                                 23.5193

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[92]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.8421 &  32.8280 r
  clock reconvergence pessimism                                                                           0.0000    32.8280
  clock uncertainty                                                                                      -0.1000    32.7280
  library setup time                                                                    1.0000           -0.0442    32.6838
  data required time                                                                                                32.6838
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6838
  data arrival time                                                                                                -23.5193
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1645

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1488 
  total derate : arrival time                                                                            -0.0162 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1650 

  slack (with derating applied) (MET)                                                                     9.1645 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3295 



  Startpoint: la_data_in[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[137]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[9] (in)                                                           2.0145                     1.1554 &  23.1554 r
  la_data_in[9] (net)                                    2   0.1768 
  mprj/la_data_in[9] (user_proj_example)                                       0.0000   1.0500            0.0000 &  23.1554 r
  mprj/la_data_in[9] (net) 
  mprj/i_BUF[137]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.0203   1.0500   0.0000   0.0673 &  23.2227 r
  mprj/i_BUF[137]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0730   1.0500            0.0988 &  23.3216 r
  mprj/buf_i[137] (net)                                  1   0.0031 
  mprj/i_FF[137]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0730   1.0500   0.0000   0.0000 &  23.3216 r
  data arrival time                                                                                                 23.3216

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[137]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6560 &  32.6420 r
  clock reconvergence pessimism                                                                           0.0000    32.6420
  clock uncertainty                                                                                      -0.1000    32.5420
  library setup time                                                                    1.0000           -0.0418    32.5001
  data required time                                                                                                32.5001
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5001
  data arrival time                                                                                                -23.3216
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1785

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1390 
  total derate : arrival time                                                                            -0.0079 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1470 

  slack (with derating applied) (MET)                                                                     9.1785 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3255 



  Startpoint: la_oenb[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[112]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[48] (in)                                                             2.3091                     1.3128 &  23.3128 r
  la_oenb[48] (net)                                      2   0.2025 
  mprj/la_oenb[48] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.3128 r
  mprj/la_oenb[48] (net) 
  mprj/i_BUF[112]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.3188   1.0500   0.0000   0.0932 &  23.4061 r
  mprj/i_BUF[112]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0911   1.0500            0.0982 &  23.5043 r
  mprj/buf_i[112] (net)                                  2   0.0137 
  mprj/i_FF[112]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0112   0.0911   1.0500   0.0044   0.0049 &  23.5091 r
  data arrival time                                                                                                 23.5091

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[112]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8613 &  32.8472 r
  clock reconvergence pessimism                                                                           0.0000    32.8472
  clock uncertainty                                                                                      -0.1000    32.7472
  library setup time                                                                    1.0000           -0.0433    32.7039
  data required time                                                                                                32.7039
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.7039
  data arrival time                                                                                                -23.5091
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1948

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1499 
  total derate : arrival time                                                                            -0.0093 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1592 

  slack (with derating applied) (MET)                                                                     9.1948 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3540 



  Startpoint: la_oenb[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[97]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[33] (in)                                                             2.2012                     1.2588 &  23.2588 r
  la_oenb[33] (net)                                      2   0.1933 
  mprj/la_oenb[33] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.2588 r
  mprj/la_oenb[33] (net) 
  mprj/i_BUF[97]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   2.2085   1.0500   0.0000   0.0787 &  23.3375 r
  mprj/i_BUF[97]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0903   1.0500            0.1044 &  23.4419 r
  mprj/buf_i[97] (net)                                   2   0.0144 
  mprj/i_FF[97]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0032   0.0903   1.0500   0.0012   0.0015 &  23.4434 r
  data arrival time                                                                                                 23.4434

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[97]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.8043 &  32.7902 r
  clock reconvergence pessimism                                                                           0.0000    32.7902
  clock uncertainty                                                                                      -0.1000    32.6902
  library setup time                                                                    1.0000           -0.0432    32.6470
  data required time                                                                                                32.6470
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6470
  data arrival time                                                                                                -23.4434
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2035

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1469 
  total derate : arrival time                                                                            -0.0088 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1556 

  slack (with derating applied) (MET)                                                                     9.2036 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3592 



  Startpoint: la_oenb[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[81]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[17] (in)                                                             1.9839                     1.1459 &  23.1459 r
  la_oenb[17] (net)                                      2   0.1731 
  mprj/la_oenb[17] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.1459 r
  mprj/la_oenb[17] (net) 
  mprj/i_BUF[81]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.9885   1.0500   0.0000   0.0606 &  23.2065 r
  mprj/i_BUF[81]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0747   1.0500            0.1026 &  23.3091 r
  mprj/buf_i[81] (net)                                   1   0.0047 
  mprj/i_FF[81]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0747   1.0500   0.0000   0.0000 &  23.3092 r
  data arrival time                                                                                                 23.3092

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[81]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.7143 &  32.7003 r
  clock reconvergence pessimism                                                                           0.0000    32.7003
  clock uncertainty                                                                                      -0.1000    32.6003
  library setup time                                                                    1.0000           -0.0421    32.5581
  data required time                                                                                                32.5581
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5581
  data arrival time                                                                                                -23.3092
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2490

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1421 
  total derate : arrival time                                                                            -0.0078 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1499 

  slack (with derating applied) (MET)                                                                     9.2490 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3989 



  Startpoint: la_oenb[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[106]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[42] (in)                                                             2.1893                     1.2479 &  23.2479 r
  la_oenb[42] (net)                                      2   0.1920 
  mprj/la_oenb[42] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.2479 r
  mprj/la_oenb[42] (net) 
  mprj/i_BUF[106]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.1977   1.0500   0.0000   0.0832 &  23.3311 r
  mprj/i_BUF[106]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0905   1.0500            0.1053 &  23.4364 r
  mprj/buf_i[106] (net)                                  2   0.0147 
  mprj/i_FF[106]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0037   0.0905   1.0500   0.0014   0.0017 &  23.4381 r
  data arrival time                                                                                                 23.4381

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[106]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.8451 &  32.8310 r
  clock reconvergence pessimism                                                                           0.0000    32.8310
  clock uncertainty                                                                                      -0.1000    32.7310
  library setup time                                                                    1.0000           -0.0433    32.6878
  data required time                                                                                                32.6878
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6878
  data arrival time                                                                                                -23.4381
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2497

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1490 
  total derate : arrival time                                                                            -0.0091 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1581 

  slack (with derating applied) (MET)                                                                     9.2497 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4077 



  Startpoint: la_data_in[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[146]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[18] (in)                                                          1.9425                     1.1085 &  23.1085 r
  la_data_in[18] (net)                                   2   0.1701 
  mprj/la_data_in[18] (user_proj_example)                                      0.0000   1.0500            0.0000 &  23.1085 r
  mprj/la_data_in[18] (net) 
  mprj/i_BUF[146]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.9481   1.0500   0.0000   0.0679 &  23.1763 r
  mprj/i_BUF[146]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0741   1.0500            0.1045 &  23.2808 r
  mprj/buf_i[146] (net)                                  1   0.0047 
  mprj/i_FF[146]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0741   1.0500   0.0000   0.0001 &  23.2809 r
  data arrival time                                                                                                 23.2809

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[146]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.7056 &  32.6916 r
  clock reconvergence pessimism                                                                           0.0000    32.6916
  clock uncertainty                                                                                      -0.1000    32.5916
  library setup time                                                                    1.0000           -0.0421    32.5495
  data required time                                                                                                32.5495
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.5495
  data arrival time                                                                                                -23.2809
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2686

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1417 
  total derate : arrival time                                                                            -0.0082 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1499 

  slack (with derating applied) (MET)                                                                     9.2686 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4185 



  Startpoint: la_oenb[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[95]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[31] (in)                                                             2.0903                     1.1966 &  23.1966 r
  la_oenb[31] (net)                                      2   0.1835 
  mprj/la_oenb[31] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.1966 r
  mprj/la_oenb[31] (net) 
  mprj/i_BUF[95]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   2.0968   1.0500   0.0000   0.0723 &  23.2689 r
  mprj/i_BUF[95]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0875   1.0500            0.1087 &  23.3776 r
  mprj/buf_i[95] (net)                                   2   0.0133 
  mprj/i_FF[95]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0875   1.0500   0.0000   0.0002 &  23.3778 r
  data arrival time                                                                                                 23.3778

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[95]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.8075 &  32.7935 r
  clock reconvergence pessimism                                                                           0.0000    32.7935
  clock uncertainty                                                                                      -0.1000    32.6935
  library setup time                                                                    1.0000           -0.0431    32.6504
  data required time                                                                                                32.6504
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6504
  data arrival time                                                                                                -23.3778
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2726

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1470 
  total derate : arrival time                                                                            -0.0086 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1557 

  slack (with derating applied) (MET)                                                                     9.2726 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4283 



  Startpoint: la_oenb[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[93]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[29] (in)                                                             2.0032                     1.1465 &  23.1465 r
  la_oenb[29] (net)                                      2   0.1757 
  mprj/la_oenb[29] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.1465 r
  mprj/la_oenb[29] (net) 
  mprj/i_BUF[93]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0708   2.0097   1.0500   0.0267   0.0969 &  23.2434 r
  mprj/i_BUF[93]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0874   1.0500            0.1143 &  23.3576 r
  mprj/buf_i[93] (net)                                   2   0.0143 
  mprj/i_FF[93]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0287   0.0874   1.0500   0.0114   0.0122 &  23.3698 r
  data arrival time                                                                                                 23.3698

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[93]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.8282 &  32.8141 r
  clock reconvergence pessimism                                                                           0.0000    32.8141
  clock uncertainty                                                                                      -0.1000    32.7141
  library setup time                                                                    1.0000           -0.0431    32.6711
  data required time                                                                                                32.6711
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6711
  data arrival time                                                                                                -23.3698
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3013

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1481 
  total derate : arrival time                                                                            -0.0106 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1588 

  slack (with derating applied) (MET)                                                                     9.3013 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4600 



  Startpoint: la_oenb[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[96]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[32] (in)                                                             2.0390                     1.1682 &  23.1682 r
  la_oenb[32] (net)                                      2   0.1790 
  mprj/la_oenb[32] (user_proj_example)                                         0.0000   1.0500            0.0000 &  23.1682 r
  mprj/la_oenb[32] (net) 
  mprj/i_BUF[96]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   2.0451   1.0500   0.0000   0.0698 &  23.2380 r
  mprj/i_BUF[96]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0760   1.0500            0.1003 &  23.3383 r
  mprj/buf_i[96] (net)                                   1   0.0051 
  mprj/i_FF[96]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0038   0.0760   1.0500   0.0014   0.0016 &  23.3399 r
  data arrival time                                                                                                 23.3399

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[96]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1425   0.9500   0.0000   0.8072 &  32.7931 r
  clock reconvergence pessimism                                                                           0.0000    32.7931
  clock uncertainty                                                                                      -0.1000    32.6931
  library setup time                                                                    1.0000           -0.0424    32.6507
  data required time                                                                                                32.6507
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.6507
  data arrival time                                                                                                -23.3399
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3109

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1470 
  total derate : arrival time                                                                            -0.0082 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1552 

  slack (with derating applied) (MET)                                                                     9.3109 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4660 



  Startpoint: io_in[18] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[210]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[18] (in)                                                               1.5277                     0.8886 &  22.8886 r
  io_in[18] (net)                                        2   0.1335 
  mprj/io_in[18] (user_proj_example)                                           0.0000   1.0500            0.0000 &  22.8886 r
  mprj/io_in[18] (net) 
  mprj/i_BUF[210]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.5293   1.0500   0.0000   0.0316 &  22.9202 r
  mprj/i_BUF[210]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0953   1.0500            0.1471 &  23.0674 r
  mprj/buf_i[210] (net)                                  2   0.0288 
  mprj/i_FF[210]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0953   1.0500   0.0000   0.0007 &  23.0680 r
  data arrival time                                                                                                 23.0680

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[210]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6460 &  32.6320 r
  clock reconvergence pessimism                                                                           0.0000    32.6320
  clock uncertainty                                                                                      -0.1000    32.5320
  library setup time                                                                    1.0000           -0.0429    32.4891
  data required time                                                                                                32.4891
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4891
  data arrival time                                                                                                -23.0680
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4210

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1385 
  total derate : arrival time                                                                            -0.0085 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1471 

  slack (with derating applied) (MET)                                                                     9.4210 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5681 



  Startpoint: io_in[20] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[212]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[20] (in)                                                               1.3981                     0.8077 &  22.8077 r
  io_in[20] (net)                                        2   0.1216 
  mprj/io_in[20] (user_proj_example)                                           0.0000   1.0500            0.0000 &  22.8077 r
  mprj/io_in[20] (net) 
  mprj/i_BUF[212]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.4001   1.0500   0.0000   0.0327 &  22.8404 r
  mprj/i_BUF[212]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0913   1.0500            0.1499 &  22.9903 r
  mprj/buf_i[212] (net)                                  2   0.0270 
  mprj/i_FF[212]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0913   1.0500   0.0000   0.0007 &  22.9909 r
  data arrival time                                                                                                 22.9909

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[212]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6456 &  32.6315 r
  clock reconvergence pessimism                                                                           0.0000    32.6315
  clock uncertainty                                                                                      -0.1000    32.5315
  library setup time                                                                    1.0000           -0.0427    32.4889
  data required time                                                                                                32.4889
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4889
  data arrival time                                                                                                -22.9909
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4979

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1385 
  total derate : arrival time                                                                            -0.0087 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1472 

  slack (with derating applied) (MET)                                                                     9.4979 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6451 



  Startpoint: io_in[19] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[211]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[19] (in)                                                               1.1428                     0.6623 &  22.6623 r
  io_in[19] (net)                                        2   0.0993 
  mprj/io_in[19] (user_proj_example)                                           0.0000   1.0500            0.0000 &  22.6623 r
  mprj/io_in[19] (net) 
  mprj/i_BUF[211]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.1438   1.0500   0.0000   0.0202 &  22.6825 r
  mprj/i_BUF[211]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0874   1.0500            0.1563 &  22.8389 r
  mprj/buf_i[211] (net)                                  2   0.0276 
  mprj/i_FF[211]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0874   1.0500   0.0000   0.0007 &  22.8395 r
  data arrival time                                                                                                 22.8395

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2369   0.9500   0.0000   0.1139 &  30.1139 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.1425   0.9500            1.8720 &  31.9859 r
  mprj/clk (net)                                       826   2.8619 
  mprj/i_FF[211]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.1425   0.9500   0.0000   0.6460 &  32.6319 r
  clock reconvergence pessimism                                                                           0.0000    32.6319
  clock uncertainty                                                                                      -0.1000    32.5319
  library setup time                                                                    1.0000           -0.0424    32.4895
  data required time                                                                                                32.4895
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                32.4895
  data arrival time                                                                                                -22.8395
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6499

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.1385 
  total derate : arrival time                                                                            -0.0084 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1470 

  slack (with derating applied) (MET)                                                                     9.6499 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7969 



1
