                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ANSI-C Compiler
                                      3 ; Version 3.9.0 #11195 (Linux)
                                      4 ;--------------------------------------------------------
                                      5 	.module main
                                      6 	.optsdcc -mstm8
                                      7 	
                                      8 ;--------------------------------------------------------
                                      9 ; Public variables in this module
                                     10 ;--------------------------------------------------------
                                     11 	.globl _main
                                     12 	.globl _GPIO_WriteReverse
                                     13 	.globl _GPIO_Init
                                     14 	.globl _GPIO_DeInit
                                     15 	.globl _assert_failed
                                     16 ;--------------------------------------------------------
                                     17 ; ram data
                                     18 ;--------------------------------------------------------
                                     19 	.area DATA
                                     20 ;--------------------------------------------------------
                                     21 ; ram data
                                     22 ;--------------------------------------------------------
                                     23 	.area INITIALIZED
                                     24 ;--------------------------------------------------------
                                     25 ; Stack segment in internal ram 
                                     26 ;--------------------------------------------------------
                                     27 	.area	SSEG
      000000                         28 __start__stack:
      000000                         29 	.ds	1
                                     30 
                                     31 ;--------------------------------------------------------
                                     32 ; absolute external ram data
                                     33 ;--------------------------------------------------------
                                     34 	.area DABS (ABS)
                                     35 
                                     36 ; default segment ordering for linker
                                     37 	.area HOME
                                     38 	.area GSINIT
                                     39 	.area GSFINAL
                                     40 	.area CONST
                                     41 	.area INITIALIZER
                                     42 	.area CODE
                                     43 
                                     44 ;--------------------------------------------------------
                                     45 ; interrupt vector 
                                     46 ;--------------------------------------------------------
                                     47 	.area HOME
      000000                         48 __interrupt_vect:
      000000 82v00u00u00             49 	int s_GSINIT ; reset
                                     50 ;--------------------------------------------------------
                                     51 ; global & static initialisations
                                     52 ;--------------------------------------------------------
                                     53 	.area HOME
                                     54 	.area GSINIT
                                     55 	.area GSFINAL
                                     56 	.area GSINIT
      000000                         57 __sdcc_gs_init_startup:
      000000                         58 __sdcc_init_data:
                                     59 ; stm8_genXINIT() start
      000000 AEr00r00         [ 2]   60 	ldw x, #l_DATA
      000003 27 07            [ 1]   61 	jreq	00002$
      000005                         62 00001$:
      000005 72 4FuFFuFF      [ 1]   63 	clr (s_DATA - 1, x)
      000009 5A               [ 2]   64 	decw x
      00000A 26 F9            [ 1]   65 	jrne	00001$
      00000C                         66 00002$:
      00000C AEr00r00         [ 2]   67 	ldw	x, #l_INITIALIZER
      00000F 27 09            [ 1]   68 	jreq	00004$
      000011                         69 00003$:
      000011 D6uFFuFF         [ 1]   70 	ld	a, (s_INITIALIZER - 1, x)
      000014 D7uFFuFF         [ 1]   71 	ld	(s_INITIALIZED - 1, x), a
      000017 5A               [ 2]   72 	decw	x
      000018 26 F7            [ 1]   73 	jrne	00003$
      00001A                         74 00004$:
                                     75 ; stm8_genXINIT() end
                                     76 	.area GSFINAL
      000000 CCr00r04         [ 2]   77 	jp	__sdcc_program_startup
                                     78 ;--------------------------------------------------------
                                     79 ; Home
                                     80 ;--------------------------------------------------------
                                     81 	.area HOME
                                     82 	.area HOME
      000004                         83 __sdcc_program_startup:
      000004 CCr00r1B         [ 2]   84 	jp	_main
                                     85 ;	return from main will return to caller
                                     86 ;--------------------------------------------------------
                                     87 ; code
                                     88 ;--------------------------------------------------------
                                     89 	.area CODE
                           000000    90 	Smain$delay$0 ==.
                                     91 ;	./src/main.c: 39: static void delay(uint32_t t) {
                                     92 ; genLabel
                                     93 ;	-----------------------------------------
                                     94 ;	 function delay
                                     95 ;	-----------------------------------------
                                     96 ;	Register assignment is optimal.
                                     97 ;	Stack space usage: 0 bytes.
      000000                         98 _delay:
                           000000    99 	Smain$delay$1 ==.
                           000000   100 	Smain$delay$2 ==.
                                    101 ;	./src/main.c: 40: while (--t);
                                    102 ; genAssign
      000000 16 05            [ 2]  103 	ldw	y, (0x05, sp)
      000002 1E 03            [ 2]  104 	ldw	x, (0x03, sp)
                                    105 ; genLabel
      000004                        106 00101$:
                                    107 ; genMinus
      000004 72 A2 00 01      [ 2]  108 	subw	y, #0x0001
      000008 9F               [ 1]  109 	ld	a, xl
      000009 A2 00            [ 1]  110 	sbc	a, #0x00
      00000B 97               [ 1]  111 	ld	xl, a
      00000C 9E               [ 1]  112 	ld	a, xh
      00000D A2 00            [ 1]  113 	sbc	a, #0x00
      00000F 95               [ 1]  114 	ld	xh, a
                                    115 ; genIfx
      000010 90 5D            [ 2]  116 	tnzw	y
      000012 26 03            [ 1]  117 	jrne	00112$
      000014 5D               [ 2]  118 	tnzw	x
      000015 27 03            [ 1]  119 	jreq	00113$
      000017                        120 00112$:
      000017 CCr00r04         [ 2]  121 	jp	00101$
      00001A                        122 00113$:
                                    123 ; genLabel
      00001A                        124 00104$:
                           00001A   125 	Smain$delay$3 ==.
                                    126 ;	./src/main.c: 41: }
                                    127 ; genEndFunction
                           00001A   128 	Smain$delay$4 ==.
                           00001A   129 	XFmain$delay$0$0 ==.
      00001A 81               [ 4]  130 	ret
                           00001B   131 	Smain$delay$5 ==.
                           00001B   132 	Smain$main$6 ==.
                                    133 ;	./src/main.c: 43: void main(void){
                                    134 ; genLabel
                                    135 ;	-----------------------------------------
                                    136 ;	 function main
                                    137 ;	-----------------------------------------
                                    138 ;	Register assignment is optimal.
                                    139 ;	Stack space usage: 0 bytes.
      00001B                        140 _main:
                           00001B   141 	Smain$main$7 ==.
                           00001B   142 	Smain$main$8 ==.
                                    143 ;	./src/main.c: 45: GPIO_DeInit(LED_PORT);
                                    144 ; genIPush
      00001B 4B 05            [ 1]  145 	push	#0x05
                           00001D   146 	Smain$main$9 ==.
      00001D 4B 50            [ 1]  147 	push	#0x50
                           00001F   148 	Smain$main$10 ==.
                                    149 ; genCall
      00001F CDr00r00         [ 4]  150 	call	_GPIO_DeInit
      000022 5B 02            [ 2]  151 	addw	sp, #2
                           000024   152 	Smain$main$11 ==.
                           000024   153 	Smain$main$12 ==.
                                    154 ;	./src/main.c: 46: GPIO_Init(LED_PORT, LED, GPIO_MODE_OUT_PP_LOW_FAST);
                                    155 ; genIPush
      000024 4B E0            [ 1]  156 	push	#0xe0
                           000026   157 	Smain$main$13 ==.
                                    158 ; genIPush
      000026 4B 20            [ 1]  159 	push	#0x20
                           000028   160 	Smain$main$14 ==.
                                    161 ; genIPush
      000028 4B 05            [ 1]  162 	push	#0x05
                           00002A   163 	Smain$main$15 ==.
      00002A 4B 50            [ 1]  164 	push	#0x50
                           00002C   165 	Smain$main$16 ==.
                                    166 ; genCall
      00002C CDr00r00         [ 4]  167 	call	_GPIO_Init
      00002F 5B 04            [ 2]  168 	addw	sp, #4
                           000031   169 	Smain$main$17 ==.
                                    170 ; genLabel
      000031                        171 00102$:
                           000031   172 	Smain$main$18 ==.
                           000031   173 	Smain$main$19 ==.
                                    174 ;	./src/main.c: 49: delay(60000);
                                    175 ; genIPush
      000031 4B 60            [ 1]  176 	push	#0x60
                           000033   177 	Smain$main$20 ==.
      000033 4B EA            [ 1]  178 	push	#0xea
                           000035   179 	Smain$main$21 ==.
      000035 5F               [ 1]  180 	clrw	x
      000036 89               [ 2]  181 	pushw	x
                           000037   182 	Smain$main$22 ==.
                                    183 ; genCall
      000037 CDr00r00         [ 4]  184 	call	_delay
      00003A 5B 04            [ 2]  185 	addw	sp, #4
                           00003C   186 	Smain$main$23 ==.
                           00003C   187 	Smain$main$24 ==.
                                    188 ;	./src/main.c: 50: GPIO_WriteReverse(LED_PORT, LED);
                                    189 ; genIPush
      00003C 4B 20            [ 1]  190 	push	#0x20
                           00003E   191 	Smain$main$25 ==.
                                    192 ; genIPush
      00003E 4B 05            [ 1]  193 	push	#0x05
                           000040   194 	Smain$main$26 ==.
      000040 4B 50            [ 1]  195 	push	#0x50
                           000042   196 	Smain$main$27 ==.
                                    197 ; genCall
      000042 CDr00r00         [ 4]  198 	call	_GPIO_WriteReverse
      000045 5B 03            [ 2]  199 	addw	sp, #3
                           000047   200 	Smain$main$28 ==.
                                    201 ; genGoto
      000047 CCr00r31         [ 2]  202 	jp	00102$
                           00004A   203 	Smain$main$29 ==.
                                    204 ; genLabel
      00004A                        205 00104$:
                           00004A   206 	Smain$main$30 ==.
                                    207 ;	./src/main.c: 52: }
                                    208 ; genEndFunction
                           00004A   209 	Smain$main$31 ==.
                           00004A   210 	XG$main$0$0 ==.
      00004A 81               [ 4]  211 	ret
                           00004B   212 	Smain$main$32 ==.
                           00004B   213 	Smain$assert_failed$33 ==.
                                    214 ;	./src/main.c: 65: void assert_failed(uint8_t* file, uint32_t line)
                                    215 ; genLabel
                                    216 ;	-----------------------------------------
                                    217 ;	 function assert_failed
                                    218 ;	-----------------------------------------
                                    219 ;	Register assignment is optimal.
                                    220 ;	Stack space usage: 0 bytes.
      00004B                        221 _assert_failed:
                           00004B   222 	Smain$assert_failed$34 ==.
                           00004B   223 	Smain$assert_failed$35 ==.
                                    224 ;	./src/main.c: 74: while (1)
                                    225 ; genLabel
      00004B                        226 00102$:
                                    227 ; genGoto
      00004B CCr00r4B         [ 2]  228 	jp	00102$
                                    229 ; genLabel
      00004E                        230 00104$:
                           00004E   231 	Smain$assert_failed$36 ==.
                                    232 ;	./src/main.c: 77: }
                                    233 ; genEndFunction
                           00004E   234 	Smain$assert_failed$37 ==.
                           00004E   235 	XG$assert_failed$0$0 ==.
      00004E 81               [ 4]  236 	ret
                           00004F   237 	Smain$assert_failed$38 ==.
                                    238 	.area CODE
                                    239 	.area CONST
                                    240 	.area INITIALIZER
                                    241 	.area CABS (ABS)
                                    242 
                                    243 	.area .debug_line (NOLOAD)
      000000 00 00 01 1D            244 	.dw	0,Ldebug_line_end-Ldebug_line_start
      000004                        245 Ldebug_line_start:
      000004 00 02                  246 	.dw	2
      000006 00 00 00 B0            247 	.dw	0,Ldebug_line_stmt-6-Ldebug_line_start
      00000A 01                     248 	.db	1
      00000B 01                     249 	.db	1
      00000C FB                     250 	.db	-5
      00000D 0F                     251 	.db	15
      00000E 0A                     252 	.db	10
      00000F 00                     253 	.db	0
      000010 01                     254 	.db	1
      000011 01                     255 	.db	1
      000012 01                     256 	.db	1
      000013 01                     257 	.db	1
      000014 00                     258 	.db	0
      000015 00                     259 	.db	0
      000016 00                     260 	.db	0
      000017 01                     261 	.db	1
      000018 2F 75 73 72 2F 6C 6F   262 	.ascii "/usr/local/bin/../share/sdcc/include/stm8"
             63 61 6C 2F 62 69 6E
             2F 2E 2E 2F 73 68 61
             72 65 2F 73 64 63 63
             2F 69 6E 63 6C 75 64
             65 2F 73 74 6D 38
      000041 00                     263 	.db	0
      000042 2F 75 73 72 2F 6C 6F   264 	.ascii "/usr/local/share/sdcc/include/stm8"
             63 61 6C 2F 73 68 61
             72 65 2F 73 64 63 63
             2F 69 6E 63 6C 75 64
             65 2F 73 74 6D 38
      000064 00                     265 	.db	0
      000065 2F 75 73 72 2F 6C 6F   266 	.ascii "/usr/local/bin/../share/sdcc/include"
             63 61 6C 2F 62 69 6E
             2F 2E 2E 2F 73 68 61
             72 65 2F 73 64 63 63
             2F 69 6E 63 6C 75 64
             65
      000089 00                     267 	.db	0
      00008A 2F 75 73 72 2F 6C 6F   268 	.ascii "/usr/local/share/sdcc/include"
             63 61 6C 2F 73 68 61
             72 65 2F 73 64 63 63
             2F 69 6E 63 6C 75 64
             65
      0000A7 00                     269 	.db	0
      0000A8 00                     270 	.db	0
      0000A9 2E 2F 73 72 63 2F 6D   271 	.ascii "./src/main.c"
             61 69 6E 2E 63
      0000B5 00                     272 	.db	0
      0000B6 00                     273 	.uleb128	0
      0000B7 00                     274 	.uleb128	0
      0000B8 00                     275 	.uleb128	0
      0000B9 00                     276 	.db	0
      0000BA                        277 Ldebug_line_stmt:
      0000BA 00                     278 	.db	0
      0000BB 05                     279 	.uleb128	5
      0000BC 02                     280 	.db	2
      0000BD 00 00r00r00            281 	.dw	0,(Smain$delay$0)
      0000C1 03                     282 	.db	3
      0000C2 26                     283 	.sleb128	38
      0000C3 01                     284 	.db	1
      0000C4 09                     285 	.db	9
      0000C5 00 00                  286 	.dw	Smain$delay$2-Smain$delay$0
      0000C7 03                     287 	.db	3
      0000C8 01                     288 	.sleb128	1
      0000C9 01                     289 	.db	1
      0000CA 09                     290 	.db	9
      0000CB 00 1A                  291 	.dw	Smain$delay$3-Smain$delay$2
      0000CD 03                     292 	.db	3
      0000CE 01                     293 	.sleb128	1
      0000CF 01                     294 	.db	1
      0000D0 09                     295 	.db	9
      0000D1 00 01                  296 	.dw	1+Smain$delay$4-Smain$delay$3
      0000D3 00                     297 	.db	0
      0000D4 01                     298 	.uleb128	1
      0000D5 01                     299 	.db	1
      0000D6 00                     300 	.db	0
      0000D7 05                     301 	.uleb128	5
      0000D8 02                     302 	.db	2
      0000D9 00 00r00r1B            303 	.dw	0,(Smain$main$6)
      0000DD 03                     304 	.db	3
      0000DE 2A                     305 	.sleb128	42
      0000DF 01                     306 	.db	1
      0000E0 09                     307 	.db	9
      0000E1 00 00                  308 	.dw	Smain$main$8-Smain$main$6
      0000E3 03                     309 	.db	3
      0000E4 02                     310 	.sleb128	2
      0000E5 01                     311 	.db	1
      0000E6 09                     312 	.db	9
      0000E7 00 09                  313 	.dw	Smain$main$12-Smain$main$8
      0000E9 03                     314 	.db	3
      0000EA 01                     315 	.sleb128	1
      0000EB 01                     316 	.db	1
      0000EC 09                     317 	.db	9
      0000ED 00 0D                  318 	.dw	Smain$main$19-Smain$main$12
      0000EF 03                     319 	.db	3
      0000F0 03                     320 	.sleb128	3
      0000F1 01                     321 	.db	1
      0000F2 09                     322 	.db	9
      0000F3 00 0B                  323 	.dw	Smain$main$24-Smain$main$19
      0000F5 03                     324 	.db	3
      0000F6 01                     325 	.sleb128	1
      0000F7 01                     326 	.db	1
      0000F8 09                     327 	.db	9
      0000F9 00 0E                  328 	.dw	Smain$main$30-Smain$main$24
      0000FB 03                     329 	.db	3
      0000FC 02                     330 	.sleb128	2
      0000FD 01                     331 	.db	1
      0000FE 09                     332 	.db	9
      0000FF 00 01                  333 	.dw	1+Smain$main$31-Smain$main$30
      000101 00                     334 	.db	0
      000102 01                     335 	.uleb128	1
      000103 01                     336 	.db	1
      000104 00                     337 	.db	0
      000105 05                     338 	.uleb128	5
      000106 02                     339 	.db	2
      000107 00 00r00r4B            340 	.dw	0,(Smain$assert_failed$33)
      00010B 03                     341 	.db	3
      00010C C0 00                  342 	.sleb128	64
      00010E 01                     343 	.db	1
      00010F 09                     344 	.db	9
      000110 00 00                  345 	.dw	Smain$assert_failed$35-Smain$assert_failed$33
      000112 03                     346 	.db	3
      000113 09                     347 	.sleb128	9
      000114 01                     348 	.db	1
      000115 09                     349 	.db	9
      000116 00 03                  350 	.dw	Smain$assert_failed$36-Smain$assert_failed$35
      000118 03                     351 	.db	3
      000119 03                     352 	.sleb128	3
      00011A 01                     353 	.db	1
      00011B 09                     354 	.db	9
      00011C 00 01                  355 	.dw	1+Smain$assert_failed$37-Smain$assert_failed$36
      00011E 00                     356 	.db	0
      00011F 01                     357 	.uleb128	1
      000120 01                     358 	.db	1
      000121                        359 Ldebug_line_end:
                                    360 
                                    361 	.area .debug_loc (NOLOAD)
      000000                        362 Ldebug_loc_start:
      000000 00 00r00r4B            363 	.dw	0,(Smain$assert_failed$34)
      000004 00 00r00r4F            364 	.dw	0,(Smain$assert_failed$38)
      000008 00 02                  365 	.dw	2
      00000A 78                     366 	.db	120
      00000B 01                     367 	.sleb128	1
      00000C 00 00 00 00            368 	.dw	0,0
      000010 00 00 00 00            369 	.dw	0,0
      000014 00 00r00r47            370 	.dw	0,(Smain$main$28)
      000018 00 00r00r4B            371 	.dw	0,(Smain$main$32)
      00001C 00 02                  372 	.dw	2
      00001E 78                     373 	.db	120
      00001F 01                     374 	.sleb128	1
      000020 00 00r00r42            375 	.dw	0,(Smain$main$27)
      000024 00 00r00r47            376 	.dw	0,(Smain$main$28)
      000028 00 02                  377 	.dw	2
      00002A 78                     378 	.db	120
      00002B 04                     379 	.sleb128	4
      00002C 00 00r00r40            380 	.dw	0,(Smain$main$26)
      000030 00 00r00r42            381 	.dw	0,(Smain$main$27)
      000034 00 02                  382 	.dw	2
      000036 78                     383 	.db	120
      000037 03                     384 	.sleb128	3
      000038 00 00r00r3E            385 	.dw	0,(Smain$main$25)
      00003C 00 00r00r40            386 	.dw	0,(Smain$main$26)
      000040 00 02                  387 	.dw	2
      000042 78                     388 	.db	120
      000043 02                     389 	.sleb128	2
      000044 00 00r00r3C            390 	.dw	0,(Smain$main$23)
      000048 00 00r00r3E            391 	.dw	0,(Smain$main$25)
      00004C 00 02                  392 	.dw	2
      00004E 78                     393 	.db	120
      00004F 01                     394 	.sleb128	1
      000050 00 00r00r37            395 	.dw	0,(Smain$main$22)
      000054 00 00r00r3C            396 	.dw	0,(Smain$main$23)
      000058 00 02                  397 	.dw	2
      00005A 78                     398 	.db	120
      00005B 05                     399 	.sleb128	5
      00005C 00 00r00r35            400 	.dw	0,(Smain$main$21)
      000060 00 00r00r37            401 	.dw	0,(Smain$main$22)
      000064 00 02                  402 	.dw	2
      000066 78                     403 	.db	120
      000067 03                     404 	.sleb128	3
      000068 00 00r00r33            405 	.dw	0,(Smain$main$20)
      00006C 00 00r00r35            406 	.dw	0,(Smain$main$21)
      000070 00 02                  407 	.dw	2
      000072 78                     408 	.db	120
      000073 02                     409 	.sleb128	2
      000074 00 00r00r31            410 	.dw	0,(Smain$main$17)
      000078 00 00r00r33            411 	.dw	0,(Smain$main$20)
      00007C 00 02                  412 	.dw	2
      00007E 78                     413 	.db	120
      00007F 01                     414 	.sleb128	1
      000080 00 00r00r2C            415 	.dw	0,(Smain$main$16)
      000084 00 00r00r31            416 	.dw	0,(Smain$main$17)
      000088 00 02                  417 	.dw	2
      00008A 78                     418 	.db	120
      00008B 05                     419 	.sleb128	5
      00008C 00 00r00r2A            420 	.dw	0,(Smain$main$15)
      000090 00 00r00r2C            421 	.dw	0,(Smain$main$16)
      000094 00 02                  422 	.dw	2
      000096 78                     423 	.db	120
      000097 04                     424 	.sleb128	4
      000098 00 00r00r28            425 	.dw	0,(Smain$main$14)
      00009C 00 00r00r2A            426 	.dw	0,(Smain$main$15)
      0000A0 00 02                  427 	.dw	2
      0000A2 78                     428 	.db	120
      0000A3 03                     429 	.sleb128	3
      0000A4 00 00r00r26            430 	.dw	0,(Smain$main$13)
      0000A8 00 00r00r28            431 	.dw	0,(Smain$main$14)
      0000AC 00 02                  432 	.dw	2
      0000AE 78                     433 	.db	120
      0000AF 02                     434 	.sleb128	2
      0000B0 00 00r00r24            435 	.dw	0,(Smain$main$11)
      0000B4 00 00r00r26            436 	.dw	0,(Smain$main$13)
      0000B8 00 02                  437 	.dw	2
      0000BA 78                     438 	.db	120
      0000BB 01                     439 	.sleb128	1
      0000BC 00 00r00r1F            440 	.dw	0,(Smain$main$10)
      0000C0 00 00r00r24            441 	.dw	0,(Smain$main$11)
      0000C4 00 02                  442 	.dw	2
      0000C6 78                     443 	.db	120
      0000C7 03                     444 	.sleb128	3
      0000C8 00 00r00r1D            445 	.dw	0,(Smain$main$9)
      0000CC 00 00r00r1F            446 	.dw	0,(Smain$main$10)
      0000D0 00 02                  447 	.dw	2
      0000D2 78                     448 	.db	120
      0000D3 02                     449 	.sleb128	2
      0000D4 00 00r00r1B            450 	.dw	0,(Smain$main$7)
      0000D8 00 00r00r1D            451 	.dw	0,(Smain$main$9)
      0000DC 00 02                  452 	.dw	2
      0000DE 78                     453 	.db	120
      0000DF 01                     454 	.sleb128	1
      0000E0 00 00 00 00            455 	.dw	0,0
      0000E4 00 00 00 00            456 	.dw	0,0
      0000E8 00 00r00r00            457 	.dw	0,(Smain$delay$1)
      0000EC 00 00r00r1B            458 	.dw	0,(Smain$delay$5)
      0000F0 00 02                  459 	.dw	2
      0000F2 78                     460 	.db	120
      0000F3 01                     461 	.sleb128	1
      0000F4 00 00 00 00            462 	.dw	0,0
      0000F8 00 00 00 00            463 	.dw	0,0
                                    464 
                                    465 	.area .debug_abbrev (NOLOAD)
      000000                        466 Ldebug_abbrev:
      000000 06                     467 	.uleb128	6
      000001 0F                     468 	.uleb128	15
      000002 00                     469 	.db	0
      000003 0B                     470 	.uleb128	11
      000004 0B                     471 	.uleb128	11
      000005 49                     472 	.uleb128	73
      000006 13                     473 	.uleb128	19
      000007 00                     474 	.uleb128	0
      000008 00                     475 	.uleb128	0
      000009 03                     476 	.uleb128	3
      00000A 05                     477 	.uleb128	5
      00000B 00                     478 	.db	0
      00000C 02                     479 	.uleb128	2
      00000D 0A                     480 	.uleb128	10
      00000E 03                     481 	.uleb128	3
      00000F 08                     482 	.uleb128	8
      000010 49                     483 	.uleb128	73
      000011 13                     484 	.uleb128	19
      000012 00                     485 	.uleb128	0
      000013 00                     486 	.uleb128	0
      000014 02                     487 	.uleb128	2
      000015 2E                     488 	.uleb128	46
      000016 01                     489 	.db	1
      000017 01                     490 	.uleb128	1
      000018 13                     491 	.uleb128	19
      000019 03                     492 	.uleb128	3
      00001A 08                     493 	.uleb128	8
      00001B 11                     494 	.uleb128	17
      00001C 01                     495 	.uleb128	1
      00001D 12                     496 	.uleb128	18
      00001E 01                     497 	.uleb128	1
      00001F 3F                     498 	.uleb128	63
      000020 0C                     499 	.uleb128	12
      000021 40                     500 	.uleb128	64
      000022 06                     501 	.uleb128	6
      000023 00                     502 	.uleb128	0
      000024 00                     503 	.uleb128	0
      000025 01                     504 	.uleb128	1
      000026 11                     505 	.uleb128	17
      000027 01                     506 	.db	1
      000028 03                     507 	.uleb128	3
      000029 08                     508 	.uleb128	8
      00002A 10                     509 	.uleb128	16
      00002B 06                     510 	.uleb128	6
      00002C 13                     511 	.uleb128	19
      00002D 0B                     512 	.uleb128	11
      00002E 25                     513 	.uleb128	37
      00002F 08                     514 	.uleb128	8
      000030 00                     515 	.uleb128	0
      000031 00                     516 	.uleb128	0
      000032 05                     517 	.uleb128	5
      000033 0B                     518 	.uleb128	11
      000034 00                     519 	.db	0
      000035 11                     520 	.uleb128	17
      000036 01                     521 	.uleb128	1
      000037 12                     522 	.uleb128	18
      000038 01                     523 	.uleb128	1
      000039 00                     524 	.uleb128	0
      00003A 00                     525 	.uleb128	0
      00003B 04                     526 	.uleb128	4
      00003C 24                     527 	.uleb128	36
      00003D 00                     528 	.db	0
      00003E 03                     529 	.uleb128	3
      00003F 08                     530 	.uleb128	8
      000040 0B                     531 	.uleb128	11
      000041 0B                     532 	.uleb128	11
      000042 3E                     533 	.uleb128	62
      000043 0B                     534 	.uleb128	11
      000044 00                     535 	.uleb128	0
      000045 00                     536 	.uleb128	0
      000046 00                     537 	.uleb128	0
                                    538 
                                    539 	.area .debug_info (NOLOAD)
      000000 00 00 00 DE            540 	.dw	0,Ldebug_info_end-Ldebug_info_start
      000004                        541 Ldebug_info_start:
      000004 00 02                  542 	.dw	2
      000006 00 00r00r00            543 	.dw	0,(Ldebug_abbrev)
      00000A 04                     544 	.db	4
      00000B 01                     545 	.uleb128	1
      00000C 2E 2F 73 72 63 2F 6D   546 	.ascii "./src/main.c"
             61 69 6E 2E 63
      000018 00                     547 	.db	0
      000019 00 00r00r00            548 	.dw	0,(Ldebug_line_start+-4)
      00001D 01                     549 	.db	1
      00001E 53 44 43 43 20 76 65   550 	.ascii "SDCC version 3.9.0 #11195"
             72 73 69 6F 6E 20 33
             2E 39 2E 30 20 23 31
             31 31 39 35
      000037 00                     551 	.db	0
      000038 02                     552 	.uleb128	2
      000039 00 00 00 5B            553 	.dw	0,91
      00003D 64 65 6C 61 79         554 	.ascii "delay"
      000042 00                     555 	.db	0
      000043 00 00r00r00            556 	.dw	0,(_delay)
      000047 00 00r00r1B            557 	.dw	0,(XFmain$delay$0$0+1)
      00004B 00                     558 	.db	0
      00004C 00 00r00rE8            559 	.dw	0,(Ldebug_loc_start+232)
      000050 03                     560 	.uleb128	3
      000051 02                     561 	.db	2
      000052 91                     562 	.db	145
      000053 02                     563 	.sleb128	2
      000054 74                     564 	.ascii "t"
      000055 00                     565 	.db	0
      000056 00 00 00 5B            566 	.dw	0,91
      00005A 00                     567 	.uleb128	0
      00005B 04                     568 	.uleb128	4
      00005C 75 6E 73 69 67 6E 65   569 	.ascii "unsigned long"
             64 20 6C 6F 6E 67
      000069 00                     570 	.db	0
      00006A 04                     571 	.db	4
      00006B 07                     572 	.db	7
      00006C 02                     573 	.uleb128	2
      00006D 00 00 00 8D            574 	.dw	0,141
      000071 6D 61 69 6E            575 	.ascii "main"
      000075 00                     576 	.db	0
      000076 00 00r00r1B            577 	.dw	0,(_main)
      00007A 00 00r00r4B            578 	.dw	0,(XG$main$0$0+1)
      00007E 01                     579 	.db	1
      00007F 00 00r00r14            580 	.dw	0,(Ldebug_loc_start+20)
      000083 05                     581 	.uleb128	5
      000084 00 00r00r31            582 	.dw	0,(Smain$main$18)
      000088 00 00r00r4A            583 	.dw	0,(Smain$main$29)
      00008C 00                     584 	.uleb128	0
      00008D 02                     585 	.uleb128	2
      00008E 00 00 00 CE            586 	.dw	0,206
      000092 61 73 73 65 72 74 5F   587 	.ascii "assert_failed"
             66 61 69 6C 65 64
      00009F 00                     588 	.db	0
      0000A0 00 00r00r4B            589 	.dw	0,(_assert_failed)
      0000A4 00 00r00r4F            590 	.dw	0,(XG$assert_failed$0$0+1)
      0000A8 01                     591 	.db	1
      0000A9 00 00r00r00            592 	.dw	0,(Ldebug_loc_start)
      0000AD 06                     593 	.uleb128	6
      0000AE 02                     594 	.db	2
      0000AF 00 00 00 CE            595 	.dw	0,206
      0000B3 03                     596 	.uleb128	3
      0000B4 02                     597 	.db	2
      0000B5 91                     598 	.db	145
      0000B6 02                     599 	.sleb128	2
      0000B7 66 69 6C 65            600 	.ascii "file"
      0000BB 00                     601 	.db	0
      0000BC 00 00 00 AD            602 	.dw	0,173
      0000C0 03                     603 	.uleb128	3
      0000C1 02                     604 	.db	2
      0000C2 91                     605 	.db	145
      0000C3 04                     606 	.sleb128	4
      0000C4 6C 69 6E 65            607 	.ascii "line"
      0000C8 00                     608 	.db	0
      0000C9 00 00 00 5B            609 	.dw	0,91
      0000CD 00                     610 	.uleb128	0
      0000CE 04                     611 	.uleb128	4
      0000CF 75 6E 73 69 67 6E 65   612 	.ascii "unsigned char"
             64 20 63 68 61 72
      0000DC 00                     613 	.db	0
      0000DD 01                     614 	.db	1
      0000DE 08                     615 	.db	8
      0000DF 00                     616 	.uleb128	0
      0000E0 00                     617 	.uleb128	0
      0000E1 00                     618 	.uleb128	0
      0000E2                        619 Ldebug_info_end:
                                    620 
                                    621 	.area .debug_pubnames (NOLOAD)
      000000 00 00 00 29            622 	.dw	0,Ldebug_pubnames_end-Ldebug_pubnames_start
      000004                        623 Ldebug_pubnames_start:
      000004 00 02                  624 	.dw	2
      000006 00 00r00r00            625 	.dw	0,(Ldebug_info_start-4)
      00000A 00 00 00 E2            626 	.dw	0,4+Ldebug_info_end-Ldebug_info_start
      00000E 00 00 00 6C            627 	.dw	0,108
      000012 6D 61 69 6E            628 	.ascii "main"
      000016 00                     629 	.db	0
      000017 00 00 00 8D            630 	.dw	0,141
      00001B 61 73 73 65 72 74 5F   631 	.ascii "assert_failed"
             66 61 69 6C 65 64
      000028 00                     632 	.db	0
      000029 00 00 00 00            633 	.dw	0,0
      00002D                        634 Ldebug_pubnames_end:
                                    635 
                                    636 	.area .debug_frame (NOLOAD)
      000000 00 00                  637 	.dw	0
      000002 00 0E                  638 	.dw	Ldebug_CIE0_end-Ldebug_CIE0_start
      000004                        639 Ldebug_CIE0_start:
      000004 FF FF                  640 	.dw	0xffff
      000006 FF FF                  641 	.dw	0xffff
      000008 01                     642 	.db	1
      000009 00                     643 	.db	0
      00000A 01                     644 	.uleb128	1
      00000B 7F                     645 	.sleb128	-1
      00000C 09                     646 	.db	9
      00000D 0C                     647 	.db	12
      00000E 08                     648 	.uleb128	8
      00000F 02                     649 	.uleb128	2
      000010 89                     650 	.db	137
      000011 01                     651 	.uleb128	1
      000012                        652 Ldebug_CIE0_end:
      000012 00 00 00 13            653 	.dw	0,19
      000016 00 00r00r00            654 	.dw	0,(Ldebug_CIE0_start-4)
      00001A 00 00r00r4B            655 	.dw	0,(Smain$assert_failed$34)	;initial loc
      00001E 00 00 00 04            656 	.dw	0,Smain$assert_failed$38-Smain$assert_failed$34
      000022 01                     657 	.db	1
      000023 00 00r00r4B            658 	.dw	0,(Smain$assert_failed$34)
      000027 0E                     659 	.db	14
      000028 02                     660 	.uleb128	2
                                    661 
                                    662 	.area .debug_frame (NOLOAD)
      000029 00 00                  663 	.dw	0
      00002B 00 0E                  664 	.dw	Ldebug_CIE1_end-Ldebug_CIE1_start
      00002D                        665 Ldebug_CIE1_start:
      00002D FF FF                  666 	.dw	0xffff
      00002F FF FF                  667 	.dw	0xffff
      000031 01                     668 	.db	1
      000032 00                     669 	.db	0
      000033 01                     670 	.uleb128	1
      000034 7F                     671 	.sleb128	-1
      000035 09                     672 	.db	9
      000036 0C                     673 	.db	12
      000037 08                     674 	.uleb128	8
      000038 02                     675 	.uleb128	2
      000039 89                     676 	.db	137
      00003A 01                     677 	.uleb128	1
      00003B                        678 Ldebug_CIE1_end:
      00003B 00 00 00 83            679 	.dw	0,131
      00003F 00 00r00r29            680 	.dw	0,(Ldebug_CIE1_start-4)
      000043 00 00r00r1B            681 	.dw	0,(Smain$main$7)	;initial loc
      000047 00 00 00 30            682 	.dw	0,Smain$main$32-Smain$main$7
      00004B 01                     683 	.db	1
      00004C 00 00r00r1B            684 	.dw	0,(Smain$main$7)
      000050 0E                     685 	.db	14
      000051 02                     686 	.uleb128	2
      000052 01                     687 	.db	1
      000053 00 00r00r1D            688 	.dw	0,(Smain$main$9)
      000057 0E                     689 	.db	14
      000058 03                     690 	.uleb128	3
      000059 01                     691 	.db	1
      00005A 00 00r00r1F            692 	.dw	0,(Smain$main$10)
      00005E 0E                     693 	.db	14
      00005F 04                     694 	.uleb128	4
      000060 01                     695 	.db	1
      000061 00 00r00r24            696 	.dw	0,(Smain$main$11)
      000065 0E                     697 	.db	14
      000066 02                     698 	.uleb128	2
      000067 01                     699 	.db	1
      000068 00 00r00r26            700 	.dw	0,(Smain$main$13)
      00006C 0E                     701 	.db	14
      00006D 03                     702 	.uleb128	3
      00006E 01                     703 	.db	1
      00006F 00 00r00r28            704 	.dw	0,(Smain$main$14)
      000073 0E                     705 	.db	14
      000074 04                     706 	.uleb128	4
      000075 01                     707 	.db	1
      000076 00 00r00r2A            708 	.dw	0,(Smain$main$15)
      00007A 0E                     709 	.db	14
      00007B 05                     710 	.uleb128	5
      00007C 01                     711 	.db	1
      00007D 00 00r00r2C            712 	.dw	0,(Smain$main$16)
      000081 0E                     713 	.db	14
      000082 06                     714 	.uleb128	6
      000083 01                     715 	.db	1
      000084 00 00r00r31            716 	.dw	0,(Smain$main$17)
      000088 0E                     717 	.db	14
      000089 02                     718 	.uleb128	2
      00008A 01                     719 	.db	1
      00008B 00 00r00r33            720 	.dw	0,(Smain$main$20)
      00008F 0E                     721 	.db	14
      000090 03                     722 	.uleb128	3
      000091 01                     723 	.db	1
      000092 00 00r00r35            724 	.dw	0,(Smain$main$21)
      000096 0E                     725 	.db	14
      000097 04                     726 	.uleb128	4
      000098 01                     727 	.db	1
      000099 00 00r00r37            728 	.dw	0,(Smain$main$22)
      00009D 0E                     729 	.db	14
      00009E 06                     730 	.uleb128	6
      00009F 01                     731 	.db	1
      0000A0 00 00r00r3C            732 	.dw	0,(Smain$main$23)
      0000A4 0E                     733 	.db	14
      0000A5 02                     734 	.uleb128	2
      0000A6 01                     735 	.db	1
      0000A7 00 00r00r3E            736 	.dw	0,(Smain$main$25)
      0000AB 0E                     737 	.db	14
      0000AC 03                     738 	.uleb128	3
      0000AD 01                     739 	.db	1
      0000AE 00 00r00r40            740 	.dw	0,(Smain$main$26)
      0000B2 0E                     741 	.db	14
      0000B3 04                     742 	.uleb128	4
      0000B4 01                     743 	.db	1
      0000B5 00 00r00r42            744 	.dw	0,(Smain$main$27)
      0000B9 0E                     745 	.db	14
      0000BA 05                     746 	.uleb128	5
      0000BB 01                     747 	.db	1
      0000BC 00 00r00r47            748 	.dw	0,(Smain$main$28)
      0000C0 0E                     749 	.db	14
      0000C1 02                     750 	.uleb128	2
                                    751 
                                    752 	.area .debug_frame (NOLOAD)
      0000C2 00 00                  753 	.dw	0
      0000C4 00 0E                  754 	.dw	Ldebug_CIE2_end-Ldebug_CIE2_start
      0000C6                        755 Ldebug_CIE2_start:
      0000C6 FF FF                  756 	.dw	0xffff
      0000C8 FF FF                  757 	.dw	0xffff
      0000CA 01                     758 	.db	1
      0000CB 00                     759 	.db	0
      0000CC 01                     760 	.uleb128	1
      0000CD 7F                     761 	.sleb128	-1
      0000CE 09                     762 	.db	9
      0000CF 0C                     763 	.db	12
      0000D0 08                     764 	.uleb128	8
      0000D1 02                     765 	.uleb128	2
      0000D2 89                     766 	.db	137
      0000D3 01                     767 	.uleb128	1
      0000D4                        768 Ldebug_CIE2_end:
      0000D4 00 00 00 13            769 	.dw	0,19
      0000D8 00 00r00rC2            770 	.dw	0,(Ldebug_CIE2_start-4)
      0000DC 00 00r00r00            771 	.dw	0,(Smain$delay$1)	;initial loc
      0000E0 00 00 00 1B            772 	.dw	0,Smain$delay$5-Smain$delay$1
      0000E4 01                     773 	.db	1
      0000E5 00 00r00r00            774 	.dw	0,(Smain$delay$1)
      0000E9 0E                     775 	.db	14
      0000EA 02                     776 	.uleb128	2
