
---------- Begin Simulation Statistics ----------
final_tick                                23130884000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 214586                       # Simulator instruction rate (inst/s)
host_mem_usage                                 683960                       # Number of bytes of host memory used
host_op_rate                                   215192                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    46.60                       # Real time elapsed on the host
host_tick_rate                              496351708                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      10028311                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.023131                       # Number of seconds simulated
sim_ticks                                 23130884000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.735817                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  300304                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               304149                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7165                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            603904                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                129                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             423                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              294                       # Number of indirect misses.
system.cpu.branchPred.lookups                  716877                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    6957                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    10000000                       # Number of instructions committed
system.cpu.committedOps                      10028311                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.313088                       # CPI: cycles per instruction
system.cpu.discardedOps                         15374                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2169580                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           5801192                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1454444                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8642288                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.432322                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                         23130884                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2830172     28.22%     28.22% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20549      0.20%     28.43% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::MemRead                5721878     57.06%     85.48% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1455694     14.52%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 10028311                       # Class of committed instruction
system.cpu.tickCycles                        14488596                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        72102                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        152512                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           41                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        79749                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          205                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       160708                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            205                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  23130884000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              29922                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        48624                       # Transaction distribution
system.membus.trans_dist::CleanEvict            23469                       # Transaction distribution
system.membus.trans_dist::ReadExReq             50497                       # Transaction distribution
system.membus.trans_dist::ReadExResp            50497                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         29922                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       232931                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 232931                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     16517504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                16517504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             80419                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   80419    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               80419                       # Request fanout histogram
system.membus.respLayer1.occupancy          746349750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           541504000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  23130884000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             30466                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        98710                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          266                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           53063                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            50501                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           50501                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           468                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        29998                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1202                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       240473                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                241675                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        93952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     16714880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               16808832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           72298                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6223872                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           153265                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001657                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.040676                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 153011     99.83%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    254      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             153265                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          362116000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         402499995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2340000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  23130884000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  113                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  430                       # number of demand (read+write) hits
system.l2.demand_hits::total                      543                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 113                       # number of overall hits
system.l2.overall_hits::.cpu.data                 430                       # number of overall hits
system.l2.overall_hits::total                     543                       # number of overall hits
system.l2.demand_misses::.cpu.inst                355                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              80069                       # number of demand (read+write) misses
system.l2.demand_misses::total                  80424                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               355                       # number of overall misses
system.l2.overall_misses::.cpu.data             80069                       # number of overall misses
system.l2.overall_misses::total                 80424                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     37018000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   8684188000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8721206000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     37018000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   8684188000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8721206000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              468                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            80499                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                80967                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             468                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           80499                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               80967                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.758547                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.994658                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.993294                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.758547                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.994658                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.993294                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 104276.056338                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 108458.804281                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108440.341192                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 104276.056338                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 108458.804281                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108440.341192                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               48624                       # number of writebacks
system.l2.writebacks::total                     48624                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           355                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         80064                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             80419                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          355                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        80064                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            80419                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     29918000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   7082469000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7112387000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     29918000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   7082469000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7112387000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.758547                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.994596                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.993232                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.758547                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.994596                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.993232                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 84276.056338                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 88460.094424                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88441.624492                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 84276.056338                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 88460.094424                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88441.624492                       # average overall mshr miss latency
system.l2.replacements                          72298                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        50086                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            50086                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        50086                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        50086                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          253                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              253                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          253                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          253                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     4                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           50497                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               50497                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   5581795000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5581795000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         50501                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             50501                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999921                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999921                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 110537.160623                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110537.160623                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        50497                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          50497                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   4571855000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4571855000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999921                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999921                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 90537.160623                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90537.160623                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            113                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                113                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          355                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              355                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     37018000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     37018000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          468                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            468                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.758547                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.758547                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 104276.056338                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 104276.056338                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          355                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          355                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     29918000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     29918000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.758547                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.758547                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 84276.056338                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84276.056338                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           426                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               426                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        29572                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           29572                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3102393000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3102393000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        29998                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         29998                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.985799                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.985799                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 104909.813337                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104909.813337                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        29567                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        29567                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2510614000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2510614000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.985632                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.985632                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 84912.706734                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84912.706734                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  23130884000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7332.897697                       # Cycle average of tags in use
system.l2.tags.total_refs                      160662                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     80490                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.996049                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      36.658061                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        70.049293                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7226.190342                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004475                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.008551                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.882103                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.895129                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          919                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7186                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    723158                       # Number of tag accesses
system.l2.tags.data_accesses                   723158                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  23130884000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          45440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       10248192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10293632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        45440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         45440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      6223872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6223872                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           80064                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               80419                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        48624                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              48624                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1964473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         443052328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             445016801                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1964473                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1964473                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      269071947                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            269071947                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      269071947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1964473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        443052328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            714088748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     97248.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       710.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    160128.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006063849500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6039                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6039                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              285647                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              91335                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       80419                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      48624                       # Number of write requests accepted
system.mem_ctrls.readBursts                    160838                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    97248                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5938                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.37                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2546556500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  804190000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5562269000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15833.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34583.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   148202                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   89787                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.33                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                160838                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                97248                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   66360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   74678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   14055                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        20074                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    822.757398                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   701.997813                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   321.915364                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          155      0.77%      0.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1918      9.55%     10.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          862      4.29%     14.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          839      4.18%     18.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          801      3.99%     22.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          885      4.41%     27.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          689      3.43%     30.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          651      3.24%     33.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13274     66.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        20074                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6039                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.602749                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.938296                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     42.764254                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          5870     97.20%     97.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          159      2.63%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            7      0.12%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6039                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6039                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.099520                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.090827                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.583133                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5725     94.80%     94.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              176      2.91%     97.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              108      1.79%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.03%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.02%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               23      0.38%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6039                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10293632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6222400                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10293632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6223872                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       445.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       269.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    445.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    269.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   23122864000                       # Total gap between requests
system.mem_ctrls.avgGap                     179187.28                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        45440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     10248192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6222400                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1964473.126059514238                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 443052327.788250505924                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 269008309.410051047802                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          710                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       160128                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        97248                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     21596500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   5540672500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 519802817750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     30417.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34601.52                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5345126.05                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             69415080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             36894990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           570643080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          251447400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1825480800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4084697520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5442514560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        12281093430                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        530.939217                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  14084039750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    772200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   8274644250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             73913280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             39285840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           577740240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          256067100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1825480800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4603057230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5006001120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        12381545610                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        535.281990                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12942173250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    772200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9416510750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     23130884000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  23130884000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1038679                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1038679                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1038679                       # number of overall hits
system.cpu.icache.overall_hits::total         1038679                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          468                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            468                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          468                       # number of overall misses
system.cpu.icache.overall_misses::total           468                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     41873000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     41873000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     41873000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     41873000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1039147                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1039147                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1039147                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1039147                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000450                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000450                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000450                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000450                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 89472.222222                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 89472.222222                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 89472.222222                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 89472.222222                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          266                       # number of writebacks
system.cpu.icache.writebacks::total               266                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          468                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          468                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          468                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          468                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     40937000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     40937000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     40937000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     40937000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000450                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000450                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000450                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000450                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 87472.222222                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87472.222222                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 87472.222222                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87472.222222                       # average overall mshr miss latency
system.cpu.icache.replacements                    266                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1038679                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1038679                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          468                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           468                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     41873000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     41873000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1039147                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1039147                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000450                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000450                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 89472.222222                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 89472.222222                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          468                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          468                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     40937000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     40937000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000450                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000450                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 87472.222222                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87472.222222                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  23130884000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           193.112476                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1039147                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               468                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2220.399573                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   193.112476                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.754346                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.754346                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          202                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          202                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2078762                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2078762                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23130884000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  23130884000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  23130884000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      7042259                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7042259                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      7042383                       # number of overall hits
system.cpu.dcache.overall_hits::total         7042383                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        99238                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          99238                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       100727                       # number of overall misses
system.cpu.dcache.overall_misses::total        100727                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  11034810000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  11034810000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  11034810000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  11034810000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      7141497                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7141497                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      7143110                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7143110                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013896                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013896                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014101                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014101                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 111195.409017                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 111195.409017                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 109551.659436                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 109551.659436                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        50086                       # number of writebacks
system.cpu.dcache.writebacks::total             50086                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        19491                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        19491                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        19491                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        19491                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        79747                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        79747                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        80499                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        80499                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   8856784000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8856784000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   8934796000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8934796000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011167                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011167                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011269                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011269                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 111061.030509                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 111061.030509                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 110992.633449                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 110992.633449                       # average overall mshr miss latency
system.cpu.dcache.replacements                  79475                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5656284                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5656284                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        29725                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         29725                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3205222000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3205222000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5686009                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5686009                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005228                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005228                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 107829.167368                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 107829.167368                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          479                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          479                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        29246                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        29246                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   3123395000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3123395000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005144                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005144                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 106797.339807                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 106797.339807                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1385975                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1385975                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        69513                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        69513                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   7829588000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7829588000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1455488                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1455488                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.047759                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.047759                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 112634.874052                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 112634.874052                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        19012                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        19012                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        50501                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        50501                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   5733389000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5733389000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.034697                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.034697                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 113530.207323                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 113530.207323                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          124                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           124                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1489                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1489                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1613                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1613                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.923125                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.923125                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          752                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          752                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     78012000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     78012000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.466212                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.466212                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 103739.361702                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 103739.361702                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  23130884000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           940.867874                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7122958                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             80499                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             88.485050                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   940.867874                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.918816                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.918816                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          864                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           69                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          14366871                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         14366871                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  23130884000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  23130884000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
