ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.syntax unified
  16              		.file	"cy_sysint.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.Cy_SysInt_SetVector,"ax",%progbits
  21              		.align	2
  22              		.global	Cy_SysInt_SetVector
  23              		.thumb
  24              		.thumb_func
  25              		.type	Cy_SysInt_SetVector, %function
  26              	Cy_SysInt_SetVector:
  27              	.LFB129:
  28              		.file 1 "Generated_Source\\PSoC6\\pdl\\drivers\\peripheral\\sysint\\cy_sysint.c"
   1:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /***************************************************************************//**
   2:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \file  cy_sysint.c
   3:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \version 1.10
   4:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
   5:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief
   6:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Provides an API implementation of the SysInt driver.
   7:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
   8:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ********************************************************************************
   9:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \copyright
  10:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Copyright 2016-2018, Cypress Semiconductor Corporation. All rights reserved.
  11:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * You may use this file only in accordance with the license, terms, conditions,
  12:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * disclaimers, and limitations in the end user license agreement accompanying
  13:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * the software package with which this file was provided.
  14:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
  15:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  16:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** #include "cy_sysint.h"
  17:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  18:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** #if defined(__cplusplus)
  19:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** extern "C" {
  20:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** #endif
  21:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  22:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  23:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /*******************************************************************************
  24:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Function Name: Cy_SysInt_Init
  25:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ****************************************************************************//**
  26:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  27:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief Initializes the referenced interrupt by setting the priority and the
  28:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * interrupt vector. 
  29:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 2


  30:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Note that the interrupt vector will only be relocated if the vector table was
  31:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * moved to __ramVectors in SRAM. Otherwise it is ignored.
  32:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  33:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Use the CMSIS core function NVIC_EnableIRQ(config.intrSrc) to enable the interrupt.
  34:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  35:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param config
  36:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Interrupt configuration structure
  37:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  38:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param userIsr
  39:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Address of the ISR
  40:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  41:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \return 
  42:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Initialization status  
  43:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  44:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \funcusage
  45:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \snippet sysint/sysint_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_SysInt_Init
  46:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  47:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
  48:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** cy_en_sysint_status_t Cy_SysInt_Init(const cy_stc_sysint_t* config, cy_israddress userIsr)
  49:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** {
  50:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     cy_en_sysint_status_t status = CY_SYSINT_SUCCESS;
  51:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  52:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     if(NULL != config)
  53:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
  54:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         CY_ASSERT_L3(CY_SYSINT_IS_PRIORITY_VALID(config->intrPriority));
  55:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         
  56:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         #if (CY_CPU_CORTEX_M0P)
  57:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             if (config->intrSrc > SysTick_IRQn)
  58:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             {
  59:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****                 /* Configure the interrupt mux */
  60:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****                 Cy_SysInt_SetIntSource(config->intrSrc, config->cm0pSrc);
  61:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             }
  62:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         #endif
  63:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         
  64:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         NVIC_SetPriority(config->intrSrc, config->intrPriority);
  65:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         
  66:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         /* Only set the new vector if it was moved to __ramVectors */
  67:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         if (SCB->VTOR == (uint32_t)&__ramVectors)
  68:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         {
  69:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             CY_ASSERT_L1(CY_SYSINT_IS_VECTOR_VALID(userIsr));
  70:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  71:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             (void)Cy_SysInt_SetVector(config->intrSrc, userIsr);
  72:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         }
  73:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
  74:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     else
  75:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
  76:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         status = CY_SYSINT_BAD_PARAM;
  77:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
  78:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     
  79:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     return(status);
  80:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** }
  81:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  82:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  83:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** #if (CY_CPU_CORTEX_M0P) || defined (CY_DOXYGEN)
  84:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
  85:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /*******************************************************************************
  86:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Function Name: Cy_SysInt_SetIntSource
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 3


  87:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ****************************************************************************//**
  88:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  89:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief Configures the interrupt mux for the specified CM0+ NVIC channel.
  90:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  91:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Setting this value to "disconnected_IRQn" (240) disconnects the interrupt 
  92:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * source and will effectively deactivate the interrupt.
  93:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  94:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param intrSrc
  95:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * NVIC mux number connected to the NVIC channel of the CM0+ core
  96:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
  97:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param cm0pSrc
  98:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Device interrupt to be routed to the NVIC mux
  99:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 100:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \funcusage
 101:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \snippet sysint/sysint_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_SysInt_SetIntSource
 102:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 103:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
 104:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** void Cy_SysInt_SetIntSource(IRQn_Type intrSrc, cy_en_intr_t cm0pSrc)
 105:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** {
 106:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     /* Calculation of variables and masks */
 107:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     uint32_t regPos     = (uint32_t)intrSrc >> CY_SYSINT_CM0P_MUX_SHIFT;
 108:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     uint32_t bitPos     = ((uint32_t)intrSrc - (uint32_t)(regPos << CY_SYSINT_CM0P_MUX_SHIFT)) << C
 109:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     uint32_t bitMask    = (uint32_t)(CY_SYSINT_CM0P_MUX_MASK << bitPos);
 110:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     uint32_t bitMaskClr = (uint32_t)(~bitMask);
 111:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     uint32_t bitMaskSet = (((uint32_t)cm0pSrc << bitPos) & bitMask);
 112:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 113:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     uint32_t tempReg;
 114:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 115:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     switch(regPos)
 116:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 117:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         case CY_SYSINT_CM0P_MUX0:
 118:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             tempReg = CPUSS->CM0_INT_CTL0 & bitMaskClr;
 119:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             CPUSS->CM0_INT_CTL0 = tempReg | bitMaskSet;
 120:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         break;
 121:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         case CY_SYSINT_CM0P_MUX1:
 122:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             tempReg = CPUSS->CM0_INT_CTL1 & bitMaskClr;
 123:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             CPUSS->CM0_INT_CTL1 = tempReg | bitMaskSet;
 124:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         break;
 125:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         case CY_SYSINT_CM0P_MUX2:
 126:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             tempReg = CPUSS->CM0_INT_CTL2 & bitMaskClr;
 127:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             CPUSS->CM0_INT_CTL2 = tempReg | bitMaskSet;
 128:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         break;
 129:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         case CY_SYSINT_CM0P_MUX3:
 130:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             tempReg = CPUSS->CM0_INT_CTL3 & bitMaskClr;
 131:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             CPUSS->CM0_INT_CTL3 = tempReg | bitMaskSet;
 132:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         break;
 133:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         case CY_SYSINT_CM0P_MUX4:
 134:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             tempReg = CPUSS->CM0_INT_CTL4 & bitMaskClr;
 135:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             CPUSS->CM0_INT_CTL4 = tempReg | bitMaskSet;
 136:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         break;
 137:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         case CY_SYSINT_CM0P_MUX5:
 138:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             tempReg = CPUSS->CM0_INT_CTL5 & bitMaskClr;
 139:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             CPUSS->CM0_INT_CTL5 = tempReg | bitMaskSet;
 140:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         break;
 141:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         case CY_SYSINT_CM0P_MUX6:
 142:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             tempReg = CPUSS->CM0_INT_CTL6 & bitMaskClr;
 143:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             CPUSS->CM0_INT_CTL6 = tempReg | bitMaskSet;
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 4


 144:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         break;
 145:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         case CY_SYSINT_CM0P_MUX7:
 146:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             tempReg = CPUSS->CM0_INT_CTL7 & bitMaskClr;
 147:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             CPUSS->CM0_INT_CTL7 = tempReg | bitMaskSet;
 148:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         break;
 149:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         default:
 150:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         break;
 151:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 152:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** }
 153:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 154:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 155:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /*******************************************************************************
 156:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Function Name: Cy_SysInt_GetIntSource
 157:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ****************************************************************************//**
 158:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 159:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief Gets the interrupt source of CM0+ NVIC channel.
 160:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 161:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param intrSrc
 162:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * NVIC mux number connected to the NVIC channel of the CM0+ core
 163:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 164:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \return 
 165:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Device interrupt source connected to the NVIC mux. A returned value of 
 166:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * "disconnected_IRQn" (240) indicates that the interrupt source is disconnected.  
 167:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 168:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \funcusage
 169:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \snippet sysint/sysint_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_SysInt_SetIntSource
 170:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 171:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
 172:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** cy_en_intr_t Cy_SysInt_GetIntSource(IRQn_Type intrSrc)
 173:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** {
 174:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     /* Calculation of variables */
 175:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     uint32_t regPos  = (uint32_t)intrSrc >>  CY_SYSINT_CM0P_MUX_SHIFT;
 176:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     uint32_t bitPos  = ((uint32_t)intrSrc - (regPos <<  CY_SYSINT_CM0P_MUX_SHIFT)) <<  CY_SYSINT_CM
 177:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     uint32_t bitMask = (uint32_t)(CY_SYSINT_CM0P_MUX_MASK << bitPos);
 178:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 179:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     cy_en_intr_t srcVal = disconnected_IRQn;
 180:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     uint32_t tempReg = 0UL;
 181:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     
 182:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     switch(regPos)
 183:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 184:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         case CY_SYSINT_CM0P_MUX0:
 185:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             tempReg = (CPUSS->CM0_INT_CTL0 & bitMask) >> bitPos;
 186:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         break;
 187:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         case CY_SYSINT_CM0P_MUX1:
 188:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             tempReg = (CPUSS->CM0_INT_CTL1 & bitMask) >> bitPos;
 189:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         break;
 190:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         case CY_SYSINT_CM0P_MUX2:
 191:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             tempReg = (CPUSS->CM0_INT_CTL2 & bitMask) >> bitPos;
 192:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         break;
 193:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         case CY_SYSINT_CM0P_MUX3:
 194:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             tempReg = (CPUSS->CM0_INT_CTL3 & bitMask) >> bitPos;
 195:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         break;
 196:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         case CY_SYSINT_CM0P_MUX4:
 197:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             tempReg = (CPUSS->CM0_INT_CTL4 & bitMask) >> bitPos;
 198:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         break;
 199:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         case CY_SYSINT_CM0P_MUX5:
 200:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             tempReg = (CPUSS->CM0_INT_CTL5 & bitMask) >> bitPos;
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 5


 201:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         break;
 202:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         case CY_SYSINT_CM0P_MUX6:
 203:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             tempReg = (CPUSS->CM0_INT_CTL6 & bitMask) >> bitPos;
 204:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         break;
 205:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         case CY_SYSINT_CM0P_MUX7:
 206:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****             tempReg = (CPUSS->CM0_INT_CTL7 & bitMask) >> bitPos;
 207:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         break;
 208:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         default:
 209:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         break;
 210:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 211:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     
 212:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     srcVal = (cy_en_intr_t)tempReg;
 213:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     return (srcVal);
 214:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** }
 215:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** #endif
 216:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 217:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 218:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /*******************************************************************************
 219:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Function Name: Cy_SysInt_SetVector
 220:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ****************************************************************************//**
 221:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 222:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief Changes the ISR vector for the Interrupt.
 223:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 224:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Note that for CM0+, this function sets the interrupt vector for the interrupt
 225:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * mux output feeding into the NVIC.
 226:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 227:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Note that this function relies on the assumption that the vector table is
 228:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * relocated to __ramVectors[RAM_VECTORS_SIZE] in SRAM. Otherwise it will
 229:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * return the address of the default ISR location in Flash vector table.
 230:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 231:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param intrSrc
 232:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Interrrupt source
 233:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 234:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param userIsr
 235:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Address of the ISR to set in the interrupt vector table
 236:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 237:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \return
 238:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Previous address of the ISR in the interrupt vector table, before the
 239:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * function call
 240:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 241:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \funcusage
 242:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \snippet sysint/sysint_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_SysInt_SetVector
 243:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 244:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
 245:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** cy_israddress Cy_SysInt_SetVector(IRQn_Type intrSrc, cy_israddress userIsr)
 246:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** {
  29              		.loc 1 246 0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              	.LVL0:
  34 0000 38B5     		push	{r3, r4, r5, lr}
  35              		.cfi_def_cfa_offset 16
  36              		.cfi_offset 3, -16
  37              		.cfi_offset 4, -12
  38              		.cfi_offset 5, -8
  39              		.cfi_offset 14, -4
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 6


 247:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     cy_israddress prevIsr;
 248:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     
 249:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     /* Only set the new vector if it was moved to __ramVectors */
 250:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     if (SCB->VTOR == (uint32_t)&__ramVectors)
  40              		.loc 1 250 0
  41 0002 0C4B     		ldr	r3, .L6
  42 0004 9A68     		ldr	r2, [r3, #8]
  43 0006 0C4B     		ldr	r3, .L6+4
  44 0008 9A42     		cmp	r2, r3
  45 000a 0ED1     		bne	.L2
  46 000c 0D46     		mov	r5, r1
  47 000e 0446     		mov	r4, r0
 251:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 252:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         CY_ASSERT_L1(CY_SYSINT_IS_VECTOR_VALID(userIsr));
  48              		.loc 1 252 0
  49 0010 19B9     		cbnz	r1, .L3
  50              		.loc 1 252 0 is_stmt 0 discriminator 1
  51 0012 FC21     		movs	r1, #252
  52              	.LVL1:
  53 0014 0948     		ldr	r0, .L6+8
  54              	.LVL2:
  55 0016 FFF7FEFF 		bl	Cy_SysLib_AssertFailed
  56              	.LVL3:
  57              	.L3:
 253:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 254:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         prevIsr = __ramVectors[CY_INT_IRQ_BASE + intrSrc];
  58              		.loc 1 254 0 is_stmt 1
  59 001a 04F11003 		add	r3, r4, #16
  60 001e 064A     		ldr	r2, .L6+4
  61 0020 52F82300 		ldr	r0, [r2, r3, lsl #2]
  62              	.LVL4:
 255:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         __ramVectors[CY_INT_IRQ_BASE + intrSrc] = userIsr;
  63              		.loc 1 255 0
  64 0024 42F82350 		str	r5, [r2, r3, lsl #2]
  65 0028 38BD     		pop	{r3, r4, r5, pc}
  66              	.LVL5:
  67              	.L2:
 256:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 257:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     else
 258:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 259:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         prevIsr = __Vectors[CY_INT_IRQ_BASE + intrSrc];
  68              		.loc 1 259 0
  69 002a 1030     		adds	r0, r0, #16
  70              	.LVL6:
  71 002c 044B     		ldr	r3, .L6+12
  72 002e 53F82000 		ldr	r0, [r3, r0, lsl #2]
  73              	.LVL7:
 260:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 261:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 262:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     return prevIsr;
 263:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** }
  74              		.loc 1 263 0
  75 0032 38BD     		pop	{r3, r4, r5, pc}
  76              	.L7:
  77              		.align	2
  78              	.L6:
  79 0034 00ED00E0 		.word	-536810240
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 7


  80 0038 00000000 		.word	__ramVectors
  81 003c 00000000 		.word	.LC0
  82 0040 00000000 		.word	__Vectors
  83              		.cfi_endproc
  84              	.LFE129:
  85              		.size	Cy_SysInt_SetVector, .-Cy_SysInt_SetVector
  86              		.section	.text.Cy_SysInt_Init,"ax",%progbits
  87              		.align	2
  88              		.global	Cy_SysInt_Init
  89              		.thumb
  90              		.thumb_func
  91              		.type	Cy_SysInt_Init, %function
  92              	Cy_SysInt_Init:
  93              	.LFB128:
  49:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     cy_en_sysint_status_t status = CY_SYSINT_SUCCESS;
  94              		.loc 1 49 0
  95              		.cfi_startproc
  96              		@ args = 0, pretend = 0, frame = 0
  97              		@ frame_needed = 0, uses_anonymous_args = 0
  98              	.LVL8:
  52:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
  99              		.loc 1 52 0
 100 0000 70B3     		cbz	r0, .L14
  49:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     cy_en_sysint_status_t status = CY_SYSINT_SUCCESS;
 101              		.loc 1 49 0
 102 0002 38B5     		push	{r3, r4, r5, lr}
 103              		.cfi_def_cfa_offset 16
 104              		.cfi_offset 3, -16
 105              		.cfi_offset 4, -12
 106              		.cfi_offset 5, -8
 107              		.cfi_offset 14, -4
 108 0004 0446     		mov	r4, r0
 109 0006 0D46     		mov	r5, r1
  54:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         
 110              		.loc 1 54 0
 111 0008 4368     		ldr	r3, [r0, #4]
 112 000a 072B     		cmp	r3, #7
 113 000c 03D9     		bls	.L10
  54:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         
 114              		.loc 1 54 0 is_stmt 0 discriminator 1
 115 000e 3621     		movs	r1, #54
 116              	.LVL9:
 117 0010 1548     		ldr	r0, .L17
 118              	.LVL10:
 119 0012 FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 120              	.LVL11:
 121              	.L10:
  64:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         
 122              		.loc 1 64 0 is_stmt 1
 123 0016 B4F90030 		ldrsh	r3, [r4]
 124 001a 6268     		ldr	r2, [r4, #4]
 125              	.LVL12:
 126              	.LBB4:
 127              	.LBB5:
 128              		.file 2 "Generated_Source\\PSoC6\\pdl\\cmsis/include/core_cm4.h"
   1:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @file     core_cm4.h
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 8


   3:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @version  V5.0.1
   5:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @date     30. January 2017
   6:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  27:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  28:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  30:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  31:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include <stdint.h>
  35:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  36:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
  37:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
  38:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  39:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  40:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  41:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  44:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  47:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  50:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  53:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  54:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  55:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
  56:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 CMSIS definitions
  57:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
  58:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  59:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup Cortex_M4
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 9


  60:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
  61:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  62:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  63:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*  CMSIS CM4 definitions */
  64:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  ( 5U)                                  /*!< [31:16] CMSIS HAL mai
  65:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   ( 0U)                                  /*!< [15:0]  CMSIS HAL sub
  66:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  67:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< CMSIS HAL version num
  68:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  69:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  70:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  71:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  72:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  73:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
  74:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined ( __CC_ARM )
  75:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  76:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  77:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  78:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  79:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  80:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  81:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  82:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  83:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  84:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  85:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  86:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  87:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  88:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  89:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  90:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  91:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  92:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  93:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  94:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  95:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  96:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  97:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  98:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __GNUC__ )
  99:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __ICCARM__ )
 111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARMVFP__
 112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 10


 117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TASKING__ )
 135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __FPU_VFP__
 136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __CSMC__ )
 147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
 165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 11


 174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
 176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* check device defines and use defaults */
 179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __CM4_REV
 181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __CM4_REV               0x0000U
 182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __FPU_PRESENT
 186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_PRESENT             0U
 187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __MPU_PRESENT
 191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __MPU_PRESENT             0U
 192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li to specify the access to peripheral variables.
 212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
 217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* following defines should be used for structure members */
 223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group Cortex_M4 */
 228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 12


 231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
 232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 Register Abstraction
 233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Register contain:
 234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register
 235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Register
 236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SCB Register
 237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Register
 238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Register
 239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core MPU Register
 240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core FPU Register
 241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
 242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Core Register type definitions.
 251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } APSR_Type;
 272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* APSR Register Definitions */
 274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 13


 288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } IPSR_Type;
 305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IPSR Register Definitions */
 307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } xPSR_Type;
 333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* xPSR Register Definitions */
 335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 14


 345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CONTROL_Type;
 380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* CONTROL Register Definitions */
 382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 15


 402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[24U];
 408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RSERVED1[24U];
 410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[24U];
 412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[24U];
 414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[56U];
 416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[644U];
 418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }  NVIC_Type;
 420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 16


 459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[5U];
 460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCB_Type;
 462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB CPUID Register Definitions */
 464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 17


 516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Control Register Definitions */
 537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 18


 573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 19


 630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 20


 687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCnSCB_Type;
 723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 21


 744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SysTick_Type;
 764:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 765:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 766:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 767:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 769:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 770:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 771:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 772:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 773:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 774:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 775:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 776:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 777:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 778:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Reload Register Definitions */
 779:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 780:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 781:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 782:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Current Register Definitions */
 783:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 784:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 785:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 786:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 787:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 788:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 789:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 790:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 791:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 792:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 793:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 794:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 795:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 796:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 797:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 798:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 799:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 800:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 22


 801:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 802:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 803:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 804:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 805:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 806:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 807:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 808:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 809:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 810:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 811:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  union
 812:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 813:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 814:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 815:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 816:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 817:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[864U];
 818:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 819:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[15U];
 820:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 821:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[15U];
 822:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 823:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[29U];
 824:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 825:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 826:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 827:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[43U];
 828:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 829:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 830:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[6U];
 831:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 832:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 833:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 834:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 835:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 836:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 837:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 838:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 839:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 840:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 841:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 842:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 843:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } ITM_Type;
 844:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 845:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 846:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 847:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 848:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 849:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 850:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 851:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 852:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 853:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 854:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 855:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 856:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 857:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 23


 858:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 859:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 860:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 861:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 862:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 863:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 864:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 865:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 866:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 867:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 868:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 869:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 870:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 871:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 872:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 873:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 874:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 875:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 876:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 877:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 878:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 879:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 880:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 881:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 882:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 883:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 884:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 885:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 886:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 887:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 888:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 889:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 890:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 891:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 892:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 893:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 894:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 895:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 896:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 897:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 898:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 899:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 900:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 901:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 902:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 903:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 904:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 905:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 906:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 907:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 908:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 909:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 910:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 911:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 912:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 913:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 914:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 24


 915:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 916:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 917:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 918:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 919:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 920:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 921:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 922:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 923:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 924:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 925:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 926:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 927:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 928:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 929:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[1U];
 930:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 931:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 932:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 933:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[1U];
 934:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 935:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 936:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 937:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } DWT_Type;
 938:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 939:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Control Register Definitions */
 940:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 941:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 942:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 943:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 944:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 945:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 946:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 947:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 948:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 949:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 950:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 951:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 952:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 953:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 954:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 955:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 956:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 957:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 958:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 959:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 960:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 961:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 962:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 963:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 964:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 965:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 966:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 967:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 968:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 969:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 970:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 971:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 25


 972:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 973:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 974:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 975:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 976:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 977:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 978:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 979:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 980:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 981:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 982:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 983:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 984:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 985:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 986:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 987:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 988:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 989:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 990:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 991:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 992:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 993:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 994:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 995:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 996:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 997:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 998:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 999:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1000:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1001:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1002:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1003:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1004:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1005:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1006:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1007:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1008:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1009:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1010:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1011:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1012:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1013:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1014:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1015:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1016:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1017:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1018:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1019:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1020:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1021:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1022:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1023:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1024:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1025:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1026:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1027:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1028:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 26


1029:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1030:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1031:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1032:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1033:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1034:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1035:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1036:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1037:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1038:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1039:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1040:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1041:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1042:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1043:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1044:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1045:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1046:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1047:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1048:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1049:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1050:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1051:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1052:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1053:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1054:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1055:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1056:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1057:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1058:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1059:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1060:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1061:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1062:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1063:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[2U];
1064:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1065:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[55U];
1066:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1067:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[131U];
1068:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1069:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1070:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1071:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[759U];
1072:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1073:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1074:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1075:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[1U];
1076:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1077:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1078:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1079:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[39U];
1080:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1081:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1082:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED7[8U];
1083:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1084:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1085:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } TPI_Type;
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 27


1086:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1087:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1088:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1089:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1090:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1091:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1092:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1093:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1094:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1095:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1096:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1097:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1098:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1099:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 28


1143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVID Register Definitions */
1176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 29


1200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } MPU_Type;
1229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Type Register Definitions */
1231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Control Register Definitions */
1241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Number Register Definitions */
1251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 30


1257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
1312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 31


1314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } FPU_Type;
1318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 32


1371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CoreDebug_Type;
1422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 33


1428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 34


1485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted value.
1522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted bit field value.
1530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 35


1542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Memory mapping of Core Hardware */
1544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
1566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} */
1571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
1575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                Hardware Abstraction Layer
1576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Function Interface contains:
1577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Functions
1578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Functions
1579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Functions
1580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register Access Functions
1581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
1582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 36


1599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Priority Grouping
1632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            Only values from 0..7 are used.
1635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            In case of a conflict between priority grouping and available
1636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t reg_value;
1642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Priority Grouping
1655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 37


1656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Enable Interrupt
1666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Interrupt Enable status
1681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             1  Interrupt is enabled.
1685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return(0U);
1696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Disable Interrupt
1702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __DSB();
1712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __ISB();
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 38


1713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Pending Interrupt
1719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             1  Interrupt status is pending.
1723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return(0U);
1734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Pending Interrupt
1740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Clear Pending Interrupt
1755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1764:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1765:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1766:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1767:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1769:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Active Interrupt
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 39


1770:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1771:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1772:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             0  Interrupt status is not active.
1773:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             1  Interrupt status is active.
1774:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1775:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1776:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1777:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1778:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1779:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1780:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1781:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1782:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1783:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1784:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return(0U);
1785:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1786:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1787:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1788:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1789:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1790:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Interrupt Priority
1791:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1792:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1793:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            or negative to specify a processor exception.
1794:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1795:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]  priority  Priority to set.
1796:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1797:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1798:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1799:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1800:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 129              		.loc 2 1800 0
 130 001c 002B     		cmp	r3, #0
 131 001e 08DB     		blt	.L11
1801:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1802:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
 132              		.loc 2 1802 0
 133 0020 5201     		lsls	r2, r2, #5
 134              	.LVL13:
 135 0022 D2B2     		uxtb	r2, r2
 136 0024 03F16043 		add	r3, r3, #-536870912
 137              	.LVL14:
 138 0028 03F56143 		add	r3, r3, #57600
 139              	.LVL15:
 140 002c 83F80023 		strb	r2, [r3, #768]
 141              	.LVL16:
 142 0030 05E0     		b	.L12
 143              	.LVL17:
 144              	.L11:
1803:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1804:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1805:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1806:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
 145              		.loc 2 1806 0
 146 0032 03F00F03 		and	r3, r3, #15
 147              	.LVL18:
 148 0036 5201     		lsls	r2, r2, #5
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 40


 149              	.LVL19:
 150 0038 D2B2     		uxtb	r2, r2
 151 003a 0C49     		ldr	r1, .L17+4
 152 003c CA54     		strb	r2, [r1, r3]
 153              	.LVL20:
 154              	.L12:
 155              	.LBE5:
 156              	.LBE4:
  67:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         {
 157              		.loc 1 67 0
 158 003e 0C4B     		ldr	r3, .L17+8
 159 0040 9A68     		ldr	r2, [r3, #8]
 160 0042 0C4B     		ldr	r3, .L17+12
 161 0044 9A42     		cmp	r2, r3
 162 0046 0DD1     		bne	.L15
  69:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 163              		.loc 1 69 0
 164 0048 1DB9     		cbnz	r5, .L13
  69:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 165              		.loc 1 69 0 is_stmt 0 discriminator 1
 166 004a 4521     		movs	r1, #69
 167 004c 0648     		ldr	r0, .L17
 168 004e FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 169              	.LVL21:
 170              	.L13:
  71:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         }
 171              		.loc 1 71 0 is_stmt 1
 172 0052 2946     		mov	r1, r5
 173 0054 B4F90000 		ldrsh	r0, [r4]
 174 0058 FFF7FEFF 		bl	Cy_SysInt_SetVector
 175              	.LVL22:
  50:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 176              		.loc 1 50 0
 177 005c 0020     		movs	r0, #0
 178 005e 38BD     		pop	{r3, r4, r5, pc}
 179              	.LVL23:
 180              	.L14:
 181              		.cfi_def_cfa_offset 0
 182              		.cfi_restore 3
 183              		.cfi_restore 4
 184              		.cfi_restore 5
 185              		.cfi_restore 14
  76:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 186              		.loc 1 76 0
 187 0060 0548     		ldr	r0, .L17+16
 188              	.LVL24:
  80:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 189              		.loc 1 80 0
 190 0062 7047     		bx	lr
 191              	.LVL25:
 192              	.L15:
 193              		.cfi_def_cfa_offset 16
 194              		.cfi_offset 3, -16
 195              		.cfi_offset 4, -12
 196              		.cfi_offset 5, -8
 197              		.cfi_offset 14, -4
  50:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 41


 198              		.loc 1 50 0
 199 0064 0020     		movs	r0, #0
 200              	.LVL26:
  80:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 201              		.loc 1 80 0
 202 0066 38BD     		pop	{r3, r4, r5, pc}
 203              	.LVL27:
 204              	.L18:
 205              		.align	2
 206              	.L17:
 207 0068 00000000 		.word	.LC0
 208 006c 14ED00E0 		.word	-536810220
 209 0070 00ED00E0 		.word	-536810240
 210 0074 00000000 		.word	__ramVectors
 211 0078 01005600 		.word	5636097
 212              		.cfi_endproc
 213              	.LFE128:
 214              		.size	Cy_SysInt_Init, .-Cy_SysInt_Init
 215              		.section	.text.Cy_SysInt_GetVector,"ax",%progbits
 216              		.align	2
 217              		.global	Cy_SysInt_GetVector
 218              		.thumb
 219              		.thumb_func
 220              		.type	Cy_SysInt_GetVector, %function
 221              	Cy_SysInt_GetVector:
 222              	.LFB130:
 264:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 265:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** 
 266:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** /*******************************************************************************
 267:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Function Name: Cy_SysInt_GetVector
 268:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** ****************************************************************************//**
 269:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 270:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \brief Gets the address of the current ISR vector for the Interrupt.
 271:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 272:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Note that for CM0+, this function returns the interrupt vector for the 
 273:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * interrupt mux output feeding into the NVIC.
 274:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 275:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Note that this function relies on the assumption that the vector table is
 276:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * relocated to __ramVectors[RAM_VECTORS_SIZE] in SRAM.
 277:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 278:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \param intrSrc
 279:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Interrupt source
 280:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 281:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \return
 282:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * Address of the ISR in the interrupt vector table
 283:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 284:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \funcusage
 285:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** * \snippet sysint/sysint_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_SysInt_SetVector
 286:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *
 287:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** *******************************************************************************/
 288:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** cy_israddress Cy_SysInt_GetVector(IRQn_Type intrSrc)
 289:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** {
 223              		.loc 1 289 0
 224              		.cfi_startproc
 225              		@ args = 0, pretend = 0, frame = 0
 226              		@ frame_needed = 0, uses_anonymous_args = 0
 227              		@ link register save eliminated.
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 42


 228              	.LVL28:
 290:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     cy_israddress currIsr;
 291:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     
 292:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     /* Only return the SRAM ISR address if it was moved to __ramVectors */
 293:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     if (SCB->VTOR == (uint32_t)&__ramVectors)
 229              		.loc 1 293 0
 230 0000 064B     		ldr	r3, .L22
 231 0002 9A68     		ldr	r2, [r3, #8]
 232 0004 064B     		ldr	r3, .L22+4
 233 0006 9A42     		cmp	r2, r3
 234 0008 03D1     		bne	.L20
 294:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 295:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         currIsr = __ramVectors[CY_INT_IRQ_BASE + intrSrc];
 235              		.loc 1 295 0
 236 000a 1030     		adds	r0, r0, #16
 237              	.LVL29:
 238 000c 53F82000 		ldr	r0, [r3, r0, lsl #2]
 239              	.LVL30:
 240 0010 7047     		bx	lr
 241              	.LVL31:
 242              	.L20:
 296:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 297:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     else
 298:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     {
 299:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****         currIsr = __Vectors[CY_INT_IRQ_BASE + intrSrc];
 243              		.loc 1 299 0
 244 0012 1030     		adds	r0, r0, #16
 245              	.LVL32:
 246 0014 034B     		ldr	r3, .L22+8
 247 0016 53F82000 		ldr	r0, [r3, r0, lsl #2]
 248              	.LVL33:
 300:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     }
 301:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     
 302:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c ****     return currIsr;
 303:Generated_Source\PSoC6\pdl\drivers\peripheral\sysint/cy_sysint.c **** }
 249              		.loc 1 303 0
 250 001a 7047     		bx	lr
 251              	.L23:
 252              		.align	2
 253              	.L22:
 254 001c 00ED00E0 		.word	-536810240
 255 0020 00000000 		.word	__ramVectors
 256 0024 00000000 		.word	__Vectors
 257              		.cfi_endproc
 258              	.LFE130:
 259              		.size	Cy_SysInt_GetVector, .-Cy_SysInt_GetVector
 260              		.section	.rodata.str1.4,"aMS",%progbits,1
 261              		.align	2
 262              	.LC0:
 263 0000 47656E65 		.ascii	"Generated_Source\\PSoC6\\pdl\\drivers\\peripheral\\"
 263      72617465 
 263      645F536F 
 263      75726365 
 263      5C50536F 
 264 002e 73797369 		.ascii	"sysint\\cy_sysint.c\000"
 264      6E745C63 
 264      795F7379 
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 43


 264      73696E74 
 264      2E6300
 265              		.text
 266              	.Letext0:
 267              		.file 3 "c:\\program files (x86)\\cypress\\psoc creator\\4.2\\psoc creator\\import\\gnu\\arm\\5.4.
 268              		.file 4 "c:\\program files (x86)\\cypress\\psoc creator\\4.2\\psoc creator\\import\\gnu\\arm\\5.4.
 269              		.file 5 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/psoc62/include/cy8c6247bzi_d54.h"
 270              		.file 6 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/syslib/cy_syslib.h"
 271              		.file 7 "Generated_Source\\PSoC6\\pdl\\drivers\\peripheral\\sysint\\cy_sysint.h"
 272              		.section	.debug_info,"",%progbits
 273              	.Ldebug_info0:
 274 0000 C1090000 		.4byte	0x9c1
 275 0004 0400     		.2byte	0x4
 276 0006 00000000 		.4byte	.Ldebug_abbrev0
 277 000a 04       		.byte	0x4
 278 000b 01       		.uleb128 0x1
 279 000c 75040000 		.4byte	.LASF228
 280 0010 0C       		.byte	0xc
 281 0011 02110000 		.4byte	.LASF229
 282 0015 FF090000 		.4byte	.LASF230
 283 0019 00000000 		.4byte	.Ldebug_ranges0+0
 284 001d 00000000 		.4byte	0
 285 0021 00000000 		.4byte	.Ldebug_line0
 286 0025 02       		.uleb128 0x2
 287 0026 04       		.byte	0x4
 288 0027 05       		.byte	0x5
 289 0028 696E7400 		.ascii	"int\000"
 290 002c 03       		.uleb128 0x3
 291 002d 04       		.byte	0x4
 292 002e 07       		.byte	0x7
 293 002f CF010000 		.4byte	.LASF0
 294 0033 03       		.uleb128 0x3
 295 0034 08       		.byte	0x8
 296 0035 05       		.byte	0x5
 297 0036 88020000 		.4byte	.LASF1
 298 003a 03       		.uleb128 0x3
 299 003b 08       		.byte	0x8
 300 003c 04       		.byte	0x4
 301 003d 790F0000 		.4byte	.LASF2
 302 0041 03       		.uleb128 0x3
 303 0042 01       		.byte	0x1
 304 0043 06       		.byte	0x6
 305 0044 96020000 		.4byte	.LASF3
 306 0048 04       		.uleb128 0x4
 307 0049 C1000000 		.4byte	.LASF7
 308 004d 03       		.byte	0x3
 309 004e 1D       		.byte	0x1d
 310 004f 53000000 		.4byte	0x53
 311 0053 03       		.uleb128 0x3
 312 0054 01       		.byte	0x1
 313 0055 08       		.byte	0x8
 314 0056 340D0000 		.4byte	.LASF4
 315 005a 03       		.uleb128 0x3
 316 005b 02       		.byte	0x2
 317 005c 05       		.byte	0x5
 318 005d D00D0000 		.4byte	.LASF5
 319 0061 03       		.uleb128 0x3
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 44


 320 0062 02       		.byte	0x2
 321 0063 07       		.byte	0x7
 322 0064 3B0E0000 		.4byte	.LASF6
 323 0068 04       		.uleb128 0x4
 324 0069 0E100000 		.4byte	.LASF8
 325 006d 03       		.byte	0x3
 326 006e 3F       		.byte	0x3f
 327 006f 73000000 		.4byte	0x73
 328 0073 03       		.uleb128 0x3
 329 0074 04       		.byte	0x4
 330 0075 05       		.byte	0x5
 331 0076 5E030000 		.4byte	.LASF9
 332 007a 04       		.uleb128 0x4
 333 007b B3050000 		.4byte	.LASF10
 334 007f 03       		.byte	0x3
 335 0080 41       		.byte	0x41
 336 0081 85000000 		.4byte	0x85
 337 0085 03       		.uleb128 0x3
 338 0086 04       		.byte	0x4
 339 0087 07       		.byte	0x7
 340 0088 D8060000 		.4byte	.LASF11
 341 008c 03       		.uleb128 0x3
 342 008d 08       		.byte	0x8
 343 008e 07       		.byte	0x7
 344 008f 87010000 		.4byte	.LASF12
 345 0093 04       		.uleb128 0x4
 346 0094 29120000 		.4byte	.LASF13
 347 0098 04       		.byte	0x4
 348 0099 18       		.byte	0x18
 349 009a 48000000 		.4byte	0x48
 350 009e 04       		.uleb128 0x4
 351 009f 2C0D0000 		.4byte	.LASF14
 352 00a3 04       		.byte	0x4
 353 00a4 2C       		.byte	0x2c
 354 00a5 68000000 		.4byte	0x68
 355 00a9 04       		.uleb128 0x4
 356 00aa D60E0000 		.4byte	.LASF15
 357 00ae 04       		.byte	0x4
 358 00af 30       		.byte	0x30
 359 00b0 7A000000 		.4byte	0x7a
 360 00b4 05       		.uleb128 0x5
 361 00b5 02       		.byte	0x2
 362 00b6 5A000000 		.4byte	0x5a
 363 00ba 05       		.byte	0x5
 364 00bb 24       		.byte	0x24
 365 00bc 75040000 		.4byte	0x475
 366 00c0 06       		.uleb128 0x6
 367 00c1 EA030000 		.4byte	.LASF16
 368 00c5 71       		.sleb128 -15
 369 00c6 06       		.uleb128 0x6
 370 00c7 FA0F0000 		.4byte	.LASF17
 371 00cb 72       		.sleb128 -14
 372 00cc 06       		.uleb128 0x6
 373 00cd 96100000 		.4byte	.LASF18
 374 00d1 73       		.sleb128 -13
 375 00d2 06       		.uleb128 0x6
 376 00d3 3D0C0000 		.4byte	.LASF19
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 45


 377 00d7 74       		.sleb128 -12
 378 00d8 06       		.uleb128 0x6
 379 00d9 BE050000 		.4byte	.LASF20
 380 00dd 75       		.sleb128 -11
 381 00de 06       		.uleb128 0x6
 382 00df F90E0000 		.4byte	.LASF21
 383 00e3 76       		.sleb128 -10
 384 00e4 06       		.uleb128 0x6
 385 00e5 7C070000 		.4byte	.LASF22
 386 00e9 7B       		.sleb128 -5
 387 00ea 06       		.uleb128 0x6
 388 00eb C1100000 		.4byte	.LASF23
 389 00ef 7C       		.sleb128 -4
 390 00f0 06       		.uleb128 0x6
 391 00f1 F2050000 		.4byte	.LASF24
 392 00f5 7E       		.sleb128 -2
 393 00f6 06       		.uleb128 0x6
 394 00f7 E8080000 		.4byte	.LASF25
 395 00fb 7F       		.sleb128 -1
 396 00fc 07       		.uleb128 0x7
 397 00fd DC010000 		.4byte	.LASF26
 398 0101 00       		.byte	0
 399 0102 07       		.uleb128 0x7
 400 0103 7A100000 		.4byte	.LASF27
 401 0107 01       		.byte	0x1
 402 0108 07       		.uleb128 0x7
 403 0109 08000000 		.4byte	.LASF28
 404 010d 02       		.byte	0x2
 405 010e 07       		.uleb128 0x7
 406 010f 910F0000 		.4byte	.LASF29
 407 0113 03       		.byte	0x3
 408 0114 07       		.uleb128 0x7
 409 0115 F9110000 		.4byte	.LASF30
 410 0119 04       		.byte	0x4
 411 011a 07       		.uleb128 0x7
 412 011b 49060000 		.4byte	.LASF31
 413 011f 05       		.byte	0x5
 414 0120 07       		.uleb128 0x7
 415 0121 45080000 		.4byte	.LASF32
 416 0125 06       		.byte	0x6
 417 0126 07       		.uleb128 0x7
 418 0127 700B0000 		.4byte	.LASF33
 419 012b 07       		.byte	0x7
 420 012c 07       		.uleb128 0x7
 421 012d CB130000 		.4byte	.LASF34
 422 0131 08       		.byte	0x8
 423 0132 07       		.uleb128 0x7
 424 0133 18020000 		.4byte	.LASF35
 425 0137 09       		.byte	0x9
 426 0138 07       		.uleb128 0x7
 427 0139 8C0D0000 		.4byte	.LASF36
 428 013d 0A       		.byte	0xa
 429 013e 07       		.uleb128 0x7
 430 013f 200C0000 		.4byte	.LASF37
 431 0143 0B       		.byte	0xb
 432 0144 07       		.uleb128 0x7
 433 0145 31120000 		.4byte	.LASF38
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 46


 434 0149 0C       		.byte	0xc
 435 014a 07       		.uleb128 0x7
 436 014b 97060000 		.4byte	.LASF39
 437 014f 0D       		.byte	0xd
 438 0150 07       		.uleb128 0x7
 439 0151 7C080000 		.4byte	.LASF40
 440 0155 0E       		.byte	0xe
 441 0156 07       		.uleb128 0x7
 442 0157 39040000 		.4byte	.LASF41
 443 015b 0F       		.byte	0xf
 444 015c 07       		.uleb128 0x7
 445 015d AC120000 		.4byte	.LASF42
 446 0161 10       		.byte	0x10
 447 0162 07       		.uleb128 0x7
 448 0163 1A030000 		.4byte	.LASF43
 449 0167 11       		.byte	0x11
 450 0168 07       		.uleb128 0x7
 451 0169 79000000 		.4byte	.LASF44
 452 016d 12       		.byte	0x12
 453 016e 07       		.uleb128 0x7
 454 016f 52040000 		.4byte	.LASF45
 455 0173 13       		.byte	0x13
 456 0174 07       		.uleb128 0x7
 457 0175 EF060000 		.4byte	.LASF46
 458 0179 14       		.byte	0x14
 459 017a 07       		.uleb128 0x7
 460 017b FB120000 		.4byte	.LASF47
 461 017f 15       		.byte	0x15
 462 0180 07       		.uleb128 0x7
 463 0181 65000000 		.4byte	.LASF48
 464 0185 16       		.byte	0x16
 465 0186 07       		.uleb128 0x7
 466 0187 FE050000 		.4byte	.LASF49
 467 018b 17       		.byte	0x17
 468 018c 07       		.uleb128 0x7
 469 018d CB000000 		.4byte	.LASF50
 470 0191 18       		.byte	0x18
 471 0192 07       		.uleb128 0x7
 472 0193 E6100000 		.4byte	.LASF51
 473 0197 19       		.byte	0x19
 474 0198 07       		.uleb128 0x7
 475 0199 BB070000 		.4byte	.LASF52
 476 019d 1A       		.byte	0x1a
 477 019e 07       		.uleb128 0x7
 478 019f C30A0000 		.4byte	.LASF53
 479 01a3 1B       		.byte	0x1b
 480 01a4 07       		.uleb128 0x7
 481 01a5 A90B0000 		.4byte	.LASF54
 482 01a9 1C       		.byte	0x1c
 483 01aa 07       		.uleb128 0x7
 484 01ab 38010000 		.4byte	.LASF55
 485 01af 1D       		.byte	0x1d
 486 01b0 07       		.uleb128 0x7
 487 01b1 110B0000 		.4byte	.LASF56
 488 01b5 1E       		.byte	0x1e
 489 01b6 07       		.uleb128 0x7
 490 01b7 65060000 		.4byte	.LASF57
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 47


 491 01bb 1F       		.byte	0x1f
 492 01bc 07       		.uleb128 0x7
 493 01bd 090F0000 		.4byte	.LASF58
 494 01c1 20       		.byte	0x20
 495 01c2 07       		.uleb128 0x7
 496 01c3 78110000 		.4byte	.LASF59
 497 01c7 21       		.byte	0x21
 498 01c8 07       		.uleb128 0x7
 499 01c9 E7130000 		.4byte	.LASF60
 500 01cd 22       		.byte	0x22
 501 01ce 07       		.uleb128 0x7
 502 01cf 16130000 		.4byte	.LASF61
 503 01d3 23       		.byte	0x23
 504 01d4 07       		.uleb128 0x7
 505 01d5 54010000 		.4byte	.LASF62
 506 01d9 24       		.byte	0x24
 507 01da 07       		.uleb128 0x7
 508 01db B1030000 		.4byte	.LASF63
 509 01df 25       		.byte	0x25
 510 01e0 07       		.uleb128 0x7
 511 01e1 19140000 		.4byte	.LASF64
 512 01e5 26       		.byte	0x26
 513 01e6 07       		.uleb128 0x7
 514 01e7 410F0000 		.4byte	.LASF65
 515 01eb 27       		.byte	0x27
 516 01ec 07       		.uleb128 0x7
 517 01ed B0110000 		.4byte	.LASF66
 518 01f1 28       		.byte	0x28
 519 01f2 07       		.uleb128 0x7
 520 01f3 09010000 		.4byte	.LASF67
 521 01f7 29       		.byte	0x29
 522 01f8 07       		.uleb128 0x7
 523 01f9 D5050000 		.4byte	.LASF68
 524 01fd 2A       		.byte	0x2a
 525 01fe 07       		.uleb128 0x7
 526 01ff 17060000 		.4byte	.LASF69
 527 0203 2B       		.byte	0x2b
 528 0204 07       		.uleb128 0x7
 529 0205 CF0F0000 		.4byte	.LASF70
 530 0209 2C       		.byte	0x2c
 531 020a 07       		.uleb128 0x7
 532 020b 560B0000 		.4byte	.LASF71
 533 020f 2D       		.byte	0x2d
 534 0210 07       		.uleb128 0x7
 535 0211 24000000 		.4byte	.LASF72
 536 0215 2E       		.byte	0x2e
 537 0216 07       		.uleb128 0x7
 538 0217 2E100000 		.4byte	.LASF73
 539 021b 2F       		.byte	0x2f
 540 021c 07       		.uleb128 0x7
 541 021d 84050000 		.4byte	.LASF74
 542 0221 30       		.byte	0x30
 543 0222 07       		.uleb128 0x7
 544 0223 D3100000 		.4byte	.LASF75
 545 0227 31       		.byte	0x31
 546 0228 07       		.uleb128 0x7
 547 0229 90120000 		.4byte	.LASF76
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 48


 548 022d 32       		.byte	0x32
 549 022e 07       		.uleb128 0x7
 550 022f 8E000000 		.4byte	.LASF77
 551 0233 33       		.byte	0x33
 552 0234 07       		.uleb128 0x7
 553 0235 E7020000 		.4byte	.LASF78
 554 0239 34       		.byte	0x34
 555 023a 07       		.uleb128 0x7
 556 023b 040C0000 		.4byte	.LASF79
 557 023f 35       		.byte	0x35
 558 0240 07       		.uleb128 0x7
 559 0241 1D040000 		.4byte	.LASF80
 560 0245 36       		.byte	0x36
 561 0246 07       		.uleb128 0x7
 562 0247 A5100000 		.4byte	.LASF81
 563 024b 37       		.byte	0x37
 564 024c 07       		.uleb128 0x7
 565 024d 48050000 		.4byte	.LASF82
 566 0251 38       		.byte	0x38
 567 0252 07       		.uleb128 0x7
 568 0253 4F130000 		.4byte	.LASF83
 569 0257 39       		.byte	0x39
 570 0258 07       		.uleb128 0x7
 571 0259 C1090000 		.4byte	.LASF84
 572 025d 3A       		.byte	0x3a
 573 025e 07       		.uleb128 0x7
 574 025f F30C0000 		.4byte	.LASF85
 575 0263 3B       		.byte	0x3b
 576 0264 07       		.uleb128 0x7
 577 0265 99080000 		.4byte	.LASF86
 578 0269 3C       		.byte	0x3c
 579 026a 07       		.uleb128 0x7
 580 026b 420D0000 		.4byte	.LASF87
 581 026f 3D       		.byte	0x3d
 582 0270 07       		.uleb128 0x7
 583 0271 41070000 		.4byte	.LASF88
 584 0275 3E       		.byte	0x3e
 585 0276 07       		.uleb128 0x7
 586 0277 8C0B0000 		.4byte	.LASF89
 587 027b 3F       		.byte	0x3f
 588 027c 07       		.uleb128 0x7
 589 027d 2C060000 		.4byte	.LASF90
 590 0281 40       		.byte	0x40
 591 0282 07       		.uleb128 0x7
 592 0283 28080000 		.4byte	.LASF91
 593 0287 41       		.byte	0x41
 594 0288 07       		.uleb128 0x7
 595 0289 C00C0000 		.4byte	.LASF92
 596 028d 42       		.byte	0x42
 597 028e 07       		.uleb128 0x7
 598 028f 250F0000 		.4byte	.LASF93
 599 0293 43       		.byte	0x43
 600 0294 07       		.uleb128 0x7
 601 0295 94110000 		.4byte	.LASF94
 602 0299 44       		.byte	0x44
 603 029a 07       		.uleb128 0x7
 604 029b 1F0E0000 		.4byte	.LASF95
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 49


 605 029f 45       		.byte	0x45
 606 02a0 07       		.uleb128 0x7
 607 02a1 F5080000 		.4byte	.LASF96
 608 02a5 46       		.byte	0x46
 609 02a6 07       		.uleb128 0x7
 610 02a7 DF0A0000 		.4byte	.LASF97
 611 02ab 47       		.byte	0x47
 612 02ac 07       		.uleb128 0x7
 613 02ad 33130000 		.4byte	.LASF98
 614 02b1 48       		.byte	0x48
 615 02b2 07       		.uleb128 0x7
 616 02b3 95030000 		.4byte	.LASF99
 617 02b7 49       		.byte	0x49
 618 02b8 07       		.uleb128 0x7
 619 02b9 CE030000 		.4byte	.LASF100
 620 02bd 4A       		.byte	0x4a
 621 02be 07       		.uleb128 0x7
 622 02bf CB020000 		.4byte	.LASF101
 623 02c3 4B       		.byte	0x4b
 624 02c4 07       		.uleb128 0x7
 625 02c5 DE120000 		.4byte	.LASF102
 626 02c9 4C       		.byte	0x4c
 627 02ca 07       		.uleb128 0x7
 628 02cb 0F0D0000 		.4byte	.LASF103
 629 02cf 4D       		.byte	0x4d
 630 02d0 07       		.uleb128 0x7
 631 02d1 73120000 		.4byte	.LASF104
 632 02d5 4E       		.byte	0x4e
 633 02d6 07       		.uleb128 0x7
 634 02d7 BB060000 		.4byte	.LASF105
 635 02db 4F       		.byte	0x4f
 636 02dc 07       		.uleb128 0x7
 637 02dd 11090000 		.4byte	.LASF106
 638 02e1 50       		.byte	0x50
 639 02e2 07       		.uleb128 0x7
 640 02e3 C50B0000 		.4byte	.LASF107
 641 02e7 51       		.byte	0x51
 642 02e8 07       		.uleb128 0x7
 643 02e9 5E070000 		.4byte	.LASF108
 644 02ed 52       		.byte	0x52
 645 02ee 07       		.uleb128 0x7
 646 02ef 83090000 		.4byte	.LASF109
 647 02f3 53       		.byte	0x53
 648 02f4 07       		.uleb128 0x7
 649 02f5 E5070000 		.4byte	.LASF110
 650 02f9 54       		.byte	0x54
 651 02fa 07       		.uleb128 0x7
 652 02fb 01080000 		.4byte	.LASF111
 653 02ff 55       		.byte	0x55
 654 0300 07       		.uleb128 0x7
 655 0301 AB130000 		.4byte	.LASF112
 656 0305 56       		.byte	0x56
 657 0306 07       		.uleb128 0x7
 658 0307 F8010000 		.4byte	.LASF113
 659 030b 57       		.byte	0x57
 660 030c 07       		.uleb128 0x7
 661 030d DA0D0000 		.4byte	.LASF114
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 50


 662 0311 58       		.byte	0x58
 663 0312 07       		.uleb128 0x7
 664 0313 64050000 		.4byte	.LASF115
 665 0317 59       		.byte	0x59
 666 0318 07       		.uleb128 0x7
 667 0319 C4120000 		.4byte	.LASF116
 668 031d 5A       		.byte	0x5a
 669 031e 07       		.uleb128 0x7
 670 031f 0B070000 		.4byte	.LASF117
 671 0323 5B       		.byte	0x5b
 672 0324 07       		.uleb128 0x7
 673 0325 4E090000 		.4byte	.LASF118
 674 0329 5C       		.byte	0x5c
 675 032a 07       		.uleb128 0x7
 676 032b 530C0000 		.4byte	.LASF119
 677 032f 5D       		.byte	0x5d
 678 0330 07       		.uleb128 0x7
 679 0331 4B000000 		.4byte	.LASF120
 680 0335 5E       		.byte	0x5e
 681 0336 07       		.uleb128 0x7
 682 0337 B1020000 		.4byte	.LASF121
 683 033b 5F       		.byte	0x5f
 684 033c 07       		.uleb128 0x7
 685 033d 99050000 		.4byte	.LASF122
 686 0341 60       		.byte	0x60
 687 0342 07       		.uleb128 0x7
 688 0343 4E0E0000 		.4byte	.LASF123
 689 0347 61       		.byte	0x61
 690 0348 07       		.uleb128 0x7
 691 0349 44030000 		.4byte	.LASF124
 692 034d 62       		.byte	0x62
 693 034e 07       		.uleb128 0x7
 694 034f 9C0C0000 		.4byte	.LASF125
 695 0353 63       		.byte	0x63
 696 0354 07       		.uleb128 0x7
 697 0355 DF0E0000 		.4byte	.LASF126
 698 0359 64       		.byte	0x64
 699 035a 07       		.uleb128 0x7
 700 035b 5E110000 		.4byte	.LASF127
 701 035f 65       		.byte	0x65
 702 0360 07       		.uleb128 0x7
 703 0361 91130000 		.4byte	.LASF128
 704 0365 66       		.byte	0x66
 705 0366 07       		.uleb128 0x7
 706 0367 A1070000 		.4byte	.LASF129
 707 036b 67       		.byte	0x67
 708 036c 07       		.uleb128 0x7
 709 036d A90A0000 		.4byte	.LASF130
 710 0371 68       		.byte	0x68
 711 0372 07       		.uleb128 0x7
 712 0373 5F0D0000 		.4byte	.LASF131
 713 0377 69       		.byte	0x69
 714 0378 07       		.uleb128 0x7
 715 0379 1E010000 		.4byte	.LASF132
 716 037d 6A       		.byte	0x6a
 717 037e 07       		.uleb128 0x7
 718 037f 67030000 		.4byte	.LASF133
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 51


 719 0383 6B       		.byte	0x6b
 720 0384 07       		.uleb128 0x7
 721 0385 B4010000 		.4byte	.LASF134
 722 0389 6C       		.byte	0x6c
 723 038a 07       		.uleb128 0x7
 724 038b FD030000 		.4byte	.LASF135
 725 038f 6D       		.byte	0x6d
 726 0390 07       		.uleb128 0x7
 727 0391 7F0E0000 		.4byte	.LASF136
 728 0395 6E       		.byte	0x6e
 729 0396 07       		.uleb128 0x7
 730 0397 68090000 		.4byte	.LASF137
 731 039b 6F       		.byte	0x6f
 732 039c 07       		.uleb128 0x7
 733 039d DE110000 		.4byte	.LASF138
 734 03a1 70       		.byte	0x70
 735 03a2 07       		.uleb128 0x7
 736 03a3 B6080000 		.4byte	.LASF139
 737 03a7 71       		.byte	0x71
 738 03a8 07       		.uleb128 0x7
 739 03a9 68020000 		.4byte	.LASF140
 740 03ad 72       		.byte	0x72
 741 03ae 07       		.uleb128 0x7
 742 03af 3B0B0000 		.4byte	.LASF141
 743 03b3 73       		.byte	0x73
 744 03b4 07       		.uleb128 0x7
 745 03b5 040E0000 		.4byte	.LASF142
 746 03b9 74       		.byte	0x74
 747 03ba 07       		.uleb128 0x7
 748 03bb 6B130000 		.4byte	.LASF143
 749 03bf 75       		.byte	0x75
 750 03c0 07       		.uleb128 0x7
 751 03c1 6D0C0000 		.4byte	.LASF144
 752 03c5 76       		.byte	0x76
 753 03c6 07       		.uleb128 0x7
 754 03c7 BB0E0000 		.4byte	.LASF145
 755 03cb 77       		.byte	0x77
 756 03cc 07       		.uleb128 0x7
 757 03cd 43110000 		.4byte	.LASF146
 758 03d1 78       		.byte	0x78
 759 03d2 07       		.uleb128 0x7
 760 03d3 2E090000 		.4byte	.LASF147
 761 03d7 79       		.byte	0x79
 762 03d8 07       		.uleb128 0x7
 763 03d9 71010000 		.4byte	.LASF148
 764 03dd 7A       		.byte	0x7a
 765 03de 07       		.uleb128 0x7
 766 03df F3000000 		.4byte	.LASF149
 767 03e3 7B       		.byte	0x7b
 768 03e4 07       		.uleb128 0x7
 769 03e5 81060000 		.4byte	.LASF150
 770 03e9 7C       		.byte	0x7c
 771 03ea 07       		.uleb128 0x7
 772 03eb 66080000 		.4byte	.LASF151
 773 03ef 7D       		.byte	0x7d
 774 03f0 07       		.uleb128 0x7
 775 03f1 18100000 		.4byte	.LASF152
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 52


 776 03f5 7E       		.byte	0x7e
 777 03f6 07       		.uleb128 0x7
 778 03f7 03140000 		.4byte	.LASF153
 779 03fb 7F       		.byte	0x7f
 780 03fc 07       		.uleb128 0x7
 781 03fd 4D020000 		.4byte	.LASF154
 782 0401 80       		.byte	0x80
 783 0402 07       		.uleb128 0x7
 784 0403 FB0A0000 		.4byte	.LASF155
 785 0407 81       		.byte	0x81
 786 0408 07       		.uleb128 0x7
 787 0409 A90D0000 		.4byte	.LASF156
 788 040d 82       		.byte	0x82
 789 040e 07       		.uleb128 0x7
 790 040f E40F0000 		.4byte	.LASF157
 791 0413 83       		.byte	0x83
 792 0414 07       		.uleb128 0x7
 793 0415 AA090000 		.4byte	.LASF158
 794 0419 84       		.byte	0x84
 795 041a 07       		.uleb128 0x7
 796 041b DC0C0000 		.4byte	.LASF159
 797 041f 85       		.byte	0x85
 798 0420 07       		.uleb128 0x7
 799 0421 AA000000 		.4byte	.LASF160
 800 0425 86       		.byte	0x86
 801 0426 07       		.uleb128 0x7
 802 0427 03030000 		.4byte	.LASF161
 803 042b 87       		.byte	0x87
 804 042c 07       		.uleb128 0x7
 805 042d D1080000 		.4byte	.LASF162
 806 0431 88       		.byte	0x88
 807 0432 07       		.uleb128 0x7
 808 0433 9A0E0000 		.4byte	.LASF163
 809 0437 89       		.byte	0x89
 810 0438 07       		.uleb128 0x7
 811 0439 AD0F0000 		.4byte	.LASF164
 812 043d 8A       		.byte	0x8a
 813 043e 07       		.uleb128 0x7
 814 043f 28050000 		.4byte	.LASF165
 815 0443 8B       		.byte	0x8b
 816 0444 07       		.uleb128 0x7
 817 0445 5E0F0000 		.4byte	.LASF166
 818 0449 8C       		.byte	0x8c
 819 044a 07       		.uleb128 0x7
 820 044b 4E120000 		.4byte	.LASF167
 821 044f 8D       		.byte	0x8d
 822 0450 07       		.uleb128 0x7
 823 0451 15120000 		.4byte	.LASF168
 824 0455 8E       		.byte	0x8e
 825 0456 07       		.uleb128 0x7
 826 0457 E20B0000 		.4byte	.LASF169
 827 045b 8F       		.byte	0x8f
 828 045c 07       		.uleb128 0x7
 829 045d 2A070000 		.4byte	.LASF170
 830 0461 90       		.byte	0x90
 831 0462 07       		.uleb128 0x7
 832 0463 9E010000 		.4byte	.LASF171
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 53


 833 0467 91       		.byte	0x91
 834 0468 07       		.uleb128 0x7
 835 0469 34020000 		.4byte	.LASF172
 836 046d 92       		.byte	0x92
 837 046e 07       		.uleb128 0x7
 838 046f BF0D0000 		.4byte	.LASF173
 839 0473 F0       		.byte	0xf0
 840 0474 00       		.byte	0
 841 0475 04       		.uleb128 0x4
 842 0476 C50F0000 		.4byte	.LASF174
 843 047a 05       		.byte	0x5
 844 047b F4       		.byte	0xf4
 845 047c B4000000 		.4byte	0xb4
 846 0480 08       		.uleb128 0x8
 847 0481 040E     		.2byte	0xe04
 848 0483 02       		.byte	0x2
 849 0484 9401     		.2byte	0x194
 850 0486 3C050000 		.4byte	0x53c
 851 048a 09       		.uleb128 0x9
 852 048b 18040000 		.4byte	.LASF175
 853 048f 02       		.byte	0x2
 854 0490 9601     		.2byte	0x196
 855 0492 58050000 		.4byte	0x558
 856 0496 00       		.byte	0
 857 0497 09       		.uleb128 0x9
 858 0498 680E0000 		.4byte	.LASF176
 859 049c 02       		.byte	0x2
 860 049d 9701     		.2byte	0x197
 861 049f 5D050000 		.4byte	0x55d
 862 04a3 20       		.byte	0x20
 863 04a4 09       		.uleb128 0x9
 864 04a5 6B0B0000 		.4byte	.LASF177
 865 04a9 02       		.byte	0x2
 866 04aa 9801     		.2byte	0x198
 867 04ac 6D050000 		.4byte	0x56d
 868 04b0 80       		.byte	0x80
 869 04b1 09       		.uleb128 0x9
 870 04b2 65120000 		.4byte	.LASF178
 871 04b6 02       		.byte	0x2
 872 04b7 9901     		.2byte	0x199
 873 04b9 5D050000 		.4byte	0x55d
 874 04bd A0       		.byte	0xa0
 875 04be 0A       		.uleb128 0xa
 876 04bf 63020000 		.4byte	.LASF179
 877 04c3 02       		.byte	0x2
 878 04c4 9A01     		.2byte	0x19a
 879 04c6 72050000 		.4byte	0x572
 880 04ca 0001     		.2byte	0x100
 881 04cc 0A       		.uleb128 0xa
 882 04cd 880C0000 		.4byte	.LASF180
 883 04d1 02       		.byte	0x2
 884 04d2 9B01     		.2byte	0x19b
 885 04d4 5D050000 		.4byte	0x55d
 886 04d8 2001     		.2byte	0x120
 887 04da 0A       		.uleb128 0xa
 888 04db EA060000 		.4byte	.LASF181
 889 04df 02       		.byte	0x2
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 54


 890 04e0 9C01     		.2byte	0x19c
 891 04e2 77050000 		.4byte	0x577
 892 04e6 8001     		.2byte	0x180
 893 04e8 0A       		.uleb128 0xa
 894 04e9 920C0000 		.4byte	.LASF182
 895 04ed 02       		.byte	0x2
 896 04ee 9D01     		.2byte	0x19d
 897 04f0 5D050000 		.4byte	0x55d
 898 04f4 A001     		.2byte	0x1a0
 899 04f6 0A       		.uleb128 0xa
 900 04f7 A40A0000 		.4byte	.LASF183
 901 04fb 02       		.byte	0x2
 902 04fc 9E01     		.2byte	0x19e
 903 04fe 7C050000 		.4byte	0x57c
 904 0502 0002     		.2byte	0x200
 905 0504 0A       		.uleb128 0xa
 906 0505 B10E0000 		.4byte	.LASF184
 907 0509 02       		.byte	0x2
 908 050a 9F01     		.2byte	0x19f
 909 050c 81050000 		.4byte	0x581
 910 0510 2002     		.2byte	0x220
 911 0512 0B       		.uleb128 0xb
 912 0513 495000   		.ascii	"IP\000"
 913 0516 02       		.byte	0x2
 914 0517 A001     		.2byte	0x1a0
 915 0519 A6050000 		.4byte	0x5a6
 916 051d 0003     		.2byte	0x300
 917 051f 0A       		.uleb128 0xa
 918 0520 B60C0000 		.4byte	.LASF185
 919 0524 02       		.byte	0x2
 920 0525 A101     		.2byte	0x1a1
 921 0527 AB050000 		.4byte	0x5ab
 922 052b F003     		.2byte	0x3f0
 923 052d 0A       		.uleb128 0xa
 924 052e 6E120000 		.4byte	.LASF186
 925 0532 02       		.byte	0x2
 926 0533 A201     		.2byte	0x1a2
 927 0535 53050000 		.4byte	0x553
 928 0539 000E     		.2byte	0xe00
 929 053b 00       		.byte	0
 930 053c 0C       		.uleb128 0xc
 931 053d 53050000 		.4byte	0x553
 932 0541 4C050000 		.4byte	0x54c
 933 0545 0D       		.uleb128 0xd
 934 0546 4C050000 		.4byte	0x54c
 935 054a 07       		.byte	0x7
 936 054b 00       		.byte	0
 937 054c 03       		.uleb128 0x3
 938 054d 04       		.byte	0x4
 939 054e 07       		.byte	0x7
 940 054f A1090000 		.4byte	.LASF187
 941 0553 0E       		.uleb128 0xe
 942 0554 A9000000 		.4byte	0xa9
 943 0558 0E       		.uleb128 0xe
 944 0559 3C050000 		.4byte	0x53c
 945 055d 0C       		.uleb128 0xc
 946 055e A9000000 		.4byte	0xa9
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 55


 947 0562 6D050000 		.4byte	0x56d
 948 0566 0D       		.uleb128 0xd
 949 0567 4C050000 		.4byte	0x54c
 950 056b 17       		.byte	0x17
 951 056c 00       		.byte	0
 952 056d 0E       		.uleb128 0xe
 953 056e 3C050000 		.4byte	0x53c
 954 0572 0E       		.uleb128 0xe
 955 0573 3C050000 		.4byte	0x53c
 956 0577 0E       		.uleb128 0xe
 957 0578 3C050000 		.4byte	0x53c
 958 057c 0E       		.uleb128 0xe
 959 057d 3C050000 		.4byte	0x53c
 960 0581 0C       		.uleb128 0xc
 961 0582 A9000000 		.4byte	0xa9
 962 0586 91050000 		.4byte	0x591
 963 058a 0D       		.uleb128 0xd
 964 058b 4C050000 		.4byte	0x54c
 965 058f 37       		.byte	0x37
 966 0590 00       		.byte	0
 967 0591 0C       		.uleb128 0xc
 968 0592 A1050000 		.4byte	0x5a1
 969 0596 A1050000 		.4byte	0x5a1
 970 059a 0D       		.uleb128 0xd
 971 059b 4C050000 		.4byte	0x54c
 972 059f EF       		.byte	0xef
 973 05a0 00       		.byte	0
 974 05a1 0E       		.uleb128 0xe
 975 05a2 93000000 		.4byte	0x93
 976 05a6 0E       		.uleb128 0xe
 977 05a7 91050000 		.4byte	0x591
 978 05ab 0C       		.uleb128 0xc
 979 05ac A9000000 		.4byte	0xa9
 980 05b0 BC050000 		.4byte	0x5bc
 981 05b4 0F       		.uleb128 0xf
 982 05b5 4C050000 		.4byte	0x54c
 983 05b9 8302     		.2byte	0x283
 984 05bb 00       		.byte	0
 985 05bc 10       		.uleb128 0x10
 986 05bd FA0D0000 		.4byte	.LASF188
 987 05c1 02       		.byte	0x2
 988 05c2 A301     		.2byte	0x1a3
 989 05c4 80040000 		.4byte	0x480
 990 05c8 11       		.uleb128 0x11
 991 05c9 8C       		.byte	0x8c
 992 05ca 02       		.byte	0x2
 993 05cb B601     		.2byte	0x1b6
 994 05cd E3060000 		.4byte	0x6e3
 995 05d1 09       		.uleb128 0x9
 996 05d2 F80B0000 		.4byte	.LASF189
 997 05d6 02       		.byte	0x2
 998 05d7 B801     		.2byte	0x1b8
 999 05d9 E3060000 		.4byte	0x6e3
 1000 05dd 00       		.byte	0
 1001 05de 09       		.uleb128 0x9
 1002 05df 9C070000 		.4byte	.LASF190
 1003 05e3 02       		.byte	0x2
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 56


 1004 05e4 B901     		.2byte	0x1b9
 1005 05e6 53050000 		.4byte	0x553
 1006 05ea 04       		.byte	0x4
 1007 05eb 09       		.uleb128 0x9
 1008 05ec 25070000 		.4byte	.LASF191
 1009 05f0 02       		.byte	0x2
 1010 05f1 BA01     		.2byte	0x1ba
 1011 05f3 53050000 		.4byte	0x553
 1012 05f7 08       		.byte	0x8
 1013 05f8 09       		.uleb128 0x9
 1014 05f9 DF070000 		.4byte	.LASF192
 1015 05fd 02       		.byte	0x2
 1016 05fe BB01     		.2byte	0x1bb
 1017 0600 53050000 		.4byte	0x553
 1018 0604 0C       		.byte	0xc
 1019 0605 12       		.uleb128 0x12
 1020 0606 53435200 		.ascii	"SCR\000"
 1021 060a 02       		.byte	0x2
 1022 060b BC01     		.2byte	0x1bc
 1023 060d 53050000 		.4byte	0x553
 1024 0611 10       		.byte	0x10
 1025 0612 12       		.uleb128 0x12
 1026 0613 43435200 		.ascii	"CCR\000"
 1027 0617 02       		.byte	0x2
 1028 0618 BD01     		.2byte	0x1bd
 1029 061a 53050000 		.4byte	0x553
 1030 061e 14       		.byte	0x14
 1031 061f 12       		.uleb128 0x12
 1032 0620 53485000 		.ascii	"SHP\000"
 1033 0624 02       		.byte	0x2
 1034 0625 BE01     		.2byte	0x1be
 1035 0627 F8060000 		.4byte	0x6f8
 1036 062b 18       		.byte	0x18
 1037 062c 09       		.uleb128 0x9
 1038 062d 790D0000 		.4byte	.LASF193
 1039 0631 02       		.byte	0x2
 1040 0632 BF01     		.2byte	0x1bf
 1041 0634 53050000 		.4byte	0x553
 1042 0638 24       		.byte	0x24
 1043 0639 09       		.uleb128 0x9
 1044 063a FA090000 		.4byte	.LASF194
 1045 063e 02       		.byte	0x2
 1046 063f C001     		.2byte	0x1c0
 1047 0641 53050000 		.4byte	0x553
 1048 0645 28       		.byte	0x28
 1049 0646 09       		.uleb128 0x9
 1050 0647 8C130000 		.4byte	.LASF195
 1051 064b 02       		.byte	0x2
 1052 064c C101     		.2byte	0x1c1
 1053 064e 53050000 		.4byte	0x553
 1054 0652 2C       		.byte	0x2c
 1055 0653 09       		.uleb128 0x9
 1056 0654 43100000 		.4byte	.LASF196
 1057 0658 02       		.byte	0x2
 1058 0659 C201     		.2byte	0x1c2
 1059 065b 53050000 		.4byte	0x553
 1060 065f 30       		.byte	0x30
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 57


 1061 0660 09       		.uleb128 0x9
 1062 0661 19080000 		.4byte	.LASF197
 1063 0665 02       		.byte	0x2
 1064 0666 C301     		.2byte	0x1c3
 1065 0668 53050000 		.4byte	0x553
 1066 066c 34       		.byte	0x34
 1067 066d 09       		.uleb128 0x9
 1068 066e 43050000 		.4byte	.LASF198
 1069 0672 02       		.byte	0x2
 1070 0673 C401     		.2byte	0x1c4
 1071 0675 53050000 		.4byte	0x553
 1072 0679 38       		.byte	0x38
 1073 067a 09       		.uleb128 0x9
 1074 067b 48100000 		.4byte	.LASF199
 1075 067f 02       		.byte	0x2
 1076 0680 C501     		.2byte	0x1c5
 1077 0682 53050000 		.4byte	0x553
 1078 0686 3C       		.byte	0x3c
 1079 0687 12       		.uleb128 0x12
 1080 0688 50465200 		.ascii	"PFR\000"
 1081 068c 02       		.byte	0x2
 1082 068d C601     		.2byte	0x1c6
 1083 068f 12070000 		.4byte	0x712
 1084 0693 40       		.byte	0x40
 1085 0694 12       		.uleb128 0x12
 1086 0695 44465200 		.ascii	"DFR\000"
 1087 0699 02       		.byte	0x2
 1088 069a C701     		.2byte	0x1c7
 1089 069c E3060000 		.4byte	0x6e3
 1090 06a0 48       		.byte	0x48
 1091 06a1 12       		.uleb128 0x12
 1092 06a2 41445200 		.ascii	"ADR\000"
 1093 06a6 02       		.byte	0x2
 1094 06a7 C801     		.2byte	0x1c8
 1095 06a9 E3060000 		.4byte	0x6e3
 1096 06ad 4C       		.byte	0x4c
 1097 06ae 09       		.uleb128 0x9
 1098 06af 61080000 		.4byte	.LASF200
 1099 06b3 02       		.byte	0x2
 1100 06b4 C901     		.2byte	0x1c9
 1101 06b6 2C070000 		.4byte	0x72c
 1102 06ba 50       		.byte	0x50
 1103 06bb 09       		.uleb128 0x9
 1104 06bc 83020000 		.4byte	.LASF201
 1105 06c0 02       		.byte	0x2
 1106 06c1 CA01     		.2byte	0x1ca
 1107 06c3 46070000 		.4byte	0x746
 1108 06c7 60       		.byte	0x60
 1109 06c8 09       		.uleb128 0x9
 1110 06c9 680E0000 		.4byte	.LASF176
 1111 06cd 02       		.byte	0x2
 1112 06ce CB01     		.2byte	0x1cb
 1113 06d0 4B070000 		.4byte	0x74b
 1114 06d4 74       		.byte	0x74
 1115 06d5 09       		.uleb128 0x9
 1116 06d6 86130000 		.4byte	.LASF202
 1117 06da 02       		.byte	0x2
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 58


 1118 06db CC01     		.2byte	0x1cc
 1119 06dd 53050000 		.4byte	0x553
 1120 06e1 88       		.byte	0x88
 1121 06e2 00       		.byte	0
 1122 06e3 13       		.uleb128 0x13
 1123 06e4 53050000 		.4byte	0x553
 1124 06e8 0C       		.uleb128 0xc
 1125 06e9 A1050000 		.4byte	0x5a1
 1126 06ed F8060000 		.4byte	0x6f8
 1127 06f1 0D       		.uleb128 0xd
 1128 06f2 4C050000 		.4byte	0x54c
 1129 06f6 0B       		.byte	0xb
 1130 06f7 00       		.byte	0
 1131 06f8 0E       		.uleb128 0xe
 1132 06f9 E8060000 		.4byte	0x6e8
 1133 06fd 0C       		.uleb128 0xc
 1134 06fe E3060000 		.4byte	0x6e3
 1135 0702 0D070000 		.4byte	0x70d
 1136 0706 0D       		.uleb128 0xd
 1137 0707 4C050000 		.4byte	0x54c
 1138 070b 01       		.byte	0x1
 1139 070c 00       		.byte	0
 1140 070d 0E       		.uleb128 0xe
 1141 070e FD060000 		.4byte	0x6fd
 1142 0712 13       		.uleb128 0x13
 1143 0713 0D070000 		.4byte	0x70d
 1144 0717 0C       		.uleb128 0xc
 1145 0718 E3060000 		.4byte	0x6e3
 1146 071c 27070000 		.4byte	0x727
 1147 0720 0D       		.uleb128 0xd
 1148 0721 4C050000 		.4byte	0x54c
 1149 0725 03       		.byte	0x3
 1150 0726 00       		.byte	0
 1151 0727 0E       		.uleb128 0xe
 1152 0728 17070000 		.4byte	0x717
 1153 072c 13       		.uleb128 0x13
 1154 072d 27070000 		.4byte	0x727
 1155 0731 0C       		.uleb128 0xc
 1156 0732 E3060000 		.4byte	0x6e3
 1157 0736 41070000 		.4byte	0x741
 1158 073a 0D       		.uleb128 0xd
 1159 073b 4C050000 		.4byte	0x54c
 1160 073f 04       		.byte	0x4
 1161 0740 00       		.byte	0
 1162 0741 0E       		.uleb128 0xe
 1163 0742 31070000 		.4byte	0x731
 1164 0746 13       		.uleb128 0x13
 1165 0747 41070000 		.4byte	0x741
 1166 074b 0C       		.uleb128 0xc
 1167 074c A9000000 		.4byte	0xa9
 1168 0750 5B070000 		.4byte	0x75b
 1169 0754 0D       		.uleb128 0xd
 1170 0755 4C050000 		.4byte	0x54c
 1171 0759 04       		.byte	0x4
 1172 075a 00       		.byte	0
 1173 075b 10       		.uleb128 0x10
 1174 075c CC050000 		.4byte	.LASF203
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 59


 1175 0760 02       		.byte	0x2
 1176 0761 CD01     		.2byte	0x1cd
 1177 0763 C8050000 		.4byte	0x5c8
 1178 0767 10       		.uleb128 0x10
 1179 0768 2D0B0000 		.4byte	.LASF204
 1180 076c 06       		.byte	0x6
 1181 076d BC01     		.2byte	0x1bc
 1182 076f 73070000 		.4byte	0x773
 1183 0773 14       		.uleb128 0x14
 1184 0774 04       		.byte	0x4
 1185 0775 79070000 		.4byte	0x779
 1186 0779 15       		.uleb128 0x15
 1187 077a 10       		.uleb128 0x10
 1188 077b B4060000 		.4byte	.LASF205
 1189 077f 06       		.byte	0x6
 1190 0780 C401     		.2byte	0x1c4
 1191 0782 86070000 		.4byte	0x786
 1192 0786 03       		.uleb128 0x3
 1193 0787 01       		.byte	0x1
 1194 0788 08       		.byte	0x8
 1195 0789 850F0000 		.4byte	.LASF206
 1196 078d 03       		.uleb128 0x3
 1197 078e 04       		.byte	0x4
 1198 078f 04       		.byte	0x4
 1199 0790 FE0B0000 		.4byte	.LASF207
 1200 0794 03       		.uleb128 0x3
 1201 0795 08       		.byte	0x8
 1202 0796 04       		.byte	0x4
 1203 0797 6E040000 		.4byte	.LASF208
 1204 079b 05       		.uleb128 0x5
 1205 079c 04       		.byte	0x4
 1206 079d 2C000000 		.4byte	0x2c
 1207 07a1 07       		.byte	0x7
 1208 07a2 D7       		.byte	0xd7
 1209 07a3 B7070000 		.4byte	0x7b7
 1210 07a7 07       		.uleb128 0x7
 1211 07a8 39000000 		.4byte	.LASF209
 1212 07ac 00       		.byte	0
 1213 07ad 16       		.uleb128 0x16
 1214 07ae 81030000 		.4byte	.LASF210
 1215 07b2 01005600 		.4byte	0x560001
 1216 07b6 00       		.byte	0
 1217 07b7 04       		.uleb128 0x4
 1218 07b8 4D100000 		.4byte	.LASF211
 1219 07bc 07       		.byte	0x7
 1220 07bd DA       		.byte	0xda
 1221 07be 9B070000 		.4byte	0x79b
 1222 07c2 17       		.uleb128 0x17
 1223 07c3 08       		.byte	0x8
 1224 07c4 07       		.byte	0x7
 1225 07c5 EB       		.byte	0xeb
 1226 07c6 E3070000 		.4byte	0x7e3
 1227 07ca 18       		.uleb128 0x18
 1228 07cb F5030000 		.4byte	.LASF212
 1229 07cf 07       		.byte	0x7
 1230 07d0 EC       		.byte	0xec
 1231 07d1 75040000 		.4byte	0x475
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 60


 1232 07d5 00       		.byte	0
 1233 07d6 18       		.uleb128 0x18
 1234 07d7 720E0000 		.4byte	.LASF213
 1235 07db 07       		.byte	0x7
 1236 07dc F0       		.byte	0xf0
 1237 07dd A9000000 		.4byte	0xa9
 1238 07e1 04       		.byte	0x4
 1239 07e2 00       		.byte	0
 1240 07e3 04       		.uleb128 0x4
 1241 07e4 DD090000 		.4byte	.LASF214
 1242 07e8 07       		.byte	0x7
 1243 07e9 F1       		.byte	0xf1
 1244 07ea C2070000 		.4byte	0x7c2
 1245 07ee 19       		.uleb128 0x19
 1246 07ef E0000000 		.4byte	.LASF231
 1247 07f3 02       		.byte	0x2
 1248 07f4 0607     		.2byte	0x706
 1249 07f6 03       		.byte	0x3
 1250 07f7 14080000 		.4byte	0x814
 1251 07fb 1A       		.uleb128 0x1a
 1252 07fc 49090000 		.4byte	.LASF215
 1253 0800 02       		.byte	0x2
 1254 0801 0607     		.2byte	0x706
 1255 0803 75040000 		.4byte	0x475
 1256 0807 1A       		.uleb128 0x1a
 1257 0808 1F080000 		.4byte	.LASF216
 1258 080c 02       		.byte	0x2
 1259 080d 0607     		.2byte	0x706
 1260 080f A9000000 		.4byte	0xa9
 1261 0813 00       		.byte	0
 1262 0814 1B       		.uleb128 0x1b
 1263 0815 30030000 		.4byte	.LASF218
 1264 0819 01       		.byte	0x1
 1265 081a F5       		.byte	0xf5
 1266 081b 67070000 		.4byte	0x767
 1267 081f 00000000 		.4byte	.LFB129
 1268 0823 44000000 		.4byte	.LFE129-.LFB129
 1269 0827 01       		.uleb128 0x1
 1270 0828 9C       		.byte	0x9c
 1271 0829 74080000 		.4byte	0x874
 1272 082d 1C       		.uleb128 0x1c
 1273 082e F5030000 		.4byte	.LASF212
 1274 0832 01       		.byte	0x1
 1275 0833 F5       		.byte	0xf5
 1276 0834 75040000 		.4byte	0x475
 1277 0838 00000000 		.4byte	.LLST0
 1278 083c 1C       		.uleb128 0x1c
 1279 083d D7070000 		.4byte	.LASF217
 1280 0841 01       		.byte	0x1
 1281 0842 F5       		.byte	0xf5
 1282 0843 67070000 		.4byte	0x767
 1283 0847 3A000000 		.4byte	.LLST1
 1284 084b 1D       		.uleb128 0x1d
 1285 084c 00000000 		.4byte	.LASF221
 1286 0850 01       		.byte	0x1
 1287 0851 F7       		.byte	0xf7
 1288 0852 67070000 		.4byte	0x767
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 61


 1289 0856 63000000 		.4byte	.LLST2
 1290 085a 1E       		.uleb128 0x1e
 1291 085b 1A000000 		.4byte	.LVL3
 1292 085f B8090000 		.4byte	0x9b8
 1293 0863 1F       		.uleb128 0x1f
 1294 0864 01       		.uleb128 0x1
 1295 0865 50       		.byte	0x50
 1296 0866 05       		.uleb128 0x5
 1297 0867 03       		.byte	0x3
 1298 0868 00000000 		.4byte	.LC0
 1299 086c 1F       		.uleb128 0x1f
 1300 086d 01       		.uleb128 0x1
 1301 086e 51       		.byte	0x51
 1302 086f 02       		.uleb128 0x2
 1303 0870 08       		.byte	0x8
 1304 0871 FC       		.byte	0xfc
 1305 0872 00       		.byte	0
 1306 0873 00       		.byte	0
 1307 0874 1B       		.uleb128 0x1b
 1308 0875 A2020000 		.4byte	.LASF219
 1309 0879 01       		.byte	0x1
 1310 087a 30       		.byte	0x30
 1311 087b B7070000 		.4byte	0x7b7
 1312 087f 00000000 		.4byte	.LFB128
 1313 0883 7C000000 		.4byte	.LFE128-.LFB128
 1314 0887 01       		.uleb128 0x1
 1315 0888 9C       		.byte	0x9c
 1316 0889 2B090000 		.4byte	0x92b
 1317 088d 1C       		.uleb128 0x1c
 1318 088e 8A0F0000 		.4byte	.LASF220
 1319 0892 01       		.byte	0x1
 1320 0893 30       		.byte	0x30
 1321 0894 2B090000 		.4byte	0x92b
 1322 0898 81000000 		.4byte	.LLST3
 1323 089c 1C       		.uleb128 0x1c
 1324 089d D7070000 		.4byte	.LASF217
 1325 08a1 01       		.byte	0x1
 1326 08a2 30       		.byte	0x30
 1327 08a3 67070000 		.4byte	0x767
 1328 08a7 D1000000 		.4byte	.LLST4
 1329 08ab 1D       		.uleb128 0x1d
 1330 08ac D7110000 		.4byte	.LASF222
 1331 08b0 01       		.byte	0x1
 1332 08b1 32       		.byte	0x32
 1333 08b2 B7070000 		.4byte	0x7b7
 1334 08b6 13010000 		.4byte	.LLST5
 1335 08ba 20       		.uleb128 0x20
 1336 08bb EE070000 		.4byte	0x7ee
 1337 08bf 1C000000 		.4byte	.LBB4
 1338 08c3 22000000 		.4byte	.LBE4-.LBB4
 1339 08c7 01       		.byte	0x1
 1340 08c8 40       		.byte	0x40
 1341 08c9 E0080000 		.4byte	0x8e0
 1342 08cd 21       		.uleb128 0x21
 1343 08ce 07080000 		.4byte	0x807
 1344 08d2 49010000 		.4byte	.LLST6
 1345 08d6 21       		.uleb128 0x21
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 62


 1346 08d7 FB070000 		.4byte	0x7fb
 1347 08db 7F010000 		.4byte	.LLST7
 1348 08df 00       		.byte	0
 1349 08e0 22       		.uleb128 0x22
 1350 08e1 16000000 		.4byte	.LVL11
 1351 08e5 B8090000 		.4byte	0x9b8
 1352 08e9 FD080000 		.4byte	0x8fd
 1353 08ed 1F       		.uleb128 0x1f
 1354 08ee 01       		.uleb128 0x1
 1355 08ef 50       		.byte	0x50
 1356 08f0 05       		.uleb128 0x5
 1357 08f1 03       		.byte	0x3
 1358 08f2 00000000 		.4byte	.LC0
 1359 08f6 1F       		.uleb128 0x1f
 1360 08f7 01       		.uleb128 0x1
 1361 08f8 51       		.byte	0x51
 1362 08f9 02       		.uleb128 0x2
 1363 08fa 08       		.byte	0x8
 1364 08fb 36       		.byte	0x36
 1365 08fc 00       		.byte	0
 1366 08fd 22       		.uleb128 0x22
 1367 08fe 52000000 		.4byte	.LVL21
 1368 0902 B8090000 		.4byte	0x9b8
 1369 0906 1A090000 		.4byte	0x91a
 1370 090a 1F       		.uleb128 0x1f
 1371 090b 01       		.uleb128 0x1
 1372 090c 50       		.byte	0x50
 1373 090d 05       		.uleb128 0x5
 1374 090e 03       		.byte	0x3
 1375 090f 00000000 		.4byte	.LC0
 1376 0913 1F       		.uleb128 0x1f
 1377 0914 01       		.uleb128 0x1
 1378 0915 51       		.byte	0x51
 1379 0916 02       		.uleb128 0x2
 1380 0917 08       		.byte	0x8
 1381 0918 45       		.byte	0x45
 1382 0919 00       		.byte	0
 1383 091a 1E       		.uleb128 0x1e
 1384 091b 5C000000 		.4byte	.LVL22
 1385 091f 14080000 		.4byte	0x814
 1386 0923 1F       		.uleb128 0x1f
 1387 0924 01       		.uleb128 0x1
 1388 0925 51       		.byte	0x51
 1389 0926 02       		.uleb128 0x2
 1390 0927 75       		.byte	0x75
 1391 0928 00       		.sleb128 0
 1392 0929 00       		.byte	0
 1393 092a 00       		.byte	0
 1394 092b 14       		.uleb128 0x14
 1395 092c 04       		.byte	0x4
 1396 092d 31090000 		.4byte	0x931
 1397 0931 13       		.uleb128 0x13
 1398 0932 E3070000 		.4byte	0x7e3
 1399 0936 23       		.uleb128 0x23
 1400 0937 88070000 		.4byte	.LASF223
 1401 093b 01       		.byte	0x1
 1402 093c 2001     		.2byte	0x120
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 63


 1403 093e 67070000 		.4byte	0x767
 1404 0942 00000000 		.4byte	.LFB130
 1405 0946 28000000 		.4byte	.LFE130-.LFB130
 1406 094a 01       		.uleb128 0x1
 1407 094b 9C       		.byte	0x9c
 1408 094c 71090000 		.4byte	0x971
 1409 0950 24       		.uleb128 0x24
 1410 0951 F5030000 		.4byte	.LASF212
 1411 0955 01       		.byte	0x1
 1412 0956 2001     		.2byte	0x120
 1413 0958 75040000 		.4byte	0x475
 1414 095c CB010000 		.4byte	.LLST8
 1415 0960 25       		.uleb128 0x25
 1416 0961 EA050000 		.4byte	.LASF224
 1417 0965 01       		.byte	0x1
 1418 0966 2201     		.2byte	0x122
 1419 0968 67070000 		.4byte	0x767
 1420 096c 05020000 		.4byte	.LLST9
 1421 0970 00       		.byte	0
 1422 0971 26       		.uleb128 0x26
 1423 0972 7F0D0000 		.4byte	.LASF225
 1424 0976 02       		.byte	0x2
 1425 0977 EA07     		.2byte	0x7ea
 1426 0979 7D090000 		.4byte	0x97d
 1427 097d 0E       		.uleb128 0xe
 1428 097e 9E000000 		.4byte	0x9e
 1429 0982 0C       		.uleb128 0xc
 1430 0983 8D090000 		.4byte	0x98d
 1431 0987 8D090000 		.4byte	0x98d
 1432 098b 27       		.uleb128 0x27
 1433 098c 00       		.byte	0
 1434 098d 13       		.uleb128 0x13
 1435 098e 67070000 		.4byte	0x767
 1436 0992 28       		.uleb128 0x28
 1437 0993 CD110000 		.4byte	.LASF226
 1438 0997 07       		.byte	0x7
 1439 0998 AF       		.byte	0xaf
 1440 0999 9D090000 		.4byte	0x99d
 1441 099d 13       		.uleb128 0x13
 1442 099e 82090000 		.4byte	0x982
 1443 09a2 0C       		.uleb128 0xc
 1444 09a3 67070000 		.4byte	0x767
 1445 09a7 AD090000 		.4byte	0x9ad
 1446 09ab 27       		.uleb128 0x27
 1447 09ac 00       		.byte	0
 1448 09ad 28       		.uleb128 0x28
 1449 09ae ED090000 		.4byte	.LASF227
 1450 09b2 07       		.byte	0x7
 1451 09b3 B0       		.byte	0xb0
 1452 09b4 A2090000 		.4byte	0x9a2
 1453 09b8 29       		.uleb128 0x29
 1454 09b9 63100000 		.4byte	.LASF232
 1455 09bd 63100000 		.4byte	.LASF232
 1456 09c1 06       		.byte	0x6
 1457 09c2 2A03     		.2byte	0x32a
 1458 09c4 00       		.byte	0
 1459              		.section	.debug_abbrev,"",%progbits
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 64


 1460              	.Ldebug_abbrev0:
 1461 0000 01       		.uleb128 0x1
 1462 0001 11       		.uleb128 0x11
 1463 0002 01       		.byte	0x1
 1464 0003 25       		.uleb128 0x25
 1465 0004 0E       		.uleb128 0xe
 1466 0005 13       		.uleb128 0x13
 1467 0006 0B       		.uleb128 0xb
 1468 0007 03       		.uleb128 0x3
 1469 0008 0E       		.uleb128 0xe
 1470 0009 1B       		.uleb128 0x1b
 1471 000a 0E       		.uleb128 0xe
 1472 000b 55       		.uleb128 0x55
 1473 000c 17       		.uleb128 0x17
 1474 000d 11       		.uleb128 0x11
 1475 000e 01       		.uleb128 0x1
 1476 000f 10       		.uleb128 0x10
 1477 0010 17       		.uleb128 0x17
 1478 0011 00       		.byte	0
 1479 0012 00       		.byte	0
 1480 0013 02       		.uleb128 0x2
 1481 0014 24       		.uleb128 0x24
 1482 0015 00       		.byte	0
 1483 0016 0B       		.uleb128 0xb
 1484 0017 0B       		.uleb128 0xb
 1485 0018 3E       		.uleb128 0x3e
 1486 0019 0B       		.uleb128 0xb
 1487 001a 03       		.uleb128 0x3
 1488 001b 08       		.uleb128 0x8
 1489 001c 00       		.byte	0
 1490 001d 00       		.byte	0
 1491 001e 03       		.uleb128 0x3
 1492 001f 24       		.uleb128 0x24
 1493 0020 00       		.byte	0
 1494 0021 0B       		.uleb128 0xb
 1495 0022 0B       		.uleb128 0xb
 1496 0023 3E       		.uleb128 0x3e
 1497 0024 0B       		.uleb128 0xb
 1498 0025 03       		.uleb128 0x3
 1499 0026 0E       		.uleb128 0xe
 1500 0027 00       		.byte	0
 1501 0028 00       		.byte	0
 1502 0029 04       		.uleb128 0x4
 1503 002a 16       		.uleb128 0x16
 1504 002b 00       		.byte	0
 1505 002c 03       		.uleb128 0x3
 1506 002d 0E       		.uleb128 0xe
 1507 002e 3A       		.uleb128 0x3a
 1508 002f 0B       		.uleb128 0xb
 1509 0030 3B       		.uleb128 0x3b
 1510 0031 0B       		.uleb128 0xb
 1511 0032 49       		.uleb128 0x49
 1512 0033 13       		.uleb128 0x13
 1513 0034 00       		.byte	0
 1514 0035 00       		.byte	0
 1515 0036 05       		.uleb128 0x5
 1516 0037 04       		.uleb128 0x4
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 65


 1517 0038 01       		.byte	0x1
 1518 0039 0B       		.uleb128 0xb
 1519 003a 0B       		.uleb128 0xb
 1520 003b 49       		.uleb128 0x49
 1521 003c 13       		.uleb128 0x13
 1522 003d 3A       		.uleb128 0x3a
 1523 003e 0B       		.uleb128 0xb
 1524 003f 3B       		.uleb128 0x3b
 1525 0040 0B       		.uleb128 0xb
 1526 0041 01       		.uleb128 0x1
 1527 0042 13       		.uleb128 0x13
 1528 0043 00       		.byte	0
 1529 0044 00       		.byte	0
 1530 0045 06       		.uleb128 0x6
 1531 0046 28       		.uleb128 0x28
 1532 0047 00       		.byte	0
 1533 0048 03       		.uleb128 0x3
 1534 0049 0E       		.uleb128 0xe
 1535 004a 1C       		.uleb128 0x1c
 1536 004b 0D       		.uleb128 0xd
 1537 004c 00       		.byte	0
 1538 004d 00       		.byte	0
 1539 004e 07       		.uleb128 0x7
 1540 004f 28       		.uleb128 0x28
 1541 0050 00       		.byte	0
 1542 0051 03       		.uleb128 0x3
 1543 0052 0E       		.uleb128 0xe
 1544 0053 1C       		.uleb128 0x1c
 1545 0054 0B       		.uleb128 0xb
 1546 0055 00       		.byte	0
 1547 0056 00       		.byte	0
 1548 0057 08       		.uleb128 0x8
 1549 0058 13       		.uleb128 0x13
 1550 0059 01       		.byte	0x1
 1551 005a 0B       		.uleb128 0xb
 1552 005b 05       		.uleb128 0x5
 1553 005c 3A       		.uleb128 0x3a
 1554 005d 0B       		.uleb128 0xb
 1555 005e 3B       		.uleb128 0x3b
 1556 005f 05       		.uleb128 0x5
 1557 0060 01       		.uleb128 0x1
 1558 0061 13       		.uleb128 0x13
 1559 0062 00       		.byte	0
 1560 0063 00       		.byte	0
 1561 0064 09       		.uleb128 0x9
 1562 0065 0D       		.uleb128 0xd
 1563 0066 00       		.byte	0
 1564 0067 03       		.uleb128 0x3
 1565 0068 0E       		.uleb128 0xe
 1566 0069 3A       		.uleb128 0x3a
 1567 006a 0B       		.uleb128 0xb
 1568 006b 3B       		.uleb128 0x3b
 1569 006c 05       		.uleb128 0x5
 1570 006d 49       		.uleb128 0x49
 1571 006e 13       		.uleb128 0x13
 1572 006f 38       		.uleb128 0x38
 1573 0070 0B       		.uleb128 0xb
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 66


 1574 0071 00       		.byte	0
 1575 0072 00       		.byte	0
 1576 0073 0A       		.uleb128 0xa
 1577 0074 0D       		.uleb128 0xd
 1578 0075 00       		.byte	0
 1579 0076 03       		.uleb128 0x3
 1580 0077 0E       		.uleb128 0xe
 1581 0078 3A       		.uleb128 0x3a
 1582 0079 0B       		.uleb128 0xb
 1583 007a 3B       		.uleb128 0x3b
 1584 007b 05       		.uleb128 0x5
 1585 007c 49       		.uleb128 0x49
 1586 007d 13       		.uleb128 0x13
 1587 007e 38       		.uleb128 0x38
 1588 007f 05       		.uleb128 0x5
 1589 0080 00       		.byte	0
 1590 0081 00       		.byte	0
 1591 0082 0B       		.uleb128 0xb
 1592 0083 0D       		.uleb128 0xd
 1593 0084 00       		.byte	0
 1594 0085 03       		.uleb128 0x3
 1595 0086 08       		.uleb128 0x8
 1596 0087 3A       		.uleb128 0x3a
 1597 0088 0B       		.uleb128 0xb
 1598 0089 3B       		.uleb128 0x3b
 1599 008a 05       		.uleb128 0x5
 1600 008b 49       		.uleb128 0x49
 1601 008c 13       		.uleb128 0x13
 1602 008d 38       		.uleb128 0x38
 1603 008e 05       		.uleb128 0x5
 1604 008f 00       		.byte	0
 1605 0090 00       		.byte	0
 1606 0091 0C       		.uleb128 0xc
 1607 0092 01       		.uleb128 0x1
 1608 0093 01       		.byte	0x1
 1609 0094 49       		.uleb128 0x49
 1610 0095 13       		.uleb128 0x13
 1611 0096 01       		.uleb128 0x1
 1612 0097 13       		.uleb128 0x13
 1613 0098 00       		.byte	0
 1614 0099 00       		.byte	0
 1615 009a 0D       		.uleb128 0xd
 1616 009b 21       		.uleb128 0x21
 1617 009c 00       		.byte	0
 1618 009d 49       		.uleb128 0x49
 1619 009e 13       		.uleb128 0x13
 1620 009f 2F       		.uleb128 0x2f
 1621 00a0 0B       		.uleb128 0xb
 1622 00a1 00       		.byte	0
 1623 00a2 00       		.byte	0
 1624 00a3 0E       		.uleb128 0xe
 1625 00a4 35       		.uleb128 0x35
 1626 00a5 00       		.byte	0
 1627 00a6 49       		.uleb128 0x49
 1628 00a7 13       		.uleb128 0x13
 1629 00a8 00       		.byte	0
 1630 00a9 00       		.byte	0
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 67


 1631 00aa 0F       		.uleb128 0xf
 1632 00ab 21       		.uleb128 0x21
 1633 00ac 00       		.byte	0
 1634 00ad 49       		.uleb128 0x49
 1635 00ae 13       		.uleb128 0x13
 1636 00af 2F       		.uleb128 0x2f
 1637 00b0 05       		.uleb128 0x5
 1638 00b1 00       		.byte	0
 1639 00b2 00       		.byte	0
 1640 00b3 10       		.uleb128 0x10
 1641 00b4 16       		.uleb128 0x16
 1642 00b5 00       		.byte	0
 1643 00b6 03       		.uleb128 0x3
 1644 00b7 0E       		.uleb128 0xe
 1645 00b8 3A       		.uleb128 0x3a
 1646 00b9 0B       		.uleb128 0xb
 1647 00ba 3B       		.uleb128 0x3b
 1648 00bb 05       		.uleb128 0x5
 1649 00bc 49       		.uleb128 0x49
 1650 00bd 13       		.uleb128 0x13
 1651 00be 00       		.byte	0
 1652 00bf 00       		.byte	0
 1653 00c0 11       		.uleb128 0x11
 1654 00c1 13       		.uleb128 0x13
 1655 00c2 01       		.byte	0x1
 1656 00c3 0B       		.uleb128 0xb
 1657 00c4 0B       		.uleb128 0xb
 1658 00c5 3A       		.uleb128 0x3a
 1659 00c6 0B       		.uleb128 0xb
 1660 00c7 3B       		.uleb128 0x3b
 1661 00c8 05       		.uleb128 0x5
 1662 00c9 01       		.uleb128 0x1
 1663 00ca 13       		.uleb128 0x13
 1664 00cb 00       		.byte	0
 1665 00cc 00       		.byte	0
 1666 00cd 12       		.uleb128 0x12
 1667 00ce 0D       		.uleb128 0xd
 1668 00cf 00       		.byte	0
 1669 00d0 03       		.uleb128 0x3
 1670 00d1 08       		.uleb128 0x8
 1671 00d2 3A       		.uleb128 0x3a
 1672 00d3 0B       		.uleb128 0xb
 1673 00d4 3B       		.uleb128 0x3b
 1674 00d5 05       		.uleb128 0x5
 1675 00d6 49       		.uleb128 0x49
 1676 00d7 13       		.uleb128 0x13
 1677 00d8 38       		.uleb128 0x38
 1678 00d9 0B       		.uleb128 0xb
 1679 00da 00       		.byte	0
 1680 00db 00       		.byte	0
 1681 00dc 13       		.uleb128 0x13
 1682 00dd 26       		.uleb128 0x26
 1683 00de 00       		.byte	0
 1684 00df 49       		.uleb128 0x49
 1685 00e0 13       		.uleb128 0x13
 1686 00e1 00       		.byte	0
 1687 00e2 00       		.byte	0
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 68


 1688 00e3 14       		.uleb128 0x14
 1689 00e4 0F       		.uleb128 0xf
 1690 00e5 00       		.byte	0
 1691 00e6 0B       		.uleb128 0xb
 1692 00e7 0B       		.uleb128 0xb
 1693 00e8 49       		.uleb128 0x49
 1694 00e9 13       		.uleb128 0x13
 1695 00ea 00       		.byte	0
 1696 00eb 00       		.byte	0
 1697 00ec 15       		.uleb128 0x15
 1698 00ed 15       		.uleb128 0x15
 1699 00ee 00       		.byte	0
 1700 00ef 27       		.uleb128 0x27
 1701 00f0 19       		.uleb128 0x19
 1702 00f1 00       		.byte	0
 1703 00f2 00       		.byte	0
 1704 00f3 16       		.uleb128 0x16
 1705 00f4 28       		.uleb128 0x28
 1706 00f5 00       		.byte	0
 1707 00f6 03       		.uleb128 0x3
 1708 00f7 0E       		.uleb128 0xe
 1709 00f8 1C       		.uleb128 0x1c
 1710 00f9 06       		.uleb128 0x6
 1711 00fa 00       		.byte	0
 1712 00fb 00       		.byte	0
 1713 00fc 17       		.uleb128 0x17
 1714 00fd 13       		.uleb128 0x13
 1715 00fe 01       		.byte	0x1
 1716 00ff 0B       		.uleb128 0xb
 1717 0100 0B       		.uleb128 0xb
 1718 0101 3A       		.uleb128 0x3a
 1719 0102 0B       		.uleb128 0xb
 1720 0103 3B       		.uleb128 0x3b
 1721 0104 0B       		.uleb128 0xb
 1722 0105 01       		.uleb128 0x1
 1723 0106 13       		.uleb128 0x13
 1724 0107 00       		.byte	0
 1725 0108 00       		.byte	0
 1726 0109 18       		.uleb128 0x18
 1727 010a 0D       		.uleb128 0xd
 1728 010b 00       		.byte	0
 1729 010c 03       		.uleb128 0x3
 1730 010d 0E       		.uleb128 0xe
 1731 010e 3A       		.uleb128 0x3a
 1732 010f 0B       		.uleb128 0xb
 1733 0110 3B       		.uleb128 0x3b
 1734 0111 0B       		.uleb128 0xb
 1735 0112 49       		.uleb128 0x49
 1736 0113 13       		.uleb128 0x13
 1737 0114 38       		.uleb128 0x38
 1738 0115 0B       		.uleb128 0xb
 1739 0116 00       		.byte	0
 1740 0117 00       		.byte	0
 1741 0118 19       		.uleb128 0x19
 1742 0119 2E       		.uleb128 0x2e
 1743 011a 01       		.byte	0x1
 1744 011b 03       		.uleb128 0x3
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 69


 1745 011c 0E       		.uleb128 0xe
 1746 011d 3A       		.uleb128 0x3a
 1747 011e 0B       		.uleb128 0xb
 1748 011f 3B       		.uleb128 0x3b
 1749 0120 05       		.uleb128 0x5
 1750 0121 27       		.uleb128 0x27
 1751 0122 19       		.uleb128 0x19
 1752 0123 20       		.uleb128 0x20
 1753 0124 0B       		.uleb128 0xb
 1754 0125 01       		.uleb128 0x1
 1755 0126 13       		.uleb128 0x13
 1756 0127 00       		.byte	0
 1757 0128 00       		.byte	0
 1758 0129 1A       		.uleb128 0x1a
 1759 012a 05       		.uleb128 0x5
 1760 012b 00       		.byte	0
 1761 012c 03       		.uleb128 0x3
 1762 012d 0E       		.uleb128 0xe
 1763 012e 3A       		.uleb128 0x3a
 1764 012f 0B       		.uleb128 0xb
 1765 0130 3B       		.uleb128 0x3b
 1766 0131 05       		.uleb128 0x5
 1767 0132 49       		.uleb128 0x49
 1768 0133 13       		.uleb128 0x13
 1769 0134 00       		.byte	0
 1770 0135 00       		.byte	0
 1771 0136 1B       		.uleb128 0x1b
 1772 0137 2E       		.uleb128 0x2e
 1773 0138 01       		.byte	0x1
 1774 0139 3F       		.uleb128 0x3f
 1775 013a 19       		.uleb128 0x19
 1776 013b 03       		.uleb128 0x3
 1777 013c 0E       		.uleb128 0xe
 1778 013d 3A       		.uleb128 0x3a
 1779 013e 0B       		.uleb128 0xb
 1780 013f 3B       		.uleb128 0x3b
 1781 0140 0B       		.uleb128 0xb
 1782 0141 27       		.uleb128 0x27
 1783 0142 19       		.uleb128 0x19
 1784 0143 49       		.uleb128 0x49
 1785 0144 13       		.uleb128 0x13
 1786 0145 11       		.uleb128 0x11
 1787 0146 01       		.uleb128 0x1
 1788 0147 12       		.uleb128 0x12
 1789 0148 06       		.uleb128 0x6
 1790 0149 40       		.uleb128 0x40
 1791 014a 18       		.uleb128 0x18
 1792 014b 9742     		.uleb128 0x2117
 1793 014d 19       		.uleb128 0x19
 1794 014e 01       		.uleb128 0x1
 1795 014f 13       		.uleb128 0x13
 1796 0150 00       		.byte	0
 1797 0151 00       		.byte	0
 1798 0152 1C       		.uleb128 0x1c
 1799 0153 05       		.uleb128 0x5
 1800 0154 00       		.byte	0
 1801 0155 03       		.uleb128 0x3
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 70


 1802 0156 0E       		.uleb128 0xe
 1803 0157 3A       		.uleb128 0x3a
 1804 0158 0B       		.uleb128 0xb
 1805 0159 3B       		.uleb128 0x3b
 1806 015a 0B       		.uleb128 0xb
 1807 015b 49       		.uleb128 0x49
 1808 015c 13       		.uleb128 0x13
 1809 015d 02       		.uleb128 0x2
 1810 015e 17       		.uleb128 0x17
 1811 015f 00       		.byte	0
 1812 0160 00       		.byte	0
 1813 0161 1D       		.uleb128 0x1d
 1814 0162 34       		.uleb128 0x34
 1815 0163 00       		.byte	0
 1816 0164 03       		.uleb128 0x3
 1817 0165 0E       		.uleb128 0xe
 1818 0166 3A       		.uleb128 0x3a
 1819 0167 0B       		.uleb128 0xb
 1820 0168 3B       		.uleb128 0x3b
 1821 0169 0B       		.uleb128 0xb
 1822 016a 49       		.uleb128 0x49
 1823 016b 13       		.uleb128 0x13
 1824 016c 02       		.uleb128 0x2
 1825 016d 17       		.uleb128 0x17
 1826 016e 00       		.byte	0
 1827 016f 00       		.byte	0
 1828 0170 1E       		.uleb128 0x1e
 1829 0171 898201   		.uleb128 0x4109
 1830 0174 01       		.byte	0x1
 1831 0175 11       		.uleb128 0x11
 1832 0176 01       		.uleb128 0x1
 1833 0177 31       		.uleb128 0x31
 1834 0178 13       		.uleb128 0x13
 1835 0179 00       		.byte	0
 1836 017a 00       		.byte	0
 1837 017b 1F       		.uleb128 0x1f
 1838 017c 8A8201   		.uleb128 0x410a
 1839 017f 00       		.byte	0
 1840 0180 02       		.uleb128 0x2
 1841 0181 18       		.uleb128 0x18
 1842 0182 9142     		.uleb128 0x2111
 1843 0184 18       		.uleb128 0x18
 1844 0185 00       		.byte	0
 1845 0186 00       		.byte	0
 1846 0187 20       		.uleb128 0x20
 1847 0188 1D       		.uleb128 0x1d
 1848 0189 01       		.byte	0x1
 1849 018a 31       		.uleb128 0x31
 1850 018b 13       		.uleb128 0x13
 1851 018c 11       		.uleb128 0x11
 1852 018d 01       		.uleb128 0x1
 1853 018e 12       		.uleb128 0x12
 1854 018f 06       		.uleb128 0x6
 1855 0190 58       		.uleb128 0x58
 1856 0191 0B       		.uleb128 0xb
 1857 0192 59       		.uleb128 0x59
 1858 0193 0B       		.uleb128 0xb
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 71


 1859 0194 01       		.uleb128 0x1
 1860 0195 13       		.uleb128 0x13
 1861 0196 00       		.byte	0
 1862 0197 00       		.byte	0
 1863 0198 21       		.uleb128 0x21
 1864 0199 05       		.uleb128 0x5
 1865 019a 00       		.byte	0
 1866 019b 31       		.uleb128 0x31
 1867 019c 13       		.uleb128 0x13
 1868 019d 02       		.uleb128 0x2
 1869 019e 17       		.uleb128 0x17
 1870 019f 00       		.byte	0
 1871 01a0 00       		.byte	0
 1872 01a1 22       		.uleb128 0x22
 1873 01a2 898201   		.uleb128 0x4109
 1874 01a5 01       		.byte	0x1
 1875 01a6 11       		.uleb128 0x11
 1876 01a7 01       		.uleb128 0x1
 1877 01a8 31       		.uleb128 0x31
 1878 01a9 13       		.uleb128 0x13
 1879 01aa 01       		.uleb128 0x1
 1880 01ab 13       		.uleb128 0x13
 1881 01ac 00       		.byte	0
 1882 01ad 00       		.byte	0
 1883 01ae 23       		.uleb128 0x23
 1884 01af 2E       		.uleb128 0x2e
 1885 01b0 01       		.byte	0x1
 1886 01b1 3F       		.uleb128 0x3f
 1887 01b2 19       		.uleb128 0x19
 1888 01b3 03       		.uleb128 0x3
 1889 01b4 0E       		.uleb128 0xe
 1890 01b5 3A       		.uleb128 0x3a
 1891 01b6 0B       		.uleb128 0xb
 1892 01b7 3B       		.uleb128 0x3b
 1893 01b8 05       		.uleb128 0x5
 1894 01b9 27       		.uleb128 0x27
 1895 01ba 19       		.uleb128 0x19
 1896 01bb 49       		.uleb128 0x49
 1897 01bc 13       		.uleb128 0x13
 1898 01bd 11       		.uleb128 0x11
 1899 01be 01       		.uleb128 0x1
 1900 01bf 12       		.uleb128 0x12
 1901 01c0 06       		.uleb128 0x6
 1902 01c1 40       		.uleb128 0x40
 1903 01c2 18       		.uleb128 0x18
 1904 01c3 9742     		.uleb128 0x2117
 1905 01c5 19       		.uleb128 0x19
 1906 01c6 01       		.uleb128 0x1
 1907 01c7 13       		.uleb128 0x13
 1908 01c8 00       		.byte	0
 1909 01c9 00       		.byte	0
 1910 01ca 24       		.uleb128 0x24
 1911 01cb 05       		.uleb128 0x5
 1912 01cc 00       		.byte	0
 1913 01cd 03       		.uleb128 0x3
 1914 01ce 0E       		.uleb128 0xe
 1915 01cf 3A       		.uleb128 0x3a
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 72


 1916 01d0 0B       		.uleb128 0xb
 1917 01d1 3B       		.uleb128 0x3b
 1918 01d2 05       		.uleb128 0x5
 1919 01d3 49       		.uleb128 0x49
 1920 01d4 13       		.uleb128 0x13
 1921 01d5 02       		.uleb128 0x2
 1922 01d6 17       		.uleb128 0x17
 1923 01d7 00       		.byte	0
 1924 01d8 00       		.byte	0
 1925 01d9 25       		.uleb128 0x25
 1926 01da 34       		.uleb128 0x34
 1927 01db 00       		.byte	0
 1928 01dc 03       		.uleb128 0x3
 1929 01dd 0E       		.uleb128 0xe
 1930 01de 3A       		.uleb128 0x3a
 1931 01df 0B       		.uleb128 0xb
 1932 01e0 3B       		.uleb128 0x3b
 1933 01e1 05       		.uleb128 0x5
 1934 01e2 49       		.uleb128 0x49
 1935 01e3 13       		.uleb128 0x13
 1936 01e4 02       		.uleb128 0x2
 1937 01e5 17       		.uleb128 0x17
 1938 01e6 00       		.byte	0
 1939 01e7 00       		.byte	0
 1940 01e8 26       		.uleb128 0x26
 1941 01e9 34       		.uleb128 0x34
 1942 01ea 00       		.byte	0
 1943 01eb 03       		.uleb128 0x3
 1944 01ec 0E       		.uleb128 0xe
 1945 01ed 3A       		.uleb128 0x3a
 1946 01ee 0B       		.uleb128 0xb
 1947 01ef 3B       		.uleb128 0x3b
 1948 01f0 05       		.uleb128 0x5
 1949 01f1 49       		.uleb128 0x49
 1950 01f2 13       		.uleb128 0x13
 1951 01f3 3F       		.uleb128 0x3f
 1952 01f4 19       		.uleb128 0x19
 1953 01f5 3C       		.uleb128 0x3c
 1954 01f6 19       		.uleb128 0x19
 1955 01f7 00       		.byte	0
 1956 01f8 00       		.byte	0
 1957 01f9 27       		.uleb128 0x27
 1958 01fa 21       		.uleb128 0x21
 1959 01fb 00       		.byte	0
 1960 01fc 00       		.byte	0
 1961 01fd 00       		.byte	0
 1962 01fe 28       		.uleb128 0x28
 1963 01ff 34       		.uleb128 0x34
 1964 0200 00       		.byte	0
 1965 0201 03       		.uleb128 0x3
 1966 0202 0E       		.uleb128 0xe
 1967 0203 3A       		.uleb128 0x3a
 1968 0204 0B       		.uleb128 0xb
 1969 0205 3B       		.uleb128 0x3b
 1970 0206 0B       		.uleb128 0xb
 1971 0207 49       		.uleb128 0x49
 1972 0208 13       		.uleb128 0x13
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 73


 1973 0209 3F       		.uleb128 0x3f
 1974 020a 19       		.uleb128 0x19
 1975 020b 3C       		.uleb128 0x3c
 1976 020c 19       		.uleb128 0x19
 1977 020d 00       		.byte	0
 1978 020e 00       		.byte	0
 1979 020f 29       		.uleb128 0x29
 1980 0210 2E       		.uleb128 0x2e
 1981 0211 00       		.byte	0
 1982 0212 3F       		.uleb128 0x3f
 1983 0213 19       		.uleb128 0x19
 1984 0214 3C       		.uleb128 0x3c
 1985 0215 19       		.uleb128 0x19
 1986 0216 6E       		.uleb128 0x6e
 1987 0217 0E       		.uleb128 0xe
 1988 0218 03       		.uleb128 0x3
 1989 0219 0E       		.uleb128 0xe
 1990 021a 3A       		.uleb128 0x3a
 1991 021b 0B       		.uleb128 0xb
 1992 021c 3B       		.uleb128 0x3b
 1993 021d 05       		.uleb128 0x5
 1994 021e 00       		.byte	0
 1995 021f 00       		.byte	0
 1996 0220 00       		.byte	0
 1997              		.section	.debug_loc,"",%progbits
 1998              	.Ldebug_loc0:
 1999              	.LLST0:
 2000 0000 00000000 		.4byte	.LVL0
 2001 0004 16000000 		.4byte	.LVL2
 2002 0008 0100     		.2byte	0x1
 2003 000a 50       		.byte	0x50
 2004 000b 16000000 		.4byte	.LVL2
 2005 000f 2A000000 		.4byte	.LVL5
 2006 0013 0400     		.2byte	0x4
 2007 0015 F3       		.byte	0xf3
 2008 0016 01       		.uleb128 0x1
 2009 0017 50       		.byte	0x50
 2010 0018 9F       		.byte	0x9f
 2011 0019 2A000000 		.4byte	.LVL5
 2012 001d 2C000000 		.4byte	.LVL6
 2013 0021 0100     		.2byte	0x1
 2014 0023 50       		.byte	0x50
 2015 0024 2C000000 		.4byte	.LVL6
 2016 0028 44000000 		.4byte	.LFE129
 2017 002c 0400     		.2byte	0x4
 2018 002e F3       		.byte	0xf3
 2019 002f 01       		.uleb128 0x1
 2020 0030 50       		.byte	0x50
 2021 0031 9F       		.byte	0x9f
 2022 0032 00000000 		.4byte	0
 2023 0036 00000000 		.4byte	0
 2024              	.LLST1:
 2025 003a 00000000 		.4byte	.LVL0
 2026 003e 14000000 		.4byte	.LVL1
 2027 0042 0100     		.2byte	0x1
 2028 0044 51       		.byte	0x51
 2029 0045 14000000 		.4byte	.LVL1
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 74


 2030 0049 2A000000 		.4byte	.LVL5
 2031 004d 0100     		.2byte	0x1
 2032 004f 55       		.byte	0x55
 2033 0050 2A000000 		.4byte	.LVL5
 2034 0054 44000000 		.4byte	.LFE129
 2035 0058 0100     		.2byte	0x1
 2036 005a 51       		.byte	0x51
 2037 005b 00000000 		.4byte	0
 2038 005f 00000000 		.4byte	0
 2039              	.LLST2:
 2040 0063 24000000 		.4byte	.LVL4
 2041 0067 2A000000 		.4byte	.LVL5
 2042 006b 0100     		.2byte	0x1
 2043 006d 50       		.byte	0x50
 2044 006e 32000000 		.4byte	.LVL7
 2045 0072 44000000 		.4byte	.LFE129
 2046 0076 0100     		.2byte	0x1
 2047 0078 50       		.byte	0x50
 2048 0079 00000000 		.4byte	0
 2049 007d 00000000 		.4byte	0
 2050              	.LLST3:
 2051 0081 00000000 		.4byte	.LVL8
 2052 0085 12000000 		.4byte	.LVL10
 2053 0089 0100     		.2byte	0x1
 2054 008b 50       		.byte	0x50
 2055 008c 12000000 		.4byte	.LVL10
 2056 0090 60000000 		.4byte	.LVL23
 2057 0094 0100     		.2byte	0x1
 2058 0096 54       		.byte	0x54
 2059 0097 60000000 		.4byte	.LVL23
 2060 009b 62000000 		.4byte	.LVL24
 2061 009f 0100     		.2byte	0x1
 2062 00a1 50       		.byte	0x50
 2063 00a2 62000000 		.4byte	.LVL24
 2064 00a6 64000000 		.4byte	.LVL25
 2065 00aa 0400     		.2byte	0x4
 2066 00ac F3       		.byte	0xf3
 2067 00ad 01       		.uleb128 0x1
 2068 00ae 50       		.byte	0x50
 2069 00af 9F       		.byte	0x9f
 2070 00b0 64000000 		.4byte	.LVL25
 2071 00b4 68000000 		.4byte	.LVL27
 2072 00b8 0100     		.2byte	0x1
 2073 00ba 54       		.byte	0x54
 2074 00bb 68000000 		.4byte	.LVL27
 2075 00bf 7C000000 		.4byte	.LFE128
 2076 00c3 0400     		.2byte	0x4
 2077 00c5 F3       		.byte	0xf3
 2078 00c6 01       		.uleb128 0x1
 2079 00c7 50       		.byte	0x50
 2080 00c8 9F       		.byte	0x9f
 2081 00c9 00000000 		.4byte	0
 2082 00cd 00000000 		.4byte	0
 2083              	.LLST4:
 2084 00d1 00000000 		.4byte	.LVL8
 2085 00d5 10000000 		.4byte	.LVL9
 2086 00d9 0100     		.2byte	0x1
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 75


 2087 00db 51       		.byte	0x51
 2088 00dc 10000000 		.4byte	.LVL9
 2089 00e0 60000000 		.4byte	.LVL23
 2090 00e4 0100     		.2byte	0x1
 2091 00e6 55       		.byte	0x55
 2092 00e7 60000000 		.4byte	.LVL23
 2093 00eb 64000000 		.4byte	.LVL25
 2094 00ef 0100     		.2byte	0x1
 2095 00f1 51       		.byte	0x51
 2096 00f2 64000000 		.4byte	.LVL25
 2097 00f6 68000000 		.4byte	.LVL27
 2098 00fa 0100     		.2byte	0x1
 2099 00fc 55       		.byte	0x55
 2100 00fd 68000000 		.4byte	.LVL27
 2101 0101 7C000000 		.4byte	.LFE128
 2102 0105 0400     		.2byte	0x4
 2103 0107 F3       		.byte	0xf3
 2104 0108 01       		.uleb128 0x1
 2105 0109 51       		.byte	0x51
 2106 010a 9F       		.byte	0x9f
 2107 010b 00000000 		.4byte	0
 2108 010f 00000000 		.4byte	0
 2109              	.LLST5:
 2110 0113 00000000 		.4byte	.LVL8
 2111 0117 62000000 		.4byte	.LVL24
 2112 011b 0200     		.2byte	0x2
 2113 011d 30       		.byte	0x30
 2114 011e 9F       		.byte	0x9f
 2115 011f 62000000 		.4byte	.LVL24
 2116 0123 64000000 		.4byte	.LVL25
 2117 0127 0100     		.2byte	0x1
 2118 0129 50       		.byte	0x50
 2119 012a 64000000 		.4byte	.LVL25
 2120 012e 66000000 		.4byte	.LVL26
 2121 0132 0200     		.2byte	0x2
 2122 0134 30       		.byte	0x30
 2123 0135 9F       		.byte	0x9f
 2124 0136 66000000 		.4byte	.LVL26
 2125 013a 7C000000 		.4byte	.LFE128
 2126 013e 0100     		.2byte	0x1
 2127 0140 50       		.byte	0x50
 2128 0141 00000000 		.4byte	0
 2129 0145 00000000 		.4byte	0
 2130              	.LLST6:
 2131 0149 1C000000 		.4byte	.LVL12
 2132 014d 22000000 		.4byte	.LVL13
 2133 0151 0100     		.2byte	0x1
 2134 0153 52       		.byte	0x52
 2135 0154 22000000 		.4byte	.LVL13
 2136 0158 30000000 		.4byte	.LVL16
 2137 015c 0200     		.2byte	0x2
 2138 015e 74       		.byte	0x74
 2139 015f 04       		.sleb128 4
 2140 0160 32000000 		.4byte	.LVL17
 2141 0164 38000000 		.4byte	.LVL19
 2142 0168 0100     		.2byte	0x1
 2143 016a 52       		.byte	0x52
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 76


 2144 016b 38000000 		.4byte	.LVL19
 2145 016f 3E000000 		.4byte	.LVL20
 2146 0173 0200     		.2byte	0x2
 2147 0175 74       		.byte	0x74
 2148 0176 04       		.sleb128 4
 2149 0177 00000000 		.4byte	0
 2150 017b 00000000 		.4byte	0
 2151              	.LLST7:
 2152 017f 1C000000 		.4byte	.LVL12
 2153 0183 28000000 		.4byte	.LVL14
 2154 0187 0100     		.2byte	0x1
 2155 0189 53       		.byte	0x53
 2156 018a 28000000 		.4byte	.LVL14
 2157 018e 2C000000 		.4byte	.LVL15
 2158 0192 0700     		.2byte	0x7
 2159 0194 73       		.byte	0x73
 2160 0195 80808080 		.sleb128 536870912
 2160      02
 2161 019a 9F       		.byte	0x9f
 2162 019b 2C000000 		.4byte	.LVL15
 2163 019f 32000000 		.4byte	.LVL17
 2164 01a3 0700     		.2byte	0x7
 2165 01a5 73       		.byte	0x73
 2166 01a6 80BEFCFF 		.sleb128 536813312
 2166      01
 2167 01ab 9F       		.byte	0x9f
 2168 01ac 32000000 		.4byte	.LVL17
 2169 01b0 36000000 		.4byte	.LVL18
 2170 01b4 0100     		.2byte	0x1
 2171 01b6 53       		.byte	0x53
 2172 01b7 36000000 		.4byte	.LVL18
 2173 01bb 3E000000 		.4byte	.LVL20
 2174 01bf 0200     		.2byte	0x2
 2175 01c1 74       		.byte	0x74
 2176 01c2 00       		.sleb128 0
 2177 01c3 00000000 		.4byte	0
 2178 01c7 00000000 		.4byte	0
 2179              	.LLST8:
 2180 01cb 00000000 		.4byte	.LVL28
 2181 01cf 0C000000 		.4byte	.LVL29
 2182 01d3 0100     		.2byte	0x1
 2183 01d5 50       		.byte	0x50
 2184 01d6 0C000000 		.4byte	.LVL29
 2185 01da 12000000 		.4byte	.LVL31
 2186 01de 0400     		.2byte	0x4
 2187 01e0 F3       		.byte	0xf3
 2188 01e1 01       		.uleb128 0x1
 2189 01e2 50       		.byte	0x50
 2190 01e3 9F       		.byte	0x9f
 2191 01e4 12000000 		.4byte	.LVL31
 2192 01e8 14000000 		.4byte	.LVL32
 2193 01ec 0100     		.2byte	0x1
 2194 01ee 50       		.byte	0x50
 2195 01ef 14000000 		.4byte	.LVL32
 2196 01f3 28000000 		.4byte	.LFE130
 2197 01f7 0400     		.2byte	0x4
 2198 01f9 F3       		.byte	0xf3
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 77


 2199 01fa 01       		.uleb128 0x1
 2200 01fb 50       		.byte	0x50
 2201 01fc 9F       		.byte	0x9f
 2202 01fd 00000000 		.4byte	0
 2203 0201 00000000 		.4byte	0
 2204              	.LLST9:
 2205 0205 10000000 		.4byte	.LVL30
 2206 0209 12000000 		.4byte	.LVL31
 2207 020d 0100     		.2byte	0x1
 2208 020f 50       		.byte	0x50
 2209 0210 1A000000 		.4byte	.LVL33
 2210 0214 28000000 		.4byte	.LFE130
 2211 0218 0100     		.2byte	0x1
 2212 021a 50       		.byte	0x50
 2213 021b 00000000 		.4byte	0
 2214 021f 00000000 		.4byte	0
 2215              		.section	.debug_aranges,"",%progbits
 2216 0000 2C000000 		.4byte	0x2c
 2217 0004 0200     		.2byte	0x2
 2218 0006 00000000 		.4byte	.Ldebug_info0
 2219 000a 04       		.byte	0x4
 2220 000b 00       		.byte	0
 2221 000c 0000     		.2byte	0
 2222 000e 0000     		.2byte	0
 2223 0010 00000000 		.4byte	.LFB129
 2224 0014 44000000 		.4byte	.LFE129-.LFB129
 2225 0018 00000000 		.4byte	.LFB128
 2226 001c 7C000000 		.4byte	.LFE128-.LFB128
 2227 0020 00000000 		.4byte	.LFB130
 2228 0024 28000000 		.4byte	.LFE130-.LFB130
 2229 0028 00000000 		.4byte	0
 2230 002c 00000000 		.4byte	0
 2231              		.section	.debug_ranges,"",%progbits
 2232              	.Ldebug_ranges0:
 2233 0000 00000000 		.4byte	.LFB129
 2234 0004 44000000 		.4byte	.LFE129
 2235 0008 00000000 		.4byte	.LFB128
 2236 000c 7C000000 		.4byte	.LFE128
 2237 0010 00000000 		.4byte	.LFB130
 2238 0014 28000000 		.4byte	.LFE130
 2239 0018 00000000 		.4byte	0
 2240 001c 00000000 		.4byte	0
 2241              		.section	.debug_line,"",%progbits
 2242              	.Ldebug_line0:
 2243 0000 A2020000 		.section	.debug_str,"MS",%progbits,1
 2243      02002B02 
 2243      00000201 
 2243      FB0E0D00 
 2243      01010101 
 2244              	.LASF221:
 2245 0000 70726576 		.ascii	"prevIsr\000"
 2245      49737200 
 2246              	.LASF28:
 2247 0008 696F7373 		.ascii	"ioss_interrupts_gpio_2_IRQn\000"
 2247      5F696E74 
 2247      65727275 
 2247      7074735F 
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 78


 2247      6770696F 
 2248              	.LASF72:
 2249 0024 7363625F 		.ascii	"scb_5_interrupt_IRQn\000"
 2249      355F696E 
 2249      74657272 
 2249      7570745F 
 2249      4952516E 
 2250              	.LASF209:
 2251 0039 43595F53 		.ascii	"CY_SYSINT_SUCCESS\000"
 2251      5953494E 
 2251      545F5355 
 2251      43434553 
 2251      5300
 2252              	.LASF120:
 2253 004b 74637077 		.ascii	"tcpwm_0_interrupts_4_IRQn\000"
 2253      6D5F305F 
 2253      696E7465 
 2253      72727570 
 2253      74735F34 
 2254              	.LASF48:
 2255 0065 73727373 		.ascii	"srss_interrupt_IRQn\000"
 2255      5F696E74 
 2255      65727275 
 2255      70745F49 
 2255      52516E00 
 2256              	.LASF44:
 2257 0079 7363625F 		.ascii	"scb_8_interrupt_IRQn\000"
 2257      385F696E 
 2257      74657272 
 2257      7570745F 
 2257      4952516E 
 2258              	.LASF77:
 2259 008e 63707573 		.ascii	"cpuss_interrupts_dw0_1_IRQn\000"
 2259      735F696E 
 2259      74657272 
 2259      75707473 
 2259      5F647730 
 2260              	.LASF160:
 2261 00aa 7564625F 		.ascii	"udb_interrupts_12_IRQn\000"
 2261      696E7465 
 2261      72727570 
 2261      74735F31 
 2261      325F4952 
 2262              	.LASF7:
 2263 00c1 5F5F7569 		.ascii	"__uint8_t\000"
 2263      6E74385F 
 2263      7400
 2264              	.LASF50:
 2265 00cb 626C6573 		.ascii	"bless_interrupt_IRQn\000"
 2265      735F696E 
 2265      74657272 
 2265      7570745F 
 2265      4952516E 
 2266              	.LASF231:
 2267 00e0 5F5F4E56 		.ascii	"__NVIC_SetPriority\000"
 2267      49435F53 
 2267      65745072 
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 79


 2267      696F7269 
 2267      747900
 2268              	.LASF149:
 2269 00f3 7564625F 		.ascii	"udb_interrupts_1_IRQn\000"
 2269      696E7465 
 2269      72727570 
 2269      74735F31 
 2269      5F495251 
 2270              	.LASF67:
 2271 0109 7363625F 		.ascii	"scb_0_interrupt_IRQn\000"
 2271      305F696E 
 2271      74657272 
 2271      7570745F 
 2271      4952516E 
 2272              	.LASF132:
 2273 011e 74637077 		.ascii	"tcpwm_1_interrupts_8_IRQn\000"
 2273      6D5F315F 
 2273      696E7465 
 2273      72727570 
 2273      74735F38 
 2274              	.LASF55:
 2275 0138 63707573 		.ascii	"cpuss_interrupts_ipc_4_IRQn\000"
 2275      735F696E 
 2275      74657272 
 2275      75707473 
 2275      5F697063 
 2276              	.LASF62:
 2277 0154 63707573 		.ascii	"cpuss_interrupts_ipc_11_IRQn\000"
 2277      735F696E 
 2277      74657272 
 2277      75707473 
 2277      5F697063 
 2278              	.LASF148:
 2279 0171 7564625F 		.ascii	"udb_interrupts_0_IRQn\000"
 2279      696E7465 
 2279      72727570 
 2279      74735F30 
 2279      5F495251 
 2280              	.LASF12:
 2281 0187 6C6F6E67 		.ascii	"long long unsigned int\000"
 2281      206C6F6E 
 2281      6720756E 
 2281      7369676E 
 2281      65642069 
 2282              	.LASF171:
 2283 019e 7573625F 		.ascii	"usb_interrupt_lo_IRQn\000"
 2283      696E7465 
 2283      72727570 
 2283      745F6C6F 
 2283      5F495251 
 2284              	.LASF134:
 2285 01b4 74637077 		.ascii	"tcpwm_1_interrupts_10_IRQn\000"
 2285      6D5F315F 
 2285      696E7465 
 2285      72727570 
 2285      74735F31 
 2286              	.LASF0:
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 80


 2287 01cf 756E7369 		.ascii	"unsigned int\000"
 2287      676E6564 
 2287      20696E74 
 2287      00
 2288              	.LASF26:
 2289 01dc 696F7373 		.ascii	"ioss_interrupts_gpio_0_IRQn\000"
 2289      5F696E74 
 2289      65727275 
 2289      7074735F 
 2289      6770696F 
 2290              	.LASF113:
 2291 01f8 63707573 		.ascii	"cpuss_interrupts_cm0_cti_1_IRQn\000"
 2291      735F696E 
 2291      74657272 
 2291      75707473 
 2291      5F636D30 
 2292              	.LASF35:
 2293 0218 696F7373 		.ascii	"ioss_interrupts_gpio_9_IRQn\000"
 2293      5F696E74 
 2293      65727275 
 2293      7074735F 
 2293      6770696F 
 2294              	.LASF172:
 2295 0234 70617373 		.ascii	"pass_interrupt_dacs_IRQn\000"
 2295      5F696E74 
 2295      65727275 
 2295      70745F64 
 2295      6163735F 
 2296              	.LASF154:
 2297 024d 7564625F 		.ascii	"udb_interrupts_6_IRQn\000"
 2297      696E7465 
 2297      72727570 
 2297      74735F36 
 2297      5F495251 
 2298              	.LASF179:
 2299 0263 49535052 		.ascii	"ISPR\000"
 2299      00
 2300              	.LASF140:
 2301 0268 74637077 		.ascii	"tcpwm_1_interrupts_16_IRQn\000"
 2301      6D5F315F 
 2301      696E7465 
 2301      72727570 
 2301      74735F31 
 2302              	.LASF201:
 2303 0283 49534152 		.ascii	"ISAR\000"
 2303      00
 2304              	.LASF1:
 2305 0288 6C6F6E67 		.ascii	"long long int\000"
 2305      206C6F6E 
 2305      6720696E 
 2305      7400
 2306              	.LASF3:
 2307 0296 7369676E 		.ascii	"signed char\000"
 2307      65642063 
 2307      68617200 
 2308              	.LASF219:
 2309 02a2 43795F53 		.ascii	"Cy_SysInt_Init\000"
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 81


 2309      7973496E 
 2309      745F496E 
 2309      697400
 2310              	.LASF121:
 2311 02b1 74637077 		.ascii	"tcpwm_0_interrupts_5_IRQn\000"
 2311      6D5F305F 
 2311      696E7465 
 2311      72727570 
 2311      74735F35 
 2312              	.LASF101:
 2313 02cb 63707573 		.ascii	"cpuss_interrupts_dw1_9_IRQn\000"
 2313      735F696E 
 2313      74657272 
 2313      75707473 
 2313      5F647731 
 2314              	.LASF78:
 2315 02e7 63707573 		.ascii	"cpuss_interrupts_dw0_2_IRQn\000"
 2315      735F696E 
 2315      74657272 
 2315      75707473 
 2315      5F647730 
 2316              	.LASF161:
 2317 0303 7564625F 		.ascii	"udb_interrupts_13_IRQn\000"
 2317      696E7465 
 2317      72727570 
 2317      74735F31 
 2317      335F4952 
 2318              	.LASF43:
 2319 031a 6C70636F 		.ascii	"lpcomp_interrupt_IRQn\000"
 2319      6D705F69 
 2319      6E746572 
 2319      72757074 
 2319      5F495251 
 2320              	.LASF218:
 2321 0330 43795F53 		.ascii	"Cy_SysInt_SetVector\000"
 2321      7973496E 
 2321      745F5365 
 2321      74566563 
 2321      746F7200 
 2322              	.LASF124:
 2323 0344 74637077 		.ascii	"tcpwm_1_interrupts_0_IRQn\000"
 2323      6D5F315F 
 2323      696E7465 
 2323      72727570 
 2323      74735F30 
 2324              	.LASF9:
 2325 035e 6C6F6E67 		.ascii	"long int\000"
 2325      20696E74 
 2325      00
 2326              	.LASF133:
 2327 0367 74637077 		.ascii	"tcpwm_1_interrupts_9_IRQn\000"
 2327      6D5F315F 
 2327      696E7465 
 2327      72727570 
 2327      74735F39 
 2328              	.LASF210:
 2329 0381 43595F53 		.ascii	"CY_SYSINT_BAD_PARAM\000"
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 82


 2329      5953494E 
 2329      545F4241 
 2329      445F5041 
 2329      52414D00 
 2330              	.LASF99:
 2331 0395 63707573 		.ascii	"cpuss_interrupts_dw1_7_IRQn\000"
 2331      735F696E 
 2331      74657272 
 2331      75707473 
 2331      5F647731 
 2332              	.LASF63:
 2333 03b1 63707573 		.ascii	"cpuss_interrupts_ipc_12_IRQn\000"
 2333      735F696E 
 2333      74657272 
 2333      75707473 
 2333      5F697063 
 2334              	.LASF100:
 2335 03ce 63707573 		.ascii	"cpuss_interrupts_dw1_8_IRQn\000"
 2335      735F696E 
 2335      74657272 
 2335      75707473 
 2335      5F647731 
 2336              	.LASF16:
 2337 03ea 52657365 		.ascii	"Reset_IRQn\000"
 2337      745F4952 
 2337      516E00
 2338              	.LASF212:
 2339 03f5 696E7472 		.ascii	"intrSrc\000"
 2339      53726300 
 2340              	.LASF135:
 2341 03fd 74637077 		.ascii	"tcpwm_1_interrupts_11_IRQn\000"
 2341      6D5F315F 
 2341      696E7465 
 2341      72727570 
 2341      74735F31 
 2342              	.LASF175:
 2343 0418 49534552 		.ascii	"ISER\000"
 2343      00
 2344              	.LASF80:
 2345 041d 63707573 		.ascii	"cpuss_interrupts_dw0_4_IRQn\000"
 2345      735F696E 
 2345      74657272 
 2345      75707473 
 2345      5F647730 
 2346              	.LASF41:
 2347 0439 696F7373 		.ascii	"ioss_interrupt_gpio_IRQn\000"
 2347      5F696E74 
 2347      65727275 
 2347      70745F67 
 2347      70696F5F 
 2348              	.LASF45:
 2349 0452 73727373 		.ascii	"srss_interrupt_mcwdt_0_IRQn\000"
 2349      5F696E74 
 2349      65727275 
 2349      70745F6D 
 2349      63776474 
 2350              	.LASF208:
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 83


 2351 046e 646F7562 		.ascii	"double\000"
 2351      6C6500
 2352              	.LASF228:
 2353 0475 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 2353      43313120 
 2353      352E342E 
 2353      31203230 
 2353      31363036 
 2354 04a8 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m4 -mfloat-abi=s"
 2354      20726576 
 2354      6973696F 
 2354      6E203233 
 2354      37373135 
 2355 04db 6F667466 		.ascii	"oftfp -mfpu=fpv4-sp-d16 -mthumb -g -Og -ffunction-s"
 2355      70202D6D 
 2355      6670753D 
 2355      66707634 
 2355      2D73702D 
 2356 050e 65637469 		.ascii	"ections -ffat-lto-objects\000"
 2356      6F6E7320 
 2356      2D666661 
 2356      742D6C74 
 2356      6F2D6F62 
 2357              	.LASF165:
 2358 0528 61756469 		.ascii	"audioss_interrupt_i2s_IRQn\000"
 2358      6F73735F 
 2358      696E7465 
 2358      72727570 
 2358      745F6932 
 2359              	.LASF198:
 2360 0543 42464152 		.ascii	"BFAR\000"
 2360      00
 2361              	.LASF82:
 2362 0548 63707573 		.ascii	"cpuss_interrupts_dw0_6_IRQn\000"
 2362      735F696E 
 2362      74657272 
 2362      75707473 
 2362      5F647730 
 2363              	.LASF115:
 2364 0564 63707573 		.ascii	"cpuss_interrupts_cm4_cti_1_IRQn\000"
 2364      735F696E 
 2364      74657272 
 2364      75707473 
 2364      5F636D34 
 2365              	.LASF74:
 2366 0584 7363625F 		.ascii	"scb_7_interrupt_IRQn\000"
 2366      375F696E 
 2366      74657272 
 2366      7570745F 
 2366      4952516E 
 2367              	.LASF122:
 2368 0599 74637077 		.ascii	"tcpwm_0_interrupts_6_IRQn\000"
 2368      6D5F305F 
 2368      696E7465 
 2368      72727570 
 2368      74735F36 
 2369              	.LASF10:
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 84


 2370 05b3 5F5F7569 		.ascii	"__uint32_t\000"
 2370      6E743332 
 2370      5F7400
 2371              	.LASF20:
 2372 05be 42757346 		.ascii	"BusFault_IRQn\000"
 2372      61756C74 
 2372      5F495251 
 2372      6E00
 2373              	.LASF203:
 2374 05cc 5343425F 		.ascii	"SCB_Type\000"
 2374      54797065 
 2374      00
 2375              	.LASF68:
 2376 05d5 7363625F 		.ascii	"scb_1_interrupt_IRQn\000"
 2376      315F696E 
 2376      74657272 
 2376      7570745F 
 2376      4952516E 
 2377              	.LASF224:
 2378 05ea 63757272 		.ascii	"currIsr\000"
 2378      49737200 
 2379              	.LASF24:
 2380 05f2 50656E64 		.ascii	"PendSV_IRQn\000"
 2380      53565F49 
 2380      52516E00 
 2381              	.LASF49:
 2382 05fe 70617373 		.ascii	"pass_interrupt_ctbs_IRQn\000"
 2382      5F696E74 
 2382      65727275 
 2382      70745F63 
 2382      7462735F 
 2383              	.LASF69:
 2384 0617 7363625F 		.ascii	"scb_2_interrupt_IRQn\000"
 2384      325F696E 
 2384      74657272 
 2384      7570745F 
 2384      4952516E 
 2385              	.LASF90:
 2386 062c 63707573 		.ascii	"cpuss_interrupts_dw0_14_IRQn\000"
 2386      735F696E 
 2386      74657272 
 2386      75707473 
 2386      5F647730 
 2387              	.LASF31:
 2388 0649 696F7373 		.ascii	"ioss_interrupts_gpio_5_IRQn\000"
 2388      5F696E74 
 2388      65727275 
 2388      7074735F 
 2388      6770696F 
 2389              	.LASF57:
 2390 0665 63707573 		.ascii	"cpuss_interrupts_ipc_6_IRQn\000"
 2390      735F696E 
 2390      74657272 
 2390      75707473 
 2390      5F697063 
 2391              	.LASF150:
 2392 0681 7564625F 		.ascii	"udb_interrupts_2_IRQn\000"
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 85


 2392      696E7465 
 2392      72727570 
 2392      74735F32 
 2392      5F495251 
 2393              	.LASF39:
 2394 0697 696F7373 		.ascii	"ioss_interrupts_gpio_13_IRQn\000"
 2394      5F696E74 
 2394      65727275 
 2394      7074735F 
 2394      6770696F 
 2395              	.LASF205:
 2396 06b4 63686172 		.ascii	"char_t\000"
 2396      5F7400
 2397              	.LASF105:
 2398 06bb 63707573 		.ascii	"cpuss_interrupts_dw1_13_IRQn\000"
 2398      735F696E 
 2398      74657272 
 2398      75707473 
 2398      5F647731 
 2399              	.LASF11:
 2400 06d8 6C6F6E67 		.ascii	"long unsigned int\000"
 2400      20756E73 
 2400      69676E65 
 2400      6420696E 
 2400      7400
 2401              	.LASF181:
 2402 06ea 49435052 		.ascii	"ICPR\000"
 2402      00
 2403              	.LASF46:
 2404 06ef 73727373 		.ascii	"srss_interrupt_mcwdt_1_IRQn\000"
 2404      5F696E74 
 2404      65727275 
 2404      70745F6D 
 2404      63776474 
 2405              	.LASF117:
 2406 070b 74637077 		.ascii	"tcpwm_0_interrupts_1_IRQn\000"
 2406      6D5F305F 
 2406      696E7465 
 2406      72727570 
 2406      74735F31 
 2407              	.LASF191:
 2408 0725 56544F52 		.ascii	"VTOR\000"
 2408      00
 2409              	.LASF170:
 2410 072a 7573625F 		.ascii	"usb_interrupt_med_IRQn\000"
 2410      696E7465 
 2410      72727570 
 2410      745F6D65 
 2410      645F4952 
 2411              	.LASF88:
 2412 0741 63707573 		.ascii	"cpuss_interrupts_dw0_12_IRQn\000"
 2412      735F696E 
 2412      74657272 
 2412      75707473 
 2412      5F647730 
 2413              	.LASF108:
 2414 075e 63707573 		.ascii	"cpuss_interrupts_fault_0_IRQn\000"
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 86


 2414      735F696E 
 2414      74657272 
 2414      75707473 
 2414      5F666175 
 2415              	.LASF22:
 2416 077c 53564361 		.ascii	"SVCall_IRQn\000"
 2416      6C6C5F49 
 2416      52516E00 
 2417              	.LASF223:
 2418 0788 43795F53 		.ascii	"Cy_SysInt_GetVector\000"
 2418      7973496E 
 2418      745F4765 
 2418      74566563 
 2418      746F7200 
 2419              	.LASF190:
 2420 079c 49435352 		.ascii	"ICSR\000"
 2420      00
 2421              	.LASF129:
 2422 07a1 74637077 		.ascii	"tcpwm_1_interrupts_5_IRQn\000"
 2422      6D5F315F 
 2422      696E7465 
 2422      72727570 
 2422      74735F35 
 2423              	.LASF52:
 2424 07bb 63707573 		.ascii	"cpuss_interrupts_ipc_1_IRQn\000"
 2424      735F696E 
 2424      74657272 
 2424      75707473 
 2424      5F697063 
 2425              	.LASF217:
 2426 07d7 75736572 		.ascii	"userIsr\000"
 2426      49737200 
 2427              	.LASF192:
 2428 07df 41495243 		.ascii	"AIRCR\000"
 2428      5200
 2429              	.LASF110:
 2430 07e5 63707573 		.ascii	"cpuss_interrupt_crypto_IRQn\000"
 2430      735F696E 
 2430      74657272 
 2430      7570745F 
 2430      63727970 
 2431              	.LASF111:
 2432 0801 63707573 		.ascii	"cpuss_interrupt_fm_IRQn\000"
 2432      735F696E 
 2432      74657272 
 2432      7570745F 
 2432      666D5F49 
 2433              	.LASF197:
 2434 0819 4D4D4641 		.ascii	"MMFAR\000"
 2434      5200
 2435              	.LASF216:
 2436 081f 7072696F 		.ascii	"priority\000"
 2436      72697479 
 2436      00
 2437              	.LASF91:
 2438 0828 63707573 		.ascii	"cpuss_interrupts_dw0_15_IRQn\000"
 2438      735F696E 
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 87


 2438      74657272 
 2438      75707473 
 2438      5F647730 
 2439              	.LASF32:
 2440 0845 696F7373 		.ascii	"ioss_interrupts_gpio_6_IRQn\000"
 2440      5F696E74 
 2440      65727275 
 2440      7074735F 
 2440      6770696F 
 2441              	.LASF200:
 2442 0861 4D4D4652 		.ascii	"MMFR\000"
 2442      00
 2443              	.LASF151:
 2444 0866 7564625F 		.ascii	"udb_interrupts_3_IRQn\000"
 2444      696E7465 
 2444      72727570 
 2444      74735F33 
 2444      5F495251 
 2445              	.LASF40:
 2446 087c 696F7373 		.ascii	"ioss_interrupts_gpio_14_IRQn\000"
 2446      5F696E74 
 2446      65727275 
 2446      7074735F 
 2446      6770696F 
 2447              	.LASF86:
 2448 0899 63707573 		.ascii	"cpuss_interrupts_dw0_10_IRQn\000"
 2448      735F696E 
 2448      74657272 
 2448      75707473 
 2448      5F647730 
 2449              	.LASF139:
 2450 08b6 74637077 		.ascii	"tcpwm_1_interrupts_15_IRQn\000"
 2450      6D5F315F 
 2450      696E7465 
 2450      72727570 
 2450      74735F31 
 2451              	.LASF162:
 2452 08d1 7564625F 		.ascii	"udb_interrupts_14_IRQn\000"
 2452      696E7465 
 2452      72727570 
 2452      74735F31 
 2452      345F4952 
 2453              	.LASF25:
 2454 08e8 53797354 		.ascii	"SysTick_IRQn\000"
 2454      69636B5F 
 2454      4952516E 
 2454      00
 2455              	.LASF96:
 2456 08f5 63707573 		.ascii	"cpuss_interrupts_dw1_4_IRQn\000"
 2456      735F696E 
 2456      74657272 
 2456      75707473 
 2456      5F647731 
 2457              	.LASF106:
 2458 0911 63707573 		.ascii	"cpuss_interrupts_dw1_14_IRQn\000"
 2458      735F696E 
 2458      74657272 
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 88


 2458      75707473 
 2458      5F647731 
 2459              	.LASF147:
 2460 092e 74637077 		.ascii	"tcpwm_1_interrupts_23_IRQn\000"
 2460      6D5F315F 
 2460      696E7465 
 2460      72727570 
 2460      74735F32 
 2461              	.LASF215:
 2462 0949 4952516E 		.ascii	"IRQn\000"
 2462      00
 2463              	.LASF118:
 2464 094e 74637077 		.ascii	"tcpwm_0_interrupts_2_IRQn\000"
 2464      6D5F305F 
 2464      696E7465 
 2464      72727570 
 2464      74735F32 
 2465              	.LASF137:
 2466 0968 74637077 		.ascii	"tcpwm_1_interrupts_13_IRQn\000"
 2466      6D5F315F 
 2466      696E7465 
 2466      72727570 
 2466      74735F31 
 2467              	.LASF109:
 2468 0983 63707573 		.ascii	"cpuss_interrupts_fault_1_IRQn\000"
 2468      735F696E 
 2468      74657272 
 2468      75707473 
 2468      5F666175 
 2469              	.LASF187:
 2470 09a1 73697A65 		.ascii	"sizetype\000"
 2470      74797065 
 2470      00
 2471              	.LASF158:
 2472 09aa 7564625F 		.ascii	"udb_interrupts_10_IRQn\000"
 2472      696E7465 
 2472      72727570 
 2472      74735F31 
 2472      305F4952 
 2473              	.LASF84:
 2474 09c1 63707573 		.ascii	"cpuss_interrupts_dw0_8_IRQn\000"
 2474      735F696E 
 2474      74657272 
 2474      75707473 
 2474      5F647730 
 2475              	.LASF214:
 2476 09dd 63795F73 		.ascii	"cy_stc_sysint_t\000"
 2476      74635F73 
 2476      7973696E 
 2476      745F7400 
 2477              	.LASF227:
 2478 09ed 5F5F7261 		.ascii	"__ramVectors\000"
 2478      6D566563 
 2478      746F7273 
 2478      00
 2479              	.LASF194:
 2480 09fa 43465352 		.ascii	"CFSR\000"
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 89


 2480      00
 2481              	.LASF230:
 2482 09ff 433A5C55 		.ascii	"C:\\Users\\Phuong\\Documents\\PSoC Creator\\Dec0820"
 2482      73657273 
 2482      5C506875 
 2482      6F6E675C 
 2482      446F6375 
 2483 0a2d 31385C69 		.ascii	"18\\iot-sdk-iot-dev\\PSOC6_FreeRTOS+LwIP+MbedTLS_Az"
 2483      6F742D73 
 2483      646B2D69 
 2483      6F742D64 
 2483      65765C50 
 2484 0a5e 7572652D 		.ascii	"ure-IOT-Hub-Demo\\PSOC6_FreeRTOS+LwIP+MbedTLS_Azure"
 2484      494F542D 
 2484      4875622D 
 2484      44656D6F 
 2484      5C50534F 
 2485 0a90 2D494F54 		.ascii	"-IOT-Hub-Demo.cydsn\000"
 2485      2D487562 
 2485      2D44656D 
 2485      6F2E6379 
 2485      64736E00 
 2486              	.LASF183:
 2487 0aa4 49414252 		.ascii	"IABR\000"
 2487      00
 2488              	.LASF130:
 2489 0aa9 74637077 		.ascii	"tcpwm_1_interrupts_6_IRQn\000"
 2489      6D5F315F 
 2489      696E7465 
 2489      72727570 
 2489      74735F36 
 2490              	.LASF53:
 2491 0ac3 63707573 		.ascii	"cpuss_interrupts_ipc_2_IRQn\000"
 2491      735F696E 
 2491      74657272 
 2491      75707473 
 2491      5F697063 
 2492              	.LASF97:
 2493 0adf 63707573 		.ascii	"cpuss_interrupts_dw1_5_IRQn\000"
 2493      735F696E 
 2493      74657272 
 2493      75707473 
 2493      5F647731 
 2494              	.LASF155:
 2495 0afb 7564625F 		.ascii	"udb_interrupts_7_IRQn\000"
 2495      696E7465 
 2495      72727570 
 2495      74735F37 
 2495      5F495251 
 2496              	.LASF56:
 2497 0b11 63707573 		.ascii	"cpuss_interrupts_ipc_5_IRQn\000"
 2497      735F696E 
 2497      74657272 
 2497      75707473 
 2497      5F697063 
 2498              	.LASF204:
 2499 0b2d 63795F69 		.ascii	"cy_israddress\000"
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 90


 2499      73726164 
 2499      64726573 
 2499      7300
 2500              	.LASF141:
 2501 0b3b 74637077 		.ascii	"tcpwm_1_interrupts_17_IRQn\000"
 2501      6D5F315F 
 2501      696E7465 
 2501      72727570 
 2501      74735F31 
 2502              	.LASF71:
 2503 0b56 7363625F 		.ascii	"scb_4_interrupt_IRQn\000"
 2503      345F696E 
 2503      74657272 
 2503      7570745F 
 2503      4952516E 
 2504              	.LASF177:
 2505 0b6b 49434552 		.ascii	"ICER\000"
 2505      00
 2506              	.LASF33:
 2507 0b70 696F7373 		.ascii	"ioss_interrupts_gpio_7_IRQn\000"
 2507      5F696E74 
 2507      65727275 
 2507      7074735F 
 2507      6770696F 
 2508              	.LASF89:
 2509 0b8c 63707573 		.ascii	"cpuss_interrupts_dw0_13_IRQn\000"
 2509      735F696E 
 2509      74657272 
 2509      75707473 
 2509      5F647730 
 2510              	.LASF54:
 2511 0ba9 63707573 		.ascii	"cpuss_interrupts_ipc_3_IRQn\000"
 2511      735F696E 
 2511      74657272 
 2511      75707473 
 2511      5F697063 
 2512              	.LASF107:
 2513 0bc5 63707573 		.ascii	"cpuss_interrupts_dw1_15_IRQn\000"
 2513      735F696E 
 2513      74657272 
 2513      75707473 
 2513      5F647731 
 2514              	.LASF169:
 2515 0be2 7573625F 		.ascii	"usb_interrupt_hi_IRQn\000"
 2515      696E7465 
 2515      72727570 
 2515      745F6869 
 2515      5F495251 
 2516              	.LASF189:
 2517 0bf8 43505549 		.ascii	"CPUID\000"
 2517      4400
 2518              	.LASF207:
 2519 0bfe 666C6F61 		.ascii	"float\000"
 2519      7400
 2520              	.LASF79:
 2521 0c04 63707573 		.ascii	"cpuss_interrupts_dw0_3_IRQn\000"
 2521      735F696E 
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 91


 2521      74657272 
 2521      75707473 
 2521      5F647730 
 2522              	.LASF37:
 2523 0c20 696F7373 		.ascii	"ioss_interrupts_gpio_11_IRQn\000"
 2523      5F696E74 
 2523      65727275 
 2523      7074735F 
 2523      6770696F 
 2524              	.LASF19:
 2525 0c3d 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 2525      72794D61 
 2525      6E616765 
 2525      6D656E74 
 2525      5F495251 
 2526              	.LASF119:
 2527 0c53 74637077 		.ascii	"tcpwm_0_interrupts_3_IRQn\000"
 2527      6D5F305F 
 2527      696E7465 
 2527      72727570 
 2527      74735F33 
 2528              	.LASF144:
 2529 0c6d 74637077 		.ascii	"tcpwm_1_interrupts_20_IRQn\000"
 2529      6D5F315F 
 2529      696E7465 
 2529      72727570 
 2529      74735F32 
 2530              	.LASF180:
 2531 0c88 52455345 		.ascii	"RESERVED2\000"
 2531      52564544 
 2531      3200
 2532              	.LASF182:
 2533 0c92 52455345 		.ascii	"RESERVED3\000"
 2533      52564544 
 2533      3300
 2534              	.LASF125:
 2535 0c9c 74637077 		.ascii	"tcpwm_1_interrupts_1_IRQn\000"
 2535      6D5F315F 
 2535      696E7465 
 2535      72727570 
 2535      74735F31 
 2536              	.LASF185:
 2537 0cb6 52455345 		.ascii	"RESERVED5\000"
 2537      52564544 
 2537      3500
 2538              	.LASF92:
 2539 0cc0 63707573 		.ascii	"cpuss_interrupts_dw1_0_IRQn\000"
 2539      735F696E 
 2539      74657272 
 2539      75707473 
 2539      5F647731 
 2540              	.LASF159:
 2541 0cdc 7564625F 		.ascii	"udb_interrupts_11_IRQn\000"
 2541      696E7465 
 2541      72727570 
 2541      74735F31 
 2541      315F4952 
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 92


 2542              	.LASF85:
 2543 0cf3 63707573 		.ascii	"cpuss_interrupts_dw0_9_IRQn\000"
 2543      735F696E 
 2543      74657272 
 2543      75707473 
 2543      5F647730 
 2544              	.LASF103:
 2545 0d0f 63707573 		.ascii	"cpuss_interrupts_dw1_11_IRQn\000"
 2545      735F696E 
 2545      74657272 
 2545      75707473 
 2545      5F647731 
 2546              	.LASF14:
 2547 0d2c 696E7433 		.ascii	"int32_t\000"
 2547      325F7400 
 2548              	.LASF4:
 2549 0d34 756E7369 		.ascii	"unsigned char\000"
 2549      676E6564 
 2549      20636861 
 2549      7200
 2550              	.LASF87:
 2551 0d42 63707573 		.ascii	"cpuss_interrupts_dw0_11_IRQn\000"
 2551      735F696E 
 2551      74657272 
 2551      75707473 
 2551      5F647730 
 2552              	.LASF131:
 2553 0d5f 74637077 		.ascii	"tcpwm_1_interrupts_7_IRQn\000"
 2553      6D5F315F 
 2553      696E7465 
 2553      72727570 
 2553      74735F37 
 2554              	.LASF193:
 2555 0d79 53484353 		.ascii	"SHCSR\000"
 2555      5200
 2556              	.LASF225:
 2557 0d7f 49544D5F 		.ascii	"ITM_RxBuffer\000"
 2557      52784275 
 2557      66666572 
 2557      00
 2558              	.LASF36:
 2559 0d8c 696F7373 		.ascii	"ioss_interrupts_gpio_10_IRQn\000"
 2559      5F696E74 
 2559      65727275 
 2559      7074735F 
 2559      6770696F 
 2560              	.LASF156:
 2561 0da9 7564625F 		.ascii	"udb_interrupts_8_IRQn\000"
 2561      696E7465 
 2561      72727570 
 2561      74735F38 
 2561      5F495251 
 2562              	.LASF173:
 2563 0dbf 756E636F 		.ascii	"unconnected_IRQn\000"
 2563      6E6E6563 
 2563      7465645F 
 2563      4952516E 
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 93


 2563      00
 2564              	.LASF5:
 2565 0dd0 73686F72 		.ascii	"short int\000"
 2565      7420696E 
 2565      7400
 2566              	.LASF114:
 2567 0dda 63707573 		.ascii	"cpuss_interrupts_cm4_cti_0_IRQn\000"
 2567      735F696E 
 2567      74657272 
 2567      75707473 
 2567      5F636D34 
 2568              	.LASF188:
 2569 0dfa 4E564943 		.ascii	"NVIC_Type\000"
 2569      5F547970 
 2569      6500
 2570              	.LASF142:
 2571 0e04 74637077 		.ascii	"tcpwm_1_interrupts_18_IRQn\000"
 2571      6D5F315F 
 2571      696E7465 
 2571      72727570 
 2571      74735F31 
 2572              	.LASF95:
 2573 0e1f 63707573 		.ascii	"cpuss_interrupts_dw1_3_IRQn\000"
 2573      735F696E 
 2573      74657272 
 2573      75707473 
 2573      5F647731 
 2574              	.LASF6:
 2575 0e3b 73686F72 		.ascii	"short unsigned int\000"
 2575      7420756E 
 2575      7369676E 
 2575      65642069 
 2575      6E7400
 2576              	.LASF123:
 2577 0e4e 74637077 		.ascii	"tcpwm_0_interrupts_7_IRQn\000"
 2577      6D5F305F 
 2577      696E7465 
 2577      72727570 
 2577      74735F37 
 2578              	.LASF176:
 2579 0e68 52455345 		.ascii	"RESERVED0\000"
 2579      52564544 
 2579      3000
 2580              	.LASF213:
 2581 0e72 696E7472 		.ascii	"intrPriority\000"
 2581      5072696F 
 2581      72697479 
 2581      00
 2582              	.LASF136:
 2583 0e7f 74637077 		.ascii	"tcpwm_1_interrupts_12_IRQn\000"
 2583      6D5F315F 
 2583      696E7465 
 2583      72727570 
 2583      74735F31 
 2584              	.LASF163:
 2585 0e9a 7564625F 		.ascii	"udb_interrupts_15_IRQn\000"
 2585      696E7465 
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 94


 2585      72727570 
 2585      74735F31 
 2585      355F4952 
 2586              	.LASF184:
 2587 0eb1 52455345 		.ascii	"RESERVED4\000"
 2587      52564544 
 2587      3400
 2588              	.LASF145:
 2589 0ebb 74637077 		.ascii	"tcpwm_1_interrupts_21_IRQn\000"
 2589      6D5F315F 
 2589      696E7465 
 2589      72727570 
 2589      74735F32 
 2590              	.LASF15:
 2591 0ed6 75696E74 		.ascii	"uint32_t\000"
 2591      33325F74 
 2591      00
 2592              	.LASF126:
 2593 0edf 74637077 		.ascii	"tcpwm_1_interrupts_2_IRQn\000"
 2593      6D5F315F 
 2593      696E7465 
 2593      72727570 
 2593      74735F32 
 2594              	.LASF21:
 2595 0ef9 55736167 		.ascii	"UsageFault_IRQn\000"
 2595      65466175 
 2595      6C745F49 
 2595      52516E00 
 2596              	.LASF58:
 2597 0f09 63707573 		.ascii	"cpuss_interrupts_ipc_7_IRQn\000"
 2597      735F696E 
 2597      74657272 
 2597      75707473 
 2597      5F697063 
 2598              	.LASF93:
 2599 0f25 63707573 		.ascii	"cpuss_interrupts_dw1_1_IRQn\000"
 2599      735F696E 
 2599      74657272 
 2599      75707473 
 2599      5F647731 
 2600              	.LASF65:
 2601 0f41 63707573 		.ascii	"cpuss_interrupts_ipc_14_IRQn\000"
 2601      735F696E 
 2601      74657272 
 2601      75707473 
 2601      5F697063 
 2602              	.LASF166:
 2603 0f5e 61756469 		.ascii	"audioss_interrupt_pdm_IRQn\000"
 2603      6F73735F 
 2603      696E7465 
 2603      72727570 
 2603      745F7064 
 2604              	.LASF2:
 2605 0f79 6C6F6E67 		.ascii	"long double\000"
 2605      20646F75 
 2605      626C6500 
 2606              	.LASF206:
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 95


 2607 0f85 63686172 		.ascii	"char\000"
 2607      00
 2608              	.LASF220:
 2609 0f8a 636F6E66 		.ascii	"config\000"
 2609      696700
 2610              	.LASF29:
 2611 0f91 696F7373 		.ascii	"ioss_interrupts_gpio_3_IRQn\000"
 2611      5F696E74 
 2611      65727275 
 2611      7074735F 
 2611      6770696F 
 2612              	.LASF164:
 2613 0fad 70617373 		.ascii	"pass_interrupt_sar_IRQn\000"
 2613      5F696E74 
 2613      65727275 
 2613      70745F73 
 2613      61725F49 
 2614              	.LASF174:
 2615 0fc5 4952516E 		.ascii	"IRQn_Type\000"
 2615      5F547970 
 2615      6500
 2616              	.LASF70:
 2617 0fcf 7363625F 		.ascii	"scb_3_interrupt_IRQn\000"
 2617      335F696E 
 2617      74657272 
 2617      7570745F 
 2617      4952516E 
 2618              	.LASF157:
 2619 0fe4 7564625F 		.ascii	"udb_interrupts_9_IRQn\000"
 2619      696E7465 
 2619      72727570 
 2619      74735F39 
 2619      5F495251 
 2620              	.LASF17:
 2621 0ffa 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 2621      61736B61 
 2621      626C6549 
 2621      6E745F49 
 2621      52516E00 
 2622              	.LASF8:
 2623 100e 5F5F696E 		.ascii	"__int32_t\000"
 2623      7433325F 
 2623      7400
 2624              	.LASF152:
 2625 1018 7564625F 		.ascii	"udb_interrupts_4_IRQn\000"
 2625      696E7465 
 2625      72727570 
 2625      74735F34 
 2625      5F495251 
 2626              	.LASF73:
 2627 102e 7363625F 		.ascii	"scb_6_interrupt_IRQn\000"
 2627      365F696E 
 2627      74657272 
 2627      7570745F 
 2627      4952516E 
 2628              	.LASF196:
 2629 1043 44465352 		.ascii	"DFSR\000"
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 96


 2629      00
 2630              	.LASF199:
 2631 1048 41465352 		.ascii	"AFSR\000"
 2631      00
 2632              	.LASF211:
 2633 104d 63795F65 		.ascii	"cy_en_sysint_status_t\000"
 2633      6E5F7379 
 2633      73696E74 
 2633      5F737461 
 2633      7475735F 
 2634              	.LASF232:
 2635 1063 43795F53 		.ascii	"Cy_SysLib_AssertFailed\000"
 2635      79734C69 
 2635      625F4173 
 2635      73657274 
 2635      4661696C 
 2636              	.LASF27:
 2637 107a 696F7373 		.ascii	"ioss_interrupts_gpio_1_IRQn\000"
 2637      5F696E74 
 2637      65727275 
 2637      7074735F 
 2637      6770696F 
 2638              	.LASF18:
 2639 1096 48617264 		.ascii	"HardFault_IRQn\000"
 2639      4661756C 
 2639      745F4952 
 2639      516E00
 2640              	.LASF81:
 2641 10a5 63707573 		.ascii	"cpuss_interrupts_dw0_5_IRQn\000"
 2641      735F696E 
 2641      74657272 
 2641      75707473 
 2641      5F647730 
 2642              	.LASF23:
 2643 10c1 44656275 		.ascii	"DebugMonitor_IRQn\000"
 2643      674D6F6E 
 2643      69746F72 
 2643      5F495251 
 2643      6E00
 2644              	.LASF75:
 2645 10d3 6373645F 		.ascii	"csd_interrupt_IRQn\000"
 2645      696E7465 
 2645      72727570 
 2645      745F4952 
 2645      516E00
 2646              	.LASF51:
 2647 10e6 63707573 		.ascii	"cpuss_interrupts_ipc_0_IRQn\000"
 2647      735F696E 
 2647      74657272 
 2647      75707473 
 2647      5F697063 
 2648              	.LASF229:
 2649 1102 47656E65 		.ascii	"Generated_Source\\PSoC6\\pdl\\drivers\\peripheral\\"
 2649      72617465 
 2649      645F536F 
 2649      75726365 
 2649      5C50536F 
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 97


 2650 1130 73797369 		.ascii	"sysint\\cy_sysint.c\000"
 2650      6E745C63 
 2650      795F7379 
 2650      73696E74 
 2650      2E6300
 2651              	.LASF146:
 2652 1143 74637077 		.ascii	"tcpwm_1_interrupts_22_IRQn\000"
 2652      6D5F315F 
 2652      696E7465 
 2652      72727570 
 2652      74735F32 
 2653              	.LASF127:
 2654 115e 74637077 		.ascii	"tcpwm_1_interrupts_3_IRQn\000"
 2654      6D5F315F 
 2654      696E7465 
 2654      72727570 
 2654      74735F33 
 2655              	.LASF59:
 2656 1178 63707573 		.ascii	"cpuss_interrupts_ipc_8_IRQn\000"
 2656      735F696E 
 2656      74657272 
 2656      75707473 
 2656      5F697063 
 2657              	.LASF94:
 2658 1194 63707573 		.ascii	"cpuss_interrupts_dw1_2_IRQn\000"
 2658      735F696E 
 2658      74657272 
 2658      75707473 
 2658      5F647731 
 2659              	.LASF66:
 2660 11b0 63707573 		.ascii	"cpuss_interrupts_ipc_15_IRQn\000"
 2660      735F696E 
 2660      74657272 
 2660      75707473 
 2660      5F697063 
 2661              	.LASF226:
 2662 11cd 5F5F5665 		.ascii	"__Vectors\000"
 2662      63746F72 
 2662      7300
 2663              	.LASF222:
 2664 11d7 73746174 		.ascii	"status\000"
 2664      757300
 2665              	.LASF138:
 2666 11de 74637077 		.ascii	"tcpwm_1_interrupts_14_IRQn\000"
 2666      6D5F315F 
 2666      696E7465 
 2666      72727570 
 2666      74735F31 
 2667              	.LASF30:
 2668 11f9 696F7373 		.ascii	"ioss_interrupts_gpio_4_IRQn\000"
 2668      5F696E74 
 2668      65727275 
 2668      7074735F 
 2668      6770696F 
 2669              	.LASF168:
 2670 1215 736D6966 		.ascii	"smif_interrupt_IRQn\000"
 2670      5F696E74 
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 98


 2670      65727275 
 2670      70745F49 
 2670      52516E00 
 2671              	.LASF13:
 2672 1229 75696E74 		.ascii	"uint8_t\000"
 2672      385F7400 
 2673              	.LASF38:
 2674 1231 696F7373 		.ascii	"ioss_interrupts_gpio_12_IRQn\000"
 2674      5F696E74 
 2674      65727275 
 2674      7074735F 
 2674      6770696F 
 2675              	.LASF167:
 2676 124e 70726F66 		.ascii	"profile_interrupt_IRQn\000"
 2676      696C655F 
 2676      696E7465 
 2676      72727570 
 2676      745F4952 
 2677              	.LASF178:
 2678 1265 52534552 		.ascii	"RSERVED1\000"
 2678      56454431 
 2678      00
 2679              	.LASF186:
 2680 126e 53544952 		.ascii	"STIR\000"
 2680      00
 2681              	.LASF104:
 2682 1273 63707573 		.ascii	"cpuss_interrupts_dw1_12_IRQn\000"
 2682      735F696E 
 2682      74657272 
 2682      75707473 
 2682      5F647731 
 2683              	.LASF76:
 2684 1290 63707573 		.ascii	"cpuss_interrupts_dw0_0_IRQn\000"
 2684      735F696E 
 2684      74657272 
 2684      75707473 
 2684      5F647730 
 2685              	.LASF42:
 2686 12ac 696F7373 		.ascii	"ioss_interrupt_vdd_IRQn\000"
 2686      5F696E74 
 2686      65727275 
 2686      70745F76 
 2686      64645F49 
 2687              	.LASF116:
 2688 12c4 74637077 		.ascii	"tcpwm_0_interrupts_0_IRQn\000"
 2688      6D5F305F 
 2688      696E7465 
 2688      72727570 
 2688      74735F30 
 2689              	.LASF102:
 2690 12de 63707573 		.ascii	"cpuss_interrupts_dw1_10_IRQn\000"
 2690      735F696E 
 2690      74657272 
 2690      75707473 
 2690      5F647731 
 2691              	.LASF47:
 2692 12fb 73727373 		.ascii	"srss_interrupt_backup_IRQn\000"
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 99


 2692      5F696E74 
 2692      65727275 
 2692      70745F62 
 2692      61636B75 
 2693              	.LASF61:
 2694 1316 63707573 		.ascii	"cpuss_interrupts_ipc_10_IRQn\000"
 2694      735F696E 
 2694      74657272 
 2694      75707473 
 2694      5F697063 
 2695              	.LASF98:
 2696 1333 63707573 		.ascii	"cpuss_interrupts_dw1_6_IRQn\000"
 2696      735F696E 
 2696      74657272 
 2696      75707473 
 2696      5F647731 
 2697              	.LASF83:
 2698 134f 63707573 		.ascii	"cpuss_interrupts_dw0_7_IRQn\000"
 2698      735F696E 
 2698      74657272 
 2698      75707473 
 2698      5F647730 
 2699              	.LASF143:
 2700 136b 74637077 		.ascii	"tcpwm_1_interrupts_19_IRQn\000"
 2700      6D5F315F 
 2700      696E7465 
 2700      72727570 
 2700      74735F31 
 2701              	.LASF202:
 2702 1386 43504143 		.ascii	"CPACR\000"
 2702      5200
 2703              	.LASF195:
 2704 138c 48465352 		.ascii	"HFSR\000"
 2704      00
 2705              	.LASF128:
 2706 1391 74637077 		.ascii	"tcpwm_1_interrupts_4_IRQn\000"
 2706      6D5F315F 
 2706      696E7465 
 2706      72727570 
 2706      74735F34 
 2707              	.LASF112:
 2708 13ab 63707573 		.ascii	"cpuss_interrupts_cm0_cti_0_IRQn\000"
 2708      735F696E 
 2708      74657272 
 2708      75707473 
 2708      5F636D30 
 2709              	.LASF34:
 2710 13cb 696F7373 		.ascii	"ioss_interrupts_gpio_8_IRQn\000"
 2710      5F696E74 
 2710      65727275 
 2710      7074735F 
 2710      6770696F 
 2711              	.LASF60:
 2712 13e7 63707573 		.ascii	"cpuss_interrupts_ipc_9_IRQn\000"
 2712      735F696E 
 2712      74657272 
 2712      75707473 
ARM GAS  C:\Users\Phuong\AppData\Local\Temp\ccUQ9JhI.s 			page 100


 2712      5F697063 
 2713              	.LASF153:
 2714 1403 7564625F 		.ascii	"udb_interrupts_5_IRQn\000"
 2714      696E7465 
 2714      72727570 
 2714      74735F35 
 2714      5F495251 
 2715              	.LASF64:
 2716 1419 63707573 		.ascii	"cpuss_interrupts_ipc_13_IRQn\000"
 2716      735F696E 
 2716      74657272 
 2716      75707473 
 2716      5F697063 
 2717              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
