INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Christian Mada-Mbari/Downloads/final_project/final_project.srcs/sources_1/new/BCD_converter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BCD_converter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Christian Mada-Mbari/Downloads/final_project/final_project.srcs/sources_1/new/Counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Christian Mada-Mbari/Downloads/final_project/final_project.srcs/sources_1/new/Distance_calculation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Distance_calculation'
WARNING: [VRFC 10-3093] actual for formal port 'reset' is neither a static name nor a globally static expression [C:/Users/Christian Mada-Mbari/Downloads/final_project/final_project.srcs/sources_1/new/Distance_calculation.vhd:55]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Christian Mada-Mbari/Downloads/final_project/final_project.srcs/sources_1/new/Range_sensor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Range_sensor'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Christian Mada-Mbari/Downloads/final_project/final_project.srcs/sources_1/new/Segment_decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Segment_decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Christian Mada-Mbari/Downloads/final_project/final_project.srcs/sources_1/new/Segment_driver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Segment_driver'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Christian Mada-Mbari/Downloads/final_project/final_project.srcs/sources_1/new/Trigger_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Trigger_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Christian Mada-Mbari/Downloads/final_project/final_project.srcs/sources_1/new/clock_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_divider'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Christian Mada-Mbari/Downloads/final_project/final_project.srcs/sources_1/new/motor_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'motor_control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Christian Mada-Mbari/Downloads/final_project/final_project.srcs/sources_1/new/TopDesign.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TopDesign'
