"\t shader_core_count: %d\n"	,	L_26
etnaviv_dump_core	,	V_211
instruction_count	,	V_41
etnaviv_gem_submit	,	V_270
ETNAVIV_PARAM_GPU_STREAM_COUNT	,	V_24
"\t minor_features1: 0x%08x\n"	,	L_16
dev	,	V_46
"AXI bus error\n"	,	L_73
"\t DE is not idle\n"	,	L_36
seq_puts	,	F_49
etnaviv_gem_mapping_reference	,	F_118
VIVS_HI_CHIP_SPECS_2	,	V_52
ARRAY_SIZE	,	F_38
unlikely	,	F_114
"\t write: 0x%08x\n"	,	L_51
gpu_read	,	F_5
num_constants	,	V_43
"\t address 1: 0x%08x\n"	,	L_57
"\t state 0: 0x%08x\n"	,	L_58
"shader"	,	L_82
version	,	V_155
VIVS_HI_CHIP_SPECS_4	,	V_54
VIVS_HI_CLOCK_CONTROL	,	V_113
VIVS_HI_CHIP_SPECS_3	,	V_53
VIVS_HI_CHIP_FEATURE	,	V_92
size	,	V_248
timespec	,	V_262
domain	,	V_143
etnaviv_fence_release	,	F_77
chipModel_GC600	,	V_102
etnaviv_gpu_init	,	F_28
object	,	V_258
""	,	L_6
fence_after	,	F_67
IRQ_NONE	,	V_281
etnaviv_field	,	F_6
GC5000	,	V_73
PHYS_OFFSET	,	V_164
"clk_bus: %p"	,	L_79
usleep_range	,	F_16
VIVS_MC_MEMORY_BASE_ADDR_FE	,	V_138
VIVS_HI_CHIP_TIME	,	V_91
pm_runtime_mark_last_busy	,	F_42
ETNAVIV_PARAM_GPU_VERTEX_OUTPUT_BUFFER_SIZE	,	V_36
etnaviv_gpu_wait_fence_interruptible	,	F_104
VIVS_HI_CHIP_SPECS_3_VARYINGS_COUNT	,	V_65
VIVS_HI_IDLE_STATE_AXI_LP	,	V_112
EBUSY	,	V_126
etnaviv_buffer_init	,	F_26
"\tspecs\n"	,	L_21
hangcheck_handler	,	F_66
"\t SE is not idle\n"	,	L_40
etnaviv_fence_get_timeline_name	,	F_73
"\t PE is not idle\n"	,	L_37
INIT_WORK	,	F_137
address	,	V_181
rcu	,	V_230
etnaviv_iommu_new	,	F_33
f	,	V_228
i	,	V_151
irq	,	V_280
etnaviv_fence_get_driver_name	,	F_72
m	,	V_186
VIVS_FE_DMA_LOW	,	V_190
iommu_domain_free	,	F_34
component_del	,	F_157
VIVS_HI_CHIP_SPECS_SHADER_CORE_COUNT	,	V_59
VIVS_HI_IDLE_STATE_IM	,	V_194
"\t last fetch 64 bit word: 0x%08x 0x%08x\n"	,	L_60
jiffies	,	V_119
chipModel_GC700	,	V_93
etnaviv_ioremap	,	F_145
platform_device	,	V_290
etnaviv_fence_enable_signaling	,	F_74
free_buffer	,	V_172
vertex_cache_size	,	V_31
VIVS_HI_CHIP_REV	,	V_85
dev_dbg	,	F_18
VIVS_MC_DEBUG_READ1	,	V_201
VIVS_MC_DEBUG_READ0	,	V_199
VIVS_HI_IDLE_STATE_FP	,	V_195
VIVS_FE_DMA_HIGH	,	V_191
reservation_object_list	,	V_243
VIVS_HI_IDLE_STATE_FE	,	V_111
etnaviv_gpu	,	V_1
event_alloc	,	F_89
ret	,	V_150
etnaviv_queue_work	,	F_62
"command buffer outside valid memory window\n"	,	L_12
"model: GC%x, revision: %x\n"	,	L_2
pm_runtime_set_autosuspend_delay	,	F_153
hangcheck_timer	,	V_218
GC4000	,	V_74
iommu_domain	,	V_152
gpu	,	V_2
etnaviv_gpu_hw_init	,	F_20
etnaviv_buffer_end	,	F_127
pm_runtime_put_sync_suspend	,	F_141
spin_unlock_irqrestore	,	F_61
DRM_ERROR	,	F_105
etnaviv_gpu_clk_enable	,	F_124
etnaviv_hw_reset	,	F_12
varyings_count	,	V_45
enable_clk	,	F_50
etnaviv_iommu_domain_restore	,	F_25
work_struct	,	V_207
etnaviv_gpu_platform_remove	,	F_156
"FE is not idle\n"	,	L_3
etnaviv_obj	,	V_237
ETNAVIV_PARAM_GPU_NUM_CONSTANTS	,	V_42
timeout	,	V_117
VIVS_HI_CHIP_MINOR_FEATURE_0	,	V_96
VIVS_HI_IDLE_STATE_DE	,	V_110
VIVS_FE_COMMAND_CONTROL_PREFETCH	,	F_27
VIVS_HI_CHIP_MINOR_FEATURE_2	,	V_98
cancel_work_sync	,	F_70
VIVS_HI_CHIP_MINOR_FEATURE_1	,	V_97
list_del	,	F_99
VIVS_HI_CHIP_MINOR_FEATURE_4	,	V_100
etnaviv_fence_signaled	,	F_75
VIVS_HI_CHIP_MINOR_FEATURE_3	,	V_99
VIVS_HI_CHIP_MINOR_FEATURE_5	,	V_101
chipMinorFeatures1_MMU_VERSION	,	V_166
VIVS_HI_AXI_CONFIG_ARCACHE	,	F_22
ERESTARTSYS	,	V_265
irq_handler	,	F_122
etnaviv_iommu_destroy	,	F_45
seqno	,	V_229
dma_debug	,	V_179
dev_private	,	V_268
dma_get_required_mask	,	F_30
"\t vertex_output_buffer_size: %d\n"	,	L_28
obj	,	V_278
ETNAVIV_PARAM_GPU_REGISTER_MAX	,	V_26
etnaviv_gem_object	,	V_236
ENOMEM	,	V_169
dev_get_drvdata	,	F_133
VIVS_HI_IDLE_STATE_SH	,	V_108
num_gpus	,	V_289
VIVS_HI_IDLE_STATE_SE	,	V_106
chipDate	,	V_88
etnaviv_gpu_get_param	,	F_1
"\t SH is not idle\n"	,	L_38
etnaviv_gpu_bind	,	F_132
"\t PA is not idle\n"	,	L_39
"\tidle: 0x%08x\n"	,	L_34
tmp	,	V_254
context	,	V_238
lock	,	V_177
model	,	V_7
active_fence	,	V_214
fence_wait	,	F_86
write	,	V_202
chipFeatures_PIPE_3D	,	V_161
mapping	,	V_257
dma_mask	,	V_163
destroy_iommu	,	V_171
list_for_each_entry_safe	,	F_97
VIVS_HI_CHIP_DATE	,	V_89
"\t AXI low power mode\n"	,	L_47
switch_context	,	V_215
etnaviv_fence_ops	,	V_232
out_unlock	,	V_272
reservation_object_add_excl_fence	,	F_120
etnaviv_gpu_debugfs	,	F_47
IRQ_HANDLED	,	V_285
retire_work	,	V_217
VIVS_HI_AXI_CONFIG	,	V_131
"%s: invalid param: %u"	,	L_1
fence_spinlock	,	V_233
shared_count	,	V_245
reservation_object	,	V_240
hangcheck_dma_addr	,	V_225
ETNAVIV_IOMMU_V1	,	V_167
fence_event	,	V_261
VIVS_HI_CHIP_SPECS	,	V_51
ETNAVIV_IOMMU_V2	,	V_168
retired_fence	,	V_260
etnaviv_gpu_pm_put	,	F_112
list_add_tail	,	F_116
chipMinorFeatures0_MORE_MINOR_FEATURES	,	V_48
VIVS_HI_CHIP_SPECS_VERTEX_CACHE_SIZE	,	V_58
VIVS_HI_CLOCK_CONTROL_DISABLE_DEBUG_REGISTERS	,	V_120
time_is_after_jiffies	,	F_14
"\t read0: 0x%08x\n"	,	L_49
u16	,	T_3
"hangcheck recover!\n"	,	L_61
chipFeatures_PIPE_VG	,	V_159
VIVS_HI_IDLE_STATE_RA	,	V_105
is_active	,	F_109
err	,	V_292
etnaviv_hw_identify	,	F_8
"\tfeatures\n"	,	L_14
VIVS_HI_CHIP_MODEL	,	V_84
"\t IM is not idle\n"	,	L_44
change	,	V_224
VIVS_HI_INTR_ACKNOWLEDGE_AXI_BUS_ERROR	,	V_284
hangcheck_disable	,	F_68
setup_deferrable_timer	,	F_139
dma_hi	,	V_188
reservation_object_held	,	F_88
complete	,	F_39
"%s"	,	L_62
wait_event_interruptible_timeout	,	F_107
reservation_object_get_excl	,	F_85
etnaviv_fence	,	V_226
size_t	,	T_4
chipFeatures_DEBUG_MODE	,	V_197
fence_init	,	F_81
completed_fence	,	V_213
pdev	,	V_291
kfree_rcu	,	F_78
disable_axi	,	F_55
u32	,	T_1
buffer	,	V_146
drm	,	V_216
VIVS_HI_IDLE_STATE_PA	,	V_107
VIVS_HI_INTR_ACKNOWLEDGE	,	V_283
VIVS_HI_IDLE_STATE_PE	,	V_109
etnaviv_gpu_fence_alloc	,	F_79
clk_core	,	V_204
"Ignoring GPU with VG and FE2.0\n"	,	L_9
mod_timer	,	F_64
stream_count	,	V_25
VIVS_HI_CHIP_IDENTITY_REVISION	,	V_83
spin_lock_irqsave	,	F_59
etnaviv_buffer_queue	,	F_115
thread_count	,	V_29
VIVS_HI_CLOCK_CONTROL_IDLE_3D	,	V_124
VIVS_HI_CHIP_SPECS_REGISTER_MAX	,	V_56
devm_kzalloc	,	F_143
ENXIO	,	V_157
"\t stream_count:  %d\n"	,	L_22
VIVS_HI_CHIP_IDENTITY_FAMILY	,	V_82
bos	,	V_277
"\t FE is not idle\n"	,	L_35
"\t minor_features5: 0x%08x\n"	,	L_20
reservation_object_get_list	,	F_84
VIVS_HI_CHIP_SPECS_VERTEX_OUTPUT_BUFFER_SIZE	,	V_61
VIVS_MC_BUS_CONFIG_TX_BUS_CONFIG__MASK	,	V_135
VIVS_HI_CLOCK_CONTROL_IDLE_2D	,	V_125
"timeout waiting for fence: %u (retired: %u completed: %u)"	,	L_70
dev_name	,	F_3
chipFeatures_FAST_CLEAR	,	V_94
"event %u\n"	,	L_74
VIVS_HI_CHIP_SPECS_STREAM_COUNT	,	V_55
cmdbuf	,	V_250
dev_warn	,	F_91
control	,	V_115
rcu_dereference_protected	,	F_87
master	,	V_287
u64	,	T_2
container_of	,	F_57
VIVS_MC_BUS_CONFIG_TX_BUS_CONFIG	,	F_24
etnaviv_iommu_domain_alloc	,	F_31
VIVS_FE_DMA_ADDRESS	,	V_182
exec_state	,	V_178
VIVS_HI_CHIP_SPECS_THREAD_COUNT	,	V_57
etnaviv_iommu_version	,	V_154
shader_core_count	,	V_33
fence	,	V_212
IS_ERR	,	F_146
devm_request_irq	,	F_149
spin_lock_init	,	F_36
"\t FP is not idle\n"	,	L_45
etnaviv_gpu_submit	,	F_113
msleep	,	F_17
etnaviv_gpu_hw_suspend	,	F_126
iommu	,	V_153
ETNAVIV_PARAM_GPU_SHADER_CORE_COUNT	,	V_32
pm_runtime_put_autosuspend	,	F_43
exclusive	,	V_239
state	,	V_183
VIVS_HI_CHIP_IDENTITY	,	V_81
chipTime	,	V_90
mmuv2	,	V_156
dma_free_wc	,	F_95
"\t vertex_cache_size: %d\n"	,	L_25
ctx	,	V_274
wait_for_completion_timeout	,	F_90
"core"	,	L_80
remaining	,	V_263
etnaviv_gpu_rpm_resume	,	F_160
node	,	V_255
dma_addr	,	V_223
"\t address 0: 0x%08x\n"	,	L_56
paddr	,	V_147
ETNAVIV_PARAM_GPU_THREAD_COUNT	,	V_28
GFP_KERNEL	,	V_231
pixel_pipes	,	V_35
mutex_lock_killable	,	F_131
device	,	V_286
CONFIG_PM	,	F_134
verify_dma	,	F_46
shared	,	V_246
"\t buffer_size: %d\n"	,	L_29
chipMinorFeatures0_MC20	,	V_162
buffer_size	,	V_39
mutex_init	,	F_144
ETNAVIV_PARAM_GPU_PIXEL_PIPES	,	V_34
seq_printf	,	F_48
mutex_unlock	,	F_41
intr	,	V_282
vertex_output_buffer_size	,	V_37
event_free	,	V_174
clk_shader	,	V_205
"\t state 1: 0x%08x\n"	,	L_59
need_flush	,	V_275
ETNAVIV_PARAM_GPU_INSTRUCTION_COUNT	,	V_40
seq_file	,	V_185
sz	,	V_251
"intr 0x%08x\n"	,	L_72
pm_runtime_get_sync	,	F_29
fence_context_alloc	,	F_135
retire_worker	,	F_96
"\t TS is not idle\n"	,	L_46
"\tMC\n"	,	L_48
fence_completed	,	F_76
mutex_lock	,	F_40
progress	,	V_221
VIVS_HI_CLOCK_CONTROL_FSCALE_CMD_LOAD	,	V_114
DRM_ETNAVIV_HANGCHECK_JIFFIES	,	V_219
"     completed fence: %u\n"	,	L_64
clk_bus	,	V_206
"     active fence: %u\n"	,	L_65
enable_axi	,	F_54
VIVS_MC_BUS_CONFIG_FE_BUS_CONFIG__MASK	,	V_134
INIT_LIST_HEAD	,	F_136
"clk_core: %p"	,	L_81
features	,	V_11
specs	,	V_49
etnaviv_gpu_cmdbuf_free	,	F_44
idle_mask	,	V_103
priv	,	V_267
VIVS_MC_DEBUG_WRITE	,	V_203
VIVS_MC_MEMORY_BASE_ADDR_PEZ	,	V_140
platform_get_irq	,	F_148
"etnaviv"	,	L_66
pm_runtime_get_noresume	,	F_117
reservation_object_add_shared_fence	,	F_121
"failed to request IRQ%u: %d\n"	,	L_77
gpu_write	,	F_11
etnaviv_core_dump	,	F_58
ETIMEDOUT	,	V_264
ETNAVIV_PARAM_GPU_VERTEX_CACHE_SIZE	,	V_30
etnaviv_gpu_rpm_suspend	,	F_159
fence_put	,	F_100
etnaviv_gpu_wait_obj_inactive	,	F_108
ETNAVIV_PARAM_GPU_BUFFER_SIZE	,	V_38
"\t minor_features0: 0x%08x\n"	,	L_15
"\t instruction_count: %d\n"	,	L_30
VIVS_HI_AXI_CONFIG_AWCACHE	,	F_21
dev_set_drvdata	,	F_151
etnaviv_is_model_rev	,	F_7
gpu_ops	,	V_294
"\t minor_features2: 0x%08x\n"	,	L_17
submit	,	V_271
prefetch	,	V_127
VIVS_HI_INTR_ENBL	,	V_144
"bus"	,	L_78
"could not create command buffer\n"	,	L_11
etnaviv_gpu_unbind	,	F_140
dev_err	,	F_19
VIVS_HI_IDLE_STATE_TS	,	V_196
GC880	,	V_79
mmu	,	V_142
param	,	V_3
VIVS_HI_IDLE_STATE_TX	,	V_104
kzalloc	,	F_80
VIVS_FE_COMMAND_ADDRESS	,	V_145
wq	,	V_269
chipFeatures_FE20	,	V_160
mask	,	V_295
VIVS_HI_IDLE_STATE_VG	,	V_193
lastctx	,	V_273
fobj	,	V_244
ETNA_SUBMIT_BO_WRITE	,	V_279
nr_bos	,	V_249
devm_clk_get	,	F_150
"\t minor_features4: 0x%08x\n"	,	L_19
etnaviv_iommu_v2_domain_alloc	,	F_32
clk_disable_unprepare	,	F_53
VIVS_HI_IDLE_STATE	,	V_123
GC1500	,	V_78
etnaviv_gpu_clk_disable	,	F_125
flush_workqueue	,	F_110
fence_signal	,	F_60
"failed to register component: %d\n"	,	L_84
mmio	,	V_293
"GPU failed to reset: FE %sidle, 3D %sidle, 2D %sidle\n"	,	L_5
dma_lo	,	V_187
VIVS_HI_AXI_STATUS	,	V_192
wake_up_all	,	F_103
hangcheck_fence	,	V_222
"hangcheck detected gpu lockup!\n"	,	L_63
base	,	V_227
"\t pixel_pipes: %d\n"	,	L_27
reservation_object_reserve_shared	,	F_83
fence_is_signaled	,	F_98
recover_work	,	V_209
GC3000	,	V_75
dev_info	,	F_9
GC300	,	V_87
drm_device	,	V_288
axi	,	V_189
init_waitqueue_head	,	F_138
VIVS_HI_CLOCK_CONTROL_ISOLATE_GPU	,	V_121
mc_memory_debug	,	V_129
etnaviv_drm_private	,	V_266
VIVS_HI_CHIP_SPECS_2_INSTRUCTION_COUNT	,	V_63
"\t varyings_count: %d\n"	,	L_32
ETNAVIV_PARAM_GPU_REVISION	,	V_8
del_timer_sync	,	F_69
etnaviv_gpu_hw_resume	,	F_130
work	,	V_208
streams	,	V_50
etnaviv_timeout_to_jiffies	,	F_106
read1	,	V_200
"is running\n"	,	L_55
to_etnaviv_fence	,	F_71
read0	,	V_198
"timed out waiting for idle: idle=0x%x\n"	,	L_75
VIVS_MC_MEMORY_BASE_ADDR_PE	,	V_141
minor_features5	,	V_23
fail	,	V_158
minor_features4	,	V_21
minor_features3	,	V_19
minor_features2	,	V_17
minor_features1	,	V_15
minor_features0	,	V_13
PAGE_SIZE	,	V_170
"\t register_max: %d\n"	,	L_23
chipIdentity	,	V_80
kfree	,	F_94
flags	,	V_210
event_spinlock	,	V_173
VIVS_HI_CHIP_SPECS_PIXEL_PIPES	,	V_60
init_completion	,	F_37
GC320	,	V_128
identity	,	V_6
"\t TX is not idle\n"	,	L_42
pm_runtime_disable	,	F_158
VIVS_HI_CHIP_SPECS_2_NUM_CONSTANTS	,	V_64
event	,	V_175
etnaviv_gem_mapping_unreference	,	F_102
clk_prepare_enable	,	F_51
"mmuv2: %d\n"	,	L_10
"clk_shader: %p"	,	L_83
ETNAVIV_PARAM_GPU_MODEL	,	V_5
"\t num_constants: %d\n"	,	L_31
"GPU is not idle\n"	,	L_4
"failed to get irq: %d\n"	,	L_76
VIVS_FE_DMA_DEBUG_STATE	,	V_184
VIVS_MC_BUS_CONFIG	,	V_133
VIVS_MC_BUS_CONFIG_FE_BUS_CONFIG	,	F_23
time_is_before_jiffies	,	F_128
EINVAL	,	V_47
robj	,	V_241
"\t thread_count: %d\n"	,	L_24
"not "	,	L_7
GC2000	,	V_70
chipModel_GC300	,	V_95
chipModel_GC420	,	V_86
VIVS_HI_CHIP_SPECS_4_STREAM_COUNT	,	V_66
udelay	,	F_129
dma_alloc_wc	,	F_93
"\t VG is not idle\n"	,	L_43
etnaviv_gpu_pm_get_sync	,	F_111
VIVS_MC_MEMORY_BASE_ADDR_TX	,	V_139
data	,	V_220
active_cmd_list	,	V_276
atomic_inc	,	F_119
DBG	,	F_2
"waiting on invalid fence: %u (of %u)\n"	,	L_69
used	,	V_176
VIVS_MC_DEBUG_MEMORY	,	V_130
VIVS_FE_COMMAND_CONTROL	,	V_148
"no free event\n"	,	L_71
size_vstruct	,	F_92
SZ_2G	,	V_165
etnaviv_cmdbuf	,	V_247
chipModel_GC530	,	V_69
"\tDMA "	,	L_52
fence_context	,	V_234
chipMinorFeatures1_HALTI0	,	V_72
"Unknown GPU model\n"	,	L_8
etnaviv_gpu_load_clock	,	F_10
atomic_dec	,	F_101
"\t read1: 0x%08x\n"	,	L_50
failed	,	V_118
PTR_ERR	,	F_147
"%s Status:\n"	,	L_13
revision	,	V_9
"\t RA is not idle\n"	,	L_41
ETNAVIV_PARAM_GPU_FEATURES_0	,	V_10
chipModel_GC880	,	V_71
ETNAVIV_PARAM_GPU_FEATURES_2	,	V_14
next_fence	,	V_235
ffs	,	F_123
ETNAVIV_PARAM_GPU_FEATURES_1	,	V_12
ETNAVIV_PARAM_GPU_FEATURES_4	,	V_18
GC2100	,	V_77
ETNAVIV_PARAM_GPU_FEATURES_3	,	V_16
chipModel_GC400	,	V_67
etnaviv_gpu_fence_sync_obj	,	F_82
ETNAVIV_PARAM_GPU_FEATURES_6	,	V_22
ETNAVIV_PARAM_GPU_FEATURES_5	,	V_20
round_jiffies_up	,	F_65
ETNAVIV_PARAM_GPU_NUM_VARYINGS	,	V_44
VIVS_HI_CLOCK_CONTROL_SOFT_RESET	,	V_122
"seems to be stuck\n"	,	L_53
VIVS_FE_COMMAND_CONTROL_ENABLE	,	V_149
hangcheck_timer_reset	,	F_63
memory_base	,	V_137
etnaviv_gpu_platform_probe	,	F_142
vaddr	,	V_253
VIVS_HI_CLOCK_CONTROL_FSCALE_VAL	,	F_15
VIVS_HI_CHIP_SPECS_2_BUFFER_SIZE	,	V_62
msecs_to_jiffies	,	F_13
etnaviv_hw_specs	,	F_4
bus_config	,	V_132
value	,	V_4
"wait_for_completion_timeout failed"	,	L_67
pm_runtime_enable	,	F_154
debug	,	V_180
"address is constant\n"	,	L_54
resv	,	V_242
"event %u is already marked as free"	,	L_68
etnaviv_gpu_cmdbuf_new	,	F_35
disable_clk	,	F_52
idle	,	V_116
component_add	,	F_155
irqreturn_t	,	T_5
bo_map	,	V_252
etnaviv_vram_mapping	,	V_256
"\taxi: 0x%08x\n"	,	L_33
pm_runtime_use_autosuspend	,	F_152
register_max	,	V_27
"\t minor_features3: 0x%08x\n"	,	L_18
GC2200	,	V_76
chipModel_GC500	,	V_68
VIVS_MC_MEMORY_BASE_ADDR_RA	,	V_136
recover_worker	,	F_56
gpu_active	,	V_259
