
Starting:    D:\Microsemi\Libero_SoC\SynplifyPro\bin64\mbin\synplify.exe
Install:     D:\Microsemi\Libero_SoC\SynplifyPro
Hostname:    ISHA-LENOVO
Date:        Wed Oct 18 12:49:28 2023
Version:     Q-2020.03M-SP1

Arguments:   -product synplify_pro Shifter_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem



"automatic_compile_point" is unrecognized option for current device
Implementation not found: synthesis
TCL script complete: "Shifter_syn.tcl"
log file: "D:\Microsemi\projects\project2\Shifter\synthesis\Shifter.srr"
Running: synthesis in foreground

Running Shifter_syn|synthesis

Running Flow: compile (Compile) on Shifter_syn|synthesis
# Wed Oct 18 12:49:41 2023

Running Flow: compile_flow (Compile Process) on Shifter_syn|synthesis
# Wed Oct 18 12:49:41 2023

Running: compiler (Compile Input) on Shifter_syn|synthesis
# Wed Oct 18 12:49:41 2023
Copied D:\Microsemi\projects\project2\Shifter\synthesis\synwork\Shifter_comp.srs to D:\Microsemi\projects\project2\Shifter\synthesis\Shifter.srs

compiler completed
# Wed Oct 18 12:49:46 2023

Return Code: 0
Run Time:00h:00m:05s

Running: multi_srs_gen (Multi-srs Generator) on Shifter_syn|synthesis
# Wed Oct 18 12:49:46 2023

multi_srs_gen completed
# Wed Oct 18 12:49:46 2023

Return Code: 0
Run Time:00h:00m:00s
Copied D:\Microsemi\projects\project2\Shifter\synthesis\synwork\Shifter_mult.srs to D:\Microsemi\projects\project2\Shifter\synthesis\Shifter.srs
Complete: Compile Process on Shifter_syn|synthesis

Running: premap (Premap) on Shifter_syn|synthesis
# Wed Oct 18 12:49:46 2023

premap completed with warnings
# Wed Oct 18 12:49:49 2023

Return Code: 1
Run Time:00h:00m:03s
Complete: Compile on Shifter_syn|synthesis

Running Flow: map (Map) on Shifter_syn|synthesis
# Wed Oct 18 12:49:49 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on Shifter_syn|synthesis
# Wed Oct 18 12:49:49 2023
Copied D:\Microsemi\projects\project2\Shifter\synthesis\synwork\Shifter_m.srm to D:\Microsemi\projects\project2\Shifter\synthesis\Shifter.srm

fpga_mapper completed with warnings
# Wed Oct 18 12:49:52 2023

Return Code: 1
Run Time:00h:00m:03s
Complete: Map on Shifter_syn|synthesis
Complete: Logic Synthesis on Shifter_syn|synthesis
0exit status=0
License checkin: synplifypro_actel
