Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/brianm/Applications/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Otter_MCU_behav xil_defaultlib.Otter_MCU xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_ALU_sv_3135343066
Compiling module xil_defaultlib.add4adder
Compiling module xil_defaultlib.mux6sel
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.REG_FILE
Compiling module xil_defaultlib.IMMED_GEN
Compiling module xil_defaultlib.BRANCH_ADDR_GEN
Compiling module xil_defaultlib.BRANCH_COND_GEN
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.Otter_MCU
Compiling module xil_defaultlib.glbl
Built simulation snapshot Otter_MCU_behav
