ncverilog(64): 15.20-s058: (c) Copyright 1995-2018 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s058: Started on Apr 27, 2023 at 12:24:57 CEST
ncverilog
	+sv
	-f files_verilog.f
		../Verilog/RTL/alu.v
		../Verilog/RTL/alu_control.v
		../Verilog/RTL/branch_unit.v
		../Verilog/RTL/control_unit.v
		../Verilog/RTL/cpu.v
		../Verilog/RTL/immediate_extend_unit.v
		../Verilog/RTL/mux_2.v
		../Verilog/RTL/pc.v
		../Verilog/RTL/reg_arstn.v
		../Verilog/RTL/reg_arstn_en.v
		../Verilog/RTL/register_file.v
		../Verilog/RTL/sram.v
		../Verilog/cpu_tb.v
		../Verilog/sky130_sram_2rw.v
	+nc64bit
	+nctimescale+1ns/10ps
	+access+rwc
	-ALLOWREDEFINITION
Recompiling... reason: file '../Verilog/RTL/cpu.v' is newer than expected.
	expected: Thu Apr 27 12:23:24 2023
	actual:   Thu Apr 27 12:24:53 2023
file: ../Verilog/RTL/cpu.v
	module worklib.cpu:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	.dreg1_ID_EX_input      (regfile_rdata_1),
	                                       |
ncelab: *W,CUVMPW (../Verilog/RTL/cpu.v,130|40): port sizes differ in port connection (64/32).
	.dreg2_ID_EX_input      (regfile_rdata_2),
	                                       |
ncelab: *W,CUVMPW (../Verilog/RTL/cpu.v,131|40): port sizes differ in port connection (64/32).
	.inst2_ID_EX_output		(inst2_ID_EX),
	                   		           |
ncelab: *W,CUVMPW (../Verilog/RTL/cpu.v,152|33): port sizes differ in port connection (5/32).
	.aluout_MEM_WB_input		(alu_out_EX_MEM),
	                    		              |
ncelab: *W,CUVMPW (../Verilog/RTL/cpu.v,202|37): port sizes differ in port connection (64/32).
	.memreg_MEM_WB_input		(mem_data),
	                    		        |
ncelab: *W,CUVMPW (../Verilog/RTL/cpu.v,203|31): port sizes differ in port connection (64/32).
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.cpu:v <0x56156509>
			streams:  11, words:  1521
		worklib.cpu_tb:v <0x5989d575>
			streams:  27, words: 53827
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                 23      20
		Registers:              168     165
		Scalar wires:            47       -
		Expanded wires:         288       5
		Vectored wires:          60       -
		Always blocks:           50      47
		Initial blocks:           3       3
		Cont. assignments:        5      35
		Pseudo assignments:      39      39
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.reg_arstn:v
Loading snapshot worklib.reg_arstn:v .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
ncsim> source /esat/micas-data/software/Cadence/incisiv_15.20.058/tools/inca/files/ncsimrc
ncsim> run

Start Execution

[1;34m
Mult2 Working Correctly
[0m
         40 cycles
Simulation complete via $finish(1) at time 32450 NS + 8
../Verilog/cpu_tb.v:324    $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s058: Exiting on Apr 27, 2023 at 12:24:58 CEST  (total: 00:00:01)
