top: simon_core

include_all_verilog_files: True