# user-defined-clk-verilog
A project to generate user defined jitter, frequency and duty cycle of clock.
