rom1.v,verilog,xil_defaultlib,../../../../UART_DDS.srcs/sources_1/ip/rom1_1/sim/rom1.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
