Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/alex/workspace/projects/r13/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria10gx_pcie_hip/arria10gx_pcie_hip.qsys --synthesis=VERILOG --output-directory=/home/alex/workspace/projects/r13/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria10gx_pcie_hip/arria10gx_pcie_hip --family="Arria 10" --part=10AX066H2F34I2SG
Progress: Loading arria10gx_pcie_hip/arria10gx_pcie_hip.qsys
Progress: Reading input file
Progress: Adding pcie_a10_hip_0 [altera_pcie_a10_hip 16.0]
Progress: Parameterizing module pcie_a10_hip_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: arria10gx_pcie_hip.pcie_a10_hip_0: Gen1 (2.5 Gbps) x4 64-bit
Info: arria10gx_pcie_hip: "Transforming system: arria10gx_pcie_hip"
Info: arria10gx_pcie_hip: Running transform generation_view_transform
Info: arria10gx_pcie_hip: Running transform generation_view_transform took 0.000s
Info: phy_g1x4: Running transform generation_view_transform
Info: phy_g1x4: Running transform generation_view_transform took 0.001s
Info: fpll_g1g2xn: Running transform generation_view_transform
Info: fpll_g1g2xn: Running transform generation_view_transform took 0.000s
Info: arria10gx_pcie_hip: Running transform merlin_avalon_transform
Info: arria10gx_pcie_hip: Running transform merlin_avalon_transform took 0.040s
Info: arria10gx_pcie_hip: "Naming system components in system: arria10gx_pcie_hip"
Info: arria10gx_pcie_hip: "Processing generation queue"
Info: arria10gx_pcie_hip: "Generating: arria10gx_pcie_hip"
Info: arria10gx_pcie_hip: "Generating: arria10gx_pcie_hip_altera_pcie_a10_hip_160_gvdzcnq"
Info: phy_g1x4: "Generating: phy_g1x4"
Info: fpll_g1g2xn: "Generating: fpll_g1g2xn"
Info: arria10gx_pcie_hip: "Generating: phy_g1x4"
Info: arria10gx_pcie_hip: "Generating: fpll_g1g2xn"
Info: arria10gx_pcie_hip: "Generating: arria10gx_pcie_hip_altera_xcvr_native_a10_160_hl7ikni"
Info: phy_g1x4: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: phy_g1x4: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: phy_g1x4: add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pcs.sv
Info: phy_g1x4: add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pma.sv
Info: phy_g1x4: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
Info: phy_g1x4: add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_native.sv
Info: phy_g1x4: add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ..//altera_xcvr_native_a10_functions_h.sv
Info: phy_g1x4: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ..//a10_avmm_h.sv
Info: phy_g1x4: add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_pipe_retry.sv
Info: phy_g1x4: add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_avmm_csr.sv
Info: phy_g1x4: add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_prbs_accum.sv
Info: phy_g1x4: add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_odi_accel.sv
Info: phy_g1x4: add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_rcfg_arb.sv
Info: phy_g1x4: add_fileset_file ./altera_xcvr_native_a10_false_paths.sdc SDC PATH ..//altera_xcvr_native_a10_false_paths.sdc
Info: phy_g1x4: Building configuration data for reconfiguration profile 0
Info: arria10gx_pcie_hip: "Generating: altera_xcvr_fpll_a10"
Info: fpll_g1g2xn: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
Info: fpll_g1g2xn: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: fpll_g1g2xn: add_fileset_file ./altera_xcvr_fpll_a10.sv SYSTEM_VERILOG PATH ../source/altera_xcvr_fpll_a10.sv
Info: fpll_g1g2xn: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv
Info: fpll_g1g2xn: add_fileset_file ./alt_xcvr_native_avmm_nf.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/alt_xcvr_native_avmm_nf.sv
Info: fpll_g1g2xn: add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_embedded_debug.sv
Info: fpll_g1g2xn: add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_avmm_csr.sv
Info: arria10gx_pcie_hip: Done "arria10gx_pcie_hip" with 6 modules, 50 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
