Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date              : Sat Nov 18 15:37:32 2023
| Host              : havarti running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1026)
6. checking no_output_delay (1024)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1026)
---------------------------------
 There are 1026 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1024)
----------------------------------
 There are 1024 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.011     -974.319                    483                 3975        0.044        0.000                      0                 3975        3.225        0.000                       0                  2701  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -4.011     -974.319                    483                 3975        0.044        0.000                      0                 3975        3.225        0.000                       0                  2701  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          483  Failing Endpoints,  Worst Slack       -4.011ns,  Total Violation     -974.319ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.011ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst1/inst0/p0_in1_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst1/inst0/p1_ne_7814_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        10.993ns  (logic 6.173ns (56.154%)  route 4.820ns (43.846%))
  Logic Levels:           39  (CARRY8=9 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT4=3 LUT5=4 LUT6=14)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2700, unset)         0.035     0.035    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X18Y61         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p0_in1_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y61         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 f  inst1/inst0/inst0/inst1/inst0/p0_in1_i_reg[28]/Q
                         net (fo=12, routed)          0.116     0.247    inst1/inst0/inst0/inst1/inst0/p1_concat_7301_comb[5]
    SLICE_X18Y63         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.113     0.360 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return_i_18/O
                         net (fo=33, routed)          0.161     0.521    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return_i_18_n_0
    SLICE_X18Y61         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.176     0.697 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return_i_8/O
                         net (fo=2, routed)           0.292     0.989    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/B[9]
    DSP48E2_X1Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[9]_B2_DATA[9])
                                                      0.195     1.184 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     1.184    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X1Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.092     1.276 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     1.276    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X1Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[40])
                                                      0.737     2.013 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_MULTIPLIER_INST/U[40]
                         net (fo=1, routed)           0.000     2.013    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_MULTIPLIER.U<40>
    DSP48E2_X1Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[40]_U_DATA[40])
                                                      0.059     2.072 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_M_DATA_INST/U_DATA[40]
                         net (fo=1, routed)           0.000     2.072    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_M_DATA.U_DATA<40>
    DSP48E2_X1Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[40]_ALU_OUT[47])
                                                      0.699     2.771 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.771    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.930 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     2.946    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__4/PCIN[47]
    DSP48E2_X1Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.698     3.644 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__4/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.644    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__4/DSP_ALU.ALU_OUT<30>
    DSP48E2_X1Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.141     3.785 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__4/DSP_OUTPUT_INST/P[30]
                         net (fo=60, routed)          0.299     4.084    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__4_n_75
    SLICE_X19Y68         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.063     4.147 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[4]_i_5/O
                         net (fo=4, routed)           0.074     4.221    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[4]_i_5_n_0
    SLICE_X19Y68         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.117     4.338 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_55/O
                         net (fo=2, routed)           0.052     4.390    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_55_n_0
    SLICE_X19Y68         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.039     4.429 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_33/O
                         net (fo=16, routed)          0.150     4.579    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_33_n_0
    SLICE_X20Y68         LUT5 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.084     4.663 r  inst1/inst0/inst0/inst1/inst0/p1_is_result_nan__5_i_30/O
                         net (fo=1, routed)           0.271     4.934    inst1/inst0/inst0/inst1/inst0/p1_is_result_nan__5_i_30_n_0
    SLICE_X20Y66         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     5.175 r  inst1/inst0/inst0/inst1/inst0/p1_is_result_nan__5_reg_i_19/CO[7]
                         net (fo=1, routed)           0.028     5.203    inst1/inst0/inst0/inst1/inst0/p1_is_result_nan__5_reg_i_19_n_0
    SLICE_X20Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.226 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp_reg[5]_i_39/CO[7]
                         net (fo=1, routed)           0.028     5.254    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp_reg[5]_i_39_n_0
    SLICE_X20Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.116     5.370 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp_reg[5]_i_15/CO[6]
                         net (fo=13, routed)          0.215     5.585    inst1/inst0/inst0/inst1/inst0/p1_add_7478_comb[23]
    SLICE_X21Y68         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.064     5.649 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_10/O
                         net (fo=5, routed)           0.128     5.777    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_10_n_0
    SLICE_X21Y68         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     5.925 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_8/O
                         net (fo=5, routed)           0.162     6.087    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_8_n_0
    SLICE_X22Y67         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     6.149 f  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_2/O
                         net (fo=55, routed)          0.334     6.483    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_2_n_0
    SLICE_X23Y65         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039     6.522 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[7]_i_71/O
                         net (fo=6, routed)           0.050     6.572    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[7]_i_71_n_0
    SLICE_X23Y65         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.038     6.610 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[7]_i_23/O
                         net (fo=1, routed)           0.130     6.740    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[7]_i_23_n_0
    SLICE_X23Y67         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[3])
                                                      0.163     6.903 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp_reg[7]_i_6/CO[3]
                         net (fo=126, routed)         0.215     7.118    inst1/inst0/inst0/inst1/inst0/p1_ugt_7696_comb
    SLICE_X23Y66         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.148     7.266 f  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[3]_i_1/O
                         net (fo=7, routed)           0.059     7.325    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp_comb[3]
    SLICE_X23Y66         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098     7.423 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_63/O
                         net (fo=6, routed)           0.200     7.623    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_63_n_0
    SLICE_X23Y70         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     7.721 f  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_226/O
                         net (fo=8, routed)           0.130     7.851    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_226_n_0
    SLICE_X23Y71         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.178     8.029 f  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_122/O
                         net (fo=1, routed)           0.118     8.147    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_122_n_0
    SLICE_X23Y72         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     8.294 f  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_55/O
                         net (fo=1, routed)           0.165     8.459    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_55_n_0
    SLICE_X22Y71         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.174     8.633 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_25/O
                         net (fo=2, routed)           0.174     8.807    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_25_n_0
    SLICE_X25Y71         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.148     8.955 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_38/O
                         net (fo=2, routed)           0.156     9.111    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_38_n_0
    SLICE_X27Y71         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     9.302 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[15]_i_25/CO[7]
                         net (fo=1, routed)           0.028     9.330    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[15]_i_25_n_0
    SLICE_X27Y72         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.353 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[23]_i_25/CO[7]
                         net (fo=1, routed)           0.028     9.381    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[23]_i_25_n_0
    SLICE_X27Y73         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     9.526 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[27]_i_16/O[5]
                         net (fo=2, routed)           0.329     9.855    inst1/inst0/inst0/inst1/inst0/p1_addend_x__1_comb0[22]
    SLICE_X28Y75         LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     9.896 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[23]_i_3/O
                         net (fo=1, routed)           0.229    10.125    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[23]_i_3_n_0
    SLICE_X28Y74         CARRY8 (Prop_CARRY8_SLICEM_DI[6]_CO[7])
                                                      0.079    10.204 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.028    10.232    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[23]_i_1_n_0
    SLICE_X28Y75         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.079    10.311 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[27]_i_1/O[0]
                         net (fo=2, routed)           0.236    10.547    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[27]_i_1_n_15
    SLICE_X28Y75         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.062    10.609 r  inst1/inst0/inst0/inst1/inst0/p1_ne_7814_i_7/O
                         net (fo=1, routed)           0.111    10.720    inst1/inst0/inst0/inst1/inst0/p1_ne_7814_i_7_n_0
    SLICE_X26Y75         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100    10.820 r  inst1/inst0/inst0/inst1/inst0/p1_ne_7814_i_4/O
                         net (fo=2, routed)           0.054    10.874    inst1/inst0/inst0/inst1/inst0/p1_ne_7814_i_4_n_0
    SLICE_X26Y75         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.100    10.974 r  inst1/inst0/inst0/inst1/inst0/p1_ne_7814_i_1/O
                         net (fo=1, routed)           0.054    11.028    inst1/inst0/inst0/inst1/inst0/p1_ne_7814_comb
    SLICE_X26Y75         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p1_ne_7814_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2700, unset)         0.025     7.025    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X26Y75         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p1_ne_7814_reg/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X26Y75         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     7.017    inst1/inst0/inst0/inst1/inst0/p1_ne_7814_reg
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                         -11.028    
  -------------------------------------------------------------------
                         slack                                 -4.011    

Slack (VIOLATED) :        -3.992ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst1/inst0/p0_in1_r_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst1/inst0/p1_fraction_is_zero__1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        10.974ns  (logic 5.701ns (51.950%)  route 5.273ns (48.050%))
  Logic Levels:           36  (CARRY8=7 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=1 LUT6=17)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2700, unset)         0.036     0.036    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X18Y52         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p0_in1_r_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y52         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.133 f  inst1/inst0/inst0/inst1/inst0/p0_in1_r_reg[29]/Q
                         net (fo=4, routed)           0.068     0.201    inst1/inst0/inst0/inst1/inst0/p1_concat_7295_comb[6]
    SLICE_X18Y52         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     0.315 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1_i_18/O
                         net (fo=35, routed)          0.220     0.535    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1_i_18_n_0
    SLICE_X18Y55         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.177     0.712 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1_i_11/O
                         net (fo=2, routed)           0.201     0.913    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/B[6]
    DSP48E2_X1Y22        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[6]_B2_DATA[6])
                                                      0.195     1.108 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_A_B_DATA_INST/B2_DATA[6]
                         net (fo=1, routed)           0.000     1.108    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_A_B_DATA.B2_DATA<6>
    DSP48E2_X1Y22        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[6]_B2B1[6])
                                                      0.092     1.200 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_PREADD_DATA_INST/B2B1[6]
                         net (fo=1, routed)           0.000     1.200    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_PREADD_DATA.B2B1<6>
    DSP48E2_X1Y22        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[6]_U[36])
                                                      0.737     1.937 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, routed)           0.000     1.937    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_MULTIPLIER.U<36>
    DSP48E2_X1Y22        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[36]_U_DATA[36])
                                                      0.059     1.996 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, routed)           0.000     1.996    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_M_DATA.U_DATA<36>
    DSP48E2_X1Y22        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[36]_ALU_OUT[47])
                                                      0.699     2.695 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.695    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y22        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.854 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     2.870    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__2/PCIN[47]
    DSP48E2_X1Y23        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.698     3.568 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__2/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.568    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__2/DSP_ALU.ALU_OUT<30>
    DSP48E2_X1Y23        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.141     3.709 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__2/DSP_OUTPUT_INST/P[30]
                         net (fo=59, routed)          0.279     3.988    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__2_n_75
    SLICE_X19Y58         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.098     4.086 r  inst1/inst0/inst0/inst1/inst0/p1_is_result_nan__6_i_88/O
                         net (fo=1, routed)           0.208     4.294    inst1/inst0/inst0/inst1/inst0/p1_is_result_nan__6_i_88_n_0
    SLICE_X19Y54         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.062     4.356 r  inst1/inst0/inst0/inst1/inst0/p1_is_result_nan__6_i_85/O
                         net (fo=3, routed)           0.059     4.415    inst1/inst0/inst0/inst1/inst0/p1_is_result_nan__6_i_85_n_0
    SLICE_X19Y53         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.039     4.454 r  inst1/inst0/inst0/inst1/inst0/p1_is_result_nan__6_i_54/O
                         net (fo=6, routed)           0.214     4.668    inst1/inst0/inst0/inst1/inst0/p1_fraction__19_comb[23]
    SLICE_X20Y54         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.194     4.862 r  inst1/inst0/inst0/inst1/inst0/p1_is_result_nan__6_reg_i_28/CO[7]
                         net (fo=1, routed)           0.028     4.890    inst1/inst0/inst0/inst1/inst0/p1_is_result_nan__6_reg_i_28_n_0
    SLICE_X20Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.913 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp__1_reg[0]_i_9/CO[7]
                         net (fo=1, routed)           0.028     4.941    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp__1_reg[0]_i_9_n_0
    SLICE_X20Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.116     5.057 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp__1_reg[0]_i_5/CO[6]
                         net (fo=11, routed)          0.220     5.277    inst1/inst0/inst0/inst1/inst0/p1_add_7480_comb[23]
    SLICE_X21Y54         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.039     5.316 f  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp__1[7]_i_43/O
                         net (fo=2, routed)           0.158     5.474    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp__1[7]_i_43_n_0
    SLICE_X22Y55         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     5.588 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp__1[7]_i_23/O
                         net (fo=1, routed)           0.056     5.644    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp__1[7]_i_23_n_0
    SLICE_X22Y55         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.149     5.793 f  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp__1[7]_i_6/O
                         net (fo=21, routed)          0.251     6.044    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp__1[7]_i_6_n_0
    SLICE_X23Y55         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     6.082 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp__1[7]_i_5/O
                         net (fo=3, routed)           0.110     6.192    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp__1[7]_i_5_n_0
    SLICE_X23Y56         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     6.231 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp__1[7]_i_2/O
                         net (fo=8, routed)           0.117     6.348    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp__1[7]_i_2_n_0
    SLICE_X23Y57         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.063     6.411 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp__1[7]_i_11/O
                         net (fo=1, routed)           0.268     6.679    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp__1[7]_i_11_n_0
    SLICE_X24Y57         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[3])
                                                      0.165     6.844 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp__1_reg[7]_i_3/CO[3]
                         net (fo=187, routed)         0.362     7.206    inst1/inst0/inst0/inst1/inst0/p1_ugt_7707_comb
    SLICE_X24Y60         LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     7.322 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809[7]_i_286/O
                         net (fo=1, routed)           0.149     7.471    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809[7]_i_286_n_0
    SLICE_X25Y59         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     7.571 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809[7]_i_239/O
                         net (fo=19, routed)          0.191     7.762    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809[7]_i_239_n_0
    SLICE_X26Y59         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     7.825 f  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809[7]_i_136/O
                         net (fo=1, routed)           0.295     8.120    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809[7]_i_136_n_0
    SLICE_X27Y55         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.064     8.184 f  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809[7]_i_56/O
                         net (fo=2, routed)           0.164     8.348    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809[7]_i_56_n_0
    SLICE_X27Y58         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.038     8.386 f  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809[7]_i_25/O
                         net (fo=2, routed)           0.224     8.610    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809[7]_i_25_n_0
    SLICE_X28Y54         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     8.792 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809[7]_i_38/O
                         net (fo=2, routed)           0.226     9.018    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809[7]_i_38_n_0
    SLICE_X29Y53         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.194     9.212 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809_reg[15]_i_25/CO[7]
                         net (fo=1, routed)           0.028     9.240    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809_reg[15]_i_25_n_0
    SLICE_X29Y54         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.072     9.312 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809_reg[23]_i_25/O[0]
                         net (fo=2, routed)           0.281     9.593    inst1/inst0/inst0/inst1/inst0/p1_addend_x__3_comb0[9]
    SLICE_X28Y50         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     9.631 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809[15]_i_8/O
                         net (fo=1, routed)           0.257     9.888    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809[15]_i_8_n_0
    SLICE_X28Y52         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[4])
                                                      0.212    10.100 f  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809_reg[15]_i_1/O[4]
                         net (fo=2, routed)           0.325    10.425    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809_reg[15]_i_1_n_11
    SLICE_X31Y52         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.040    10.465 f  inst1/inst0/inst0/inst1/inst0/p1_ne_7815_i_6/O
                         net (fo=1, routed)           0.136    10.601    inst1/inst0/inst0/inst1/inst0/p1_ne_7815_i_6_n_0
    SLICE_X31Y54         LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.177    10.778 f  inst1/inst0/inst0/inst1/inst0/p1_ne_7815_i_4/O
                         net (fo=2, routed)           0.057    10.835    inst1/inst0/inst0/inst1/inst0/p1_ne_7815_i_4_n_0
    SLICE_X31Y54         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098    10.933 r  inst1/inst0/inst0/inst1/inst0/p1_fraction_is_zero__1_i_1/O
                         net (fo=1, routed)           0.077    11.010    inst1/inst0/inst0/inst1/inst0/p1_fraction_is_zero__1_comb
    SLICE_X31Y54         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p1_fraction_is_zero__1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2700, unset)         0.026     7.026    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X31Y54         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p1_fraction_is_zero__1_reg/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X31Y54         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027     7.018    inst1/inst0/inst0/inst1/inst0/p1_fraction_is_zero__1_reg
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                         -11.010    
  -------------------------------------------------------------------
                         slack                                 -3.992    

Slack (VIOLATED) :        -3.976ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst1/inst0/p0_in1_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst1/inst0/p1_fraction_is_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        10.958ns  (logic 6.138ns (56.014%)  route 4.820ns (43.986%))
  Logic Levels:           39  (CARRY8=9 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT4=3 LUT5=5 LUT6=13)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2700, unset)         0.035     0.035    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X18Y61         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p0_in1_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y61         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 f  inst1/inst0/inst0/inst1/inst0/p0_in1_i_reg[28]/Q
                         net (fo=12, routed)          0.116     0.247    inst1/inst0/inst0/inst1/inst0/p1_concat_7301_comb[5]
    SLICE_X18Y63         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.113     0.360 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return_i_18/O
                         net (fo=33, routed)          0.161     0.521    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return_i_18_n_0
    SLICE_X18Y61         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.176     0.697 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return_i_8/O
                         net (fo=2, routed)           0.292     0.989    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/B[9]
    DSP48E2_X1Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[9]_B2_DATA[9])
                                                      0.195     1.184 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     1.184    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X1Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.092     1.276 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     1.276    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X1Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[40])
                                                      0.737     2.013 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_MULTIPLIER_INST/U[40]
                         net (fo=1, routed)           0.000     2.013    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_MULTIPLIER.U<40>
    DSP48E2_X1Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[40]_U_DATA[40])
                                                      0.059     2.072 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_M_DATA_INST/U_DATA[40]
                         net (fo=1, routed)           0.000     2.072    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_M_DATA.U_DATA<40>
    DSP48E2_X1Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[40]_ALU_OUT[47])
                                                      0.699     2.771 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.771    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.930 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     2.946    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__4/PCIN[47]
    DSP48E2_X1Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.698     3.644 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__4/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.644    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__4/DSP_ALU.ALU_OUT<30>
    DSP48E2_X1Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.141     3.785 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__4/DSP_OUTPUT_INST/P[30]
                         net (fo=60, routed)          0.299     4.084    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__4_n_75
    SLICE_X19Y68         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.063     4.147 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[4]_i_5/O
                         net (fo=4, routed)           0.074     4.221    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[4]_i_5_n_0
    SLICE_X19Y68         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.117     4.338 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_55/O
                         net (fo=2, routed)           0.052     4.390    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_55_n_0
    SLICE_X19Y68         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.039     4.429 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_33/O
                         net (fo=16, routed)          0.150     4.579    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_33_n_0
    SLICE_X20Y68         LUT5 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.084     4.663 r  inst1/inst0/inst0/inst1/inst0/p1_is_result_nan__5_i_30/O
                         net (fo=1, routed)           0.271     4.934    inst1/inst0/inst0/inst1/inst0/p1_is_result_nan__5_i_30_n_0
    SLICE_X20Y66         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     5.175 r  inst1/inst0/inst0/inst1/inst0/p1_is_result_nan__5_reg_i_19/CO[7]
                         net (fo=1, routed)           0.028     5.203    inst1/inst0/inst0/inst1/inst0/p1_is_result_nan__5_reg_i_19_n_0
    SLICE_X20Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.226 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp_reg[5]_i_39/CO[7]
                         net (fo=1, routed)           0.028     5.254    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp_reg[5]_i_39_n_0
    SLICE_X20Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.116     5.370 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp_reg[5]_i_15/CO[6]
                         net (fo=13, routed)          0.215     5.585    inst1/inst0/inst0/inst1/inst0/p1_add_7478_comb[23]
    SLICE_X21Y68         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.064     5.649 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_10/O
                         net (fo=5, routed)           0.128     5.777    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_10_n_0
    SLICE_X21Y68         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     5.925 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_8/O
                         net (fo=5, routed)           0.162     6.087    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_8_n_0
    SLICE_X22Y67         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     6.149 f  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_2/O
                         net (fo=55, routed)          0.334     6.483    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_2_n_0
    SLICE_X23Y65         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039     6.522 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[7]_i_71/O
                         net (fo=6, routed)           0.050     6.572    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[7]_i_71_n_0
    SLICE_X23Y65         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.038     6.610 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[7]_i_23/O
                         net (fo=1, routed)           0.130     6.740    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[7]_i_23_n_0
    SLICE_X23Y67         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[3])
                                                      0.163     6.903 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp_reg[7]_i_6/CO[3]
                         net (fo=126, routed)         0.215     7.118    inst1/inst0/inst0/inst1/inst0/p1_ugt_7696_comb
    SLICE_X23Y66         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.148     7.266 f  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[3]_i_1/O
                         net (fo=7, routed)           0.059     7.325    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp_comb[3]
    SLICE_X23Y66         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098     7.423 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_63/O
                         net (fo=6, routed)           0.200     7.623    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_63_n_0
    SLICE_X23Y70         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     7.721 f  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_226/O
                         net (fo=8, routed)           0.130     7.851    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_226_n_0
    SLICE_X23Y71         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.178     8.029 f  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_122/O
                         net (fo=1, routed)           0.118     8.147    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_122_n_0
    SLICE_X23Y72         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     8.294 f  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_55/O
                         net (fo=1, routed)           0.165     8.459    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_55_n_0
    SLICE_X22Y71         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.174     8.633 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_25/O
                         net (fo=2, routed)           0.174     8.807    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_25_n_0
    SLICE_X25Y71         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.148     8.955 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_38/O
                         net (fo=2, routed)           0.156     9.111    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_38_n_0
    SLICE_X27Y71         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     9.302 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[15]_i_25/CO[7]
                         net (fo=1, routed)           0.028     9.330    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[15]_i_25_n_0
    SLICE_X27Y72         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.353 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[23]_i_25/CO[7]
                         net (fo=1, routed)           0.028     9.381    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[23]_i_25_n_0
    SLICE_X27Y73         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     9.526 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[27]_i_16/O[5]
                         net (fo=2, routed)           0.329     9.855    inst1/inst0/inst0/inst1/inst0/p1_addend_x__1_comb0[22]
    SLICE_X28Y75         LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     9.896 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[23]_i_3/O
                         net (fo=1, routed)           0.229    10.125    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[23]_i_3_n_0
    SLICE_X28Y74         CARRY8 (Prop_CARRY8_SLICEM_DI[6]_CO[7])
                                                      0.079    10.204 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.028    10.232    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[23]_i_1_n_0
    SLICE_X28Y75         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.104    10.336 f  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[27]_i_1/O[1]
                         net (fo=2, routed)           0.163    10.499    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[27]_i_1_n_14
    SLICE_X29Y75         LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100    10.599 f  inst1/inst0/inst0/inst1/inst0/p1_ne_7814_i_5/O
                         net (fo=1, routed)           0.050    10.649    inst1/inst0/inst0/inst1/inst0/p1_ne_7814_i_5_n_0
    SLICE_X29Y75         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.039    10.688 r  inst1/inst0/inst0/inst1/inst0/p1_ne_7814_i_3/O
                         net (fo=2, routed)           0.185    10.873    inst1/inst0/inst0/inst1/inst0/p1_ne_7814_i_3_n_0
    SLICE_X26Y75         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.063    10.936 r  inst1/inst0/inst0/inst1/inst0/p1_fraction_is_zero_i_1/O
                         net (fo=1, routed)           0.057    10.993    inst1/inst0/inst0/inst1/inst0/p1_fraction_is_zero_comb
    SLICE_X26Y75         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p1_fraction_is_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2700, unset)         0.025     7.025    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X26Y75         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p1_fraction_is_zero_reg/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X26Y75         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     7.017    inst1/inst0/inst0/inst1/inst0/p1_fraction_is_zero_reg
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                         -10.993    
  -------------------------------------------------------------------
                         slack                                 -3.976    

Slack (VIOLATED) :        -3.958ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst1/inst0/p0_in1_r_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst1/inst0/p1_ne_7815_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        10.939ns  (logic 5.642ns (51.577%)  route 5.297ns (48.423%))
  Logic Levels:           36  (CARRY8=7 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=1 LUT6=17)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2700, unset)         0.036     0.036    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X18Y52         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p0_in1_r_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y52         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.133 f  inst1/inst0/inst0/inst1/inst0/p0_in1_r_reg[29]/Q
                         net (fo=4, routed)           0.068     0.201    inst1/inst0/inst0/inst1/inst0/p1_concat_7295_comb[6]
    SLICE_X18Y52         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     0.315 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1_i_18/O
                         net (fo=35, routed)          0.220     0.535    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1_i_18_n_0
    SLICE_X18Y55         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.177     0.712 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1_i_11/O
                         net (fo=2, routed)           0.201     0.913    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/B[6]
    DSP48E2_X1Y22        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[6]_B2_DATA[6])
                                                      0.195     1.108 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_A_B_DATA_INST/B2_DATA[6]
                         net (fo=1, routed)           0.000     1.108    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_A_B_DATA.B2_DATA<6>
    DSP48E2_X1Y22        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[6]_B2B1[6])
                                                      0.092     1.200 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_PREADD_DATA_INST/B2B1[6]
                         net (fo=1, routed)           0.000     1.200    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_PREADD_DATA.B2B1<6>
    DSP48E2_X1Y22        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[6]_U[36])
                                                      0.737     1.937 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, routed)           0.000     1.937    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_MULTIPLIER.U<36>
    DSP48E2_X1Y22        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[36]_U_DATA[36])
                                                      0.059     1.996 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, routed)           0.000     1.996    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_M_DATA.U_DATA<36>
    DSP48E2_X1Y22        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[36]_ALU_OUT[47])
                                                      0.699     2.695 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.695    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y22        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.854 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     2.870    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__2/PCIN[47]
    DSP48E2_X1Y23        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.698     3.568 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__2/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.568    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__2/DSP_ALU.ALU_OUT<30>
    DSP48E2_X1Y23        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.141     3.709 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__2/DSP_OUTPUT_INST/P[30]
                         net (fo=59, routed)          0.279     3.988    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__2_n_75
    SLICE_X19Y58         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.098     4.086 r  inst1/inst0/inst0/inst1/inst0/p1_is_result_nan__6_i_88/O
                         net (fo=1, routed)           0.208     4.294    inst1/inst0/inst0/inst1/inst0/p1_is_result_nan__6_i_88_n_0
    SLICE_X19Y54         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.062     4.356 r  inst1/inst0/inst0/inst1/inst0/p1_is_result_nan__6_i_85/O
                         net (fo=3, routed)           0.059     4.415    inst1/inst0/inst0/inst1/inst0/p1_is_result_nan__6_i_85_n_0
    SLICE_X19Y53         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.039     4.454 r  inst1/inst0/inst0/inst1/inst0/p1_is_result_nan__6_i_54/O
                         net (fo=6, routed)           0.214     4.668    inst1/inst0/inst0/inst1/inst0/p1_fraction__19_comb[23]
    SLICE_X20Y54         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.194     4.862 r  inst1/inst0/inst0/inst1/inst0/p1_is_result_nan__6_reg_i_28/CO[7]
                         net (fo=1, routed)           0.028     4.890    inst1/inst0/inst0/inst1/inst0/p1_is_result_nan__6_reg_i_28_n_0
    SLICE_X20Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.913 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp__1_reg[0]_i_9/CO[7]
                         net (fo=1, routed)           0.028     4.941    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp__1_reg[0]_i_9_n_0
    SLICE_X20Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.116     5.057 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp__1_reg[0]_i_5/CO[6]
                         net (fo=11, routed)          0.220     5.277    inst1/inst0/inst0/inst1/inst0/p1_add_7480_comb[23]
    SLICE_X21Y54         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.039     5.316 f  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp__1[7]_i_43/O
                         net (fo=2, routed)           0.158     5.474    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp__1[7]_i_43_n_0
    SLICE_X22Y55         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     5.588 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp__1[7]_i_23/O
                         net (fo=1, routed)           0.056     5.644    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp__1[7]_i_23_n_0
    SLICE_X22Y55         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.149     5.793 f  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp__1[7]_i_6/O
                         net (fo=21, routed)          0.251     6.044    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp__1[7]_i_6_n_0
    SLICE_X23Y55         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     6.082 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp__1[7]_i_5/O
                         net (fo=3, routed)           0.110     6.192    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp__1[7]_i_5_n_0
    SLICE_X23Y56         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     6.231 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp__1[7]_i_2/O
                         net (fo=8, routed)           0.117     6.348    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp__1[7]_i_2_n_0
    SLICE_X23Y57         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.063     6.411 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp__1[7]_i_11/O
                         net (fo=1, routed)           0.268     6.679    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp__1[7]_i_11_n_0
    SLICE_X24Y57         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[3])
                                                      0.165     6.844 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp__1_reg[7]_i_3/CO[3]
                         net (fo=187, routed)         0.362     7.206    inst1/inst0/inst0/inst1/inst0/p1_ugt_7707_comb
    SLICE_X24Y60         LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     7.322 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809[7]_i_286/O
                         net (fo=1, routed)           0.149     7.471    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809[7]_i_286_n_0
    SLICE_X25Y59         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     7.571 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809[7]_i_239/O
                         net (fo=19, routed)          0.191     7.762    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809[7]_i_239_n_0
    SLICE_X26Y59         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     7.825 f  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809[7]_i_136/O
                         net (fo=1, routed)           0.295     8.120    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809[7]_i_136_n_0
    SLICE_X27Y55         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.064     8.184 f  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809[7]_i_56/O
                         net (fo=2, routed)           0.164     8.348    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809[7]_i_56_n_0
    SLICE_X27Y58         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.038     8.386 f  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809[7]_i_25/O
                         net (fo=2, routed)           0.224     8.610    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809[7]_i_25_n_0
    SLICE_X28Y54         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     8.792 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809[7]_i_38/O
                         net (fo=2, routed)           0.226     9.018    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809[7]_i_38_n_0
    SLICE_X29Y53         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.194     9.212 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809_reg[15]_i_25/CO[7]
                         net (fo=1, routed)           0.028     9.240    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809_reg[15]_i_25_n_0
    SLICE_X29Y54         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.072     9.312 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809_reg[23]_i_25/O[0]
                         net (fo=2, routed)           0.281     9.593    inst1/inst0/inst0/inst1/inst0/p1_addend_x__3_comb0[9]
    SLICE_X28Y50         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     9.631 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809[15]_i_8/O
                         net (fo=1, routed)           0.257     9.888    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809[15]_i_8_n_0
    SLICE_X28Y52         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[4])
                                                      0.212    10.100 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809_reg[15]_i_1/O[4]
                         net (fo=2, routed)           0.325    10.425    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809_reg[15]_i_1_n_11
    SLICE_X31Y52         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.040    10.465 r  inst1/inst0/inst0/inst1/inst0/p1_ne_7815_i_6/O
                         net (fo=1, routed)           0.136    10.601    inst1/inst0/inst0/inst1/inst0/p1_ne_7815_i_6_n_0
    SLICE_X31Y54         LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.177    10.778 r  inst1/inst0/inst0/inst1/inst0/p1_ne_7815_i_4/O
                         net (fo=2, routed)           0.104    10.882    inst1/inst0/inst0/inst1/inst0/p1_ne_7815_i_4_n_0
    SLICE_X32Y54         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.039    10.921 r  inst1/inst0/inst0/inst1/inst0/p1_ne_7815_i_1/O
                         net (fo=1, routed)           0.054    10.975    inst1/inst0/inst0/inst1/inst0/p1_ne_7815_comb
    SLICE_X32Y54         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p1_ne_7815_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2700, unset)         0.025     7.025    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X32Y54         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p1_ne_7815_reg/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X32Y54         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     7.017    inst1/inst0/inst0/inst1/inst0/p1_ne_7815_reg
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                         -10.975    
  -------------------------------------------------------------------
                         slack                                 -3.958    

Slack (VIOLATED) :        -3.726ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst1/inst0/p0_in1_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7810_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        10.709ns  (logic 6.336ns (59.165%)  route 4.373ns (40.835%))
  Logic Levels:           37  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT3=1 LUT4=2 LUT5=3 LUT6=14)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2700, unset)         0.035     0.035    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X18Y61         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p0_in1_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y61         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 f  inst1/inst0/inst0/inst1/inst0/p0_in1_i_reg[28]/Q
                         net (fo=12, routed)          0.116     0.247    inst1/inst0/inst0/inst1/inst0/p1_concat_7301_comb[5]
    SLICE_X18Y63         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.113     0.360 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return_i_18/O
                         net (fo=33, routed)          0.161     0.521    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return_i_18_n_0
    SLICE_X18Y61         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.176     0.697 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return_i_8/O
                         net (fo=2, routed)           0.292     0.989    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/B[9]
    DSP48E2_X1Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[9]_B2_DATA[9])
                                                      0.195     1.184 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     1.184    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X1Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.092     1.276 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     1.276    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X1Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[40])
                                                      0.737     2.013 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_MULTIPLIER_INST/U[40]
                         net (fo=1, routed)           0.000     2.013    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_MULTIPLIER.U<40>
    DSP48E2_X1Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[40]_U_DATA[40])
                                                      0.059     2.072 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_M_DATA_INST/U_DATA[40]
                         net (fo=1, routed)           0.000     2.072    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_M_DATA.U_DATA<40>
    DSP48E2_X1Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[40]_ALU_OUT[47])
                                                      0.699     2.771 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.771    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.930 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     2.946    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__4/PCIN[47]
    DSP48E2_X1Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.698     3.644 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__4/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.644    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__4/DSP_ALU.ALU_OUT<30>
    DSP48E2_X1Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.141     3.785 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__4/DSP_OUTPUT_INST/P[30]
                         net (fo=60, routed)          0.299     4.084    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__4_n_75
    SLICE_X19Y68         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.063     4.147 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[4]_i_5/O
                         net (fo=4, routed)           0.074     4.221    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[4]_i_5_n_0
    SLICE_X19Y68         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.117     4.338 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_55/O
                         net (fo=2, routed)           0.052     4.390    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_55_n_0
    SLICE_X19Y68         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.039     4.429 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_33/O
                         net (fo=16, routed)          0.150     4.579    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_33_n_0
    SLICE_X20Y68         LUT5 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.084     4.663 r  inst1/inst0/inst0/inst1/inst0/p1_is_result_nan__5_i_30/O
                         net (fo=1, routed)           0.271     4.934    inst1/inst0/inst0/inst1/inst0/p1_is_result_nan__5_i_30_n_0
    SLICE_X20Y66         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     5.175 r  inst1/inst0/inst0/inst1/inst0/p1_is_result_nan__5_reg_i_19/CO[7]
                         net (fo=1, routed)           0.028     5.203    inst1/inst0/inst0/inst1/inst0/p1_is_result_nan__5_reg_i_19_n_0
    SLICE_X20Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.226 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp_reg[5]_i_39/CO[7]
                         net (fo=1, routed)           0.028     5.254    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp_reg[5]_i_39_n_0
    SLICE_X20Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.116     5.370 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp_reg[5]_i_15/CO[6]
                         net (fo=13, routed)          0.215     5.585    inst1/inst0/inst0/inst1/inst0/p1_add_7478_comb[23]
    SLICE_X21Y68         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.064     5.649 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_10/O
                         net (fo=5, routed)           0.128     5.777    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_10_n_0
    SLICE_X21Y68         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     5.925 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_8/O
                         net (fo=5, routed)           0.162     6.087    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_8_n_0
    SLICE_X22Y67         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     6.149 f  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_2/O
                         net (fo=55, routed)          0.334     6.483    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_2_n_0
    SLICE_X23Y65         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039     6.522 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[7]_i_71/O
                         net (fo=6, routed)           0.050     6.572    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[7]_i_71_n_0
    SLICE_X23Y65         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.038     6.610 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[7]_i_23/O
                         net (fo=1, routed)           0.130     6.740    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[7]_i_23_n_0
    SLICE_X23Y67         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[3])
                                                      0.163     6.903 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp_reg[7]_i_6/CO[3]
                         net (fo=126, routed)         0.215     7.118    inst1/inst0/inst0/inst1/inst0/p1_ugt_7696_comb
    SLICE_X23Y66         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.148     7.266 f  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[3]_i_1/O
                         net (fo=7, routed)           0.059     7.325    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp_comb[3]
    SLICE_X23Y66         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098     7.423 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_63/O
                         net (fo=6, routed)           0.200     7.623    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_63_n_0
    SLICE_X23Y70         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     7.721 f  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_226/O
                         net (fo=8, routed)           0.130     7.851    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_226_n_0
    SLICE_X23Y71         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.178     8.029 f  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_122/O
                         net (fo=1, routed)           0.118     8.147    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_122_n_0
    SLICE_X23Y72         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     8.294 f  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_55/O
                         net (fo=1, routed)           0.165     8.459    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_55_n_0
    SLICE_X22Y71         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.174     8.633 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_25/O
                         net (fo=2, routed)           0.174     8.807    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_25_n_0
    SLICE_X25Y71         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.148     8.955 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_38/O
                         net (fo=2, routed)           0.156     9.111    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_38_n_0
    SLICE_X27Y71         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     9.302 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[15]_i_25/CO[7]
                         net (fo=1, routed)           0.028     9.330    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[15]_i_25_n_0
    SLICE_X27Y72         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.353 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[23]_i_25/CO[7]
                         net (fo=1, routed)           0.028     9.381    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[23]_i_25_n_0
    SLICE_X27Y73         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     9.527 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[27]_i_16/O[7]
                         net (fo=1, routed)           0.200     9.727    inst1/inst0/inst0/inst1/inst0/p1_addend_x__1_comb0[24]
    SLICE_X26Y74         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     9.875 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[27]_i_5/O
                         net (fo=2, routed)           0.173    10.048    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[27]_i_5_n_0
    SLICE_X28Y75         LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.040    10.088 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[27]_i_9/O
                         net (fo=1, routed)           0.014    10.102    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[27]_i_9_n_0
    SLICE_X28Y75         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[4])
                                                      0.268    10.370 f  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[27]_i_1/CO[4]
                         net (fo=3, routed)           0.182    10.552    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[27]_i_1_n_3
    SLICE_X29Y75         LUT1 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.167    10.719 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7810_i_1/O
                         net (fo=1, routed)           0.025    10.744    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7810_comb
    SLICE_X29Y75         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7810_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2700, unset)         0.026     7.026    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X29Y75         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7810_reg/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y75         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     7.018    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7810_reg
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                         -10.744    
  -------------------------------------------------------------------
                         slack                                 -3.726    

Slack (VIOLATED) :        -3.720ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst1/inst0/p0_in1_r_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7811_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        10.702ns  (logic 5.644ns (52.738%)  route 5.058ns (47.262%))
  Logic Levels:           36  (CARRY8=9 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=14)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2700, unset)         0.036     0.036    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X18Y52         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p0_in1_r_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y52         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.133 f  inst1/inst0/inst0/inst1/inst0/p0_in1_r_reg[29]/Q
                         net (fo=4, routed)           0.068     0.201    inst1/inst0/inst0/inst1/inst0/p1_concat_7295_comb[6]
    SLICE_X18Y52         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     0.315 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1_i_18/O
                         net (fo=35, routed)          0.220     0.535    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1_i_18_n_0
    SLICE_X18Y55         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.177     0.712 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1_i_11/O
                         net (fo=2, routed)           0.201     0.913    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/B[6]
    DSP48E2_X1Y22        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[6]_B2_DATA[6])
                                                      0.195     1.108 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_A_B_DATA_INST/B2_DATA[6]
                         net (fo=1, routed)           0.000     1.108    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_A_B_DATA.B2_DATA<6>
    DSP48E2_X1Y22        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[6]_B2B1[6])
                                                      0.092     1.200 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_PREADD_DATA_INST/B2B1[6]
                         net (fo=1, routed)           0.000     1.200    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_PREADD_DATA.B2B1<6>
    DSP48E2_X1Y22        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[6]_U[36])
                                                      0.737     1.937 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, routed)           0.000     1.937    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_MULTIPLIER.U<36>
    DSP48E2_X1Y22        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[36]_U_DATA[36])
                                                      0.059     1.996 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, routed)           0.000     1.996    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_M_DATA.U_DATA<36>
    DSP48E2_X1Y22        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[36]_ALU_OUT[47])
                                                      0.699     2.695 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.695    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y22        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.854 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     2.870    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__2/PCIN[47]
    DSP48E2_X1Y23        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.698     3.568 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__2/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.568    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__2/DSP_ALU.ALU_OUT<30>
    DSP48E2_X1Y23        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.141     3.709 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__2/DSP_OUTPUT_INST/P[30]
                         net (fo=59, routed)          0.279     3.988    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__2_n_75
    SLICE_X19Y58         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.098     4.086 r  inst1/inst0/inst0/inst1/inst0/p1_is_result_nan__6_i_88/O
                         net (fo=1, routed)           0.208     4.294    inst1/inst0/inst0/inst1/inst0/p1_is_result_nan__6_i_88_n_0
    SLICE_X19Y54         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.062     4.356 r  inst1/inst0/inst0/inst1/inst0/p1_is_result_nan__6_i_85/O
                         net (fo=3, routed)           0.059     4.415    inst1/inst0/inst0/inst1/inst0/p1_is_result_nan__6_i_85_n_0
    SLICE_X19Y53         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.039     4.454 r  inst1/inst0/inst0/inst1/inst0/p1_is_result_nan__6_i_54/O
                         net (fo=6, routed)           0.214     4.668    inst1/inst0/inst0/inst1/inst0/p1_fraction__19_comb[23]
    SLICE_X20Y54         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.194     4.862 r  inst1/inst0/inst0/inst1/inst0/p1_is_result_nan__6_reg_i_28/CO[7]
                         net (fo=1, routed)           0.028     4.890    inst1/inst0/inst0/inst1/inst0/p1_is_result_nan__6_reg_i_28_n_0
    SLICE_X20Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.913 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp__1_reg[0]_i_9/CO[7]
                         net (fo=1, routed)           0.028     4.941    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp__1_reg[0]_i_9_n_0
    SLICE_X20Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.116     5.057 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp__1_reg[0]_i_5/CO[6]
                         net (fo=11, routed)          0.220     5.277    inst1/inst0/inst0/inst1/inst0/p1_add_7480_comb[23]
    SLICE_X21Y54         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.039     5.316 f  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp__1[7]_i_43/O
                         net (fo=2, routed)           0.158     5.474    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp__1[7]_i_43_n_0
    SLICE_X22Y55         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     5.588 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp__1[7]_i_23/O
                         net (fo=1, routed)           0.056     5.644    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp__1[7]_i_23_n_0
    SLICE_X22Y55         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.149     5.793 f  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp__1[7]_i_6/O
                         net (fo=21, routed)          0.251     6.044    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp__1[7]_i_6_n_0
    SLICE_X23Y55         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     6.082 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp__1[7]_i_5/O
                         net (fo=3, routed)           0.110     6.192    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp__1[7]_i_5_n_0
    SLICE_X23Y56         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     6.231 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp__1[7]_i_2/O
                         net (fo=8, routed)           0.117     6.348    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp__1[7]_i_2_n_0
    SLICE_X23Y57         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.063     6.411 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp__1[7]_i_11/O
                         net (fo=1, routed)           0.268     6.679    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp__1[7]_i_11_n_0
    SLICE_X24Y57         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[3])
                                                      0.165     6.844 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp__1_reg[7]_i_3/CO[3]
                         net (fo=187, routed)         0.362     7.206    inst1/inst0/inst0/inst1/inst0/p1_ugt_7707_comb
    SLICE_X24Y60         LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     7.322 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809[7]_i_286/O
                         net (fo=1, routed)           0.149     7.471    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809[7]_i_286_n_0
    SLICE_X25Y59         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     7.571 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809[7]_i_239/O
                         net (fo=19, routed)          0.191     7.762    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809[7]_i_239_n_0
    SLICE_X26Y59         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     7.825 f  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809[7]_i_136/O
                         net (fo=1, routed)           0.295     8.120    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809[7]_i_136_n_0
    SLICE_X27Y55         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.064     8.184 f  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809[7]_i_56/O
                         net (fo=2, routed)           0.164     8.348    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809[7]_i_56_n_0
    SLICE_X27Y58         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.038     8.386 f  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809[7]_i_25/O
                         net (fo=2, routed)           0.224     8.610    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809[7]_i_25_n_0
    SLICE_X28Y54         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     8.792 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809[7]_i_38/O
                         net (fo=2, routed)           0.226     9.018    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809[7]_i_38_n_0
    SLICE_X29Y53         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.194     9.212 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809_reg[15]_i_25/CO[7]
                         net (fo=1, routed)           0.028     9.240    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809_reg[15]_i_25_n_0
    SLICE_X29Y54         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     9.263 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809_reg[23]_i_25/CO[7]
                         net (fo=1, routed)           0.028     9.291    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809_reg[23]_i_25_n_0
    SLICE_X29Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.109     9.400 f  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809_reg[27]_i_18/O[4]
                         net (fo=2, routed)           0.265     9.665    inst1/inst0/inst0/inst1/inst0/p1_addend_x__3_comb0[21]
    SLICE_X29Y52         LUT5 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.064     9.729 f  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809[23]_i_4/O
                         net (fo=1, routed)           0.282    10.011    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809[23]_i_4_n_0
    SLICE_X28Y53         CARRY8 (Prop_CARRY8_SLICEM_DI[5]_CO[7])
                                                      0.101    10.112 f  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.028    10.140    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809_reg[23]_i_1_n_0
    SLICE_X28Y54         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[4])
                                                      0.116    10.256 f  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809_reg[27]_i_1/CO[4]
                         net (fo=2, routed)           0.277    10.533    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7809_reg[27]_i_1_n_3
    SLICE_X31Y54         LUT1 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.167    10.700 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7811_i_1/O
                         net (fo=1, routed)           0.038    10.738    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7811_comb
    SLICE_X31Y54         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7811_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2700, unset)         0.026     7.026    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X31Y54         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7811_reg/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X31Y54         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     7.018    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7811_reg
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                         -10.738    
  -------------------------------------------------------------------
                         slack                                 -3.720    

Slack (VIOLATED) :        -3.357ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst1/inst0/p0_in1_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        10.340ns  (logic 5.943ns (57.476%)  route 4.397ns (42.524%))
  Logic Levels:           36  (CARRY8=9 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT4=2 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2700, unset)         0.035     0.035    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X18Y61         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p0_in1_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y61         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 f  inst1/inst0/inst0/inst1/inst0/p0_in1_i_reg[28]/Q
                         net (fo=12, routed)          0.116     0.247    inst1/inst0/inst0/inst1/inst0/p1_concat_7301_comb[5]
    SLICE_X18Y63         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.113     0.360 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return_i_18/O
                         net (fo=33, routed)          0.161     0.521    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return_i_18_n_0
    SLICE_X18Y61         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.176     0.697 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return_i_8/O
                         net (fo=2, routed)           0.292     0.989    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/B[9]
    DSP48E2_X1Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[9]_B2_DATA[9])
                                                      0.195     1.184 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     1.184    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X1Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.092     1.276 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     1.276    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X1Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[40])
                                                      0.737     2.013 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_MULTIPLIER_INST/U[40]
                         net (fo=1, routed)           0.000     2.013    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_MULTIPLIER.U<40>
    DSP48E2_X1Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[40]_U_DATA[40])
                                                      0.059     2.072 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_M_DATA_INST/U_DATA[40]
                         net (fo=1, routed)           0.000     2.072    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_M_DATA.U_DATA<40>
    DSP48E2_X1Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[40]_ALU_OUT[47])
                                                      0.699     2.771 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.771    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.930 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     2.946    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__4/PCIN[47]
    DSP48E2_X1Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.698     3.644 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__4/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.644    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__4/DSP_ALU.ALU_OUT<30>
    DSP48E2_X1Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.141     3.785 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__4/DSP_OUTPUT_INST/P[30]
                         net (fo=60, routed)          0.299     4.084    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__4_n_75
    SLICE_X19Y68         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.063     4.147 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[4]_i_5/O
                         net (fo=4, routed)           0.074     4.221    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[4]_i_5_n_0
    SLICE_X19Y68         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.117     4.338 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_55/O
                         net (fo=2, routed)           0.052     4.390    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_55_n_0
    SLICE_X19Y68         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.039     4.429 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_33/O
                         net (fo=16, routed)          0.150     4.579    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_33_n_0
    SLICE_X20Y68         LUT5 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.084     4.663 r  inst1/inst0/inst0/inst1/inst0/p1_is_result_nan__5_i_30/O
                         net (fo=1, routed)           0.271     4.934    inst1/inst0/inst0/inst1/inst0/p1_is_result_nan__5_i_30_n_0
    SLICE_X20Y66         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     5.175 r  inst1/inst0/inst0/inst1/inst0/p1_is_result_nan__5_reg_i_19/CO[7]
                         net (fo=1, routed)           0.028     5.203    inst1/inst0/inst0/inst1/inst0/p1_is_result_nan__5_reg_i_19_n_0
    SLICE_X20Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.226 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp_reg[5]_i_39/CO[7]
                         net (fo=1, routed)           0.028     5.254    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp_reg[5]_i_39_n_0
    SLICE_X20Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.116     5.370 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp_reg[5]_i_15/CO[6]
                         net (fo=13, routed)          0.215     5.585    inst1/inst0/inst0/inst1/inst0/p1_add_7478_comb[23]
    SLICE_X21Y68         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.064     5.649 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_10/O
                         net (fo=5, routed)           0.128     5.777    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_10_n_0
    SLICE_X21Y68         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     5.925 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_8/O
                         net (fo=5, routed)           0.162     6.087    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_8_n_0
    SLICE_X22Y67         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     6.149 f  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_2/O
                         net (fo=55, routed)          0.334     6.483    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_2_n_0
    SLICE_X23Y65         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039     6.522 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[7]_i_71/O
                         net (fo=6, routed)           0.050     6.572    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[7]_i_71_n_0
    SLICE_X23Y65         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.038     6.610 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[7]_i_23/O
                         net (fo=1, routed)           0.130     6.740    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[7]_i_23_n_0
    SLICE_X23Y67         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[3])
                                                      0.163     6.903 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp_reg[7]_i_6/CO[3]
                         net (fo=126, routed)         0.215     7.118    inst1/inst0/inst0/inst1/inst0/p1_ugt_7696_comb
    SLICE_X23Y66         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.148     7.266 f  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[3]_i_1/O
                         net (fo=7, routed)           0.059     7.325    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp_comb[3]
    SLICE_X23Y66         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098     7.423 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_63/O
                         net (fo=6, routed)           0.200     7.623    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_63_n_0
    SLICE_X23Y70         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     7.721 f  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_226/O
                         net (fo=8, routed)           0.130     7.851    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_226_n_0
    SLICE_X23Y71         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.178     8.029 f  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_122/O
                         net (fo=1, routed)           0.118     8.147    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_122_n_0
    SLICE_X23Y72         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     8.294 f  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_55/O
                         net (fo=1, routed)           0.165     8.459    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_55_n_0
    SLICE_X22Y71         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.174     8.633 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_25/O
                         net (fo=2, routed)           0.174     8.807    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_25_n_0
    SLICE_X25Y71         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.148     8.955 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_38/O
                         net (fo=2, routed)           0.156     9.111    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_38_n_0
    SLICE_X27Y71         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     9.302 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[15]_i_25/CO[7]
                         net (fo=1, routed)           0.028     9.330    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[15]_i_25_n_0
    SLICE_X27Y72         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.353 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[23]_i_25/CO[7]
                         net (fo=1, routed)           0.028     9.381    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[23]_i_25_n_0
    SLICE_X27Y73         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     9.526 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[27]_i_16/O[5]
                         net (fo=2, routed)           0.329     9.855    inst1/inst0/inst0/inst1/inst0/p1_addend_x__1_comb0[22]
    SLICE_X28Y75         LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     9.896 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[23]_i_3/O
                         net (fo=1, routed)           0.229    10.125    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[23]_i_3_n_0
    SLICE_X28Y74         CARRY8 (Prop_CARRY8_SLICEM_DI[6]_CO[7])
                                                      0.079    10.204 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.028    10.232    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[23]_i_1_n_0
    SLICE_X28Y75         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.111    10.343 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[27]_i_1/O[3]
                         net (fo=2, routed)           0.032    10.375    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[27]_i_1_n_12
    SLICE_X28Y75         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2700, unset)         0.026     7.026    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X28Y75         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[27]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y75         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[27]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                         -10.375    
  -------------------------------------------------------------------
                         slack                                 -3.357    

Slack (VIOLATED) :        -3.349ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst1/inst0/p0_in1_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        10.332ns  (logic 5.936ns (57.453%)  route 4.396ns (42.547%))
  Logic Levels:           36  (CARRY8=9 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT4=2 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2700, unset)         0.035     0.035    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X18Y61         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p0_in1_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y61         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 f  inst1/inst0/inst0/inst1/inst0/p0_in1_i_reg[28]/Q
                         net (fo=12, routed)          0.116     0.247    inst1/inst0/inst0/inst1/inst0/p1_concat_7301_comb[5]
    SLICE_X18Y63         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.113     0.360 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return_i_18/O
                         net (fo=33, routed)          0.161     0.521    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return_i_18_n_0
    SLICE_X18Y61         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.176     0.697 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return_i_8/O
                         net (fo=2, routed)           0.292     0.989    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/B[9]
    DSP48E2_X1Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[9]_B2_DATA[9])
                                                      0.195     1.184 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     1.184    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X1Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.092     1.276 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     1.276    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X1Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[40])
                                                      0.737     2.013 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_MULTIPLIER_INST/U[40]
                         net (fo=1, routed)           0.000     2.013    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_MULTIPLIER.U<40>
    DSP48E2_X1Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[40]_U_DATA[40])
                                                      0.059     2.072 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_M_DATA_INST/U_DATA[40]
                         net (fo=1, routed)           0.000     2.072    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_M_DATA.U_DATA<40>
    DSP48E2_X1Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[40]_ALU_OUT[47])
                                                      0.699     2.771 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.771    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.930 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     2.946    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__4/PCIN[47]
    DSP48E2_X1Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.698     3.644 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__4/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.644    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__4/DSP_ALU.ALU_OUT<30>
    DSP48E2_X1Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.141     3.785 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__4/DSP_OUTPUT_INST/P[30]
                         net (fo=60, routed)          0.299     4.084    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__4_n_75
    SLICE_X19Y68         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.063     4.147 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[4]_i_5/O
                         net (fo=4, routed)           0.074     4.221    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[4]_i_5_n_0
    SLICE_X19Y68         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.117     4.338 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_55/O
                         net (fo=2, routed)           0.052     4.390    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_55_n_0
    SLICE_X19Y68         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.039     4.429 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_33/O
                         net (fo=16, routed)          0.150     4.579    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_33_n_0
    SLICE_X20Y68         LUT5 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.084     4.663 r  inst1/inst0/inst0/inst1/inst0/p1_is_result_nan__5_i_30/O
                         net (fo=1, routed)           0.271     4.934    inst1/inst0/inst0/inst1/inst0/p1_is_result_nan__5_i_30_n_0
    SLICE_X20Y66         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     5.175 r  inst1/inst0/inst0/inst1/inst0/p1_is_result_nan__5_reg_i_19/CO[7]
                         net (fo=1, routed)           0.028     5.203    inst1/inst0/inst0/inst1/inst0/p1_is_result_nan__5_reg_i_19_n_0
    SLICE_X20Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.226 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp_reg[5]_i_39/CO[7]
                         net (fo=1, routed)           0.028     5.254    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp_reg[5]_i_39_n_0
    SLICE_X20Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.116     5.370 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp_reg[5]_i_15/CO[6]
                         net (fo=13, routed)          0.215     5.585    inst1/inst0/inst0/inst1/inst0/p1_add_7478_comb[23]
    SLICE_X21Y68         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.064     5.649 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_10/O
                         net (fo=5, routed)           0.128     5.777    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_10_n_0
    SLICE_X21Y68         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     5.925 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_8/O
                         net (fo=5, routed)           0.162     6.087    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_8_n_0
    SLICE_X22Y67         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     6.149 f  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_2/O
                         net (fo=55, routed)          0.334     6.483    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_2_n_0
    SLICE_X23Y65         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039     6.522 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[7]_i_71/O
                         net (fo=6, routed)           0.050     6.572    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[7]_i_71_n_0
    SLICE_X23Y65         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.038     6.610 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[7]_i_23/O
                         net (fo=1, routed)           0.130     6.740    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[7]_i_23_n_0
    SLICE_X23Y67         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[3])
                                                      0.163     6.903 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp_reg[7]_i_6/CO[3]
                         net (fo=126, routed)         0.215     7.118    inst1/inst0/inst0/inst1/inst0/p1_ugt_7696_comb
    SLICE_X23Y66         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.148     7.266 f  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[3]_i_1/O
                         net (fo=7, routed)           0.059     7.325    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp_comb[3]
    SLICE_X23Y66         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098     7.423 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_63/O
                         net (fo=6, routed)           0.200     7.623    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_63_n_0
    SLICE_X23Y70         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     7.721 f  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_226/O
                         net (fo=8, routed)           0.130     7.851    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_226_n_0
    SLICE_X23Y71         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.178     8.029 f  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_122/O
                         net (fo=1, routed)           0.118     8.147    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_122_n_0
    SLICE_X23Y72         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     8.294 f  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_55/O
                         net (fo=1, routed)           0.165     8.459    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_55_n_0
    SLICE_X22Y71         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.174     8.633 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_25/O
                         net (fo=2, routed)           0.174     8.807    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_25_n_0
    SLICE_X25Y71         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.148     8.955 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_38/O
                         net (fo=2, routed)           0.156     9.111    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_38_n_0
    SLICE_X27Y71         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     9.302 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[15]_i_25/CO[7]
                         net (fo=1, routed)           0.028     9.330    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[15]_i_25_n_0
    SLICE_X27Y72         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.353 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[23]_i_25/CO[7]
                         net (fo=1, routed)           0.028     9.381    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[23]_i_25_n_0
    SLICE_X27Y73         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     9.526 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[27]_i_16/O[5]
                         net (fo=2, routed)           0.329     9.855    inst1/inst0/inst0/inst1/inst0/p1_addend_x__1_comb0[22]
    SLICE_X28Y75         LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     9.896 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[23]_i_3/O
                         net (fo=1, routed)           0.229    10.125    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[23]_i_3_n_0
    SLICE_X28Y74         CARRY8 (Prop_CARRY8_SLICEM_DI[6]_CO[7])
                                                      0.079    10.204 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.028    10.232    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[23]_i_1_n_0
    SLICE_X28Y75         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.104    10.336 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[27]_i_1/O[1]
                         net (fo=2, routed)           0.031    10.367    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[27]_i_1_n_14
    SLICE_X28Y75         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2700, unset)         0.026     7.026    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X28Y75         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[25]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y75         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027     7.018    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[25]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                         -10.367    
  -------------------------------------------------------------------
                         slack                                 -3.349    

Slack (VIOLATED) :        -3.339ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst1/inst0/p0_in1_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        10.322ns  (logic 5.925ns (57.402%)  route 4.397ns (42.598%))
  Logic Levels:           36  (CARRY8=9 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT4=2 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2700, unset)         0.035     0.035    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X18Y61         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p0_in1_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y61         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 f  inst1/inst0/inst0/inst1/inst0/p0_in1_i_reg[28]/Q
                         net (fo=12, routed)          0.116     0.247    inst1/inst0/inst0/inst1/inst0/p1_concat_7301_comb[5]
    SLICE_X18Y63         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.113     0.360 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return_i_18/O
                         net (fo=33, routed)          0.161     0.521    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return_i_18_n_0
    SLICE_X18Y61         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.176     0.697 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return_i_8/O
                         net (fo=2, routed)           0.292     0.989    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/B[9]
    DSP48E2_X1Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[9]_B2_DATA[9])
                                                      0.195     1.184 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     1.184    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X1Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.092     1.276 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     1.276    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X1Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[40])
                                                      0.737     2.013 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_MULTIPLIER_INST/U[40]
                         net (fo=1, routed)           0.000     2.013    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_MULTIPLIER.U<40>
    DSP48E2_X1Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[40]_U_DATA[40])
                                                      0.059     2.072 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_M_DATA_INST/U_DATA[40]
                         net (fo=1, routed)           0.000     2.072    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_M_DATA.U_DATA<40>
    DSP48E2_X1Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[40]_ALU_OUT[47])
                                                      0.699     2.771 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.771    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.930 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     2.946    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__4/PCIN[47]
    DSP48E2_X1Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.698     3.644 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__4/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.644    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__4/DSP_ALU.ALU_OUT<30>
    DSP48E2_X1Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.141     3.785 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__4/DSP_OUTPUT_INST/P[30]
                         net (fo=60, routed)          0.299     4.084    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__4_n_75
    SLICE_X19Y68         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.063     4.147 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[4]_i_5/O
                         net (fo=4, routed)           0.074     4.221    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[4]_i_5_n_0
    SLICE_X19Y68         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.117     4.338 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_55/O
                         net (fo=2, routed)           0.052     4.390    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_55_n_0
    SLICE_X19Y68         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.039     4.429 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_33/O
                         net (fo=16, routed)          0.150     4.579    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_33_n_0
    SLICE_X20Y68         LUT5 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.084     4.663 r  inst1/inst0/inst0/inst1/inst0/p1_is_result_nan__5_i_30/O
                         net (fo=1, routed)           0.271     4.934    inst1/inst0/inst0/inst1/inst0/p1_is_result_nan__5_i_30_n_0
    SLICE_X20Y66         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     5.175 r  inst1/inst0/inst0/inst1/inst0/p1_is_result_nan__5_reg_i_19/CO[7]
                         net (fo=1, routed)           0.028     5.203    inst1/inst0/inst0/inst1/inst0/p1_is_result_nan__5_reg_i_19_n_0
    SLICE_X20Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.226 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp_reg[5]_i_39/CO[7]
                         net (fo=1, routed)           0.028     5.254    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp_reg[5]_i_39_n_0
    SLICE_X20Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.116     5.370 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp_reg[5]_i_15/CO[6]
                         net (fo=13, routed)          0.215     5.585    inst1/inst0/inst0/inst1/inst0/p1_add_7478_comb[23]
    SLICE_X21Y68         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.064     5.649 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_10/O
                         net (fo=5, routed)           0.128     5.777    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_10_n_0
    SLICE_X21Y68         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     5.925 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_8/O
                         net (fo=5, routed)           0.162     6.087    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_8_n_0
    SLICE_X22Y67         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     6.149 f  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_2/O
                         net (fo=55, routed)          0.334     6.483    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_2_n_0
    SLICE_X23Y65         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039     6.522 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[7]_i_71/O
                         net (fo=6, routed)           0.050     6.572    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[7]_i_71_n_0
    SLICE_X23Y65         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.038     6.610 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[7]_i_23/O
                         net (fo=1, routed)           0.130     6.740    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[7]_i_23_n_0
    SLICE_X23Y67         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[3])
                                                      0.163     6.903 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp_reg[7]_i_6/CO[3]
                         net (fo=126, routed)         0.215     7.118    inst1/inst0/inst0/inst1/inst0/p1_ugt_7696_comb
    SLICE_X23Y66         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.148     7.266 f  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[3]_i_1/O
                         net (fo=7, routed)           0.059     7.325    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp_comb[3]
    SLICE_X23Y66         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098     7.423 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_63/O
                         net (fo=6, routed)           0.200     7.623    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_63_n_0
    SLICE_X23Y70         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     7.721 f  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_226/O
                         net (fo=8, routed)           0.130     7.851    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_226_n_0
    SLICE_X23Y71         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.178     8.029 f  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_122/O
                         net (fo=1, routed)           0.118     8.147    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_122_n_0
    SLICE_X23Y72         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     8.294 f  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_55/O
                         net (fo=1, routed)           0.165     8.459    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_55_n_0
    SLICE_X22Y71         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.174     8.633 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_25/O
                         net (fo=2, routed)           0.174     8.807    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_25_n_0
    SLICE_X25Y71         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.148     8.955 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_38/O
                         net (fo=2, routed)           0.156     9.111    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_38_n_0
    SLICE_X27Y71         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     9.302 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[15]_i_25/CO[7]
                         net (fo=1, routed)           0.028     9.330    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[15]_i_25_n_0
    SLICE_X27Y72         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.353 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[23]_i_25/CO[7]
                         net (fo=1, routed)           0.028     9.381    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[23]_i_25_n_0
    SLICE_X27Y73         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     9.526 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[27]_i_16/O[5]
                         net (fo=2, routed)           0.329     9.855    inst1/inst0/inst0/inst1/inst0/p1_addend_x__1_comb0[22]
    SLICE_X28Y75         LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     9.896 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[23]_i_3/O
                         net (fo=1, routed)           0.229    10.125    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[23]_i_3_n_0
    SLICE_X28Y74         CARRY8 (Prop_CARRY8_SLICEM_DI[6]_CO[7])
                                                      0.079    10.204 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.028    10.232    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[23]_i_1_n_0
    SLICE_X28Y75         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093    10.325 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[27]_i_1/O[2]
                         net (fo=2, routed)           0.032    10.357    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[27]_i_1_n_13
    SLICE_X28Y75         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2700, unset)         0.026     7.026    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X28Y75         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[26]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y75         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027     7.018    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[26]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                         -10.357    
  -------------------------------------------------------------------
                         slack                                 -3.339    

Slack (VIOLATED) :        -3.323ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst1/inst0/p0_in1_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        10.306ns  (logic 5.911ns (57.355%)  route 4.395ns (42.645%))
  Logic Levels:           36  (CARRY8=9 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT4=2 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2700, unset)         0.035     0.035    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X18Y61         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p0_in1_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y61         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 f  inst1/inst0/inst0/inst1/inst0/p0_in1_i_reg[28]/Q
                         net (fo=12, routed)          0.116     0.247    inst1/inst0/inst0/inst1/inst0/p1_concat_7301_comb[5]
    SLICE_X18Y63         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.113     0.360 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return_i_18/O
                         net (fo=33, routed)          0.161     0.521    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return_i_18_n_0
    SLICE_X18Y61         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.176     0.697 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return_i_8/O
                         net (fo=2, routed)           0.292     0.989    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/B[9]
    DSP48E2_X1Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[9]_B2_DATA[9])
                                                      0.195     1.184 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     1.184    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X1Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.092     1.276 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     1.276    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X1Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[40])
                                                      0.737     2.013 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_MULTIPLIER_INST/U[40]
                         net (fo=1, routed)           0.000     2.013    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_MULTIPLIER.U<40>
    DSP48E2_X1Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[40]_U_DATA[40])
                                                      0.059     2.072 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_M_DATA_INST/U_DATA[40]
                         net (fo=1, routed)           0.000     2.072    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_M_DATA.U_DATA<40>
    DSP48E2_X1Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[40]_ALU_OUT[47])
                                                      0.699     2.771 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.771    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.930 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     2.946    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__4/PCIN[47]
    DSP48E2_X1Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.698     3.644 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__4/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.644    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__4/DSP_ALU.ALU_OUT<30>
    DSP48E2_X1Y27        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.141     3.785 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__4/DSP_OUTPUT_INST/P[30]
                         net (fo=60, routed)          0.299     4.084    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return__4_n_75
    SLICE_X19Y68         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.063     4.147 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[4]_i_5/O
                         net (fo=4, routed)           0.074     4.221    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[4]_i_5_n_0
    SLICE_X19Y68         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.117     4.338 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_55/O
                         net (fo=2, routed)           0.052     4.390    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_55_n_0
    SLICE_X19Y68         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.039     4.429 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_33/O
                         net (fo=16, routed)          0.150     4.579    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_33_n_0
    SLICE_X20Y68         LUT5 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.084     4.663 r  inst1/inst0/inst0/inst1/inst0/p1_is_result_nan__5_i_30/O
                         net (fo=1, routed)           0.271     4.934    inst1/inst0/inst0/inst1/inst0/p1_is_result_nan__5_i_30_n_0
    SLICE_X20Y66         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     5.175 r  inst1/inst0/inst0/inst1/inst0/p1_is_result_nan__5_reg_i_19/CO[7]
                         net (fo=1, routed)           0.028     5.203    inst1/inst0/inst0/inst1/inst0/p1_is_result_nan__5_reg_i_19_n_0
    SLICE_X20Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.226 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp_reg[5]_i_39/CO[7]
                         net (fo=1, routed)           0.028     5.254    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp_reg[5]_i_39_n_0
    SLICE_X20Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.116     5.370 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp_reg[5]_i_15/CO[6]
                         net (fo=13, routed)          0.215     5.585    inst1/inst0/inst0/inst1/inst0/p1_add_7478_comb[23]
    SLICE_X21Y68         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.064     5.649 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_10/O
                         net (fo=5, routed)           0.128     5.777    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_10_n_0
    SLICE_X21Y68         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     5.925 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_8/O
                         net (fo=5, routed)           0.162     6.087    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_8_n_0
    SLICE_X22Y67         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     6.149 f  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_2/O
                         net (fo=55, routed)          0.334     6.483    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[5]_i_2_n_0
    SLICE_X23Y65         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039     6.522 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[7]_i_71/O
                         net (fo=6, routed)           0.050     6.572    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[7]_i_71_n_0
    SLICE_X23Y65         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.038     6.610 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[7]_i_23/O
                         net (fo=1, routed)           0.130     6.740    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[7]_i_23_n_0
    SLICE_X23Y67         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[3])
                                                      0.163     6.903 r  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp_reg[7]_i_6/CO[3]
                         net (fo=126, routed)         0.215     7.118    inst1/inst0/inst0/inst1/inst0/p1_ugt_7696_comb
    SLICE_X23Y66         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.148     7.266 f  inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp[3]_i_1/O
                         net (fo=7, routed)           0.059     7.325    inst1/inst0/inst0/inst1/inst0/p1_greater_exp_bexp_comb[3]
    SLICE_X23Y66         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098     7.423 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_63/O
                         net (fo=6, routed)           0.200     7.623    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_63_n_0
    SLICE_X23Y70         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     7.721 f  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_226/O
                         net (fo=8, routed)           0.130     7.851    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_226_n_0
    SLICE_X23Y71         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.178     8.029 f  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_122/O
                         net (fo=1, routed)           0.118     8.147    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_122_n_0
    SLICE_X23Y72         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     8.294 f  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_55/O
                         net (fo=1, routed)           0.165     8.459    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_55_n_0
    SLICE_X22Y71         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.174     8.633 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_25/O
                         net (fo=2, routed)           0.174     8.807    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_25_n_0
    SLICE_X25Y71         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.148     8.955 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_38/O
                         net (fo=2, routed)           0.156     9.111    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[7]_i_38_n_0
    SLICE_X27Y71         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     9.302 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[15]_i_25/CO[7]
                         net (fo=1, routed)           0.028     9.330    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[15]_i_25_n_0
    SLICE_X27Y72         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     9.353 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[23]_i_25/CO[7]
                         net (fo=1, routed)           0.028     9.381    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[23]_i_25_n_0
    SLICE_X27Y73         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     9.526 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[27]_i_16/O[5]
                         net (fo=2, routed)           0.329     9.855    inst1/inst0/inst0/inst1/inst0/p1_addend_x__1_comb0[22]
    SLICE_X28Y75         LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     9.896 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[23]_i_3/O
                         net (fo=1, routed)           0.229    10.125    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808[23]_i_3_n_0
    SLICE_X28Y74         CARRY8 (Prop_CARRY8_SLICEM_DI[6]_CO[7])
                                                      0.079    10.204 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.028    10.232    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[23]_i_1_n_0
    SLICE_X28Y75         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.079    10.311 r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[27]_i_1/O[0]
                         net (fo=2, routed)           0.030    10.341    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[27]_i_1_n_15
    SLICE_X28Y75         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2700, unset)         0.026     7.026    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X28Y75         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[24]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y75         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027     7.018    inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[24]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                         -10.341    
  -------------------------------------------------------------------
                         slack                                 -3.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 go0/c0/state0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            go0/c0/state0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2700, unset)         0.012     0.012    go0/c0/state0/clk
    SLICE_X10Y92         FDRE                                         r  go0/c0/state0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y92         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  go0/c0/state0/out_reg[2]/Q
                         net (fo=6, routed)           0.027     0.078    go0/c0/state0/out_reg_n_0_[2]
    SLICE_X10Y92         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.015     0.093 r  go0/c0/state0/out[2]_i_1__11/O
                         net (fo=1, routed)           0.015     0.108    go0/c0/state0/out[2]_i_1__11_n_0
    SLICE_X10Y92         FDRE                                         r  go0/c0/state0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2700, unset)         0.018     0.018    go0/c0/state0/clk
    SLICE_X10Y92         FDRE                                         r  go0/c0/state0/out_reg[2]/C
                         clock pessimism              0.000     0.018    
    SLICE_X10Y92         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    go0/c0/state0/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 go0/c1/state0/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            go0/c1/state0/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2700, unset)         0.012     0.012    go0/c1/state0/clk
    SLICE_X12Y94         FDRE                                         r  go0/c1/state0/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  go0/c1/state0/out_reg[5]/Q
                         net (fo=5, routed)           0.027     0.078    go0/c1/state0/out_reg_n_0_[5]
    SLICE_X12Y94         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.093 r  go0/c1/state0/out[5]_i_2__8/O
                         net (fo=1, routed)           0.015     0.108    go0/c1/state0/out[5]_i_2__8_n_0
    SLICE_X12Y94         FDRE                                         r  go0/c1/state0/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2700, unset)         0.018     0.018    go0/c1/state0/clk
    SLICE_X12Y94         FDRE                                         r  go0/c1/state0/out_reg[5]/C
                         clock pessimism              0.000     0.018    
    SLICE_X12Y94         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    go0/c1/state0/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 go0/c0/state0/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            go0/c0/state0/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2700, unset)         0.012     0.012    go0/c0/state0/clk
    SLICE_X10Y92         FDRE                                         r  go0/c0/state0/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y92         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  go0/c0/state0/out_reg[5]/Q
                         net (fo=6, routed)           0.028     0.079    go0/c0/state0/out_reg_n_0_[5]
    SLICE_X10Y92         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.093 r  go0/c0/state0/out[5]_i_2__7/O
                         net (fo=1, routed)           0.017     0.110    go0/c0/state0/out[5]_i_2__7_n_0
    SLICE_X10Y92         FDRE                                         r  go0/c0/state0/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2700, unset)         0.018     0.018    go0/c0/state0/clk
    SLICE_X10Y92         FDRE                                         r  go0/c0/state0/out_reg[5]/C
                         clock pessimism              0.000     0.018    
    SLICE_X10Y92         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    go0/c0/state0/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 go0/c1/state0/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            go0/c1/state0/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2700, unset)         0.012     0.012    go0/c1/state0/clk
    SLICE_X12Y94         FDRE                                         r  go0/c1/state0/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 f  go0/c1/state0/out_reg[5]/Q
                         net (fo=5, routed)           0.028     0.079    go0/c1/state0/out_reg_n_0_[5]
    SLICE_X12Y94         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.093 r  go0/c1/state0/out[4]_i_1__12/O
                         net (fo=1, routed)           0.017     0.110    go0/c1/state0/out[4]_i_1__12_n_0
    SLICE_X12Y94         FDRE                                         r  go0/c1/state0/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2700, unset)         0.018     0.018    go0/c1/state0/clk
    SLICE_X12Y94         FDRE                                         r  go0/c1/state0/out_reg[4]/C
                         clock pessimism              0.000     0.018    
    SLICE_X12Y94         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    go0/c1/state0/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 inst1/inst0/inst43/r/out_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst4/r/out_reg[382]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.063ns (63.636%)  route 0.036ns (36.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2700, unset)         0.013     0.013    inst1/inst0/inst43/r/clk
    SLICE_X14Y55         FDRE                                         r  inst1/inst0/inst43/r/out_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.052 r  inst1/inst0/inst43/r/out_reg[62]/Q
                         net (fo=2, routed)           0.027     0.079    inst1/inst0/inst43/Q[45]
    SLICE_X14Y55         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.024     0.103 r  inst1/inst0/inst43/out[382]_i_1/O
                         net (fo=1, routed)           0.009     0.112    inst1/inst0/inst4/r/D[382]
    SLICE_X14Y55         FDRE                                         r  inst1/inst0/inst4/r/out_reg[382]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2700, unset)         0.019     0.019    inst1/inst0/inst4/r/clk
    SLICE_X14Y55         FDRE                                         r  inst1/inst0/inst4/r/out_reg[382]/C
                         clock pessimism              0.000     0.019    
    SLICE_X14Y55         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     0.066    inst1/inst0/inst4/r/out_reg[382]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 inst1/inst0/inst128/r/out_reg[78]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst4/r/out_reg[526]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.063ns (63.636%)  route 0.036ns (36.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2700, unset)         0.013     0.013    inst1/inst0/inst128/r/clk
    SLICE_X24Y26         FDRE                                         r  inst1/inst0/inst128/r/out_reg[78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y26         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.052 r  inst1/inst0/inst128/r/out_reg[78]/Q
                         net (fo=2, routed)           0.027     0.079    inst1/inst0/inst128/Q[59]
    SLICE_X24Y26         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.024     0.103 r  inst1/inst0/inst128/out[526]_i_1/O
                         net (fo=1, routed)           0.009     0.112    inst1/inst0/inst4/r/D[526]
    SLICE_X24Y26         FDRE                                         r  inst1/inst0/inst4/r/out_reg[526]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2700, unset)         0.019     0.019    inst1/inst0/inst4/r/clk
    SLICE_X24Y26         FDRE                                         r  inst1/inst0/inst4/r/out_reg[526]/C
                         clock pessimism              0.000     0.019    
    SLICE_X24Y26         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     0.066    inst1/inst0/inst4/r/out_reg[526]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 inst1/inst0/ev00/c1/state0/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/ev00/c1/state0/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.102%)  route 0.044ns (44.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2700, unset)         0.012     0.012    inst1/inst0/ev00/c1/state0/clk
    SLICE_X8Y21          FDRE                                         r  inst1/inst0/ev00/c1/state0/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  inst1/inst0/ev00/c1/state0/out_reg[5]/Q
                         net (fo=5, routed)           0.029     0.080    inst1/inst0/ev00/c1/state0/out_reg_n_0_[5]
    SLICE_X8Y21          LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.095 r  inst1/inst0/ev00/c1/state0/out[5]_i_2__4/O
                         net (fo=1, routed)           0.015     0.110    inst1/inst0/ev00/c1/state0/out[5]_i_2__4_n_0
    SLICE_X8Y21          FDRE                                         r  inst1/inst0/ev00/c1/state0/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2700, unset)         0.018     0.018    inst1/inst0/ev00/c1/state0/clk
    SLICE_X8Y21          FDRE                                         r  inst1/inst0/ev00/c1/state0/out_reg[5]/C
                         clock pessimism              0.000     0.018    
    SLICE_X8Y21          FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    inst1/inst0/ev00/c1/state0/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 inst1/ev00/c1/state0/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/ev00/c1/state0/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.052ns (52.000%)  route 0.048ns (48.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2700, unset)         0.013     0.013    inst1/ev00/c1/state0/clk
    SLICE_X14Y103        FDRE                                         r  inst1/ev00/c1/state0/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y103        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  inst1/ev00/c1/state0/out_reg[5]/Q
                         net (fo=5, routed)           0.027     0.078    inst1/ev00/c1/state0/out_reg_n_0_[5]
    SLICE_X14Y103        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.014     0.092 r  inst1/ev00/c1/state0/out[5]_i_2__6/O
                         net (fo=1, routed)           0.021     0.113    inst1/ev00/c1/state0/out[5]_i_2__6_n_0
    SLICE_X14Y103        FDRE                                         r  inst1/ev00/c1/state0/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2700, unset)         0.019     0.019    inst1/ev00/c1/state0/clk
    SLICE_X14Y103        FDRE                                         r  inst1/ev00/c1/state0/out_reg[5]/C
                         clock pessimism              0.000     0.019    
    SLICE_X14Y103        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.065    inst1/ev00/c1/state0/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 inst1/inst0/ev00/c1/state0/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/ev00/c1/state0/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.053ns (53.000%)  route 0.047ns (47.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2700, unset)         0.012     0.012    inst1/inst0/ev00/c1/state0/clk
    SLICE_X8Y21          FDRE                                         r  inst1/inst0/ev00/c1/state0/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 f  inst1/inst0/ev00/c1/state0/out_reg[5]/Q
                         net (fo=5, routed)           0.030     0.081    inst1/inst0/ev00/c1/state0/out_reg_n_0_[5]
    SLICE_X8Y21          LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.095 r  inst1/inst0/ev00/c1/state0/out[4]_i_1__8/O
                         net (fo=1, routed)           0.017     0.112    inst1/inst0/ev00/c1/state0/out[4]_i_1__8_n_0
    SLICE_X8Y21          FDRE                                         r  inst1/inst0/ev00/c1/state0/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2700, unset)         0.018     0.018    inst1/inst0/ev00/c1/state0/clk
    SLICE_X8Y21          FDRE                                         r  inst1/inst0/ev00/c1/state0/out_reg[4]/C
                         clock pessimism              0.000     0.018    
    SLICE_X8Y21          FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    inst1/inst0/ev00/c1/state0/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 inst1/inst0/inst4/r/out_reg[143]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst111/r/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.061ns (60.396%)  route 0.040ns (39.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2700, unset)         0.013     0.013    inst1/inst0/inst4/r/clk
    SLICE_X22Y27         FDRE                                         r  inst1/inst0/inst4/r/out_reg[143]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y27         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  inst1/inst0/inst4/r/out_reg[143]/Q
                         net (fo=2, routed)           0.026     0.078    inst1/inst0/ev00/c0/state0/Q[143]
    SLICE_X22Y27         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.022     0.100 r  inst1/inst0/ev00/c0/state0/out[15]_i_1__3/O
                         net (fo=2, routed)           0.014     0.114    inst1/inst0/inst111/r/D[15]
    SLICE_X22Y27         FDRE                                         r  inst1/inst0/inst111/r/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2700, unset)         0.019     0.019    inst1/inst0/inst111/r/clk
    SLICE_X22Y27         FDRE                                         r  inst1/inst0/inst111/r/out_reg[15]/C
                         clock pessimism              0.000     0.019    
    SLICE_X22Y27         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    inst1/inst0/inst111/r/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            0.550         7.000       6.450      SLICE_X11Y94  go0/c0/done0/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         7.000       6.450      SLICE_X11Y92  go0/c0/state0/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         7.000       6.450      SLICE_X11Y92  go0/c0/state0/out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.550         7.000       6.450      SLICE_X10Y92  go0/c0/state0/out_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.550         7.000       6.450      SLICE_X10Y92  go0/c0/state0/out_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.550         7.000       6.450      SLICE_X10Y92  go0/c0/state0/out_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.550         7.000       6.450      SLICE_X10Y92  go0/c0/state0/out_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.550         7.000       6.450      SLICE_X28Y72  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.550         7.000       6.450      SLICE_X28Y72  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.550         7.000       6.450      SLICE_X28Y72  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X11Y94  go0/c0/done0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X11Y92  go0/c0/state0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X11Y92  go0/c0/state0/out_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X10Y92  go0/c0/state0/out_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X10Y92  go0/c0/state0/out_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X10Y92  go0/c0/state0/out_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X10Y92  go0/c0/state0/out_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X28Y72  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X28Y72  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X28Y72  inst1/inst0/inst0/inst1/inst0/p1_bit_slice_7808_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X11Y94  go0/c0/done0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X11Y94  go0/c0/done0/out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X11Y92  go0/c0/state0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X11Y92  go0/c0/state0/out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X11Y92  go0/c0/state0/out_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X11Y92  go0/c0/state0/out_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X10Y92  go0/c0/state0/out_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X10Y92  go0/c0/state0/out_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X10Y92  go0/c0/state0/out_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X10Y92  go0/c0/state0/out_reg[3]/C



