<stg><name>lstm_function_Pipeline_VITIS_LOOP_69_3</name>


<trans_list>

<trans id="33" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:1 %store_ln69 = store i8 0, i8 %j

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc29

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc29:0 %j_2 = load i8 %j

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc29:1 %icmp_ln69 = icmp_eq  i8 %j_2, i8 200

]]></Node>
<StgValue><ssdm name="icmp_ln69"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc29:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 200, i64 200, i64 200

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc29:3 %add_ln69 = add i8 %j_2, i8 1

]]></Node>
<StgValue><ssdm name="add_ln69"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc29:4 %br_ln69 = br i1 %icmp_ln69, void %for.inc29.split, void %VITIS_LOOP_10_2.lr.ph.i.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="8">
<![CDATA[
for.inc29.split:0 %zext_ln69 = zext i8 %j_2

]]></Node>
<StgValue><ssdm name="zext_ln69"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc29.split:3 %lstm_weights_2_txt_0_addr = getelementptr i15 %lstm_weights_2_txt_0, i64 0, i64 %zext_ln69

]]></Node>
<StgValue><ssdm name="lstm_weights_2_txt_0_addr"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="15" op_0_bw="8">
<![CDATA[
for.inc29.split:5 %lstm_weights_2_txt_0_load = load i8 %lstm_weights_2_txt_0_addr

]]></Node>
<StgValue><ssdm name="lstm_weights_2_txt_0_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc29.split:8 %store_ln69 = store i8 %add_ln69, i8 %j

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0">
<![CDATA[
VITIS_LOOP_10_2.lr.ph.i.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc29.split:1 %specpipeline_ln69 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln69"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc29.split:2 %specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln69"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc29.split:4 %matrix_row_addr = getelementptr i16 %matrix_row, i64 0, i64 %zext_ln69

]]></Node>
<StgValue><ssdm name="matrix_row_addr"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="15" op_0_bw="8">
<![CDATA[
for.inc29.split:5 %lstm_weights_2_txt_0_load = load i8 %lstm_weights_2_txt_0_addr

]]></Node>
<StgValue><ssdm name="lstm_weights_2_txt_0_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="15">
<![CDATA[
for.inc29.split:6 %sext_ln70 = sext i15 %lstm_weights_2_txt_0_load

]]></Node>
<StgValue><ssdm name="sext_ln70"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc29.split:7 %store_ln70 = store i16 %sext_ln70, i8 %matrix_row_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
for.inc29.split:9 %br_ln69 = br void %for.inc29

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="34" name="matrix_row" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="matrix_row"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="35" name="lstm_weights_2_txt_0" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="lstm_weights_2_txt_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="37" from="StgValue_36" to="j" fromId="36" toId="5">
</dataflow>
<dataflow id="39" from="StgValue_38" to="store_ln69" fromId="38" toId="6">
</dataflow>
<dataflow id="40" from="j" to="store_ln69" fromId="5" toId="6">
</dataflow>
<dataflow id="41" from="j" to="j_2" fromId="5" toId="8">
</dataflow>
<dataflow id="42" from="j_2" to="icmp_ln69" fromId="8" toId="9">
</dataflow>
<dataflow id="44" from="StgValue_43" to="icmp_ln69" fromId="43" toId="9">
</dataflow>
<dataflow id="46" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="45" toId="10">
</dataflow>
<dataflow id="48" from="StgValue_47" to="empty" fromId="47" toId="10">
</dataflow>
<dataflow id="49" from="StgValue_47" to="empty" fromId="47" toId="10">
</dataflow>
<dataflow id="50" from="StgValue_47" to="empty" fromId="47" toId="10">
</dataflow>
<dataflow id="51" from="j_2" to="add_ln69" fromId="8" toId="11">
</dataflow>
<dataflow id="53" from="StgValue_52" to="add_ln69" fromId="52" toId="11">
</dataflow>
<dataflow id="54" from="icmp_ln69" to="br_ln69" fromId="9" toId="12">
</dataflow>
<dataflow id="55" from="j_2" to="zext_ln69" fromId="8" toId="13">
</dataflow>
<dataflow id="56" from="lstm_weights_2_txt_0" to="lstm_weights_2_txt_0_addr" fromId="35" toId="14">
</dataflow>
<dataflow id="58" from="StgValue_57" to="lstm_weights_2_txt_0_addr" fromId="57" toId="14">
</dataflow>
<dataflow id="59" from="zext_ln69" to="lstm_weights_2_txt_0_addr" fromId="13" toId="14">
</dataflow>
<dataflow id="60" from="lstm_weights_2_txt_0_addr" to="lstm_weights_2_txt_0_load" fromId="14" toId="15">
</dataflow>
<dataflow id="61" from="add_ln69" to="store_ln69" fromId="11" toId="16">
</dataflow>
<dataflow id="62" from="j" to="store_ln69" fromId="5" toId="16">
</dataflow>
<dataflow id="64" from="_ssdm_op_SpecPipeline" to="specpipeline_ln69" fromId="63" toId="17">
</dataflow>
<dataflow id="66" from="StgValue_65" to="specpipeline_ln69" fromId="65" toId="17">
</dataflow>
<dataflow id="68" from="StgValue_67" to="specpipeline_ln69" fromId="67" toId="17">
</dataflow>
<dataflow id="69" from="StgValue_67" to="specpipeline_ln69" fromId="67" toId="17">
</dataflow>
<dataflow id="70" from="StgValue_67" to="specpipeline_ln69" fromId="67" toId="17">
</dataflow>
<dataflow id="72" from="empty_0" to="specpipeline_ln69" fromId="71" toId="17">
</dataflow>
<dataflow id="74" from="_ssdm_op_SpecLoopName" to="specloopname_ln69" fromId="73" toId="18">
</dataflow>
<dataflow id="76" from="empty_17" to="specloopname_ln69" fromId="75" toId="18">
</dataflow>
<dataflow id="77" from="matrix_row" to="matrix_row_addr" fromId="34" toId="19">
</dataflow>
<dataflow id="78" from="StgValue_57" to="matrix_row_addr" fromId="57" toId="19">
</dataflow>
<dataflow id="79" from="zext_ln69" to="matrix_row_addr" fromId="13" toId="19">
</dataflow>
<dataflow id="80" from="lstm_weights_2_txt_0_addr" to="lstm_weights_2_txt_0_load" fromId="14" toId="20">
</dataflow>
<dataflow id="81" from="lstm_weights_2_txt_0_load" to="sext_ln70" fromId="20" toId="21">
</dataflow>
<dataflow id="82" from="sext_ln70" to="store_ln70" fromId="21" toId="22">
</dataflow>
<dataflow id="83" from="matrix_row_addr" to="store_ln70" fromId="19" toId="22">
</dataflow>
<dataflow id="84" from="icmp_ln69" to="StgValue_2" fromId="9" toId="2">
</dataflow>
</dataflows>


</stg>
