#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~8.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~8.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n121059.in[0] (.names)                                                                                                        1.338     3.910
n121059.out[0] (.names)                                                                                                       0.261     4.171
n121058.in[4] (.names)                                                                                                        1.338     5.508
n121058.out[0] (.names)                                                                                                       0.261     5.769
n121055.in[4] (.names)                                                                                                        1.338     7.107
n121055.out[0] (.names)                                                                                                       0.261     7.368
matrix_multiplication^data_from_out_mat~8.in[0] (.names)                                                                      1.338     8.706
matrix_multiplication^data_from_out_mat~8.out[0] (.names)                                                                     0.261     8.967
out:matrix_multiplication^data_from_out_mat~8.outpad[0] (.output)                                                             1.338    10.305
data arrival time                                                                                                                      10.305

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                     -10.305
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -10.305


#Path 2
Startpoint: matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~7.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~7.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n121016.in[0] (.names)                                                                                                        1.338     3.910
n121016.out[0] (.names)                                                                                                       0.261     4.171
n121015.in[3] (.names)                                                                                                        1.338     5.508
n121015.out[0] (.names)                                                                                                       0.261     5.769
n121011.in[4] (.names)                                                                                                        1.338     7.107
n121011.out[0] (.names)                                                                                                       0.261     7.368
matrix_multiplication^data_from_out_mat~7.in[1] (.names)                                                                      1.338     8.706
matrix_multiplication^data_from_out_mat~7.out[0] (.names)                                                                     0.261     8.967
out:matrix_multiplication^data_from_out_mat~7.outpad[0] (.output)                                                             1.338    10.305
data arrival time                                                                                                                      10.305

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                     -10.305
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -10.305


#Path 3
Startpoint: matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~6.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n120951.in[0] (.names)                                                                                                        1.338     3.910
n120951.out[0] (.names)                                                                                                       0.261     4.171
n120950.in[4] (.names)                                                                                                        1.338     5.508
n120950.out[0] (.names)                                                                                                       0.261     5.769
n120941.in[3] (.names)                                                                                                        1.338     7.107
n120941.out[0] (.names)                                                                                                       0.261     7.368
matrix_multiplication^data_from_out_mat~6.in[0] (.names)                                                                      1.338     8.706
matrix_multiplication^data_from_out_mat~6.out[0] (.names)                                                                     0.261     8.967
out:matrix_multiplication^data_from_out_mat~6.outpad[0] (.output)                                                             1.338    10.305
data arrival time                                                                                                                      10.305

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                     -10.305
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -10.305


#Path 4
Startpoint: matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~4.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~4.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n120829.in[0] (.names)                                                                                                        1.338     3.910
n120829.out[0] (.names)                                                                                                       0.261     4.171
n120828.in[4] (.names)                                                                                                        1.338     5.508
n120828.out[0] (.names)                                                                                                       0.261     5.769
n120825.in[4] (.names)                                                                                                        1.338     7.107
n120825.out[0] (.names)                                                                                                       0.261     7.368
matrix_multiplication^data_from_out_mat~4.in[0] (.names)                                                                      1.338     8.706
matrix_multiplication^data_from_out_mat~4.out[0] (.names)                                                                     0.261     8.967
out:matrix_multiplication^data_from_out_mat~4.outpad[0] (.output)                                                             1.338    10.305
data arrival time                                                                                                                      10.305

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                     -10.305
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -10.305


#Path 5
Startpoint: matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~2.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~2.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n120740.in[0] (.names)                                                                                                        1.338     3.910
n120740.out[0] (.names)                                                                                                       0.261     4.171
n120739.in[3] (.names)                                                                                                        1.338     5.508
n120739.out[0] (.names)                                                                                                       0.261     5.769
n120738.in[3] (.names)                                                                                                        1.338     7.107
n120738.out[0] (.names)                                                                                                       0.261     7.368
matrix_multiplication^data_from_out_mat~2.in[3] (.names)                                                                      1.338     8.706
matrix_multiplication^data_from_out_mat~2.out[0] (.names)                                                                     0.261     8.967
out:matrix_multiplication^data_from_out_mat~2.outpad[0] (.output)                                                             1.338    10.305
data arrival time                                                                                                                      10.305

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                     -10.305
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -10.305


#Path 6
Startpoint: matrix_multiplication.ram+matrix_c_1_7.single_port_ram+u_single_port_ram^out~1.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~1.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_1_7.single_port_ram+u_single_port_ram^out~1.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_7.single_port_ram+u_single_port_ram^out~1.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n120681.in[0] (.names)                                                                                                        1.338     3.910
n120681.out[0] (.names)                                                                                                       0.261     4.171
n120680.in[3] (.names)                                                                                                        1.338     5.508
n120680.out[0] (.names)                                                                                                       0.261     5.769
n120676.in[5] (.names)                                                                                                        1.338     7.107
n120676.out[0] (.names)                                                                                                       0.261     7.368
matrix_multiplication^data_from_out_mat~1.in[2] (.names)                                                                      1.338     8.706
matrix_multiplication^data_from_out_mat~1.out[0] (.names)                                                                     0.261     8.967
out:matrix_multiplication^data_from_out_mat~1.outpad[0] (.output)                                                             1.338    10.305
data arrival time                                                                                                                      10.305

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                     -10.305
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -10.305


#Path 7
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~55.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~55.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n123806.in[0] (.names)                                                                                                         1.338     3.910
n123806.out[0] (.names)                                                                                                        0.261     4.171
n123805.in[3] (.names)                                                                                                         1.338     5.508
n123805.out[0] (.names)                                                                                                        0.261     5.769
n123800.in[1] (.names)                                                                                                         1.338     7.107
n123800.out[0] (.names)                                                                                                        0.261     7.368
matrix_multiplication^data_from_out_mat~55.in[1] (.names)                                                                      1.338     8.706
matrix_multiplication^data_from_out_mat~55.out[0] (.names)                                                                     0.261     8.967
out:matrix_multiplication^data_from_out_mat~55.outpad[0] (.output)                                                             1.338    10.305
data arrival time                                                                                                                       10.305

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                      -10.305
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -10.305


#Path 8
Startpoint: matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~54.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~54.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n123747.in[0] (.names)                                                                                                         1.338     3.910
n123747.out[0] (.names)                                                                                                        0.261     4.171
n123746.in[4] (.names)                                                                                                         1.338     5.508
n123746.out[0] (.names)                                                                                                        0.261     5.769
n123743.in[4] (.names)                                                                                                         1.338     7.107
n123743.out[0] (.names)                                                                                                        0.261     7.368
matrix_multiplication^data_from_out_mat~54.in[1] (.names)                                                                      1.338     8.706
matrix_multiplication^data_from_out_mat~54.out[0] (.names)                                                                     0.261     8.967
out:matrix_multiplication^data_from_out_mat~54.outpad[0] (.output)                                                             1.338    10.305
data arrival time                                                                                                                       10.305

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                      -10.305
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -10.305


#Path 9
Startpoint: matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~50.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~50.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~50.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~50.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n123514.in[0] (.names)                                                                                                         1.338     3.910
n123514.out[0] (.names)                                                                                                        0.261     4.171
n123513.in[4] (.names)                                                                                                         1.338     5.508
n123513.out[0] (.names)                                                                                                        0.261     5.769
n123510.in[4] (.names)                                                                                                         1.338     7.107
n123510.out[0] (.names)                                                                                                        0.261     7.368
matrix_multiplication^data_from_out_mat~50.in[1] (.names)                                                                      1.338     8.706
matrix_multiplication^data_from_out_mat~50.out[0] (.names)                                                                     0.261     8.967
out:matrix_multiplication^data_from_out_mat~50.outpad[0] (.output)                                                             1.338    10.305
data arrival time                                                                                                                       10.305

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                      -10.305
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -10.305


#Path 10
Startpoint: matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~44.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~44.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n123165.in[0] (.names)                                                                                                         1.338     3.910
n123165.out[0] (.names)                                                                                                        0.261     4.171
n123164.in[4] (.names)                                                                                                         1.338     5.508
n123164.out[0] (.names)                                                                                                        0.261     5.769
n123155.in[3] (.names)                                                                                                         1.338     7.107
n123155.out[0] (.names)                                                                                                        0.261     7.368
matrix_multiplication^data_from_out_mat~44.in[0] (.names)                                                                      1.338     8.706
matrix_multiplication^data_from_out_mat~44.out[0] (.names)                                                                     0.261     8.967
out:matrix_multiplication^data_from_out_mat~44.outpad[0] (.output)                                                             1.338    10.305
data arrival time                                                                                                                       10.305

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                      -10.305
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -10.305


#Path 11
Startpoint: matrix_multiplication.ram+matrix_c_1_7.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~38.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_7.single_port_ram+u_single_port_ram^out~38.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_7.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n122810.in[0] (.names)                                                                                                         1.338     3.910
n122810.out[0] (.names)                                                                                                        0.261     4.171
n122809.in[3] (.names)                                                                                                         1.338     5.508
n122809.out[0] (.names)                                                                                                        0.261     5.769
n122808.in[0] (.names)                                                                                                         1.338     7.107
n122808.out[0] (.names)                                                                                                        0.261     7.368
matrix_multiplication^data_from_out_mat~38.in[0] (.names)                                                                      1.338     8.706
matrix_multiplication^data_from_out_mat~38.out[0] (.names)                                                                     0.261     8.967
out:matrix_multiplication^data_from_out_mat~38.outpad[0] (.output)                                                             1.338    10.305
data arrival time                                                                                                                       10.305

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                      -10.305
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -10.305


#Path 12
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~31.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~31.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n122418.in[0] (.names)                                                                                                         1.338     3.910
n122418.out[0] (.names)                                                                                                        0.261     4.171
n122417.in[3] (.names)                                                                                                         1.338     5.508
n122417.out[0] (.names)                                                                                                        0.261     5.769
n122412.in[1] (.names)                                                                                                         1.338     7.107
n122412.out[0] (.names)                                                                                                        0.261     7.368
matrix_multiplication^data_from_out_mat~31.in[1] (.names)                                                                      1.338     8.706
matrix_multiplication^data_from_out_mat~31.out[0] (.names)                                                                     0.261     8.967
out:matrix_multiplication^data_from_out_mat~31.outpad[0] (.output)                                                             1.338    10.305
data arrival time                                                                                                                       10.305

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                      -10.305
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -10.305


#Path 13
Startpoint: matrix_multiplication.ram+matrix_c_1_7.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~19.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_7.single_port_ram+u_single_port_ram^out~19.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_7.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n121715.in[0] (.names)                                                                                                         1.338     3.910
n121715.out[0] (.names)                                                                                                        0.261     4.171
n121714.in[3] (.names)                                                                                                         1.338     5.508
n121714.out[0] (.names)                                                                                                        0.261     5.769
n121713.in[3] (.names)                                                                                                         1.338     7.107
n121713.out[0] (.names)                                                                                                        0.261     7.368
matrix_multiplication^data_from_out_mat~19.in[1] (.names)                                                                      1.338     8.706
matrix_multiplication^data_from_out_mat~19.out[0] (.names)                                                                     0.261     8.967
out:matrix_multiplication^data_from_out_mat~19.outpad[0] (.output)                                                             1.338    10.305
data arrival time                                                                                                                       10.305

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                      -10.305
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -10.305


#Path 14
Startpoint: matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~17.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~17.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n121607.in[0] (.names)                                                                                                         1.338     3.910
n121607.out[0] (.names)                                                                                                        0.261     4.171
n121606.in[4] (.names)                                                                                                         1.338     5.508
n121606.out[0] (.names)                                                                                                        0.261     5.769
n121597.in[3] (.names)                                                                                                         1.338     7.107
n121597.out[0] (.names)                                                                                                        0.261     7.368
matrix_multiplication^data_from_out_mat~17.in[1] (.names)                                                                      1.338     8.706
matrix_multiplication^data_from_out_mat~17.out[0] (.names)                                                                     0.261     8.967
out:matrix_multiplication^data_from_out_mat~17.outpad[0] (.output)                                                             1.338    10.305
data arrival time                                                                                                                       10.305

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                      -10.305
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -10.305


#Path 15
Startpoint: matrix_multiplication.ram+matrix_c_12_12.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~63.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_12_12.single_port_ram+u_single_port_ram^out~63.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_12_12.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n124286.in[0] (.names)                                                                                                           1.338     3.910
n124286.out[0] (.names)                                                                                                          0.261     4.171
n124285.in[4] (.names)                                                                                                           1.338     5.508
n124285.out[0] (.names)                                                                                                          0.261     5.769
n124284.in[0] (.names)                                                                                                           1.338     7.107
n124284.out[0] (.names)                                                                                                          0.261     7.368
matrix_multiplication^data_from_out_mat~63.in[4] (.names)                                                                        1.338     8.706
matrix_multiplication^data_from_out_mat~63.out[0] (.names)                                                                       0.261     8.967
out:matrix_multiplication^data_from_out_mat~63.outpad[0] (.output)                                                               1.338    10.305
data arrival time                                                                                                                         10.305

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                        -10.305
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -10.305


#Path 16
Startpoint: matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~58.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~58.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n123971.in[0] (.names)                                                                                                         1.338     3.910
n123971.out[0] (.names)                                                                                                        0.261     4.171
n123970.in[4] (.names)                                                                                                         1.338     5.508
n123970.out[0] (.names)                                                                                                        0.261     5.769
n123963.in[3] (.names)                                                                                                         1.338     7.107
n123963.out[0] (.names)                                                                                                        0.261     7.368
matrix_multiplication^data_from_out_mat~58.in[0] (.names)                                                                      1.338     8.706
matrix_multiplication^data_from_out_mat~58.out[0] (.names)                                                                     0.261     8.967
out:matrix_multiplication^data_from_out_mat~58.outpad[0] (.output)                                                             1.338    10.305
data arrival time                                                                                                                       10.305

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                      -10.305
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -10.305


#Path 17
Startpoint: matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~48.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~48.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n123398.in[0] (.names)                                                                                                         1.338     3.910
n123398.out[0] (.names)                                                                                                        0.261     4.171
n123397.in[4] (.names)                                                                                                         1.338     5.508
n123397.out[0] (.names)                                                                                                        0.261     5.769
n123394.in[4] (.names)                                                                                                         1.338     7.107
n123394.out[0] (.names)                                                                                                        0.261     7.368
matrix_multiplication^data_from_out_mat~48.in[1] (.names)                                                                      1.338     8.706
matrix_multiplication^data_from_out_mat~48.out[0] (.names)                                                                     0.261     8.967
out:matrix_multiplication^data_from_out_mat~48.outpad[0] (.output)                                                             1.338    10.305
data arrival time                                                                                                                       10.305

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                      -10.305
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -10.305


#Path 18
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~42.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~42.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n123054.in[0] (.names)                                                                                                         1.338     3.910
n123054.out[0] (.names)                                                                                                        0.261     4.171
n123053.in[3] (.names)                                                                                                         1.338     5.508
n123053.out[0] (.names)                                                                                                        0.261     5.769
n123048.in[1] (.names)                                                                                                         1.338     7.107
n123048.out[0] (.names)                                                                                                        0.261     7.368
matrix_multiplication^data_from_out_mat~42.in[1] (.names)                                                                      1.338     8.706
matrix_multiplication^data_from_out_mat~42.out[0] (.names)                                                                     0.261     8.967
out:matrix_multiplication^data_from_out_mat~42.outpad[0] (.output)                                                             1.338    10.305
data arrival time                                                                                                                       10.305

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                      -10.305
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -10.305


#Path 19
Startpoint: matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~30.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~30.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n122357.in[0] (.names)                                                                                                         1.338     3.910
n122357.out[0] (.names)                                                                                                        0.261     4.171
n122356.in[4] (.names)                                                                                                         1.338     5.508
n122356.out[0] (.names)                                                                                                        0.261     5.769
n122347.in[3] (.names)                                                                                                         1.338     7.107
n122347.out[0] (.names)                                                                                                        0.261     7.368
matrix_multiplication^data_from_out_mat~30.in[0] (.names)                                                                      1.338     8.706
matrix_multiplication^data_from_out_mat~30.out[0] (.names)                                                                     0.261     8.967
out:matrix_multiplication^data_from_out_mat~30.outpad[0] (.output)                                                             1.338    10.305
data arrival time                                                                                                                       10.305

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                      -10.305
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -10.305


#Path 20
Startpoint: matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~23.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~23.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n121953.in[0] (.names)                                                                                                         1.338     3.910
n121953.out[0] (.names)                                                                                                        0.261     4.171
n121952.in[4] (.names)                                                                                                         1.338     5.508
n121952.out[0] (.names)                                                                                                        0.261     5.769
n121949.in[4] (.names)                                                                                                         1.338     7.107
n121949.out[0] (.names)                                                                                                        0.261     7.368
matrix_multiplication^data_from_out_mat~23.in[1] (.names)                                                                      1.338     8.706
matrix_multiplication^data_from_out_mat~23.out[0] (.names)                                                                     0.261     8.967
out:matrix_multiplication^data_from_out_mat~23.outpad[0] (.output)                                                             1.338    10.305
data arrival time                                                                                                                       10.305

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                      -10.305
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -10.305


#Path 21
Startpoint: matrix_multiplication.ram+matrix_c_5_12.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~15.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_5_12.single_port_ram+u_single_port_ram^out~15.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_5_12.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n121489.in[0] (.names)                                                                                                          1.338     3.910
n121489.out[0] (.names)                                                                                                         0.261     4.171
n121488.in[4] (.names)                                                                                                          1.338     5.508
n121488.out[0] (.names)                                                                                                         0.261     5.769
n121479.in[3] (.names)                                                                                                          1.338     7.107
n121479.out[0] (.names)                                                                                                         0.261     7.368
matrix_multiplication^data_from_out_mat~15.in[1] (.names)                                                                       1.338     8.706
matrix_multiplication^data_from_out_mat~15.out[0] (.names)                                                                      0.261     8.967
out:matrix_multiplication^data_from_out_mat~15.outpad[0] (.output)                                                              1.338    10.305
data arrival time                                                                                                                        10.305

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                       -10.305
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -10.305


#Path 22
Startpoint: matrix_multiplication.ram+matrix_c_1_7.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~12.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_7.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_7.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n121294.in[0] (.names)                                                                                                         1.338     3.910
n121294.out[0] (.names)                                                                                                        0.261     4.171
n121293.in[3] (.names)                                                                                                         1.338     5.508
n121293.out[0] (.names)                                                                                                        0.261     5.769
n121292.in[0] (.names)                                                                                                         1.338     7.107
n121292.out[0] (.names)                                                                                                        0.261     7.368
matrix_multiplication^data_from_out_mat~12.in[0] (.names)                                                                      1.338     8.706
matrix_multiplication^data_from_out_mat~12.out[0] (.names)                                                                     0.261     8.967
out:matrix_multiplication^data_from_out_mat~12.outpad[0] (.output)                                                             1.338    10.305
data arrival time                                                                                                                       10.305

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                      -10.305
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -10.305


#Path 23
Startpoint: matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~5.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n120909.in[0] (.names)                                                                                                        1.338     3.910
n120909.out[0] (.names)                                                                                                       0.261     4.171
n120908.in[3] (.names)                                                                                                        1.338     5.508
n120908.out[0] (.names)                                                                                                       0.261     5.769
n120904.in[4] (.names)                                                                                                        1.338     7.107
n120904.out[0] (.names)                                                                                                       0.261     7.368
matrix_multiplication^data_from_out_mat~5.in[2] (.names)                                                                      1.338     8.706
matrix_multiplication^data_from_out_mat~5.out[0] (.names)                                                                     0.261     8.967
out:matrix_multiplication^data_from_out_mat~5.outpad[0] (.output)                                                             1.338    10.305
data arrival time                                                                                                                      10.305

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                     -10.305
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -10.305


#Path 24
Startpoint: matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~3.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~3.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n120779.in[0] (.names)                                                                                                        1.338     3.910
n120779.out[0] (.names)                                                                                                       0.261     4.171
n120778.in[4] (.names)                                                                                                        1.338     5.508
n120778.out[0] (.names)                                                                                                       0.261     5.769
n120775.in[4] (.names)                                                                                                        1.338     7.107
n120775.out[0] (.names)                                                                                                       0.261     7.368
matrix_multiplication^data_from_out_mat~3.in[1] (.names)                                                                      1.338     8.706
matrix_multiplication^data_from_out_mat~3.out[0] (.names)                                                                     0.261     8.967
out:matrix_multiplication^data_from_out_mat~3.outpad[0] (.output)                                                             1.338    10.305
data arrival time                                                                                                                      10.305

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                     -10.305
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -10.305


#Path 25
Startpoint: matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~52.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~52.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n123629.in[0] (.names)                                                                                                         1.338     3.910
n123629.out[0] (.names)                                                                                                        0.261     4.171
n123628.in[4] (.names)                                                                                                         1.338     5.508
n123628.out[0] (.names)                                                                                                        0.261     5.769
n123619.in[3] (.names)                                                                                                         1.338     7.107
n123619.out[0] (.names)                                                                                                        0.261     7.368
matrix_multiplication^data_from_out_mat~52.in[0] (.names)                                                                      1.338     8.706
matrix_multiplication^data_from_out_mat~52.out[0] (.names)                                                                     0.261     8.967
out:matrix_multiplication^data_from_out_mat~52.outpad[0] (.output)                                                             1.338    10.305
data arrival time                                                                                                                       10.305

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                      -10.305
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -10.305


#Path 26
Startpoint: matrix_multiplication.ram+matrix_c_5_12.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~40.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_5_12.single_port_ram+u_single_port_ram^out~40.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_5_12.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n122943.in[0] (.names)                                                                                                          1.338     3.910
n122943.out[0] (.names)                                                                                                         0.261     4.171
n122942.in[5] (.names)                                                                                                          1.338     5.508
n122942.out[0] (.names)                                                                                                         0.261     5.769
n122938.in[5] (.names)                                                                                                          1.338     7.107
n122938.out[0] (.names)                                                                                                         0.261     7.368
matrix_multiplication^data_from_out_mat~40.in[1] (.names)                                                                       1.338     8.706
matrix_multiplication^data_from_out_mat~40.out[0] (.names)                                                                      0.261     8.967
out:matrix_multiplication^data_from_out_mat~40.outpad[0] (.output)                                                              1.338    10.305
data arrival time                                                                                                                        10.305

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                       -10.305
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -10.305


#Path 27
Startpoint: matrix_multiplication.ram+matrix_c_5_12.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~18.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_5_12.single_port_ram+u_single_port_ram^out~18.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_5_12.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n121665.in[0] (.names)                                                                                                          1.338     3.910
n121665.out[0] (.names)                                                                                                         0.261     4.171
n121664.in[5] (.names)                                                                                                          1.338     5.508
n121664.out[0] (.names)                                                                                                         0.261     5.769
n121660.in[5] (.names)                                                                                                          1.338     7.107
n121660.out[0] (.names)                                                                                                         0.261     7.368
matrix_multiplication^data_from_out_mat~18.in[1] (.names)                                                                       1.338     8.706
matrix_multiplication^data_from_out_mat~18.out[0] (.names)                                                                      0.261     8.967
out:matrix_multiplication^data_from_out_mat~18.outpad[0] (.output)                                                              1.338    10.305
data arrival time                                                                                                                        10.305

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                       -10.305
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -10.305


#Path 28
Startpoint: matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~21.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~21.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n121826.in[0] (.names)                                                                                                         1.338     3.910
n121826.out[0] (.names)                                                                                                        0.261     4.171
n121825.in[4] (.names)                                                                                                         1.338     5.508
n121825.out[0] (.names)                                                                                                        0.261     5.769
n121822.in[4] (.names)                                                                                                         1.338     7.107
n121822.out[0] (.names)                                                                                                        0.261     7.368
matrix_multiplication^data_from_out_mat~21.in[0] (.names)                                                                      1.338     8.706
matrix_multiplication^data_from_out_mat~21.out[0] (.names)                                                                     0.261     8.967
out:matrix_multiplication^data_from_out_mat~21.outpad[0] (.output)                                                             1.338    10.305
data arrival time                                                                                                                       10.305

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                      -10.305
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -10.305


#Path 29
Startpoint: matrix_multiplication.ram+matrix_c_12_12.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~14.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_12_12.single_port_ram+u_single_port_ram^out~14.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_12_12.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n121452.in[0] (.names)                                                                                                           1.338     3.910
n121452.out[0] (.names)                                                                                                          0.261     4.171
n121451.in[4] (.names)                                                                                                           1.338     5.508
n121451.out[0] (.names)                                                                                                          0.261     5.769
n121450.in[0] (.names)                                                                                                           1.338     7.107
n121450.out[0] (.names)                                                                                                          0.261     7.368
matrix_multiplication^data_from_out_mat~14.in[4] (.names)                                                                        1.338     8.706
matrix_multiplication^data_from_out_mat~14.out[0] (.names)                                                                       0.261     8.967
out:matrix_multiplication^data_from_out_mat~14.outpad[0] (.output)                                                               1.338    10.305
data arrival time                                                                                                                         10.305

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                        -10.305
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -10.305


#Path 30
Startpoint: matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~41.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~41.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n122993.in[0] (.names)                                                                                                         1.338     3.910
n122993.out[0] (.names)                                                                                                        0.261     4.171
n122992.in[4] (.names)                                                                                                         1.338     5.508
n122992.out[0] (.names)                                                                                                        0.261     5.769
n122983.in[3] (.names)                                                                                                         1.338     7.107
n122983.out[0] (.names)                                                                                                        0.261     7.368
matrix_multiplication^data_from_out_mat~41.in[0] (.names)                                                                      1.338     8.706
matrix_multiplication^data_from_out_mat~41.out[0] (.names)                                                                     0.261     8.967
out:matrix_multiplication^data_from_out_mat~41.outpad[0] (.output)                                                             1.338    10.305
data arrival time                                                                                                                       10.305

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                      -10.305
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -10.305


#Path 31
Startpoint: matrix_multiplication.ram+matrix_c_4_12.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~43.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_4_12.single_port_ram+u_single_port_ram^out~43.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_4_12.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n123133.in[0] (.names)                                                                                                          1.338     3.910
n123133.out[0] (.names)                                                                                                         0.261     4.171
n123132.in[4] (.names)                                                                                                          1.338     5.508
n123132.out[0] (.names)                                                                                                         0.261     5.769
n123131.in[0] (.names)                                                                                                          1.338     7.107
n123131.out[0] (.names)                                                                                                         0.261     7.368
matrix_multiplication^data_from_out_mat~43.in[4] (.names)                                                                       1.338     8.706
matrix_multiplication^data_from_out_mat~43.out[0] (.names)                                                                      0.261     8.967
out:matrix_multiplication^data_from_out_mat~43.outpad[0] (.output)                                                              1.338    10.305
data arrival time                                                                                                                        10.305

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                       -10.305
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -10.305


#Path 32
Startpoint: matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~39.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~39.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n122876.in[0] (.names)                                                                                                         1.338     3.910
n122876.out[0] (.names)                                                                                                        0.261     4.171
n122875.in[4] (.names)                                                                                                         1.338     5.508
n122875.out[0] (.names)                                                                                                        0.261     5.769
n122866.in[3] (.names)                                                                                                         1.338     7.107
n122866.out[0] (.names)                                                                                                        0.261     7.368
matrix_multiplication^data_from_out_mat~39.in[0] (.names)                                                                      1.338     8.706
matrix_multiplication^data_from_out_mat~39.out[0] (.names)                                                                     0.261     8.967
out:matrix_multiplication^data_from_out_mat~39.outpad[0] (.output)                                                             1.338    10.305
data arrival time                                                                                                                       10.305

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                      -10.305
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -10.305


#Path 33
Startpoint: matrix_multiplication.ram+matrix_c_12_12.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~37.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_12_12.single_port_ram+u_single_port_ram^out~37.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_12_12.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n122766.in[0] (.names)                                                                                                           1.338     3.910
n122766.out[0] (.names)                                                                                                          0.261     4.171
n122763.in[2] (.names)                                                                                                           1.338     5.508
n122763.out[0] (.names)                                                                                                          0.261     5.769
n122762.in[0] (.names)                                                                                                           1.338     7.107
n122762.out[0] (.names)                                                                                                          0.261     7.368
matrix_multiplication^data_from_out_mat~37.in[2] (.names)                                                                        1.338     8.706
matrix_multiplication^data_from_out_mat~37.out[0] (.names)                                                                       0.261     8.967
out:matrix_multiplication^data_from_out_mat~37.outpad[0] (.output)                                                               1.338    10.305
data arrival time                                                                                                                         10.305

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                        -10.305
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -10.305


#Path 34
Startpoint: matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~36.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~36.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n122710.in[0] (.names)                                                                                                         1.338     3.910
n122710.out[0] (.names)                                                                                                        0.261     4.171
n122709.in[4] (.names)                                                                                                         1.338     5.508
n122709.out[0] (.names)                                                                                                        0.261     5.769
n122700.in[3] (.names)                                                                                                         1.338     7.107
n122700.out[0] (.names)                                                                                                        0.261     7.368
matrix_multiplication^data_from_out_mat~36.in[1] (.names)                                                                      1.338     8.706
matrix_multiplication^data_from_out_mat~36.out[0] (.names)                                                                     0.261     8.967
out:matrix_multiplication^data_from_out_mat~36.outpad[0] (.output)                                                             1.338    10.305
data arrival time                                                                                                                       10.305

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                      -10.305
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -10.305


#Path 35
Startpoint: matrix_multiplication.ram+matrix_c_14_3.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~45.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_14_3.single_port_ram+u_single_port_ram^out~45.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_14_3.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n123215.in[0] (.names)                                                                                                          1.338     3.910
n123215.out[0] (.names)                                                                                                         0.261     4.171
n123214.in[3] (.names)                                                                                                          1.338     5.508
n123214.out[0] (.names)                                                                                                         0.261     5.769
n123213.in[3] (.names)                                                                                                          1.338     7.107
n123213.out[0] (.names)                                                                                                         0.261     7.368
matrix_multiplication^data_from_out_mat~45.in[0] (.names)                                                                       1.338     8.706
matrix_multiplication^data_from_out_mat~45.out[0] (.names)                                                                      0.261     8.967
out:matrix_multiplication^data_from_out_mat~45.outpad[0] (.output)                                                              1.338    10.305
data arrival time                                                                                                                        10.305

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                       -10.305
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -10.305


#Path 36
Startpoint: matrix_multiplication.ram+matrix_c_12_12.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~47.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_12_12.single_port_ram+u_single_port_ram^out~47.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_12_12.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n123365.in[0] (.names)                                                                                                           1.338     3.910
n123365.out[0] (.names)                                                                                                          0.261     4.171
n123364.in[4] (.names)                                                                                                           1.338     5.508
n123364.out[0] (.names)                                                                                                          0.261     5.769
n123363.in[0] (.names)                                                                                                           1.338     7.107
n123363.out[0] (.names)                                                                                                          0.261     7.368
matrix_multiplication^data_from_out_mat~47.in[4] (.names)                                                                        1.338     8.706
matrix_multiplication^data_from_out_mat~47.out[0] (.names)                                                                       0.261     8.967
out:matrix_multiplication^data_from_out_mat~47.outpad[0] (.output)                                                               1.338    10.305
data arrival time                                                                                                                         10.305

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                        -10.305
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -10.305


#Path 37
Startpoint: matrix_multiplication.ram+matrix_c_12_12.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~49.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_12_12.single_port_ram+u_single_port_ram^out~49.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_12_12.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n123481.in[0] (.names)                                                                                                           1.338     3.910
n123481.out[0] (.names)                                                                                                          0.261     4.171
n123480.in[4] (.names)                                                                                                           1.338     5.508
n123480.out[0] (.names)                                                                                                          0.261     5.769
n123479.in[0] (.names)                                                                                                           1.338     7.107
n123479.out[0] (.names)                                                                                                          0.261     7.368
matrix_multiplication^data_from_out_mat~49.in[4] (.names)                                                                        1.338     8.706
matrix_multiplication^data_from_out_mat~49.out[0] (.names)                                                                       0.261     8.967
out:matrix_multiplication^data_from_out_mat~49.outpad[0] (.output)                                                               1.338    10.305
data arrival time                                                                                                                         10.305

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                        -10.305
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -10.305


#Path 38
Startpoint: matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~33.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~33.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n122528.in[0] (.names)                                                                                                         1.338     3.910
n122528.out[0] (.names)                                                                                                        0.261     4.171
n122527.in[4] (.names)                                                                                                         1.338     5.508
n122527.out[0] (.names)                                                                                                        0.261     5.769
n122518.in[3] (.names)                                                                                                         1.338     7.107
n122518.out[0] (.names)                                                                                                        0.261     7.368
matrix_multiplication^data_from_out_mat~33.in[0] (.names)                                                                      1.338     8.706
matrix_multiplication^data_from_out_mat~33.out[0] (.names)                                                                     0.261     8.967
out:matrix_multiplication^data_from_out_mat~33.outpad[0] (.output)                                                             1.338    10.305
data arrival time                                                                                                                       10.305

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                      -10.305
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -10.305


#Path 39
Startpoint: matrix_multiplication.ram+matrix_c_12_12.single_port_ram+u_single_port_ram^out~32.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~32.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_12_12.single_port_ram+u_single_port_ram^out~32.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_12_12.single_port_ram+u_single_port_ram^out~32.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n122477.in[0] (.names)                                                                                                           1.338     3.910
n122477.out[0] (.names)                                                                                                          0.261     4.171
n122474.in[2] (.names)                                                                                                           1.338     5.508
n122474.out[0] (.names)                                                                                                          0.261     5.769
n122473.in[0] (.names)                                                                                                           1.338     7.107
n122473.out[0] (.names)                                                                                                          0.261     7.368
matrix_multiplication^data_from_out_mat~32.in[1] (.names)                                                                        1.338     8.706
matrix_multiplication^data_from_out_mat~32.out[0] (.names)                                                                       0.261     8.967
out:matrix_multiplication^data_from_out_mat~32.outpad[0] (.output)                                                               1.338    10.305
data arrival time                                                                                                                         10.305

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                        -10.305
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -10.305


#Path 40
Startpoint: matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~28.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~28.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n122236.in[0] (.names)                                                                                                         1.338     3.910
n122236.out[0] (.names)                                                                                                        0.261     4.171
n122235.in[4] (.names)                                                                                                         1.338     5.508
n122235.out[0] (.names)                                                                                                        0.261     5.769
n122232.in[4] (.names)                                                                                                         1.338     7.107
n122232.out[0] (.names)                                                                                                        0.261     7.368
matrix_multiplication^data_from_out_mat~28.in[0] (.names)                                                                      1.338     8.706
matrix_multiplication^data_from_out_mat~28.out[0] (.names)                                                                     0.261     8.967
out:matrix_multiplication^data_from_out_mat~28.outpad[0] (.output)                                                             1.338    10.305
data arrival time                                                                                                                       10.305

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                      -10.305
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -10.305


#Path 41
Startpoint: matrix_multiplication.ram+matrix_c_5_12.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~51.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_5_12.single_port_ram+u_single_port_ram^out~51.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_5_12.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n123572.in[0] (.names)                                                                                                          1.338     3.910
n123572.out[0] (.names)                                                                                                         0.261     4.171
n123571.in[0] (.names)                                                                                                          1.338     5.508
n123571.out[0] (.names)                                                                                                         0.261     5.769
n123570.in[3] (.names)                                                                                                          1.338     7.107
n123570.out[0] (.names)                                                                                                         0.261     7.368
matrix_multiplication^data_from_out_mat~51.in[1] (.names)                                                                       1.338     8.706
matrix_multiplication^data_from_out_mat~51.out[0] (.names)                                                                      0.261     8.967
out:matrix_multiplication^data_from_out_mat~51.outpad[0] (.output)                                                              1.338    10.305
data arrival time                                                                                                                        10.305

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                       -10.305
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -10.305


#Path 42
Startpoint: matrix_multiplication.ram+matrix_c_12_12.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~53.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_12_12.single_port_ram+u_single_port_ram^out~53.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_12_12.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n123718.in[0] (.names)                                                                                                           1.338     3.910
n123718.out[0] (.names)                                                                                                          0.261     4.171
n123717.in[4] (.names)                                                                                                           1.338     5.508
n123717.out[0] (.names)                                                                                                          0.261     5.769
n123716.in[0] (.names)                                                                                                           1.338     7.107
n123716.out[0] (.names)                                                                                                          0.261     7.368
matrix_multiplication^data_from_out_mat~53.in[4] (.names)                                                                        1.338     8.706
matrix_multiplication^data_from_out_mat~53.out[0] (.names)                                                                       0.261     8.967
out:matrix_multiplication^data_from_out_mat~53.outpad[0] (.output)                                                               1.338    10.305
data arrival time                                                                                                                         10.305

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                        -10.305
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -10.305


#Path 43
Startpoint: matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~25.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~25.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_5_3.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n122060.in[0] (.names)                                                                                                         1.338     3.910
n122060.out[0] (.names)                                                                                                        0.261     4.171
n122059.in[4] (.names)                                                                                                         1.338     5.508
n122059.out[0] (.names)                                                                                                        0.261     5.769
n122056.in[4] (.names)                                                                                                         1.338     7.107
n122056.out[0] (.names)                                                                                                        0.261     7.368
matrix_multiplication^data_from_out_mat~25.in[0] (.names)                                                                      1.338     8.706
matrix_multiplication^data_from_out_mat~25.out[0] (.names)                                                                     0.261     8.967
out:matrix_multiplication^data_from_out_mat~25.outpad[0] (.output)                                                             1.338    10.305
data arrival time                                                                                                                       10.305

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                      -10.305
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -10.305


#Path 44
Startpoint: matrix_multiplication.ram+matrix_c_12_12.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~57.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_c_12_12.single_port_ram+u_single_port_ram^out~57.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_12_12.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n123943.in[0] (.names)                                                                                                           1.338     3.910
n123943.out[0] (.names)                                                                                                          0.261     4.171
n123942.in[4] (.names)                                                                                                           1.338     5.508
n123942.out[0] (.names)                                                                                                          0.261     5.769
n123941.in[0] (.names)                                                                                                           1.338     7.107
n123941.out[0] (.names)                                                                                                          0.261     7.368
matrix_multiplication^data_from_out_mat~57.in[4] (.names)                                                                        1.338     8.706
matrix_multiplication^data_from_out_mat~57.out[0] (.names)                                                                       0.261     8.967
out:matrix_multiplication^data_from_out_mat~57.outpad[0] (.output)                                                               1.338    10.305
data arrival time                                                                                                                         10.305

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
clock uncertainty                                                                                                                0.000     0.000
output external delay                                                                                                            0.000     0.000
data required time                                                                                                                         0.000
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         0.000
data arrival time                                                                                                                        -10.305
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -10.305


#Path 45
Startpoint: matrix_multiplication.ram+matrix_c_13_4.single_port_ram+u_single_port_ram^out~60.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~60.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_13_4.single_port_ram+u_single_port_ram^out~60.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_13_4.single_port_ram+u_single_port_ram^out~60.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n124107.in[0] (.names)                                                                                                          1.338     3.910
n124107.out[0] (.names)                                                                                                         0.261     4.171
n124106.in[5] (.names)                                                                                                          1.338     5.508
n124106.out[0] (.names)                                                                                                         0.261     5.769
n124105.in[0] (.names)                                                                                                          1.338     7.107
n124105.out[0] (.names)                                                                                                         0.261     7.368
matrix_multiplication^data_from_out_mat~60.in[3] (.names)                                                                       1.338     8.706
matrix_multiplication^data_from_out_mat~60.out[0] (.names)                                                                      0.261     8.967
out:matrix_multiplication^data_from_out_mat~60.outpad[0] (.output)                                                              1.338    10.305
data arrival time                                                                                                                        10.305

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                       -10.305
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -10.305


#Path 46
Startpoint: matrix_multiplication.ram+matrix_c_5_12.single_port_ram+u_single_port_ram^out~62.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~62.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_5_12.single_port_ram+u_single_port_ram^out~62.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_5_12.single_port_ram+u_single_port_ram^out~62.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n124203.in[0] (.names)                                                                                                          1.338     3.910
n124203.out[0] (.names)                                                                                                         0.261     4.171
n124202.in[0] (.names)                                                                                                          1.338     5.508
n124202.out[0] (.names)                                                                                                         0.261     5.769
n124201.in[3] (.names)                                                                                                          1.338     7.107
n124201.out[0] (.names)                                                                                                         0.261     7.368
matrix_multiplication^data_from_out_mat~62.in[1] (.names)                                                                       1.338     8.706
matrix_multiplication^data_from_out_mat~62.out[0] (.names)                                                                      0.261     8.967
out:matrix_multiplication^data_from_out_mat~62.outpad[0] (.output)                                                              1.338    10.305
data arrival time                                                                                                                        10.305

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                       -10.305
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -10.305


#Path 47
Startpoint: matrix_multiplication.ram+matrix_c_8_8.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~59.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_8_8.single_port_ram+u_single_port_ram^out~59.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_8_8.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n124025.in[0] (.names)                                                                                                         1.338     3.910
n124025.out[0] (.names)                                                                                                        0.261     4.171
n124022.in[2] (.names)                                                                                                         1.338     5.508
n124022.out[0] (.names)                                                                                                        0.261     5.769
n124021.in[4] (.names)                                                                                                         1.338     7.107
n124021.out[0] (.names)                                                                                                        0.235     7.342
matrix_multiplication^data_from_out_mat~59.in[0] (.names)                                                                      1.338     8.680
matrix_multiplication^data_from_out_mat~59.out[0] (.names)                                                                     0.261     8.941
out:matrix_multiplication^data_from_out_mat~59.outpad[0] (.output)                                                             1.338    10.279
data arrival time                                                                                                                       10.279

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                      -10.279
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -10.279


#Path 48
Startpoint: matrix_multiplication.ram+matrix_c_1_7.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~16.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_7.single_port_ram+u_single_port_ram^out~16.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_7.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n121531.in[0] (.names)                                                                                                         1.338     3.910
n121531.out[0] (.names)                                                                                                        0.261     4.171
n121530.in[3] (.names)                                                                                                         1.338     5.508
n121530.out[0] (.names)                                                                                                        0.261     5.769
n121529.in[0] (.names)                                                                                                         1.338     7.107
n121529.out[0] (.names)                                                                                                        0.261     7.368
matrix_multiplication^data_from_out_mat~16.in[0] (.names)                                                                      1.338     8.706
matrix_multiplication^data_from_out_mat~16.out[0] (.names)                                                                     0.235     8.941
out:matrix_multiplication^data_from_out_mat~16.outpad[0] (.output)                                                             1.338    10.279
data arrival time                                                                                                                       10.279

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                      -10.279
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -10.279


#Path 49
Startpoint: matrix_multiplication.ram+matrix_c_2_7.single_port_ram+u_single_port_ram^out~46.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~46.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_7.single_port_ram+u_single_port_ram^out~46.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_7.single_port_ram+u_single_port_ram^out~46.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n123273.in[0] (.names)                                                                                                         1.338     3.910
n123273.out[0] (.names)                                                                                                        0.261     4.171
n123272.in[3] (.names)                                                                                                         1.338     5.508
n123272.out[0] (.names)                                                                                                        0.261     5.769
n123268.in[5] (.names)                                                                                                         1.338     7.107
n123268.out[0] (.names)                                                                                                        0.261     7.368
matrix_multiplication^data_from_out_mat~46.in[0] (.names)                                                                      1.338     8.706
matrix_multiplication^data_from_out_mat~46.out[0] (.names)                                                                     0.235     8.941
out:matrix_multiplication^data_from_out_mat~46.outpad[0] (.output)                                                             1.338    10.279
data arrival time                                                                                                                       10.279

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                      -10.279
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -10.279


#Path 50
Startpoint: matrix_multiplication.ram+matrix_c_1_7.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~61.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_7.single_port_ram+u_single_port_ram^out~61.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_7.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n124138.in[0] (.names)                                                                                                         1.338     3.910
n124138.out[0] (.names)                                                                                                        0.261     4.171
n124137.in[3] (.names)                                                                                                         1.338     5.508
n124137.out[0] (.names)                                                                                                        0.261     5.769
n124136.in[3] (.names)                                                                                                         1.338     7.107
n124136.out[0] (.names)                                                                                                        0.261     7.368
matrix_multiplication^data_from_out_mat~61.in[0] (.names)                                                                      1.338     8.706
matrix_multiplication^data_from_out_mat~61.out[0] (.names)                                                                     0.235     8.941
out:matrix_multiplication^data_from_out_mat~61.outpad[0] (.output)                                                             1.338    10.279
data arrival time                                                                                                                       10.279

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                      -10.279
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -10.279


#Path 51
Startpoint: matrix_multiplication.ram+matrix_c_5_11.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~13.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_5_11.single_port_ram+u_single_port_ram^out~13.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_5_11.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n121401.in[0] (.names)                                                                                                          1.338     3.910
n121401.out[0] (.names)                                                                                                         0.261     4.171
n121396.in[4] (.names)                                                                                                          1.338     5.508
n121396.out[0] (.names)                                                                                                         0.261     5.769
n121382.in[4] (.names)                                                                                                          1.338     7.107
n121382.out[0] (.names)                                                                                                         0.261     7.368
matrix_multiplication^data_from_out_mat~13.in[3] (.names)                                                                       1.338     8.706
matrix_multiplication^data_from_out_mat~13.out[0] (.names)                                                                      0.235     8.941
out:matrix_multiplication^data_from_out_mat~13.outpad[0] (.output)                                                              1.338    10.279
data arrival time                                                                                                                        10.279

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                       -10.279
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -10.279


#Path 52
Startpoint: matrix_multiplication.ram+matrix_c_1_7.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~10.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_7.single_port_ram+u_single_port_ram^out~10.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_7.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n121175.in[0] (.names)                                                                                                         1.338     3.910
n121175.out[0] (.names)                                                                                                        0.261     4.171
n121174.in[3] (.names)                                                                                                         1.338     5.508
n121174.out[0] (.names)                                                                                                        0.261     5.769
n121173.in[0] (.names)                                                                                                         1.338     7.107
n121173.out[0] (.names)                                                                                                        0.261     7.368
matrix_multiplication^data_from_out_mat~10.in[0] (.names)                                                                      1.338     8.706
matrix_multiplication^data_from_out_mat~10.out[0] (.names)                                                                     0.235     8.941
out:matrix_multiplication^data_from_out_mat~10.outpad[0] (.output)                                                             1.338    10.279
data arrival time                                                                                                                       10.279

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                      -10.279
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -10.279


#Path 53
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~0.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~0.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n120600.in[0] (.names)                                                                                                        1.338     3.910
n120600.out[0] (.names)                                                                                                       0.261     4.171
n120599.in[3] (.names)                                                                                                        1.338     5.508
n120599.out[0] (.names)                                                                                                       0.261     5.769
n120596.in[4] (.names)                                                                                                        1.338     7.107
n120596.out[0] (.names)                                                                                                       0.261     7.368
matrix_multiplication^data_from_out_mat~0.in[0] (.names)                                                                      1.338     8.706
matrix_multiplication^data_from_out_mat~0.out[0] (.names)                                                                     0.235     8.941
out:matrix_multiplication^data_from_out_mat~0.outpad[0] (.output)                                                             1.338    10.279
data arrival time                                                                                                                      10.279

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                     -10.279
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -10.279


#Path 54
Startpoint: matrix_multiplication.ram+matrix_c_1_7.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~11.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_7.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_7.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n121235.in[0] (.names)                                                                                                         1.338     3.910
n121235.out[0] (.names)                                                                                                        0.261     4.171
n121234.in[3] (.names)                                                                                                         1.338     5.508
n121234.out[0] (.names)                                                                                                        0.261     5.769
n121233.in[0] (.names)                                                                                                         1.338     7.107
n121233.out[0] (.names)                                                                                                        0.261     7.368
matrix_multiplication^data_from_out_mat~11.in[0] (.names)                                                                      1.338     8.706
matrix_multiplication^data_from_out_mat~11.out[0] (.names)                                                                     0.235     8.941
out:matrix_multiplication^data_from_out_mat~11.outpad[0] (.output)                                                             1.338    10.279
data arrival time                                                                                                                       10.279

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                      -10.279
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -10.279


#Path 55
Startpoint: matrix_multiplication.ram+matrix_c_5_12.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~9.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_5_12.single_port_ram+u_single_port_ram^out~9.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_5_12.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n121124.in[0] (.names)                                                                                                         1.338     3.910
n121124.out[0] (.names)                                                                                                        0.261     4.171
n121123.in[0] (.names)                                                                                                         1.338     5.508
n121123.out[0] (.names)                                                                                                        0.261     5.769
n121122.in[3] (.names)                                                                                                         1.338     7.107
n121122.out[0] (.names)                                                                                                        0.261     7.368
matrix_multiplication^data_from_out_mat~9.in[1] (.names)                                                                       1.338     8.706
matrix_multiplication^data_from_out_mat~9.out[0] (.names)                                                                      0.235     8.941
out:matrix_multiplication^data_from_out_mat~9.outpad[0] (.output)                                                              1.338    10.279
data arrival time                                                                                                                       10.279

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                      -10.279
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -10.279


#Path 56
Startpoint: matrix_multiplication.ram+matrix_c_4_12.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~20.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_4_12.single_port_ram+u_single_port_ram^out~20.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_4_12.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n121783.in[0] (.names)                                                                                                          1.338     3.910
n121783.out[0] (.names)                                                                                                         0.261     4.171
n121782.in[4] (.names)                                                                                                          1.338     5.508
n121782.out[0] (.names)                                                                                                         0.261     5.769
n121777.in[4] (.names)                                                                                                          1.338     7.107
n121777.out[0] (.names)                                                                                                         0.261     7.368
matrix_multiplication^data_from_out_mat~20.in[1] (.names)                                                                       1.338     8.706
matrix_multiplication^data_from_out_mat~20.out[0] (.names)                                                                      0.235     8.941
out:matrix_multiplication^data_from_out_mat~20.outpad[0] (.output)                                                              1.338    10.279
data arrival time                                                                                                                        10.279

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                       -10.279
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -10.279


#Path 57
Startpoint: matrix_multiplication.ram+matrix_c_1_7.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~22.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_1_7.single_port_ram+u_single_port_ram^out~22.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_1_7.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n121910.in[0] (.names)                                                                                                         1.338     3.910
n121910.out[0] (.names)                                                                                                        0.261     4.171
n121909.in[3] (.names)                                                                                                         1.338     5.508
n121909.out[0] (.names)                                                                                                        0.261     5.769
n121908.in[0] (.names)                                                                                                         1.338     7.107
n121908.out[0] (.names)                                                                                                        0.261     7.368
matrix_multiplication^data_from_out_mat~22.in[3] (.names)                                                                      1.338     8.706
matrix_multiplication^data_from_out_mat~22.out[0] (.names)                                                                     0.235     8.941
out:matrix_multiplication^data_from_out_mat~22.outpad[0] (.output)                                                             1.338    10.279
data arrival time                                                                                                                       10.279

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                      -10.279
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -10.279


#Path 58
Startpoint: matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~24.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~24.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_0_1.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n122011.in[0] (.names)                                                                                                         1.338     3.910
n122011.out[0] (.names)                                                                                                        0.261     4.171
n122010.in[3] (.names)                                                                                                         1.338     5.508
n122010.out[0] (.names)                                                                                                        0.261     5.769
n122007.in[4] (.names)                                                                                                         1.338     7.107
n122007.out[0] (.names)                                                                                                        0.261     7.368
matrix_multiplication^data_from_out_mat~24.in[1] (.names)                                                                      1.338     8.706
matrix_multiplication^data_from_out_mat~24.out[0] (.names)                                                                     0.235     8.941
out:matrix_multiplication^data_from_out_mat~24.outpad[0] (.output)                                                             1.338    10.279
data arrival time                                                                                                                       10.279

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                      -10.279
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -10.279


#Path 59
Startpoint: matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~26.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~26.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n122137.in[0] (.names)                                                                                                         1.338     3.910
n122137.out[0] (.names)                                                                                                        0.261     4.171
n122136.in[3] (.names)                                                                                                         1.338     5.508
n122136.out[0] (.names)                                                                                                        0.261     5.769
n122133.in[5] (.names)                                                                                                         1.338     7.107
n122133.out[0] (.names)                                                                                                        0.261     7.368
matrix_multiplication^data_from_out_mat~26.in[2] (.names)                                                                      1.338     8.706
matrix_multiplication^data_from_out_mat~26.out[0] (.names)                                                                     0.235     8.941
out:matrix_multiplication^data_from_out_mat~26.outpad[0] (.output)                                                             1.338    10.279
data arrival time                                                                                                                       10.279

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                      -10.279
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -10.279


#Path 60
Startpoint: matrix_multiplication.ram+matrix_c_2_7.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~56.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_7.single_port_ram+u_single_port_ram^out~56.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_7.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n123871.in[0] (.names)                                                                                                         1.338     3.910
n123871.out[0] (.names)                                                                                                        0.261     4.171
n123870.in[3] (.names)                                                                                                         1.338     5.508
n123870.out[0] (.names)                                                                                                        0.261     5.769
n123869.in[3] (.names)                                                                                                         1.338     7.107
n123869.out[0] (.names)                                                                                                        0.261     7.368
matrix_multiplication^data_from_out_mat~56.in[2] (.names)                                                                      1.338     8.706
matrix_multiplication^data_from_out_mat~56.out[0] (.names)                                                                     0.235     8.941
out:matrix_multiplication^data_from_out_mat~56.outpad[0] (.output)                                                             1.338    10.279
data arrival time                                                                                                                       10.279

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                      -10.279
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -10.279


#Path 61
Startpoint: matrix_multiplication.ram+matrix_c_5_11.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~29.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_5_11.single_port_ram+u_single_port_ram^out~29.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_5_11.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n122335.in[0] (.names)                                                                                                          1.338     3.910
n122335.out[0] (.names)                                                                                                         0.261     4.171
n122330.in[4] (.names)                                                                                                          1.338     5.508
n122330.out[0] (.names)                                                                                                         0.261     5.769
n122316.in[4] (.names)                                                                                                          1.338     7.107
n122316.out[0] (.names)                                                                                                         0.261     7.368
matrix_multiplication^data_from_out_mat~29.in[3] (.names)                                                                       1.338     8.706
matrix_multiplication^data_from_out_mat~29.out[0] (.names)                                                                      0.235     8.941
out:matrix_multiplication^data_from_out_mat~29.outpad[0] (.output)                                                              1.338    10.279
data arrival time                                                                                                                        10.279

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                       -10.279
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -10.279


#Path 62
Startpoint: matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~34.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~34.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_2_2.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n122599.in[0] (.names)                                                                                                         1.338     3.910
n122599.out[0] (.names)                                                                                                        0.261     4.171
n122598.in[3] (.names)                                                                                                         1.338     5.508
n122598.out[0] (.names)                                                                                                        0.261     5.769
n122594.in[4] (.names)                                                                                                         1.338     7.107
n122594.out[0] (.names)                                                                                                        0.261     7.368
matrix_multiplication^data_from_out_mat~34.in[1] (.names)                                                                      1.338     8.706
matrix_multiplication^data_from_out_mat~34.out[0] (.names)                                                                     0.235     8.941
out:matrix_multiplication^data_from_out_mat~34.outpad[0] (.output)                                                             1.338    10.279
data arrival time                                                                                                                       10.279

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
output external delay                                                                                                          0.000     0.000
data required time                                                                                                                       0.000
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.000
data arrival time                                                                                                                      -10.279
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -10.279


#Path 63
Startpoint: matrix_multiplication.ram+matrix_c_14_3.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~35.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_14_3.single_port_ram+u_single_port_ram^out~35.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_14_3.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n122636.in[0] (.names)                                                                                                          1.338     3.910
n122636.out[0] (.names)                                                                                                         0.261     4.171
n122635.in[3] (.names)                                                                                                          1.338     5.508
n122635.out[0] (.names)                                                                                                         0.261     5.769
n122634.in[0] (.names)                                                                                                          1.338     7.107
n122634.out[0] (.names)                                                                                                         0.261     7.368
matrix_multiplication^data_from_out_mat~35.in[0] (.names)                                                                       1.338     8.706
matrix_multiplication^data_from_out_mat~35.out[0] (.names)                                                                      0.235     8.941
out:matrix_multiplication^data_from_out_mat~35.outpad[0] (.output)                                                              1.338    10.279
data arrival time                                                                                                                        10.279

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                       -10.279
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -10.279


#Path 64
Startpoint: matrix_multiplication.ram+matrix_c_13_3.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~27.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_c_13_3.single_port_ram+u_single_port_ram^out~27.clk[0] (single_port_ram)                       1.338     1.338
matrix_multiplication.ram+matrix_c_13_3.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram) [clock-to-output]     1.234     2.572
n122197.in[0] (.names)                                                                                                          1.338     3.910
n122197.out[0] (.names)                                                                                                         0.261     4.171
n122196.in[3] (.names)                                                                                                          1.338     5.508
n122196.out[0] (.names)                                                                                                         0.261     5.769
n122189.in[3] (.names)                                                                                                          1.338     7.107
n122189.out[0] (.names)                                                                                                         0.261     7.368
matrix_multiplication^data_from_out_mat~27.in[2] (.names)                                                                       1.338     8.706
matrix_multiplication^data_from_out_mat~27.out[0] (.names)                                                                      0.235     8.941
out:matrix_multiplication^data_from_out_mat~27.outpad[0] (.output)                                                              1.338    10.279
data arrival time                                                                                                                        10.279

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
clock uncertainty                                                                                                               0.000     0.000
output external delay                                                                                                           0.000     0.000
data required time                                                                                                                        0.000
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        0.000
data arrival time                                                                                                                       -10.279
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -10.279


#Path 65
Startpoint: matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_11^c_addr~0.c_addr[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_4_11_reg~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_11^c_addr~0.c_addr[4] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n79011.in[1] (.names)                                                                                                                                                             1.338     2.896
n79011.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^c_addr_4_11_reg~4_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                           4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication^c_addr_4_11_reg~4_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                 0.000     1.338
cell setup time                                                                                                                                                                  -0.066     1.272
data required time                                                                                                                                                                          1.272
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                          1.272
data arrival time                                                                                                                                                                          -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -3.197


#Path 66
Startpoint: matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_11^c_addr~0.c_addr[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_2_11_reg~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_11^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_11^c_addr~0.c_addr[4] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n79151.in[1] (.names)                                                                                                                                                             1.338     2.896
n79151.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^c_addr_2_11_reg~4_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                           4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication^c_addr_2_11_reg~4_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                 0.000     1.338
cell setup time                                                                                                                                                                  -0.066     1.272
data required time                                                                                                                                                                          1.272
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                          1.272
data arrival time                                                                                                                                                                          -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -3.197


#Path 67
Startpoint: matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_11^c_addr~0.c_addr[3] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_4_11_reg~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_11^c_addr~0.c_addr[3] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n79001.in[1] (.names)                                                                                                                                                             1.338     2.896
n79001.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^c_addr_4_11_reg~3_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                           4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication^c_addr_4_11_reg~3_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                 0.000     1.338
cell setup time                                                                                                                                                                  -0.066     1.272
data required time                                                                                                                                                                          1.272
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                          1.272
data arrival time                                                                                                                                                                          -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -3.197


#Path 68
Startpoint: matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_11^c_addr~0.c_addr[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_4_11_reg~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_11^c_addr~0.c_addr[2] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n78991.in[1] (.names)                                                                                                                                                             1.338     2.896
n78991.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^c_addr_4_11_reg~2_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                           4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication^c_addr_4_11_reg~2_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                 0.000     1.338
cell setup time                                                                                                                                                                  -0.066     1.272
data required time                                                                                                                                                                          1.272
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                          1.272
data arrival time                                                                                                                                                                          -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -3.197


#Path 69
Startpoint: matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_11^c_addr~0.c_addr[1] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_4_11_reg~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_11^c_addr~0.c_addr[1] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n78981.in[1] (.names)                                                                                                                                                             1.338     2.896
n78981.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^c_addr_4_11_reg~1_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                           4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication^c_addr_4_11_reg~1_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                 0.000     1.338
cell setup time                                                                                                                                                                  -0.066     1.272
data required time                                                                                                                                                                          1.272
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                          1.272
data arrival time                                                                                                                                                                          -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -3.197


#Path 70
Startpoint: matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_11^c_addr~0.c_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_4_11_reg~0_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_11^c_addr~0.c_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n78971.in[1] (.names)                                                                                                                                                             1.338     2.896
n78971.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^c_addr_4_11_reg~0_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                           4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication^c_addr_4_11_reg~0_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                 0.000     1.338
cell setup time                                                                                                                                                                  -0.066     1.272
data required time                                                                                                                                                                          1.272
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                          1.272
data arrival time                                                                                                                                                                          -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -3.197


#Path 71
Startpoint: matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_11^c_addr~0.c_addr[6] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_3_11_reg~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_11^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_11^c_addr~0.c_addr[6] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n79101.in[1] (.names)                                                                                                                                                             1.338     2.896
n79101.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^c_addr_3_11_reg~6_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                           4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication^c_addr_3_11_reg~6_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                 0.000     1.338
cell setup time                                                                                                                                                                  -0.066     1.272
data required time                                                                                                                                                                          1.272
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                          1.272
data arrival time                                                                                                                                                                          -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -3.197


#Path 72
Startpoint: matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_11^c_addr~0.c_addr[5] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_3_11_reg~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_11^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_11^c_addr~0.c_addr[5] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n79091.in[1] (.names)                                                                                                                                                             1.338     2.896
n79091.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^c_addr_3_11_reg~5_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                           4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication^c_addr_3_11_reg~5_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                 0.000     1.338
cell setup time                                                                                                                                                                  -0.066     1.272
data required time                                                                                                                                                                          1.272
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                          1.272
data arrival time                                                                                                                                                                          -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -3.197


#Path 73
Startpoint: matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_11^c_addr~0.c_addr[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_3_11_reg~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_11^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_11^c_addr~0.c_addr[4] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n79081.in[1] (.names)                                                                                                                                                             1.338     2.896
n79081.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^c_addr_3_11_reg~4_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                           4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication^c_addr_3_11_reg~4_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                 0.000     1.338
cell setup time                                                                                                                                                                  -0.066     1.272
data required time                                                                                                                                                                          1.272
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                          1.272
data arrival time                                                                                                                                                                          -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -3.197


#Path 74
Startpoint: matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_11^c_addr~0.c_addr[3] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_3_11_reg~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_11^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_11^c_addr~0.c_addr[3] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n79071.in[1] (.names)                                                                                                                                                             1.338     2.896
n79071.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^c_addr_3_11_reg~3_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                           4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication^c_addr_3_11_reg~3_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                 0.000     1.338
cell setup time                                                                                                                                                                  -0.066     1.272
data required time                                                                                                                                                                          1.272
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                          1.272
data arrival time                                                                                                                                                                          -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -3.197


#Path 75
Startpoint: matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_11^c_addr~0.c_addr[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_3_11_reg~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_11^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_11^c_addr~0.c_addr[2] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n79061.in[1] (.names)                                                                                                                                                             1.338     2.896
n79061.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^c_addr_3_11_reg~2_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                           4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication^c_addr_3_11_reg~2_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                 0.000     1.338
cell setup time                                                                                                                                                                  -0.066     1.272
data required time                                                                                                                                                                          1.272
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                          1.272
data arrival time                                                                                                                                                                          -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -3.197


#Path 76
Startpoint: matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_11^c_addr~0.c_addr[1] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_3_11_reg~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_11^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_11^c_addr~0.c_addr[1] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n79051.in[1] (.names)                                                                                                                                                             1.338     2.896
n79051.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^c_addr_3_11_reg~1_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                           4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication^c_addr_3_11_reg~1_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                 0.000     1.338
cell setup time                                                                                                                                                                  -0.066     1.272
data required time                                                                                                                                                                          1.272
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                          1.272
data arrival time                                                                                                                                                                          -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -3.197


#Path 77
Startpoint: matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_11^c_addr~0.c_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_3_11_reg~0_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_11^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_11^c_addr~0.c_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n79041.in[1] (.names)                                                                                                                                                             1.338     2.896
n79041.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^c_addr_3_11_reg~0_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                           4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication^c_addr_3_11_reg~0_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                 0.000     1.338
cell setup time                                                                                                                                                                  -0.066     1.272
data required time                                                                                                                                                                          1.272
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                          1.272
data arrival time                                                                                                                                                                          -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -3.197


#Path 78
Startpoint: matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_11^c_addr~0.c_addr[6] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_2_11_reg~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_11^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_11^c_addr~0.c_addr[6] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n79171.in[1] (.names)                                                                                                                                                             1.338     2.896
n79171.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^c_addr_2_11_reg~6_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                           4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication^c_addr_2_11_reg~6_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                 0.000     1.338
cell setup time                                                                                                                                                                  -0.066     1.272
data required time                                                                                                                                                                          1.272
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                          1.272
data arrival time                                                                                                                                                                          -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -3.197


#Path 79
Startpoint: matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_11^c_addr~0.c_addr[5] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_2_11_reg~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_11^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_11^c_addr~0.c_addr[5] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n79161.in[1] (.names)                                                                                                                                                             1.338     2.896
n79161.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^c_addr_2_11_reg~5_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                           4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication^c_addr_2_11_reg~5_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                 0.000     1.338
cell setup time                                                                                                                                                                  -0.066     1.272
data required time                                                                                                                                                                          1.272
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                          1.272
data arrival time                                                                                                                                                                          -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -3.197


#Path 80
Startpoint: matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_11^c_addr~0.c_addr[5] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_4_11_reg~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_11^c_addr~0.c_addr[5] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n79021.in[1] (.names)                                                                                                                                                             1.338     2.896
n79021.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^c_addr_4_11_reg~5_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                           4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication^c_addr_4_11_reg~5_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                 0.000     1.338
cell setup time                                                                                                                                                                  -0.066     1.272
data required time                                                                                                                                                                          1.272
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                          1.272
data arrival time                                                                                                                                                                          -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -3.197


#Path 81
Startpoint: matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_11^c_addr~0.c_addr[6] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_4_11_reg~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_4_11^c_addr~0.c_addr[6] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n79031.in[1] (.names)                                                                                                                                                             1.338     2.896
n79031.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^c_addr_4_11_reg~6_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                           4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication^c_addr_4_11_reg~6_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                 0.000     1.338
cell setup time                                                                                                                                                                  -0.066     1.272
data required time                                                                                                                                                                          1.272
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                          1.272
data arrival time                                                                                                                                                                          -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -3.197


#Path 82
Startpoint: matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_11^c_addr~0.c_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_5_11_reg~0_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_11^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_11^c_addr~0.c_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n78901.in[1] (.names)                                                                                                                                                             1.338     2.896
n78901.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^c_addr_5_11_reg~0_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                           4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication^c_addr_5_11_reg~0_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                 0.000     1.338
cell setup time                                                                                                                                                                  -0.066     1.272
data required time                                                                                                                                                                          1.272
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                          1.272
data arrival time                                                                                                                                                                          -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -3.197


#Path 83
Startpoint: matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_11^c_addr~0.c_addr[1] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_5_11_reg~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_11^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_11^c_addr~0.c_addr[1] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n78911.in[1] (.names)                                                                                                                                                             1.338     2.896
n78911.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^c_addr_5_11_reg~1_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                           4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication^c_addr_5_11_reg~1_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                 0.000     1.338
cell setup time                                                                                                                                                                  -0.066     1.272
data required time                                                                                                                                                                          1.272
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                          1.272
data arrival time                                                                                                                                                                          -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -3.197


#Path 84
Startpoint: matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_11^c_addr~0.c_addr[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_5_11_reg~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_11^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_11^c_addr~0.c_addr[2] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n78921.in[1] (.names)                                                                                                                                                             1.338     2.896
n78921.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^c_addr_5_11_reg~2_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                           4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication^c_addr_5_11_reg~2_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                 0.000     1.338
cell setup time                                                                                                                                                                  -0.066     1.272
data required time                                                                                                                                                                          1.272
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                          1.272
data arrival time                                                                                                                                                                          -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -3.197


#Path 85
Startpoint: matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_11^c_addr~0.c_addr[3] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_5_11_reg~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_11^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_11^c_addr~0.c_addr[3] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n78931.in[1] (.names)                                                                                                                                                             1.338     2.896
n78931.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^c_addr_5_11_reg~3_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                           4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication^c_addr_5_11_reg~3_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                 0.000     1.338
cell setup time                                                                                                                                                                  -0.066     1.272
data required time                                                                                                                                                                          1.272
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                          1.272
data arrival time                                                                                                                                                                          -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -3.197


#Path 86
Startpoint: matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_11^c_addr~0.c_addr[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_5_11_reg~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_11^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_11^c_addr~0.c_addr[4] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n78941.in[1] (.names)                                                                                                                                                             1.338     2.896
n78941.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^c_addr_5_11_reg~4_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                           4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication^c_addr_5_11_reg~4_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                 0.000     1.338
cell setup time                                                                                                                                                                  -0.066     1.272
data required time                                                                                                                                                                          1.272
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                          1.272
data arrival time                                                                                                                                                                          -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -3.197


#Path 87
Startpoint: matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_11^c_addr~0.c_addr[5] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_5_11_reg~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_11^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_11^c_addr~0.c_addr[5] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n78951.in[1] (.names)                                                                                                                                                             1.338     2.896
n78951.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^c_addr_5_11_reg~5_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                           4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication^c_addr_5_11_reg~5_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                 0.000     1.338
cell setup time                                                                                                                                                                  -0.066     1.272
data required time                                                                                                                                                                          1.272
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                          1.272
data arrival time                                                                                                                                                                          -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -3.197


#Path 88
Startpoint: matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_11^c_addr~0.c_addr[6] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_5_11_reg~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_11^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_11^c_addr~0.c_addr[6] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n78961.in[1] (.names)                                                                                                                                                             1.338     2.896
n78961.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^c_addr_5_11_reg~6_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                           4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication^c_addr_5_11_reg~6_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                 0.000     1.338
cell setup time                                                                                                                                                                  -0.066     1.272
data required time                                                                                                                                                                          1.272
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                          1.272
data arrival time                                                                                                                                                                          -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -3.197


#Path 89
Startpoint: matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_11^c_addr~0.c_addr[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_6_11_reg~0_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_11^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_11^c_addr~0.c_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n78831.in[1] (.names)                                                                                                                                                             1.338     2.896
n78831.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^c_addr_6_11_reg~0_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                           4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication^c_addr_6_11_reg~0_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                 0.000     1.338
cell setup time                                                                                                                                                                  -0.066     1.272
data required time                                                                                                                                                                          1.272
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                          1.272
data arrival time                                                                                                                                                                          -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -3.197


#Path 90
Startpoint: matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_11^c_addr~0.c_addr[1] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_6_11_reg~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_11^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_11^c_addr~0.c_addr[1] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n78841.in[1] (.names)                                                                                                                                                             1.338     2.896
n78841.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^c_addr_6_11_reg~1_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                           4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication^c_addr_6_11_reg~1_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                 0.000     1.338
cell setup time                                                                                                                                                                  -0.066     1.272
data required time                                                                                                                                                                          1.272
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                          1.272
data arrival time                                                                                                                                                                          -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -3.197


#Path 91
Startpoint: matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_11^c_addr~0.c_addr[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_6_11_reg~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_11^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_11^c_addr~0.c_addr[2] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n78851.in[1] (.names)                                                                                                                                                             1.338     2.896
n78851.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^c_addr_6_11_reg~2_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                           4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication^c_addr_6_11_reg~2_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                 0.000     1.338
cell setup time                                                                                                                                                                  -0.066     1.272
data required time                                                                                                                                                                          1.272
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                          1.272
data arrival time                                                                                                                                                                          -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -3.197


#Path 92
Startpoint: matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_11^c_addr~0.c_addr[3] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_6_11_reg~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_11^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_11^c_addr~0.c_addr[3] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n78861.in[1] (.names)                                                                                                                                                             1.338     2.896
n78861.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^c_addr_6_11_reg~3_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                           4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication^c_addr_6_11_reg~3_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                 0.000     1.338
cell setup time                                                                                                                                                                  -0.066     1.272
data required time                                                                                                                                                                          1.272
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                          1.272
data arrival time                                                                                                                                                                          -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -3.197


#Path 93
Startpoint: matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_11^c_addr~0.c_addr[4] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_6_11_reg~4_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_11^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_11^c_addr~0.c_addr[4] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n78871.in[1] (.names)                                                                                                                                                             1.338     2.896
n78871.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^c_addr_6_11_reg~4_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                           4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication^c_addr_6_11_reg~4_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                 0.000     1.338
cell setup time                                                                                                                                                                  -0.066     1.272
data required time                                                                                                                                                                          1.272
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                          1.272
data arrival time                                                                                                                                                                          -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -3.197


#Path 94
Startpoint: matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_11^c_addr~0.c_addr[5] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_6_11_reg~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_11^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_11^c_addr~0.c_addr[5] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n78881.in[1] (.names)                                                                                                                                                             1.338     2.896
n78881.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^c_addr_6_11_reg~5_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                           4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication^c_addr_6_11_reg~5_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                 0.000     1.338
cell setup time                                                                                                                                                                  -0.066     1.272
data required time                                                                                                                                                                          1.272
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                          1.272
data arrival time                                                                                                                                                                          -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -3.197


#Path 95
Startpoint: matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_11^c_addr~0.c_addr[6] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_6_11_reg~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_11^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_11^c_addr~0.c_addr[6] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n78891.in[1] (.names)                                                                                                                                                             1.338     2.896
n78891.out[0] (.names)                                                                                                                                                            0.235     3.131
matrix_multiplication^c_addr_6_11_reg~6_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                           4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication^c_addr_6_11_reg~6_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                 0.000     1.338
cell setup time                                                                                                                                                                  -0.066     1.272
data required time                                                                                                                                                                          1.272
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                          1.272
data arrival time                                                                                                                                                                          -4.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -3.197


#Path 96
Startpoint: matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_15_12^c_addr~0.c_addr[1] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_15_12_reg~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                               Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                               0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                        0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_15_12^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_15_12^c_addr~0.c_addr[1] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n77021.in[1] (.names)                                                                                                                                                              1.338     2.896
n77021.out[0] (.names)                                                                                                                                                             0.235     3.131
matrix_multiplication^c_addr_15_12_reg~1_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                            4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                               0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                        0.000     0.000
matrix_multiplication^c_addr_15_12_reg~1_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                  0.000     1.338
cell setup time                                                                                                                                                                   -0.066     1.272
data required time                                                                                                                                                                           1.272
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           1.272
data arrival time                                                                                                                                                                           -4.468
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                            -3.197


#Path 97
Startpoint: matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13_12^c_addr~0.c_addr[1] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_13_12_reg~1_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                               Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                               0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                        0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13_12^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13_12^c_addr~0.c_addr[1] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n77161.in[1] (.names)                                                                                                                                                              1.338     2.896
n77161.out[0] (.names)                                                                                                                                                             0.235     3.131
matrix_multiplication^c_addr_13_12_reg~1_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                            4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                               0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                        0.000     0.000
matrix_multiplication^c_addr_13_12_reg~1_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                  0.000     1.338
cell setup time                                                                                                                                                                   -0.066     1.272
data required time                                                                                                                                                                           1.272
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           1.272
data arrival time                                                                                                                                                                           -4.468
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                            -3.197


#Path 98
Startpoint: matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_15_11^c_addr~0.c_addr[6] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_15_11_reg~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                               Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                               0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                        0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_15_11^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_15_11^c_addr~0.c_addr[6] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n78261.in[1] (.names)                                                                                                                                                              1.338     2.896
n78261.out[0] (.names)                                                                                                                                                             0.235     3.131
matrix_multiplication^c_addr_15_11_reg~6_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                            4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                               0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                        0.000     0.000
matrix_multiplication^c_addr_15_11_reg~6_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                  0.000     1.338
cell setup time                                                                                                                                                                   -0.066     1.272
data required time                                                                                                                                                                           1.272
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           1.272
data arrival time                                                                                                                                                                           -4.468
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                            -3.197


#Path 99
Startpoint: matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13_12^c_addr~0.c_addr[2] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_13_12_reg~2_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                               Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                               0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                        0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13_12^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13_12^c_addr~0.c_addr[2] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n77171.in[1] (.names)                                                                                                                                                              1.338     2.896
n77171.out[0] (.names)                                                                                                                                                             0.235     3.131
matrix_multiplication^c_addr_13_12_reg~2_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                            4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                               0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                        0.000     0.000
matrix_multiplication^c_addr_13_12_reg~2_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                  0.000     1.338
cell setup time                                                                                                                                                                   -0.066     1.272
data required time                                                                                                                                                                           1.272
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           1.272
data arrival time                                                                                                                                                                           -4.468
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                            -3.197


#Path 100
Startpoint: matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13_12^c_addr~0.c_addr[3] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_13_12_reg~3_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                               Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                               0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                        0.000     0.000
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13_12^c_addr~0.clk[0] (matmul_4x4_systolic)                          1.338     1.338
matrix_multiplication.matmul_64x64_systolic+u_matmul_64x64_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_13_12^c_addr~0.c_addr[3] (matmul_4x4_systolic) [clock-to-output]     0.220     1.558
n77181.in[1] (.names)                                                                                                                                                              1.338     2.896
n77181.out[0] (.names)                                                                                                                                                             0.235     3.131
matrix_multiplication^c_addr_13_12_reg~3_FF_NODE.D[0] (.latch)                                                                                                                     1.338     4.468
data arrival time                                                                                                                                                                            4.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                               0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                        0.000     0.000
matrix_multiplication^c_addr_13_12_reg~3_FF_NODE.clk[0] (.latch)                                                                                                                   1.338     1.338
clock uncertainty                                                                                                                                                                  0.000     1.338
cell setup time                                                                                                                                                                   -0.066     1.272
data required time                                                                                                                                                                           1.272
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                           1.272
data arrival time                                                                                                                                                                           -4.468
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                            -3.197


#End of timing report
