$date
   Thu Feb 27 13:48:40 2025
$end

$version
  2024.2.0
  $dumpfile ("tb.vcd") 
$end

$timescale
  1ps
$end

$scope module test_tb $end
$var reg 2 ! sw [1:0] $end
$var wire 8 " led [7:0] $end
$scope module uut $end
$var wire 2 # sw [1:0] $end
$var wire 8 " led [7:0] $end
$var reg 1 $ xilinx_isim_temp_0_ln24_assignTransform $end
$var reg 1 % xilinx_isim_temp_1_ln24_assignTransform $end
$upscope $end
$upscope $end
$enddefinitions $end

#0
$dumpvars
b0 !
b10110001 "
b0 #
0$
0%
$end

#1000
b1 !
b1101000 "
b1 #
1$

#2000
b10 !
b1101011 "
b10 #
0$
1%

#3000
b11 !
b10001110 "
b11 #
1$
