/*#*********************************************************************************************************************/
/*
/*# Technology     : TSMC 16nm CMOS Logic FinFet Compact (FFC) Low Leakage HKMG                          */
/*# Memory Type    : TSMC 16nm FFC Single Port SRAM with d0907 bit cell                     */
/*# Library Name   : ts1n16ffcllsvta1024x32m4sw (user specify : ts1n16ffcllsvta1024x32m4sw)            */
/*# Library Version: 120a                                                */
/*# Generated Time : 2025/06/22, 17:57:08                                        */
/*#*********************************************************************************************************************/
/*#                                                            */
/*# STATEMENT OF USE                                                    */
/*#                                                            */
/*# This information contains confidential and proprietary information of TSMC.                    */
/*# No part of this information may be reproduced, transmitted, transcribed,                        */
/*# stored in a retrieval system, or translated into any human or computer                        */
/*# language, in any form or by any means, electronic, mechanical, magnetic,                        */
/*# optical, chemical, manual, or otherwise, without the prior written permission                    */
/*# of TSMC. This information was prepared for informational purpose and is for                    */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the                    */
/*# information at any time and without notice.                                    */
/*#                                                            */
/*#*********************************************************************************************************************/
/* Template Version : S_03_54401                                               */
/****************************************************************************** */

library (  ts1n16ffcllsvta1024x32m4sw_ffgnp0p88v150c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2025/06/22, 17:57:08" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.880000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 150.000000 ;
    nom_voltage : 0.880000 ;
    operating_conditions ( "ffgnp0p88v150c" ) {
        process : 1 ;
        temperature : 150 ;
        voltage : 0.880000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ffgnp0p88v150c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }
    type ( A_bus_9_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 10 ;
        bit_from : 9 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_31_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from : 31 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( TS1N16FFCLLSVTA1024X32M4SW ) {
    memory () {
        type : ram ;
        address_width : 10 ;
        word_width : 32 ;
    }
    functional_peak_current : 43222.400000;
    area : 4806.262800 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001376 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.562926, 0.565446, 0.570801, 0.678125, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.562926, 0.565446, 0.570801, 0.678125, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.506633, 0.508901, 0.513721, 0.610313, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.506633, 0.508901, 0.513721, 0.610313, 1.229063" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.019102" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.021665" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001376 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.562926, 0.565446, 0.570801, 0.678125, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.562926, 0.565446, 0.570801, 0.678125, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.506633, 0.508901, 0.513721, 0.610313, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.506633, 0.508901, 0.513721, 0.610313, 1.229063" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.019102" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.021665" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_31_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[31:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.004775, 0.004775, 0.004775, 0.004775, 0.004775" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.004775, 0.004775, 0.004775, 0.004775, 0.004775" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.294312, 0.308712, 0.323612, 0.352502, 0.406612",\
              "0.299892, 0.314292, 0.329192, 0.358082, 0.412192",\
              "0.303942, 0.318342, 0.333242, 0.362132, 0.416242",\
              "0.306462, 0.320862, 0.335762, 0.364652, 0.418762",\
              "0.306702, 0.321102, 0.336002, 0.364892, 0.419002"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.294312, 0.308712, 0.323612, 0.352502, 0.406612",\
              "0.299892, 0.314292, 0.329192, 0.358082, 0.412192",\
              "0.303942, 0.318342, 0.333242, 0.362132, 0.416242",\
              "0.306462, 0.320862, 0.335762, 0.364652, 0.418762",\
              "0.306702, 0.321102, 0.336002, 0.364892, 0.419002"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.010389, 0.035433, 0.066282, 0.115950, 0.227594",\
              "0.010389, 0.035433, 0.066282, 0.115950, 0.227594",\
              "0.010389, 0.035433, 0.066282, 0.115950, 0.227594",\
              "0.010389, 0.035433, 0.066282, 0.115950, 0.227594",\
              "0.010389, 0.035433, 0.066282, 0.115950, 0.227594"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.010389, 0.035433, 0.066282, 0.115950, 0.227594",\
              "0.010389, 0.035433, 0.066282, 0.115950, 0.227594",\
              "0.010389, 0.035433, 0.066282, 0.115950, 0.227594",\
              "0.010389, 0.035433, 0.066282, 0.115950, 0.227594",\
              "0.010389, 0.035433, 0.066282, 0.115950, 0.227594"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.360843, 0.376383, 0.391398, 0.420693, 0.481173",\
              "0.367458, 0.382998, 0.398013, 0.427308, 0.487788",\
              "0.372288, 0.387828, 0.402843, 0.432138, 0.492618",\
              "0.375543, 0.391083, 0.406098, 0.435393, 0.495873",\
              "0.375553, 0.391093, 0.406108, 0.435403, 0.495883"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.010035, 0.033054, 0.060314, 0.129142, 0.255852",\
              "0.010035, 0.033054, 0.060314, 0.129142, 0.255852",\
              "0.010035, 0.033054, 0.060314, 0.129142, 0.255852",\
              "0.010035, 0.033054, 0.060314, 0.129142, 0.255852",\
              "0.010035, 0.033054, 0.060314, 0.129142, 0.255852"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.360843, 0.376383, 0.391398, 0.420693, 0.481173",\
              "0.367458, 0.382998, 0.398013, 0.427308, 0.487788",\
              "0.372288, 0.387828, 0.402843, 0.432138, 0.492618",\
              "0.375543, 0.391083, 0.406098, 0.435393, 0.495873",\
              "0.375553, 0.391093, 0.406108, 0.435403, 0.495883"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.010035, 0.033054, 0.060314, 0.129142, 0.255852",\
              "0.010035, 0.033054, 0.060314, 0.129142, 0.255852",\
              "0.010035, 0.033054, 0.060314, 0.129142, 0.255852",\
              "0.010035, 0.033054, 0.060314, 0.129142, 0.255852",\
              "0.010035, 0.033054, 0.060314, 0.129142, 0.255852"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.031848 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.104727, 0.111447, 0.133750, 0.271250, 0.546250" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.200025, 0.210525, 0.219345, 0.271250, 0.546250" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.562926, 0.565446, 0.570801, 0.678125, 1.365625" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.562926, 0.565446, 0.570801, 0.678125, 1.365625" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "4.089791" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.081266" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "4.280188" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.082840" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "3.624606" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.082857" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "3.952397" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.082848" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.048497" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001594 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.026459" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.027734" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.141872, 0.151336, 0.161320, 0.177128, 0.203856",\
              "0.141872, 0.151336, 0.161320, 0.177128, 0.203856",\
              "0.141560, 0.151024, 0.161008, 0.176816, 0.203544",\
              "0.140936, 0.150400, 0.160384, 0.176192, 0.202920",\
              "0.140520, 0.149984, 0.159968, 0.175776, 0.202504"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.141872, 0.151336, 0.161320, 0.177128, 0.203856",\
              "0.141872, 0.151336, 0.161320, 0.177128, 0.203856",\
              "0.141560, 0.151024, 0.161008, 0.176816, 0.203544",\
              "0.140936, 0.150400, 0.160384, 0.176192, 0.202920",\
              "0.140520, 0.149984, 0.159968, 0.175776, 0.202504"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.088100, 0.083200, 0.079200, 0.075000, 0.071500",\
              "0.097200, 0.092300, 0.088300, 0.084100, 0.080600",\
              "0.104200, 0.099300, 0.095300, 0.091100, 0.087600",\
              "0.112600, 0.107700, 0.103700, 0.099500, 0.096000",\
              "0.122500, 0.117600, 0.113600, 0.109400, 0.105900"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.088100, 0.083200, 0.079200, 0.075000, 0.071500",\
              "0.097200, 0.092300, 0.088300, 0.084100, 0.080600",\
              "0.104200, 0.099300, 0.095300, 0.091100, 0.087600",\
              "0.112600, 0.107700, 0.103700, 0.099500, 0.096000",\
              "0.122500, 0.117600, 0.113600, 0.109400, 0.105900"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001365 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.019102" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.021665" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.116184, 0.123464, 0.131368, 0.141664, 0.154560",\
              "0.116080, 0.123360, 0.131264, 0.141560, 0.154456",\
              "0.115560, 0.122840, 0.130744, 0.141040, 0.153936",\
              "0.114832, 0.122112, 0.130016, 0.140312, 0.153208",\
              "0.115040, 0.122320, 0.130224, 0.140520, 0.153416"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.116184, 0.123464, 0.131368, 0.141664, 0.154560",\
              "0.116080, 0.123360, 0.131264, 0.141560, 0.154456",\
              "0.115560, 0.122840, 0.130744, 0.141040, 0.153936",\
              "0.114832, 0.122112, 0.130016, 0.140312, 0.153208",\
              "0.115040, 0.122320, 0.130224, 0.140520, 0.153416"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.093420, 0.087920, 0.083020, 0.077220, 0.070620",\
              "0.102720, 0.097220, 0.092320, 0.086520, 0.079920",\
              "0.109020, 0.103520, 0.098620, 0.092820, 0.086220",\
              "0.113620, 0.108120, 0.103220, 0.097420, 0.090820",\
              "0.110220, 0.104720, 0.099820, 0.094020, 0.087420"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.093420, 0.087920, 0.083020, 0.077220, 0.070620",\
              "0.102720, 0.097220, 0.092320, 0.086520, 0.079920",\
              "0.109020, 0.103520, 0.098620, 0.092820, 0.086220",\
              "0.113620, 0.108120, 0.103220, 0.097420, 0.090820",\
              "0.110220, 0.104720, 0.099820, 0.094020, 0.087420"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_9_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001376 ;
        pin (A[9:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.007917" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.007982" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.102539, 0.110963, 0.119907, 0.134571, 0.157451",\
              "0.102435, 0.110859, 0.119803, 0.134467, 0.157347",\
              "0.102019, 0.110443, 0.119387, 0.134051, 0.156931",\
              "0.101187, 0.109611, 0.118555, 0.133219, 0.156099",\
              "0.101499, 0.109923, 0.118867, 0.133531, 0.156411"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.102539, 0.110963, 0.119907, 0.134571, 0.157451",\
              "0.102435, 0.110859, 0.119803, 0.134467, 0.157347",\
              "0.102019, 0.110443, 0.119387, 0.134051, 0.156931",\
              "0.101187, 0.109611, 0.118555, 0.133219, 0.156099",\
              "0.101499, 0.109923, 0.118867, 0.133531, 0.156411"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.105980, 0.101380, 0.097680, 0.093580, 0.090580",\
              "0.115180, 0.110580, 0.106880, 0.102780, 0.099780",\
              "0.121480, 0.116880, 0.113180, 0.109080, 0.106080",\
              "0.126180, 0.121580, 0.117880, 0.113780, 0.110780",\
              "0.123180, 0.118580, 0.114880, 0.110780, 0.107780"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.105980, 0.101380, 0.097680, 0.093580, 0.090580",\
              "0.115180, 0.110580, 0.106880, 0.102780, 0.099780",\
              "0.121480, 0.116880, 0.113180, 0.109080, 0.106080",\
              "0.126180, 0.121580, 0.117880, 0.113780, 0.110780",\
              "0.123180, 0.118580, 0.114880, 0.110780, 0.107780"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000764 ;
        pin ( BWEB[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.003622" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.004093" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.068635, 0.076227, 0.084339, 0.094427, 0.109819",\
              "0.066555, 0.074147, 0.082259, 0.092347, 0.107739",\
              "0.069571, 0.077163, 0.085275, 0.095363, 0.110755",\
              "0.082779, 0.090371, 0.098483, 0.108571, 0.123963",\
              "0.120011, 0.127603, 0.135715, 0.145803, 0.161195"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.068635, 0.076227, 0.084339, 0.094427, 0.109819",\
              "0.066555, 0.074147, 0.082259, 0.092347, 0.107739",\
              "0.069571, 0.077163, 0.085275, 0.095363, 0.110755",\
              "0.082779, 0.090371, 0.098483, 0.108571, 0.123963",\
              "0.120011, 0.127603, 0.135715, 0.145803, 0.161195"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.096480, 0.099280, 0.105580, 0.121680, 0.158980",\
              "0.110180, 0.112980, 0.119280, 0.135380, 0.172680",\
              "0.121780, 0.124580, 0.130880, 0.146980, 0.184280",\
              "0.137380, 0.140180, 0.146480, 0.162580, 0.199880",\
              "0.154580, 0.157380, 0.163680, 0.179780, 0.217080"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.096480, 0.099280, 0.105580, 0.121680, 0.158980",\
              "0.110180, 0.112980, 0.119280, 0.135380, 0.172680",\
              "0.121780, 0.124580, 0.130880, 0.146980, 0.184280",\
              "0.137380, 0.140180, 0.146480, 0.162580, 0.199880",\
              "0.154580, 0.157380, 0.163680, 0.179780, 0.217080"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000766 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.003877" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.004702" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.068635, 0.076227, 0.084339, 0.094427, 0.109819",\
              "0.066555, 0.074147, 0.082259, 0.092347, 0.107739",\
              "0.069571, 0.077163, 0.085275, 0.095363, 0.110755",\
              "0.082779, 0.090371, 0.098483, 0.108571, 0.123963",\
              "0.120011, 0.127603, 0.135715, 0.145803, 0.161195"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.068635, 0.076227, 0.084339, 0.094427, 0.109819",\
              "0.066555, 0.074147, 0.082259, 0.092347, 0.107739",\
              "0.069571, 0.077163, 0.085275, 0.095363, 0.110755",\
              "0.082779, 0.090371, 0.098483, 0.108571, 0.123963",\
              "0.120011, 0.127603, 0.135715, 0.145803, 0.161195"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.096380, 0.099180, 0.105480, 0.121580, 0.158880",\
              "0.110080, 0.112880, 0.119180, 0.135280, 0.172580",\
              "0.121680, 0.124480, 0.130780, 0.146880, 0.184180",\
              "0.137280, 0.140080, 0.146380, 0.162480, 0.199780",\
              "0.154480, 0.157280, 0.163580, 0.179680, 0.216980"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.096380, 0.099180, 0.105480, 0.121580, 0.158880",\
              "0.110080, 0.112880, 0.119180, 0.135280, 0.172580",\
              "0.121680, 0.124480, 0.130780, 0.146880, 0.184180",\
              "0.137280, 0.140080, 0.146380, 0.162480, 0.199780",\
              "0.154480, 0.157280, 0.163580, 0.179680, 0.216980"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 275.093280 ;
    }
}
}
