// Seed: 2732539988
macromodule module_0 (
    input  wand  id_0,
    output tri1  id_1,
    input  uwire id_2,
    output wire  id_3
);
endmodule
module module_1 (
    input uwire id_0,
    output supply1 id_1,
    input supply0 id_2,
    input tri1 id_3,
    input wire id_4,
    input tri0 id_5,
    output tri id_6,
    input uwire id_7,
    output supply1 id_8,
    input wor id_9,
    output logic id_10,
    output supply0 id_11
);
  initial if (id_5) id_10 <= id_4 & id_4;
  assign id_11 = id_5;
  module_0(
      id_5, id_11, id_9, id_8
  );
endmodule
