m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/18.1
vbyte_memory_cell
Z0 !s110 1702492214
!i10b 1
!s100 [i3>JLJN3S[EX0U4<F<zT0
IDc8FjYiN@LLLY5N_W<UnT2
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/Klandestin/Documents/PROJECT_FIC/ProiectFIC/TESTING_SIDE
Z3 w1702490897
Z4 8C:/Users/Klandestin/Documents/PROJECT_FIC/ProiectFIC/TESTING_SIDE/memory_cell.v
Z5 FC:/Users/Klandestin/Documents/PROJECT_FIC/ProiectFIC/TESTING_SIDE/memory_cell.v
L0 9
Z6 OV;L;10.5b;63
r1
!s85 0
31
Z7 !s108 1702492214.000000
Z8 !s107 C:/Users/Klandestin/Documents/PROJECT_FIC/ProiectFIC/TESTING_SIDE/memory_cell.v|
Z9 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Klandestin/Documents/PROJECT_FIC/ProiectFIC/TESTING_SIDE/memory_cell.v|
!i113 1
Z10 o-work work
Z11 tCvgOpt 0
venabler
R0
!i10b 1
!s100 jmYzgg03nL4@HMmY<1FC41
IkNmhI=PV27eWgk]LzRSYU3
R1
R2
R3
Z12 8C:\Users\Klandestin\Documents\PROJECT_FIC\ProiectFIC\TESTING_SIDE\register.v
Z13 FC:\Users\Klandestin\Documents\PROJECT_FIC\ProiectFIC\TESTING_SIDE\register.v
L0 3
R6
r1
!s85 0
31
R7
Z14 !s107 memory_cell.v|C:\Users\Klandestin\Documents\PROJECT_FIC\ProiectFIC\TESTING_SIDE\register.v|
Z15 !s90 -reportprogress|300|-work|work|-stats=none|C:\Users\Klandestin\Documents\PROJECT_FIC\ProiectFIC\TESTING_SIDE\register.v|
!i113 1
R10
R11
vmemory_cell
R0
!i10b 1
!s100 06L0OCl1a[E^U:iSA?XHk1
ImRmGZJ=EXXcU7_ffOCEz51
R1
R2
R3
R4
R5
L0 1
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
vregister
R0
!i10b 1
!s100 1`[;BYMA9ZM:JUMhJ>e`Q0
IkSS]BW2:ThOaLRlM:63ag2
R1
R2
R3
R12
R13
L0 12
R6
r1
!s85 0
31
R7
R14
R15
!i113 1
R10
R11
vtestbench
!s110 1702492409
!i10b 1
!s100 [LXYEWaYGmOH=]JVO1<j71
IdTeza@W`]SWflhWMz10Rh1
R1
R2
w1702492405
8C:\Users\Klandestin\Documents\PROJECT_FIC\ProiectFIC\TESTING_SIDE\register_tb.v
FC:\Users\Klandestin\Documents\PROJECT_FIC\ProiectFIC\TESTING_SIDE\register_tb.v
L0 1
R6
r1
!s85 0
31
!s108 1702492409.000000
!s107 C:\Users\Klandestin\Documents\PROJECT_FIC\ProiectFIC\TESTING_SIDE\register_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:\Users\Klandestin\Documents\PROJECT_FIC\ProiectFIC\TESTING_SIDE\register_tb.v|
!i113 1
R10
R11
