{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743848776020 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743848776020 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr  5 18:26:15 2025 " "Processing started: Sat Apr  5 18:26:15 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743848776020 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848776020 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pwm_beep -c pwm_beep " "Command: quartus_map --read_settings_files=on --write_settings_files=off pwm_beep -c pwm_beep" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848776020 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743848776210 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743848776211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zlxwy/desktop/lf/example_wo/pwm_beep/rtl/top_pwm_beep.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zlxwy/desktop/lf/example_wo/pwm_beep/rtl/top_pwm_beep.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_pwm_beep " "Found entity 1: top_pwm_beep" {  } { { "../rtl/top_pwm_beep.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/top_pwm_beep.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743848781269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848781269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zlxwy/desktop/lf/example_wo/pwm_beep/rtl/read_rom_11x700.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zlxwy/desktop/lf/example_wo/pwm_beep/rtl/read_rom_11x700.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_rom_11x700 " "Found entity 1: read_rom_11x700" {  } { { "../rtl/read_rom_11x700.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/read_rom_11x700.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743848781271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848781271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zlxwy/desktop/lf/example_wo/pwm_beep/rtl/pwm_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zlxwy/desktop/lf/example_wo/pwm_beep/rtl/pwm_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_generator " "Found entity 1: pwm_generator" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743848781272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848781272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zlxwy/desktop/lf/example_wo/pwm_beep/rtl/freq_to_period.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zlxwy/desktop/lf/example_wo/pwm_beep/rtl/freq_to_period.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_to_period " "Found entity 1: freq_to_period" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743848781273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848781273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zlxwy/desktop/lf/example_wo/pwm_beep/rtl/addr_traverse.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zlxwy/desktop/lf/example_wo/pwm_beep/rtl/addr_traverse.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_traverse " "Found entity 1: addr_traverse" {  } { { "../rtl/addr_traverse.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/addr_traverse.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743848781275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848781275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/rom_11x700/rom_11x700.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/rom_11x700/rom_11x700.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_11x700 " "Found entity 1: rom_11x700" {  } { { "ip_core/rom_11x700/rom_11x700.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/ip_core/rom_11x700/rom_11x700.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743848781276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848781276 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "addr_traverse addr_traverse.v(16) " "Verilog HDL Parameter Declaration warning at addr_traverse.v(16): Parameter Declaration in module \"addr_traverse\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/addr_traverse.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/addr_traverse.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1743848781276 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "addr_traverse addr_traverse.v(24) " "Verilog HDL Parameter Declaration warning at addr_traverse.v(24): Parameter Declaration in module \"addr_traverse\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/addr_traverse.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/addr_traverse.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1743848781277 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "pwm_generator pwm_generator.v(30) " "Verilog HDL Parameter Declaration warning at pwm_generator.v(30): Parameter Declaration in module \"pwm_generator\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1743848781277 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "pwm_generator pwm_generator.v(39) " "Verilog HDL Parameter Declaration warning at pwm_generator.v(39): Parameter Declaration in module \"pwm_generator\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 39 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1743848781277 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_pwm_beep " "Elaborating entity \"top_pwm_beep\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1743848781304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_traverse addr_traverse:addr_traverse_inst " "Elaborating entity \"addr_traverse\" for hierarchy \"addr_traverse:addr_traverse_inst\"" {  } { { "../rtl/top_pwm_beep.v" "addr_traverse_inst" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/top_pwm_beep.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743848781314 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 addr_traverse.v(20) " "Verilog HDL assignment warning at addr_traverse.v(20): truncated value with size 32 to match size of target (26)" {  } { { "../rtl/addr_traverse.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/addr_traverse.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743848781314 "|top_pwm_beep|addr_traverse:addr_traverse_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 addr_traverse.v(28) " "Verilog HDL assignment warning at addr_traverse.v(28): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/addr_traverse.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/addr_traverse.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743848781314 "|top_pwm_beep|addr_traverse:addr_traverse_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_rom_11x700 read_rom_11x700:read_rom_11x700_inst " "Elaborating entity \"read_rom_11x700\" for hierarchy \"read_rom_11x700:read_rom_11x700_inst\"" {  } { { "../rtl/top_pwm_beep.v" "read_rom_11x700_inst" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/top_pwm_beep.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743848781315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_11x700 read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst " "Elaborating entity \"rom_11x700\" for hierarchy \"read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\"" {  } { { "../rtl/read_rom_11x700.v" "rom_11x700_inst" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/read_rom_11x700.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743848781319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\"" {  } { { "ip_core/rom_11x700/rom_11x700.v" "altsyncram_component" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/ip_core/rom_11x700/rom_11x700.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743848781343 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\"" {  } { { "ip_core/rom_11x700/rom_11x700.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/ip_core/rom_11x700/rom_11x700.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743848781344 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743848781344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743848781344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743848781344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../mif/tone_YeBen.mif " "Parameter \"init_file\" = \"../mif/tone_YeBen.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743848781344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743848781344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743848781344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743848781344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 700 " "Parameter \"numwords_a\" = \"700\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743848781344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743848781344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743848781344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743848781344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743848781344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 11 " "Parameter \"width_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743848781344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743848781344 ""}  } { { "ip_core/rom_11x700/rom_11x700.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/ip_core/rom_11x700/rom_11x700.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743848781344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b7a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b7a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b7a1 " "Found entity 1: altsyncram_b7a1" {  } { { "db/altsyncram_b7a1.tdf" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/db/altsyncram_b7a1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743848781373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848781373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b7a1 read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated " "Elaborating entity \"altsyncram_b7a1\" for hierarchy \"read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/fpga_software/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743848781373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_to_period freq_to_period:freq_to_period_inst " "Elaborating entity \"freq_to_period\" for hierarchy \"freq_to_period:freq_to_period_inst\"" {  } { { "../rtl/top_pwm_beep.v" "freq_to_period_inst" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/top_pwm_beep.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743848781377 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 freq_to_period.v(18) " "Verilog HDL assignment warning at freq_to_period.v(18): truncated value with size 32 to match size of target (26)" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743848781377 "|top_pwm_beep|freq_to_period:freq_to_period_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 freq_to_period.v(19) " "Verilog HDL assignment warning at freq_to_period.v(19): truncated value with size 32 to match size of target (26)" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743848781377 "|top_pwm_beep|freq_to_period:freq_to_period_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "period freq_to_period.v(14) " "Verilog HDL Always Construct warning at freq_to_period.v(14): inferring latch(es) for variable \"period\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743848781377 "|top_pwm_beep|freq_to_period:freq_to_period_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[0\] freq_to_period.v(14) " "Inferred latch for \"period\[0\]\" at freq_to_period.v(14)" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848781378 "|top_pwm_beep|freq_to_period:freq_to_period_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[1\] freq_to_period.v(14) " "Inferred latch for \"period\[1\]\" at freq_to_period.v(14)" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848781378 "|top_pwm_beep|freq_to_period:freq_to_period_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[2\] freq_to_period.v(14) " "Inferred latch for \"period\[2\]\" at freq_to_period.v(14)" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848781378 "|top_pwm_beep|freq_to_period:freq_to_period_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[3\] freq_to_period.v(14) " "Inferred latch for \"period\[3\]\" at freq_to_period.v(14)" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848781378 "|top_pwm_beep|freq_to_period:freq_to_period_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[4\] freq_to_period.v(14) " "Inferred latch for \"period\[4\]\" at freq_to_period.v(14)" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848781378 "|top_pwm_beep|freq_to_period:freq_to_period_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[5\] freq_to_period.v(14) " "Inferred latch for \"period\[5\]\" at freq_to_period.v(14)" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848781378 "|top_pwm_beep|freq_to_period:freq_to_period_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[6\] freq_to_period.v(14) " "Inferred latch for \"period\[6\]\" at freq_to_period.v(14)" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848781378 "|top_pwm_beep|freq_to_period:freq_to_period_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[7\] freq_to_period.v(14) " "Inferred latch for \"period\[7\]\" at freq_to_period.v(14)" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848781378 "|top_pwm_beep|freq_to_period:freq_to_period_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[8\] freq_to_period.v(14) " "Inferred latch for \"period\[8\]\" at freq_to_period.v(14)" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848781378 "|top_pwm_beep|freq_to_period:freq_to_period_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[9\] freq_to_period.v(14) " "Inferred latch for \"period\[9\]\" at freq_to_period.v(14)" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848781378 "|top_pwm_beep|freq_to_period:freq_to_period_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[10\] freq_to_period.v(14) " "Inferred latch for \"period\[10\]\" at freq_to_period.v(14)" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848781378 "|top_pwm_beep|freq_to_period:freq_to_period_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[11\] freq_to_period.v(14) " "Inferred latch for \"period\[11\]\" at freq_to_period.v(14)" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848781378 "|top_pwm_beep|freq_to_period:freq_to_period_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[12\] freq_to_period.v(14) " "Inferred latch for \"period\[12\]\" at freq_to_period.v(14)" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848781378 "|top_pwm_beep|freq_to_period:freq_to_period_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[13\] freq_to_period.v(14) " "Inferred latch for \"period\[13\]\" at freq_to_period.v(14)" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848781378 "|top_pwm_beep|freq_to_period:freq_to_period_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[14\] freq_to_period.v(14) " "Inferred latch for \"period\[14\]\" at freq_to_period.v(14)" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848781378 "|top_pwm_beep|freq_to_period:freq_to_period_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[15\] freq_to_period.v(14) " "Inferred latch for \"period\[15\]\" at freq_to_period.v(14)" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848781378 "|top_pwm_beep|freq_to_period:freq_to_period_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[16\] freq_to_period.v(14) " "Inferred latch for \"period\[16\]\" at freq_to_period.v(14)" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848781378 "|top_pwm_beep|freq_to_period:freq_to_period_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[17\] freq_to_period.v(14) " "Inferred latch for \"period\[17\]\" at freq_to_period.v(14)" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848781378 "|top_pwm_beep|freq_to_period:freq_to_period_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[18\] freq_to_period.v(14) " "Inferred latch for \"period\[18\]\" at freq_to_period.v(14)" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848781378 "|top_pwm_beep|freq_to_period:freq_to_period_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[19\] freq_to_period.v(14) " "Inferred latch for \"period\[19\]\" at freq_to_period.v(14)" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848781378 "|top_pwm_beep|freq_to_period:freq_to_period_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[20\] freq_to_period.v(14) " "Inferred latch for \"period\[20\]\" at freq_to_period.v(14)" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848781378 "|top_pwm_beep|freq_to_period:freq_to_period_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[21\] freq_to_period.v(14) " "Inferred latch for \"period\[21\]\" at freq_to_period.v(14)" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848781378 "|top_pwm_beep|freq_to_period:freq_to_period_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[22\] freq_to_period.v(14) " "Inferred latch for \"period\[22\]\" at freq_to_period.v(14)" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848781378 "|top_pwm_beep|freq_to_period:freq_to_period_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[23\] freq_to_period.v(14) " "Inferred latch for \"period\[23\]\" at freq_to_period.v(14)" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848781378 "|top_pwm_beep|freq_to_period:freq_to_period_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[24\] freq_to_period.v(14) " "Inferred latch for \"period\[24\]\" at freq_to_period.v(14)" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848781378 "|top_pwm_beep|freq_to_period:freq_to_period_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period\[25\] freq_to_period.v(14) " "Inferred latch for \"period\[25\]\" at freq_to_period.v(14)" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848781378 "|top_pwm_beep|freq_to_period:freq_to_period_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_generator pwm_generator:pwm_generator_inst " "Elaborating entity \"pwm_generator\" for hierarchy \"pwm_generator:pwm_generator_inst\"" {  } { { "../rtl/top_pwm_beep.v" "pwm_generator_inst" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/top_pwm_beep.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743848781383 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 pwm_generator.v(34) " "Verilog HDL assignment warning at pwm_generator.v(34): truncated value with size 32 to match size of target (26)" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743848781385 "|top_pwm_beep|pwm_generator:pwm_generator_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 pwm_generator.v(115) " "Verilog HDL assignment warning at pwm_generator.v(115): truncated value with size 32 to match size of target (26)" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743848781385 "|top_pwm_beep|pwm_generator:pwm_generator_inst"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "freq_to_period:freq_to_period_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"freq_to_period:freq_to_period_inst\|Div0\"" {  } { { "../rtl/freq_to_period.v" "Div0" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743848781564 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "freq_to_period:freq_to_period_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"freq_to_period:freq_to_period_inst\|Div1\"" {  } { { "../rtl/freq_to_period.v" "Div1" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1743848781564 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1743848781564 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "freq_to_period:freq_to_period_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"freq_to_period:freq_to_period_inst\|lpm_divide:Div0\"" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743848781586 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "freq_to_period:freq_to_period_inst\|lpm_divide:Div0 " "Instantiated megafunction \"freq_to_period:freq_to_period_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743848781586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743848781586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743848781586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743848781586 ""}  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743848781586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gkm " "Found entity 1: lpm_divide_gkm" {  } { { "db/lpm_divide_gkm.tdf" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/db/lpm_divide_gkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743848781609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848781609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8nh " "Found entity 1: sign_div_unsign_8nh" {  } { { "db/sign_div_unsign_8nh.tdf" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/db/sign_div_unsign_8nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743848781617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848781617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4af " "Found entity 1: alt_u_div_4af" {  } { { "db/alt_u_div_4af.tdf" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/db/alt_u_div_4af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743848781635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848781635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743848781665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848781665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743848781690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848781690 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "freq_to_period:freq_to_period_inst\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"freq_to_period:freq_to_period_inst\|lpm_divide:Div1\"" {  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743848781755 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "freq_to_period:freq_to_period_inst\|lpm_divide:Div1 " "Instantiated megafunction \"freq_to_period:freq_to_period_inst\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743848781755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743848781755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743848781755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743848781755 ""}  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743848781755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1jm " "Found entity 1: lpm_divide_1jm" {  } { { "db/lpm_divide_1jm.tdf" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/db/lpm_divide_1jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743848781780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848781780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/db/sign_div_unsign_plh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743848781792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848781792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_67f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_67f " "Found entity 1: alt_u_div_67f" {  } { { "db/alt_u_div_67f.tdf" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/db/alt_u_div_67f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743848781811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848781811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_to_period:freq_to_period_inst\|period\[15\] " "Latch freq_to_period:freq_to_period_inst\|period\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[10\] " "Ports D and ENA on the latch are fed by the same signal read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[10\]" {  } { { "db/altsyncram_b7a1.tdf" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/db/altsyncram_b7a1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743848782007 ""}  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743848782007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_to_period:freq_to_period_inst\|period\[16\] " "Latch freq_to_period:freq_to_period_inst\|period\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[9\] " "Ports D and ENA on the latch are fed by the same signal read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[9\]" {  } { { "db/altsyncram_b7a1.tdf" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/db/altsyncram_b7a1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743848782007 ""}  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743848782007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_to_period:freq_to_period_inst\|period\[17\] " "Latch freq_to_period:freq_to_period_inst\|period\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[8\] " "Ports D and ENA on the latch are fed by the same signal read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[8\]" {  } { { "db/altsyncram_b7a1.tdf" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/db/altsyncram_b7a1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743848782007 ""}  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743848782007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_to_period:freq_to_period_inst\|period\[18\] " "Latch freq_to_period:freq_to_period_inst\|period\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[7\] " "Ports D and ENA on the latch are fed by the same signal read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[7\]" {  } { { "db/altsyncram_b7a1.tdf" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/db/altsyncram_b7a1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743848782007 ""}  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743848782007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_to_period:freq_to_period_inst\|period\[19\] " "Latch freq_to_period:freq_to_period_inst\|period\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[6\]" {  } { { "db/altsyncram_b7a1.tdf" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/db/altsyncram_b7a1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743848782007 ""}  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743848782007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_to_period:freq_to_period_inst\|period\[20\] " "Latch freq_to_period:freq_to_period_inst\|period\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[5\] " "Ports D and ENA on the latch are fed by the same signal read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[5\]" {  } { { "db/altsyncram_b7a1.tdf" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/db/altsyncram_b7a1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743848782007 ""}  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743848782007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_to_period:freq_to_period_inst\|period\[21\] " "Latch freq_to_period:freq_to_period_inst\|period\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_b7a1.tdf" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/db/altsyncram_b7a1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743848782007 ""}  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743848782007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_to_period:freq_to_period_inst\|period\[22\] " "Latch freq_to_period:freq_to_period_inst\|period\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[3\] " "Ports D and ENA on the latch are fed by the same signal read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[3\]" {  } { { "db/altsyncram_b7a1.tdf" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/db/altsyncram_b7a1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743848782007 ""}  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743848782007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_to_period:freq_to_period_inst\|period\[23\] " "Latch freq_to_period:freq_to_period_inst\|period\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_b7a1.tdf" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/db/altsyncram_b7a1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743848782007 ""}  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743848782007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freq_to_period:freq_to_period_inst\|period\[24\] " "Latch freq_to_period:freq_to_period_inst\|period\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[1\] " "Ports D and ENA on the latch are fed by the same signal read_rom_11x700:read_rom_11x700_inst\|rom_11x700:rom_11x700_inst\|altsyncram:altsyncram_component\|altsyncram_b7a1:auto_generated\|q_a\[1\]" {  } { { "db/altsyncram_b7a1.tdf" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/prj/db/altsyncram_b7a1.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1743848782007 ""}  } { { "../rtl/freq_to_period.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/freq_to_period.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1743848782007 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[0\] pwm_generator:pwm_generator_inst\|reg_period\[0\]~_emulated pwm_generator:pwm_generator_inst\|reg_period\[0\]~1 " "Register \"pwm_generator:pwm_generator_inst\|reg_period\[0\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_period\[0\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_period\[0\]~1\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848782010 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_period[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[1\] pwm_generator:pwm_generator_inst\|reg_period\[1\]~_emulated pwm_generator:pwm_generator_inst\|reg_period\[1\]~5 " "Register \"pwm_generator:pwm_generator_inst\|reg_period\[1\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_period\[1\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_period\[1\]~5\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848782010 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_period[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[2\] pwm_generator:pwm_generator_inst\|reg_period\[2\]~_emulated pwm_generator:pwm_generator_inst\|reg_period\[2\]~9 " "Register \"pwm_generator:pwm_generator_inst\|reg_period\[2\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_period\[2\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_period\[2\]~9\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848782010 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_period[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[3\] pwm_generator:pwm_generator_inst\|reg_period\[3\]~_emulated pwm_generator:pwm_generator_inst\|reg_period\[3\]~13 " "Register \"pwm_generator:pwm_generator_inst\|reg_period\[3\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_period\[3\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_period\[3\]~13\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848782010 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_period[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[4\] pwm_generator:pwm_generator_inst\|reg_period\[4\]~_emulated pwm_generator:pwm_generator_inst\|reg_period\[4\]~17 " "Register \"pwm_generator:pwm_generator_inst\|reg_period\[4\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_period\[4\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_period\[4\]~17\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848782010 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_period[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[5\] pwm_generator:pwm_generator_inst\|reg_period\[5\]~_emulated pwm_generator:pwm_generator_inst\|reg_period\[5\]~21 " "Register \"pwm_generator:pwm_generator_inst\|reg_period\[5\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_period\[5\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_period\[5\]~21\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848782010 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_period[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[6\] pwm_generator:pwm_generator_inst\|reg_period\[6\]~_emulated pwm_generator:pwm_generator_inst\|reg_period\[6\]~25 " "Register \"pwm_generator:pwm_generator_inst\|reg_period\[6\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_period\[6\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_period\[6\]~25\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848782010 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_period[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[7\] pwm_generator:pwm_generator_inst\|reg_period\[7\]~_emulated pwm_generator:pwm_generator_inst\|reg_period\[7\]~29 " "Register \"pwm_generator:pwm_generator_inst\|reg_period\[7\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_period\[7\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_period\[7\]~29\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848782010 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_period[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[8\] pwm_generator:pwm_generator_inst\|reg_period\[8\]~_emulated pwm_generator:pwm_generator_inst\|reg_period\[8\]~33 " "Register \"pwm_generator:pwm_generator_inst\|reg_period\[8\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_period\[8\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_period\[8\]~33\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848782010 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_period[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[9\] pwm_generator:pwm_generator_inst\|reg_period\[9\]~_emulated pwm_generator:pwm_generator_inst\|reg_period\[9\]~37 " "Register \"pwm_generator:pwm_generator_inst\|reg_period\[9\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_period\[9\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_period\[9\]~37\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848782010 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_period[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[10\] pwm_generator:pwm_generator_inst\|reg_period\[10\]~_emulated pwm_generator:pwm_generator_inst\|reg_period\[10\]~41 " "Register \"pwm_generator:pwm_generator_inst\|reg_period\[10\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_period\[10\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_period\[10\]~41\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848782010 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_period[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[11\] pwm_generator:pwm_generator_inst\|reg_period\[11\]~_emulated pwm_generator:pwm_generator_inst\|reg_period\[11\]~45 " "Register \"pwm_generator:pwm_generator_inst\|reg_period\[11\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_period\[11\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_period\[11\]~45\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848782010 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_period[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[12\] pwm_generator:pwm_generator_inst\|reg_period\[12\]~_emulated pwm_generator:pwm_generator_inst\|reg_period\[12\]~49 " "Register \"pwm_generator:pwm_generator_inst\|reg_period\[12\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_period\[12\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_period\[12\]~49\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848782010 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_period[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[13\] pwm_generator:pwm_generator_inst\|reg_period\[13\]~_emulated pwm_generator:pwm_generator_inst\|reg_period\[13\]~53 " "Register \"pwm_generator:pwm_generator_inst\|reg_period\[13\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_period\[13\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_period\[13\]~53\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848782010 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_period[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[14\] pwm_generator:pwm_generator_inst\|reg_period\[14\]~_emulated pwm_generator:pwm_generator_inst\|reg_period\[14\]~57 " "Register \"pwm_generator:pwm_generator_inst\|reg_period\[14\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_period\[14\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_period\[14\]~57\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848782010 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_period[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[15\] pwm_generator:pwm_generator_inst\|reg_period\[15\]~_emulated pwm_generator:pwm_generator_inst\|reg_period\[15\]~61 " "Register \"pwm_generator:pwm_generator_inst\|reg_period\[15\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_period\[15\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_period\[15\]~61\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848782010 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_period[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[16\] pwm_generator:pwm_generator_inst\|reg_period\[16\]~_emulated pwm_generator:pwm_generator_inst\|reg_period\[16\]~65 " "Register \"pwm_generator:pwm_generator_inst\|reg_period\[16\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_period\[16\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_period\[16\]~65\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848782010 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_period[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[17\] pwm_generator:pwm_generator_inst\|reg_period\[17\]~_emulated pwm_generator:pwm_generator_inst\|reg_period\[17\]~69 " "Register \"pwm_generator:pwm_generator_inst\|reg_period\[17\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_period\[17\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_period\[17\]~69\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848782010 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_period[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[18\] pwm_generator:pwm_generator_inst\|reg_period\[18\]~_emulated pwm_generator:pwm_generator_inst\|reg_period\[18\]~73 " "Register \"pwm_generator:pwm_generator_inst\|reg_period\[18\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_period\[18\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_period\[18\]~73\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848782010 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_period[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[19\] pwm_generator:pwm_generator_inst\|reg_period\[19\]~_emulated pwm_generator:pwm_generator_inst\|reg_period\[19\]~77 " "Register \"pwm_generator:pwm_generator_inst\|reg_period\[19\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_period\[19\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_period\[19\]~77\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848782010 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_period[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[20\] pwm_generator:pwm_generator_inst\|reg_period\[20\]~_emulated pwm_generator:pwm_generator_inst\|reg_period\[20\]~81 " "Register \"pwm_generator:pwm_generator_inst\|reg_period\[20\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_period\[20\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_period\[20\]~81\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848782010 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_period[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[21\] pwm_generator:pwm_generator_inst\|reg_period\[21\]~_emulated pwm_generator:pwm_generator_inst\|reg_period\[21\]~85 " "Register \"pwm_generator:pwm_generator_inst\|reg_period\[21\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_period\[21\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_period\[21\]~85\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848782010 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_period[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[22\] pwm_generator:pwm_generator_inst\|reg_period\[22\]~_emulated pwm_generator:pwm_generator_inst\|reg_period\[22\]~89 " "Register \"pwm_generator:pwm_generator_inst\|reg_period\[22\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_period\[22\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_period\[22\]~89\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848782010 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_period[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[23\] pwm_generator:pwm_generator_inst\|reg_period\[23\]~_emulated pwm_generator:pwm_generator_inst\|reg_period\[23\]~93 " "Register \"pwm_generator:pwm_generator_inst\|reg_period\[23\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_period\[23\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_period\[23\]~93\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848782010 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_period[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_period\[24\] pwm_generator:pwm_generator_inst\|reg_period\[24\]~_emulated pwm_generator:pwm_generator_inst\|reg_period\[24\]~97 " "Register \"pwm_generator:pwm_generator_inst\|reg_period\[24\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_period\[24\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_period\[24\]~97\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 69 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848782010 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_period[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_pulse\[0\] pwm_generator:pwm_generator_inst\|reg_pulse\[0\]~_emulated pwm_generator:pwm_generator_inst\|reg_pulse\[0\]~1 " "Register \"pwm_generator:pwm_generator_inst\|reg_pulse\[0\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_pulse\[0\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_pulse\[0\]~1\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 98 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848782010 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_pulse[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_pulse\[1\] pwm_generator:pwm_generator_inst\|reg_pulse\[1\]~_emulated pwm_generator:pwm_generator_inst\|reg_pulse\[1\]~5 " "Register \"pwm_generator:pwm_generator_inst\|reg_pulse\[1\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_pulse\[1\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_pulse\[1\]~5\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 98 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848782010 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_pulse[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_pulse\[2\] pwm_generator:pwm_generator_inst\|reg_pulse\[2\]~_emulated pwm_generator:pwm_generator_inst\|reg_pulse\[2\]~9 " "Register \"pwm_generator:pwm_generator_inst\|reg_pulse\[2\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_pulse\[2\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_pulse\[2\]~9\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 98 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848782010 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_pulse[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_pulse\[3\] pwm_generator:pwm_generator_inst\|reg_pulse\[3\]~_emulated pwm_generator:pwm_generator_inst\|reg_pulse\[3\]~13 " "Register \"pwm_generator:pwm_generator_inst\|reg_pulse\[3\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_pulse\[3\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_pulse\[3\]~13\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 98 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848782010 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_pulse[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_pulse\[4\] pwm_generator:pwm_generator_inst\|reg_pulse\[4\]~_emulated pwm_generator:pwm_generator_inst\|reg_pulse\[4\]~17 " "Register \"pwm_generator:pwm_generator_inst\|reg_pulse\[4\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_pulse\[4\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_pulse\[4\]~17\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 98 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848782010 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_pulse[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_pulse\[5\] pwm_generator:pwm_generator_inst\|reg_pulse\[5\]~_emulated pwm_generator:pwm_generator_inst\|reg_pulse\[5\]~21 " "Register \"pwm_generator:pwm_generator_inst\|reg_pulse\[5\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_pulse\[5\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_pulse\[5\]~21\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 98 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848782010 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_pulse[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_pulse\[6\] pwm_generator:pwm_generator_inst\|reg_pulse\[6\]~_emulated pwm_generator:pwm_generator_inst\|reg_pulse\[6\]~25 " "Register \"pwm_generator:pwm_generator_inst\|reg_pulse\[6\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_pulse\[6\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_pulse\[6\]~25\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 98 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848782010 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_pulse[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_pulse\[7\] pwm_generator:pwm_generator_inst\|reg_pulse\[7\]~_emulated pwm_generator:pwm_generator_inst\|reg_pulse\[7\]~29 " "Register \"pwm_generator:pwm_generator_inst\|reg_pulse\[7\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_pulse\[7\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_pulse\[7\]~29\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 98 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848782010 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_pulse[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_pulse\[8\] pwm_generator:pwm_generator_inst\|reg_pulse\[8\]~_emulated pwm_generator:pwm_generator_inst\|reg_pulse\[8\]~33 " "Register \"pwm_generator:pwm_generator_inst\|reg_pulse\[8\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_pulse\[8\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_pulse\[8\]~33\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 98 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848782010 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_pulse[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_pulse\[9\] pwm_generator:pwm_generator_inst\|reg_pulse\[9\]~_emulated pwm_generator:pwm_generator_inst\|reg_pulse\[9\]~37 " "Register \"pwm_generator:pwm_generator_inst\|reg_pulse\[9\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_pulse\[9\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_pulse\[9\]~37\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 98 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848782010 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_pulse[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_pulse\[10\] pwm_generator:pwm_generator_inst\|reg_pulse\[10\]~_emulated pwm_generator:pwm_generator_inst\|reg_pulse\[10\]~41 " "Register \"pwm_generator:pwm_generator_inst\|reg_pulse\[10\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_pulse\[10\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_pulse\[10\]~41\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 98 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848782010 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_pulse[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_pulse\[11\] pwm_generator:pwm_generator_inst\|reg_pulse\[11\]~_emulated pwm_generator:pwm_generator_inst\|reg_pulse\[11\]~45 " "Register \"pwm_generator:pwm_generator_inst\|reg_pulse\[11\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_pulse\[11\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_pulse\[11\]~45\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 98 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848782010 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_pulse[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_pulse\[12\] pwm_generator:pwm_generator_inst\|reg_pulse\[12\]~_emulated pwm_generator:pwm_generator_inst\|reg_pulse\[12\]~49 " "Register \"pwm_generator:pwm_generator_inst\|reg_pulse\[12\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_pulse\[12\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_pulse\[12\]~49\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 98 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848782010 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_pulse[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_pulse\[13\] pwm_generator:pwm_generator_inst\|reg_pulse\[13\]~_emulated pwm_generator:pwm_generator_inst\|reg_pulse\[13\]~53 " "Register \"pwm_generator:pwm_generator_inst\|reg_pulse\[13\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_pulse\[13\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_pulse\[13\]~53\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 98 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848782010 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_pulse[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_pulse\[14\] pwm_generator:pwm_generator_inst\|reg_pulse\[14\]~_emulated pwm_generator:pwm_generator_inst\|reg_pulse\[14\]~57 " "Register \"pwm_generator:pwm_generator_inst\|reg_pulse\[14\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_pulse\[14\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_pulse\[14\]~57\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 98 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848782010 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_pulse[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_pulse\[15\] pwm_generator:pwm_generator_inst\|reg_pulse\[15\]~_emulated pwm_generator:pwm_generator_inst\|reg_pulse\[15\]~61 " "Register \"pwm_generator:pwm_generator_inst\|reg_pulse\[15\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_pulse\[15\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_pulse\[15\]~61\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 98 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848782010 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_pulse[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_pulse\[16\] pwm_generator:pwm_generator_inst\|reg_pulse\[16\]~_emulated pwm_generator:pwm_generator_inst\|reg_pulse\[16\]~65 " "Register \"pwm_generator:pwm_generator_inst\|reg_pulse\[16\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_pulse\[16\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_pulse\[16\]~65\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 98 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848782010 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_pulse[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_pulse\[17\] pwm_generator:pwm_generator_inst\|reg_pulse\[17\]~_emulated pwm_generator:pwm_generator_inst\|reg_pulse\[17\]~69 " "Register \"pwm_generator:pwm_generator_inst\|reg_pulse\[17\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_pulse\[17\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_pulse\[17\]~69\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 98 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848782010 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_pulse[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_pulse\[18\] pwm_generator:pwm_generator_inst\|reg_pulse\[18\]~_emulated pwm_generator:pwm_generator_inst\|reg_pulse\[18\]~73 " "Register \"pwm_generator:pwm_generator_inst\|reg_pulse\[18\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_pulse\[18\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_pulse\[18\]~73\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 98 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848782010 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_pulse[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_pulse\[19\] pwm_generator:pwm_generator_inst\|reg_pulse\[19\]~_emulated pwm_generator:pwm_generator_inst\|reg_pulse\[19\]~77 " "Register \"pwm_generator:pwm_generator_inst\|reg_pulse\[19\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_pulse\[19\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_pulse\[19\]~77\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 98 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848782010 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_pulse[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_pulse\[20\] pwm_generator:pwm_generator_inst\|reg_pulse\[20\]~_emulated pwm_generator:pwm_generator_inst\|reg_pulse\[20\]~81 " "Register \"pwm_generator:pwm_generator_inst\|reg_pulse\[20\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_pulse\[20\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_pulse\[20\]~81\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 98 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848782010 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_pulse[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_pulse\[21\] pwm_generator:pwm_generator_inst\|reg_pulse\[21\]~_emulated pwm_generator:pwm_generator_inst\|reg_pulse\[21\]~85 " "Register \"pwm_generator:pwm_generator_inst\|reg_pulse\[21\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_pulse\[21\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_pulse\[21\]~85\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 98 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848782010 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_pulse[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_generator:pwm_generator_inst\|reg_pulse\[22\] pwm_generator:pwm_generator_inst\|reg_pulse\[22\]~_emulated pwm_generator:pwm_generator_inst\|reg_pulse\[22\]~89 " "Register \"pwm_generator:pwm_generator_inst\|reg_pulse\[22\]\" is converted into an equivalent circuit using register \"pwm_generator:pwm_generator_inst\|reg_pulse\[22\]~_emulated\" and latch \"pwm_generator:pwm_generator_inst\|reg_pulse\[22\]~89\"" {  } { { "../rtl/pwm_generator.v" "" { Text "C:/Users/ZLXWY/Desktop/LF/example_wo/pwm_beep/rtl/pwm_generator.v" 98 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1743848782010 "|top_pwm_beep|pwm_generator:pwm_generator_inst|reg_pulse[22]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1743848782010 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1743848783754 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1743848784215 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743848784215 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1151 " "Implemented 1151 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1743848784264 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1743848784264 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1136 " "Implemented 1136 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1743848784264 ""} { "Info" "ICUT_CUT_TM_RAMS" "11 " "Implemented 11 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1743848784264 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1743848784264 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 81 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4878 " "Peak virtual memory: 4878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743848784276 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr  5 18:26:24 2025 " "Processing ended: Sat Apr  5 18:26:24 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743848784276 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743848784276 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743848784276 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743848784276 ""}
