// Seed: 2747377082
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_8;
endmodule
module module_1 #(
    parameter id_5 = 32'd88
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5
);
  inout wire _id_5;
  inout wire id_4;
  output tri1 id_3;
  inout wire id_2;
  input wire id_1;
  logic [id_5 : 1 'b0] id_6;
  assign id_3 = 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_6,
      id_4,
      id_4,
      id_2,
      id_4
  );
endmodule
