**
There were 0 errors.
**

C:\Users\Samarth\Desktop\IIIT_Intern\pynq_impl\abcd\solution1\sim\verilog>set PATH= 

C:\Users\Samarth\Desktop\IIIT_Intern\pynq_impl\abcd\solution1\sim\verilog>call C:/Xilinx_HLS/Vivado/2019.2/bin/xelab xil_defaultlib.apatb_lab_1_top glbl -prj lab_1.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "C:/Xilinx_HLS/Vivado/2019.2/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s lab_1  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx_HLS/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx_HLS/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_lab_1_top glbl -prj lab_1.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx_HLS/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s lab_1 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Samarth/Desktop/IIIT_Intern/pynq_impl/abcd/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Samarth/Desktop/IIIT_Intern/pynq_impl/abcd/solution1/sim/verilog/AESL_axi_slave_AXILiteS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_AXILiteS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Samarth/Desktop/IIIT_Intern/pynq_impl/abcd/solution1/sim/verilog/lab_1.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_lab_1_top
ERROR: [VRFC 10-2989] 'ap_done' is not declared [C:/Users/Samarth/Desktop/IIIT_Intern/pynq_impl/abcd/solution1/sim/verilog/lab_1.autotb.v:147]
ERROR: [VRFC 10-3821] variable 'AESL_done' is written by both continuous and procedural assignments [C:/Users/Samarth/Desktop/IIIT_Intern/pynq_impl/abcd/solution1/sim/verilog/lab_1.autotb.v:147]
ERROR: [VRFC 10-2989] 'ap_done' is not declared [C:/Users/Samarth/Desktop/IIIT_Intern/pynq_impl/abcd/solution1/sim/verilog/lab_1.autotb.v:175]
ERROR: [VRFC 10-2865] module 'apatb_lab_1_top' ignored due to previous errors [C:/Users/Samarth/Desktop/IIIT_Intern/pynq_impl/abcd/solution1/sim/verilog/lab_1.autotb.v:31]
ERROR: Please check the snapshot name which is created during 'xelab',the current snapshot name "xsim.dir/lab_1/xsimk.exe" does not exist 
