#  PHYSICAL DESIGN WORK - OPENLANE EDA - VSDIAT     
![image](https://user-images.githubusercontent.com/107180943/175544822-8728494a-3364-4668-891c-bb449899e3cc.png)
# Table of Contents
- [Introduction to Openlane flow.](#introduction-to-openlane-flow)
- [Overview of Physical Design flow.](#overview-of-physical-design-flow)
- [Build and invoke openlane.](#build-and-invoke-openlane)
- [Introduction to LEF.](#introduction-to-lef)
- [Standard cell design and characterization in openlane.](#standard-cell-design-and-characterization-in-openlane )
  - [Objective.](#objective)
  - [About PicoRV32.](#about-picorv32)
  - [Standard cell layout design in Magic.](#standard-cell-layout-design-in-magic)
  - [Create port definition.](#create-port-definition)
  - [Set `port class` and `port use` attributes for a layout.](#set-port-class-and-port-use-attributes-for-a-layout)
  - [Defining LEF properties and extracting LEF file.](#defining-lef-properties-and-extracting-lef-file)
  - [Plugging custom LEF to openlane flow.](#plugging-custom-lef-to-openlane-flow)
  - [Observations.](#observations)
  - [Challenges.](#challenges)
- [Future work.](#future-work)
- [Limitations.](#limitations)
- [Acknowledgements.](#acknowledgements)

## STANDARD CELL CHARACTERIZATION STEPS 
git clone the vsdstdcelldesign 
![image](https://user-images.githubusercontent.com/107180943/175533412-40f87196-19ff-4918-bcca-e82ef5893b31.png)
![image](https://user-images.githubusercontent.com/107180943/175537288-d3017f7c-51b3-46b4-907d-63b96725ffee.png)
![image](https://user-images.githubusercontent.com/107180943/175537605-db6a446e-03ad-4e1e-ad29-c5607a2c00e0.png)
