<stg><name>flatten</name>


<trans_list>

<trans id="58" from="1" to="2">
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="2" to="3">
<condition id="20">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="3" to="4">
<condition id="22">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="3" to="2">
<condition id="30">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="4" to="5">
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="4" to="3">
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="5" to="4">
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.loopexit:0  %i = phi i3 [ 0, %0 ], [ %i_3, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:1  %exitcond3 = icmp eq i3 %i, -2

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:3  %i_3 = add i3 %i, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %exitcond3, label %2, label %.preheader4.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader4.preheader:0  %p_shl = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %i, i7 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="11" op_0_bw="10">
<![CDATA[
.preheader4.preheader:1  %p_shl_cast = zext i10 %p_shl to i11

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
.preheader4.preheader:2  %p_shl5 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %i, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="11" op_0_bw="8">
<![CDATA[
.preheader4.preheader:3  %p_shl5_cast = zext i8 %p_shl5 to i11

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader4.preheader:4  %tmp = sub i11 %p_shl_cast, %p_shl5_cast

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader4.preheader:5  %tmp_s = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="6">
<![CDATA[
.preheader4.preheader:6  %p_shl1_cast = zext i6 %tmp_s to i7

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader4.preheader:7  %tmp_233 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="4">
<![CDATA[
.preheader4.preheader:8  %p_shl2_cast = zext i4 %tmp_233 to i7

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4.preheader:9  %tmp_234 = sub i7 %p_shl1_cast, %p_shl2_cast

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:10  br label %.preheader4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader4:0  %j = phi i3 [ 0, %.preheader4.preheader ], [ %j_1, %.preheader4.loopexit ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader4:1  %exitcond2 = icmp eq i3 %j, -2

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:2  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader4:3  %j_1 = add i3 %j, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:4  br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader.preheader:0  %tmp_4 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %j, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="7">
<![CDATA[
.preheader.preheader:1  %tmp_4_cast_cast = zext i7 %tmp_4 to i8

]]></Node>
<StgValue><ssdm name="tmp_4_cast_cast"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="3">
<![CDATA[
.preheader.preheader:2  %tmp_5_cast = zext i3 %j to i7

]]></Node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:3  %tmp_235 = add i7 %tmp_5_cast, %tmp_234

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
.preheader.preheader:4  %tmp_255_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_235, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_255_cast"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:5  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:0  %k = phi i5 [ %k_1, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="5">
<![CDATA[
.preheader:1  %k_cast7_cast = zext i5 %k to i8

]]></Node>
<StgValue><ssdm name="k_cast7_cast"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:2  %exitcond = icmp eq i5 %k, -16

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:4  %k_1 = add i5 %k, 1

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond, label %.preheader4.loopexit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %tmp1 = add i8 %k_cast7_cast, %tmp_4_cast_cast

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="11" op_0_bw="8">
<![CDATA[
:2  %tmp1_cast = zext i8 %tmp1 to i11

]]></Node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %tmp_7 = add i11 %tmp, %tmp1_cast

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="5">
<![CDATA[
:6  %tmp_9_cast = zext i5 %k to i11

]]></Node>
<StgValue><ssdm name="tmp_9_cast"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %tmp_236 = add i11 %tmp_255_cast, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="11">
<![CDATA[
:8  %tmp_256_cast = zext i11 %tmp_236 to i64

]]></Node>
<StgValue><ssdm name="tmp_256_cast"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %input_V_addr = getelementptr [576 x i24]* %input_V, i64 0, i64 %tmp_256_cast

]]></Node>
<StgValue><ssdm name="input_V_addr"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="24" op_0_bw="10">
<![CDATA[
:10  %input_V_load = load i24* %input_V_addr, align 4

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.loopexit:0  br label %.preheader4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str31) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="11">
<![CDATA[
:4  %tmp_7_cast = sext i11 %tmp_7 to i32

]]></Node>
<StgValue><ssdm name="tmp_7_cast"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_8 = zext i32 %tmp_7_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="24" op_0_bw="10">
<![CDATA[
:10  %input_V_load = load i24* %input_V_addr, align 4

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %output_V_addr = getelementptr [576 x i24]* %output_V, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="output_V_addr"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
:12  store i24 %input_V_load, i24* %output_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="66" name="output_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="67" name="input_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="69" from="StgValue_68" to="i" fromId="68" toId="7">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="70" from="StgValue_6" to="i" fromId="6" toId="7">
</dataflow>
<dataflow id="71" from="i_3" to="i" fromId="10" toId="7">
<BackEdge/>
<condition id="37">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="72" from="StgValue_35" to="i" fromId="35" toId="7">
<BackEdge/>
</dataflow>
<dataflow id="73" from="i" to="exitcond3" fromId="7" toId="8">
</dataflow>
<dataflow id="75" from="StgValue_74" to="exitcond3" fromId="74" toId="8">
</dataflow>
<dataflow id="77" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="76" toId="9">
</dataflow>
<dataflow id="79" from="StgValue_78" to="empty" fromId="78" toId="9">
</dataflow>
<dataflow id="80" from="StgValue_78" to="empty" fromId="78" toId="9">
</dataflow>
<dataflow id="81" from="StgValue_78" to="empty" fromId="78" toId="9">
</dataflow>
<dataflow id="82" from="i" to="i_3" fromId="7" toId="10">
</dataflow>
<dataflow id="84" from="StgValue_83" to="i_3" fromId="83" toId="10">
</dataflow>
<dataflow id="85" from="exitcond3" to="StgValue_11" fromId="8" toId="11">
</dataflow>
<dataflow id="87" from="_ssdm_op_BitConcatenate.i10.i3.i7" to="p_shl" fromId="86" toId="12">
</dataflow>
<dataflow id="88" from="i" to="p_shl" fromId="7" toId="12">
</dataflow>
<dataflow id="90" from="StgValue_89" to="p_shl" fromId="89" toId="12">
</dataflow>
<dataflow id="91" from="p_shl" to="p_shl_cast" fromId="12" toId="13">
</dataflow>
<dataflow id="93" from="_ssdm_op_BitConcatenate.i8.i3.i5" to="p_shl5" fromId="92" toId="14">
</dataflow>
<dataflow id="94" from="i" to="p_shl5" fromId="7" toId="14">
</dataflow>
<dataflow id="96" from="StgValue_95" to="p_shl5" fromId="95" toId="14">
</dataflow>
<dataflow id="97" from="p_shl5" to="p_shl5_cast" fromId="14" toId="15">
</dataflow>
<dataflow id="98" from="p_shl_cast" to="tmp" fromId="13" toId="16">
</dataflow>
<dataflow id="99" from="p_shl5_cast" to="tmp" fromId="15" toId="16">
</dataflow>
<dataflow id="101" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="tmp_s" fromId="100" toId="17">
</dataflow>
<dataflow id="102" from="i" to="tmp_s" fromId="7" toId="17">
</dataflow>
<dataflow id="103" from="StgValue_68" to="tmp_s" fromId="68" toId="17">
</dataflow>
<dataflow id="104" from="tmp_s" to="p_shl1_cast" fromId="17" toId="18">
</dataflow>
<dataflow id="106" from="_ssdm_op_BitConcatenate.i4.i3.i1" to="tmp_233" fromId="105" toId="19">
</dataflow>
<dataflow id="107" from="i" to="tmp_233" fromId="7" toId="19">
</dataflow>
<dataflow id="109" from="StgValue_108" to="tmp_233" fromId="108" toId="19">
</dataflow>
<dataflow id="110" from="tmp_233" to="p_shl2_cast" fromId="19" toId="20">
</dataflow>
<dataflow id="111" from="p_shl1_cast" to="tmp_234" fromId="18" toId="21">
</dataflow>
<dataflow id="112" from="p_shl2_cast" to="tmp_234" fromId="20" toId="21">
</dataflow>
<dataflow id="113" from="StgValue_68" to="j" fromId="68" toId="24">
<condition id="38">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="114" from="StgValue_22" to="j" fromId="22" toId="24">
</dataflow>
<dataflow id="115" from="j_1" to="j" fromId="27" toId="24">
<BackEdge/>
<condition id="39">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="116" from="StgValue_50" to="j" fromId="50" toId="24">
<BackEdge/>
</dataflow>
<dataflow id="117" from="j" to="exitcond2" fromId="24" toId="25">
</dataflow>
<dataflow id="118" from="StgValue_74" to="exitcond2" fromId="74" toId="25">
</dataflow>
<dataflow id="119" from="_ssdm_op_SpecLoopTripCount" to="empty_27" fromId="76" toId="26">
</dataflow>
<dataflow id="120" from="StgValue_78" to="empty_27" fromId="78" toId="26">
</dataflow>
<dataflow id="121" from="StgValue_78" to="empty_27" fromId="78" toId="26">
</dataflow>
<dataflow id="122" from="StgValue_78" to="empty_27" fromId="78" toId="26">
</dataflow>
<dataflow id="123" from="j" to="j_1" fromId="24" toId="27">
</dataflow>
<dataflow id="124" from="StgValue_83" to="j_1" fromId="83" toId="27">
</dataflow>
<dataflow id="125" from="exitcond2" to="StgValue_28" fromId="25" toId="28">
</dataflow>
<dataflow id="127" from="_ssdm_op_BitConcatenate.i7.i3.i4" to="tmp_4" fromId="126" toId="29">
</dataflow>
<dataflow id="128" from="j" to="tmp_4" fromId="24" toId="29">
</dataflow>
<dataflow id="130" from="StgValue_129" to="tmp_4" fromId="129" toId="29">
</dataflow>
<dataflow id="131" from="tmp_4" to="tmp_4_cast_cast" fromId="29" toId="30">
</dataflow>
<dataflow id="132" from="j" to="tmp_5_cast" fromId="24" toId="31">
</dataflow>
<dataflow id="133" from="tmp_5_cast" to="tmp_235" fromId="31" toId="32">
</dataflow>
<dataflow id="134" from="tmp_234" to="tmp_235" fromId="21" toId="32">
</dataflow>
<dataflow id="136" from="_ssdm_op_BitConcatenate.i11.i7.i4" to="tmp_255_cast" fromId="135" toId="33">
</dataflow>
<dataflow id="137" from="tmp_235" to="tmp_255_cast" fromId="32" toId="33">
</dataflow>
<dataflow id="138" from="StgValue_129" to="tmp_255_cast" fromId="129" toId="33">
</dataflow>
<dataflow id="139" from="k_1" to="k" fromId="40" toId="36">
<BackEdge/>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="140" from="StgValue_57" to="k" fromId="57" toId="36">
<BackEdge/>
</dataflow>
<dataflow id="141" from="StgValue_95" to="k" fromId="95" toId="36">
<condition id="41">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="142" from="StgValue_34" to="k" fromId="34" toId="36">
</dataflow>
<dataflow id="143" from="k" to="k_cast7_cast" fromId="36" toId="37">
</dataflow>
<dataflow id="144" from="k" to="exitcond" fromId="36" toId="38">
</dataflow>
<dataflow id="146" from="StgValue_145" to="exitcond" fromId="145" toId="38">
</dataflow>
<dataflow id="147" from="_ssdm_op_SpecLoopTripCount" to="empty_28" fromId="76" toId="39">
</dataflow>
<dataflow id="149" from="StgValue_148" to="empty_28" fromId="148" toId="39">
</dataflow>
<dataflow id="150" from="StgValue_148" to="empty_28" fromId="148" toId="39">
</dataflow>
<dataflow id="151" from="StgValue_148" to="empty_28" fromId="148" toId="39">
</dataflow>
<dataflow id="152" from="k" to="k_1" fromId="36" toId="40">
</dataflow>
<dataflow id="154" from="StgValue_153" to="k_1" fromId="153" toId="40">
</dataflow>
<dataflow id="155" from="exitcond" to="StgValue_41" fromId="38" toId="41">
</dataflow>
<dataflow id="156" from="k_cast7_cast" to="tmp1" fromId="37" toId="42">
</dataflow>
<dataflow id="157" from="tmp_4_cast_cast" to="tmp1" fromId="30" toId="42">
</dataflow>
<dataflow id="158" from="tmp1" to="tmp1_cast" fromId="42" toId="43">
</dataflow>
<dataflow id="159" from="tmp" to="tmp_7" fromId="16" toId="44">
</dataflow>
<dataflow id="160" from="tmp1_cast" to="tmp_7" fromId="43" toId="44">
</dataflow>
<dataflow id="161" from="k" to="tmp_9_cast" fromId="36" toId="45">
</dataflow>
<dataflow id="162" from="tmp_255_cast" to="tmp_236" fromId="33" toId="46">
</dataflow>
<dataflow id="163" from="tmp_9_cast" to="tmp_236" fromId="45" toId="46">
</dataflow>
<dataflow id="164" from="tmp_236" to="tmp_256_cast" fromId="46" toId="47">
</dataflow>
<dataflow id="165" from="input_V" to="input_V_addr" fromId="67" toId="48">
</dataflow>
<dataflow id="167" from="StgValue_166" to="input_V_addr" fromId="166" toId="48">
</dataflow>
<dataflow id="168" from="tmp_256_cast" to="input_V_addr" fromId="47" toId="48">
</dataflow>
<dataflow id="169" from="input_V_addr" to="input_V_load" fromId="48" toId="49">
</dataflow>
<dataflow id="171" from="_ssdm_op_SpecLoopName" to="StgValue_51" fromId="170" toId="51">
</dataflow>
<dataflow id="173" from="p_str31" to="StgValue_51" fromId="172" toId="51">
</dataflow>
<dataflow id="174" from="tmp_7" to="tmp_7_cast" fromId="44" toId="52">
</dataflow>
<dataflow id="175" from="tmp_7_cast" to="tmp_8" fromId="52" toId="53">
</dataflow>
<dataflow id="176" from="input_V_addr" to="input_V_load" fromId="48" toId="54">
</dataflow>
<dataflow id="177" from="output_V" to="output_V_addr" fromId="66" toId="55">
</dataflow>
<dataflow id="178" from="StgValue_166" to="output_V_addr" fromId="166" toId="55">
</dataflow>
<dataflow id="179" from="tmp_8" to="output_V_addr" fromId="53" toId="55">
</dataflow>
<dataflow id="180" from="input_V_load" to="StgValue_56" fromId="54" toId="56">
</dataflow>
<dataflow id="181" from="output_V_addr" to="StgValue_56" fromId="55" toId="56">
</dataflow>
<dataflow id="182" from="exitcond3" to="StgValue_2" fromId="8" toId="2">
</dataflow>
<dataflow id="183" from="exitcond2" to="StgValue_3" fromId="25" toId="3">
</dataflow>
<dataflow id="184" from="exitcond" to="StgValue_4" fromId="38" toId="4">
</dataflow>
</dataflows>


</stg>
