# do top_timer_de2_115_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying /opt/altera/13.0sp1/modelsim_ae/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /opt/altera/13.0sp1/modelsim_ae/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+/home/allex.m/192/dlp2/dlp2/dlp2/atividade2/db {/home/allex.m/192/dlp2/dlp2/dlp2/atividade2/db/pll_50mhz_10khz_altpll.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pll_50mhz_10khz_altpll
# 
# Top level modules:
# 	pll_50mhz_10khz_altpll
# vcom -93 -work work {/home/allex.m/192/dlp2/dlp2/dlp2/atividade2/top_timer_de2_115.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top_timer_de2_115
# -- Compiling architecture top_a3_2019_2 of top_timer_de2_115
# vcom -93 -work work {/home/allex.m/192/dlp2/dlp2/dlp2/atividade2/bcd2ssd.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bcd2ssd
# -- Compiling architecture arch of bcd2ssd
# vcom -93 -work work {/home/allex.m/192/dlp2/dlp2/dlp2/atividade2/timer.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity timer
# -- Compiling architecture bcd_two_digits of timer
# vcom -93 -work work {/home/allex.m/192/dlp2/dlp2/dlp2/atividade2/pll_50mhz_10khz.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pll_50mhz_10khz
# -- Compiling architecture SYN of pll_50mhz_10khz
# vcom -93 -work work {/home/allex.m/192/dlp2/dlp2/dlp2/atividade2/sel_disp.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sel_disp
# -- Compiling architecture arch of sel_disp
# vcom -93 -work work {/home/allex.m/192/dlp2/dlp2/dlp2/atividade2/machine.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity machine
# -- Compiling architecture state of machine
# vcom -93 -work work {/home/allex.m/192/dlp2/dlp2/dlp2/atividade2/counter.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter
# -- Compiling architecture counter_0_to_5 of counter
# 
# vcom -93 -work work {/home/allex.m/192/dlp2/dlp2/dlp2/atividade2/timer_tb.vht}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package util
# -- Compiling entity timer_tb
# -- Compiling architecture bench of timer_tb
# ** Warning: [4] /home/allex.m/192/dlp2/dlp2/dlp2/atividade2/timer_tb.vht(100): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  timer_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ps timer_tb 
# //  ModelSim ALTERA 10.1d Nov  2 2012 Linux 4.19.0-6-amd64
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading modelsim_lib.util(body)
# Loading work.timer_tb(bench)
# Loading work.timer(bcd_two_digits)
# ** Failure: (vsim-3817) Port "en" of entity "timer" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /timer_tb/uut File: /home/allex.m/192/dlp2/dlp2/dlp2/atividade2/timer.vhd Line: 8
# Fatal error in file /home/allex.m/192/dlp2/dlp2/dlp2/atividade2/timer.vhd
#  while elaborating region: /timer_tb/uut
# Fatal error in file /home/allex.m/192/dlp2/dlp2/dlp2/atividade2/timer_tb.vht
#  while elaborating region: /timer_tb
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./top_timer_de2_115_run_msim_rtl_vhdl.do PAUSED at line 19
