If i develop a submodule in the freedom project, how should i make verification in chisel ? 
Hello,

I am totally new to the RISC-V domain. I considering implementing Rocket Chip on FPGA, and I found out that this is doable using SiFive Freedom.

However, it is stated that the supported boards are ARTY and VC707. I am wondering if it is possible to use Xilinx VC709 instead of VC707? If yes, what issues or challenges should I expect out of this switching?

Thanks.
I'm in Branch `bump-stuff`.

I can successfully add [Inclusive cache](https://github.com/sifive/block-inclusivecache-sifive) to Rocket-Chip by adding this to `system/Configs.scala`.

```scala
class L2CacheConfig extends Config(new WithInclusiveCache ++ new DefaultConfig)
```

However, when I modify freedom's `unleashed/DevKitConfigs.scala` like this:
```scala
// Default FreedomU500Config
class FreedomU500Config extends Config(
  new WithJtagDTM            ++
  new WithNMemoryChannels(1) ++
//  new WithNBigCores(1)       ++
//  new BaseConfig
  new L2CacheConfig
)
```

It failed when generating verilog:

```
[error] (run-main-0) java.lang.IllegalArgumentException: requirement failed: AcquireB(TransferSizes[1, 64]) < AcquireT(TransferSizes[1, 128])
[error] java.lang.IllegalArgumentException: requirement failed: AcquireB(TransferSizes[1, 64]) < AcquireT(TransferSizes[1, 128])
[error] 	at scala.Predef$.require(Predef.scala:277)
[error] 	at freechips.rocketchip.tilelink.TLManagerParameters.<init>(Parameters.scala:48)
[error] 	at freechips.rocketchip.tilelink.TLManagerParameters.copy(Parameters.scala:37)
[error] 	at freechips.rocketchip.tilelink.TLCacheCork.$anonfun$node$5(CacheCork.scala:22)
[error] 	at scala.collection.TraversableLike.$anonfun$map$1(TraversableLike.scala:234)
[error] 	at scala.collection.immutable.List.foreach(List.scala:389)
[error] 	at scala.collection.TraversableLike.map(TraversableLike.scala:234)
[error] 	at scala.collection.TraversableLike.map$(TraversableLike.scala:227)
[error] 	at scala.collection.immutable.List.map(List.scala:295)
[error] 	at freechips.rocketchip.tilelink.TLCacheCork.$anonfun$node$3(CacheCork.scala:22)
[error] 	at scala.collection.TraversableLike.$anonfun$map$1(TraversableLike.scala:234)
[error] 	at scala.collection.immutable.List.foreach(List.scala:389)
[error] 	at scala.collection.TraversableLike.map(TraversableLike.scala:234)
[error] 	at scala.collection.TraversableLike.map$(TraversableLike.scala:227)
[error] 	at scala.collection.immutable.List.map(List.scala:295)
[error] 	at freechips.rocketchip.diplomacy.MixedAdapterNode.mapParamsU(Nodes.scala:481)
[error] 	at freechips.rocketchip.diplomacy.MixedNode.liftedTree3$1(Nodes.scala:354)
[error] 	at freechips.rocketchip.diplomacy.MixedNode.uiParams$lzycompute(Nodes.scala:351)
[error] 	at freechips.rocketchip.diplomacy.MixedNode.uiParams(Nodes.scala:350)
...
```

Does anyone know how to solve this?
Hello, could someone give me a clue about how to implement a delay module to delay memory request signal sent from CPU to memory controller? Which source files should I edit and how to build a module that function correctly with the others?
Hello, could somebody give a short explain about the differences between the file VC707Shell.scala and VC707NewShell.scala under path fpga-shells/src/main/scala/shell/xilinx/? Do they complement each other or VC707Shell.scala is a legacy file?
Hello , 
i'm trying to setup my arty 7 board for FE310 development. 
I know that we can build the fpga bitstreams for FE310 from source.
But I wanted to get the pre-built image for FE310 from sifive to directly flash & try it in Arty 7 board. Where can i get the pre-built image ? 
Thanks in advance.

Regards,
Vinoth

What is the difference between the two from an architectural SOC viewpoint? And how can I find the memory map for what peripherals are created for each file?  Also how to 


Hi everyone, I am a newbie in Chisel.
Does anyone has experience in that case, please help me?
Thank you so much for any kind helps.

My goal is to add a instruction detecting signal (in particular the DIVISION instruction) to the rocket class of the Rocket Core module of the freedom repository. I want to connect it to one of pin of JA on board Arty 35T to check that if I detect successfully while the chip is running on a FPGA.

I connect the signal from RocketCore -> RocketTile -> RocketSubsystem -> System -> Platform -> FPGAchip

However, when I compile to generate Verilog,the bugs are as following:
[info] Running freechips.rocketchip.system.Generator /home/phuong/Test_Rocketchip/freedom/builds/e300artydevkit sifive.freedom.everywhere.e300artydevkit E300ArtyDevKitFPGAChip sifive.freedom.everywhere.e300artydevkit E300ArtyDevKitConfig
[info] [0.000] Elaborating design...
[error] (run-main-0) java.lang.reflect.InvocationTargetException
[error] java.lang.reflect.InvocationTargetException
[error] 	at java.base/jdk.internal.reflect.NativeConstructorAccessorImpl.newInstance0(Native Method)
[error] 	at java.base/jdk.internal.reflect.NativeConstructorAccessorImpl.newInstance(NativeConstructorAccessorImpl.java:62)
[error] 	at java.base/jdk.internal.reflect.DelegatingConstructorAccessorImpl.newInstance(DelegatingConstructorAccessorImpl.java:45)
[error] 	at java.base/java.lang.reflect.Constructor.newInstance(Constructor.java:490)
[error] 	at freechips.rocketchip.util.HasGeneratorUtilities.$anonfun$elaborate$1(GeneratorUtils.scala:52)
[error] 	at chisel3.core.Module$.do_apply(Module.scala:49)
[error] 	at chisel3.Driver$.$anonfun$elaborate$1(Driver.scala:93)
[error] 	at chisel3.internal.Builder$.$anonfun$build$1(Builder.scala:298)
[error] 	at scala.util.DynamicVariable.withValue(DynamicVariable.scala:58)
[error] 	at chisel3.internal.Builder$.build(Builder.scala:296)
[error] 	at chisel3.Driver$.elaborate(Driver.scala:93)
[error] 	at freechips.rocketchip.util.HasGeneratorUtilities.elaborate(GeneratorUtils.scala:57)
[error] 	at freechips.rocketchip.util.HasGeneratorUtilities.elaborate$(GeneratorUtils.scala:48)
[error] 	at freechips.rocketchip.system.Generator$.elaborate(Generator.scala:12)
[error] 	at freechips.rocketchip.util.GeneratorApp.circuit(GeneratorUtils.scala:94)
[error] 	at freechips.rocketchip.util.GeneratorApp.circuit$(GeneratorUtils.scala:94)
[error] 	at freechips.rocketchip.system.Generator$.circuit$lzycompute(Generator.scala:12)
[error] 	at freechips.rocketchip.system.Generator$.circuit(Generator.scala:12)
[error] 	at freechips.rocketchip.util.GeneratorApp.generateFirrtl(GeneratorUtils.scala:100)
[error] 	at freechips.rocketchip.util.GeneratorApp.generateFirrtl$(GeneratorUtils.scala:99)
[error] 	at freechips.rocketchip.system.Generator$.generateFirrtl(Generator.scala:12)
[error] 	at freechips.rocketchip.system.Generator$.delayedEndpoint$freechips$rocketchip$system$Generator$1(Generator.scala:88)
[error] 	at freechips.rocketchip.system.Generator$delayedInit$body.apply(Generator.scala:12)
[error] 	at scala.Function0.apply$mcV$sp(Function0.scala:34)
[error] 	at scala.Function0.apply$mcV$sp$(Function0.scala:34)
[error] 	at scala.runtime.AbstractFunction0.apply$mcV$sp(AbstractFunction0.scala:12)
[error] 	at scala.App.$anonfun$main$1$adapted(App.scala:76)
[error] 	at scala.collection.immutable.List.foreach(List.scala:389)
[error] 	at scala.App.main(App.scala:76)
[error] 	at scala.App.main$(App.scala:74)
[error] 	at freechips.rocketchip.system.Generator$.main(Generator.scala:12)
[error] 	at freechips.rocketchip.system.Generator.main(Generator.scala)
[error] 	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
[error] 	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
[error] 	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
[error] 	at java.base/java.lang.reflect.Method.invoke(Method.java:566)
[error] 	at sbt.Run.invokeMain(Run.scala:93)
[error] 	at sbt.Run.run0(Run.scala:87)
[error] 	at sbt.Run.execute$1(Run.scala:65)
[error] 	at sbt.Run.$anonfun$run$4(Run.scala:77)
[error] 	at scala.runtime.java8.JFunction0$mcV$sp.apply(JFunction0$mcV$sp.java:12)
[error] 	at sbt.util.InterfaceUtil$$anon$1.get(InterfaceUtil.scala:10)
[error] 	at sbt.TrapExit$App.run(TrapExit.scala:252)
[error] 	at java.base/java.lang.Thread.run(Thread.java:834)
[error] Caused by: chisel3.internal.ChiselException: Error: Called Module() twice without instantiating a Module. See @[RocketTile.scala 44:22]
[error] 	at chisel3.internal.throwException$.apply(Error.scala:13)
[error] 	at chisel3.core.Module$.do_apply(Module.scala:32)
[error] 	at freechips.rocketchip.tile.RocketTile.<init>(RocketTile.scala:44)
[error] 	at freechips.rocketchip.subsystem.HasRocketTiles.$anonfun$rocketTiles$1(RocketSubsystem.scala:48)
[error] 	at scala.collection.TraversableLike.$anonfun$map$1(TraversableLike.scala:234)
[error] 	at scala.collection.immutable.List.foreach(List.scala:389)
[error] 	at scala.collection.TraversableLike.map(TraversableLike.scala:234)
[error] 	at scala.collection.TraversableLike.map$(TraversableLike.scala:227)
[error] 	at scala.collection.immutable.List.map(List.scala:295)
[error] 	at freechips.rocketchip.subsystem.HasRocketTiles.$init$(RocketSubsystem.scala:47)
[error] 	at freechips.rocketchip.subsystem.RocketSubsystem.<init>(RocketSubsystem.scala:71)
[error] 	at sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitSystem.<init>(System.scala:26)
[error] 	at sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitPlatform.$anonfun$sys$1(Platform.scala:58)
[error] 	at chisel3.core.Module$.do_apply(Module.scala:49)
[error] 	at sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitPlatform.<init>(Platform.scala:58)
[error] 	at sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitFPGAChip.$anonfun$new$5(FPGAChip.scala:41)
[error] 	at chisel3.core.Module$.do_apply(Module.scala:49)
[error] 	at sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitFPGAChip.$anonfun$new$4(FPGAChip.scala:41)
[error] 	at scala.runtime.java8.JFunction0$mcV$sp.apply(JFunction0$mcV$sp.java:12)
[error] 	at chisel3.core.withClockAndReset$.apply(MultiClock.scala:26)
[error] 	at sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitFPGAChip.<init>(FPGAChip.scala:40)
[error] 	at java.base/jdk.internal.reflect.NativeConstructorAccessorImpl.newInstance0(Native Method)
[error] 	at java.base/jdk.internal.reflect.NativeConstructorAccessorImpl.newInstance(NativeConstructorAccessorImpl.java:62)
[error] 	at java.base/jdk.internal.reflect.DelegatingConstructorAccessorImpl.newInstance(DelegatingConstructorAccessorImpl.java:45)
[error] 	at java.base/java.lang.reflect.Constructor.newInstance(Constructor.java:490)
[error] 	at freechips.rocketchip.util.HasGeneratorUtilities.$anonfun$elaborate$1(GeneratorUtils.scala:52)
[error] 	at chisel3.core.Module$.do_apply(Module.scala:49)
[error] 	at chisel3.Driver$.$anonfun$elaborate$1(Driver.scala:93)
[error] 	at chisel3.internal.Builder$.$anonfun$build$1(Builder.scala:298)
[error] 	at scala.util.DynamicVariable.withValue(DynamicVariable.scala:58)
[error] 	at chisel3.internal.Builder$.build(Builder.scala:296)
[error] 	at chisel3.Driver$.elaborate(Driver.scala:93)
[error] 	at freechips.rocketchip.util.HasGeneratorUtilities.elaborate(GeneratorUtils.scala:57)
[error] 	at freechips.rocketchip.util.HasGeneratorUtilities.elaborate$(GeneratorUtils.scala:48)
[error] 	at freechips.rocketchip.system.Generator$.elaborate(Generator.scala:12)
[error] 	at freechips.rocketchip.util.GeneratorApp.circuit(GeneratorUtils.scala:94)
[error] 	at freechips.rocketchip.util.GeneratorApp.circuit$(GeneratorUtils.scala:94)
[error] 	at freechips.rocketchip.system.Generator$.circuit$lzycompute(Generator.scala:12)
[error] 	at freechips.rocketchip.system.Generator$.circuit(Generator.scala:12)
[error] 	at freechips.rocketchip.util.GeneratorApp.generateFirrtl(GeneratorUtils.scala:100)
[error] 	at freechips.rocketchip.util.GeneratorApp.generateFirrtl$(GeneratorUtils.scala:99)
[error] 	at freechips.rocketchip.system.Generator$.generateFirrtl(Generator.scala:12)
[error] 	at freechips.rocketchip.system.Generator$.delayedEndpoint$freechips$rocketchip$system$Generator$1(Generator.scala:88)
[error] 	at freechips.rocketchip.system.Generator$delayedInit$body.apply(Generator.scala:12)
[error] 	at scala.Function0.apply$mcV$sp(Function0.scala:34)
[error] 	at scala.Function0.apply$mcV$sp$(Function0.scala:34)
[error] 	at scala.runtime.AbstractFunction0.apply$mcV$sp(AbstractFunction0.scala:12)
[error] 	at scala.App.$anonfun$main$1$adapted(App.scala:76)
[error] 	at scala.collection.immutable.List.foreach(List.scala:389)
[error] 	at scala.App.main(App.scala:76)
[error] 	at scala.App.main$(App.scala:74)
[error] 	at freechips.rocketchip.system.Generator$.main(Generator.scala:12)
[error] 	at freechips.rocketchip.system.Generator.main(Generator.scala)
[error] 	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
[error] 	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
[error] 	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
[error] 	at java.base/java.lang.reflect.Method.invoke(Method.java:566)
[error] 	at sbt.Run.invokeMain(Run.scala:93)
[error] 	at sbt.Run.run0(Run.scala:87)
[error] 	at sbt.Run.execute$1(Run.scala:65)
[error] 	at sbt.Run.$anonfun$run$4(Run.scala:77)
[error] 	at scala.runtime.java8.JFunction0$mcV$sp.apply(JFunction0$mcV$sp.java:12)
[error] 	at sbt.util.InterfaceUtil$$anon$1.get(InterfaceUtil.scala:10)
[error] 	at sbt.TrapExit$App.run(TrapExit.scala:252)
[error] 	at java.base/java.lang.Thread.run(Thread.java:834)
[error] java.lang.RuntimeException: Nonzero exit code: 1
[error] 	at sbt.Run$.executeTrapExit(Run.scala:124)
[error] 	at sbt.Run.run(Run.scala:77)
[error] 	at sbt.Defaults$.$anonfun$bgRunMainTask$6(Defaults.scala:1147)
[error] 	at sbt.Defaults$.$anonfun$bgRunMainTask$6$adapted(Defaults.scala:1142)
[error] 	at sbt.internal.BackgroundThreadPool.$anonfun$run$1(DefaultBackgroundJobService.scala:366)
[error] 	at scala.runtime.java8.JFunction0$mcV$sp.apply(JFunction0$mcV$sp.java:12)
[error] 	at scala.util.Try$.apply(Try.scala:209)
[error] 	at sbt.internal.BackgroundThreadPool$BackgroundRunnable.run(DefaultBackgroundJobService.scala:289)
[error] 	at java.base/java.util.concurrent.ThreadPoolExecutor.runWorker(ThreadPoolExecutor.java:1128)
[error] 	at java.base/java.util.concurrent.ThreadPoolExecutor$Worker.run(ThreadPoolExecutor.java:628)
[error] 	at java.base/java.lang.Thread.run(Thread.java:834)
[error] (Compile / runMain) Nonzero exit code: 1
[error] Total time: 3 s, completed Aug 9, 2019, 4:48:11 PM
common.mk:48: recipe for target '/home/phuong/Test_Rocketchip/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.fir' failed
make: *** [/home/phuong/Test_Rocketchip/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.fir] Error 1


Hello,
I have successfully build and uploaded Freedom E300 on my Arty Rev. C board using Vivado 2018.3. OpenOCD can detect the core but when I send telnet command to it, it returns ```Error: Target not examined yet```

```
nf@ubuntu:~/opt/FreedomStudio/SiFive/riscv-openocd/riscv-openocd-0.10.0-2019.05.1/bin$ ./openocd -f /home/nf/ws/RISCV/freedom-e310-arty-hello/bsp/openocd.cfg 
Open On-Chip Debugger 0.10.0+dev (SiFive OpenOCD 0.10.0-2019.05.1)
Licensed under GNU GPL v2
For bug reports:
	https://github.com/sifive/freedom-tools/issues
adapter speed: 10000 kHz
Info : auto-selecting first available session transport "jtag". To override use 'transport select <transport>'.
1
Info : Listening on port 6666 for tcl connections
Info : Listening on port 4444 for telnet connections
Info : ftdi: if you experience problems at higher adapter clocks, try the command "ftdi_tdo_sample_edge falling"
Info : clock speed 10000 kHz
Info : JTAG tap: riscv.cpu tap/device found: 0x20000913 (mfg: 0x489 (SiFive, Inc.), part: 0x0000, ver: 0x2)
Info : Listening on port 3333 for gdb connections
Info : accepting 'telnet' connection on tcp/4444
Error: Target not examined yet
```
Any ideas?