module TopModule (
  input clk,
  input a,
  output reg [2:0] q
);

  // Module body - leave empty or add minimal initialization
  initial begin
    q = 3'b000; // Example initialization
  end

endmodule