"c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\fifo_generator_v9_3.vhd" VHDL ov5642_if_lib 1 0 0 -02
".\compile\arducam_if.vhd" VHDL ov5642_if_lib 1 0 0 -02
"c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sim.vhd" VHDL ov5642_if_lib 1 0 0 -02
"c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_clk.vhd" VHDL ov5642_if_lib 1 0 0 -02
".\compile\vga_test.vhd" VHDL ov5642_if_lib 1 0 0 -02
".\compile\sensor_to_monitor_node.vhd" VHDL ov5642_if_lib 1 0 0 -02
".\compile\ov5642_if_test.vhd" VHDL ov5642_if_lib 1 0 0 -02
. . 0 0 0