INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/FPGA/ai1/01.gate_test/01.gate_test.srcs/sources_1/new/gatetest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gatetest
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/FPGA/ai1/01.gate_test/01.gate_test.srcs/sim_1/new/tb_gatetest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_gatetest
