// Seed: 425640852
module module_0 (
    input supply1 id_0,
    input uwire id_1,
    input wor id_2,
    input tri1 id_3,
    output wor id_4,
    input tri0 id_5,
    input uwire id_6,
    input tri id_7
);
  wire id_9;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    input wire id_2,
    input tri0 id_3,
    output supply0 id_4,
    input wire id_5,
    output tri0 id_6,
    input wor id_7,
    input tri0 id_8,
    input supply1 id_9,
    input wor id_10,
    input supply1 id_11,
    output wand id_12
);
  wor id_14;
  assign id_4  = 1;
  assign id_14 = {id_2, 1, {1 - ~1{1}}, id_8 == id_10};
  assign id_6  = 1;
  id_15(
      .id_0(1)
  );
  wire id_16;
  id_17 :
  assert property (@(1) 1)
  else;
  wire id_18;
  wire id_19;
  wire id_20;
  module_0(
      id_5, id_1, id_11, id_14, id_6, id_2, id_14, id_9
  );
  wire id_21;
endmodule
