Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Dec 17 22:40:29 2024
| Host         : Yunseokseo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_top_timing_summary_routed.rpt -pb design_top_timing_summary_routed.pb -rpx design_top_timing_summary_routed.rpx -warn_on_violation
| Design       : design_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (421)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (116)
5. checking no_input_delay (6)
6. checking no_output_delay (15)
7. checking multiple_clock (126)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (421)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: clock_and_calendar/bin_clk/hours_ctr_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clock_and_calendar/bin_clk/hours_ctr_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clock_and_calendar/bin_clk/hours_ctr_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: clock_and_calendar/bin_clk/r_1Hz_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ps2_kbd/pulse/B_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ps2_kbd/pulse/C_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vgc/h_count_reg_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vgc/h_count_reg_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vgc/h_count_reg_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vgc/h_count_reg_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vgc/h_count_reg_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vgc/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vgc/r_25MHz_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (116)
--------------------------------------------------
 There are 116 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (126)
--------------------------------
 There are 126 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.129        0.000                      0                  164        0.084        0.000                      0                  164        3.000        0.000                       0                   134  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100MHz              {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          4.129        0.000                      0                   64        0.239        0.000                      0                   64        4.500        0.000                       0                    79  
  clk_out2_clk_wiz_0         13.730        0.000                      0                  100        0.167        0.000                      0                  100        9.500        0.000                       0                    51  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        4.130        0.000                      0                   64        0.239        0.000                      0                   64        4.500        0.000                       0                    79  
  clk_out2_clk_wiz_0_1       13.732        0.000                      0                  100        0.167        0.000                      0                  100        9.500        0.000                       0                    51  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          4.129        0.000                      0                   64        0.165        0.000                      0                   64  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0         13.730        0.000                      0                  100        0.084        0.000                      0                  100  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        4.129        0.000                      0                   64        0.165        0.000                      0                   64  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1       13.730        0.000                      0                  100        0.084        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.129ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.129ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.409ns  (logic 2.730ns (50.469%)  route 2.679ns (49.531%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.672    -0.868    pg1/cdr/clk_out1
    RAMB18_X0Y40         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.586 r  pg1/cdr/addr_reg_reg/DOADO[0]
                         net (fo=1, routed)           1.330     2.916    pg1/cdr/digit_word[0]
    SLICE_X8Y100         LUT6 (Prop_lut6_I0_O)        0.124     3.040 f  pg1/cdr/rgb_reg[11]_i_3/O
                         net (fo=4, routed)           0.966     4.007    pg1/cdr/rgb_reg[11]_i_3_n_0
    SLICE_X10Y103        LUT4 (Prop_lut4_I1_O)        0.152     4.159 r  pg1/cdr/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.383     4.542    rgb_next[7]
    SLICE_X11Y103        FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.511     8.490    clk_100
    SLICE_X11Y103        FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.560     9.050    
                         clock uncertainty           -0.074     8.975    
    SLICE_X11Y103        FDRE (Setup_fdre_C_D)       -0.305     8.670    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.670    
                         arrival time                          -4.542    
  -------------------------------------------------------------------
                         slack                                  4.129    

Slack (MET) :             4.209ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.344ns  (logic 0.980ns (18.339%)  route 4.364ns (81.661%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.647    -0.893    vgc/clk_out1
    SLICE_X9Y99          FDCE                                         r  vgc/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  vgc/v_count_reg_reg[5]/Q
                         net (fo=8, routed)           1.043     0.606    vgc/Q[3]
    SLICE_X11Y100        LUT6 (Prop_lut6_I1_O)        0.124     0.730 f  vgc/char_addr_reg[6]_i_3/O
                         net (fo=23, routed)          1.098     1.828    vgc/char_addr_reg[6]_i_3_n_0
    SLICE_X9Y101         LUT5 (Prop_lut5_I0_O)        0.124     1.952 r  vgc/char_addr_reg[5]_i_3/O
                         net (fo=5, routed)           0.749     2.701    vgc/char_addr_reg[5]_i_3_n_0
    SLICE_X8Y104         LUT6 (Prop_lut6_I4_O)        0.124     2.825 r  vgc/char_addr_reg[5]_i_6/O
                         net (fo=11, routed)          0.977     3.802    pg1/cdr/rgb_reg_reg[11]
    SLICE_X9Y103         LUT5 (Prop_lut5_I3_O)        0.152     3.954 r  pg1/cdr/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.497     4.451    pg1_n_3
    SLICE_X10Y103        FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.511     8.490    clk_100
    SLICE_X10Y103        FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism              0.480     8.971    
                         clock uncertainty           -0.074     8.896    
    SLICE_X10Y103        FDRE (Setup_fdre_C_D)       -0.236     8.660    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          8.660    
                         arrival time                          -4.451    
  -------------------------------------------------------------------
                         slack                                  4.209    

Slack (MET) :             4.243ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.316ns  (logic 0.980ns (18.436%)  route 4.336ns (81.564%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.647    -0.893    vgc/clk_out1
    SLICE_X9Y99          FDCE                                         r  vgc/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  vgc/v_count_reg_reg[5]/Q
                         net (fo=8, routed)           1.043     0.606    vgc/Q[3]
    SLICE_X11Y100        LUT6 (Prop_lut6_I1_O)        0.124     0.730 f  vgc/char_addr_reg[6]_i_3/O
                         net (fo=23, routed)          1.098     1.828    vgc/char_addr_reg[6]_i_3_n_0
    SLICE_X9Y101         LUT5 (Prop_lut5_I0_O)        0.124     1.952 r  vgc/char_addr_reg[5]_i_3/O
                         net (fo=5, routed)           0.749     2.701    vgc/char_addr_reg[5]_i_3_n_0
    SLICE_X8Y104         LUT6 (Prop_lut6_I4_O)        0.124     2.825 r  vgc/char_addr_reg[5]_i_6/O
                         net (fo=11, routed)          0.975     3.800    pg1/cdr/rgb_reg_reg[11]
    SLICE_X9Y103         LUT5 (Prop_lut5_I3_O)        0.152     3.952 r  pg1/cdr/rgb_reg1[6]_i_1/O
                         net (fo=1, routed)           0.471     4.423    pg1_n_0
    SLICE_X10Y103        FDRE                                         r  rgb_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.511     8.490    clk_100
    SLICE_X10Y103        FDRE                                         r  rgb_reg1_reg[6]/C
                         clock pessimism              0.480     8.971    
                         clock uncertainty           -0.074     8.896    
    SLICE_X10Y103        FDRE (Setup_fdre_C_D)       -0.230     8.666    rgb_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                          8.666    
                         arrival time                          -4.423    
  -------------------------------------------------------------------
                         slack                                  4.243    

Slack (MET) :             4.627ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.944ns  (logic 2.726ns (55.141%)  route 2.218ns (44.859%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.673    -0.867    pg1/cdr/clk_out1
    RAMB18_X0Y40         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     1.587 r  pg1/cdr/addr_reg_reg/DOBDO[4]
                         net (fo=1, routed)           0.867     2.454    pg1/cdr/pg2/digit_word[4]
    SLICE_X8Y101         LUT6 (Prop_lut6_I0_O)        0.124     2.578 f  pg1/cdr/rgb_reg1[11]_i_2/O
                         net (fo=4, routed)           1.007     3.586    pg1/cdr/rgb_reg1[11]_i_2_n_0
    SLICE_X10Y103        LUT4 (Prop_lut4_I1_O)        0.148     3.734 r  pg1/cdr/rgb_reg1[7]_i_1/O
                         net (fo=1, routed)           0.343     4.077    rgb_next1[7]
    SLICE_X11Y103        FDRE                                         r  rgb_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.511     8.490    clk_100
    SLICE_X11Y103        FDRE                                         r  rgb_reg1_reg[7]/C
                         clock pessimism              0.560     9.050    
                         clock uncertainty           -0.074     8.975    
    SLICE_X11Y103        FDRE (Setup_fdre_C_D)       -0.271     8.704    rgb_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          8.704    
                         arrival time                          -4.077    
  -------------------------------------------------------------------
                         slack                                  4.627    

Slack (MET) :             4.926ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.999ns  (logic 2.702ns (54.056%)  route 2.297ns (45.944%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.672    -0.868    pg1/cdr/clk_out1
    RAMB18_X0Y40         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.586 f  pg1/cdr/addr_reg_reg/DOADO[0]
                         net (fo=1, routed)           1.330     2.916    pg1/cdr/digit_word[0]
    SLICE_X8Y100         LUT6 (Prop_lut6_I0_O)        0.124     3.040 r  pg1/cdr/rgb_reg[11]_i_3/O
                         net (fo=4, routed)           0.966     4.007    pg1/cdr/rgb_reg[11]_i_3_n_0
    SLICE_X10Y103        LUT4 (Prop_lut4_I2_O)        0.124     4.131 r  pg1/cdr/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     4.131    pg1_n_7
    SLICE_X10Y103        FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.511     8.490    clk_100
    SLICE_X10Y103        FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.560     9.050    
                         clock uncertainty           -0.074     8.975    
    SLICE_X10Y103        FDRE (Setup_fdre_C_D)        0.081     9.056    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          9.056    
                         arrival time                          -4.131    
  -------------------------------------------------------------------
                         slack                                  4.926    

Slack (MET) :             4.998ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.817ns  (logic 0.952ns (19.763%)  route 3.865ns (80.237%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.647    -0.893    vgc/clk_out1
    SLICE_X9Y99          FDCE                                         r  vgc/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.456    -0.437 f  vgc/v_count_reg_reg[5]/Q
                         net (fo=8, routed)           1.043     0.606    vgc/Q[3]
    SLICE_X11Y100        LUT6 (Prop_lut6_I1_O)        0.124     0.730 r  vgc/char_addr_reg[6]_i_3/O
                         net (fo=23, routed)          1.098     1.828    vgc/char_addr_reg[6]_i_3_n_0
    SLICE_X9Y101         LUT5 (Prop_lut5_I0_O)        0.124     1.952 f  vgc/char_addr_reg[5]_i_3/O
                         net (fo=5, routed)           0.749     2.701    vgc/char_addr_reg[5]_i_3_n_0
    SLICE_X8Y104         LUT6 (Prop_lut6_I4_O)        0.124     2.825 f  vgc/char_addr_reg[5]_i_6/O
                         net (fo=11, routed)          0.975     3.800    pg1/cdr/rgb_reg_reg[11]
    SLICE_X9Y103         LUT5 (Prop_lut5_I1_O)        0.124     3.924 r  pg1/cdr/rgb_reg1[11]_i_1/O
                         net (fo=1, routed)           0.000     3.924    rgb_next1[11]
    SLICE_X9Y103         FDRE                                         r  rgb_reg1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.508     8.487    clk_100
    SLICE_X9Y103         FDRE                                         r  rgb_reg1_reg[11]/C
                         clock pessimism              0.480     8.968    
                         clock uncertainty           -0.074     8.893    
    SLICE_X9Y103         FDRE (Setup_fdre_C_D)        0.029     8.922    rgb_reg1_reg[11]
  -------------------------------------------------------------------
                         required time                          8.922    
                         arrival time                          -3.924    
  -------------------------------------------------------------------
                         slack                                  4.998    

Slack (MET) :             4.998ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.819ns  (logic 0.952ns (19.755%)  route 3.867ns (80.245%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.647    -0.893    vgc/clk_out1
    SLICE_X9Y99          FDCE                                         r  vgc/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.456    -0.437 f  vgc/v_count_reg_reg[5]/Q
                         net (fo=8, routed)           1.043     0.606    vgc/Q[3]
    SLICE_X11Y100        LUT6 (Prop_lut6_I1_O)        0.124     0.730 r  vgc/char_addr_reg[6]_i_3/O
                         net (fo=23, routed)          1.098     1.828    vgc/char_addr_reg[6]_i_3_n_0
    SLICE_X9Y101         LUT5 (Prop_lut5_I0_O)        0.124     1.952 f  vgc/char_addr_reg[5]_i_3/O
                         net (fo=5, routed)           0.749     2.701    vgc/char_addr_reg[5]_i_3_n_0
    SLICE_X8Y104         LUT6 (Prop_lut6_I4_O)        0.124     2.825 f  vgc/char_addr_reg[5]_i_6/O
                         net (fo=11, routed)          0.977     3.802    pg1/cdr/rgb_reg_reg[11]
    SLICE_X9Y103         LUT5 (Prop_lut5_I1_O)        0.124     3.926 r  pg1/cdr/rgb_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     3.926    rgb_next[11]
    SLICE_X9Y103         FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.508     8.487    clk_100
    SLICE_X9Y103         FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.480     8.968    
                         clock uncertainty           -0.074     8.893    
    SLICE_X9Y103         FDRE (Setup_fdre_C_D)        0.031     8.924    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          8.924    
                         arrival time                          -3.926    
  -------------------------------------------------------------------
                         slack                                  4.998    

Slack (MET) :             5.343ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.576ns  (logic 2.702ns (59.045%)  route 1.874ns (40.955%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.673    -0.867    pg1/cdr/clk_out1
    RAMB18_X0Y40         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     1.587 f  pg1/cdr/addr_reg_reg/DOBDO[4]
                         net (fo=1, routed)           0.867     2.454    pg1/cdr/pg2/digit_word[4]
    SLICE_X8Y101         LUT6 (Prop_lut6_I0_O)        0.124     2.578 r  pg1/cdr/rgb_reg1[11]_i_2/O
                         net (fo=4, routed)           1.007     3.586    pg1/cdr/rgb_reg1[11]_i_2_n_0
    SLICE_X10Y103        LUT4 (Prop_lut4_I2_O)        0.124     3.710 r  pg1/cdr/rgb_reg1[10]_i_2/O
                         net (fo=1, routed)           0.000     3.710    pg1_n_6
    SLICE_X10Y103        FDRE                                         r  rgb_reg1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.511     8.490    clk_100
    SLICE_X10Y103        FDRE                                         r  rgb_reg1_reg[10]/C
                         clock pessimism              0.560     9.050    
                         clock uncertainty           -0.074     8.975    
    SLICE_X10Y103        FDRE (Setup_fdre_C_D)        0.077     9.052    rgb_reg1_reg[10]
  -------------------------------------------------------------------
                         required time                          9.052    
                         arrival time                          -3.710    
  -------------------------------------------------------------------
                         slack                                  5.343    

Slack (MET) :             6.101ns  (required time - arrival time)
  Source:                 clock_and_calendar/bin_clk/ctr_1Hz_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/ctr_1Hz_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 0.828ns (21.580%)  route 3.009ns (78.420%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.702    -0.838    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y115         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  clock_and_calendar/bin_clk/ctr_1Hz_reg[30]/Q
                         net (fo=2, routed)           0.832     0.450    clock_and_calendar/bin_clk/ctr_1Hz[30]
    SLICE_X2Y114         LUT4 (Prop_lut4_I1_O)        0.124     0.574 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8/O
                         net (fo=1, routed)           0.670     1.244    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8_n_0
    SLICE_X2Y114         LUT5 (Prop_lut5_I4_O)        0.124     1.368 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4/O
                         net (fo=32, routed)          1.506     2.875    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4_n_0
    SLICE_X0Y110         LUT5 (Prop_lut5_I2_O)        0.124     2.999 r  clock_and_calendar/bin_clk/ctr_1Hz[4]_i_1/O
                         net (fo=1, routed)           0.000     2.999    clock_and_calendar/bin_clk/ctr_1Hz_1[4]
    SLICE_X0Y110         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.587     8.566    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y110         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[4]/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.067    
    SLICE_X0Y110         FDCE (Setup_fdce_C_D)        0.032     9.099    clock_and_calendar/bin_clk/ctr_1Hz_reg[4]
  -------------------------------------------------------------------
                         required time                          9.099    
                         arrival time                          -2.999    
  -------------------------------------------------------------------
                         slack                                  6.101    

Slack (MET) :             6.101ns  (required time - arrival time)
  Source:                 clock_and_calendar/bin_clk/ctr_1Hz_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/ctr_1Hz_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.828ns (21.587%)  route 3.008ns (78.413%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.702    -0.838    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y115         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  clock_and_calendar/bin_clk/ctr_1Hz_reg[30]/Q
                         net (fo=2, routed)           0.832     0.450    clock_and_calendar/bin_clk/ctr_1Hz[30]
    SLICE_X2Y114         LUT4 (Prop_lut4_I1_O)        0.124     0.574 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8/O
                         net (fo=1, routed)           0.670     1.244    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8_n_0
    SLICE_X2Y114         LUT5 (Prop_lut5_I4_O)        0.124     1.368 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4/O
                         net (fo=32, routed)          1.505     2.874    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4_n_0
    SLICE_X0Y110         LUT5 (Prop_lut5_I2_O)        0.124     2.998 r  clock_and_calendar/bin_clk/ctr_1Hz[3]_i_1/O
                         net (fo=1, routed)           0.000     2.998    clock_and_calendar/bin_clk/ctr_1Hz_1[3]
    SLICE_X0Y110         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.587     8.566    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y110         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[3]/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.067    
    SLICE_X0Y110         FDCE (Setup_fdce_C_D)        0.031     9.098    clock_and_calendar/bin_clk/ctr_1Hz_reg[3]
  -------------------------------------------------------------------
                         required time                          9.098    
                         arrival time                          -2.998    
  -------------------------------------------------------------------
                         slack                                  6.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/b_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/c_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.599    -0.565    clock_and_calendar/bin_clk/clk_out1
    SLICE_X3Y100         FDRE                                         r  clock_and_calendar/bin_clk/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  clock_and_calendar/bin_clk/b_reg/Q
                         net (fo=1, routed)           0.170    -0.254    clock_and_calendar/bin_clk/b_reg_n_0
    SLICE_X2Y100         FDRE                                         r  clock_and_calendar/bin_clk/c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.872    -0.801    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y100         FDRE                                         r  clock_and_calendar/bin_clk/c_reg/C
                         clock pessimism              0.249    -0.552    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.059    -0.493    clock_and_calendar/bin_clk/c_reg
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/e_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.604    -0.560    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y96          FDRE                                         r  clock_and_calendar/bin_clk/d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  clock_and_calendar/bin_clk/d_reg/Q
                         net (fo=1, routed)           0.172    -0.247    clock_and_calendar/bin_clk/d_reg_n_0
    SLICE_X0Y96          FDRE                                         r  clock_and_calendar/bin_clk/e_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.877    -0.796    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y96          FDRE                                         r  clock_and_calendar/bin_clk/e_reg/C
                         clock pessimism              0.236    -0.560    
    SLICE_X0Y96          FDRE (Hold_fdre_C_D)         0.070    -0.490    clock_and_calendar/bin_clk/e_reg
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 vgc/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgc/v_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.227ns (63.774%)  route 0.129ns (36.226%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.570    -0.594    vgc/clk_out1
    SLICE_X11Y101        FDCE                                         r  vgc/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDCE (Prop_fdce_C_Q)         0.128    -0.466 r  vgc/v_count_reg_reg[0]/Q
                         net (fo=11, routed)          0.129    -0.337    vgc/w_y[0]
    SLICE_X11Y101        LUT6 (Prop_lut6_I5_O)        0.099    -0.238 r  vgc/v_sync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.238    vgc/v_sync_next
    SLICE_X11Y101        FDCE                                         r  vgc/v_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.841    -0.832    vgc/clk_out1
    SLICE_X11Y101        FDCE                                         r  vgc/v_sync_reg_reg/C
                         clock pessimism              0.238    -0.594    
    SLICE_X11Y101        FDCE (Hold_fdce_C_D)         0.091    -0.503    vgc/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/g_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/h_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.599    -0.565    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y100         FDRE                                         r  clock_and_calendar/bin_clk/g_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  clock_and_calendar/bin_clk/g_reg/Q
                         net (fo=1, routed)           0.170    -0.231    clock_and_calendar/bin_clk/g_reg_n_0
    SLICE_X2Y100         FDRE                                         r  clock_and_calendar/bin_clk/h_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.872    -0.801    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y100         FDRE                                         r  clock_and_calendar/bin_clk/h_reg/C
                         clock pessimism              0.236    -0.565    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.063    -0.502    clock_and_calendar/bin_clk/h_reg
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/a_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.141ns (22.885%)  route 0.475ns (77.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.604    -0.560    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y96          FDRE                                         r  clock_and_calendar/bin_clk/a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  clock_and_calendar/bin_clk/a_reg/Q
                         net (fo=1, routed)           0.475     0.056    clock_and_calendar/bin_clk/a_reg_n_0
    SLICE_X3Y100         FDRE                                         r  clock_and_calendar/bin_clk/b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.872    -0.801    clock_and_calendar/bin_clk/clk_out1
    SLICE_X3Y100         FDRE                                         r  clock_and_calendar/bin_clk/b_reg/C
                         clock pessimism              0.509    -0.292    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.070    -0.222    clock_and_calendar/bin_clk/b_reg
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/r_1Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/r_1Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.209ns (50.601%)  route 0.204ns (49.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.596    -0.568    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y110         FDRE                                         r  clock_and_calendar/bin_clk/r_1Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  clock_and_calendar/bin_clk/r_1Hz_reg/Q
                         net (fo=19, routed)          0.204    -0.200    clock_and_calendar/bin_clk/CLK
    SLICE_X2Y110         LUT6 (Prop_lut6_I5_O)        0.045    -0.155 r  clock_and_calendar/bin_clk/r_1Hz_i_1/O
                         net (fo=1, routed)           0.000    -0.155    clock_and_calendar/bin_clk/r_1Hz_i_1_n_0
    SLICE_X2Y110         FDRE                                         r  clock_and_calendar/bin_clk/r_1Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.869    -0.804    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y110         FDRE                                         r  clock_and_calendar/bin_clk/r_1Hz_reg/C
                         clock pessimism              0.236    -0.568    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.120    -0.448    clock_and_calendar/bin_clk/r_1Hz_reg
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/h_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.563%)  route 0.204ns (55.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.599    -0.565    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y100         FDRE                                         r  clock_and_calendar/bin_clk/h_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  clock_and_calendar/bin_clk/h_reg/Q
                         net (fo=1, routed)           0.204    -0.197    clock_and_calendar/bin_clk/h_reg_n_0
    SLICE_X2Y100         FDRE                                         r  clock_and_calendar/bin_clk/i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.872    -0.801    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y100         FDRE                                         r  clock_and_calendar/bin_clk/i_reg/C
                         clock pessimism              0.236    -0.565    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.063    -0.502    clock_and_calendar/bin_clk/i_reg
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 vgc/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgc/h_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.209ns (44.524%)  route 0.260ns (55.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.570    -0.594    vgc/clk_out1
    SLICE_X10Y102        FDCE                                         r  vgc/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDCE (Prop_fdce_C_Q)         0.164    -0.430 f  vgc/h_count_reg_reg[8]/Q
                         net (fo=21, routed)          0.260    -0.170    vgc/w_x[8]
    SLICE_X8Y104         LUT6 (Prop_lut6_I0_O)        0.045    -0.125 r  vgc/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.125    vgc/h_sync_next
    SLICE_X8Y104         FDCE                                         r  vgc/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.840    -0.833    vgc/clk_out1
    SLICE_X8Y104         FDCE                                         r  vgc/h_sync_reg_reg/C
                         clock pessimism              0.275    -0.558    
    SLICE_X8Y104         FDCE (Hold_fdce_C_D)         0.121    -0.437    vgc/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 start/gamestart_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start/gamestart_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.209ns (47.022%)  route 0.235ns (52.978%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.567    -0.597    start/clk_out1
    SLICE_X10Y110        FDRE                                         r  start/gamestart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y110        FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  start/gamestart_reg/Q
                         net (fo=5, routed)           0.235    -0.198    key_decoder/gamestart
    SLICE_X10Y110        LUT4 (Prop_lut4_I0_O)        0.045    -0.153 r  key_decoder/gamestart_i_1/O
                         net (fo=1, routed)           0.000    -0.153    start/gamestart_reg_0
    SLICE_X10Y110        FDRE                                         r  start/gamestart_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.838    -0.835    start/clk_out1
    SLICE_X10Y110        FDRE                                         r  start/gamestart_reg/C
                         clock pessimism              0.238    -0.597    
    SLICE_X10Y110        FDRE (Hold_fdre_C_D)         0.121    -0.476    start/gamestart_reg
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.209%)  route 0.255ns (57.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.596    -0.568    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y111         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.141    -0.427 f  clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/Q
                         net (fo=3, routed)           0.255    -0.173    clock_and_calendar/bin_clk/ctr_1Hz[0]
    SLICE_X0Y111         LUT1 (Prop_lut1_I0_O)        0.045    -0.128 r  clock_and_calendar/bin_clk/ctr_1Hz[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.128    clock_and_calendar/bin_clk/ctr_1Hz_1[0]
    SLICE_X0Y111         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.869    -0.804    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y111         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X0Y111         FDCE (Hold_fdce_C_D)         0.092    -0.476    clock_and_calendar/bin_clk/ctr_1Hz_reg[0]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.349    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockmaking/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y40     pg1/cdr/addr_reg_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y40     pg1/cdr/addr_reg_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clockmaking/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y96      clock_and_calendar/bin_clk/a_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y100     clock_and_calendar/bin_clk/b_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y100     clock_and_calendar/bin_clk/c_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y115     clock_and_calendar/bin_clk/ctr_1Hz_reg[31]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y110     clock_and_calendar/bin_clk/ctr_1Hz_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y110     clock_and_calendar/bin_clk/ctr_1Hz_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y96      clock_and_calendar/bin_clk/a_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y110     clock_and_calendar/bin_clk/ctr_1Hz_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y110     clock_and_calendar/bin_clk/ctr_1Hz_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y111     clock_and_calendar/bin_clk/ctr_1Hz_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y111     clock_and_calendar/bin_clk/ctr_1Hz_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y111     clock_and_calendar/bin_clk/ctr_1Hz_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y111     clock_and_calendar/bin_clk/ctr_1Hz_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y112     clock_and_calendar/bin_clk/ctr_1Hz_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y96      clock_and_calendar/bin_clk/d_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y96      clock_and_calendar/bin_clk/e_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y115     clock_and_calendar/bin_clk/ctr_1Hz_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y103     rgb_reg1_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y103     rgb_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y104     vgc/h_count_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y104     vgc/h_count_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y104     vgc/h_count_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y102    vgc/h_count_reg_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y102    vgc/h_count_reg_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y104     vgc/h_sync_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y103     vgc/r_25MHz_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.730ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.239ns  (logic 1.014ns (16.254%)  route 5.225ns (83.746%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518    -0.397 f  ps2_kbd/ps2/q_reg[5]/Q
                         net (fo=75, routed)          2.752     2.355    ps2_kbd/ps2/p_0_in_1[4]
    SLICE_X9Y112         LUT2 (Prop_lut2_I1_O)        0.124     2.479 r  ps2_kbd/ps2/scancode[1]_i_14/O
                         net (fo=1, routed)           0.812     3.291    ps2_kbd/ps2/scancode[1]_i_14_n_0
    SLICE_X9Y113         LUT6 (Prop_lut6_I3_O)        0.124     3.415 r  ps2_kbd/ps2/scancode[1]_i_8/O
                         net (fo=1, routed)           0.638     4.053    ps2_kbd/ps2/scancode[1]_i_8_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I4_O)        0.124     4.177 r  ps2_kbd/ps2/scancode[1]_i_3/O
                         net (fo=1, routed)           1.022     5.199    ps2_kbd/ps2/scancode[1]_i_3_n_0
    SLICE_X8Y113         LUT6 (Prop_lut6_I1_O)        0.124     5.323 r  ps2_kbd/ps2/scancode[1]_i_1/O
                         net (fo=1, routed)           0.000     5.323    ps2_kbd/ps2/p_0_in_0[1]
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/scancode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.503    18.482    ps2_kbd/ps2/CLK
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/scancode_reg[1]/C
                         clock pessimism              0.578    19.060    
                         clock uncertainty           -0.084    18.976    
    SLICE_X8Y113         FDRE (Setup_fdre_C_D)        0.077    19.053    ps2_kbd/ps2/scancode_reg[1]
  -------------------------------------------------------------------
                         required time                         19.053    
                         arrival time                          -5.323    
  -------------------------------------------------------------------
                         slack                                 13.730    

Slack (MET) :             14.094ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.876ns  (logic 1.014ns (17.256%)  route 4.862ns (82.744%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518    -0.397 r  ps2_kbd/ps2/q_reg[5]/Q
                         net (fo=75, routed)          2.350     1.953    ps2_kbd/ps2/p_0_in_1[4]
    SLICE_X11Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.077 f  ps2_kbd/ps2/scancode[5]_i_25/O
                         net (fo=1, routed)           0.867     2.945    ps2_kbd/ps2/scancode[5]_i_25_n_0
    SLICE_X10Y110        LUT6 (Prop_lut6_I0_O)        0.124     3.069 f  ps2_kbd/ps2/scancode[5]_i_16/O
                         net (fo=1, routed)           0.821     3.890    ps2_kbd/ps2/scancode[5]_i_16_n_0
    SLICE_X9Y109         LUT6 (Prop_lut6_I5_O)        0.124     4.014 r  ps2_kbd/ps2/scancode[5]_i_4/O
                         net (fo=1, routed)           0.823     4.837    ps2_kbd/ps2/scancode[5]_i_4_n_0
    SLICE_X8Y111         LUT6 (Prop_lut6_I2_O)        0.124     4.961 r  ps2_kbd/ps2/scancode[5]_i_1/O
                         net (fo=1, routed)           0.000     4.961    ps2_kbd/ps2/p_0_in_0[5]
    SLICE_X8Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.505    18.484    ps2_kbd/ps2/CLK
    SLICE_X8Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[5]/C
                         clock pessimism              0.578    19.062    
                         clock uncertainty           -0.084    18.978    
    SLICE_X8Y111         FDRE (Setup_fdre_C_D)        0.077    19.055    ps2_kbd/ps2/scancode_reg[5]
  -------------------------------------------------------------------
                         required time                         19.055    
                         arrival time                          -4.961    
  -------------------------------------------------------------------
                         slack                                 14.094    

Slack (MET) :             14.136ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.884ns  (logic 1.332ns (22.638%)  route 4.552ns (77.362%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 18.564 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518    -0.397 r  ps2_kbd/ps2/q_reg[1]/Q
                         net (fo=81, routed)          2.862     2.465    ps2_kbd/ps2/p_0_in_1[0]
    SLICE_X6Y109         LUT3 (Prop_lut3_I1_O)        0.150     2.615 r  ps2_kbd/ps2/scancode[3]_i_19/O
                         net (fo=1, routed)           0.881     3.497    ps2_kbd/ps2/scancode[3]_i_19_n_0
    SLICE_X6Y109         LUT6 (Prop_lut6_I3_O)        0.328     3.825 f  ps2_kbd/ps2/scancode[3]_i_7/O
                         net (fo=1, routed)           0.808     4.633    ps2_kbd/ps2/scancode[3]_i_7_n_0
    SLICE_X7Y110         LUT6 (Prop_lut6_I3_O)        0.124     4.757 r  ps2_kbd/ps2/scancode[3]_i_2/O
                         net (fo=1, routed)           0.000     4.757    ps2_kbd/ps2/scancode[3]_i_2_n_0
    SLICE_X7Y110         MUXF7 (Prop_muxf7_I0_O)      0.212     4.969 r  ps2_kbd/ps2/scancode_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     4.969    ps2_kbd/ps2/p_0_in_0[3]
    SLICE_X7Y110         FDRE                                         r  ps2_kbd/ps2/scancode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.585    18.564    ps2_kbd/ps2/CLK
    SLICE_X7Y110         FDRE                                         r  ps2_kbd/ps2/scancode_reg[3]/C
                         clock pessimism              0.560    19.124    
                         clock uncertainty           -0.084    19.040    
    SLICE_X7Y110         FDRE (Setup_fdre_C_D)        0.064    19.104    ps2_kbd/ps2/scancode_reg[3]
  -------------------------------------------------------------------
                         required time                         19.104    
                         arrival time                          -4.969    
  -------------------------------------------------------------------
                         slack                                 14.136    

Slack (MET) :             14.246ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.738ns  (logic 1.123ns (19.572%)  route 4.615ns (80.428%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518    -0.397 r  ps2_kbd/ps2/q_reg[1]/Q
                         net (fo=81, routed)          3.039     2.642    ps2_kbd/ps2/p_0_in_1[0]
    SLICE_X7Y109         LUT6 (Prop_lut6_I1_O)        0.124     2.766 f  ps2_kbd/ps2/scancode[0]_i_6/O
                         net (fo=1, routed)           0.937     3.703    ps2_kbd/ps2/scancode[0]_i_6_n_0
    SLICE_X7Y110         LUT5 (Prop_lut5_I0_O)        0.154     3.857 r  ps2_kbd/ps2/scancode[0]_i_2/O
                         net (fo=1, routed)           0.639     4.496    ps2_kbd/ps2/scancode[0]_i_2_n_0
    SLICE_X7Y111         LUT6 (Prop_lut6_I0_O)        0.327     4.823 r  ps2_kbd/ps2/scancode[0]_i_1/O
                         net (fo=1, routed)           0.000     4.823    ps2_kbd/ps2/p_0_in_0[0]
    SLICE_X7Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.584    18.563    ps2_kbd/ps2/CLK
    SLICE_X7Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[0]/C
                         clock pessimism              0.560    19.123    
                         clock uncertainty           -0.084    19.039    
    SLICE_X7Y111         FDRE (Setup_fdre_C_D)        0.029    19.068    ps2_kbd/ps2/scancode_reg[0]
  -------------------------------------------------------------------
                         required time                         19.068    
                         arrival time                          -4.823    
  -------------------------------------------------------------------
                         slack                                 14.246    

Slack (MET) :             14.506ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.467ns  (logic 0.890ns (16.280%)  route 4.577ns (83.720%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518    -0.397 r  ps2_kbd/ps2/q_reg[1]/Q
                         net (fo=81, routed)          2.527     2.130    ps2_kbd/ps2/p_0_in_1[0]
    SLICE_X6Y111         LUT6 (Prop_lut6_I0_O)        0.124     2.254 f  ps2_kbd/ps2/scancode[4]_i_12/O
                         net (fo=1, routed)           1.037     3.291    ps2_kbd/ps2/scancode[4]_i_12_n_0
    SLICE_X8Y112         LUT5 (Prop_lut5_I4_O)        0.124     3.415 f  ps2_kbd/ps2/scancode[4]_i_3/O
                         net (fo=1, routed)           1.013     4.428    ps2_kbd/ps2/scancode[4]_i_3_n_0
    SLICE_X8Y113         LUT6 (Prop_lut6_I3_O)        0.124     4.552 r  ps2_kbd/ps2/scancode[4]_i_1/O
                         net (fo=1, routed)           0.000     4.552    ps2_kbd/ps2/p_0_in_0[4]
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/scancode_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.503    18.482    ps2_kbd/ps2/CLK
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/scancode_reg[4]/C
                         clock pessimism              0.578    19.060    
                         clock uncertainty           -0.084    18.976    
    SLICE_X8Y113         FDRE (Setup_fdre_C_D)        0.081    19.057    ps2_kbd/ps2/scancode_reg[4]
  -------------------------------------------------------------------
                         required time                         19.057    
                         arrival time                          -4.552    
  -------------------------------------------------------------------
                         slack                                 14.506    

Slack (MET) :             14.911ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 0.952ns (18.994%)  route 4.060ns (81.006%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  ps2_kbd/ps2/q_reg[7]/Q
                         net (fo=52, routed)          2.286     1.827    ps2_kbd/ps2/p_0_in_1[6]
    SLICE_X4Y111         LUT6 (Prop_lut6_I3_O)        0.124     1.951 f  ps2_kbd/ps2/scancode[2]_i_17/O
                         net (fo=1, routed)           0.674     2.625    ps2_kbd/ps2/scancode[2]_i_17_n_0
    SLICE_X4Y111         LUT6 (Prop_lut6_I2_O)        0.124     2.749 r  ps2_kbd/ps2/scancode[2]_i_12/O
                         net (fo=1, routed)           0.570     3.319    ps2_kbd/ps2/scancode[2]_i_12_n_0
    SLICE_X5Y111         LUT6 (Prop_lut6_I0_O)        0.124     3.443 r  ps2_kbd/ps2/scancode[2]_i_4/O
                         net (fo=1, routed)           0.530     3.973    ps2_kbd/ps2/scancode[2]_i_4_n_0
    SLICE_X9Y110         LUT6 (Prop_lut6_I5_O)        0.124     4.097 r  ps2_kbd/ps2/scancode[2]_i_1/O
                         net (fo=1, routed)           0.000     4.097    ps2_kbd/ps2/p_0_in_0[2]
    SLICE_X9Y110         FDRE                                         r  ps2_kbd/ps2/scancode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.506    18.485    ps2_kbd/ps2/CLK
    SLICE_X9Y110         FDRE                                         r  ps2_kbd/ps2/scancode_reg[2]/C
                         clock pessimism              0.578    19.063    
                         clock uncertainty           -0.084    18.979    
    SLICE_X9Y110         FDRE (Setup_fdre_C_D)        0.029    19.008    ps2_kbd/ps2/scancode_reg[2]
  -------------------------------------------------------------------
                         required time                         19.008    
                         arrival time                          -4.097    
  -------------------------------------------------------------------
                         slack                                 14.911    

Slack (MET) :             15.085ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 1.332ns (27.005%)  route 3.600ns (72.995%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 18.562 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518    -0.397 r  ps2_kbd/ps2/q_reg[1]/Q
                         net (fo=81, routed)          2.036     1.639    ps2_kbd/ps2/p_0_in_1[0]
    SLICE_X9Y111         LUT5 (Prop_lut5_I1_O)        0.152     1.791 r  ps2_kbd/ps2/scancode[7]_i_13/O
                         net (fo=3, routed)           0.703     2.494    ps2_kbd/ps2/scancode[7]_i_13_n_0
    SLICE_X8Y111         LUT6 (Prop_lut6_I1_O)        0.326     2.820 r  ps2_kbd/ps2/scancode[6]_i_6/O
                         net (fo=1, routed)           0.862     3.681    ps2_kbd/ps2/scancode[6]_i_6_n_0
    SLICE_X7Y112         LUT6 (Prop_lut6_I5_O)        0.124     3.805 r  ps2_kbd/ps2/scancode[6]_i_2/O
                         net (fo=1, routed)           0.000     3.805    ps2_kbd/ps2/scancode[6]_i_2_n_0
    SLICE_X7Y112         MUXF7 (Prop_muxf7_I0_O)      0.212     4.017 r  ps2_kbd/ps2/scancode_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     4.017    ps2_kbd/ps2/p_0_in_0[6]
    SLICE_X7Y112         FDRE                                         r  ps2_kbd/ps2/scancode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.583    18.562    ps2_kbd/ps2/CLK
    SLICE_X7Y112         FDRE                                         r  ps2_kbd/ps2/scancode_reg[6]/C
                         clock pessimism              0.560    19.122    
                         clock uncertainty           -0.084    19.038    
    SLICE_X7Y112         FDRE (Setup_fdre_C_D)        0.064    19.102    ps2_kbd/ps2/scancode_reg[6]
  -------------------------------------------------------------------
                         required time                         19.102    
                         arrival time                          -4.017    
  -------------------------------------------------------------------
                         slack                                 15.085    

Slack (MET) :             15.241ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 0.890ns (18.820%)  route 3.839ns (81.180%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518    -0.397 r  ps2_kbd/ps2/q_reg[3]/Q
                         net (fo=83, routed)          2.652     2.255    ps2_kbd/ps2/p_0_in_1[2]
    SLICE_X5Y113         LUT6 (Prop_lut6_I5_O)        0.124     2.379 r  ps2_kbd/ps2/scancode[7]_i_9/O
                         net (fo=1, routed)           0.151     2.530    ps2_kbd/ps2/scancode[7]_i_9_n_0
    SLICE_X5Y113         LUT6 (Prop_lut6_I0_O)        0.124     2.654 r  ps2_kbd/ps2/scancode[7]_i_6/O
                         net (fo=1, routed)           1.036     3.690    ps2_kbd/ps2/scancode[7]_i_6_n_0
    SLICE_X8Y113         LUT6 (Prop_lut6_I2_O)        0.124     3.814 r  ps2_kbd/ps2/scancode[7]_i_2/O
                         net (fo=1, routed)           0.000     3.814    ps2_kbd/ps2/p_0_in_0[7]
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/scancode_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.503    18.482    ps2_kbd/ps2/CLK
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/scancode_reg[7]/C
                         clock pessimism              0.578    19.060    
                         clock uncertainty           -0.084    18.976    
    SLICE_X8Y113         FDRE (Setup_fdre_C_D)        0.079    19.055    ps2_kbd/ps2/scancode_reg[7]
  -------------------------------------------------------------------
                         required time                         19.055    
                         arrival time                          -3.814    
  -------------------------------------------------------------------
                         slack                                 15.241    

Slack (MET) :             15.313ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.436ns  (logic 0.938ns (21.147%)  route 3.498ns (78.853%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 18.562 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         FDRE (Prop_fdre_C_Q)         0.456    -0.459 f  ps2_kbd/ps2/q_reg[8]/Q
                         net (fo=32, routed)          1.463     1.004    ps2_kbd/ps2/p_0_in_1[7]
    SLICE_X9Y111         LUT2 (Prop_lut2_I0_O)        0.150     1.154 f  ps2_kbd/ps2/scancode[7]_i_5/O
                         net (fo=2, routed)           0.656     1.810    ps2_kbd/ps2/scancode[7]_i_5_n_0
    SLICE_X9Y112         LUT6 (Prop_lut6_I5_O)        0.332     2.142 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=12, routed)          1.378     3.521    ps2_kbd/ps2/output_strobe
    SLICE_X7Y112         FDRE                                         r  ps2_kbd/ps2/scancode_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.583    18.562    ps2_kbd/ps2/CLK
    SLICE_X7Y112         FDRE                                         r  ps2_kbd/ps2/scancode_reg[6]/C
                         clock pessimism              0.560    19.122    
                         clock uncertainty           -0.084    19.038    
    SLICE_X7Y112         FDRE (Setup_fdre_C_CE)      -0.205    18.833    ps2_kbd/ps2/scancode_reg[6]
  -------------------------------------------------------------------
                         required time                         18.833    
                         arrival time                          -3.521    
  -------------------------------------------------------------------
                         slack                                 15.313    

Slack (MET) :             15.315ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/timer_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 0.828ns (20.908%)  route 3.132ns (79.092%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.697    -0.843    ps2_kbd/ps2/CLK
    SLICE_X7Y118         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y118         FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  ps2_kbd/ps2/timer_cnt_reg[11]/Q
                         net (fo=2, routed)           0.834     0.446    ps2_kbd/ps2/timer_cnt_reg[11]
    SLICE_X6Y116         LUT4 (Prop_lut4_I0_O)        0.124     0.570 f  ps2_kbd/ps2/timer_cnt[0]_i_5/O
                         net (fo=1, routed)           0.661     1.232    ps2_kbd/ps2/timer_cnt[0]_i_5_n_0
    SLICE_X6Y117         LUT5 (Prop_lut5_I1_O)        0.124     1.356 f  ps2_kbd/ps2/timer_cnt[0]_i_2/O
                         net (fo=14, routed)          1.061     2.417    ps2_kbd/ps2/sel
    SLICE_X8Y116         LUT5 (Prop_lut5_I2_O)        0.124     2.541 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.577     3.117    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X8Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.501    18.480    ps2_kbd/ps2/CLK
    SLICE_X8Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
                         clock pessimism              0.560    19.040    
                         clock uncertainty           -0.084    18.956    
    SLICE_X8Y116         FDRE (Setup_fdre_C_R)       -0.524    18.432    ps2_kbd/ps2/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         18.432    
                         arrival time                          -3.117    
  -------------------------------------------------------------------
                         slack                                 15.315    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_clk_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.679%)  route 0.122ns (39.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.563    -0.601    ps2_kbd/ps2/CLK
    SLICE_X9Y117         FDPE                                         r  ps2_kbd/ps2/ps2_clk_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  ps2_kbd/ps2/ps2_clk_s_reg/Q
                         net (fo=5, routed)           0.122    -0.338    ps2_kbd/ps2/ps2_clk_s
    SLICE_X8Y117         LUT3 (Prop_lut3_I1_O)        0.048    -0.290 r  ps2_kbd/ps2/FSM_onehot_st[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    ps2_kbd/ps2/FSM_onehot_st[3]_i_1_n_0
    SLICE_X8Y117         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.832    -0.841    ps2_kbd/ps2/CLK
    SLICE_X8Y117         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
                         clock pessimism              0.253    -0.588    
    SLICE_X8Y117         FDRE (Hold_fdre_C_D)         0.131    -0.457    ps2_kbd/ps2/FSM_onehot_st_reg[3]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_clk_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.563    -0.601    ps2_kbd/ps2/CLK
    SLICE_X9Y117         FDPE                                         r  ps2_kbd/ps2/ps2_clk_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDPE (Prop_fdpe_C_Q)         0.141    -0.460 r  ps2_kbd/ps2/ps2_clk_s_reg/Q
                         net (fo=5, routed)           0.122    -0.338    ps2_kbd/ps2/ps2_clk_s
    SLICE_X8Y117         LUT4 (Prop_lut4_I2_O)        0.045    -0.293 r  ps2_kbd/ps2/FSM_onehot_st[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    ps2_kbd/ps2/FSM_onehot_st[2]_i_1_n_0
    SLICE_X8Y117         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.832    -0.841    ps2_kbd/ps2/CLK
    SLICE_X8Y117         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[2]/C
                         clock pessimism              0.253    -0.588    
    SLICE_X8Y117         FDRE (Hold_fdre_C_D)         0.120    -0.468    ps2_kbd/ps2/FSM_onehot_st_reg[2]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_clk_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.524%)  route 0.126ns (40.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.563    -0.601    ps2_kbd/ps2/CLK
    SLICE_X9Y117         FDPE                                         r  ps2_kbd/ps2/ps2_clk_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  ps2_kbd/ps2/ps2_clk_s_reg/Q
                         net (fo=5, routed)           0.126    -0.334    ps2_kbd/ps2/ps2_clk_s
    SLICE_X8Y117         LUT4 (Prop_lut4_I1_O)        0.045    -0.289 r  ps2_kbd/ps2/FSM_onehot_st[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    ps2_kbd/ps2/FSM_onehot_st[0]_i_1_n_0
    SLICE_X8Y117         FDSE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.832    -0.841    ps2_kbd/ps2/CLK
    SLICE_X8Y117         FDSE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[0]/C
                         clock pessimism              0.253    -0.588    
    SLICE_X8Y117         FDSE (Hold_fdse_C_D)         0.121    -0.467    ps2_kbd/ps2/FSM_onehot_st_reg[0]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/hold_release_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/hold_release_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.296%)  route 0.133ns (41.704%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.565    -0.599    ps2_kbd/ps2/CLK
    SLICE_X11Y113        FDRE                                         r  ps2_kbd/ps2/hold_release_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  ps2_kbd/ps2/hold_release_reg/Q
                         net (fo=3, routed)           0.133    -0.325    ps2_kbd/ps2/hold_release
    SLICE_X11Y113        LUT4 (Prop_lut4_I0_O)        0.045    -0.280 r  ps2_kbd/ps2/hold_release_i_1/O
                         net (fo=1, routed)           0.000    -0.280    ps2_kbd/ps2/hold_release_i_1_n_0
    SLICE_X11Y113        FDRE                                         r  ps2_kbd/ps2/hold_release_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.835    -0.838    ps2_kbd/ps2/CLK
    SLICE_X11Y113        FDRE                                         r  ps2_kbd/ps2/hold_release_reg/C
                         clock pessimism              0.239    -0.599    
    SLICE_X11Y113        FDRE (Hold_fdre_C_D)         0.092    -0.507    ps2_kbd/ps2/hold_release_reg
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.738%)  route 0.181ns (49.262%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.565    -0.599    ps2_kbd/ps2/CLK
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  ps2_kbd/ps2/q_reg[7]/Q
                         net (fo=52, routed)          0.181    -0.278    ps2_kbd/ps2/p_0_in_1[6]
    SLICE_X8Y113         LUT6 (Prop_lut6_I3_O)        0.045    -0.233 r  ps2_kbd/ps2/scancode[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.233    ps2_kbd/ps2/p_0_in_0[7]
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/scancode_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.835    -0.838    ps2_kbd/ps2/CLK
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/scancode_reg[7]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X8Y113         FDRE (Hold_fdre_C_D)         0.121    -0.463    ps2_kbd/ps2/scancode_reg[7]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/hold_release_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/released_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.514%)  route 0.183ns (56.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.565    -0.599    ps2_kbd/ps2/CLK
    SLICE_X11Y113        FDRE                                         r  ps2_kbd/ps2/hold_release_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  ps2_kbd/ps2/hold_release_reg/Q
                         net (fo=3, routed)           0.183    -0.275    ps2_kbd/ps2/hold_release
    SLICE_X11Y111        FDSE                                         r  ps2_kbd/ps2/released_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.838    -0.835    ps2_kbd/ps2/CLK
    SLICE_X11Y111        FDSE                                         r  ps2_kbd/ps2/released_reg/C
                         clock pessimism              0.254    -0.581    
    SLICE_X11Y111        FDSE (Hold_fdse_C_D)         0.070    -0.511    ps2_kbd/ps2/released_reg
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.009%)  route 0.172ns (54.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.565    -0.599    ps2_kbd/ps2/CLK
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  ps2_kbd/ps2/q_reg[10]/Q
                         net (fo=1, routed)           0.172    -0.286    ps2_kbd/ps2/p_9_in
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.835    -0.838    ps2_kbd/ps2/CLK
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[9]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X9Y114         FDRE (Hold_fdre_C_D)         0.072    -0.527    ps2_kbd/ps2/q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.565    -0.599    ps2_kbd/ps2/CLK
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  ps2_kbd/ps2/q_reg[9]/Q
                         net (fo=1, routed)           0.176    -0.282    ps2_kbd/ps2/q_reg_n_0_[9]
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.835    -0.838    ps2_kbd/ps2/CLK
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[8]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X9Y114         FDRE (Hold_fdre_C_D)         0.070    -0.529    ps2_kbd/ps2/q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.700%)  route 0.180ns (52.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.565    -0.599    ps2_kbd/ps2/CLK
    SLICE_X10Y114        FDRE                                         r  ps2_kbd/ps2/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  ps2_kbd/ps2/q_reg[2]/Q
                         net (fo=84, routed)          0.180    -0.255    ps2_kbd/ps2/p_0_in_1[1]
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.835    -0.838    ps2_kbd/ps2/CLK
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[1]/C
                         clock pessimism              0.275    -0.563    
    SLICE_X8Y114         FDRE (Hold_fdre_C_D)         0.059    -0.504    ps2_kbd/ps2/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.564    -0.600    ps2_kbd/ps2/CLK
    SLICE_X8Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  ps2_kbd/ps2/bit_cnt_reg[1]/Q
                         net (fo=4, routed)           0.175    -0.261    ps2_kbd/ps2/bit_cnt_reg[1]
    SLICE_X8Y116         LUT3 (Prop_lut3_I1_O)        0.043    -0.218 r  ps2_kbd/ps2/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    ps2_kbd/ps2/p_0_in[2]
    SLICE_X8Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.833    -0.840    ps2_kbd/ps2/CLK
    SLICE_X8Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/C
                         clock pessimism              0.240    -0.600    
    SLICE_X8Y116         FDRE (Hold_fdre_C_D)         0.131    -0.469    ps2_kbd/ps2/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clockmaking/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   clockmaking/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y116     ps2_kbd/ps2/bit_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y116     ps2_kbd/ps2/bit_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y116     ps2_kbd/ps2/bit_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y113    ps2_kbd/ps2/hold_extended_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y113    ps2_kbd/ps2/hold_release_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X10Y117    ps2_kbd/ps2/ps2_clk_d_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X9Y117     ps2_kbd/ps2/ps2_clk_s_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X10Y117    ps2_kbd/ps2/ps2_data_d_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y113    ps2_kbd/ps2/hold_extended_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y113    ps2_kbd/ps2/hold_release_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y114     ps2_kbd/ps2/q_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y114     ps2_kbd/ps2/q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y114    ps2_kbd/ps2/q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y114     ps2_kbd/ps2/q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y113     ps2_kbd/ps2/scancode_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y113     ps2_kbd/ps2/scancode_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y113    ps2_kbd/ps2/shift_flag_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y114    ps2_kbd/ps2/q_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y113    ps2_kbd/ps2/hold_extended_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y113    ps2_kbd/ps2/hold_release_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y114     ps2_kbd/ps2/q_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y114     ps2_kbd/ps2/q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y114    ps2_kbd/ps2/q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y114     ps2_kbd/ps2/q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y110     ps2_kbd/ps2/scancode_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y110     ps2_kbd/ps2/scancode_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y113     ps2_kbd/ps2/scancode_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y111     ps2_kbd/ps2/scancode_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockmaking/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clockmaking/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.130ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.409ns  (logic 2.730ns (50.469%)  route 2.679ns (49.531%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.672    -0.868    pg1/cdr/clk_out1
    RAMB18_X0Y40         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.586 r  pg1/cdr/addr_reg_reg/DOADO[0]
                         net (fo=1, routed)           1.330     2.916    pg1/cdr/digit_word[0]
    SLICE_X8Y100         LUT6 (Prop_lut6_I0_O)        0.124     3.040 f  pg1/cdr/rgb_reg[11]_i_3/O
                         net (fo=4, routed)           0.966     4.007    pg1/cdr/rgb_reg[11]_i_3_n_0
    SLICE_X10Y103        LUT4 (Prop_lut4_I1_O)        0.152     4.159 r  pg1/cdr/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.383     4.542    rgb_next[7]
    SLICE_X11Y103        FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.511     8.490    clk_100
    SLICE_X11Y103        FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.560     9.050    
                         clock uncertainty           -0.074     8.976    
    SLICE_X11Y103        FDRE (Setup_fdre_C_D)       -0.305     8.671    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.671    
                         arrival time                          -4.542    
  -------------------------------------------------------------------
                         slack                                  4.130    

Slack (MET) :             4.210ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.344ns  (logic 0.980ns (18.339%)  route 4.364ns (81.661%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.647    -0.893    vgc/clk_out1
    SLICE_X9Y99          FDCE                                         r  vgc/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  vgc/v_count_reg_reg[5]/Q
                         net (fo=8, routed)           1.043     0.606    vgc/Q[3]
    SLICE_X11Y100        LUT6 (Prop_lut6_I1_O)        0.124     0.730 f  vgc/char_addr_reg[6]_i_3/O
                         net (fo=23, routed)          1.098     1.828    vgc/char_addr_reg[6]_i_3_n_0
    SLICE_X9Y101         LUT5 (Prop_lut5_I0_O)        0.124     1.952 r  vgc/char_addr_reg[5]_i_3/O
                         net (fo=5, routed)           0.749     2.701    vgc/char_addr_reg[5]_i_3_n_0
    SLICE_X8Y104         LUT6 (Prop_lut6_I4_O)        0.124     2.825 r  vgc/char_addr_reg[5]_i_6/O
                         net (fo=11, routed)          0.977     3.802    pg1/cdr/rgb_reg_reg[11]
    SLICE_X9Y103         LUT5 (Prop_lut5_I3_O)        0.152     3.954 r  pg1/cdr/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.497     4.451    pg1_n_3
    SLICE_X10Y103        FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.511     8.490    clk_100
    SLICE_X10Y103        FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism              0.480     8.971    
                         clock uncertainty           -0.074     8.897    
    SLICE_X10Y103        FDRE (Setup_fdre_C_D)       -0.236     8.661    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          8.661    
                         arrival time                          -4.451    
  -------------------------------------------------------------------
                         slack                                  4.210    

Slack (MET) :             4.244ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.316ns  (logic 0.980ns (18.436%)  route 4.336ns (81.564%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.647    -0.893    vgc/clk_out1
    SLICE_X9Y99          FDCE                                         r  vgc/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  vgc/v_count_reg_reg[5]/Q
                         net (fo=8, routed)           1.043     0.606    vgc/Q[3]
    SLICE_X11Y100        LUT6 (Prop_lut6_I1_O)        0.124     0.730 f  vgc/char_addr_reg[6]_i_3/O
                         net (fo=23, routed)          1.098     1.828    vgc/char_addr_reg[6]_i_3_n_0
    SLICE_X9Y101         LUT5 (Prop_lut5_I0_O)        0.124     1.952 r  vgc/char_addr_reg[5]_i_3/O
                         net (fo=5, routed)           0.749     2.701    vgc/char_addr_reg[5]_i_3_n_0
    SLICE_X8Y104         LUT6 (Prop_lut6_I4_O)        0.124     2.825 r  vgc/char_addr_reg[5]_i_6/O
                         net (fo=11, routed)          0.975     3.800    pg1/cdr/rgb_reg_reg[11]
    SLICE_X9Y103         LUT5 (Prop_lut5_I3_O)        0.152     3.952 r  pg1/cdr/rgb_reg1[6]_i_1/O
                         net (fo=1, routed)           0.471     4.423    pg1_n_0
    SLICE_X10Y103        FDRE                                         r  rgb_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.511     8.490    clk_100
    SLICE_X10Y103        FDRE                                         r  rgb_reg1_reg[6]/C
                         clock pessimism              0.480     8.971    
                         clock uncertainty           -0.074     8.897    
    SLICE_X10Y103        FDRE (Setup_fdre_C_D)       -0.230     8.667    rgb_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -4.423    
  -------------------------------------------------------------------
                         slack                                  4.244    

Slack (MET) :             4.628ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.944ns  (logic 2.726ns (55.141%)  route 2.218ns (44.859%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.673    -0.867    pg1/cdr/clk_out1
    RAMB18_X0Y40         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     1.587 r  pg1/cdr/addr_reg_reg/DOBDO[4]
                         net (fo=1, routed)           0.867     2.454    pg1/cdr/pg2/digit_word[4]
    SLICE_X8Y101         LUT6 (Prop_lut6_I0_O)        0.124     2.578 f  pg1/cdr/rgb_reg1[11]_i_2/O
                         net (fo=4, routed)           1.007     3.586    pg1/cdr/rgb_reg1[11]_i_2_n_0
    SLICE_X10Y103        LUT4 (Prop_lut4_I1_O)        0.148     3.734 r  pg1/cdr/rgb_reg1[7]_i_1/O
                         net (fo=1, routed)           0.343     4.077    rgb_next1[7]
    SLICE_X11Y103        FDRE                                         r  rgb_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.511     8.490    clk_100
    SLICE_X11Y103        FDRE                                         r  rgb_reg1_reg[7]/C
                         clock pessimism              0.560     9.050    
                         clock uncertainty           -0.074     8.976    
    SLICE_X11Y103        FDRE (Setup_fdre_C_D)       -0.271     8.705    rgb_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          8.705    
                         arrival time                          -4.077    
  -------------------------------------------------------------------
                         slack                                  4.628    

Slack (MET) :             4.926ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.999ns  (logic 2.702ns (54.056%)  route 2.297ns (45.944%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.672    -0.868    pg1/cdr/clk_out1
    RAMB18_X0Y40         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.586 f  pg1/cdr/addr_reg_reg/DOADO[0]
                         net (fo=1, routed)           1.330     2.916    pg1/cdr/digit_word[0]
    SLICE_X8Y100         LUT6 (Prop_lut6_I0_O)        0.124     3.040 r  pg1/cdr/rgb_reg[11]_i_3/O
                         net (fo=4, routed)           0.966     4.007    pg1/cdr/rgb_reg[11]_i_3_n_0
    SLICE_X10Y103        LUT4 (Prop_lut4_I2_O)        0.124     4.131 r  pg1/cdr/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     4.131    pg1_n_7
    SLICE_X10Y103        FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.511     8.490    clk_100
    SLICE_X10Y103        FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.560     9.050    
                         clock uncertainty           -0.074     8.976    
    SLICE_X10Y103        FDRE (Setup_fdre_C_D)        0.081     9.057    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          9.057    
                         arrival time                          -4.131    
  -------------------------------------------------------------------
                         slack                                  4.926    

Slack (MET) :             4.999ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.817ns  (logic 0.952ns (19.763%)  route 3.865ns (80.237%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.647    -0.893    vgc/clk_out1
    SLICE_X9Y99          FDCE                                         r  vgc/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.456    -0.437 f  vgc/v_count_reg_reg[5]/Q
                         net (fo=8, routed)           1.043     0.606    vgc/Q[3]
    SLICE_X11Y100        LUT6 (Prop_lut6_I1_O)        0.124     0.730 r  vgc/char_addr_reg[6]_i_3/O
                         net (fo=23, routed)          1.098     1.828    vgc/char_addr_reg[6]_i_3_n_0
    SLICE_X9Y101         LUT5 (Prop_lut5_I0_O)        0.124     1.952 f  vgc/char_addr_reg[5]_i_3/O
                         net (fo=5, routed)           0.749     2.701    vgc/char_addr_reg[5]_i_3_n_0
    SLICE_X8Y104         LUT6 (Prop_lut6_I4_O)        0.124     2.825 f  vgc/char_addr_reg[5]_i_6/O
                         net (fo=11, routed)          0.975     3.800    pg1/cdr/rgb_reg_reg[11]
    SLICE_X9Y103         LUT5 (Prop_lut5_I1_O)        0.124     3.924 r  pg1/cdr/rgb_reg1[11]_i_1/O
                         net (fo=1, routed)           0.000     3.924    rgb_next1[11]
    SLICE_X9Y103         FDRE                                         r  rgb_reg1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.508     8.487    clk_100
    SLICE_X9Y103         FDRE                                         r  rgb_reg1_reg[11]/C
                         clock pessimism              0.480     8.968    
                         clock uncertainty           -0.074     8.894    
    SLICE_X9Y103         FDRE (Setup_fdre_C_D)        0.029     8.923    rgb_reg1_reg[11]
  -------------------------------------------------------------------
                         required time                          8.923    
                         arrival time                          -3.924    
  -------------------------------------------------------------------
                         slack                                  4.999    

Slack (MET) :             4.999ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.819ns  (logic 0.952ns (19.755%)  route 3.867ns (80.245%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.647    -0.893    vgc/clk_out1
    SLICE_X9Y99          FDCE                                         r  vgc/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.456    -0.437 f  vgc/v_count_reg_reg[5]/Q
                         net (fo=8, routed)           1.043     0.606    vgc/Q[3]
    SLICE_X11Y100        LUT6 (Prop_lut6_I1_O)        0.124     0.730 r  vgc/char_addr_reg[6]_i_3/O
                         net (fo=23, routed)          1.098     1.828    vgc/char_addr_reg[6]_i_3_n_0
    SLICE_X9Y101         LUT5 (Prop_lut5_I0_O)        0.124     1.952 f  vgc/char_addr_reg[5]_i_3/O
                         net (fo=5, routed)           0.749     2.701    vgc/char_addr_reg[5]_i_3_n_0
    SLICE_X8Y104         LUT6 (Prop_lut6_I4_O)        0.124     2.825 f  vgc/char_addr_reg[5]_i_6/O
                         net (fo=11, routed)          0.977     3.802    pg1/cdr/rgb_reg_reg[11]
    SLICE_X9Y103         LUT5 (Prop_lut5_I1_O)        0.124     3.926 r  pg1/cdr/rgb_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     3.926    rgb_next[11]
    SLICE_X9Y103         FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.508     8.487    clk_100
    SLICE_X9Y103         FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.480     8.968    
                         clock uncertainty           -0.074     8.894    
    SLICE_X9Y103         FDRE (Setup_fdre_C_D)        0.031     8.925    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          8.925    
                         arrival time                          -3.926    
  -------------------------------------------------------------------
                         slack                                  4.999    

Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.576ns  (logic 2.702ns (59.045%)  route 1.874ns (40.955%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.673    -0.867    pg1/cdr/clk_out1
    RAMB18_X0Y40         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     1.587 f  pg1/cdr/addr_reg_reg/DOBDO[4]
                         net (fo=1, routed)           0.867     2.454    pg1/cdr/pg2/digit_word[4]
    SLICE_X8Y101         LUT6 (Prop_lut6_I0_O)        0.124     2.578 r  pg1/cdr/rgb_reg1[11]_i_2/O
                         net (fo=4, routed)           1.007     3.586    pg1/cdr/rgb_reg1[11]_i_2_n_0
    SLICE_X10Y103        LUT4 (Prop_lut4_I2_O)        0.124     3.710 r  pg1/cdr/rgb_reg1[10]_i_2/O
                         net (fo=1, routed)           0.000     3.710    pg1_n_6
    SLICE_X10Y103        FDRE                                         r  rgb_reg1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.511     8.490    clk_100
    SLICE_X10Y103        FDRE                                         r  rgb_reg1_reg[10]/C
                         clock pessimism              0.560     9.050    
                         clock uncertainty           -0.074     8.976    
    SLICE_X10Y103        FDRE (Setup_fdre_C_D)        0.077     9.053    rgb_reg1_reg[10]
  -------------------------------------------------------------------
                         required time                          9.053    
                         arrival time                          -3.710    
  -------------------------------------------------------------------
                         slack                                  5.344    

Slack (MET) :             6.101ns  (required time - arrival time)
  Source:                 clock_and_calendar/bin_clk/ctr_1Hz_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/ctr_1Hz_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 0.828ns (21.580%)  route 3.009ns (78.420%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.702    -0.838    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y115         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  clock_and_calendar/bin_clk/ctr_1Hz_reg[30]/Q
                         net (fo=2, routed)           0.832     0.450    clock_and_calendar/bin_clk/ctr_1Hz[30]
    SLICE_X2Y114         LUT4 (Prop_lut4_I1_O)        0.124     0.574 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8/O
                         net (fo=1, routed)           0.670     1.244    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8_n_0
    SLICE_X2Y114         LUT5 (Prop_lut5_I4_O)        0.124     1.368 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4/O
                         net (fo=32, routed)          1.506     2.875    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4_n_0
    SLICE_X0Y110         LUT5 (Prop_lut5_I2_O)        0.124     2.999 r  clock_and_calendar/bin_clk/ctr_1Hz[4]_i_1/O
                         net (fo=1, routed)           0.000     2.999    clock_and_calendar/bin_clk/ctr_1Hz_1[4]
    SLICE_X0Y110         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.587     8.566    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y110         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[4]/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.068    
    SLICE_X0Y110         FDCE (Setup_fdce_C_D)        0.032     9.100    clock_and_calendar/bin_clk/ctr_1Hz_reg[4]
  -------------------------------------------------------------------
                         required time                          9.100    
                         arrival time                          -2.999    
  -------------------------------------------------------------------
                         slack                                  6.101    

Slack (MET) :             6.102ns  (required time - arrival time)
  Source:                 clock_and_calendar/bin_clk/ctr_1Hz_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/ctr_1Hz_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.828ns (21.587%)  route 3.008ns (78.413%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.702    -0.838    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y115         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  clock_and_calendar/bin_clk/ctr_1Hz_reg[30]/Q
                         net (fo=2, routed)           0.832     0.450    clock_and_calendar/bin_clk/ctr_1Hz[30]
    SLICE_X2Y114         LUT4 (Prop_lut4_I1_O)        0.124     0.574 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8/O
                         net (fo=1, routed)           0.670     1.244    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8_n_0
    SLICE_X2Y114         LUT5 (Prop_lut5_I4_O)        0.124     1.368 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4/O
                         net (fo=32, routed)          1.505     2.874    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4_n_0
    SLICE_X0Y110         LUT5 (Prop_lut5_I2_O)        0.124     2.998 r  clock_and_calendar/bin_clk/ctr_1Hz[3]_i_1/O
                         net (fo=1, routed)           0.000     2.998    clock_and_calendar/bin_clk/ctr_1Hz_1[3]
    SLICE_X0Y110         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.587     8.566    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y110         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[3]/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.068    
    SLICE_X0Y110         FDCE (Setup_fdce_C_D)        0.031     9.099    clock_and_calendar/bin_clk/ctr_1Hz_reg[3]
  -------------------------------------------------------------------
                         required time                          9.099    
                         arrival time                          -2.998    
  -------------------------------------------------------------------
                         slack                                  6.102    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/b_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/c_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.599    -0.565    clock_and_calendar/bin_clk/clk_out1
    SLICE_X3Y100         FDRE                                         r  clock_and_calendar/bin_clk/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  clock_and_calendar/bin_clk/b_reg/Q
                         net (fo=1, routed)           0.170    -0.254    clock_and_calendar/bin_clk/b_reg_n_0
    SLICE_X2Y100         FDRE                                         r  clock_and_calendar/bin_clk/c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.872    -0.801    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y100         FDRE                                         r  clock_and_calendar/bin_clk/c_reg/C
                         clock pessimism              0.249    -0.552    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.059    -0.493    clock_and_calendar/bin_clk/c_reg
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/e_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.604    -0.560    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y96          FDRE                                         r  clock_and_calendar/bin_clk/d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  clock_and_calendar/bin_clk/d_reg/Q
                         net (fo=1, routed)           0.172    -0.247    clock_and_calendar/bin_clk/d_reg_n_0
    SLICE_X0Y96          FDRE                                         r  clock_and_calendar/bin_clk/e_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.877    -0.796    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y96          FDRE                                         r  clock_and_calendar/bin_clk/e_reg/C
                         clock pessimism              0.236    -0.560    
    SLICE_X0Y96          FDRE (Hold_fdre_C_D)         0.070    -0.490    clock_and_calendar/bin_clk/e_reg
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 vgc/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgc/v_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.227ns (63.774%)  route 0.129ns (36.226%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.570    -0.594    vgc/clk_out1
    SLICE_X11Y101        FDCE                                         r  vgc/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDCE (Prop_fdce_C_Q)         0.128    -0.466 r  vgc/v_count_reg_reg[0]/Q
                         net (fo=11, routed)          0.129    -0.337    vgc/w_y[0]
    SLICE_X11Y101        LUT6 (Prop_lut6_I5_O)        0.099    -0.238 r  vgc/v_sync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.238    vgc/v_sync_next
    SLICE_X11Y101        FDCE                                         r  vgc/v_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.841    -0.832    vgc/clk_out1
    SLICE_X11Y101        FDCE                                         r  vgc/v_sync_reg_reg/C
                         clock pessimism              0.238    -0.594    
    SLICE_X11Y101        FDCE (Hold_fdce_C_D)         0.091    -0.503    vgc/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/g_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/h_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.599    -0.565    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y100         FDRE                                         r  clock_and_calendar/bin_clk/g_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  clock_and_calendar/bin_clk/g_reg/Q
                         net (fo=1, routed)           0.170    -0.231    clock_and_calendar/bin_clk/g_reg_n_0
    SLICE_X2Y100         FDRE                                         r  clock_and_calendar/bin_clk/h_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.872    -0.801    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y100         FDRE                                         r  clock_and_calendar/bin_clk/h_reg/C
                         clock pessimism              0.236    -0.565    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.063    -0.502    clock_and_calendar/bin_clk/h_reg
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/a_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.141ns (22.885%)  route 0.475ns (77.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.604    -0.560    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y96          FDRE                                         r  clock_and_calendar/bin_clk/a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  clock_and_calendar/bin_clk/a_reg/Q
                         net (fo=1, routed)           0.475     0.056    clock_and_calendar/bin_clk/a_reg_n_0
    SLICE_X3Y100         FDRE                                         r  clock_and_calendar/bin_clk/b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.872    -0.801    clock_and_calendar/bin_clk/clk_out1
    SLICE_X3Y100         FDRE                                         r  clock_and_calendar/bin_clk/b_reg/C
                         clock pessimism              0.509    -0.292    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.070    -0.222    clock_and_calendar/bin_clk/b_reg
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/r_1Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/r_1Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.209ns (50.601%)  route 0.204ns (49.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.596    -0.568    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y110         FDRE                                         r  clock_and_calendar/bin_clk/r_1Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  clock_and_calendar/bin_clk/r_1Hz_reg/Q
                         net (fo=19, routed)          0.204    -0.200    clock_and_calendar/bin_clk/CLK
    SLICE_X2Y110         LUT6 (Prop_lut6_I5_O)        0.045    -0.155 r  clock_and_calendar/bin_clk/r_1Hz_i_1/O
                         net (fo=1, routed)           0.000    -0.155    clock_and_calendar/bin_clk/r_1Hz_i_1_n_0
    SLICE_X2Y110         FDRE                                         r  clock_and_calendar/bin_clk/r_1Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.869    -0.804    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y110         FDRE                                         r  clock_and_calendar/bin_clk/r_1Hz_reg/C
                         clock pessimism              0.236    -0.568    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.120    -0.448    clock_and_calendar/bin_clk/r_1Hz_reg
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/h_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.563%)  route 0.204ns (55.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.599    -0.565    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y100         FDRE                                         r  clock_and_calendar/bin_clk/h_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  clock_and_calendar/bin_clk/h_reg/Q
                         net (fo=1, routed)           0.204    -0.197    clock_and_calendar/bin_clk/h_reg_n_0
    SLICE_X2Y100         FDRE                                         r  clock_and_calendar/bin_clk/i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.872    -0.801    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y100         FDRE                                         r  clock_and_calendar/bin_clk/i_reg/C
                         clock pessimism              0.236    -0.565    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.063    -0.502    clock_and_calendar/bin_clk/i_reg
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 vgc/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgc/h_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.209ns (44.524%)  route 0.260ns (55.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.570    -0.594    vgc/clk_out1
    SLICE_X10Y102        FDCE                                         r  vgc/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDCE (Prop_fdce_C_Q)         0.164    -0.430 f  vgc/h_count_reg_reg[8]/Q
                         net (fo=21, routed)          0.260    -0.170    vgc/w_x[8]
    SLICE_X8Y104         LUT6 (Prop_lut6_I0_O)        0.045    -0.125 r  vgc/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.125    vgc/h_sync_next
    SLICE_X8Y104         FDCE                                         r  vgc/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.840    -0.833    vgc/clk_out1
    SLICE_X8Y104         FDCE                                         r  vgc/h_sync_reg_reg/C
                         clock pessimism              0.275    -0.558    
    SLICE_X8Y104         FDCE (Hold_fdce_C_D)         0.121    -0.437    vgc/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 start/gamestart_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start/gamestart_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.209ns (47.022%)  route 0.235ns (52.978%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.567    -0.597    start/clk_out1
    SLICE_X10Y110        FDRE                                         r  start/gamestart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y110        FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  start/gamestart_reg/Q
                         net (fo=5, routed)           0.235    -0.198    key_decoder/gamestart
    SLICE_X10Y110        LUT4 (Prop_lut4_I0_O)        0.045    -0.153 r  key_decoder/gamestart_i_1/O
                         net (fo=1, routed)           0.000    -0.153    start/gamestart_reg_0
    SLICE_X10Y110        FDRE                                         r  start/gamestart_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.838    -0.835    start/clk_out1
    SLICE_X10Y110        FDRE                                         r  start/gamestart_reg/C
                         clock pessimism              0.238    -0.597    
    SLICE_X10Y110        FDRE (Hold_fdre_C_D)         0.121    -0.476    start/gamestart_reg
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.209%)  route 0.255ns (57.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.596    -0.568    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y111         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.141    -0.427 f  clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/Q
                         net (fo=3, routed)           0.255    -0.173    clock_and_calendar/bin_clk/ctr_1Hz[0]
    SLICE_X0Y111         LUT1 (Prop_lut1_I0_O)        0.045    -0.128 r  clock_and_calendar/bin_clk/ctr_1Hz[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.128    clock_and_calendar/bin_clk/ctr_1Hz_1[0]
    SLICE_X0Y111         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.869    -0.804    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y111         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X0Y111         FDCE (Hold_fdce_C_D)         0.092    -0.476    clock_and_calendar/bin_clk/ctr_1Hz_reg[0]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.349    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockmaking/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y40     pg1/cdr/addr_reg_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y40     pg1/cdr/addr_reg_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clockmaking/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y96      clock_and_calendar/bin_clk/a_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y100     clock_and_calendar/bin_clk/b_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y100     clock_and_calendar/bin_clk/c_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y115     clock_and_calendar/bin_clk/ctr_1Hz_reg[31]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y110     clock_and_calendar/bin_clk/ctr_1Hz_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y110     clock_and_calendar/bin_clk/ctr_1Hz_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y96      clock_and_calendar/bin_clk/a_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y110     clock_and_calendar/bin_clk/ctr_1Hz_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y110     clock_and_calendar/bin_clk/ctr_1Hz_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y111     clock_and_calendar/bin_clk/ctr_1Hz_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y111     clock_and_calendar/bin_clk/ctr_1Hz_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y111     clock_and_calendar/bin_clk/ctr_1Hz_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y111     clock_and_calendar/bin_clk/ctr_1Hz_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y112     clock_and_calendar/bin_clk/ctr_1Hz_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y96      clock_and_calendar/bin_clk/d_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y96      clock_and_calendar/bin_clk/e_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y115     clock_and_calendar/bin_clk/ctr_1Hz_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y103     rgb_reg1_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y103     rgb_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y104     vgc/h_count_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y104     vgc/h_count_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y104     vgc/h_count_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y102    vgc/h_count_reg_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y102    vgc/h_count_reg_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y104     vgc/h_sync_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y103     vgc/r_25MHz_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       13.732ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.732ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.239ns  (logic 1.014ns (16.254%)  route 5.225ns (83.746%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518    -0.397 f  ps2_kbd/ps2/q_reg[5]/Q
                         net (fo=75, routed)          2.752     2.355    ps2_kbd/ps2/p_0_in_1[4]
    SLICE_X9Y112         LUT2 (Prop_lut2_I1_O)        0.124     2.479 r  ps2_kbd/ps2/scancode[1]_i_14/O
                         net (fo=1, routed)           0.812     3.291    ps2_kbd/ps2/scancode[1]_i_14_n_0
    SLICE_X9Y113         LUT6 (Prop_lut6_I3_O)        0.124     3.415 r  ps2_kbd/ps2/scancode[1]_i_8/O
                         net (fo=1, routed)           0.638     4.053    ps2_kbd/ps2/scancode[1]_i_8_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I4_O)        0.124     4.177 r  ps2_kbd/ps2/scancode[1]_i_3/O
                         net (fo=1, routed)           1.022     5.199    ps2_kbd/ps2/scancode[1]_i_3_n_0
    SLICE_X8Y113         LUT6 (Prop_lut6_I1_O)        0.124     5.323 r  ps2_kbd/ps2/scancode[1]_i_1/O
                         net (fo=1, routed)           0.000     5.323    ps2_kbd/ps2/p_0_in_0[1]
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/scancode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.503    18.482    ps2_kbd/ps2/CLK
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/scancode_reg[1]/C
                         clock pessimism              0.578    19.060    
                         clock uncertainty           -0.082    18.978    
    SLICE_X8Y113         FDRE (Setup_fdre_C_D)        0.077    19.055    ps2_kbd/ps2/scancode_reg[1]
  -------------------------------------------------------------------
                         required time                         19.055    
                         arrival time                          -5.323    
  -------------------------------------------------------------------
                         slack                                 13.732    

Slack (MET) :             14.096ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.876ns  (logic 1.014ns (17.256%)  route 4.862ns (82.744%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518    -0.397 r  ps2_kbd/ps2/q_reg[5]/Q
                         net (fo=75, routed)          2.350     1.953    ps2_kbd/ps2/p_0_in_1[4]
    SLICE_X11Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.077 f  ps2_kbd/ps2/scancode[5]_i_25/O
                         net (fo=1, routed)           0.867     2.945    ps2_kbd/ps2/scancode[5]_i_25_n_0
    SLICE_X10Y110        LUT6 (Prop_lut6_I0_O)        0.124     3.069 f  ps2_kbd/ps2/scancode[5]_i_16/O
                         net (fo=1, routed)           0.821     3.890    ps2_kbd/ps2/scancode[5]_i_16_n_0
    SLICE_X9Y109         LUT6 (Prop_lut6_I5_O)        0.124     4.014 r  ps2_kbd/ps2/scancode[5]_i_4/O
                         net (fo=1, routed)           0.823     4.837    ps2_kbd/ps2/scancode[5]_i_4_n_0
    SLICE_X8Y111         LUT6 (Prop_lut6_I2_O)        0.124     4.961 r  ps2_kbd/ps2/scancode[5]_i_1/O
                         net (fo=1, routed)           0.000     4.961    ps2_kbd/ps2/p_0_in_0[5]
    SLICE_X8Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.505    18.484    ps2_kbd/ps2/CLK
    SLICE_X8Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[5]/C
                         clock pessimism              0.578    19.062    
                         clock uncertainty           -0.082    18.980    
    SLICE_X8Y111         FDRE (Setup_fdre_C_D)        0.077    19.057    ps2_kbd/ps2/scancode_reg[5]
  -------------------------------------------------------------------
                         required time                         19.057    
                         arrival time                          -4.961    
  -------------------------------------------------------------------
                         slack                                 14.096    

Slack (MET) :             14.138ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.884ns  (logic 1.332ns (22.638%)  route 4.552ns (77.362%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 18.564 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518    -0.397 r  ps2_kbd/ps2/q_reg[1]/Q
                         net (fo=81, routed)          2.862     2.465    ps2_kbd/ps2/p_0_in_1[0]
    SLICE_X6Y109         LUT3 (Prop_lut3_I1_O)        0.150     2.615 r  ps2_kbd/ps2/scancode[3]_i_19/O
                         net (fo=1, routed)           0.881     3.497    ps2_kbd/ps2/scancode[3]_i_19_n_0
    SLICE_X6Y109         LUT6 (Prop_lut6_I3_O)        0.328     3.825 f  ps2_kbd/ps2/scancode[3]_i_7/O
                         net (fo=1, routed)           0.808     4.633    ps2_kbd/ps2/scancode[3]_i_7_n_0
    SLICE_X7Y110         LUT6 (Prop_lut6_I3_O)        0.124     4.757 r  ps2_kbd/ps2/scancode[3]_i_2/O
                         net (fo=1, routed)           0.000     4.757    ps2_kbd/ps2/scancode[3]_i_2_n_0
    SLICE_X7Y110         MUXF7 (Prop_muxf7_I0_O)      0.212     4.969 r  ps2_kbd/ps2/scancode_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     4.969    ps2_kbd/ps2/p_0_in_0[3]
    SLICE_X7Y110         FDRE                                         r  ps2_kbd/ps2/scancode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.585    18.564    ps2_kbd/ps2/CLK
    SLICE_X7Y110         FDRE                                         r  ps2_kbd/ps2/scancode_reg[3]/C
                         clock pessimism              0.560    19.124    
                         clock uncertainty           -0.082    19.042    
    SLICE_X7Y110         FDRE (Setup_fdre_C_D)        0.064    19.106    ps2_kbd/ps2/scancode_reg[3]
  -------------------------------------------------------------------
                         required time                         19.106    
                         arrival time                          -4.969    
  -------------------------------------------------------------------
                         slack                                 14.138    

Slack (MET) :             14.248ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.738ns  (logic 1.123ns (19.572%)  route 4.615ns (80.428%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518    -0.397 r  ps2_kbd/ps2/q_reg[1]/Q
                         net (fo=81, routed)          3.039     2.642    ps2_kbd/ps2/p_0_in_1[0]
    SLICE_X7Y109         LUT6 (Prop_lut6_I1_O)        0.124     2.766 f  ps2_kbd/ps2/scancode[0]_i_6/O
                         net (fo=1, routed)           0.937     3.703    ps2_kbd/ps2/scancode[0]_i_6_n_0
    SLICE_X7Y110         LUT5 (Prop_lut5_I0_O)        0.154     3.857 r  ps2_kbd/ps2/scancode[0]_i_2/O
                         net (fo=1, routed)           0.639     4.496    ps2_kbd/ps2/scancode[0]_i_2_n_0
    SLICE_X7Y111         LUT6 (Prop_lut6_I0_O)        0.327     4.823 r  ps2_kbd/ps2/scancode[0]_i_1/O
                         net (fo=1, routed)           0.000     4.823    ps2_kbd/ps2/p_0_in_0[0]
    SLICE_X7Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.584    18.563    ps2_kbd/ps2/CLK
    SLICE_X7Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[0]/C
                         clock pessimism              0.560    19.123    
                         clock uncertainty           -0.082    19.041    
    SLICE_X7Y111         FDRE (Setup_fdre_C_D)        0.029    19.070    ps2_kbd/ps2/scancode_reg[0]
  -------------------------------------------------------------------
                         required time                         19.070    
                         arrival time                          -4.823    
  -------------------------------------------------------------------
                         slack                                 14.248    

Slack (MET) :             14.508ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.467ns  (logic 0.890ns (16.280%)  route 4.577ns (83.720%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518    -0.397 r  ps2_kbd/ps2/q_reg[1]/Q
                         net (fo=81, routed)          2.527     2.130    ps2_kbd/ps2/p_0_in_1[0]
    SLICE_X6Y111         LUT6 (Prop_lut6_I0_O)        0.124     2.254 f  ps2_kbd/ps2/scancode[4]_i_12/O
                         net (fo=1, routed)           1.037     3.291    ps2_kbd/ps2/scancode[4]_i_12_n_0
    SLICE_X8Y112         LUT5 (Prop_lut5_I4_O)        0.124     3.415 f  ps2_kbd/ps2/scancode[4]_i_3/O
                         net (fo=1, routed)           1.013     4.428    ps2_kbd/ps2/scancode[4]_i_3_n_0
    SLICE_X8Y113         LUT6 (Prop_lut6_I3_O)        0.124     4.552 r  ps2_kbd/ps2/scancode[4]_i_1/O
                         net (fo=1, routed)           0.000     4.552    ps2_kbd/ps2/p_0_in_0[4]
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/scancode_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.503    18.482    ps2_kbd/ps2/CLK
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/scancode_reg[4]/C
                         clock pessimism              0.578    19.060    
                         clock uncertainty           -0.082    18.978    
    SLICE_X8Y113         FDRE (Setup_fdre_C_D)        0.081    19.059    ps2_kbd/ps2/scancode_reg[4]
  -------------------------------------------------------------------
                         required time                         19.059    
                         arrival time                          -4.552    
  -------------------------------------------------------------------
                         slack                                 14.508    

Slack (MET) :             14.913ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 0.952ns (18.994%)  route 4.060ns (81.006%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  ps2_kbd/ps2/q_reg[7]/Q
                         net (fo=52, routed)          2.286     1.827    ps2_kbd/ps2/p_0_in_1[6]
    SLICE_X4Y111         LUT6 (Prop_lut6_I3_O)        0.124     1.951 f  ps2_kbd/ps2/scancode[2]_i_17/O
                         net (fo=1, routed)           0.674     2.625    ps2_kbd/ps2/scancode[2]_i_17_n_0
    SLICE_X4Y111         LUT6 (Prop_lut6_I2_O)        0.124     2.749 r  ps2_kbd/ps2/scancode[2]_i_12/O
                         net (fo=1, routed)           0.570     3.319    ps2_kbd/ps2/scancode[2]_i_12_n_0
    SLICE_X5Y111         LUT6 (Prop_lut6_I0_O)        0.124     3.443 r  ps2_kbd/ps2/scancode[2]_i_4/O
                         net (fo=1, routed)           0.530     3.973    ps2_kbd/ps2/scancode[2]_i_4_n_0
    SLICE_X9Y110         LUT6 (Prop_lut6_I5_O)        0.124     4.097 r  ps2_kbd/ps2/scancode[2]_i_1/O
                         net (fo=1, routed)           0.000     4.097    ps2_kbd/ps2/p_0_in_0[2]
    SLICE_X9Y110         FDRE                                         r  ps2_kbd/ps2/scancode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.506    18.485    ps2_kbd/ps2/CLK
    SLICE_X9Y110         FDRE                                         r  ps2_kbd/ps2/scancode_reg[2]/C
                         clock pessimism              0.578    19.063    
                         clock uncertainty           -0.082    18.981    
    SLICE_X9Y110         FDRE (Setup_fdre_C_D)        0.029    19.010    ps2_kbd/ps2/scancode_reg[2]
  -------------------------------------------------------------------
                         required time                         19.010    
                         arrival time                          -4.097    
  -------------------------------------------------------------------
                         slack                                 14.913    

Slack (MET) :             15.087ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 1.332ns (27.005%)  route 3.600ns (72.995%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 18.562 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518    -0.397 r  ps2_kbd/ps2/q_reg[1]/Q
                         net (fo=81, routed)          2.036     1.639    ps2_kbd/ps2/p_0_in_1[0]
    SLICE_X9Y111         LUT5 (Prop_lut5_I1_O)        0.152     1.791 r  ps2_kbd/ps2/scancode[7]_i_13/O
                         net (fo=3, routed)           0.703     2.494    ps2_kbd/ps2/scancode[7]_i_13_n_0
    SLICE_X8Y111         LUT6 (Prop_lut6_I1_O)        0.326     2.820 r  ps2_kbd/ps2/scancode[6]_i_6/O
                         net (fo=1, routed)           0.862     3.681    ps2_kbd/ps2/scancode[6]_i_6_n_0
    SLICE_X7Y112         LUT6 (Prop_lut6_I5_O)        0.124     3.805 r  ps2_kbd/ps2/scancode[6]_i_2/O
                         net (fo=1, routed)           0.000     3.805    ps2_kbd/ps2/scancode[6]_i_2_n_0
    SLICE_X7Y112         MUXF7 (Prop_muxf7_I0_O)      0.212     4.017 r  ps2_kbd/ps2/scancode_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     4.017    ps2_kbd/ps2/p_0_in_0[6]
    SLICE_X7Y112         FDRE                                         r  ps2_kbd/ps2/scancode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.583    18.562    ps2_kbd/ps2/CLK
    SLICE_X7Y112         FDRE                                         r  ps2_kbd/ps2/scancode_reg[6]/C
                         clock pessimism              0.560    19.122    
                         clock uncertainty           -0.082    19.040    
    SLICE_X7Y112         FDRE (Setup_fdre_C_D)        0.064    19.104    ps2_kbd/ps2/scancode_reg[6]
  -------------------------------------------------------------------
                         required time                         19.104    
                         arrival time                          -4.017    
  -------------------------------------------------------------------
                         slack                                 15.087    

Slack (MET) :             15.243ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 0.890ns (18.820%)  route 3.839ns (81.180%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518    -0.397 r  ps2_kbd/ps2/q_reg[3]/Q
                         net (fo=83, routed)          2.652     2.255    ps2_kbd/ps2/p_0_in_1[2]
    SLICE_X5Y113         LUT6 (Prop_lut6_I5_O)        0.124     2.379 r  ps2_kbd/ps2/scancode[7]_i_9/O
                         net (fo=1, routed)           0.151     2.530    ps2_kbd/ps2/scancode[7]_i_9_n_0
    SLICE_X5Y113         LUT6 (Prop_lut6_I0_O)        0.124     2.654 r  ps2_kbd/ps2/scancode[7]_i_6/O
                         net (fo=1, routed)           1.036     3.690    ps2_kbd/ps2/scancode[7]_i_6_n_0
    SLICE_X8Y113         LUT6 (Prop_lut6_I2_O)        0.124     3.814 r  ps2_kbd/ps2/scancode[7]_i_2/O
                         net (fo=1, routed)           0.000     3.814    ps2_kbd/ps2/p_0_in_0[7]
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/scancode_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.503    18.482    ps2_kbd/ps2/CLK
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/scancode_reg[7]/C
                         clock pessimism              0.578    19.060    
                         clock uncertainty           -0.082    18.978    
    SLICE_X8Y113         FDRE (Setup_fdre_C_D)        0.079    19.057    ps2_kbd/ps2/scancode_reg[7]
  -------------------------------------------------------------------
                         required time                         19.057    
                         arrival time                          -3.814    
  -------------------------------------------------------------------
                         slack                                 15.243    

Slack (MET) :             15.315ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.436ns  (logic 0.938ns (21.147%)  route 3.498ns (78.853%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 18.562 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         FDRE (Prop_fdre_C_Q)         0.456    -0.459 f  ps2_kbd/ps2/q_reg[8]/Q
                         net (fo=32, routed)          1.463     1.004    ps2_kbd/ps2/p_0_in_1[7]
    SLICE_X9Y111         LUT2 (Prop_lut2_I0_O)        0.150     1.154 f  ps2_kbd/ps2/scancode[7]_i_5/O
                         net (fo=2, routed)           0.656     1.810    ps2_kbd/ps2/scancode[7]_i_5_n_0
    SLICE_X9Y112         LUT6 (Prop_lut6_I5_O)        0.332     2.142 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=12, routed)          1.378     3.521    ps2_kbd/ps2/output_strobe
    SLICE_X7Y112         FDRE                                         r  ps2_kbd/ps2/scancode_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.583    18.562    ps2_kbd/ps2/CLK
    SLICE_X7Y112         FDRE                                         r  ps2_kbd/ps2/scancode_reg[6]/C
                         clock pessimism              0.560    19.122    
                         clock uncertainty           -0.082    19.040    
    SLICE_X7Y112         FDRE (Setup_fdre_C_CE)      -0.205    18.835    ps2_kbd/ps2/scancode_reg[6]
  -------------------------------------------------------------------
                         required time                         18.835    
                         arrival time                          -3.521    
  -------------------------------------------------------------------
                         slack                                 15.315    

Slack (MET) :             15.317ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/timer_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 0.828ns (20.908%)  route 3.132ns (79.092%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.697    -0.843    ps2_kbd/ps2/CLK
    SLICE_X7Y118         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y118         FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  ps2_kbd/ps2/timer_cnt_reg[11]/Q
                         net (fo=2, routed)           0.834     0.446    ps2_kbd/ps2/timer_cnt_reg[11]
    SLICE_X6Y116         LUT4 (Prop_lut4_I0_O)        0.124     0.570 f  ps2_kbd/ps2/timer_cnt[0]_i_5/O
                         net (fo=1, routed)           0.661     1.232    ps2_kbd/ps2/timer_cnt[0]_i_5_n_0
    SLICE_X6Y117         LUT5 (Prop_lut5_I1_O)        0.124     1.356 f  ps2_kbd/ps2/timer_cnt[0]_i_2/O
                         net (fo=14, routed)          1.061     2.417    ps2_kbd/ps2/sel
    SLICE_X8Y116         LUT5 (Prop_lut5_I2_O)        0.124     2.541 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.577     3.117    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X8Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.501    18.480    ps2_kbd/ps2/CLK
    SLICE_X8Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
                         clock pessimism              0.560    19.040    
                         clock uncertainty           -0.082    18.958    
    SLICE_X8Y116         FDRE (Setup_fdre_C_R)       -0.524    18.434    ps2_kbd/ps2/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         18.434    
                         arrival time                          -3.117    
  -------------------------------------------------------------------
                         slack                                 15.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_clk_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.679%)  route 0.122ns (39.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.563    -0.601    ps2_kbd/ps2/CLK
    SLICE_X9Y117         FDPE                                         r  ps2_kbd/ps2/ps2_clk_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  ps2_kbd/ps2/ps2_clk_s_reg/Q
                         net (fo=5, routed)           0.122    -0.338    ps2_kbd/ps2/ps2_clk_s
    SLICE_X8Y117         LUT3 (Prop_lut3_I1_O)        0.048    -0.290 r  ps2_kbd/ps2/FSM_onehot_st[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    ps2_kbd/ps2/FSM_onehot_st[3]_i_1_n_0
    SLICE_X8Y117         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.832    -0.841    ps2_kbd/ps2/CLK
    SLICE_X8Y117         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
                         clock pessimism              0.253    -0.588    
    SLICE_X8Y117         FDRE (Hold_fdre_C_D)         0.131    -0.457    ps2_kbd/ps2/FSM_onehot_st_reg[3]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_clk_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.563    -0.601    ps2_kbd/ps2/CLK
    SLICE_X9Y117         FDPE                                         r  ps2_kbd/ps2/ps2_clk_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDPE (Prop_fdpe_C_Q)         0.141    -0.460 r  ps2_kbd/ps2/ps2_clk_s_reg/Q
                         net (fo=5, routed)           0.122    -0.338    ps2_kbd/ps2/ps2_clk_s
    SLICE_X8Y117         LUT4 (Prop_lut4_I2_O)        0.045    -0.293 r  ps2_kbd/ps2/FSM_onehot_st[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    ps2_kbd/ps2/FSM_onehot_st[2]_i_1_n_0
    SLICE_X8Y117         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.832    -0.841    ps2_kbd/ps2/CLK
    SLICE_X8Y117         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[2]/C
                         clock pessimism              0.253    -0.588    
    SLICE_X8Y117         FDRE (Hold_fdre_C_D)         0.120    -0.468    ps2_kbd/ps2/FSM_onehot_st_reg[2]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_clk_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.524%)  route 0.126ns (40.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.563    -0.601    ps2_kbd/ps2/CLK
    SLICE_X9Y117         FDPE                                         r  ps2_kbd/ps2/ps2_clk_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  ps2_kbd/ps2/ps2_clk_s_reg/Q
                         net (fo=5, routed)           0.126    -0.334    ps2_kbd/ps2/ps2_clk_s
    SLICE_X8Y117         LUT4 (Prop_lut4_I1_O)        0.045    -0.289 r  ps2_kbd/ps2/FSM_onehot_st[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    ps2_kbd/ps2/FSM_onehot_st[0]_i_1_n_0
    SLICE_X8Y117         FDSE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.832    -0.841    ps2_kbd/ps2/CLK
    SLICE_X8Y117         FDSE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[0]/C
                         clock pessimism              0.253    -0.588    
    SLICE_X8Y117         FDSE (Hold_fdse_C_D)         0.121    -0.467    ps2_kbd/ps2/FSM_onehot_st_reg[0]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/hold_release_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/hold_release_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.296%)  route 0.133ns (41.704%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.565    -0.599    ps2_kbd/ps2/CLK
    SLICE_X11Y113        FDRE                                         r  ps2_kbd/ps2/hold_release_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  ps2_kbd/ps2/hold_release_reg/Q
                         net (fo=3, routed)           0.133    -0.325    ps2_kbd/ps2/hold_release
    SLICE_X11Y113        LUT4 (Prop_lut4_I0_O)        0.045    -0.280 r  ps2_kbd/ps2/hold_release_i_1/O
                         net (fo=1, routed)           0.000    -0.280    ps2_kbd/ps2/hold_release_i_1_n_0
    SLICE_X11Y113        FDRE                                         r  ps2_kbd/ps2/hold_release_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.835    -0.838    ps2_kbd/ps2/CLK
    SLICE_X11Y113        FDRE                                         r  ps2_kbd/ps2/hold_release_reg/C
                         clock pessimism              0.239    -0.599    
    SLICE_X11Y113        FDRE (Hold_fdre_C_D)         0.092    -0.507    ps2_kbd/ps2/hold_release_reg
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.738%)  route 0.181ns (49.262%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.565    -0.599    ps2_kbd/ps2/CLK
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  ps2_kbd/ps2/q_reg[7]/Q
                         net (fo=52, routed)          0.181    -0.278    ps2_kbd/ps2/p_0_in_1[6]
    SLICE_X8Y113         LUT6 (Prop_lut6_I3_O)        0.045    -0.233 r  ps2_kbd/ps2/scancode[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.233    ps2_kbd/ps2/p_0_in_0[7]
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/scancode_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.835    -0.838    ps2_kbd/ps2/CLK
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/scancode_reg[7]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X8Y113         FDRE (Hold_fdre_C_D)         0.121    -0.463    ps2_kbd/ps2/scancode_reg[7]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/hold_release_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/released_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.514%)  route 0.183ns (56.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.565    -0.599    ps2_kbd/ps2/CLK
    SLICE_X11Y113        FDRE                                         r  ps2_kbd/ps2/hold_release_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  ps2_kbd/ps2/hold_release_reg/Q
                         net (fo=3, routed)           0.183    -0.275    ps2_kbd/ps2/hold_release
    SLICE_X11Y111        FDSE                                         r  ps2_kbd/ps2/released_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.838    -0.835    ps2_kbd/ps2/CLK
    SLICE_X11Y111        FDSE                                         r  ps2_kbd/ps2/released_reg/C
                         clock pessimism              0.254    -0.581    
    SLICE_X11Y111        FDSE (Hold_fdse_C_D)         0.070    -0.511    ps2_kbd/ps2/released_reg
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.009%)  route 0.172ns (54.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.565    -0.599    ps2_kbd/ps2/CLK
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  ps2_kbd/ps2/q_reg[10]/Q
                         net (fo=1, routed)           0.172    -0.286    ps2_kbd/ps2/p_9_in
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.835    -0.838    ps2_kbd/ps2/CLK
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[9]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X9Y114         FDRE (Hold_fdre_C_D)         0.072    -0.527    ps2_kbd/ps2/q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.565    -0.599    ps2_kbd/ps2/CLK
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  ps2_kbd/ps2/q_reg[9]/Q
                         net (fo=1, routed)           0.176    -0.282    ps2_kbd/ps2/q_reg_n_0_[9]
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.835    -0.838    ps2_kbd/ps2/CLK
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[8]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X9Y114         FDRE (Hold_fdre_C_D)         0.070    -0.529    ps2_kbd/ps2/q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.700%)  route 0.180ns (52.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.565    -0.599    ps2_kbd/ps2/CLK
    SLICE_X10Y114        FDRE                                         r  ps2_kbd/ps2/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  ps2_kbd/ps2/q_reg[2]/Q
                         net (fo=84, routed)          0.180    -0.255    ps2_kbd/ps2/p_0_in_1[1]
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.835    -0.838    ps2_kbd/ps2/CLK
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[1]/C
                         clock pessimism              0.275    -0.563    
    SLICE_X8Y114         FDRE (Hold_fdre_C_D)         0.059    -0.504    ps2_kbd/ps2/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.564    -0.600    ps2_kbd/ps2/CLK
    SLICE_X8Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  ps2_kbd/ps2/bit_cnt_reg[1]/Q
                         net (fo=4, routed)           0.175    -0.261    ps2_kbd/ps2/bit_cnt_reg[1]
    SLICE_X8Y116         LUT3 (Prop_lut3_I1_O)        0.043    -0.218 r  ps2_kbd/ps2/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    ps2_kbd/ps2/p_0_in[2]
    SLICE_X8Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.833    -0.840    ps2_kbd/ps2/CLK
    SLICE_X8Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/C
                         clock pessimism              0.240    -0.600    
    SLICE_X8Y116         FDRE (Hold_fdre_C_D)         0.131    -0.469    ps2_kbd/ps2/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clockmaking/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   clockmaking/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y116     ps2_kbd/ps2/bit_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y116     ps2_kbd/ps2/bit_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y116     ps2_kbd/ps2/bit_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y113    ps2_kbd/ps2/hold_extended_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y113    ps2_kbd/ps2/hold_release_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X10Y117    ps2_kbd/ps2/ps2_clk_d_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X9Y117     ps2_kbd/ps2/ps2_clk_s_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X10Y117    ps2_kbd/ps2/ps2_data_d_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y113    ps2_kbd/ps2/hold_extended_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y113    ps2_kbd/ps2/hold_release_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y114     ps2_kbd/ps2/q_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y114     ps2_kbd/ps2/q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y114    ps2_kbd/ps2/q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y114     ps2_kbd/ps2/q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y113     ps2_kbd/ps2/scancode_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y113     ps2_kbd/ps2/scancode_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y113    ps2_kbd/ps2/shift_flag_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y114    ps2_kbd/ps2/q_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y113    ps2_kbd/ps2/hold_extended_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y113    ps2_kbd/ps2/hold_release_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y114     ps2_kbd/ps2/q_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y114     ps2_kbd/ps2/q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y114    ps2_kbd/ps2/q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y114     ps2_kbd/ps2/q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y110     ps2_kbd/ps2/scancode_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y110     ps2_kbd/ps2/scancode_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y113     ps2_kbd/ps2/scancode_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y111     ps2_kbd/ps2/scancode_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockmaking/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clockmaking/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.129ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.129ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.409ns  (logic 2.730ns (50.469%)  route 2.679ns (49.531%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.672    -0.868    pg1/cdr/clk_out1
    RAMB18_X0Y40         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.586 r  pg1/cdr/addr_reg_reg/DOADO[0]
                         net (fo=1, routed)           1.330     2.916    pg1/cdr/digit_word[0]
    SLICE_X8Y100         LUT6 (Prop_lut6_I0_O)        0.124     3.040 f  pg1/cdr/rgb_reg[11]_i_3/O
                         net (fo=4, routed)           0.966     4.007    pg1/cdr/rgb_reg[11]_i_3_n_0
    SLICE_X10Y103        LUT4 (Prop_lut4_I1_O)        0.152     4.159 r  pg1/cdr/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.383     4.542    rgb_next[7]
    SLICE_X11Y103        FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.511     8.490    clk_100
    SLICE_X11Y103        FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.560     9.050    
                         clock uncertainty           -0.074     8.975    
    SLICE_X11Y103        FDRE (Setup_fdre_C_D)       -0.305     8.670    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.670    
                         arrival time                          -4.542    
  -------------------------------------------------------------------
                         slack                                  4.129    

Slack (MET) :             4.209ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.344ns  (logic 0.980ns (18.339%)  route 4.364ns (81.661%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.647    -0.893    vgc/clk_out1
    SLICE_X9Y99          FDCE                                         r  vgc/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  vgc/v_count_reg_reg[5]/Q
                         net (fo=8, routed)           1.043     0.606    vgc/Q[3]
    SLICE_X11Y100        LUT6 (Prop_lut6_I1_O)        0.124     0.730 f  vgc/char_addr_reg[6]_i_3/O
                         net (fo=23, routed)          1.098     1.828    vgc/char_addr_reg[6]_i_3_n_0
    SLICE_X9Y101         LUT5 (Prop_lut5_I0_O)        0.124     1.952 r  vgc/char_addr_reg[5]_i_3/O
                         net (fo=5, routed)           0.749     2.701    vgc/char_addr_reg[5]_i_3_n_0
    SLICE_X8Y104         LUT6 (Prop_lut6_I4_O)        0.124     2.825 r  vgc/char_addr_reg[5]_i_6/O
                         net (fo=11, routed)          0.977     3.802    pg1/cdr/rgb_reg_reg[11]
    SLICE_X9Y103         LUT5 (Prop_lut5_I3_O)        0.152     3.954 r  pg1/cdr/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.497     4.451    pg1_n_3
    SLICE_X10Y103        FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.511     8.490    clk_100
    SLICE_X10Y103        FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism              0.480     8.971    
                         clock uncertainty           -0.074     8.896    
    SLICE_X10Y103        FDRE (Setup_fdre_C_D)       -0.236     8.660    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          8.660    
                         arrival time                          -4.451    
  -------------------------------------------------------------------
                         slack                                  4.209    

Slack (MET) :             4.243ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.316ns  (logic 0.980ns (18.436%)  route 4.336ns (81.564%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.647    -0.893    vgc/clk_out1
    SLICE_X9Y99          FDCE                                         r  vgc/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  vgc/v_count_reg_reg[5]/Q
                         net (fo=8, routed)           1.043     0.606    vgc/Q[3]
    SLICE_X11Y100        LUT6 (Prop_lut6_I1_O)        0.124     0.730 f  vgc/char_addr_reg[6]_i_3/O
                         net (fo=23, routed)          1.098     1.828    vgc/char_addr_reg[6]_i_3_n_0
    SLICE_X9Y101         LUT5 (Prop_lut5_I0_O)        0.124     1.952 r  vgc/char_addr_reg[5]_i_3/O
                         net (fo=5, routed)           0.749     2.701    vgc/char_addr_reg[5]_i_3_n_0
    SLICE_X8Y104         LUT6 (Prop_lut6_I4_O)        0.124     2.825 r  vgc/char_addr_reg[5]_i_6/O
                         net (fo=11, routed)          0.975     3.800    pg1/cdr/rgb_reg_reg[11]
    SLICE_X9Y103         LUT5 (Prop_lut5_I3_O)        0.152     3.952 r  pg1/cdr/rgb_reg1[6]_i_1/O
                         net (fo=1, routed)           0.471     4.423    pg1_n_0
    SLICE_X10Y103        FDRE                                         r  rgb_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.511     8.490    clk_100
    SLICE_X10Y103        FDRE                                         r  rgb_reg1_reg[6]/C
                         clock pessimism              0.480     8.971    
                         clock uncertainty           -0.074     8.896    
    SLICE_X10Y103        FDRE (Setup_fdre_C_D)       -0.230     8.666    rgb_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                          8.666    
                         arrival time                          -4.423    
  -------------------------------------------------------------------
                         slack                                  4.243    

Slack (MET) :             4.627ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.944ns  (logic 2.726ns (55.141%)  route 2.218ns (44.859%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.673    -0.867    pg1/cdr/clk_out1
    RAMB18_X0Y40         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     1.587 r  pg1/cdr/addr_reg_reg/DOBDO[4]
                         net (fo=1, routed)           0.867     2.454    pg1/cdr/pg2/digit_word[4]
    SLICE_X8Y101         LUT6 (Prop_lut6_I0_O)        0.124     2.578 f  pg1/cdr/rgb_reg1[11]_i_2/O
                         net (fo=4, routed)           1.007     3.586    pg1/cdr/rgb_reg1[11]_i_2_n_0
    SLICE_X10Y103        LUT4 (Prop_lut4_I1_O)        0.148     3.734 r  pg1/cdr/rgb_reg1[7]_i_1/O
                         net (fo=1, routed)           0.343     4.077    rgb_next1[7]
    SLICE_X11Y103        FDRE                                         r  rgb_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.511     8.490    clk_100
    SLICE_X11Y103        FDRE                                         r  rgb_reg1_reg[7]/C
                         clock pessimism              0.560     9.050    
                         clock uncertainty           -0.074     8.975    
    SLICE_X11Y103        FDRE (Setup_fdre_C_D)       -0.271     8.704    rgb_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          8.704    
                         arrival time                          -4.077    
  -------------------------------------------------------------------
                         slack                                  4.627    

Slack (MET) :             4.926ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.999ns  (logic 2.702ns (54.056%)  route 2.297ns (45.944%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.672    -0.868    pg1/cdr/clk_out1
    RAMB18_X0Y40         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.586 f  pg1/cdr/addr_reg_reg/DOADO[0]
                         net (fo=1, routed)           1.330     2.916    pg1/cdr/digit_word[0]
    SLICE_X8Y100         LUT6 (Prop_lut6_I0_O)        0.124     3.040 r  pg1/cdr/rgb_reg[11]_i_3/O
                         net (fo=4, routed)           0.966     4.007    pg1/cdr/rgb_reg[11]_i_3_n_0
    SLICE_X10Y103        LUT4 (Prop_lut4_I2_O)        0.124     4.131 r  pg1/cdr/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     4.131    pg1_n_7
    SLICE_X10Y103        FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.511     8.490    clk_100
    SLICE_X10Y103        FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.560     9.050    
                         clock uncertainty           -0.074     8.975    
    SLICE_X10Y103        FDRE (Setup_fdre_C_D)        0.081     9.056    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          9.056    
                         arrival time                          -4.131    
  -------------------------------------------------------------------
                         slack                                  4.926    

Slack (MET) :             4.998ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.817ns  (logic 0.952ns (19.763%)  route 3.865ns (80.237%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.647    -0.893    vgc/clk_out1
    SLICE_X9Y99          FDCE                                         r  vgc/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.456    -0.437 f  vgc/v_count_reg_reg[5]/Q
                         net (fo=8, routed)           1.043     0.606    vgc/Q[3]
    SLICE_X11Y100        LUT6 (Prop_lut6_I1_O)        0.124     0.730 r  vgc/char_addr_reg[6]_i_3/O
                         net (fo=23, routed)          1.098     1.828    vgc/char_addr_reg[6]_i_3_n_0
    SLICE_X9Y101         LUT5 (Prop_lut5_I0_O)        0.124     1.952 f  vgc/char_addr_reg[5]_i_3/O
                         net (fo=5, routed)           0.749     2.701    vgc/char_addr_reg[5]_i_3_n_0
    SLICE_X8Y104         LUT6 (Prop_lut6_I4_O)        0.124     2.825 f  vgc/char_addr_reg[5]_i_6/O
                         net (fo=11, routed)          0.975     3.800    pg1/cdr/rgb_reg_reg[11]
    SLICE_X9Y103         LUT5 (Prop_lut5_I1_O)        0.124     3.924 r  pg1/cdr/rgb_reg1[11]_i_1/O
                         net (fo=1, routed)           0.000     3.924    rgb_next1[11]
    SLICE_X9Y103         FDRE                                         r  rgb_reg1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.508     8.487    clk_100
    SLICE_X9Y103         FDRE                                         r  rgb_reg1_reg[11]/C
                         clock pessimism              0.480     8.968    
                         clock uncertainty           -0.074     8.893    
    SLICE_X9Y103         FDRE (Setup_fdre_C_D)        0.029     8.922    rgb_reg1_reg[11]
  -------------------------------------------------------------------
                         required time                          8.922    
                         arrival time                          -3.924    
  -------------------------------------------------------------------
                         slack                                  4.998    

Slack (MET) :             4.998ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.819ns  (logic 0.952ns (19.755%)  route 3.867ns (80.245%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.647    -0.893    vgc/clk_out1
    SLICE_X9Y99          FDCE                                         r  vgc/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.456    -0.437 f  vgc/v_count_reg_reg[5]/Q
                         net (fo=8, routed)           1.043     0.606    vgc/Q[3]
    SLICE_X11Y100        LUT6 (Prop_lut6_I1_O)        0.124     0.730 r  vgc/char_addr_reg[6]_i_3/O
                         net (fo=23, routed)          1.098     1.828    vgc/char_addr_reg[6]_i_3_n_0
    SLICE_X9Y101         LUT5 (Prop_lut5_I0_O)        0.124     1.952 f  vgc/char_addr_reg[5]_i_3/O
                         net (fo=5, routed)           0.749     2.701    vgc/char_addr_reg[5]_i_3_n_0
    SLICE_X8Y104         LUT6 (Prop_lut6_I4_O)        0.124     2.825 f  vgc/char_addr_reg[5]_i_6/O
                         net (fo=11, routed)          0.977     3.802    pg1/cdr/rgb_reg_reg[11]
    SLICE_X9Y103         LUT5 (Prop_lut5_I1_O)        0.124     3.926 r  pg1/cdr/rgb_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     3.926    rgb_next[11]
    SLICE_X9Y103         FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.508     8.487    clk_100
    SLICE_X9Y103         FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.480     8.968    
                         clock uncertainty           -0.074     8.893    
    SLICE_X9Y103         FDRE (Setup_fdre_C_D)        0.031     8.924    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          8.924    
                         arrival time                          -3.926    
  -------------------------------------------------------------------
                         slack                                  4.998    

Slack (MET) :             5.343ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.576ns  (logic 2.702ns (59.045%)  route 1.874ns (40.955%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.673    -0.867    pg1/cdr/clk_out1
    RAMB18_X0Y40         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     1.587 f  pg1/cdr/addr_reg_reg/DOBDO[4]
                         net (fo=1, routed)           0.867     2.454    pg1/cdr/pg2/digit_word[4]
    SLICE_X8Y101         LUT6 (Prop_lut6_I0_O)        0.124     2.578 r  pg1/cdr/rgb_reg1[11]_i_2/O
                         net (fo=4, routed)           1.007     3.586    pg1/cdr/rgb_reg1[11]_i_2_n_0
    SLICE_X10Y103        LUT4 (Prop_lut4_I2_O)        0.124     3.710 r  pg1/cdr/rgb_reg1[10]_i_2/O
                         net (fo=1, routed)           0.000     3.710    pg1_n_6
    SLICE_X10Y103        FDRE                                         r  rgb_reg1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.511     8.490    clk_100
    SLICE_X10Y103        FDRE                                         r  rgb_reg1_reg[10]/C
                         clock pessimism              0.560     9.050    
                         clock uncertainty           -0.074     8.975    
    SLICE_X10Y103        FDRE (Setup_fdre_C_D)        0.077     9.052    rgb_reg1_reg[10]
  -------------------------------------------------------------------
                         required time                          9.052    
                         arrival time                          -3.710    
  -------------------------------------------------------------------
                         slack                                  5.343    

Slack (MET) :             6.101ns  (required time - arrival time)
  Source:                 clock_and_calendar/bin_clk/ctr_1Hz_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/ctr_1Hz_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 0.828ns (21.580%)  route 3.009ns (78.420%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.702    -0.838    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y115         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  clock_and_calendar/bin_clk/ctr_1Hz_reg[30]/Q
                         net (fo=2, routed)           0.832     0.450    clock_and_calendar/bin_clk/ctr_1Hz[30]
    SLICE_X2Y114         LUT4 (Prop_lut4_I1_O)        0.124     0.574 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8/O
                         net (fo=1, routed)           0.670     1.244    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8_n_0
    SLICE_X2Y114         LUT5 (Prop_lut5_I4_O)        0.124     1.368 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4/O
                         net (fo=32, routed)          1.506     2.875    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4_n_0
    SLICE_X0Y110         LUT5 (Prop_lut5_I2_O)        0.124     2.999 r  clock_and_calendar/bin_clk/ctr_1Hz[4]_i_1/O
                         net (fo=1, routed)           0.000     2.999    clock_and_calendar/bin_clk/ctr_1Hz_1[4]
    SLICE_X0Y110         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.587     8.566    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y110         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[4]/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.067    
    SLICE_X0Y110         FDCE (Setup_fdce_C_D)        0.032     9.099    clock_and_calendar/bin_clk/ctr_1Hz_reg[4]
  -------------------------------------------------------------------
                         required time                          9.099    
                         arrival time                          -2.999    
  -------------------------------------------------------------------
                         slack                                  6.101    

Slack (MET) :             6.101ns  (required time - arrival time)
  Source:                 clock_and_calendar/bin_clk/ctr_1Hz_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/ctr_1Hz_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.828ns (21.587%)  route 3.008ns (78.413%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.702    -0.838    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y115         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  clock_and_calendar/bin_clk/ctr_1Hz_reg[30]/Q
                         net (fo=2, routed)           0.832     0.450    clock_and_calendar/bin_clk/ctr_1Hz[30]
    SLICE_X2Y114         LUT4 (Prop_lut4_I1_O)        0.124     0.574 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8/O
                         net (fo=1, routed)           0.670     1.244    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8_n_0
    SLICE_X2Y114         LUT5 (Prop_lut5_I4_O)        0.124     1.368 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4/O
                         net (fo=32, routed)          1.505     2.874    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4_n_0
    SLICE_X0Y110         LUT5 (Prop_lut5_I2_O)        0.124     2.998 r  clock_and_calendar/bin_clk/ctr_1Hz[3]_i_1/O
                         net (fo=1, routed)           0.000     2.998    clock_and_calendar/bin_clk/ctr_1Hz_1[3]
    SLICE_X0Y110         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.587     8.566    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y110         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[3]/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.067    
    SLICE_X0Y110         FDCE (Setup_fdce_C_D)        0.031     9.098    clock_and_calendar/bin_clk/ctr_1Hz_reg[3]
  -------------------------------------------------------------------
                         required time                          9.098    
                         arrival time                          -2.998    
  -------------------------------------------------------------------
                         slack                                  6.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/b_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/c_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.599    -0.565    clock_and_calendar/bin_clk/clk_out1
    SLICE_X3Y100         FDRE                                         r  clock_and_calendar/bin_clk/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  clock_and_calendar/bin_clk/b_reg/Q
                         net (fo=1, routed)           0.170    -0.254    clock_and_calendar/bin_clk/b_reg_n_0
    SLICE_X2Y100         FDRE                                         r  clock_and_calendar/bin_clk/c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.872    -0.801    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y100         FDRE                                         r  clock_and_calendar/bin_clk/c_reg/C
                         clock pessimism              0.249    -0.552    
                         clock uncertainty            0.074    -0.478    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.059    -0.419    clock_and_calendar/bin_clk/c_reg
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/e_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.604    -0.560    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y96          FDRE                                         r  clock_and_calendar/bin_clk/d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  clock_and_calendar/bin_clk/d_reg/Q
                         net (fo=1, routed)           0.172    -0.247    clock_and_calendar/bin_clk/d_reg_n_0
    SLICE_X0Y96          FDRE                                         r  clock_and_calendar/bin_clk/e_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.877    -0.796    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y96          FDRE                                         r  clock_and_calendar/bin_clk/e_reg/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.074    -0.486    
    SLICE_X0Y96          FDRE (Hold_fdre_C_D)         0.070    -0.416    clock_and_calendar/bin_clk/e_reg
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 vgc/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgc/v_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.227ns (63.774%)  route 0.129ns (36.226%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.570    -0.594    vgc/clk_out1
    SLICE_X11Y101        FDCE                                         r  vgc/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDCE (Prop_fdce_C_Q)         0.128    -0.466 r  vgc/v_count_reg_reg[0]/Q
                         net (fo=11, routed)          0.129    -0.337    vgc/w_y[0]
    SLICE_X11Y101        LUT6 (Prop_lut6_I5_O)        0.099    -0.238 r  vgc/v_sync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.238    vgc/v_sync_next
    SLICE_X11Y101        FDCE                                         r  vgc/v_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.841    -0.832    vgc/clk_out1
    SLICE_X11Y101        FDCE                                         r  vgc/v_sync_reg_reg/C
                         clock pessimism              0.238    -0.594    
                         clock uncertainty            0.074    -0.520    
    SLICE_X11Y101        FDCE (Hold_fdce_C_D)         0.091    -0.429    vgc/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/g_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/h_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.599    -0.565    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y100         FDRE                                         r  clock_and_calendar/bin_clk/g_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  clock_and_calendar/bin_clk/g_reg/Q
                         net (fo=1, routed)           0.170    -0.231    clock_and_calendar/bin_clk/g_reg_n_0
    SLICE_X2Y100         FDRE                                         r  clock_and_calendar/bin_clk/h_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.872    -0.801    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y100         FDRE                                         r  clock_and_calendar/bin_clk/h_reg/C
                         clock pessimism              0.236    -0.565    
                         clock uncertainty            0.074    -0.491    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.063    -0.428    clock_and_calendar/bin_clk/h_reg
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/a_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.141ns (22.885%)  route 0.475ns (77.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.604    -0.560    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y96          FDRE                                         r  clock_and_calendar/bin_clk/a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  clock_and_calendar/bin_clk/a_reg/Q
                         net (fo=1, routed)           0.475     0.056    clock_and_calendar/bin_clk/a_reg_n_0
    SLICE_X3Y100         FDRE                                         r  clock_and_calendar/bin_clk/b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.872    -0.801    clock_and_calendar/bin_clk/clk_out1
    SLICE_X3Y100         FDRE                                         r  clock_and_calendar/bin_clk/b_reg/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.074    -0.218    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.070    -0.148    clock_and_calendar/bin_clk/b_reg
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/r_1Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/r_1Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.209ns (50.601%)  route 0.204ns (49.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.596    -0.568    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y110         FDRE                                         r  clock_and_calendar/bin_clk/r_1Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  clock_and_calendar/bin_clk/r_1Hz_reg/Q
                         net (fo=19, routed)          0.204    -0.200    clock_and_calendar/bin_clk/CLK
    SLICE_X2Y110         LUT6 (Prop_lut6_I5_O)        0.045    -0.155 r  clock_and_calendar/bin_clk/r_1Hz_i_1/O
                         net (fo=1, routed)           0.000    -0.155    clock_and_calendar/bin_clk/r_1Hz_i_1_n_0
    SLICE_X2Y110         FDRE                                         r  clock_and_calendar/bin_clk/r_1Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.869    -0.804    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y110         FDRE                                         r  clock_and_calendar/bin_clk/r_1Hz_reg/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.120    -0.374    clock_and_calendar/bin_clk/r_1Hz_reg
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/h_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.563%)  route 0.204ns (55.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.599    -0.565    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y100         FDRE                                         r  clock_and_calendar/bin_clk/h_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  clock_and_calendar/bin_clk/h_reg/Q
                         net (fo=1, routed)           0.204    -0.197    clock_and_calendar/bin_clk/h_reg_n_0
    SLICE_X2Y100         FDRE                                         r  clock_and_calendar/bin_clk/i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.872    -0.801    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y100         FDRE                                         r  clock_and_calendar/bin_clk/i_reg/C
                         clock pessimism              0.236    -0.565    
                         clock uncertainty            0.074    -0.491    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.063    -0.428    clock_and_calendar/bin_clk/i_reg
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vgc/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgc/h_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.209ns (44.524%)  route 0.260ns (55.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.570    -0.594    vgc/clk_out1
    SLICE_X10Y102        FDCE                                         r  vgc/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDCE (Prop_fdce_C_Q)         0.164    -0.430 f  vgc/h_count_reg_reg[8]/Q
                         net (fo=21, routed)          0.260    -0.170    vgc/w_x[8]
    SLICE_X8Y104         LUT6 (Prop_lut6_I0_O)        0.045    -0.125 r  vgc/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.125    vgc/h_sync_next
    SLICE_X8Y104         FDCE                                         r  vgc/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.840    -0.833    vgc/clk_out1
    SLICE_X8Y104         FDCE                                         r  vgc/h_sync_reg_reg/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.074    -0.484    
    SLICE_X8Y104         FDCE (Hold_fdce_C_D)         0.121    -0.363    vgc/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 start/gamestart_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start/gamestart_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.209ns (47.022%)  route 0.235ns (52.978%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.567    -0.597    start/clk_out1
    SLICE_X10Y110        FDRE                                         r  start/gamestart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y110        FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  start/gamestart_reg/Q
                         net (fo=5, routed)           0.235    -0.198    key_decoder/gamestart
    SLICE_X10Y110        LUT4 (Prop_lut4_I0_O)        0.045    -0.153 r  key_decoder/gamestart_i_1/O
                         net (fo=1, routed)           0.000    -0.153    start/gamestart_reg_0
    SLICE_X10Y110        FDRE                                         r  start/gamestart_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.838    -0.835    start/clk_out1
    SLICE_X10Y110        FDRE                                         r  start/gamestart_reg/C
                         clock pessimism              0.238    -0.597    
                         clock uncertainty            0.074    -0.523    
    SLICE_X10Y110        FDRE (Hold_fdre_C_D)         0.121    -0.402    start/gamestart_reg
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.209%)  route 0.255ns (57.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.596    -0.568    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y111         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.141    -0.427 f  clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/Q
                         net (fo=3, routed)           0.255    -0.173    clock_and_calendar/bin_clk/ctr_1Hz[0]
    SLICE_X0Y111         LUT1 (Prop_lut1_I0_O)        0.045    -0.128 r  clock_and_calendar/bin_clk/ctr_1Hz[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.128    clock_and_calendar/bin_clk/ctr_1Hz_1[0]
    SLICE_X0Y111         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.869    -0.804    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y111         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X0Y111         FDCE (Hold_fdce_C_D)         0.092    -0.402    clock_and_calendar/bin_clk/ctr_1Hz_reg[0]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.274    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.730ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.239ns  (logic 1.014ns (16.254%)  route 5.225ns (83.746%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518    -0.397 f  ps2_kbd/ps2/q_reg[5]/Q
                         net (fo=75, routed)          2.752     2.355    ps2_kbd/ps2/p_0_in_1[4]
    SLICE_X9Y112         LUT2 (Prop_lut2_I1_O)        0.124     2.479 r  ps2_kbd/ps2/scancode[1]_i_14/O
                         net (fo=1, routed)           0.812     3.291    ps2_kbd/ps2/scancode[1]_i_14_n_0
    SLICE_X9Y113         LUT6 (Prop_lut6_I3_O)        0.124     3.415 r  ps2_kbd/ps2/scancode[1]_i_8/O
                         net (fo=1, routed)           0.638     4.053    ps2_kbd/ps2/scancode[1]_i_8_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I4_O)        0.124     4.177 r  ps2_kbd/ps2/scancode[1]_i_3/O
                         net (fo=1, routed)           1.022     5.199    ps2_kbd/ps2/scancode[1]_i_3_n_0
    SLICE_X8Y113         LUT6 (Prop_lut6_I1_O)        0.124     5.323 r  ps2_kbd/ps2/scancode[1]_i_1/O
                         net (fo=1, routed)           0.000     5.323    ps2_kbd/ps2/p_0_in_0[1]
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/scancode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.503    18.482    ps2_kbd/ps2/CLK
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/scancode_reg[1]/C
                         clock pessimism              0.578    19.060    
                         clock uncertainty           -0.084    18.976    
    SLICE_X8Y113         FDRE (Setup_fdre_C_D)        0.077    19.053    ps2_kbd/ps2/scancode_reg[1]
  -------------------------------------------------------------------
                         required time                         19.053    
                         arrival time                          -5.323    
  -------------------------------------------------------------------
                         slack                                 13.730    

Slack (MET) :             14.094ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.876ns  (logic 1.014ns (17.256%)  route 4.862ns (82.744%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518    -0.397 r  ps2_kbd/ps2/q_reg[5]/Q
                         net (fo=75, routed)          2.350     1.953    ps2_kbd/ps2/p_0_in_1[4]
    SLICE_X11Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.077 f  ps2_kbd/ps2/scancode[5]_i_25/O
                         net (fo=1, routed)           0.867     2.945    ps2_kbd/ps2/scancode[5]_i_25_n_0
    SLICE_X10Y110        LUT6 (Prop_lut6_I0_O)        0.124     3.069 f  ps2_kbd/ps2/scancode[5]_i_16/O
                         net (fo=1, routed)           0.821     3.890    ps2_kbd/ps2/scancode[5]_i_16_n_0
    SLICE_X9Y109         LUT6 (Prop_lut6_I5_O)        0.124     4.014 r  ps2_kbd/ps2/scancode[5]_i_4/O
                         net (fo=1, routed)           0.823     4.837    ps2_kbd/ps2/scancode[5]_i_4_n_0
    SLICE_X8Y111         LUT6 (Prop_lut6_I2_O)        0.124     4.961 r  ps2_kbd/ps2/scancode[5]_i_1/O
                         net (fo=1, routed)           0.000     4.961    ps2_kbd/ps2/p_0_in_0[5]
    SLICE_X8Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.505    18.484    ps2_kbd/ps2/CLK
    SLICE_X8Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[5]/C
                         clock pessimism              0.578    19.062    
                         clock uncertainty           -0.084    18.978    
    SLICE_X8Y111         FDRE (Setup_fdre_C_D)        0.077    19.055    ps2_kbd/ps2/scancode_reg[5]
  -------------------------------------------------------------------
                         required time                         19.055    
                         arrival time                          -4.961    
  -------------------------------------------------------------------
                         slack                                 14.094    

Slack (MET) :             14.136ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.884ns  (logic 1.332ns (22.638%)  route 4.552ns (77.362%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 18.564 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518    -0.397 r  ps2_kbd/ps2/q_reg[1]/Q
                         net (fo=81, routed)          2.862     2.465    ps2_kbd/ps2/p_0_in_1[0]
    SLICE_X6Y109         LUT3 (Prop_lut3_I1_O)        0.150     2.615 r  ps2_kbd/ps2/scancode[3]_i_19/O
                         net (fo=1, routed)           0.881     3.497    ps2_kbd/ps2/scancode[3]_i_19_n_0
    SLICE_X6Y109         LUT6 (Prop_lut6_I3_O)        0.328     3.825 f  ps2_kbd/ps2/scancode[3]_i_7/O
                         net (fo=1, routed)           0.808     4.633    ps2_kbd/ps2/scancode[3]_i_7_n_0
    SLICE_X7Y110         LUT6 (Prop_lut6_I3_O)        0.124     4.757 r  ps2_kbd/ps2/scancode[3]_i_2/O
                         net (fo=1, routed)           0.000     4.757    ps2_kbd/ps2/scancode[3]_i_2_n_0
    SLICE_X7Y110         MUXF7 (Prop_muxf7_I0_O)      0.212     4.969 r  ps2_kbd/ps2/scancode_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     4.969    ps2_kbd/ps2/p_0_in_0[3]
    SLICE_X7Y110         FDRE                                         r  ps2_kbd/ps2/scancode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.585    18.564    ps2_kbd/ps2/CLK
    SLICE_X7Y110         FDRE                                         r  ps2_kbd/ps2/scancode_reg[3]/C
                         clock pessimism              0.560    19.124    
                         clock uncertainty           -0.084    19.040    
    SLICE_X7Y110         FDRE (Setup_fdre_C_D)        0.064    19.104    ps2_kbd/ps2/scancode_reg[3]
  -------------------------------------------------------------------
                         required time                         19.104    
                         arrival time                          -4.969    
  -------------------------------------------------------------------
                         slack                                 14.136    

Slack (MET) :             14.246ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.738ns  (logic 1.123ns (19.572%)  route 4.615ns (80.428%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518    -0.397 r  ps2_kbd/ps2/q_reg[1]/Q
                         net (fo=81, routed)          3.039     2.642    ps2_kbd/ps2/p_0_in_1[0]
    SLICE_X7Y109         LUT6 (Prop_lut6_I1_O)        0.124     2.766 f  ps2_kbd/ps2/scancode[0]_i_6/O
                         net (fo=1, routed)           0.937     3.703    ps2_kbd/ps2/scancode[0]_i_6_n_0
    SLICE_X7Y110         LUT5 (Prop_lut5_I0_O)        0.154     3.857 r  ps2_kbd/ps2/scancode[0]_i_2/O
                         net (fo=1, routed)           0.639     4.496    ps2_kbd/ps2/scancode[0]_i_2_n_0
    SLICE_X7Y111         LUT6 (Prop_lut6_I0_O)        0.327     4.823 r  ps2_kbd/ps2/scancode[0]_i_1/O
                         net (fo=1, routed)           0.000     4.823    ps2_kbd/ps2/p_0_in_0[0]
    SLICE_X7Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.584    18.563    ps2_kbd/ps2/CLK
    SLICE_X7Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[0]/C
                         clock pessimism              0.560    19.123    
                         clock uncertainty           -0.084    19.039    
    SLICE_X7Y111         FDRE (Setup_fdre_C_D)        0.029    19.068    ps2_kbd/ps2/scancode_reg[0]
  -------------------------------------------------------------------
                         required time                         19.068    
                         arrival time                          -4.823    
  -------------------------------------------------------------------
                         slack                                 14.246    

Slack (MET) :             14.506ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.467ns  (logic 0.890ns (16.280%)  route 4.577ns (83.720%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518    -0.397 r  ps2_kbd/ps2/q_reg[1]/Q
                         net (fo=81, routed)          2.527     2.130    ps2_kbd/ps2/p_0_in_1[0]
    SLICE_X6Y111         LUT6 (Prop_lut6_I0_O)        0.124     2.254 f  ps2_kbd/ps2/scancode[4]_i_12/O
                         net (fo=1, routed)           1.037     3.291    ps2_kbd/ps2/scancode[4]_i_12_n_0
    SLICE_X8Y112         LUT5 (Prop_lut5_I4_O)        0.124     3.415 f  ps2_kbd/ps2/scancode[4]_i_3/O
                         net (fo=1, routed)           1.013     4.428    ps2_kbd/ps2/scancode[4]_i_3_n_0
    SLICE_X8Y113         LUT6 (Prop_lut6_I3_O)        0.124     4.552 r  ps2_kbd/ps2/scancode[4]_i_1/O
                         net (fo=1, routed)           0.000     4.552    ps2_kbd/ps2/p_0_in_0[4]
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/scancode_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.503    18.482    ps2_kbd/ps2/CLK
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/scancode_reg[4]/C
                         clock pessimism              0.578    19.060    
                         clock uncertainty           -0.084    18.976    
    SLICE_X8Y113         FDRE (Setup_fdre_C_D)        0.081    19.057    ps2_kbd/ps2/scancode_reg[4]
  -------------------------------------------------------------------
                         required time                         19.057    
                         arrival time                          -4.552    
  -------------------------------------------------------------------
                         slack                                 14.506    

Slack (MET) :             14.911ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 0.952ns (18.994%)  route 4.060ns (81.006%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  ps2_kbd/ps2/q_reg[7]/Q
                         net (fo=52, routed)          2.286     1.827    ps2_kbd/ps2/p_0_in_1[6]
    SLICE_X4Y111         LUT6 (Prop_lut6_I3_O)        0.124     1.951 f  ps2_kbd/ps2/scancode[2]_i_17/O
                         net (fo=1, routed)           0.674     2.625    ps2_kbd/ps2/scancode[2]_i_17_n_0
    SLICE_X4Y111         LUT6 (Prop_lut6_I2_O)        0.124     2.749 r  ps2_kbd/ps2/scancode[2]_i_12/O
                         net (fo=1, routed)           0.570     3.319    ps2_kbd/ps2/scancode[2]_i_12_n_0
    SLICE_X5Y111         LUT6 (Prop_lut6_I0_O)        0.124     3.443 r  ps2_kbd/ps2/scancode[2]_i_4/O
                         net (fo=1, routed)           0.530     3.973    ps2_kbd/ps2/scancode[2]_i_4_n_0
    SLICE_X9Y110         LUT6 (Prop_lut6_I5_O)        0.124     4.097 r  ps2_kbd/ps2/scancode[2]_i_1/O
                         net (fo=1, routed)           0.000     4.097    ps2_kbd/ps2/p_0_in_0[2]
    SLICE_X9Y110         FDRE                                         r  ps2_kbd/ps2/scancode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.506    18.485    ps2_kbd/ps2/CLK
    SLICE_X9Y110         FDRE                                         r  ps2_kbd/ps2/scancode_reg[2]/C
                         clock pessimism              0.578    19.063    
                         clock uncertainty           -0.084    18.979    
    SLICE_X9Y110         FDRE (Setup_fdre_C_D)        0.029    19.008    ps2_kbd/ps2/scancode_reg[2]
  -------------------------------------------------------------------
                         required time                         19.008    
                         arrival time                          -4.097    
  -------------------------------------------------------------------
                         slack                                 14.911    

Slack (MET) :             15.085ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 1.332ns (27.005%)  route 3.600ns (72.995%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 18.562 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518    -0.397 r  ps2_kbd/ps2/q_reg[1]/Q
                         net (fo=81, routed)          2.036     1.639    ps2_kbd/ps2/p_0_in_1[0]
    SLICE_X9Y111         LUT5 (Prop_lut5_I1_O)        0.152     1.791 r  ps2_kbd/ps2/scancode[7]_i_13/O
                         net (fo=3, routed)           0.703     2.494    ps2_kbd/ps2/scancode[7]_i_13_n_0
    SLICE_X8Y111         LUT6 (Prop_lut6_I1_O)        0.326     2.820 r  ps2_kbd/ps2/scancode[6]_i_6/O
                         net (fo=1, routed)           0.862     3.681    ps2_kbd/ps2/scancode[6]_i_6_n_0
    SLICE_X7Y112         LUT6 (Prop_lut6_I5_O)        0.124     3.805 r  ps2_kbd/ps2/scancode[6]_i_2/O
                         net (fo=1, routed)           0.000     3.805    ps2_kbd/ps2/scancode[6]_i_2_n_0
    SLICE_X7Y112         MUXF7 (Prop_muxf7_I0_O)      0.212     4.017 r  ps2_kbd/ps2/scancode_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     4.017    ps2_kbd/ps2/p_0_in_0[6]
    SLICE_X7Y112         FDRE                                         r  ps2_kbd/ps2/scancode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.583    18.562    ps2_kbd/ps2/CLK
    SLICE_X7Y112         FDRE                                         r  ps2_kbd/ps2/scancode_reg[6]/C
                         clock pessimism              0.560    19.122    
                         clock uncertainty           -0.084    19.038    
    SLICE_X7Y112         FDRE (Setup_fdre_C_D)        0.064    19.102    ps2_kbd/ps2/scancode_reg[6]
  -------------------------------------------------------------------
                         required time                         19.102    
                         arrival time                          -4.017    
  -------------------------------------------------------------------
                         slack                                 15.085    

Slack (MET) :             15.241ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 0.890ns (18.820%)  route 3.839ns (81.180%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518    -0.397 r  ps2_kbd/ps2/q_reg[3]/Q
                         net (fo=83, routed)          2.652     2.255    ps2_kbd/ps2/p_0_in_1[2]
    SLICE_X5Y113         LUT6 (Prop_lut6_I5_O)        0.124     2.379 r  ps2_kbd/ps2/scancode[7]_i_9/O
                         net (fo=1, routed)           0.151     2.530    ps2_kbd/ps2/scancode[7]_i_9_n_0
    SLICE_X5Y113         LUT6 (Prop_lut6_I0_O)        0.124     2.654 r  ps2_kbd/ps2/scancode[7]_i_6/O
                         net (fo=1, routed)           1.036     3.690    ps2_kbd/ps2/scancode[7]_i_6_n_0
    SLICE_X8Y113         LUT6 (Prop_lut6_I2_O)        0.124     3.814 r  ps2_kbd/ps2/scancode[7]_i_2/O
                         net (fo=1, routed)           0.000     3.814    ps2_kbd/ps2/p_0_in_0[7]
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/scancode_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.503    18.482    ps2_kbd/ps2/CLK
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/scancode_reg[7]/C
                         clock pessimism              0.578    19.060    
                         clock uncertainty           -0.084    18.976    
    SLICE_X8Y113         FDRE (Setup_fdre_C_D)        0.079    19.055    ps2_kbd/ps2/scancode_reg[7]
  -------------------------------------------------------------------
                         required time                         19.055    
                         arrival time                          -3.814    
  -------------------------------------------------------------------
                         slack                                 15.241    

Slack (MET) :             15.313ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.436ns  (logic 0.938ns (21.147%)  route 3.498ns (78.853%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 18.562 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         FDRE (Prop_fdre_C_Q)         0.456    -0.459 f  ps2_kbd/ps2/q_reg[8]/Q
                         net (fo=32, routed)          1.463     1.004    ps2_kbd/ps2/p_0_in_1[7]
    SLICE_X9Y111         LUT2 (Prop_lut2_I0_O)        0.150     1.154 f  ps2_kbd/ps2/scancode[7]_i_5/O
                         net (fo=2, routed)           0.656     1.810    ps2_kbd/ps2/scancode[7]_i_5_n_0
    SLICE_X9Y112         LUT6 (Prop_lut6_I5_O)        0.332     2.142 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=12, routed)          1.378     3.521    ps2_kbd/ps2/output_strobe
    SLICE_X7Y112         FDRE                                         r  ps2_kbd/ps2/scancode_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.583    18.562    ps2_kbd/ps2/CLK
    SLICE_X7Y112         FDRE                                         r  ps2_kbd/ps2/scancode_reg[6]/C
                         clock pessimism              0.560    19.122    
                         clock uncertainty           -0.084    19.038    
    SLICE_X7Y112         FDRE (Setup_fdre_C_CE)      -0.205    18.833    ps2_kbd/ps2/scancode_reg[6]
  -------------------------------------------------------------------
                         required time                         18.833    
                         arrival time                          -3.521    
  -------------------------------------------------------------------
                         slack                                 15.313    

Slack (MET) :             15.315ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/timer_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 0.828ns (20.908%)  route 3.132ns (79.092%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.697    -0.843    ps2_kbd/ps2/CLK
    SLICE_X7Y118         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y118         FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  ps2_kbd/ps2/timer_cnt_reg[11]/Q
                         net (fo=2, routed)           0.834     0.446    ps2_kbd/ps2/timer_cnt_reg[11]
    SLICE_X6Y116         LUT4 (Prop_lut4_I0_O)        0.124     0.570 f  ps2_kbd/ps2/timer_cnt[0]_i_5/O
                         net (fo=1, routed)           0.661     1.232    ps2_kbd/ps2/timer_cnt[0]_i_5_n_0
    SLICE_X6Y117         LUT5 (Prop_lut5_I1_O)        0.124     1.356 f  ps2_kbd/ps2/timer_cnt[0]_i_2/O
                         net (fo=14, routed)          1.061     2.417    ps2_kbd/ps2/sel
    SLICE_X8Y116         LUT5 (Prop_lut5_I2_O)        0.124     2.541 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.577     3.117    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X8Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.501    18.480    ps2_kbd/ps2/CLK
    SLICE_X8Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
                         clock pessimism              0.560    19.040    
                         clock uncertainty           -0.084    18.956    
    SLICE_X8Y116         FDRE (Setup_fdre_C_R)       -0.524    18.432    ps2_kbd/ps2/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         18.432    
                         arrival time                          -3.117    
  -------------------------------------------------------------------
                         slack                                 15.315    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_clk_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.679%)  route 0.122ns (39.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.563    -0.601    ps2_kbd/ps2/CLK
    SLICE_X9Y117         FDPE                                         r  ps2_kbd/ps2/ps2_clk_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  ps2_kbd/ps2/ps2_clk_s_reg/Q
                         net (fo=5, routed)           0.122    -0.338    ps2_kbd/ps2/ps2_clk_s
    SLICE_X8Y117         LUT3 (Prop_lut3_I1_O)        0.048    -0.290 r  ps2_kbd/ps2/FSM_onehot_st[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    ps2_kbd/ps2/FSM_onehot_st[3]_i_1_n_0
    SLICE_X8Y117         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.832    -0.841    ps2_kbd/ps2/CLK
    SLICE_X8Y117         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
                         clock pessimism              0.253    -0.588    
                         clock uncertainty            0.084    -0.505    
    SLICE_X8Y117         FDRE (Hold_fdre_C_D)         0.131    -0.374    ps2_kbd/ps2/FSM_onehot_st_reg[3]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_clk_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.563    -0.601    ps2_kbd/ps2/CLK
    SLICE_X9Y117         FDPE                                         r  ps2_kbd/ps2/ps2_clk_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDPE (Prop_fdpe_C_Q)         0.141    -0.460 r  ps2_kbd/ps2/ps2_clk_s_reg/Q
                         net (fo=5, routed)           0.122    -0.338    ps2_kbd/ps2/ps2_clk_s
    SLICE_X8Y117         LUT4 (Prop_lut4_I2_O)        0.045    -0.293 r  ps2_kbd/ps2/FSM_onehot_st[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    ps2_kbd/ps2/FSM_onehot_st[2]_i_1_n_0
    SLICE_X8Y117         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.832    -0.841    ps2_kbd/ps2/CLK
    SLICE_X8Y117         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[2]/C
                         clock pessimism              0.253    -0.588    
                         clock uncertainty            0.084    -0.505    
    SLICE_X8Y117         FDRE (Hold_fdre_C_D)         0.120    -0.385    ps2_kbd/ps2/FSM_onehot_st_reg[2]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_clk_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.524%)  route 0.126ns (40.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.563    -0.601    ps2_kbd/ps2/CLK
    SLICE_X9Y117         FDPE                                         r  ps2_kbd/ps2/ps2_clk_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  ps2_kbd/ps2/ps2_clk_s_reg/Q
                         net (fo=5, routed)           0.126    -0.334    ps2_kbd/ps2/ps2_clk_s
    SLICE_X8Y117         LUT4 (Prop_lut4_I1_O)        0.045    -0.289 r  ps2_kbd/ps2/FSM_onehot_st[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    ps2_kbd/ps2/FSM_onehot_st[0]_i_1_n_0
    SLICE_X8Y117         FDSE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.832    -0.841    ps2_kbd/ps2/CLK
    SLICE_X8Y117         FDSE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[0]/C
                         clock pessimism              0.253    -0.588    
                         clock uncertainty            0.084    -0.505    
    SLICE_X8Y117         FDSE (Hold_fdse_C_D)         0.121    -0.384    ps2_kbd/ps2/FSM_onehot_st_reg[0]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/hold_release_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/hold_release_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.296%)  route 0.133ns (41.704%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.565    -0.599    ps2_kbd/ps2/CLK
    SLICE_X11Y113        FDRE                                         r  ps2_kbd/ps2/hold_release_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  ps2_kbd/ps2/hold_release_reg/Q
                         net (fo=3, routed)           0.133    -0.325    ps2_kbd/ps2/hold_release
    SLICE_X11Y113        LUT4 (Prop_lut4_I0_O)        0.045    -0.280 r  ps2_kbd/ps2/hold_release_i_1/O
                         net (fo=1, routed)           0.000    -0.280    ps2_kbd/ps2/hold_release_i_1_n_0
    SLICE_X11Y113        FDRE                                         r  ps2_kbd/ps2/hold_release_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.835    -0.838    ps2_kbd/ps2/CLK
    SLICE_X11Y113        FDRE                                         r  ps2_kbd/ps2/hold_release_reg/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.084    -0.516    
    SLICE_X11Y113        FDRE (Hold_fdre_C_D)         0.092    -0.424    ps2_kbd/ps2/hold_release_reg
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.738%)  route 0.181ns (49.262%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.565    -0.599    ps2_kbd/ps2/CLK
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  ps2_kbd/ps2/q_reg[7]/Q
                         net (fo=52, routed)          0.181    -0.278    ps2_kbd/ps2/p_0_in_1[6]
    SLICE_X8Y113         LUT6 (Prop_lut6_I3_O)        0.045    -0.233 r  ps2_kbd/ps2/scancode[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.233    ps2_kbd/ps2/p_0_in_0[7]
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/scancode_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.835    -0.838    ps2_kbd/ps2/CLK
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/scancode_reg[7]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.084    -0.501    
    SLICE_X8Y113         FDRE (Hold_fdre_C_D)         0.121    -0.380    ps2_kbd/ps2/scancode_reg[7]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/hold_release_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/released_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.514%)  route 0.183ns (56.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.565    -0.599    ps2_kbd/ps2/CLK
    SLICE_X11Y113        FDRE                                         r  ps2_kbd/ps2/hold_release_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  ps2_kbd/ps2/hold_release_reg/Q
                         net (fo=3, routed)           0.183    -0.275    ps2_kbd/ps2/hold_release
    SLICE_X11Y111        FDSE                                         r  ps2_kbd/ps2/released_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.838    -0.835    ps2_kbd/ps2/CLK
    SLICE_X11Y111        FDSE                                         r  ps2_kbd/ps2/released_reg/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.084    -0.498    
    SLICE_X11Y111        FDSE (Hold_fdse_C_D)         0.070    -0.428    ps2_kbd/ps2/released_reg
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.009%)  route 0.172ns (54.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.565    -0.599    ps2_kbd/ps2/CLK
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  ps2_kbd/ps2/q_reg[10]/Q
                         net (fo=1, routed)           0.172    -0.286    ps2_kbd/ps2/p_9_in
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.835    -0.838    ps2_kbd/ps2/CLK
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[9]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.084    -0.516    
    SLICE_X9Y114         FDRE (Hold_fdre_C_D)         0.072    -0.444    ps2_kbd/ps2/q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.565    -0.599    ps2_kbd/ps2/CLK
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  ps2_kbd/ps2/q_reg[9]/Q
                         net (fo=1, routed)           0.176    -0.282    ps2_kbd/ps2/q_reg_n_0_[9]
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.835    -0.838    ps2_kbd/ps2/CLK
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[8]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.084    -0.516    
    SLICE_X9Y114         FDRE (Hold_fdre_C_D)         0.070    -0.446    ps2_kbd/ps2/q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.700%)  route 0.180ns (52.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.565    -0.599    ps2_kbd/ps2/CLK
    SLICE_X10Y114        FDRE                                         r  ps2_kbd/ps2/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  ps2_kbd/ps2/q_reg[2]/Q
                         net (fo=84, routed)          0.180    -0.255    ps2_kbd/ps2/p_0_in_1[1]
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.835    -0.838    ps2_kbd/ps2/CLK
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[1]/C
                         clock pessimism              0.275    -0.563    
                         clock uncertainty            0.084    -0.480    
    SLICE_X8Y114         FDRE (Hold_fdre_C_D)         0.059    -0.421    ps2_kbd/ps2/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.564    -0.600    ps2_kbd/ps2/CLK
    SLICE_X8Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  ps2_kbd/ps2/bit_cnt_reg[1]/Q
                         net (fo=4, routed)           0.175    -0.261    ps2_kbd/ps2/bit_cnt_reg[1]
    SLICE_X8Y116         LUT3 (Prop_lut3_I1_O)        0.043    -0.218 r  ps2_kbd/ps2/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    ps2_kbd/ps2/p_0_in[2]
    SLICE_X8Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.833    -0.840    ps2_kbd/ps2/CLK
    SLICE_X8Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/C
                         clock pessimism              0.240    -0.600    
                         clock uncertainty            0.084    -0.517    
    SLICE_X8Y116         FDRE (Hold_fdre_C_D)         0.131    -0.386    ps2_kbd/ps2/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.168    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.129ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.129ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.409ns  (logic 2.730ns (50.469%)  route 2.679ns (49.531%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.672    -0.868    pg1/cdr/clk_out1
    RAMB18_X0Y40         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.586 r  pg1/cdr/addr_reg_reg/DOADO[0]
                         net (fo=1, routed)           1.330     2.916    pg1/cdr/digit_word[0]
    SLICE_X8Y100         LUT6 (Prop_lut6_I0_O)        0.124     3.040 f  pg1/cdr/rgb_reg[11]_i_3/O
                         net (fo=4, routed)           0.966     4.007    pg1/cdr/rgb_reg[11]_i_3_n_0
    SLICE_X10Y103        LUT4 (Prop_lut4_I1_O)        0.152     4.159 r  pg1/cdr/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.383     4.542    rgb_next[7]
    SLICE_X11Y103        FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.511     8.490    clk_100
    SLICE_X11Y103        FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.560     9.050    
                         clock uncertainty           -0.074     8.975    
    SLICE_X11Y103        FDRE (Setup_fdre_C_D)       -0.305     8.670    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.670    
                         arrival time                          -4.542    
  -------------------------------------------------------------------
                         slack                                  4.129    

Slack (MET) :             4.209ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.344ns  (logic 0.980ns (18.339%)  route 4.364ns (81.661%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.647    -0.893    vgc/clk_out1
    SLICE_X9Y99          FDCE                                         r  vgc/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  vgc/v_count_reg_reg[5]/Q
                         net (fo=8, routed)           1.043     0.606    vgc/Q[3]
    SLICE_X11Y100        LUT6 (Prop_lut6_I1_O)        0.124     0.730 f  vgc/char_addr_reg[6]_i_3/O
                         net (fo=23, routed)          1.098     1.828    vgc/char_addr_reg[6]_i_3_n_0
    SLICE_X9Y101         LUT5 (Prop_lut5_I0_O)        0.124     1.952 r  vgc/char_addr_reg[5]_i_3/O
                         net (fo=5, routed)           0.749     2.701    vgc/char_addr_reg[5]_i_3_n_0
    SLICE_X8Y104         LUT6 (Prop_lut6_I4_O)        0.124     2.825 r  vgc/char_addr_reg[5]_i_6/O
                         net (fo=11, routed)          0.977     3.802    pg1/cdr/rgb_reg_reg[11]
    SLICE_X9Y103         LUT5 (Prop_lut5_I3_O)        0.152     3.954 r  pg1/cdr/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.497     4.451    pg1_n_3
    SLICE_X10Y103        FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.511     8.490    clk_100
    SLICE_X10Y103        FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism              0.480     8.971    
                         clock uncertainty           -0.074     8.896    
    SLICE_X10Y103        FDRE (Setup_fdre_C_D)       -0.236     8.660    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          8.660    
                         arrival time                          -4.451    
  -------------------------------------------------------------------
                         slack                                  4.209    

Slack (MET) :             4.243ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.316ns  (logic 0.980ns (18.436%)  route 4.336ns (81.564%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.647    -0.893    vgc/clk_out1
    SLICE_X9Y99          FDCE                                         r  vgc/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.456    -0.437 r  vgc/v_count_reg_reg[5]/Q
                         net (fo=8, routed)           1.043     0.606    vgc/Q[3]
    SLICE_X11Y100        LUT6 (Prop_lut6_I1_O)        0.124     0.730 f  vgc/char_addr_reg[6]_i_3/O
                         net (fo=23, routed)          1.098     1.828    vgc/char_addr_reg[6]_i_3_n_0
    SLICE_X9Y101         LUT5 (Prop_lut5_I0_O)        0.124     1.952 r  vgc/char_addr_reg[5]_i_3/O
                         net (fo=5, routed)           0.749     2.701    vgc/char_addr_reg[5]_i_3_n_0
    SLICE_X8Y104         LUT6 (Prop_lut6_I4_O)        0.124     2.825 r  vgc/char_addr_reg[5]_i_6/O
                         net (fo=11, routed)          0.975     3.800    pg1/cdr/rgb_reg_reg[11]
    SLICE_X9Y103         LUT5 (Prop_lut5_I3_O)        0.152     3.952 r  pg1/cdr/rgb_reg1[6]_i_1/O
                         net (fo=1, routed)           0.471     4.423    pg1_n_0
    SLICE_X10Y103        FDRE                                         r  rgb_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.511     8.490    clk_100
    SLICE_X10Y103        FDRE                                         r  rgb_reg1_reg[6]/C
                         clock pessimism              0.480     8.971    
                         clock uncertainty           -0.074     8.896    
    SLICE_X10Y103        FDRE (Setup_fdre_C_D)       -0.230     8.666    rgb_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                          8.666    
                         arrival time                          -4.423    
  -------------------------------------------------------------------
                         slack                                  4.243    

Slack (MET) :             4.627ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.944ns  (logic 2.726ns (55.141%)  route 2.218ns (44.859%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.673    -0.867    pg1/cdr/clk_out1
    RAMB18_X0Y40         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     1.587 r  pg1/cdr/addr_reg_reg/DOBDO[4]
                         net (fo=1, routed)           0.867     2.454    pg1/cdr/pg2/digit_word[4]
    SLICE_X8Y101         LUT6 (Prop_lut6_I0_O)        0.124     2.578 f  pg1/cdr/rgb_reg1[11]_i_2/O
                         net (fo=4, routed)           1.007     3.586    pg1/cdr/rgb_reg1[11]_i_2_n_0
    SLICE_X10Y103        LUT4 (Prop_lut4_I1_O)        0.148     3.734 r  pg1/cdr/rgb_reg1[7]_i_1/O
                         net (fo=1, routed)           0.343     4.077    rgb_next1[7]
    SLICE_X11Y103        FDRE                                         r  rgb_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.511     8.490    clk_100
    SLICE_X11Y103        FDRE                                         r  rgb_reg1_reg[7]/C
                         clock pessimism              0.560     9.050    
                         clock uncertainty           -0.074     8.975    
    SLICE_X11Y103        FDRE (Setup_fdre_C_D)       -0.271     8.704    rgb_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          8.704    
                         arrival time                          -4.077    
  -------------------------------------------------------------------
                         slack                                  4.627    

Slack (MET) :             4.926ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.999ns  (logic 2.702ns (54.056%)  route 2.297ns (45.944%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.672    -0.868    pg1/cdr/clk_out1
    RAMB18_X0Y40         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.586 f  pg1/cdr/addr_reg_reg/DOADO[0]
                         net (fo=1, routed)           1.330     2.916    pg1/cdr/digit_word[0]
    SLICE_X8Y100         LUT6 (Prop_lut6_I0_O)        0.124     3.040 r  pg1/cdr/rgb_reg[11]_i_3/O
                         net (fo=4, routed)           0.966     4.007    pg1/cdr/rgb_reg[11]_i_3_n_0
    SLICE_X10Y103        LUT4 (Prop_lut4_I2_O)        0.124     4.131 r  pg1/cdr/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     4.131    pg1_n_7
    SLICE_X10Y103        FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.511     8.490    clk_100
    SLICE_X10Y103        FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.560     9.050    
                         clock uncertainty           -0.074     8.975    
    SLICE_X10Y103        FDRE (Setup_fdre_C_D)        0.081     9.056    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          9.056    
                         arrival time                          -4.131    
  -------------------------------------------------------------------
                         slack                                  4.926    

Slack (MET) :             4.998ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.817ns  (logic 0.952ns (19.763%)  route 3.865ns (80.237%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.647    -0.893    vgc/clk_out1
    SLICE_X9Y99          FDCE                                         r  vgc/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.456    -0.437 f  vgc/v_count_reg_reg[5]/Q
                         net (fo=8, routed)           1.043     0.606    vgc/Q[3]
    SLICE_X11Y100        LUT6 (Prop_lut6_I1_O)        0.124     0.730 r  vgc/char_addr_reg[6]_i_3/O
                         net (fo=23, routed)          1.098     1.828    vgc/char_addr_reg[6]_i_3_n_0
    SLICE_X9Y101         LUT5 (Prop_lut5_I0_O)        0.124     1.952 f  vgc/char_addr_reg[5]_i_3/O
                         net (fo=5, routed)           0.749     2.701    vgc/char_addr_reg[5]_i_3_n_0
    SLICE_X8Y104         LUT6 (Prop_lut6_I4_O)        0.124     2.825 f  vgc/char_addr_reg[5]_i_6/O
                         net (fo=11, routed)          0.975     3.800    pg1/cdr/rgb_reg_reg[11]
    SLICE_X9Y103         LUT5 (Prop_lut5_I1_O)        0.124     3.924 r  pg1/cdr/rgb_reg1[11]_i_1/O
                         net (fo=1, routed)           0.000     3.924    rgb_next1[11]
    SLICE_X9Y103         FDRE                                         r  rgb_reg1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.508     8.487    clk_100
    SLICE_X9Y103         FDRE                                         r  rgb_reg1_reg[11]/C
                         clock pessimism              0.480     8.968    
                         clock uncertainty           -0.074     8.893    
    SLICE_X9Y103         FDRE (Setup_fdre_C_D)        0.029     8.922    rgb_reg1_reg[11]
  -------------------------------------------------------------------
                         required time                          8.922    
                         arrival time                          -3.924    
  -------------------------------------------------------------------
                         slack                                  4.998    

Slack (MET) :             4.998ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.819ns  (logic 0.952ns (19.755%)  route 3.867ns (80.245%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.647    -0.893    vgc/clk_out1
    SLICE_X9Y99          FDCE                                         r  vgc/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.456    -0.437 f  vgc/v_count_reg_reg[5]/Q
                         net (fo=8, routed)           1.043     0.606    vgc/Q[3]
    SLICE_X11Y100        LUT6 (Prop_lut6_I1_O)        0.124     0.730 r  vgc/char_addr_reg[6]_i_3/O
                         net (fo=23, routed)          1.098     1.828    vgc/char_addr_reg[6]_i_3_n_0
    SLICE_X9Y101         LUT5 (Prop_lut5_I0_O)        0.124     1.952 f  vgc/char_addr_reg[5]_i_3/O
                         net (fo=5, routed)           0.749     2.701    vgc/char_addr_reg[5]_i_3_n_0
    SLICE_X8Y104         LUT6 (Prop_lut6_I4_O)        0.124     2.825 f  vgc/char_addr_reg[5]_i_6/O
                         net (fo=11, routed)          0.977     3.802    pg1/cdr/rgb_reg_reg[11]
    SLICE_X9Y103         LUT5 (Prop_lut5_I1_O)        0.124     3.926 r  pg1/cdr/rgb_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     3.926    rgb_next[11]
    SLICE_X9Y103         FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.508     8.487    clk_100
    SLICE_X9Y103         FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.480     8.968    
                         clock uncertainty           -0.074     8.893    
    SLICE_X9Y103         FDRE (Setup_fdre_C_D)        0.031     8.924    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          8.924    
                         arrival time                          -3.926    
  -------------------------------------------------------------------
                         slack                                  4.998    

Slack (MET) :             5.343ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.576ns  (logic 2.702ns (59.045%)  route 1.874ns (40.955%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.673    -0.867    pg1/cdr/clk_out1
    RAMB18_X0Y40         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     1.587 f  pg1/cdr/addr_reg_reg/DOBDO[4]
                         net (fo=1, routed)           0.867     2.454    pg1/cdr/pg2/digit_word[4]
    SLICE_X8Y101         LUT6 (Prop_lut6_I0_O)        0.124     2.578 r  pg1/cdr/rgb_reg1[11]_i_2/O
                         net (fo=4, routed)           1.007     3.586    pg1/cdr/rgb_reg1[11]_i_2_n_0
    SLICE_X10Y103        LUT4 (Prop_lut4_I2_O)        0.124     3.710 r  pg1/cdr/rgb_reg1[10]_i_2/O
                         net (fo=1, routed)           0.000     3.710    pg1_n_6
    SLICE_X10Y103        FDRE                                         r  rgb_reg1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.511     8.490    clk_100
    SLICE_X10Y103        FDRE                                         r  rgb_reg1_reg[10]/C
                         clock pessimism              0.560     9.050    
                         clock uncertainty           -0.074     8.975    
    SLICE_X10Y103        FDRE (Setup_fdre_C_D)        0.077     9.052    rgb_reg1_reg[10]
  -------------------------------------------------------------------
                         required time                          9.052    
                         arrival time                          -3.710    
  -------------------------------------------------------------------
                         slack                                  5.343    

Slack (MET) :             6.101ns  (required time - arrival time)
  Source:                 clock_and_calendar/bin_clk/ctr_1Hz_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/ctr_1Hz_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 0.828ns (21.580%)  route 3.009ns (78.420%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.702    -0.838    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y115         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  clock_and_calendar/bin_clk/ctr_1Hz_reg[30]/Q
                         net (fo=2, routed)           0.832     0.450    clock_and_calendar/bin_clk/ctr_1Hz[30]
    SLICE_X2Y114         LUT4 (Prop_lut4_I1_O)        0.124     0.574 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8/O
                         net (fo=1, routed)           0.670     1.244    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8_n_0
    SLICE_X2Y114         LUT5 (Prop_lut5_I4_O)        0.124     1.368 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4/O
                         net (fo=32, routed)          1.506     2.875    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4_n_0
    SLICE_X0Y110         LUT5 (Prop_lut5_I2_O)        0.124     2.999 r  clock_and_calendar/bin_clk/ctr_1Hz[4]_i_1/O
                         net (fo=1, routed)           0.000     2.999    clock_and_calendar/bin_clk/ctr_1Hz_1[4]
    SLICE_X0Y110         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.587     8.566    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y110         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[4]/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.067    
    SLICE_X0Y110         FDCE (Setup_fdce_C_D)        0.032     9.099    clock_and_calendar/bin_clk/ctr_1Hz_reg[4]
  -------------------------------------------------------------------
                         required time                          9.099    
                         arrival time                          -2.999    
  -------------------------------------------------------------------
                         slack                                  6.101    

Slack (MET) :             6.101ns  (required time - arrival time)
  Source:                 clock_and_calendar/bin_clk/ctr_1Hz_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/ctr_1Hz_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.828ns (21.587%)  route 3.008ns (78.413%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.702    -0.838    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y115         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  clock_and_calendar/bin_clk/ctr_1Hz_reg[30]/Q
                         net (fo=2, routed)           0.832     0.450    clock_and_calendar/bin_clk/ctr_1Hz[30]
    SLICE_X2Y114         LUT4 (Prop_lut4_I1_O)        0.124     0.574 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8/O
                         net (fo=1, routed)           0.670     1.244    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_8_n_0
    SLICE_X2Y114         LUT5 (Prop_lut5_I4_O)        0.124     1.368 r  clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4/O
                         net (fo=32, routed)          1.505     2.874    clock_and_calendar/bin_clk/ctr_1Hz[31]_i_4_n_0
    SLICE_X0Y110         LUT5 (Prop_lut5_I2_O)        0.124     2.998 r  clock_and_calendar/bin_clk/ctr_1Hz[3]_i_1/O
                         net (fo=1, routed)           0.000     2.998    clock_and_calendar/bin_clk/ctr_1Hz_1[3]
    SLICE_X0Y110         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          1.587     8.566    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y110         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[3]/C
                         clock pessimism              0.576     9.142    
                         clock uncertainty           -0.074     9.067    
    SLICE_X0Y110         FDCE (Setup_fdce_C_D)        0.031     9.098    clock_and_calendar/bin_clk/ctr_1Hz_reg[3]
  -------------------------------------------------------------------
                         required time                          9.098    
                         arrival time                          -2.998    
  -------------------------------------------------------------------
                         slack                                  6.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/b_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/c_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.599    -0.565    clock_and_calendar/bin_clk/clk_out1
    SLICE_X3Y100         FDRE                                         r  clock_and_calendar/bin_clk/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  clock_and_calendar/bin_clk/b_reg/Q
                         net (fo=1, routed)           0.170    -0.254    clock_and_calendar/bin_clk/b_reg_n_0
    SLICE_X2Y100         FDRE                                         r  clock_and_calendar/bin_clk/c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.872    -0.801    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y100         FDRE                                         r  clock_and_calendar/bin_clk/c_reg/C
                         clock pessimism              0.249    -0.552    
                         clock uncertainty            0.074    -0.478    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.059    -0.419    clock_and_calendar/bin_clk/c_reg
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/e_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.604    -0.560    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y96          FDRE                                         r  clock_and_calendar/bin_clk/d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  clock_and_calendar/bin_clk/d_reg/Q
                         net (fo=1, routed)           0.172    -0.247    clock_and_calendar/bin_clk/d_reg_n_0
    SLICE_X0Y96          FDRE                                         r  clock_and_calendar/bin_clk/e_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.877    -0.796    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y96          FDRE                                         r  clock_and_calendar/bin_clk/e_reg/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.074    -0.486    
    SLICE_X0Y96          FDRE (Hold_fdre_C_D)         0.070    -0.416    clock_and_calendar/bin_clk/e_reg
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 vgc/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgc/v_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.227ns (63.774%)  route 0.129ns (36.226%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.570    -0.594    vgc/clk_out1
    SLICE_X11Y101        FDCE                                         r  vgc/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDCE (Prop_fdce_C_Q)         0.128    -0.466 r  vgc/v_count_reg_reg[0]/Q
                         net (fo=11, routed)          0.129    -0.337    vgc/w_y[0]
    SLICE_X11Y101        LUT6 (Prop_lut6_I5_O)        0.099    -0.238 r  vgc/v_sync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.238    vgc/v_sync_next
    SLICE_X11Y101        FDCE                                         r  vgc/v_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.841    -0.832    vgc/clk_out1
    SLICE_X11Y101        FDCE                                         r  vgc/v_sync_reg_reg/C
                         clock pessimism              0.238    -0.594    
                         clock uncertainty            0.074    -0.520    
    SLICE_X11Y101        FDCE (Hold_fdce_C_D)         0.091    -0.429    vgc/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/g_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/h_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.599    -0.565    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y100         FDRE                                         r  clock_and_calendar/bin_clk/g_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  clock_and_calendar/bin_clk/g_reg/Q
                         net (fo=1, routed)           0.170    -0.231    clock_and_calendar/bin_clk/g_reg_n_0
    SLICE_X2Y100         FDRE                                         r  clock_and_calendar/bin_clk/h_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.872    -0.801    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y100         FDRE                                         r  clock_and_calendar/bin_clk/h_reg/C
                         clock pessimism              0.236    -0.565    
                         clock uncertainty            0.074    -0.491    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.063    -0.428    clock_and_calendar/bin_clk/h_reg
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/a_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.141ns (22.885%)  route 0.475ns (77.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.604    -0.560    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y96          FDRE                                         r  clock_and_calendar/bin_clk/a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  clock_and_calendar/bin_clk/a_reg/Q
                         net (fo=1, routed)           0.475     0.056    clock_and_calendar/bin_clk/a_reg_n_0
    SLICE_X3Y100         FDRE                                         r  clock_and_calendar/bin_clk/b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.872    -0.801    clock_and_calendar/bin_clk/clk_out1
    SLICE_X3Y100         FDRE                                         r  clock_and_calendar/bin_clk/b_reg/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.074    -0.218    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.070    -0.148    clock_and_calendar/bin_clk/b_reg
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/r_1Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/r_1Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.209ns (50.601%)  route 0.204ns (49.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.596    -0.568    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y110         FDRE                                         r  clock_and_calendar/bin_clk/r_1Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  clock_and_calendar/bin_clk/r_1Hz_reg/Q
                         net (fo=19, routed)          0.204    -0.200    clock_and_calendar/bin_clk/CLK
    SLICE_X2Y110         LUT6 (Prop_lut6_I5_O)        0.045    -0.155 r  clock_and_calendar/bin_clk/r_1Hz_i_1/O
                         net (fo=1, routed)           0.000    -0.155    clock_and_calendar/bin_clk/r_1Hz_i_1_n_0
    SLICE_X2Y110         FDRE                                         r  clock_and_calendar/bin_clk/r_1Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.869    -0.804    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y110         FDRE                                         r  clock_and_calendar/bin_clk/r_1Hz_reg/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.120    -0.374    clock_and_calendar/bin_clk/r_1Hz_reg
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/h_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.563%)  route 0.204ns (55.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.599    -0.565    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y100         FDRE                                         r  clock_and_calendar/bin_clk/h_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  clock_and_calendar/bin_clk/h_reg/Q
                         net (fo=1, routed)           0.204    -0.197    clock_and_calendar/bin_clk/h_reg_n_0
    SLICE_X2Y100         FDRE                                         r  clock_and_calendar/bin_clk/i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.872    -0.801    clock_and_calendar/bin_clk/clk_out1
    SLICE_X2Y100         FDRE                                         r  clock_and_calendar/bin_clk/i_reg/C
                         clock pessimism              0.236    -0.565    
                         clock uncertainty            0.074    -0.491    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.063    -0.428    clock_and_calendar/bin_clk/i_reg
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vgc/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgc/h_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.209ns (44.524%)  route 0.260ns (55.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.570    -0.594    vgc/clk_out1
    SLICE_X10Y102        FDCE                                         r  vgc/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDCE (Prop_fdce_C_Q)         0.164    -0.430 f  vgc/h_count_reg_reg[8]/Q
                         net (fo=21, routed)          0.260    -0.170    vgc/w_x[8]
    SLICE_X8Y104         LUT6 (Prop_lut6_I0_O)        0.045    -0.125 r  vgc/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.125    vgc/h_sync_next
    SLICE_X8Y104         FDCE                                         r  vgc/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.840    -0.833    vgc/clk_out1
    SLICE_X8Y104         FDCE                                         r  vgc/h_sync_reg_reg/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.074    -0.484    
    SLICE_X8Y104         FDCE (Hold_fdce_C_D)         0.121    -0.363    vgc/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 start/gamestart_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start/gamestart_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.209ns (47.022%)  route 0.235ns (52.978%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.567    -0.597    start/clk_out1
    SLICE_X10Y110        FDRE                                         r  start/gamestart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y110        FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  start/gamestart_reg/Q
                         net (fo=5, routed)           0.235    -0.198    key_decoder/gamestart
    SLICE_X10Y110        LUT4 (Prop_lut4_I0_O)        0.045    -0.153 r  key_decoder/gamestart_i_1/O
                         net (fo=1, routed)           0.000    -0.153    start/gamestart_reg_0
    SLICE_X10Y110        FDRE                                         r  start/gamestart_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.838    -0.835    start/clk_out1
    SLICE_X10Y110        FDRE                                         r  start/gamestart_reg/C
                         clock pessimism              0.238    -0.597    
                         clock uncertainty            0.074    -0.523    
    SLICE_X10Y110        FDRE (Hold_fdre_C_D)         0.121    -0.402    start/gamestart_reg
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.209%)  route 0.255ns (57.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.596    -0.568    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y111         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.141    -0.427 f  clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/Q
                         net (fo=3, routed)           0.255    -0.173    clock_and_calendar/bin_clk/ctr_1Hz[0]
    SLICE_X0Y111         LUT1 (Prop_lut1_I0_O)        0.045    -0.128 r  clock_and_calendar/bin_clk/ctr_1Hz[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.128    clock_and_calendar/bin_clk/ctr_1Hz_1[0]
    SLICE_X0Y111         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=77, routed)          0.869    -0.804    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y111         FDCE                                         r  clock_and_calendar/bin_clk/ctr_1Hz_reg[0]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X0Y111         FDCE (Hold_fdce_C_D)         0.092    -0.402    clock_and_calendar/bin_clk/ctr_1Hz_reg[0]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.274    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       13.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.730ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.239ns  (logic 1.014ns (16.254%)  route 5.225ns (83.746%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518    -0.397 f  ps2_kbd/ps2/q_reg[5]/Q
                         net (fo=75, routed)          2.752     2.355    ps2_kbd/ps2/p_0_in_1[4]
    SLICE_X9Y112         LUT2 (Prop_lut2_I1_O)        0.124     2.479 r  ps2_kbd/ps2/scancode[1]_i_14/O
                         net (fo=1, routed)           0.812     3.291    ps2_kbd/ps2/scancode[1]_i_14_n_0
    SLICE_X9Y113         LUT6 (Prop_lut6_I3_O)        0.124     3.415 r  ps2_kbd/ps2/scancode[1]_i_8/O
                         net (fo=1, routed)           0.638     4.053    ps2_kbd/ps2/scancode[1]_i_8_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I4_O)        0.124     4.177 r  ps2_kbd/ps2/scancode[1]_i_3/O
                         net (fo=1, routed)           1.022     5.199    ps2_kbd/ps2/scancode[1]_i_3_n_0
    SLICE_X8Y113         LUT6 (Prop_lut6_I1_O)        0.124     5.323 r  ps2_kbd/ps2/scancode[1]_i_1/O
                         net (fo=1, routed)           0.000     5.323    ps2_kbd/ps2/p_0_in_0[1]
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/scancode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.503    18.482    ps2_kbd/ps2/CLK
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/scancode_reg[1]/C
                         clock pessimism              0.578    19.060    
                         clock uncertainty           -0.084    18.976    
    SLICE_X8Y113         FDRE (Setup_fdre_C_D)        0.077    19.053    ps2_kbd/ps2/scancode_reg[1]
  -------------------------------------------------------------------
                         required time                         19.053    
                         arrival time                          -5.323    
  -------------------------------------------------------------------
                         slack                                 13.730    

Slack (MET) :             14.094ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.876ns  (logic 1.014ns (17.256%)  route 4.862ns (82.744%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518    -0.397 r  ps2_kbd/ps2/q_reg[5]/Q
                         net (fo=75, routed)          2.350     1.953    ps2_kbd/ps2/p_0_in_1[4]
    SLICE_X11Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.077 f  ps2_kbd/ps2/scancode[5]_i_25/O
                         net (fo=1, routed)           0.867     2.945    ps2_kbd/ps2/scancode[5]_i_25_n_0
    SLICE_X10Y110        LUT6 (Prop_lut6_I0_O)        0.124     3.069 f  ps2_kbd/ps2/scancode[5]_i_16/O
                         net (fo=1, routed)           0.821     3.890    ps2_kbd/ps2/scancode[5]_i_16_n_0
    SLICE_X9Y109         LUT6 (Prop_lut6_I5_O)        0.124     4.014 r  ps2_kbd/ps2/scancode[5]_i_4/O
                         net (fo=1, routed)           0.823     4.837    ps2_kbd/ps2/scancode[5]_i_4_n_0
    SLICE_X8Y111         LUT6 (Prop_lut6_I2_O)        0.124     4.961 r  ps2_kbd/ps2/scancode[5]_i_1/O
                         net (fo=1, routed)           0.000     4.961    ps2_kbd/ps2/p_0_in_0[5]
    SLICE_X8Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.505    18.484    ps2_kbd/ps2/CLK
    SLICE_X8Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[5]/C
                         clock pessimism              0.578    19.062    
                         clock uncertainty           -0.084    18.978    
    SLICE_X8Y111         FDRE (Setup_fdre_C_D)        0.077    19.055    ps2_kbd/ps2/scancode_reg[5]
  -------------------------------------------------------------------
                         required time                         19.055    
                         arrival time                          -4.961    
  -------------------------------------------------------------------
                         slack                                 14.094    

Slack (MET) :             14.136ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.884ns  (logic 1.332ns (22.638%)  route 4.552ns (77.362%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 18.564 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518    -0.397 r  ps2_kbd/ps2/q_reg[1]/Q
                         net (fo=81, routed)          2.862     2.465    ps2_kbd/ps2/p_0_in_1[0]
    SLICE_X6Y109         LUT3 (Prop_lut3_I1_O)        0.150     2.615 r  ps2_kbd/ps2/scancode[3]_i_19/O
                         net (fo=1, routed)           0.881     3.497    ps2_kbd/ps2/scancode[3]_i_19_n_0
    SLICE_X6Y109         LUT6 (Prop_lut6_I3_O)        0.328     3.825 f  ps2_kbd/ps2/scancode[3]_i_7/O
                         net (fo=1, routed)           0.808     4.633    ps2_kbd/ps2/scancode[3]_i_7_n_0
    SLICE_X7Y110         LUT6 (Prop_lut6_I3_O)        0.124     4.757 r  ps2_kbd/ps2/scancode[3]_i_2/O
                         net (fo=1, routed)           0.000     4.757    ps2_kbd/ps2/scancode[3]_i_2_n_0
    SLICE_X7Y110         MUXF7 (Prop_muxf7_I0_O)      0.212     4.969 r  ps2_kbd/ps2/scancode_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     4.969    ps2_kbd/ps2/p_0_in_0[3]
    SLICE_X7Y110         FDRE                                         r  ps2_kbd/ps2/scancode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.585    18.564    ps2_kbd/ps2/CLK
    SLICE_X7Y110         FDRE                                         r  ps2_kbd/ps2/scancode_reg[3]/C
                         clock pessimism              0.560    19.124    
                         clock uncertainty           -0.084    19.040    
    SLICE_X7Y110         FDRE (Setup_fdre_C_D)        0.064    19.104    ps2_kbd/ps2/scancode_reg[3]
  -------------------------------------------------------------------
                         required time                         19.104    
                         arrival time                          -4.969    
  -------------------------------------------------------------------
                         slack                                 14.136    

Slack (MET) :             14.246ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.738ns  (logic 1.123ns (19.572%)  route 4.615ns (80.428%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518    -0.397 r  ps2_kbd/ps2/q_reg[1]/Q
                         net (fo=81, routed)          3.039     2.642    ps2_kbd/ps2/p_0_in_1[0]
    SLICE_X7Y109         LUT6 (Prop_lut6_I1_O)        0.124     2.766 f  ps2_kbd/ps2/scancode[0]_i_6/O
                         net (fo=1, routed)           0.937     3.703    ps2_kbd/ps2/scancode[0]_i_6_n_0
    SLICE_X7Y110         LUT5 (Prop_lut5_I0_O)        0.154     3.857 r  ps2_kbd/ps2/scancode[0]_i_2/O
                         net (fo=1, routed)           0.639     4.496    ps2_kbd/ps2/scancode[0]_i_2_n_0
    SLICE_X7Y111         LUT6 (Prop_lut6_I0_O)        0.327     4.823 r  ps2_kbd/ps2/scancode[0]_i_1/O
                         net (fo=1, routed)           0.000     4.823    ps2_kbd/ps2/p_0_in_0[0]
    SLICE_X7Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.584    18.563    ps2_kbd/ps2/CLK
    SLICE_X7Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[0]/C
                         clock pessimism              0.560    19.123    
                         clock uncertainty           -0.084    19.039    
    SLICE_X7Y111         FDRE (Setup_fdre_C_D)        0.029    19.068    ps2_kbd/ps2/scancode_reg[0]
  -------------------------------------------------------------------
                         required time                         19.068    
                         arrival time                          -4.823    
  -------------------------------------------------------------------
                         slack                                 14.246    

Slack (MET) :             14.506ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.467ns  (logic 0.890ns (16.280%)  route 4.577ns (83.720%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518    -0.397 r  ps2_kbd/ps2/q_reg[1]/Q
                         net (fo=81, routed)          2.527     2.130    ps2_kbd/ps2/p_0_in_1[0]
    SLICE_X6Y111         LUT6 (Prop_lut6_I0_O)        0.124     2.254 f  ps2_kbd/ps2/scancode[4]_i_12/O
                         net (fo=1, routed)           1.037     3.291    ps2_kbd/ps2/scancode[4]_i_12_n_0
    SLICE_X8Y112         LUT5 (Prop_lut5_I4_O)        0.124     3.415 f  ps2_kbd/ps2/scancode[4]_i_3/O
                         net (fo=1, routed)           1.013     4.428    ps2_kbd/ps2/scancode[4]_i_3_n_0
    SLICE_X8Y113         LUT6 (Prop_lut6_I3_O)        0.124     4.552 r  ps2_kbd/ps2/scancode[4]_i_1/O
                         net (fo=1, routed)           0.000     4.552    ps2_kbd/ps2/p_0_in_0[4]
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/scancode_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.503    18.482    ps2_kbd/ps2/CLK
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/scancode_reg[4]/C
                         clock pessimism              0.578    19.060    
                         clock uncertainty           -0.084    18.976    
    SLICE_X8Y113         FDRE (Setup_fdre_C_D)        0.081    19.057    ps2_kbd/ps2/scancode_reg[4]
  -------------------------------------------------------------------
                         required time                         19.057    
                         arrival time                          -4.552    
  -------------------------------------------------------------------
                         slack                                 14.506    

Slack (MET) :             14.911ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 0.952ns (18.994%)  route 4.060ns (81.006%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  ps2_kbd/ps2/q_reg[7]/Q
                         net (fo=52, routed)          2.286     1.827    ps2_kbd/ps2/p_0_in_1[6]
    SLICE_X4Y111         LUT6 (Prop_lut6_I3_O)        0.124     1.951 f  ps2_kbd/ps2/scancode[2]_i_17/O
                         net (fo=1, routed)           0.674     2.625    ps2_kbd/ps2/scancode[2]_i_17_n_0
    SLICE_X4Y111         LUT6 (Prop_lut6_I2_O)        0.124     2.749 r  ps2_kbd/ps2/scancode[2]_i_12/O
                         net (fo=1, routed)           0.570     3.319    ps2_kbd/ps2/scancode[2]_i_12_n_0
    SLICE_X5Y111         LUT6 (Prop_lut6_I0_O)        0.124     3.443 r  ps2_kbd/ps2/scancode[2]_i_4/O
                         net (fo=1, routed)           0.530     3.973    ps2_kbd/ps2/scancode[2]_i_4_n_0
    SLICE_X9Y110         LUT6 (Prop_lut6_I5_O)        0.124     4.097 r  ps2_kbd/ps2/scancode[2]_i_1/O
                         net (fo=1, routed)           0.000     4.097    ps2_kbd/ps2/p_0_in_0[2]
    SLICE_X9Y110         FDRE                                         r  ps2_kbd/ps2/scancode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.506    18.485    ps2_kbd/ps2/CLK
    SLICE_X9Y110         FDRE                                         r  ps2_kbd/ps2/scancode_reg[2]/C
                         clock pessimism              0.578    19.063    
                         clock uncertainty           -0.084    18.979    
    SLICE_X9Y110         FDRE (Setup_fdre_C_D)        0.029    19.008    ps2_kbd/ps2/scancode_reg[2]
  -------------------------------------------------------------------
                         required time                         19.008    
                         arrival time                          -4.097    
  -------------------------------------------------------------------
                         slack                                 14.911    

Slack (MET) :             15.085ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 1.332ns (27.005%)  route 3.600ns (72.995%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 18.562 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518    -0.397 r  ps2_kbd/ps2/q_reg[1]/Q
                         net (fo=81, routed)          2.036     1.639    ps2_kbd/ps2/p_0_in_1[0]
    SLICE_X9Y111         LUT5 (Prop_lut5_I1_O)        0.152     1.791 r  ps2_kbd/ps2/scancode[7]_i_13/O
                         net (fo=3, routed)           0.703     2.494    ps2_kbd/ps2/scancode[7]_i_13_n_0
    SLICE_X8Y111         LUT6 (Prop_lut6_I1_O)        0.326     2.820 r  ps2_kbd/ps2/scancode[6]_i_6/O
                         net (fo=1, routed)           0.862     3.681    ps2_kbd/ps2/scancode[6]_i_6_n_0
    SLICE_X7Y112         LUT6 (Prop_lut6_I5_O)        0.124     3.805 r  ps2_kbd/ps2/scancode[6]_i_2/O
                         net (fo=1, routed)           0.000     3.805    ps2_kbd/ps2/scancode[6]_i_2_n_0
    SLICE_X7Y112         MUXF7 (Prop_muxf7_I0_O)      0.212     4.017 r  ps2_kbd/ps2/scancode_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     4.017    ps2_kbd/ps2/p_0_in_0[6]
    SLICE_X7Y112         FDRE                                         r  ps2_kbd/ps2/scancode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.583    18.562    ps2_kbd/ps2/CLK
    SLICE_X7Y112         FDRE                                         r  ps2_kbd/ps2/scancode_reg[6]/C
                         clock pessimism              0.560    19.122    
                         clock uncertainty           -0.084    19.038    
    SLICE_X7Y112         FDRE (Setup_fdre_C_D)        0.064    19.102    ps2_kbd/ps2/scancode_reg[6]
  -------------------------------------------------------------------
                         required time                         19.102    
                         arrival time                          -4.017    
  -------------------------------------------------------------------
                         slack                                 15.085    

Slack (MET) :             15.241ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 0.890ns (18.820%)  route 3.839ns (81.180%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.518    -0.397 r  ps2_kbd/ps2/q_reg[3]/Q
                         net (fo=83, routed)          2.652     2.255    ps2_kbd/ps2/p_0_in_1[2]
    SLICE_X5Y113         LUT6 (Prop_lut6_I5_O)        0.124     2.379 r  ps2_kbd/ps2/scancode[7]_i_9/O
                         net (fo=1, routed)           0.151     2.530    ps2_kbd/ps2/scancode[7]_i_9_n_0
    SLICE_X5Y113         LUT6 (Prop_lut6_I0_O)        0.124     2.654 r  ps2_kbd/ps2/scancode[7]_i_6/O
                         net (fo=1, routed)           1.036     3.690    ps2_kbd/ps2/scancode[7]_i_6_n_0
    SLICE_X8Y113         LUT6 (Prop_lut6_I2_O)        0.124     3.814 r  ps2_kbd/ps2/scancode[7]_i_2/O
                         net (fo=1, routed)           0.000     3.814    ps2_kbd/ps2/p_0_in_0[7]
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/scancode_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.503    18.482    ps2_kbd/ps2/CLK
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/scancode_reg[7]/C
                         clock pessimism              0.578    19.060    
                         clock uncertainty           -0.084    18.976    
    SLICE_X8Y113         FDRE (Setup_fdre_C_D)        0.079    19.055    ps2_kbd/ps2/scancode_reg[7]
  -------------------------------------------------------------------
                         required time                         19.055    
                         arrival time                          -3.814    
  -------------------------------------------------------------------
                         slack                                 15.241    

Slack (MET) :             15.313ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.436ns  (logic 0.938ns (21.147%)  route 3.498ns (78.853%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 18.562 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.625    -0.915    ps2_kbd/ps2/CLK
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         FDRE (Prop_fdre_C_Q)         0.456    -0.459 f  ps2_kbd/ps2/q_reg[8]/Q
                         net (fo=32, routed)          1.463     1.004    ps2_kbd/ps2/p_0_in_1[7]
    SLICE_X9Y111         LUT2 (Prop_lut2_I0_O)        0.150     1.154 f  ps2_kbd/ps2/scancode[7]_i_5/O
                         net (fo=2, routed)           0.656     1.810    ps2_kbd/ps2/scancode[7]_i_5_n_0
    SLICE_X9Y112         LUT6 (Prop_lut6_I5_O)        0.332     2.142 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=12, routed)          1.378     3.521    ps2_kbd/ps2/output_strobe
    SLICE_X7Y112         FDRE                                         r  ps2_kbd/ps2/scancode_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.583    18.562    ps2_kbd/ps2/CLK
    SLICE_X7Y112         FDRE                                         r  ps2_kbd/ps2/scancode_reg[6]/C
                         clock pessimism              0.560    19.122    
                         clock uncertainty           -0.084    19.038    
    SLICE_X7Y112         FDRE (Setup_fdre_C_CE)      -0.205    18.833    ps2_kbd/ps2/scancode_reg[6]
  -------------------------------------------------------------------
                         required time                         18.833    
                         arrival time                          -3.521    
  -------------------------------------------------------------------
                         slack                                 15.313    

Slack (MET) :             15.315ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/timer_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 0.828ns (20.908%)  route 3.132ns (79.092%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.697    -0.843    ps2_kbd/ps2/CLK
    SLICE_X7Y118         FDRE                                         r  ps2_kbd/ps2/timer_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y118         FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  ps2_kbd/ps2/timer_cnt_reg[11]/Q
                         net (fo=2, routed)           0.834     0.446    ps2_kbd/ps2/timer_cnt_reg[11]
    SLICE_X6Y116         LUT4 (Prop_lut4_I0_O)        0.124     0.570 f  ps2_kbd/ps2/timer_cnt[0]_i_5/O
                         net (fo=1, routed)           0.661     1.232    ps2_kbd/ps2/timer_cnt[0]_i_5_n_0
    SLICE_X6Y117         LUT5 (Prop_lut5_I1_O)        0.124     1.356 f  ps2_kbd/ps2/timer_cnt[0]_i_2/O
                         net (fo=14, routed)          1.061     2.417    ps2_kbd/ps2/sel
    SLICE_X8Y116         LUT5 (Prop_lut5_I2_O)        0.124     2.541 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.577     3.117    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X8Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.501    18.480    ps2_kbd/ps2/CLK
    SLICE_X8Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
                         clock pessimism              0.560    19.040    
                         clock uncertainty           -0.084    18.956    
    SLICE_X8Y116         FDRE (Setup_fdre_C_R)       -0.524    18.432    ps2_kbd/ps2/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         18.432    
                         arrival time                          -3.117    
  -------------------------------------------------------------------
                         slack                                 15.315    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_clk_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.679%)  route 0.122ns (39.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.563    -0.601    ps2_kbd/ps2/CLK
    SLICE_X9Y117         FDPE                                         r  ps2_kbd/ps2/ps2_clk_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  ps2_kbd/ps2/ps2_clk_s_reg/Q
                         net (fo=5, routed)           0.122    -0.338    ps2_kbd/ps2/ps2_clk_s
    SLICE_X8Y117         LUT3 (Prop_lut3_I1_O)        0.048    -0.290 r  ps2_kbd/ps2/FSM_onehot_st[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    ps2_kbd/ps2/FSM_onehot_st[3]_i_1_n_0
    SLICE_X8Y117         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.832    -0.841    ps2_kbd/ps2/CLK
    SLICE_X8Y117         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
                         clock pessimism              0.253    -0.588    
                         clock uncertainty            0.084    -0.505    
    SLICE_X8Y117         FDRE (Hold_fdre_C_D)         0.131    -0.374    ps2_kbd/ps2/FSM_onehot_st_reg[3]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_clk_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.563    -0.601    ps2_kbd/ps2/CLK
    SLICE_X9Y117         FDPE                                         r  ps2_kbd/ps2/ps2_clk_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDPE (Prop_fdpe_C_Q)         0.141    -0.460 r  ps2_kbd/ps2/ps2_clk_s_reg/Q
                         net (fo=5, routed)           0.122    -0.338    ps2_kbd/ps2/ps2_clk_s
    SLICE_X8Y117         LUT4 (Prop_lut4_I2_O)        0.045    -0.293 r  ps2_kbd/ps2/FSM_onehot_st[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    ps2_kbd/ps2/FSM_onehot_st[2]_i_1_n_0
    SLICE_X8Y117         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.832    -0.841    ps2_kbd/ps2/CLK
    SLICE_X8Y117         FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[2]/C
                         clock pessimism              0.253    -0.588    
                         clock uncertainty            0.084    -0.505    
    SLICE_X8Y117         FDRE (Hold_fdre_C_D)         0.120    -0.385    ps2_kbd/ps2/FSM_onehot_st_reg[2]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_clk_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.524%)  route 0.126ns (40.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.563    -0.601    ps2_kbd/ps2/CLK
    SLICE_X9Y117         FDPE                                         r  ps2_kbd/ps2/ps2_clk_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  ps2_kbd/ps2/ps2_clk_s_reg/Q
                         net (fo=5, routed)           0.126    -0.334    ps2_kbd/ps2/ps2_clk_s
    SLICE_X8Y117         LUT4 (Prop_lut4_I1_O)        0.045    -0.289 r  ps2_kbd/ps2/FSM_onehot_st[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    ps2_kbd/ps2/FSM_onehot_st[0]_i_1_n_0
    SLICE_X8Y117         FDSE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.832    -0.841    ps2_kbd/ps2/CLK
    SLICE_X8Y117         FDSE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[0]/C
                         clock pessimism              0.253    -0.588    
                         clock uncertainty            0.084    -0.505    
    SLICE_X8Y117         FDSE (Hold_fdse_C_D)         0.121    -0.384    ps2_kbd/ps2/FSM_onehot_st_reg[0]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/hold_release_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/hold_release_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.296%)  route 0.133ns (41.704%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.565    -0.599    ps2_kbd/ps2/CLK
    SLICE_X11Y113        FDRE                                         r  ps2_kbd/ps2/hold_release_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  ps2_kbd/ps2/hold_release_reg/Q
                         net (fo=3, routed)           0.133    -0.325    ps2_kbd/ps2/hold_release
    SLICE_X11Y113        LUT4 (Prop_lut4_I0_O)        0.045    -0.280 r  ps2_kbd/ps2/hold_release_i_1/O
                         net (fo=1, routed)           0.000    -0.280    ps2_kbd/ps2/hold_release_i_1_n_0
    SLICE_X11Y113        FDRE                                         r  ps2_kbd/ps2/hold_release_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.835    -0.838    ps2_kbd/ps2/CLK
    SLICE_X11Y113        FDRE                                         r  ps2_kbd/ps2/hold_release_reg/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.084    -0.516    
    SLICE_X11Y113        FDRE (Hold_fdre_C_D)         0.092    -0.424    ps2_kbd/ps2/hold_release_reg
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.738%)  route 0.181ns (49.262%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.565    -0.599    ps2_kbd/ps2/CLK
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  ps2_kbd/ps2/q_reg[7]/Q
                         net (fo=52, routed)          0.181    -0.278    ps2_kbd/ps2/p_0_in_1[6]
    SLICE_X8Y113         LUT6 (Prop_lut6_I3_O)        0.045    -0.233 r  ps2_kbd/ps2/scancode[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.233    ps2_kbd/ps2/p_0_in_0[7]
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/scancode_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.835    -0.838    ps2_kbd/ps2/CLK
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/scancode_reg[7]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.084    -0.501    
    SLICE_X8Y113         FDRE (Hold_fdre_C_D)         0.121    -0.380    ps2_kbd/ps2/scancode_reg[7]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/hold_release_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/released_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.514%)  route 0.183ns (56.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.565    -0.599    ps2_kbd/ps2/CLK
    SLICE_X11Y113        FDRE                                         r  ps2_kbd/ps2/hold_release_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  ps2_kbd/ps2/hold_release_reg/Q
                         net (fo=3, routed)           0.183    -0.275    ps2_kbd/ps2/hold_release
    SLICE_X11Y111        FDSE                                         r  ps2_kbd/ps2/released_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.838    -0.835    ps2_kbd/ps2/CLK
    SLICE_X11Y111        FDSE                                         r  ps2_kbd/ps2/released_reg/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.084    -0.498    
    SLICE_X11Y111        FDSE (Hold_fdse_C_D)         0.070    -0.428    ps2_kbd/ps2/released_reg
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.009%)  route 0.172ns (54.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.565    -0.599    ps2_kbd/ps2/CLK
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  ps2_kbd/ps2/q_reg[10]/Q
                         net (fo=1, routed)           0.172    -0.286    ps2_kbd/ps2/p_9_in
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.835    -0.838    ps2_kbd/ps2/CLK
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[9]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.084    -0.516    
    SLICE_X9Y114         FDRE (Hold_fdre_C_D)         0.072    -0.444    ps2_kbd/ps2/q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.565    -0.599    ps2_kbd/ps2/CLK
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  ps2_kbd/ps2/q_reg[9]/Q
                         net (fo=1, routed)           0.176    -0.282    ps2_kbd/ps2/q_reg_n_0_[9]
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.835    -0.838    ps2_kbd/ps2/CLK
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[8]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.084    -0.516    
    SLICE_X9Y114         FDRE (Hold_fdre_C_D)         0.070    -0.446    ps2_kbd/ps2/q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.700%)  route 0.180ns (52.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.565    -0.599    ps2_kbd/ps2/CLK
    SLICE_X10Y114        FDRE                                         r  ps2_kbd/ps2/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  ps2_kbd/ps2/q_reg[2]/Q
                         net (fo=84, routed)          0.180    -0.255    ps2_kbd/ps2/p_0_in_1[1]
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.835    -0.838    ps2_kbd/ps2/CLK
    SLICE_X8Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[1]/C
                         clock pessimism              0.275    -0.563    
                         clock uncertainty            0.084    -0.480    
    SLICE_X8Y114         FDRE (Hold_fdre_C_D)         0.059    -0.421    ps2_kbd/ps2/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.564    -0.600    ps2_kbd/ps2/CLK
    SLICE_X8Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  ps2_kbd/ps2/bit_cnt_reg[1]/Q
                         net (fo=4, routed)           0.175    -0.261    ps2_kbd/ps2/bit_cnt_reg[1]
    SLICE_X8Y116         LUT3 (Prop_lut3_I1_O)        0.043    -0.218 r  ps2_kbd/ps2/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    ps2_kbd/ps2/p_0_in[2]
    SLICE_X8Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.833    -0.840    ps2_kbd/ps2/CLK
    SLICE_X8Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/C
                         clock pessimism              0.240    -0.600    
                         clock uncertainty            0.084    -0.517    
    SLICE_X8Y116         FDRE (Hold_fdre_C_D)         0.131    -0.386    ps2_kbd/ps2/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.168    





