<profile>

<section name = "Vitis HLS Report for 'Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114'" level="0">
<item name = "Date">Tue Mar  4 21:31:46 2025
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">Crypto</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00 ns, 5.683 ns, 2.16 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4105, 4105, 32.840 us, 32.840 us, 4105, 4105, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_MOD_PLAINTEXTMODULUS_fu_230">MOD_PLAINTEXTMODULUS, 4, 4, 32.000 ns, 32.000 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- POLY_MOD_MODULUS_LOOP1">4103, 4103, 12, 4, 1, 1024, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 52, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 339, 554, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 407, -</column>
<column name="Register">-, -, 1220, 384, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 1, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_MOD_PLAINTEXTMODULUS_fu_230">MOD_PLAINTEXTMODULUS, 0, 0, 339, 514, 0</column>
<column name="mux_4_2_32_1_1_U290">mux_4_2_32_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_4_2_32_1_1_U291">mux_4_2_32_1_1, 0, 0, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln106_fu_319_p2">+, 0, 0, 14, 13, 3</column>
<column name="or_ln106_1_fu_330_p2">or, 0, 0, 12, 12, 2</column>
<column name="or_ln106_2_fu_343_p2">or, 0, 0, 12, 12, 2</column>
<column name="or_ln106_fu_305_p2">or, 0, 0, 12, 12, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="DataRAM_11_address0">25, 5, 12, 60</column>
<column name="DataRAM_11_address1">25, 5, 12, 60</column>
<column name="DataRAM_11_d0">14, 3, 32, 96</column>
<column name="DataRAM_11_d1">14, 3, 32, 96</column>
<column name="DataRAM_2_address0">25, 5, 12, 60</column>
<column name="DataRAM_2_address1">25, 5, 12, 60</column>
<column name="DataRAM_2_d0">14, 3, 32, 96</column>
<column name="DataRAM_2_d1">14, 3, 32, 96</column>
<column name="DataRAM_5_address0">25, 5, 12, 60</column>
<column name="DataRAM_5_address1">25, 5, 12, 60</column>
<column name="DataRAM_5_d0">14, 3, 32, 96</column>
<column name="DataRAM_5_d1">14, 3, 32, 96</column>
<column name="DataRAM_8_address0">25, 5, 12, 60</column>
<column name="DataRAM_8_address1">25, 5, 12, 60</column>
<column name="DataRAM_8_d0">14, 3, 32, 96</column>
<column name="DataRAM_8_d1">14, 3, 32, 96</column>
<column name="ap_NS_fsm">25, 5, 1, 5</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_j_16">9, 2, 13, 26</column>
<column name="grp_MOD_PLAINTEXTMODULUS_fu_230_input_val">25, 5, 32, 160</column>
<column name="j_fu_56">9, 2, 13, 26</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="DataRAM_11_addr_2_reg_394">12, 0, 12, 0</column>
<column name="DataRAM_11_addr_2_reg_394_pp0_iter1_reg">12, 0, 12, 0</column>
<column name="DataRAM_11_addr_3_reg_417">11, 0, 12, 1</column>
<column name="DataRAM_11_addr_4_reg_446">11, 0, 12, 1</column>
<column name="DataRAM_11_addr_5_reg_467">10, 0, 12, 2</column>
<column name="DataRAM_2_addr_2_reg_379">12, 0, 12, 0</column>
<column name="DataRAM_2_addr_2_reg_379_pp0_iter1_reg">12, 0, 12, 0</column>
<column name="DataRAM_2_addr_3_reg_399">11, 0, 12, 1</column>
<column name="DataRAM_2_addr_4_reg_428">11, 0, 12, 1</column>
<column name="DataRAM_2_addr_5_reg_452">10, 0, 12, 2</column>
<column name="DataRAM_5_addr_2_reg_384">12, 0, 12, 0</column>
<column name="DataRAM_5_addr_2_reg_384_pp0_iter1_reg">12, 0, 12, 0</column>
<column name="DataRAM_5_addr_3_reg_405">11, 0, 12, 1</column>
<column name="DataRAM_5_addr_4_reg_434">11, 0, 12, 1</column>
<column name="DataRAM_5_addr_5_reg_457">10, 0, 12, 2</column>
<column name="DataRAM_8_addr_2_reg_389">12, 0, 12, 0</column>
<column name="DataRAM_8_addr_2_reg_389_pp0_iter1_reg">12, 0, 12, 0</column>
<column name="DataRAM_8_addr_3_reg_411">11, 0, 12, 1</column>
<column name="DataRAM_8_addr_4_reg_440">11, 0, 12, 1</column>
<column name="DataRAM_8_addr_5_reg_462">10, 0, 12, 2</column>
<column name="ModInput_1_reg_472">32, 0, 32, 0</column>
<column name="ModInput_2_reg_477">32, 0, 32, 0</column>
<column name="ModInput_3_reg_482">32, 0, 32, 0</column>
<column name="ModInput_reg_423">32, 0, 32, 0</column>
<column name="ModRes_2_reg_487">32, 0, 32, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="empty_reg_373">12, 0, 12, 0</column>
<column name="j_fu_56">13, 0, 13, 0</column>
<column name="reg_265">32, 0, 32, 0</column>
<column name="tmp_reg_369">1, 0, 1, 0</column>
<column name="tmp_reg_369_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="DataRAM_11_addr_3_reg_417">64, 32, 12, 1</column>
<column name="DataRAM_11_addr_4_reg_446">64, 32, 12, 1</column>
<column name="DataRAM_11_addr_5_reg_467">64, 32, 12, 2</column>
<column name="DataRAM_2_addr_3_reg_399">64, 32, 12, 1</column>
<column name="DataRAM_2_addr_4_reg_428">64, 32, 12, 1</column>
<column name="DataRAM_2_addr_5_reg_452">64, 32, 12, 2</column>
<column name="DataRAM_5_addr_3_reg_405">64, 32, 12, 1</column>
<column name="DataRAM_5_addr_4_reg_434">64, 32, 12, 1</column>
<column name="DataRAM_5_addr_5_reg_457">64, 32, 12, 2</column>
<column name="DataRAM_8_addr_3_reg_411">64, 32, 12, 1</column>
<column name="DataRAM_8_addr_4_reg_440">64, 32, 12, 1</column>
<column name="DataRAM_8_addr_5_reg_462">64, 32, 12, 2</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114, return value</column>
<column name="DataRAM_2_address0">out, 12, ap_memory, DataRAM_2, array</column>
<column name="DataRAM_2_ce0">out, 1, ap_memory, DataRAM_2, array</column>
<column name="DataRAM_2_we0">out, 1, ap_memory, DataRAM_2, array</column>
<column name="DataRAM_2_d0">out, 32, ap_memory, DataRAM_2, array</column>
<column name="DataRAM_2_q0">in, 32, ap_memory, DataRAM_2, array</column>
<column name="DataRAM_2_address1">out, 12, ap_memory, DataRAM_2, array</column>
<column name="DataRAM_2_ce1">out, 1, ap_memory, DataRAM_2, array</column>
<column name="DataRAM_2_we1">out, 1, ap_memory, DataRAM_2, array</column>
<column name="DataRAM_2_d1">out, 32, ap_memory, DataRAM_2, array</column>
<column name="DataRAM_2_q1">in, 32, ap_memory, DataRAM_2, array</column>
<column name="DataRAM_5_address0">out, 12, ap_memory, DataRAM_5, array</column>
<column name="DataRAM_5_ce0">out, 1, ap_memory, DataRAM_5, array</column>
<column name="DataRAM_5_we0">out, 1, ap_memory, DataRAM_5, array</column>
<column name="DataRAM_5_d0">out, 32, ap_memory, DataRAM_5, array</column>
<column name="DataRAM_5_q0">in, 32, ap_memory, DataRAM_5, array</column>
<column name="DataRAM_5_address1">out, 12, ap_memory, DataRAM_5, array</column>
<column name="DataRAM_5_ce1">out, 1, ap_memory, DataRAM_5, array</column>
<column name="DataRAM_5_we1">out, 1, ap_memory, DataRAM_5, array</column>
<column name="DataRAM_5_d1">out, 32, ap_memory, DataRAM_5, array</column>
<column name="DataRAM_5_q1">in, 32, ap_memory, DataRAM_5, array</column>
<column name="DataRAM_8_address0">out, 12, ap_memory, DataRAM_8, array</column>
<column name="DataRAM_8_ce0">out, 1, ap_memory, DataRAM_8, array</column>
<column name="DataRAM_8_we0">out, 1, ap_memory, DataRAM_8, array</column>
<column name="DataRAM_8_d0">out, 32, ap_memory, DataRAM_8, array</column>
<column name="DataRAM_8_q0">in, 32, ap_memory, DataRAM_8, array</column>
<column name="DataRAM_8_address1">out, 12, ap_memory, DataRAM_8, array</column>
<column name="DataRAM_8_ce1">out, 1, ap_memory, DataRAM_8, array</column>
<column name="DataRAM_8_we1">out, 1, ap_memory, DataRAM_8, array</column>
<column name="DataRAM_8_d1">out, 32, ap_memory, DataRAM_8, array</column>
<column name="DataRAM_8_q1">in, 32, ap_memory, DataRAM_8, array</column>
<column name="DataRAM_11_address0">out, 12, ap_memory, DataRAM_11, array</column>
<column name="DataRAM_11_ce0">out, 1, ap_memory, DataRAM_11, array</column>
<column name="DataRAM_11_we0">out, 1, ap_memory, DataRAM_11, array</column>
<column name="DataRAM_11_d0">out, 32, ap_memory, DataRAM_11, array</column>
<column name="DataRAM_11_q0">in, 32, ap_memory, DataRAM_11, array</column>
<column name="DataRAM_11_address1">out, 12, ap_memory, DataRAM_11, array</column>
<column name="DataRAM_11_ce1">out, 1, ap_memory, DataRAM_11, array</column>
<column name="DataRAM_11_we1">out, 1, ap_memory, DataRAM_11, array</column>
<column name="DataRAM_11_d1">out, 32, ap_memory, DataRAM_11, array</column>
<column name="DataRAM_11_q1">in, 32, ap_memory, DataRAM_11, array</column>
<column name="RAMSel_cast">in, 2, ap_none, RAMSel_cast, scalar</column>
</table>
</item>
</section>
</profile>
