library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity program_rom is
    Port (
        ADDRESS     : in  STD_LOGIC_VECTOR(3 downto 0);
        INSTRUCTION : out STD_LOGIC_VECTOR(11 downto 0)
    );
end program_rom;
architecture Array_ROM of program_rom is
    type rom_type is array (0 to 15) of STD_LOGIC_VECTOR(11 downto 0);
    constant ROM : rom_type := (
        0      => x"180",  -- LDI 0x80
        1      => x"900",  -- SHR
        2      => x"310",  -- SUB 0x10
        3      => x"20F",  -- ADD 0x0F
        4      => x"63F",  -- XOR 0x3F
        5      => x"207",  -- ADD 0x07
        6      => x"900",  -- SHR
        others => x"000"   -- NOP
    );
begin
    INSTRUCTION <= ROM(to_integer(unsigned(ADDRESS)));
end Array_ROM;