// Seed: 1624805371
module module_0 (
    output supply0 id_0,
    output tri id_1,
    input tri1 id_2,
    input wor id_3,
    input tri0 id_4,
    input tri0 id_5,
    input supply0 id_6,
    output tri0 id_7,
    input wand id_8,
    output supply1 id_9,
    input wire id_10,
    input tri id_11,
    output tri0 id_12,
    input tri0 id_13,
    input supply1 id_14
);
  logic id_16;
  logic id_17 = 1;
  assign module_1.id_2 = 0;
  wire  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ;
  wire id_39;
endmodule
module module_1 (
    output uwire id_0,
    input supply1 id_1,
    input wor id_2,
    input wor id_3,
    inout supply1 id_4,
    output tri id_5,
    input wor id_6,
    input tri id_7,
    input tri1 id_8,
    input uwire id_9,
    input tri id_10
    , id_13,
    input supply1 id_11
);
  wire id_14;
  assign id_4 = id_8;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_6,
      id_9,
      id_9,
      id_9,
      id_6,
      id_5,
      id_4,
      id_5,
      id_10,
      id_3,
      id_4,
      id_3,
      id_11
  );
endmodule
