module fsm_module (
  input clk,
  input reset,
  input trigger,
  output reg idle,
  output reg alarming,
  output reg resetSignal
);

  parameter IDLE = 2'b00;
  parameter ALARMING = 2'b01;
  parameter RESET = 2'b10;

  reg [1:0] current_state;
  reg [1:0] next_state;

  always @(posedge clk or posedge reset) begin
    if (reset) begin
      current_state <= IDLE;
    end else begin
      current_state <= next_state;
    end
  end

  always @(current_state or trigger) begin
    case (current_state)
      IDLE:
        begin
          idle = 1;
          alarming = 0;
          resetSignal = 0;
          next_state = (trigger) ? ALARMING : IDLE;
        end
      ALARMING:
        begin
          idle = 0;
          alarming = 1;
          resetSignal = 0;
          next_state = (trigger) ? ALARMING : RESET;
        end
      RESET:
        begin
          idle = 0;
          alarming = 0;
          resetSignal = 1;
          next_state = IDLE;
        end
      //removed default case
    endcase
  end
endmodule