Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Sep 30 15:33:14 2021
| Host         : LAPTOP-JHDC8J70 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SOC_timing_summary_routed.rpt -pb SOC_timing_summary_routed.pb -rpx SOC_timing_summary_routed.rpx -warn_on_violation
| Design       : SOC
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.020        0.000                      0                 2300        0.153        0.000                      0                 2300        4.500        0.000                       0                   820  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)       Period(ns)      Frequency(MHz)
-----         ------------       ----------      --------------
VIRTUAL_clk1  {0.000 10.000}     20.000          50.000          
sys_clk_pin   {0.000 5.000}      10.000          100.000         
  clk1        {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     4.500        0.000                       0                     2  
  clk1              0.020        0.000                      0                 2230        0.153        0.000                      0                 2230        8.750        0.000                       0                   818  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk1          VIRTUAL_clk1        3.210        0.000                      0                    3        4.425        0.000                      0                    3  
clk1          sys_clk_pin         6.750        0.000                      0                    1        0.746        0.000                      0                    1  
VIRTUAL_clk1  clk1                9.831        0.000                      0                  436        1.010        0.000                      0                  436  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk1_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk1
  To Clock:  clk1

Setup :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (required time - arrival time)
  Source:                 exception_intr_address_in_tristate_oe_reg[1]_i_2/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/ID/ADDR_Misallign_reg/D
                            (falling edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk1 fall@10.000ns - clk1 rise@0.000ns)
  Data Path Delay:        10.007ns  (logic 2.278ns (22.765%)  route 7.729ns (77.235%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.337ns = ( 17.337 - 10.000 ) 
    Source Clock Delay      (SCD):    7.927ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk1_reg/Q
                         net (fo=1, routed)           0.725     6.267    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.363 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         1.564     7.927    clk1_BUFG
    SLICE_X15Y35         FDRE                                         r  exception_intr_address_in_tristate_oe_reg[1]_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.456     8.383 r  exception_intr_address_in_tristate_oe_reg[1]_i_2/Q
                         net (fo=22, routed)          0.626     9.009    processor/EX/CSR/mem_data_custom_reg[0]_0
    SLICE_X15Y35         LUT2 (Prop_lut2_I1_O)        0.150     9.159 r  processor/EX/CSR/mem_data_custom[2]_i_6/O
                         net (fo=2, routed)           0.610     9.769    processor/EX/CSR/mem_data_custom[2]_i_6_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I0_O)        0.326    10.095 r  processor/EX/CSR/mem_data_custom[2]_i_5/O
                         net (fo=3, routed)           0.510    10.605    processor/EX/CSR/mem_data_custom[2]_i_5_n_0
    SLICE_X14Y36         LUT5 (Prop_lut5_I2_O)        0.124    10.729 r  processor/EX/CSR/mem_data_custom[31]_i_5/O
                         net (fo=2, routed)           0.725    11.454    processor/EX/CSR/ID_EX_register_reg[1]_tristate_oe[3]
    SLICE_X12Y35         LUT5 (Prop_lut5_I3_O)        0.124    11.578 r  processor/EX/CSR/mem_data_custom[2]_i_3/O
                         net (fo=60, routed)          1.040    12.618    processor/ForwardB[0]
    SLICE_X7Y37          LUT6 (Prop_lut6_I4_O)        0.124    12.742 f  processor/EX_MEM_tristate_oe[3]_i_19/O
                         net (fo=121, routed)         1.206    13.948    processor/inp_B_final[31]
    SLICE_X11Y42         LUT4 (Prop_lut4_I1_O)        0.152    14.100 f  processor/EX_MEM_tristate_oe[22]_i_47/O
                         net (fo=2, routed)           0.740    14.840    processor/EX_MEM_tristate_oe[22]_i_47_n_0
    SLICE_X13Y42         LUT5 (Prop_lut5_I4_O)        0.326    15.166 f  processor/EX_MEM_tristate_oe[22]_i_32/O
                         net (fo=1, routed)           0.643    15.809    processor/EX_MEM_tristate_oe[22]_i_32_n_0
    SLICE_X13Y42         LUT6 (Prop_lut6_I0_O)        0.124    15.933 r  processor/EX_MEM_tristate_oe[22]_i_15/O
                         net (fo=50, routed)          0.664    16.598    processor/IF/pc[31]_i_34_1
    SLICE_X14Y42         LUT6 (Prop_lut6_I1_O)        0.124    16.722 r  processor/IF/EX_MEM_tristate_oe[0]_i_3/O
                         net (fo=1, routed)           0.774    17.495    processor/IF/EX_MEM_tristate_oe[0]_i_3_n_0
    SLICE_X14Y43         LUT6 (Prop_lut6_I0_O)        0.124    17.619 r  processor/IF/EX_MEM_tristate_oe[0]_i_2/O
                         net (fo=4, routed)           0.191    17.810    processor/ID/Result_1_0[0]
    SLICE_X14Y43         LUT6 (Prop_lut6_I0_O)        0.124    17.934 r  processor/ID/ADDR_Misallign_i_1/O
                         net (fo=1, routed)           0.000    17.934    processor/ID/ADDR_Misallign_i_1_n_0
    SLICE_X14Y43         FDRE                                         r  processor/ID/ADDR_Misallign_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 fall edge)      10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    15.153 f  clk1_reg/Q
                         net (fo=1, routed)           0.643    15.796    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.887 f  clk1_BUFG_inst/O
                         net (fo=818, routed)         1.450    17.337    processor/ID/clk1_BUFG
    SLICE_X14Y43         FDRE                                         r  processor/ID/ADDR_Misallign_reg/C  (IS_INVERTED)
                         clock pessimism              0.570    17.907    
                         clock uncertainty           -0.035    17.872    
    SLICE_X14Y43         FDRE (Setup_fdre_C_D)        0.082    17.954    processor/ID/ADDR_Misallign_reg
  -------------------------------------------------------------------
                         required time                         17.954    
                         arrival time                         -17.934    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             1.864ns  (required time - arrival time)
  Source:                 exception_intr_address_in_tristate_oe_reg[1]_i_2/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem/mem_ram_reg_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk1 rise@20.000ns - clk1 rise@0.000ns)
  Data Path Delay:        17.563ns  (logic 3.010ns (17.139%)  route 14.553ns (82.861%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.365ns = ( 27.365 - 20.000 ) 
    Source Clock Delay      (SCD):    7.927ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk1_reg/Q
                         net (fo=1, routed)           0.725     6.267    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.363 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         1.564     7.927    clk1_BUFG
    SLICE_X15Y35         FDRE                                         r  exception_intr_address_in_tristate_oe_reg[1]_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.456     8.383 r  exception_intr_address_in_tristate_oe_reg[1]_i_2/Q
                         net (fo=22, routed)          0.626     9.009    processor/EX/CSR/mem_data_custom_reg[0]_0
    SLICE_X15Y35         LUT2 (Prop_lut2_I1_O)        0.150     9.159 r  processor/EX/CSR/mem_data_custom[2]_i_6/O
                         net (fo=2, routed)           0.610     9.769    processor/EX/CSR/mem_data_custom[2]_i_6_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I0_O)        0.326    10.095 r  processor/EX/CSR/mem_data_custom[2]_i_5/O
                         net (fo=3, routed)           0.510    10.605    processor/EX/CSR/mem_data_custom[2]_i_5_n_0
    SLICE_X14Y36         LUT5 (Prop_lut5_I2_O)        0.124    10.729 r  processor/EX/CSR/mem_data_custom[31]_i_5/O
                         net (fo=2, routed)           0.725    11.454    processor/EX/CSR/ID_EX_register_reg[1]_tristate_oe[3]
    SLICE_X12Y35         LUT5 (Prop_lut5_I3_O)        0.124    11.578 r  processor/EX/CSR/mem_data_custom[2]_i_3/O
                         net (fo=60, routed)          1.040    12.618    processor/ForwardB[0]
    SLICE_X7Y37          LUT6 (Prop_lut6_I4_O)        0.124    12.742 f  processor/EX_MEM_tristate_oe[3]_i_19/O
                         net (fo=121, routed)         1.206    13.948    processor/inp_B_final[31]
    SLICE_X11Y42         LUT4 (Prop_lut4_I1_O)        0.152    14.100 f  processor/EX_MEM_tristate_oe[22]_i_47/O
                         net (fo=2, routed)           0.860    14.960    processor/IF/EX_MEM_tristate_oe[4]_i_14_1
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.326    15.286 r  processor/IF/EX_MEM_tristate_oe[20]_i_18/O
                         net (fo=41, routed)          0.455    15.741    processor/IF_n_122
    SLICE_X15Y40         LUT5 (Prop_lut5_I2_O)        0.124    15.865 r  processor/EX_MEM_tristate_oe[3]_i_26/O
                         net (fo=41, routed)          1.838    17.703    processor/EX_MEM_tristate_oe[3]_i_26_n_0
    SLICE_X8Y54          LUT6 (Prop_lut6_I1_O)        0.124    17.827 f  processor/EX_MEM_tristate_oe[25]_i_4/O
                         net (fo=1, routed)           1.085    18.912    processor/EX_MEM_tristate_oe[25]_i_4_n_0
    SLICE_X6Y53          LUT6 (Prop_lut6_I2_O)        0.124    19.036 r  processor/EX_MEM_tristate_oe[25]_i_2/O
                         net (fo=2, routed)           0.958    19.994    processor/EX/CSR/Result[7]
    SLICE_X6Y43          LUT3 (Prop_lut3_I0_O)        0.124    20.118 r  processor/EX/CSR/EX_MEM_tristate_oe[25]_i_1/O
                         net (fo=2, routed)           0.965    21.083    processor/EX/CSR/EX_MEM_wire[0]_16[9]
    SLICE_X5Y41          LUT6 (Prop_lut6_I0_O)        0.124    21.207 r  processor/EX/CSR/mem_ram_reg_0_i_33/O
                         net (fo=1, routed)           0.573    21.780    processor/EX/CSR/mem_ram_reg_0_i_33_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I5_O)        0.124    21.904 r  processor/EX/CSR/mem_ram_reg_0_i_28/O
                         net (fo=6, routed)           0.844    22.748    processor/EX/CSR/mem_ram_reg_0_i_28_n_0
    SLICE_X5Y40          LUT5 (Prop_lut5_I2_O)        0.152    22.900 r  processor/EX/CSR/mem_ram_reg_0_i_24/O
                         net (fo=42, routed)          1.396    24.295    processor/EX/CSR/mem_ram_reg_0_i_24_n_0
    SLICE_X7Y28          LUT6 (Prop_lut6_I1_O)        0.332    24.627 r  processor/EX/CSR/mem_ram_reg_1_i_9/O
                         net (fo=1, routed)           0.862    25.490    data_mem/mem_ram_reg_1_0[0]
    RAMB36_X0Y4          RAMB36E1                                     r  data_mem/mem_ram_reg_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)      20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.445    24.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.153 r  clk1_reg/Q
                         net (fo=1, routed)           0.643    25.796    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.887 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         1.478    27.365    data_mem/clk1_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  data_mem/mem_ram_reg_1/CLKARDCLK
                         clock pessimism              0.556    27.921    
                         clock uncertainty           -0.035    27.885    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    27.353    data_mem/mem_ram_reg_1
  -------------------------------------------------------------------
                         required time                         27.353    
                         arrival time                         -25.490    
  -------------------------------------------------------------------
                         slack                                  1.864    

Slack (MET) :             1.910ns  (required time - arrival time)
  Source:                 exception_intr_address_in_tristate_oe_reg[1]_i_2/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/ID_EX_reg[1]_tristate_oe[12]/R
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk1 rise@20.000ns - clk1 rise@0.000ns)
  Data Path Delay:        17.585ns  (logic 2.957ns (16.815%)  route 14.628ns (83.185%))
  Logic Levels:           15  (LUT2=1 LUT4=2 LUT6=12)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.331ns = ( 27.331 - 20.000 ) 
    Source Clock Delay      (SCD):    7.927ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk1_reg/Q
                         net (fo=1, routed)           0.725     6.267    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.363 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         1.564     7.927    clk1_BUFG
    SLICE_X15Y35         FDRE                                         r  exception_intr_address_in_tristate_oe_reg[1]_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.456     8.383 r  exception_intr_address_in_tristate_oe_reg[1]_i_2/Q
                         net (fo=22, routed)          0.626     9.009    processor/EX/CSR/mem_data_custom_reg[0]_0
    SLICE_X15Y35         LUT2 (Prop_lut2_I1_O)        0.150     9.159 r  processor/EX/CSR/mem_data_custom[2]_i_6/O
                         net (fo=2, routed)           0.610     9.769    processor/EX/CSR/mem_data_custom[2]_i_6_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I0_O)        0.326    10.095 r  processor/EX/CSR/mem_data_custom[2]_i_5/O
                         net (fo=3, routed)           0.811    10.906    processor/EX/CSR/mem_data_custom[2]_i_5_n_0
    SLICE_X15Y34         LUT6 (Prop_lut6_I1_O)        0.124    11.030 r  processor/EX/CSR/trap_addr[0]_i_4/O
                         net (fo=1, routed)           0.647    11.676    processor/EX/CSR/trap_addr[0]_i_4_n_0
    SLICE_X13Y34         LUT6 (Prop_lut6_I2_O)        0.124    11.800 r  processor/EX/CSR/trap_addr[0]_i_2/O
                         net (fo=4, routed)           0.484    12.284    processor/inp2[2]
    SLICE_X13Y34         LUT4 (Prop_lut4_I3_O)        0.118    12.402 r  processor/EX_MEM_tristate_oe[3]_i_44/O
                         net (fo=129, routed)         2.114    14.517    processor/inp_B_final[2]
    SLICE_X5Y56          LUT6 (Prop_lut6_I1_O)        0.326    14.843 r  processor/EX_MEM_tristate_oe[26]_i_26/O
                         net (fo=4, routed)           0.867    15.710    processor/EX_MEM_tristate_oe[26]_i_26_n_0
    SLICE_X7Y56          LUT6 (Prop_lut6_I0_O)        0.124    15.834 r  processor/EX_MEM_tristate_oe[23]_i_15/O
                         net (fo=4, routed)           1.355    17.189    processor/IF/pc[31]_i_50_0
    SLICE_X14Y44         LUT4 (Prop_lut4_I0_O)        0.117    17.306 r  processor/IF/pc[31]_i_89/O
                         net (fo=1, routed)           0.945    18.251    processor/IF/pc[31]_i_89_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I5_O)        0.348    18.599 f  processor/IF/pc[31]_i_50/O
                         net (fo=1, routed)           0.815    19.414    processor/IF/pc[31]_i_50_n_0
    SLICE_X4Y53          LUT6 (Prop_lut6_I1_O)        0.124    19.538 f  processor/IF/pc[31]_i_29/O
                         net (fo=1, routed)           0.577    20.115    processor/IF/pc[31]_i_29_n_0
    SLICE_X5Y49          LUT6 (Prop_lut6_I0_O)        0.124    20.239 f  processor/IF/pc[31]_i_18/O
                         net (fo=1, routed)           1.073    21.312    processor/IF/pc[31]_i_18_n_0
    SLICE_X12Y43         LUT6 (Prop_lut6_I0_O)        0.124    21.436 r  processor/IF/pc[31]_i_8/O
                         net (fo=1, routed)           0.968    22.404    processor/IF/EX/zero
    SLICE_X14Y30         LUT6 (Prop_lut6_I3_O)        0.124    22.528 r  processor/IF/pc[31]_i_3/O
                         net (fo=37, routed)          0.655    23.184    processor/ID/Branch_taken
    SLICE_X7Y30          LUT6 (Prop_lut6_I1_O)        0.124    23.308 r  processor/ID/ID_EX[4]_tristate_oe[31]_i_1/O
                         net (fo=183, routed)         0.586    23.893    processor/ID/ADDR_Misallign_reg_0
    SLICE_X7Y31          LUT6 (Prop_lut6_I0_O)        0.124    24.017 r  processor/ID/ID_EX[1]_tristate_oe[31]_i_1/O
                         net (fo=28, routed)          1.495    25.512    processor/ID_n_77
    SLICE_X29Y38         FDRE                                         r  processor/ID_EX_reg[1]_tristate_oe[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)      20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.445    24.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.153 r  clk1_reg/Q
                         net (fo=1, routed)           0.643    25.796    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.887 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         1.444    27.331    processor/clk1_BUFG
    SLICE_X29Y38         FDRE                                         r  processor/ID_EX_reg[1]_tristate_oe[12]/C
                         clock pessimism              0.556    27.887    
                         clock uncertainty           -0.035    27.852    
    SLICE_X29Y38         FDRE (Setup_fdre_C_R)       -0.429    27.423    processor/ID_EX_reg[1]_tristate_oe[12]
  -------------------------------------------------------------------
                         required time                         27.423    
                         arrival time                         -25.512    
  -------------------------------------------------------------------
                         slack                                  1.910    

Slack (MET) :             1.910ns  (required time - arrival time)
  Source:                 exception_intr_address_in_tristate_oe_reg[1]_i_2/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/ID_EX_reg[1]_tristate_oe[14]/R
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk1 rise@20.000ns - clk1 rise@0.000ns)
  Data Path Delay:        17.585ns  (logic 2.957ns (16.815%)  route 14.628ns (83.185%))
  Logic Levels:           15  (LUT2=1 LUT4=2 LUT6=12)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.331ns = ( 27.331 - 20.000 ) 
    Source Clock Delay      (SCD):    7.927ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk1_reg/Q
                         net (fo=1, routed)           0.725     6.267    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.363 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         1.564     7.927    clk1_BUFG
    SLICE_X15Y35         FDRE                                         r  exception_intr_address_in_tristate_oe_reg[1]_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.456     8.383 r  exception_intr_address_in_tristate_oe_reg[1]_i_2/Q
                         net (fo=22, routed)          0.626     9.009    processor/EX/CSR/mem_data_custom_reg[0]_0
    SLICE_X15Y35         LUT2 (Prop_lut2_I1_O)        0.150     9.159 r  processor/EX/CSR/mem_data_custom[2]_i_6/O
                         net (fo=2, routed)           0.610     9.769    processor/EX/CSR/mem_data_custom[2]_i_6_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I0_O)        0.326    10.095 r  processor/EX/CSR/mem_data_custom[2]_i_5/O
                         net (fo=3, routed)           0.811    10.906    processor/EX/CSR/mem_data_custom[2]_i_5_n_0
    SLICE_X15Y34         LUT6 (Prop_lut6_I1_O)        0.124    11.030 r  processor/EX/CSR/trap_addr[0]_i_4/O
                         net (fo=1, routed)           0.647    11.676    processor/EX/CSR/trap_addr[0]_i_4_n_0
    SLICE_X13Y34         LUT6 (Prop_lut6_I2_O)        0.124    11.800 r  processor/EX/CSR/trap_addr[0]_i_2/O
                         net (fo=4, routed)           0.484    12.284    processor/inp2[2]
    SLICE_X13Y34         LUT4 (Prop_lut4_I3_O)        0.118    12.402 r  processor/EX_MEM_tristate_oe[3]_i_44/O
                         net (fo=129, routed)         2.114    14.517    processor/inp_B_final[2]
    SLICE_X5Y56          LUT6 (Prop_lut6_I1_O)        0.326    14.843 r  processor/EX_MEM_tristate_oe[26]_i_26/O
                         net (fo=4, routed)           0.867    15.710    processor/EX_MEM_tristate_oe[26]_i_26_n_0
    SLICE_X7Y56          LUT6 (Prop_lut6_I0_O)        0.124    15.834 r  processor/EX_MEM_tristate_oe[23]_i_15/O
                         net (fo=4, routed)           1.355    17.189    processor/IF/pc[31]_i_50_0
    SLICE_X14Y44         LUT4 (Prop_lut4_I0_O)        0.117    17.306 r  processor/IF/pc[31]_i_89/O
                         net (fo=1, routed)           0.945    18.251    processor/IF/pc[31]_i_89_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I5_O)        0.348    18.599 f  processor/IF/pc[31]_i_50/O
                         net (fo=1, routed)           0.815    19.414    processor/IF/pc[31]_i_50_n_0
    SLICE_X4Y53          LUT6 (Prop_lut6_I1_O)        0.124    19.538 f  processor/IF/pc[31]_i_29/O
                         net (fo=1, routed)           0.577    20.115    processor/IF/pc[31]_i_29_n_0
    SLICE_X5Y49          LUT6 (Prop_lut6_I0_O)        0.124    20.239 f  processor/IF/pc[31]_i_18/O
                         net (fo=1, routed)           1.073    21.312    processor/IF/pc[31]_i_18_n_0
    SLICE_X12Y43         LUT6 (Prop_lut6_I0_O)        0.124    21.436 r  processor/IF/pc[31]_i_8/O
                         net (fo=1, routed)           0.968    22.404    processor/IF/EX/zero
    SLICE_X14Y30         LUT6 (Prop_lut6_I3_O)        0.124    22.528 r  processor/IF/pc[31]_i_3/O
                         net (fo=37, routed)          0.655    23.184    processor/ID/Branch_taken
    SLICE_X7Y30          LUT6 (Prop_lut6_I1_O)        0.124    23.308 r  processor/ID/ID_EX[4]_tristate_oe[31]_i_1/O
                         net (fo=183, routed)         0.586    23.893    processor/ID/ADDR_Misallign_reg_0
    SLICE_X7Y31          LUT6 (Prop_lut6_I0_O)        0.124    24.017 r  processor/ID/ID_EX[1]_tristate_oe[31]_i_1/O
                         net (fo=28, routed)          1.495    25.512    processor/ID_n_77
    SLICE_X29Y38         FDRE                                         r  processor/ID_EX_reg[1]_tristate_oe[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)      20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.445    24.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.153 r  clk1_reg/Q
                         net (fo=1, routed)           0.643    25.796    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.887 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         1.444    27.331    processor/clk1_BUFG
    SLICE_X29Y38         FDRE                                         r  processor/ID_EX_reg[1]_tristate_oe[14]/C
                         clock pessimism              0.556    27.887    
                         clock uncertainty           -0.035    27.852    
    SLICE_X29Y38         FDRE (Setup_fdre_C_R)       -0.429    27.423    processor/ID_EX_reg[1]_tristate_oe[14]
  -------------------------------------------------------------------
                         required time                         27.423    
                         arrival time                         -25.512    
  -------------------------------------------------------------------
                         slack                                  1.910    

Slack (MET) :             1.910ns  (required time - arrival time)
  Source:                 exception_intr_address_in_tristate_oe_reg[1]_i_2/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/ID_EX_reg[1]_tristate_oe[17]/R
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk1 rise@20.000ns - clk1 rise@0.000ns)
  Data Path Delay:        17.585ns  (logic 2.957ns (16.815%)  route 14.628ns (83.185%))
  Logic Levels:           15  (LUT2=1 LUT4=2 LUT6=12)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.331ns = ( 27.331 - 20.000 ) 
    Source Clock Delay      (SCD):    7.927ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk1_reg/Q
                         net (fo=1, routed)           0.725     6.267    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.363 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         1.564     7.927    clk1_BUFG
    SLICE_X15Y35         FDRE                                         r  exception_intr_address_in_tristate_oe_reg[1]_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.456     8.383 r  exception_intr_address_in_tristate_oe_reg[1]_i_2/Q
                         net (fo=22, routed)          0.626     9.009    processor/EX/CSR/mem_data_custom_reg[0]_0
    SLICE_X15Y35         LUT2 (Prop_lut2_I1_O)        0.150     9.159 r  processor/EX/CSR/mem_data_custom[2]_i_6/O
                         net (fo=2, routed)           0.610     9.769    processor/EX/CSR/mem_data_custom[2]_i_6_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I0_O)        0.326    10.095 r  processor/EX/CSR/mem_data_custom[2]_i_5/O
                         net (fo=3, routed)           0.811    10.906    processor/EX/CSR/mem_data_custom[2]_i_5_n_0
    SLICE_X15Y34         LUT6 (Prop_lut6_I1_O)        0.124    11.030 r  processor/EX/CSR/trap_addr[0]_i_4/O
                         net (fo=1, routed)           0.647    11.676    processor/EX/CSR/trap_addr[0]_i_4_n_0
    SLICE_X13Y34         LUT6 (Prop_lut6_I2_O)        0.124    11.800 r  processor/EX/CSR/trap_addr[0]_i_2/O
                         net (fo=4, routed)           0.484    12.284    processor/inp2[2]
    SLICE_X13Y34         LUT4 (Prop_lut4_I3_O)        0.118    12.402 r  processor/EX_MEM_tristate_oe[3]_i_44/O
                         net (fo=129, routed)         2.114    14.517    processor/inp_B_final[2]
    SLICE_X5Y56          LUT6 (Prop_lut6_I1_O)        0.326    14.843 r  processor/EX_MEM_tristate_oe[26]_i_26/O
                         net (fo=4, routed)           0.867    15.710    processor/EX_MEM_tristate_oe[26]_i_26_n_0
    SLICE_X7Y56          LUT6 (Prop_lut6_I0_O)        0.124    15.834 r  processor/EX_MEM_tristate_oe[23]_i_15/O
                         net (fo=4, routed)           1.355    17.189    processor/IF/pc[31]_i_50_0
    SLICE_X14Y44         LUT4 (Prop_lut4_I0_O)        0.117    17.306 r  processor/IF/pc[31]_i_89/O
                         net (fo=1, routed)           0.945    18.251    processor/IF/pc[31]_i_89_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I5_O)        0.348    18.599 f  processor/IF/pc[31]_i_50/O
                         net (fo=1, routed)           0.815    19.414    processor/IF/pc[31]_i_50_n_0
    SLICE_X4Y53          LUT6 (Prop_lut6_I1_O)        0.124    19.538 f  processor/IF/pc[31]_i_29/O
                         net (fo=1, routed)           0.577    20.115    processor/IF/pc[31]_i_29_n_0
    SLICE_X5Y49          LUT6 (Prop_lut6_I0_O)        0.124    20.239 f  processor/IF/pc[31]_i_18/O
                         net (fo=1, routed)           1.073    21.312    processor/IF/pc[31]_i_18_n_0
    SLICE_X12Y43         LUT6 (Prop_lut6_I0_O)        0.124    21.436 r  processor/IF/pc[31]_i_8/O
                         net (fo=1, routed)           0.968    22.404    processor/IF/EX/zero
    SLICE_X14Y30         LUT6 (Prop_lut6_I3_O)        0.124    22.528 r  processor/IF/pc[31]_i_3/O
                         net (fo=37, routed)          0.655    23.184    processor/ID/Branch_taken
    SLICE_X7Y30          LUT6 (Prop_lut6_I1_O)        0.124    23.308 r  processor/ID/ID_EX[4]_tristate_oe[31]_i_1/O
                         net (fo=183, routed)         0.586    23.893    processor/ID/ADDR_Misallign_reg_0
    SLICE_X7Y31          LUT6 (Prop_lut6_I0_O)        0.124    24.017 r  processor/ID/ID_EX[1]_tristate_oe[31]_i_1/O
                         net (fo=28, routed)          1.495    25.512    processor/ID_n_77
    SLICE_X29Y38         FDRE                                         r  processor/ID_EX_reg[1]_tristate_oe[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)      20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.445    24.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.153 r  clk1_reg/Q
                         net (fo=1, routed)           0.643    25.796    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.887 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         1.444    27.331    processor/clk1_BUFG
    SLICE_X29Y38         FDRE                                         r  processor/ID_EX_reg[1]_tristate_oe[17]/C
                         clock pessimism              0.556    27.887    
                         clock uncertainty           -0.035    27.852    
    SLICE_X29Y38         FDRE (Setup_fdre_C_R)       -0.429    27.423    processor/ID_EX_reg[1]_tristate_oe[17]
  -------------------------------------------------------------------
                         required time                         27.423    
                         arrival time                         -25.512    
  -------------------------------------------------------------------
                         slack                                  1.910    

Slack (MET) :             1.938ns  (required time - arrival time)
  Source:                 exception_intr_address_in_tristate_oe_reg[1]_i_2/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem/mem_ram_reg_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk1 rise@20.000ns - clk1 rise@0.000ns)
  Data Path Delay:        17.555ns  (logic 3.036ns (17.294%)  route 14.519ns (82.706%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT4=1 LUT5=6 LUT6=6)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.365ns = ( 27.365 - 20.000 ) 
    Source Clock Delay      (SCD):    7.927ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk1_reg/Q
                         net (fo=1, routed)           0.725     6.267    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.363 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         1.564     7.927    clk1_BUFG
    SLICE_X15Y35         FDRE                                         r  exception_intr_address_in_tristate_oe_reg[1]_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.456     8.383 r  exception_intr_address_in_tristate_oe_reg[1]_i_2/Q
                         net (fo=22, routed)          0.626     9.009    processor/EX/CSR/mem_data_custom_reg[0]_0
    SLICE_X15Y35         LUT2 (Prop_lut2_I1_O)        0.150     9.159 r  processor/EX/CSR/mem_data_custom[2]_i_6/O
                         net (fo=2, routed)           0.610     9.769    processor/EX/CSR/mem_data_custom[2]_i_6_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I0_O)        0.326    10.095 r  processor/EX/CSR/mem_data_custom[2]_i_5/O
                         net (fo=3, routed)           0.510    10.605    processor/EX/CSR/mem_data_custom[2]_i_5_n_0
    SLICE_X14Y36         LUT5 (Prop_lut5_I2_O)        0.124    10.729 r  processor/EX/CSR/mem_data_custom[31]_i_5/O
                         net (fo=2, routed)           0.725    11.454    processor/EX/CSR/ID_EX_register_reg[1]_tristate_oe[3]
    SLICE_X12Y35         LUT5 (Prop_lut5_I3_O)        0.124    11.578 r  processor/EX/CSR/mem_data_custom[2]_i_3/O
                         net (fo=60, routed)          1.040    12.618    processor/ForwardB[0]
    SLICE_X7Y37          LUT6 (Prop_lut6_I4_O)        0.124    12.742 f  processor/EX_MEM_tristate_oe[3]_i_19/O
                         net (fo=121, routed)         1.206    13.948    processor/inp_B_final[31]
    SLICE_X11Y42         LUT4 (Prop_lut4_I1_O)        0.152    14.100 f  processor/EX_MEM_tristate_oe[22]_i_47/O
                         net (fo=2, routed)           0.860    14.960    processor/IF/EX_MEM_tristate_oe[4]_i_14_1
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.326    15.286 r  processor/IF/EX_MEM_tristate_oe[20]_i_18/O
                         net (fo=41, routed)          0.455    15.741    processor/IF_n_122
    SLICE_X15Y40         LUT5 (Prop_lut5_I2_O)        0.124    15.865 r  processor/EX_MEM_tristate_oe[3]_i_26/O
                         net (fo=41, routed)          1.838    17.703    processor/EX_MEM_tristate_oe[3]_i_26_n_0
    SLICE_X8Y54          LUT6 (Prop_lut6_I1_O)        0.124    17.827 f  processor/EX_MEM_tristate_oe[25]_i_4/O
                         net (fo=1, routed)           1.085    18.912    processor/EX_MEM_tristate_oe[25]_i_4_n_0
    SLICE_X6Y53          LUT6 (Prop_lut6_I2_O)        0.124    19.036 r  processor/EX_MEM_tristate_oe[25]_i_2/O
                         net (fo=2, routed)           0.958    19.994    processor/EX/CSR/Result[7]
    SLICE_X6Y43          LUT3 (Prop_lut3_I0_O)        0.124    20.118 r  processor/EX/CSR/EX_MEM_tristate_oe[25]_i_1/O
                         net (fo=2, routed)           0.965    21.083    processor/EX/CSR/EX_MEM_wire[0]_16[9]
    SLICE_X5Y41          LUT6 (Prop_lut6_I0_O)        0.124    21.207 r  processor/EX/CSR/mem_ram_reg_0_i_33/O
                         net (fo=1, routed)           0.573    21.780    processor/EX/CSR/mem_ram_reg_0_i_33_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I5_O)        0.124    21.904 r  processor/EX/CSR/mem_ram_reg_0_i_28/O
                         net (fo=6, routed)           0.844    22.748    processor/EX/CSR/mem_ram_reg_0_i_28_n_0
    SLICE_X5Y40          LUT5 (Prop_lut5_I2_O)        0.152    22.900 r  processor/EX/CSR/mem_ram_reg_0_i_24/O
                         net (fo=42, routed)          1.487    24.386    processor/EX/CSR/mem_ram_reg_0_i_24_n_0
    SLICE_X8Y26          LUT5 (Prop_lut5_I2_O)        0.358    24.744 r  processor/EX/CSR/mem_ram_reg_1_i_8/O
                         net (fo=1, routed)           0.738    25.482    data_mem/p_1_in[0]
    RAMB36_X0Y4          RAMB36E1                                     r  data_mem/mem_ram_reg_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)      20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.445    24.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.153 r  clk1_reg/Q
                         net (fo=1, routed)           0.643    25.796    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.887 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         1.478    27.365    data_mem/clk1_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  data_mem/mem_ram_reg_1/CLKARDCLK
                         clock pessimism              0.556    27.921    
                         clock uncertainty           -0.035    27.885    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.465    27.420    data_mem/mem_ram_reg_1
  -------------------------------------------------------------------
                         required time                         27.420    
                         arrival time                         -25.482    
  -------------------------------------------------------------------
                         slack                                  1.938    

Slack (MET) :             1.952ns  (required time - arrival time)
  Source:                 exception_intr_address_in_tristate_oe_reg[1]_i_2/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem/mem_ram_reg_1/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk1 rise@20.000ns - clk1 rise@0.000ns)
  Data Path Delay:        17.558ns  (logic 3.039ns (17.309%)  route 14.519ns (82.691%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT4=1 LUT5=6 LUT6=6)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.365ns = ( 27.365 - 20.000 ) 
    Source Clock Delay      (SCD):    7.927ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk1_reg/Q
                         net (fo=1, routed)           0.725     6.267    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.363 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         1.564     7.927    clk1_BUFG
    SLICE_X15Y35         FDRE                                         r  exception_intr_address_in_tristate_oe_reg[1]_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.456     8.383 r  exception_intr_address_in_tristate_oe_reg[1]_i_2/Q
                         net (fo=22, routed)          0.626     9.009    processor/EX/CSR/mem_data_custom_reg[0]_0
    SLICE_X15Y35         LUT2 (Prop_lut2_I1_O)        0.150     9.159 r  processor/EX/CSR/mem_data_custom[2]_i_6/O
                         net (fo=2, routed)           0.610     9.769    processor/EX/CSR/mem_data_custom[2]_i_6_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I0_O)        0.326    10.095 r  processor/EX/CSR/mem_data_custom[2]_i_5/O
                         net (fo=3, routed)           0.510    10.605    processor/EX/CSR/mem_data_custom[2]_i_5_n_0
    SLICE_X14Y36         LUT5 (Prop_lut5_I2_O)        0.124    10.729 r  processor/EX/CSR/mem_data_custom[31]_i_5/O
                         net (fo=2, routed)           0.725    11.454    processor/EX/CSR/ID_EX_register_reg[1]_tristate_oe[3]
    SLICE_X12Y35         LUT5 (Prop_lut5_I3_O)        0.124    11.578 r  processor/EX/CSR/mem_data_custom[2]_i_3/O
                         net (fo=60, routed)          1.040    12.618    processor/ForwardB[0]
    SLICE_X7Y37          LUT6 (Prop_lut6_I4_O)        0.124    12.742 f  processor/EX_MEM_tristate_oe[3]_i_19/O
                         net (fo=121, routed)         1.206    13.948    processor/inp_B_final[31]
    SLICE_X11Y42         LUT4 (Prop_lut4_I1_O)        0.152    14.100 f  processor/EX_MEM_tristate_oe[22]_i_47/O
                         net (fo=2, routed)           0.860    14.960    processor/IF/EX_MEM_tristate_oe[4]_i_14_1
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.326    15.286 r  processor/IF/EX_MEM_tristate_oe[20]_i_18/O
                         net (fo=41, routed)          0.455    15.741    processor/IF_n_122
    SLICE_X15Y40         LUT5 (Prop_lut5_I2_O)        0.124    15.865 r  processor/EX_MEM_tristate_oe[3]_i_26/O
                         net (fo=41, routed)          1.838    17.703    processor/EX_MEM_tristate_oe[3]_i_26_n_0
    SLICE_X8Y54          LUT6 (Prop_lut6_I1_O)        0.124    17.827 f  processor/EX_MEM_tristate_oe[25]_i_4/O
                         net (fo=1, routed)           1.085    18.912    processor/EX_MEM_tristate_oe[25]_i_4_n_0
    SLICE_X6Y53          LUT6 (Prop_lut6_I2_O)        0.124    19.036 r  processor/EX_MEM_tristate_oe[25]_i_2/O
                         net (fo=2, routed)           0.958    19.994    processor/EX/CSR/Result[7]
    SLICE_X6Y43          LUT3 (Prop_lut3_I0_O)        0.124    20.118 r  processor/EX/CSR/EX_MEM_tristate_oe[25]_i_1/O
                         net (fo=2, routed)           0.965    21.083    processor/EX/CSR/EX_MEM_wire[0]_16[9]
    SLICE_X5Y41          LUT6 (Prop_lut6_I0_O)        0.124    21.207 r  processor/EX/CSR/mem_ram_reg_0_i_33/O
                         net (fo=1, routed)           0.573    21.780    processor/EX/CSR/mem_ram_reg_0_i_33_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I5_O)        0.124    21.904 r  processor/EX/CSR/mem_ram_reg_0_i_28/O
                         net (fo=6, routed)           0.844    22.748    processor/EX/CSR/mem_ram_reg_0_i_28_n_0
    SLICE_X5Y40          LUT5 (Prop_lut5_I2_O)        0.152    22.900 r  processor/EX/CSR/mem_ram_reg_0_i_24/O
                         net (fo=42, routed)          1.449    24.349    processor/EX/CSR/mem_ram_reg_0_i_24_n_0
    SLICE_X8Y26          LUT5 (Prop_lut5_I2_O)        0.361    24.710 r  processor/EX/CSR/mem_ram_reg_1_i_7/O
                         net (fo=1, routed)           0.775    25.485    data_mem/p_1_in[1]
    RAMB36_X0Y4          RAMB36E1                                     r  data_mem/mem_ram_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)      20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.445    24.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.153 r  clk1_reg/Q
                         net (fo=1, routed)           0.643    25.796    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.887 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         1.478    27.365    data_mem/clk1_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  data_mem/mem_ram_reg_1/CLKARDCLK
                         clock pessimism              0.556    27.921    
                         clock uncertainty           -0.035    27.885    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.448    27.437    data_mem/mem_ram_reg_1
  -------------------------------------------------------------------
                         required time                         27.437    
                         arrival time                         -25.485    
  -------------------------------------------------------------------
                         slack                                  1.952    

Slack (MET) :             1.961ns  (required time - arrival time)
  Source:                 exception_intr_address_in_tristate_oe_reg[1]_i_2/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem/mem_data_custom_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk1 rise@20.000ns - clk1 rise@0.000ns)
  Data Path Delay:        17.236ns  (logic 3.004ns (17.429%)  route 14.232ns (82.571%))
  Logic Levels:           15  (LUT2=2 LUT3=1 LUT4=1 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.329ns = ( 27.329 - 20.000 ) 
    Source Clock Delay      (SCD):    7.927ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk1_reg/Q
                         net (fo=1, routed)           0.725     6.267    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.363 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         1.564     7.927    clk1_BUFG
    SLICE_X15Y35         FDRE                                         r  exception_intr_address_in_tristate_oe_reg[1]_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.456     8.383 r  exception_intr_address_in_tristate_oe_reg[1]_i_2/Q
                         net (fo=22, routed)          0.626     9.009    processor/EX/CSR/mem_data_custom_reg[0]_0
    SLICE_X15Y35         LUT2 (Prop_lut2_I1_O)        0.150     9.159 r  processor/EX/CSR/mem_data_custom[2]_i_6/O
                         net (fo=2, routed)           0.610     9.769    processor/EX/CSR/mem_data_custom[2]_i_6_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I0_O)        0.326    10.095 r  processor/EX/CSR/mem_data_custom[2]_i_5/O
                         net (fo=3, routed)           0.510    10.605    processor/EX/CSR/mem_data_custom[2]_i_5_n_0
    SLICE_X14Y36         LUT5 (Prop_lut5_I2_O)        0.124    10.729 r  processor/EX/CSR/mem_data_custom[31]_i_5/O
                         net (fo=2, routed)           0.725    11.454    processor/EX/CSR/ID_EX_register_reg[1]_tristate_oe[3]
    SLICE_X12Y35         LUT5 (Prop_lut5_I3_O)        0.124    11.578 r  processor/EX/CSR/mem_data_custom[2]_i_3/O
                         net (fo=60, routed)          1.040    12.618    processor/ForwardB[0]
    SLICE_X7Y37          LUT6 (Prop_lut6_I4_O)        0.124    12.742 r  processor/EX_MEM_tristate_oe[3]_i_19/O
                         net (fo=121, routed)         1.206    13.948    processor/inp_B_final[31]
    SLICE_X11Y42         LUT4 (Prop_lut4_I1_O)        0.152    14.100 r  processor/EX_MEM_tristate_oe[22]_i_47/O
                         net (fo=2, routed)           0.860    14.960    processor/IF/EX_MEM_tristate_oe[4]_i_14_1
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.326    15.286 f  processor/IF/EX_MEM_tristate_oe[20]_i_18/O
                         net (fo=41, routed)          0.455    15.741    processor/IF_n_122
    SLICE_X15Y40         LUT5 (Prop_lut5_I2_O)        0.124    15.865 f  processor/EX_MEM_tristate_oe[3]_i_26/O
                         net (fo=41, routed)          1.838    17.703    processor/EX_MEM_tristate_oe[3]_i_26_n_0
    SLICE_X8Y54          LUT6 (Prop_lut6_I1_O)        0.124    17.827 r  processor/EX_MEM_tristate_oe[25]_i_4/O
                         net (fo=1, routed)           1.085    18.912    processor/EX_MEM_tristate_oe[25]_i_4_n_0
    SLICE_X6Y53          LUT6 (Prop_lut6_I2_O)        0.124    19.036 f  processor/EX_MEM_tristate_oe[25]_i_2/O
                         net (fo=2, routed)           0.958    19.994    processor/EX/CSR/Result[7]
    SLICE_X6Y43          LUT3 (Prop_lut3_I0_O)        0.124    20.118 f  processor/EX/CSR/EX_MEM_tristate_oe[25]_i_1/O
                         net (fo=2, routed)           0.965    21.083    processor/EX/CSR/EX_MEM_wire[0]_16[9]
    SLICE_X5Y41          LUT6 (Prop_lut6_I0_O)        0.124    21.207 f  processor/EX/CSR/mem_ram_reg_0_i_33/O
                         net (fo=1, routed)           0.573    21.780    processor/EX/CSR/mem_ram_reg_0_i_33_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I5_O)        0.124    21.904 f  processor/EX/CSR/mem_ram_reg_0_i_28/O
                         net (fo=6, routed)           0.844    22.748    processor/EX/CSR/mem_ram_reg_0_i_28_n_0
    SLICE_X5Y40          LUT5 (Prop_lut5_I2_O)        0.152    22.900 f  processor/EX/CSR/mem_ram_reg_0_i_24/O
                         net (fo=42, routed)          1.147    24.047    processor/EX/CSR/mem_ram_reg_0_i_24_n_0
    SLICE_X7Y30          LUT2 (Prop_lut2_I1_O)        0.326    24.373 r  processor/EX/CSR/mem_data_custom[31]_i_1/O
                         net (fo=32, routed)          0.790    25.163    data_mem/mem_data_custom_reg[0]_0
    SLICE_X8Y32          FDRE                                         r  data_mem/mem_data_custom_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)      20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.445    24.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.153 r  clk1_reg/Q
                         net (fo=1, routed)           0.643    25.796    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.887 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         1.442    27.329    data_mem/clk1_BUFG
    SLICE_X8Y32          FDRE                                         r  data_mem/mem_data_custom_reg[19]/C
                         clock pessimism              0.556    27.885    
                         clock uncertainty           -0.035    27.850    
    SLICE_X8Y32          FDRE (Setup_fdre_C_R)       -0.726    27.124    data_mem/mem_data_custom_reg[19]
  -------------------------------------------------------------------
                         required time                         27.124    
                         arrival time                         -25.163    
  -------------------------------------------------------------------
                         slack                                  1.961    

Slack (MET) :             1.961ns  (required time - arrival time)
  Source:                 exception_intr_address_in_tristate_oe_reg[1]_i_2/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem/mem_data_custom_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk1 rise@20.000ns - clk1 rise@0.000ns)
  Data Path Delay:        17.236ns  (logic 3.004ns (17.429%)  route 14.232ns (82.571%))
  Logic Levels:           15  (LUT2=2 LUT3=1 LUT4=1 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.329ns = ( 27.329 - 20.000 ) 
    Source Clock Delay      (SCD):    7.927ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk1_reg/Q
                         net (fo=1, routed)           0.725     6.267    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.363 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         1.564     7.927    clk1_BUFG
    SLICE_X15Y35         FDRE                                         r  exception_intr_address_in_tristate_oe_reg[1]_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.456     8.383 r  exception_intr_address_in_tristate_oe_reg[1]_i_2/Q
                         net (fo=22, routed)          0.626     9.009    processor/EX/CSR/mem_data_custom_reg[0]_0
    SLICE_X15Y35         LUT2 (Prop_lut2_I1_O)        0.150     9.159 r  processor/EX/CSR/mem_data_custom[2]_i_6/O
                         net (fo=2, routed)           0.610     9.769    processor/EX/CSR/mem_data_custom[2]_i_6_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I0_O)        0.326    10.095 r  processor/EX/CSR/mem_data_custom[2]_i_5/O
                         net (fo=3, routed)           0.510    10.605    processor/EX/CSR/mem_data_custom[2]_i_5_n_0
    SLICE_X14Y36         LUT5 (Prop_lut5_I2_O)        0.124    10.729 r  processor/EX/CSR/mem_data_custom[31]_i_5/O
                         net (fo=2, routed)           0.725    11.454    processor/EX/CSR/ID_EX_register_reg[1]_tristate_oe[3]
    SLICE_X12Y35         LUT5 (Prop_lut5_I3_O)        0.124    11.578 r  processor/EX/CSR/mem_data_custom[2]_i_3/O
                         net (fo=60, routed)          1.040    12.618    processor/ForwardB[0]
    SLICE_X7Y37          LUT6 (Prop_lut6_I4_O)        0.124    12.742 r  processor/EX_MEM_tristate_oe[3]_i_19/O
                         net (fo=121, routed)         1.206    13.948    processor/inp_B_final[31]
    SLICE_X11Y42         LUT4 (Prop_lut4_I1_O)        0.152    14.100 r  processor/EX_MEM_tristate_oe[22]_i_47/O
                         net (fo=2, routed)           0.860    14.960    processor/IF/EX_MEM_tristate_oe[4]_i_14_1
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.326    15.286 f  processor/IF/EX_MEM_tristate_oe[20]_i_18/O
                         net (fo=41, routed)          0.455    15.741    processor/IF_n_122
    SLICE_X15Y40         LUT5 (Prop_lut5_I2_O)        0.124    15.865 f  processor/EX_MEM_tristate_oe[3]_i_26/O
                         net (fo=41, routed)          1.838    17.703    processor/EX_MEM_tristate_oe[3]_i_26_n_0
    SLICE_X8Y54          LUT6 (Prop_lut6_I1_O)        0.124    17.827 r  processor/EX_MEM_tristate_oe[25]_i_4/O
                         net (fo=1, routed)           1.085    18.912    processor/EX_MEM_tristate_oe[25]_i_4_n_0
    SLICE_X6Y53          LUT6 (Prop_lut6_I2_O)        0.124    19.036 f  processor/EX_MEM_tristate_oe[25]_i_2/O
                         net (fo=2, routed)           0.958    19.994    processor/EX/CSR/Result[7]
    SLICE_X6Y43          LUT3 (Prop_lut3_I0_O)        0.124    20.118 f  processor/EX/CSR/EX_MEM_tristate_oe[25]_i_1/O
                         net (fo=2, routed)           0.965    21.083    processor/EX/CSR/EX_MEM_wire[0]_16[9]
    SLICE_X5Y41          LUT6 (Prop_lut6_I0_O)        0.124    21.207 f  processor/EX/CSR/mem_ram_reg_0_i_33/O
                         net (fo=1, routed)           0.573    21.780    processor/EX/CSR/mem_ram_reg_0_i_33_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I5_O)        0.124    21.904 f  processor/EX/CSR/mem_ram_reg_0_i_28/O
                         net (fo=6, routed)           0.844    22.748    processor/EX/CSR/mem_ram_reg_0_i_28_n_0
    SLICE_X5Y40          LUT5 (Prop_lut5_I2_O)        0.152    22.900 f  processor/EX/CSR/mem_ram_reg_0_i_24/O
                         net (fo=42, routed)          1.147    24.047    processor/EX/CSR/mem_ram_reg_0_i_24_n_0
    SLICE_X7Y30          LUT2 (Prop_lut2_I1_O)        0.326    24.373 r  processor/EX/CSR/mem_data_custom[31]_i_1/O
                         net (fo=32, routed)          0.790    25.163    data_mem/mem_data_custom_reg[0]_0
    SLICE_X8Y32          FDRE                                         r  data_mem/mem_data_custom_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)      20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.445    24.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.153 r  clk1_reg/Q
                         net (fo=1, routed)           0.643    25.796    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.887 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         1.442    27.329    data_mem/clk1_BUFG
    SLICE_X8Y32          FDRE                                         r  data_mem/mem_data_custom_reg[23]/C
                         clock pessimism              0.556    27.885    
                         clock uncertainty           -0.035    27.850    
    SLICE_X8Y32          FDRE (Setup_fdre_C_R)       -0.726    27.124    data_mem/mem_data_custom_reg[23]
  -------------------------------------------------------------------
                         required time                         27.124    
                         arrival time                         -25.163    
  -------------------------------------------------------------------
                         slack                                  1.961    

Slack (MET) :             1.961ns  (required time - arrival time)
  Source:                 exception_intr_address_in_tristate_oe_reg[1]_i_2/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem/mem_data_custom_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk1 rise@20.000ns - clk1 rise@0.000ns)
  Data Path Delay:        17.236ns  (logic 3.004ns (17.429%)  route 14.232ns (82.571%))
  Logic Levels:           15  (LUT2=2 LUT3=1 LUT4=1 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.329ns = ( 27.329 - 20.000 ) 
    Source Clock Delay      (SCD):    7.927ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk1_reg/Q
                         net (fo=1, routed)           0.725     6.267    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.363 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         1.564     7.927    clk1_BUFG
    SLICE_X15Y35         FDRE                                         r  exception_intr_address_in_tristate_oe_reg[1]_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.456     8.383 r  exception_intr_address_in_tristate_oe_reg[1]_i_2/Q
                         net (fo=22, routed)          0.626     9.009    processor/EX/CSR/mem_data_custom_reg[0]_0
    SLICE_X15Y35         LUT2 (Prop_lut2_I1_O)        0.150     9.159 r  processor/EX/CSR/mem_data_custom[2]_i_6/O
                         net (fo=2, routed)           0.610     9.769    processor/EX/CSR/mem_data_custom[2]_i_6_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I0_O)        0.326    10.095 r  processor/EX/CSR/mem_data_custom[2]_i_5/O
                         net (fo=3, routed)           0.510    10.605    processor/EX/CSR/mem_data_custom[2]_i_5_n_0
    SLICE_X14Y36         LUT5 (Prop_lut5_I2_O)        0.124    10.729 r  processor/EX/CSR/mem_data_custom[31]_i_5/O
                         net (fo=2, routed)           0.725    11.454    processor/EX/CSR/ID_EX_register_reg[1]_tristate_oe[3]
    SLICE_X12Y35         LUT5 (Prop_lut5_I3_O)        0.124    11.578 r  processor/EX/CSR/mem_data_custom[2]_i_3/O
                         net (fo=60, routed)          1.040    12.618    processor/ForwardB[0]
    SLICE_X7Y37          LUT6 (Prop_lut6_I4_O)        0.124    12.742 r  processor/EX_MEM_tristate_oe[3]_i_19/O
                         net (fo=121, routed)         1.206    13.948    processor/inp_B_final[31]
    SLICE_X11Y42         LUT4 (Prop_lut4_I1_O)        0.152    14.100 r  processor/EX_MEM_tristate_oe[22]_i_47/O
                         net (fo=2, routed)           0.860    14.960    processor/IF/EX_MEM_tristate_oe[4]_i_14_1
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.326    15.286 f  processor/IF/EX_MEM_tristate_oe[20]_i_18/O
                         net (fo=41, routed)          0.455    15.741    processor/IF_n_122
    SLICE_X15Y40         LUT5 (Prop_lut5_I2_O)        0.124    15.865 f  processor/EX_MEM_tristate_oe[3]_i_26/O
                         net (fo=41, routed)          1.838    17.703    processor/EX_MEM_tristate_oe[3]_i_26_n_0
    SLICE_X8Y54          LUT6 (Prop_lut6_I1_O)        0.124    17.827 r  processor/EX_MEM_tristate_oe[25]_i_4/O
                         net (fo=1, routed)           1.085    18.912    processor/EX_MEM_tristate_oe[25]_i_4_n_0
    SLICE_X6Y53          LUT6 (Prop_lut6_I2_O)        0.124    19.036 f  processor/EX_MEM_tristate_oe[25]_i_2/O
                         net (fo=2, routed)           0.958    19.994    processor/EX/CSR/Result[7]
    SLICE_X6Y43          LUT3 (Prop_lut3_I0_O)        0.124    20.118 f  processor/EX/CSR/EX_MEM_tristate_oe[25]_i_1/O
                         net (fo=2, routed)           0.965    21.083    processor/EX/CSR/EX_MEM_wire[0]_16[9]
    SLICE_X5Y41          LUT6 (Prop_lut6_I0_O)        0.124    21.207 f  processor/EX/CSR/mem_ram_reg_0_i_33/O
                         net (fo=1, routed)           0.573    21.780    processor/EX/CSR/mem_ram_reg_0_i_33_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I5_O)        0.124    21.904 f  processor/EX/CSR/mem_ram_reg_0_i_28/O
                         net (fo=6, routed)           0.844    22.748    processor/EX/CSR/mem_ram_reg_0_i_28_n_0
    SLICE_X5Y40          LUT5 (Prop_lut5_I2_O)        0.152    22.900 f  processor/EX/CSR/mem_ram_reg_0_i_24/O
                         net (fo=42, routed)          1.147    24.047    processor/EX/CSR/mem_ram_reg_0_i_24_n_0
    SLICE_X7Y30          LUT2 (Prop_lut2_I1_O)        0.326    24.373 r  processor/EX/CSR/mem_data_custom[31]_i_1/O
                         net (fo=32, routed)          0.790    25.163    data_mem/mem_data_custom_reg[0]_0
    SLICE_X8Y32          FDRE                                         r  data_mem/mem_data_custom_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)      20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.445    24.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.153 r  clk1_reg/Q
                         net (fo=1, routed)           0.643    25.796    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.887 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         1.442    27.329    data_mem/clk1_BUFG
    SLICE_X8Y32          FDRE                                         r  data_mem/mem_data_custom_reg[29]/C
                         clock pessimism              0.556    27.885    
                         clock uncertainty           -0.035    27.850    
    SLICE_X8Y32          FDRE (Setup_fdre_C_R)       -0.726    27.124    data_mem/mem_data_custom_reg[29]
  -------------------------------------------------------------------
                         required time                         27.124    
                         arrival time                         -25.163    
  -------------------------------------------------------------------
                         slack                                  1.961    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 processor/IF_ID_reg[1]_tristate_oe[13]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/ID_EX_reg[4]_tristate_oe[13]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - clk1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns
    Source Clock Delay      (SCD):    2.475ns
    Clock Pessimism Removal (CPR):    0.817ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk1_reg/Q
                         net (fo=1, routed)           0.271     1.858    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.884 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         0.592     2.475    processor/clk1_BUFG
    SLICE_X1Y37          FDRE                                         r  processor/IF_ID_reg[1]_tristate_oe[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     2.616 r  processor/IF_ID_reg[1]_tristate_oe[13]/Q
                         net (fo=1, routed)           0.116     2.732    processor/IF_ID_reg[1]_tristate_oe_n_0_[13]
    SLICE_X5Y37          FDRE                                         r  processor/ID_EX_reg[4]_tristate_oe[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.134 r  clk1_reg/Q
                         net (fo=1, routed)           0.304     2.438    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.467 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         0.860     3.326    processor/clk1_BUFG
    SLICE_X5Y37          FDRE                                         r  processor/ID_EX_reg[4]_tristate_oe[13]/C
                         clock pessimism             -0.817     2.509    
    SLICE_X5Y37          FDRE (Hold_fdre_C_D)         0.070     2.579    processor/ID_EX_reg[4]_tristate_oe[13]
  -------------------------------------------------------------------
                         required time                         -2.579    
                         arrival time                           2.732    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 processor/IF/pc_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/IF_ID_reg[1]_tristate_oe[31]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - clk1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.413%)  route 0.128ns (47.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.328ns
    Source Clock Delay      (SCD):    2.477ns
    Clock Pessimism Removal (CPR):    0.817ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk1_reg/Q
                         net (fo=1, routed)           0.271     1.858    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.884 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         0.594     2.477    processor/IF/clk1_BUFG
    SLICE_X3Y40          FDRE                                         r  processor/IF/pc_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     2.618 r  processor/IF/pc_reg[31]/Q
                         net (fo=2, routed)           0.128     2.746    processor/IF_ID_wire[1]_12[31]
    SLICE_X4Y39          FDRE                                         r  processor/IF_ID_reg[1]_tristate_oe[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.134 r  clk1_reg/Q
                         net (fo=1, routed)           0.304     2.438    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.467 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         0.862     3.328    processor/clk1_BUFG
    SLICE_X4Y39          FDRE                                         r  processor/IF_ID_reg[1]_tristate_oe[31]/C
                         clock pessimism             -0.817     2.511    
    SLICE_X4Y39          FDRE (Hold_fdre_C_D)         0.078     2.589    processor/IF_ID_reg[1]_tristate_oe[31]
  -------------------------------------------------------------------
                         required time                         -2.589    
                         arrival time                           2.746    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 processor/IF/pc_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/IF_ID_reg[1]_tristate_oe[30]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - clk1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.788%)  route 0.126ns (47.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.328ns
    Source Clock Delay      (SCD):    2.477ns
    Clock Pessimism Removal (CPR):    0.817ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk1_reg/Q
                         net (fo=1, routed)           0.271     1.858    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.884 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         0.594     2.477    processor/IF/clk1_BUFG
    SLICE_X3Y40          FDRE                                         r  processor/IF/pc_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     2.618 r  processor/IF/pc_reg[30]/Q
                         net (fo=2, routed)           0.126     2.744    processor/IF_ID_wire[1]_12[30]
    SLICE_X4Y39          FDRE                                         r  processor/IF_ID_reg[1]_tristate_oe[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.134 r  clk1_reg/Q
                         net (fo=1, routed)           0.304     2.438    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.467 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         0.862     3.328    processor/clk1_BUFG
    SLICE_X4Y39          FDRE                                         r  processor/IF_ID_reg[1]_tristate_oe[30]/C
                         clock pessimism             -0.817     2.511    
    SLICE_X4Y39          FDRE (Hold_fdre_C_D)         0.076     2.587    processor/IF_ID_reg[1]_tristate_oe[30]
  -------------------------------------------------------------------
                         required time                         -2.587    
                         arrival time                           2.744    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 processor/IF_ID_reg[1]_tristate_oe[5]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/ID_EX_reg[4]_tristate_oe[5]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - clk1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.018%)  route 0.115ns (44.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.293ns
    Source Clock Delay      (SCD):    2.441ns
    Clock Pessimism Removal (CPR):    0.817ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk1_reg/Q
                         net (fo=1, routed)           0.271     1.858    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.884 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         0.558     2.441    processor/clk1_BUFG
    SLICE_X9Y30          FDRE                                         r  processor/IF_ID_reg[1]_tristate_oe[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141     2.582 r  processor/IF_ID_reg[1]_tristate_oe[5]/Q
                         net (fo=1, routed)           0.115     2.698    processor/IF_ID_reg[1]_tristate_oe_n_0_[5]
    SLICE_X10Y31         FDRE                                         r  processor/ID_EX_reg[4]_tristate_oe[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.134 r  clk1_reg/Q
                         net (fo=1, routed)           0.304     2.438    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.467 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         0.827     3.293    processor/clk1_BUFG
    SLICE_X10Y31         FDRE                                         r  processor/ID_EX_reg[4]_tristate_oe[5]/C
                         clock pessimism             -0.817     2.476    
    SLICE_X10Y31         FDRE (Hold_fdre_C_D)         0.064     2.540    processor/ID_EX_reg[4]_tristate_oe[5]
  -------------------------------------------------------------------
                         required time                         -2.540    
                         arrival time                           2.698    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 processor/IF/pc_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/IF_ID_reg[1]_tristate_oe[29]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - clk1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.193%)  route 0.124ns (46.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.328ns
    Source Clock Delay      (SCD):    2.477ns
    Clock Pessimism Removal (CPR):    0.817ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk1_reg/Q
                         net (fo=1, routed)           0.271     1.858    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.884 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         0.594     2.477    processor/IF/clk1_BUFG
    SLICE_X3Y40          FDRE                                         r  processor/IF/pc_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     2.618 r  processor/IF/pc_reg[29]/Q
                         net (fo=2, routed)           0.124     2.742    processor/IF_ID_wire[1]_12[29]
    SLICE_X4Y39          FDRE                                         r  processor/IF_ID_reg[1]_tristate_oe[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.134 r  clk1_reg/Q
                         net (fo=1, routed)           0.304     2.438    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.467 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         0.862     3.328    processor/clk1_BUFG
    SLICE_X4Y39          FDRE                                         r  processor/IF_ID_reg[1]_tristate_oe[29]/C
                         clock pessimism             -0.817     2.511    
    SLICE_X4Y39          FDRE (Hold_fdre_C_D)         0.071     2.582    processor/IF_ID_reg[1]_tristate_oe[29]
  -------------------------------------------------------------------
                         required time                         -2.582    
                         arrival time                           2.742    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 processor/IF/pc_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/IF_ID_reg[1]_tristate_oe[28]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - clk1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.845%)  route 0.131ns (48.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.328ns
    Source Clock Delay      (SCD):    2.477ns
    Clock Pessimism Removal (CPR):    0.817ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk1_reg/Q
                         net (fo=1, routed)           0.271     1.858    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.884 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         0.594     2.477    processor/IF/clk1_BUFG
    SLICE_X3Y40          FDRE                                         r  processor/IF/pc_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     2.618 r  processor/IF/pc_reg[28]/Q
                         net (fo=2, routed)           0.131     2.749    processor/IF_ID_wire[1]_12[28]
    SLICE_X4Y39          FDRE                                         r  processor/IF_ID_reg[1]_tristate_oe[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.134 r  clk1_reg/Q
                         net (fo=1, routed)           0.304     2.438    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.467 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         0.862     3.328    processor/clk1_BUFG
    SLICE_X4Y39          FDRE                                         r  processor/IF_ID_reg[1]_tristate_oe[28]/C
                         clock pessimism             -0.817     2.511    
    SLICE_X4Y39          FDRE (Hold_fdre_C_D)         0.075     2.586    processor/IF_ID_reg[1]_tristate_oe[28]
  -------------------------------------------------------------------
                         required time                         -2.586    
                         arrival time                           2.749    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 processor/ID/sign_ext/imm_ext_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/ID_EX_reg[3]_tristate_oe[19]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - clk1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.648%)  route 0.112ns (44.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.291ns
    Source Clock Delay      (SCD):    2.440ns
    Clock Pessimism Removal (CPR):    0.838ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk1_reg/Q
                         net (fo=1, routed)           0.271     1.858    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.884 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         0.557     2.440    processor/ID/sign_ext/clk1_BUFG
    SLICE_X11Y29         FDSE                                         r  processor/ID/sign_ext/imm_ext_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDSE (Prop_fdse_C_Q)         0.141     2.581 r  processor/ID/sign_ext/imm_ext_reg[19]/Q
                         net (fo=1, routed)           0.112     2.694    processor/ID_EX_wire[3]_13[19]
    SLICE_X10Y29         FDRE                                         r  processor/ID_EX_reg[3]_tristate_oe[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.134 r  clk1_reg/Q
                         net (fo=1, routed)           0.304     2.438    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.467 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         0.825     3.291    processor/clk1_BUFG
    SLICE_X10Y29         FDRE                                         r  processor/ID_EX_reg[3]_tristate_oe[19]/C
                         clock pessimism             -0.838     2.453    
    SLICE_X10Y29         FDRE (Hold_fdre_C_D)         0.076     2.529    processor/ID_EX_reg[3]_tristate_oe[19]
  -------------------------------------------------------------------
                         required time                         -2.529    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 processor/IF_ID_reg[1]_tristate_oe[24]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/ID_EX_reg[4]_tristate_oe[24]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - clk1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.328ns
    Source Clock Delay      (SCD):    2.474ns
    Clock Pessimism Removal (CPR):    0.838ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk1_reg/Q
                         net (fo=1, routed)           0.271     1.858    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.884 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         0.591     2.474    processor/clk1_BUFG
    SLICE_X4Y39          FDRE                                         r  processor/IF_ID_reg[1]_tristate_oe[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.141     2.615 r  processor/IF_ID_reg[1]_tristate_oe[24]/Q
                         net (fo=1, routed)           0.112     2.727    processor/IF_ID_reg[1]_tristate_oe_n_0_[24]
    SLICE_X4Y38          FDRE                                         r  processor/ID_EX_reg[4]_tristate_oe[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.134 r  clk1_reg/Q
                         net (fo=1, routed)           0.304     2.438    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.467 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         0.862     3.328    processor/clk1_BUFG
    SLICE_X4Y38          FDRE                                         r  processor/ID_EX_reg[4]_tristate_oe[24]/C
                         clock pessimism             -0.838     2.490    
    SLICE_X4Y38          FDRE (Hold_fdre_C_D)         0.071     2.561    processor/ID_EX_reg[4]_tristate_oe[24]
  -------------------------------------------------------------------
                         required time                         -2.561    
                         arrival time                           2.727    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 processor/ID/sign_ext/imm_ext_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/ID_EX_reg[3]_tristate_oe[12]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - clk1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    2.436ns
    Clock Pessimism Removal (CPR):    0.837ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk1_reg/Q
                         net (fo=1, routed)           0.271     1.858    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.884 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         0.553     2.436    processor/ID/sign_ext/clk1_BUFG
    SLICE_X11Y25         FDRE                                         r  processor/ID/sign_ext/imm_ext_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.141     2.577 r  processor/ID/sign_ext/imm_ext_reg[12]/Q
                         net (fo=1, routed)           0.116     2.693    processor/ID_EX_wire[3]_13[12]
    SLICE_X11Y27         FDRE                                         r  processor/ID_EX_reg[3]_tristate_oe[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.134 r  clk1_reg/Q
                         net (fo=1, routed)           0.304     2.438    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.467 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         0.823     3.289    processor/clk1_BUFG
    SLICE_X11Y27         FDRE                                         r  processor/ID_EX_reg[3]_tristate_oe[12]/C
                         clock pessimism             -0.837     2.452    
    SLICE_X11Y27         FDRE (Hold_fdre_C_D)         0.075     2.527    processor/ID_EX_reg[3]_tristate_oe[12]
  -------------------------------------------------------------------
                         required time                         -2.527    
                         arrival time                           2.693    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 processor/IF/pc_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/IF_ID_reg[1]_tristate_oe[18]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - clk1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.328ns
    Source Clock Delay      (SCD):    2.476ns
    Clock Pessimism Removal (CPR):    0.838ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk1_reg/Q
                         net (fo=1, routed)           0.271     1.858    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.884 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         0.593     2.476    processor/IF/clk1_BUFG
    SLICE_X1Y38          FDRE                                         r  processor/IF/pc_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141     2.617 r  processor/IF/pc_reg[18]/Q
                         net (fo=2, routed)           0.122     2.739    processor/IF_ID_wire[1]_12[18]
    SLICE_X1Y37          FDRE                                         r  processor/IF_ID_reg[1]_tristate_oe[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.134 r  clk1_reg/Q
                         net (fo=1, routed)           0.304     2.438    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.467 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         0.862     3.328    processor/clk1_BUFG
    SLICE_X1Y37          FDRE                                         r  processor/IF_ID_reg[1]_tristate_oe[18]/C
                         clock pessimism             -0.838     2.490    
    SLICE_X1Y37          FDRE (Hold_fdre_C_D)         0.075     2.565    processor/IF_ID_reg[1]_tristate_oe[18]
  -------------------------------------------------------------------
                         required time                         -2.565    
                         arrival time                           2.739    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk1_reg/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y4   data_mem/mem_ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y6   data_mem/mem_ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y7   data_mem/mem_ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y5   data_mem/mem_ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y4   data_mem/mem_ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y6   data_mem/mem_ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y7   data_mem/mem_ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y8   inst_mem/instr_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y5   data_mem/mem_ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y9   inst_mem/instr_reg_0/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y35  processor/ID/reg_file/registers_reg_r1_0_31_6_11/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y35  processor/ID/reg_file/registers_reg_r1_0_31_6_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y35  processor/ID/reg_file/registers_reg_r1_0_31_6_11/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y35  processor/ID/reg_file/registers_reg_r1_0_31_6_11/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y35  processor/ID/reg_file/registers_reg_r1_0_31_6_11/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y35  processor/ID/reg_file/registers_reg_r1_0_31_6_11/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y35  processor/ID/reg_file/registers_reg_r1_0_31_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y37  processor/ID/reg_file/registers_reg_r2_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y37  processor/ID/reg_file/registers_reg_r2_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y37  processor/ID/reg_file/registers_reg_r2_0_31_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y34  processor/ID/reg_file/registers_reg_r2_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y34  processor/ID/reg_file/registers_reg_r2_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y34  processor/ID/reg_file/registers_reg_r2_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y34  processor/ID/reg_file/registers_reg_r2_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y34  processor/ID/reg_file/registers_reg_r2_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y34  processor/ID/reg_file/registers_reg_r2_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y34  processor/ID/reg_file/registers_reg_r2_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y34  processor/ID/reg_file/registers_reg_r2_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y38  processor/ID/reg_file/registers_reg_r1_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y38  processor/ID/reg_file/registers_reg_r1_0_31_18_23/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk1
  To Clock:  VIRTUAL_clk1

Setup :            0  Failing Endpoints,  Worst Slack        3.210ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.425ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.210ns  (required time - arrival time)
  Source:                 uart_tx/o_Tx_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Tx
                            (output port clocked by VIRTUAL_clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             VIRTUAL_clk1
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (VIRTUAL_clk1 rise@20.000ns - clk1 rise@0.000ns)
  Data Path Delay:        6.781ns  (logic 3.974ns (58.603%)  route 2.807ns (41.397%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -7.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    7.984ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk1_reg/Q
                         net (fo=1, routed)           0.725     6.267    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.363 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         1.621     7.984    uart_tx/clk1_BUFG
    SLICE_X0Y63          FDRE                                         r  uart_tx/o_Tx_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.456     8.440 r  uart_tx/o_Tx_Serial_reg/Q
                         net (fo=1, routed)           2.807    11.247    Tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    14.765 r  Tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.765    Tx
    A18                                                               r  Tx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk1 rise edge)
                                                     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.025    19.975    
                         output delay                -2.000    17.975    
  -------------------------------------------------------------------
                         required time                         17.975    
                         arrival time                         -14.765    
  -------------------------------------------------------------------
                         slack                                  3.210    

Slack (MET) :             4.100ns  (required time - arrival time)
  Source:                 uart_tx/r_Tx_Active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Tx_Active
                            (output port clocked by VIRTUAL_clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             VIRTUAL_clk1
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (VIRTUAL_clk1 rise@20.000ns - clk1 rise@0.000ns)
  Data Path Delay:        5.874ns  (logic 4.179ns (71.144%)  route 1.695ns (28.856%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -8.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    8.001ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk1_reg/Q
                         net (fo=1, routed)           0.725     6.267    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.363 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         1.638     8.001    uart_tx/clk1_BUFG
    SLICE_X2Y43          FDRE                                         r  uart_tx/r_Tx_Active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.478     8.479 r  uart_tx/r_Tx_Active_reg/Q
                         net (fo=4, routed)           1.695    10.174    Tx_Active_OBUF
    E19                  OBUF (Prop_obuf_I_O)         3.701    13.875 r  Tx_Active_OBUF_inst/O
                         net (fo=0)                   0.000    13.875    Tx_Active
    E19                                                               r  Tx_Active (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk1 rise edge)
                                                     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.025    19.975    
                         output delay                -2.000    17.975    
  -------------------------------------------------------------------
                         required time                         17.975    
                         arrival time                         -13.875    
  -------------------------------------------------------------------
                         slack                                  4.100    

Slack (MET) :             5.655ns  (required time - arrival time)
  Source:                 LED_reg/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED
                            (output port clocked by VIRTUAL_clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             VIRTUAL_clk1
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (VIRTUAL_clk1 rise@20.000ns - clk1 rise@0.000ns)
  Data Path Delay:        6.314ns  (logic 3.957ns (62.669%)  route 2.357ns (37.331%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.010ns
  Clock Path Skew:        -7.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    7.996ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk1_reg/Q
                         net (fo=1, routed)           0.725     6.267    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.363 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         1.633     7.996    clk1_BUFG
    SLICE_X5Y39          FDRE                                         r  LED_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     8.452 r  LED_reg/Q
                         net (fo=1, routed)           2.357    10.809    LED_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.501    14.310 r  LED_OBUF_inst/O
                         net (fo=0)                   0.000    14.310    LED
    U19                                                               r  LED (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk1 rise edge)
                                                     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.025    19.975    
                         output delay                -0.010    19.965    
  -------------------------------------------------------------------
                         required time                         19.965    
                         arrival time                         -14.310    
  -------------------------------------------------------------------
                         slack                                  5.655    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.425ns  (arrival time - required time)
  Source:                 LED_reg/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED
                            (output port clocked by VIRTUAL_clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             VIRTUAL_clk1
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk1 rise@0.000ns - clk1 rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 1.343ns (67.963%)  route 0.633ns (32.037%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk1_reg/Q
                         net (fo=1, routed)           0.271     1.858    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.884 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         0.591     2.474    clk1_BUFG
    SLICE_X5Y39          FDRE                                         r  LED_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141     2.615 r  LED_reg/Q
                         net (fo=1, routed)           0.633     3.248    LED_OBUF
    U19                  OBUF (Prop_obuf_I_O)         1.202     4.450 r  LED_OBUF_inst/O
                         net (fo=0)                   0.000     4.450    LED
    U19                                                               r  LED (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk1 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           4.450    
  -------------------------------------------------------------------
                         slack                                  4.425    

Slack (MET) :             5.245ns  (arrival time - required time)
  Source:                 uart_tx/r_Tx_Active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Tx_Active
                            (output port clocked by VIRTUAL_clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             VIRTUAL_clk1
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk1 rise@0.000ns - clk1 rise@0.000ns)
  Data Path Delay:        1.791ns  (logic 1.432ns (79.912%)  route 0.360ns (20.088%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk1_reg/Q
                         net (fo=1, routed)           0.271     1.858    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.884 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         0.595     2.478    uart_tx/clk1_BUFG
    SLICE_X2Y43          FDRE                                         r  uart_tx/r_Tx_Active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.148     2.626 r  uart_tx/r_Tx_Active_reg/Q
                         net (fo=4, routed)           0.360     2.986    Tx_Active_OBUF
    E19                  OBUF (Prop_obuf_I_O)         1.284     4.270 r  Tx_Active_OBUF_inst/O
                         net (fo=0)                   0.000     4.270    Tx_Active
    E19                                                               r  Tx_Active (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk1 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -1.000    -0.975    
  -------------------------------------------------------------------
                         required time                          0.975    
                         arrival time                           4.270    
  -------------------------------------------------------------------
                         slack                                  5.245    

Slack (MET) :             5.582ns  (arrival time - required time)
  Source:                 uart_tx/o_Tx_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Tx
                            (output port clocked by VIRTUAL_clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             VIRTUAL_clk1
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk1 rise@0.000ns - clk1 rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 1.360ns (63.693%)  route 0.775ns (36.307%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        -2.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.472ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk1_reg/Q
                         net (fo=1, routed)           0.271     1.858    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.884 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         0.589     2.472    uart_tx/clk1_BUFG
    SLICE_X0Y63          FDRE                                         r  uart_tx/o_Tx_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.141     2.613 r  uart_tx/o_Tx_Serial_reg/Q
                         net (fo=1, routed)           0.775     3.388    Tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     4.607 r  Tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.607    Tx
    A18                                                               r  Tx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk1 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -1.000    -0.975    
  -------------------------------------------------------------------
                         required time                          0.975    
                         arrival time                           4.607    
  -------------------------------------------------------------------
                         slack                                  5.582    





---------------------------------------------------------------------------------------------------
From Clock:  clk1
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.750ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.746ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.750ns  (required time - arrival time)
  Source:                 clk1_reg/Q
                            (clock source 'clk1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk1 rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 0.220ns (8.246%)  route 2.448ns (91.754%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.542ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.565     5.086    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk1_reg/Q
                         net (fo=1, routed)           0.725     6.267    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.363 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         1.724     8.086    clk1_BUFG
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.210 f  registers_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.000     8.210    p_0_in
    SLICE_X36Y46         FDRE                                         f  clk1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk1_reg/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    14.960    clk1_reg
  -------------------------------------------------------------------
                         required time                         14.960    
                         arrival time                          -8.210    
  -------------------------------------------------------------------
                         slack                                  6.750    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.746ns  (arrival time - required time)
  Source:                 clk1_reg/Q
                            (clock source 'clk1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@10.000ns - clk1 fall@10.000ns)
  Data Path Delay:        0.965ns  (logic 0.071ns (7.355%)  route 0.894ns (92.645%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 11.959 - 10.000 ) 
    Source Clock Delay      (SCD):    1.587ns = ( 11.587 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 fall edge)      10.000    10.000 f  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    10.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.563    11.446    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    11.587 f  clk1_reg/Q
                         net (fo=1, routed)           0.271    11.858    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    11.884 f  clk1_BUFG_inst/O
                         net (fo=818, routed)         0.624    12.507    clk1_BUFG
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045    12.552 r  registers_reg_r1_0_31_0_5_i_1/O
                         net (fo=1, routed)           0.000    12.552    p_0_in
    SLICE_X36Y46         FDRE                                         r  clk1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    11.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.832    11.959    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk1_reg/C
                         clock pessimism             -0.244    11.715    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091    11.806    clk1_reg
  -------------------------------------------------------------------
                         required time                        -11.806    
                         arrival time                          12.552    
  -------------------------------------------------------------------
                         slack                                  0.746    





---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_clk1
  To Clock:  clk1

Setup :            0  Failing Endpoints,  Worst Slack        9.831ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.831ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by VIRTUAL_clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/EX_MEM_ctrl_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk1 rise@20.000ns - VIRTUAL_clk1 rise@0.000ns)
  Data Path Delay:        10.955ns  (logic 1.565ns (14.288%)  route 9.390ns (85.712%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.000ns
  Clock Path Skew:        7.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.335ns = ( 27.335 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk1 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.000     6.000    
    U18                                               0.000     6.000 r  rst (IN)
                         net (fo=0)                   0.000     6.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     7.441 r  rst_IBUF_inst/O
                         net (fo=97, routed)          6.341    13.783    processor/ID/rst_IBUF
    SLICE_X4Y29          LUT2 (Prop_lut2_I0_O)        0.124    13.907 r  processor/ID/EX_MEM_tristate_oe[31]_i_1/O
                         net (fo=36, routed)          3.049    16.955    processor/EX_MEM_register__0[2]
    SLICE_X14Y39         FDRE                                         r  processor/EX_MEM_ctrl_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)      20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.445    24.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.153 r  clk1_reg/Q
                         net (fo=1, routed)           0.643    25.796    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.887 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         1.448    27.335    processor/clk1_BUFG
    SLICE_X14Y39         FDRE                                         r  processor/EX_MEM_ctrl_reg[1]/C
                         clock pessimism              0.000    27.335    
                         clock uncertainty           -0.025    27.310    
    SLICE_X14Y39         FDRE (Setup_fdre_C_R)       -0.524    26.786    processor/EX_MEM_ctrl_reg[1]
  -------------------------------------------------------------------
                         required time                         26.786    
                         arrival time                         -16.955    
  -------------------------------------------------------------------
                         slack                                  9.831    

Slack (MET) :             9.831ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by VIRTUAL_clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/EX_MEM_register_tristate_oe_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk1 rise@20.000ns - VIRTUAL_clk1 rise@0.000ns)
  Data Path Delay:        10.955ns  (logic 1.565ns (14.288%)  route 9.390ns (85.712%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.000ns
  Clock Path Skew:        7.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.335ns = ( 27.335 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk1 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.000     6.000    
    U18                                               0.000     6.000 r  rst (IN)
                         net (fo=0)                   0.000     6.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     7.441 r  rst_IBUF_inst/O
                         net (fo=97, routed)          6.341    13.783    processor/ID/rst_IBUF
    SLICE_X4Y29          LUT2 (Prop_lut2_I0_O)        0.124    13.907 r  processor/ID/EX_MEM_tristate_oe[31]_i_1/O
                         net (fo=36, routed)          3.049    16.955    processor/EX_MEM_register__0[2]
    SLICE_X14Y39         FDRE                                         r  processor/EX_MEM_register_tristate_oe_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)      20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.445    24.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.153 r  clk1_reg/Q
                         net (fo=1, routed)           0.643    25.796    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.887 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         1.448    27.335    processor/clk1_BUFG
    SLICE_X14Y39         FDRE                                         r  processor/EX_MEM_register_tristate_oe_reg[4]/C
                         clock pessimism              0.000    27.335    
                         clock uncertainty           -0.025    27.310    
    SLICE_X14Y39         FDRE (Setup_fdre_C_R)       -0.524    26.786    processor/EX_MEM_register_tristate_oe_reg[4]
  -------------------------------------------------------------------
                         required time                         26.786    
                         arrival time                         -16.955    
  -------------------------------------------------------------------
                         slack                                  9.831    

Slack (MET) :             10.055ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by VIRTUAL_clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/EX_MEM_tristate_oe_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk1 rise@20.000ns - VIRTUAL_clk1 rise@0.000ns)
  Data Path Delay:        10.825ns  (logic 1.565ns (14.460%)  route 9.259ns (85.540%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.000ns
  Clock Path Skew:        7.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.333ns = ( 27.333 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk1 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.000     6.000    
    U18                                               0.000     6.000 r  rst (IN)
                         net (fo=0)                   0.000     6.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     7.441 r  rst_IBUF_inst/O
                         net (fo=97, routed)          6.341    13.783    processor/ID/rst_IBUF
    SLICE_X4Y29          LUT2 (Prop_lut2_I0_O)        0.124    13.907 r  processor/ID/EX_MEM_tristate_oe[31]_i_1/O
                         net (fo=36, routed)          2.918    16.825    processor/EX_MEM_register__0[2]
    SLICE_X28Y41         FDRE                                         r  processor/EX_MEM_tristate_oe_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)      20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.445    24.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.153 r  clk1_reg/Q
                         net (fo=1, routed)           0.643    25.796    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.887 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         1.446    27.333    processor/clk1_BUFG
    SLICE_X28Y41         FDRE                                         r  processor/EX_MEM_tristate_oe_reg[17]/C
                         clock pessimism              0.000    27.333    
                         clock uncertainty           -0.025    27.308    
    SLICE_X28Y41         FDRE (Setup_fdre_C_R)       -0.429    26.879    processor/EX_MEM_tristate_oe_reg[17]
  -------------------------------------------------------------------
                         required time                         26.879    
                         arrival time                         -16.825    
  -------------------------------------------------------------------
                         slack                                 10.055    

Slack (MET) :             10.122ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by VIRTUAL_clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/EX_MEM_tristate_oe_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk1 rise@20.000ns - VIRTUAL_clk1 rise@0.000ns)
  Data Path Delay:        10.660ns  (logic 1.565ns (14.684%)  route 9.095ns (85.316%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.000ns
  Clock Path Skew:        7.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.331ns = ( 27.331 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk1 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.000     6.000    
    U18                                               0.000     6.000 r  rst (IN)
                         net (fo=0)                   0.000     6.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     7.441 r  rst_IBUF_inst/O
                         net (fo=97, routed)          6.341    13.783    processor/ID/rst_IBUF
    SLICE_X4Y29          LUT2 (Prop_lut2_I0_O)        0.124    13.907 r  processor/ID/EX_MEM_tristate_oe[31]_i_1/O
                         net (fo=36, routed)          2.753    16.660    processor/EX_MEM_register__0[2]
    SLICE_X12Y34         FDRE                                         r  processor/EX_MEM_tristate_oe_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)      20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.445    24.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.153 r  clk1_reg/Q
                         net (fo=1, routed)           0.643    25.796    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.887 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         1.444    27.331    processor/clk1_BUFG
    SLICE_X12Y34         FDRE                                         r  processor/EX_MEM_tristate_oe_reg[5]/C
                         clock pessimism              0.000    27.331    
                         clock uncertainty           -0.025    27.306    
    SLICE_X12Y34         FDRE (Setup_fdre_C_R)       -0.524    26.782    processor/EX_MEM_tristate_oe_reg[5]
  -------------------------------------------------------------------
                         required time                         26.782    
                         arrival time                         -16.660    
  -------------------------------------------------------------------
                         slack                                 10.122    

Slack (MET) :             10.122ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by VIRTUAL_clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/EX_MEM_tristate_oe_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk1 rise@20.000ns - VIRTUAL_clk1 rise@0.000ns)
  Data Path Delay:        10.660ns  (logic 1.565ns (14.684%)  route 9.095ns (85.316%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.000ns
  Clock Path Skew:        7.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.331ns = ( 27.331 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk1 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.000     6.000    
    U18                                               0.000     6.000 r  rst (IN)
                         net (fo=0)                   0.000     6.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     7.441 r  rst_IBUF_inst/O
                         net (fo=97, routed)          6.341    13.783    processor/ID/rst_IBUF
    SLICE_X4Y29          LUT2 (Prop_lut2_I0_O)        0.124    13.907 r  processor/ID/EX_MEM_tristate_oe[31]_i_1/O
                         net (fo=36, routed)          2.753    16.660    processor/EX_MEM_register__0[2]
    SLICE_X12Y34         FDRE                                         r  processor/EX_MEM_tristate_oe_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)      20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.445    24.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.153 r  clk1_reg/Q
                         net (fo=1, routed)           0.643    25.796    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.887 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         1.444    27.331    processor/clk1_BUFG
    SLICE_X12Y34         FDRE                                         r  processor/EX_MEM_tristate_oe_reg[6]/C
                         clock pessimism              0.000    27.331    
                         clock uncertainty           -0.025    27.306    
    SLICE_X12Y34         FDRE (Setup_fdre_C_R)       -0.524    26.782    processor/EX_MEM_tristate_oe_reg[6]
  -------------------------------------------------------------------
                         required time                         26.782    
                         arrival time                         -16.660    
  -------------------------------------------------------------------
                         slack                                 10.122    

Slack (MET) :             10.122ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by VIRTUAL_clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/EX_MEM_tristate_oe_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk1 rise@20.000ns - VIRTUAL_clk1 rise@0.000ns)
  Data Path Delay:        10.660ns  (logic 1.565ns (14.684%)  route 9.095ns (85.316%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.000ns
  Clock Path Skew:        7.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.331ns = ( 27.331 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk1 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.000     6.000    
    U18                                               0.000     6.000 r  rst (IN)
                         net (fo=0)                   0.000     6.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     7.441 r  rst_IBUF_inst/O
                         net (fo=97, routed)          6.341    13.783    processor/ID/rst_IBUF
    SLICE_X4Y29          LUT2 (Prop_lut2_I0_O)        0.124    13.907 r  processor/ID/EX_MEM_tristate_oe[31]_i_1/O
                         net (fo=36, routed)          2.753    16.660    processor/EX_MEM_register__0[2]
    SLICE_X12Y34         FDRE                                         r  processor/EX_MEM_tristate_oe_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)      20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.445    24.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.153 r  clk1_reg/Q
                         net (fo=1, routed)           0.643    25.796    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.887 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         1.444    27.331    processor/clk1_BUFG
    SLICE_X12Y34         FDRE                                         r  processor/EX_MEM_tristate_oe_reg[8]/C
                         clock pessimism              0.000    27.331    
                         clock uncertainty           -0.025    27.306    
    SLICE_X12Y34         FDRE (Setup_fdre_C_R)       -0.524    26.782    processor/EX_MEM_tristate_oe_reg[8]
  -------------------------------------------------------------------
                         required time                         26.782    
                         arrival time                         -16.660    
  -------------------------------------------------------------------
                         slack                                 10.122    

Slack (MET) :             10.347ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by VIRTUAL_clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/EX_MEM_tristate_oe_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk1 rise@20.000ns - VIRTUAL_clk1 rise@0.000ns)
  Data Path Delay:        10.529ns  (logic 1.565ns (14.866%)  route 8.964ns (85.134%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.000ns
  Clock Path Skew:        7.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.330ns = ( 27.330 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk1 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.000     6.000    
    U18                                               0.000     6.000 r  rst (IN)
                         net (fo=0)                   0.000     6.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     7.441 r  rst_IBUF_inst/O
                         net (fo=97, routed)          6.341    13.783    processor/ID/rst_IBUF
    SLICE_X4Y29          LUT2 (Prop_lut2_I0_O)        0.124    13.907 r  processor/ID/EX_MEM_tristate_oe[31]_i_1/O
                         net (fo=36, routed)          2.623    16.529    processor/EX_MEM_register__0[2]
    SLICE_X28Y37         FDRE                                         r  processor/EX_MEM_tristate_oe_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)      20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.445    24.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.153 r  clk1_reg/Q
                         net (fo=1, routed)           0.643    25.796    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.887 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         1.443    27.330    processor/clk1_BUFG
    SLICE_X28Y37         FDRE                                         r  processor/EX_MEM_tristate_oe_reg[12]/C
                         clock pessimism              0.000    27.330    
                         clock uncertainty           -0.025    27.305    
    SLICE_X28Y37         FDRE (Setup_fdre_C_R)       -0.429    26.876    processor/EX_MEM_tristate_oe_reg[12]
  -------------------------------------------------------------------
                         required time                         26.876    
                         arrival time                         -16.529    
  -------------------------------------------------------------------
                         slack                                 10.347    

Slack (MET) :             10.635ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by VIRTUAL_clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/EX_MEM_register_tristate_oe_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk1 rise@20.000ns - VIRTUAL_clk1 rise@0.000ns)
  Data Path Delay:        10.245ns  (logic 1.565ns (15.279%)  route 8.679ns (84.721%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.000ns
  Clock Path Skew:        7.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.333ns = ( 27.333 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk1 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.000     6.000    
    U18                                               0.000     6.000 r  rst (IN)
                         net (fo=0)                   0.000     6.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     7.441 r  rst_IBUF_inst/O
                         net (fo=97, routed)          6.341    13.783    processor/ID/rst_IBUF
    SLICE_X4Y29          LUT2 (Prop_lut2_I0_O)        0.124    13.907 r  processor/ID/EX_MEM_tristate_oe[31]_i_1/O
                         net (fo=36, routed)          2.338    16.245    processor/EX_MEM_register__0[2]
    SLICE_X15Y37         FDRE                                         r  processor/EX_MEM_register_tristate_oe_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)      20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.445    24.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.153 r  clk1_reg/Q
                         net (fo=1, routed)           0.643    25.796    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.887 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         1.446    27.333    processor/clk1_BUFG
    SLICE_X15Y37         FDRE                                         r  processor/EX_MEM_register_tristate_oe_reg[1]/C
                         clock pessimism              0.000    27.333    
                         clock uncertainty           -0.025    27.308    
    SLICE_X15Y37         FDRE (Setup_fdre_C_R)       -0.429    26.879    processor/EX_MEM_register_tristate_oe_reg[1]
  -------------------------------------------------------------------
                         required time                         26.879    
                         arrival time                         -16.245    
  -------------------------------------------------------------------
                         slack                                 10.635    

Slack (MET) :             10.635ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by VIRTUAL_clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/EX_MEM_register_tristate_oe_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk1 rise@20.000ns - VIRTUAL_clk1 rise@0.000ns)
  Data Path Delay:        10.245ns  (logic 1.565ns (15.279%)  route 8.679ns (84.721%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.000ns
  Clock Path Skew:        7.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.333ns = ( 27.333 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk1 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.000     6.000    
    U18                                               0.000     6.000 r  rst (IN)
                         net (fo=0)                   0.000     6.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     7.441 r  rst_IBUF_inst/O
                         net (fo=97, routed)          6.341    13.783    processor/ID/rst_IBUF
    SLICE_X4Y29          LUT2 (Prop_lut2_I0_O)        0.124    13.907 r  processor/ID/EX_MEM_tristate_oe[31]_i_1/O
                         net (fo=36, routed)          2.338    16.245    processor/EX_MEM_register__0[2]
    SLICE_X15Y37         FDRE                                         r  processor/EX_MEM_register_tristate_oe_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)      20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.445    24.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.153 r  clk1_reg/Q
                         net (fo=1, routed)           0.643    25.796    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.887 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         1.446    27.333    processor/clk1_BUFG
    SLICE_X15Y37         FDRE                                         r  processor/EX_MEM_register_tristate_oe_reg[2]/C
                         clock pessimism              0.000    27.333    
                         clock uncertainty           -0.025    27.308    
    SLICE_X15Y37         FDRE (Setup_fdre_C_R)       -0.429    26.879    processor/EX_MEM_register_tristate_oe_reg[2]
  -------------------------------------------------------------------
                         required time                         26.879    
                         arrival time                         -16.245    
  -------------------------------------------------------------------
                         slack                                 10.635    

Slack (MET) :             10.635ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by VIRTUAL_clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/EX_MEM_register_tristate_oe_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk1 rise@20.000ns - VIRTUAL_clk1 rise@0.000ns)
  Data Path Delay:        10.245ns  (logic 1.565ns (15.279%)  route 8.679ns (84.721%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.000ns
  Clock Path Skew:        7.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.333ns = ( 27.333 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk1 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.000     6.000    
    U18                                               0.000     6.000 r  rst (IN)
                         net (fo=0)                   0.000     6.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     7.441 r  rst_IBUF_inst/O
                         net (fo=97, routed)          6.341    13.783    processor/ID/rst_IBUF
    SLICE_X4Y29          LUT2 (Prop_lut2_I0_O)        0.124    13.907 r  processor/ID/EX_MEM_tristate_oe[31]_i_1/O
                         net (fo=36, routed)          2.338    16.245    processor/EX_MEM_register__0[2]
    SLICE_X15Y37         FDRE                                         r  processor/EX_MEM_register_tristate_oe_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)      20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.445    24.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.153 r  clk1_reg/Q
                         net (fo=1, routed)           0.643    25.796    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.887 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         1.446    27.333    processor/clk1_BUFG
    SLICE_X15Y37         FDRE                                         r  processor/EX_MEM_register_tristate_oe_reg[3]/C
                         clock pessimism              0.000    27.333    
                         clock uncertainty           -0.025    27.308    
    SLICE_X15Y37         FDRE (Setup_fdre_C_R)       -0.429    26.879    processor/EX_MEM_register_tristate_oe_reg[3]
  -------------------------------------------------------------------
                         required time                         26.879    
                         arrival time                         -16.245    
  -------------------------------------------------------------------
                         slack                                 10.635    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.010ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by VIRTUAL_clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/MEM_WB_reg[1]_tristate_oe[19]/S
                            (rising edge-triggered cell FDSE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - VIRTUAL_clk1 rise@0.000ns)
  Data Path Delay:        6.006ns  (logic 1.471ns (24.496%)  route 4.535ns (75.504%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            3.000ns
  Clock Path Skew:        7.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk1 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  3.000     3.000    
    U18                                               0.000     3.000 f  rst (IN)
                         net (fo=0)                   0.000     3.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.371     4.371 f  rst_IBUF_inst/O
                         net (fo=97, routed)          4.080     8.451    processor/rst_IBUF
    SLICE_X9Y29          LUT6 (Prop_lut6_I5_O)        0.100     8.551 r  processor/MEM_WB[1]_tristate_oe[31]_i_1/O
                         net (fo=16, routed)          0.455     9.006    processor/MEM_WB[1]_tristate_oe[31]_i_1_n_0
    SLICE_X7Y33          FDSE                                         r  processor/MEM_WB_reg[1]_tristate_oe[19]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk1_reg/Q
                         net (fo=1, routed)           0.725     6.267    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.363 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         1.627     7.990    processor/clk1_BUFG
    SLICE_X7Y33          FDSE                                         r  processor/MEM_WB_reg[1]_tristate_oe[19]/C
                         clock pessimism              0.000     7.990    
                         clock uncertainty            0.025     8.015    
    SLICE_X7Y33          FDSE (Hold_fdse_C_S)        -0.020     7.995    processor/MEM_WB_reg[1]_tristate_oe[19]
  -------------------------------------------------------------------
                         required time                         -7.995    
                         arrival time                           9.006    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.010ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by VIRTUAL_clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/MEM_WB_reg[1]_tristate_oe[21]/S
                            (rising edge-triggered cell FDSE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - VIRTUAL_clk1 rise@0.000ns)
  Data Path Delay:        6.006ns  (logic 1.471ns (24.496%)  route 4.535ns (75.504%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            3.000ns
  Clock Path Skew:        7.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk1 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  3.000     3.000    
    U18                                               0.000     3.000 f  rst (IN)
                         net (fo=0)                   0.000     3.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.371     4.371 f  rst_IBUF_inst/O
                         net (fo=97, routed)          4.080     8.451    processor/rst_IBUF
    SLICE_X9Y29          LUT6 (Prop_lut6_I5_O)        0.100     8.551 r  processor/MEM_WB[1]_tristate_oe[31]_i_1/O
                         net (fo=16, routed)          0.455     9.006    processor/MEM_WB[1]_tristate_oe[31]_i_1_n_0
    SLICE_X7Y33          FDSE                                         r  processor/MEM_WB_reg[1]_tristate_oe[21]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk1_reg/Q
                         net (fo=1, routed)           0.725     6.267    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.363 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         1.627     7.990    processor/clk1_BUFG
    SLICE_X7Y33          FDSE                                         r  processor/MEM_WB_reg[1]_tristate_oe[21]/C
                         clock pessimism              0.000     7.990    
                         clock uncertainty            0.025     8.015    
    SLICE_X7Y33          FDSE (Hold_fdse_C_S)        -0.020     7.995    processor/MEM_WB_reg[1]_tristate_oe[21]
  -------------------------------------------------------------------
                         required time                         -7.995    
                         arrival time                           9.006    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.010ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by VIRTUAL_clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/MEM_WB_reg[1]_tristate_oe[22]/S
                            (rising edge-triggered cell FDSE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - VIRTUAL_clk1 rise@0.000ns)
  Data Path Delay:        6.006ns  (logic 1.471ns (24.496%)  route 4.535ns (75.504%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            3.000ns
  Clock Path Skew:        7.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk1 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  3.000     3.000    
    U18                                               0.000     3.000 f  rst (IN)
                         net (fo=0)                   0.000     3.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.371     4.371 f  rst_IBUF_inst/O
                         net (fo=97, routed)          4.080     8.451    processor/rst_IBUF
    SLICE_X9Y29          LUT6 (Prop_lut6_I5_O)        0.100     8.551 r  processor/MEM_WB[1]_tristate_oe[31]_i_1/O
                         net (fo=16, routed)          0.455     9.006    processor/MEM_WB[1]_tristate_oe[31]_i_1_n_0
    SLICE_X7Y33          FDSE                                         r  processor/MEM_WB_reg[1]_tristate_oe[22]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk1_reg/Q
                         net (fo=1, routed)           0.725     6.267    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.363 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         1.627     7.990    processor/clk1_BUFG
    SLICE_X7Y33          FDSE                                         r  processor/MEM_WB_reg[1]_tristate_oe[22]/C
                         clock pessimism              0.000     7.990    
                         clock uncertainty            0.025     8.015    
    SLICE_X7Y33          FDSE (Hold_fdse_C_S)        -0.020     7.995    processor/MEM_WB_reg[1]_tristate_oe[22]
  -------------------------------------------------------------------
                         required time                         -7.995    
                         arrival time                           9.006    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.010ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by VIRTUAL_clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/MEM_WB_reg[1]_tristate_oe[23]/S
                            (rising edge-triggered cell FDSE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - VIRTUAL_clk1 rise@0.000ns)
  Data Path Delay:        6.006ns  (logic 1.471ns (24.496%)  route 4.535ns (75.504%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            3.000ns
  Clock Path Skew:        7.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk1 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  3.000     3.000    
    U18                                               0.000     3.000 f  rst (IN)
                         net (fo=0)                   0.000     3.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.371     4.371 f  rst_IBUF_inst/O
                         net (fo=97, routed)          4.080     8.451    processor/rst_IBUF
    SLICE_X9Y29          LUT6 (Prop_lut6_I5_O)        0.100     8.551 r  processor/MEM_WB[1]_tristate_oe[31]_i_1/O
                         net (fo=16, routed)          0.455     9.006    processor/MEM_WB[1]_tristate_oe[31]_i_1_n_0
    SLICE_X7Y33          FDSE                                         r  processor/MEM_WB_reg[1]_tristate_oe[23]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk1_reg/Q
                         net (fo=1, routed)           0.725     6.267    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.363 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         1.627     7.990    processor/clk1_BUFG
    SLICE_X7Y33          FDSE                                         r  processor/MEM_WB_reg[1]_tristate_oe[23]/C
                         clock pessimism              0.000     7.990    
                         clock uncertainty            0.025     8.015    
    SLICE_X7Y33          FDSE (Hold_fdse_C_S)        -0.020     7.995    processor/MEM_WB_reg[1]_tristate_oe[23]
  -------------------------------------------------------------------
                         required time                         -7.995    
                         arrival time                           9.006    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.120ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by VIRTUAL_clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/MEM_WB_reg[1]_tristate_oe[18]/S
                            (rising edge-triggered cell FDSE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - VIRTUAL_clk1 rise@0.000ns)
  Data Path Delay:        6.101ns  (logic 1.471ns (24.111%)  route 4.630ns (75.889%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            3.000ns
  Clock Path Skew:        7.920ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk1 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  3.000     3.000    
    U18                                               0.000     3.000 f  rst (IN)
                         net (fo=0)                   0.000     3.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.371     4.371 f  rst_IBUF_inst/O
                         net (fo=97, routed)          4.080     8.451    processor/rst_IBUF
    SLICE_X9Y29          LUT6 (Prop_lut6_I5_O)        0.100     8.551 r  processor/MEM_WB[1]_tristate_oe[31]_i_1/O
                         net (fo=16, routed)          0.550     9.101    processor/MEM_WB[1]_tristate_oe[31]_i_1_n_0
    SLICE_X10Y30         FDSE                                         r  processor/MEM_WB_reg[1]_tristate_oe[18]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk1_reg/Q
                         net (fo=1, routed)           0.725     6.267    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.363 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         1.557     7.920    processor/clk1_BUFG
    SLICE_X10Y30         FDSE                                         r  processor/MEM_WB_reg[1]_tristate_oe[18]/C
                         clock pessimism              0.000     7.920    
                         clock uncertainty            0.025     7.945    
    SLICE_X10Y30         FDSE (Hold_fdse_C_S)         0.036     7.981    processor/MEM_WB_reg[1]_tristate_oe[18]
  -------------------------------------------------------------------
                         required time                         -7.981    
                         arrival time                           9.101    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.120ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by VIRTUAL_clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/MEM_WB_reg[1]_tristate_oe[20]/S
                            (rising edge-triggered cell FDSE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - VIRTUAL_clk1 rise@0.000ns)
  Data Path Delay:        6.101ns  (logic 1.471ns (24.111%)  route 4.630ns (75.889%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            3.000ns
  Clock Path Skew:        7.920ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk1 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  3.000     3.000    
    U18                                               0.000     3.000 f  rst (IN)
                         net (fo=0)                   0.000     3.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.371     4.371 f  rst_IBUF_inst/O
                         net (fo=97, routed)          4.080     8.451    processor/rst_IBUF
    SLICE_X9Y29          LUT6 (Prop_lut6_I5_O)        0.100     8.551 r  processor/MEM_WB[1]_tristate_oe[31]_i_1/O
                         net (fo=16, routed)          0.550     9.101    processor/MEM_WB[1]_tristate_oe[31]_i_1_n_0
    SLICE_X10Y30         FDSE                                         r  processor/MEM_WB_reg[1]_tristate_oe[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk1_reg/Q
                         net (fo=1, routed)           0.725     6.267    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.363 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         1.557     7.920    processor/clk1_BUFG
    SLICE_X10Y30         FDSE                                         r  processor/MEM_WB_reg[1]_tristate_oe[20]/C
                         clock pessimism              0.000     7.920    
                         clock uncertainty            0.025     7.945    
    SLICE_X10Y30         FDSE (Hold_fdse_C_S)         0.036     7.981    processor/MEM_WB_reg[1]_tristate_oe[20]
  -------------------------------------------------------------------
                         required time                         -7.981    
                         arrival time                           9.101    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.120ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by VIRTUAL_clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/MEM_WB_reg[1]_tristate_oe[26]/S
                            (rising edge-triggered cell FDSE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - VIRTUAL_clk1 rise@0.000ns)
  Data Path Delay:        6.101ns  (logic 1.471ns (24.111%)  route 4.630ns (75.889%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            3.000ns
  Clock Path Skew:        7.920ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk1 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  3.000     3.000    
    U18                                               0.000     3.000 f  rst (IN)
                         net (fo=0)                   0.000     3.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.371     4.371 f  rst_IBUF_inst/O
                         net (fo=97, routed)          4.080     8.451    processor/rst_IBUF
    SLICE_X9Y29          LUT6 (Prop_lut6_I5_O)        0.100     8.551 r  processor/MEM_WB[1]_tristate_oe[31]_i_1/O
                         net (fo=16, routed)          0.550     9.101    processor/MEM_WB[1]_tristate_oe[31]_i_1_n_0
    SLICE_X10Y30         FDSE                                         r  processor/MEM_WB_reg[1]_tristate_oe[26]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk1_reg/Q
                         net (fo=1, routed)           0.725     6.267    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.363 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         1.557     7.920    processor/clk1_BUFG
    SLICE_X10Y30         FDSE                                         r  processor/MEM_WB_reg[1]_tristate_oe[26]/C
                         clock pessimism              0.000     7.920    
                         clock uncertainty            0.025     7.945    
    SLICE_X10Y30         FDSE (Hold_fdse_C_S)         0.036     7.981    processor/MEM_WB_reg[1]_tristate_oe[26]
  -------------------------------------------------------------------
                         required time                         -7.981    
                         arrival time                           9.101    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.252ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by VIRTUAL_clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/MEM_WB_reg[1]_tristate_oe[4]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - VIRTUAL_clk1 rise@0.000ns)
  Data Path Delay:        6.465ns  (logic 1.671ns (25.850%)  route 4.794ns (74.150%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Input Delay:            3.000ns
  Clock Path Skew:        7.918ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk1 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  3.000     3.000    
    U18                                               0.000     3.000 f  rst (IN)
                         net (fo=0)                   0.000     3.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.371     4.371 f  rst_IBUF_inst/O
                         net (fo=97, routed)          3.804     8.175    processor/rst_IBUF
    SLICE_X9Y26          LUT6 (Prop_lut6_I1_O)        0.100     8.275 r  processor/MEM_WB[1]_tristate_oe[6]_i_5/O
                         net (fo=3, routed)           0.344     8.619    processor/MEM_WB[1]_tristate_oe[6]_i_5_n_0
    SLICE_X8Y25          LUT6 (Prop_lut6_I5_O)        0.100     8.719 r  processor/MEM_WB[1]_tristate_oe[4]_i_2/O
                         net (fo=1, routed)           0.646     9.365    processor/MEM_WB[1]_tristate_oe[4]_i_2_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I5_O)        0.100     9.465 r  processor/MEM_WB[1]_tristate_oe[4]_i_1/O
                         net (fo=1, routed)           0.000     9.465    processor/MEM_WB[1]_tristate_oe[4]_i_1_n_0
    SLICE_X9Y28          FDRE                                         r  processor/MEM_WB_reg[1]_tristate_oe[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk1_reg/Q
                         net (fo=1, routed)           0.725     6.267    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.363 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         1.555     7.918    processor/clk1_BUFG
    SLICE_X9Y28          FDRE                                         r  processor/MEM_WB_reg[1]_tristate_oe[4]/C
                         clock pessimism              0.000     7.918    
                         clock uncertainty            0.025     7.943    
    SLICE_X9Y28          FDRE (Hold_fdre_C_D)         0.270     8.213    processor/MEM_WB_reg[1]_tristate_oe[4]
  -------------------------------------------------------------------
                         required time                         -8.213    
                         arrival time                           9.465    
  -------------------------------------------------------------------
                         slack                                  1.252    

Slack (MET) :             1.306ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by VIRTUAL_clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/MEM_WB_ctrl_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - VIRTUAL_clk1 rise@0.000ns)
  Data Path Delay:        6.238ns  (logic 1.371ns (21.981%)  route 4.867ns (78.019%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.000ns
  Clock Path Skew:        7.927ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk1 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  3.000     3.000    
    U18                                               0.000     3.000 r  rst (IN)
                         net (fo=0)                   0.000     3.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.371     4.371 r  rst_IBUF_inst/O
                         net (fo=97, routed)          4.867     9.238    processor/rst_IBUF
    SLICE_X15Y36         FDRE                                         r  processor/MEM_WB_ctrl_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk1_reg/Q
                         net (fo=1, routed)           0.725     6.267    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.363 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         1.564     7.927    processor/clk1_BUFG
    SLICE_X15Y36         FDRE                                         r  processor/MEM_WB_ctrl_reg[1]/C
                         clock pessimism              0.000     7.927    
                         clock uncertainty            0.025     7.952    
    SLICE_X15Y36         FDRE (Hold_fdre_C_R)        -0.020     7.932    processor/MEM_WB_ctrl_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.932    
                         arrival time                           9.238    
  -------------------------------------------------------------------
                         slack                                  1.306    

Slack (MET) :             1.306ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by VIRTUAL_clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/MEM_WB_register_tristate_oe_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - VIRTUAL_clk1 rise@0.000ns)
  Data Path Delay:        6.238ns  (logic 1.371ns (21.981%)  route 4.867ns (78.019%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.000ns
  Clock Path Skew:        7.927ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk1 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  3.000     3.000    
    U18                                               0.000     3.000 r  rst (IN)
                         net (fo=0)                   0.000     3.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.371     4.371 r  rst_IBUF_inst/O
                         net (fo=97, routed)          4.867     9.238    processor/rst_IBUF
    SLICE_X15Y36         FDRE                                         r  processor/MEM_WB_register_tristate_oe_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk1_reg/Q
                         net (fo=1, routed)           0.725     6.267    clk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.363 r  clk1_BUFG_inst/O
                         net (fo=818, routed)         1.564     7.927    processor/clk1_BUFG
    SLICE_X15Y36         FDRE                                         r  processor/MEM_WB_register_tristate_oe_reg[1]/C
                         clock pessimism              0.000     7.927    
                         clock uncertainty            0.025     7.952    
    SLICE_X15Y36         FDRE (Hold_fdre_C_R)        -0.020     7.932    processor/MEM_WB_register_tristate_oe_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.932    
                         arrival time                           9.238    
  -------------------------------------------------------------------
                         slack                                  1.306    





