

================================================================
== Vivado HLS Report for 'DNN_p'
================================================================
* Date:           Thu Jul 28 16:30:01 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        dnn
* Solution:       pipelined
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.256|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  56102|  56102|  56102|  56102|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                    |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- normalization     |    126|    126|        24|          1|          1|   104|    yes   |
        |- layer_2           |  27664|  27664|       532|          -|          -|    52|    no    |
        | + weighted_sum_L2  |    528|    528|        14|          5|          1|   104|    yes   |
        |- layer_3           |  28080|  28080|       270|          -|          -|   104|    no    |
        | + weighted_sum_L3  |    266|    266|        12|          5|          1|    52|    yes   |
        |- denormalization   |    114|    114|        12|          1|          1|   104|    yes   |
        +--------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 24
  * Pipeline-1: initiation interval (II) = 5, depth = 14
  * Pipeline-2: initiation interval (II) = 5, depth = 12
  * Pipeline-3: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 75
* Pipeline : 4
  Pipeline-0 : II = 1, D = 24, States = { 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
  Pipeline-1 : II = 5, D = 14, States = { 31 32 33 34 35 36 37 38 39 40 41 42 43 44 }
  Pipeline-2 : II = 5, D = 12, States = { 48 49 50 51 52 53 54 55 56 57 58 59 }
  Pipeline-3 : II = 1, D = 12, States = { 61 62 63 64 65 66 67 68 69 70 71 72 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 28 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 4 
28 --> 29 
29 --> 30 46 
30 --> 31 
31 --> 45 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 31 
45 --> 29 
46 --> 47 61 
47 --> 48 
48 --> 60 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 48 
60 --> 46 
61 --> 73 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 61 
73 --> 74 
74 --> 75 
75 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%LS_data = alloca [104 x float], align 16"   --->   Operation 76 'alloca' 'LS_data' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 104> <RAM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%norm_LS_data = alloca [104 x float], align 16" [dnn/dnn.cpp:221]   --->   Operation 77 'alloca' 'norm_LS_data' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 104> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%y_L2 = alloca [52 x float], align 16" [dnn/dnn.cpp:223]   --->   Operation 78 'alloca' 'y_L2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 104> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%y_L3 = alloca [104 x float], align 16" [dnn/dnn.cpp:225]   --->   Operation 79 'alloca' 'y_L3' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 104> <RAM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%denorm_DNN = alloca [104 x float], align 16" [dnn/dnn.cpp:227]   --->   Operation 80 'alloca' 'denorm_DNN' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 104> <RAM>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 81 [2/2] (3.25ns)   --->   "call fastcc void @separate_complex_p(i64* %LS_stream_V_data, i1* %LS_stream_V_last_V, [104 x float]* %LS_data)" [dnn/dnn.cpp:230]   --->   Operation 81 'call' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %DNN_out_V_data), !map !71"   --->   Operation 82 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %LS_stream_V_data), !map !78"   --->   Operation 83 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %LS_stream_V_last_V), !map !85"   --->   Operation 84 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %DNN_out_V_last_V), !map !89"   --->   Operation 85 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @DNN_p_str) nounwind"   --->   Operation 86 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [dnn/dnn.cpp:214]   --->   Operation 87 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %DNN_out_V_data, i1* %DNN_out_V_last_V, [5 x i8]* @p_str10, i32 1, i32 1, [5 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [dnn/dnn.cpp:215]   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %LS_stream_V_data, i1* %LS_stream_V_last_V, [5 x i8]* @p_str10, i32 1, i32 1, [5 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [dnn/dnn.cpp:216]   --->   Operation 89 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/2] (0.00ns)   --->   "call fastcc void @separate_complex_p(i64* %LS_stream_V_data, i1* %LS_stream_V_last_V, [104 x float]* %LS_data)" [dnn/dnn.cpp:230]   --->   Operation 90 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 91 [1/1] (1.76ns)   --->   "br label %1" [dnn/dnn.cpp:148->dnn/dnn.cpp:233]   --->   Operation 91 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%i_0_i = phi i7 [ 0, %0 ], [ %i, %normalization ]"   --->   Operation 92 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (1.48ns)   --->   "%icmp_ln148 = icmp eq i7 %i_0_i, -24" [dnn/dnn.cpp:148->dnn/dnn.cpp:233]   --->   Operation 93 'icmp' 'icmp_ln148' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 104, i64 104, i64 104)"   --->   Operation 94 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (1.87ns)   --->   "%i = add i7 %i_0_i, 1" [dnn/dnn.cpp:148->dnn/dnn.cpp:233]   --->   Operation 95 'add' 'i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %icmp_ln148, label %normalize_p.exit.preheader, label %normalization" [dnn/dnn.cpp:148->dnn/dnn.cpp:233]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i7 %i_0_i to i64" [dnn/dnn.cpp:150->dnn/dnn.cpp:233]   --->   Operation 97 'zext' 'zext_ln150' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%LS_data_addr = getelementptr [104 x float]* %LS_data, i64 0, i64 %zext_ln150" [dnn/dnn.cpp:150->dnn/dnn.cpp:233]   --->   Operation 98 'getelementptr' 'LS_data_addr' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_4 : Operation 99 [2/2] (3.25ns)   --->   "%LS_data_load = load float* %LS_data_addr, align 4" [dnn/dnn.cpp:150->dnn/dnn.cpp:233]   --->   Operation 99 'load' 'LS_data_load' <Predicate = (!icmp_ln148)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 104> <RAM>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%mean_in_addr = getelementptr inbounds [104 x float]* @mean_in, i64 0, i64 %zext_ln150" [dnn/dnn.cpp:150->dnn/dnn.cpp:233]   --->   Operation 100 'getelementptr' 'mean_in_addr' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_4 : Operation 101 [2/2] (3.25ns)   --->   "%mean_in_load = load float* %mean_in_addr, align 4" [dnn/dnn.cpp:150->dnn/dnn.cpp:233]   --->   Operation 101 'load' 'mean_in_load' <Predicate = (!icmp_ln148)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 104> <ROM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 102 [1/2] (3.25ns)   --->   "%LS_data_load = load float* %LS_data_addr, align 4" [dnn/dnn.cpp:150->dnn/dnn.cpp:233]   --->   Operation 102 'load' 'LS_data_load' <Predicate = (!icmp_ln148)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 104> <RAM>
ST_5 : Operation 103 [1/2] (3.25ns)   --->   "%mean_in_load = load float* %mean_in_addr, align 4" [dnn/dnn.cpp:150->dnn/dnn.cpp:233]   --->   Operation 103 'load' 'mean_in_load' <Predicate = (!icmp_ln148)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 104> <ROM>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 104 [5/5] (7.25ns)   --->   "%tmp_i = fsub float %LS_data_load, %mean_in_load" [dnn/dnn.cpp:150->dnn/dnn.cpp:233]   --->   Operation 104 'fsub' 'tmp_i' <Predicate = (!icmp_ln148)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 105 [4/5] (7.25ns)   --->   "%tmp_i = fsub float %LS_data_load, %mean_in_load" [dnn/dnn.cpp:150->dnn/dnn.cpp:233]   --->   Operation 105 'fsub' 'tmp_i' <Predicate = (!icmp_ln148)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 106 [3/5] (7.25ns)   --->   "%tmp_i = fsub float %LS_data_load, %mean_in_load" [dnn/dnn.cpp:150->dnn/dnn.cpp:233]   --->   Operation 106 'fsub' 'tmp_i' <Predicate = (!icmp_ln148)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 107 [2/5] (7.25ns)   --->   "%tmp_i = fsub float %LS_data_load, %mean_in_load" [dnn/dnn.cpp:150->dnn/dnn.cpp:233]   --->   Operation 107 'fsub' 'tmp_i' <Predicate = (!icmp_ln148)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%std_in_addr = getelementptr inbounds [104 x float]* @std_in, i64 0, i64 %zext_ln150" [dnn/dnn.cpp:150->dnn/dnn.cpp:233]   --->   Operation 108 'getelementptr' 'std_in_addr' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_9 : Operation 109 [2/2] (3.25ns)   --->   "%std_in_load = load float* %std_in_addr, align 4" [dnn/dnn.cpp:150->dnn/dnn.cpp:233]   --->   Operation 109 'load' 'std_in_load' <Predicate = (!icmp_ln148)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 104> <ROM>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 110 [1/5] (7.25ns)   --->   "%tmp_i = fsub float %LS_data_load, %mean_in_load" [dnn/dnn.cpp:150->dnn/dnn.cpp:233]   --->   Operation 110 'fsub' 'tmp_i' <Predicate = (!icmp_ln148)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 111 [1/2] (3.25ns)   --->   "%std_in_load = load float* %std_in_addr, align 4" [dnn/dnn.cpp:150->dnn/dnn.cpp:233]   --->   Operation 111 'load' 'std_in_load' <Predicate = (!icmp_ln148)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 104> <ROM>

State 11 <SV = 10> <Delay = 6.07>
ST_11 : Operation 112 [16/16] (6.07ns)   --->   "%tmp_1_i = fdiv float %tmp_i, %std_in_load" [dnn/dnn.cpp:150->dnn/dnn.cpp:233]   --->   Operation 112 'fdiv' 'tmp_1_i' <Predicate = (!icmp_ln148)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.07>
ST_12 : Operation 113 [15/16] (6.07ns)   --->   "%tmp_1_i = fdiv float %tmp_i, %std_in_load" [dnn/dnn.cpp:150->dnn/dnn.cpp:233]   --->   Operation 113 'fdiv' 'tmp_1_i' <Predicate = (!icmp_ln148)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.07>
ST_13 : Operation 114 [14/16] (6.07ns)   --->   "%tmp_1_i = fdiv float %tmp_i, %std_in_load" [dnn/dnn.cpp:150->dnn/dnn.cpp:233]   --->   Operation 114 'fdiv' 'tmp_1_i' <Predicate = (!icmp_ln148)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.07>
ST_14 : Operation 115 [13/16] (6.07ns)   --->   "%tmp_1_i = fdiv float %tmp_i, %std_in_load" [dnn/dnn.cpp:150->dnn/dnn.cpp:233]   --->   Operation 115 'fdiv' 'tmp_1_i' <Predicate = (!icmp_ln148)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.07>
ST_15 : Operation 116 [12/16] (6.07ns)   --->   "%tmp_1_i = fdiv float %tmp_i, %std_in_load" [dnn/dnn.cpp:150->dnn/dnn.cpp:233]   --->   Operation 116 'fdiv' 'tmp_1_i' <Predicate = (!icmp_ln148)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.07>
ST_16 : Operation 117 [11/16] (6.07ns)   --->   "%tmp_1_i = fdiv float %tmp_i, %std_in_load" [dnn/dnn.cpp:150->dnn/dnn.cpp:233]   --->   Operation 117 'fdiv' 'tmp_1_i' <Predicate = (!icmp_ln148)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.07>
ST_17 : Operation 118 [10/16] (6.07ns)   --->   "%tmp_1_i = fdiv float %tmp_i, %std_in_load" [dnn/dnn.cpp:150->dnn/dnn.cpp:233]   --->   Operation 118 'fdiv' 'tmp_1_i' <Predicate = (!icmp_ln148)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.07>
ST_18 : Operation 119 [9/16] (6.07ns)   --->   "%tmp_1_i = fdiv float %tmp_i, %std_in_load" [dnn/dnn.cpp:150->dnn/dnn.cpp:233]   --->   Operation 119 'fdiv' 'tmp_1_i' <Predicate = (!icmp_ln148)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.07>
ST_19 : Operation 120 [8/16] (6.07ns)   --->   "%tmp_1_i = fdiv float %tmp_i, %std_in_load" [dnn/dnn.cpp:150->dnn/dnn.cpp:233]   --->   Operation 120 'fdiv' 'tmp_1_i' <Predicate = (!icmp_ln148)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.07>
ST_20 : Operation 121 [7/16] (6.07ns)   --->   "%tmp_1_i = fdiv float %tmp_i, %std_in_load" [dnn/dnn.cpp:150->dnn/dnn.cpp:233]   --->   Operation 121 'fdiv' 'tmp_1_i' <Predicate = (!icmp_ln148)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.07>
ST_21 : Operation 122 [6/16] (6.07ns)   --->   "%tmp_1_i = fdiv float %tmp_i, %std_in_load" [dnn/dnn.cpp:150->dnn/dnn.cpp:233]   --->   Operation 122 'fdiv' 'tmp_1_i' <Predicate = (!icmp_ln148)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.07>
ST_22 : Operation 123 [5/16] (6.07ns)   --->   "%tmp_1_i = fdiv float %tmp_i, %std_in_load" [dnn/dnn.cpp:150->dnn/dnn.cpp:233]   --->   Operation 123 'fdiv' 'tmp_1_i' <Predicate = (!icmp_ln148)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.07>
ST_23 : Operation 124 [4/16] (6.07ns)   --->   "%tmp_1_i = fdiv float %tmp_i, %std_in_load" [dnn/dnn.cpp:150->dnn/dnn.cpp:233]   --->   Operation 124 'fdiv' 'tmp_1_i' <Predicate = (!icmp_ln148)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.07>
ST_24 : Operation 125 [3/16] (6.07ns)   --->   "%tmp_1_i = fdiv float %tmp_i, %std_in_load" [dnn/dnn.cpp:150->dnn/dnn.cpp:233]   --->   Operation 125 'fdiv' 'tmp_1_i' <Predicate = (!icmp_ln148)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.07>
ST_25 : Operation 126 [2/16] (6.07ns)   --->   "%tmp_1_i = fdiv float %tmp_i, %std_in_load" [dnn/dnn.cpp:150->dnn/dnn.cpp:233]   --->   Operation 126 'fdiv' 'tmp_1_i' <Predicate = (!icmp_ln148)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.07>
ST_26 : Operation 127 [1/16] (6.07ns)   --->   "%tmp_1_i = fdiv float %tmp_i, %std_in_load" [dnn/dnn.cpp:150->dnn/dnn.cpp:233]   --->   Operation 127 'fdiv' 'tmp_1_i' <Predicate = (!icmp_ln148)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.25>
ST_27 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str2) nounwind" [dnn/dnn.cpp:148->dnn/dnn.cpp:233]   --->   Operation 128 'specloopname' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_27 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_2_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str2)" [dnn/dnn.cpp:148->dnn/dnn.cpp:233]   --->   Operation 129 'specregionbegin' 'tmp_2_i' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_27 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [dnn/dnn.cpp:149->dnn/dnn.cpp:233]   --->   Operation 130 'specpipeline' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_27 : Operation 131 [1/1] (0.00ns)   --->   "%norm_LS_data_addr = getelementptr [104 x float]* %norm_LS_data, i64 0, i64 %zext_ln150" [dnn/dnn.cpp:150->dnn/dnn.cpp:233]   --->   Operation 131 'getelementptr' 'norm_LS_data_addr' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_27 : Operation 132 [1/1] (3.25ns)   --->   "store float %tmp_1_i, float* %norm_LS_data_addr, align 4" [dnn/dnn.cpp:150->dnn/dnn.cpp:233]   --->   Operation 132 'store' <Predicate = (!icmp_ln148)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 104> <RAM>
ST_27 : Operation 133 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str2, i32 %tmp_2_i)" [dnn/dnn.cpp:151->dnn/dnn.cpp:233]   --->   Operation 133 'specregionend' 'empty_16' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_27 : Operation 134 [1/1] (0.00ns)   --->   "br label %1" [dnn/dnn.cpp:148->dnn/dnn.cpp:233]   --->   Operation 134 'br' <Predicate = (!icmp_ln148)> <Delay = 0.00>

State 28 <SV = 4> <Delay = 1.76>
ST_28 : Operation 135 [1/1] (1.76ns)   --->   "br label %normalize_p.exit" [dnn/dnn.cpp:156->dnn/dnn.cpp:236]   --->   Operation 135 'br' <Predicate = true> <Delay = 1.76>

State 29 <SV = 5> <Delay = 3.25>
ST_29 : Operation 136 [1/1] (0.00ns)   --->   "%i_0_i12 = phi i6 [ %i_1, %layer_2_end ], [ 0, %normalize_p.exit.preheader ]"   --->   Operation 136 'phi' 'i_0_i12' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 137 [1/1] (1.42ns)   --->   "%icmp_ln156 = icmp eq i6 %i_0_i12, -12" [dnn/dnn.cpp:156->dnn/dnn.cpp:236]   --->   Operation 137 'icmp' 'icmp_ln156' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 138 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 52, i64 52, i64 52)"   --->   Operation 138 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 139 [1/1] (1.82ns)   --->   "%i_1 = add i6 %i_0_i12, 1" [dnn/dnn.cpp:156->dnn/dnn.cpp:236]   --->   Operation 139 'add' 'i_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 140 [1/1] (0.00ns)   --->   "br i1 %icmp_ln156, label %L2_p.exit.preheader, label %layer_2_begin" [dnn/dnn.cpp:156->dnn/dnn.cpp:236]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln158 = zext i6 %i_0_i12 to i64" [dnn/dnn.cpp:158->dnn/dnn.cpp:236]   --->   Operation 141 'zext' 'zext_ln158' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_29 : Operation 142 [1/1] (0.00ns)   --->   "%L1_BIAS_addr = getelementptr inbounds [52 x float]* @L1_BIAS, i64 0, i64 %zext_ln158" [dnn/dnn.cpp:158->dnn/dnn.cpp:236]   --->   Operation 142 'getelementptr' 'L1_BIAS_addr' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_29 : Operation 143 [2/2] (3.25ns)   --->   "%before_relu = load float* %L1_BIAS_addr, align 4" [dnn/dnn.cpp:158->dnn/dnn.cpp:236]   --->   Operation 143 'load' 'before_relu' <Predicate = (!icmp_ln156)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 104> <ROM>
ST_29 : Operation 144 [1/1] (0.00ns)   --->   "%y_L2_addr = getelementptr [52 x float]* %y_L2, i64 0, i64 %zext_ln158" [dnn/dnn.cpp:163->dnn/dnn.cpp:236]   --->   Operation 144 'getelementptr' 'y_L2_addr' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_29 : Operation 145 [1/1] (1.76ns)   --->   "br label %L2_p.exit" [dnn/dnn.cpp:171->dnn/dnn.cpp:238]   --->   Operation 145 'br' <Predicate = (icmp_ln156)> <Delay = 1.76>

State 30 <SV = 6> <Delay = 3.25>
ST_30 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str3) nounwind" [dnn/dnn.cpp:156->dnn/dnn.cpp:236]   --->   Operation 146 'specloopname' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_6_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str3)" [dnn/dnn.cpp:156->dnn/dnn.cpp:236]   --->   Operation 147 'specregionbegin' 'tmp_6_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln158_1 = zext i6 %i_0_i12 to i13" [dnn/dnn.cpp:158->dnn/dnn.cpp:236]   --->   Operation 148 'zext' 'zext_ln158_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 149 [1/2] (3.25ns)   --->   "%before_relu = load float* %L1_BIAS_addr, align 4" [dnn/dnn.cpp:158->dnn/dnn.cpp:236]   --->   Operation 149 'load' 'before_relu' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 104> <ROM>
ST_30 : Operation 150 [1/1] (1.76ns)   --->   "br label %2" [dnn/dnn.cpp:159->dnn/dnn.cpp:236]   --->   Operation 150 'br' <Predicate = true> <Delay = 1.76>

State 31 <SV = 7> <Delay = 4.93>
ST_31 : Operation 151 [1/1] (0.00ns)   --->   "%x_assign = phi float [ %before_relu, %layer_2_begin ], [ %before_relu_2, %ifFalse ]"   --->   Operation 151 'phi' 'x_assign' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 152 [1/1] (0.00ns)   --->   "%j_0_i = phi i7 [ 0, %layer_2_begin ], [ %j, %ifFalse ]"   --->   Operation 152 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 153 [1/1] (0.00ns)   --->   "%phi_mul = phi i13 [ 0, %layer_2_begin ], [ %add_ln161_1, %ifFalse ]" [dnn/dnn.cpp:161->dnn/dnn.cpp:236]   --->   Operation 153 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 154 [1/1] (1.48ns)   --->   "%icmp_ln159 = icmp eq i7 %j_0_i, -24" [dnn/dnn.cpp:159->dnn/dnn.cpp:236]   --->   Operation 154 'icmp' 'icmp_ln159' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 155 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 104, i64 104, i64 104)"   --->   Operation 155 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 156 [1/1] (1.87ns)   --->   "%j = add i7 %j_0_i, 1" [dnn/dnn.cpp:159->dnn/dnn.cpp:236]   --->   Operation 156 'add' 'j' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 157 [1/1] (0.00ns)   --->   "br i1 %icmp_ln159, label %layer_2_end, label %weighted_sum_L2" [dnn/dnn.cpp:159->dnn/dnn.cpp:236]   --->   Operation 157 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln161 = zext i7 %j_0_i to i64" [dnn/dnn.cpp:161->dnn/dnn.cpp:236]   --->   Operation 158 'zext' 'zext_ln161' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_31 : Operation 159 [1/1] (1.67ns)   --->   "%add_ln161 = add i13 %zext_ln158_1, %phi_mul" [dnn/dnn.cpp:161->dnn/dnn.cpp:236]   --->   Operation 159 'add' 'add_ln161' <Predicate = (!icmp_ln159)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln161_1 = zext i13 %add_ln161 to i64" [dnn/dnn.cpp:161->dnn/dnn.cpp:236]   --->   Operation 160 'zext' 'zext_ln161_1' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_31 : Operation 161 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_addr = getelementptr [5408 x float]* @L1_WEIGHTS, i64 0, i64 %zext_ln161_1" [dnn/dnn.cpp:161->dnn/dnn.cpp:236]   --->   Operation 161 'getelementptr' 'L1_WEIGHTS_addr' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_31 : Operation 162 [1/1] (0.00ns)   --->   "%norm_LS_data_addr_1 = getelementptr [104 x float]* %norm_LS_data, i64 0, i64 %zext_ln161" [dnn/dnn.cpp:161->dnn/dnn.cpp:236]   --->   Operation 162 'getelementptr' 'norm_LS_data_addr_1' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_31 : Operation 163 [2/2] (3.25ns)   --->   "%norm_LS_data_load = load float* %norm_LS_data_addr_1, align 4" [dnn/dnn.cpp:161->dnn/dnn.cpp:236]   --->   Operation 163 'load' 'norm_LS_data_load' <Predicate = (!icmp_ln159)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 104> <RAM>
ST_31 : Operation 164 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_load = load float* %L1_WEIGHTS_addr, align 4" [dnn/dnn.cpp:161->dnn/dnn.cpp:236]   --->   Operation 164 'load' 'L1_WEIGHTS_load' <Predicate = (!icmp_ln159)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 104> <ROM>
ST_31 : Operation 165 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 165 'br' <Predicate = (!icmp_ln159)> <Delay = 0.00>

State 32 <SV = 8> <Delay = 3.25>
ST_32 : Operation 166 [1/2] (3.25ns)   --->   "%norm_LS_data_load = load float* %norm_LS_data_addr_1, align 4" [dnn/dnn.cpp:161->dnn/dnn.cpp:236]   --->   Operation 166 'load' 'norm_LS_data_load' <Predicate = (!icmp_ln159)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 104> <RAM>
ST_32 : Operation 167 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_load = load float* %L1_WEIGHTS_addr, align 4" [dnn/dnn.cpp:161->dnn/dnn.cpp:236]   --->   Operation 167 'load' 'L1_WEIGHTS_load' <Predicate = (!icmp_ln159)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 104> <ROM>

State 33 <SV = 9> <Delay = 5.70>
ST_33 : Operation 168 [4/4] (5.70ns)   --->   "%tmp_4_i = fmul float %norm_LS_data_load, %L1_WEIGHTS_load" [dnn/dnn.cpp:161->dnn/dnn.cpp:236]   --->   Operation 168 'fmul' 'tmp_4_i' <Predicate = (!icmp_ln159)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 10> <Delay = 5.70>
ST_34 : Operation 169 [3/4] (5.70ns)   --->   "%tmp_4_i = fmul float %norm_LS_data_load, %L1_WEIGHTS_load" [dnn/dnn.cpp:161->dnn/dnn.cpp:236]   --->   Operation 169 'fmul' 'tmp_4_i' <Predicate = (!icmp_ln159)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 11> <Delay = 5.70>
ST_35 : Operation 170 [1/1] (1.67ns)   --->   "%add_ln161_1 = add i13 %phi_mul, 52" [dnn/dnn.cpp:161->dnn/dnn.cpp:236]   --->   Operation 170 'add' 'add_ln161_1' <Predicate = (!icmp_ln159)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 171 [2/4] (5.70ns)   --->   "%tmp_4_i = fmul float %norm_LS_data_load, %L1_WEIGHTS_load" [dnn/dnn.cpp:161->dnn/dnn.cpp:236]   --->   Operation 171 'fmul' 'tmp_4_i' <Predicate = (!icmp_ln159)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 12> <Delay = 5.70>
ST_36 : Operation 172 [1/4] (5.70ns)   --->   "%tmp_4_i = fmul float %norm_LS_data_load, %L1_WEIGHTS_load" [dnn/dnn.cpp:161->dnn/dnn.cpp:236]   --->   Operation 172 'fmul' 'tmp_4_i' <Predicate = (!icmp_ln159)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 173 [1/1] (1.48ns)   --->   "%icmp_ln159_1 = icmp eq i7 %j, -24" [dnn/dnn.cpp:159->dnn/dnn.cpp:236]   --->   Operation 173 'icmp' 'icmp_ln159_1' <Predicate = (!icmp_ln159)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 174 [1/1] (0.00ns)   --->   "br i1 %icmp_ln159_1, label %ifTrue, label %ifFalse" [dnn/dnn.cpp:159->dnn/dnn.cpp:236]   --->   Operation 174 'br' <Predicate = (!icmp_ln159)> <Delay = 0.00>

State 37 <SV = 13> <Delay = 7.25>
ST_37 : Operation 175 [5/5] (7.25ns)   --->   "%before_relu_2 = fadd float %x_assign, %tmp_4_i" [dnn/dnn.cpp:161->dnn/dnn.cpp:236]   --->   Operation 175 'fadd' 'before_relu_2' <Predicate = (!icmp_ln159)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 14> <Delay = 7.25>
ST_38 : Operation 176 [4/5] (7.25ns)   --->   "%before_relu_2 = fadd float %x_assign, %tmp_4_i" [dnn/dnn.cpp:161->dnn/dnn.cpp:236]   --->   Operation 176 'fadd' 'before_relu_2' <Predicate = (!icmp_ln159)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 15> <Delay = 7.25>
ST_39 : Operation 177 [3/5] (7.25ns)   --->   "%before_relu_2 = fadd float %x_assign, %tmp_4_i" [dnn/dnn.cpp:161->dnn/dnn.cpp:236]   --->   Operation 177 'fadd' 'before_relu_2' <Predicate = (!icmp_ln159)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 16> <Delay = 7.25>
ST_40 : Operation 178 [2/5] (7.25ns)   --->   "%before_relu_2 = fadd float %x_assign, %tmp_4_i" [dnn/dnn.cpp:161->dnn/dnn.cpp:236]   --->   Operation 178 'fadd' 'before_relu_2' <Predicate = (!icmp_ln159)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 17> <Delay = 7.25>
ST_41 : Operation 179 [1/5] (7.25ns)   --->   "%before_relu_2 = fadd float %x_assign, %tmp_4_i" [dnn/dnn.cpp:161->dnn/dnn.cpp:236]   --->   Operation 179 'fadd' 'before_relu_2' <Predicate = (!icmp_ln159)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 18> <Delay = 5.43>
ST_42 : Operation 180 [2/2] (5.43ns)   --->   "%tmp_1 = fcmp olt float %before_relu_2, 0.000000e+00" [dnn/dnn.cpp:14->dnn/dnn.cpp:163->dnn/dnn.cpp:236]   --->   Operation 180 'fcmp' 'tmp_1' <Predicate = (icmp_ln159_1)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 19> <Delay = 6.40>
ST_43 : Operation 181 [1/1] (0.00ns)   --->   "%bitcast_ln14 = bitcast float %before_relu_2 to i32" [dnn/dnn.cpp:14->dnn/dnn.cpp:163->dnn/dnn.cpp:236]   --->   Operation 181 'bitcast' 'bitcast_ln14' <Predicate = (icmp_ln159_1)> <Delay = 0.00>
ST_43 : Operation 182 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln14, i32 23, i32 30)" [dnn/dnn.cpp:14->dnn/dnn.cpp:163->dnn/dnn.cpp:236]   --->   Operation 182 'partselect' 'tmp' <Predicate = (icmp_ln159_1)> <Delay = 0.00>
ST_43 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln14 = trunc i32 %bitcast_ln14 to i23" [dnn/dnn.cpp:14->dnn/dnn.cpp:163->dnn/dnn.cpp:236]   --->   Operation 183 'trunc' 'trunc_ln14' <Predicate = (icmp_ln159_1)> <Delay = 0.00>
ST_43 : Operation 184 [1/1] (1.55ns)   --->   "%icmp_ln14 = icmp ne i8 %tmp, -1" [dnn/dnn.cpp:14->dnn/dnn.cpp:163->dnn/dnn.cpp:236]   --->   Operation 184 'icmp' 'icmp_ln14' <Predicate = (icmp_ln159_1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 185 [1/1] (2.44ns)   --->   "%icmp_ln14_1 = icmp eq i23 %trunc_ln14, 0" [dnn/dnn.cpp:14->dnn/dnn.cpp:163->dnn/dnn.cpp:236]   --->   Operation 185 'icmp' 'icmp_ln14_1' <Predicate = (icmp_ln159_1)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node select_ln14)   --->   "%or_ln14 = or i1 %icmp_ln14_1, %icmp_ln14" [dnn/dnn.cpp:14->dnn/dnn.cpp:163->dnn/dnn.cpp:236]   --->   Operation 186 'or' 'or_ln14' <Predicate = (icmp_ln159_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 187 [1/2] (5.43ns)   --->   "%tmp_1 = fcmp olt float %before_relu_2, 0.000000e+00" [dnn/dnn.cpp:14->dnn/dnn.cpp:163->dnn/dnn.cpp:236]   --->   Operation 187 'fcmp' 'tmp_1' <Predicate = (icmp_ln159_1)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node select_ln14)   --->   "%and_ln14 = and i1 %or_ln14, %tmp_1" [dnn/dnn.cpp:14->dnn/dnn.cpp:163->dnn/dnn.cpp:236]   --->   Operation 188 'and' 'and_ln14' <Predicate = (icmp_ln159_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 189 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln14 = select i1 %and_ln14, float 0.000000e+00, float %before_relu_2" [dnn/dnn.cpp:14->dnn/dnn.cpp:163->dnn/dnn.cpp:236]   --->   Operation 189 'select' 'select_ln14' <Predicate = (icmp_ln159_1)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 44 <SV = 20> <Delay = 3.25>
ST_44 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str4) nounwind" [dnn/dnn.cpp:159->dnn/dnn.cpp:236]   --->   Operation 190 'specloopname' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_44 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_7_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str4)" [dnn/dnn.cpp:159->dnn/dnn.cpp:236]   --->   Operation 191 'specregionbegin' 'tmp_7_i' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_44 : Operation 192 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [dnn/dnn.cpp:160->dnn/dnn.cpp:236]   --->   Operation 192 'specpipeline' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_44 : Operation 193 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str4, i32 %tmp_7_i)" [dnn/dnn.cpp:162->dnn/dnn.cpp:236]   --->   Operation 193 'specregionend' 'empty_19' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_44 : Operation 194 [1/1] (3.25ns)   --->   "store float %select_ln14, float* %y_L2_addr, align 4" [dnn/dnn.cpp:163->dnn/dnn.cpp:236]   --->   Operation 194 'store' <Predicate = (icmp_ln159_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 104> <RAM>
ST_44 : Operation 195 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 195 'br' <Predicate = (icmp_ln159_1)> <Delay = 0.00>

State 45 <SV = 8> <Delay = 0.00>
ST_45 : Operation 196 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str3, i32 %tmp_6_i)" [dnn/dnn.cpp:165->dnn/dnn.cpp:236]   --->   Operation 196 'specregionend' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 197 [1/1] (0.00ns)   --->   "br label %normalize_p.exit" [dnn/dnn.cpp:156->dnn/dnn.cpp:236]   --->   Operation 197 'br' <Predicate = true> <Delay = 0.00>

State 46 <SV = 6> <Delay = 3.25>
ST_46 : Operation 198 [1/1] (0.00ns)   --->   "%i_0_i14 = phi i7 [ %i_3, %layer_3_end ], [ 0, %L2_p.exit.preheader ]"   --->   Operation 198 'phi' 'i_0_i14' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 199 [1/1] (1.48ns)   --->   "%icmp_ln171 = icmp eq i7 %i_0_i14, -24" [dnn/dnn.cpp:171->dnn/dnn.cpp:238]   --->   Operation 199 'icmp' 'icmp_ln171' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 200 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 104, i64 104, i64 104)"   --->   Operation 200 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 201 [1/1] (1.87ns)   --->   "%i_3 = add i7 %i_0_i14, 1" [dnn/dnn.cpp:171->dnn/dnn.cpp:238]   --->   Operation 201 'add' 'i_3' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 202 [1/1] (0.00ns)   --->   "br i1 %icmp_ln171, label %L3_p.exit.preheader, label %layer_3_begin" [dnn/dnn.cpp:171->dnn/dnn.cpp:238]   --->   Operation 202 'br' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i7 %i_0_i14 to i64" [dnn/dnn.cpp:173->dnn/dnn.cpp:238]   --->   Operation 203 'zext' 'zext_ln173' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_46 : Operation 204 [1/1] (0.00ns)   --->   "%L2_BIAS_addr = getelementptr inbounds [104 x float]* @L2_BIAS, i64 0, i64 %zext_ln173" [dnn/dnn.cpp:173->dnn/dnn.cpp:238]   --->   Operation 204 'getelementptr' 'L2_BIAS_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_46 : Operation 205 [2/2] (3.25ns)   --->   "%before_relu_1 = load float* %L2_BIAS_addr, align 4" [dnn/dnn.cpp:173->dnn/dnn.cpp:238]   --->   Operation 205 'load' 'before_relu_1' <Predicate = (!icmp_ln171)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 104> <ROM>
ST_46 : Operation 206 [1/1] (0.00ns)   --->   "%y_L3_addr_2 = getelementptr [104 x float]* %y_L3, i64 0, i64 %zext_ln173" [dnn/dnn.cpp:178->dnn/dnn.cpp:238]   --->   Operation 206 'getelementptr' 'y_L3_addr_2' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_46 : Operation 207 [1/1] (1.76ns)   --->   "br label %L3_p.exit" [dnn/dnn.cpp:185->dnn/dnn.cpp:241]   --->   Operation 207 'br' <Predicate = (icmp_ln171)> <Delay = 1.76>

State 47 <SV = 7> <Delay = 3.25>
ST_47 : Operation 208 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str5) nounwind" [dnn/dnn.cpp:171->dnn/dnn.cpp:238]   --->   Operation 208 'specloopname' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_4_i1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str5)" [dnn/dnn.cpp:171->dnn/dnn.cpp:238]   --->   Operation 209 'specregionbegin' 'tmp_4_i1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln173_1 = zext i7 %i_0_i14 to i13" [dnn/dnn.cpp:173->dnn/dnn.cpp:238]   --->   Operation 210 'zext' 'zext_ln173_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 211 [1/2] (3.25ns)   --->   "%before_relu_1 = load float* %L2_BIAS_addr, align 4" [dnn/dnn.cpp:173->dnn/dnn.cpp:238]   --->   Operation 211 'load' 'before_relu_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 104> <ROM>
ST_47 : Operation 212 [1/1] (1.76ns)   --->   "br label %3" [dnn/dnn.cpp:174->dnn/dnn.cpp:238]   --->   Operation 212 'br' <Predicate = true> <Delay = 1.76>

State 48 <SV = 8> <Delay = 4.93>
ST_48 : Operation 213 [1/1] (0.00ns)   --->   "%before_relu_0_i17 = phi float [ %before_relu_1, %layer_3_begin ], [ %before_relu_3, %ifFalse3 ]"   --->   Operation 213 'phi' 'before_relu_0_i17' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 214 [1/1] (0.00ns)   --->   "%j_0_i18 = phi i6 [ 0, %layer_3_begin ], [ %j_1, %ifFalse3 ]"   --->   Operation 214 'phi' 'j_0_i18' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 215 [1/1] (0.00ns)   --->   "%phi_mul5 = phi i13 [ 0, %layer_3_begin ], [ %add_ln176_1, %ifFalse3 ]" [dnn/dnn.cpp:176->dnn/dnn.cpp:238]   --->   Operation 215 'phi' 'phi_mul5' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 216 [1/1] (1.42ns)   --->   "%icmp_ln174 = icmp eq i6 %j_0_i18, -12" [dnn/dnn.cpp:174->dnn/dnn.cpp:238]   --->   Operation 216 'icmp' 'icmp_ln174' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 217 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 52, i64 52, i64 52)"   --->   Operation 217 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 218 [1/1] (1.82ns)   --->   "%j_1 = add i6 %j_0_i18, 1" [dnn/dnn.cpp:174->dnn/dnn.cpp:238]   --->   Operation 218 'add' 'j_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 219 [1/1] (0.00ns)   --->   "br i1 %icmp_ln174, label %layer_3_end, label %weighted_sum_L3" [dnn/dnn.cpp:174->dnn/dnn.cpp:238]   --->   Operation 219 'br' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln176 = zext i6 %j_0_i18 to i64" [dnn/dnn.cpp:176->dnn/dnn.cpp:238]   --->   Operation 220 'zext' 'zext_ln176' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_48 : Operation 221 [1/1] (1.67ns)   --->   "%add_ln176 = add i13 %zext_ln173_1, %phi_mul5" [dnn/dnn.cpp:176->dnn/dnn.cpp:238]   --->   Operation 221 'add' 'add_ln176' <Predicate = (!icmp_ln174)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln176_1 = zext i13 %add_ln176 to i64" [dnn/dnn.cpp:176->dnn/dnn.cpp:238]   --->   Operation 222 'zext' 'zext_ln176_1' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_48 : Operation 223 [1/1] (0.00ns)   --->   "%L2_WEIGHTS_addr = getelementptr [5408 x float]* @L2_WEIGHTS, i64 0, i64 %zext_ln176_1" [dnn/dnn.cpp:176->dnn/dnn.cpp:238]   --->   Operation 223 'getelementptr' 'L2_WEIGHTS_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_48 : Operation 224 [1/1] (0.00ns)   --->   "%y_L2_addr_1 = getelementptr [52 x float]* %y_L2, i64 0, i64 %zext_ln176" [dnn/dnn.cpp:176->dnn/dnn.cpp:238]   --->   Operation 224 'getelementptr' 'y_L2_addr_1' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_48 : Operation 225 [2/2] (3.25ns)   --->   "%y_L2_load = load float* %y_L2_addr_1, align 4" [dnn/dnn.cpp:176->dnn/dnn.cpp:238]   --->   Operation 225 'load' 'y_L2_load' <Predicate = (!icmp_ln174)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 104> <RAM>
ST_48 : Operation 226 [2/2] (3.25ns)   --->   "%L2_WEIGHTS_load = load float* %L2_WEIGHTS_addr, align 4" [dnn/dnn.cpp:176->dnn/dnn.cpp:238]   --->   Operation 226 'load' 'L2_WEIGHTS_load' <Predicate = (!icmp_ln174)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 104> <ROM>
ST_48 : Operation 227 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 227 'br' <Predicate = (!icmp_ln174)> <Delay = 0.00>

State 49 <SV = 9> <Delay = 3.25>
ST_49 : Operation 228 [1/2] (3.25ns)   --->   "%y_L2_load = load float* %y_L2_addr_1, align 4" [dnn/dnn.cpp:176->dnn/dnn.cpp:238]   --->   Operation 228 'load' 'y_L2_load' <Predicate = (!icmp_ln174)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 104> <RAM>
ST_49 : Operation 229 [1/2] (3.25ns)   --->   "%L2_WEIGHTS_load = load float* %L2_WEIGHTS_addr, align 4" [dnn/dnn.cpp:176->dnn/dnn.cpp:238]   --->   Operation 229 'load' 'L2_WEIGHTS_load' <Predicate = (!icmp_ln174)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 104> <ROM>

State 50 <SV = 10> <Delay = 5.70>
ST_50 : Operation 230 [4/4] (5.70ns)   --->   "%tmp_i2 = fmul float %y_L2_load, %L2_WEIGHTS_load" [dnn/dnn.cpp:176->dnn/dnn.cpp:238]   --->   Operation 230 'fmul' 'tmp_i2' <Predicate = (!icmp_ln174)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 11> <Delay = 5.70>
ST_51 : Operation 231 [3/4] (5.70ns)   --->   "%tmp_i2 = fmul float %y_L2_load, %L2_WEIGHTS_load" [dnn/dnn.cpp:176->dnn/dnn.cpp:238]   --->   Operation 231 'fmul' 'tmp_i2' <Predicate = (!icmp_ln174)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 12> <Delay = 5.70>
ST_52 : Operation 232 [1/1] (1.67ns)   --->   "%add_ln176_1 = add i13 %phi_mul5, 104" [dnn/dnn.cpp:176->dnn/dnn.cpp:238]   --->   Operation 232 'add' 'add_ln176_1' <Predicate = (!icmp_ln174)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 233 [2/4] (5.70ns)   --->   "%tmp_i2 = fmul float %y_L2_load, %L2_WEIGHTS_load" [dnn/dnn.cpp:176->dnn/dnn.cpp:238]   --->   Operation 233 'fmul' 'tmp_i2' <Predicate = (!icmp_ln174)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 13> <Delay = 5.70>
ST_53 : Operation 234 [1/4] (5.70ns)   --->   "%tmp_i2 = fmul float %y_L2_load, %L2_WEIGHTS_load" [dnn/dnn.cpp:176->dnn/dnn.cpp:238]   --->   Operation 234 'fmul' 'tmp_i2' <Predicate = (!icmp_ln174)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 235 [1/1] (1.42ns)   --->   "%icmp_ln174_1 = icmp eq i6 %j_1, -12" [dnn/dnn.cpp:174->dnn/dnn.cpp:238]   --->   Operation 235 'icmp' 'icmp_ln174_1' <Predicate = (!icmp_ln174)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 236 [1/1] (0.00ns)   --->   "br i1 %icmp_ln174_1, label %ifTrue2, label %ifFalse3" [dnn/dnn.cpp:174->dnn/dnn.cpp:238]   --->   Operation 236 'br' <Predicate = (!icmp_ln174)> <Delay = 0.00>

State 54 <SV = 14> <Delay = 7.25>
ST_54 : Operation 237 [5/5] (7.25ns)   --->   "%before_relu_3 = fadd float %before_relu_0_i17, %tmp_i2" [dnn/dnn.cpp:176->dnn/dnn.cpp:238]   --->   Operation 237 'fadd' 'before_relu_3' <Predicate = (!icmp_ln174)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 15> <Delay = 7.25>
ST_55 : Operation 238 [4/5] (7.25ns)   --->   "%before_relu_3 = fadd float %before_relu_0_i17, %tmp_i2" [dnn/dnn.cpp:176->dnn/dnn.cpp:238]   --->   Operation 238 'fadd' 'before_relu_3' <Predicate = (!icmp_ln174)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 16> <Delay = 7.25>
ST_56 : Operation 239 [3/5] (7.25ns)   --->   "%before_relu_3 = fadd float %before_relu_0_i17, %tmp_i2" [dnn/dnn.cpp:176->dnn/dnn.cpp:238]   --->   Operation 239 'fadd' 'before_relu_3' <Predicate = (!icmp_ln174)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 17> <Delay = 7.25>
ST_57 : Operation 240 [2/5] (7.25ns)   --->   "%before_relu_3 = fadd float %before_relu_0_i17, %tmp_i2" [dnn/dnn.cpp:176->dnn/dnn.cpp:238]   --->   Operation 240 'fadd' 'before_relu_3' <Predicate = (!icmp_ln174)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 18> <Delay = 7.25>
ST_58 : Operation 241 [1/5] (7.25ns)   --->   "%before_relu_3 = fadd float %before_relu_0_i17, %tmp_i2" [dnn/dnn.cpp:176->dnn/dnn.cpp:238]   --->   Operation 241 'fadd' 'before_relu_3' <Predicate = (!icmp_ln174)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 19> <Delay = 3.25>
ST_59 : Operation 242 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str6) nounwind" [dnn/dnn.cpp:174->dnn/dnn.cpp:238]   --->   Operation 242 'specloopname' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_59 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_5_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str6)" [dnn/dnn.cpp:174->dnn/dnn.cpp:238]   --->   Operation 243 'specregionbegin' 'tmp_5_i' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_59 : Operation 244 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [dnn/dnn.cpp:175->dnn/dnn.cpp:238]   --->   Operation 244 'specpipeline' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_59 : Operation 245 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str6, i32 %tmp_5_i)" [dnn/dnn.cpp:177->dnn/dnn.cpp:238]   --->   Operation 245 'specregionend' 'empty_23' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_59 : Operation 246 [1/1] (3.25ns)   --->   "store float %before_relu_3, float* %y_L3_addr_2, align 4" [dnn/dnn.cpp:178->dnn/dnn.cpp:238]   --->   Operation 246 'store' <Predicate = (icmp_ln174_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 104> <RAM>
ST_59 : Operation 247 [1/1] (0.00ns)   --->   "br label %ifFalse3"   --->   Operation 247 'br' <Predicate = (icmp_ln174_1)> <Delay = 0.00>

State 60 <SV = 9> <Delay = 0.00>
ST_60 : Operation 248 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str5, i32 %tmp_4_i1)" [dnn/dnn.cpp:180->dnn/dnn.cpp:238]   --->   Operation 248 'specregionend' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 249 [1/1] (0.00ns)   --->   "br label %L2_p.exit" [dnn/dnn.cpp:171->dnn/dnn.cpp:238]   --->   Operation 249 'br' <Predicate = true> <Delay = 0.00>

State 61 <SV = 7> <Delay = 3.25>
ST_61 : Operation 250 [1/1] (0.00ns)   --->   "%i_0_i24 = phi i7 [ %i_2, %denormalization ], [ 0, %L3_p.exit.preheader ]"   --->   Operation 250 'phi' 'i_0_i24' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 251 [1/1] (1.48ns)   --->   "%icmp_ln185 = icmp eq i7 %i_0_i24, -24" [dnn/dnn.cpp:185->dnn/dnn.cpp:241]   --->   Operation 251 'icmp' 'icmp_ln185' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 252 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 104, i64 104, i64 104)"   --->   Operation 252 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 253 [1/1] (1.87ns)   --->   "%i_2 = add i7 %i_0_i24, 1" [dnn/dnn.cpp:185->dnn/dnn.cpp:241]   --->   Operation 253 'add' 'i_2' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 254 [1/1] (0.00ns)   --->   "br i1 %icmp_ln185, label %denormalize_p.exit, label %denormalization" [dnn/dnn.cpp:185->dnn/dnn.cpp:241]   --->   Operation 254 'br' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln187 = zext i7 %i_0_i24 to i64" [dnn/dnn.cpp:187->dnn/dnn.cpp:241]   --->   Operation 255 'zext' 'zext_ln187' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_61 : Operation 256 [1/1] (0.00ns)   --->   "%y_L3_addr = getelementptr [104 x float]* %y_L3, i64 0, i64 %zext_ln187" [dnn/dnn.cpp:187->dnn/dnn.cpp:241]   --->   Operation 256 'getelementptr' 'y_L3_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_61 : Operation 257 [2/2] (3.25ns)   --->   "%y_L3_load = load float* %y_L3_addr, align 4" [dnn/dnn.cpp:187->dnn/dnn.cpp:241]   --->   Operation 257 'load' 'y_L3_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 104> <RAM>
ST_61 : Operation 258 [1/1] (0.00ns)   --->   "%std_o_addr = getelementptr inbounds [104 x float]* @std_o, i64 0, i64 %zext_ln187" [dnn/dnn.cpp:187->dnn/dnn.cpp:241]   --->   Operation 258 'getelementptr' 'std_o_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_61 : Operation 259 [2/2] (3.25ns)   --->   "%std_o_load = load float* %std_o_addr, align 4" [dnn/dnn.cpp:187->dnn/dnn.cpp:241]   --->   Operation 259 'load' 'std_o_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 104> <ROM>

State 62 <SV = 8> <Delay = 3.25>
ST_62 : Operation 260 [1/2] (3.25ns)   --->   "%y_L3_load = load float* %y_L3_addr, align 4" [dnn/dnn.cpp:187->dnn/dnn.cpp:241]   --->   Operation 260 'load' 'y_L3_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 104> <RAM>
ST_62 : Operation 261 [1/2] (3.25ns)   --->   "%std_o_load = load float* %std_o_addr, align 4" [dnn/dnn.cpp:187->dnn/dnn.cpp:241]   --->   Operation 261 'load' 'std_o_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 104> <ROM>

State 63 <SV = 9> <Delay = 5.70>
ST_63 : Operation 262 [4/4] (5.70ns)   --->   "%tmp_i1 = fmul float %y_L3_load, %std_o_load" [dnn/dnn.cpp:187->dnn/dnn.cpp:241]   --->   Operation 262 'fmul' 'tmp_i1' <Predicate = (!icmp_ln185)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 10> <Delay = 5.70>
ST_64 : Operation 263 [3/4] (5.70ns)   --->   "%tmp_i1 = fmul float %y_L3_load, %std_o_load" [dnn/dnn.cpp:187->dnn/dnn.cpp:241]   --->   Operation 263 'fmul' 'tmp_i1' <Predicate = (!icmp_ln185)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 11> <Delay = 5.70>
ST_65 : Operation 264 [2/4] (5.70ns)   --->   "%tmp_i1 = fmul float %y_L3_load, %std_o_load" [dnn/dnn.cpp:187->dnn/dnn.cpp:241]   --->   Operation 264 'fmul' 'tmp_i1' <Predicate = (!icmp_ln185)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 265 [1/1] (0.00ns)   --->   "%mean_o_addr = getelementptr inbounds [104 x float]* @mean_o, i64 0, i64 %zext_ln187" [dnn/dnn.cpp:187->dnn/dnn.cpp:241]   --->   Operation 265 'getelementptr' 'mean_o_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_65 : Operation 266 [2/2] (3.25ns)   --->   "%mean_o_load = load float* %mean_o_addr, align 4" [dnn/dnn.cpp:187->dnn/dnn.cpp:241]   --->   Operation 266 'load' 'mean_o_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 104> <ROM>

State 66 <SV = 12> <Delay = 5.70>
ST_66 : Operation 267 [1/4] (5.70ns)   --->   "%tmp_i1 = fmul float %y_L3_load, %std_o_load" [dnn/dnn.cpp:187->dnn/dnn.cpp:241]   --->   Operation 267 'fmul' 'tmp_i1' <Predicate = (!icmp_ln185)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 268 [1/2] (3.25ns)   --->   "%mean_o_load = load float* %mean_o_addr, align 4" [dnn/dnn.cpp:187->dnn/dnn.cpp:241]   --->   Operation 268 'load' 'mean_o_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 104> <ROM>

State 67 <SV = 13> <Delay = 7.25>
ST_67 : Operation 269 [5/5] (7.25ns)   --->   "%tmp_2_i1 = fadd float %tmp_i1, %mean_o_load" [dnn/dnn.cpp:187->dnn/dnn.cpp:241]   --->   Operation 269 'fadd' 'tmp_2_i1' <Predicate = (!icmp_ln185)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 14> <Delay = 7.25>
ST_68 : Operation 270 [4/5] (7.25ns)   --->   "%tmp_2_i1 = fadd float %tmp_i1, %mean_o_load" [dnn/dnn.cpp:187->dnn/dnn.cpp:241]   --->   Operation 270 'fadd' 'tmp_2_i1' <Predicate = (!icmp_ln185)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 15> <Delay = 7.25>
ST_69 : Operation 271 [3/5] (7.25ns)   --->   "%tmp_2_i1 = fadd float %tmp_i1, %mean_o_load" [dnn/dnn.cpp:187->dnn/dnn.cpp:241]   --->   Operation 271 'fadd' 'tmp_2_i1' <Predicate = (!icmp_ln185)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 16> <Delay = 7.25>
ST_70 : Operation 272 [2/5] (7.25ns)   --->   "%tmp_2_i1 = fadd float %tmp_i1, %mean_o_load" [dnn/dnn.cpp:187->dnn/dnn.cpp:241]   --->   Operation 272 'fadd' 'tmp_2_i1' <Predicate = (!icmp_ln185)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 17> <Delay = 7.25>
ST_71 : Operation 273 [1/5] (7.25ns)   --->   "%tmp_2_i1 = fadd float %tmp_i1, %mean_o_load" [dnn/dnn.cpp:187->dnn/dnn.cpp:241]   --->   Operation 273 'fadd' 'tmp_2_i1' <Predicate = (!icmp_ln185)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 18> <Delay = 3.25>
ST_72 : Operation 274 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str7) nounwind" [dnn/dnn.cpp:185->dnn/dnn.cpp:241]   --->   Operation 274 'specloopname' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_72 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_3_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str7)" [dnn/dnn.cpp:185->dnn/dnn.cpp:241]   --->   Operation 275 'specregionbegin' 'tmp_3_i' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_72 : Operation 276 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [dnn/dnn.cpp:186->dnn/dnn.cpp:241]   --->   Operation 276 'specpipeline' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_72 : Operation 277 [1/1] (0.00ns)   --->   "%denorm_DNN_addr = getelementptr [104 x float]* %denorm_DNN, i64 0, i64 %zext_ln187" [dnn/dnn.cpp:187->dnn/dnn.cpp:241]   --->   Operation 277 'getelementptr' 'denorm_DNN_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_72 : Operation 278 [1/1] (3.25ns)   --->   "store float %tmp_2_i1, float* %denorm_DNN_addr, align 4" [dnn/dnn.cpp:187->dnn/dnn.cpp:241]   --->   Operation 278 'store' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 104> <RAM>
ST_72 : Operation 279 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str7, i32 %tmp_3_i)" [dnn/dnn.cpp:188->dnn/dnn.cpp:241]   --->   Operation 279 'specregionend' 'empty_26' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_72 : Operation 280 [1/1] (0.00ns)   --->   "br label %L3_p.exit" [dnn/dnn.cpp:185->dnn/dnn.cpp:241]   --->   Operation 280 'br' <Predicate = (!icmp_ln185)> <Delay = 0.00>

State 73 <SV = 8> <Delay = 0.00>
ST_73 : Operation 281 [2/2] (0.00ns)   --->   "call fastcc void @reconstruct_complex_([104 x float]* %denorm_DNN, i64* %DNN_out_V_data, i1* %DNN_out_V_last_V)" [dnn/dnn.cpp:244]   --->   Operation 281 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 74 <SV = 9> <Delay = 3.25>
ST_74 : Operation 282 [1/2] (3.25ns)   --->   "call fastcc void @reconstruct_complex_([104 x float]* %denorm_DNN, i64* %DNN_out_V_data, i1* %DNN_out_V_last_V)" [dnn/dnn.cpp:244]   --->   Operation 282 'call' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 75 <SV = 10> <Delay = 0.00>
ST_75 : Operation 283 [1/1] (0.00ns)   --->   "ret void" [dnn/dnn.cpp:246]   --->   Operation 283 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 3.25ns
The critical path consists of the following:
	'call' operation ('call_ln230', dnn/dnn.cpp:230) to 'separate_complex_p' [26]  (3.25 ns)

 <State 3>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', dnn/dnn.cpp:148->dnn/dnn.cpp:233) [29]  (1.77 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', dnn/dnn.cpp:148->dnn/dnn.cpp:233) [29]  (0 ns)
	'getelementptr' operation ('LS_data_addr', dnn/dnn.cpp:150->dnn/dnn.cpp:233) [39]  (0 ns)
	'load' operation ('LS_data_load', dnn/dnn.cpp:150->dnn/dnn.cpp:233) on array 'LS_data' [40]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'load' operation ('LS_data_load', dnn/dnn.cpp:150->dnn/dnn.cpp:233) on array 'LS_data' [40]  (3.25 ns)

 <State 6>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_i', dnn/dnn.cpp:150->dnn/dnn.cpp:233) [43]  (7.26 ns)

 <State 7>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_i', dnn/dnn.cpp:150->dnn/dnn.cpp:233) [43]  (7.26 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_i', dnn/dnn.cpp:150->dnn/dnn.cpp:233) [43]  (7.26 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_i', dnn/dnn.cpp:150->dnn/dnn.cpp:233) [43]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_i', dnn/dnn.cpp:150->dnn/dnn.cpp:233) [43]  (7.26 ns)

 <State 11>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_1_i', dnn/dnn.cpp:150->dnn/dnn.cpp:233) [46]  (6.08 ns)

 <State 12>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_1_i', dnn/dnn.cpp:150->dnn/dnn.cpp:233) [46]  (6.08 ns)

 <State 13>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_1_i', dnn/dnn.cpp:150->dnn/dnn.cpp:233) [46]  (6.08 ns)

 <State 14>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_1_i', dnn/dnn.cpp:150->dnn/dnn.cpp:233) [46]  (6.08 ns)

 <State 15>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_1_i', dnn/dnn.cpp:150->dnn/dnn.cpp:233) [46]  (6.08 ns)

 <State 16>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_1_i', dnn/dnn.cpp:150->dnn/dnn.cpp:233) [46]  (6.08 ns)

 <State 17>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_1_i', dnn/dnn.cpp:150->dnn/dnn.cpp:233) [46]  (6.08 ns)

 <State 18>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_1_i', dnn/dnn.cpp:150->dnn/dnn.cpp:233) [46]  (6.08 ns)

 <State 19>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_1_i', dnn/dnn.cpp:150->dnn/dnn.cpp:233) [46]  (6.08 ns)

 <State 20>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_1_i', dnn/dnn.cpp:150->dnn/dnn.cpp:233) [46]  (6.08 ns)

 <State 21>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_1_i', dnn/dnn.cpp:150->dnn/dnn.cpp:233) [46]  (6.08 ns)

 <State 22>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_1_i', dnn/dnn.cpp:150->dnn/dnn.cpp:233) [46]  (6.08 ns)

 <State 23>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_1_i', dnn/dnn.cpp:150->dnn/dnn.cpp:233) [46]  (6.08 ns)

 <State 24>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_1_i', dnn/dnn.cpp:150->dnn/dnn.cpp:233) [46]  (6.08 ns)

 <State 25>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_1_i', dnn/dnn.cpp:150->dnn/dnn.cpp:233) [46]  (6.08 ns)

 <State 26>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_1_i', dnn/dnn.cpp:150->dnn/dnn.cpp:233) [46]  (6.08 ns)

 <State 27>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('norm_LS_data_addr', dnn/dnn.cpp:150->dnn/dnn.cpp:233) [47]  (0 ns)
	'store' operation ('store_ln150', dnn/dnn.cpp:150->dnn/dnn.cpp:233) of variable 'tmp_1_i', dnn/dnn.cpp:150->dnn/dnn.cpp:233 on array 'x', dnn/dnn.cpp:221 [48]  (3.25 ns)

 <State 28>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', dnn/dnn.cpp:156->dnn/dnn.cpp:236) [54]  (1.77 ns)

 <State 29>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', dnn/dnn.cpp:156->dnn/dnn.cpp:236) [54]  (0 ns)
	'getelementptr' operation ('L1_BIAS_addr', dnn/dnn.cpp:158->dnn/dnn.cpp:236) [64]  (0 ns)
	'load' operation ('before_relu', dnn/dnn.cpp:158->dnn/dnn.cpp:236) on array 'L1_BIAS' [65]  (3.25 ns)

 <State 30>: 3.25ns
The critical path consists of the following:
	'load' operation ('before_relu', dnn/dnn.cpp:158->dnn/dnn.cpp:236) on array 'L1_BIAS' [65]  (3.25 ns)

 <State 31>: 4.93ns
The critical path consists of the following:
	'phi' operation ('phi_mul', dnn/dnn.cpp:161->dnn/dnn.cpp:236) with incoming values : ('add_ln161_1', dnn/dnn.cpp:161->dnn/dnn.cpp:236) [71]  (0 ns)
	'add' operation ('add_ln161', dnn/dnn.cpp:161->dnn/dnn.cpp:236) [82]  (1.68 ns)
	'getelementptr' operation ('L1_WEIGHTS_addr', dnn/dnn.cpp:161->dnn/dnn.cpp:236) [84]  (0 ns)
	'load' operation ('L1_WEIGHTS_load', dnn/dnn.cpp:161->dnn/dnn.cpp:236) on array 'L1_WEIGHTS' [87]  (3.25 ns)

 <State 32>: 3.25ns
The critical path consists of the following:
	'load' operation ('norm_LS_data_load', dnn/dnn.cpp:161->dnn/dnn.cpp:236) on array 'x', dnn/dnn.cpp:221 [86]  (3.25 ns)

 <State 33>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_4_i', dnn/dnn.cpp:161->dnn/dnn.cpp:236) [88]  (5.7 ns)

 <State 34>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_4_i', dnn/dnn.cpp:161->dnn/dnn.cpp:236) [88]  (5.7 ns)

 <State 35>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_4_i', dnn/dnn.cpp:161->dnn/dnn.cpp:236) [88]  (5.7 ns)

 <State 36>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_4_i', dnn/dnn.cpp:161->dnn/dnn.cpp:236) [88]  (5.7 ns)

 <State 37>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('before_relu', dnn/dnn.cpp:161->dnn/dnn.cpp:236) [89]  (7.26 ns)

 <State 38>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('before_relu', dnn/dnn.cpp:161->dnn/dnn.cpp:236) [89]  (7.26 ns)

 <State 39>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('before_relu', dnn/dnn.cpp:161->dnn/dnn.cpp:236) [89]  (7.26 ns)

 <State 40>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('before_relu', dnn/dnn.cpp:161->dnn/dnn.cpp:236) [89]  (7.26 ns)

 <State 41>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('before_relu', dnn/dnn.cpp:161->dnn/dnn.cpp:236) [89]  (7.26 ns)

 <State 42>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1', dnn/dnn.cpp:14->dnn/dnn.cpp:163->dnn/dnn.cpp:236) [100]  (5.43 ns)

 <State 43>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1', dnn/dnn.cpp:14->dnn/dnn.cpp:163->dnn/dnn.cpp:236) [100]  (5.43 ns)
	'and' operation ('and_ln14', dnn/dnn.cpp:14->dnn/dnn.cpp:163->dnn/dnn.cpp:236) [101]  (0 ns)
	'select' operation ('x', dnn/dnn.cpp:14->dnn/dnn.cpp:163->dnn/dnn.cpp:236) [102]  (0.978 ns)

 <State 44>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln163', dnn/dnn.cpp:163->dnn/dnn.cpp:236) of variable 'x', dnn/dnn.cpp:14->dnn/dnn.cpp:163->dnn/dnn.cpp:236 on array 'x', dnn/dnn.cpp:223 [103]  (3.25 ns)

 <State 45>: 0ns
The critical path consists of the following:

 <State 46>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', dnn/dnn.cpp:171->dnn/dnn.cpp:238) [113]  (0 ns)
	'getelementptr' operation ('L2_BIAS_addr', dnn/dnn.cpp:173->dnn/dnn.cpp:238) [123]  (0 ns)
	'load' operation ('before_relu', dnn/dnn.cpp:173->dnn/dnn.cpp:238) on array 'L2_BIAS' [124]  (3.25 ns)

 <State 47>: 3.25ns
The critical path consists of the following:
	'load' operation ('before_relu', dnn/dnn.cpp:173->dnn/dnn.cpp:238) on array 'L2_BIAS' [124]  (3.25 ns)

 <State 48>: 4.93ns
The critical path consists of the following:
	'phi' operation ('phi_mul5', dnn/dnn.cpp:176->dnn/dnn.cpp:238) with incoming values : ('add_ln176_1', dnn/dnn.cpp:176->dnn/dnn.cpp:238) [130]  (0 ns)
	'add' operation ('add_ln176', dnn/dnn.cpp:176->dnn/dnn.cpp:238) [141]  (1.68 ns)
	'getelementptr' operation ('L2_WEIGHTS_addr', dnn/dnn.cpp:176->dnn/dnn.cpp:238) [143]  (0 ns)
	'load' operation ('L2_WEIGHTS_load', dnn/dnn.cpp:176->dnn/dnn.cpp:238) on array 'L2_WEIGHTS' [146]  (3.25 ns)

 <State 49>: 3.25ns
The critical path consists of the following:
	'load' operation ('y_L2_load', dnn/dnn.cpp:176->dnn/dnn.cpp:238) on array 'x', dnn/dnn.cpp:223 [145]  (3.25 ns)

 <State 50>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_i2', dnn/dnn.cpp:176->dnn/dnn.cpp:238) [147]  (5.7 ns)

 <State 51>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_i2', dnn/dnn.cpp:176->dnn/dnn.cpp:238) [147]  (5.7 ns)

 <State 52>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_i2', dnn/dnn.cpp:176->dnn/dnn.cpp:238) [147]  (5.7 ns)

 <State 53>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_i2', dnn/dnn.cpp:176->dnn/dnn.cpp:238) [147]  (5.7 ns)

 <State 54>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('before_relu', dnn/dnn.cpp:176->dnn/dnn.cpp:238) [148]  (7.26 ns)

 <State 55>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('before_relu', dnn/dnn.cpp:176->dnn/dnn.cpp:238) [148]  (7.26 ns)

 <State 56>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('before_relu', dnn/dnn.cpp:176->dnn/dnn.cpp:238) [148]  (7.26 ns)

 <State 57>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('before_relu', dnn/dnn.cpp:176->dnn/dnn.cpp:238) [148]  (7.26 ns)

 <State 58>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('before_relu', dnn/dnn.cpp:176->dnn/dnn.cpp:238) [148]  (7.26 ns)

 <State 59>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln178', dnn/dnn.cpp:178->dnn/dnn.cpp:238) of variable 'before_relu', dnn/dnn.cpp:176->dnn/dnn.cpp:238 on array 'DNN_data', dnn/dnn.cpp:225 [153]  (3.25 ns)

 <State 60>: 0ns
The critical path consists of the following:

 <State 61>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', dnn/dnn.cpp:185->dnn/dnn.cpp:241) [163]  (0 ns)
	'getelementptr' operation ('y_L3_addr', dnn/dnn.cpp:187->dnn/dnn.cpp:241) [173]  (0 ns)
	'load' operation ('y_L3_load', dnn/dnn.cpp:187->dnn/dnn.cpp:241) on array 'DNN_data', dnn/dnn.cpp:225 [174]  (3.25 ns)

 <State 62>: 3.25ns
The critical path consists of the following:
	'load' operation ('y_L3_load', dnn/dnn.cpp:187->dnn/dnn.cpp:241) on array 'DNN_data', dnn/dnn.cpp:225 [174]  (3.25 ns)

 <State 63>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_i1', dnn/dnn.cpp:187->dnn/dnn.cpp:241) [177]  (5.7 ns)

 <State 64>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_i1', dnn/dnn.cpp:187->dnn/dnn.cpp:241) [177]  (5.7 ns)

 <State 65>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_i1', dnn/dnn.cpp:187->dnn/dnn.cpp:241) [177]  (5.7 ns)

 <State 66>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_i1', dnn/dnn.cpp:187->dnn/dnn.cpp:241) [177]  (5.7 ns)

 <State 67>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_2_i1', dnn/dnn.cpp:187->dnn/dnn.cpp:241) [180]  (7.26 ns)

 <State 68>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_2_i1', dnn/dnn.cpp:187->dnn/dnn.cpp:241) [180]  (7.26 ns)

 <State 69>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_2_i1', dnn/dnn.cpp:187->dnn/dnn.cpp:241) [180]  (7.26 ns)

 <State 70>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_2_i1', dnn/dnn.cpp:187->dnn/dnn.cpp:241) [180]  (7.26 ns)

 <State 71>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_2_i1', dnn/dnn.cpp:187->dnn/dnn.cpp:241) [180]  (7.26 ns)

 <State 72>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('denorm_DNN_addr', dnn/dnn.cpp:187->dnn/dnn.cpp:241) [181]  (0 ns)
	'store' operation ('store_ln187', dnn/dnn.cpp:187->dnn/dnn.cpp:241) of variable 'tmp_2_i1', dnn/dnn.cpp:187->dnn/dnn.cpp:241 on array 'denorm_data', dnn/dnn.cpp:227 [182]  (3.25 ns)

 <State 73>: 0ns
The critical path consists of the following:

 <State 74>: 3.25ns
The critical path consists of the following:
	'call' operation ('call_ln244', dnn/dnn.cpp:244) to 'reconstruct_complex_' [186]  (3.25 ns)

 <State 75>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
