Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Feb  1 10:18:37 2023
| Host         : ajit2-System-Product-Name running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_utilization -hierarchical -file utilization_post_place_and_route.hierarchical.rpt
| Design       : top_level
| Device       : xcvu37pfsvh2892-2L
| Design State : Routed
----------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------------------------------------------------------+------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+--------------+
|                                      Instance                                      |                        Module                        | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | URAM | DSP48 Blocks |
+------------------------------------------------------------------------------------+------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+--------------+
| top_level                                                                          |                                                (top) |        731 |        699 |      32 |    0 | 1173 |      0 |      0 |    0 |            0 |
|   (top_level)                                                                      |                                                (top) |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|   bram                                                                             |                                        acb_sram_stub |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|   clocking                                                                         |                                            clk_wiz_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|     inst                                                                           |                          clk_wiz_0_clk_wiz_0_clk_wiz |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|   dbg_hub                                                                          |                                              dbg_hub |        468 |        436 |      32 |    0 |  727 |      0 |      0 |    0 |            0 |
|     (dbg_hub)                                                                      |                                              dbg_hub |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|     inst                                                                           |                           dbg_hub_xsdbm_v3_0_0_xsdbm |        468 |        436 |      32 |    0 |  727 |      0 |      0 |    0 |            0 |
|       BSCANID.u_xsdbm_id                                                           |                        dbg_hub_xsdbm_v3_0_0_xsdbm_id |        468 |        436 |      32 |    0 |  727 |      0 |      0 |    0 |            0 |
|         (BSCANID.u_xsdbm_id)                                                       |                        dbg_hub_xsdbm_v3_0_0_xsdbm_id |         33 |         33 |       0 |    0 |   34 |      0 |      0 |    0 |            0 |
|         CORE_XSDB.UUT_MASTER                                                       |                       dbg_hub_xsdbm_v3_0_0_icon2xsdb |        276 |        244 |      32 |    0 |  540 |      0 |      0 |    0 |            0 |
|           U_ICON_INTERFACE                                                         |                              dbg_hub_xsdbm_v3_0_0_if |        172 |        140 |      32 |    0 |  450 |      0 |      0 |    0 |            0 |
|             (U_ICON_INTERFACE)                                                     |                              dbg_hub_xsdbm_v3_0_0_if |          6 |          6 |       0 |    0 |   15 |      0 |      0 |    0 |            0 |
|             U_CMD1                                                                 |                         dbg_hub_xsdbm_v3_0_0_ctl_reg |          2 |          2 |       0 |    0 |   10 |      0 |      0 |    0 |            0 |
|             U_CMD2                                                                 |                        dbg_hub_xsdbm_v3_0_0_stat_reg |          5 |          5 |       0 |    0 |   22 |      0 |      0 |    0 |            0 |
|             U_CMD3                                                                 |        dbg_hub_xsdbm_v3_0_0_stat_reg__parameterized0 |          4 |          4 |       0 |    0 |   18 |      0 |      0 |    0 |            0 |
|             U_CMD4                                                                 |         dbg_hub_xsdbm_v3_0_0_ctl_reg__parameterized0 |         11 |         11 |       0 |    0 |   62 |      0 |      0 |    0 |            0 |
|             U_CMD5                                                                 |         dbg_hub_xsdbm_v3_0_0_ctl_reg__parameterized1 |         11 |         11 |       0 |    0 |   42 |      0 |      0 |    0 |            0 |
|             U_CMD6_RD                                                              |                           dbg_hub_xsdbm_v3_0_0_rdreg |         71 |         55 |      16 |    0 |  134 |      0 |      0 |    0 |            0 |
|               (U_CMD6_RD)                                                          |                           dbg_hub_xsdbm_v3_0_0_rdreg |          2 |          2 |       0 |    0 |   20 |      0 |      0 |    0 |            0 |
|               U_RD_FIFO                                                            |                          dbg_hub_xsdbm_v3_0_0_rdfifo |         69 |         53 |      16 |    0 |  114 |      0 |      0 |    0 |            0 |
|                 (U_RD_FIFO)                                                        |                          dbg_hub_xsdbm_v3_0_0_rdfifo |         18 |         18 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                              |       dbg_hub_fifo_generator_v13_1_4__parameterized0 |         51 |         35 |      16 |    0 |  114 |      0 |      0 |    0 |            0 |
|                   (SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst)                          |       dbg_hub_fifo_generator_v13_1_4__parameterized0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|                   inst_fifo_gen                                                    | dbg_hub_fifo_generator_v13_1_4_synth__parameterized0 |         51 |         35 |      16 |    0 |  114 |      0 |      0 |    0 |            0 |
|                     gconvfifo.rf                                                   |           dbg_hub_fifo_generator_top__parameterized0 |         51 |         35 |      16 |    0 |  114 |      0 |      0 |    0 |            0 |
|                       grf.rf                                                       |       dbg_hub_fifo_generator_ramfifo__parameterized0 |         51 |         35 |      16 |    0 |  114 |      0 |      0 |    0 |            0 |
|                         (grf.rf)                                                   |       dbg_hub_fifo_generator_ramfifo__parameterized0 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|                         gntv_or_sync_fifo.gcx.clkx                                 |                                dbg_hub_clk_x_pntrs_7 |         12 |         12 |       0 |    0 |   32 |      0 |      0 |    0 |            0 |
|                           (gntv_or_sync_fifo.gcx.clkx)                             |                                dbg_hub_clk_x_pntrs_7 |         10 |         10 |       0 |    0 |   16 |      0 |      0 |    0 |            0 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |           dbg_hub_synchronizer_ff__parameterized0_19 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |           dbg_hub_synchronizer_ff__parameterized0_20 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |           dbg_hub_synchronizer_ff__parameterized0_21 |          1 |          1 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |           dbg_hub_synchronizer_ff__parameterized0_22 |          1 |          1 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|                         gntv_or_sync_fifo.gl0.rd                                   |                     dbg_hub_rd_logic__parameterized0 |         16 |         16 |       0 |    0 |   19 |      0 |      0 |    0 |            0 |
|                           gr1.gr1_int.rfwft                                        |                                      dbg_hub_rd_fwft |          9 |          9 |       0 |    0 |    8 |      0 |      0 |    0 |            0 |
|                           gras.rsts                                                |                        dbg_hub_rd_status_flags_as_17 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|                           grhf.rhf                                                 |         dbg_hub_rd_handshaking_flags__parameterized0 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                           rpntr                                                    |                               dbg_hub_rd_bin_cntr_18 |          7 |          7 |       0 |    0 |    8 |      0 |      0 |    0 |            0 |
|                         gntv_or_sync_fifo.gl0.wr                                   |                     dbg_hub_wr_logic__parameterized0 |          5 |          5 |       0 |    0 |   15 |      0 |      0 |    0 |            0 |
|                           gwas.wsts                                                |                        dbg_hub_wr_status_flags_as_14 |          2 |          2 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|                           gwhf.whf                                                 |                      dbg_hub_wr_handshaking_flags_15 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                           wpntr                                                    |                               dbg_hub_wr_bin_cntr_16 |          3 |          3 |       0 |    0 |   12 |      0 |      0 |    0 |            0 |
|                         gntv_or_sync_fifo.mem                                      |                       dbg_hub_memory__parameterized0 |         16 |          0 |      16 |    0 |   32 |      0 |      0 |    0 |            0 |
|                           (gntv_or_sync_fifo.mem)                                  |                       dbg_hub_memory__parameterized0 |          0 |          0 |       0 |    0 |   16 |      0 |      0 |    0 |            0 |
|                           gdm.dm_gen.dm                                            |                                      dbg_hub_dmem_13 |         16 |          0 |      16 |    0 |   16 |      0 |      0 |    0 |            0 |
|                         rstblk                                                     |                          dbg_hub_reset_blk_ramfifo_8 |          3 |          3 |       0 |    0 |   16 |      0 |      0 |    0 |            0 |
|                           (rstblk)                                                 |                          dbg_hub_reset_blk_ramfifo_8 |          0 |          0 |       0 |    0 |   12 |      0 |      0 |    0 |            0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |                            dbg_hub_synchronizer_ff_9 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |                           dbg_hub_synchronizer_ff_10 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |                           dbg_hub_synchronizer_ff_11 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |                           dbg_hub_synchronizer_ff_12 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|             U_CMD6_WR                                                              |                           dbg_hub_xsdbm_v3_0_0_wrreg |         48 |         32 |      16 |    0 |  110 |      0 |      0 |    0 |            0 |
|               (U_CMD6_WR)                                                          |                           dbg_hub_xsdbm_v3_0_0_wrreg |          2 |          2 |       0 |    0 |   20 |      0 |      0 |    0 |            0 |
|               U_WR_FIFO                                                            |                          dbg_hub_xsdbm_v3_0_0_wrfifo |         46 |         30 |      16 |    0 |   90 |      0 |      0 |    0 |            0 |
|                 (U_WR_FIFO)                                                        |                          dbg_hub_xsdbm_v3_0_0_wrfifo |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                              |                       dbg_hub_fifo_generator_v13_1_4 |         45 |         29 |      16 |    0 |   90 |      0 |      0 |    0 |            0 |
|                   (SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst)                          |                       dbg_hub_fifo_generator_v13_1_4 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|                   inst_fifo_gen                                                    |                 dbg_hub_fifo_generator_v13_1_4_synth |         45 |         29 |      16 |    0 |   90 |      0 |      0 |    0 |            0 |
|                     gconvfifo.rf                                                   |                           dbg_hub_fifo_generator_top |         45 |         29 |      16 |    0 |   90 |      0 |      0 |    0 |            0 |
|                       grf.rf                                                       |                       dbg_hub_fifo_generator_ramfifo |         45 |         29 |      16 |    0 |   90 |      0 |      0 |    0 |            0 |
|                         (grf.rf)                                                   |                       dbg_hub_fifo_generator_ramfifo |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|                         gntv_or_sync_fifo.gcx.clkx                                 |                                  dbg_hub_clk_x_pntrs |         11 |         11 |       0 |    0 |   32 |      0 |      0 |    0 |            0 |
|                           (gntv_or_sync_fifo.gcx.clkx)                             |                                  dbg_hub_clk_x_pntrs |          9 |          9 |       0 |    0 |   16 |      0 |      0 |    0 |            0 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |              dbg_hub_synchronizer_ff__parameterized0 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |            dbg_hub_synchronizer_ff__parameterized0_4 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |            dbg_hub_synchronizer_ff__parameterized0_5 |          1 |          1 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |            dbg_hub_synchronizer_ff__parameterized0_6 |          1 |          1 |       0 |    0 |    4 |      0 |      0 |    0 |            0 |
|                         gntv_or_sync_fifo.gl0.rd                                   |                                     dbg_hub_rd_logic |         10 |         10 |       0 |    0 |   11 |      0 |      0 |    0 |            0 |
|                           gras.rsts                                                |                           dbg_hub_rd_status_flags_as |          2 |          2 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|                           grhf.rhf                                                 |                         dbg_hub_rd_handshaking_flags |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                           rpntr                                                    |                                  dbg_hub_rd_bin_cntr |          8 |          8 |       0 |    0 |    8 |      0 |      0 |    0 |            0 |
|                         gntv_or_sync_fifo.gl0.wr                                   |                                     dbg_hub_wr_logic |          5 |          5 |       0 |    0 |   15 |      0 |      0 |    0 |            0 |
|                           gwas.wsts                                                |                           dbg_hub_wr_status_flags_as |          2 |          2 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|                           gwhf.whf                                                 |                         dbg_hub_wr_handshaking_flags |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                           wpntr                                                    |                                  dbg_hub_wr_bin_cntr |          3 |          3 |       0 |    0 |   12 |      0 |      0 |    0 |            0 |
|                         gntv_or_sync_fifo.mem                                      |                                       dbg_hub_memory |         16 |          0 |      16 |    0 |   16 |      0 |      0 |    0 |            0 |
|                           gdm.dm_gen.dm                                            |                                         dbg_hub_dmem |         16 |          0 |      16 |    0 |   16 |      0 |      0 |    0 |            0 |
|                         rstblk                                                     |                            dbg_hub_reset_blk_ramfifo |          2 |          2 |       0 |    0 |   16 |      0 |      0 |    0 |            0 |
|                           (rstblk)                                                 |                            dbg_hub_reset_blk_ramfifo |          0 |          0 |       0 |    0 |   12 |      0 |      0 |    0 |            0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |                              dbg_hub_synchronizer_ff |          1 |          1 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |                            dbg_hub_synchronizer_ff_1 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |                            dbg_hub_synchronizer_ff_2 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |                            dbg_hub_synchronizer_ff_3 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|             U_CMD7_CTL                                                             |         dbg_hub_xsdbm_v3_0_0_ctl_reg__parameterized2 |          2 |          2 |       0 |    0 |   12 |      0 |      0 |    0 |            0 |
|             U_CMD7_STAT                                                            |      dbg_hub_xsdbm_v3_0_0_stat_reg__parameterized0_0 |          4 |          4 |       0 |    0 |   18 |      0 |      0 |    0 |            0 |
|             U_STATIC_STATUS                                                        |                dbg_hub_xsdbm_v3_0_0_if_static_status |          9 |          9 |       0 |    0 |    7 |      0 |      0 |    0 |            0 |
|           U_XSDB_ADDRESS_CONTROLLER                                                |                        dbg_hub_xsdbm_v3_0_0_addr_ctl |         17 |         17 |       0 |    0 |   19 |      0 |      0 |    0 |            0 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                           |                 dbg_hub_xsdbm_v3_0_0_burst_wdlen_ctl |         22 |         22 |       0 |    0 |   20 |      0 |      0 |    0 |            0 |
|           U_XSDB_BUS_CONTROLLER                                                    |                         dbg_hub_xsdbm_v3_0_0_bus_ctl |         65 |         65 |       0 |    0 |   34 |      0 |      0 |    0 |            0 |
|             (U_XSDB_BUS_CONTROLLER)                                                |                         dbg_hub_xsdbm_v3_0_0_bus_ctl |          8 |          8 |       0 |    0 |   23 |      0 |      0 |    0 |            0 |
|             U_RD_ABORT_FLAG                                                        |     dbg_hub_xsdbm_v3_0_0_bus_ctl_flg__parameterized0 |          6 |          6 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|             U_RD_REQ_FLAG                                                          |                     dbg_hub_xsdbm_v3_0_0_bus_ctl_flg |          7 |          7 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|             U_TIMER                                                                |                     dbg_hub_xsdbm_v3_0_0_bus_ctl_cnt |         44 |         44 |       0 |    0 |    8 |      0 |      0 |    0 |            0 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                            |                  dbg_hub_xsdbm_v3_0_0_bus_mstr2sl_if |          1 |          1 |       0 |    0 |   17 |      0 |      0 |    0 |            0 |
|         CORE_XSDB.U_ICON                                                           |                            dbg_hub_xsdbm_v3_0_0_icon |         16 |         16 |       0 |    0 |   28 |      0 |      0 |    0 |            0 |
|           (CORE_XSDB.U_ICON)                                                       |                            dbg_hub_xsdbm_v3_0_0_icon |          1 |          1 |       0 |    0 |    3 |      0 |      0 |    0 |            0 |
|           U_CMD                                                                    |                      dbg_hub_xsdbm_v3_0_0_cmd_decode |          8 |          8 |       0 |    0 |   10 |      0 |      0 |    0 |            0 |
|           U_STAT                                                                   |                            dbg_hub_xsdbm_v3_0_0_stat |          5 |          5 |       0 |    0 |    7 |      0 |      0 |    0 |            0 |
|           U_SYNC                                                                   |                            dbg_hub_xsdbm_v3_0_0_sync |          2 |          2 |       0 |    0 |    8 |      0 |      0 |    0 |            0 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                              |                           dbg_hub_ltlib_v1_0_0_bscan |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                            |                    dbg_hub_xsdbm_v3_0_0_bscan_switch |        143 |        143 |       0 |    0 |  125 |      0 |      0 |    0 |            0 |
|   debug_uart                                                                       |                  uartTopGenericEasilyConfigurable__1 |         62 |         62 |       0 |    0 |   82 |      0 |      0 |    0 |            0 |
|     baseInst                                                                       |                            uartTopPortConfigurable_0 |         62 |         62 |       0 |    0 |   82 |      0 |      0 |    0 |            0 |
|       baseInst                                                                     |                                        uartTopBase_1 |         59 |         59 |       0 |    0 |   64 |      0 |      0 |    0 |            0 |
|         bg                                                                         |                                            baudGen_3 |         31 |         31 |       0 |    0 |   17 |      0 |      0 |    0 |            0 |
|         ur                                                                         |                                             uartRx_4 |         11 |         11 |       0 |    0 |   28 |      0 |      0 |    0 |            0 |
|         ut                                                                         |                                             uartTx_5 |         17 |         17 |       0 |    0 |   19 |      0 |      0 |    0 |            0 |
|       bridgeInst                                                                   |                                         uartBridge_2 |          3 |          3 |       0 |    0 |   18 |      0 |      0 |    0 |            0 |
|   serial_uart                                                                      |                     uartTopGenericEasilyConfigurable |         46 |         46 |       0 |    0 |   37 |      0 |      0 |    0 |            0 |
|     baseInst                                                                       |                              uartTopPortConfigurable |         46 |         46 |       0 |    0 |   37 |      0 |      0 |    0 |            0 |
|       baseInst                                                                     |                                          uartTopBase |         45 |         45 |       0 |    0 |   36 |      0 |      0 |    0 |            0 |
|         bg                                                                         |                                              baudGen |         29 |         29 |       0 |    0 |   17 |      0 |      0 |    0 |            0 |
|         ut                                                                         |                                               uartTx |         16 |         16 |       0 |    0 |   19 |      0 |      0 |    0 |            0 |
|       bridgeInst                                                                   |                                           uartBridge |          1 |          1 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|   test_inst                                                                        |                                          ahir_system |         32 |         32 |       0 |    0 |   57 |      0 |      0 |    0 |            0 |
|     data_in_Pipe                                                                   |                             PipeBase__parameterized3 |         13 |         13 |       0 |    0 |   20 |      0 |      0 |    0 |            0 |
|       Shallow.notSaveSlot.queue                                                    |                            QueueBase__parameterized3 |         13 |         13 |       0 |    0 |   20 |      0 |      0 |    0 |            0 |
|         (Shallow.notSaveSlot.queue)                                                |                            QueueBase__parameterized3 |          0 |          0 |       0 |    0 |   16 |      0 |      0 |    0 |            0 |
|         qDGt1.NTB.fe_logic                                                         |                                QueueEmptyFullLogic_6 |          5 |          5 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|         qDGt1.NTB.rdpReg                                                           |                           SynchResetRegisterUnsigned |          8 |          8 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|         qDGt1.NTB.wrpReg                                                           |           SynchResetRegisterUnsigned__parameterized1 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|     data_out_Pipe                                                                  |                             PipeBase__parameterized5 |         10 |         10 |       0 |    0 |   20 |      0 |      0 |    0 |            0 |
|       Shallow.notSaveSlot.queue                                                    |                            QueueBase__parameterized5 |         10 |         10 |       0 |    0 |   20 |      0 |      0 |    0 |            0 |
|         (Shallow.notSaveSlot.queue)                                                |                            QueueBase__parameterized5 |          0 |          0 |       0 |    0 |   16 |      0 |      0 |    0 |            0 |
|         qDGt1.NTB.fe_logic                                                         |                                  QueueEmptyFullLogic |          5 |          5 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|         qDGt1.NTB.rdpReg                                                           |           SynchResetRegisterUnsigned__parameterized3 |          4 |          4 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|         qDGt1.NTB.wrpReg                                                           |           SynchResetRegisterUnsigned__parameterized5 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|     ping_daemon_auto_run                                                           |                                             auto_run |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|     ping_daemon_instance                                                           |                                          ping_daemon |          9 |          9 |       0 |    0 |   16 |      0 |      0 |    0 |            0 |
|       data_path.InportGroup_0.data_in_read_0                                       |                                     InputPortRevised |          7 |          7 |       0 |    0 |   10 |      0 |      0 |    0 |            0 |
|         ProTx[0].ulreg                                                             |                       UnloadRegister__parameterized3 |          7 |          7 |       0 |    0 |   10 |      0 |      0 |    0 |            0 |
|       data_path.OutportGroup_0.data_out_write_0                                    |                                    OutputPortRevised |          0 |          0 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|         (data_path.OutportGroup_0.data_out_write_0)                                |                                    OutputPortRevised |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|         BufGen[0].rxB                                                              |                        ReceiveBuffer__parameterized1 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|       in_buffer                                                                    |                                         UnloadBuffer |          1 |          1 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|         NotRevisedCase.ShallowCase.ulReg                                           |                                       UnloadRegister |          1 |          1 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|       in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join         |                                         generic_join |          1 |          1 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|         placegen[1].placeBlock.pI                                                  |                                    place_with_bypass |          0 |          0 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|         placegen[2].placeBlock.pI                                                  |                    place_with_bypass__parameterized1 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |    0 |            0 |
|   virtual_reset                                                                    |                                                vio_0 |        122 |        122 |       0 |    0 |  270 |      0 |      0 |    0 |            0 |
|     (virtual_reset)                                                                |                                                vio_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |            0 |
|     inst                                                                           |                                vio_0_vio_v3_0_20_vio |        122 |        122 |       0 |    0 |  270 |      0 |      0 |    0 |            0 |
|       (inst)                                                                       |                                vio_0_vio_v3_0_20_vio |          0 |          0 |       0 |    0 |   16 |      0 |      0 |    0 |            0 |
|       DECODER_INST                                                                 |                            vio_0_vio_v3_0_20_decoder |         21 |         21 |       0 |    0 |   46 |      0 |      0 |    0 |            0 |
|       PROBE_IN_INST                                                                |                       vio_0_vio_v3_0_20_probe_in_one |          8 |          8 |       0 |    0 |   26 |      0 |      0 |    0 |            0 |
|       PROBE_OUT_ALL_INST                                                           |                      vio_0_vio_v3_0_20_probe_out_all |         16 |         16 |       0 |    0 |   21 |      0 |      0 |    0 |            0 |
|         (PROBE_OUT_ALL_INST)                                                       |                      vio_0_vio_v3_0_20_probe_out_all |         11 |         11 |       0 |    0 |   11 |      0 |      0 |    0 |            0 |
|         G_PROBE_OUT[0].PROBE_OUT0_INST                                             |                      vio_0_vio_v3_0_20_probe_out_one |          1 |          1 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|         G_PROBE_OUT[1].PROBE_OUT0_INST                                             |                    vio_0_vio_v3_0_20_probe_out_one_0 |          1 |          1 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|         G_PROBE_OUT[2].PROBE_OUT0_INST                                             |                    vio_0_vio_v3_0_20_probe_out_one_1 |          1 |          1 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|         G_PROBE_OUT[3].PROBE_OUT0_INST                                             |                    vio_0_vio_v3_0_20_probe_out_one_2 |          1 |          1 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|         G_PROBE_OUT[4].PROBE_OUT0_INST                                             |                    vio_0_vio_v3_0_20_probe_out_one_3 |          1 |          1 |       0 |    0 |    2 |      0 |      0 |    0 |            0 |
|       U_XSDB_SLAVE                                                                 |                             vio_0_xsdbs_v1_0_2_xsdbs |         77 |         77 |       0 |    0 |  161 |      0 |      0 |    0 |            0 |
+------------------------------------------------------------------------------------+------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


