// Seed: 2420983566
module module_0 (
    output tri1 id_0,
    input tri1 id_1,
    output wor id_2
    , id_18,
    input wire id_3,
    input supply1 id_4,
    input tri1 id_5,
    input tri id_6,
    input tri id_7,
    output wor id_8,
    input tri1 id_9,
    input uwire id_10,
    input wire id_11,
    input supply1 id_12,
    output wand id_13,
    output wire id_14,
    output wand id_15
    , id_19,
    input wire id_16
);
  supply0 id_20 = -1;
  assign id_18[-1'b0] = 1;
endmodule
module module_1 (
    output tri0 id_0,
    input wor id_1,
    output uwire id_2,
    output wire id_3,
    input supply0 id_4,
    output tri0 id_5,
    input wire id_6,
    output tri id_7,
    input wire id_8,
    input tri0 id_9,
    input wand id_10
);
  wire [1 : 1] id_12;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_2,
      id_8,
      id_6,
      id_4,
      id_4,
      id_9,
      id_5,
      id_8,
      id_9,
      id_1,
      id_1,
      id_7,
      id_3,
      id_0,
      id_6
  );
  assign modCall_1.id_4 = 0;
endmodule
