;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SLT -30, 19
	JMZ @212, #210
	CMP 100, 0
	CMP <121, 106
	JMP 10, #20
	JMP @212, #210
	SLT 121, -3
	SUB #12, @15
	DJN 100, #-362
	SLT -30, 19
	SPL 0, <802
	ADD 30, 9
	MOV -1, <-30
	MOV -1, <-30
	ADD #-150, -3
	SPL @90, <102
	SLT @-150, -3
	JMP @212, #210
	SLT #0, -40
	SPL @12, #15
	ADD #270, <1
	DJN 100, #-392
	ADD #10, <8
	SLT 0, -40
	CMP @-1, 70
	SLT @-1, 0
	SLT 20, @12
	JMZ <-127, 100
	CMP -207, <-120
	JMZ <-15, 0
	SUB 5, @920
	MOV #-150, -3
	ADD #270, <1
	CMP @210, @31
	CMP <201, 120
	CMP 201, 120
	SUB 201, 120
	SPL 0, <402
	ADD 270, 60
	JMZ -700, -601
	JMZ -700, -601
	SPL 0, <402
	SPL 0, <402
	SPL 0, <402
