#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Mar 28 18:08:11 2019
# Process ID: 5000
# Current directory: C:/Users/jonco/Desktop/Embedded/lab3b/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log uart_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_top.tcl
# Log file: C:/Users/jonco/Desktop/Embedded/lab3b/project_1/project_1.runs/synth_1/uart_top.vds
# Journal file: C:/Users/jonco/Desktop/Embedded/lab3b/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source uart_top.tcl -notrace
Command: synth_design -top uart_top -part xc7z010clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1032 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 356.809 ; gain = 101.422
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'uart_top' [C:/Users/jonco/Desktop/Embedded/lab3b/project_1/project_1.srcs/sources_1/new/uart_top.vhd:11]
INFO: [Synth 8-3491] module 'clock_div' declared at 'C:/Users/jonco/Desktop/Embedded/lab3b/project_1/project_1.srcs/sources_1/imports/imports/new/clock_div.vhd:5' bound to instance 'divider' of component 'clock_div' [C:/Users/jonco/Desktop/Embedded/lab3b/project_1/project_1.srcs/sources_1/new/uart_top.vhd:44]
INFO: [Synth 8-638] synthesizing module 'clock_div' [C:/Users/jonco/Desktop/Embedded/lab3b/project_1/project_1.srcs/sources_1/imports/imports/new/clock_div.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'clock_div' (1#1) [C:/Users/jonco/Desktop/Embedded/lab3b/project_1/project_1.srcs/sources_1/imports/imports/new/clock_div.vhd:11]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/jonco/Desktop/Embedded/lab3b/project_1/project_1.srcs/sources_1/imports/imports/Lab 1/2/2/2.srcs/sources_1/new/debounce.vhd:5' bound to instance 'debounceA' of component 'debounce' [C:/Users/jonco/Desktop/Embedded/lab3b/project_1/project_1.srcs/sources_1/new/uart_top.vhd:47]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/jonco/Desktop/Embedded/lab3b/project_1/project_1.srcs/sources_1/imports/imports/Lab 1/2/2/2.srcs/sources_1/new/debounce.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'debounce' (2#1) [C:/Users/jonco/Desktop/Embedded/lab3b/project_1/project_1.srcs/sources_1/imports/imports/Lab 1/2/2/2.srcs/sources_1/new/debounce.vhd:11]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/jonco/Desktop/Embedded/lab3b/project_1/project_1.srcs/sources_1/imports/imports/Lab 1/2/2/2.srcs/sources_1/new/debounce.vhd:5' bound to instance 'debounceB' of component 'debounce' [C:/Users/jonco/Desktop/Embedded/lab3b/project_1/project_1.srcs/sources_1/new/uart_top.vhd:50]
INFO: [Synth 8-3491] module 'sender' declared at 'C:/Users/jonco/Desktop/Embedded/lab3b/project_1/project_1.srcs/sources_1/new/sender.vhd:5' bound to instance 'send' of component 'sender' [C:/Users/jonco/Desktop/Embedded/lab3b/project_1/project_1.srcs/sources_1/new/uart_top.vhd:53]
INFO: [Synth 8-638] synthesizing module 'sender' [C:/Users/jonco/Desktop/Embedded/lab3b/project_1/project_1.srcs/sources_1/new/sender.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'sender' (3#1) [C:/Users/jonco/Desktop/Embedded/lab3b/project_1/project_1.srcs/sources_1/new/sender.vhd:12]
WARNING: [Synth 8-5640] Port 'rx' is missing in component declaration [C:/Users/jonco/Desktop/Embedded/lab3b/project_1/project_1.srcs/sources_1/new/uart_top.vhd:24]
WARNING: [Synth 8-5640] Port 'newchar' is missing in component declaration [C:/Users/jonco/Desktop/Embedded/lab3b/project_1/project_1.srcs/sources_1/new/uart_top.vhd:24]
WARNING: [Synth 8-5640] Port 'charrec' is missing in component declaration [C:/Users/jonco/Desktop/Embedded/lab3b/project_1/project_1.srcs/sources_1/new/uart_top.vhd:24]
INFO: [Synth 8-3491] module 'uart' declared at 'C:/Users/jonco/Desktop/Embedded/lab3b/project_1/project_1.srcs/sources_1/imports/lab3/uart.vhd:10' bound to instance 'uartA' of component 'uart' [C:/Users/jonco/Desktop/Embedded/lab3b/project_1/project_1.srcs/sources_1/new/uart_top.vhd:56]
INFO: [Synth 8-638] synthesizing module 'uart' [C:/Users/jonco/Desktop/Embedded/lab3b/project_1/project_1.srcs/sources_1/imports/lab3/uart.vhd:21]
INFO: [Synth 8-3491] module 'uart_rx' declared at 'C:/Users/jonco/Desktop/Embedded/lab3b/project_1/project_1.srcs/sources_1/imports/lab3/uart_rx.vhd:12' bound to instance 'r_x' of component 'uart_rx' [C:/Users/jonco/Desktop/Embedded/lab3b/project_1/project_1.srcs/sources_1/imports/lab3/uart.vhd:40]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [C:/Users/jonco/Desktop/Embedded/lab3b/project_1/project_1.srcs/sources_1/imports/lab3/uart_rx.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (4#1) [C:/Users/jonco/Desktop/Embedded/lab3b/project_1/project_1.srcs/sources_1/imports/lab3/uart_rx.vhd:20]
INFO: [Synth 8-3491] module 'uart_tx' declared at 'C:/Users/jonco/Desktop/Embedded/lab3b/project_1/project_1.srcs/sources_1/imports/lab3/lab3.srcs/sources_1/new/uart_tx.vhd:5' bound to instance 't_x' of component 'uart_tx' [C:/Users/jonco/Desktop/Embedded/lab3b/project_1/project_1.srcs/sources_1/imports/lab3/uart.vhd:48]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [C:/Users/jonco/Desktop/Embedded/lab3b/project_1/project_1.srcs/sources_1/imports/lab3/lab3.srcs/sources_1/new/uart_tx.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (5#1) [C:/Users/jonco/Desktop/Embedded/lab3b/project_1/project_1.srcs/sources_1/imports/lab3/lab3.srcs/sources_1/new/uart_tx.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'uart' (6#1) [C:/Users/jonco/Desktop/Embedded/lab3b/project_1/project_1.srcs/sources_1/imports/lab3/uart.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'uart_top' (7#1) [C:/Users/jonco/Desktop/Embedded/lab3b/project_1/project_1.srcs/sources_1/new/uart_top.vhd:11]
WARNING: [Synth 8-3331] design uart_top has unconnected port TXD
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 412.996 ; gain = 157.609
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin uartA:rx to constant 0 [C:/Users/jonco/Desktop/Embedded/lab3b/project_1/project_1.srcs/sources_1/new/uart_top.vhd:56]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 412.996 ; gain = 157.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 412.996 ; gain = 157.609
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/jonco/Desktop/Embedded/lab3b/project_1/project_1.srcs/constrs_1/imports/lab3/ZYBO_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'jb_p[0]'. [C:/Users/jonco/Desktop/Embedded/lab3b/project_1/project_1.srcs/constrs_1/imports/lab3/ZYBO_Master.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jonco/Desktop/Embedded/lab3b/project_1/project_1.srcs/constrs_1/imports/lab3/ZYBO_Master.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb_n[1]'. [C:/Users/jonco/Desktop/Embedded/lab3b/project_1/project_1.srcs/constrs_1/imports/lab3/ZYBO_Master.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jonco/Desktop/Embedded/lab3b/project_1/project_1.srcs/constrs_1/imports/lab3/ZYBO_Master.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb_p[2]'. [C:/Users/jonco/Desktop/Embedded/lab3b/project_1/project_1.srcs/constrs_1/imports/lab3/ZYBO_Master.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jonco/Desktop/Embedded/lab3b/project_1/project_1.srcs/constrs_1/imports/lab3/ZYBO_Master.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb_n[2]'. [C:/Users/jonco/Desktop/Embedded/lab3b/project_1/project_1.srcs/constrs_1/imports/lab3/ZYBO_Master.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jonco/Desktop/Embedded/lab3b/project_1/project_1.srcs/constrs_1/imports/lab3/ZYBO_Master.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb_p[3]'. [C:/Users/jonco/Desktop/Embedded/lab3b/project_1/project_1.srcs/constrs_1/imports/lab3/ZYBO_Master.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jonco/Desktop/Embedded/lab3b/project_1/project_1.srcs/constrs_1/imports/lab3/ZYBO_Master.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb_n[3]'. [C:/Users/jonco/Desktop/Embedded/lab3b/project_1/project_1.srcs/constrs_1/imports/lab3/ZYBO_Master.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jonco/Desktop/Embedded/lab3b/project_1/project_1.srcs/constrs_1/imports/lab3/ZYBO_Master.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/jonco/Desktop/Embedded/lab3b/project_1/project_1.srcs/constrs_1/imports/lab3/ZYBO_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/jonco/Desktop/Embedded/lab3b/project_1/project_1.srcs/constrs_1/imports/lab3/ZYBO_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uart_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uart_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 752.012 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 752.020 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 752.020 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 752.020 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 752.020 ; gain = 496.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 752.020 ; gain = 496.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 752.020 ; gain = 496.633
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "netid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'curr_reg' in module 'uart_rx'
INFO: [Synth 8-5544] ROM "curr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'uart_tx'
INFO: [Synth 8-5544] ROM "tx" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ready" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                   start |                              010 |                               01
                    data |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_reg' using encoding 'one-hot' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                   start |                              010 |                               01
                    data |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'one-hot' in module 'uart_tx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 752.020 ; gain = 496.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               31 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input     31 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_div 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sender 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     31 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design uart_top has unconnected port TXD
INFO: [Synth 8-3886] merging instance 'send/char_reg[7]' (FDRE) to 'send/char_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\send/char_reg[5] )
INFO: [Synth 8-3886] merging instance 'uartA/t_x/counter_reg[4]' (FDRE) to 'uartA/t_x/counter_reg[5]'
INFO: [Synth 8-3886] merging instance 'uartA/t_x/counter_reg[5]' (FDRE) to 'uartA/t_x/counter_reg[6]'
INFO: [Synth 8-3886] merging instance 'uartA/t_x/counter_reg[6]' (FDRE) to 'uartA/t_x/counter_reg[7]'
INFO: [Synth 8-3886] merging instance 'uartA/t_x/counter_reg[7]' (FDRE) to 'uartA/t_x/counter_reg[8]'
INFO: [Synth 8-3886] merging instance 'uartA/t_x/counter_reg[8]' (FDRE) to 'uartA/t_x/counter_reg[9]'
INFO: [Synth 8-3886] merging instance 'uartA/t_x/counter_reg[9]' (FDRE) to 'uartA/t_x/counter_reg[10]'
INFO: [Synth 8-3886] merging instance 'uartA/t_x/counter_reg[10]' (FDRE) to 'uartA/t_x/counter_reg[11]'
INFO: [Synth 8-3886] merging instance 'uartA/t_x/counter_reg[11]' (FDRE) to 'uartA/t_x/counter_reg[12]'
INFO: [Synth 8-3886] merging instance 'uartA/t_x/counter_reg[12]' (FDRE) to 'uartA/t_x/counter_reg[13]'
INFO: [Synth 8-3886] merging instance 'uartA/t_x/counter_reg[13]' (FDRE) to 'uartA/t_x/counter_reg[14]'
INFO: [Synth 8-3886] merging instance 'uartA/t_x/counter_reg[14]' (FDRE) to 'uartA/t_x/counter_reg[15]'
INFO: [Synth 8-3886] merging instance 'uartA/t_x/counter_reg[15]' (FDRE) to 'uartA/t_x/counter_reg[16]'
INFO: [Synth 8-3886] merging instance 'uartA/t_x/counter_reg[16]' (FDRE) to 'uartA/t_x/counter_reg[17]'
INFO: [Synth 8-3886] merging instance 'uartA/t_x/counter_reg[17]' (FDRE) to 'uartA/t_x/counter_reg[18]'
INFO: [Synth 8-3886] merging instance 'uartA/t_x/counter_reg[18]' (FDRE) to 'uartA/t_x/counter_reg[19]'
INFO: [Synth 8-3886] merging instance 'uartA/t_x/counter_reg[19]' (FDRE) to 'uartA/t_x/counter_reg[20]'
INFO: [Synth 8-3886] merging instance 'uartA/t_x/counter_reg[20]' (FDRE) to 'uartA/t_x/counter_reg[21]'
INFO: [Synth 8-3886] merging instance 'uartA/t_x/counter_reg[21]' (FDRE) to 'uartA/t_x/counter_reg[22]'
INFO: [Synth 8-3886] merging instance 'uartA/t_x/counter_reg[22]' (FDRE) to 'uartA/t_x/counter_reg[23]'
INFO: [Synth 8-3886] merging instance 'uartA/t_x/counter_reg[23]' (FDRE) to 'uartA/t_x/counter_reg[24]'
INFO: [Synth 8-3886] merging instance 'uartA/t_x/counter_reg[24]' (FDRE) to 'uartA/t_x/counter_reg[25]'
INFO: [Synth 8-3886] merging instance 'uartA/t_x/counter_reg[25]' (FDRE) to 'uartA/t_x/counter_reg[26]'
INFO: [Synth 8-3886] merging instance 'uartA/t_x/counter_reg[26]' (FDRE) to 'uartA/t_x/counter_reg[27]'
INFO: [Synth 8-3886] merging instance 'uartA/t_x/counter_reg[27]' (FDRE) to 'uartA/t_x/counter_reg[28]'
INFO: [Synth 8-3886] merging instance 'uartA/t_x/counter_reg[28]' (FDRE) to 'uartA/t_x/counter_reg[29]'
INFO: [Synth 8-3886] merging instance 'uartA/t_x/counter_reg[29]' (FDRE) to 'uartA/t_x/counter_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uartA/t_x/counter_reg[30] )
INFO: [Synth 8-3886] merging instance 'uartA/t_x/inputbuffer_reg[7]' (FDRE) to 'uartA/t_x/inputbuffer_reg[0]'
WARNING: [Synth 8-3332] Sequential element (uartA/r_x/FSM_onehot_curr_reg[2]) is unused and will be removed from module uart_top.
WARNING: [Synth 8-3332] Sequential element (uartA/r_x/FSM_onehot_curr_reg[1]) is unused and will be removed from module uart_top.
WARNING: [Synth 8-3332] Sequential element (uartA/r_x/FSM_onehot_curr_reg[0]) is unused and will be removed from module uart_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 752.020 ; gain = 496.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 752.020 ; gain = 496.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 756.574 ; gain = 501.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 766.617 ; gain = 511.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 766.617 ; gain = 511.230
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 766.617 ; gain = 511.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 766.617 ; gain = 511.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 766.617 ; gain = 511.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 766.617 ; gain = 511.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 766.617 ; gain = 511.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    29|
|3     |LUT1   |    13|
|4     |LUT2   |    59|
|5     |LUT3   |     6|
|6     |LUT4   |     2|
|7     |LUT5   |     8|
|8     |LUT6   |    11|
|9     |FDRE   |   100|
|10    |IBUF   |     3|
|11    |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+------------+-----------+------+
|      |Instance    |Module     |Cells |
+------+------------+-----------+------+
|1     |top         |           |   233|
|2     |  debounceA |debounce   |    56|
|3     |  debounceB |debounce_0 |    56|
|4     |  divider   |clock_div  |    58|
|5     |  send      |sender     |    29|
|6     |  uartA     |uart       |    29|
|7     |    t_x     |uart_tx    |    29|
+------+------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 766.617 ; gain = 511.230
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 766.617 ; gain = 172.207
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 766.617 ; gain = 511.230
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 769.582 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
71 Infos, 15 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 769.594 ; gain = 518.891
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 769.594 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/jonco/Desktop/Embedded/lab3b/project_1/project_1.runs/synth_1/uart_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file uart_top_utilization_synth.rpt -pb uart_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 28 18:08:52 2019...
