multiline_comment|/* the usage for the following structs vary from the gx and vt:&n;and sdram and sgram gt&squot;s&n;&t;pll registers (sdram) 6,7,11;&n;&t;crtc_h_sync_strt_wid[3];&n;&t;dsp1[3] (sdram,sgram,unused)&n;&t;dsp2[3] (offset regbase+24, depends on colour mode);&n;&t;crtc_h_tot_disp,crtc_v_tot_disp,crtc_v_sync_strt_wid,unused;&n;&t;pll registers (sgram) 7,11;&n;*/
multiline_comment|/* Register values for 1280x1024, 75Hz mode (20). no 16/32 */
DECL|variable|aty_gt_reg_init_20
r_static
r_struct
id|aty_regvals
id|aty_gt_reg_init_20
op_assign
(brace
(brace
l_int|0x41
comma
l_int|0xf9
comma
l_int|0x04
)brace
comma
(brace
l_int|0xe02a7
comma
l_int|0x1401a6
comma
l_int|0
)brace
comma
(brace
l_int|0x260957
comma
l_int|0x2806d6
comma
l_int|0
)brace
comma
(brace
l_int|0x10006b6
comma
l_int|0x20006b6
comma
l_int|0x30006b6
)brace
comma
l_int|0x9f00d2
comma
l_int|0x03ff0429
comma
l_int|0x30400
comma
l_int|0
comma
(brace
l_int|0xb5
comma
l_int|0x04
)brace
)brace
suffix:semicolon
macro_line|#if 0
multiline_comment|/* Register values for 1280x960, 75Hz mode (19) */
r_static
r_struct
id|aty_regvals
id|aty_gt_reg_init_19
op_assign
(brace
)brace
suffix:semicolon
macro_line|#endif
multiline_comment|/* Register values for 1152x870, 75Hz mode (18) */
DECL|variable|aty_gt_reg_init_18
r_static
r_struct
id|aty_regvals
id|aty_gt_reg_init_18
op_assign
(brace
(brace
l_int|0x41
comma
l_int|0xe6
comma
l_int|0x04
)brace
comma
(brace
l_int|0x300295
comma
l_int|0x300194
comma
l_int|0x300593
)brace
comma
(brace
l_int|0x260a1c
comma
l_int|0x380561
comma
l_int|0
)brace
comma
(brace
l_int|0x1000744
comma
l_int|0x2000744
comma
l_int|0x3000744
)brace
comma
l_int|0x8f00b5
comma
l_int|0x3650392
comma
l_int|0x230368
comma
l_int|0
comma
(brace
l_int|0xe6
comma
l_int|0x04
)brace
)brace
suffix:semicolon
multiline_comment|/* Register values for 1024x768, 75Hz mode (17), 32 bpp untested */
DECL|variable|aty_gt_reg_init_17
r_static
r_struct
id|aty_regvals
id|aty_gt_reg_init_17
op_assign
(brace
(brace
l_int|0x41
comma
l_int|0xb5
comma
l_int|0x04
)brace
comma
(brace
l_int|0xc0283
comma
l_int|0xc0182
comma
l_int|0xc0581
)brace
comma
(brace
l_int|0x36066d
comma
l_int|0x3806d6
comma
l_int|0
)brace
comma
(brace
l_int|0xa0049e
comma
l_int|0x100049e
comma
l_int|0x200049e
)brace
comma
l_int|0x7f00a3
comma
l_int|0x2ff031f
comma
l_int|0x30300
comma
l_int|0
comma
(brace
l_int|0xb8
comma
l_int|0x04
)brace
)brace
suffix:semicolon
macro_line|#if 0
multiline_comment|/* Register values for x, Hz mode (16) */
r_static
r_struct
id|aty_regvals
id|aty_gt_reg_init_16
op_assign
(brace
)brace
suffix:semicolon
macro_line|#endif
multiline_comment|/* Register values for 1024x768, 70Hz mode (15) */
DECL|variable|aty_gt_reg_init_15
r_static
r_struct
id|aty_regvals
id|aty_gt_reg_init_15
op_assign
(brace
(brace
l_int|0x41
comma
l_int|0xad
comma
l_int|0x04
)brace
comma
(brace
l_int|0x310284
comma
l_int|0x310183
comma
l_int|0x310582
)brace
comma
(brace
l_int|0x0
comma
l_int|0x380727
)brace
comma
(brace
l_int|0x0
)brace
comma
l_int|0x7f00a5
comma
l_int|0x2ff0325
comma
l_int|0x260302
comma
)brace
suffix:semicolon
multiline_comment|/* Register values for 1024x768, 60Hz mode (14) */
DECL|variable|aty_gt_reg_init_14
r_static
r_struct
id|aty_regvals
id|aty_gt_reg_init_14
op_assign
(brace
(brace
l_int|0x40
comma
l_int|0xe1
comma
l_int|0x14
)brace
comma
(brace
l_int|0x310284
comma
l_int|0x310183
comma
l_int|0x310582
)brace
comma
(brace
l_int|0x3607c0
comma
l_int|0x380840
comma
l_int|0x0
)brace
comma
(brace
l_int|0xa80592
comma
l_int|0x1000592
comma
l_int|0x0
)brace
comma
l_int|0x7f00a7
comma
l_int|0x2ff0325
comma
l_int|0x260302
comma
l_int|0
comma
(brace
l_int|0xe1
comma
l_int|0x14
)brace
)brace
suffix:semicolon
multiline_comment|/* Register values for 832x624, 75Hz mode (13) */
DECL|variable|aty_gt_reg_init_13
r_static
r_struct
id|aty_regvals
id|aty_gt_reg_init_13
op_assign
(brace
(brace
l_int|0x40
comma
l_int|0xc6
comma
l_int|0x14
)brace
comma
(brace
l_int|0x28026d
comma
l_int|0x28016c
comma
l_int|0x28056b
)brace
comma
(brace
l_int|0x3608cf
comma
l_int|0x380960
comma
l_int|0
)brace
comma
(brace
l_int|0xb00655
comma
l_int|0x1000655
comma
l_int|0x2000655
)brace
comma
l_int|0x67008f
comma
l_int|0x26f029a
comma
l_int|0x230270
comma
l_int|0
comma
(brace
l_int|0xc6
comma
l_int|0x14
)brace
)brace
suffix:semicolon
multiline_comment|/* Register values for 800x600, 75Hz mode (12) */
DECL|variable|aty_gt_reg_init_12
r_static
r_struct
id|aty_regvals
id|aty_gt_reg_init_12
op_assign
(brace
(brace
l_int|0x42
comma
l_int|0xe4
comma
l_int|0x04
)brace
comma
(brace
l_int|0xa0267
comma
l_int|0xa0166
comma
l_int|0x0a0565
)brace
comma
(brace
l_int|0x360a33
comma
l_int|0x48056d
comma
l_int|0
)brace
comma
(brace
l_int|0xc00755
comma
l_int|0x1000755
comma
l_int|0x02000755
)brace
comma
l_int|0x630083
comma
l_int|0x2570270
comma
l_int|0x30258
comma
l_int|0
comma
(brace
l_int|0xe4
comma
l_int|0x4
)brace
)brace
suffix:semicolon
multiline_comment|/* Register values for 800x600, 72Hz mode (11) */
DECL|variable|aty_gt_reg_init_11
r_static
r_struct
id|aty_regvals
id|aty_gt_reg_init_11
op_assign
(brace
(brace
l_int|0x42
comma
l_int|0xe6
comma
l_int|0x04
)brace
comma
(brace
l_int|0xf026c
comma
l_int|0xf016b
comma
l_int|0xf056a
)brace
comma
(brace
l_int|0x360a1d
comma
l_int|0x480561
comma
l_int|0
)brace
comma
(brace
l_int|0xc00745
comma
l_int|0x1000745
comma
l_int|0x2000745
)brace
comma
l_int|0x630081
comma
l_int|0x02570299
comma
l_int|0x6027c
)brace
suffix:semicolon
multiline_comment|/* Register values for 800x600, 60Hz mode (10) */
DECL|variable|aty_gt_reg_init_10
r_static
r_struct
id|aty_regvals
id|aty_gt_reg_init_10
op_assign
(brace
(brace
l_int|0x42
comma
l_int|0xb8
comma
l_int|0x04
)brace
comma
(brace
l_int|0x10026a
comma
l_int|0x100169
comma
l_int|0x100568
)brace
comma
(brace
l_int|0x460652
comma
l_int|0x4806ba
comma
l_int|0
)brace
comma
(brace
l_int|0x68048b
comma
l_int|0xa0048b
comma
l_int|0x100048b
)brace
comma
l_int|0x630083
comma
l_int|0x02570273
comma
l_int|0x40258
comma
l_int|0
comma
(brace
l_int|0xb8
comma
l_int|0x4
)brace
)brace
suffix:semicolon
multiline_comment|/* Register values for 800x600, 56Hz mode (9) */
DECL|variable|aty_gt_reg_init_9
r_static
r_struct
id|aty_regvals
id|aty_gt_reg_init_9
op_assign
(brace
(brace
l_int|0x42
comma
l_int|0xf9
comma
l_int|0x14
)brace
comma
(brace
l_int|0x90268
comma
l_int|0x90167
comma
l_int|0x090566
)brace
comma
(brace
l_int|0x460701
comma
l_int|0x480774
comma
l_int|0
)brace
comma
(brace
l_int|0x700509
comma
l_int|0xa80509
comma
l_int|0x1000509
)brace
comma
l_int|0x63007f
comma
l_int|0x2570270
comma
l_int|0x20258
)brace
suffix:semicolon
macro_line|#if 0
multiline_comment|/* Register values for 768x576, 50Hz mode (8) */
r_static
r_struct
id|aty_regvals
id|aty_gt_reg_init_8
op_assign
(brace
)brace
suffix:semicolon
multiline_comment|/* Register values for 640x870, 75Hz Full Page Display (7) */
r_static
r_struct
id|aty_regvals
id|aty_gt_reg_init_7
op_assign
(brace
)brace
suffix:semicolon
macro_line|#endif
multiline_comment|/* Register values for 640x480, 67Hz mode (6) */
DECL|variable|aty_gt_reg_init_6
r_static
r_struct
id|aty_regvals
id|aty_gt_reg_init_6
op_assign
(brace
(brace
l_int|0x42
comma
l_int|0xd1
comma
l_int|0x14
)brace
comma
(brace
l_int|0x280259
comma
l_int|0x280158
comma
l_int|0x280557
)brace
comma
(brace
l_int|0x460858
comma
l_int|0x4808e2
comma
l_int|0
)brace
comma
(brace
l_int|0x780600
comma
l_int|0xb00600
comma
l_int|0x1000600
)brace
comma
l_int|0x4f006b
comma
l_int|0x1df020c
comma
l_int|0x2301e2
comma
l_int|0
comma
(brace
l_int|0x8b
comma
l_int|0x4
)brace
)brace
suffix:semicolon
multiline_comment|/* Register values for 640x480, 60Hz mode (5) */
DECL|variable|aty_gt_reg_init_5
r_static
r_struct
id|aty_regvals
id|aty_gt_reg_init_5
op_assign
(brace
(brace
l_int|0x43
comma
l_int|0xe8
comma
l_int|0x04
)brace
comma
(brace
l_int|0x2c0253
comma
l_int|0x2c0152
comma
l_int|0x2c0551
)brace
comma
(brace
l_int|0x460a06
comma
l_int|0x580555
comma
l_int|0
)brace
comma
(brace
l_int|0x880734
comma
l_int|0xc00734
comma
l_int|0x1000734
)brace
comma
l_int|0x4f0063
comma
l_int|0x1df020c
comma
l_int|0x2201e9
comma
l_int|0
comma
(brace
l_int|0xe8
comma
l_int|0x04
)brace
)brace
suffix:semicolon
macro_line|#if 0
multiline_comment|/* Register values for x, Hz mode (4) */
r_static
r_struct
id|aty_regvals
id|aty_gt_reg_init_4
op_assign
(brace
)brace
suffix:semicolon
multiline_comment|/* Register values for x, Hz mode (3) */
r_static
r_struct
id|aty_regvals
id|aty_gt_reg_init_3
op_assign
(brace
)brace
suffix:semicolon
multiline_comment|/* Register values for x, Hz mode (2) */
r_static
r_struct
id|aty_regvals
id|aty_gt_reg_init_2
op_assign
(brace
)brace
suffix:semicolon
multiline_comment|/* Register values for x, Hz mode (1) */
r_static
r_struct
id|aty_regvals
id|aty_gt_reg_init_1
op_assign
(brace
)brace
suffix:semicolon
macro_line|#endif
multiline_comment|/* yikes, more data structures (dsp2)&n; * XXX kludge for sgram&n; */
DECL|variable|sgram_dsp
r_static
r_int
id|sgram_dsp
(braket
l_int|20
)braket
(braket
l_int|3
)braket
op_assign
(brace
(brace
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|0x5203d7
comma
l_int|0x7803d9
comma
l_int|0xb803dd
)brace
comma
singleline_comment|//5
(brace
l_int|0x940666
comma
l_int|0xe0066a
comma
l_int|0x1700672
)brace
comma
singleline_comment|//6
(brace
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|0x88055f
comma
l_int|0xd80563
comma
l_int|0x170056b
)brace
comma
singleline_comment|//9
(brace
l_int|0x8404d9
comma
l_int|0xb804dd
comma
l_int|0x17004e5
)brace
comma
singleline_comment|//10
(brace
l_int|0x7803e2
comma
l_int|0xb803e6
comma
l_int|0x17003ee
)brace
comma
singleline_comment|//11
(brace
l_int|0x7803eb
comma
l_int|0xb803ef
comma
l_int|0x17003f7
)brace
comma
singleline_comment|//12
(brace
l_int|0xe806c5
comma
l_int|0x17006cd
comma
l_int|0x2e006dd
)brace
comma
singleline_comment|//13
(brace
l_int|0xe005f6
comma
l_int|0x17005fe
comma
l_int|0x2e0060e
)brace
comma
singleline_comment|//14
(brace
l_int|0xd8052c
comma
l_int|0x1700534
comma
l_int|0x2e00544
)brace
comma
singleline_comment|//15
(brace
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|0xb804f2
comma
l_int|0x17004e5
comma
l_int|0x2e0050a
)brace
comma
singleline_comment|//17
(brace
l_int|0xb803e6
comma
l_int|0x17003ee
comma
l_int|0x2e003fe
)brace
comma
singleline_comment|//18
(brace
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
)brace
suffix:semicolon
eof
