@N|Running in 64-bit mode
@N|Running in 64-bit mode
@N: CD720 :"C:\lscc\diamond\3.9_x64\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\KTU\SkaitmenineLogika\VHDL(Lab4)\Skaitiklis.vhdl":5:7:5:13|Top entity is set to counter.
@N: CD630 :"D:\KTU\SkaitmenineLogika\VHDL(Lab4)\Skaitiklis.vhdl":5:7:5:13|Synthesizing work.counter.behv.
@N|Running in 64-bit mode
@N: NF107 :"D:\KTU\SkaitmenineLogika\VHDL(Lab4)\Skaitiklis.vhdl":5:7:5:13|Selected library: work cell: counter view behv as top level
@N: NF107 :"D:\KTU\SkaitmenineLogika\VHDL(Lab4)\Skaitiklis.vhdl":5:7:5:13|Selected library: work cell: counter view behv as top level

