params:
  - { name: SCR1_OFFSET, value: "`SCR1_START>>1" }
clocks:
  clk48:
    - freq: 3579545
      outputs:
        - cen_fm
        - cen_fm2
audio:
  rsum: 18k
  channels:
    - { name: fm, module: jt51, rsum: 4.7k, rc: [{ r: 1rout, c: 2.2n }], pre: 2.2 }
    # to do: variable gain for PCM
    - { name: pcm, data_width: 11, dcrm: true, rsum: 100, fir: fir_192k_4k.csv, vpp: 1.0 }
    - { name: cus30, module: jtcus30, rsum: 6.8k }
ports:
  - { name: bus_dout, msb:  7, lsb: 0 }
  - { name: bus_addr, msb: 12, lsb: 0 }
sdram:
  banks:
    - buses:
      - name: main
        addr_width: 19
        data_width: 8
    - buses:
      - name: snd
        addr_width: 16
        data_width: 8
      - name: pcm
        addr_width: 19
        data_width: 8
    - buses:
      - name: scr0a
        addr_width: 17
        data_width: 32
      - name: scr0b
        addr_width: 17
        data_width: 32
      - name: scr1a
        addr_width: 17
        data_width: 32
        offset: SCR1_OFFSET
      - name: scr1b
        addr_width: 17
        data_width: 32
        offset: SCR1_OFFSET
    - buses:
      - name: obj
        addr_width: 19
        data_width: 32
      - name: mcusub
        addr_width: 19
        data_width: 8
bram:
  # PROM order here must match the MRA order
  - name: mcu
    addr_width: 12
    data_width: 8
    prom: true
  - name: rgpal # 3R
    addr_width: 9
    data_width: 8
    addr: rgb_addr
    prom: true
  - name: bpal # 3S
    addr_width: 9
    data_width: 8
    addr: rgb_addr
    prom: true
  - name: scrpal # 4V
    addr_width: 11
    data_width: 8
    prom: true
  - name: objpal # 5V
    addr_width: 11
    data_width: 8
    prom: true
  - name: dec0 # 6U
    addr_width: 5
    data_width: 8
    prom: true
  - name: dec1 # 6U (copy)
    addr_width: 5
    data_width: 8
    prom: true
  # Tile maps
  - name: vram0 # CUS42 tilemap RAM -> gfx1
    addr_width: 13
    data_width: 16
    sim_file: true
    dual_port:
      name: sh0
      addr: bus_addr[12:1]
      din:  "{2{bus_dout}}"
      rw:   true
    ioctl: { save: true, order: 0 }
  - name: vram1 # CUS42 tilemap RAM -> gfx2
    addr_width: 13
    data_width: 16
    sim_file: true
    dual_port:
      name: sh1
      addr: bus_addr[12:1]
      din:  "{2{bus_dout}}"
      rw:   true
    ioctl: { save: true, order: 1 }
