library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity auto is
    port ( clk:     in  std_logic;
           reset:   in  std_logic;
           e:       in  std_logic;
           s:       out std_logic);
end auto;

architecture structural of auto is
    component bascule_D is
      port (  clk:    in  std_logic;
              d:      in  std_logic;
              q:      out std_logic;
              reset:  in  std_logic);
    end component;


begin

end structural;
