#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Wed May 03 16:13:19 2017
# Process ID: 1104
# Current directory: C:/Users/marse/Documents/digit/project_7_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5924 C:\Users\marse\Documents\digit\project_7_1\project_7_1.xpr
# Log file: C:/Users/marse/Documents/digit/project_7_1/vivado.log
# Journal file: C:/Users/marse/Documents/digit/project_7_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/marse/Documents/digit/project_7_1/project_7_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 743.445 ; gain = 139.309
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sevenseg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj sevenseg_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marse/Documents/digit/project_7_1/project_7_1.srcs/sources_1/new/sevenseg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenseg
ERROR: [VRFC 10-529] concurrent assignment to a non-net an is not permitted [C:/Users/marse/Documents/digit/project_7_1/project_7_1.srcs/sources_1/new/sevenseg.v:34]
ERROR: [VRFC 10-529] concurrent assignment to a non-net s is not permitted [C:/Users/marse/Documents/digit/project_7_1/project_7_1.srcs/sources_1/new/sevenseg.v:35]
ERROR: [VRFC 10-529] concurrent assignment to a non-net s is not permitted [C:/Users/marse/Documents/digit/project_7_1/project_7_1.srcs/sources_1/new/sevenseg.v:36]
ERROR: [VRFC 10-1040] module sevenseg ignored due to previous errors [C:/Users/marse/Documents/digit/project_7_1/project_7_1.srcs/sources_1/new/sevenseg.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sevenseg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj sevenseg_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marse/Documents/digit/project_7_1/project_7_1.srcs/sources_1/new/sevenseg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenseg
ERROR: [VRFC 10-529] concurrent assignment to a non-net s is not permitted [C:/Users/marse/Documents/digit/project_7_1/project_7_1.srcs/sources_1/new/sevenseg.v:35]
ERROR: [VRFC 10-529] concurrent assignment to a non-net s is not permitted [C:/Users/marse/Documents/digit/project_7_1/project_7_1.srcs/sources_1/new/sevenseg.v:36]
ERROR: [VRFC 10-1040] module sevenseg ignored due to previous errors [C:/Users/marse/Documents/digit/project_7_1/project_7_1.srcs/sources_1/new/sevenseg.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sevenseg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj sevenseg_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marse/Documents/digit/project_7_1/project_7_1.srcs/sources_1/new/sevenseg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenseg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 080495d7a3534a4a94d535dd5fdd9738 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sevenseg_behav xil_defaultlib.sevenseg xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sevenseg
Compiling module xil_defaultlib.glbl
Built simulation snapshot sevenseg_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav/xsim.dir/sevenseg_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed May 03 16:17:41 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sevenseg_behav -key {Behavioral:sim_1:Functional:sevenseg} -tclbatch {sevenseg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
source sevenseg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sevenseg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 762.570 ; gain = 13.020
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open C:/Users/marse/Documents/digit/project_7_1/project_7_1.srcs/sources_1/new/clkdiv.v w ]
add_files C:/Users/marse/Documents/digit/project_7_1/project_7_1.srcs/sources_1/new/clkdiv.v
update_compile_order -fileset sources_1
close [ open C:/Users/marse/Documents/digit/project_7_1/project_7_1.srcs/sources_1/new/display_top.v w ]
add_files C:/Users/marse/Documents/digit/project_7_1/project_7_1.srcs/sources_1/new/display_top.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_project project_1 C:/Users/marse/Documents/digit/project_1 -part xc7k70tfbg484-2
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.3/data/ip'.
set_property target_language VHDL [current_project]
instantiate_example_design -template xilinx.com:design:bft:1.0  
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
close_project
****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/marse/Documents/digit/project_1/project_1.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed May 03 16:29:10 2017...
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'display_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj display_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marse/Documents/digit/project_7_1/project_7_1.srcs/sources_1/new/display_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_top
ERROR: [VRFC 10-91] clk190 is not declared [C:/Users/marse/Documents/digit/project_7_1/project_7_1.srcs/sources_1/new/display_top.v:28]
ERROR: [VRFC 10-1280] procedural assignment to a non-register btn is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/marse/Documents/digit/project_7_1/project_7_1.srcs/sources_1/new/display_top.v:29]
ERROR: [VRFC 10-1280] procedural assignment to a non-register btn is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/marse/Documents/digit/project_7_1/project_7_1.srcs/sources_1/new/display_top.v:29]
ERROR: [VRFC 10-1280] procedural assignment to a non-register btn is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/marse/Documents/digit/project_7_1/project_7_1.srcs/sources_1/new/display_top.v:30]
ERROR: [VRFC 10-1280] procedural assignment to a non-register btn is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/marse/Documents/digit/project_7_1/project_7_1.srcs/sources_1/new/display_top.v:30]
ERROR: [VRFC 10-1040] module display_top ignored due to previous errors [C:/Users/marse/Documents/digit/project_7_1/project_7_1.srcs/sources_1/new/display_top.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'display_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj display_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marse/Documents/digit/project_7_1/project_7_1.srcs/sources_1/new/display_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 080495d7a3534a4a94d535dd5fdd9738 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot display_top_behav xil_defaultlib.display_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.display_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot display_top_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav/xsim.dir/display_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed May 03 16:44:00 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "display_top_behav -key {Behavioral:sim_1:Functional:display_top} -tclbatch {display_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
source display_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Simtcl 6-168] No object found for the given pattern.
WARNING: [Add_Wave-1] No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console.
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'display_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'display_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj display_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marse/Documents/digit/project_7_1/project_7_1.srcs/sources_1/new/display_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 080495d7a3534a4a94d535dd5fdd9738 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot display_top_behav xil_defaultlib.display_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.display_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot display_top_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav/xsim.dir/display_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed May 03 16:46:23 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "display_top_behav -key {Behavioral:sim_1:Functional:display_top} -tclbatch {display_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
source display_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Simtcl 6-168] No object found for the given pattern.
WARNING: [Add_Wave-1] No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console.
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'display_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'display_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj display_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marse/Documents/digit/project_7_1/project_7_1.srcs/sources_1/new/display_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 080495d7a3534a4a94d535dd5fdd9738 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot display_top_behav xil_defaultlib.display_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.display_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot display_top_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav/xsim.dir/display_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed May 03 16:46:57 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "display_top_behav -key {Behavioral:sim_1:Functional:display_top} -tclbatch {display_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
source display_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Simtcl 6-168] No object found for the given pattern.
WARNING: [Add_Wave-1] No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console.
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'display_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
launch_runs impl_1
[Wed May 03 16:47:06 2017] Launched synth_1...
Run output will be captured here: C:/Users/marse/Documents/digit/project_7_1/project_7_1.runs/synth_1/runme.log
[Wed May 03 16:47:06 2017] Launched impl_1...
Run output will be captured here: C:/Users/marse/Documents/digit/project_7_1/project_7_1.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
remove_files C:/Users/marse/Documents/digit/project_7_1/project_7_1.srcs/sources_1/new/clkdiv.v
remove_files C:/Users/marse/Documents/digit/project_7_1/project_7_1.srcs/sources_1/new/display_top.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sevenseg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj sevenseg_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marse/Documents/digit/project_7_1/project_7_1.srcs/sources_1/new/sevenseg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenseg
ERROR: [VRFC 10-1280] procedural assignment to a non-register an is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/marse/Documents/digit/project_7_1/project_7_1.srcs/sources_1/new/sevenseg.v:37]
ERROR: [VRFC 10-1280] procedural assignment to a non-register an is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/marse/Documents/digit/project_7_1/project_7_1.srcs/sources_1/new/sevenseg.v:37]
ERROR: [VRFC 10-1280] procedural assignment to a non-register an is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/marse/Documents/digit/project_7_1/project_7_1.srcs/sources_1/new/sevenseg.v:38]
ERROR: [VRFC 10-1280] procedural assignment to a non-register an is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/marse/Documents/digit/project_7_1/project_7_1.srcs/sources_1/new/sevenseg.v:38]
ERROR: [VRFC 10-1280] procedural assignment to a non-register an is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/marse/Documents/digit/project_7_1/project_7_1.srcs/sources_1/new/sevenseg.v:39]
ERROR: [VRFC 10-1280] procedural assignment to a non-register an is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/marse/Documents/digit/project_7_1/project_7_1.srcs/sources_1/new/sevenseg.v:39]
ERROR: [VRFC 10-1280] procedural assignment to a non-register an is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/marse/Documents/digit/project_7_1/project_7_1.srcs/sources_1/new/sevenseg.v:40]
ERROR: [VRFC 10-1280] procedural assignment to a non-register an is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/marse/Documents/digit/project_7_1/project_7_1.srcs/sources_1/new/sevenseg.v:40]
ERROR: [VRFC 10-1280] procedural assignment to a non-register s is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/marse/Documents/digit/project_7_1/project_7_1.srcs/sources_1/new/sevenseg.v:56]
ERROR: [VRFC 10-1280] procedural assignment to a non-register s is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/marse/Documents/digit/project_7_1/project_7_1.srcs/sources_1/new/sevenseg.v:56]
ERROR: [VRFC 10-1040] module sevenseg ignored due to previous errors [C:/Users/marse/Documents/digit/project_7_1/project_7_1.srcs/sources_1/new/sevenseg.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sevenseg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj sevenseg_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marse/Documents/digit/project_7_1/project_7_1.srcs/sources_1/new/sevenseg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenseg
ERROR: [VRFC 10-1280] procedural assignment to a non-register s is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/marse/Documents/digit/project_7_1/project_7_1.srcs/sources_1/new/sevenseg.v:56]
ERROR: [VRFC 10-1280] procedural assignment to a non-register s is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/marse/Documents/digit/project_7_1/project_7_1.srcs/sources_1/new/sevenseg.v:56]
ERROR: [VRFC 10-1040] module sevenseg ignored due to previous errors [C:/Users/marse/Documents/digit/project_7_1/project_7_1.srcs/sources_1/new/sevenseg.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sevenseg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj sevenseg_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marse/Documents/digit/project_7_1/project_7_1.srcs/sources_1/new/sevenseg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenseg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 080495d7a3534a4a94d535dd5fdd9738 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sevenseg_behav xil_defaultlib.sevenseg xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sevenseg
Compiling module xil_defaultlib.glbl
Built simulation snapshot sevenseg_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav/xsim.dir/sevenseg_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed May 03 16:50:06 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sevenseg_behav -key {Behavioral:sim_1:Functional:sevenseg} -tclbatch {sevenseg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
source sevenseg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sevenseg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1
[Wed May 03 16:50:13 2017] Launched synth_1...
Run output will be captured here: C:/Users/marse/Documents/digit/project_7_1/project_7_1.runs/synth_1/runme.log
[Wed May 03 16:50:13 2017] Launched impl_1...
Run output will be captured here: C:/Users/marse/Documents/digit/project_7_1/project_7_1.runs/impl_1/runme.log
reset_run impl_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'AFRICAMONKEY-YO' and cannot be killed from host 'africamonkey-yoga'

launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sevenseg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj sevenseg_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marse/Documents/digit/project_7_1/project_7_1.srcs/sources_1/new/sevenseg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenseg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 080495d7a3534a4a94d535dd5fdd9738 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sevenseg_behav xil_defaultlib.sevenseg xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sevenseg
Compiling module xil_defaultlib.glbl
Built simulation snapshot sevenseg_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav/xsim.dir/sevenseg_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed May 03 16:51:05 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sevenseg_behav -key {Behavioral:sim_1:Functional:sevenseg} -tclbatch {sevenseg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
source sevenseg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sevenseg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
launch_runs impl_1
[Wed May 03 16:51:09 2017] Launched synth_1...
Run output will be captured here: C:/Users/marse/Documents/digit/project_7_1/project_7_1.runs/synth_1/runme.log
[Wed May 03 16:51:09 2017] Launched impl_1...
Run output will be captured here: C:/Users/marse/Documents/digit/project_7_1/project_7_1.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs impl_1 -to_step write_bitstream
[Wed May 03 16:52:44 2017] Launched impl_1...
Run output will be captured here: C:/Users/marse/Documents/digit/project_7_1/project_7_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.3
  **** Build date : Sep 28 2015-20:29:55
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A2811AA
set_property PROGRAM.FILE {C:/Users/marse/Documents/digit/project_7_1/project_7_1.runs/impl_1/sevenseg.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/marse/Documents/digit/project_7_1/project_7_1.runs/impl_1/sevenseg.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/marse/Documents/digit/project_7_1/project_7_1.runs/impl_1/sevenseg.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sevenseg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj sevenseg_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marse/Documents/digit/project_7_1/project_7_1.srcs/sources_1/new/sevenseg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenseg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 080495d7a3534a4a94d535dd5fdd9738 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sevenseg_behav xil_defaultlib.sevenseg xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sevenseg
Compiling module xil_defaultlib.glbl
Built simulation snapshot sevenseg_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav/xsim.dir/sevenseg_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed May 03 16:55:03 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sevenseg_behav -key {Behavioral:sim_1:Functional:sevenseg} -tclbatch {sevenseg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
source sevenseg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sevenseg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
launch_runs impl_1
[Wed May 03 16:55:13 2017] Launched synth_1...
Run output will be captured here: C:/Users/marse/Documents/digit/project_7_1/project_7_1.runs/synth_1/runme.log
[Wed May 03 16:55:13 2017] Launched impl_1...
Run output will be captured here: C:/Users/marse/Documents/digit/project_7_1/project_7_1.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1
[Wed May 03 16:56:33 2017] Launched impl_1...
Run output will be captured here: C:/Users/marse/Documents/digit/project_7_1/project_7_1.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sevenseg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj sevenseg_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marse/Documents/digit/project_7_1/project_7_1.srcs/sources_1/new/sevenseg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenseg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 080495d7a3534a4a94d535dd5fdd9738 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sevenseg_behav xil_defaultlib.sevenseg xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sevenseg
Compiling module xil_defaultlib.glbl
Built simulation snapshot sevenseg_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav/xsim.dir/sevenseg_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed May 03 16:59:03 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sevenseg_behav -key {Behavioral:sim_1:Functional:sevenseg} -tclbatch {sevenseg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
source sevenseg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sevenseg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
launch_runs impl_1
[Wed May 03 16:59:09 2017] Launched synth_1...
Run output will be captured here: C:/Users/marse/Documents/digit/project_7_1/project_7_1.runs/synth_1/runme.log
[Wed May 03 16:59:09 2017] Launched impl_1...
Run output will be captured here: C:/Users/marse/Documents/digit/project_7_1/project_7_1.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sevenseg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj sevenseg_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marse/Documents/digit/project_7_1/project_7_1.srcs/sources_1/new/sevenseg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenseg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 080495d7a3534a4a94d535dd5fdd9738 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sevenseg_behav xil_defaultlib.sevenseg xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sevenseg
Compiling module xil_defaultlib.glbl
Built simulation snapshot sevenseg_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav/xsim.dir/sevenseg_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed May 03 17:00:51 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sevenseg_behav -key {Behavioral:sim_1:Functional:sevenseg} -tclbatch {sevenseg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
source sevenseg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sevenseg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1
[Wed May 03 17:01:00 2017] Launched synth_1...
Run output will be captured here: C:/Users/marse/Documents/digit/project_7_1/project_7_1.runs/synth_1/runme.log
[Wed May 03 17:01:00 2017] Launched impl_1...
Run output will be captured here: C:/Users/marse/Documents/digit/project_7_1/project_7_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Wed May 03 17:02:23 2017] Launched impl_1...
Run output will be captured here: C:/Users/marse/Documents/digit/project_7_1/project_7_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/marse/Documents/digit/project_7_1/project_7_1.runs/impl_1/sevenseg.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
reset_run synth_1
launch_runs impl_1
[Wed May 03 17:03:56 2017] Launched synth_1...
Run output will be captured here: C:/Users/marse/Documents/digit/project_7_1/project_7_1.runs/synth_1/runme.log
[Wed May 03 17:03:56 2017] Launched impl_1...
Run output will be captured here: C:/Users/marse/Documents/digit/project_7_1/project_7_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Wed May 03 17:05:20 2017] Launched impl_1...
Run output will be captured here: C:/Users/marse/Documents/digit/project_7_1/project_7_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.3
  **** Build date : Sep 28 2015-20:29:55
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 911.617 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A2811AA
set_property PROGRAM.FILE {C:/Users/marse/Documents/digit/project_7_1/project_7_1.runs/impl_1/sevenseg.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/marse/Documents/digit/project_7_1/project_7_1.runs/impl_1/sevenseg.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1
[Wed May 03 17:06:41 2017] Launched synth_1...
Run output will be captured here: C:/Users/marse/Documents/digit/project_7_1/project_7_1.runs/synth_1/runme.log
[Wed May 03 17:06:41 2017] Launched impl_1...
Run output will be captured here: C:/Users/marse/Documents/digit/project_7_1/project_7_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Wed May 03 17:08:01 2017] Launched impl_1...
Run output will be captured here: C:/Users/marse/Documents/digit/project_7_1/project_7_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/marse/Documents/digit/project_7_1/project_7_1.runs/impl_1/sevenseg.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sevenseg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj sevenseg_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marse/Documents/digit/project_7_1/project_7_1.srcs/sources_1/new/sevenseg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenseg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 080495d7a3534a4a94d535dd5fdd9738 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sevenseg_behav xil_defaultlib.sevenseg xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sevenseg
Compiling module xil_defaultlib.glbl
Built simulation snapshot sevenseg_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav/xsim.dir/sevenseg_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed May 03 17:13:53 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/marse/Documents/digit/project_7_1/project_7_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sevenseg_behav -key {Behavioral:sim_1:Functional:sevenseg} -tclbatch {sevenseg.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
source sevenseg.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sevenseg_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
launch_runs impl_1
[Wed May 03 17:13:57 2017] Launched synth_1...
Run output will be captured here: C:/Users/marse/Documents/digit/project_7_1/project_7_1.runs/synth_1/runme.log
[Wed May 03 17:13:57 2017] Launched impl_1...
Run output will be captured here: C:/Users/marse/Documents/digit/project_7_1/project_7_1.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1
[Wed May 03 17:15:59 2017] Launched synth_1...
Run output will be captured here: C:/Users/marse/Documents/digit/project_7_1/project_7_1.runs/synth_1/runme.log
[Wed May 03 17:15:59 2017] Launched impl_1...
Run output will be captured here: C:/Users/marse/Documents/digit/project_7_1/project_7_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Wed May 03 17:16:43 2017] Launched synth_1...
Run output will be captured here: C:/Users/marse/Documents/digit/project_7_1/project_7_1.runs/synth_1/runme.log
[Wed May 03 17:16:43 2017] Launched impl_1...
Run output will be captured here: C:/Users/marse/Documents/digit/project_7_1/project_7_1.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'AFRICAMONKEY-YO' and cannot be killed from host 'africamonkey-yoga'

launch_runs impl_1
[Wed May 03 17:20:38 2017] Launched synth_1...
Run output will be captured here: C:/Users/marse/Documents/digit/project_7_1/project_7_1.runs/synth_1/runme.log
[Wed May 03 17:20:38 2017] Launched impl_1...
Run output will be captured here: C:/Users/marse/Documents/digit/project_7_1/project_7_1.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

exit
INFO: [Common 17-206] Exiting Vivado at Wed May 03 17:24:57 2017...
