#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: z_out[9].Q[0] (dffsre clocked by clk)
Endpoint  : out:z_out[9].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[9].C[0] (dffsre)                                           1.519     1.519
z_out[9].Q[0] (dffsre) [clock-to-output]                         0.709     2.228
out:z_out[9].outpad[0] (.output)                                 1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 2
Startpoint: z_out[18].Q[0] (dffsre clocked by clk)
Endpoint  : out:z_out[18].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[18].C[0] (dffsre)                                          1.519     1.519
z_out[18].Q[0] (dffsre) [clock-to-output]                        0.709     2.228
out:z_out[18].outpad[0] (.output)                                1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 3
Startpoint: z_out[17].Q[0] (dffsre clocked by clk)
Endpoint  : out:z_out[17].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[17].C[0] (dffsre)                                          1.519     1.519
z_out[17].Q[0] (dffsre) [clock-to-output]                        0.709     2.228
out:z_out[17].outpad[0] (.output)                                1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 4
Startpoint: z_out[16].Q[0] (dffsre clocked by clk)
Endpoint  : out:z_out[16].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[16].C[0] (dffsre)                                          1.519     1.519
z_out[16].Q[0] (dffsre) [clock-to-output]                        0.709     2.228
out:z_out[16].outpad[0] (.output)                                1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 5
Startpoint: z_out[15].Q[0] (dffsre clocked by clk)
Endpoint  : out:z_out[15].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[15].C[0] (dffsre)                                          1.519     1.519
z_out[15].Q[0] (dffsre) [clock-to-output]                        0.709     2.228
out:z_out[15].outpad[0] (.output)                                1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 6
Startpoint: z_out[14].Q[0] (dffsre clocked by clk)
Endpoint  : out:z_out[14].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[14].C[0] (dffsre)                                          1.519     1.519
z_out[14].Q[0] (dffsre) [clock-to-output]                        0.709     2.228
out:z_out[14].outpad[0] (.output)                                1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 7
Startpoint: z_out[13].Q[0] (dffsre clocked by clk)
Endpoint  : out:z_out[13].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[13].C[0] (dffsre)                                          1.519     1.519
z_out[13].Q[0] (dffsre) [clock-to-output]                        0.709     2.228
out:z_out[13].outpad[0] (.output)                                1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 8
Startpoint: z_out[12].Q[0] (dffsre clocked by clk)
Endpoint  : out:z_out[12].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[12].C[0] (dffsre)                                          1.519     1.519
z_out[12].Q[0] (dffsre) [clock-to-output]                        0.709     2.228
out:z_out[12].outpad[0] (.output)                                1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 9
Startpoint: z_out[11].Q[0] (dffsre clocked by clk)
Endpoint  : out:z_out[11].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[11].C[0] (dffsre)                                          1.519     1.519
z_out[11].Q[0] (dffsre) [clock-to-output]                        0.709     2.228
out:z_out[11].outpad[0] (.output)                                1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 10
Startpoint: z_out[10].Q[0] (dffsre clocked by clk)
Endpoint  : out:z_out[10].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[10].C[0] (dffsre)                                          1.519     1.519
z_out[10].Q[0] (dffsre) [clock-to-output]                        0.709     2.228
out:z_out[10].outpad[0] (.output)                                1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 11
Startpoint: z_out[19].Q[0] (dffsre clocked by clk)
Endpoint  : out:z_out[19].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[19].C[0] (dffsre)                                          1.519     1.519
z_out[19].Q[0] (dffsre) [clock-to-output]                        0.709     2.228
out:z_out[19].outpad[0] (.output)                                1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 12
Startpoint: z_out[8].Q[0] (dffsre clocked by clk)
Endpoint  : out:z_out[8].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[8].C[0] (dffsre)                                           1.519     1.519
z_out[8].Q[0] (dffsre) [clock-to-output]                         0.709     2.228
out:z_out[8].outpad[0] (.output)                                 1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 13
Startpoint: z_out[7].Q[0] (dffsre clocked by clk)
Endpoint  : out:z_out[7].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[7].C[0] (dffsre)                                           1.519     1.519
z_out[7].Q[0] (dffsre) [clock-to-output]                         0.709     2.228
out:z_out[7].outpad[0] (.output)                                 1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 14
Startpoint: z_out[6].Q[0] (dffsre clocked by clk)
Endpoint  : out:z_out[6].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[6].C[0] (dffsre)                                           1.519     1.519
z_out[6].Q[0] (dffsre) [clock-to-output]                         0.709     2.228
out:z_out[6].outpad[0] (.output)                                 1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 15
Startpoint: z_out[5].Q[0] (dffsre clocked by clk)
Endpoint  : out:z_out[5].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[5].C[0] (dffsre)                                           1.519     1.519
z_out[5].Q[0] (dffsre) [clock-to-output]                         0.709     2.228
out:z_out[5].outpad[0] (.output)                                 1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 16
Startpoint: z_out[4].Q[0] (dffsre clocked by clk)
Endpoint  : out:z_out[4].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[4].C[0] (dffsre)                                           1.519     1.519
z_out[4].Q[0] (dffsre) [clock-to-output]                         0.709     2.228
out:z_out[4].outpad[0] (.output)                                 1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 17
Startpoint: z_out[3].Q[0] (dffsre clocked by clk)
Endpoint  : out:z_out[3].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[3].C[0] (dffsre)                                           1.519     1.519
z_out[3].Q[0] (dffsre) [clock-to-output]                         0.709     2.228
out:z_out[3].outpad[0] (.output)                                 1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 18
Startpoint: z_out[2].Q[0] (dffsre clocked by clk)
Endpoint  : out:z_out[2].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[2].C[0] (dffsre)                                           1.519     1.519
z_out[2].Q[0] (dffsre) [clock-to-output]                         0.709     2.228
out:z_out[2].outpad[0] (.output)                                 1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 19
Startpoint: z_out[0].Q[0] (dffsre clocked by clk)
Endpoint  : out:z_out[0].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[0].C[0] (dffsre)                                           1.519     1.519
z_out[0].Q[0] (dffsre) [clock-to-output]                         0.709     2.228
out:z_out[0].outpad[0] (.output)                                 1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 20
Startpoint: z_out[1].Q[0] (dffsre clocked by clk)
Endpoint  : out:z_out[1].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[1].C[0] (dffsre)                                           1.519     1.519
z_out[1].Q[0] (dffsre) [clock-to-output]                         0.709     2.228
out:z_out[1].outpad[0] (.output)                                 1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 21
Startpoint: z_out[20].Q[0] (dffsre clocked by clk)
Endpoint  : out:z_out[20].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[20].C[0] (dffsre)                                          1.519     1.519
z_out[20].Q[0] (dffsre) [clock-to-output]                        0.709     2.228
out:z_out[20].outpad[0] (.output)                                1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 22
Startpoint: z_out[37].Q[0] (dffsre clocked by clk)
Endpoint  : out:z_out[37].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[37].C[0] (dffsre)                                          1.519     1.519
z_out[37].Q[0] (dffsre) [clock-to-output]                        0.709     2.228
out:z_out[37].outpad[0] (.output)                                1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 23
Startpoint: z_out[36].Q[0] (dffsre clocked by clk)
Endpoint  : out:z_out[36].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[36].C[0] (dffsre)                                          1.519     1.519
z_out[36].Q[0] (dffsre) [clock-to-output]                        0.709     2.228
out:z_out[36].outpad[0] (.output)                                1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 24
Startpoint: z_out[35].Q[0] (dffsre clocked by clk)
Endpoint  : out:z_out[35].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[35].C[0] (dffsre)                                          1.519     1.519
z_out[35].Q[0] (dffsre) [clock-to-output]                        0.709     2.228
out:z_out[35].outpad[0] (.output)                                1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 25
Startpoint: z_out[34].Q[0] (dffsre clocked by clk)
Endpoint  : out:z_out[34].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[34].C[0] (dffsre)                                          1.519     1.519
z_out[34].Q[0] (dffsre) [clock-to-output]                        0.709     2.228
out:z_out[34].outpad[0] (.output)                                1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 26
Startpoint: z_out[33].Q[0] (dffsre clocked by clk)
Endpoint  : out:z_out[33].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[33].C[0] (dffsre)                                          1.519     1.519
z_out[33].Q[0] (dffsre) [clock-to-output]                        0.709     2.228
out:z_out[33].outpad[0] (.output)                                1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 27
Startpoint: z_out[32].Q[0] (dffsre clocked by clk)
Endpoint  : out:z_out[32].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[32].C[0] (dffsre)                                          1.519     1.519
z_out[32].Q[0] (dffsre) [clock-to-output]                        0.709     2.228
out:z_out[32].outpad[0] (.output)                                1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 28
Startpoint: z_out[31].Q[0] (dffsre clocked by clk)
Endpoint  : out:z_out[31].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[31].C[0] (dffsre)                                          1.519     1.519
z_out[31].Q[0] (dffsre) [clock-to-output]                        0.709     2.228
out:z_out[31].outpad[0] (.output)                                1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 29
Startpoint: z_out[30].Q[0] (dffsre clocked by clk)
Endpoint  : out:z_out[30].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[30].C[0] (dffsre)                                          1.519     1.519
z_out[30].Q[0] (dffsre) [clock-to-output]                        0.709     2.228
out:z_out[30].outpad[0] (.output)                                1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 30
Startpoint: z_out[29].Q[0] (dffsre clocked by clk)
Endpoint  : out:z_out[29].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[29].C[0] (dffsre)                                          1.519     1.519
z_out[29].Q[0] (dffsre) [clock-to-output]                        0.709     2.228
out:z_out[29].outpad[0] (.output)                                1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 31
Startpoint: z_out[28].Q[0] (dffsre clocked by clk)
Endpoint  : out:z_out[28].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[28].C[0] (dffsre)                                          1.519     1.519
z_out[28].Q[0] (dffsre) [clock-to-output]                        0.709     2.228
out:z_out[28].outpad[0] (.output)                                1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 32
Startpoint: z_out[27].Q[0] (dffsre clocked by clk)
Endpoint  : out:z_out[27].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[27].C[0] (dffsre)                                          1.519     1.519
z_out[27].Q[0] (dffsre) [clock-to-output]                        0.709     2.228
out:z_out[27].outpad[0] (.output)                                1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 33
Startpoint: z_out[26].Q[0] (dffsre clocked by clk)
Endpoint  : out:z_out[26].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[26].C[0] (dffsre)                                          1.519     1.519
z_out[26].Q[0] (dffsre) [clock-to-output]                        0.709     2.228
out:z_out[26].outpad[0] (.output)                                1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 34
Startpoint: z_out[25].Q[0] (dffsre clocked by clk)
Endpoint  : out:z_out[25].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[25].C[0] (dffsre)                                          1.519     1.519
z_out[25].Q[0] (dffsre) [clock-to-output]                        0.709     2.228
out:z_out[25].outpad[0] (.output)                                1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 35
Startpoint: z_out[24].Q[0] (dffsre clocked by clk)
Endpoint  : out:z_out[24].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[24].C[0] (dffsre)                                          1.519     1.519
z_out[24].Q[0] (dffsre) [clock-to-output]                        0.709     2.228
out:z_out[24].outpad[0] (.output)                                1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 36
Startpoint: z_out[23].Q[0] (dffsre clocked by clk)
Endpoint  : out:z_out[23].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[23].C[0] (dffsre)                                          1.519     1.519
z_out[23].Q[0] (dffsre) [clock-to-output]                        0.709     2.228
out:z_out[23].outpad[0] (.output)                                1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 37
Startpoint: z_out[22].Q[0] (dffsre clocked by clk)
Endpoint  : out:z_out[22].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[22].C[0] (dffsre)                                          1.519     1.519
z_out[22].Q[0] (dffsre) [clock-to-output]                        0.709     2.228
out:z_out[22].outpad[0] (.output)                                1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 38
Startpoint: z_out[21].Q[0] (dffsre clocked by clk)
Endpoint  : out:z_out[21].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_out[21].C[0] (dffsre)                                          1.519     1.519
z_out[21].Q[0] (dffsre) [clock-to-output]                        0.709     2.228
out:z_out[21].outpad[0] (.output)                                1.519     3.747
data arrival time                                                          3.747

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 39
Startpoint: z_w[0].z[37] (RS_DSP2_MULT_REGIN clocked by clk)
Endpoint  : z_out[37].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_w[0].clk[0] (RS_DSP2_MULT_REGIN)                               1.519     1.519
z_w[0].z[37] (RS_DSP2_MULT_REGIN) [clock-to-output]              0.200     1.719
$abc$1152$li75_li75.in[0] (.names)                               1.519     3.238
$abc$1152$li75_li75.out[0] (.names)                              0.240     3.478
z_out[37].D[0] (dffsre)                                          1.519     4.996
data arrival time                                                          4.996

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_out[37].C[0] (dffsre)                                          1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.996
--------------------------------------------------------------------------------
slack (MET)                                                                3.259


#Path 40
Startpoint: z_w[0].z[0] (RS_DSP2_MULT_REGIN clocked by clk)
Endpoint  : z_out[0].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_w[0].clk[0] (RS_DSP2_MULT_REGIN)                               1.519     1.519
z_w[0].z[0] (RS_DSP2_MULT_REGIN) [clock-to-output]               0.200     1.719
$abc$1152$li38_li38.in[0] (.names)                               1.519     3.238
$abc$1152$li38_li38.out[0] (.names)                              0.240     3.478
z_out[0].D[0] (dffsre)                                           1.519     4.996
data arrival time                                                          4.996

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_out[0].C[0] (dffsre)                                           1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.996
--------------------------------------------------------------------------------
slack (MET)                                                                3.259


#Path 41
Startpoint: z_w[0].z[28] (RS_DSP2_MULT_REGIN clocked by clk)
Endpoint  : z_out[28].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_w[0].clk[0] (RS_DSP2_MULT_REGIN)                               1.519     1.519
z_w[0].z[28] (RS_DSP2_MULT_REGIN) [clock-to-output]              0.200     1.719
$abc$1152$li66_li66.in[0] (.names)                               1.519     3.238
$abc$1152$li66_li66.out[0] (.names)                              0.240     3.478
z_out[28].D[0] (dffsre)                                          1.519     4.996
data arrival time                                                          4.996

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_out[28].C[0] (dffsre)                                          1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.996
--------------------------------------------------------------------------------
slack (MET)                                                                3.259


#Path 42
Startpoint: z_w[0].z[20] (RS_DSP2_MULT_REGIN clocked by clk)
Endpoint  : z_out[20].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_w[0].clk[0] (RS_DSP2_MULT_REGIN)                               1.519     1.519
z_w[0].z[20] (RS_DSP2_MULT_REGIN) [clock-to-output]              0.200     1.719
$abc$1152$li58_li58.in[0] (.names)                               1.519     3.238
$abc$1152$li58_li58.out[0] (.names)                              0.240     3.478
z_out[20].D[0] (dffsre)                                          1.519     4.996
data arrival time                                                          4.996

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_out[20].C[0] (dffsre)                                          1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.996
--------------------------------------------------------------------------------
slack (MET)                                                                3.259


#Path 43
Startpoint: z_w[0].z[21] (RS_DSP2_MULT_REGIN clocked by clk)
Endpoint  : z_out[21].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_w[0].clk[0] (RS_DSP2_MULT_REGIN)                               1.519     1.519
z_w[0].z[21] (RS_DSP2_MULT_REGIN) [clock-to-output]              0.200     1.719
$abc$1152$li59_li59.in[0] (.names)                               1.519     3.238
$abc$1152$li59_li59.out[0] (.names)                              0.240     3.478
z_out[21].D[0] (dffsre)                                          1.519     4.996
data arrival time                                                          4.996

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_out[21].C[0] (dffsre)                                          1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.996
--------------------------------------------------------------------------------
slack (MET)                                                                3.259


#Path 44
Startpoint: z_w[0].z[22] (RS_DSP2_MULT_REGIN clocked by clk)
Endpoint  : z_out[22].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_w[0].clk[0] (RS_DSP2_MULT_REGIN)                               1.519     1.519
z_w[0].z[22] (RS_DSP2_MULT_REGIN) [clock-to-output]              0.200     1.719
$abc$1152$li60_li60.in[0] (.names)                               1.519     3.238
$abc$1152$li60_li60.out[0] (.names)                              0.240     3.478
z_out[22].D[0] (dffsre)                                          1.519     4.996
data arrival time                                                          4.996

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_out[22].C[0] (dffsre)                                          1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.996
--------------------------------------------------------------------------------
slack (MET)                                                                3.259


#Path 45
Startpoint: z_w[0].z[23] (RS_DSP2_MULT_REGIN clocked by clk)
Endpoint  : z_out[23].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_w[0].clk[0] (RS_DSP2_MULT_REGIN)                               1.519     1.519
z_w[0].z[23] (RS_DSP2_MULT_REGIN) [clock-to-output]              0.200     1.719
$abc$1152$li61_li61.in[0] (.names)                               1.519     3.238
$abc$1152$li61_li61.out[0] (.names)                              0.240     3.478
z_out[23].D[0] (dffsre)                                          1.519     4.996
data arrival time                                                          4.996

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_out[23].C[0] (dffsre)                                          1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.996
--------------------------------------------------------------------------------
slack (MET)                                                                3.259


#Path 46
Startpoint: z_w[0].z[24] (RS_DSP2_MULT_REGIN clocked by clk)
Endpoint  : z_out[24].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_w[0].clk[0] (RS_DSP2_MULT_REGIN)                               1.519     1.519
z_w[0].z[24] (RS_DSP2_MULT_REGIN) [clock-to-output]              0.200     1.719
$abc$1152$li62_li62.in[0] (.names)                               1.519     3.238
$abc$1152$li62_li62.out[0] (.names)                              0.240     3.478
z_out[24].D[0] (dffsre)                                          1.519     4.996
data arrival time                                                          4.996

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_out[24].C[0] (dffsre)                                          1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.996
--------------------------------------------------------------------------------
slack (MET)                                                                3.259


#Path 47
Startpoint: z_w[0].z[25] (RS_DSP2_MULT_REGIN clocked by clk)
Endpoint  : z_out[25].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_w[0].clk[0] (RS_DSP2_MULT_REGIN)                               1.519     1.519
z_w[0].z[25] (RS_DSP2_MULT_REGIN) [clock-to-output]              0.200     1.719
$abc$1152$li63_li63.in[0] (.names)                               1.519     3.238
$abc$1152$li63_li63.out[0] (.names)                              0.240     3.478
z_out[25].D[0] (dffsre)                                          1.519     4.996
data arrival time                                                          4.996

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_out[25].C[0] (dffsre)                                          1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.996
--------------------------------------------------------------------------------
slack (MET)                                                                3.259


#Path 48
Startpoint: z_w[0].z[26] (RS_DSP2_MULT_REGIN clocked by clk)
Endpoint  : z_out[26].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_w[0].clk[0] (RS_DSP2_MULT_REGIN)                               1.519     1.519
z_w[0].z[26] (RS_DSP2_MULT_REGIN) [clock-to-output]              0.200     1.719
$abc$1152$li64_li64.in[0] (.names)                               1.519     3.238
$abc$1152$li64_li64.out[0] (.names)                              0.240     3.478
z_out[26].D[0] (dffsre)                                          1.519     4.996
data arrival time                                                          4.996

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_out[26].C[0] (dffsre)                                          1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.996
--------------------------------------------------------------------------------
slack (MET)                                                                3.259


#Path 49
Startpoint: z_w[0].z[27] (RS_DSP2_MULT_REGIN clocked by clk)
Endpoint  : z_out[27].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_w[0].clk[0] (RS_DSP2_MULT_REGIN)                               1.519     1.519
z_w[0].z[27] (RS_DSP2_MULT_REGIN) [clock-to-output]              0.200     1.719
$abc$1152$li65_li65.in[0] (.names)                               1.519     3.238
$abc$1152$li65_li65.out[0] (.names)                              0.240     3.478
z_out[27].D[0] (dffsre)                                          1.519     4.996
data arrival time                                                          4.996

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_out[27].C[0] (dffsre)                                          1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.996
--------------------------------------------------------------------------------
slack (MET)                                                                3.259


#Path 50
Startpoint: z_w[0].z[2] (RS_DSP2_MULT_REGIN clocked by clk)
Endpoint  : z_out[2].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_w[0].clk[0] (RS_DSP2_MULT_REGIN)                               1.519     1.519
z_w[0].z[2] (RS_DSP2_MULT_REGIN) [clock-to-output]               0.200     1.719
$abc$1152$li40_li40.in[0] (.names)                               1.519     3.238
$abc$1152$li40_li40.out[0] (.names)                              0.240     3.478
z_out[2].D[0] (dffsre)                                           1.519     4.996
data arrival time                                                          4.996

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_out[2].C[0] (dffsre)                                           1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.996
--------------------------------------------------------------------------------
slack (MET)                                                                3.259


#Path 51
Startpoint: z_w[0].z[29] (RS_DSP2_MULT_REGIN clocked by clk)
Endpoint  : z_out[29].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_w[0].clk[0] (RS_DSP2_MULT_REGIN)                               1.519     1.519
z_w[0].z[29] (RS_DSP2_MULT_REGIN) [clock-to-output]              0.200     1.719
$abc$1152$li67_li67.in[0] (.names)                               1.519     3.238
$abc$1152$li67_li67.out[0] (.names)                              0.240     3.478
z_out[29].D[0] (dffsre)                                          1.519     4.996
data arrival time                                                          4.996

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_out[29].C[0] (dffsre)                                          1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.996
--------------------------------------------------------------------------------
slack (MET)                                                                3.259


#Path 52
Startpoint: z_w[0].z[30] (RS_DSP2_MULT_REGIN clocked by clk)
Endpoint  : z_out[30].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_w[0].clk[0] (RS_DSP2_MULT_REGIN)                               1.519     1.519
z_w[0].z[30] (RS_DSP2_MULT_REGIN) [clock-to-output]              0.200     1.719
$abc$1152$li68_li68.in[0] (.names)                               1.519     3.238
$abc$1152$li68_li68.out[0] (.names)                              0.240     3.478
z_out[30].D[0] (dffsre)                                          1.519     4.996
data arrival time                                                          4.996

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_out[30].C[0] (dffsre)                                          1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.996
--------------------------------------------------------------------------------
slack (MET)                                                                3.259


#Path 53
Startpoint: z_w[0].z[31] (RS_DSP2_MULT_REGIN clocked by clk)
Endpoint  : z_out[31].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_w[0].clk[0] (RS_DSP2_MULT_REGIN)                               1.519     1.519
z_w[0].z[31] (RS_DSP2_MULT_REGIN) [clock-to-output]              0.200     1.719
$abc$1152$li69_li69.in[0] (.names)                               1.519     3.238
$abc$1152$li69_li69.out[0] (.names)                              0.240     3.478
z_out[31].D[0] (dffsre)                                          1.519     4.996
data arrival time                                                          4.996

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_out[31].C[0] (dffsre)                                          1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.996
--------------------------------------------------------------------------------
slack (MET)                                                                3.259


#Path 54
Startpoint: z_w[0].z[32] (RS_DSP2_MULT_REGIN clocked by clk)
Endpoint  : z_out[32].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_w[0].clk[0] (RS_DSP2_MULT_REGIN)                               1.519     1.519
z_w[0].z[32] (RS_DSP2_MULT_REGIN) [clock-to-output]              0.200     1.719
$abc$1152$li70_li70.in[0] (.names)                               1.519     3.238
$abc$1152$li70_li70.out[0] (.names)                              0.240     3.478
z_out[32].D[0] (dffsre)                                          1.519     4.996
data arrival time                                                          4.996

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_out[32].C[0] (dffsre)                                          1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.996
--------------------------------------------------------------------------------
slack (MET)                                                                3.259


#Path 55
Startpoint: z_w[0].z[33] (RS_DSP2_MULT_REGIN clocked by clk)
Endpoint  : z_out[33].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_w[0].clk[0] (RS_DSP2_MULT_REGIN)                               1.519     1.519
z_w[0].z[33] (RS_DSP2_MULT_REGIN) [clock-to-output]              0.200     1.719
$abc$1152$li71_li71.in[0] (.names)                               1.519     3.238
$abc$1152$li71_li71.out[0] (.names)                              0.240     3.478
z_out[33].D[0] (dffsre)                                          1.519     4.996
data arrival time                                                          4.996

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_out[33].C[0] (dffsre)                                          1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.996
--------------------------------------------------------------------------------
slack (MET)                                                                3.259


#Path 56
Startpoint: z_w[0].z[34] (RS_DSP2_MULT_REGIN clocked by clk)
Endpoint  : z_out[34].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_w[0].clk[0] (RS_DSP2_MULT_REGIN)                               1.519     1.519
z_w[0].z[34] (RS_DSP2_MULT_REGIN) [clock-to-output]              0.200     1.719
$abc$1152$li72_li72.in[0] (.names)                               1.519     3.238
$abc$1152$li72_li72.out[0] (.names)                              0.240     3.478
z_out[34].D[0] (dffsre)                                          1.519     4.996
data arrival time                                                          4.996

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_out[34].C[0] (dffsre)                                          1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.996
--------------------------------------------------------------------------------
slack (MET)                                                                3.259


#Path 57
Startpoint: z_w[0].z[35] (RS_DSP2_MULT_REGIN clocked by clk)
Endpoint  : z_out[35].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_w[0].clk[0] (RS_DSP2_MULT_REGIN)                               1.519     1.519
z_w[0].z[35] (RS_DSP2_MULT_REGIN) [clock-to-output]              0.200     1.719
$abc$1152$li73_li73.in[0] (.names)                               1.519     3.238
$abc$1152$li73_li73.out[0] (.names)                              0.240     3.478
z_out[35].D[0] (dffsre)                                          1.519     4.996
data arrival time                                                          4.996

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_out[35].C[0] (dffsre)                                          1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.996
--------------------------------------------------------------------------------
slack (MET)                                                                3.259


#Path 58
Startpoint: z_w[0].z[36] (RS_DSP2_MULT_REGIN clocked by clk)
Endpoint  : z_out[36].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_w[0].clk[0] (RS_DSP2_MULT_REGIN)                               1.519     1.519
z_w[0].z[36] (RS_DSP2_MULT_REGIN) [clock-to-output]              0.200     1.719
$abc$1152$li74_li74.in[0] (.names)                               1.519     3.238
$abc$1152$li74_li74.out[0] (.names)                              0.240     3.478
z_out[36].D[0] (dffsre)                                          1.519     4.996
data arrival time                                                          4.996

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_out[36].C[0] (dffsre)                                          1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.996
--------------------------------------------------------------------------------
slack (MET)                                                                3.259


#Path 59
Startpoint: z_w[0].z[18] (RS_DSP2_MULT_REGIN clocked by clk)
Endpoint  : z_out[18].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_w[0].clk[0] (RS_DSP2_MULT_REGIN)                               1.519     1.519
z_w[0].z[18] (RS_DSP2_MULT_REGIN) [clock-to-output]              0.200     1.719
$abc$1152$li56_li56.in[0] (.names)                               1.519     3.238
$abc$1152$li56_li56.out[0] (.names)                              0.240     3.478
z_out[18].D[0] (dffsre)                                          1.519     4.996
data arrival time                                                          4.996

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_out[18].C[0] (dffsre)                                          1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.996
--------------------------------------------------------------------------------
slack (MET)                                                                3.259


#Path 60
Startpoint: z_w[0].z[19] (RS_DSP2_MULT_REGIN clocked by clk)
Endpoint  : z_out[19].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_w[0].clk[0] (RS_DSP2_MULT_REGIN)                               1.519     1.519
z_w[0].z[19] (RS_DSP2_MULT_REGIN) [clock-to-output]              0.200     1.719
$abc$1152$li57_li57.in[0] (.names)                               1.519     3.238
$abc$1152$li57_li57.out[0] (.names)                              0.240     3.478
z_out[19].D[0] (dffsre)                                          1.519     4.996
data arrival time                                                          4.996

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_out[19].C[0] (dffsre)                                          1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.996
--------------------------------------------------------------------------------
slack (MET)                                                                3.259


#Path 61
Startpoint: z_w[0].z[1] (RS_DSP2_MULT_REGIN clocked by clk)
Endpoint  : z_out[1].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_w[0].clk[0] (RS_DSP2_MULT_REGIN)                               1.519     1.519
z_w[0].z[1] (RS_DSP2_MULT_REGIN) [clock-to-output]               0.200     1.719
$abc$1152$li39_li39.in[0] (.names)                               1.519     3.238
$abc$1152$li39_li39.out[0] (.names)                              0.240     3.478
z_out[1].D[0] (dffsre)                                           1.519     4.996
data arrival time                                                          4.996

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_out[1].C[0] (dffsre)                                           1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.996
--------------------------------------------------------------------------------
slack (MET)                                                                3.259


#Path 62
Startpoint: z_w[0].z[3] (RS_DSP2_MULT_REGIN clocked by clk)
Endpoint  : z_out[3].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_w[0].clk[0] (RS_DSP2_MULT_REGIN)                               1.519     1.519
z_w[0].z[3] (RS_DSP2_MULT_REGIN) [clock-to-output]               0.200     1.719
$abc$1152$li41_li41.in[0] (.names)                               1.519     3.238
$abc$1152$li41_li41.out[0] (.names)                              0.240     3.478
z_out[3].D[0] (dffsre)                                           1.519     4.996
data arrival time                                                          4.996

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_out[3].C[0] (dffsre)                                           1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.996
--------------------------------------------------------------------------------
slack (MET)                                                                3.259


#Path 63
Startpoint: z_w[0].z[4] (RS_DSP2_MULT_REGIN clocked by clk)
Endpoint  : z_out[4].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_w[0].clk[0] (RS_DSP2_MULT_REGIN)                               1.519     1.519
z_w[0].z[4] (RS_DSP2_MULT_REGIN) [clock-to-output]               0.200     1.719
$abc$1152$li42_li42.in[0] (.names)                               1.519     3.238
$abc$1152$li42_li42.out[0] (.names)                              0.240     3.478
z_out[4].D[0] (dffsre)                                           1.519     4.996
data arrival time                                                          4.996

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_out[4].C[0] (dffsre)                                           1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.996
--------------------------------------------------------------------------------
slack (MET)                                                                3.259


#Path 64
Startpoint: z_w[0].z[5] (RS_DSP2_MULT_REGIN clocked by clk)
Endpoint  : z_out[5].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_w[0].clk[0] (RS_DSP2_MULT_REGIN)                               1.519     1.519
z_w[0].z[5] (RS_DSP2_MULT_REGIN) [clock-to-output]               0.200     1.719
$abc$1152$li43_li43.in[0] (.names)                               1.519     3.238
$abc$1152$li43_li43.out[0] (.names)                              0.240     3.478
z_out[5].D[0] (dffsre)                                           1.519     4.996
data arrival time                                                          4.996

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_out[5].C[0] (dffsre)                                           1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.996
--------------------------------------------------------------------------------
slack (MET)                                                                3.259


#Path 65
Startpoint: z_w[0].z[6] (RS_DSP2_MULT_REGIN clocked by clk)
Endpoint  : z_out[6].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_w[0].clk[0] (RS_DSP2_MULT_REGIN)                               1.519     1.519
z_w[0].z[6] (RS_DSP2_MULT_REGIN) [clock-to-output]               0.200     1.719
$abc$1152$li44_li44.in[0] (.names)                               1.519     3.238
$abc$1152$li44_li44.out[0] (.names)                              0.240     3.478
z_out[6].D[0] (dffsre)                                           1.519     4.996
data arrival time                                                          4.996

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_out[6].C[0] (dffsre)                                           1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.996
--------------------------------------------------------------------------------
slack (MET)                                                                3.259


#Path 66
Startpoint: z_w[0].z[7] (RS_DSP2_MULT_REGIN clocked by clk)
Endpoint  : z_out[7].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_w[0].clk[0] (RS_DSP2_MULT_REGIN)                               1.519     1.519
z_w[0].z[7] (RS_DSP2_MULT_REGIN) [clock-to-output]               0.200     1.719
$abc$1152$li45_li45.in[0] (.names)                               1.519     3.238
$abc$1152$li45_li45.out[0] (.names)                              0.240     3.478
z_out[7].D[0] (dffsre)                                           1.519     4.996
data arrival time                                                          4.996

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_out[7].C[0] (dffsre)                                           1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.996
--------------------------------------------------------------------------------
slack (MET)                                                                3.259


#Path 67
Startpoint: z_w[0].z[8] (RS_DSP2_MULT_REGIN clocked by clk)
Endpoint  : z_out[8].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_w[0].clk[0] (RS_DSP2_MULT_REGIN)                               1.519     1.519
z_w[0].z[8] (RS_DSP2_MULT_REGIN) [clock-to-output]               0.200     1.719
$abc$1152$li46_li46.in[0] (.names)                               1.519     3.238
$abc$1152$li46_li46.out[0] (.names)                              0.240     3.478
z_out[8].D[0] (dffsre)                                           1.519     4.996
data arrival time                                                          4.996

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_out[8].C[0] (dffsre)                                           1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.996
--------------------------------------------------------------------------------
slack (MET)                                                                3.259


#Path 68
Startpoint: z_w[0].z[9] (RS_DSP2_MULT_REGIN clocked by clk)
Endpoint  : z_out[9].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_w[0].clk[0] (RS_DSP2_MULT_REGIN)                               1.519     1.519
z_w[0].z[9] (RS_DSP2_MULT_REGIN) [clock-to-output]               0.200     1.719
$abc$1152$li47_li47.in[0] (.names)                               1.519     3.238
$abc$1152$li47_li47.out[0] (.names)                              0.240     3.478
z_out[9].D[0] (dffsre)                                           1.519     4.996
data arrival time                                                          4.996

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_out[9].C[0] (dffsre)                                           1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.996
--------------------------------------------------------------------------------
slack (MET)                                                                3.259


#Path 69
Startpoint: z_w[0].z[11] (RS_DSP2_MULT_REGIN clocked by clk)
Endpoint  : z_out[11].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_w[0].clk[0] (RS_DSP2_MULT_REGIN)                               1.519     1.519
z_w[0].z[11] (RS_DSP2_MULT_REGIN) [clock-to-output]              0.200     1.719
$abc$1152$li49_li49.in[0] (.names)                               1.519     3.238
$abc$1152$li49_li49.out[0] (.names)                              0.240     3.478
z_out[11].D[0] (dffsre)                                          1.519     4.996
data arrival time                                                          4.996

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_out[11].C[0] (dffsre)                                          1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.996
--------------------------------------------------------------------------------
slack (MET)                                                                3.259


#Path 70
Startpoint: z_w[0].z[12] (RS_DSP2_MULT_REGIN clocked by clk)
Endpoint  : z_out[12].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_w[0].clk[0] (RS_DSP2_MULT_REGIN)                               1.519     1.519
z_w[0].z[12] (RS_DSP2_MULT_REGIN) [clock-to-output]              0.200     1.719
$abc$1152$li50_li50.in[0] (.names)                               1.519     3.238
$abc$1152$li50_li50.out[0] (.names)                              0.240     3.478
z_out[12].D[0] (dffsre)                                          1.519     4.996
data arrival time                                                          4.996

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_out[12].C[0] (dffsre)                                          1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.996
--------------------------------------------------------------------------------
slack (MET)                                                                3.259


#Path 71
Startpoint: z_w[0].z[13] (RS_DSP2_MULT_REGIN clocked by clk)
Endpoint  : z_out[13].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_w[0].clk[0] (RS_DSP2_MULT_REGIN)                               1.519     1.519
z_w[0].z[13] (RS_DSP2_MULT_REGIN) [clock-to-output]              0.200     1.719
$abc$1152$li51_li51.in[0] (.names)                               1.519     3.238
$abc$1152$li51_li51.out[0] (.names)                              0.240     3.478
z_out[13].D[0] (dffsre)                                          1.519     4.996
data arrival time                                                          4.996

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_out[13].C[0] (dffsre)                                          1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.996
--------------------------------------------------------------------------------
slack (MET)                                                                3.259


#Path 72
Startpoint: z_w[0].z[14] (RS_DSP2_MULT_REGIN clocked by clk)
Endpoint  : z_out[14].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_w[0].clk[0] (RS_DSP2_MULT_REGIN)                               1.519     1.519
z_w[0].z[14] (RS_DSP2_MULT_REGIN) [clock-to-output]              0.200     1.719
$abc$1152$li52_li52.in[0] (.names)                               1.519     3.238
$abc$1152$li52_li52.out[0] (.names)                              0.240     3.478
z_out[14].D[0] (dffsre)                                          1.519     4.996
data arrival time                                                          4.996

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_out[14].C[0] (dffsre)                                          1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.996
--------------------------------------------------------------------------------
slack (MET)                                                                3.259


#Path 73
Startpoint: z_w[0].z[15] (RS_DSP2_MULT_REGIN clocked by clk)
Endpoint  : z_out[15].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_w[0].clk[0] (RS_DSP2_MULT_REGIN)                               1.519     1.519
z_w[0].z[15] (RS_DSP2_MULT_REGIN) [clock-to-output]              0.200     1.719
$abc$1152$li53_li53.in[0] (.names)                               1.519     3.238
$abc$1152$li53_li53.out[0] (.names)                              0.240     3.478
z_out[15].D[0] (dffsre)                                          1.519     4.996
data arrival time                                                          4.996

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_out[15].C[0] (dffsre)                                          1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.996
--------------------------------------------------------------------------------
slack (MET)                                                                3.259


#Path 74
Startpoint: z_w[0].z[16] (RS_DSP2_MULT_REGIN clocked by clk)
Endpoint  : z_out[16].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_w[0].clk[0] (RS_DSP2_MULT_REGIN)                               1.519     1.519
z_w[0].z[16] (RS_DSP2_MULT_REGIN) [clock-to-output]              0.200     1.719
$abc$1152$li54_li54.in[0] (.names)                               1.519     3.238
$abc$1152$li54_li54.out[0] (.names)                              0.240     3.478
z_out[16].D[0] (dffsre)                                          1.519     4.996
data arrival time                                                          4.996

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_out[16].C[0] (dffsre)                                          1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.996
--------------------------------------------------------------------------------
slack (MET)                                                                3.259


#Path 75
Startpoint: z_w[0].z[17] (RS_DSP2_MULT_REGIN clocked by clk)
Endpoint  : z_out[17].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_w[0].clk[0] (RS_DSP2_MULT_REGIN)                               1.519     1.519
z_w[0].z[17] (RS_DSP2_MULT_REGIN) [clock-to-output]              0.200     1.719
$abc$1152$li55_li55.in[0] (.names)                               1.519     3.238
$abc$1152$li55_li55.out[0] (.names)                              0.240     3.478
z_out[17].D[0] (dffsre)                                          1.519     4.996
data arrival time                                                          4.996

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_out[17].C[0] (dffsre)                                          1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.996
--------------------------------------------------------------------------------
slack (MET)                                                                3.259


#Path 76
Startpoint: z_w[0].z[10] (RS_DSP2_MULT_REGIN clocked by clk)
Endpoint  : z_out[10].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
z_w[0].clk[0] (RS_DSP2_MULT_REGIN)                               1.519     1.519
z_w[0].z[10] (RS_DSP2_MULT_REGIN) [clock-to-output]              0.200     1.719
$abc$1152$li48_li48.in[0] (.names)                               1.519     3.238
$abc$1152$li48_li48.out[0] (.names)                              0.240     3.478
z_out[10].D[0] (dffsre)                                          1.519     4.996
data arrival time                                                          4.996

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
z_out[10].C[0] (dffsre)                                          1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.996
--------------------------------------------------------------------------------
slack (MET)                                                                3.259


#Path 77
Startpoint: a[10].inpad[0] (.input clocked by clk)
Endpoint  : reg_A[10].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
a[10].inpad[0] (.input)                                          0.000     1.000
$abc$1152$li10_li10.in[0] (.names)                               1.519     2.519
$abc$1152$li10_li10.out[0] (.names)                              0.240     2.759
reg_A[10].D[0] (dffsre)                                          1.519     4.278
data arrival time                                                          4.278

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
reg_A[10].C[0] (dffsre)                                          1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.278
--------------------------------------------------------------------------------
slack (MET)                                                                3.978


#Path 78
Startpoint: a[9].inpad[0] (.input clocked by clk)
Endpoint  : reg_A[9].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
a[9].inpad[0] (.input)                                           0.000     1.000
$abc$1152$li09_li09.in[0] (.names)                               1.519     2.519
$abc$1152$li09_li09.out[0] (.names)                              0.240     2.759
reg_A[9].D[0] (dffsre)                                           1.519     4.278
data arrival time                                                          4.278

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
reg_A[9].C[0] (dffsre)                                           1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.278
--------------------------------------------------------------------------------
slack (MET)                                                                3.978


#Path 79
Startpoint: a[8].inpad[0] (.input clocked by clk)
Endpoint  : reg_A[8].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
a[8].inpad[0] (.input)                                           0.000     1.000
$abc$1152$li08_li08.in[0] (.names)                               1.519     2.519
$abc$1152$li08_li08.out[0] (.names)                              0.240     2.759
reg_A[8].D[0] (dffsre)                                           1.519     4.278
data arrival time                                                          4.278

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
reg_A[8].C[0] (dffsre)                                           1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.278
--------------------------------------------------------------------------------
slack (MET)                                                                3.978


#Path 80
Startpoint: a[7].inpad[0] (.input clocked by clk)
Endpoint  : reg_A[7].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
a[7].inpad[0] (.input)                                           0.000     1.000
$abc$1152$li07_li07.in[0] (.names)                               1.519     2.519
$abc$1152$li07_li07.out[0] (.names)                              0.240     2.759
reg_A[7].D[0] (dffsre)                                           1.519     4.278
data arrival time                                                          4.278

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
reg_A[7].C[0] (dffsre)                                           1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.278
--------------------------------------------------------------------------------
slack (MET)                                                                3.978


#Path 81
Startpoint: a[6].inpad[0] (.input clocked by clk)
Endpoint  : reg_A[6].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
a[6].inpad[0] (.input)                                           0.000     1.000
$abc$1152$li06_li06.in[0] (.names)                               1.519     2.519
$abc$1152$li06_li06.out[0] (.names)                              0.240     2.759
reg_A[6].D[0] (dffsre)                                           1.519     4.278
data arrival time                                                          4.278

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
reg_A[6].C[0] (dffsre)                                           1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.278
--------------------------------------------------------------------------------
slack (MET)                                                                3.978


#Path 82
Startpoint: a[5].inpad[0] (.input clocked by clk)
Endpoint  : reg_A[5].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
a[5].inpad[0] (.input)                                           0.000     1.000
$abc$1152$li05_li05.in[0] (.names)                               1.519     2.519
$abc$1152$li05_li05.out[0] (.names)                              0.240     2.759
reg_A[5].D[0] (dffsre)                                           1.519     4.278
data arrival time                                                          4.278

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
reg_A[5].C[0] (dffsre)                                           1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.278
--------------------------------------------------------------------------------
slack (MET)                                                                3.978


#Path 83
Startpoint: a[4].inpad[0] (.input clocked by clk)
Endpoint  : reg_A[4].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
a[4].inpad[0] (.input)                                           0.000     1.000
$abc$1152$li04_li04.in[0] (.names)                               1.519     2.519
$abc$1152$li04_li04.out[0] (.names)                              0.240     2.759
reg_A[4].D[0] (dffsre)                                           1.519     4.278
data arrival time                                                          4.278

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
reg_A[4].C[0] (dffsre)                                           1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.278
--------------------------------------------------------------------------------
slack (MET)                                                                3.978


#Path 84
Startpoint: a[3].inpad[0] (.input clocked by clk)
Endpoint  : reg_A[3].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
a[3].inpad[0] (.input)                                           0.000     1.000
$abc$1152$li03_li03.in[0] (.names)                               1.519     2.519
$abc$1152$li03_li03.out[0] (.names)                              0.240     2.759
reg_A[3].D[0] (dffsre)                                           1.519     4.278
data arrival time                                                          4.278

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
reg_A[3].C[0] (dffsre)                                           1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.278
--------------------------------------------------------------------------------
slack (MET)                                                                3.978


#Path 85
Startpoint: a[2].inpad[0] (.input clocked by clk)
Endpoint  : reg_A[2].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
a[2].inpad[0] (.input)                                           0.000     1.000
$abc$1152$li02_li02.in[0] (.names)                               1.519     2.519
$abc$1152$li02_li02.out[0] (.names)                              0.240     2.759
reg_A[2].D[0] (dffsre)                                           1.519     4.278
data arrival time                                                          4.278

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
reg_A[2].C[0] (dffsre)                                           1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.278
--------------------------------------------------------------------------------
slack (MET)                                                                3.978


#Path 86
Startpoint: a[11].inpad[0] (.input clocked by clk)
Endpoint  : reg_A[11].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
a[11].inpad[0] (.input)                                          0.000     1.000
$abc$1152$li11_li11.in[0] (.names)                               1.519     2.519
$abc$1152$li11_li11.out[0] (.names)                              0.240     2.759
reg_A[11].D[0] (dffsre)                                          1.519     4.278
data arrival time                                                          4.278

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
reg_A[11].C[0] (dffsre)                                          1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.278
--------------------------------------------------------------------------------
slack (MET)                                                                3.978


#Path 87
Startpoint: a[12].inpad[0] (.input clocked by clk)
Endpoint  : reg_A[12].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
a[12].inpad[0] (.input)                                          0.000     1.000
$abc$1152$li12_li12.in[0] (.names)                               1.519     2.519
$abc$1152$li12_li12.out[0] (.names)                              0.240     2.759
reg_A[12].D[0] (dffsre)                                          1.519     4.278
data arrival time                                                          4.278

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
reg_A[12].C[0] (dffsre)                                          1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.278
--------------------------------------------------------------------------------
slack (MET)                                                                3.978


#Path 88
Startpoint: a[13].inpad[0] (.input clocked by clk)
Endpoint  : reg_A[13].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
a[13].inpad[0] (.input)                                          0.000     1.000
$abc$1152$li13_li13.in[0] (.names)                               1.519     2.519
$abc$1152$li13_li13.out[0] (.names)                              0.240     2.759
reg_A[13].D[0] (dffsre)                                          1.519     4.278
data arrival time                                                          4.278

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
reg_A[13].C[0] (dffsre)                                          1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.278
--------------------------------------------------------------------------------
slack (MET)                                                                3.978


#Path 89
Startpoint: a[14].inpad[0] (.input clocked by clk)
Endpoint  : reg_A[14].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
a[14].inpad[0] (.input)                                          0.000     1.000
$abc$1152$li14_li14.in[0] (.names)                               1.519     2.519
$abc$1152$li14_li14.out[0] (.names)                              0.240     2.759
reg_A[14].D[0] (dffsre)                                          1.519     4.278
data arrival time                                                          4.278

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
reg_A[14].C[0] (dffsre)                                          1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.278
--------------------------------------------------------------------------------
slack (MET)                                                                3.978


#Path 90
Startpoint: a[15].inpad[0] (.input clocked by clk)
Endpoint  : reg_A[15].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
a[15].inpad[0] (.input)                                          0.000     1.000
$abc$1152$li15_li15.in[0] (.names)                               1.519     2.519
$abc$1152$li15_li15.out[0] (.names)                              0.240     2.759
reg_A[15].D[0] (dffsre)                                          1.519     4.278
data arrival time                                                          4.278

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
reg_A[15].C[0] (dffsre)                                          1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.278
--------------------------------------------------------------------------------
slack (MET)                                                                3.978


#Path 91
Startpoint: a[16].inpad[0] (.input clocked by clk)
Endpoint  : reg_A[16].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
a[16].inpad[0] (.input)                                          0.000     1.000
$abc$1152$li16_li16.in[0] (.names)                               1.519     2.519
$abc$1152$li16_li16.out[0] (.names)                              0.240     2.759
reg_A[16].D[0] (dffsre)                                          1.519     4.278
data arrival time                                                          4.278

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
reg_A[16].C[0] (dffsre)                                          1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.278
--------------------------------------------------------------------------------
slack (MET)                                                                3.978


#Path 92
Startpoint: a[17].inpad[0] (.input clocked by clk)
Endpoint  : reg_A[17].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
a[17].inpad[0] (.input)                                          0.000     1.000
$abc$1152$li17_li17.in[0] (.names)                               1.519     2.519
$abc$1152$li17_li17.out[0] (.names)                              0.240     2.759
reg_A[17].D[0] (dffsre)                                          1.519     4.278
data arrival time                                                          4.278

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
reg_A[17].C[0] (dffsre)                                          1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.278
--------------------------------------------------------------------------------
slack (MET)                                                                3.978


#Path 93
Startpoint: a[18].inpad[0] (.input clocked by clk)
Endpoint  : reg_A[18].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
a[18].inpad[0] (.input)                                          0.000     1.000
$abc$1152$li18_li18.in[0] (.names)                               1.519     2.519
$abc$1152$li18_li18.out[0] (.names)                              0.240     2.759
reg_A[18].D[0] (dffsre)                                          1.519     4.278
data arrival time                                                          4.278

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
reg_A[18].C[0] (dffsre)                                          1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.278
--------------------------------------------------------------------------------
slack (MET)                                                                3.978


#Path 94
Startpoint: a[19].inpad[0] (.input clocked by clk)
Endpoint  : reg_A[19].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
a[19].inpad[0] (.input)                                          0.000     1.000
$abc$1152$li19_li19.in[0] (.names)                               1.519     2.519
$abc$1152$li19_li19.out[0] (.names)                              0.240     2.759
reg_A[19].D[0] (dffsre)                                          1.519     4.278
data arrival time                                                          4.278

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
reg_A[19].C[0] (dffsre)                                          1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.278
--------------------------------------------------------------------------------
slack (MET)                                                                3.978


#Path 95
Startpoint: b[0].inpad[0] (.input clocked by clk)
Endpoint  : reg_B[0].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
b[0].inpad[0] (.input)                                           0.000     1.000
$abc$1152$li20_li20.in[0] (.names)                               1.519     2.519
$abc$1152$li20_li20.out[0] (.names)                              0.240     2.759
reg_B[0].D[0] (dffsre)                                           1.519     4.278
data arrival time                                                          4.278

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
reg_B[0].C[0] (dffsre)                                           1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.278
--------------------------------------------------------------------------------
slack (MET)                                                                3.978


#Path 96
Startpoint: a[0].inpad[0] (.input clocked by clk)
Endpoint  : reg_A[0].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
a[0].inpad[0] (.input)                                           0.000     1.000
$abc$1152$li00_li00.in[0] (.names)                               1.519     2.519
$abc$1152$li00_li00.out[0] (.names)                              0.240     2.759
reg_A[0].D[0] (dffsre)                                           1.519     4.278
data arrival time                                                          4.278

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
reg_A[0].C[0] (dffsre)                                           1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.278
--------------------------------------------------------------------------------
slack (MET)                                                                3.978


#Path 97
Startpoint: a[1].inpad[0] (.input clocked by clk)
Endpoint  : reg_A[1].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
a[1].inpad[0] (.input)                                           0.000     1.000
$abc$1152$li01_li01.in[0] (.names)                               1.519     2.519
$abc$1152$li01_li01.out[0] (.names)                              0.240     2.759
reg_A[1].D[0] (dffsre)                                           1.519     4.278
data arrival time                                                          4.278

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
reg_A[1].C[0] (dffsre)                                           1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.278
--------------------------------------------------------------------------------
slack (MET)                                                                3.978


#Path 98
Startpoint: b[1].inpad[0] (.input clocked by clk)
Endpoint  : reg_B[1].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
b[1].inpad[0] (.input)                                           0.000     1.000
$abc$1152$li21_li21.in[0] (.names)                               1.519     2.519
$abc$1152$li21_li21.out[0] (.names)                              0.240     2.759
reg_B[1].D[0] (dffsre)                                           1.519     4.278
data arrival time                                                          4.278

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
reg_B[1].C[0] (dffsre)                                           1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.278
--------------------------------------------------------------------------------
slack (MET)                                                                3.978


#Path 99
Startpoint: b[2].inpad[0] (.input clocked by clk)
Endpoint  : reg_B[2].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
b[2].inpad[0] (.input)                                           0.000     1.000
$abc$1152$li22_li22.in[0] (.names)                               1.519     2.519
$abc$1152$li22_li22.out[0] (.names)                              0.240     2.759
reg_B[2].D[0] (dffsre)                                           1.519     4.278
data arrival time                                                          4.278

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
reg_B[2].C[0] (dffsre)                                           1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.278
--------------------------------------------------------------------------------
slack (MET)                                                                3.978


#Path 100
Startpoint: b[3].inpad[0] (.input clocked by clk)
Endpoint  : reg_B[3].D[0] (dffsre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
b[3].inpad[0] (.input)                                           0.000     1.000
$abc$1152$li23_li23.in[0] (.names)                               1.519     2.519
$abc$1152$li23_li23.out[0] (.names)                              0.240     2.759
reg_B[3].D[0] (dffsre)                                           1.519     4.278
data arrival time                                                          4.278

clock clk (rise edge)                                            6.800     6.800
clock source latency                                             0.000     6.800
clk.inpad[0] (.input)                                            0.000     6.800
reg_B[3].C[0] (dffsre)                                           1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -4.278
--------------------------------------------------------------------------------
slack (MET)                                                                3.978


#End of timing report
