
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.021938                       # Number of seconds simulated
sim_ticks                                 21937634500                       # Number of ticks simulated
final_tick                                21937634500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 169374                       # Simulator instruction rate (inst/s)
host_op_rate                                   331051                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               88643708                       # Simulator tick rate (ticks/s)
host_mem_usage                                 702572                       # Number of bytes of host memory used
host_seconds                                   247.48                       # Real time elapsed on the host
sim_insts                                    41916850                       # Number of instructions simulated
sim_ops                                      81928738                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  21937634500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         105728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        5123904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5229632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       105728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        105728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2661184                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2661184                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1652                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           80061                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               81713                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        41581                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41581                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           4819480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         233566841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             238386322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      4819480                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4819480                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      121306789                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            121306789                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      121306789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          4819480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        233566841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            359693111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     41581.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1653.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     80053.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005315222250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2485                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2485                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              206506                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              39136                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       81714                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      41581                       # Number of write requests accepted
system.mem_ctrls.readBursts                     81714                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    41581                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                5229184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2660224                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5229696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2661184                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2648                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   21937610500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 81714                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                41581                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   80422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1009                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        14554                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    542.003573                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   360.269618                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   392.404542                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2249     15.45%     15.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2572     17.67%     33.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1493     10.26%     43.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1280      8.79%     52.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          866      5.95%     58.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          380      2.61%     60.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          506      3.48%     64.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          546      3.75%     67.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4662     32.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        14554                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2485                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.879276                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.828772                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    650.584168                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         2482     99.88%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.08%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2485                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2485                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.726761                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.698205                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.991808                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1595     64.19%     64.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               17      0.68%     64.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              836     33.64%     98.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               35      1.41%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2485                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst       105792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      5123392                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2660224                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 4822397.784045495093                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 233543502.605078041553                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 121263028.609579578042                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1653                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        80061                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        41581                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     74417750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2770179250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 388972069500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     45019.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34600.86                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9354562.65                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   1312609500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2844597000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  408530000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16065.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34815.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       238.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       121.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    238.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    121.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.95                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.30                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      18.32                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    71257                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   37450                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.07                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     177927.82                       # Average gap between requests
system.mem_ctrls.pageHitRate                    88.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 55520640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 29483355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               290233860                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              107735580                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1153064640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            966098700                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             71399040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      4566797250                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       909607200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1917122040                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            10073139945                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            459.171655                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          19619644250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    106992750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     487760000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   7235891750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   2368739250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1723237500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  10015013250                       # Time in different power states
system.mem_ctrls_1.actEnergy                 48473460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 25741485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               293139840                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              109223280                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         985882560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            924485280                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             49878720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      4263227220                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       392844960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       2351283660                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             9449671305                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            430.751607                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          19768300250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     62821250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     417040000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   9395928500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   1023102000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1689473000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   9349269750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  21937634500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                17034599                       # Number of BP lookups
system.cpu.branchPred.condPredicted          17034599                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            775028                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             14859399                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  146285                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               2653                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        14859399                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            9965855                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          4893544                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted       232113                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  21937634500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     8896816                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     3516605                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         80256                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         12500                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  21937634500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  21937634500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    10789410                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           473                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    26                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     21937634500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         43875270                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           11200735                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       66921684                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    17034599                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           10112140                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      31764514                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1550832                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 1305                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1820                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          161                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  10789086                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                176172                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           43743965                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.911463                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.431139                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 23233698     53.11%     53.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   831085      1.90%     55.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1188929      2.72%     57.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   871452      1.99%     59.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2064322      4.72%     64.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   846281      1.93%     66.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  3062347      7.00%     73.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  2493931      5.70%     79.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  9151920     20.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             43743965                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.388251                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.525271                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 10846880                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              13835997                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  16807515                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1478157                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 775416                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              119421125                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 775416                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 11676238                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 7087584                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2810                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  17199821                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               7002096                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              115600696                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                132186                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1081071                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  93814                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                5336491                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           144447456                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             293146469                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        163190566                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             11616                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             102640117                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 41807339                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 94                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             97                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5823307                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             10319775                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4103696                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1021137                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           295032                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  109139818                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              311756                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 101130327                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            159532                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        27522835                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     36742997                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved         188664                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      43743965                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.311869                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.353272                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            16738558     38.26%     38.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             4047596      9.25%     47.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             4276137      9.78%     57.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             4298423      9.83%     67.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             4668900     10.67%     77.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             4004729      9.15%     86.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3545212      8.10%     95.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1650609      3.77%     98.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              513801      1.17%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        43743965                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1082049     91.92%     91.92% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     91.92% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     91.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     91.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     91.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     91.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     91.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     91.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     91.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     91.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     91.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     91.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     91.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     97      0.01%     91.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     91.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      1      0.00%     91.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     4      0.00%     91.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     91.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     91.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     91.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     91.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     91.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     91.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     91.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     91.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     91.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     91.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     91.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     91.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     91.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     91.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     91.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     91.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     91.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     91.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     91.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     91.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     91.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     91.93% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  78005      6.63%     98.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 16988      1.44%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 6      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               10      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            367636      0.36%      0.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              87286604     86.31%     86.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               672159      0.66%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    40      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   9      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   26      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1892      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  311      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 346      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               4      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               7      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               2      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     87.34% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              9230623      9.13%     96.47% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3569920      3.53%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             560      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            188      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              101130327                       # Type of FU issued
system.cpu.iq.rate                           2.304951                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1177160                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011640                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          247334171                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         136965908                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     98555954                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                7140                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               8656                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         2847                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              101936245                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    3606                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           314589                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      3281973                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          318                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          162                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       949888                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           41                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          8052                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 775416                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 5624588                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                220902                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           109451574                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             31021                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              10319775                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              4103696                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             105229                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  63115                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                118208                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            162                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         419882                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       570323                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               990205                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              99269205                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               8917500                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1861122                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     12434095                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 12708708                       # Number of branches executed
system.cpu.iew.exec_stores                    3516595                       # Number of stores executed
system.cpu.iew.exec_rate                     2.262532                       # Inst execution rate
system.cpu.iew.wb_sent                       98815943                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      98558801                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  76485445                       # num instructions producing a value
system.cpu.iew.wb_consumers                 114584314                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.246341                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.667504                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        27526056                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          123092                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            775277                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     39772253                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.059947                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.633456                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     18322678     46.07%     46.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      5085087     12.79%     58.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      2243409      5.64%     64.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      5170271     13.00%     77.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1717152      4.32%     81.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1561945      3.93%     85.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1289628      3.24%     88.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       626745      1.58%     90.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      3755338      9.44%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     39772253                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             41916850                       # Number of instructions committed
system.cpu.commit.committedOps               81928738                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       10191610                       # Number of memory references committed
system.cpu.commit.loads                       7037802                       # Number of loads committed
system.cpu.commit.membars                       82044                       # Number of memory barriers committed
system.cpu.commit.branches                   11390186                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       1964                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  81539681                       # Number of committed integer instructions.
system.cpu.commit.function_calls               112983                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       184467      0.23%      0.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         71065252     86.74%     86.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          485956      0.59%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               28      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              9      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             730      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             304      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            344      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            4      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            6      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            2      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         7037463      8.59%     96.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        3153631      3.85%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          339      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          177      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          81928738                       # Class of committed instruction
system.cpu.commit.bw_lim_events               3755338                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    145471709                       # The number of ROB reads
system.cpu.rob.rob_writes                   222896509                       # The number of ROB writes
system.cpu.timesIdled                            1012                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          131305                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    41916850                       # Number of Instructions Simulated
system.cpu.committedOps                      81928738                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.046722                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.046722                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.955364                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.955364                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                134922406                       # number of integer regfile reads
system.cpu.int_regfile_writes                82497666                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      4832                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2392                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  66374621                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 41034438                       # number of cc regfile writes
system.cpu.misc_regfile_reads                39714474                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  21937634500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1018.447543                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            10999239                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            385542                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             28.529289                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1018.447543                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994578                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994578                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          913                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          111                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          23836378                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         23836378                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  21937634500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      7546230                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7546230                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      3067465                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3067465                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data     10613695                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10613695                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     10613695                       # number of overall hits
system.cpu.dcache.overall_hits::total        10613695                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1025380                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1025380                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        86343                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        86343                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data      1111723                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1111723                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1111723                       # number of overall misses
system.cpu.dcache.overall_misses::total       1111723                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  19958635500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  19958635500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5642463989                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5642463989                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  25601099489                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  25601099489                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  25601099489                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  25601099489                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      8571610                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8571610                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      3153808                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      3153808                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     11725418                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     11725418                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     11725418                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     11725418                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.119625                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.119625                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.027377                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027377                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.094813                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.094813                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.094813                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.094813                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19464.623359                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19464.623359                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65349.408626                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65349.408626                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 23028.307851                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23028.307851                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 23028.307851                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23028.307851                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       104898                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          911                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             11115                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.437517                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          911                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       374664                       # number of writebacks
system.cpu.dcache.writebacks::total            374664                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       725545                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       725545                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          634                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          634                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       726179                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       726179                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       726179                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       726179                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       299835                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       299835                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        85709                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        85709                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       385544                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       385544                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       385544                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       385544                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   5137593000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5137593000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   5554717489                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5554717489                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  10692310489                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  10692310489                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  10692310489                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10692310489                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.034980                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.034980                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.027176                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027176                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.032881                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.032881                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.032881                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.032881                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17134.734104                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17134.734104                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64809.033929                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64809.033929                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 27733.048599                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27733.048599                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 27733.048599                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27733.048599                       # average overall mshr miss latency
system.cpu.dcache.replacements                 384518                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  21937634500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  21937634500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  21937634500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           502.518045                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10788489                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1942                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5555.349640                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   502.518045                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.981481                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.981481                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          275                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          137                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          21580104                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         21580104                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  21937634500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     10786547                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10786547                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     10786547                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10786547                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10786547                       # number of overall hits
system.cpu.icache.overall_hits::total        10786547                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2534                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2534                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2534                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2534                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2534                       # number of overall misses
system.cpu.icache.overall_misses::total          2534                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    207212999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    207212999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    207212999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    207212999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    207212999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    207212999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10789081                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10789081                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     10789081                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10789081                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10789081                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10789081                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000235                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000235                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000235                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000235                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000235                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000235                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 81773.085635                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 81773.085635                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 81773.085635                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 81773.085635                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 81773.085635                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 81773.085635                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2364                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                32                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    73.875000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1432                       # number of writebacks
system.cpu.icache.writebacks::total              1432                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          590                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          590                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          590                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          590                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          590                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          590                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1944                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1944                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1944                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1944                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1944                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1944                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    165160999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    165160999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    165160999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    165160999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    165160999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    165160999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000180                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000180                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000180                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000180                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000180                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000180                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 84959.361626                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84959.361626                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 84959.361626                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84959.361626                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 84959.361626                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84959.361626                       # average overall mshr miss latency
system.cpu.icache.replacements                   1432                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  21937634500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  21937634500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  21937634500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 27997.342850                       # Cycle average of tags in use
system.l2.tags.total_refs                      773422                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     82123                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.417849                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.261106                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       320.824628                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     27644.257117                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000985                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.009791                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.843636                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.854411                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          130                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          708                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        23179                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         8751                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6269531                       # Number of tag accesses
system.l2.tags.data_accesses                  6269531                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  21937634500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks       374664                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           374664                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks         1427                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1427                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::.cpu.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::.cpu.data             24785                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 24785                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst            289                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                289                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data        280696                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            280696                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                  289                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               305481                       # number of demand (read+write) hits
system.l2.demand_hits::total                   305770                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 289                       # number of overall hits
system.l2.overall_hits::.cpu.data              305481                       # number of overall hits
system.l2.overall_hits::total                  305770                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data           60922                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               60922                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst         1655                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1655                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data        19139                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           19139                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst               1655                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              80061                       # number of demand (read+write) misses
system.l2.demand_misses::total                  81716                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1655                       # number of overall misses
system.l2.overall_misses::.cpu.data             80061                       # number of overall misses
system.l2.overall_misses::total                 81716                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data   5158996000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5158996000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst    159162000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    159162000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data   1693101000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1693101000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst    159162000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   6852097000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7011259000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    159162000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   6852097000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7011259000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks       374664                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       374664                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks         1427                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1427                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         85707                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             85707                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst         1944                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1944                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data       299835                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        299835                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst             1944                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           385542                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               387486                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1944                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          385542                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              387486                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.710817                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.710817                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.851337                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.851337                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.063832                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.063832                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.851337                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.207658                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.210888                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.851337                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.207658                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.210888                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84681.986803                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84681.986803                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 96170.392749                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96170.392749                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 88463.399342                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88463.399342                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 96170.392749                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85585.953211                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85800.320623                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 96170.392749                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85585.953211                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85800.320623                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               41581                       # number of writebacks
system.l2.writebacks::total                     41581                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.data        60922                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          60922                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1654                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1654                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        19139                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        19139                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst          1654                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         80061                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             81715                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1654                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        80061                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            81715                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   4549776000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4549776000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    142587000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    142587000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1501711000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1501711000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst    142587000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   6051487000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6194074000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    142587000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   6051487000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6194074000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.710817                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.710817                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.850823                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.850823                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.063832                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.063832                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.850823                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.207658                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.210885                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.850823                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.207658                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.210885                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74681.986803                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74681.986803                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 86207.376058                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86207.376058                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78463.399342                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78463.399342                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 86207.376058                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75585.953211                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75800.942299                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 86207.376058                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75585.953211                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75800.942299                       # average overall mshr miss latency
system.l2.replacements                          49355                       # number of replacements
system.membus.snoop_filter.tot_requests        130522                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        48809                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  21937634500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              20791                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        41581                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7227                       # Transaction distribution
system.membus.trans_dist::ReadExReq             60922                       # Transaction distribution
system.membus.trans_dist::ReadExResp            60922                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         20792                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       212235                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       212235                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 212235                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7890816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      7890816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7890816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             81714                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   81714    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               81714                       # Request fanout histogram
system.membus.reqLayer2.occupancy           313313500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          431621000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       773438                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       385955                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           16                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            548                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          548                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  21937634500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            301777                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       416245                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1432                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           17628                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            85707                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           85707                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1944                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       299835                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5318                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1155606                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1160924                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       215936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     48653184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               48869120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           49355                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2661184                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           436843                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001303                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.036067                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 436274     99.87%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    569      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             436843                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          762815000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2915495                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         578314000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
