{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1462748406266 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1462748406273 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May  8 19:00:05 2016 " "Processing started: Sun May  8 19:00:05 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1462748406273 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1462748406273 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off box -c box " "Command: quartus_map --read_settings_files=on --write_settings_files=off box -c box" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1462748406273 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1462748407499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "box.vhd 2 1 " "Found 2 design units, including 1 entities, in source file box.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 box-rtl " "Found design unit 1: box-rtl" {  } { { "box.vhd" "" { Text "/mnt/export/home/tyokota/cs232/finalFinal/box/box.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1462748409092 ""} { "Info" "ISGN_ENTITY_NAME" "1 box " "Found entity 1: box" {  } { { "box.vhd" "" { Text "/mnt/export/home/tyokota/cs232/finalFinal/box/box.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1462748409092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1462748409092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGAdrive.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VGAdrive.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGAdrive-behaviour1 " "Found design unit 1: VGAdrive-behaviour1" {  } { { "VGAdrive.vhd" "" { Text "/mnt/export/home/tyokota/cs232/finalFinal/box/VGAdrive.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1462748409127 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGAdrive " "Found entity 1: VGAdrive" {  } { { "VGAdrive.vhd" "" { Text "/mnt/export/home/tyokota/cs232/finalFinal/box/VGAdrive.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1462748409127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1462748409127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/tyokota/cs232/finalFinal/box/decdriver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /export/home/tyokota/cs232/finalFinal/box/decdriver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decdriver-rtl " "Found design unit 1: decdriver-rtl" {  } { { "/export/home/tyokota/cs232/finalFinal/box/decdriver.vhd" "" { Text "/export/home/tyokota/cs232/finalFinal/box/decdriver.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1462748409157 ""} { "Info" "ISGN_ENTITY_NAME" "1 decdriver " "Found entity 1: decdriver" {  } { { "/export/home/tyokota/cs232/finalFinal/box/decdriver.vhd" "" { Text "/export/home/tyokota/cs232/finalFinal/box/decdriver.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1462748409157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1462748409157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decdriver2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decdriver2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decdriver2-rtl " "Found design unit 1: decdriver2-rtl" {  } { { "decdriver2.vhd" "" { Text "/mnt/export/home/tyokota/cs232/finalFinal/box/decdriver2.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1462748409187 ""} { "Info" "ISGN_ENTITY_NAME" "1 decdriver2 " "Found entity 1: decdriver2" {  } { { "decdriver2.vhd" "" { Text "/mnt/export/home/tyokota/cs232/finalFinal/box/decdriver2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1462748409187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1462748409187 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "debounce.vhd " "Can't analyze file -- file debounce.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1462748409215 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "/export/home/tyokota/cs232/finalFinal/box/debounce.vhd " "Can't analyze file -- file /export/home/tyokota/cs232/finalFinal/box/debounce.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1462748409238 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "box " "Elaborating entity \"box\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1462748409581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGAdrive VGAdrive:VGA " "Elaborating entity \"VGAdrive\" for hierarchy \"VGAdrive:VGA\"" {  } { { "box.vhd" "VGA" { Text "/mnt/export/home/tyokota/cs232/finalFinal/box/box.vhd" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1462748409956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decdriver decdriver:SegDisplay1 " "Elaborating entity \"decdriver\" for hierarchy \"decdriver:SegDisplay1\"" {  } { { "box.vhd" "SegDisplay1" { Text "/mnt/export/home/tyokota/cs232/finalFinal/box/box.vhd" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1462748409966 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[0\] decdriver.vhd(42) " "Inferred latch for \"result2\[0\]\" at decdriver.vhd(42)" {  } { { "/export/home/tyokota/cs232/finalFinal/box/decdriver.vhd" "" { Text "/export/home/tyokota/cs232/finalFinal/box/decdriver.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1462748409975 "|box|decdriver:SegDisplayScore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[1\] decdriver.vhd(42) " "Inferred latch for \"result2\[1\]\" at decdriver.vhd(42)" {  } { { "/export/home/tyokota/cs232/finalFinal/box/decdriver.vhd" "" { Text "/export/home/tyokota/cs232/finalFinal/box/decdriver.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1462748409975 "|box|decdriver:SegDisplayScore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[2\] decdriver.vhd(42) " "Inferred latch for \"result2\[2\]\" at decdriver.vhd(42)" {  } { { "/export/home/tyokota/cs232/finalFinal/box/decdriver.vhd" "" { Text "/export/home/tyokota/cs232/finalFinal/box/decdriver.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1462748409975 "|box|decdriver:SegDisplayScore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[3\] decdriver.vhd(42) " "Inferred latch for \"result2\[3\]\" at decdriver.vhd(42)" {  } { { "/export/home/tyokota/cs232/finalFinal/box/decdriver.vhd" "" { Text "/export/home/tyokota/cs232/finalFinal/box/decdriver.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1462748409975 "|box|decdriver:SegDisplayScore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[4\] decdriver.vhd(42) " "Inferred latch for \"result2\[4\]\" at decdriver.vhd(42)" {  } { { "/export/home/tyokota/cs232/finalFinal/box/decdriver.vhd" "" { Text "/export/home/tyokota/cs232/finalFinal/box/decdriver.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1462748409976 "|box|decdriver:SegDisplayScore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[5\] decdriver.vhd(42) " "Inferred latch for \"result2\[5\]\" at decdriver.vhd(42)" {  } { { "/export/home/tyokota/cs232/finalFinal/box/decdriver.vhd" "" { Text "/export/home/tyokota/cs232/finalFinal/box/decdriver.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1462748409976 "|box|decdriver:SegDisplayScore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[6\] decdriver.vhd(42) " "Inferred latch for \"result2\[6\]\" at decdriver.vhd(42)" {  } { { "/export/home/tyokota/cs232/finalFinal/box/decdriver.vhd" "" { Text "/export/home/tyokota/cs232/finalFinal/box/decdriver.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1462748409976 "|box|decdriver:SegDisplayScore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[0\] decdriver.vhd(23) " "Inferred latch for \"result1\[0\]\" at decdriver.vhd(23)" {  } { { "/export/home/tyokota/cs232/finalFinal/box/decdriver.vhd" "" { Text "/export/home/tyokota/cs232/finalFinal/box/decdriver.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1462748409976 "|box|decdriver:SegDisplayScore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[1\] decdriver.vhd(23) " "Inferred latch for \"result1\[1\]\" at decdriver.vhd(23)" {  } { { "/export/home/tyokota/cs232/finalFinal/box/decdriver.vhd" "" { Text "/export/home/tyokota/cs232/finalFinal/box/decdriver.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1462748409976 "|box|decdriver:SegDisplayScore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[2\] decdriver.vhd(23) " "Inferred latch for \"result1\[2\]\" at decdriver.vhd(23)" {  } { { "/export/home/tyokota/cs232/finalFinal/box/decdriver.vhd" "" { Text "/export/home/tyokota/cs232/finalFinal/box/decdriver.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1462748409976 "|box|decdriver:SegDisplayScore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[3\] decdriver.vhd(23) " "Inferred latch for \"result1\[3\]\" at decdriver.vhd(23)" {  } { { "/export/home/tyokota/cs232/finalFinal/box/decdriver.vhd" "" { Text "/export/home/tyokota/cs232/finalFinal/box/decdriver.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1462748409976 "|box|decdriver:SegDisplayScore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[4\] decdriver.vhd(23) " "Inferred latch for \"result1\[4\]\" at decdriver.vhd(23)" {  } { { "/export/home/tyokota/cs232/finalFinal/box/decdriver.vhd" "" { Text "/export/home/tyokota/cs232/finalFinal/box/decdriver.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1462748409977 "|box|decdriver:SegDisplayScore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[5\] decdriver.vhd(23) " "Inferred latch for \"result1\[5\]\" at decdriver.vhd(23)" {  } { { "/export/home/tyokota/cs232/finalFinal/box/decdriver.vhd" "" { Text "/export/home/tyokota/cs232/finalFinal/box/decdriver.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1462748409977 "|box|decdriver:SegDisplayScore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[6\] decdriver.vhd(23) " "Inferred latch for \"result1\[6\]\" at decdriver.vhd(23)" {  } { { "/export/home/tyokota/cs232/finalFinal/box/decdriver.vhd" "" { Text "/export/home/tyokota/cs232/finalFinal/box/decdriver.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1462748409977 "|box|decdriver:SegDisplayScore"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decdriver2 decdriver2:SegDisplay2 " "Elaborating entity \"decdriver2\" for hierarchy \"decdriver2:SegDisplay2\"" {  } { { "box.vhd" "SegDisplay2" { Text "/mnt/export/home/tyokota/cs232/finalFinal/box/box.vhd" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1462748409979 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[0\] decdriver2.vhd(42) " "Inferred latch for \"result2\[0\]\" at decdriver2.vhd(42)" {  } { { "decdriver2.vhd" "" { Text "/mnt/export/home/tyokota/cs232/finalFinal/box/decdriver2.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1462748409986 "|box|decdriver2:SegDisplay2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[1\] decdriver2.vhd(42) " "Inferred latch for \"result2\[1\]\" at decdriver2.vhd(42)" {  } { { "decdriver2.vhd" "" { Text "/mnt/export/home/tyokota/cs232/finalFinal/box/decdriver2.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1462748409987 "|box|decdriver2:SegDisplay2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[2\] decdriver2.vhd(42) " "Inferred latch for \"result2\[2\]\" at decdriver2.vhd(42)" {  } { { "decdriver2.vhd" "" { Text "/mnt/export/home/tyokota/cs232/finalFinal/box/decdriver2.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1462748409987 "|box|decdriver2:SegDisplay2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[3\] decdriver2.vhd(42) " "Inferred latch for \"result2\[3\]\" at decdriver2.vhd(42)" {  } { { "decdriver2.vhd" "" { Text "/mnt/export/home/tyokota/cs232/finalFinal/box/decdriver2.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1462748409987 "|box|decdriver2:SegDisplay2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[4\] decdriver2.vhd(42) " "Inferred latch for \"result2\[4\]\" at decdriver2.vhd(42)" {  } { { "decdriver2.vhd" "" { Text "/mnt/export/home/tyokota/cs232/finalFinal/box/decdriver2.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1462748409987 "|box|decdriver2:SegDisplay2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[5\] decdriver2.vhd(42) " "Inferred latch for \"result2\[5\]\" at decdriver2.vhd(42)" {  } { { "decdriver2.vhd" "" { Text "/mnt/export/home/tyokota/cs232/finalFinal/box/decdriver2.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1462748409987 "|box|decdriver2:SegDisplay2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[6\] decdriver2.vhd(42) " "Inferred latch for \"result2\[6\]\" at decdriver2.vhd(42)" {  } { { "decdriver2.vhd" "" { Text "/mnt/export/home/tyokota/cs232/finalFinal/box/decdriver2.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1462748409987 "|box|decdriver2:SegDisplay2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[0\] decdriver2.vhd(23) " "Inferred latch for \"result1\[0\]\" at decdriver2.vhd(23)" {  } { { "decdriver2.vhd" "" { Text "/mnt/export/home/tyokota/cs232/finalFinal/box/decdriver2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1462748409987 "|box|decdriver2:SegDisplay2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[1\] decdriver2.vhd(23) " "Inferred latch for \"result1\[1\]\" at decdriver2.vhd(23)" {  } { { "decdriver2.vhd" "" { Text "/mnt/export/home/tyokota/cs232/finalFinal/box/decdriver2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1462748409988 "|box|decdriver2:SegDisplay2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[2\] decdriver2.vhd(23) " "Inferred latch for \"result1\[2\]\" at decdriver2.vhd(23)" {  } { { "decdriver2.vhd" "" { Text "/mnt/export/home/tyokota/cs232/finalFinal/box/decdriver2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1462748409988 "|box|decdriver2:SegDisplay2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[3\] decdriver2.vhd(23) " "Inferred latch for \"result1\[3\]\" at decdriver2.vhd(23)" {  } { { "decdriver2.vhd" "" { Text "/mnt/export/home/tyokota/cs232/finalFinal/box/decdriver2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1462748409988 "|box|decdriver2:SegDisplay2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[4\] decdriver2.vhd(23) " "Inferred latch for \"result1\[4\]\" at decdriver2.vhd(23)" {  } { { "decdriver2.vhd" "" { Text "/mnt/export/home/tyokota/cs232/finalFinal/box/decdriver2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1462748409988 "|box|decdriver2:SegDisplay2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[5\] decdriver2.vhd(23) " "Inferred latch for \"result1\[5\]\" at decdriver2.vhd(23)" {  } { { "decdriver2.vhd" "" { Text "/mnt/export/home/tyokota/cs232/finalFinal/box/decdriver2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1462748409988 "|box|decdriver2:SegDisplay2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[6\] decdriver2.vhd(23) " "Inferred latch for \"result1\[6\]\" at decdriver2.vhd(23)" {  } { { "decdriver2.vhd" "" { Text "/mnt/export/home/tyokota/cs232/finalFinal/box/decdriver2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1462748409988 "|box|decdriver2:SegDisplay2"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seglight2\[1\] GND " "Pin \"seglight2\[1\]\" is stuck at GND" {  } { { "box.vhd" "" { Text "/mnt/export/home/tyokota/cs232/finalFinal/box/box.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1462748419776 "|box|seglight2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seglight2\[2\] GND " "Pin \"seglight2\[2\]\" is stuck at GND" {  } { { "box.vhd" "" { Text "/mnt/export/home/tyokota/cs232/finalFinal/box/box.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1462748419776 "|box|seglight2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seglight2\[6\] VCC " "Pin \"seglight2\[6\]\" is stuck at VCC" {  } { { "box.vhd" "" { Text "/mnt/export/home/tyokota/cs232/finalFinal/box/box.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1462748419776 "|box|seglight2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seglight4\[1\] GND " "Pin \"seglight4\[1\]\" is stuck at GND" {  } { { "box.vhd" "" { Text "/mnt/export/home/tyokota/cs232/finalFinal/box/box.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1462748419776 "|box|seglight4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seglight4\[2\] GND " "Pin \"seglight4\[2\]\" is stuck at GND" {  } { { "box.vhd" "" { Text "/mnt/export/home/tyokota/cs232/finalFinal/box/box.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1462748419776 "|box|seglight4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seglight4\[6\] VCC " "Pin \"seglight4\[6\]\" is stuck at VCC" {  } { { "box.vhd" "" { Text "/mnt/export/home/tyokota/cs232/finalFinal/box/box.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1462748419776 "|box|seglight4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[0\] GND " "Pin \"g\[0\]\" is stuck at GND" {  } { { "box.vhd" "" { Text "/mnt/export/home/tyokota/cs232/finalFinal/box/box.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1462748419776 "|box|g[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1462748419776 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1462748422238 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1462748422238 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1011 " "Implemented 1011 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1462748422693 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1462748422693 ""} { "Info" "ICUT_CUT_TM_LCELLS" "960 " "Implemented 960 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1462748422693 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1462748422693 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "355 " "Peak virtual memory: 355 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1462748422834 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May  8 19:00:22 2016 " "Processing ended: Sun May  8 19:00:22 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1462748422834 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1462748422834 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1462748422834 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1462748422834 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1462748424859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1462748424865 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May  8 19:00:24 2016 " "Processing started: Sun May  8 19:00:24 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1462748424865 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1462748424865 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off box -c box " "Command: quartus_fit --read_settings_files=off --write_settings_files=off box -c box" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1462748424866 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1462748425200 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "box EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"box\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1462748425288 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1462748425334 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1462748425334 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1462748425670 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1462748426161 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1462748426161 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1462748426161 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1462748426161 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "/opt/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/opt/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/mnt/export/home/tyokota/cs232/finalFinal/box/" { { 0 { 0 ""} 0 1419 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1462748426173 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "/opt/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/opt/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/mnt/export/home/tyokota/cs232/finalFinal/box/" { { 0 { 0 ""} 0 1420 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1462748426173 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "/opt/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1/quartus/linux/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "/opt/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/mnt/export/home/tyokota/cs232/finalFinal/box/" { { 0 { 0 ""} 0 1421 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1462748426173 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1462748426173 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "22 " "TimeQuest Timing Analyzer is analyzing 22 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1462748426454 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "box.sdc " "Synopsys Design Constraints File file not found: 'box.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1462748426457 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1462748426458 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1462748426472 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN A12 (CLK9, LVDSCLK4p, Input)) " "Automatically promoted node clk (placed in PIN A12 (CLK9, LVDSCLK4p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1462748426576 ""}  } { { "/opt/altera/12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1/quartus/linux/pin_planner.ppl" { clk } } } { "/opt/altera/12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "box.vhd" "" { Text "/mnt/export/home/tyokota/cs232/finalFinal/box/box.vhd" 17 0 0 } } { "/opt/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/mnt/export/home/tyokota/cs232/finalFinal/box/" { { 0 { 0 ""} 0 53 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1462748426576 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1462748426833 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1462748426836 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1462748426836 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1462748426841 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1462748426844 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1462748426846 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1462748426846 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1462748426848 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1462748426910 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1462748426912 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1462748426912 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1462748426957 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1462748427692 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1462748428113 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1462748428128 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1462748430502 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1462748430502 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1462748431237 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X25_Y14 X37_Y27 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } { { "loc" "" { Generic "/mnt/export/home/tyokota/cs232/finalFinal/box/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} 25 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1462748433203 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1462748433203 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1462748437143 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1462748437156 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1462748437156 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1462748437207 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "42 " "Found 42 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seglight1\[0\] 0 " "Pin \"seglight1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1462748437264 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seglight1\[1\] 0 " "Pin \"seglight1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1462748437264 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seglight1\[2\] 0 " "Pin \"seglight1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1462748437264 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seglight1\[3\] 0 " "Pin \"seglight1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1462748437264 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seglight1\[4\] 0 " "Pin \"seglight1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1462748437264 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seglight1\[5\] 0 " "Pin \"seglight1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1462748437264 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seglight1\[6\] 0 " "Pin \"seglight1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1462748437264 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seglight2\[0\] 0 " "Pin \"seglight2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1462748437264 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seglight2\[1\] 0 " "Pin \"seglight2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1462748437264 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seglight2\[2\] 0 " "Pin \"seglight2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1462748437264 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seglight2\[3\] 0 " "Pin \"seglight2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1462748437264 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seglight2\[4\] 0 " "Pin \"seglight2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1462748437264 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seglight2\[5\] 0 " "Pin \"seglight2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1462748437264 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seglight2\[6\] 0 " "Pin \"seglight2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1462748437264 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seglight3\[0\] 0 " "Pin \"seglight3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1462748437264 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seglight3\[1\] 0 " "Pin \"seglight3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1462748437264 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seglight3\[2\] 0 " "Pin \"seglight3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1462748437264 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seglight3\[3\] 0 " "Pin \"seglight3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1462748437264 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seglight3\[4\] 0 " "Pin \"seglight3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1462748437264 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seglight3\[5\] 0 " "Pin \"seglight3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1462748437264 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seglight3\[6\] 0 " "Pin \"seglight3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1462748437264 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seglight4\[0\] 0 " "Pin \"seglight4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1462748437264 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seglight4\[1\] 0 " "Pin \"seglight4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1462748437264 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seglight4\[2\] 0 " "Pin \"seglight4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1462748437264 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seglight4\[3\] 0 " "Pin \"seglight4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1462748437264 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seglight4\[4\] 0 " "Pin \"seglight4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1462748437264 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seglight4\[5\] 0 " "Pin \"seglight4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1462748437264 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seglight4\[6\] 0 " "Pin \"seglight4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1462748437264 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hsync 0 " "Pin \"hsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1462748437264 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vsync 0 " "Pin \"vsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1462748437264 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r\[0\] 0 " "Pin \"r\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1462748437264 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r\[1\] 0 " "Pin \"r\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1462748437264 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r\[2\] 0 " "Pin \"r\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1462748437264 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r\[3\] 0 " "Pin \"r\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1462748437264 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[0\] 0 " "Pin \"g\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1462748437264 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[1\] 0 " "Pin \"g\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1462748437264 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[2\] 0 " "Pin \"g\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1462748437264 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[3\] 0 " "Pin \"g\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1462748437264 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[0\] 0 " "Pin \"b\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1462748437264 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[1\] 0 " "Pin \"b\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1462748437264 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[2\] 0 " "Pin \"b\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1462748437264 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[3\] 0 " "Pin \"b\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1462748437264 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1462748437264 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1462748437540 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1462748437624 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1462748437917 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1462748438380 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1462748438451 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "507 " "Peak virtual memory: 507 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1462748439643 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May  8 19:00:39 2016 " "Processing ended: Sun May  8 19:00:39 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1462748439643 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1462748439643 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1462748439643 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1462748439643 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1462748441898 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1462748441905 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May  8 19:00:41 2016 " "Processing started: Sun May  8 19:00:41 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1462748441905 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1462748441905 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off box -c box " "Command: quartus_asm --read_settings_files=off --write_settings_files=off box -c box" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1462748441906 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1462748443378 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1462748443467 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "322 " "Peak virtual memory: 322 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1462748444345 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May  8 19:00:44 2016 " "Processing ended: Sun May  8 19:00:44 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1462748444345 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1462748444345 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1462748444345 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1462748444345 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1462748444581 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1462748446458 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1462748446467 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May  8 19:00:45 2016 " "Processing started: Sun May  8 19:00:45 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1462748446467 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1462748446467 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta box -c box " "Command: quartus_sta box -c box" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1462748446468 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1462748447073 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1462748447433 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1462748447515 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1462748447515 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "22 " "TimeQuest Timing Analyzer is analyzing 22 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1462748447731 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "box.sdc " "Synopsys Design Constraints File file not found: 'box.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1462748447880 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1462748447881 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1462748447885 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1462748447885 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1462748447895 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1462748447957 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1462748448019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.704 " "Worst-case setup slack is -11.704" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1462748448054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1462748448054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.704      -834.133 clk  " "  -11.704      -834.133 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1462748448054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1462748448054 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.445 " "Worst-case hold slack is 0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1462748448096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1462748448096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 clk  " "    0.445         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1462748448096 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1462748448096 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1462748448126 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1462748448156 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.631 " "Worst-case minimum pulse width slack is -1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1462748448186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1462748448186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631      -199.595 clk  " "   -1.631      -199.595 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1462748448186 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1462748448186 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1462748448421 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1462748448424 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1462748448489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.793 " "Worst-case setup slack is -3.793" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1462748448524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1462748448524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.793      -225.447 clk  " "   -3.793      -225.447 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1462748448524 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1462748448524 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1462748448566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1462748448566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clk  " "    0.215         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1462748448566 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1462748448566 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1462748448602 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1462748448638 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1462748448674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1462748448674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -163.380 clk  " "   -1.380      -163.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1462748448674 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1462748448674 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1462748448885 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1462748449033 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1462748449035 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "326 " "Peak virtual memory: 326 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1462748449473 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May  8 19:00:49 2016 " "Processing ended: Sun May  8 19:00:49 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1462748449473 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1462748449473 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1462748449473 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1462748449473 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1462748451960 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1462748451984 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May  8 19:00:51 2016 " "Processing started: Sun May  8 19:00:51 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1462748451984 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1462748451984 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off box -c box " "Command: quartus_eda --read_settings_files=off --write_settings_files=off box -c box" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1462748451985 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "box.vho\", \"box_fast.vho box_vhd.sdo box_vhd_fast.sdo /mnt/export/home/tyokota/cs232/finalFinal/box/simulation/modelsim/ simulation " "Generated files \"box.vho\", \"box_fast.vho\", \"box_vhd.sdo\" and \"box_vhd_fast.sdo\" in directory \"/mnt/export/home/tyokota/cs232/finalFinal/box/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1 1462748453481 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "304 " "Peak virtual memory: 304 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1462748453716 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May  8 19:00:53 2016 " "Processing ended: Sun May  8 19:00:53 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1462748453716 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1462748453716 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1462748453716 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1462748453716 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 18 s " "Quartus II Full Compilation was successful. 0 errors, 18 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1462748453938 ""}
