Release 13.2 - xst O.61xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: h_bridge_wrapper.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "h_bridge_wrapper.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "h_bridge_wrapper"
Output Format                      : NGC
Target Device                      : xc3s200-4-ft256

---- Source Options
Top Module Name                    : h_bridge_wrapper
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../src/h_bridge.v" in library work
Module <h_bridge> compiled
Compiling verilog file "../src/h_bridge_wrapper.v" in library work
Module <switch> compiled
Module <h_bridge_wrapper> compiled
No errors in compilation
Analysis of file <"h_bridge_wrapper.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <h_bridge_wrapper> in library <work>.

Analyzing hierarchy for module <h_bridge> in library <work>.

Analyzing hierarchy for module <switch> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <h_bridge_wrapper>.
Module <h_bridge_wrapper> is correct for synthesis.
 
Analyzing module <h_bridge> in library <work>.
Module <h_bridge> is correct for synthesis.
 
Analyzing module <switch> in library <work>.
Module <switch> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <switch>.
    Related source file is "../src/h_bridge.v".
    Found 3-bit up counter for signal <count>.
    Found 3-bit comparator greatequal for signal <count$cmp_ge0000> created at line 114.
    Found 1-bit register for signal <out_n>.
    Found 1-bit register for signal <out_p>.
    Found 3-bit comparator less for signal <out_p$cmp_lt0000> created at line 114.
    Found 1-bit xor2 for signal <out_p$xor0000> created at line 106.
    Found 1-bit xor2 for signal <out_p$xor0001> created at line 106.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <switch> synthesized.


Synthesizing Unit <h_bridge>.
    Related source file is "../src/h_bridge.v".
    Found 1-bit register for signal <output_enable_watchdog>.
    Found 20-bit register for signal <watch_cnt>.
    Found 20-bit adder for signal <watch_cnt$addsub0000> created at line 44.
    Found 20-bit comparator greater for signal <watch_cnt$cmp_gt0000> created at line 42.
    Found 1-bit xor2 for signal <watch_cnt$xor0000> created at line 35.
    Found 1-bit register for signal <watch_rst>.
    Summary:
	inferred  22 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <h_bridge> synthesized.


Synthesizing Unit <h_bridge_wrapper>.
    Related source file is "../src/h_bridge_wrapper.v".
    Register <F13> equivalent to <D14> has been removed
    Register <N16> equivalent to <E14> has been removed
    Register <P15> equivalent to <E14> has been removed
    Found 1-bit register for signal <D14>.
    Found 1-bit register for signal <E13>.
    Found 1-bit register for signal <E14>.
    Found 1-bit register for signal <F14>.
    Found 1-bit register for signal <G13>.
    Found 1-bit register for signal <G14>.
    Found 1-bit register for signal <N15>.
    Found 1-bit register for signal <R16>.
    Found 1-bit register for signal <sample_clk>.
    Found 1-bit register for signal <watchdog>.
    Found 32-bit register for signal <counter>.
    Found 32-bit comparator greatequal for signal <counter$cmp_ge0000> created at line 43.
    Found 32-bit comparator greatequal for signal <counter$cmp_ge0001> created at line 51.
    Found 32-bit comparator less for signal <counter$cmp_lt0000> created at line 41.
    Found 32-bit comparator less for signal <counter$cmp_lt0001> created at line 49.
    Found 32-bit 4-to-1 multiplexer for signal <counter$mux0000>.
    Found 32-bit adder for signal <counter$share0000>.
    Found 4-bit up counter for signal <counter2>.
    Found 4-bit comparator less for signal <counter2$cmp_lt0000> created at line 79.
    Found 20-bit up counter for signal <counter3>.
    Found 20-bit comparator less for signal <counter3$cmp_lt0000> created at line 178.
    Found 20-bit comparator greatequal for signal <E13$cmp_ge0000> created at line 158.
    Found 20-bit comparator greatequal for signal <E13$cmp_ge0001> created at line 141.
    Found 20-bit comparator greatequal for signal <E13$cmp_ge0002> created at line 124.
    Found 20-bit comparator greater for signal <E13$cmp_gt0000> created at line 107.
    Found 20-bit comparator lessequal for signal <E13$cmp_le0000> created at line 158.
    Found 20-bit comparator lessequal for signal <E13$cmp_le0001> created at line 141.
    Found 20-bit comparator lessequal for signal <E13$cmp_le0002> created at line 124.
    Found 20-bit comparator lessequal for signal <E13$cmp_le0003> created at line 107.
    Found 1-bit register for signal <sw1>.
    Found 1-bit register for signal <sw2>.
    Found 1-bit register for signal <sw3>.
    Summary:
	inferred   2 Counter(s).
	inferred  45 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  14 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <h_bridge_wrapper> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 20-bit adder                                          : 1
 32-bit adder                                          : 1
# Counters                                             : 5
 20-bit up counter                                     : 1
 3-bit up counter                                      : 3
 4-bit up counter                                      : 1
# Registers                                            : 23
 1-bit register                                        : 21
 20-bit register                                       : 1
 32-bit register                                       : 1
# Comparators                                          : 21
 20-bit comparator greatequal                          : 3
 20-bit comparator greater                             : 2
 20-bit comparator less                                : 1
 20-bit comparator lessequal                           : 4
 3-bit comparator greatequal                           : 3
 3-bit comparator less                                 : 3
 32-bit comparator greatequal                          : 2
 32-bit comparator less                                : 2
 4-bit comparator less                                 : 1
# Multiplexers                                         : 1
 32-bit 4-to-1 multiplexer                             : 1
# Xors                                                 : 7
 1-bit xor2                                            : 7

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 20-bit adder                                          : 1
 32-bit adder                                          : 1
# Counters                                             : 5
 20-bit up counter                                     : 1
 3-bit up counter                                      : 3
 4-bit up counter                                      : 1
# Registers                                            : 73
 Flip-Flops                                            : 73
# Comparators                                          : 21
 20-bit comparator greatequal                          : 3
 20-bit comparator greater                             : 2
 20-bit comparator less                                : 1
 20-bit comparator lessequal                           : 4
 3-bit comparator greatequal                           : 3
 3-bit comparator less                                 : 3
 32-bit comparator greatequal                          : 2
 32-bit comparator less                                : 2
 4-bit comparator less                                 : 1
# Multiplexers                                         : 1
 32-bit 4-to-1 multiplexer                             : 1
# Xors                                                 : 7
 1-bit xor2                                            : 7

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <h_bridge_wrapper> ...

Optimizing unit <switch> ...

Optimizing unit <h_bridge> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block h_bridge_wrapper, actual ratio is 8.
FlipFlop watchdog has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 107
 Flip-Flops                                            : 107

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : h_bridge_wrapper.ngr
Top Level Output File Name         : h_bridge_wrapper
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 24

Cell Usage :
# BELS                             : 577
#      GND                         : 1
#      INV                         : 31
#      LUT1                        : 93
#      LUT2                        : 61
#      LUT2_D                      : 4
#      LUT2_L                      : 2
#      LUT3                        : 21
#      LUT3_L                      : 1
#      LUT4                        : 101
#      LUT4_D                      : 1
#      LUT4_L                      : 4
#      MUXCY                       : 183
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 72
# FlipFlops/Latches                : 107
#      FD                          : 21
#      FDE                         : 8
#      FDR                         : 13
#      FDRE                        : 56
#      FDS                         : 2
#      FDSE                        : 7
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 3
#      OBUF                        : 20
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                      164  out of   1920     8%  
 Number of Slice Flip Flops:            105  out of   3840     2%  
 Number of 4 input LUTs:                319  out of   3840     8%  
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of    173    13%  
    IOB Flip Flops:                       2
 Number of GCLKs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 63    |
sample_clk_OBUF1                   | BUFG                   | 44    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.425ns (Maximum Frequency: 106.096MHz)
   Minimum input arrival time before clock: 6.938ns
   Maximum output required time after clock: 8.828ns
   Maximum combinational path delay: 9.857ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.425ns (frequency: 106.096MHz)
  Total number of paths / destination ports: 6826 / 178
-------------------------------------------------------------------------
Delay:               9.425ns (Levels of Logic = 14)
  Source:            counter_3 (FF)
  Destination:       counter_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: counter_3 to counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.720   1.216  counter_3 (counter_3)
     LUT1:I0->O            1   0.551   0.000  Mcompar_counter_cmp_lt0000_cy<0>_rt (Mcompar_counter_cmp_lt0000_cy<0>_rt)
     MUXCY:S->O            1   0.500   0.000  Mcompar_counter_cmp_lt0000_cy<0> (Mcompar_counter_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_counter_cmp_lt0000_cy<1> (Mcompar_counter_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_counter_cmp_lt0000_cy<2> (Mcompar_counter_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_counter_cmp_lt0000_cy<3> (Mcompar_counter_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_counter_cmp_lt0000_cy<4> (Mcompar_counter_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_counter_cmp_lt0000_cy<5> (Mcompar_counter_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_counter_cmp_lt0000_cy<6> (Mcompar_counter_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_counter_cmp_lt0000_cy<7> (Mcompar_counter_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_counter_cmp_lt0000_cy<8> (Mcompar_counter_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_counter_cmp_lt0000_cy<9> (Mcompar_counter_cmp_lt0000_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_counter_cmp_lt0000_cy<10> (Mcompar_counter_cmp_lt0000_cy<10>)
     MUXCY:CI->O          35   0.303   2.065  Mcompar_counter_cmp_lt0000_cy<11> (Mcompar_counter_cmp_lt0000_cy<11>)
     LUT2:I1->O           32   0.551   1.853  counter_and00011 (counter_and0001)
     FDSE:S                    1.026          counter_0
    ----------------------------------------
    Total                      9.425ns (4.291ns logic, 5.134ns route)
                                       (45.5% logic, 54.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sample_clk_OBUF1'
  Clock period: 7.531ns (frequency: 132.784MHz)
  Total number of paths / destination ports: 923 / 74
-------------------------------------------------------------------------
Delay:               7.531ns (Levels of Logic = 8)
  Source:            h1/watch_cnt_0 (FF)
  Destination:       h1/watch_cnt_19 (FF)
  Source Clock:      sample_clk_OBUF1 rising
  Destination Clock: sample_clk_OBUF1 rising

  Data Path: h1/watch_cnt_0 to h1/watch_cnt_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              3   0.720   1.246  h1/watch_cnt_0 (h1/watch_cnt_0)
     LUT4:I0->O            1   0.551   0.000  h1/Mcompar_watch_cnt_cmp_gt0000_lut<0> (h1/Mcompar_watch_cnt_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.500   0.000  h1/Mcompar_watch_cnt_cmp_gt0000_cy<0> (h1/Mcompar_watch_cnt_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  h1/Mcompar_watch_cnt_cmp_gt0000_cy<1> (h1/Mcompar_watch_cnt_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  h1/Mcompar_watch_cnt_cmp_gt0000_cy<2> (h1/Mcompar_watch_cnt_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  h1/Mcompar_watch_cnt_cmp_gt0000_cy<3> (h1/Mcompar_watch_cnt_cmp_gt0000_cy<3>)
     MUXCY:CI->O           3   0.303   1.102  h1/Mcompar_watch_cnt_cmp_gt0000_cy<4> (h1/Mcompar_watch_cnt_cmp_gt0000_cy<4>)
     LUT4_D:I1->O         18   0.551   1.612  h1/watch_cnt_mux0000<0>121 (h1/N11)
     LUT2:I1->O            1   0.551   0.000  h1/watch_cnt_mux0000<8>11 (h1/watch_cnt_mux0000<8>1)
     FD:D                      0.203          h1/watch_cnt_11
    ----------------------------------------
    Total                      7.531ns (3.571ns logic, 3.960ns route)
                                       (47.4% logic, 52.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 102 / 102
-------------------------------------------------------------------------
Offset:              6.460ns (Levels of Logic = 2)
  Source:            clk_select (PAD)
  Destination:       counter_0 (FF)
  Destination Clock: clk rising

  Data Path: clk_select to counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   0.821   2.209  clk_select_IBUF (clk_select_IBUF)
     LUT2:I0->O           32   0.551   1.853  counter_and00011 (counter_and0001)
     FDSE:S                    1.026          counter_0
    ----------------------------------------
    Total                      6.460ns (2.398ns logic, 4.062ns route)
                                       (37.1% logic, 62.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sample_clk_OBUF1'
  Total number of paths / destination ports: 50 / 50
-------------------------------------------------------------------------
Offset:              6.938ns (Levels of Logic = 3)
  Source:            enable (PAD)
  Destination:       h1/switch1/out_p (FF)
  Destination Clock: sample_clk_OBUF1 rising

  Data Path: enable to h1/switch1/out_p
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            23   0.821   1.896  enable_IBUF (enable_IBUF)
     LUT2_D:I1->O          2   0.551   1.216  h1/switch3/out_p_and0000_SW0 (N12)
     LUT4:I0->O            2   0.551   0.877  h1/switch2/out_p_and0000 (h1/switch2/out_p_and0000)
     FDRE:R                    1.026          h1/switch2/out_p
    ----------------------------------------
    Total                      6.938ns (2.949ns logic, 3.989ns route)
                                       (42.5% logic, 57.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Offset:              7.271ns (Levels of Logic = 1)
  Source:            E14 (FF)
  Destination:       E14 (PAD)
  Source Clock:      clk rising

  Data Path: E14 to E14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             3   0.720   0.907  E14 (P15_OBUF)
     OBUF:I->O                 5.644          E14_OBUF (E14)
    ----------------------------------------
    Total                      7.271ns (6.364ns logic, 0.907ns route)
                                       (87.5% logic, 12.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sample_clk_OBUF1'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              8.828ns (Levels of Logic = 2)
  Source:            h1/switch1/out_n (FF)
  Destination:       sw1_n (PAD)
  Source Clock:      sample_clk_OBUF1 rising

  Data Path: h1/switch1/out_n to sw1_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.720   1.112  h1/switch1/out_n (h1/switch1/out_n)
     LUT2:I1->O            1   0.551   0.801  h1/switch1/gate_drive_n1 (sw1_n_OBUF)
     OBUF:I->O                 5.644          sw1_n_OBUF (sw1_n)
    ----------------------------------------
    Total                      8.828ns (6.915ns logic, 1.913ns route)
                                       (78.3% logic, 21.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Delay:               9.857ns (Levels of Logic = 3)
  Source:            enable (PAD)
  Destination:       sw1_n (PAD)

  Data Path: enable to sw1_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            23   0.821   2.040  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.551   0.801  h1/switch3/gate_drive_p1 (sw3_p_OBUF)
     OBUF:I->O                 5.644          sw3_p_OBUF (sw3_p)
    ----------------------------------------
    Total                      9.857ns (7.016ns logic, 2.841ns route)
                                       (71.2% logic, 28.8% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.99 secs
 
--> 

Total memory usage is 210764 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

