<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - trace.lcov_info_final - /src/bloaty/third_party/capstone/arch/AArch64/AArch64GenAsmWriter.inc</title>
  <link rel="stylesheet" type="text/css" href="../../../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../../../index.html">top level</a> - <a href="index.html">src/bloaty/third_party/capstone/arch/AArch64</a> - AArch64GenAsmWriter.inc<span style="font-size: 80%;"> (source / <a href="AArch64GenAsmWriter.inc.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">trace.lcov_info_final</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">5786</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2025-07-14 15:12:49</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">3</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</a>
<a name="2"><span class="lineNum">       2 </span>            : |*                                                                            *|</a>
<a name="3"><span class="lineNum">       3 </span>            : |*Assembly Writer Source Fragment                                             *|</a>
<a name="4"><span class="lineNum">       4 </span>            : |*                                                                            *|</a>
<a name="5"><span class="lineNum">       5 </span>            : |* Automatically generated file, do not edit!                                 *|</a>
<a name="6"><span class="lineNum">       6 </span>            : |*                                                                            *|</a>
<a name="7"><span class="lineNum">       7 </span>            : \*===----------------------------------------------------------------------===*/</a>
<a name="8"><span class="lineNum">       8 </span>            : </a>
<a name="9"><span class="lineNum">       9 </span>            : /* Capstone Disassembly Engine, http://www.capstone-engine.org */</a>
<a name="10"><span class="lineNum">      10 </span>            : /* By Nguyen Anh Quynh &lt;aquynh@gmail.com&gt;, 2013-2015 */</a>
<a name="11"><span class="lineNum">      11 </span>            : </a>
<a name="12"><span class="lineNum">      12 </span>            : /// printInstruction - This method is automatically generated by tablegen</a>
<a name="13"><span class="lineNum">      13 </span>            : /// from the instruction set description.</a>
<a name="14"><span class="lineNum">      14 </span><span class="lineNoCov">          0 : static void printInstruction(MCInst *MI, SStream *O, MCRegisterInfo *MRI)</span></a>
<a name="15"><span class="lineNum">      15 </span>            : {</a>
<a name="16"><span class="lineNum">      16 </span><span class="lineNoCov">          0 :   static const uint32_t OpInfo[] = {</span></a>
<a name="17"><span class="lineNum">      17 </span>            :     0U, // PHI</a>
<a name="18"><span class="lineNum">      18 </span>            :     0U, // INLINEASM</a>
<a name="19"><span class="lineNum">      19 </span>            :     0U, // CFI_INSTRUCTION</a>
<a name="20"><span class="lineNum">      20 </span>            :     0U, // EH_LABEL</a>
<a name="21"><span class="lineNum">      21 </span>            :     0U, // GC_LABEL</a>
<a name="22"><span class="lineNum">      22 </span>            :     0U, // KILL</a>
<a name="23"><span class="lineNum">      23 </span>            :     0U, // EXTRACT_SUBREG</a>
<a name="24"><span class="lineNum">      24 </span>            :     0U, // INSERT_SUBREG</a>
<a name="25"><span class="lineNum">      25 </span>            :     0U, // IMPLICIT_DEF</a>
<a name="26"><span class="lineNum">      26 </span>            :     0U, // SUBREG_TO_REG</a>
<a name="27"><span class="lineNum">      27 </span>            :     0U, // COPY_TO_REGCLASS</a>
<a name="28"><span class="lineNum">      28 </span>            :     2694U,      // DBG_VALUE</a>
<a name="29"><span class="lineNum">      29 </span>            :     0U, // REG_SEQUENCE</a>
<a name="30"><span class="lineNum">      30 </span>            :     0U, // COPY</a>
<a name="31"><span class="lineNum">      31 </span>            :     2687U,      // BUNDLE</a>
<a name="32"><span class="lineNum">      32 </span>            :     2704U,      // LIFETIME_START</a>
<a name="33"><span class="lineNum">      33 </span>            :     2674U,      // LIFETIME_END</a>
<a name="34"><span class="lineNum">      34 </span>            :     0U, // STACKMAP</a>
<a name="35"><span class="lineNum">      35 </span>            :     0U, // PATCHPOINT</a>
<a name="36"><span class="lineNum">      36 </span>            :     0U, // LOAD_STACK_GUARD</a>
<a name="37"><span class="lineNum">      37 </span>            :     0U, // STATEPOINT</a>
<a name="38"><span class="lineNum">      38 </span>            :     0U, // FRAME_ALLOC</a>
<a name="39"><span class="lineNum">      39 </span>            :     6182U,      // ABSv16i8</a>
<a name="40"><span class="lineNum">      40 </span>            :     553920550U, // ABSv1i64</a>
<a name="41"><span class="lineNum">      41 </span>            :     1074272294U,        // ABSv2i32</a>
<a name="42"><span class="lineNum">      42 </span>            :     1611405350U,        // ABSv2i64</a>
<a name="43"><span class="lineNum">      43 </span>            :     2148538406U,        // ABSv4i16</a>
<a name="44"><span class="lineNum">      44 </span>            :     2685671462U,        // ABSv4i32</a>
<a name="45"><span class="lineNum">      45 </span>            :     3222804518U,        // ABSv8i16</a>
<a name="46"><span class="lineNum">      46 </span>            :     3759937574U,        // ABSv8i8</a>
<a name="47"><span class="lineNum">      47 </span>            :     17049662U,  // ADCSWr</a>
<a name="48"><span class="lineNum">      48 </span>            :     17049662U,  // ADCSXr</a>
<a name="49"><span class="lineNum">      49 </span>            :     17048298U,  // ADCWr</a>
<a name="50"><span class="lineNum">      50 </span>            :     17048298U,  // ADCXr</a>
<a name="51"><span class="lineNum">      51 </span>            :     537400863U, // ADDHNv2i64_v2i32</a>
<a name="52"><span class="lineNum">      52 </span>            :     571748634U, // ADDHNv2i64_v4i32</a>
<a name="53"><span class="lineNum">      53 </span>            :     1074796063U,        // ADDHNv4i32_v4i16</a>
<a name="54"><span class="lineNum">      54 </span>            :     1108881690U,        // ADDHNv4i32_v8i16</a>
<a name="55"><span class="lineNum">      55 </span>            :     1644179738U,        // ADDHNv8i16_v16i8</a>
<a name="56"><span class="lineNum">      56 </span>            :     1612453407U,        // ADDHNv8i16_v8i8</a>
<a name="57"><span class="lineNum">      57 </span>            :     2147489464U,        // ADDPv16i8</a>
<a name="58"><span class="lineNum">      58 </span>            :     2684884664U,        // ADDPv2i32</a>
<a name="59"><span class="lineNum">      59 </span>            :     537663160U, // ADDPv2i64</a>
<a name="60"><span class="lineNum">      60 </span>            :     1610884792U,        // ADDPv2i64p</a>
<a name="61"><span class="lineNum">      61 </span>            :     3222279864U,        // ADDPv4i16</a>
<a name="62"><span class="lineNum">      62 </span>            :     1075058360U,        // ADDPv4i32</a>
<a name="63"><span class="lineNum">      63 </span>            :     1612191416U,        // ADDPv8i16</a>
<a name="64"><span class="lineNum">      64 </span>            :     3759937208U,        // ADDPv8i8</a>
<a name="65"><span class="lineNum">      65 </span>            :     17049674U,  // ADDSWri</a>
<a name="66"><span class="lineNum">      66 </span>            :     0U, // ADDSWrr</a>
<a name="67"><span class="lineNum">      67 </span>            :     17049674U,  // ADDSWrs</a>
<a name="68"><span class="lineNum">      68 </span>            :     17049674U,  // ADDSWrx</a>
<a name="69"><span class="lineNum">      69 </span>            :     17049674U,  // ADDSXri</a>
<a name="70"><span class="lineNum">      70 </span>            :     0U, // ADDSXrr</a>
<a name="71"><span class="lineNum">      71 </span>            :     17049674U,  // ADDSXrs</a>
<a name="72"><span class="lineNum">      72 </span>            :     17049674U,  // ADDSXrx</a>
<a name="73"><span class="lineNum">      73 </span>            :     17049674U,  // ADDSXrx64</a>
<a name="74"><span class="lineNum">      74 </span>            :     272671U,    // ADDVv16i8v</a>
<a name="75"><span class="lineNum">      75 </span>            :     2147756319U,        // ADDVv4i16v</a>
<a name="76"><span class="lineNum">      76 </span>            :     2684627231U,        // ADDVv4i32v</a>
<a name="77"><span class="lineNum">      77 </span>            :     3221498143U,        // ADDVv8i16v</a>
<a name="78"><span class="lineNum">      78 </span>            :     3758369055U,        // ADDVv8i8v</a>
<a name="79"><span class="lineNum">      79 </span>            :     17048359U,  // ADDWri</a>
<a name="80"><span class="lineNum">      80 </span>            :     0U, // ADDWrr</a>
<a name="81"><span class="lineNum">      81 </span>            :     17048359U,  // ADDWrs</a>
<a name="82"><span class="lineNum">      82 </span>            :     17048359U,  // ADDWrx</a>
<a name="83"><span class="lineNum">      83 </span>            :     17048359U,  // ADDXri</a>
<a name="84"><span class="lineNum">      84 </span>            :     0U, // ADDXrr</a>
<a name="85"><span class="lineNum">      85 </span>            :     17048359U,  // ADDXrs</a>
<a name="86"><span class="lineNum">      86 </span>            :     17048359U,  // ADDXrx</a>
<a name="87"><span class="lineNum">      87 </span>            :     17048359U,  // ADDXrx64</a>
<a name="88"><span class="lineNum">      88 </span>            :     2147488551U,        // ADDv16i8</a>
<a name="89"><span class="lineNum">      89 </span>            :     17048359U,  // ADDv1i64</a>
<a name="90"><span class="lineNum">      90 </span>            :     2684883751U,        // ADDv2i32</a>
<a name="91"><span class="lineNum">      91 </span>            :     537662247U, // ADDv2i64</a>
<a name="92"><span class="lineNum">      92 </span>            :     3222278951U,        // ADDv4i16</a>
<a name="93"><span class="lineNum">      93 </span>            :     1075057447U,        // ADDv4i32</a>
<a name="94"><span class="lineNum">      94 </span>            :     1612190503U,        // ADDv8i16</a>
<a name="95"><span class="lineNum">      95 </span>            :     3759936295U,        // ADDv8i8</a>
<a name="96"><span class="lineNum">      96 </span>            :     0U, // ADJCALLSTACKDOWN</a>
<a name="97"><span class="lineNum">      97 </span>            :     0U, // ADJCALLSTACKUP</a>
<a name="98"><span class="lineNum">      98 </span>            :     553920403U, // ADR</a>
<a name="99"><span class="lineNum">      99 </span>            :     50603811U,  // ADRP</a>
<a name="100"><span class="lineNum">     100 </span>            :     33567598U,  // AESDrr</a>
<a name="101"><span class="lineNum">     101 </span>            :     33567656U,  // AESErr</a>
<a name="102"><span class="lineNum">     102 </span>            :     4852U,      // AESIMCrr</a>
<a name="103"><span class="lineNum">     103 </span>            :     4860U,      // AESMCrr</a>
<a name="104"><span class="lineNum">     104 </span>            :     17049680U,  // ANDSWri</a>
<a name="105"><span class="lineNum">     105 </span>            :     0U, // ANDSWrr</a>
<a name="106"><span class="lineNum">     106 </span>            :     17049680U,  // ANDSWrs</a>
<a name="107"><span class="lineNum">     107 </span>            :     17049680U,  // ANDSXri</a>
<a name="108"><span class="lineNum">     108 </span>            :     0U, // ANDSXrr</a>
<a name="109"><span class="lineNum">     109 </span>            :     17049680U,  // ANDSXrs</a>
<a name="110"><span class="lineNum">     110 </span>            :     17048425U,  // ANDWri</a>
<a name="111"><span class="lineNum">     111 </span>            :     0U, // ANDWrr</a>
<a name="112"><span class="lineNum">     112 </span>            :     17048425U,  // ANDWrs</a>
<a name="113"><span class="lineNum">     113 </span>            :     17048425U,  // ANDXri</a>
<a name="114"><span class="lineNum">     114 </span>            :     0U, // ANDXrr</a>
<a name="115"><span class="lineNum">     115 </span>            :     17048425U,  // ANDXrs</a>
<a name="116"><span class="lineNum">     116 </span>            :     2147488617U,        // ANDv16i8</a>
<a name="117"><span class="lineNum">     117 </span>            :     3759936361U,        // ANDv8i8</a>
<a name="118"><span class="lineNum">     118 </span>            :     17049553U,  // ASRVWr</a>
<a name="119"><span class="lineNum">     119 </span>            :     17049553U,  // ASRVXr</a>
<a name="120"><span class="lineNum">     120 </span>            :     16935U,     // B</a>
<a name="121"><span class="lineNum">     121 </span>            :     67380710U,  // BFMWri</a>
<a name="122"><span class="lineNum">     122 </span>            :     67380710U,  // BFMXri</a>
<a name="123"><span class="lineNum">     123 </span>            :     0U, // BICSWrr</a>
<a name="124"><span class="lineNum">     124 </span>            :     17049668U,  // BICSWrs</a>
<a name="125"><span class="lineNum">     125 </span>            :     0U, // BICSXrr</a>
<a name="126"><span class="lineNum">     126 </span>            :     17049668U,  // BICSXrs</a>
<a name="127"><span class="lineNum">     127 </span>            :     0U, // BICWrr</a>
<a name="128"><span class="lineNum">     128 </span>            :     17048303U,  // BICWrs</a>
<a name="129"><span class="lineNum">     129 </span>            :     0U, // BICXrr</a>
<a name="130"><span class="lineNum">     130 </span>            :     17048303U,  // BICXrs</a>
<a name="131"><span class="lineNum">     131 </span>            :     2147488495U,        // BICv16i8</a>
<a name="132"><span class="lineNum">     132 </span>            :     84423407U,  // BICv2i32</a>
<a name="133"><span class="lineNum">     133 </span>            :     84947695U,  // BICv4i16</a>
<a name="134"><span class="lineNum">     134 </span>            :     85209839U,  // BICv4i32</a>
<a name="135"><span class="lineNum">     135 </span>            :     85471983U,  // BICv8i16</a>
<a name="136"><span class="lineNum">     136 </span>            :     3759936239U,        // BICv8i8</a>
<a name="137"><span class="lineNum">     137 </span>            :     2147488704U,        // BIFv16i8</a>
<a name="138"><span class="lineNum">     138 </span>            :     3759936448U,        // BIFv8i8</a>
<a name="139"><span class="lineNum">     139 </span>            :     2181052603U,        // BITv16i8</a>
<a name="140"><span class="lineNum">     140 </span>            :     3793500347U,        // BITv8i8</a>
<a name="141"><span class="lineNum">     141 </span>            :     17641U,     // BL</a>
<a name="142"><span class="lineNum">     142 </span>            :     2107319U,   // BLR</a>
<a name="143"><span class="lineNum">     143 </span>            :     2107279U,   // BR</a>
<a name="144"><span class="lineNum">     144 </span>            :     21688U,     // BRK</a>
<a name="145"><span class="lineNum">     145 </span>            :     2181051810U,        // BSLv16i8</a>
<a name="146"><span class="lineNum">     146 </span>            :     3793499554U,        // BSLv8i8</a>
<a name="147"><span class="lineNum">     147 </span>            :     27247U,     // Bcc</a>
<a name="148"><span class="lineNum">     148 </span>            :     100936257U, // CBNZW</a>
<a name="149"><span class="lineNum">     149 </span>            :     100936257U, // CBNZX</a>
<a name="150"><span class="lineNum">     150 </span>            :     100936242U, // CBZW</a>
<a name="151"><span class="lineNum">     151 </span>            :     100936242U, // CBZX</a>
<a name="152"><span class="lineNum">     152 </span>            :     17049144U,  // CCMNWi</a>
<a name="153"><span class="lineNum">     153 </span>            :     17049144U,  // CCMNWr</a>
<a name="154"><span class="lineNum">     154 </span>            :     17049144U,  // CCMNXi</a>
<a name="155"><span class="lineNum">     155 </span>            :     17049144U,  // CCMNXr</a>
<a name="156"><span class="lineNum">     156 </span>            :     17049316U,  // CCMPWi</a>
<a name="157"><span class="lineNum">     157 </span>            :     17049316U,  // CCMPWr</a>
<a name="158"><span class="lineNum">     158 </span>            :     17049316U,  // CCMPXi</a>
<a name="159"><span class="lineNum">     159 </span>            :     17049316U,  // CCMPXr</a>
<a name="160"><span class="lineNum">     160 </span>            :     2107924U,   // CLREX</a>
<a name="161"><span class="lineNum">     161 </span>            :     553920604U, // CLSWr</a>
<a name="162"><span class="lineNum">     162 </span>            :     553920604U, // CLSXr</a>
<a name="163"><span class="lineNum">     163 </span>            :     6236U,      // CLSv16i8</a>
<a name="164"><span class="lineNum">     164 </span>            :     1074272348U,        // CLSv2i32</a>
<a name="165"><span class="lineNum">     165 </span>            :     2148538460U,        // CLSv4i16</a>
<a name="166"><span class="lineNum">     166 </span>            :     2685671516U,        // CLSv4i32</a>
<a name="167"><span class="lineNum">     167 </span>            :     3222804572U,        // CLSv8i16</a>
<a name="168"><span class="lineNum">     168 </span>            :     3759937628U,        // CLSv8i8</a>
<a name="169"><span class="lineNum">     169 </span>            :     553921084U, // CLZWr</a>
<a name="170"><span class="lineNum">     170 </span>            :     553921084U, // CLZXr</a>
<a name="171"><span class="lineNum">     171 </span>            :     6716U,      // CLZv16i8</a>
<a name="172"><span class="lineNum">     172 </span>            :     1074272828U,        // CLZv2i32</a>
<a name="173"><span class="lineNum">     173 </span>            :     2148538940U,        // CLZv4i16</a>
<a name="174"><span class="lineNum">     174 </span>            :     2685671996U,        // CLZv4i32</a>
<a name="175"><span class="lineNum">     175 </span>            :     3222805052U,        // CLZv8i16</a>
<a name="176"><span class="lineNum">     176 </span>            :     3759938108U,        // CLZv8i8</a>
<a name="177"><span class="lineNum">     177 </span>            :     2147489643U,        // CMEQv16i8</a>
<a name="178"><span class="lineNum">     178 </span>            :     5995U,      // CMEQv16i8rz</a>
<a name="179"><span class="lineNum">     179 </span>            :     17049451U,  // CMEQv1i64</a>
<a name="180"><span class="lineNum">     180 </span>            :     553920363U, // CMEQv1i64rz</a>
<a name="181"><span class="lineNum">     181 </span>            :     2684884843U,        // CMEQv2i32</a>
<a name="182"><span class="lineNum">     182 </span>            :     1074272107U,        // CMEQv2i32rz</a>
<a name="183"><span class="lineNum">     183 </span>            :     537663339U, // CMEQv2i64</a>
<a name="184"><span class="lineNum">     184 </span>            :     1611405163U,        // CMEQv2i64rz</a>
<a name="185"><span class="lineNum">     185 </span>            :     3222280043U,        // CMEQv4i16</a>
<a name="186"><span class="lineNum">     186 </span>            :     2148538219U,        // CMEQv4i16rz</a>
<a name="187"><span class="lineNum">     187 </span>            :     1075058539U,        // CMEQv4i32</a>
<a name="188"><span class="lineNum">     188 </span>            :     2685671275U,        // CMEQv4i32rz</a>
<a name="189"><span class="lineNum">     189 </span>            :     1612191595U,        // CMEQv8i16</a>
<a name="190"><span class="lineNum">     190 </span>            :     3222804331U,        // CMEQv8i16rz</a>
<a name="191"><span class="lineNum">     191 </span>            :     3759937387U,        // CMEQv8i8</a>
<a name="192"><span class="lineNum">     192 </span>            :     3759937387U,        // CMEQv8i8rz</a>
<a name="193"><span class="lineNum">     193 </span>            :     2147488636U,        // CMGEv16i8</a>
<a name="194"><span class="lineNum">     194 </span>            :     4988U,      // CMGEv16i8rz</a>
<a name="195"><span class="lineNum">     195 </span>            :     17048444U,  // CMGEv1i64</a>
<a name="196"><span class="lineNum">     196 </span>            :     553919356U, // CMGEv1i64rz</a>
<a name="197"><span class="lineNum">     197 </span>            :     2684883836U,        // CMGEv2i32</a>
<a name="198"><span class="lineNum">     198 </span>            :     1074271100U,        // CMGEv2i32rz</a>
<a name="199"><span class="lineNum">     199 </span>            :     537662332U, // CMGEv2i64</a>
<a name="200"><span class="lineNum">     200 </span>            :     1611404156U,        // CMGEv2i64rz</a>
<a name="201"><span class="lineNum">     201 </span>            :     3222279036U,        // CMGEv4i16</a>
<a name="202"><span class="lineNum">     202 </span>            :     2148537212U,        // CMGEv4i16rz</a>
<a name="203"><span class="lineNum">     203 </span>            :     1075057532U,        // CMGEv4i32</a>
<a name="204"><span class="lineNum">     204 </span>            :     2685670268U,        // CMGEv4i32rz</a>
<a name="205"><span class="lineNum">     205 </span>            :     1612190588U,        // CMGEv8i16</a>
<a name="206"><span class="lineNum">     206 </span>            :     3222803324U,        // CMGEv8i16rz</a>
<a name="207"><span class="lineNum">     207 </span>            :     3759936380U,        // CMGEv8i8</a>
<a name="208"><span class="lineNum">     208 </span>            :     3759936380U,        // CMGEv8i8rz</a>
<a name="209"><span class="lineNum">     209 </span>            :     2147489972U,        // CMGTv16i8</a>
<a name="210"><span class="lineNum">     210 </span>            :     6324U,      // CMGTv16i8rz</a>
<a name="211"><span class="lineNum">     211 </span>            :     17049780U,  // CMGTv1i64</a>
<a name="212"><span class="lineNum">     212 </span>            :     553920692U, // CMGTv1i64rz</a>
<a name="213"><span class="lineNum">     213 </span>            :     2684885172U,        // CMGTv2i32</a>
<a name="214"><span class="lineNum">     214 </span>            :     1074272436U,        // CMGTv2i32rz</a>
<a name="215"><span class="lineNum">     215 </span>            :     537663668U, // CMGTv2i64</a>
<a name="216"><span class="lineNum">     216 </span>            :     1611405492U,        // CMGTv2i64rz</a>
<a name="217"><span class="lineNum">     217 </span>            :     3222280372U,        // CMGTv4i16</a>
<a name="218"><span class="lineNum">     218 </span>            :     2148538548U,        // CMGTv4i16rz</a>
<a name="219"><span class="lineNum">     219 </span>            :     1075058868U,        // CMGTv4i32</a>
<a name="220"><span class="lineNum">     220 </span>            :     2685671604U,        // CMGTv4i32rz</a>
<a name="221"><span class="lineNum">     221 </span>            :     1612191924U,        // CMGTv8i16</a>
<a name="222"><span class="lineNum">     222 </span>            :     3222804660U,        // CMGTv8i16rz</a>
<a name="223"><span class="lineNum">     223 </span>            :     3759937716U,        // CMGTv8i8</a>
<a name="224"><span class="lineNum">     224 </span>            :     3759937716U,        // CMGTv8i8rz</a>
<a name="225"><span class="lineNum">     225 </span>            :     2147488916U,        // CMHIv16i8</a>
<a name="226"><span class="lineNum">     226 </span>            :     17048724U,  // CMHIv1i64</a>
<a name="227"><span class="lineNum">     227 </span>            :     2684884116U,        // CMHIv2i32</a>
<a name="228"><span class="lineNum">     228 </span>            :     537662612U, // CMHIv2i64</a>
<a name="229"><span class="lineNum">     229 </span>            :     3222279316U,        // CMHIv4i16</a>
<a name="230"><span class="lineNum">     230 </span>            :     1075057812U,        // CMHIv4i32</a>
<a name="231"><span class="lineNum">     231 </span>            :     1612190868U,        // CMHIv8i16</a>
<a name="232"><span class="lineNum">     232 </span>            :     3759936660U,        // CMHIv8i8</a>
<a name="233"><span class="lineNum">     233 </span>            :     2147489878U,        // CMHSv16i8</a>
<a name="234"><span class="lineNum">     234 </span>            :     17049686U,  // CMHSv1i64</a>
<a name="235"><span class="lineNum">     235 </span>            :     2684885078U,        // CMHSv2i32</a>
<a name="236"><span class="lineNum">     236 </span>            :     537663574U, // CMHSv2i64</a>
<a name="237"><span class="lineNum">     237 </span>            :     3222280278U,        // CMHSv4i16</a>
<a name="238"><span class="lineNum">     238 </span>            :     1075058774U,        // CMHSv4i32</a>
<a name="239"><span class="lineNum">     239 </span>            :     1612191830U,        // CMHSv8i16</a>
<a name="240"><span class="lineNum">     240 </span>            :     3759937622U,        // CMHSv8i8</a>
<a name="241"><span class="lineNum">     241 </span>            :     4995U,      // CMLEv16i8rz</a>
<a name="242"><span class="lineNum">     242 </span>            :     553919363U, // CMLEv1i64rz</a>
<a name="243"><span class="lineNum">     243 </span>            :     1074271107U,        // CMLEv2i32rz</a>
<a name="244"><span class="lineNum">     244 </span>            :     1611404163U,        // CMLEv2i64rz</a>
<a name="245"><span class="lineNum">     245 </span>            :     2148537219U,        // CMLEv4i16rz</a>
<a name="246"><span class="lineNum">     246 </span>            :     2685670275U,        // CMLEv4i32rz</a>
<a name="247"><span class="lineNum">     247 </span>            :     3222803331U,        // CMLEv8i16rz</a>
<a name="248"><span class="lineNum">     248 </span>            :     3759936387U,        // CMLEv8i8rz</a>
<a name="249"><span class="lineNum">     249 </span>            :     6342U,      // CMLTv16i8rz</a>
<a name="250"><span class="lineNum">     250 </span>            :     553920710U, // CMLTv1i64rz</a>
<a name="251"><span class="lineNum">     251 </span>            :     1074272454U,        // CMLTv2i32rz</a>
<a name="252"><span class="lineNum">     252 </span>            :     1611405510U,        // CMLTv2i64rz</a>
<a name="253"><span class="lineNum">     253 </span>            :     2148538566U,        // CMLTv4i16rz</a>
<a name="254"><span class="lineNum">     254 </span>            :     2685671622U,        // CMLTv4i32rz</a>
<a name="255"><span class="lineNum">     255 </span>            :     3222804678U,        // CMLTv8i16rz</a>
<a name="256"><span class="lineNum">     256 </span>            :     3759937734U,        // CMLTv8i8rz</a>
<a name="257"><span class="lineNum">     257 </span>            :     2147490013U,        // CMTSTv16i8</a>
<a name="258"><span class="lineNum">     258 </span>            :     17049821U,  // CMTSTv1i64</a>
<a name="259"><span class="lineNum">     259 </span>            :     2684885213U,        // CMTSTv2i32</a>
<a name="260"><span class="lineNum">     260 </span>            :     537663709U, // CMTSTv2i64</a>
<a name="261"><span class="lineNum">     261 </span>            :     3222280413U,        // CMTSTv4i16</a>
<a name="262"><span class="lineNum">     262 </span>            :     1075058909U,        // CMTSTv4i32</a>
<a name="263"><span class="lineNum">     263 </span>            :     1612191965U,        // CMTSTv8i16</a>
<a name="264"><span class="lineNum">     264 </span>            :     3759937757U,        // CMTSTv8i8</a>
<a name="265"><span class="lineNum">     265 </span>            :     6348U,      // CNTv16i8</a>
<a name="266"><span class="lineNum">     266 </span>            :     3759937740U,        // CNTv8i8</a>
<a name="267"><span class="lineNum">     267 </span>            :     272763U,    // CPYi16</a>
<a name="268"><span class="lineNum">     268 </span>            :     537143675U, // CPYi32</a>
<a name="269"><span class="lineNum">     269 </span>            :     1074014587U,        // CPYi64</a>
<a name="270"><span class="lineNum">     270 </span>            :     1610885499U,        // CPYi8</a>
<a name="271"><span class="lineNum">     271 </span>            :     17048098U,  // CRC32Brr</a>
<a name="272"><span class="lineNum">     272 </span>            :     17048106U,  // CRC32CBrr</a>
<a name="273"><span class="lineNum">     273 </span>            :     17048575U,  // CRC32CHrr</a>
<a name="274"><span class="lineNum">     274 </span>            :     17050039U,  // CRC32CWrr</a>
<a name="275"><span class="lineNum">     275 </span>            :     17050123U,  // CRC32CXrr</a>
<a name="276"><span class="lineNum">     276 </span>            :     17048558U,  // CRC32Hrr</a>
<a name="277"><span class="lineNum">     277 </span>            :     17050017U,  // CRC32Wrr</a>
<a name="278"><span class="lineNum">     278 </span>            :     17050092U,  // CRC32Xrr</a>
<a name="279"><span class="lineNum">     279 </span>            :     17048888U,  // CSELWr</a>
<a name="280"><span class="lineNum">     280 </span>            :     17048888U,  // CSELXr</a>
<a name="281"><span class="lineNum">     281 </span>            :     17048323U,  // CSINCWr</a>
<a name="282"><span class="lineNum">     282 </span>            :     17048323U,  // CSINCXr</a>
<a name="283"><span class="lineNum">     283 </span>            :     17049971U,  // CSINVWr</a>
<a name="284"><span class="lineNum">     284 </span>            :     17049971U,  // CSINVXr</a>
<a name="285"><span class="lineNum">     285 </span>            :     17048544U,  // CSNEGWr</a>
<a name="286"><span class="lineNum">     286 </span>            :     17048544U,  // CSNEGXr</a>
<a name="287"><span class="lineNum">     287 </span>            :     20524U,     // DCPS1</a>
<a name="288"><span class="lineNum">     288 </span>            :     20889U,     // DCPS2</a>
<a name="289"><span class="lineNum">     289 </span>            :     20938U,     // DCPS3</a>
<a name="290"><span class="lineNum">     290 </span>            :     29235U,     // DMB</a>
<a name="291"><span class="lineNum">     291 </span>            :     2719U,      // DRPS</a>
<a name="292"><span class="lineNum">     292 </span>            :     29324U,     // DSB</a>
<a name="293"><span class="lineNum">     293 </span>            :     553654070U, // DUPv16i8gpr</a>
<a name="294"><span class="lineNum">     294 </span>            :     1610618678U,        // DUPv16i8lane</a>
<a name="295"><span class="lineNum">     295 </span>            :     554178358U, // DUPv2i32gpr</a>
<a name="296"><span class="lineNum">     296 </span>            :     537401142U, // DUPv2i32lane</a>
<a name="297"><span class="lineNum">     297 </span>            :     554440502U, // DUPv2i64gpr</a>
<a name="298"><span class="lineNum">     298 </span>            :     1074534198U,        // DUPv2i64lane</a>
<a name="299"><span class="lineNum">     299 </span>            :     554702646U, // DUPv4i16gpr</a>
<a name="300"><span class="lineNum">     300 </span>            :     1054518U,   // DUPv4i16lane</a>
<a name="301"><span class="lineNum">     301 </span>            :     554964790U, // DUPv4i32gpr</a>
<a name="302"><span class="lineNum">     302 </span>            :     538187574U, // DUPv4i32lane</a>
<a name="303"><span class="lineNum">     303 </span>            :     555226934U, // DUPv8i16gpr</a>
<a name="304"><span class="lineNum">     304 </span>            :     1578806U,   // DUPv8i16lane</a>
<a name="305"><span class="lineNum">     305 </span>            :     555489078U, // DUPv8i8gpr</a>
<a name="306"><span class="lineNum">     306 </span>            :     1612453686U,        // DUPv8i8lane</a>
<a name="307"><span class="lineNum">     307 </span>            :     0U, // EONWrr</a>
<a name="308"><span class="lineNum">     308 </span>            :     17049150U,  // EONWrs</a>
<a name="309"><span class="lineNum">     309 </span>            :     0U, // EONXrr</a>
<a name="310"><span class="lineNum">     310 </span>            :     17049150U,  // EONXrs</a>
<a name="311"><span class="lineNum">     311 </span>            :     17049538U,  // EORWri</a>
<a name="312"><span class="lineNum">     312 </span>            :     0U, // EORWrr</a>
<a name="313"><span class="lineNum">     313 </span>            :     17049538U,  // EORWrs</a>
<a name="314"><span class="lineNum">     314 </span>            :     17049538U,  // EORXri</a>
<a name="315"><span class="lineNum">     315 </span>            :     0U, // EORXrr</a>
<a name="316"><span class="lineNum">     316 </span>            :     17049538U,  // EORXrs</a>
<a name="317"><span class="lineNum">     317 </span>            :     2147489730U,        // EORv16i8</a>
<a name="318"><span class="lineNum">     318 </span>            :     3759937474U,        // EORv8i8</a>
<a name="319"><span class="lineNum">     319 </span>            :     2724U,      // ERET</a>
<a name="320"><span class="lineNum">     320 </span>            :     17049585U,  // EXTRWrri</a>
<a name="321"><span class="lineNum">     321 </span>            :     17049585U,  // EXTRXrri</a>
<a name="322"><span class="lineNum">     322 </span>            :     2147490026U,        // EXTv16i8</a>
<a name="323"><span class="lineNum">     323 </span>            :     3759937770U,        // EXTv8i8</a>
<a name="324"><span class="lineNum">     324 </span>            :     0U, // F128CSEL</a>
<a name="325"><span class="lineNum">     325 </span>            :     17048340U,  // FABD32</a>
<a name="326"><span class="lineNum">     326 </span>            :     17048340U,  // FABD64</a>
<a name="327"><span class="lineNum">     327 </span>            :     2684883732U,        // FABDv2f32</a>
<a name="328"><span class="lineNum">     328 </span>            :     537662228U, // FABDv2f64</a>
<a name="329"><span class="lineNum">     329 </span>            :     1075057428U,        // FABDv4f32</a>
<a name="330"><span class="lineNum">     330 </span>            :     553920549U, // FABSDr</a>
<a name="331"><span class="lineNum">     331 </span>            :     553920549U, // FABSSr</a>
<a name="332"><span class="lineNum">     332 </span>            :     1074272293U,        // FABSv2f32</a>
<a name="333"><span class="lineNum">     333 </span>            :     1611405349U,        // FABSv2f64</a>
<a name="334"><span class="lineNum">     334 </span>            :     2685671461U,        // FABSv4f32</a>
<a name="335"><span class="lineNum">     335 </span>            :     17048436U,  // FACGE32</a>
<a name="336"><span class="lineNum">     336 </span>            :     17048436U,  // FACGE64</a>
<a name="337"><span class="lineNum">     337 </span>            :     2684883828U,        // FACGEv2f32</a>
<a name="338"><span class="lineNum">     338 </span>            :     537662324U, // FACGEv2f64</a>
<a name="339"><span class="lineNum">     339 </span>            :     1075057524U,        // FACGEv4f32</a>
<a name="340"><span class="lineNum">     340 </span>            :     17049772U,  // FACGT32</a>
<a name="341"><span class="lineNum">     341 </span>            :     17049772U,  // FACGT64</a>
<a name="342"><span class="lineNum">     342 </span>            :     2684885164U,        // FACGTv2f32</a>
<a name="343"><span class="lineNum">     343 </span>            :     537663660U, // FACGTv2f64</a>
<a name="344"><span class="lineNum">     344 </span>            :     1075058860U,        // FACGTv4f32</a>
<a name="345"><span class="lineNum">     345 </span>            :     17048358U,  // FADDDrr</a>
<a name="346"><span class="lineNum">     346 </span>            :     2684884663U,        // FADDPv2f32</a>
<a name="347"><span class="lineNum">     347 </span>            :     537663159U, // FADDPv2f64</a>
<a name="348"><span class="lineNum">     348 </span>            :     1074013879U,        // FADDPv2i32p</a>
<a name="349"><span class="lineNum">     349 </span>            :     1610884791U,        // FADDPv2i64p</a>
<a name="350"><span class="lineNum">     350 </span>            :     1075058359U,        // FADDPv4f32</a>
<a name="351"><span class="lineNum">     351 </span>            :     17048358U,  // FADDSrr</a>
<a name="352"><span class="lineNum">     352 </span>            :     2684883750U,        // FADDv2f32</a>
<a name="353"><span class="lineNum">     353 </span>            :     537662246U, // FADDv2f64</a>
<a name="354"><span class="lineNum">     354 </span>            :     1075057446U,        // FADDv4f32</a>
<a name="355"><span class="lineNum">     355 </span>            :     17049315U,  // FCCMPDrr</a>
<a name="356"><span class="lineNum">     356 </span>            :     17048473U,  // FCCMPEDrr</a>
<a name="357"><span class="lineNum">     357 </span>            :     17048473U,  // FCCMPESrr</a>
<a name="358"><span class="lineNum">     358 </span>            :     17049315U,  // FCCMPSrr</a>
<a name="359"><span class="lineNum">     359 </span>            :     17049450U,  // FCMEQ32</a>
<a name="360"><span class="lineNum">     360 </span>            :     17049450U,  // FCMEQ64</a>
<a name="361"><span class="lineNum">     361 </span>            :     2164533098U,        // FCMEQv1i32rz</a>
<a name="362"><span class="lineNum">     362 </span>            :     2164533098U,        // FCMEQv1i64rz</a>
<a name="363"><span class="lineNum">     363 </span>            :     2684884842U,        // FCMEQv2f32</a>
<a name="364"><span class="lineNum">     364 </span>            :     537663338U, // FCMEQv2f64</a>
<a name="365"><span class="lineNum">     365 </span>            :     2684884842U,        // FCMEQv2i32rz</a>
<a name="366"><span class="lineNum">     366 </span>            :     3222017898U,        // FCMEQv2i64rz</a>
<a name="367"><span class="lineNum">     367 </span>            :     1075058538U,        // FCMEQv4f32</a>
<a name="368"><span class="lineNum">     368 </span>            :     3759413098U,        // FCMEQv4i32rz</a>
<a name="369"><span class="lineNum">     369 </span>            :     17048443U,  // FCMGE32</a>
<a name="370"><span class="lineNum">     370 </span>            :     17048443U,  // FCMGE64</a>
<a name="371"><span class="lineNum">     371 </span>            :     2164532091U,        // FCMGEv1i32rz</a>
<a name="372"><span class="lineNum">     372 </span>            :     2164532091U,        // FCMGEv1i64rz</a>
<a name="373"><span class="lineNum">     373 </span>            :     2684883835U,        // FCMGEv2f32</a>
<a name="374"><span class="lineNum">     374 </span>            :     537662331U, // FCMGEv2f64</a>
<a name="375"><span class="lineNum">     375 </span>            :     2684883835U,        // FCMGEv2i32rz</a>
<a name="376"><span class="lineNum">     376 </span>            :     3222016891U,        // FCMGEv2i64rz</a>
<a name="377"><span class="lineNum">     377 </span>            :     1075057531U,        // FCMGEv4f32</a>
<a name="378"><span class="lineNum">     378 </span>            :     3759412091U,        // FCMGEv4i32rz</a>
<a name="379"><span class="lineNum">     379 </span>            :     17049779U,  // FCMGT32</a>
<a name="380"><span class="lineNum">     380 </span>            :     17049779U,  // FCMGT64</a>
<a name="381"><span class="lineNum">     381 </span>            :     2164533427U,        // FCMGTv1i32rz</a>
<a name="382"><span class="lineNum">     382 </span>            :     2164533427U,        // FCMGTv1i64rz</a>
<a name="383"><span class="lineNum">     383 </span>            :     2684885171U,        // FCMGTv2f32</a>
<a name="384"><span class="lineNum">     384 </span>            :     537663667U, // FCMGTv2f64</a>
<a name="385"><span class="lineNum">     385 </span>            :     2684885171U,        // FCMGTv2i32rz</a>
<a name="386"><span class="lineNum">     386 </span>            :     3222018227U,        // FCMGTv2i64rz</a>
<a name="387"><span class="lineNum">     387 </span>            :     1075058867U,        // FCMGTv4f32</a>
<a name="388"><span class="lineNum">     388 </span>            :     3759413427U,        // FCMGTv4i32rz</a>
<a name="389"><span class="lineNum">     389 </span>            :     2164532098U,        // FCMLEv1i32rz</a>
<a name="390"><span class="lineNum">     390 </span>            :     2164532098U,        // FCMLEv1i64rz</a>
<a name="391"><span class="lineNum">     391 </span>            :     2684883842U,        // FCMLEv2i32rz</a>
<a name="392"><span class="lineNum">     392 </span>            :     3222016898U,        // FCMLEv2i64rz</a>
<a name="393"><span class="lineNum">     393 </span>            :     3759412098U,        // FCMLEv4i32rz</a>
<a name="394"><span class="lineNum">     394 </span>            :     2164533445U,        // FCMLTv1i32rz</a>
<a name="395"><span class="lineNum">     395 </span>            :     2164533445U,        // FCMLTv1i64rz</a>
<a name="396"><span class="lineNum">     396 </span>            :     2684885189U,        // FCMLTv2i32rz</a>
<a name="397"><span class="lineNum">     397 </span>            :     3222018245U,        // FCMLTv2i64rz</a>
<a name="398"><span class="lineNum">     398 </span>            :     3759413445U,        // FCMLTv4i32rz</a>
<a name="399"><span class="lineNum">     399 </span>            :     2369258U,   // FCMPDri</a>
<a name="400"><span class="lineNum">     400 </span>            :     553920234U, // FCMPDrr</a>
<a name="401"><span class="lineNum">     401 </span>            :     2368417U,   // FCMPEDri</a>
<a name="402"><span class="lineNum">     402 </span>            :     553919393U, // FCMPEDrr</a>
<a name="403"><span class="lineNum">     403 </span>            :     2368417U,   // FCMPESri</a>
<a name="404"><span class="lineNum">     404 </span>            :     553919393U, // FCMPESrr</a>
<a name="405"><span class="lineNum">     405 </span>            :     2369258U,   // FCMPSri</a>
<a name="406"><span class="lineNum">     406 </span>            :     553920234U, // FCMPSrr</a>
<a name="407"><span class="lineNum">     407 </span>            :     17048887U,  // FCSELDrrr</a>
<a name="408"><span class="lineNum">     408 </span>            :     17048887U,  // FCSELSrrr</a>
<a name="409"><span class="lineNum">     409 </span>            :     553920541U, // FCVTASUWDr</a>
<a name="410"><span class="lineNum">     410 </span>            :     553920541U, // FCVTASUWSr</a>
<a name="411"><span class="lineNum">     411 </span>            :     553920541U, // FCVTASUXDr</a>
<a name="412"><span class="lineNum">     412 </span>            :     553920541U, // FCVTASUXSr</a>
<a name="413"><span class="lineNum">     413 </span>            :     553920541U, // FCVTASv1i32</a>
<a name="414"><span class="lineNum">     414 </span>            :     553920541U, // FCVTASv1i64</a>
<a name="415"><span class="lineNum">     415 </span>            :     1074272285U,        // FCVTASv2f32</a>
<a name="416"><span class="lineNum">     416 </span>            :     1611405341U,        // FCVTASv2f64</a>
<a name="417"><span class="lineNum">     417 </span>            :     2685671453U,        // FCVTASv4f32</a>
<a name="418"><span class="lineNum">     418 </span>            :     553920751U, // FCVTAUUWDr</a>
<a name="419"><span class="lineNum">     419 </span>            :     553920751U, // FCVTAUUWSr</a>
<a name="420"><span class="lineNum">     420 </span>            :     553920751U, // FCVTAUUXDr</a>
<a name="421"><span class="lineNum">     421 </span>            :     553920751U, // FCVTAUUXSr</a>
<a name="422"><span class="lineNum">     422 </span>            :     553920751U, // FCVTAUv1i32</a>
<a name="423"><span class="lineNum">     423 </span>            :     553920751U, // FCVTAUv1i64</a>
<a name="424"><span class="lineNum">     424 </span>            :     1074272495U,        // FCVTAUv2f32</a>
<a name="425"><span class="lineNum">     425 </span>            :     1611405551U,        // FCVTAUv2f64</a>
<a name="426"><span class="lineNum">     426 </span>            :     2685671663U,        // FCVTAUv4f32</a>
<a name="427"><span class="lineNum">     427 </span>            :     553920740U, // FCVTDHr</a>
<a name="428"><span class="lineNum">     428 </span>            :     553920740U, // FCVTDSr</a>
<a name="429"><span class="lineNum">     429 </span>            :     553920740U, // FCVTHDr</a>
<a name="430"><span class="lineNum">     430 </span>            :     553920740U, // FCVTHSr</a>
<a name="431"><span class="lineNum">     431 </span>            :     1074533828U,        // FCVTLv2i32</a>
<a name="432"><span class="lineNum">     432 </span>            :     2148799940U,        // FCVTLv4i16</a>
<a name="433"><span class="lineNum">     433 </span>            :     2685145352U,        // FCVTLv4i32</a>
<a name="434"><span class="lineNum">     434 </span>            :     3222540552U,        // FCVTLv8i16</a>
<a name="435"><span class="lineNum">     435 </span>            :     553920615U, // FCVTMSUWDr</a>
<a name="436"><span class="lineNum">     436 </span>            :     553920615U, // FCVTMSUWSr</a>
<a name="437"><span class="lineNum">     437 </span>            :     553920615U, // FCVTMSUXDr</a>
<a name="438"><span class="lineNum">     438 </span>            :     553920615U, // FCVTMSUXSr</a>
<a name="439"><span class="lineNum">     439 </span>            :     553920615U, // FCVTMSv1i32</a>
<a name="440"><span class="lineNum">     440 </span>            :     553920615U, // FCVTMSv1i64</a>
<a name="441"><span class="lineNum">     441 </span>            :     1074272359U,        // FCVTMSv2f32</a>
<a name="442"><span class="lineNum">     442 </span>            :     1611405415U,        // FCVTMSv2f64</a>
<a name="443"><span class="lineNum">     443 </span>            :     2685671527U,        // FCVTMSv4f32</a>
<a name="444"><span class="lineNum">     444 </span>            :     553920767U, // FCVTMUUWDr</a>
<a name="445"><span class="lineNum">     445 </span>            :     553920767U, // FCVTMUUWSr</a>
<a name="446"><span class="lineNum">     446 </span>            :     553920767U, // FCVTMUUXDr</a>
<a name="447"><span class="lineNum">     447 </span>            :     553920767U, // FCVTMUUXSr</a>
<a name="448"><span class="lineNum">     448 </span>            :     553920767U, // FCVTMUv1i32</a>
<a name="449"><span class="lineNum">     449 </span>            :     553920767U, // FCVTMUv1i64</a>
<a name="450"><span class="lineNum">     450 </span>            :     1074272511U,        // FCVTMUv2f32</a>
<a name="451"><span class="lineNum">     451 </span>            :     1611405567U,        // FCVTMUv2f64</a>
<a name="452"><span class="lineNum">     452 </span>            :     2685671679U,        // FCVTMUv4f32</a>
<a name="453"><span class="lineNum">     453 </span>            :     553920628U, // FCVTNSUWDr</a>
<a name="454"><span class="lineNum">     454 </span>            :     553920628U, // FCVTNSUWSr</a>
<a name="455"><span class="lineNum">     455 </span>            :     553920628U, // FCVTNSUXDr</a>
<a name="456"><span class="lineNum">     456 </span>            :     553920628U, // FCVTNSUXSr</a>
<a name="457"><span class="lineNum">     457 </span>            :     553920628U, // FCVTNSv1i32</a>
<a name="458"><span class="lineNum">     458 </span>            :     553920628U, // FCVTNSv1i64</a>
<a name="459"><span class="lineNum">     459 </span>            :     1074272372U,        // FCVTNSv2f32</a>
<a name="460"><span class="lineNum">     460 </span>            :     1611405428U,        // FCVTNSv2f64</a>
<a name="461"><span class="lineNum">     461 </span>            :     2685671540U,        // FCVTNSv4f32</a>
<a name="462"><span class="lineNum">     462 </span>            :     553920775U, // FCVTNUUWDr</a>
<a name="463"><span class="lineNum">     463 </span>            :     553920775U, // FCVTNUUWSr</a>
<a name="464"><span class="lineNum">     464 </span>            :     553920775U, // FCVTNUUXDr</a>
<a name="465"><span class="lineNum">     465 </span>            :     553920775U, // FCVTNUUXSr</a>
<a name="466"><span class="lineNum">     466 </span>            :     553920775U, // FCVTNUv1i32</a>
<a name="467"><span class="lineNum">     467 </span>            :     553920775U, // FCVTNUv1i64</a>
<a name="468"><span class="lineNum">     468 </span>            :     1074272519U,        // FCVTNUv2f32</a>
<a name="469"><span class="lineNum">     469 </span>            :     1611405575U,        // FCVTNUv2f64</a>
<a name="470"><span class="lineNum">     470 </span>            :     2685671687U,        // FCVTNUv4f32</a>
<a name="471"><span class="lineNum">     471 </span>            :     1611142770U,        // FCVTNv2i32</a>
<a name="472"><span class="lineNum">     472 </span>            :     2685408882U,        // FCVTNv4i16</a>
<a name="473"><span class="lineNum">     473 </span>            :     1645490510U,        // FCVTNv4i32</a>
<a name="474"><span class="lineNum">     474 </span>            :     2719494478U,        // FCVTNv8i16</a>
<a name="475"><span class="lineNum">     475 </span>            :     553920644U, // FCVTPSUWDr</a>
<a name="476"><span class="lineNum">     476 </span>            :     553920644U, // FCVTPSUWSr</a>
<a name="477"><span class="lineNum">     477 </span>            :     553920644U, // FCVTPSUXDr</a>
<a name="478"><span class="lineNum">     478 </span>            :     553920644U, // FCVTPSUXSr</a>
<a name="479"><span class="lineNum">     479 </span>            :     553920644U, // FCVTPSv1i32</a>
<a name="480"><span class="lineNum">     480 </span>            :     553920644U, // FCVTPSv1i64</a>
<a name="481"><span class="lineNum">     481 </span>            :     1074272388U,        // FCVTPSv2f32</a>
<a name="482"><span class="lineNum">     482 </span>            :     1611405444U,        // FCVTPSv2f64</a>
<a name="483"><span class="lineNum">     483 </span>            :     2685671556U,        // FCVTPSv4f32</a>
<a name="484"><span class="lineNum">     484 </span>            :     553920783U, // FCVTPUUWDr</a>
<a name="485"><span class="lineNum">     485 </span>            :     553920783U, // FCVTPUUWSr</a>
<a name="486"><span class="lineNum">     486 </span>            :     553920783U, // FCVTPUUXDr</a>
<a name="487"><span class="lineNum">     487 </span>            :     553920783U, // FCVTPUUXSr</a>
<a name="488"><span class="lineNum">     488 </span>            :     553920783U, // FCVTPUv1i32</a>
<a name="489"><span class="lineNum">     489 </span>            :     553920783U, // FCVTPUv1i64</a>
<a name="490"><span class="lineNum">     490 </span>            :     1074272527U,        // FCVTPUv2f32</a>
<a name="491"><span class="lineNum">     491 </span>            :     1611405583U,        // FCVTPUv2f64</a>
<a name="492"><span class="lineNum">     492 </span>            :     2685671695U,        // FCVTPUv4f32</a>
<a name="493"><span class="lineNum">     493 </span>            :     553920740U, // FCVTSDr</a>
<a name="494"><span class="lineNum">     494 </span>            :     553920740U, // FCVTSHr</a>
<a name="495"><span class="lineNum">     495 </span>            :     553920168U, // FCVTXNv1i64</a>
<a name="496"><span class="lineNum">     496 </span>            :     1611142824U,        // FCVTXNv2f32</a>
<a name="497"><span class="lineNum">     497 </span>            :     1645490564U,        // FCVTXNv4f32</a>
<a name="498"><span class="lineNum">     498 </span>            :     17049759U,  // FCVTZSSWDri</a>
<a name="499"><span class="lineNum">     499 </span>            :     17049759U,  // FCVTZSSWSri</a>
<a name="500"><span class="lineNum">     500 </span>            :     17049759U,  // FCVTZSSXDri</a>
<a name="501"><span class="lineNum">     501 </span>            :     17049759U,  // FCVTZSSXSri</a>
<a name="502"><span class="lineNum">     502 </span>            :     553920671U, // FCVTZSUWDr</a>
<a name="503"><span class="lineNum">     503 </span>            :     553920671U, // FCVTZSUWSr</a>
<a name="504"><span class="lineNum">     504 </span>            :     553920671U, // FCVTZSUXDr</a>
<a name="505"><span class="lineNum">     505 </span>            :     553920671U, // FCVTZSUXSr</a>
<a name="506"><span class="lineNum">     506 </span>            :     17049759U,  // FCVTZS_IntSWDri</a>
<a name="507"><span class="lineNum">     507 </span>            :     17049759U,  // FCVTZS_IntSWSri</a>
<a name="508"><span class="lineNum">     508 </span>            :     17049759U,  // FCVTZS_IntSXDri</a>
<a name="509"><span class="lineNum">     509 </span>            :     17049759U,  // FCVTZS_IntSXSri</a>
<a name="510"><span class="lineNum">     510 </span>            :     553920671U, // FCVTZS_IntUWDr</a>
<a name="511"><span class="lineNum">     511 </span>            :     553920671U, // FCVTZS_IntUWSr</a>
<a name="512"><span class="lineNum">     512 </span>            :     553920671U, // FCVTZS_IntUXDr</a>
<a name="513"><span class="lineNum">     513 </span>            :     553920671U, // FCVTZS_IntUXSr</a>
<a name="514"><span class="lineNum">     514 </span>            :     1074272415U,        // FCVTZS_Intv2f32</a>
<a name="515"><span class="lineNum">     515 </span>            :     1611405471U,        // FCVTZS_Intv2f64</a>
<a name="516"><span class="lineNum">     516 </span>            :     2685671583U,        // FCVTZS_Intv4f32</a>
<a name="517"><span class="lineNum">     517 </span>            :     17049759U,  // FCVTZSd</a>
<a name="518"><span class="lineNum">     518 </span>            :     17049759U,  // FCVTZSs</a>
<a name="519"><span class="lineNum">     519 </span>            :     553920671U, // FCVTZSv1i32</a>
<a name="520"><span class="lineNum">     520 </span>            :     553920671U, // FCVTZSv1i64</a>
<a name="521"><span class="lineNum">     521 </span>            :     1074272415U,        // FCVTZSv2f32</a>
<a name="522"><span class="lineNum">     522 </span>            :     1611405471U,        // FCVTZSv2f64</a>
<a name="523"><span class="lineNum">     523 </span>            :     2684885151U,        // FCVTZSv2i32_shift</a>
<a name="524"><span class="lineNum">     524 </span>            :     537663647U, // FCVTZSv2i64_shift</a>
<a name="525"><span class="lineNum">     525 </span>            :     2685671583U,        // FCVTZSv4f32</a>
<a name="526"><span class="lineNum">     526 </span>            :     1075058847U,        // FCVTZSv4i32_shift</a>
<a name="527"><span class="lineNum">     527 </span>            :     17049879U,  // FCVTZUSWDri</a>
<a name="528"><span class="lineNum">     528 </span>            :     17049879U,  // FCVTZUSWSri</a>
<a name="529"><span class="lineNum">     529 </span>            :     17049879U,  // FCVTZUSXDri</a>
<a name="530"><span class="lineNum">     530 </span>            :     17049879U,  // FCVTZUSXSri</a>
<a name="531"><span class="lineNum">     531 </span>            :     553920791U, // FCVTZUUWDr</a>
<a name="532"><span class="lineNum">     532 </span>            :     553920791U, // FCVTZUUWSr</a>
<a name="533"><span class="lineNum">     533 </span>            :     553920791U, // FCVTZUUXDr</a>
<a name="534"><span class="lineNum">     534 </span>            :     553920791U, // FCVTZUUXSr</a>
<a name="535"><span class="lineNum">     535 </span>            :     17049879U,  // FCVTZU_IntSWDri</a>
<a name="536"><span class="lineNum">     536 </span>            :     17049879U,  // FCVTZU_IntSWSri</a>
<a name="537"><span class="lineNum">     537 </span>            :     17049879U,  // FCVTZU_IntSXDri</a>
<a name="538"><span class="lineNum">     538 </span>            :     17049879U,  // FCVTZU_IntSXSri</a>
<a name="539"><span class="lineNum">     539 </span>            :     553920791U, // FCVTZU_IntUWDr</a>
<a name="540"><span class="lineNum">     540 </span>            :     553920791U, // FCVTZU_IntUWSr</a>
<a name="541"><span class="lineNum">     541 </span>            :     553920791U, // FCVTZU_IntUXDr</a>
<a name="542"><span class="lineNum">     542 </span>            :     553920791U, // FCVTZU_IntUXSr</a>
<a name="543"><span class="lineNum">     543 </span>            :     1074272535U,        // FCVTZU_Intv2f32</a>
<a name="544"><span class="lineNum">     544 </span>            :     1611405591U,        // FCVTZU_Intv2f64</a>
<a name="545"><span class="lineNum">     545 </span>            :     2685671703U,        // FCVTZU_Intv4f32</a>
<a name="546"><span class="lineNum">     546 </span>            :     17049879U,  // FCVTZUd</a>
<a name="547"><span class="lineNum">     547 </span>            :     17049879U,  // FCVTZUs</a>
<a name="548"><span class="lineNum">     548 </span>            :     553920791U, // FCVTZUv1i32</a>
<a name="549"><span class="lineNum">     549 </span>            :     553920791U, // FCVTZUv1i64</a>
<a name="550"><span class="lineNum">     550 </span>            :     1074272535U,        // FCVTZUv2f32</a>
<a name="551"><span class="lineNum">     551 </span>            :     1611405591U,        // FCVTZUv2f64</a>
<a name="552"><span class="lineNum">     552 </span>            :     2684885271U,        // FCVTZUv2i32_shift</a>
<a name="553"><span class="lineNum">     553 </span>            :     537663767U, // FCVTZUv2i64_shift</a>
<a name="554"><span class="lineNum">     554 </span>            :     2685671703U,        // FCVTZUv4f32</a>
<a name="555"><span class="lineNum">     555 </span>            :     1075058967U,        // FCVTZUv4i32_shift</a>
<a name="556"><span class="lineNum">     556 </span>            :     17049898U,  // FDIVDrr</a>
<a name="557"><span class="lineNum">     557 </span>            :     17049898U,  // FDIVSrr</a>
<a name="558"><span class="lineNum">     558 </span>            :     2684885290U,        // FDIVv2f32</a>
<a name="559"><span class="lineNum">     559 </span>            :     537663786U, // FDIVv2f64</a>
<a name="560"><span class="lineNum">     560 </span>            :     1075058986U,        // FDIVv4f32</a>
<a name="561"><span class="lineNum">     561 </span>            :     17048394U,  // FMADDDrrr</a>
<a name="562"><span class="lineNum">     562 </span>            :     17048394U,  // FMADDSrrr</a>
<a name="563"><span class="lineNum">     563 </span>            :     17050100U,  // FMAXDrr</a>
<a name="564"><span class="lineNum">     564 </span>            :     17049087U,  // FMAXNMDrr</a>
<a name="565"><span class="lineNum">     565 </span>            :     2684884729U,        // FMAXNMPv2f32</a>
<a name="566"><span class="lineNum">     566 </span>            :     537663225U, // FMAXNMPv2f64</a>
<a name="567"><span class="lineNum">     567 </span>            :     1074013945U,        // FMAXNMPv2i32p</a>
<a name="568"><span class="lineNum">     568 </span>            :     1610884857U,        // FMAXNMPv2i64p</a>
<a name="569"><span class="lineNum">     569 </span>            :     1075058425U,        // FMAXNMPv4f32</a>
<a name="570"><span class="lineNum">     570 </span>            :     17049087U,  // FMAXNMSrr</a>
<a name="571"><span class="lineNum">     571 </span>            :     2684627285U,        // FMAXNMVv4i32v</a>
<a name="572"><span class="lineNum">     572 </span>            :     2684884479U,        // FMAXNMv2f32</a>
<a name="573"><span class="lineNum">     573 </span>            :     537662975U, // FMAXNMv2f64</a>
<a name="574"><span class="lineNum">     574 </span>            :     1075058175U,        // FMAXNMv4f32</a>
<a name="575"><span class="lineNum">     575 </span>            :     2684884802U,        // FMAXPv2f32</a>
<a name="576"><span class="lineNum">     576 </span>            :     537663298U, // FMAXPv2f64</a>
<a name="577"><span class="lineNum">     577 </span>            :     1074014018U,        // FMAXPv2i32p</a>
<a name="578"><span class="lineNum">     578 </span>            :     1610884930U,        // FMAXPv2i64p</a>
<a name="579"><span class="lineNum">     579 </span>            :     1075058498U,        // FMAXPv4f32</a>
<a name="580"><span class="lineNum">     580 </span>            :     17050100U,  // FMAXSrr</a>
<a name="581"><span class="lineNum">     581 </span>            :     2684627340U,        // FMAXVv4i32v</a>
<a name="582"><span class="lineNum">     582 </span>            :     2684885492U,        // FMAXv2f32</a>
<a name="583"><span class="lineNum">     583 </span>            :     537663988U, // FMAXv2f64</a>
<a name="584"><span class="lineNum">     584 </span>            :     1075059188U,        // FMAXv4f32</a>
<a name="585"><span class="lineNum">     585 </span>            :     17049126U,  // FMINDrr</a>
<a name="586"><span class="lineNum">     586 </span>            :     17049079U,  // FMINNMDrr</a>
<a name="587"><span class="lineNum">     587 </span>            :     2684884720U,        // FMINNMPv2f32</a>
<a name="588"><span class="lineNum">     588 </span>            :     537663216U, // FMINNMPv2f64</a>
<a name="589"><span class="lineNum">     589 </span>            :     1074013936U,        // FMINNMPv2i32p</a>
<a name="590"><span class="lineNum">     590 </span>            :     1610884848U,        // FMINNMPv2i64p</a>
<a name="591"><span class="lineNum">     591 </span>            :     1075058416U,        // FMINNMPv4f32</a>
<a name="592"><span class="lineNum">     592 </span>            :     17049079U,  // FMINNMSrr</a>
<a name="593"><span class="lineNum">     593 </span>            :     2684627276U,        // FMINNMVv4i32v</a>
<a name="594"><span class="lineNum">     594 </span>            :     2684884471U,        // FMINNMv2f32</a>
<a name="595"><span class="lineNum">     595 </span>            :     537662967U, // FMINNMv2f64</a>
<a name="596"><span class="lineNum">     596 </span>            :     1075058167U,        // FMINNMv4f32</a>
<a name="597"><span class="lineNum">     597 </span>            :     2684884744U,        // FMINPv2f32</a>
<a name="598"><span class="lineNum">     598 </span>            :     537663240U, // FMINPv2f64</a>
<a name="599"><span class="lineNum">     599 </span>            :     1074013960U,        // FMINPv2i32p</a>
<a name="600"><span class="lineNum">     600 </span>            :     1610884872U,        // FMINPv2i64p</a>
<a name="601"><span class="lineNum">     601 </span>            :     1075058440U,        // FMINPv4f32</a>
<a name="602"><span class="lineNum">     602 </span>            :     17049126U,  // FMINSrr</a>
<a name="603"><span class="lineNum">     603 </span>            :     2684627294U,        // FMINVv4i32v</a>
<a name="604"><span class="lineNum">     604 </span>            :     2684884518U,        // FMINv2f32</a>
<a name="605"><span class="lineNum">     605 </span>            :     537663014U, // FMINv2f64</a>
<a name="606"><span class="lineNum">     606 </span>            :     1075058214U,        // FMINv4f32</a>
<a name="607"><span class="lineNum">     607 </span>            :     67404282U,  // FMLAv1i32_indexed</a>
<a name="608"><span class="lineNum">     608 </span>            :     67404282U,  // FMLAv1i64_indexed</a>
<a name="609"><span class="lineNum">     609 </span>            :     2718446074U,        // FMLAv2f32</a>
<a name="610"><span class="lineNum">     610 </span>            :     571224570U, // FMLAv2f64</a>
<a name="611"><span class="lineNum">     611 </span>            :     2718446074U,        // FMLAv2i32_indexed</a>
<a name="612"><span class="lineNum">     612 </span>            :     571224570U, // FMLAv2i64_indexed</a>
<a name="613"><span class="lineNum">     613 </span>            :     1108619770U,        // FMLAv4f32</a>
<a name="614"><span class="lineNum">     614 </span>            :     1108619770U,        // FMLAv4i32_indexed</a>
<a name="615"><span class="lineNum">     615 </span>            :     67405921U,  // FMLSv1i32_indexed</a>
<a name="616"><span class="lineNum">     616 </span>            :     67405921U,  // FMLSv1i64_indexed</a>
<a name="617"><span class="lineNum">     617 </span>            :     2718447713U,        // FMLSv2f32</a>
<a name="618"><span class="lineNum">     618 </span>            :     571226209U, // FMLSv2f64</a>
<a name="619"><span class="lineNum">     619 </span>            :     2718447713U,        // FMLSv2i32_indexed</a>
<a name="620"><span class="lineNum">     620 </span>            :     571226209U, // FMLSv2i64_indexed</a>
<a name="621"><span class="lineNum">     621 </span>            :     1108621409U,        // FMLSv4f32</a>
<a name="622"><span class="lineNum">     622 </span>            :     1108621409U,        // FMLSv4i32_indexed</a>
<a name="623"><span class="lineNum">     623 </span>            :     1074014586U,        // FMOVDXHighr</a>
<a name="624"><span class="lineNum">     624 </span>            :     553920890U, // FMOVDXr</a>
<a name="625"><span class="lineNum">     625 </span>            :     117713274U, // FMOVDi</a>
<a name="626"><span class="lineNum">     626 </span>            :     553920890U, // FMOVDr</a>
<a name="627"><span class="lineNum">     627 </span>            :     553920890U, // FMOVSWr</a>
<a name="628"><span class="lineNum">     628 </span>            :     117713274U, // FMOVSi</a>
<a name="629"><span class="lineNum">     629 </span>            :     553920890U, // FMOVSr</a>
<a name="630"><span class="lineNum">     630 </span>            :     553920890U, // FMOVWSr</a>
<a name="631"><span class="lineNum">     631 </span>            :     556276090U, // FMOVXDHighr</a>
<a name="632"><span class="lineNum">     632 </span>            :     553920890U, // FMOVXDr</a>
<a name="633"><span class="lineNum">     633 </span>            :     117971322U, // FMOVv2f32_ns</a>
<a name="634"><span class="lineNum">     634 </span>            :     118233466U, // FMOVv2f64_ns</a>
<a name="635"><span class="lineNum">     635 </span>            :     118757754U, // FMOVv4f32_ns</a>
<a name="636"><span class="lineNum">     636 </span>            :     17048257U,  // FMSUBDrrr</a>
<a name="637"><span class="lineNum">     637 </span>            :     17048257U,  // FMSUBSrrr</a>
<a name="638"><span class="lineNum">     638 </span>            :     17049035U,  // FMULDrr</a>
<a name="639"><span class="lineNum">     639 </span>            :     17049035U,  // FMULSrr</a>
<a name="640"><span class="lineNum">     640 </span>            :     17050139U,  // FMULX32</a>
<a name="641"><span class="lineNum">     641 </span>            :     17050139U,  // FMULX64</a>
<a name="642"><span class="lineNum">     642 </span>            :     17050139U,  // FMULXv1i32_indexed</a>
<a name="643"><span class="lineNum">     643 </span>            :     17050139U,  // FMULXv1i64_indexed</a>
<a name="644"><span class="lineNum">     644 </span>            :     2684885531U,        // FMULXv2f32</a>
<a name="645"><span class="lineNum">     645 </span>            :     537664027U, // FMULXv2f64</a>
<a name="646"><span class="lineNum">     646 </span>            :     2684885531U,        // FMULXv2i32_indexed</a>
<a name="647"><span class="lineNum">     647 </span>            :     537664027U, // FMULXv2i64_indexed</a>
<a name="648"><span class="lineNum">     648 </span>            :     1075059227U,        // FMULXv4f32</a>
<a name="649"><span class="lineNum">     649 </span>            :     1075059227U,        // FMULXv4i32_indexed</a>
<a name="650"><span class="lineNum">     650 </span>            :     17049035U,  // FMULv1i32_indexed</a>
<a name="651"><span class="lineNum">     651 </span>            :     17049035U,  // FMULv1i64_indexed</a>
<a name="652"><span class="lineNum">     652 </span>            :     2684884427U,        // FMULv2f32</a>
<a name="653"><span class="lineNum">     653 </span>            :     537662923U, // FMULv2f64</a>
<a name="654"><span class="lineNum">     654 </span>            :     2684884427U,        // FMULv2i32_indexed</a>
<a name="655"><span class="lineNum">     655 </span>            :     537662923U, // FMULv2i64_indexed</a>
<a name="656"><span class="lineNum">     656 </span>            :     1075058123U,        // FMULv4f32</a>
<a name="657"><span class="lineNum">     657 </span>            :     1075058123U,        // FMULv4i32_indexed</a>
<a name="658"><span class="lineNum">     658 </span>            :     553919443U, // FNEGDr</a>
<a name="659"><span class="lineNum">     659 </span>            :     553919443U, // FNEGSr</a>
<a name="660"><span class="lineNum">     660 </span>            :     1074271187U,        // FNEGv2f32</a>
<a name="661"><span class="lineNum">     661 </span>            :     1611404243U,        // FNEGv2f64</a>
<a name="662"><span class="lineNum">     662 </span>            :     2685670355U,        // FNEGv4f32</a>
<a name="663"><span class="lineNum">     663 </span>            :     17048401U,  // FNMADDDrrr</a>
<a name="664"><span class="lineNum">     664 </span>            :     17048401U,  // FNMADDSrrr</a>
<a name="665"><span class="lineNum">     665 </span>            :     17048264U,  // FNMSUBDrrr</a>
<a name="666"><span class="lineNum">     666 </span>            :     17048264U,  // FNMSUBSrrr</a>
<a name="667"><span class="lineNum">     667 </span>            :     17049041U,  // FNMULDrr</a>
<a name="668"><span class="lineNum">     668 </span>            :     17049041U,  // FNMULSrr</a>
<a name="669"><span class="lineNum">     669 </span>            :     553919369U, // FRECPEv1i32</a>
<a name="670"><span class="lineNum">     670 </span>            :     553919369U, // FRECPEv1i64</a>
<a name="671"><span class="lineNum">     671 </span>            :     1074271113U,        // FRECPEv2f32</a>
<a name="672"><span class="lineNum">     672 </span>            :     1611404169U,        // FRECPEv2f64</a>
<a name="673"><span class="lineNum">     673 </span>            :     2685670281U,        // FRECPEv4f32</a>
<a name="674"><span class="lineNum">     674 </span>            :     17049724U,  // FRECPS32</a>
<a name="675"><span class="lineNum">     675 </span>            :     17049724U,  // FRECPS64</a>
<a name="676"><span class="lineNum">     676 </span>            :     2684885116U,        // FRECPSv2f32</a>
<a name="677"><span class="lineNum">     677 </span>            :     537663612U, // FRECPSv2f64</a>
<a name="678"><span class="lineNum">     678 </span>            :     1075058812U,        // FRECPSv4f32</a>
<a name="679"><span class="lineNum">     679 </span>            :     553921058U, // FRECPXv1i32</a>
<a name="680"><span class="lineNum">     680 </span>            :     553921058U, // FRECPXv1i64</a>
<a name="681"><span class="lineNum">     681 </span>            :     553919002U, // FRINTADr</a>
<a name="682"><span class="lineNum">     682 </span>            :     553919002U, // FRINTASr</a>
<a name="683"><span class="lineNum">     683 </span>            :     1074270746U,        // FRINTAv2f32</a>
<a name="684"><span class="lineNum">     684 </span>            :     1611403802U,        // FRINTAv2f64</a>
<a name="685"><span class="lineNum">     685 </span>            :     2685669914U,        // FRINTAv4f32</a>
<a name="686"><span class="lineNum">     686 </span>            :     553919658U, // FRINTIDr</a>
<a name="687"><span class="lineNum">     687 </span>            :     553919658U, // FRINTISr</a>
<a name="688"><span class="lineNum">     688 </span>            :     1074271402U,        // FRINTIv2f32</a>
<a name="689"><span class="lineNum">     689 </span>            :     1611404458U,        // FRINTIv2f64</a>
<a name="690"><span class="lineNum">     690 </span>            :     2685670570U,        // FRINTIv4f32</a>
<a name="691"><span class="lineNum">     691 </span>            :     553920007U, // FRINTMDr</a>
<a name="692"><span class="lineNum">     692 </span>            :     553920007U, // FRINTMSr</a>
<a name="693"><span class="lineNum">     693 </span>            :     1074271751U,        // FRINTMv2f32</a>
<a name="694"><span class="lineNum">     694 </span>            :     1611404807U,        // FRINTMv2f64</a>
<a name="695"><span class="lineNum">     695 </span>            :     2685670919U,        // FRINTMv4f32</a>
<a name="696"><span class="lineNum">     696 </span>            :     553920106U, // FRINTNDr</a>
<a name="697"><span class="lineNum">     697 </span>            :     553920106U, // FRINTNSr</a>
<a name="698"><span class="lineNum">     698 </span>            :     1074271850U,        // FRINTNv2f32</a>
<a name="699"><span class="lineNum">     699 </span>            :     1611404906U,        // FRINTNv2f64</a>
<a name="700"><span class="lineNum">     700 </span>            :     2685671018U,        // FRINTNv4f32</a>
<a name="701"><span class="lineNum">     701 </span>            :     553920297U, // FRINTPDr</a>
<a name="702"><span class="lineNum">     702 </span>            :     553920297U, // FRINTPSr</a>
<a name="703"><span class="lineNum">     703 </span>            :     1074272041U,        // FRINTPv2f32</a>
<a name="704"><span class="lineNum">     704 </span>            :     1611405097U,        // FRINTPv2f64</a>
<a name="705"><span class="lineNum">     705 </span>            :     2685671209U,        // FRINTPv4f32</a>
<a name="706"><span class="lineNum">     706 </span>            :     553921066U, // FRINTXDr</a>
<a name="707"><span class="lineNum">     707 </span>            :     553921066U, // FRINTXSr</a>
<a name="708"><span class="lineNum">     708 </span>            :     1074272810U,        // FRINTXv2f32</a>
<a name="709"><span class="lineNum">     709 </span>            :     1611405866U,        // FRINTXv2f64</a>
<a name="710"><span class="lineNum">     710 </span>            :     2685671978U,        // FRINTXv4f32</a>
<a name="711"><span class="lineNum">     711 </span>            :     553921101U, // FRINTZDr</a>
<a name="712"><span class="lineNum">     712 </span>            :     553921101U, // FRINTZSr</a>
<a name="713"><span class="lineNum">     713 </span>            :     1074272845U,        // FRINTZv2f32</a>
<a name="714"><span class="lineNum">     714 </span>            :     1611405901U,        // FRINTZv2f64</a>
<a name="715"><span class="lineNum">     715 </span>            :     2685672013U,        // FRINTZv4f32</a>
<a name="716"><span class="lineNum">     716 </span>            :     553919406U, // FRSQRTEv1i32</a>
<a name="717"><span class="lineNum">     717 </span>            :     553919406U, // FRSQRTEv1i64</a>
<a name="718"><span class="lineNum">     718 </span>            :     1074271150U,        // FRSQRTEv2f32</a>
<a name="719"><span class="lineNum">     719 </span>            :     1611404206U,        // FRSQRTEv2f64</a>
<a name="720"><span class="lineNum">     720 </span>            :     2685670318U,        // FRSQRTEv4f32</a>
<a name="721"><span class="lineNum">     721 </span>            :     17049745U,  // FRSQRTS32</a>
<a name="722"><span class="lineNum">     722 </span>            :     17049745U,  // FRSQRTS64</a>
<a name="723"><span class="lineNum">     723 </span>            :     2684885137U,        // FRSQRTSv2f32</a>
<a name="724"><span class="lineNum">     724 </span>            :     537663633U, // FRSQRTSv2f64</a>
<a name="725"><span class="lineNum">     725 </span>            :     1075058833U,        // FRSQRTSv4f32</a>
<a name="726"><span class="lineNum">     726 </span>            :     553920726U, // FSQRTDr</a>
<a name="727"><span class="lineNum">     727 </span>            :     553920726U, // FSQRTSr</a>
<a name="728"><span class="lineNum">     728 </span>            :     1074272470U,        // FSQRTv2f32</a>
<a name="729"><span class="lineNum">     729 </span>            :     1611405526U,        // FSQRTv2f64</a>
<a name="730"><span class="lineNum">     730 </span>            :     2685671638U,        // FSQRTv4f32</a>
<a name="731"><span class="lineNum">     731 </span>            :     17048237U,  // FSUBDrr</a>
<a name="732"><span class="lineNum">     732 </span>            :     17048237U,  // FSUBSrr</a>
<a name="733"><span class="lineNum">     733 </span>            :     2684883629U,        // FSUBv2f32</a>
<a name="734"><span class="lineNum">     734 </span>            :     537662125U, // FSUBv2f64</a>
<a name="735"><span class="lineNum">     735 </span>            :     1075057325U,        // FSUBv4f32</a>
<a name="736"><span class="lineNum">     736 </span>            :     23145U,     // HINT</a>
<a name="737"><span class="lineNum">     737 </span>            :     22720U,     // HLT</a>
<a name="738"><span class="lineNum">     738 </span>            :     21258U,     // HVC</a>
<a name="739"><span class="lineNum">     739 </span>            :     137115759U, // INSvi16gpr</a>
<a name="740"><span class="lineNum">     740 </span>            :     153892975U, // INSvi16lane</a>
<a name="741"><span class="lineNum">     741 </span>            :     137377903U, // INSvi32gpr</a>
<a name="742"><span class="lineNum">     742 </span>            :     691026031U, // INSvi32lane</a>
<a name="743"><span class="lineNum">     743 </span>            :     136853615U, // INSvi64gpr</a>
<a name="744"><span class="lineNum">     744 </span>            :     1227372655U,        // INSvi64lane</a>
<a name="745"><span class="lineNum">     745 </span>            :     137640047U, // INSvi8gpr</a>
<a name="746"><span class="lineNum">     746 </span>            :     1765029999U,        // INSvi8lane</a>
<a name="747"><span class="lineNum">     747 </span>            :     29329U,     // ISB</a>
<a name="748"><span class="lineNum">     748 </span>            :     36885U,     // LD1Fourv16b</a>
<a name="749"><span class="lineNum">     749 </span>            :     3710997U,   // LD1Fourv16b_POST</a>
<a name="750"><span class="lineNum">     750 </span>            :     45077U,     // LD1Fourv1d</a>
<a name="751"><span class="lineNum">     751 </span>            :     3981333U,   // LD1Fourv1d_POST</a>
<a name="752"><span class="lineNum">     752 </span>            :     53269U,     // LD1Fourv2d</a>
<a name="753"><span class="lineNum">     753 </span>            :     3727381U,   // LD1Fourv2d_POST</a>
<a name="754"><span class="lineNum">     754 </span>            :     61461U,     // LD1Fourv2s</a>
<a name="755"><span class="lineNum">     755 </span>            :     3997717U,   // LD1Fourv2s_POST</a>
<a name="756"><span class="lineNum">     756 </span>            :     69653U,     // LD1Fourv4h</a>
<a name="757"><span class="lineNum">     757 </span>            :     4005909U,   // LD1Fourv4h_POST</a>
<a name="758"><span class="lineNum">     758 </span>            :     77845U,     // LD1Fourv4s</a>
<a name="759"><span class="lineNum">     759 </span>            :     3751957U,   // LD1Fourv4s_POST</a>
<a name="760"><span class="lineNum">     760 </span>            :     86037U,     // LD1Fourv8b</a>
<a name="761"><span class="lineNum">     761 </span>            :     4022293U,   // LD1Fourv8b_POST</a>
<a name="762"><span class="lineNum">     762 </span>            :     94229U,     // LD1Fourv8h</a>
<a name="763"><span class="lineNum">     763 </span>            :     3768341U,   // LD1Fourv8h_POST</a>
<a name="764"><span class="lineNum">     764 </span>            :     36885U,     // LD1Onev16b</a>
<a name="765"><span class="lineNum">     765 </span>            :     4235285U,   // LD1Onev16b_POST</a>
<a name="766"><span class="lineNum">     766 </span>            :     45077U,     // LD1Onev1d</a>
<a name="767"><span class="lineNum">     767 </span>            :     4505621U,   // LD1Onev1d_POST</a>
<a name="768"><span class="lineNum">     768 </span>            :     53269U,     // LD1Onev2d</a>
<a name="769"><span class="lineNum">     769 </span>            :     4251669U,   // LD1Onev2d_POST</a>
<a name="770"><span class="lineNum">     770 </span>            :     61461U,     // LD1Onev2s</a>
<a name="771"><span class="lineNum">     771 </span>            :     4522005U,   // LD1Onev2s_POST</a>
<a name="772"><span class="lineNum">     772 </span>            :     69653U,     // LD1Onev4h</a>
<a name="773"><span class="lineNum">     773 </span>            :     4530197U,   // LD1Onev4h_POST</a>
<a name="774"><span class="lineNum">     774 </span>            :     77845U,     // LD1Onev4s</a>
<a name="775"><span class="lineNum">     775 </span>            :     4276245U,   // LD1Onev4s_POST</a>
<a name="776"><span class="lineNum">     776 </span>            :     86037U,     // LD1Onev8b</a>
<a name="777"><span class="lineNum">     777 </span>            :     4546581U,   // LD1Onev8b_POST</a>
<a name="778"><span class="lineNum">     778 </span>            :     94229U,     // LD1Onev8h</a>
<a name="779"><span class="lineNum">     779 </span>            :     4292629U,   // LD1Onev8h_POST</a>
<a name="780"><span class="lineNum">     780 </span>            :     38769U,     // LD1Rv16b</a>
<a name="781"><span class="lineNum">     781 </span>            :     4761457U,   // LD1Rv16b_POST</a>
<a name="782"><span class="lineNum">     782 </span>            :     46961U,     // LD1Rv1d</a>
<a name="783"><span class="lineNum">     783 </span>            :     4507505U,   // LD1Rv1d_POST</a>
<a name="784"><span class="lineNum">     784 </span>            :     55153U,     // LD1Rv2d</a>
<a name="785"><span class="lineNum">     785 </span>            :     4515697U,   // LD1Rv2d_POST</a>
<a name="786"><span class="lineNum">     786 </span>            :     63345U,     // LD1Rv2s</a>
<a name="787"><span class="lineNum">     787 </span>            :     5048177U,   // LD1Rv2s_POST</a>
<a name="788"><span class="lineNum">     788 </span>            :     71537U,     // LD1Rv4h</a>
<a name="789"><span class="lineNum">     789 </span>            :     5318513U,   // LD1Rv4h_POST</a>
<a name="790"><span class="lineNum">     790 </span>            :     79729U,     // LD1Rv4s</a>
<a name="791"><span class="lineNum">     791 </span>            :     5064561U,   // LD1Rv4s_POST</a>
<a name="792"><span class="lineNum">     792 </span>            :     87921U,     // LD1Rv8b</a>
<a name="793"><span class="lineNum">     793 </span>            :     4810609U,   // LD1Rv8b_POST</a>
<a name="794"><span class="lineNum">     794 </span>            :     96113U,     // LD1Rv8h</a>
<a name="795"><span class="lineNum">     795 </span>            :     5343089U,   // LD1Rv8h_POST</a>
<a name="796"><span class="lineNum">     796 </span>            :     36885U,     // LD1Threev16b</a>
<a name="797"><span class="lineNum">     797 </span>            :     5546005U,   // LD1Threev16b_POST</a>
<a name="798"><span class="lineNum">     798 </span>            :     45077U,     // LD1Threev1d</a>
<a name="799"><span class="lineNum">     799 </span>            :     5816341U,   // LD1Threev1d_POST</a>
<a name="800"><span class="lineNum">     800 </span>            :     53269U,     // LD1Threev2d</a>
<a name="801"><span class="lineNum">     801 </span>            :     5562389U,   // LD1Threev2d_POST</a>
<a name="802"><span class="lineNum">     802 </span>            :     61461U,     // LD1Threev2s</a>
<a name="803"><span class="lineNum">     803 </span>            :     5832725U,   // LD1Threev2s_POST</a>
<a name="804"><span class="lineNum">     804 </span>            :     69653U,     // LD1Threev4h</a>
<a name="805"><span class="lineNum">     805 </span>            :     5840917U,   // LD1Threev4h_POST</a>
<a name="806"><span class="lineNum">     806 </span>            :     77845U,     // LD1Threev4s</a>
<a name="807"><span class="lineNum">     807 </span>            :     5586965U,   // LD1Threev4s_POST</a>
<a name="808"><span class="lineNum">     808 </span>            :     86037U,     // LD1Threev8b</a>
<a name="809"><span class="lineNum">     809 </span>            :     5857301U,   // LD1Threev8b_POST</a>
<a name="810"><span class="lineNum">     810 </span>            :     94229U,     // LD1Threev8h</a>
<a name="811"><span class="lineNum">     811 </span>            :     5603349U,   // LD1Threev8h_POST</a>
<a name="812"><span class="lineNum">     812 </span>            :     36885U,     // LD1Twov16b</a>
<a name="813"><span class="lineNum">     813 </span>            :     3973141U,   // LD1Twov16b_POST</a>
<a name="814"><span class="lineNum">     814 </span>            :     45077U,     // LD1Twov1d</a>
<a name="815"><span class="lineNum">     815 </span>            :     4243477U,   // LD1Twov1d_POST</a>
<a name="816"><span class="lineNum">     816 </span>            :     53269U,     // LD1Twov2d</a>
<a name="817"><span class="lineNum">     817 </span>            :     3989525U,   // LD1Twov2d_POST</a>
<a name="818"><span class="lineNum">     818 </span>            :     61461U,     // LD1Twov2s</a>
<a name="819"><span class="lineNum">     819 </span>            :     4259861U,   // LD1Twov2s_POST</a>
<a name="820"><span class="lineNum">     820 </span>            :     69653U,     // LD1Twov4h</a>
<a name="821"><span class="lineNum">     821 </span>            :     4268053U,   // LD1Twov4h_POST</a>
<a name="822"><span class="lineNum">     822 </span>            :     77845U,     // LD1Twov4s</a>
<a name="823"><span class="lineNum">     823 </span>            :     4014101U,   // LD1Twov4s_POST</a>
<a name="824"><span class="lineNum">     824 </span>            :     86037U,     // LD1Twov8b</a>
<a name="825"><span class="lineNum">     825 </span>            :     4284437U,   // LD1Twov8b_POST</a>
<a name="826"><span class="lineNum">     826 </span>            :     94229U,     // LD1Twov8h</a>
<a name="827"><span class="lineNum">     827 </span>            :     4030485U,   // LD1Twov8h_POST</a>
<a name="828"><span class="lineNum">     828 </span>            :     6131733U,   // LD1i16</a>
<a name="829"><span class="lineNum">     829 </span>            :     6397973U,   // LD1i16_POST</a>
<a name="830"><span class="lineNum">     830 </span>            :     6139925U,   // LD1i32</a>
<a name="831"><span class="lineNum">     831 </span>            :     6668309U,   // LD1i32_POST</a>
<a name="832"><span class="lineNum">     832 </span>            :     6148117U,   // LD1i64</a>
<a name="833"><span class="lineNum">     833 </span>            :     6938645U,   // LD1i64_POST</a>
<a name="834"><span class="lineNum">     834 </span>            :     6156309U,   // LD1i8</a>
<a name="835"><span class="lineNum">     835 </span>            :     7208981U,   // LD1i8_POST</a>
<a name="836"><span class="lineNum">     836 </span>            :     38775U,     // LD2Rv16b</a>
<a name="837"><span class="lineNum">     837 </span>            :     5285751U,   // LD2Rv16b_POST</a>
<a name="838"><span class="lineNum">     838 </span>            :     46967U,     // LD2Rv1d</a>
<a name="839"><span class="lineNum">     839 </span>            :     4245367U,   // LD2Rv1d_POST</a>
<a name="840"><span class="lineNum">     840 </span>            :     55159U,     // LD2Rv2d</a>
<a name="841"><span class="lineNum">     841 </span>            :     4253559U,   // LD2Rv2d_POST</a>
<a name="842"><span class="lineNum">     842 </span>            :     63351U,     // LD2Rv2s</a>
<a name="843"><span class="lineNum">     843 </span>            :     4523895U,   // LD2Rv2s_POST</a>
<a name="844"><span class="lineNum">     844 </span>            :     71543U,     // LD2Rv4h</a>
<a name="845"><span class="lineNum">     845 </span>            :     5056375U,   // LD2Rv4h_POST</a>
<a name="846"><span class="lineNum">     846 </span>            :     79735U,     // LD2Rv4s</a>
<a name="847"><span class="lineNum">     847 </span>            :     4540279U,   // LD2Rv4s_POST</a>
<a name="848"><span class="lineNum">     848 </span>            :     87927U,     // LD2Rv8b</a>
<a name="849"><span class="lineNum">     849 </span>            :     5334903U,   // LD2Rv8b_POST</a>
<a name="850"><span class="lineNum">     850 </span>            :     96119U,     // LD2Rv8h</a>
<a name="851"><span class="lineNum">     851 </span>            :     5080951U,   // LD2Rv8h_POST</a>
<a name="852"><span class="lineNum">     852 </span>            :     36947U,     // LD2Twov16b</a>
<a name="853"><span class="lineNum">     853 </span>            :     3973203U,   // LD2Twov16b_POST</a>
<a name="854"><span class="lineNum">     854 </span>            :     53331U,     // LD2Twov2d</a>
<a name="855"><span class="lineNum">     855 </span>            :     3989587U,   // LD2Twov2d_POST</a>
<a name="856"><span class="lineNum">     856 </span>            :     61523U,     // LD2Twov2s</a>
<a name="857"><span class="lineNum">     857 </span>            :     4259923U,   // LD2Twov2s_POST</a>
<a name="858"><span class="lineNum">     858 </span>            :     69715U,     // LD2Twov4h</a>
<a name="859"><span class="lineNum">     859 </span>            :     4268115U,   // LD2Twov4h_POST</a>
<a name="860"><span class="lineNum">     860 </span>            :     77907U,     // LD2Twov4s</a>
<a name="861"><span class="lineNum">     861 </span>            :     4014163U,   // LD2Twov4s_POST</a>
<a name="862"><span class="lineNum">     862 </span>            :     86099U,     // LD2Twov8b</a>
<a name="863"><span class="lineNum">     863 </span>            :     4284499U,   // LD2Twov8b_POST</a>
<a name="864"><span class="lineNum">     864 </span>            :     94291U,     // LD2Twov8h</a>
<a name="865"><span class="lineNum">     865 </span>            :     4030547U,   // LD2Twov8h_POST</a>
<a name="866"><span class="lineNum">     866 </span>            :     6131795U,   // LD2i16</a>
<a name="867"><span class="lineNum">     867 </span>            :     6660179U,   // LD2i16_POST</a>
<a name="868"><span class="lineNum">     868 </span>            :     6139987U,   // LD2i32</a>
<a name="869"><span class="lineNum">     869 </span>            :     6930515U,   // LD2i32_POST</a>
<a name="870"><span class="lineNum">     870 </span>            :     6148179U,   // LD2i64</a>
<a name="871"><span class="lineNum">     871 </span>            :     7462995U,   // LD2i64_POST</a>
<a name="872"><span class="lineNum">     872 </span>            :     6156371U,   // LD2i8</a>
<a name="873"><span class="lineNum">     873 </span>            :     6422611U,   // LD2i8_POST</a>
<a name="874"><span class="lineNum">     874 </span>            :     38781U,     // LD3Rv16b</a>
<a name="875"><span class="lineNum">     875 </span>            :     7645053U,   // LD3Rv16b_POST</a>
<a name="876"><span class="lineNum">     876 </span>            :     46973U,     // LD3Rv1d</a>
<a name="877"><span class="lineNum">     877 </span>            :     5818237U,   // LD3Rv1d_POST</a>
<a name="878"><span class="lineNum">     878 </span>            :     55165U,     // LD3Rv2d</a>
<a name="879"><span class="lineNum">     879 </span>            :     5826429U,   // LD3Rv2d_POST</a>
<a name="880"><span class="lineNum">     880 </span>            :     63357U,     // LD3Rv2s</a>
<a name="881"><span class="lineNum">     881 </span>            :     7931773U,   // LD3Rv2s_POST</a>
<a name="882"><span class="lineNum">     882 </span>            :     71549U,     // LD3Rv4h</a>
<a name="883"><span class="lineNum">     883 </span>            :     8202109U,   // LD3Rv4h_POST</a>
<a name="884"><span class="lineNum">     884 </span>            :     79741U,     // LD3Rv4s</a>
<a name="885"><span class="lineNum">     885 </span>            :     7948157U,   // LD3Rv4s_POST</a>
<a name="886"><span class="lineNum">     886 </span>            :     87933U,     // LD3Rv8b</a>
<a name="887"><span class="lineNum">     887 </span>            :     7694205U,   // LD3Rv8b_POST</a>
<a name="888"><span class="lineNum">     888 </span>            :     96125U,     // LD3Rv8h</a>
<a name="889"><span class="lineNum">     889 </span>            :     8226685U,   // LD3Rv8h_POST</a>
<a name="890"><span class="lineNum">     890 </span>            :     37317U,     // LD3Threev16b</a>
<a name="891"><span class="lineNum">     891 </span>            :     5546437U,   // LD3Threev16b_POST</a>
<a name="892"><span class="lineNum">     892 </span>            :     53701U,     // LD3Threev2d</a>
<a name="893"><span class="lineNum">     893 </span>            :     5562821U,   // LD3Threev2d_POST</a>
<a name="894"><span class="lineNum">     894 </span>            :     61893U,     // LD3Threev2s</a>
<a name="895"><span class="lineNum">     895 </span>            :     5833157U,   // LD3Threev2s_POST</a>
<a name="896"><span class="lineNum">     896 </span>            :     70085U,     // LD3Threev4h</a>
<a name="897"><span class="lineNum">     897 </span>            :     5841349U,   // LD3Threev4h_POST</a>
<a name="898"><span class="lineNum">     898 </span>            :     78277U,     // LD3Threev4s</a>
<a name="899"><span class="lineNum">     899 </span>            :     5587397U,   // LD3Threev4s_POST</a>
<a name="900"><span class="lineNum">     900 </span>            :     86469U,     // LD3Threev8b</a>
<a name="901"><span class="lineNum">     901 </span>            :     5857733U,   // LD3Threev8b_POST</a>
<a name="902"><span class="lineNum">     902 </span>            :     94661U,     // LD3Threev8h</a>
<a name="903"><span class="lineNum">     903 </span>            :     5603781U,   // LD3Threev8h_POST</a>
<a name="904"><span class="lineNum">     904 </span>            :     6132165U,   // LD3i16</a>
<a name="905"><span class="lineNum">     905 </span>            :     8495557U,   // LD3i16_POST</a>
<a name="906"><span class="lineNum">     906 </span>            :     6140357U,   // LD3i32</a>
<a name="907"><span class="lineNum">     907 </span>            :     8765893U,   // LD3i32_POST</a>
<a name="908"><span class="lineNum">     908 </span>            :     6148549U,   // LD3i64</a>
<a name="909"><span class="lineNum">     909 </span>            :     9036229U,   // LD3i64_POST</a>
<a name="910"><span class="lineNum">     910 </span>            :     6156741U,   // LD3i8</a>
<a name="911"><span class="lineNum">     911 </span>            :     9306565U,   // LD3i8_POST</a>
<a name="912"><span class="lineNum">     912 </span>            :     37341U,     // LD4Fourv16b</a>
<a name="913"><span class="lineNum">     913 </span>            :     3711453U,   // LD4Fourv16b_POST</a>
<a name="914"><span class="lineNum">     914 </span>            :     53725U,     // LD4Fourv2d</a>
<a name="915"><span class="lineNum">     915 </span>            :     3727837U,   // LD4Fourv2d_POST</a>
<a name="916"><span class="lineNum">     916 </span>            :     61917U,     // LD4Fourv2s</a>
<a name="917"><span class="lineNum">     917 </span>            :     3998173U,   // LD4Fourv2s_POST</a>
<a name="918"><span class="lineNum">     918 </span>            :     70109U,     // LD4Fourv4h</a>
<a name="919"><span class="lineNum">     919 </span>            :     4006365U,   // LD4Fourv4h_POST</a>
<a name="920"><span class="lineNum">     920 </span>            :     78301U,     // LD4Fourv4s</a>
<a name="921"><span class="lineNum">     921 </span>            :     3752413U,   // LD4Fourv4s_POST</a>
<a name="922"><span class="lineNum">     922 </span>            :     86493U,     // LD4Fourv8b</a>
<a name="923"><span class="lineNum">     923 </span>            :     4022749U,   // LD4Fourv8b_POST</a>
<a name="924"><span class="lineNum">     924 </span>            :     94685U,     // LD4Fourv8h</a>
<a name="925"><span class="lineNum">     925 </span>            :     3768797U,   // LD4Fourv8h_POST</a>
<a name="926"><span class="lineNum">     926 </span>            :     38787U,     // LD4Rv16b</a>
<a name="927"><span class="lineNum">     927 </span>            :     5023619U,   // LD4Rv16b_POST</a>
<a name="928"><span class="lineNum">     928 </span>            :     46979U,     // LD4Rv1d</a>
<a name="929"><span class="lineNum">     929 </span>            :     3983235U,   // LD4Rv1d_POST</a>
<a name="930"><span class="lineNum">     930 </span>            :     55171U,     // LD4Rv2d</a>
<a name="931"><span class="lineNum">     931 </span>            :     3991427U,   // LD4Rv2d_POST</a>
<a name="932"><span class="lineNum">     932 </span>            :     63363U,     // LD4Rv2s</a>
<a name="933"><span class="lineNum">     933 </span>            :     4261763U,   // LD4Rv2s_POST</a>
<a name="934"><span class="lineNum">     934 </span>            :     71555U,     // LD4Rv4h</a>
<a name="935"><span class="lineNum">     935 </span>            :     4532099U,   // LD4Rv4h_POST</a>
<a name="936"><span class="lineNum">     936 </span>            :     79747U,     // LD4Rv4s</a>
<a name="937"><span class="lineNum">     937 </span>            :     4278147U,   // LD4Rv4s_POST</a>
<a name="938"><span class="lineNum">     938 </span>            :     87939U,     // LD4Rv8b</a>
<a name="939"><span class="lineNum">     939 </span>            :     5072771U,   // LD4Rv8b_POST</a>
<a name="940"><span class="lineNum">     940 </span>            :     96131U,     // LD4Rv8h</a>
<a name="941"><span class="lineNum">     941 </span>            :     4556675U,   // LD4Rv8h_POST</a>
<a name="942"><span class="lineNum">     942 </span>            :     6132189U,   // LD4i16</a>
<a name="943"><span class="lineNum">     943 </span>            :     6922717U,   // LD4i16_POST</a>
<a name="944"><span class="lineNum">     944 </span>            :     6140381U,   // LD4i32</a>
<a name="945"><span class="lineNum">     945 </span>            :     7455197U,   // LD4i32_POST</a>
<a name="946"><span class="lineNum">     946 </span>            :     6148573U,   // LD4i64</a>
<a name="947"><span class="lineNum">     947 </span>            :     9560541U,   // LD4i64_POST</a>
<a name="948"><span class="lineNum">     948 </span>            :     6156765U,   // LD4i8</a>
<a name="949"><span class="lineNum">     949 </span>            :     6685149U,   // LD4i8_POST</a>
<a name="950"><span class="lineNum">     950 </span>            :     26485304U,  // LDARB</a>
<a name="951"><span class="lineNum">     951 </span>            :     26485801U,  // LDARH</a>
<a name="952"><span class="lineNum">     952 </span>            :     26486665U,  // LDARW</a>
<a name="953"><span class="lineNum">     953 </span>            :     26486665U,  // LDARX</a>
<a name="954"><span class="lineNum">     954 </span>            :     553920315U, // LDAXPW</a>
<a name="955"><span class="lineNum">     955 </span>            :     553920315U, // LDAXPX</a>
<a name="956"><span class="lineNum">     956 </span>            :     26485358U,  // LDAXRB</a>
<a name="957"><span class="lineNum">     957 </span>            :     26485855U,  // LDAXRH</a>
<a name="958"><span class="lineNum">     958 </span>            :     26486787U,  // LDAXRW</a>
<a name="959"><span class="lineNum">     959 </span>            :     26486787U,  // LDAXRX</a>
<a name="960"><span class="lineNum">     960 </span>            :     553920258U, // LDNPDi</a>
<a name="961"><span class="lineNum">     961 </span>            :     553920258U, // LDNPQi</a>
<a name="962"><span class="lineNum">     962 </span>            :     553920258U, // LDNPSi</a>
<a name="963"><span class="lineNum">     963 </span>            :     553920258U, // LDNPWi</a>
<a name="964"><span class="lineNum">     964 </span>            :     553920258U, // LDNPXi</a>
<a name="965"><span class="lineNum">     965 </span>            :     553920190U, // LDPDi</a>
<a name="966"><span class="lineNum">     966 </span>            :     604276414U, // LDPDpost</a>
<a name="967"><span class="lineNum">     967 </span>            :     604276414U, // LDPDpre</a>
<a name="968"><span class="lineNum">     968 </span>            :     553920190U, // LDPQi</a>
<a name="969"><span class="lineNum">     969 </span>            :     604276414U, // LDPQpost</a>
<a name="970"><span class="lineNum">     970 </span>            :     604276414U, // LDPQpre</a>
<a name="971"><span class="lineNum">     971 </span>            :     553920974U, // LDPSWi</a>
<a name="972"><span class="lineNum">     972 </span>            :     604277198U, // LDPSWpost</a>
<a name="973"><span class="lineNum">     973 </span>            :     604277198U, // LDPSWpre</a>
<a name="974"><span class="lineNum">     974 </span>            :     553920190U, // LDPSi</a>
<a name="975"><span class="lineNum">     975 </span>            :     604276414U, // LDPSpost</a>
<a name="976"><span class="lineNum">     976 </span>            :     604276414U, // LDPSpre</a>
<a name="977"><span class="lineNum">     977 </span>            :     553920190U, // LDPWi</a>
<a name="978"><span class="lineNum">     978 </span>            :     604276414U, // LDPWpost</a>
<a name="979"><span class="lineNum">     979 </span>            :     604276414U, // LDPWpre</a>
<a name="980"><span class="lineNum">     980 </span>            :     553920190U, // LDPXi</a>
<a name="981"><span class="lineNum">     981 </span>            :     604276414U, // LDPXpost</a>
<a name="982"><span class="lineNum">     982 </span>            :     604276414U, // LDPXpre</a>
<a name="983"><span class="lineNum">     983 </span>            :     1150583359U,        // LDRBBpost</a>
<a name="984"><span class="lineNum">     984 </span>            :     76841535U,  // LDRBBpre</a>
<a name="985"><span class="lineNum">     985 </span>            :     26485311U,  // LDRBBroW</a>
<a name="986"><span class="lineNum">     986 </span>            :     26485311U,  // LDRBBroX</a>
<a name="987"><span class="lineNum">     987 </span>            :     26485311U,  // LDRBBui</a>
<a name="988"><span class="lineNum">     988 </span>            :     1150584728U,        // LDRBpost</a>
<a name="989"><span class="lineNum">     989 </span>            :     76842904U,  // LDRBpre</a>
<a name="990"><span class="lineNum">     990 </span>            :     26486680U,  // LDRBroW</a>
<a name="991"><span class="lineNum">     991 </span>            :     26486680U,  // LDRBroX</a>
<a name="992"><span class="lineNum">     992 </span>            :     26486680U,  // LDRBui</a>
<a name="993"><span class="lineNum">     993 </span>            :     100935576U, // LDRDl</a>
<a name="994"><span class="lineNum">     994 </span>            :     1150584728U,        // LDRDpost</a>
<a name="995"><span class="lineNum">     995 </span>            :     76842904U,  // LDRDpre</a>
<a name="996"><span class="lineNum">     996 </span>            :     26486680U,  // LDRDroW</a>
<a name="997"><span class="lineNum">     997 </span>            :     26486680U,  // LDRDroX</a>
<a name="998"><span class="lineNum">     998 </span>            :     26486680U,  // LDRDui</a>
<a name="999"><span class="lineNum">     999 </span>            :     1150583856U,        // LDRHHpost</a>
<a name="1000"><span class="lineNum">    1000 </span>            :     76842032U,  // LDRHHpre</a>
<a name="1001"><span class="lineNum">    1001 </span>            :     26485808U,  // LDRHHroW</a>
<a name="1002"><span class="lineNum">    1002 </span>            :     26485808U,  // LDRHHroX</a>
<a name="1003"><span class="lineNum">    1003 </span>            :     26485808U,  // LDRHHui</a>
<a name="1004"><span class="lineNum">    1004 </span>            :     1150584728U,        // LDRHpost</a>
<a name="1005"><span class="lineNum">    1005 </span>            :     76842904U,  // LDRHpre</a>
<a name="1006"><span class="lineNum">    1006 </span>            :     26486680U,  // LDRHroW</a>
<a name="1007"><span class="lineNum">    1007 </span>            :     26486680U,  // LDRHroX</a>
<a name="1008"><span class="lineNum">    1008 </span>            :     26486680U,  // LDRHui</a>
<a name="1009"><span class="lineNum">    1009 </span>            :     100935576U, // LDRQl</a>
<a name="1010"><span class="lineNum">    1010 </span>            :     1150584728U,        // LDRQpost</a>
<a name="1011"><span class="lineNum">    1011 </span>            :     76842904U,  // LDRQpre</a>
<a name="1012"><span class="lineNum">    1012 </span>            :     26486680U,  // LDRQroW</a>
<a name="1013"><span class="lineNum">    1013 </span>            :     26486680U,  // LDRQroX</a>
<a name="1014"><span class="lineNum">    1014 </span>            :     26486680U,  // LDRQui</a>
<a name="1015"><span class="lineNum">    1015 </span>            :     1150583446U,        // LDRSBWpost</a>
<a name="1016"><span class="lineNum">    1016 </span>            :     76841622U,  // LDRSBWpre</a>
<a name="1017"><span class="lineNum">    1017 </span>            :     26485398U,  // LDRSBWroW</a>
<a name="1018"><span class="lineNum">    1018 </span>            :     26485398U,  // LDRSBWroX</a>
<a name="1019"><span class="lineNum">    1019 </span>            :     26485398U,  // LDRSBWui</a>
<a name="1020"><span class="lineNum">    1020 </span>            :     1150583446U,        // LDRSBXpost</a>
<a name="1021"><span class="lineNum">    1021 </span>            :     76841622U,  // LDRSBXpre</a>
<a name="1022"><span class="lineNum">    1022 </span>            :     26485398U,  // LDRSBXroW</a>
<a name="1023"><span class="lineNum">    1023 </span>            :     26485398U,  // LDRSBXroX</a>
<a name="1024"><span class="lineNum">    1024 </span>            :     26485398U,  // LDRSBXui</a>
<a name="1025"><span class="lineNum">    1025 </span>            :     1150583933U,        // LDRSHWpost</a>
<a name="1026"><span class="lineNum">    1026 </span>            :     76842109U,  // LDRSHWpre</a>
<a name="1027"><span class="lineNum">    1027 </span>            :     26485885U,  // LDRSHWroW</a>
<a name="1028"><span class="lineNum">    1028 </span>            :     26485885U,  // LDRSHWroX</a>
<a name="1029"><span class="lineNum">    1029 </span>            :     26485885U,  // LDRSHWui</a>
<a name="1030"><span class="lineNum">    1030 </span>            :     1150583933U,        // LDRSHXpost</a>
<a name="1031"><span class="lineNum">    1031 </span>            :     76842109U,  // LDRSHXpre</a>
<a name="1032"><span class="lineNum">    1032 </span>            :     26485885U,  // LDRSHXroW</a>
<a name="1033"><span class="lineNum">    1033 </span>            :     26485885U,  // LDRSHXroX</a>
<a name="1034"><span class="lineNum">    1034 </span>            :     26485885U,  // LDRSHXui</a>
<a name="1035"><span class="lineNum">    1035 </span>            :     100936149U, // LDRSWl</a>
<a name="1036"><span class="lineNum">    1036 </span>            :     1150585301U,        // LDRSWpost</a>
<a name="1037"><span class="lineNum">    1037 </span>            :     76843477U,  // LDRSWpre</a>
<a name="1038"><span class="lineNum">    1038 </span>            :     26487253U,  // LDRSWroW</a>
<a name="1039"><span class="lineNum">    1039 </span>            :     26487253U,  // LDRSWroX</a>
<a name="1040"><span class="lineNum">    1040 </span>            :     26487253U,  // LDRSWui</a>
<a name="1041"><span class="lineNum">    1041 </span>            :     100935576U, // LDRSl</a>
<a name="1042"><span class="lineNum">    1042 </span>            :     1150584728U,        // LDRSpost</a>
<a name="1043"><span class="lineNum">    1043 </span>            :     76842904U,  // LDRSpre</a>
<a name="1044"><span class="lineNum">    1044 </span>            :     26486680U,  // LDRSroW</a>
<a name="1045"><span class="lineNum">    1045 </span>            :     26486680U,  // LDRSroX</a>
<a name="1046"><span class="lineNum">    1046 </span>            :     26486680U,  // LDRSui</a>
<a name="1047"><span class="lineNum">    1047 </span>            :     100935576U, // LDRWl</a>
<a name="1048"><span class="lineNum">    1048 </span>            :     1150584728U,        // LDRWpost</a>
<a name="1049"><span class="lineNum">    1049 </span>            :     76842904U,  // LDRWpre</a>
<a name="1050"><span class="lineNum">    1050 </span>            :     26486680U,  // LDRWroW</a>
<a name="1051"><span class="lineNum">    1051 </span>            :     26486680U,  // LDRWroX</a>
<a name="1052"><span class="lineNum">    1052 </span>            :     26486680U,  // LDRWui</a>
<a name="1053"><span class="lineNum">    1053 </span>            :     100935576U, // LDRXl</a>
<a name="1054"><span class="lineNum">    1054 </span>            :     1150584728U,        // LDRXpost</a>
<a name="1055"><span class="lineNum">    1055 </span>            :     76842904U,  // LDRXpre</a>
<a name="1056"><span class="lineNum">    1056 </span>            :     26486680U,  // LDRXroW</a>
<a name="1057"><span class="lineNum">    1057 </span>            :     26486680U,  // LDRXroX</a>
<a name="1058"><span class="lineNum">    1058 </span>            :     26486680U,  // LDRXui</a>
<a name="1059"><span class="lineNum">    1059 </span>            :     26485324U,  // LDTRBi</a>
<a name="1060"><span class="lineNum">    1060 </span>            :     26485821U,  // LDTRHi</a>
<a name="1061"><span class="lineNum">    1061 </span>            :     26485405U,  // LDTRSBWi</a>
<a name="1062"><span class="lineNum">    1062 </span>            :     26485405U,  // LDTRSBXi</a>
<a name="1063"><span class="lineNum">    1063 </span>            :     26485892U,  // LDTRSHWi</a>
<a name="1064"><span class="lineNum">    1064 </span>            :     26485892U,  // LDTRSHXi</a>
<a name="1065"><span class="lineNum">    1065 </span>            :     26487260U,  // LDTRSWi</a>
<a name="1066"><span class="lineNum">    1066 </span>            :     26486752U,  // LDTRWi</a>
<a name="1067"><span class="lineNum">    1067 </span>            :     26486752U,  // LDTRXi</a>
<a name="1068"><span class="lineNum">    1068 </span>            :     26485344U,  // LDURBBi</a>
<a name="1069"><span class="lineNum">    1069 </span>            :     26486775U,  // LDURBi</a>
<a name="1070"><span class="lineNum">    1070 </span>            :     26486775U,  // LDURDi</a>
<a name="1071"><span class="lineNum">    1071 </span>            :     26485841U,  // LDURHHi</a>
<a name="1072"><span class="lineNum">    1072 </span>            :     26486775U,  // LDURHi</a>
<a name="1073"><span class="lineNum">    1073 </span>            :     26486775U,  // LDURQi</a>
<a name="1074"><span class="lineNum">    1074 </span>            :     26485413U,  // LDURSBWi</a>
<a name="1075"><span class="lineNum">    1075 </span>            :     26485413U,  // LDURSBXi</a>
<a name="1076"><span class="lineNum">    1076 </span>            :     26485900U,  // LDURSHWi</a>
<a name="1077"><span class="lineNum">    1077 </span>            :     26485900U,  // LDURSHXi</a>
<a name="1078"><span class="lineNum">    1078 </span>            :     26487268U,  // LDURSWi</a>
<a name="1079"><span class="lineNum">    1079 </span>            :     26486775U,  // LDURSi</a>
<a name="1080"><span class="lineNum">    1080 </span>            :     26486775U,  // LDURWi</a>
<a name="1081"><span class="lineNum">    1081 </span>            :     26486775U,  // LDURXi</a>
<a name="1082"><span class="lineNum">    1082 </span>            :     553920343U, // LDXPW</a>
<a name="1083"><span class="lineNum">    1083 </span>            :     553920343U, // LDXPX</a>
<a name="1084"><span class="lineNum">    1084 </span>            :     26485366U,  // LDXRB</a>
<a name="1085"><span class="lineNum">    1085 </span>            :     26485863U,  // LDXRH</a>
<a name="1086"><span class="lineNum">    1086 </span>            :     26486794U,  // LDXRW</a>
<a name="1087"><span class="lineNum">    1087 </span>            :     26486794U,  // LDXRX</a>
<a name="1088"><span class="lineNum">    1088 </span>            :     0U, // LOADgot</a>
<a name="1089"><span class="lineNum">    1089 </span>            :     17049003U,  // LSLVWr</a>
<a name="1090"><span class="lineNum">    1090 </span>            :     17049003U,  // LSLVXr</a>
<a name="1091"><span class="lineNum">    1091 </span>            :     17049558U,  // LSRVWr</a>
<a name="1092"><span class="lineNum">    1092 </span>            :     17049558U,  // LSRVXr</a>
<a name="1093"><span class="lineNum">    1093 </span>            :     17048395U,  // MADDWrrr</a>
<a name="1094"><span class="lineNum">    1094 </span>            :     17048395U,  // MADDXrrr</a>
<a name="1095"><span class="lineNum">    1095 </span>            :     2181050875U,        // MLAv16i8</a>
<a name="1096"><span class="lineNum">    1096 </span>            :     2718446075U,        // MLAv2i32</a>
<a name="1097"><span class="lineNum">    1097 </span>            :     2718446075U,        // MLAv2i32_indexed</a>
<a name="1098"><span class="lineNum">    1098 </span>            :     3255841275U,        // MLAv4i16</a>
<a name="1099"><span class="lineNum">    1099 </span>            :     3255841275U,        // MLAv4i16_indexed</a>
<a name="1100"><span class="lineNum">    1100 </span>            :     1108619771U,        // MLAv4i32</a>
<a name="1101"><span class="lineNum">    1101 </span>            :     1108619771U,        // MLAv4i32_indexed</a>
<a name="1102"><span class="lineNum">    1102 </span>            :     1645752827U,        // MLAv8i16</a>
<a name="1103"><span class="lineNum">    1103 </span>            :     1645752827U,        // MLAv8i16_indexed</a>
<a name="1104"><span class="lineNum">    1104 </span>            :     3793498619U,        // MLAv8i8</a>
<a name="1105"><span class="lineNum">    1105 </span>            :     2181052514U,        // MLSv16i8</a>
<a name="1106"><span class="lineNum">    1106 </span>            :     2718447714U,        // MLSv2i32</a>
<a name="1107"><span class="lineNum">    1107 </span>            :     2718447714U,        // MLSv2i32_indexed</a>
<a name="1108"><span class="lineNum">    1108 </span>            :     3255842914U,        // MLSv4i16</a>
<a name="1109"><span class="lineNum">    1109 </span>            :     3255842914U,        // MLSv4i16_indexed</a>
<a name="1110"><span class="lineNum">    1110 </span>            :     1108621410U,        // MLSv4i32</a>
<a name="1111"><span class="lineNum">    1111 </span>            :     1108621410U,        // MLSv4i32_indexed</a>
<a name="1112"><span class="lineNum">    1112 </span>            :     1645754466U,        // MLSv8i16</a>
<a name="1113"><span class="lineNum">    1113 </span>            :     1645754466U,        // MLSv8i16_indexed</a>
<a name="1114"><span class="lineNum">    1114 </span>            :     3793500258U,        // MLSv8i8</a>
<a name="1115"><span class="lineNum">    1115 </span>            :     168043698U, // MOVID</a>
<a name="1116"><span class="lineNum">    1116 </span>            :     721425586U, // MOVIv16b_ns</a>
<a name="1117"><span class="lineNum">    1117 </span>            :     168563890U, // MOVIv2d_ns</a>
<a name="1118"><span class="lineNum">    1118 </span>            :     1795691698U,        // MOVIv2i32</a>
<a name="1119"><span class="lineNum">    1119 </span>            :     1795691698U,        // MOVIv2s_msl</a>
<a name="1120"><span class="lineNum">    1120 </span>            :     1796215986U,        // MOVIv4i16</a>
<a name="1121"><span class="lineNum">    1121 </span>            :     1796478130U,        // MOVIv4i32</a>
<a name="1122"><span class="lineNum">    1122 </span>            :     1796478130U,        // MOVIv4s_msl</a>
<a name="1123"><span class="lineNum">    1123 </span>            :     723260594U, // MOVIv8b_ns</a>
<a name="1124"><span class="lineNum">    1124 </span>            :     1796740274U,        // MOVIv8i16</a>
<a name="1125"><span class="lineNum">    1125 </span>            :     84157629U,  // MOVKWi</a>
<a name="1126"><span class="lineNum">    1126 </span>            :     84157629U,  // MOVKXi</a>
<a name="1127"><span class="lineNum">    1127 </span>            :     1795434146U,        // MOVNWi</a>
<a name="1128"><span class="lineNum">    1128 </span>            :     1795434146U,        // MOVNXi</a>
<a name="1129"><span class="lineNum">    1129 </span>            :     1795435093U,        // MOVZWi</a>
<a name="1130"><span class="lineNum">    1130 </span>            :     1795435093U,        // MOVZXi</a>
<a name="1131"><span class="lineNum">    1131 </span>            :     0U, // MOVaddr</a>
<a name="1132"><span class="lineNum">    1132 </span>            :     0U, // MOVaddrBA</a>
<a name="1133"><span class="lineNum">    1133 </span>            :     0U, // MOVaddrCP</a>
<a name="1134"><span class="lineNum">    1134 </span>            :     0U, // MOVaddrEXT</a>
<a name="1135"><span class="lineNum">    1135 </span>            :     0U, // MOVaddrJT</a>
<a name="1136"><span class="lineNum">    1136 </span>            :     0U, // MOVaddrTLS</a>
<a name="1137"><span class="lineNum">    1137 </span>            :     0U, // MOVi32imm</a>
<a name="1138"><span class="lineNum">    1138 </span>            :     0U, // MOVi64imm</a>
<a name="1139"><span class="lineNum">    1139 </span>            :     201599116U, // MRS</a>
<a name="1140"><span class="lineNum">    1140 </span>            :     137179U,    // MSR</a>
<a name="1141"><span class="lineNum">    1141 </span>            :     141275U,    // MSRpstate</a>
<a name="1142"><span class="lineNum">    1142 </span>            :     17048258U,  // MSUBWrrr</a>
<a name="1143"><span class="lineNum">    1143 </span>            :     17048258U,  // MSUBXrrr</a>
<a name="1144"><span class="lineNum">    1144 </span>            :     2147489228U,        // MULv16i8</a>
<a name="1145"><span class="lineNum">    1145 </span>            :     2684884428U,        // MULv2i32</a>
<a name="1146"><span class="lineNum">    1146 </span>            :     2684884428U,        // MULv2i32_indexed</a>
<a name="1147"><span class="lineNum">    1147 </span>            :     3222279628U,        // MULv4i16</a>
<a name="1148"><span class="lineNum">    1148 </span>            :     3222279628U,        // MULv4i16_indexed</a>
<a name="1149"><span class="lineNum">    1149 </span>            :     1075058124U,        // MULv4i32</a>
<a name="1150"><span class="lineNum">    1150 </span>            :     1075058124U,        // MULv4i32_indexed</a>
<a name="1151"><span class="lineNum">    1151 </span>            :     1612191180U,        // MULv8i16</a>
<a name="1152"><span class="lineNum">    1152 </span>            :     1612191180U,        // MULv8i16_indexed</a>
<a name="1153"><span class="lineNum">    1153 </span>            :     3759936972U,        // MULv8i8</a>
<a name="1154"><span class="lineNum">    1154 </span>            :     1795691679U,        // MVNIv2i32</a>
<a name="1155"><span class="lineNum">    1155 </span>            :     1795691679U,        // MVNIv2s_msl</a>
<a name="1156"><span class="lineNum">    1156 </span>            :     1796215967U,        // MVNIv4i16</a>
<a name="1157"><span class="lineNum">    1157 </span>            :     1796478111U,        // MVNIv4i32</a>
<a name="1158"><span class="lineNum">    1158 </span>            :     1796478111U,        // MVNIv4s_msl</a>
<a name="1159"><span class="lineNum">    1159 </span>            :     1796740255U,        // MVNIv8i16</a>
<a name="1160"><span class="lineNum">    1160 </span>            :     5076U,      // NEGv16i8</a>
<a name="1161"><span class="lineNum">    1161 </span>            :     553919444U, // NEGv1i64</a>
<a name="1162"><span class="lineNum">    1162 </span>            :     1074271188U,        // NEGv2i32</a>
<a name="1163"><span class="lineNum">    1163 </span>            :     1611404244U,        // NEGv2i64</a>
<a name="1164"><span class="lineNum">    1164 </span>            :     2148537300U,        // NEGv4i16</a>
<a name="1165"><span class="lineNum">    1165 </span>            :     2685670356U,        // NEGv4i32</a>
<a name="1166"><span class="lineNum">    1166 </span>            :     3222803412U,        // NEGv8i16</a>
<a name="1167"><span class="lineNum">    1167 </span>            :     3759936468U,        // NEGv8i8</a>
<a name="1168"><span class="lineNum">    1168 </span>            :     6353U,      // NOTv16i8</a>
<a name="1169"><span class="lineNum">    1169 </span>            :     3759937745U,        // NOTv8i8</a>
<a name="1170"><span class="lineNum">    1170 </span>            :     0U, // ORNWrr</a>
<a name="1171"><span class="lineNum">    1171 </span>            :     17049189U,  // ORNWrs</a>
<a name="1172"><span class="lineNum">    1172 </span>            :     0U, // ORNXrr</a>
<a name="1173"><span class="lineNum">    1173 </span>            :     17049189U,  // ORNXrs</a>
<a name="1174"><span class="lineNum">    1174 </span>            :     2147489381U,        // ORNv16i8</a>
<a name="1175"><span class="lineNum">    1175 </span>            :     3759937125U,        // ORNv8i8</a>
<a name="1176"><span class="lineNum">    1176 </span>            :     17049548U,  // ORRWri</a>
<a name="1177"><span class="lineNum">    1177 </span>            :     0U, // ORRWrr</a>
<a name="1178"><span class="lineNum">    1178 </span>            :     17049548U,  // ORRWrs</a>
<a name="1179"><span class="lineNum">    1179 </span>            :     17049548U,  // ORRXri</a>
<a name="1180"><span class="lineNum">    1180 </span>            :     0U, // ORRXrr</a>
<a name="1181"><span class="lineNum">    1181 </span>            :     17049548U,  // ORRXrs</a>
<a name="1182"><span class="lineNum">    1182 </span>            :     2147489740U,        // ORRv16i8</a>
<a name="1183"><span class="lineNum">    1183 </span>            :     84424652U,  // ORRv2i32</a>
<a name="1184"><span class="lineNum">    1184 </span>            :     84948940U,  // ORRv4i16</a>
<a name="1185"><span class="lineNum">    1185 </span>            :     85211084U,  // ORRv4i32</a>
<a name="1186"><span class="lineNum">    1186 </span>            :     85473228U,  // ORRv8i16</a>
<a name="1187"><span class="lineNum">    1187 </span>            :     3759937484U,        // ORRv8i8</a>
<a name="1188"><span class="lineNum">    1188 </span>            :     2149060822U,        // PMULLv16i8</a>
<a name="1189"><span class="lineNum">    1189 </span>            :     228070797U, // PMULLv1i64</a>
<a name="1190"><span class="lineNum">    1190 </span>            :     244846806U, // PMULLv2i64</a>
<a name="1191"><span class="lineNum">    1191 </span>            :     3759674765U,        // PMULLv8i8</a>
<a name="1192"><span class="lineNum">    1192 </span>            :     2147489240U,        // PMULv16i8</a>
<a name="1193"><span class="lineNum">    1193 </span>            :     3759936984U,        // PMULv8i8</a>
<a name="1194"><span class="lineNum">    1194 </span>            :     101070321U, // PRFMl</a>
<a name="1195"><span class="lineNum">    1195 </span>            :     26621425U,  // PRFMroW</a>
<a name="1196"><span class="lineNum">    1196 </span>            :     26621425U,  // PRFMroX</a>
<a name="1197"><span class="lineNum">    1197 </span>            :     26621425U,  // PRFMui</a>
<a name="1198"><span class="lineNum">    1198 </span>            :     26621455U,  // PRFUMi</a>
<a name="1199"><span class="lineNum">    1199 </span>            :     537400862U, // RADDHNv2i64_v2i32</a>
<a name="1200"><span class="lineNum">    1200 </span>            :     571748633U, // RADDHNv2i64_v4i32</a>
<a name="1201"><span class="lineNum">    1201 </span>            :     1074796062U,        // RADDHNv4i32_v4i16</a>
<a name="1202"><span class="lineNum">    1202 </span>            :     1108881689U,        // RADDHNv4i32_v8i16</a>
<a name="1203"><span class="lineNum">    1203 </span>            :     1644179737U,        // RADDHNv8i16_v16i8</a>
<a name="1204"><span class="lineNum">    1204 </span>            :     1612453406U,        // RADDHNv8i16_v8i8</a>
<a name="1205"><span class="lineNum">    1205 </span>            :     553920698U, // RBITWr</a>
<a name="1206"><span class="lineNum">    1206 </span>            :     553920698U, // RBITXr</a>
<a name="1207"><span class="lineNum">    1207 </span>            :     6330U,      // RBITv16i8</a>
<a name="1208"><span class="lineNum">    1208 </span>            :     3759937722U,        // RBITv8i8</a>
<a name="1209"><span class="lineNum">    1209 </span>            :     2107559U,   // RET</a>
<a name="1210"><span class="lineNum">    1210 </span>            :     0U, // RET_ReallyLR</a>
<a name="1211"><span class="lineNum">    1211 </span>            :     553918951U, // REV16Wr</a>
<a name="1212"><span class="lineNum">    1212 </span>            :     553918951U, // REV16Xr</a>
<a name="1213"><span class="lineNum">    1213 </span>            :     4583U,      // REV16v16i8</a>
<a name="1214"><span class="lineNum">    1214 </span>            :     3759935975U,        // REV16v8i8</a>
<a name="1215"><span class="lineNum">    1215 </span>            :     553918540U, // REV32Xr</a>
<a name="1216"><span class="lineNum">    1216 </span>            :     4172U,      // REV32v16i8</a>
<a name="1217"><span class="lineNum">    1217 </span>            :     2148536396U,        // REV32v4i16</a>
<a name="1218"><span class="lineNum">    1218 </span>            :     3222802508U,        // REV32v8i16</a>
<a name="1219"><span class="lineNum">    1219 </span>            :     3759935564U,        // REV32v8i8</a>
<a name="1220"><span class="lineNum">    1220 </span>            :     4566U,      // REV64v16i8</a>
<a name="1221"><span class="lineNum">    1221 </span>            :     1074270678U,        // REV64v2i32</a>
<a name="1222"><span class="lineNum">    1222 </span>            :     2148536790U,        // REV64v4i16</a>
<a name="1223"><span class="lineNum">    1223 </span>            :     2685669846U,        // REV64v4i32</a>
<a name="1224"><span class="lineNum">    1224 </span>            :     3222802902U,        // REV64v8i16</a>
<a name="1225"><span class="lineNum">    1225 </span>            :     3759935958U,        // REV64v8i8</a>
<a name="1226"><span class="lineNum">    1226 </span>            :     553920805U, // REVWr</a>
<a name="1227"><span class="lineNum">    1227 </span>            :     553920805U, // REVXr</a>
<a name="1228"><span class="lineNum">    1228 </span>            :     17049543U,  // RORVWr</a>
<a name="1229"><span class="lineNum">    1229 </span>            :     17049543U,  // RORVXr</a>
<a name="1230"><span class="lineNum">    1230 </span>            :     1644179766U,        // RSHRNv16i8_shift</a>
<a name="1231"><span class="lineNum">    1231 </span>            :     537400917U, // RSHRNv2i32_shift</a>
<a name="1232"><span class="lineNum">    1232 </span>            :     1074796117U,        // RSHRNv4i16_shift</a>
<a name="1233"><span class="lineNum">    1233 </span>            :     571748662U, // RSHRNv4i32_shift</a>
<a name="1234"><span class="lineNum">    1234 </span>            :     1108881718U,        // RSHRNv8i16_shift</a>
<a name="1235"><span class="lineNum">    1235 </span>            :     1612453461U,        // RSHRNv8i8_shift</a>
<a name="1236"><span class="lineNum">    1236 </span>            :     537400854U, // RSUBHNv2i64_v2i32</a>
<a name="1237"><span class="lineNum">    1237 </span>            :     571748624U, // RSUBHNv2i64_v4i32</a>
<a name="1238"><span class="lineNum">    1238 </span>            :     1074796054U,        // RSUBHNv4i32_v4i16</a>
<a name="1239"><span class="lineNum">    1239 </span>            :     1108881680U,        // RSUBHNv4i32_v8i16</a>
<a name="1240"><span class="lineNum">    1240 </span>            :     1644179728U,        // RSUBHNv8i16_v16i8</a>
<a name="1241"><span class="lineNum">    1241 </span>            :     1612453398U,        // RSUBHNv8i16_v8i8</a>
<a name="1242"><span class="lineNum">    1242 </span>            :     2182623330U,        // SABALv16i8_v8i16</a>
<a name="1243"><span class="lineNum">    1243 </span>            :     2718708931U,        // SABALv2i32_v2i64</a>
<a name="1244"><span class="lineNum">    1244 </span>            :     3256104131U,        // SABALv4i16_v4i32</a>
<a name="1245"><span class="lineNum">    1245 </span>            :     1108095074U,        // SABALv4i32_v2i64</a>
<a name="1246"><span class="lineNum">    1246 </span>            :     1645490274U,        // SABALv8i16_v4i32</a>
<a name="1247"><span class="lineNum">    1247 </span>            :     3793237187U,        // SABALv8i8_v8i16</a>
<a name="1248"><span class="lineNum">    1248 </span>            :     2181050862U,        // SABAv16i8</a>
<a name="1249"><span class="lineNum">    1249 </span>            :     2718446062U,        // SABAv2i32</a>
<a name="1250"><span class="lineNum">    1250 </span>            :     3255841262U,        // SABAv4i16</a>
<a name="1251"><span class="lineNum">    1251 </span>            :     1108619758U,        // SABAv4i32</a>
<a name="1252"><span class="lineNum">    1252 </span>            :     1645752814U,        // SABAv8i16</a>
<a name="1253"><span class="lineNum">    1253 </span>            :     3793498606U,        // SABAv8i8</a>
<a name="1254"><span class="lineNum">    1254 </span>            :     2149060764U,        // SABDLv16i8_v8i16</a>
<a name="1255"><span class="lineNum">    1255 </span>            :     2685146379U,        // SABDLv2i32_v2i64</a>
<a name="1256"><span class="lineNum">    1256 </span>            :     3222541579U,        // SABDLv4i16_v4i32</a>
<a name="1257"><span class="lineNum">    1257 </span>            :     1074532508U,        // SABDLv4i32_v2i64</a>
<a name="1258"><span class="lineNum">    1258 </span>            :     1611927708U,        // SABDLv8i16_v4i32</a>
<a name="1259"><span class="lineNum">    1259 </span>            :     3759674635U,        // SABDLv8i8_v8i16</a>
<a name="1260"><span class="lineNum">    1260 </span>            :     2147488538U,        // SABDv16i8</a>
<a name="1261"><span class="lineNum">    1261 </span>            :     2684883738U,        // SABDv2i32</a>
<a name="1262"><span class="lineNum">    1262 </span>            :     3222278938U,        // SABDv4i16</a>
<a name="1263"><span class="lineNum">    1263 </span>            :     1075057434U,        // SABDv4i32</a>
<a name="1264"><span class="lineNum">    1264 </span>            :     1612190490U,        // SABDv8i16</a>
<a name="1265"><span class="lineNum">    1265 </span>            :     3759936282U,        // SABDv8i8</a>
<a name="1266"><span class="lineNum">    1266 </span>            :     35141315U,  // SADALPv16i8_v8i16</a>
<a name="1267"><span class="lineNum">    1267 </span>            :     1117533891U,        // SADALPv2i32_v1i64</a>
<a name="1268"><span class="lineNum">    1268 </span>            :     2181576387U,        // SADALPv4i16_v2i32</a>
<a name="1269"><span class="lineNum">    1269 </span>            :     2718709443U,        // SADALPv4i32_v2i64</a>
<a name="1270"><span class="lineNum">    1270 </span>            :     3256104643U,        // SADALPv8i16_v4i32</a>
<a name="1271"><span class="lineNum">    1271 </span>            :     3792713411U,        // SADALPv8i8_v4i16</a>
<a name="1272"><span class="lineNum">    1272 </span>            :     1578707U,   // SADDLPv16i8_v8i16</a>
<a name="1273"><span class="lineNum">    1273 </span>            :     1083971283U,        // SADDLPv2i32_v1i64</a>
<a name="1274"><span class="lineNum">    1274 </span>            :     2148013779U,        // SADDLPv4i16_v2i32</a>
<a name="1275"><span class="lineNum">    1275 </span>            :     2685146835U,        // SADDLPv4i32_v2i64</a>
<a name="1276"><span class="lineNum">    1276 </span>            :     3222542035U,        // SADDLPv8i16_v4i32</a>
<a name="1277"><span class="lineNum">    1277 </span>            :     3759150803U,        // SADDLPv8i8_v4i16</a>
<a name="1278"><span class="lineNum">    1278 </span>            :     272700U,    // SADDLVv16i8v</a>
<a name="1279"><span class="lineNum">    1279 </span>            :     2147756348U,        // SADDLVv4i16v</a>
<a name="1280"><span class="lineNum">    1280 </span>            :     2684627260U,        // SADDLVv4i32v</a>
<a name="1281"><span class="lineNum">    1281 </span>            :     3221498172U,        // SADDLVv8i16v</a>
<a name="1282"><span class="lineNum">    1282 </span>            :     3758369084U,        // SADDLVv8i8v</a>
<a name="1283"><span class="lineNum">    1283 </span>            :     2149060780U,        // SADDLv16i8_v8i16</a>
<a name="1284"><span class="lineNum">    1284 </span>            :     2685146409U,        // SADDLv2i32_v2i64</a>
<a name="1285"><span class="lineNum">    1285 </span>            :     3222541609U,        // SADDLv4i16_v4i32</a>
<a name="1286"><span class="lineNum">    1286 </span>            :     1074532524U,        // SADDLv4i32_v2i64</a>
<a name="1287"><span class="lineNum">    1287 </span>            :     1611927724U,        // SADDLv8i16_v4i32</a>
<a name="1288"><span class="lineNum">    1288 </span>            :     3759674665U,        // SADDLv8i8_v8i16</a>
<a name="1289"><span class="lineNum">    1289 </span>            :     1612190133U,        // SADDWv16i8_v8i16</a>
<a name="1290"><span class="lineNum">    1290 </span>            :     537663936U, // SADDWv2i32_v2i64</a>
<a name="1291"><span class="lineNum">    1291 </span>            :     1075059136U,        // SADDWv4i16_v4i32</a>
<a name="1292"><span class="lineNum">    1292 </span>            :     537661877U, // SADDWv4i32_v2i64</a>
<a name="1293"><span class="lineNum">    1293 </span>            :     1075057077U,        // SADDWv8i16_v4i32</a>
<a name="1294"><span class="lineNum">    1294 </span>            :     1612192192U,        // SADDWv8i8_v8i16</a>
<a name="1295"><span class="lineNum">    1295 </span>            :     17049656U,  // SBCSWr</a>
<a name="1296"><span class="lineNum">    1296 </span>            :     17049656U,  // SBCSXr</a>
<a name="1297"><span class="lineNum">    1297 </span>            :     17048293U,  // SBCWr</a>
<a name="1298"><span class="lineNum">    1298 </span>            :     17048293U,  // SBCXr</a>
<a name="1299"><span class="lineNum">    1299 </span>            :     17049061U,  // SBFMWri</a>
<a name="1300"><span class="lineNum">    1300 </span>            :     17049061U,  // SBFMXri</a>
<a name="1301"><span class="lineNum">    1301 </span>            :     17048517U,  // SCVTFSWDri</a>
<a name="1302"><span class="lineNum">    1302 </span>            :     17048517U,  // SCVTFSWSri</a>
<a name="1303"><span class="lineNum">    1303 </span>            :     17048517U,  // SCVTFSXDri</a>
<a name="1304"><span class="lineNum">    1304 </span>            :     17048517U,  // SCVTFSXSri</a>
<a name="1305"><span class="lineNum">    1305 </span>            :     553919429U, // SCVTFUWDri</a>
<a name="1306"><span class="lineNum">    1306 </span>            :     553919429U, // SCVTFUWSri</a>
<a name="1307"><span class="lineNum">    1307 </span>            :     553919429U, // SCVTFUXDri</a>
<a name="1308"><span class="lineNum">    1308 </span>            :     553919429U, // SCVTFUXSri</a>
<a name="1309"><span class="lineNum">    1309 </span>            :     17048517U,  // SCVTFd</a>
<a name="1310"><span class="lineNum">    1310 </span>            :     17048517U,  // SCVTFs</a>
<a name="1311"><span class="lineNum">    1311 </span>            :     553919429U, // SCVTFv1i32</a>
<a name="1312"><span class="lineNum">    1312 </span>            :     553919429U, // SCVTFv1i64</a>
<a name="1313"><span class="lineNum">    1313 </span>            :     1074271173U,        // SCVTFv2f32</a>
<a name="1314"><span class="lineNum">    1314 </span>            :     1611404229U,        // SCVTFv2f64</a>
<a name="1315"><span class="lineNum">    1315 </span>            :     2684883909U,        // SCVTFv2i32_shift</a>
<a name="1316"><span class="lineNum">    1316 </span>            :     537662405U, // SCVTFv2i64_shift</a>
<a name="1317"><span class="lineNum">    1317 </span>            :     2685670341U,        // SCVTFv4f32</a>
<a name="1318"><span class="lineNum">    1318 </span>            :     1075057605U,        // SCVTFv4i32_shift</a>
<a name="1319"><span class="lineNum">    1319 </span>            :     17049904U,  // SDIVWr</a>
<a name="1320"><span class="lineNum">    1320 </span>            :     17049904U,  // SDIVXr</a>
<a name="1321"><span class="lineNum">    1321 </span>            :     17049904U,  // SDIV_IntWr</a>
<a name="1322"><span class="lineNum">    1322 </span>            :     17049904U,  // SDIV_IntXr</a>
<a name="1323"><span class="lineNum">    1323 </span>            :     67404510U,  // SHA1Crrr</a>
<a name="1324"><span class="lineNum">    1324 </span>            :     553919463U, // SHA1Hrr</a>
<a name="1325"><span class="lineNum">    1325 </span>            :     67405278U,  // SHA1Mrrr</a>
<a name="1326"><span class="lineNum">    1326 </span>            :     67405488U,  // SHA1Prrr</a>
<a name="1327"><span class="lineNum">    1327 </span>            :     1108619265U,        // SHA1SU0rrr</a>
<a name="1328"><span class="lineNum">    1328 </span>            :     2719232056U,        // SHA1SU1rr</a>
<a name="1329"><span class="lineNum">    1329 </span>            :     67403864U,  // SHA256H2rrr</a>
<a name="1330"><span class="lineNum">    1330 </span>            :     67404790U,  // SHA256Hrrr</a>
<a name="1331"><span class="lineNum">    1331 </span>            :     2719232010U,        // SHA256SU0rr</a>
<a name="1332"><span class="lineNum">    1332 </span>            :     1108619329U,        // SHA256SU1rrr</a>
<a name="1333"><span class="lineNum">    1333 </span>            :     2147488572U,        // SHADDv16i8</a>
<a name="1334"><span class="lineNum">    1334 </span>            :     2684883772U,        // SHADDv2i32</a>
<a name="1335"><span class="lineNum">    1335 </span>            :     3222278972U,        // SHADDv4i16</a>
<a name="1336"><span class="lineNum">    1336 </span>            :     1075057468U,        // SHADDv4i32</a>
<a name="1337"><span class="lineNum">    1337 </span>            :     1612190524U,        // SHADDv8i16</a>
<a name="1338"><span class="lineNum">    1338 </span>            :     3759936316U,        // SHADDv8i8</a>
<a name="1339"><span class="lineNum">    1339 </span>            :     2149060797U,        // SHLLv16i8</a>
<a name="1340"><span class="lineNum">    1340 </span>            :     2685146487U,        // SHLLv2i32</a>
<a name="1341"><span class="lineNum">    1341 </span>            :     3222541687U,        // SHLLv4i16</a>
<a name="1342"><span class="lineNum">    1342 </span>            :     3758887101U,        // SHLLv4i32</a>
<a name="1343"><span class="lineNum">    1343 </span>            :     1315005U,   // SHLLv8i16</a>
<a name="1344"><span class="lineNum">    1344 </span>            :     538449271U, // SHLLv8i8</a>
<a name="1345"><span class="lineNum">    1345 </span>            :     17048896U,  // SHLd</a>
<a name="1346"><span class="lineNum">    1346 </span>            :     2147489088U,        // SHLv16i8_shift</a>
<a name="1347"><span class="lineNum">    1347 </span>            :     2684884288U,        // SHLv2i32_shift</a>
<a name="1348"><span class="lineNum">    1348 </span>            :     537662784U, // SHLv2i64_shift</a>
<a name="1349"><span class="lineNum">    1349 </span>            :     3222279488U,        // SHLv4i16_shift</a>
<a name="1350"><span class="lineNum">    1350 </span>            :     1075057984U,        // SHLv4i32_shift</a>
<a name="1351"><span class="lineNum">    1351 </span>            :     1612191040U,        // SHLv8i16_shift</a>
<a name="1352"><span class="lineNum">    1352 </span>            :     3759936832U,        // SHLv8i8_shift</a>
<a name="1353"><span class="lineNum">    1353 </span>            :     1644179748U,        // SHRNv16i8_shift</a>
<a name="1354"><span class="lineNum">    1354 </span>            :     537400901U, // SHRNv2i32_shift</a>
<a name="1355"><span class="lineNum">    1355 </span>            :     1074796101U,        // SHRNv4i16_shift</a>
<a name="1356"><span class="lineNum">    1356 </span>            :     571748644U, // SHRNv4i32_shift</a>
<a name="1357"><span class="lineNum">    1357 </span>            :     1108881700U,        // SHRNv8i16_shift</a>
<a name="1358"><span class="lineNum">    1358 </span>            :     1612453445U,        // SHRNv8i8_shift</a>
<a name="1359"><span class="lineNum">    1359 </span>            :     2147488435U,        // SHSUBv16i8</a>
<a name="1360"><span class="lineNum">    1360 </span>            :     2684883635U,        // SHSUBv2i32</a>
<a name="1361"><span class="lineNum">    1361 </span>            :     3222278835U,        // SHSUBv4i16</a>
<a name="1362"><span class="lineNum">    1362 </span>            :     1075057331U,        // SHSUBv4i32</a>
<a name="1363"><span class="lineNum">    1363 </span>            :     1612190387U,        // SHSUBv8i16</a>
<a name="1364"><span class="lineNum">    1364 </span>            :     3759936179U,        // SHSUBv8i8</a>
<a name="1365"><span class="lineNum">    1365 </span>            :     67404954U,  // SLId</a>
<a name="1366"><span class="lineNum">    1366 </span>            :     2181051546U,        // SLIv16i8_shift</a>
<a name="1367"><span class="lineNum">    1367 </span>            :     2718446746U,        // SLIv2i32_shift</a>
<a name="1368"><span class="lineNum">    1368 </span>            :     571225242U, // SLIv2i64_shift</a>
<a name="1369"><span class="lineNum">    1369 </span>            :     3255841946U,        // SLIv4i16_shift</a>
<a name="1370"><span class="lineNum">    1370 </span>            :     1108620442U,        // SLIv4i32_shift</a>
<a name="1371"><span class="lineNum">    1371 </span>            :     1645753498U,        // SLIv8i16_shift</a>
<a name="1372"><span class="lineNum">    1372 </span>            :     3793499290U,        // SLIv8i8_shift</a>
<a name="1373"><span class="lineNum">    1373 </span>            :     17048857U,  // SMADDLrrr</a>
<a name="1374"><span class="lineNum">    1374 </span>            :     2147489609U,        // SMAXPv16i8</a>
<a name="1375"><span class="lineNum">    1375 </span>            :     2684884809U,        // SMAXPv2i32</a>
<a name="1376"><span class="lineNum">    1376 </span>            :     3222280009U,        // SMAXPv4i16</a>
<a name="1377"><span class="lineNum">    1377 </span>            :     1075058505U,        // SMAXPv4i32</a>
<a name="1378"><span class="lineNum">    1378 </span>            :     1612191561U,        // SMAXPv8i16</a>
<a name="1379"><span class="lineNum">    1379 </span>            :     3759937353U,        // SMAXPv8i8</a>
<a name="1380"><span class="lineNum">    1380 </span>            :     272787U,    // SMAXVv16i8v</a>
<a name="1381"><span class="lineNum">    1381 </span>            :     2147756435U,        // SMAXVv4i16v</a>
<a name="1382"><span class="lineNum">    1382 </span>            :     2684627347U,        // SMAXVv4i32v</a>
<a name="1383"><span class="lineNum">    1383 </span>            :     3221498259U,        // SMAXVv8i16v</a>
<a name="1384"><span class="lineNum">    1384 </span>            :     3758369171U,        // SMAXVv8i8v</a>
<a name="1385"><span class="lineNum">    1385 </span>            :     2147490298U,        // SMAXv16i8</a>
<a name="1386"><span class="lineNum">    1386 </span>            :     2684885498U,        // SMAXv2i32</a>
<a name="1387"><span class="lineNum">    1387 </span>            :     3222280698U,        // SMAXv4i16</a>
<a name="1388"><span class="lineNum">    1388 </span>            :     1075059194U,        // SMAXv4i32</a>
<a name="1389"><span class="lineNum">    1389 </span>            :     1612192250U,        // SMAXv8i16</a>
<a name="1390"><span class="lineNum">    1390 </span>            :     3759938042U,        // SMAXv8i8</a>
<a name="1391"><span class="lineNum">    1391 </span>            :     21246U,     // SMC</a>
<a name="1392"><span class="lineNum">    1392 </span>            :     2147489551U,        // SMINPv16i8</a>
<a name="1393"><span class="lineNum">    1393 </span>            :     2684884751U,        // SMINPv2i32</a>
<a name="1394"><span class="lineNum">    1394 </span>            :     3222279951U,        // SMINPv4i16</a>
<a name="1395"><span class="lineNum">    1395 </span>            :     1075058447U,        // SMINPv4i32</a>
<a name="1396"><span class="lineNum">    1396 </span>            :     1612191503U,        // SMINPv8i16</a>
<a name="1397"><span class="lineNum">    1397 </span>            :     3759937295U,        // SMINPv8i8</a>
<a name="1398"><span class="lineNum">    1398 </span>            :     272741U,    // SMINVv16i8v</a>
<a name="1399"><span class="lineNum">    1399 </span>            :     2147756389U,        // SMINVv4i16v</a>
<a name="1400"><span class="lineNum">    1400 </span>            :     2684627301U,        // SMINVv4i32v</a>
<a name="1401"><span class="lineNum">    1401 </span>            :     3221498213U,        // SMINVv8i16v</a>
<a name="1402"><span class="lineNum">    1402 </span>            :     3758369125U,        // SMINVv8i8v</a>
<a name="1403"><span class="lineNum">    1403 </span>            :     2147489324U,        // SMINv16i8</a>
<a name="1404"><span class="lineNum">    1404 </span>            :     2684884524U,        // SMINv2i32</a>
<a name="1405"><span class="lineNum">    1405 </span>            :     3222279724U,        // SMINv4i16</a>
<a name="1406"><span class="lineNum">    1406 </span>            :     1075058220U,        // SMINv4i32</a>
<a name="1407"><span class="lineNum">    1407 </span>            :     1612191276U,        // SMINv8i16</a>
<a name="1408"><span class="lineNum">    1408 </span>            :     3759937068U,        // SMINv8i8</a>
<a name="1409"><span class="lineNum">    1409 </span>            :     2182623356U,        // SMLALv16i8_v8i16</a>
<a name="1410"><span class="lineNum">    1410 </span>            :     2718708954U,        // SMLALv2i32_indexed</a>
<a name="1411"><span class="lineNum">    1411 </span>            :     2718708954U,        // SMLALv2i32_v2i64</a>
<a name="1412"><span class="lineNum">    1412 </span>            :     3256104154U,        // SMLALv4i16_indexed</a>
<a name="1413"><span class="lineNum">    1413 </span>            :     3256104154U,        // SMLALv4i16_v4i32</a>
<a name="1414"><span class="lineNum">    1414 </span>            :     1108095100U,        // SMLALv4i32_indexed</a>
<a name="1415"><span class="lineNum">    1415 </span>            :     1108095100U,        // SMLALv4i32_v2i64</a>
<a name="1416"><span class="lineNum">    1416 </span>            :     1645490300U,        // SMLALv8i16_indexed</a>
<a name="1417"><span class="lineNum">    1417 </span>            :     1645490300U,        // SMLALv8i16_v4i32</a>
<a name="1418"><span class="lineNum">    1418 </span>            :     3793237210U,        // SMLALv8i8_v8i16</a>
<a name="1419"><span class="lineNum">    1419 </span>            :     2182623480U,        // SMLSLv16i8_v8i16</a>
<a name="1420"><span class="lineNum">    1420 </span>            :     2718709168U,        // SMLSLv2i32_indexed</a>
<a name="1421"><span class="lineNum">    1421 </span>            :     2718709168U,        // SMLSLv2i32_v2i64</a>
<a name="1422"><span class="lineNum">    1422 </span>            :     3256104368U,        // SMLSLv4i16_indexed</a>
<a name="1423"><span class="lineNum">    1423 </span>            :     3256104368U,        // SMLSLv4i16_v4i32</a>
<a name="1424"><span class="lineNum">    1424 </span>            :     1108095224U,        // SMLSLv4i32_indexed</a>
<a name="1425"><span class="lineNum">    1425 </span>            :     1108095224U,        // SMLSLv4i32_v2i64</a>
<a name="1426"><span class="lineNum">    1426 </span>            :     1645490424U,        // SMLSLv8i16_indexed</a>
<a name="1427"><span class="lineNum">    1427 </span>            :     1645490424U,        // SMLSLv8i16_v4i32</a>
<a name="1428"><span class="lineNum">    1428 </span>            :     3793237424U,        // SMLSLv8i8_v8i16</a>
<a name="1429"><span class="lineNum">    1429 </span>            :     272768U,    // SMOVvi16to32</a>
<a name="1430"><span class="lineNum">    1430 </span>            :     272768U,    // SMOVvi16to64</a>
<a name="1431"><span class="lineNum">    1431 </span>            :     537143680U, // SMOVvi32to64</a>
<a name="1432"><span class="lineNum">    1432 </span>            :     1610885504U,        // SMOVvi8to32</a>
<a name="1433"><span class="lineNum">    1433 </span>            :     1610885504U,        // SMOVvi8to64</a>
<a name="1434"><span class="lineNum">    1434 </span>            :     17048813U,  // SMSUBLrrr</a>
<a name="1435"><span class="lineNum">    1435 </span>            :     17048603U,  // SMULHrr</a>
<a name="1436"><span class="lineNum">    1436 </span>            :     2149060830U,        // SMULLv16i8_v8i16</a>
<a name="1437"><span class="lineNum">    1437 </span>            :     2685146516U,        // SMULLv2i32_indexed</a>
<a name="1438"><span class="lineNum">    1438 </span>            :     2685146516U,        // SMULLv2i32_v2i64</a>
<a name="1439"><span class="lineNum">    1439 </span>            :     3222541716U,        // SMULLv4i16_indexed</a>
<a name="1440"><span class="lineNum">    1440 </span>            :     3222541716U,        // SMULLv4i16_v4i32</a>
<a name="1441"><span class="lineNum">    1441 </span>            :     1074532574U,        // SMULLv4i32_indexed</a>
<a name="1442"><span class="lineNum">    1442 </span>            :     1074532574U,        // SMULLv4i32_v2i64</a>
<a name="1443"><span class="lineNum">    1443 </span>            :     1611927774U,        // SMULLv8i16_indexed</a>
<a name="1444"><span class="lineNum">    1444 </span>            :     1611927774U,        // SMULLv8i16_v4i32</a>
<a name="1445"><span class="lineNum">    1445 </span>            :     3759674772U,        // SMULLv8i8_v8i16</a>
<a name="1446"><span class="lineNum">    1446 </span>            :     6187U,      // SQABSv16i8</a>
<a name="1447"><span class="lineNum">    1447 </span>            :     553920555U, // SQABSv1i16</a>
<a name="1448"><span class="lineNum">    1448 </span>            :     553920555U, // SQABSv1i32</a>
<a name="1449"><span class="lineNum">    1449 </span>            :     553920555U, // SQABSv1i64</a>
<a name="1450"><span class="lineNum">    1450 </span>            :     553920555U, // SQABSv1i8</a>
<a name="1451"><span class="lineNum">    1451 </span>            :     1074272299U,        // SQABSv2i32</a>
<a name="1452"><span class="lineNum">    1452 </span>            :     1611405355U,        // SQABSv2i64</a>
<a name="1453"><span class="lineNum">    1453 </span>            :     2148538411U,        // SQABSv4i16</a>
<a name="1454"><span class="lineNum">    1454 </span>            :     2685671467U,        // SQABSv4i32</a>
<a name="1455"><span class="lineNum">    1455 </span>            :     3222804523U,        // SQABSv8i16</a>
<a name="1456"><span class="lineNum">    1456 </span>            :     3759937579U,        // SQABSv8i8</a>
<a name="1457"><span class="lineNum">    1457 </span>            :     2147488602U,        // SQADDv16i8</a>
<a name="1458"><span class="lineNum">    1458 </span>            :     17048410U,  // SQADDv1i16</a>
<a name="1459"><span class="lineNum">    1459 </span>            :     17048410U,  // SQADDv1i32</a>
<a name="1460"><span class="lineNum">    1460 </span>            :     17048410U,  // SQADDv1i64</a>
<a name="1461"><span class="lineNum">    1461 </span>            :     17048410U,  // SQADDv1i8</a>
<a name="1462"><span class="lineNum">    1462 </span>            :     2684883802U,        // SQADDv2i32</a>
<a name="1463"><span class="lineNum">    1463 </span>            :     537662298U, // SQADDv2i64</a>
<a name="1464"><span class="lineNum">    1464 </span>            :     3222279002U,        // SQADDv4i16</a>
<a name="1465"><span class="lineNum">    1465 </span>            :     1075057498U,        // SQADDv4i32</a>
<a name="1466"><span class="lineNum">    1466 </span>            :     1612190554U,        // SQADDv8i16</a>
<a name="1467"><span class="lineNum">    1467 </span>            :     3759936346U,        // SQADDv8i8</a>
<a name="1468"><span class="lineNum">    1468 </span>            :     67405009U,  // SQDMLALi16</a>
<a name="1469"><span class="lineNum">    1469 </span>            :     67405009U,  // SQDMLALi32</a>
<a name="1470"><span class="lineNum">    1470 </span>            :     67405009U,  // SQDMLALv1i32_indexed</a>
<a name="1471"><span class="lineNum">    1471 </span>            :     67405009U,  // SQDMLALv1i64_indexed</a>
<a name="1472"><span class="lineNum">    1472 </span>            :     2718708945U,        // SQDMLALv2i32_indexed</a>
<a name="1473"><span class="lineNum">    1473 </span>            :     2718708945U,        // SQDMLALv2i32_v2i64</a>
<a name="1474"><span class="lineNum">    1474 </span>            :     3256104145U,        // SQDMLALv4i16_indexed</a>
<a name="1475"><span class="lineNum">    1475 </span>            :     3256104145U,        // SQDMLALv4i16_v4i32</a>
<a name="1476"><span class="lineNum">    1476 </span>            :     1108095090U,        // SQDMLALv4i32_indexed</a>
<a name="1477"><span class="lineNum">    1477 </span>            :     1108095090U,        // SQDMLALv4i32_v2i64</a>
<a name="1478"><span class="lineNum">    1478 </span>            :     1645490290U,        // SQDMLALv8i16_indexed</a>
<a name="1479"><span class="lineNum">    1479 </span>            :     1645490290U,        // SQDMLALv8i16_v4i32</a>
<a name="1480"><span class="lineNum">    1480 </span>            :     67405223U,  // SQDMLSLi16</a>
<a name="1481"><span class="lineNum">    1481 </span>            :     67405223U,  // SQDMLSLi32</a>
<a name="1482"><span class="lineNum">    1482 </span>            :     67405223U,  // SQDMLSLv1i32_indexed</a>
<a name="1483"><span class="lineNum">    1483 </span>            :     67405223U,  // SQDMLSLv1i64_indexed</a>
<a name="1484"><span class="lineNum">    1484 </span>            :     2718709159U,        // SQDMLSLv2i32_indexed</a>
<a name="1485"><span class="lineNum">    1485 </span>            :     2718709159U,        // SQDMLSLv2i32_v2i64</a>
<a name="1486"><span class="lineNum">    1486 </span>            :     3256104359U,        // SQDMLSLv4i16_indexed</a>
<a name="1487"><span class="lineNum">    1487 </span>            :     3256104359U,        // SQDMLSLv4i16_v4i32</a>
<a name="1488"><span class="lineNum">    1488 </span>            :     1108095214U,        // SQDMLSLv4i32_indexed</a>
<a name="1489"><span class="lineNum">    1489 </span>            :     1108095214U,        // SQDMLSLv4i32_v2i64</a>
<a name="1490"><span class="lineNum">    1490 </span>            :     1645490414U,        // SQDMLSLv8i16_indexed</a>
<a name="1491"><span class="lineNum">    1491 </span>            :     1645490414U,        // SQDMLSLv8i16_v4i32</a>
<a name="1492"><span class="lineNum">    1492 </span>            :     17048584U,  // SQDMULHv1i16</a>
<a name="1493"><span class="lineNum">    1493 </span>            :     17048584U,  // SQDMULHv1i16_indexed</a>
<a name="1494"><span class="lineNum">    1494 </span>            :     17048584U,  // SQDMULHv1i32</a>
<a name="1495"><span class="lineNum">    1495 </span>            :     17048584U,  // SQDMULHv1i32_indexed</a>
<a name="1496"><span class="lineNum">    1496 </span>            :     2684883976U,        // SQDMULHv2i32</a>
<a name="1497"><span class="lineNum">    1497 </span>            :     2684883976U,        // SQDMULHv2i32_indexed</a>
<a name="1498"><span class="lineNum">    1498 </span>            :     3222279176U,        // SQDMULHv4i16</a>
<a name="1499"><span class="lineNum">    1499 </span>            :     3222279176U,        // SQDMULHv4i16_indexed</a>
<a name="1500"><span class="lineNum">    1500 </span>            :     1075057672U,        // SQDMULHv4i32</a>
<a name="1501"><span class="lineNum">    1501 </span>            :     1075057672U,        // SQDMULHv4i32_indexed</a>
<a name="1502"><span class="lineNum">    1502 </span>            :     1612190728U,        // SQDMULHv8i16</a>
<a name="1503"><span class="lineNum">    1503 </span>            :     1612190728U,        // SQDMULHv8i16_indexed</a>
<a name="1504"><span class="lineNum">    1504 </span>            :     17048964U,  // SQDMULLi16</a>
<a name="1505"><span class="lineNum">    1505 </span>            :     17048964U,  // SQDMULLi32</a>
<a name="1506"><span class="lineNum">    1506 </span>            :     17048964U,  // SQDMULLv1i32_indexed</a>
<a name="1507"><span class="lineNum">    1507 </span>            :     17048964U,  // SQDMULLv1i64_indexed</a>
<a name="1508"><span class="lineNum">    1508 </span>            :     2685146500U,        // SQDMULLv2i32_indexed</a>
<a name="1509"><span class="lineNum">    1509 </span>            :     2685146500U,        // SQDMULLv2i32_v2i64</a>
<a name="1510"><span class="lineNum">    1510 </span>            :     3222541700U,        // SQDMULLv4i16_indexed</a>
<a name="1511"><span class="lineNum">    1511 </span>            :     3222541700U,        // SQDMULLv4i16_v4i32</a>
<a name="1512"><span class="lineNum">    1512 </span>            :     1074532556U,        // SQDMULLv4i32_indexed</a>
<a name="1513"><span class="lineNum">    1513 </span>            :     1074532556U,        // SQDMULLv4i32_v2i64</a>
<a name="1514"><span class="lineNum">    1514 </span>            :     1611927756U,        // SQDMULLv8i16_indexed</a>
<a name="1515"><span class="lineNum">    1515 </span>            :     1611927756U,        // SQDMULLv8i16_v4i32</a>
<a name="1516"><span class="lineNum">    1516 </span>            :     5081U,      // SQNEGv16i8</a>
<a name="1517"><span class="lineNum">    1517 </span>            :     553919449U, // SQNEGv1i16</a>
<a name="1518"><span class="lineNum">    1518 </span>            :     553919449U, // SQNEGv1i32</a>
<a name="1519"><span class="lineNum">    1519 </span>            :     553919449U, // SQNEGv1i64</a>
<a name="1520"><span class="lineNum">    1520 </span>            :     553919449U, // SQNEGv1i8</a>
<a name="1521"><span class="lineNum">    1521 </span>            :     1074271193U,        // SQNEGv2i32</a>
<a name="1522"><span class="lineNum">    1522 </span>            :     1611404249U,        // SQNEGv2i64</a>
<a name="1523"><span class="lineNum">    1523 </span>            :     2148537305U,        // SQNEGv4i16</a>
<a name="1524"><span class="lineNum">    1524 </span>            :     2685670361U,        // SQNEGv4i32</a>
<a name="1525"><span class="lineNum">    1525 </span>            :     3222803417U,        // SQNEGv8i16</a>
<a name="1526"><span class="lineNum">    1526 </span>            :     3759936473U,        // SQNEGv8i8</a>
<a name="1527"><span class="lineNum">    1527 </span>            :     17048593U,  // SQRDMULHv1i16</a>
<a name="1528"><span class="lineNum">    1528 </span>            :     17048593U,  // SQRDMULHv1i16_indexed</a>
<a name="1529"><span class="lineNum">    1529 </span>            :     17048593U,  // SQRDMULHv1i32</a>
<a name="1530"><span class="lineNum">    1530 </span>            :     17048593U,  // SQRDMULHv1i32_indexed</a>
<a name="1531"><span class="lineNum">    1531 </span>            :     2684883985U,        // SQRDMULHv2i32</a>
<a name="1532"><span class="lineNum">    1532 </span>            :     2684883985U,        // SQRDMULHv2i32_indexed</a>
<a name="1533"><span class="lineNum">    1533 </span>            :     3222279185U,        // SQRDMULHv4i16</a>
<a name="1534"><span class="lineNum">    1534 </span>            :     3222279185U,        // SQRDMULHv4i16_indexed</a>
<a name="1535"><span class="lineNum">    1535 </span>            :     1075057681U,        // SQRDMULHv4i32</a>
<a name="1536"><span class="lineNum">    1536 </span>            :     1075057681U,        // SQRDMULHv4i32_indexed</a>
<a name="1537"><span class="lineNum">    1537 </span>            :     1612190737U,        // SQRDMULHv8i16</a>
<a name="1538"><span class="lineNum">    1538 </span>            :     1612190737U,        // SQRDMULHv8i16_indexed</a>
<a name="1539"><span class="lineNum">    1539 </span>            :     2147489100U,        // SQRSHLv16i8</a>
<a name="1540"><span class="lineNum">    1540 </span>            :     17048908U,  // SQRSHLv1i16</a>
<a name="1541"><span class="lineNum">    1541 </span>            :     17048908U,  // SQRSHLv1i32</a>
<a name="1542"><span class="lineNum">    1542 </span>            :     17048908U,  // SQRSHLv1i64</a>
<a name="1543"><span class="lineNum">    1543 </span>            :     17048908U,  // SQRSHLv1i8</a>
<a name="1544"><span class="lineNum">    1544 </span>            :     2684884300U,        // SQRSHLv2i32</a>
<a name="1545"><span class="lineNum">    1545 </span>            :     537662796U, // SQRSHLv2i64</a>
<a name="1546"><span class="lineNum">    1546 </span>            :     3222279500U,        // SQRSHLv4i16</a>
<a name="1547"><span class="lineNum">    1547 </span>            :     1075057996U,        // SQRSHLv4i32</a>
<a name="1548"><span class="lineNum">    1548 </span>            :     1612191052U,        // SQRSHLv8i16</a>
<a name="1549"><span class="lineNum">    1549 </span>            :     3759936844U,        // SQRSHLv8i8</a>
<a name="1550"><span class="lineNum">    1550 </span>            :     17049171U,  // SQRSHRNb</a>
<a name="1551"><span class="lineNum">    1551 </span>            :     17049171U,  // SQRSHRNh</a>
<a name="1552"><span class="lineNum">    1552 </span>            :     17049171U,  // SQRSHRNs</a>
<a name="1553"><span class="lineNum">    1553 </span>            :     1644179764U,        // SQRSHRNv16i8_shift</a>
<a name="1554"><span class="lineNum">    1554 </span>            :     537400915U, // SQRSHRNv2i32_shift</a>
<a name="1555"><span class="lineNum">    1555 </span>            :     1074796115U,        // SQRSHRNv4i16_shift</a>
<a name="1556"><span class="lineNum">    1556 </span>            :     571748660U, // SQRSHRNv4i32_shift</a>
<a name="1557"><span class="lineNum">    1557 </span>            :     1108881716U,        // SQRSHRNv8i16_shift</a>
<a name="1558"><span class="lineNum">    1558 </span>            :     1612453459U,        // SQRSHRNv8i8_shift</a>
<a name="1559"><span class="lineNum">    1559 </span>            :     17049232U,  // SQRSHRUNb</a>
<a name="1560"><span class="lineNum">    1560 </span>            :     17049232U,  // SQRSHRUNh</a>
<a name="1561"><span class="lineNum">    1561 </span>            :     17049232U,  // SQRSHRUNs</a>
<a name="1562"><span class="lineNum">    1562 </span>            :     1644179824U,        // SQRSHRUNv16i8_shift</a>
<a name="1563"><span class="lineNum">    1563 </span>            :     537400976U, // SQRSHRUNv2i32_shift</a>
<a name="1564"><span class="lineNum">    1564 </span>            :     1074796176U,        // SQRSHRUNv4i16_shift</a>
<a name="1565"><span class="lineNum">    1565 </span>            :     571748720U, // SQRSHRUNv4i32_shift</a>
<a name="1566"><span class="lineNum">    1566 </span>            :     1108881776U,        // SQRSHRUNv8i16_shift</a>
<a name="1567"><span class="lineNum">    1567 </span>            :     1612453520U,        // SQRSHRUNv8i8_shift</a>
<a name="1568"><span class="lineNum">    1568 </span>            :     17049847U,  // SQSHLUb</a>
<a name="1569"><span class="lineNum">    1569 </span>            :     17049847U,  // SQSHLUd</a>
<a name="1570"><span class="lineNum">    1570 </span>            :     17049847U,  // SQSHLUh</a>
<a name="1571"><span class="lineNum">    1571 </span>            :     17049847U,  // SQSHLUs</a>
<a name="1572"><span class="lineNum">    1572 </span>            :     2147490039U,        // SQSHLUv16i8_shift</a>
<a name="1573"><span class="lineNum">    1573 </span>            :     2684885239U,        // SQSHLUv2i32_shift</a>
<a name="1574"><span class="lineNum">    1574 </span>            :     537663735U, // SQSHLUv2i64_shift</a>
<a name="1575"><span class="lineNum">    1575 </span>            :     3222280439U,        // SQSHLUv4i16_shift</a>
<a name="1576"><span class="lineNum">    1576 </span>            :     1075058935U,        // SQSHLUv4i32_shift</a>
<a name="1577"><span class="lineNum">    1577 </span>            :     1612191991U,        // SQSHLUv8i16_shift</a>
<a name="1578"><span class="lineNum">    1578 </span>            :     3759937783U,        // SQSHLUv8i8_shift</a>
<a name="1579"><span class="lineNum">    1579 </span>            :     17048894U,  // SQSHLb</a>
<a name="1580"><span class="lineNum">    1580 </span>            :     17048894U,  // SQSHLd</a>
<a name="1581"><span class="lineNum">    1581 </span>            :     17048894U,  // SQSHLh</a>
<a name="1582"><span class="lineNum">    1582 </span>            :     17048894U,  // SQSHLs</a>
<a name="1583"><span class="lineNum">    1583 </span>            :     2147489086U,        // SQSHLv16i8</a>
<a name="1584"><span class="lineNum">    1584 </span>            :     2147489086U,        // SQSHLv16i8_shift</a>
<a name="1585"><span class="lineNum">    1585 </span>            :     17048894U,  // SQSHLv1i16</a>
<a name="1586"><span class="lineNum">    1586 </span>            :     17048894U,  // SQSHLv1i32</a>
<a name="1587"><span class="lineNum">    1587 </span>            :     17048894U,  // SQSHLv1i64</a>
<a name="1588"><span class="lineNum">    1588 </span>            :     17048894U,  // SQSHLv1i8</a>
<a name="1589"><span class="lineNum">    1589 </span>            :     2684884286U,        // SQSHLv2i32</a>
<a name="1590"><span class="lineNum">    1590 </span>            :     2684884286U,        // SQSHLv2i32_shift</a>
<a name="1591"><span class="lineNum">    1591 </span>            :     537662782U, // SQSHLv2i64</a>
<a name="1592"><span class="lineNum">    1592 </span>            :     537662782U, // SQSHLv2i64_shift</a>
<a name="1593"><span class="lineNum">    1593 </span>            :     3222279486U,        // SQSHLv4i16</a>
<a name="1594"><span class="lineNum">    1594 </span>            :     3222279486U,        // SQSHLv4i16_shift</a>
<a name="1595"><span class="lineNum">    1595 </span>            :     1075057982U,        // SQSHLv4i32</a>
<a name="1596"><span class="lineNum">    1596 </span>            :     1075057982U,        // SQSHLv4i32_shift</a>
<a name="1597"><span class="lineNum">    1597 </span>            :     1612191038U,        // SQSHLv8i16</a>
<a name="1598"><span class="lineNum">    1598 </span>            :     1612191038U,        // SQSHLv8i16_shift</a>
<a name="1599"><span class="lineNum">    1599 </span>            :     3759936830U,        // SQSHLv8i8</a>
<a name="1600"><span class="lineNum">    1600 </span>            :     3759936830U,        // SQSHLv8i8_shift</a>
<a name="1601"><span class="lineNum">    1601 </span>            :     17049155U,  // SQSHRNb</a>
<a name="1602"><span class="lineNum">    1602 </span>            :     17049155U,  // SQSHRNh</a>
<a name="1603"><span class="lineNum">    1603 </span>            :     17049155U,  // SQSHRNs</a>
<a name="1604"><span class="lineNum">    1604 </span>            :     1644179746U,        // SQSHRNv16i8_shift</a>
<a name="1605"><span class="lineNum">    1605 </span>            :     537400899U, // SQSHRNv2i32_shift</a>
<a name="1606"><span class="lineNum">    1606 </span>            :     1074796099U,        // SQSHRNv4i16_shift</a>
<a name="1607"><span class="lineNum">    1607 </span>            :     571748642U, // SQSHRNv4i32_shift</a>
<a name="1608"><span class="lineNum">    1608 </span>            :     1108881698U,        // SQSHRNv8i16_shift</a>
<a name="1609"><span class="lineNum">    1609 </span>            :     1612453443U,        // SQSHRNv8i8_shift</a>
<a name="1610"><span class="lineNum">    1610 </span>            :     17049223U,  // SQSHRUNb</a>
<a name="1611"><span class="lineNum">    1611 </span>            :     17049223U,  // SQSHRUNh</a>
<a name="1612"><span class="lineNum">    1612 </span>            :     17049223U,  // SQSHRUNs</a>
<a name="1613"><span class="lineNum">    1613 </span>            :     1644179814U,        // SQSHRUNv16i8_shift</a>
<a name="1614"><span class="lineNum">    1614 </span>            :     537400967U, // SQSHRUNv2i32_shift</a>
<a name="1615"><span class="lineNum">    1615 </span>            :     1074796167U,        // SQSHRUNv4i16_shift</a>
<a name="1616"><span class="lineNum">    1616 </span>            :     571748710U, // SQSHRUNv4i32_shift</a>
<a name="1617"><span class="lineNum">    1617 </span>            :     1108881766U,        // SQSHRUNv8i16_shift</a>
<a name="1618"><span class="lineNum">    1618 </span>            :     1612453511U,        // SQSHRUNv8i8_shift</a>
<a name="1619"><span class="lineNum">    1619 </span>            :     2147488464U,        // SQSUBv16i8</a>
<a name="1620"><span class="lineNum">    1620 </span>            :     17048272U,  // SQSUBv1i16</a>
<a name="1621"><span class="lineNum">    1621 </span>            :     17048272U,  // SQSUBv1i32</a>
<a name="1622"><span class="lineNum">    1622 </span>            :     17048272U,  // SQSUBv1i64</a>
<a name="1623"><span class="lineNum">    1623 </span>            :     17048272U,  // SQSUBv1i8</a>
<a name="1624"><span class="lineNum">    1624 </span>            :     2684883664U,        // SQSUBv2i32</a>
<a name="1625"><span class="lineNum">    1625 </span>            :     537662160U, // SQSUBv2i64</a>
<a name="1626"><span class="lineNum">    1626 </span>            :     3222278864U,        // SQSUBv4i16</a>
<a name="1627"><span class="lineNum">    1627 </span>            :     1075057360U,        // SQSUBv4i32</a>
<a name="1628"><span class="lineNum">    1628 </span>            :     1612190416U,        // SQSUBv8i16</a>
<a name="1629"><span class="lineNum">    1629 </span>            :     3759936208U,        // SQSUBv8i8</a>
<a name="1630"><span class="lineNum">    1630 </span>            :     3254792534U,        // SQXTNv16i8</a>
<a name="1631"><span class="lineNum">    1631 </span>            :     553920121U, // SQXTNv1i16</a>
<a name="1632"><span class="lineNum">    1632 </span>            :     553920121U, // SQXTNv1i32</a>
<a name="1633"><span class="lineNum">    1633 </span>            :     553920121U, // SQXTNv1i8</a>
<a name="1634"><span class="lineNum">    1634 </span>            :     1611142777U,        // SQXTNv2i32</a>
<a name="1635"><span class="lineNum">    1635 </span>            :     2685408889U,        // SQXTNv4i16</a>
<a name="1636"><span class="lineNum">    1636 </span>            :     1645490518U,        // SQXTNv4i32</a>
<a name="1637"><span class="lineNum">    1637 </span>            :     2719494486U,        // SQXTNv8i16</a>
<a name="1638"><span class="lineNum">    1638 </span>            :     3223066233U,        // SQXTNv8i8</a>
<a name="1639"><span class="lineNum">    1639 </span>            :     3254792571U,        // SQXTUNv16i8</a>
<a name="1640"><span class="lineNum">    1640 </span>            :     553920154U, // SQXTUNv1i16</a>
<a name="1641"><span class="lineNum">    1641 </span>            :     553920154U, // SQXTUNv1i32</a>
<a name="1642"><span class="lineNum">    1642 </span>            :     553920154U, // SQXTUNv1i8</a>
<a name="1643"><span class="lineNum">    1643 </span>            :     1611142810U,        // SQXTUNv2i32</a>
<a name="1644"><span class="lineNum">    1644 </span>            :     2685408922U,        // SQXTUNv4i16</a>
<a name="1645"><span class="lineNum">    1645 </span>            :     1645490555U,        // SQXTUNv4i32</a>
<a name="1646"><span class="lineNum">    1646 </span>            :     2719494523U,        // SQXTUNv8i16</a>
<a name="1647"><span class="lineNum">    1647 </span>            :     3223066266U,        // SQXTUNv8i8</a>
<a name="1648"><span class="lineNum">    1648 </span>            :     2147488556U,        // SRHADDv16i8</a>
<a name="1649"><span class="lineNum">    1649 </span>            :     2684883756U,        // SRHADDv2i32</a>
<a name="1650"><span class="lineNum">    1650 </span>            :     3222278956U,        // SRHADDv4i16</a>
<a name="1651"><span class="lineNum">    1651 </span>            :     1075057452U,        // SRHADDv4i32</a>
<a name="1652"><span class="lineNum">    1652 </span>            :     1612190508U,        // SRHADDv8i16</a>
<a name="1653"><span class="lineNum">    1653 </span>            :     3759936300U,        // SRHADDv8i8</a>
<a name="1654"><span class="lineNum">    1654 </span>            :     67404965U,  // SRId</a>
<a name="1655"><span class="lineNum">    1655 </span>            :     2181051557U,        // SRIv16i8_shift</a>
<a name="1656"><span class="lineNum">    1656 </span>            :     2718446757U,        // SRIv2i32_shift</a>
<a name="1657"><span class="lineNum">    1657 </span>            :     571225253U, // SRIv2i64_shift</a>
<a name="1658"><span class="lineNum">    1658 </span>            :     3255841957U,        // SRIv4i16_shift</a>
<a name="1659"><span class="lineNum">    1659 </span>            :     1108620453U,        // SRIv4i32_shift</a>
<a name="1660"><span class="lineNum">    1660 </span>            :     1645753509U,        // SRIv8i16_shift</a>
<a name="1661"><span class="lineNum">    1661 </span>            :     3793499301U,        // SRIv8i8_shift</a>
<a name="1662"><span class="lineNum">    1662 </span>            :     2147489116U,        // SRSHLv16i8</a>
<a name="1663"><span class="lineNum">    1663 </span>            :     17048924U,  // SRSHLv1i64</a>
<a name="1664"><span class="lineNum">    1664 </span>            :     2684884316U,        // SRSHLv2i32</a>
<a name="1665"><span class="lineNum">    1665 </span>            :     537662812U, // SRSHLv2i64</a>
<a name="1666"><span class="lineNum">    1666 </span>            :     3222279516U,        // SRSHLv4i16</a>
<a name="1667"><span class="lineNum">    1667 </span>            :     1075058012U,        // SRSHLv4i32</a>
<a name="1668"><span class="lineNum">    1668 </span>            :     1612191068U,        // SRSHLv8i16</a>
<a name="1669"><span class="lineNum">    1669 </span>            :     3759936860U,        // SRSHLv8i8</a>
<a name="1670"><span class="lineNum">    1670 </span>            :     17049501U,  // SRSHRd</a>
<a name="1671"><span class="lineNum">    1671 </span>            :     2147489693U,        // SRSHRv16i8_shift</a>
<a name="1672"><span class="lineNum">    1672 </span>            :     2684884893U,        // SRSHRv2i32_shift</a>
<a name="1673"><span class="lineNum">    1673 </span>            :     537663389U, // SRSHRv2i64_shift</a>
<a name="1674"><span class="lineNum">    1674 </span>            :     3222280093U,        // SRSHRv4i16_shift</a>
<a name="1675"><span class="lineNum">    1675 </span>            :     1075058589U,        // SRSHRv4i32_shift</a>
<a name="1676"><span class="lineNum">    1676 </span>            :     1612191645U,        // SRSHRv8i16_shift</a>
<a name="1677"><span class="lineNum">    1677 </span>            :     3759937437U,        // SRSHRv8i8_shift</a>
<a name="1678"><span class="lineNum">    1678 </span>            :     67404288U,  // SRSRAd</a>
<a name="1679"><span class="lineNum">    1679 </span>            :     2181050880U,        // SRSRAv16i8_shift</a>
<a name="1680"><span class="lineNum">    1680 </span>            :     2718446080U,        // SRSRAv2i32_shift</a>
<a name="1681"><span class="lineNum">    1681 </span>            :     571224576U, // SRSRAv2i64_shift</a>
<a name="1682"><span class="lineNum">    1682 </span>            :     3255841280U,        // SRSRAv4i16_shift</a>
<a name="1683"><span class="lineNum">    1683 </span>            :     1108619776U,        // SRSRAv4i32_shift</a>
<a name="1684"><span class="lineNum">    1684 </span>            :     1645752832U,        // SRSRAv8i16_shift</a>
<a name="1685"><span class="lineNum">    1685 </span>            :     3793498624U,        // SRSRAv8i8_shift</a>
<a name="1686"><span class="lineNum">    1686 </span>            :     2149060796U,        // SSHLLv16i8_shift</a>
<a name="1687"><span class="lineNum">    1687 </span>            :     2685146486U,        // SSHLLv2i32_shift</a>
<a name="1688"><span class="lineNum">    1688 </span>            :     3222541686U,        // SSHLLv4i16_shift</a>
<a name="1689"><span class="lineNum">    1689 </span>            :     1074532540U,        // SSHLLv4i32_shift</a>
<a name="1690"><span class="lineNum">    1690 </span>            :     1611927740U,        // SSHLLv8i16_shift</a>
<a name="1691"><span class="lineNum">    1691 </span>            :     3759674742U,        // SSHLLv8i8_shift</a>
<a name="1692"><span class="lineNum">    1692 </span>            :     2147489130U,        // SSHLv16i8</a>
<a name="1693"><span class="lineNum">    1693 </span>            :     17048938U,  // SSHLv1i64</a>
<a name="1694"><span class="lineNum">    1694 </span>            :     2684884330U,        // SSHLv2i32</a>
<a name="1695"><span class="lineNum">    1695 </span>            :     537662826U, // SSHLv2i64</a>
<a name="1696"><span class="lineNum">    1696 </span>            :     3222279530U,        // SSHLv4i16</a>
<a name="1697"><span class="lineNum">    1697 </span>            :     1075058026U,        // SSHLv4i32</a>
<a name="1698"><span class="lineNum">    1698 </span>            :     1612191082U,        // SSHLv8i16</a>
<a name="1699"><span class="lineNum">    1699 </span>            :     3759936874U,        // SSHLv8i8</a>
<a name="1700"><span class="lineNum">    1700 </span>            :     17049515U,  // SSHRd</a>
<a name="1701"><span class="lineNum">    1701 </span>            :     2147489707U,        // SSHRv16i8_shift</a>
<a name="1702"><span class="lineNum">    1702 </span>            :     2684884907U,        // SSHRv2i32_shift</a>
<a name="1703"><span class="lineNum">    1703 </span>            :     537663403U, // SSHRv2i64_shift</a>
<a name="1704"><span class="lineNum">    1704 </span>            :     3222280107U,        // SSHRv4i16_shift</a>
<a name="1705"><span class="lineNum">    1705 </span>            :     1075058603U,        // SSHRv4i32_shift</a>
<a name="1706"><span class="lineNum">    1706 </span>            :     1612191659U,        // SSHRv8i16_shift</a>
<a name="1707"><span class="lineNum">    1707 </span>            :     3759937451U,        // SSHRv8i8_shift</a>
<a name="1708"><span class="lineNum">    1708 </span>            :     67404302U,  // SSRAd</a>
<a name="1709"><span class="lineNum">    1709 </span>            :     2181050894U,        // SSRAv16i8_shift</a>
<a name="1710"><span class="lineNum">    1710 </span>            :     2718446094U,        // SSRAv2i32_shift</a>
<a name="1711"><span class="lineNum">    1711 </span>            :     571224590U, // SSRAv2i64_shift</a>
<a name="1712"><span class="lineNum">    1712 </span>            :     3255841294U,        // SSRAv4i16_shift</a>
<a name="1713"><span class="lineNum">    1713 </span>            :     1108619790U,        // SSRAv4i32_shift</a>
<a name="1714"><span class="lineNum">    1714 </span>            :     1645752846U,        // SSRAv8i16_shift</a>
<a name="1715"><span class="lineNum">    1715 </span>            :     3793498638U,        // SSRAv8i8_shift</a>
<a name="1716"><span class="lineNum">    1716 </span>            :     2149060748U,        // SSUBLv16i8_v8i16</a>
<a name="1717"><span class="lineNum">    1717 </span>            :     2685146365U,        // SSUBLv2i32_v2i64</a>
<a name="1718"><span class="lineNum">    1718 </span>            :     3222541565U,        // SSUBLv4i16_v4i32</a>
<a name="1719"><span class="lineNum">    1719 </span>            :     1074532492U,        // SSUBLv4i32_v2i64</a>
<a name="1720"><span class="lineNum">    1720 </span>            :     1611927692U,        // SSUBLv8i16_v4i32</a>
<a name="1721"><span class="lineNum">    1721 </span>            :     3759674621U,        // SSUBLv8i8_v8i16</a>
<a name="1722"><span class="lineNum">    1722 </span>            :     1612190117U,        // SSUBWv16i8_v8i16</a>
<a name="1723"><span class="lineNum">    1723 </span>            :     537663913U, // SSUBWv2i32_v2i64</a>
<a name="1724"><span class="lineNum">    1724 </span>            :     1075059113U,        // SSUBWv4i16_v4i32</a>
<a name="1725"><span class="lineNum">    1725 </span>            :     537661861U, // SSUBWv4i32_v2i64</a>
<a name="1726"><span class="lineNum">    1726 </span>            :     1075057061U,        // SSUBWv8i16_v4i32</a>
<a name="1727"><span class="lineNum">    1727 </span>            :     1612192169U,        // SSUBWv8i8_v8i16</a>
<a name="1728"><span class="lineNum">    1728 </span>            :     36915U,     // ST1Fourv16b</a>
<a name="1729"><span class="lineNum">    1729 </span>            :     3711027U,   // ST1Fourv16b_POST</a>
<a name="1730"><span class="lineNum">    1730 </span>            :     45107U,     // ST1Fourv1d</a>
<a name="1731"><span class="lineNum">    1731 </span>            :     3981363U,   // ST1Fourv1d_POST</a>
<a name="1732"><span class="lineNum">    1732 </span>            :     53299U,     // ST1Fourv2d</a>
<a name="1733"><span class="lineNum">    1733 </span>            :     3727411U,   // ST1Fourv2d_POST</a>
<a name="1734"><span class="lineNum">    1734 </span>            :     61491U,     // ST1Fourv2s</a>
<a name="1735"><span class="lineNum">    1735 </span>            :     3997747U,   // ST1Fourv2s_POST</a>
<a name="1736"><span class="lineNum">    1736 </span>            :     69683U,     // ST1Fourv4h</a>
<a name="1737"><span class="lineNum">    1737 </span>            :     4005939U,   // ST1Fourv4h_POST</a>
<a name="1738"><span class="lineNum">    1738 </span>            :     77875U,     // ST1Fourv4s</a>
<a name="1739"><span class="lineNum">    1739 </span>            :     3751987U,   // ST1Fourv4s_POST</a>
<a name="1740"><span class="lineNum">    1740 </span>            :     86067U,     // ST1Fourv8b</a>
<a name="1741"><span class="lineNum">    1741 </span>            :     4022323U,   // ST1Fourv8b_POST</a>
<a name="1742"><span class="lineNum">    1742 </span>            :     94259U,     // ST1Fourv8h</a>
<a name="1743"><span class="lineNum">    1743 </span>            :     3768371U,   // ST1Fourv8h_POST</a>
<a name="1744"><span class="lineNum">    1744 </span>            :     36915U,     // ST1Onev16b</a>
<a name="1745"><span class="lineNum">    1745 </span>            :     4235315U,   // ST1Onev16b_POST</a>
<a name="1746"><span class="lineNum">    1746 </span>            :     45107U,     // ST1Onev1d</a>
<a name="1747"><span class="lineNum">    1747 </span>            :     4505651U,   // ST1Onev1d_POST</a>
<a name="1748"><span class="lineNum">    1748 </span>            :     53299U,     // ST1Onev2d</a>
<a name="1749"><span class="lineNum">    1749 </span>            :     4251699U,   // ST1Onev2d_POST</a>
<a name="1750"><span class="lineNum">    1750 </span>            :     61491U,     // ST1Onev2s</a>
<a name="1751"><span class="lineNum">    1751 </span>            :     4522035U,   // ST1Onev2s_POST</a>
<a name="1752"><span class="lineNum">    1752 </span>            :     69683U,     // ST1Onev4h</a>
<a name="1753"><span class="lineNum">    1753 </span>            :     4530227U,   // ST1Onev4h_POST</a>
<a name="1754"><span class="lineNum">    1754 </span>            :     77875U,     // ST1Onev4s</a>
<a name="1755"><span class="lineNum">    1755 </span>            :     4276275U,   // ST1Onev4s_POST</a>
<a name="1756"><span class="lineNum">    1756 </span>            :     86067U,     // ST1Onev8b</a>
<a name="1757"><span class="lineNum">    1757 </span>            :     4546611U,   // ST1Onev8b_POST</a>
<a name="1758"><span class="lineNum">    1758 </span>            :     94259U,     // ST1Onev8h</a>
<a name="1759"><span class="lineNum">    1759 </span>            :     4292659U,   // ST1Onev8h_POST</a>
<a name="1760"><span class="lineNum">    1760 </span>            :     36915U,     // ST1Threev16b</a>
<a name="1761"><span class="lineNum">    1761 </span>            :     5546035U,   // ST1Threev16b_POST</a>
<a name="1762"><span class="lineNum">    1762 </span>            :     45107U,     // ST1Threev1d</a>
<a name="1763"><span class="lineNum">    1763 </span>            :     5816371U,   // ST1Threev1d_POST</a>
<a name="1764"><span class="lineNum">    1764 </span>            :     53299U,     // ST1Threev2d</a>
<a name="1765"><span class="lineNum">    1765 </span>            :     5562419U,   // ST1Threev2d_POST</a>
<a name="1766"><span class="lineNum">    1766 </span>            :     61491U,     // ST1Threev2s</a>
<a name="1767"><span class="lineNum">    1767 </span>            :     5832755U,   // ST1Threev2s_POST</a>
<a name="1768"><span class="lineNum">    1768 </span>            :     69683U,     // ST1Threev4h</a>
<a name="1769"><span class="lineNum">    1769 </span>            :     5840947U,   // ST1Threev4h_POST</a>
<a name="1770"><span class="lineNum">    1770 </span>            :     77875U,     // ST1Threev4s</a>
<a name="1771"><span class="lineNum">    1771 </span>            :     5586995U,   // ST1Threev4s_POST</a>
<a name="1772"><span class="lineNum">    1772 </span>            :     86067U,     // ST1Threev8b</a>
<a name="1773"><span class="lineNum">    1773 </span>            :     5857331U,   // ST1Threev8b_POST</a>
<a name="1774"><span class="lineNum">    1774 </span>            :     94259U,     // ST1Threev8h</a>
<a name="1775"><span class="lineNum">    1775 </span>            :     5603379U,   // ST1Threev8h_POST</a>
<a name="1776"><span class="lineNum">    1776 </span>            :     36915U,     // ST1Twov16b</a>
<a name="1777"><span class="lineNum">    1777 </span>            :     3973171U,   // ST1Twov16b_POST</a>
<a name="1778"><span class="lineNum">    1778 </span>            :     45107U,     // ST1Twov1d</a>
<a name="1779"><span class="lineNum">    1779 </span>            :     4243507U,   // ST1Twov1d_POST</a>
<a name="1780"><span class="lineNum">    1780 </span>            :     53299U,     // ST1Twov2d</a>
<a name="1781"><span class="lineNum">    1781 </span>            :     3989555U,   // ST1Twov2d_POST</a>
<a name="1782"><span class="lineNum">    1782 </span>            :     61491U,     // ST1Twov2s</a>
<a name="1783"><span class="lineNum">    1783 </span>            :     4259891U,   // ST1Twov2s_POST</a>
<a name="1784"><span class="lineNum">    1784 </span>            :     69683U,     // ST1Twov4h</a>
<a name="1785"><span class="lineNum">    1785 </span>            :     4268083U,   // ST1Twov4h_POST</a>
<a name="1786"><span class="lineNum">    1786 </span>            :     77875U,     // ST1Twov4s</a>
<a name="1787"><span class="lineNum">    1787 </span>            :     4014131U,   // ST1Twov4s_POST</a>
<a name="1788"><span class="lineNum">    1788 </span>            :     86067U,     // ST1Twov8b</a>
<a name="1789"><span class="lineNum">    1789 </span>            :     4284467U,   // ST1Twov8b_POST</a>
<a name="1790"><span class="lineNum">    1790 </span>            :     94259U,     // ST1Twov8h</a>
<a name="1791"><span class="lineNum">    1791 </span>            :     4030515U,   // ST1Twov8h_POST</a>
<a name="1792"><span class="lineNum">    1792 </span>            :     147507U,    // ST1i16</a>
<a name="1793"><span class="lineNum">    1793 </span>            :     262246451U, // ST1i16_POST</a>
<a name="1794"><span class="lineNum">    1794 </span>            :     151603U,    // ST1i32</a>
<a name="1795"><span class="lineNum">    1795 </span>            :     279031859U, // ST1i32_POST</a>
<a name="1796"><span class="lineNum">    1796 </span>            :     155699U,    // ST1i64</a>
<a name="1797"><span class="lineNum">    1797 </span>            :     295817267U, // ST1i64_POST</a>
<a name="1798"><span class="lineNum">    1798 </span>            :     159795U,    // ST1i8</a>
<a name="1799"><span class="lineNum">    1799 </span>            :     312602675U, // ST1i8_POST</a>
<a name="1800"><span class="lineNum">    1800 </span>            :     37280U,     // ST2Twov16b</a>
<a name="1801"><span class="lineNum">    1801 </span>            :     3973536U,   // ST2Twov16b_POST</a>
<a name="1802"><span class="lineNum">    1802 </span>            :     53664U,     // ST2Twov2d</a>
<a name="1803"><span class="lineNum">    1803 </span>            :     3989920U,   // ST2Twov2d_POST</a>
<a name="1804"><span class="lineNum">    1804 </span>            :     61856U,     // ST2Twov2s</a>
<a name="1805"><span class="lineNum">    1805 </span>            :     4260256U,   // ST2Twov2s_POST</a>
<a name="1806"><span class="lineNum">    1806 </span>            :     70048U,     // ST2Twov4h</a>
<a name="1807"><span class="lineNum">    1807 </span>            :     4268448U,   // ST2Twov4h_POST</a>
<a name="1808"><span class="lineNum">    1808 </span>            :     78240U,     // ST2Twov4s</a>
<a name="1809"><span class="lineNum">    1809 </span>            :     4014496U,   // ST2Twov4s_POST</a>
<a name="1810"><span class="lineNum">    1810 </span>            :     86432U,     // ST2Twov8b</a>
<a name="1811"><span class="lineNum">    1811 </span>            :     4284832U,   // ST2Twov8b_POST</a>
<a name="1812"><span class="lineNum">    1812 </span>            :     94624U,     // ST2Twov8h</a>
<a name="1813"><span class="lineNum">    1813 </span>            :     4030880U,   // ST2Twov8h_POST</a>
<a name="1814"><span class="lineNum">    1814 </span>            :     147872U,    // ST2i16</a>
<a name="1815"><span class="lineNum">    1815 </span>            :     279024032U, // ST2i16_POST</a>
<a name="1816"><span class="lineNum">    1816 </span>            :     151968U,    // ST2i32</a>
<a name="1817"><span class="lineNum">    1817 </span>            :     295809440U, // ST2i32_POST</a>
<a name="1818"><span class="lineNum">    1818 </span>            :     156064U,    // ST2i64</a>
<a name="1819"><span class="lineNum">    1819 </span>            :     329372064U, // ST2i64_POST</a>
<a name="1820"><span class="lineNum">    1820 </span>            :     160160U,    // ST2i8</a>
<a name="1821"><span class="lineNum">    1821 </span>            :     262271392U, // ST2i8_POST</a>
<a name="1822"><span class="lineNum">    1822 </span>            :     37329U,     // ST3Threev16b</a>
<a name="1823"><span class="lineNum">    1823 </span>            :     5546449U,   // ST3Threev16b_POST</a>
<a name="1824"><span class="lineNum">    1824 </span>            :     53713U,     // ST3Threev2d</a>
<a name="1825"><span class="lineNum">    1825 </span>            :     5562833U,   // ST3Threev2d_POST</a>
<a name="1826"><span class="lineNum">    1826 </span>            :     61905U,     // ST3Threev2s</a>
<a name="1827"><span class="lineNum">    1827 </span>            :     5833169U,   // ST3Threev2s_POST</a>
<a name="1828"><span class="lineNum">    1828 </span>            :     70097U,     // ST3Threev4h</a>
<a name="1829"><span class="lineNum">    1829 </span>            :     5841361U,   // ST3Threev4h_POST</a>
<a name="1830"><span class="lineNum">    1830 </span>            :     78289U,     // ST3Threev4s</a>
<a name="1831"><span class="lineNum">    1831 </span>            :     5587409U,   // ST3Threev4s_POST</a>
<a name="1832"><span class="lineNum">    1832 </span>            :     86481U,     // ST3Threev8b</a>
<a name="1833"><span class="lineNum">    1833 </span>            :     5857745U,   // ST3Threev8b_POST</a>
<a name="1834"><span class="lineNum">    1834 </span>            :     94673U,     // ST3Threev8h</a>
<a name="1835"><span class="lineNum">    1835 </span>            :     5603793U,   // ST3Threev8h_POST</a>
<a name="1836"><span class="lineNum">    1836 </span>            :     147921U,    // ST3i16</a>
<a name="1837"><span class="lineNum">    1837 </span>            :     346132945U, // ST3i16_POST</a>
<a name="1838"><span class="lineNum">    1838 </span>            :     152017U,    // ST3i32</a>
<a name="1839"><span class="lineNum">    1839 </span>            :     362918353U, // ST3i32_POST</a>
<a name="1840"><span class="lineNum">    1840 </span>            :     156113U,    // ST3i64</a>
<a name="1841"><span class="lineNum">    1841 </span>            :     379703761U, // ST3i64_POST</a>
<a name="1842"><span class="lineNum">    1842 </span>            :     160209U,    // ST3i8</a>
<a name="1843"><span class="lineNum">    1843 </span>            :     396489169U, // ST3i8_POST</a>
<a name="1844"><span class="lineNum">    1844 </span>            :     37346U,     // ST4Fourv16b</a>
<a name="1845"><span class="lineNum">    1845 </span>            :     3711458U,   // ST4Fourv16b_POST</a>
<a name="1846"><span class="lineNum">    1846 </span>            :     53730U,     // ST4Fourv2d</a>
<a name="1847"><span class="lineNum">    1847 </span>            :     3727842U,   // ST4Fourv2d_POST</a>
<a name="1848"><span class="lineNum">    1848 </span>            :     61922U,     // ST4Fourv2s</a>
<a name="1849"><span class="lineNum">    1849 </span>            :     3998178U,   // ST4Fourv2s_POST</a>
<a name="1850"><span class="lineNum">    1850 </span>            :     70114U,     // ST4Fourv4h</a>
<a name="1851"><span class="lineNum">    1851 </span>            :     4006370U,   // ST4Fourv4h_POST</a>
<a name="1852"><span class="lineNum">    1852 </span>            :     78306U,     // ST4Fourv4s</a>
<a name="1853"><span class="lineNum">    1853 </span>            :     3752418U,   // ST4Fourv4s_POST</a>
<a name="1854"><span class="lineNum">    1854 </span>            :     86498U,     // ST4Fourv8b</a>
<a name="1855"><span class="lineNum">    1855 </span>            :     4022754U,   // ST4Fourv8b_POST</a>
<a name="1856"><span class="lineNum">    1856 </span>            :     94690U,     // ST4Fourv8h</a>
<a name="1857"><span class="lineNum">    1857 </span>            :     3768802U,   // ST4Fourv8h_POST</a>
<a name="1858"><span class="lineNum">    1858 </span>            :     147938U,    // ST4i16</a>
<a name="1859"><span class="lineNum">    1859 </span>            :     295801314U, // ST4i16_POST</a>
<a name="1860"><span class="lineNum">    1860 </span>            :     152034U,    // ST4i32</a>
<a name="1861"><span class="lineNum">    1861 </span>            :     329363938U, // ST4i32_POST</a>
<a name="1862"><span class="lineNum">    1862 </span>            :     156130U,    // ST4i64</a>
<a name="1863"><span class="lineNum">    1863 </span>            :     413258210U, // ST4i64_POST</a>
<a name="1864"><span class="lineNum">    1864 </span>            :     160226U,    // ST4i8</a>
<a name="1865"><span class="lineNum">    1865 </span>            :     279048674U, // ST4i8_POST</a>
<a name="1866"><span class="lineNum">    1866 </span>            :     26485317U,  // STLRB</a>
<a name="1867"><span class="lineNum">    1867 </span>            :     26485814U,  // STLRH</a>
<a name="1868"><span class="lineNum">    1868 </span>            :     26486716U,  // STLRW</a>
<a name="1869"><span class="lineNum">    1869 </span>            :     26486716U,  // STLRX</a>
<a name="1870"><span class="lineNum">    1870 </span>            :     17049437U,  // STLXPW</a>
<a name="1871"><span class="lineNum">    1871 </span>            :     17049437U,  // STLXPX</a>
<a name="1872"><span class="lineNum">    1872 </span>            :     553919101U, // STLXRB</a>
<a name="1873"><span class="lineNum">    1873 </span>            :     553919598U, // STLXRH</a>
<a name="1874"><span class="lineNum">    1874 </span>            :     553920528U, // STLXRW</a>
<a name="1875"><span class="lineNum">    1875 </span>            :     553920528U, // STLXRX</a>
<a name="1876"><span class="lineNum">    1876 </span>            :     553920285U, // STNPDi</a>
<a name="1877"><span class="lineNum">    1877 </span>            :     553920285U, // STNPQi</a>
<a name="1878"><span class="lineNum">    1878 </span>            :     553920285U, // STNPSi</a>
<a name="1879"><span class="lineNum">    1879 </span>            :     553920285U, // STNPWi</a>
<a name="1880"><span class="lineNum">    1880 </span>            :     553920285U, // STNPXi</a>
<a name="1881"><span class="lineNum">    1881 </span>            :     553920305U, // STPDi</a>
<a name="1882"><span class="lineNum">    1882 </span>            :     604276529U, // STPDpost</a>
<a name="1883"><span class="lineNum">    1883 </span>            :     604276529U, // STPDpre</a>
<a name="1884"><span class="lineNum">    1884 </span>            :     553920305U, // STPQi</a>
<a name="1885"><span class="lineNum">    1885 </span>            :     604276529U, // STPQpost</a>
<a name="1886"><span class="lineNum">    1886 </span>            :     604276529U, // STPQpre</a>
<a name="1887"><span class="lineNum">    1887 </span>            :     553920305U, // STPSi</a>
<a name="1888"><span class="lineNum">    1888 </span>            :     604276529U, // STPSpost</a>
<a name="1889"><span class="lineNum">    1889 </span>            :     604276529U, // STPSpre</a>
<a name="1890"><span class="lineNum">    1890 </span>            :     553920305U, // STPWi</a>
<a name="1891"><span class="lineNum">    1891 </span>            :     604276529U, // STPWpost</a>
<a name="1892"><span class="lineNum">    1892 </span>            :     604276529U, // STPWpre</a>
<a name="1893"><span class="lineNum">    1893 </span>            :     553920305U, // STPXi</a>
<a name="1894"><span class="lineNum">    1894 </span>            :     604276529U, // STPXpost</a>
<a name="1895"><span class="lineNum">    1895 </span>            :     604276529U, // STPXpre</a>
<a name="1896"><span class="lineNum">    1896 </span>            :     1150583379U,        // STRBBpost</a>
<a name="1897"><span class="lineNum">    1897 </span>            :     76841555U,  // STRBBpre</a>
<a name="1898"><span class="lineNum">    1898 </span>            :     26485331U,  // STRBBroW</a>
<a name="1899"><span class="lineNum">    1899 </span>            :     26485331U,  // STRBBroX</a>
<a name="1900"><span class="lineNum">    1900 </span>            :     26485331U,  // STRBBui</a>
<a name="1901"><span class="lineNum">    1901 </span>            :     1150584806U,        // STRBpost</a>
<a name="1902"><span class="lineNum">    1902 </span>            :     76842982U,  // STRBpre</a>
<a name="1903"><span class="lineNum">    1903 </span>            :     26486758U,  // STRBroW</a>
<a name="1904"><span class="lineNum">    1904 </span>            :     26486758U,  // STRBroX</a>
<a name="1905"><span class="lineNum">    1905 </span>            :     26486758U,  // STRBui</a>
<a name="1906"><span class="lineNum">    1906 </span>            :     1150584806U,        // STRDpost</a>
<a name="1907"><span class="lineNum">    1907 </span>            :     76842982U,  // STRDpre</a>
<a name="1908"><span class="lineNum">    1908 </span>            :     26486758U,  // STRDroW</a>
<a name="1909"><span class="lineNum">    1909 </span>            :     26486758U,  // STRDroX</a>
<a name="1910"><span class="lineNum">    1910 </span>            :     26486758U,  // STRDui</a>
<a name="1911"><span class="lineNum">    1911 </span>            :     1150583876U,        // STRHHpost</a>
<a name="1912"><span class="lineNum">    1912 </span>            :     76842052U,  // STRHHpre</a>
<a name="1913"><span class="lineNum">    1913 </span>            :     26485828U,  // STRHHroW</a>
<a name="1914"><span class="lineNum">    1914 </span>            :     26485828U,  // STRHHroX</a>
<a name="1915"><span class="lineNum">    1915 </span>            :     26485828U,  // STRHHui</a>
<a name="1916"><span class="lineNum">    1916 </span>            :     1150584806U,        // STRHpost</a>
<a name="1917"><span class="lineNum">    1917 </span>            :     76842982U,  // STRHpre</a>
<a name="1918"><span class="lineNum">    1918 </span>            :     26486758U,  // STRHroW</a>
<a name="1919"><span class="lineNum">    1919 </span>            :     26486758U,  // STRHroX</a>
<a name="1920"><span class="lineNum">    1920 </span>            :     26486758U,  // STRHui</a>
<a name="1921"><span class="lineNum">    1921 </span>            :     1150584806U,        // STRQpost</a>
<a name="1922"><span class="lineNum">    1922 </span>            :     76842982U,  // STRQpre</a>
<a name="1923"><span class="lineNum">    1923 </span>            :     26486758U,  // STRQroW</a>
<a name="1924"><span class="lineNum">    1924 </span>            :     26486758U,  // STRQroX</a>
<a name="1925"><span class="lineNum">    1925 </span>            :     26486758U,  // STRQui</a>
<a name="1926"><span class="lineNum">    1926 </span>            :     1150584806U,        // STRSpost</a>
<a name="1927"><span class="lineNum">    1927 </span>            :     76842982U,  // STRSpre</a>
<a name="1928"><span class="lineNum">    1928 </span>            :     26486758U,  // STRSroW</a>
<a name="1929"><span class="lineNum">    1929 </span>            :     26486758U,  // STRSroX</a>
<a name="1930"><span class="lineNum">    1930 </span>            :     26486758U,  // STRSui</a>
<a name="1931"><span class="lineNum">    1931 </span>            :     1150584806U,        // STRWpost</a>
<a name="1932"><span class="lineNum">    1932 </span>            :     76842982U,  // STRWpre</a>
<a name="1933"><span class="lineNum">    1933 </span>            :     26486758U,  // STRWroW</a>
<a name="1934"><span class="lineNum">    1934 </span>            :     26486758U,  // STRWroX</a>
<a name="1935"><span class="lineNum">    1935 </span>            :     26486758U,  // STRWui</a>
<a name="1936"><span class="lineNum">    1936 </span>            :     1150584806U,        // STRXpost</a>
<a name="1937"><span class="lineNum">    1937 </span>            :     76842982U,  // STRXpre</a>
<a name="1938"><span class="lineNum">    1938 </span>            :     26486758U,  // STRXroW</a>
<a name="1939"><span class="lineNum">    1939 </span>            :     26486758U,  // STRXroX</a>
<a name="1940"><span class="lineNum">    1940 </span>            :     26486758U,  // STRXui</a>
<a name="1941"><span class="lineNum">    1941 </span>            :     26485337U,  // STTRBi</a>
<a name="1942"><span class="lineNum">    1942 </span>            :     26485834U,  // STTRHi</a>
<a name="1943"><span class="lineNum">    1943 </span>            :     26486763U,  // STTRWi</a>
<a name="1944"><span class="lineNum">    1944 </span>            :     26486763U,  // STTRXi</a>
<a name="1945"><span class="lineNum">    1945 </span>            :     26485351U,  // STURBBi</a>
<a name="1946"><span class="lineNum">    1946 </span>            :     26486781U,  // STURBi</a>
<a name="1947"><span class="lineNum">    1947 </span>            :     26486781U,  // STURDi</a>
<a name="1948"><span class="lineNum">    1948 </span>            :     26485848U,  // STURHHi</a>
<a name="1949"><span class="lineNum">    1949 </span>            :     26486781U,  // STURHi</a>
<a name="1950"><span class="lineNum">    1950 </span>            :     26486781U,  // STURQi</a>
<a name="1951"><span class="lineNum">    1951 </span>            :     26486781U,  // STURSi</a>
<a name="1952"><span class="lineNum">    1952 </span>            :     26486781U,  // STURWi</a>
<a name="1953"><span class="lineNum">    1953 </span>            :     26486781U,  // STURXi</a>
<a name="1954"><span class="lineNum">    1954 </span>            :     17049444U,  // STXPW</a>
<a name="1955"><span class="lineNum">    1955 </span>            :     17049444U,  // STXPX</a>
<a name="1956"><span class="lineNum">    1956 </span>            :     553919109U, // STXRB</a>
<a name="1957"><span class="lineNum">    1957 </span>            :     553919606U, // STXRH</a>
<a name="1958"><span class="lineNum">    1958 </span>            :     553920535U, // STXRW</a>
<a name="1959"><span class="lineNum">    1959 </span>            :     553920535U, // STXRX</a>
<a name="1960"><span class="lineNum">    1960 </span>            :     537400855U, // SUBHNv2i64_v2i32</a>
<a name="1961"><span class="lineNum">    1961 </span>            :     571748625U, // SUBHNv2i64_v4i32</a>
<a name="1962"><span class="lineNum">    1962 </span>            :     1074796055U,        // SUBHNv4i32_v4i16</a>
<a name="1963"><span class="lineNum">    1963 </span>            :     1108881681U,        // SUBHNv4i32_v8i16</a>
<a name="1964"><span class="lineNum">    1964 </span>            :     1644179729U,        // SUBHNv8i16_v16i8</a>
<a name="1965"><span class="lineNum">    1965 </span>            :     1612453399U,        // SUBHNv8i16_v8i8</a>
<a name="1966"><span class="lineNum">    1966 </span>            :     17049650U,  // SUBSWri</a>
<a name="1967"><span class="lineNum">    1967 </span>            :     0U, // SUBSWrr</a>
<a name="1968"><span class="lineNum">    1968 </span>            :     17049650U,  // SUBSWrs</a>
<a name="1969"><span class="lineNum">    1969 </span>            :     17049650U,  // SUBSWrx</a>
<a name="1970"><span class="lineNum">    1970 </span>            :     17049650U,  // SUBSXri</a>
<a name="1971"><span class="lineNum">    1971 </span>            :     0U, // SUBSXrr</a>
<a name="1972"><span class="lineNum">    1972 </span>            :     17049650U,  // SUBSXrs</a>
<a name="1973"><span class="lineNum">    1973 </span>            :     17049650U,  // SUBSXrx</a>
<a name="1974"><span class="lineNum">    1974 </span>            :     17049650U,  // SUBSXrx64</a>
<a name="1975"><span class="lineNum">    1975 </span>            :     17048238U,  // SUBWri</a>
<a name="1976"><span class="lineNum">    1976 </span>            :     0U, // SUBWrr</a>
<a name="1977"><span class="lineNum">    1977 </span>            :     17048238U,  // SUBWrs</a>
<a name="1978"><span class="lineNum">    1978 </span>            :     17048238U,  // SUBWrx</a>
<a name="1979"><span class="lineNum">    1979 </span>            :     17048238U,  // SUBXri</a>
<a name="1980"><span class="lineNum">    1980 </span>            :     0U, // SUBXrr</a>
<a name="1981"><span class="lineNum">    1981 </span>            :     17048238U,  // SUBXrs</a>
<a name="1982"><span class="lineNum">    1982 </span>            :     17048238U,  // SUBXrx</a>
<a name="1983"><span class="lineNum">    1983 </span>            :     17048238U,  // SUBXrx64</a>
<a name="1984"><span class="lineNum">    1984 </span>            :     2147488430U,        // SUBv16i8</a>
<a name="1985"><span class="lineNum">    1985 </span>            :     17048238U,  // SUBv1i64</a>
<a name="1986"><span class="lineNum">    1986 </span>            :     2684883630U,        // SUBv2i32</a>
<a name="1987"><span class="lineNum">    1987 </span>            :     537662126U, // SUBv2i64</a>
<a name="1988"><span class="lineNum">    1988 </span>            :     3222278830U,        // SUBv4i16</a>
<a name="1989"><span class="lineNum">    1989 </span>            :     1075057326U,        // SUBv4i32</a>
<a name="1990"><span class="lineNum">    1990 </span>            :     1612190382U,        // SUBv8i16</a>
<a name="1991"><span class="lineNum">    1991 </span>            :     3759936174U,        // SUBv8i8</a>
<a name="1992"><span class="lineNum">    1992 </span>            :     33567585U,  // SUQADDv16i8</a>
<a name="1993"><span class="lineNum">    1993 </span>            :     604275553U, // SUQADDv1i16</a>
<a name="1994"><span class="lineNum">    1994 </span>            :     604275553U, // SUQADDv1i32</a>
<a name="1995"><span class="lineNum">    1995 </span>            :     604275553U, // SUQADDv1i64</a>
<a name="1996"><span class="lineNum">    1996 </span>            :     604275553U, // SUQADDv1i8</a>
<a name="1997"><span class="lineNum">    1997 </span>            :     1107833697U,        // SUQADDv2i32</a>
<a name="1998"><span class="lineNum">    1998 </span>            :     1644966753U,        // SUQADDv2i64</a>
<a name="1999"><span class="lineNum">    1999 </span>            :     2182099809U,        // SUQADDv4i16</a>
<a name="2000"><span class="lineNum">    2000 </span>            :     2719232865U,        // SUQADDv4i32</a>
<a name="2001"><span class="lineNum">    2001 </span>            :     3256365921U,        // SUQADDv8i16</a>
<a name="2002"><span class="lineNum">    2002 </span>            :     3793498977U,        // SUQADDv8i8</a>
<a name="2003"><span class="lineNum">    2003 </span>            :     21263U,     // SVC</a>
<a name="2004"><span class="lineNum">    2004 </span>            :     17049022U,  // SYSLxt</a>
<a name="2005"><span class="lineNum">    2005 </span>            :     419702938U, // SYSxt</a>
<a name="2006"><span class="lineNum">    2006 </span>            :     436212968U, // TBLv16i8Four</a>
<a name="2007"><span class="lineNum">    2007 </span>            :     436212968U, // TBLv16i8One</a>
<a name="2008"><span class="lineNum">    2008 </span>            :     436212968U, // TBLv16i8Three</a>
<a name="2009"><span class="lineNum">    2009 </span>            :     436212968U, // TBLv16i8Two</a>
<a name="2010"><span class="lineNum">    2010 </span>            :     4196144360U,        // TBLv8i8Four</a>
<a name="2011"><span class="lineNum">    2011 </span>            :     4196144360U,        // TBLv8i8One</a>
<a name="2012"><span class="lineNum">    2012 </span>            :     4196144360U,        // TBLv8i8Three</a>
<a name="2013"><span class="lineNum">    2013 </span>            :     4196144360U,        // TBLv8i8Two</a>
<a name="2014"><span class="lineNum">    2014 </span>            :     17050183U,  // TBNZW</a>
<a name="2015"><span class="lineNum">    2015 </span>            :     17050183U,  // TBNZX</a>
<a name="2016"><span class="lineNum">    2016 </span>            :     452999686U, // TBXv16i8Four</a>
<a name="2017"><span class="lineNum">    2017 </span>            :     452999686U, // TBXv16i8One</a>
<a name="2018"><span class="lineNum">    2018 </span>            :     452999686U, // TBXv16i8Three</a>
<a name="2019"><span class="lineNum">    2019 </span>            :     452999686U, // TBXv16i8Two</a>
<a name="2020"><span class="lineNum">    2020 </span>            :     4212931078U,        // TBXv8i8Four</a>
<a name="2021"><span class="lineNum">    2021 </span>            :     4212931078U,        // TBXv8i8One</a>
<a name="2022"><span class="lineNum">    2022 </span>            :     4212931078U,        // TBXv8i8Three</a>
<a name="2023"><span class="lineNum">    2023 </span>            :     4212931078U,        // TBXv8i8Two</a>
<a name="2024"><span class="lineNum">    2024 </span>            :     17050167U,  // TBZW</a>
<a name="2025"><span class="lineNum">    2025 </span>            :     17050167U,  // TBZX</a>
<a name="2026"><span class="lineNum">    2026 </span>            :     0U, // TCRETURNdi</a>
<a name="2027"><span class="lineNum">    2027 </span>            :     0U, // TCRETURNri</a>
<a name="2028"><span class="lineNum">    2028 </span>            :     2107995U,   // TLSDESCCALL</a>
<a name="2029"><span class="lineNum">    2029 </span>            :     0U, // TLSDESC_BLR</a>
<a name="2030"><span class="lineNum">    2030 </span>            :     2147487770U,        // TRN1v16i8</a>
<a name="2031"><span class="lineNum">    2031 </span>            :     2684882970U,        // TRN1v2i32</a>
<a name="2032"><span class="lineNum">    2032 </span>            :     537661466U, // TRN1v2i64</a>
<a name="2033"><span class="lineNum">    2033 </span>            :     3222278170U,        // TRN1v4i16</a>
<a name="2034"><span class="lineNum">    2034 </span>            :     1075056666U,        // TRN1v4i32</a>
<a name="2035"><span class="lineNum">    2035 </span>            :     1612189722U,        // TRN1v8i16</a>
<a name="2036"><span class="lineNum">    2036 </span>            :     3759935514U,        // TRN1v8i8</a>
<a name="2037"><span class="lineNum">    2037 </span>            :     2147488072U,        // TRN2v16i8</a>
<a name="2038"><span class="lineNum">    2038 </span>            :     2684883272U,        // TRN2v2i32</a>
<a name="2039"><span class="lineNum">    2039 </span>            :     537661768U, // TRN2v2i64</a>
<a name="2040"><span class="lineNum">    2040 </span>            :     3222278472U,        // TRN2v4i16</a>
<a name="2041"><span class="lineNum">    2041 </span>            :     1075056968U,        // TRN2v4i32</a>
<a name="2042"><span class="lineNum">    2042 </span>            :     1612190024U,        // TRN2v8i16</a>
<a name="2043"><span class="lineNum">    2043 </span>            :     3759935816U,        // TRN2v8i8</a>
<a name="2044"><span class="lineNum">    2044 </span>            :     2182623338U,        // UABALv16i8_v8i16</a>
<a name="2045"><span class="lineNum">    2045 </span>            :     2718708938U,        // UABALv2i32_v2i64</a>
<a name="2046"><span class="lineNum">    2046 </span>            :     3256104138U,        // UABALv4i16_v4i32</a>
<a name="2047"><span class="lineNum">    2047 </span>            :     1108095082U,        // UABALv4i32_v2i64</a>
<a name="2048"><span class="lineNum">    2048 </span>            :     1645490282U,        // UABALv8i16_v4i32</a>
<a name="2049"><span class="lineNum">    2049 </span>            :     3793237194U,        // UABALv8i8_v8i16</a>
<a name="2050"><span class="lineNum">    2050 </span>            :     2181050868U,        // UABAv16i8</a>
<a name="2051"><span class="lineNum">    2051 </span>            :     2718446068U,        // UABAv2i32</a>
<a name="2052"><span class="lineNum">    2052 </span>            :     3255841268U,        // UABAv4i16</a>
<a name="2053"><span class="lineNum">    2053 </span>            :     1108619764U,        // UABAv4i32</a>
<a name="2054"><span class="lineNum">    2054 </span>            :     1645752820U,        // UABAv8i16</a>
<a name="2055"><span class="lineNum">    2055 </span>            :     3793498612U,        // UABAv8i8</a>
<a name="2056"><span class="lineNum">    2056 </span>            :     2149060772U,        // UABDLv16i8_v8i16</a>
<a name="2057"><span class="lineNum">    2057 </span>            :     2685146386U,        // UABDLv2i32_v2i64</a>
<a name="2058"><span class="lineNum">    2058 </span>            :     3222541586U,        // UABDLv4i16_v4i32</a>
<a name="2059"><span class="lineNum">    2059 </span>            :     1074532516U,        // UABDLv4i32_v2i64</a>
<a name="2060"><span class="lineNum">    2060 </span>            :     1611927716U,        // UABDLv8i16_v4i32</a>
<a name="2061"><span class="lineNum">    2061 </span>            :     3759674642U,        // UABDLv8i8_v8i16</a>
<a name="2062"><span class="lineNum">    2062 </span>            :     2147488544U,        // UABDv16i8</a>
<a name="2063"><span class="lineNum">    2063 </span>            :     2684883744U,        // UABDv2i32</a>
<a name="2064"><span class="lineNum">    2064 </span>            :     3222278944U,        // UABDv4i16</a>
<a name="2065"><span class="lineNum">    2065 </span>            :     1075057440U,        // UABDv4i32</a>
<a name="2066"><span class="lineNum">    2066 </span>            :     1612190496U,        // UABDv8i16</a>
<a name="2067"><span class="lineNum">    2067 </span>            :     3759936288U,        // UABDv8i8</a>
<a name="2068"><span class="lineNum">    2068 </span>            :     35141323U,  // UADALPv16i8_v8i16</a>
<a name="2069"><span class="lineNum">    2069 </span>            :     1117533899U,        // UADALPv2i32_v1i64</a>
<a name="2070"><span class="lineNum">    2070 </span>            :     2181576395U,        // UADALPv4i16_v2i32</a>
<a name="2071"><span class="lineNum">    2071 </span>            :     2718709451U,        // UADALPv4i32_v2i64</a>
<a name="2072"><span class="lineNum">    2072 </span>            :     3256104651U,        // UADALPv8i16_v4i32</a>
<a name="2073"><span class="lineNum">    2073 </span>            :     3792713419U,        // UADALPv8i8_v4i16</a>
<a name="2074"><span class="lineNum">    2074 </span>            :     1578715U,   // UADDLPv16i8_v8i16</a>
<a name="2075"><span class="lineNum">    2075 </span>            :     1083971291U,        // UADDLPv2i32_v1i64</a>
<a name="2076"><span class="lineNum">    2076 </span>            :     2148013787U,        // UADDLPv4i16_v2i32</a>
<a name="2077"><span class="lineNum">    2077 </span>            :     2685146843U,        // UADDLPv4i32_v2i64</a>
<a name="2078"><span class="lineNum">    2078 </span>            :     3222542043U,        // UADDLPv8i16_v4i32</a>
<a name="2079"><span class="lineNum">    2079 </span>            :     3759150811U,        // UADDLPv8i8_v4i16</a>
<a name="2080"><span class="lineNum">    2080 </span>            :     272708U,    // UADDLVv16i8v</a>
<a name="2081"><span class="lineNum">    2081 </span>            :     2147756356U,        // UADDLVv4i16v</a>
<a name="2082"><span class="lineNum">    2082 </span>            :     2684627268U,        // UADDLVv4i32v</a>
<a name="2083"><span class="lineNum">    2083 </span>            :     3221498180U,        // UADDLVv8i16v</a>
<a name="2084"><span class="lineNum">    2084 </span>            :     3758369092U,        // UADDLVv8i8v</a>
<a name="2085"><span class="lineNum">    2085 </span>            :     2149060788U,        // UADDLv16i8_v8i16</a>
<a name="2086"><span class="lineNum">    2086 </span>            :     2685146416U,        // UADDLv2i32_v2i64</a>
<a name="2087"><span class="lineNum">    2087 </span>            :     3222541616U,        // UADDLv4i16_v4i32</a>
<a name="2088"><span class="lineNum">    2088 </span>            :     1074532532U,        // UADDLv4i32_v2i64</a>
<a name="2089"><span class="lineNum">    2089 </span>            :     1611927732U,        // UADDLv8i16_v4i32</a>
<a name="2090"><span class="lineNum">    2090 </span>            :     3759674672U,        // UADDLv8i8_v8i16</a>
<a name="2091"><span class="lineNum">    2091 </span>            :     1612190141U,        // UADDWv16i8_v8i16</a>
<a name="2092"><span class="lineNum">    2092 </span>            :     537663943U, // UADDWv2i32_v2i64</a>
<a name="2093"><span class="lineNum">    2093 </span>            :     1075059143U,        // UADDWv4i16_v4i32</a>
<a name="2094"><span class="lineNum">    2094 </span>            :     537661885U, // UADDWv4i32_v2i64</a>
<a name="2095"><span class="lineNum">    2095 </span>            :     1075057085U,        // UADDWv8i16_v4i32</a>
<a name="2096"><span class="lineNum">    2096 </span>            :     1612192199U,        // UADDWv8i8_v8i16</a>
<a name="2097"><span class="lineNum">    2097 </span>            :     17049067U,  // UBFMWri</a>
<a name="2098"><span class="lineNum">    2098 </span>            :     17049067U,  // UBFMXri</a>
<a name="2099"><span class="lineNum">    2099 </span>            :     17048524U,  // UCVTFSWDri</a>
<a name="2100"><span class="lineNum">    2100 </span>            :     17048524U,  // UCVTFSWSri</a>
<a name="2101"><span class="lineNum">    2101 </span>            :     17048524U,  // UCVTFSXDri</a>
<a name="2102"><span class="lineNum">    2102 </span>            :     17048524U,  // UCVTFSXSri</a>
<a name="2103"><span class="lineNum">    2103 </span>            :     553919436U, // UCVTFUWDri</a>
<a name="2104"><span class="lineNum">    2104 </span>            :     553919436U, // UCVTFUWSri</a>
<a name="2105"><span class="lineNum">    2105 </span>            :     553919436U, // UCVTFUXDri</a>
<a name="2106"><span class="lineNum">    2106 </span>            :     553919436U, // UCVTFUXSri</a>
<a name="2107"><span class="lineNum">    2107 </span>            :     17048524U,  // UCVTFd</a>
<a name="2108"><span class="lineNum">    2108 </span>            :     17048524U,  // UCVTFs</a>
<a name="2109"><span class="lineNum">    2109 </span>            :     553919436U, // UCVTFv1i32</a>
<a name="2110"><span class="lineNum">    2110 </span>            :     553919436U, // UCVTFv1i64</a>
<a name="2111"><span class="lineNum">    2111 </span>            :     1074271180U,        // UCVTFv2f32</a>
<a name="2112"><span class="lineNum">    2112 </span>            :     1611404236U,        // UCVTFv2f64</a>
<a name="2113"><span class="lineNum">    2113 </span>            :     2684883916U,        // UCVTFv2i32_shift</a>
<a name="2114"><span class="lineNum">    2114 </span>            :     537662412U, // UCVTFv2i64_shift</a>
<a name="2115"><span class="lineNum">    2115 </span>            :     2685670348U,        // UCVTFv4f32</a>
<a name="2116"><span class="lineNum">    2116 </span>            :     1075057612U,        // UCVTFv4i32_shift</a>
<a name="2117"><span class="lineNum">    2117 </span>            :     17049910U,  // UDIVWr</a>
<a name="2118"><span class="lineNum">    2118 </span>            :     17049910U,  // UDIVXr</a>
<a name="2119"><span class="lineNum">    2119 </span>            :     17049910U,  // UDIV_IntWr</a>
<a name="2120"><span class="lineNum">    2120 </span>            :     17049910U,  // UDIV_IntXr</a>
<a name="2121"><span class="lineNum">    2121 </span>            :     2147488579U,        // UHADDv16i8</a>
<a name="2122"><span class="lineNum">    2122 </span>            :     2684883779U,        // UHADDv2i32</a>
<a name="2123"><span class="lineNum">    2123 </span>            :     3222278979U,        // UHADDv4i16</a>
<a name="2124"><span class="lineNum">    2124 </span>            :     1075057475U,        // UHADDv4i32</a>
<a name="2125"><span class="lineNum">    2125 </span>            :     1612190531U,        // UHADDv8i16</a>
<a name="2126"><span class="lineNum">    2126 </span>            :     3759936323U,        // UHADDv8i8</a>
<a name="2127"><span class="lineNum">    2127 </span>            :     2147488442U,        // UHSUBv16i8</a>
<a name="2128"><span class="lineNum">    2128 </span>            :     2684883642U,        // UHSUBv2i32</a>
<a name="2129"><span class="lineNum">    2129 </span>            :     3222278842U,        // UHSUBv4i16</a>
<a name="2130"><span class="lineNum">    2130 </span>            :     1075057338U,        // UHSUBv4i32</a>
<a name="2131"><span class="lineNum">    2131 </span>            :     1612190394U,        // UHSUBv8i16</a>
<a name="2132"><span class="lineNum">    2132 </span>            :     3759936186U,        // UHSUBv8i8</a>
<a name="2133"><span class="lineNum">    2133 </span>            :     17048865U,  // UMADDLrrr</a>
<a name="2134"><span class="lineNum">    2134 </span>            :     2147489616U,        // UMAXPv16i8</a>
<a name="2135"><span class="lineNum">    2135 </span>            :     2684884816U,        // UMAXPv2i32</a>
<a name="2136"><span class="lineNum">    2136 </span>            :     3222280016U,        // UMAXPv4i16</a>
<a name="2137"><span class="lineNum">    2137 </span>            :     1075058512U,        // UMAXPv4i32</a>
<a name="2138"><span class="lineNum">    2138 </span>            :     1612191568U,        // UMAXPv8i16</a>
<a name="2139"><span class="lineNum">    2139 </span>            :     3759937360U,        // UMAXPv8i8</a>
<a name="2140"><span class="lineNum">    2140 </span>            :     272794U,    // UMAXVv16i8v</a>
<a name="2141"><span class="lineNum">    2141 </span>            :     2147756442U,        // UMAXVv4i16v</a>
<a name="2142"><span class="lineNum">    2142 </span>            :     2684627354U,        // UMAXVv4i32v</a>
<a name="2143"><span class="lineNum">    2143 </span>            :     3221498266U,        // UMAXVv8i16v</a>
<a name="2144"><span class="lineNum">    2144 </span>            :     3758369178U,        // UMAXVv8i8v</a>
<a name="2145"><span class="lineNum">    2145 </span>            :     2147490304U,        // UMAXv16i8</a>
<a name="2146"><span class="lineNum">    2146 </span>            :     2684885504U,        // UMAXv2i32</a>
<a name="2147"><span class="lineNum">    2147 </span>            :     3222280704U,        // UMAXv4i16</a>
<a name="2148"><span class="lineNum">    2148 </span>            :     1075059200U,        // UMAXv4i32</a>
<a name="2149"><span class="lineNum">    2149 </span>            :     1612192256U,        // UMAXv8i16</a>
<a name="2150"><span class="lineNum">    2150 </span>            :     3759938048U,        // UMAXv8i8</a>
<a name="2151"><span class="lineNum">    2151 </span>            :     2147489558U,        // UMINPv16i8</a>
<a name="2152"><span class="lineNum">    2152 </span>            :     2684884758U,        // UMINPv2i32</a>
<a name="2153"><span class="lineNum">    2153 </span>            :     3222279958U,        // UMINPv4i16</a>
<a name="2154"><span class="lineNum">    2154 </span>            :     1075058454U,        // UMINPv4i32</a>
<a name="2155"><span class="lineNum">    2155 </span>            :     1612191510U,        // UMINPv8i16</a>
<a name="2156"><span class="lineNum">    2156 </span>            :     3759937302U,        // UMINPv8i8</a>
<a name="2157"><span class="lineNum">    2157 </span>            :     272748U,    // UMINVv16i8v</a>
<a name="2158"><span class="lineNum">    2158 </span>            :     2147756396U,        // UMINVv4i16v</a>
<a name="2159"><span class="lineNum">    2159 </span>            :     2684627308U,        // UMINVv4i32v</a>
<a name="2160"><span class="lineNum">    2160 </span>            :     3221498220U,        // UMINVv8i16v</a>
<a name="2161"><span class="lineNum">    2161 </span>            :     3758369132U,        // UMINVv8i8v</a>
<a name="2162"><span class="lineNum">    2162 </span>            :     2147489330U,        // UMINv16i8</a>
<a name="2163"><span class="lineNum">    2163 </span>            :     2684884530U,        // UMINv2i32</a>
<a name="2164"><span class="lineNum">    2164 </span>            :     3222279730U,        // UMINv4i16</a>
<a name="2165"><span class="lineNum">    2165 </span>            :     1075058226U,        // UMINv4i32</a>
<a name="2166"><span class="lineNum">    2166 </span>            :     1612191282U,        // UMINv8i16</a>
<a name="2167"><span class="lineNum">    2167 </span>            :     3759937074U,        // UMINv8i8</a>
<a name="2168"><span class="lineNum">    2168 </span>            :     2182623364U,        // UMLALv16i8_v8i16</a>
<a name="2169"><span class="lineNum">    2169 </span>            :     2718708961U,        // UMLALv2i32_indexed</a>
<a name="2170"><span class="lineNum">    2170 </span>            :     2718708961U,        // UMLALv2i32_v2i64</a>
<a name="2171"><span class="lineNum">    2171 </span>            :     3256104161U,        // UMLALv4i16_indexed</a>
<a name="2172"><span class="lineNum">    2172 </span>            :     3256104161U,        // UMLALv4i16_v4i32</a>
<a name="2173"><span class="lineNum">    2173 </span>            :     1108095108U,        // UMLALv4i32_indexed</a>
<a name="2174"><span class="lineNum">    2174 </span>            :     1108095108U,        // UMLALv4i32_v2i64</a>
<a name="2175"><span class="lineNum">    2175 </span>            :     1645490308U,        // UMLALv8i16_indexed</a>
<a name="2176"><span class="lineNum">    2176 </span>            :     1645490308U,        // UMLALv8i16_v4i32</a>
<a name="2177"><span class="lineNum">    2177 </span>            :     3793237217U,        // UMLALv8i8_v8i16</a>
<a name="2178"><span class="lineNum">    2178 </span>            :     2182623488U,        // UMLSLv16i8_v8i16</a>
<a name="2179"><span class="lineNum">    2179 </span>            :     2718709175U,        // UMLSLv2i32_indexed</a>
<a name="2180"><span class="lineNum">    2180 </span>            :     2718709175U,        // UMLSLv2i32_v2i64</a>
<a name="2181"><span class="lineNum">    2181 </span>            :     3256104375U,        // UMLSLv4i16_indexed</a>
<a name="2182"><span class="lineNum">    2182 </span>            :     3256104375U,        // UMLSLv4i16_v4i32</a>
<a name="2183"><span class="lineNum">    2183 </span>            :     1108095232U,        // UMLSLv4i32_indexed</a>
<a name="2184"><span class="lineNum">    2184 </span>            :     1108095232U,        // UMLSLv4i32_v2i64</a>
<a name="2185"><span class="lineNum">    2185 </span>            :     1645490432U,        // UMLSLv8i16_indexed</a>
<a name="2186"><span class="lineNum">    2186 </span>            :     1645490432U,        // UMLSLv8i16_v4i32</a>
<a name="2187"><span class="lineNum">    2187 </span>            :     3793237431U,        // UMLSLv8i8_v8i16</a>
<a name="2188"><span class="lineNum">    2188 </span>            :     272774U,    // UMOVvi16</a>
<a name="2189"><span class="lineNum">    2189 </span>            :     537143686U, // UMOVvi32</a>
<a name="2190"><span class="lineNum">    2190 </span>            :     1074014598U,        // UMOVvi64</a>
<a name="2191"><span class="lineNum">    2191 </span>            :     1610885510U,        // UMOVvi8</a>
<a name="2192"><span class="lineNum">    2192 </span>            :     17048821U,  // UMSUBLrrr</a>
<a name="2193"><span class="lineNum">    2193 </span>            :     17048610U,  // UMULHrr</a>
<a name="2194"><span class="lineNum">    2194 </span>            :     2149060838U,        // UMULLv16i8_v8i16</a>
<a name="2195"><span class="lineNum">    2195 </span>            :     2685146523U,        // UMULLv2i32_indexed</a>
<a name="2196"><span class="lineNum">    2196 </span>            :     2685146523U,        // UMULLv2i32_v2i64</a>
<a name="2197"><span class="lineNum">    2197 </span>            :     3222541723U,        // UMULLv4i16_indexed</a>
<a name="2198"><span class="lineNum">    2198 </span>            :     3222541723U,        // UMULLv4i16_v4i32</a>
<a name="2199"><span class="lineNum">    2199 </span>            :     1074532582U,        // UMULLv4i32_indexed</a>
<a name="2200"><span class="lineNum">    2200 </span>            :     1074532582U,        // UMULLv4i32_v2i64</a>
<a name="2201"><span class="lineNum">    2201 </span>            :     1611927782U,        // UMULLv8i16_indexed</a>
<a name="2202"><span class="lineNum">    2202 </span>            :     1611927782U,        // UMULLv8i16_v4i32</a>
<a name="2203"><span class="lineNum">    2203 </span>            :     3759674779U,        // UMULLv8i8_v8i16</a>
<a name="2204"><span class="lineNum">    2204 </span>            :     2147488610U,        // UQADDv16i8</a>
<a name="2205"><span class="lineNum">    2205 </span>            :     17048418U,  // UQADDv1i16</a>
<a name="2206"><span class="lineNum">    2206 </span>            :     17048418U,  // UQADDv1i32</a>
<a name="2207"><span class="lineNum">    2207 </span>            :     17048418U,  // UQADDv1i64</a>
<a name="2208"><span class="lineNum">    2208 </span>            :     17048418U,  // UQADDv1i8</a>
<a name="2209"><span class="lineNum">    2209 </span>            :     2684883810U,        // UQADDv2i32</a>
<a name="2210"><span class="lineNum">    2210 </span>            :     537662306U, // UQADDv2i64</a>
<a name="2211"><span class="lineNum">    2211 </span>            :     3222279010U,        // UQADDv4i16</a>
<a name="2212"><span class="lineNum">    2212 </span>            :     1075057506U,        // UQADDv4i32</a>
<a name="2213"><span class="lineNum">    2213 </span>            :     1612190562U,        // UQADDv8i16</a>
<a name="2214"><span class="lineNum">    2214 </span>            :     3759936354U,        // UQADDv8i8</a>
<a name="2215"><span class="lineNum">    2215 </span>            :     2147489108U,        // UQRSHLv16i8</a>
<a name="2216"><span class="lineNum">    2216 </span>            :     17048916U,  // UQRSHLv1i16</a>
<a name="2217"><span class="lineNum">    2217 </span>            :     17048916U,  // UQRSHLv1i32</a>
<a name="2218"><span class="lineNum">    2218 </span>            :     17048916U,  // UQRSHLv1i64</a>
<a name="2219"><span class="lineNum">    2219 </span>            :     17048916U,  // UQRSHLv1i8</a>
<a name="2220"><span class="lineNum">    2220 </span>            :     2684884308U,        // UQRSHLv2i32</a>
<a name="2221"><span class="lineNum">    2221 </span>            :     537662804U, // UQRSHLv2i64</a>
<a name="2222"><span class="lineNum">    2222 </span>            :     3222279508U,        // UQRSHLv4i16</a>
<a name="2223"><span class="lineNum">    2223 </span>            :     1075058004U,        // UQRSHLv4i32</a>
<a name="2224"><span class="lineNum">    2224 </span>            :     1612191060U,        // UQRSHLv8i16</a>
<a name="2225"><span class="lineNum">    2225 </span>            :     3759936852U,        // UQRSHLv8i8</a>
<a name="2226"><span class="lineNum">    2226 </span>            :     17049180U,  // UQRSHRNb</a>
<a name="2227"><span class="lineNum">    2227 </span>            :     17049180U,  // UQRSHRNh</a>
<a name="2228"><span class="lineNum">    2228 </span>            :     17049180U,  // UQRSHRNs</a>
<a name="2229"><span class="lineNum">    2229 </span>            :     1644179774U,        // UQRSHRNv16i8_shift</a>
<a name="2230"><span class="lineNum">    2230 </span>            :     537400924U, // UQRSHRNv2i32_shift</a>
<a name="2231"><span class="lineNum">    2231 </span>            :     1074796124U,        // UQRSHRNv4i16_shift</a>
<a name="2232"><span class="lineNum">    2232 </span>            :     571748670U, // UQRSHRNv4i32_shift</a>
<a name="2233"><span class="lineNum">    2233 </span>            :     1108881726U,        // UQRSHRNv8i16_shift</a>
<a name="2234"><span class="lineNum">    2234 </span>            :     1612453468U,        // UQRSHRNv8i8_shift</a>
<a name="2235"><span class="lineNum">    2235 </span>            :     17048901U,  // UQSHLb</a>
<a name="2236"><span class="lineNum">    2236 </span>            :     17048901U,  // UQSHLd</a>
<a name="2237"><span class="lineNum">    2237 </span>            :     17048901U,  // UQSHLh</a>
<a name="2238"><span class="lineNum">    2238 </span>            :     17048901U,  // UQSHLs</a>
<a name="2239"><span class="lineNum">    2239 </span>            :     2147489093U,        // UQSHLv16i8</a>
<a name="2240"><span class="lineNum">    2240 </span>            :     2147489093U,        // UQSHLv16i8_shift</a>
<a name="2241"><span class="lineNum">    2241 </span>            :     17048901U,  // UQSHLv1i16</a>
<a name="2242"><span class="lineNum">    2242 </span>            :     17048901U,  // UQSHLv1i32</a>
<a name="2243"><span class="lineNum">    2243 </span>            :     17048901U,  // UQSHLv1i64</a>
<a name="2244"><span class="lineNum">    2244 </span>            :     17048901U,  // UQSHLv1i8</a>
<a name="2245"><span class="lineNum">    2245 </span>            :     2684884293U,        // UQSHLv2i32</a>
<a name="2246"><span class="lineNum">    2246 </span>            :     2684884293U,        // UQSHLv2i32_shift</a>
<a name="2247"><span class="lineNum">    2247 </span>            :     537662789U, // UQSHLv2i64</a>
<a name="2248"><span class="lineNum">    2248 </span>            :     537662789U, // UQSHLv2i64_shift</a>
<a name="2249"><span class="lineNum">    2249 </span>            :     3222279493U,        // UQSHLv4i16</a>
<a name="2250"><span class="lineNum">    2250 </span>            :     3222279493U,        // UQSHLv4i16_shift</a>
<a name="2251"><span class="lineNum">    2251 </span>            :     1075057989U,        // UQSHLv4i32</a>
<a name="2252"><span class="lineNum">    2252 </span>            :     1075057989U,        // UQSHLv4i32_shift</a>
<a name="2253"><span class="lineNum">    2253 </span>            :     1612191045U,        // UQSHLv8i16</a>
<a name="2254"><span class="lineNum">    2254 </span>            :     1612191045U,        // UQSHLv8i16_shift</a>
<a name="2255"><span class="lineNum">    2255 </span>            :     3759936837U,        // UQSHLv8i8</a>
<a name="2256"><span class="lineNum">    2256 </span>            :     3759936837U,        // UQSHLv8i8_shift</a>
<a name="2257"><span class="lineNum">    2257 </span>            :     17049163U,  // UQSHRNb</a>
<a name="2258"><span class="lineNum">    2258 </span>            :     17049163U,  // UQSHRNh</a>
<a name="2259"><span class="lineNum">    2259 </span>            :     17049163U,  // UQSHRNs</a>
<a name="2260"><span class="lineNum">    2260 </span>            :     1644179755U,        // UQSHRNv16i8_shift</a>
<a name="2261"><span class="lineNum">    2261 </span>            :     537400907U, // UQSHRNv2i32_shift</a>
<a name="2262"><span class="lineNum">    2262 </span>            :     1074796107U,        // UQSHRNv4i16_shift</a>
<a name="2263"><span class="lineNum">    2263 </span>            :     571748651U, // UQSHRNv4i32_shift</a>
<a name="2264"><span class="lineNum">    2264 </span>            :     1108881707U,        // UQSHRNv8i16_shift</a>
<a name="2265"><span class="lineNum">    2265 </span>            :     1612453451U,        // UQSHRNv8i8_shift</a>
<a name="2266"><span class="lineNum">    2266 </span>            :     2147488471U,        // UQSUBv16i8</a>
<a name="2267"><span class="lineNum">    2267 </span>            :     17048279U,  // UQSUBv1i16</a>
<a name="2268"><span class="lineNum">    2268 </span>            :     17048279U,  // UQSUBv1i32</a>
<a name="2269"><span class="lineNum">    2269 </span>            :     17048279U,  // UQSUBv1i64</a>
<a name="2270"><span class="lineNum">    2270 </span>            :     17048279U,  // UQSUBv1i8</a>
<a name="2271"><span class="lineNum">    2271 </span>            :     2684883671U,        // UQSUBv2i32</a>
<a name="2272"><span class="lineNum">    2272 </span>            :     537662167U, // UQSUBv2i64</a>
<a name="2273"><span class="lineNum">    2273 </span>            :     3222278871U,        // UQSUBv4i16</a>
<a name="2274"><span class="lineNum">    2274 </span>            :     1075057367U,        // UQSUBv4i32</a>
<a name="2275"><span class="lineNum">    2275 </span>            :     1612190423U,        // UQSUBv8i16</a>
<a name="2276"><span class="lineNum">    2276 </span>            :     3759936215U,        // UQSUBv8i8</a>
<a name="2277"><span class="lineNum">    2277 </span>            :     3254792542U,        // UQXTNv16i8</a>
<a name="2278"><span class="lineNum">    2278 </span>            :     553920128U, // UQXTNv1i16</a>
<a name="2279"><span class="lineNum">    2279 </span>            :     553920128U, // UQXTNv1i32</a>
<a name="2280"><span class="lineNum">    2280 </span>            :     553920128U, // UQXTNv1i8</a>
<a name="2281"><span class="lineNum">    2281 </span>            :     1611142784U,        // UQXTNv2i32</a>
<a name="2282"><span class="lineNum">    2282 </span>            :     2685408896U,        // UQXTNv4i16</a>
<a name="2283"><span class="lineNum">    2283 </span>            :     1645490526U,        // UQXTNv4i32</a>
<a name="2284"><span class="lineNum">    2284 </span>            :     2719494494U,        // UQXTNv8i16</a>
<a name="2285"><span class="lineNum">    2285 </span>            :     3223066240U,        // UQXTNv8i8</a>
<a name="2286"><span class="lineNum">    2286 </span>            :     1074271121U,        // URECPEv2i32</a>
<a name="2287"><span class="lineNum">    2287 </span>            :     2685670289U,        // URECPEv4i32</a>
<a name="2288"><span class="lineNum">    2288 </span>            :     2147488564U,        // URHADDv16i8</a>
<a name="2289"><span class="lineNum">    2289 </span>            :     2684883764U,        // URHADDv2i32</a>
<a name="2290"><span class="lineNum">    2290 </span>            :     3222278964U,        // URHADDv4i16</a>
<a name="2291"><span class="lineNum">    2291 </span>            :     1075057460U,        // URHADDv4i32</a>
<a name="2292"><span class="lineNum">    2292 </span>            :     1612190516U,        // URHADDv8i16</a>
<a name="2293"><span class="lineNum">    2293 </span>            :     3759936308U,        // URHADDv8i8</a>
<a name="2294"><span class="lineNum">    2294 </span>            :     2147489123U,        // URSHLv16i8</a>
<a name="2295"><span class="lineNum">    2295 </span>            :     17048931U,  // URSHLv1i64</a>
<a name="2296"><span class="lineNum">    2296 </span>            :     2684884323U,        // URSHLv2i32</a>
<a name="2297"><span class="lineNum">    2297 </span>            :     537662819U, // URSHLv2i64</a>
<a name="2298"><span class="lineNum">    2298 </span>            :     3222279523U,        // URSHLv4i16</a>
<a name="2299"><span class="lineNum">    2299 </span>            :     1075058019U,        // URSHLv4i32</a>
<a name="2300"><span class="lineNum">    2300 </span>            :     1612191075U,        // URSHLv8i16</a>
<a name="2301"><span class="lineNum">    2301 </span>            :     3759936867U,        // URSHLv8i8</a>
<a name="2302"><span class="lineNum">    2302 </span>            :     17049508U,  // URSHRd</a>
<a name="2303"><span class="lineNum">    2303 </span>            :     2147489700U,        // URSHRv16i8_shift</a>
<a name="2304"><span class="lineNum">    2304 </span>            :     2684884900U,        // URSHRv2i32_shift</a>
<a name="2305"><span class="lineNum">    2305 </span>            :     537663396U, // URSHRv2i64_shift</a>
<a name="2306"><span class="lineNum">    2306 </span>            :     3222280100U,        // URSHRv4i16_shift</a>
<a name="2307"><span class="lineNum">    2307 </span>            :     1075058596U,        // URSHRv4i32_shift</a>
<a name="2308"><span class="lineNum">    2308 </span>            :     1612191652U,        // URSHRv8i16_shift</a>
<a name="2309"><span class="lineNum">    2309 </span>            :     3759937444U,        // URSHRv8i8_shift</a>
<a name="2310"><span class="lineNum">    2310 </span>            :     1074271159U,        // URSQRTEv2i32</a>
<a name="2311"><span class="lineNum">    2311 </span>            :     2685670327U,        // URSQRTEv4i32</a>
<a name="2312"><span class="lineNum">    2312 </span>            :     67404295U,  // URSRAd</a>
<a name="2313"><span class="lineNum">    2313 </span>            :     2181050887U,        // URSRAv16i8_shift</a>
<a name="2314"><span class="lineNum">    2314 </span>            :     2718446087U,        // URSRAv2i32_shift</a>
<a name="2315"><span class="lineNum">    2315 </span>            :     571224583U, // URSRAv2i64_shift</a>
<a name="2316"><span class="lineNum">    2316 </span>            :     3255841287U,        // URSRAv4i16_shift</a>
<a name="2317"><span class="lineNum">    2317 </span>            :     1108619783U,        // URSRAv4i32_shift</a>
<a name="2318"><span class="lineNum">    2318 </span>            :     1645752839U,        // URSRAv8i16_shift</a>
<a name="2319"><span class="lineNum">    2319 </span>            :     3793498631U,        // URSRAv8i8_shift</a>
<a name="2320"><span class="lineNum">    2320 </span>            :     2149060804U,        // USHLLv16i8_shift</a>
<a name="2321"><span class="lineNum">    2321 </span>            :     2685146493U,        // USHLLv2i32_shift</a>
<a name="2322"><span class="lineNum">    2322 </span>            :     3222541693U,        // USHLLv4i16_shift</a>
<a name="2323"><span class="lineNum">    2323 </span>            :     1074532548U,        // USHLLv4i32_shift</a>
<a name="2324"><span class="lineNum">    2324 </span>            :     1611927748U,        // USHLLv8i16_shift</a>
<a name="2325"><span class="lineNum">    2325 </span>            :     3759674749U,        // USHLLv8i8_shift</a>
<a name="2326"><span class="lineNum">    2326 </span>            :     2147489136U,        // USHLv16i8</a>
<a name="2327"><span class="lineNum">    2327 </span>            :     17048944U,  // USHLv1i64</a>
<a name="2328"><span class="lineNum">    2328 </span>            :     2684884336U,        // USHLv2i32</a>
<a name="2329"><span class="lineNum">    2329 </span>            :     537662832U, // USHLv2i64</a>
<a name="2330"><span class="lineNum">    2330 </span>            :     3222279536U,        // USHLv4i16</a>
<a name="2331"><span class="lineNum">    2331 </span>            :     1075058032U,        // USHLv4i32</a>
<a name="2332"><span class="lineNum">    2332 </span>            :     1612191088U,        // USHLv8i16</a>
<a name="2333"><span class="lineNum">    2333 </span>            :     3759936880U,        // USHLv8i8</a>
<a name="2334"><span class="lineNum">    2334 </span>            :     17049521U,  // USHRd</a>
<a name="2335"><span class="lineNum">    2335 </span>            :     2147489713U,        // USHRv16i8_shift</a>
<a name="2336"><span class="lineNum">    2336 </span>            :     2684884913U,        // USHRv2i32_shift</a>
<a name="2337"><span class="lineNum">    2337 </span>            :     537663409U, // USHRv2i64_shift</a>
<a name="2338"><span class="lineNum">    2338 </span>            :     3222280113U,        // USHRv4i16_shift</a>
<a name="2339"><span class="lineNum">    2339 </span>            :     1075058609U,        // USHRv4i32_shift</a>
<a name="2340"><span class="lineNum">    2340 </span>            :     1612191665U,        // USHRv8i16_shift</a>
<a name="2341"><span class="lineNum">    2341 </span>            :     3759937457U,        // USHRv8i8_shift</a>
<a name="2342"><span class="lineNum">    2342 </span>            :     33567577U,  // USQADDv16i8</a>
<a name="2343"><span class="lineNum">    2343 </span>            :     604275545U, // USQADDv1i16</a>
<a name="2344"><span class="lineNum">    2344 </span>            :     604275545U, // USQADDv1i32</a>
<a name="2345"><span class="lineNum">    2345 </span>            :     604275545U, // USQADDv1i64</a>
<a name="2346"><span class="lineNum">    2346 </span>            :     604275545U, // USQADDv1i8</a>
<a name="2347"><span class="lineNum">    2347 </span>            :     1107833689U,        // USQADDv2i32</a>
<a name="2348"><span class="lineNum">    2348 </span>            :     1644966745U,        // USQADDv2i64</a>
<a name="2349"><span class="lineNum">    2349 </span>            :     2182099801U,        // USQADDv4i16</a>
<a name="2350"><span class="lineNum">    2350 </span>            :     2719232857U,        // USQADDv4i32</a>
<a name="2351"><span class="lineNum">    2351 </span>            :     3256365913U,        // USQADDv8i16</a>
<a name="2352"><span class="lineNum">    2352 </span>            :     3793498969U,        // USQADDv8i8</a>
<a name="2353"><span class="lineNum">    2353 </span>            :     67404308U,  // USRAd</a>
<a name="2354"><span class="lineNum">    2354 </span>            :     2181050900U,        // USRAv16i8_shift</a>
<a name="2355"><span class="lineNum">    2355 </span>            :     2718446100U,        // USRAv2i32_shift</a>
<a name="2356"><span class="lineNum">    2356 </span>            :     571224596U, // USRAv2i64_shift</a>
<a name="2357"><span class="lineNum">    2357 </span>            :     3255841300U,        // USRAv4i16_shift</a>
<a name="2358"><span class="lineNum">    2358 </span>            :     1108619796U,        // USRAv4i32_shift</a>
<a name="2359"><span class="lineNum">    2359 </span>            :     1645752852U,        // USRAv8i16_shift</a>
<a name="2360"><span class="lineNum">    2360 </span>            :     3793498644U,        // USRAv8i8_shift</a>
<a name="2361"><span class="lineNum">    2361 </span>            :     2149060756U,        // USUBLv16i8_v8i16</a>
<a name="2362"><span class="lineNum">    2362 </span>            :     2685146372U,        // USUBLv2i32_v2i64</a>
<a name="2363"><span class="lineNum">    2363 </span>            :     3222541572U,        // USUBLv4i16_v4i32</a>
<a name="2364"><span class="lineNum">    2364 </span>            :     1074532500U,        // USUBLv4i32_v2i64</a>
<a name="2365"><span class="lineNum">    2365 </span>            :     1611927700U,        // USUBLv8i16_v4i32</a>
<a name="2366"><span class="lineNum">    2366 </span>            :     3759674628U,        // USUBLv8i8_v8i16</a>
<a name="2367"><span class="lineNum">    2367 </span>            :     1612190125U,        // USUBWv16i8_v8i16</a>
<a name="2368"><span class="lineNum">    2368 </span>            :     537663920U, // USUBWv2i32_v2i64</a>
<a name="2369"><span class="lineNum">    2369 </span>            :     1075059120U,        // USUBWv4i16_v4i32</a>
<a name="2370"><span class="lineNum">    2370 </span>            :     537661869U, // USUBWv4i32_v2i64</a>
<a name="2371"><span class="lineNum">    2371 </span>            :     1075057069U,        // USUBWv8i16_v4i32</a>
<a name="2372"><span class="lineNum">    2372 </span>            :     1612192176U,        // USUBWv8i8_v8i16</a>
<a name="2373"><span class="lineNum">    2373 </span>            :     2147487782U,        // UZP1v16i8</a>
<a name="2374"><span class="lineNum">    2374 </span>            :     2684882982U,        // UZP1v2i32</a>
<a name="2375"><span class="lineNum">    2375 </span>            :     537661478U, // UZP1v2i64</a>
<a name="2376"><span class="lineNum">    2376 </span>            :     3222278182U,        // UZP1v4i16</a>
<a name="2377"><span class="lineNum">    2377 </span>            :     1075056678U,        // UZP1v4i32</a>
<a name="2378"><span class="lineNum">    2378 </span>            :     1612189734U,        // UZP1v8i16</a>
<a name="2379"><span class="lineNum">    2379 </span>            :     3759935526U,        // UZP1v8i8</a>
<a name="2380"><span class="lineNum">    2380 </span>            :     2147488147U,        // UZP2v16i8</a>
<a name="2381"><span class="lineNum">    2381 </span>            :     2684883347U,        // UZP2v2i32</a>
<a name="2382"><span class="lineNum">    2382 </span>            :     537661843U, // UZP2v2i64</a>
<a name="2383"><span class="lineNum">    2383 </span>            :     3222278547U,        // UZP2v4i16</a>
<a name="2384"><span class="lineNum">    2384 </span>            :     1075057043U,        // UZP2v4i32</a>
<a name="2385"><span class="lineNum">    2385 </span>            :     1612190099U,        // UZP2v8i16</a>
<a name="2386"><span class="lineNum">    2386 </span>            :     3759935891U,        // UZP2v8i8</a>
<a name="2387"><span class="lineNum">    2387 </span>            :     3254792536U,        // XTNv16i8</a>
<a name="2388"><span class="lineNum">    2388 </span>            :     1611142779U,        // XTNv2i32</a>
<a name="2389"><span class="lineNum">    2389 </span>            :     2685408891U,        // XTNv4i16</a>
<a name="2390"><span class="lineNum">    2390 </span>            :     1645490520U,        // XTNv4i32</a>
<a name="2391"><span class="lineNum">    2391 </span>            :     2719494488U,        // XTNv8i16</a>
<a name="2392"><span class="lineNum">    2392 </span>            :     3223066235U,        // XTNv8i8</a>
<a name="2393"><span class="lineNum">    2393 </span>            :     2147487776U,        // ZIP1v16i8</a>
<a name="2394"><span class="lineNum">    2394 </span>            :     2684882976U,        // ZIP1v2i32</a>
<a name="2395"><span class="lineNum">    2395 </span>            :     537661472U, // ZIP1v2i64</a>
<a name="2396"><span class="lineNum">    2396 </span>            :     3222278176U,        // ZIP1v4i16</a>
<a name="2397"><span class="lineNum">    2397 </span>            :     1075056672U,        // ZIP1v4i32</a>
<a name="2398"><span class="lineNum">    2398 </span>            :     1612189728U,        // ZIP1v8i16</a>
<a name="2399"><span class="lineNum">    2399 </span>            :     3759935520U,        // ZIP1v8i8</a>
<a name="2400"><span class="lineNum">    2400 </span>            :     2147488141U,        // ZIP2v16i8</a>
<a name="2401"><span class="lineNum">    2401 </span>            :     2684883341U,        // ZIP2v2i32</a>
<a name="2402"><span class="lineNum">    2402 </span>            :     537661837U, // ZIP2v2i64</a>
<a name="2403"><span class="lineNum">    2403 </span>            :     3222278541U,        // ZIP2v4i16</a>
<a name="2404"><span class="lineNum">    2404 </span>            :     1075057037U,        // ZIP2v4i32</a>
<a name="2405"><span class="lineNum">    2405 </span>            :     1612190093U,        // ZIP2v8i16</a>
<a name="2406"><span class="lineNum">    2406 </span>            :     3759935885U,        // ZIP2v8i8</a>
<a name="2407"><span class="lineNum">    2407 </span>            :     0U</a>
<a name="2408"><span class="lineNum">    2408 </span>            :   };</a>
<a name="2409"><span class="lineNum">    2409 </span>            : </a>
<a name="2410"><span class="lineNum">    2410 </span><span class="lineNoCov">          0 :   static const uint32_t OpInfo2[] = {</span></a>
<a name="2411"><span class="lineNum">    2411 </span>            :     0U, // PHI</a>
<a name="2412"><span class="lineNum">    2412 </span>            :     0U, // INLINEASM</a>
<a name="2413"><span class="lineNum">    2413 </span>            :     0U, // CFI_INSTRUCTION</a>
<a name="2414"><span class="lineNum">    2414 </span>            :     0U, // EH_LABEL</a>
<a name="2415"><span class="lineNum">    2415 </span>            :     0U, // GC_LABEL</a>
<a name="2416"><span class="lineNum">    2416 </span>            :     0U, // KILL</a>
<a name="2417"><span class="lineNum">    2417 </span>            :     0U, // EXTRACT_SUBREG</a>
<a name="2418"><span class="lineNum">    2418 </span>            :     0U, // INSERT_SUBREG</a>
<a name="2419"><span class="lineNum">    2419 </span>            :     0U, // IMPLICIT_DEF</a>
<a name="2420"><span class="lineNum">    2420 </span>            :     0U, // SUBREG_TO_REG</a>
<a name="2421"><span class="lineNum">    2421 </span>            :     0U, // COPY_TO_REGCLASS</a>
<a name="2422"><span class="lineNum">    2422 </span>            :     0U, // DBG_VALUE</a>
<a name="2423"><span class="lineNum">    2423 </span>            :     0U, // REG_SEQUENCE</a>
<a name="2424"><span class="lineNum">    2424 </span>            :     0U, // COPY</a>
<a name="2425"><span class="lineNum">    2425 </span>            :     0U, // BUNDLE</a>
<a name="2426"><span class="lineNum">    2426 </span>            :     0U, // LIFETIME_START</a>
<a name="2427"><span class="lineNum">    2427 </span>            :     0U, // LIFETIME_END</a>
<a name="2428"><span class="lineNum">    2428 </span>            :     0U, // STACKMAP</a>
<a name="2429"><span class="lineNum">    2429 </span>            :     0U, // PATCHPOINT</a>
<a name="2430"><span class="lineNum">    2430 </span>            :     0U, // LOAD_STACK_GUARD</a>
<a name="2431"><span class="lineNum">    2431 </span>            :     0U, // STATEPOINT</a>
<a name="2432"><span class="lineNum">    2432 </span>            :     0U, // FRAME_ALLOC</a>
<a name="2433"><span class="lineNum">    2433 </span>            :     0U, // ABSv16i8</a>
<a name="2434"><span class="lineNum">    2434 </span>            :     0U, // ABSv1i64</a>
<a name="2435"><span class="lineNum">    2435 </span>            :     0U, // ABSv2i32</a>
<a name="2436"><span class="lineNum">    2436 </span>            :     0U, // ABSv2i64</a>
<a name="2437"><span class="lineNum">    2437 </span>            :     0U, // ABSv4i16</a>
<a name="2438"><span class="lineNum">    2438 </span>            :     0U, // ABSv4i32</a>
<a name="2439"><span class="lineNum">    2439 </span>            :     0U, // ABSv8i16</a>
<a name="2440"><span class="lineNum">    2440 </span>            :     0U, // ABSv8i8</a>
<a name="2441"><span class="lineNum">    2441 </span>            :     1U, // ADCSWr</a>
<a name="2442"><span class="lineNum">    2442 </span>            :     1U, // ADCSXr</a>
<a name="2443"><span class="lineNum">    2443 </span>            :     1U, // ADCWr</a>
<a name="2444"><span class="lineNum">    2444 </span>            :     1U, // ADCXr</a>
<a name="2445"><span class="lineNum">    2445 </span>            :     265U,       // ADDHNv2i64_v2i32</a>
<a name="2446"><span class="lineNum">    2446 </span>            :     273U,       // ADDHNv2i64_v4i32</a>
<a name="2447"><span class="lineNum">    2447 </span>            :     521U,       // ADDHNv4i32_v4i16</a>
<a name="2448"><span class="lineNum">    2448 </span>            :     529U,       // ADDHNv4i32_v8i16</a>
<a name="2449"><span class="lineNum">    2449 </span>            :     785U,       // ADDHNv8i16_v16i8</a>
<a name="2450"><span class="lineNum">    2450 </span>            :     777U,       // ADDHNv8i16_v8i8</a>
<a name="2451"><span class="lineNum">    2451 </span>            :     1033U,      // ADDPv16i8</a>
<a name="2452"><span class="lineNum">    2452 </span>            :     1289U,      // ADDPv2i32</a>
<a name="2453"><span class="lineNum">    2453 </span>            :     265U,       // ADDPv2i64</a>
<a name="2454"><span class="lineNum">    2454 </span>            :     0U, // ADDPv2i64p</a>
<a name="2455"><span class="lineNum">    2455 </span>            :     1545U,      // ADDPv4i16</a>
<a name="2456"><span class="lineNum">    2456 </span>            :     521U,       // ADDPv4i32</a>
<a name="2457"><span class="lineNum">    2457 </span>            :     777U,       // ADDPv8i16</a>
<a name="2458"><span class="lineNum">    2458 </span>            :     1801U,      // ADDPv8i8</a>
<a name="2459"><span class="lineNum">    2459 </span>            :     25U,        // ADDSWri</a>
<a name="2460"><span class="lineNum">    2460 </span>            :     0U, // ADDSWrr</a>
<a name="2461"><span class="lineNum">    2461 </span>            :     33U,        // ADDSWrs</a>
<a name="2462"><span class="lineNum">    2462 </span>            :     41U,        // ADDSWrx</a>
<a name="2463"><span class="lineNum">    2463 </span>            :     25U,        // ADDSXri</a>
<a name="2464"><span class="lineNum">    2464 </span>            :     0U, // ADDSXrr</a>
<a name="2465"><span class="lineNum">    2465 </span>            :     33U,        // ADDSXrs</a>
<a name="2466"><span class="lineNum">    2466 </span>            :     41U,        // ADDSXrx</a>
<a name="2467"><span class="lineNum">    2467 </span>            :     2049U,      // ADDSXrx64</a>
<a name="2468"><span class="lineNum">    2468 </span>            :     0U, // ADDVv16i8v</a>
<a name="2469"><span class="lineNum">    2469 </span>            :     0U, // ADDVv4i16v</a>
<a name="2470"><span class="lineNum">    2470 </span>            :     0U, // ADDVv4i32v</a>
<a name="2471"><span class="lineNum">    2471 </span>            :     0U, // ADDVv8i16v</a>
<a name="2472"><span class="lineNum">    2472 </span>            :     0U, // ADDVv8i8v</a>
<a name="2473"><span class="lineNum">    2473 </span>            :     25U,        // ADDWri</a>
<a name="2474"><span class="lineNum">    2474 </span>            :     0U, // ADDWrr</a>
<a name="2475"><span class="lineNum">    2475 </span>            :     33U,        // ADDWrs</a>
<a name="2476"><span class="lineNum">    2476 </span>            :     41U,        // ADDWrx</a>
<a name="2477"><span class="lineNum">    2477 </span>            :     25U,        // ADDXri</a>
<a name="2478"><span class="lineNum">    2478 </span>            :     0U, // ADDXrr</a>
<a name="2479"><span class="lineNum">    2479 </span>            :     33U,        // ADDXrs</a>
<a name="2480"><span class="lineNum">    2480 </span>            :     41U,        // ADDXrx</a>
<a name="2481"><span class="lineNum">    2481 </span>            :     2049U,      // ADDXrx64</a>
<a name="2482"><span class="lineNum">    2482 </span>            :     1033U,      // ADDv16i8</a>
<a name="2483"><span class="lineNum">    2483 </span>            :     1U, // ADDv1i64</a>
<a name="2484"><span class="lineNum">    2484 </span>            :     1289U,      // ADDv2i32</a>
<a name="2485"><span class="lineNum">    2485 </span>            :     265U,       // ADDv2i64</a>
<a name="2486"><span class="lineNum">    2486 </span>            :     1545U,      // ADDv4i16</a>
<a name="2487"><span class="lineNum">    2487 </span>            :     521U,       // ADDv4i32</a>
<a name="2488"><span class="lineNum">    2488 </span>            :     777U,       // ADDv8i16</a>
<a name="2489"><span class="lineNum">    2489 </span>            :     1801U,      // ADDv8i8</a>
<a name="2490"><span class="lineNum">    2490 </span>            :     0U, // ADJCALLSTACKDOWN</a>
<a name="2491"><span class="lineNum">    2491 </span>            :     0U, // ADJCALLSTACKUP</a>
<a name="2492"><span class="lineNum">    2492 </span>            :     0U, // ADR</a>
<a name="2493"><span class="lineNum">    2493 </span>            :     0U, // ADRP</a>
<a name="2494"><span class="lineNum">    2494 </span>            :     0U, // AESDrr</a>
<a name="2495"><span class="lineNum">    2495 </span>            :     0U, // AESErr</a>
<a name="2496"><span class="lineNum">    2496 </span>            :     0U, // AESIMCrr</a>
<a name="2497"><span class="lineNum">    2497 </span>            :     0U, // AESMCrr</a>
<a name="2498"><span class="lineNum">    2498 </span>            :     49U,        // ANDSWri</a>
<a name="2499"><span class="lineNum">    2499 </span>            :     0U, // ANDSWrr</a>
<a name="2500"><span class="lineNum">    2500 </span>            :     33U,        // ANDSWrs</a>
<a name="2501"><span class="lineNum">    2501 </span>            :     57U,        // ANDSXri</a>
<a name="2502"><span class="lineNum">    2502 </span>            :     0U, // ANDSXrr</a>
<a name="2503"><span class="lineNum">    2503 </span>            :     33U,        // ANDSXrs</a>
<a name="2504"><span class="lineNum">    2504 </span>            :     49U,        // ANDWri</a>
<a name="2505"><span class="lineNum">    2505 </span>            :     0U, // ANDWrr</a>
<a name="2506"><span class="lineNum">    2506 </span>            :     33U,        // ANDWrs</a>
<a name="2507"><span class="lineNum">    2507 </span>            :     57U,        // ANDXri</a>
<a name="2508"><span class="lineNum">    2508 </span>            :     0U, // ANDXrr</a>
<a name="2509"><span class="lineNum">    2509 </span>            :     33U,        // ANDXrs</a>
<a name="2510"><span class="lineNum">    2510 </span>            :     1033U,      // ANDv16i8</a>
<a name="2511"><span class="lineNum">    2511 </span>            :     1801U,      // ANDv8i8</a>
<a name="2512"><span class="lineNum">    2512 </span>            :     1U, // ASRVWr</a>
<a name="2513"><span class="lineNum">    2513 </span>            :     1U, // ASRVXr</a>
<a name="2514"><span class="lineNum">    2514 </span>            :     0U, // B</a>
<a name="2515"><span class="lineNum">    2515 </span>            :     2369U,      // BFMWri</a>
<a name="2516"><span class="lineNum">    2516 </span>            :     2369U,      // BFMXri</a>
<a name="2517"><span class="lineNum">    2517 </span>            :     0U, // BICSWrr</a>
<a name="2518"><span class="lineNum">    2518 </span>            :     33U,        // BICSWrs</a>
<a name="2519"><span class="lineNum">    2519 </span>            :     0U, // BICSXrr</a>
<a name="2520"><span class="lineNum">    2520 </span>            :     33U,        // BICSXrs</a>
<a name="2521"><span class="lineNum">    2521 </span>            :     0U, // BICWrr</a>
<a name="2522"><span class="lineNum">    2522 </span>            :     33U,        // BICWrs</a>
<a name="2523"><span class="lineNum">    2523 </span>            :     0U, // BICXrr</a>
<a name="2524"><span class="lineNum">    2524 </span>            :     33U,        // BICXrs</a>
<a name="2525"><span class="lineNum">    2525 </span>            :     1033U,      // BICv16i8</a>
<a name="2526"><span class="lineNum">    2526 </span>            :     0U, // BICv2i32</a>
<a name="2527"><span class="lineNum">    2527 </span>            :     0U, // BICv4i16</a>
<a name="2528"><span class="lineNum">    2528 </span>            :     0U, // BICv4i32</a>
<a name="2529"><span class="lineNum">    2529 </span>            :     0U, // BICv8i16</a>
<a name="2530"><span class="lineNum">    2530 </span>            :     1801U,      // BICv8i8</a>
<a name="2531"><span class="lineNum">    2531 </span>            :     1033U,      // BIFv16i8</a>
<a name="2532"><span class="lineNum">    2532 </span>            :     1801U,      // BIFv8i8</a>
<a name="2533"><span class="lineNum">    2533 </span>            :     1041U,      // BITv16i8</a>
<a name="2534"><span class="lineNum">    2534 </span>            :     1809U,      // BITv8i8</a>
<a name="2535"><span class="lineNum">    2535 </span>            :     0U, // BL</a>
<a name="2536"><span class="lineNum">    2536 </span>            :     0U, // BLR</a>
<a name="2537"><span class="lineNum">    2537 </span>            :     0U, // BR</a>
<a name="2538"><span class="lineNum">    2538 </span>            :     0U, // BRK</a>
<a name="2539"><span class="lineNum">    2539 </span>            :     1041U,      // BSLv16i8</a>
<a name="2540"><span class="lineNum">    2540 </span>            :     1809U,      // BSLv8i8</a>
<a name="2541"><span class="lineNum">    2541 </span>            :     0U, // Bcc</a>
<a name="2542"><span class="lineNum">    2542 </span>            :     0U, // CBNZW</a>
<a name="2543"><span class="lineNum">    2543 </span>            :     0U, // CBNZX</a>
<a name="2544"><span class="lineNum">    2544 </span>            :     0U, // CBZW</a>
<a name="2545"><span class="lineNum">    2545 </span>            :     0U, // CBZX</a>
<a name="2546"><span class="lineNum">    2546 </span>            :     10497U,     // CCMNWi</a>
<a name="2547"><span class="lineNum">    2547 </span>            :     10497U,     // CCMNWr</a>
<a name="2548"><span class="lineNum">    2548 </span>            :     10497U,     // CCMNXi</a>
<a name="2549"><span class="lineNum">    2549 </span>            :     10497U,     // CCMNXr</a>
<a name="2550"><span class="lineNum">    2550 </span>            :     10497U,     // CCMPWi</a>
<a name="2551"><span class="lineNum">    2551 </span>            :     10497U,     // CCMPWr</a>
<a name="2552"><span class="lineNum">    2552 </span>            :     10497U,     // CCMPXi</a>
<a name="2553"><span class="lineNum">    2553 </span>            :     10497U,     // CCMPXr</a>
<a name="2554"><span class="lineNum">    2554 </span>            :     0U, // CLREX</a>
<a name="2555"><span class="lineNum">    2555 </span>            :     0U, // CLSWr</a>
<a name="2556"><span class="lineNum">    2556 </span>            :     0U, // CLSXr</a>
<a name="2557"><span class="lineNum">    2557 </span>            :     0U, // CLSv16i8</a>
<a name="2558"><span class="lineNum">    2558 </span>            :     0U, // CLSv2i32</a>
<a name="2559"><span class="lineNum">    2559 </span>            :     0U, // CLSv4i16</a>
<a name="2560"><span class="lineNum">    2560 </span>            :     0U, // CLSv4i32</a>
<a name="2561"><span class="lineNum">    2561 </span>            :     0U, // CLSv8i16</a>
<a name="2562"><span class="lineNum">    2562 </span>            :     0U, // CLSv8i8</a>
<a name="2563"><span class="lineNum">    2563 </span>            :     0U, // CLZWr</a>
<a name="2564"><span class="lineNum">    2564 </span>            :     0U, // CLZXr</a>
<a name="2565"><span class="lineNum">    2565 </span>            :     0U, // CLZv16i8</a>
<a name="2566"><span class="lineNum">    2566 </span>            :     0U, // CLZv2i32</a>
<a name="2567"><span class="lineNum">    2567 </span>            :     0U, // CLZv4i16</a>
<a name="2568"><span class="lineNum">    2568 </span>            :     0U, // CLZv4i32</a>
<a name="2569"><span class="lineNum">    2569 </span>            :     0U, // CLZv8i16</a>
<a name="2570"><span class="lineNum">    2570 </span>            :     0U, // CLZv8i8</a>
<a name="2571"><span class="lineNum">    2571 </span>            :     1033U,      // CMEQv16i8</a>
<a name="2572"><span class="lineNum">    2572 </span>            :     2U, // CMEQv16i8rz</a>
<a name="2573"><span class="lineNum">    2573 </span>            :     1U, // CMEQv1i64</a>
<a name="2574"><span class="lineNum">    2574 </span>            :     2U, // CMEQv1i64rz</a>
<a name="2575"><span class="lineNum">    2575 </span>            :     1289U,      // CMEQv2i32</a>
<a name="2576"><span class="lineNum">    2576 </span>            :     2U, // CMEQv2i32rz</a>
<a name="2577"><span class="lineNum">    2577 </span>            :     265U,       // CMEQv2i64</a>
<a name="2578"><span class="lineNum">    2578 </span>            :     2U, // CMEQv2i64rz</a>
<a name="2579"><span class="lineNum">    2579 </span>            :     1545U,      // CMEQv4i16</a>
<a name="2580"><span class="lineNum">    2580 </span>            :     2U, // CMEQv4i16rz</a>
<a name="2581"><span class="lineNum">    2581 </span>            :     521U,       // CMEQv4i32</a>
<a name="2582"><span class="lineNum">    2582 </span>            :     2U, // CMEQv4i32rz</a>
<a name="2583"><span class="lineNum">    2583 </span>            :     777U,       // CMEQv8i16</a>
<a name="2584"><span class="lineNum">    2584 </span>            :     2U, // CMEQv8i16rz</a>
<a name="2585"><span class="lineNum">    2585 </span>            :     1801U,      // CMEQv8i8</a>
<a name="2586"><span class="lineNum">    2586 </span>            :     2U, // CMEQv8i8rz</a>
<a name="2587"><span class="lineNum">    2587 </span>            :     1033U,      // CMGEv16i8</a>
<a name="2588"><span class="lineNum">    2588 </span>            :     2U, // CMGEv16i8rz</a>
<a name="2589"><span class="lineNum">    2589 </span>            :     1U, // CMGEv1i64</a>
<a name="2590"><span class="lineNum">    2590 </span>            :     2U, // CMGEv1i64rz</a>
<a name="2591"><span class="lineNum">    2591 </span>            :     1289U,      // CMGEv2i32</a>
<a name="2592"><span class="lineNum">    2592 </span>            :     2U, // CMGEv2i32rz</a>
<a name="2593"><span class="lineNum">    2593 </span>            :     265U,       // CMGEv2i64</a>
<a name="2594"><span class="lineNum">    2594 </span>            :     2U, // CMGEv2i64rz</a>
<a name="2595"><span class="lineNum">    2595 </span>            :     1545U,      // CMGEv4i16</a>
<a name="2596"><span class="lineNum">    2596 </span>            :     2U, // CMGEv4i16rz</a>
<a name="2597"><span class="lineNum">    2597 </span>            :     521U,       // CMGEv4i32</a>
<a name="2598"><span class="lineNum">    2598 </span>            :     2U, // CMGEv4i32rz</a>
<a name="2599"><span class="lineNum">    2599 </span>            :     777U,       // CMGEv8i16</a>
<a name="2600"><span class="lineNum">    2600 </span>            :     2U, // CMGEv8i16rz</a>
<a name="2601"><span class="lineNum">    2601 </span>            :     1801U,      // CMGEv8i8</a>
<a name="2602"><span class="lineNum">    2602 </span>            :     2U, // CMGEv8i8rz</a>
<a name="2603"><span class="lineNum">    2603 </span>            :     1033U,      // CMGTv16i8</a>
<a name="2604"><span class="lineNum">    2604 </span>            :     2U, // CMGTv16i8rz</a>
<a name="2605"><span class="lineNum">    2605 </span>            :     1U, // CMGTv1i64</a>
<a name="2606"><span class="lineNum">    2606 </span>            :     2U, // CMGTv1i64rz</a>
<a name="2607"><span class="lineNum">    2607 </span>            :     1289U,      // CMGTv2i32</a>
<a name="2608"><span class="lineNum">    2608 </span>            :     2U, // CMGTv2i32rz</a>
<a name="2609"><span class="lineNum">    2609 </span>            :     265U,       // CMGTv2i64</a>
<a name="2610"><span class="lineNum">    2610 </span>            :     2U, // CMGTv2i64rz</a>
<a name="2611"><span class="lineNum">    2611 </span>            :     1545U,      // CMGTv4i16</a>
<a name="2612"><span class="lineNum">    2612 </span>            :     2U, // CMGTv4i16rz</a>
<a name="2613"><span class="lineNum">    2613 </span>            :     521U,       // CMGTv4i32</a>
<a name="2614"><span class="lineNum">    2614 </span>            :     2U, // CMGTv4i32rz</a>
<a name="2615"><span class="lineNum">    2615 </span>            :     777U,       // CMGTv8i16</a>
<a name="2616"><span class="lineNum">    2616 </span>            :     2U, // CMGTv8i16rz</a>
<a name="2617"><span class="lineNum">    2617 </span>            :     1801U,      // CMGTv8i8</a>
<a name="2618"><span class="lineNum">    2618 </span>            :     2U, // CMGTv8i8rz</a>
<a name="2619"><span class="lineNum">    2619 </span>            :     1033U,      // CMHIv16i8</a>
<a name="2620"><span class="lineNum">    2620 </span>            :     1U, // CMHIv1i64</a>
<a name="2621"><span class="lineNum">    2621 </span>            :     1289U,      // CMHIv2i32</a>
<a name="2622"><span class="lineNum">    2622 </span>            :     265U,       // CMHIv2i64</a>
<a name="2623"><span class="lineNum">    2623 </span>            :     1545U,      // CMHIv4i16</a>
<a name="2624"><span class="lineNum">    2624 </span>            :     521U,       // CMHIv4i32</a>
<a name="2625"><span class="lineNum">    2625 </span>            :     777U,       // CMHIv8i16</a>
<a name="2626"><span class="lineNum">    2626 </span>            :     1801U,      // CMHIv8i8</a>
<a name="2627"><span class="lineNum">    2627 </span>            :     1033U,      // CMHSv16i8</a>
<a name="2628"><span class="lineNum">    2628 </span>            :     1U, // CMHSv1i64</a>
<a name="2629"><span class="lineNum">    2629 </span>            :     1289U,      // CMHSv2i32</a>
<a name="2630"><span class="lineNum">    2630 </span>            :     265U,       // CMHSv2i64</a>
<a name="2631"><span class="lineNum">    2631 </span>            :     1545U,      // CMHSv4i16</a>
<a name="2632"><span class="lineNum">    2632 </span>            :     521U,       // CMHSv4i32</a>
<a name="2633"><span class="lineNum">    2633 </span>            :     777U,       // CMHSv8i16</a>
<a name="2634"><span class="lineNum">    2634 </span>            :     1801U,      // CMHSv8i8</a>
<a name="2635"><span class="lineNum">    2635 </span>            :     2U, // CMLEv16i8rz</a>
<a name="2636"><span class="lineNum">    2636 </span>            :     2U, // CMLEv1i64rz</a>
<a name="2637"><span class="lineNum">    2637 </span>            :     2U, // CMLEv2i32rz</a>
<a name="2638"><span class="lineNum">    2638 </span>            :     2U, // CMLEv2i64rz</a>
<a name="2639"><span class="lineNum">    2639 </span>            :     2U, // CMLEv4i16rz</a>
<a name="2640"><span class="lineNum">    2640 </span>            :     2U, // CMLEv4i32rz</a>
<a name="2641"><span class="lineNum">    2641 </span>            :     2U, // CMLEv8i16rz</a>
<a name="2642"><span class="lineNum">    2642 </span>            :     2U, // CMLEv8i8rz</a>
<a name="2643"><span class="lineNum">    2643 </span>            :     2U, // CMLTv16i8rz</a>
<a name="2644"><span class="lineNum">    2644 </span>            :     2U, // CMLTv1i64rz</a>
<a name="2645"><span class="lineNum">    2645 </span>            :     2U, // CMLTv2i32rz</a>
<a name="2646"><span class="lineNum">    2646 </span>            :     2U, // CMLTv2i64rz</a>
<a name="2647"><span class="lineNum">    2647 </span>            :     2U, // CMLTv4i16rz</a>
<a name="2648"><span class="lineNum">    2648 </span>            :     2U, // CMLTv4i32rz</a>
<a name="2649"><span class="lineNum">    2649 </span>            :     2U, // CMLTv8i16rz</a>
<a name="2650"><span class="lineNum">    2650 </span>            :     2U, // CMLTv8i8rz</a>
<a name="2651"><span class="lineNum">    2651 </span>            :     1033U,      // CMTSTv16i8</a>
<a name="2652"><span class="lineNum">    2652 </span>            :     1U, // CMTSTv1i64</a>
<a name="2653"><span class="lineNum">    2653 </span>            :     1289U,      // CMTSTv2i32</a>
<a name="2654"><span class="lineNum">    2654 </span>            :     265U,       // CMTSTv2i64</a>
<a name="2655"><span class="lineNum">    2655 </span>            :     1545U,      // CMTSTv4i16</a>
<a name="2656"><span class="lineNum">    2656 </span>            :     521U,       // CMTSTv4i32</a>
<a name="2657"><span class="lineNum">    2657 </span>            :     777U,       // CMTSTv8i16</a>
<a name="2658"><span class="lineNum">    2658 </span>            :     1801U,      // CMTSTv8i8</a>
<a name="2659"><span class="lineNum">    2659 </span>            :     0U, // CNTv16i8</a>
<a name="2660"><span class="lineNum">    2660 </span>            :     0U, // CNTv8i8</a>
<a name="2661"><span class="lineNum">    2661 </span>            :     75U,        // CPYi16</a>
<a name="2662"><span class="lineNum">    2662 </span>            :     75U,        // CPYi32</a>
<a name="2663"><span class="lineNum">    2663 </span>            :     75U,        // CPYi64</a>
<a name="2664"><span class="lineNum">    2664 </span>            :     75U,        // CPYi8</a>
<a name="2665"><span class="lineNum">    2665 </span>            :     1U, // CRC32Brr</a>
<a name="2666"><span class="lineNum">    2666 </span>            :     1U, // CRC32CBrr</a>
<a name="2667"><span class="lineNum">    2667 </span>            :     1U, // CRC32CHrr</a>
<a name="2668"><span class="lineNum">    2668 </span>            :     1U, // CRC32CWrr</a>
<a name="2669"><span class="lineNum">    2669 </span>            :     1U, // CRC32CXrr</a>
<a name="2670"><span class="lineNum">    2670 </span>            :     1U, // CRC32Hrr</a>
<a name="2671"><span class="lineNum">    2671 </span>            :     1U, // CRC32Wrr</a>
<a name="2672"><span class="lineNum">    2672 </span>            :     1U, // CRC32Xrr</a>
<a name="2673"><span class="lineNum">    2673 </span>            :     10497U,     // CSELWr</a>
<a name="2674"><span class="lineNum">    2674 </span>            :     10497U,     // CSELXr</a>
<a name="2675"><span class="lineNum">    2675 </span>            :     10497U,     // CSINCWr</a>
<a name="2676"><span class="lineNum">    2676 </span>            :     10497U,     // CSINCXr</a>
<a name="2677"><span class="lineNum">    2677 </span>            :     10497U,     // CSINVWr</a>
<a name="2678"><span class="lineNum">    2678 </span>            :     10497U,     // CSINVXr</a>
<a name="2679"><span class="lineNum">    2679 </span>            :     10497U,     // CSNEGWr</a>
<a name="2680"><span class="lineNum">    2680 </span>            :     10497U,     // CSNEGXr</a>
<a name="2681"><span class="lineNum">    2681 </span>            :     0U, // DCPS1</a>
<a name="2682"><span class="lineNum">    2682 </span>            :     0U, // DCPS2</a>
<a name="2683"><span class="lineNum">    2683 </span>            :     0U, // DCPS3</a>
<a name="2684"><span class="lineNum">    2684 </span>            :     0U, // DMB</a>
<a name="2685"><span class="lineNum">    2685 </span>            :     0U, // DRPS</a>
<a name="2686"><span class="lineNum">    2686 </span>            :     0U, // DSB</a>
<a name="2687"><span class="lineNum">    2687 </span>            :     0U, // DUPv16i8gpr</a>
<a name="2688"><span class="lineNum">    2688 </span>            :     75U,        // DUPv16i8lane</a>
<a name="2689"><span class="lineNum">    2689 </span>            :     0U, // DUPv2i32gpr</a>
<a name="2690"><span class="lineNum">    2690 </span>            :     75U,        // DUPv2i32lane</a>
<a name="2691"><span class="lineNum">    2691 </span>            :     0U, // DUPv2i64gpr</a>
<a name="2692"><span class="lineNum">    2692 </span>            :     75U,        // DUPv2i64lane</a>
<a name="2693"><span class="lineNum">    2693 </span>            :     0U, // DUPv4i16gpr</a>
<a name="2694"><span class="lineNum">    2694 </span>            :     75U,        // DUPv4i16lane</a>
<a name="2695"><span class="lineNum">    2695 </span>            :     0U, // DUPv4i32gpr</a>
<a name="2696"><span class="lineNum">    2696 </span>            :     75U,        // DUPv4i32lane</a>
<a name="2697"><span class="lineNum">    2697 </span>            :     0U, // DUPv8i16gpr</a>
<a name="2698"><span class="lineNum">    2698 </span>            :     75U,        // DUPv8i16lane</a>
<a name="2699"><span class="lineNum">    2699 </span>            :     0U, // DUPv8i8gpr</a>
<a name="2700"><span class="lineNum">    2700 </span>            :     75U,        // DUPv8i8lane</a>
<a name="2701"><span class="lineNum">    2701 </span>            :     0U, // EONWrr</a>
<a name="2702"><span class="lineNum">    2702 </span>            :     33U,        // EONWrs</a>
<a name="2703"><span class="lineNum">    2703 </span>            :     0U, // EONXrr</a>
<a name="2704"><span class="lineNum">    2704 </span>            :     33U,        // EONXrs</a>
<a name="2705"><span class="lineNum">    2705 </span>            :     49U,        // EORWri</a>
<a name="2706"><span class="lineNum">    2706 </span>            :     0U, // EORWrr</a>
<a name="2707"><span class="lineNum">    2707 </span>            :     33U,        // EORWrs</a>
<a name="2708"><span class="lineNum">    2708 </span>            :     57U,        // EORXri</a>
<a name="2709"><span class="lineNum">    2709 </span>            :     0U, // EORXrr</a>
<a name="2710"><span class="lineNum">    2710 </span>            :     33U,        // EORXrs</a>
<a name="2711"><span class="lineNum">    2711 </span>            :     1033U,      // EORv16i8</a>
<a name="2712"><span class="lineNum">    2712 </span>            :     1801U,      // EORv8i8</a>
<a name="2713"><span class="lineNum">    2713 </span>            :     0U, // ERET</a>
<a name="2714"><span class="lineNum">    2714 </span>            :     18689U,     // EXTRWrri</a>
<a name="2715"><span class="lineNum">    2715 </span>            :     18689U,     // EXTRXrri</a>
<a name="2716"><span class="lineNum">    2716 </span>            :     2569U,      // EXTv16i8</a>
<a name="2717"><span class="lineNum">    2717 </span>            :     2825U,      // EXTv8i8</a>
<a name="2718"><span class="lineNum">    2718 </span>            :     0U, // F128CSEL</a>
<a name="2719"><span class="lineNum">    2719 </span>            :     1U, // FABD32</a>
<a name="2720"><span class="lineNum">    2720 </span>            :     1U, // FABD64</a>
<a name="2721"><span class="lineNum">    2721 </span>            :     1289U,      // FABDv2f32</a>
<a name="2722"><span class="lineNum">    2722 </span>            :     265U,       // FABDv2f64</a>
<a name="2723"><span class="lineNum">    2723 </span>            :     521U,       // FABDv4f32</a>
<a name="2724"><span class="lineNum">    2724 </span>            :     0U, // FABSDr</a>
<a name="2725"><span class="lineNum">    2725 </span>            :     0U, // FABSSr</a>
<a name="2726"><span class="lineNum">    2726 </span>            :     0U, // FABSv2f32</a>
<a name="2727"><span class="lineNum">    2727 </span>            :     0U, // FABSv2f64</a>
<a name="2728"><span class="lineNum">    2728 </span>            :     0U, // FABSv4f32</a>
<a name="2729"><span class="lineNum">    2729 </span>            :     1U, // FACGE32</a>
<a name="2730"><span class="lineNum">    2730 </span>            :     1U, // FACGE64</a>
<a name="2731"><span class="lineNum">    2731 </span>            :     1289U,      // FACGEv2f32</a>
<a name="2732"><span class="lineNum">    2732 </span>            :     265U,       // FACGEv2f64</a>
<a name="2733"><span class="lineNum">    2733 </span>            :     521U,       // FACGEv4f32</a>
<a name="2734"><span class="lineNum">    2734 </span>            :     1U, // FACGT32</a>
<a name="2735"><span class="lineNum">    2735 </span>            :     1U, // FACGT64</a>
<a name="2736"><span class="lineNum">    2736 </span>            :     1289U,      // FACGTv2f32</a>
<a name="2737"><span class="lineNum">    2737 </span>            :     265U,       // FACGTv2f64</a>
<a name="2738"><span class="lineNum">    2738 </span>            :     521U,       // FACGTv4f32</a>
<a name="2739"><span class="lineNum">    2739 </span>            :     1U, // FADDDrr</a>
<a name="2740"><span class="lineNum">    2740 </span>            :     1289U,      // FADDPv2f32</a>
<a name="2741"><span class="lineNum">    2741 </span>            :     265U,       // FADDPv2f64</a>
<a name="2742"><span class="lineNum">    2742 </span>            :     0U, // FADDPv2i32p</a>
<a name="2743"><span class="lineNum">    2743 </span>            :     0U, // FADDPv2i64p</a>
<a name="2744"><span class="lineNum">    2744 </span>            :     521U,       // FADDPv4f32</a>
<a name="2745"><span class="lineNum">    2745 </span>            :     1U, // FADDSrr</a>
<a name="2746"><span class="lineNum">    2746 </span>            :     1289U,      // FADDv2f32</a>
<a name="2747"><span class="lineNum">    2747 </span>            :     265U,       // FADDv2f64</a>
<a name="2748"><span class="lineNum">    2748 </span>            :     521U,       // FADDv4f32</a>
<a name="2749"><span class="lineNum">    2749 </span>            :     10497U,     // FCCMPDrr</a>
<a name="2750"><span class="lineNum">    2750 </span>            :     10497U,     // FCCMPEDrr</a>
<a name="2751"><span class="lineNum">    2751 </span>            :     10497U,     // FCCMPESrr</a>
<a name="2752"><span class="lineNum">    2752 </span>            :     10497U,     // FCCMPSrr</a>
<a name="2753"><span class="lineNum">    2753 </span>            :     1U, // FCMEQ32</a>
<a name="2754"><span class="lineNum">    2754 </span>            :     1U, // FCMEQ64</a>
<a name="2755"><span class="lineNum">    2755 </span>            :     3U, // FCMEQv1i32rz</a>
<a name="2756"><span class="lineNum">    2756 </span>            :     3U, // FCMEQv1i64rz</a>
<a name="2757"><span class="lineNum">    2757 </span>            :     1289U,      // FCMEQv2f32</a>
<a name="2758"><span class="lineNum">    2758 </span>            :     265U,       // FCMEQv2f64</a>
<a name="2759"><span class="lineNum">    2759 </span>            :     3U, // FCMEQv2i32rz</a>
<a name="2760"><span class="lineNum">    2760 </span>            :     3U, // FCMEQv2i64rz</a>
<a name="2761"><span class="lineNum">    2761 </span>            :     521U,       // FCMEQv4f32</a>
<a name="2762"><span class="lineNum">    2762 </span>            :     3U, // FCMEQv4i32rz</a>
<a name="2763"><span class="lineNum">    2763 </span>            :     1U, // FCMGE32</a>
<a name="2764"><span class="lineNum">    2764 </span>            :     1U, // FCMGE64</a>
<a name="2765"><span class="lineNum">    2765 </span>            :     3U, // FCMGEv1i32rz</a>
<a name="2766"><span class="lineNum">    2766 </span>            :     3U, // FCMGEv1i64rz</a>
<a name="2767"><span class="lineNum">    2767 </span>            :     1289U,      // FCMGEv2f32</a>
<a name="2768"><span class="lineNum">    2768 </span>            :     265U,       // FCMGEv2f64</a>
<a name="2769"><span class="lineNum">    2769 </span>            :     3U, // FCMGEv2i32rz</a>
<a name="2770"><span class="lineNum">    2770 </span>            :     3U, // FCMGEv2i64rz</a>
<a name="2771"><span class="lineNum">    2771 </span>            :     521U,       // FCMGEv4f32</a>
<a name="2772"><span class="lineNum">    2772 </span>            :     3U, // FCMGEv4i32rz</a>
<a name="2773"><span class="lineNum">    2773 </span>            :     1U, // FCMGT32</a>
<a name="2774"><span class="lineNum">    2774 </span>            :     1U, // FCMGT64</a>
<a name="2775"><span class="lineNum">    2775 </span>            :     3U, // FCMGTv1i32rz</a>
<a name="2776"><span class="lineNum">    2776 </span>            :     3U, // FCMGTv1i64rz</a>
<a name="2777"><span class="lineNum">    2777 </span>            :     1289U,      // FCMGTv2f32</a>
<a name="2778"><span class="lineNum">    2778 </span>            :     265U,       // FCMGTv2f64</a>
<a name="2779"><span class="lineNum">    2779 </span>            :     3U, // FCMGTv2i32rz</a>
<a name="2780"><span class="lineNum">    2780 </span>            :     3U, // FCMGTv2i64rz</a>
<a name="2781"><span class="lineNum">    2781 </span>            :     521U,       // FCMGTv4f32</a>
<a name="2782"><span class="lineNum">    2782 </span>            :     3U, // FCMGTv4i32rz</a>
<a name="2783"><span class="lineNum">    2783 </span>            :     3U, // FCMLEv1i32rz</a>
<a name="2784"><span class="lineNum">    2784 </span>            :     3U, // FCMLEv1i64rz</a>
<a name="2785"><span class="lineNum">    2785 </span>            :     3U, // FCMLEv2i32rz</a>
<a name="2786"><span class="lineNum">    2786 </span>            :     3U, // FCMLEv2i64rz</a>
<a name="2787"><span class="lineNum">    2787 </span>            :     3U, // FCMLEv4i32rz</a>
<a name="2788"><span class="lineNum">    2788 </span>            :     3U, // FCMLTv1i32rz</a>
<a name="2789"><span class="lineNum">    2789 </span>            :     3U, // FCMLTv1i64rz</a>
<a name="2790"><span class="lineNum">    2790 </span>            :     3U, // FCMLTv2i32rz</a>
<a name="2791"><span class="lineNum">    2791 </span>            :     3U, // FCMLTv2i64rz</a>
<a name="2792"><span class="lineNum">    2792 </span>            :     3U, // FCMLTv4i32rz</a>
<a name="2793"><span class="lineNum">    2793 </span>            :     0U, // FCMPDri</a>
<a name="2794"><span class="lineNum">    2794 </span>            :     0U, // FCMPDrr</a>
<a name="2795"><span class="lineNum">    2795 </span>            :     0U, // FCMPEDri</a>
<a name="2796"><span class="lineNum">    2796 </span>            :     0U, // FCMPEDrr</a>
<a name="2797"><span class="lineNum">    2797 </span>            :     0U, // FCMPESri</a>
<a name="2798"><span class="lineNum">    2798 </span>            :     0U, // FCMPESrr</a>
<a name="2799"><span class="lineNum">    2799 </span>            :     0U, // FCMPSri</a>
<a name="2800"><span class="lineNum">    2800 </span>            :     0U, // FCMPSrr</a>
<a name="2801"><span class="lineNum">    2801 </span>            :     10497U,     // FCSELDrrr</a>
<a name="2802"><span class="lineNum">    2802 </span>            :     10497U,     // FCSELSrrr</a>
<a name="2803"><span class="lineNum">    2803 </span>            :     0U, // FCVTASUWDr</a>
<a name="2804"><span class="lineNum">    2804 </span>            :     0U, // FCVTASUWSr</a>
<a name="2805"><span class="lineNum">    2805 </span>            :     0U, // FCVTASUXDr</a>
<a name="2806"><span class="lineNum">    2806 </span>            :     0U, // FCVTASUXSr</a>
<a name="2807"><span class="lineNum">    2807 </span>            :     0U, // FCVTASv1i32</a>
<a name="2808"><span class="lineNum">    2808 </span>            :     0U, // FCVTASv1i64</a>
<a name="2809"><span class="lineNum">    2809 </span>            :     0U, // FCVTASv2f32</a>
<a name="2810"><span class="lineNum">    2810 </span>            :     0U, // FCVTASv2f64</a>
<a name="2811"><span class="lineNum">    2811 </span>            :     0U, // FCVTASv4f32</a>
<a name="2812"><span class="lineNum">    2812 </span>            :     0U, // FCVTAUUWDr</a>
<a name="2813"><span class="lineNum">    2813 </span>            :     0U, // FCVTAUUWSr</a>
<a name="2814"><span class="lineNum">    2814 </span>            :     0U, // FCVTAUUXDr</a>
<a name="2815"><span class="lineNum">    2815 </span>            :     0U, // FCVTAUUXSr</a>
<a name="2816"><span class="lineNum">    2816 </span>            :     0U, // FCVTAUv1i32</a>
<a name="2817"><span class="lineNum">    2817 </span>            :     0U, // FCVTAUv1i64</a>
<a name="2818"><span class="lineNum">    2818 </span>            :     0U, // FCVTAUv2f32</a>
<a name="2819"><span class="lineNum">    2819 </span>            :     0U, // FCVTAUv2f64</a>
<a name="2820"><span class="lineNum">    2820 </span>            :     0U, // FCVTAUv4f32</a>
<a name="2821"><span class="lineNum">    2821 </span>            :     0U, // FCVTDHr</a>
<a name="2822"><span class="lineNum">    2822 </span>            :     0U, // FCVTDSr</a>
<a name="2823"><span class="lineNum">    2823 </span>            :     0U, // FCVTHDr</a>
<a name="2824"><span class="lineNum">    2824 </span>            :     0U, // FCVTHSr</a>
<a name="2825"><span class="lineNum">    2825 </span>            :     0U, // FCVTLv2i32</a>
<a name="2826"><span class="lineNum">    2826 </span>            :     0U, // FCVTLv4i16</a>
<a name="2827"><span class="lineNum">    2827 </span>            :     0U, // FCVTLv4i32</a>
<a name="2828"><span class="lineNum">    2828 </span>            :     0U, // FCVTLv8i16</a>
<a name="2829"><span class="lineNum">    2829 </span>            :     0U, // FCVTMSUWDr</a>
<a name="2830"><span class="lineNum">    2830 </span>            :     0U, // FCVTMSUWSr</a>
<a name="2831"><span class="lineNum">    2831 </span>            :     0U, // FCVTMSUXDr</a>
<a name="2832"><span class="lineNum">    2832 </span>            :     0U, // FCVTMSUXSr</a>
<a name="2833"><span class="lineNum">    2833 </span>            :     0U, // FCVTMSv1i32</a>
<a name="2834"><span class="lineNum">    2834 </span>            :     0U, // FCVTMSv1i64</a>
<a name="2835"><span class="lineNum">    2835 </span>            :     0U, // FCVTMSv2f32</a>
<a name="2836"><span class="lineNum">    2836 </span>            :     0U, // FCVTMSv2f64</a>
<a name="2837"><span class="lineNum">    2837 </span>            :     0U, // FCVTMSv4f32</a>
<a name="2838"><span class="lineNum">    2838 </span>            :     0U, // FCVTMUUWDr</a>
<a name="2839"><span class="lineNum">    2839 </span>            :     0U, // FCVTMUUWSr</a>
<a name="2840"><span class="lineNum">    2840 </span>            :     0U, // FCVTMUUXDr</a>
<a name="2841"><span class="lineNum">    2841 </span>            :     0U, // FCVTMUUXSr</a>
<a name="2842"><span class="lineNum">    2842 </span>            :     0U, // FCVTMUv1i32</a>
<a name="2843"><span class="lineNum">    2843 </span>            :     0U, // FCVTMUv1i64</a>
<a name="2844"><span class="lineNum">    2844 </span>            :     0U, // FCVTMUv2f32</a>
<a name="2845"><span class="lineNum">    2845 </span>            :     0U, // FCVTMUv2f64</a>
<a name="2846"><span class="lineNum">    2846 </span>            :     0U, // FCVTMUv4f32</a>
<a name="2847"><span class="lineNum">    2847 </span>            :     0U, // FCVTNSUWDr</a>
<a name="2848"><span class="lineNum">    2848 </span>            :     0U, // FCVTNSUWSr</a>
<a name="2849"><span class="lineNum">    2849 </span>            :     0U, // FCVTNSUXDr</a>
<a name="2850"><span class="lineNum">    2850 </span>            :     0U, // FCVTNSUXSr</a>
<a name="2851"><span class="lineNum">    2851 </span>            :     0U, // FCVTNSv1i32</a>
<a name="2852"><span class="lineNum">    2852 </span>            :     0U, // FCVTNSv1i64</a>
<a name="2853"><span class="lineNum">    2853 </span>            :     0U, // FCVTNSv2f32</a>
<a name="2854"><span class="lineNum">    2854 </span>            :     0U, // FCVTNSv2f64</a>
<a name="2855"><span class="lineNum">    2855 </span>            :     0U, // FCVTNSv4f32</a>
<a name="2856"><span class="lineNum">    2856 </span>            :     0U, // FCVTNUUWDr</a>
<a name="2857"><span class="lineNum">    2857 </span>            :     0U, // FCVTNUUWSr</a>
<a name="2858"><span class="lineNum">    2858 </span>            :     0U, // FCVTNUUXDr</a>
<a name="2859"><span class="lineNum">    2859 </span>            :     0U, // FCVTNUUXSr</a>
<a name="2860"><span class="lineNum">    2860 </span>            :     0U, // FCVTNUv1i32</a>
<a name="2861"><span class="lineNum">    2861 </span>            :     0U, // FCVTNUv1i64</a>
<a name="2862"><span class="lineNum">    2862 </span>            :     0U, // FCVTNUv2f32</a>
<a name="2863"><span class="lineNum">    2863 </span>            :     0U, // FCVTNUv2f64</a>
<a name="2864"><span class="lineNum">    2864 </span>            :     0U, // FCVTNUv4f32</a>
<a name="2865"><span class="lineNum">    2865 </span>            :     0U, // FCVTNv2i32</a>
<a name="2866"><span class="lineNum">    2866 </span>            :     0U, // FCVTNv4i16</a>
<a name="2867"><span class="lineNum">    2867 </span>            :     0U, // FCVTNv4i32</a>
<a name="2868"><span class="lineNum">    2868 </span>            :     0U, // FCVTNv8i16</a>
<a name="2869"><span class="lineNum">    2869 </span>            :     0U, // FCVTPSUWDr</a>
<a name="2870"><span class="lineNum">    2870 </span>            :     0U, // FCVTPSUWSr</a>
<a name="2871"><span class="lineNum">    2871 </span>            :     0U, // FCVTPSUXDr</a>
<a name="2872"><span class="lineNum">    2872 </span>            :     0U, // FCVTPSUXSr</a>
<a name="2873"><span class="lineNum">    2873 </span>            :     0U, // FCVTPSv1i32</a>
<a name="2874"><span class="lineNum">    2874 </span>            :     0U, // FCVTPSv1i64</a>
<a name="2875"><span class="lineNum">    2875 </span>            :     0U, // FCVTPSv2f32</a>
<a name="2876"><span class="lineNum">    2876 </span>            :     0U, // FCVTPSv2f64</a>
<a name="2877"><span class="lineNum">    2877 </span>            :     0U, // FCVTPSv4f32</a>
<a name="2878"><span class="lineNum">    2878 </span>            :     0U, // FCVTPUUWDr</a>
<a name="2879"><span class="lineNum">    2879 </span>            :     0U, // FCVTPUUWSr</a>
<a name="2880"><span class="lineNum">    2880 </span>            :     0U, // FCVTPUUXDr</a>
<a name="2881"><span class="lineNum">    2881 </span>            :     0U, // FCVTPUUXSr</a>
<a name="2882"><span class="lineNum">    2882 </span>            :     0U, // FCVTPUv1i32</a>
<a name="2883"><span class="lineNum">    2883 </span>            :     0U, // FCVTPUv1i64</a>
<a name="2884"><span class="lineNum">    2884 </span>            :     0U, // FCVTPUv2f32</a>
<a name="2885"><span class="lineNum">    2885 </span>            :     0U, // FCVTPUv2f64</a>
<a name="2886"><span class="lineNum">    2886 </span>            :     0U, // FCVTPUv4f32</a>
<a name="2887"><span class="lineNum">    2887 </span>            :     0U, // FCVTSDr</a>
<a name="2888"><span class="lineNum">    2888 </span>            :     0U, // FCVTSHr</a>
<a name="2889"><span class="lineNum">    2889 </span>            :     0U, // FCVTXNv1i64</a>
<a name="2890"><span class="lineNum">    2890 </span>            :     0U, // FCVTXNv2f32</a>
<a name="2891"><span class="lineNum">    2891 </span>            :     0U, // FCVTXNv4f32</a>
<a name="2892"><span class="lineNum">    2892 </span>            :     1U, // FCVTZSSWDri</a>
<a name="2893"><span class="lineNum">    2893 </span>            :     1U, // FCVTZSSWSri</a>
<a name="2894"><span class="lineNum">    2894 </span>            :     1U, // FCVTZSSXDri</a>
<a name="2895"><span class="lineNum">    2895 </span>            :     1U, // FCVTZSSXSri</a>
<a name="2896"><span class="lineNum">    2896 </span>            :     0U, // FCVTZSUWDr</a>
<a name="2897"><span class="lineNum">    2897 </span>            :     0U, // FCVTZSUWSr</a>
<a name="2898"><span class="lineNum">    2898 </span>            :     0U, // FCVTZSUXDr</a>
<a name="2899"><span class="lineNum">    2899 </span>            :     0U, // FCVTZSUXSr</a>
<a name="2900"><span class="lineNum">    2900 </span>            :     1U, // FCVTZS_IntSWDri</a>
<a name="2901"><span class="lineNum">    2901 </span>            :     1U, // FCVTZS_IntSWSri</a>
<a name="2902"><span class="lineNum">    2902 </span>            :     1U, // FCVTZS_IntSXDri</a>
<a name="2903"><span class="lineNum">    2903 </span>            :     1U, // FCVTZS_IntSXSri</a>
<a name="2904"><span class="lineNum">    2904 </span>            :     0U, // FCVTZS_IntUWDr</a>
<a name="2905"><span class="lineNum">    2905 </span>            :     0U, // FCVTZS_IntUWSr</a>
<a name="2906"><span class="lineNum">    2906 </span>            :     0U, // FCVTZS_IntUXDr</a>
<a name="2907"><span class="lineNum">    2907 </span>            :     0U, // FCVTZS_IntUXSr</a>
<a name="2908"><span class="lineNum">    2908 </span>            :     0U, // FCVTZS_Intv2f32</a>
<a name="2909"><span class="lineNum">    2909 </span>            :     0U, // FCVTZS_Intv2f64</a>
<a name="2910"><span class="lineNum">    2910 </span>            :     0U, // FCVTZS_Intv4f32</a>
<a name="2911"><span class="lineNum">    2911 </span>            :     1U, // FCVTZSd</a>
<a name="2912"><span class="lineNum">    2912 </span>            :     1U, // FCVTZSs</a>
<a name="2913"><span class="lineNum">    2913 </span>            :     0U, // FCVTZSv1i32</a>
<a name="2914"><span class="lineNum">    2914 </span>            :     0U, // FCVTZSv1i64</a>
<a name="2915"><span class="lineNum">    2915 </span>            :     0U, // FCVTZSv2f32</a>
<a name="2916"><span class="lineNum">    2916 </span>            :     0U, // FCVTZSv2f64</a>
<a name="2917"><span class="lineNum">    2917 </span>            :     1U, // FCVTZSv2i32_shift</a>
<a name="2918"><span class="lineNum">    2918 </span>            :     1U, // FCVTZSv2i64_shift</a>
<a name="2919"><span class="lineNum">    2919 </span>            :     0U, // FCVTZSv4f32</a>
<a name="2920"><span class="lineNum">    2920 </span>            :     1U, // FCVTZSv4i32_shift</a>
<a name="2921"><span class="lineNum">    2921 </span>            :     1U, // FCVTZUSWDri</a>
<a name="2922"><span class="lineNum">    2922 </span>            :     1U, // FCVTZUSWSri</a>
<a name="2923"><span class="lineNum">    2923 </span>            :     1U, // FCVTZUSXDri</a>
<a name="2924"><span class="lineNum">    2924 </span>            :     1U, // FCVTZUSXSri</a>
<a name="2925"><span class="lineNum">    2925 </span>            :     0U, // FCVTZUUWDr</a>
<a name="2926"><span class="lineNum">    2926 </span>            :     0U, // FCVTZUUWSr</a>
<a name="2927"><span class="lineNum">    2927 </span>            :     0U, // FCVTZUUXDr</a>
<a name="2928"><span class="lineNum">    2928 </span>            :     0U, // FCVTZUUXSr</a>
<a name="2929"><span class="lineNum">    2929 </span>            :     1U, // FCVTZU_IntSWDri</a>
<a name="2930"><span class="lineNum">    2930 </span>            :     1U, // FCVTZU_IntSWSri</a>
<a name="2931"><span class="lineNum">    2931 </span>            :     1U, // FCVTZU_IntSXDri</a>
<a name="2932"><span class="lineNum">    2932 </span>            :     1U, // FCVTZU_IntSXSri</a>
<a name="2933"><span class="lineNum">    2933 </span>            :     0U, // FCVTZU_IntUWDr</a>
<a name="2934"><span class="lineNum">    2934 </span>            :     0U, // FCVTZU_IntUWSr</a>
<a name="2935"><span class="lineNum">    2935 </span>            :     0U, // FCVTZU_IntUXDr</a>
<a name="2936"><span class="lineNum">    2936 </span>            :     0U, // FCVTZU_IntUXSr</a>
<a name="2937"><span class="lineNum">    2937 </span>            :     0U, // FCVTZU_Intv2f32</a>
<a name="2938"><span class="lineNum">    2938 </span>            :     0U, // FCVTZU_Intv2f64</a>
<a name="2939"><span class="lineNum">    2939 </span>            :     0U, // FCVTZU_Intv4f32</a>
<a name="2940"><span class="lineNum">    2940 </span>            :     1U, // FCVTZUd</a>
<a name="2941"><span class="lineNum">    2941 </span>            :     1U, // FCVTZUs</a>
<a name="2942"><span class="lineNum">    2942 </span>            :     0U, // FCVTZUv1i32</a>
<a name="2943"><span class="lineNum">    2943 </span>            :     0U, // FCVTZUv1i64</a>
<a name="2944"><span class="lineNum">    2944 </span>            :     0U, // FCVTZUv2f32</a>
<a name="2945"><span class="lineNum">    2945 </span>            :     0U, // FCVTZUv2f64</a>
<a name="2946"><span class="lineNum">    2946 </span>            :     1U, // FCVTZUv2i32_shift</a>
<a name="2947"><span class="lineNum">    2947 </span>            :     1U, // FCVTZUv2i64_shift</a>
<a name="2948"><span class="lineNum">    2948 </span>            :     0U, // FCVTZUv4f32</a>
<a name="2949"><span class="lineNum">    2949 </span>            :     1U, // FCVTZUv4i32_shift</a>
<a name="2950"><span class="lineNum">    2950 </span>            :     1U, // FDIVDrr</a>
<a name="2951"><span class="lineNum">    2951 </span>            :     1U, // FDIVSrr</a>
<a name="2952"><span class="lineNum">    2952 </span>            :     1289U,      // FDIVv2f32</a>
<a name="2953"><span class="lineNum">    2953 </span>            :     265U,       // FDIVv2f64</a>
<a name="2954"><span class="lineNum">    2954 </span>            :     521U,       // FDIVv4f32</a>
<a name="2955"><span class="lineNum">    2955 </span>            :     18689U,     // FMADDDrrr</a>
<a name="2956"><span class="lineNum">    2956 </span>            :     18689U,     // FMADDSrrr</a>
<a name="2957"><span class="lineNum">    2957 </span>            :     1U, // FMAXDrr</a>
<a name="2958"><span class="lineNum">    2958 </span>            :     1U, // FMAXNMDrr</a>
<a name="2959"><span class="lineNum">    2959 </span>            :     1289U,      // FMAXNMPv2f32</a>
<a name="2960"><span class="lineNum">    2960 </span>            :     265U,       // FMAXNMPv2f64</a>
<a name="2961"><span class="lineNum">    2961 </span>            :     0U, // FMAXNMPv2i32p</a>
<a name="2962"><span class="lineNum">    2962 </span>            :     0U, // FMAXNMPv2i64p</a>
<a name="2963"><span class="lineNum">    2963 </span>            :     521U,       // FMAXNMPv4f32</a>
<a name="2964"><span class="lineNum">    2964 </span>            :     1U, // FMAXNMSrr</a>
<a name="2965"><span class="lineNum">    2965 </span>            :     0U, // FMAXNMVv4i32v</a>
<a name="2966"><span class="lineNum">    2966 </span>            :     1289U,      // FMAXNMv2f32</a>
<a name="2967"><span class="lineNum">    2967 </span>            :     265U,       // FMAXNMv2f64</a>
<a name="2968"><span class="lineNum">    2968 </span>            :     521U,       // FMAXNMv4f32</a>
<a name="2969"><span class="lineNum">    2969 </span>            :     1289U,      // FMAXPv2f32</a>
<a name="2970"><span class="lineNum">    2970 </span>            :     265U,       // FMAXPv2f64</a>
<a name="2971"><span class="lineNum">    2971 </span>            :     0U, // FMAXPv2i32p</a>
<a name="2972"><span class="lineNum">    2972 </span>            :     0U, // FMAXPv2i64p</a>
<a name="2973"><span class="lineNum">    2973 </span>            :     521U,       // FMAXPv4f32</a>
<a name="2974"><span class="lineNum">    2974 </span>            :     1U, // FMAXSrr</a>
<a name="2975"><span class="lineNum">    2975 </span>            :     0U, // FMAXVv4i32v</a>
<a name="2976"><span class="lineNum">    2976 </span>            :     1289U,      // FMAXv2f32</a>
<a name="2977"><span class="lineNum">    2977 </span>            :     265U,       // FMAXv2f64</a>
<a name="2978"><span class="lineNum">    2978 </span>            :     521U,       // FMAXv4f32</a>
<a name="2979"><span class="lineNum">    2979 </span>            :     1U, // FMINDrr</a>
<a name="2980"><span class="lineNum">    2980 </span>            :     1U, // FMINNMDrr</a>
<a name="2981"><span class="lineNum">    2981 </span>            :     1289U,      // FMINNMPv2f32</a>
<a name="2982"><span class="lineNum">    2982 </span>            :     265U,       // FMINNMPv2f64</a>
<a name="2983"><span class="lineNum">    2983 </span>            :     0U, // FMINNMPv2i32p</a>
<a name="2984"><span class="lineNum">    2984 </span>            :     0U, // FMINNMPv2i64p</a>
<a name="2985"><span class="lineNum">    2985 </span>            :     521U,       // FMINNMPv4f32</a>
<a name="2986"><span class="lineNum">    2986 </span>            :     1U, // FMINNMSrr</a>
<a name="2987"><span class="lineNum">    2987 </span>            :     0U, // FMINNMVv4i32v</a>
<a name="2988"><span class="lineNum">    2988 </span>            :     1289U,      // FMINNMv2f32</a>
<a name="2989"><span class="lineNum">    2989 </span>            :     265U,       // FMINNMv2f64</a>
<a name="2990"><span class="lineNum">    2990 </span>            :     521U,       // FMINNMv4f32</a>
<a name="2991"><span class="lineNum">    2991 </span>            :     1289U,      // FMINPv2f32</a>
<a name="2992"><span class="lineNum">    2992 </span>            :     265U,       // FMINPv2f64</a>
<a name="2993"><span class="lineNum">    2993 </span>            :     0U, // FMINPv2i32p</a>
<a name="2994"><span class="lineNum">    2994 </span>            :     0U, // FMINPv2i64p</a>
<a name="2995"><span class="lineNum">    2995 </span>            :     521U,       // FMINPv4f32</a>
<a name="2996"><span class="lineNum">    2996 </span>            :     1U, // FMINSrr</a>
<a name="2997"><span class="lineNum">    2997 </span>            :     0U, // FMINVv4i32v</a>
<a name="2998"><span class="lineNum">    2998 </span>            :     1289U,      // FMINv2f32</a>
<a name="2999"><span class="lineNum">    2999 </span>            :     265U,       // FMINv2f64</a>
<a name="3000"><span class="lineNum">    3000 </span>            :     521U,       // FMINv4f32</a>
<a name="3001"><span class="lineNum">    3001 </span>            :     27665U,     // FMLAv1i32_indexed</a>
<a name="3002"><span class="lineNum">    3002 </span>            :     27921U,     // FMLAv1i64_indexed</a>
<a name="3003"><span class="lineNum">    3003 </span>            :     1297U,      // FMLAv2f32</a>
<a name="3004"><span class="lineNum">    3004 </span>            :     273U,       // FMLAv2f64</a>
<a name="3005"><span class="lineNum">    3005 </span>            :     27665U,     // FMLAv2i32_indexed</a>
<a name="3006"><span class="lineNum">    3006 </span>            :     27921U,     // FMLAv2i64_indexed</a>
<a name="3007"><span class="lineNum">    3007 </span>            :     529U,       // FMLAv4f32</a>
<a name="3008"><span class="lineNum">    3008 </span>            :     27665U,     // FMLAv4i32_indexed</a>
<a name="3009"><span class="lineNum">    3009 </span>            :     27665U,     // FMLSv1i32_indexed</a>
<a name="3010"><span class="lineNum">    3010 </span>            :     27921U,     // FMLSv1i64_indexed</a>
<a name="3011"><span class="lineNum">    3011 </span>            :     1297U,      // FMLSv2f32</a>
<a name="3012"><span class="lineNum">    3012 </span>            :     273U,       // FMLSv2f64</a>
<a name="3013"><span class="lineNum">    3013 </span>            :     27665U,     // FMLSv2i32_indexed</a>
<a name="3014"><span class="lineNum">    3014 </span>            :     27921U,     // FMLSv2i64_indexed</a>
<a name="3015"><span class="lineNum">    3015 </span>            :     529U,       // FMLSv4f32</a>
<a name="3016"><span class="lineNum">    3016 </span>            :     27665U,     // FMLSv4i32_indexed</a>
<a name="3017"><span class="lineNum">    3017 </span>            :     75U,        // FMOVDXHighr</a>
<a name="3018"><span class="lineNum">    3018 </span>            :     0U, // FMOVDXr</a>
<a name="3019"><span class="lineNum">    3019 </span>            :     0U, // FMOVDi</a>
<a name="3020"><span class="lineNum">    3020 </span>            :     0U, // FMOVDr</a>
<a name="3021"><span class="lineNum">    3021 </span>            :     0U, // FMOVSWr</a>
<a name="3022"><span class="lineNum">    3022 </span>            :     0U, // FMOVSi</a>
<a name="3023"><span class="lineNum">    3023 </span>            :     0U, // FMOVSr</a>
<a name="3024"><span class="lineNum">    3024 </span>            :     0U, // FMOVWSr</a>
<a name="3025"><span class="lineNum">    3025 </span>            :     0U, // FMOVXDHighr</a>
<a name="3026"><span class="lineNum">    3026 </span>            :     0U, // FMOVXDr</a>
<a name="3027"><span class="lineNum">    3027 </span>            :     0U, // FMOVv2f32_ns</a>
<a name="3028"><span class="lineNum">    3028 </span>            :     0U, // FMOVv2f64_ns</a>
<a name="3029"><span class="lineNum">    3029 </span>            :     0U, // FMOVv4f32_ns</a>
<a name="3030"><span class="lineNum">    3030 </span>            :     18689U,     // FMSUBDrrr</a>
<a name="3031"><span class="lineNum">    3031 </span>            :     18689U,     // FMSUBSrrr</a>
<a name="3032"><span class="lineNum">    3032 </span>            :     1U, // FMULDrr</a>
<a name="3033"><span class="lineNum">    3033 </span>            :     1U, // FMULSrr</a>
<a name="3034"><span class="lineNum">    3034 </span>            :     1U, // FMULX32</a>
<a name="3035"><span class="lineNum">    3035 </span>            :     1U, // FMULX64</a>
<a name="3036"><span class="lineNum">    3036 </span>            :     35849U,     // FMULXv1i32_indexed</a>
<a name="3037"><span class="lineNum">    3037 </span>            :     36105U,     // FMULXv1i64_indexed</a>
<a name="3038"><span class="lineNum">    3038 </span>            :     1289U,      // FMULXv2f32</a>
<a name="3039"><span class="lineNum">    3039 </span>            :     265U,       // FMULXv2f64</a>
<a name="3040"><span class="lineNum">    3040 </span>            :     35849U,     // FMULXv2i32_indexed</a>
<a name="3041"><span class="lineNum">    3041 </span>            :     36105U,     // FMULXv2i64_indexed</a>
<a name="3042"><span class="lineNum">    3042 </span>            :     521U,       // FMULXv4f32</a>
<a name="3043"><span class="lineNum">    3043 </span>            :     35849U,     // FMULXv4i32_indexed</a>
<a name="3044"><span class="lineNum">    3044 </span>            :     35849U,     // FMULv1i32_indexed</a>
<a name="3045"><span class="lineNum">    3045 </span>            :     36105U,     // FMULv1i64_indexed</a>
<a name="3046"><span class="lineNum">    3046 </span>            :     1289U,      // FMULv2f32</a>
<a name="3047"><span class="lineNum">    3047 </span>            :     265U,       // FMULv2f64</a>
<a name="3048"><span class="lineNum">    3048 </span>            :     35849U,     // FMULv2i32_indexed</a>
<a name="3049"><span class="lineNum">    3049 </span>            :     36105U,     // FMULv2i64_indexed</a>
<a name="3050"><span class="lineNum">    3050 </span>            :     521U,       // FMULv4f32</a>
<a name="3051"><span class="lineNum">    3051 </span>            :     35849U,     // FMULv4i32_indexed</a>
<a name="3052"><span class="lineNum">    3052 </span>            :     0U, // FNEGDr</a>
<a name="3053"><span class="lineNum">    3053 </span>            :     0U, // FNEGSr</a>
<a name="3054"><span class="lineNum">    3054 </span>            :     0U, // FNEGv2f32</a>
<a name="3055"><span class="lineNum">    3055 </span>            :     0U, // FNEGv2f64</a>
<a name="3056"><span class="lineNum">    3056 </span>            :     0U, // FNEGv4f32</a>
<a name="3057"><span class="lineNum">    3057 </span>            :     18689U,     // FNMADDDrrr</a>
<a name="3058"><span class="lineNum">    3058 </span>            :     18689U,     // FNMADDSrrr</a>
<a name="3059"><span class="lineNum">    3059 </span>            :     18689U,     // FNMSUBDrrr</a>
<a name="3060"><span class="lineNum">    3060 </span>            :     18689U,     // FNMSUBSrrr</a>
<a name="3061"><span class="lineNum">    3061 </span>            :     1U, // FNMULDrr</a>
<a name="3062"><span class="lineNum">    3062 </span>            :     1U, // FNMULSrr</a>
<a name="3063"><span class="lineNum">    3063 </span>            :     0U, // FRECPEv1i32</a>
<a name="3064"><span class="lineNum">    3064 </span>            :     0U, // FRECPEv1i64</a>
<a name="3065"><span class="lineNum">    3065 </span>            :     0U, // FRECPEv2f32</a>
<a name="3066"><span class="lineNum">    3066 </span>            :     0U, // FRECPEv2f64</a>
<a name="3067"><span class="lineNum">    3067 </span>            :     0U, // FRECPEv4f32</a>
<a name="3068"><span class="lineNum">    3068 </span>            :     1U, // FRECPS32</a>
<a name="3069"><span class="lineNum">    3069 </span>            :     1U, // FRECPS64</a>
<a name="3070"><span class="lineNum">    3070 </span>            :     1289U,      // FRECPSv2f32</a>
<a name="3071"><span class="lineNum">    3071 </span>            :     265U,       // FRECPSv2f64</a>
<a name="3072"><span class="lineNum">    3072 </span>            :     521U,       // FRECPSv4f32</a>
<a name="3073"><span class="lineNum">    3073 </span>            :     0U, // FRECPXv1i32</a>
<a name="3074"><span class="lineNum">    3074 </span>            :     0U, // FRECPXv1i64</a>
<a name="3075"><span class="lineNum">    3075 </span>            :     0U, // FRINTADr</a>
<a name="3076"><span class="lineNum">    3076 </span>            :     0U, // FRINTASr</a>
<a name="3077"><span class="lineNum">    3077 </span>            :     0U, // FRINTAv2f32</a>
<a name="3078"><span class="lineNum">    3078 </span>            :     0U, // FRINTAv2f64</a>
<a name="3079"><span class="lineNum">    3079 </span>            :     0U, // FRINTAv4f32</a>
<a name="3080"><span class="lineNum">    3080 </span>            :     0U, // FRINTIDr</a>
<a name="3081"><span class="lineNum">    3081 </span>            :     0U, // FRINTISr</a>
<a name="3082"><span class="lineNum">    3082 </span>            :     0U, // FRINTIv2f32</a>
<a name="3083"><span class="lineNum">    3083 </span>            :     0U, // FRINTIv2f64</a>
<a name="3084"><span class="lineNum">    3084 </span>            :     0U, // FRINTIv4f32</a>
<a name="3085"><span class="lineNum">    3085 </span>            :     0U, // FRINTMDr</a>
<a name="3086"><span class="lineNum">    3086 </span>            :     0U, // FRINTMSr</a>
<a name="3087"><span class="lineNum">    3087 </span>            :     0U, // FRINTMv2f32</a>
<a name="3088"><span class="lineNum">    3088 </span>            :     0U, // FRINTMv2f64</a>
<a name="3089"><span class="lineNum">    3089 </span>            :     0U, // FRINTMv4f32</a>
<a name="3090"><span class="lineNum">    3090 </span>            :     0U, // FRINTNDr</a>
<a name="3091"><span class="lineNum">    3091 </span>            :     0U, // FRINTNSr</a>
<a name="3092"><span class="lineNum">    3092 </span>            :     0U, // FRINTNv2f32</a>
<a name="3093"><span class="lineNum">    3093 </span>            :     0U, // FRINTNv2f64</a>
<a name="3094"><span class="lineNum">    3094 </span>            :     0U, // FRINTNv4f32</a>
<a name="3095"><span class="lineNum">    3095 </span>            :     0U, // FRINTPDr</a>
<a name="3096"><span class="lineNum">    3096 </span>            :     0U, // FRINTPSr</a>
<a name="3097"><span class="lineNum">    3097 </span>            :     0U, // FRINTPv2f32</a>
<a name="3098"><span class="lineNum">    3098 </span>            :     0U, // FRINTPv2f64</a>
<a name="3099"><span class="lineNum">    3099 </span>            :     0U, // FRINTPv4f32</a>
<a name="3100"><span class="lineNum">    3100 </span>            :     0U, // FRINTXDr</a>
<a name="3101"><span class="lineNum">    3101 </span>            :     0U, // FRINTXSr</a>
<a name="3102"><span class="lineNum">    3102 </span>            :     0U, // FRINTXv2f32</a>
<a name="3103"><span class="lineNum">    3103 </span>            :     0U, // FRINTXv2f64</a>
<a name="3104"><span class="lineNum">    3104 </span>            :     0U, // FRINTXv4f32</a>
<a name="3105"><span class="lineNum">    3105 </span>            :     0U, // FRINTZDr</a>
<a name="3106"><span class="lineNum">    3106 </span>            :     0U, // FRINTZSr</a>
<a name="3107"><span class="lineNum">    3107 </span>            :     0U, // FRINTZv2f32</a>
<a name="3108"><span class="lineNum">    3108 </span>            :     0U, // FRINTZv2f64</a>
<a name="3109"><span class="lineNum">    3109 </span>            :     0U, // FRINTZv4f32</a>
<a name="3110"><span class="lineNum">    3110 </span>            :     0U, // FRSQRTEv1i32</a>
<a name="3111"><span class="lineNum">    3111 </span>            :     0U, // FRSQRTEv1i64</a>
<a name="3112"><span class="lineNum">    3112 </span>            :     0U, // FRSQRTEv2f32</a>
<a name="3113"><span class="lineNum">    3113 </span>            :     0U, // FRSQRTEv2f64</a>
<a name="3114"><span class="lineNum">    3114 </span>            :     0U, // FRSQRTEv4f32</a>
<a name="3115"><span class="lineNum">    3115 </span>            :     1U, // FRSQRTS32</a>
<a name="3116"><span class="lineNum">    3116 </span>            :     1U, // FRSQRTS64</a>
<a name="3117"><span class="lineNum">    3117 </span>            :     1289U,      // FRSQRTSv2f32</a>
<a name="3118"><span class="lineNum">    3118 </span>            :     265U,       // FRSQRTSv2f64</a>
<a name="3119"><span class="lineNum">    3119 </span>            :     521U,       // FRSQRTSv4f32</a>
<a name="3120"><span class="lineNum">    3120 </span>            :     0U, // FSQRTDr</a>
<a name="3121"><span class="lineNum">    3121 </span>            :     0U, // FSQRTSr</a>
<a name="3122"><span class="lineNum">    3122 </span>            :     0U, // FSQRTv2f32</a>
<a name="3123"><span class="lineNum">    3123 </span>            :     0U, // FSQRTv2f64</a>
<a name="3124"><span class="lineNum">    3124 </span>            :     0U, // FSQRTv4f32</a>
<a name="3125"><span class="lineNum">    3125 </span>            :     1U, // FSUBDrr</a>
<a name="3126"><span class="lineNum">    3126 </span>            :     1U, // FSUBSrr</a>
<a name="3127"><span class="lineNum">    3127 </span>            :     1289U,      // FSUBv2f32</a>
<a name="3128"><span class="lineNum">    3128 </span>            :     265U,       // FSUBv2f64</a>
<a name="3129"><span class="lineNum">    3129 </span>            :     521U,       // FSUBv4f32</a>
<a name="3130"><span class="lineNum">    3130 </span>            :     0U, // HINT</a>
<a name="3131"><span class="lineNum">    3131 </span>            :     0U, // HLT</a>
<a name="3132"><span class="lineNum">    3132 </span>            :     0U, // HVC</a>
<a name="3133"><span class="lineNum">    3133 </span>            :     0U, // INSvi16gpr</a>
<a name="3134"><span class="lineNum">    3134 </span>            :     83U,        // INSvi16lane</a>
<a name="3135"><span class="lineNum">    3135 </span>            :     0U, // INSvi32gpr</a>
<a name="3136"><span class="lineNum">    3136 </span>            :     83U,        // INSvi32lane</a>
<a name="3137"><span class="lineNum">    3137 </span>            :     0U, // INSvi64gpr</a>
<a name="3138"><span class="lineNum">    3138 </span>            :     83U,        // INSvi64lane</a>
<a name="3139"><span class="lineNum">    3139 </span>            :     0U, // INSvi8gpr</a>
<a name="3140"><span class="lineNum">    3140 </span>            :     83U,        // INSvi8lane</a>
<a name="3141"><span class="lineNum">    3141 </span>            :     0U, // ISB</a>
<a name="3142"><span class="lineNum">    3142 </span>            :     0U, // LD1Fourv16b</a>
<a name="3143"><span class="lineNum">    3143 </span>            :     0U, // LD1Fourv16b_POST</a>
<a name="3144"><span class="lineNum">    3144 </span>            :     0U, // LD1Fourv1d</a>
<a name="3145"><span class="lineNum">    3145 </span>            :     0U, // LD1Fourv1d_POST</a>
<a name="3146"><span class="lineNum">    3146 </span>            :     0U, // LD1Fourv2d</a>
<a name="3147"><span class="lineNum">    3147 </span>            :     0U, // LD1Fourv2d_POST</a>
<a name="3148"><span class="lineNum">    3148 </span>            :     0U, // LD1Fourv2s</a>
<a name="3149"><span class="lineNum">    3149 </span>            :     0U, // LD1Fourv2s_POST</a>
<a name="3150"><span class="lineNum">    3150 </span>            :     0U, // LD1Fourv4h</a>
<a name="3151"><span class="lineNum">    3151 </span>            :     0U, // LD1Fourv4h_POST</a>
<a name="3152"><span class="lineNum">    3152 </span>            :     0U, // LD1Fourv4s</a>
<a name="3153"><span class="lineNum">    3153 </span>            :     0U, // LD1Fourv4s_POST</a>
<a name="3154"><span class="lineNum">    3154 </span>            :     0U, // LD1Fourv8b</a>
<a name="3155"><span class="lineNum">    3155 </span>            :     0U, // LD1Fourv8b_POST</a>
<a name="3156"><span class="lineNum">    3156 </span>            :     0U, // LD1Fourv8h</a>
<a name="3157"><span class="lineNum">    3157 </span>            :     0U, // LD1Fourv8h_POST</a>
<a name="3158"><span class="lineNum">    3158 </span>            :     0U, // LD1Onev16b</a>
<a name="3159"><span class="lineNum">    3159 </span>            :     0U, // LD1Onev16b_POST</a>
<a name="3160"><span class="lineNum">    3160 </span>            :     0U, // LD1Onev1d</a>
<a name="3161"><span class="lineNum">    3161 </span>            :     0U, // LD1Onev1d_POST</a>
<a name="3162"><span class="lineNum">    3162 </span>            :     0U, // LD1Onev2d</a>
<a name="3163"><span class="lineNum">    3163 </span>            :     0U, // LD1Onev2d_POST</a>
<a name="3164"><span class="lineNum">    3164 </span>            :     0U, // LD1Onev2s</a>
<a name="3165"><span class="lineNum">    3165 </span>            :     0U, // LD1Onev2s_POST</a>
<a name="3166"><span class="lineNum">    3166 </span>            :     0U, // LD1Onev4h</a>
<a name="3167"><span class="lineNum">    3167 </span>            :     0U, // LD1Onev4h_POST</a>
<a name="3168"><span class="lineNum">    3168 </span>            :     0U, // LD1Onev4s</a>
<a name="3169"><span class="lineNum">    3169 </span>            :     0U, // LD1Onev4s_POST</a>
<a name="3170"><span class="lineNum">    3170 </span>            :     0U, // LD1Onev8b</a>
<a name="3171"><span class="lineNum">    3171 </span>            :     0U, // LD1Onev8b_POST</a>
<a name="3172"><span class="lineNum">    3172 </span>            :     0U, // LD1Onev8h</a>
<a name="3173"><span class="lineNum">    3173 </span>            :     0U, // LD1Onev8h_POST</a>
<a name="3174"><span class="lineNum">    3174 </span>            :     0U, // LD1Rv16b</a>
<a name="3175"><span class="lineNum">    3175 </span>            :     0U, // LD1Rv16b_POST</a>
<a name="3176"><span class="lineNum">    3176 </span>            :     0U, // LD1Rv1d</a>
<a name="3177"><span class="lineNum">    3177 </span>            :     0U, // LD1Rv1d_POST</a>
<a name="3178"><span class="lineNum">    3178 </span>            :     0U, // LD1Rv2d</a>
<a name="3179"><span class="lineNum">    3179 </span>            :     0U, // LD1Rv2d_POST</a>
<a name="3180"><span class="lineNum">    3180 </span>            :     0U, // LD1Rv2s</a>
<a name="3181"><span class="lineNum">    3181 </span>            :     0U, // LD1Rv2s_POST</a>
<a name="3182"><span class="lineNum">    3182 </span>            :     0U, // LD1Rv4h</a>
<a name="3183"><span class="lineNum">    3183 </span>            :     0U, // LD1Rv4h_POST</a>
<a name="3184"><span class="lineNum">    3184 </span>            :     0U, // LD1Rv4s</a>
<a name="3185"><span class="lineNum">    3185 </span>            :     0U, // LD1Rv4s_POST</a>
<a name="3186"><span class="lineNum">    3186 </span>            :     0U, // LD1Rv8b</a>
<a name="3187"><span class="lineNum">    3187 </span>            :     0U, // LD1Rv8b_POST</a>
<a name="3188"><span class="lineNum">    3188 </span>            :     0U, // LD1Rv8h</a>
<a name="3189"><span class="lineNum">    3189 </span>            :     0U, // LD1Rv8h_POST</a>
<a name="3190"><span class="lineNum">    3190 </span>            :     0U, // LD1Threev16b</a>
<a name="3191"><span class="lineNum">    3191 </span>            :     0U, // LD1Threev16b_POST</a>
<a name="3192"><span class="lineNum">    3192 </span>            :     0U, // LD1Threev1d</a>
<a name="3193"><span class="lineNum">    3193 </span>            :     0U, // LD1Threev1d_POST</a>
<a name="3194"><span class="lineNum">    3194 </span>            :     0U, // LD1Threev2d</a>
<a name="3195"><span class="lineNum">    3195 </span>            :     0U, // LD1Threev2d_POST</a>
<a name="3196"><span class="lineNum">    3196 </span>            :     0U, // LD1Threev2s</a>
<a name="3197"><span class="lineNum">    3197 </span>            :     0U, // LD1Threev2s_POST</a>
<a name="3198"><span class="lineNum">    3198 </span>            :     0U, // LD1Threev4h</a>
<a name="3199"><span class="lineNum">    3199 </span>            :     0U, // LD1Threev4h_POST</a>
<a name="3200"><span class="lineNum">    3200 </span>            :     0U, // LD1Threev4s</a>
<a name="3201"><span class="lineNum">    3201 </span>            :     0U, // LD1Threev4s_POST</a>
<a name="3202"><span class="lineNum">    3202 </span>            :     0U, // LD1Threev8b</a>
<a name="3203"><span class="lineNum">    3203 </span>            :     0U, // LD1Threev8b_POST</a>
<a name="3204"><span class="lineNum">    3204 </span>            :     0U, // LD1Threev8h</a>
<a name="3205"><span class="lineNum">    3205 </span>            :     0U, // LD1Threev8h_POST</a>
<a name="3206"><span class="lineNum">    3206 </span>            :     0U, // LD1Twov16b</a>
<a name="3207"><span class="lineNum">    3207 </span>            :     0U, // LD1Twov16b_POST</a>
<a name="3208"><span class="lineNum">    3208 </span>            :     0U, // LD1Twov1d</a>
<a name="3209"><span class="lineNum">    3209 </span>            :     0U, // LD1Twov1d_POST</a>
<a name="3210"><span class="lineNum">    3210 </span>            :     0U, // LD1Twov2d</a>
<a name="3211"><span class="lineNum">    3211 </span>            :     0U, // LD1Twov2d_POST</a>
<a name="3212"><span class="lineNum">    3212 </span>            :     0U, // LD1Twov2s</a>
<a name="3213"><span class="lineNum">    3213 </span>            :     0U, // LD1Twov2s_POST</a>
<a name="3214"><span class="lineNum">    3214 </span>            :     0U, // LD1Twov4h</a>
<a name="3215"><span class="lineNum">    3215 </span>            :     0U, // LD1Twov4h_POST</a>
<a name="3216"><span class="lineNum">    3216 </span>            :     0U, // LD1Twov4s</a>
<a name="3217"><span class="lineNum">    3217 </span>            :     0U, // LD1Twov4s_POST</a>
<a name="3218"><span class="lineNum">    3218 </span>            :     0U, // LD1Twov8b</a>
<a name="3219"><span class="lineNum">    3219 </span>            :     0U, // LD1Twov8b_POST</a>
<a name="3220"><span class="lineNum">    3220 </span>            :     0U, // LD1Twov8h</a>
<a name="3221"><span class="lineNum">    3221 </span>            :     0U, // LD1Twov8h_POST</a>
<a name="3222"><span class="lineNum">    3222 </span>            :     0U, // LD1i16</a>
<a name="3223"><span class="lineNum">    3223 </span>            :     0U, // LD1i16_POST</a>
<a name="3224"><span class="lineNum">    3224 </span>            :     0U, // LD1i32</a>
<a name="3225"><span class="lineNum">    3225 </span>            :     0U, // LD1i32_POST</a>
<a name="3226"><span class="lineNum">    3226 </span>            :     0U, // LD1i64</a>
<a name="3227"><span class="lineNum">    3227 </span>            :     0U, // LD1i64_POST</a>
<a name="3228"><span class="lineNum">    3228 </span>            :     0U, // LD1i8</a>
<a name="3229"><span class="lineNum">    3229 </span>            :     0U, // LD1i8_POST</a>
<a name="3230"><span class="lineNum">    3230 </span>            :     0U, // LD2Rv16b</a>
<a name="3231"><span class="lineNum">    3231 </span>            :     0U, // LD2Rv16b_POST</a>
<a name="3232"><span class="lineNum">    3232 </span>            :     0U, // LD2Rv1d</a>
<a name="3233"><span class="lineNum">    3233 </span>            :     0U, // LD2Rv1d_POST</a>
<a name="3234"><span class="lineNum">    3234 </span>            :     0U, // LD2Rv2d</a>
<a name="3235"><span class="lineNum">    3235 </span>            :     0U, // LD2Rv2d_POST</a>
<a name="3236"><span class="lineNum">    3236 </span>            :     0U, // LD2Rv2s</a>
<a name="3237"><span class="lineNum">    3237 </span>            :     0U, // LD2Rv2s_POST</a>
<a name="3238"><span class="lineNum">    3238 </span>            :     0U, // LD2Rv4h</a>
<a name="3239"><span class="lineNum">    3239 </span>            :     0U, // LD2Rv4h_POST</a>
<a name="3240"><span class="lineNum">    3240 </span>            :     0U, // LD2Rv4s</a>
<a name="3241"><span class="lineNum">    3241 </span>            :     0U, // LD2Rv4s_POST</a>
<a name="3242"><span class="lineNum">    3242 </span>            :     0U, // LD2Rv8b</a>
<a name="3243"><span class="lineNum">    3243 </span>            :     0U, // LD2Rv8b_POST</a>
<a name="3244"><span class="lineNum">    3244 </span>            :     0U, // LD2Rv8h</a>
<a name="3245"><span class="lineNum">    3245 </span>            :     0U, // LD2Rv8h_POST</a>
<a name="3246"><span class="lineNum">    3246 </span>            :     0U, // LD2Twov16b</a>
<a name="3247"><span class="lineNum">    3247 </span>            :     0U, // LD2Twov16b_POST</a>
<a name="3248"><span class="lineNum">    3248 </span>            :     0U, // LD2Twov2d</a>
<a name="3249"><span class="lineNum">    3249 </span>            :     0U, // LD2Twov2d_POST</a>
<a name="3250"><span class="lineNum">    3250 </span>            :     0U, // LD2Twov2s</a>
<a name="3251"><span class="lineNum">    3251 </span>            :     0U, // LD2Twov2s_POST</a>
<a name="3252"><span class="lineNum">    3252 </span>            :     0U, // LD2Twov4h</a>
<a name="3253"><span class="lineNum">    3253 </span>            :     0U, // LD2Twov4h_POST</a>
<a name="3254"><span class="lineNum">    3254 </span>            :     0U, // LD2Twov4s</a>
<a name="3255"><span class="lineNum">    3255 </span>            :     0U, // LD2Twov4s_POST</a>
<a name="3256"><span class="lineNum">    3256 </span>            :     0U, // LD2Twov8b</a>
<a name="3257"><span class="lineNum">    3257 </span>            :     0U, // LD2Twov8b_POST</a>
<a name="3258"><span class="lineNum">    3258 </span>            :     0U, // LD2Twov8h</a>
<a name="3259"><span class="lineNum">    3259 </span>            :     0U, // LD2Twov8h_POST</a>
<a name="3260"><span class="lineNum">    3260 </span>            :     0U, // LD2i16</a>
<a name="3261"><span class="lineNum">    3261 </span>            :     0U, // LD2i16_POST</a>
<a name="3262"><span class="lineNum">    3262 </span>            :     0U, // LD2i32</a>
<a name="3263"><span class="lineNum">    3263 </span>            :     0U, // LD2i32_POST</a>
<a name="3264"><span class="lineNum">    3264 </span>            :     0U, // LD2i64</a>
<a name="3265"><span class="lineNum">    3265 </span>            :     0U, // LD2i64_POST</a>
<a name="3266"><span class="lineNum">    3266 </span>            :     0U, // LD2i8</a>
<a name="3267"><span class="lineNum">    3267 </span>            :     0U, // LD2i8_POST</a>
<a name="3268"><span class="lineNum">    3268 </span>            :     0U, // LD3Rv16b</a>
<a name="3269"><span class="lineNum">    3269 </span>            :     0U, // LD3Rv16b_POST</a>
<a name="3270"><span class="lineNum">    3270 </span>            :     0U, // LD3Rv1d</a>
<a name="3271"><span class="lineNum">    3271 </span>            :     0U, // LD3Rv1d_POST</a>
<a name="3272"><span class="lineNum">    3272 </span>            :     0U, // LD3Rv2d</a>
<a name="3273"><span class="lineNum">    3273 </span>            :     0U, // LD3Rv2d_POST</a>
<a name="3274"><span class="lineNum">    3274 </span>            :     0U, // LD3Rv2s</a>
<a name="3275"><span class="lineNum">    3275 </span>            :     0U, // LD3Rv2s_POST</a>
<a name="3276"><span class="lineNum">    3276 </span>            :     0U, // LD3Rv4h</a>
<a name="3277"><span class="lineNum">    3277 </span>            :     0U, // LD3Rv4h_POST</a>
<a name="3278"><span class="lineNum">    3278 </span>            :     0U, // LD3Rv4s</a>
<a name="3279"><span class="lineNum">    3279 </span>            :     0U, // LD3Rv4s_POST</a>
<a name="3280"><span class="lineNum">    3280 </span>            :     0U, // LD3Rv8b</a>
<a name="3281"><span class="lineNum">    3281 </span>            :     0U, // LD3Rv8b_POST</a>
<a name="3282"><span class="lineNum">    3282 </span>            :     0U, // LD3Rv8h</a>
<a name="3283"><span class="lineNum">    3283 </span>            :     0U, // LD3Rv8h_POST</a>
<a name="3284"><span class="lineNum">    3284 </span>            :     0U, // LD3Threev16b</a>
<a name="3285"><span class="lineNum">    3285 </span>            :     0U, // LD3Threev16b_POST</a>
<a name="3286"><span class="lineNum">    3286 </span>            :     0U, // LD3Threev2d</a>
<a name="3287"><span class="lineNum">    3287 </span>            :     0U, // LD3Threev2d_POST</a>
<a name="3288"><span class="lineNum">    3288 </span>            :     0U, // LD3Threev2s</a>
<a name="3289"><span class="lineNum">    3289 </span>            :     0U, // LD3Threev2s_POST</a>
<a name="3290"><span class="lineNum">    3290 </span>            :     0U, // LD3Threev4h</a>
<a name="3291"><span class="lineNum">    3291 </span>            :     0U, // LD3Threev4h_POST</a>
<a name="3292"><span class="lineNum">    3292 </span>            :     0U, // LD3Threev4s</a>
<a name="3293"><span class="lineNum">    3293 </span>            :     0U, // LD3Threev4s_POST</a>
<a name="3294"><span class="lineNum">    3294 </span>            :     0U, // LD3Threev8b</a>
<a name="3295"><span class="lineNum">    3295 </span>            :     0U, // LD3Threev8b_POST</a>
<a name="3296"><span class="lineNum">    3296 </span>            :     0U, // LD3Threev8h</a>
<a name="3297"><span class="lineNum">    3297 </span>            :     0U, // LD3Threev8h_POST</a>
<a name="3298"><span class="lineNum">    3298 </span>            :     0U, // LD3i16</a>
<a name="3299"><span class="lineNum">    3299 </span>            :     0U, // LD3i16_POST</a>
<a name="3300"><span class="lineNum">    3300 </span>            :     0U, // LD3i32</a>
<a name="3301"><span class="lineNum">    3301 </span>            :     0U, // LD3i32_POST</a>
<a name="3302"><span class="lineNum">    3302 </span>            :     0U, // LD3i64</a>
<a name="3303"><span class="lineNum">    3303 </span>            :     0U, // LD3i64_POST</a>
<a name="3304"><span class="lineNum">    3304 </span>            :     0U, // LD3i8</a>
<a name="3305"><span class="lineNum">    3305 </span>            :     0U, // LD3i8_POST</a>
<a name="3306"><span class="lineNum">    3306 </span>            :     0U, // LD4Fourv16b</a>
<a name="3307"><span class="lineNum">    3307 </span>            :     0U, // LD4Fourv16b_POST</a>
<a name="3308"><span class="lineNum">    3308 </span>            :     0U, // LD4Fourv2d</a>
<a name="3309"><span class="lineNum">    3309 </span>            :     0U, // LD4Fourv2d_POST</a>
<a name="3310"><span class="lineNum">    3310 </span>            :     0U, // LD4Fourv2s</a>
<a name="3311"><span class="lineNum">    3311 </span>            :     0U, // LD4Fourv2s_POST</a>
<a name="3312"><span class="lineNum">    3312 </span>            :     0U, // LD4Fourv4h</a>
<a name="3313"><span class="lineNum">    3313 </span>            :     0U, // LD4Fourv4h_POST</a>
<a name="3314"><span class="lineNum">    3314 </span>            :     0U, // LD4Fourv4s</a>
<a name="3315"><span class="lineNum">    3315 </span>            :     0U, // LD4Fourv4s_POST</a>
<a name="3316"><span class="lineNum">    3316 </span>            :     0U, // LD4Fourv8b</a>
<a name="3317"><span class="lineNum">    3317 </span>            :     0U, // LD4Fourv8b_POST</a>
<a name="3318"><span class="lineNum">    3318 </span>            :     0U, // LD4Fourv8h</a>
<a name="3319"><span class="lineNum">    3319 </span>            :     0U, // LD4Fourv8h_POST</a>
<a name="3320"><span class="lineNum">    3320 </span>            :     0U, // LD4Rv16b</a>
<a name="3321"><span class="lineNum">    3321 </span>            :     0U, // LD4Rv16b_POST</a>
<a name="3322"><span class="lineNum">    3322 </span>            :     0U, // LD4Rv1d</a>
<a name="3323"><span class="lineNum">    3323 </span>            :     0U, // LD4Rv1d_POST</a>
<a name="3324"><span class="lineNum">    3324 </span>            :     0U, // LD4Rv2d</a>
<a name="3325"><span class="lineNum">    3325 </span>            :     0U, // LD4Rv2d_POST</a>
<a name="3326"><span class="lineNum">    3326 </span>            :     0U, // LD4Rv2s</a>
<a name="3327"><span class="lineNum">    3327 </span>            :     0U, // LD4Rv2s_POST</a>
<a name="3328"><span class="lineNum">    3328 </span>            :     0U, // LD4Rv4h</a>
<a name="3329"><span class="lineNum">    3329 </span>            :     0U, // LD4Rv4h_POST</a>
<a name="3330"><span class="lineNum">    3330 </span>            :     0U, // LD4Rv4s</a>
<a name="3331"><span class="lineNum">    3331 </span>            :     0U, // LD4Rv4s_POST</a>
<a name="3332"><span class="lineNum">    3332 </span>            :     0U, // LD4Rv8b</a>
<a name="3333"><span class="lineNum">    3333 </span>            :     0U, // LD4Rv8b_POST</a>
<a name="3334"><span class="lineNum">    3334 </span>            :     0U, // LD4Rv8h</a>
<a name="3335"><span class="lineNum">    3335 </span>            :     0U, // LD4Rv8h_POST</a>
<a name="3336"><span class="lineNum">    3336 </span>            :     0U, // LD4i16</a>
<a name="3337"><span class="lineNum">    3337 </span>            :     0U, // LD4i16_POST</a>
<a name="3338"><span class="lineNum">    3338 </span>            :     0U, // LD4i32</a>
<a name="3339"><span class="lineNum">    3339 </span>            :     0U, // LD4i32_POST</a>
<a name="3340"><span class="lineNum">    3340 </span>            :     0U, // LD4i64</a>
<a name="3341"><span class="lineNum">    3341 </span>            :     0U, // LD4i64_POST</a>
<a name="3342"><span class="lineNum">    3342 </span>            :     0U, // LD4i8</a>
<a name="3343"><span class="lineNum">    3343 </span>            :     0U, // LD4i8_POST</a>
<a name="3344"><span class="lineNum">    3344 </span>            :     4U, // LDARB</a>
<a name="3345"><span class="lineNum">    3345 </span>            :     4U, // LDARH</a>
<a name="3346"><span class="lineNum">    3346 </span>            :     4U, // LDARW</a>
<a name="3347"><span class="lineNum">    3347 </span>            :     4U, // LDARX</a>
<a name="3348"><span class="lineNum">    3348 </span>            :     3588U,      // LDAXPW</a>
<a name="3349"><span class="lineNum">    3349 </span>            :     3588U,      // LDAXPX</a>
<a name="3350"><span class="lineNum">    3350 </span>            :     4U, // LDAXRB</a>
<a name="3351"><span class="lineNum">    3351 </span>            :     4U, // LDAXRH</a>
<a name="3352"><span class="lineNum">    3352 </span>            :     4U, // LDAXRW</a>
<a name="3353"><span class="lineNum">    3353 </span>            :     4U, // LDAXRX</a>
<a name="3354"><span class="lineNum">    3354 </span>            :     43268U,     // LDNPDi</a>
<a name="3355"><span class="lineNum">    3355 </span>            :     51460U,     // LDNPQi</a>
<a name="3356"><span class="lineNum">    3356 </span>            :     59652U,     // LDNPSi</a>
<a name="3357"><span class="lineNum">    3357 </span>            :     59652U,     // LDNPWi</a>
<a name="3358"><span class="lineNum">    3358 </span>            :     43268U,     // LDNPXi</a>
<a name="3359"><span class="lineNum">    3359 </span>            :     43268U,     // LDPDi</a>
<a name="3360"><span class="lineNum">    3360 </span>            :     69444U,     // LDPDpost</a>
<a name="3361"><span class="lineNum">    3361 </span>            :     330052U,    // LDPDpre</a>
<a name="3362"><span class="lineNum">    3362 </span>            :     51460U,     // LDPQi</a>
<a name="3363"><span class="lineNum">    3363 </span>            :     77636U,     // LDPQpost</a>
<a name="3364"><span class="lineNum">    3364 </span>            :     338244U,    // LDPQpre</a>
<a name="3365"><span class="lineNum">    3365 </span>            :     59652U,     // LDPSWi</a>
<a name="3366"><span class="lineNum">    3366 </span>            :     85828U,     // LDPSWpost</a>
<a name="3367"><span class="lineNum">    3367 </span>            :     346436U,    // LDPSWpre</a>
<a name="3368"><span class="lineNum">    3368 </span>            :     59652U,     // LDPSi</a>
<a name="3369"><span class="lineNum">    3369 </span>            :     85828U,     // LDPSpost</a>
<a name="3370"><span class="lineNum">    3370 </span>            :     346436U,    // LDPSpre</a>
<a name="3371"><span class="lineNum">    3371 </span>            :     59652U,     // LDPWi</a>
<a name="3372"><span class="lineNum">    3372 </span>            :     85828U,     // LDPWpost</a>
<a name="3373"><span class="lineNum">    3373 </span>            :     346436U,    // LDPWpre</a>
<a name="3374"><span class="lineNum">    3374 </span>            :     43268U,     // LDPXi</a>
<a name="3375"><span class="lineNum">    3375 </span>            :     69444U,     // LDPXpost</a>
<a name="3376"><span class="lineNum">    3376 </span>            :     330052U,    // LDPXpre</a>
<a name="3377"><span class="lineNum">    3377 </span>            :     4U, // LDRBBpost</a>
<a name="3378"><span class="lineNum">    3378 </span>            :     4161U,      // LDRBBpre</a>
<a name="3379"><span class="lineNum">    3379 </span>            :     92417U,     // LDRBBroW</a>
<a name="3380"><span class="lineNum">    3380 </span>            :     100609U,    // LDRBBroX</a>
<a name="3381"><span class="lineNum">    3381 </span>            :     89U,        // LDRBBui</a>
<a name="3382"><span class="lineNum">    3382 </span>            :     4U, // LDRBpost</a>
<a name="3383"><span class="lineNum">    3383 </span>            :     4161U,      // LDRBpre</a>
<a name="3384"><span class="lineNum">    3384 </span>            :     92417U,     // LDRBroW</a>
<a name="3385"><span class="lineNum">    3385 </span>            :     100609U,    // LDRBroX</a>
<a name="3386"><span class="lineNum">    3386 </span>            :     89U,        // LDRBui</a>
<a name="3387"><span class="lineNum">    3387 </span>            :     0U, // LDRDl</a>
<a name="3388"><span class="lineNum">    3388 </span>            :     4U, // LDRDpost</a>
<a name="3389"><span class="lineNum">    3389 </span>            :     4161U,      // LDRDpre</a>
<a name="3390"><span class="lineNum">    3390 </span>            :     108801U,    // LDRDroW</a>
<a name="3391"><span class="lineNum">    3391 </span>            :     116993U,    // LDRDroX</a>
<a name="3392"><span class="lineNum">    3392 </span>            :     97U,        // LDRDui</a>
<a name="3393"><span class="lineNum">    3393 </span>            :     4U, // LDRHHpost</a>
<a name="3394"><span class="lineNum">    3394 </span>            :     4161U,      // LDRHHpre</a>
<a name="3395"><span class="lineNum">    3395 </span>            :     125185U,    // LDRHHroW</a>
<a name="3396"><span class="lineNum">    3396 </span>            :     133377U,    // LDRHHroX</a>
<a name="3397"><span class="lineNum">    3397 </span>            :     105U,       // LDRHHui</a>
<a name="3398"><span class="lineNum">    3398 </span>            :     4U, // LDRHpost</a>
<a name="3399"><span class="lineNum">    3399 </span>            :     4161U,      // LDRHpre</a>
<a name="3400"><span class="lineNum">    3400 </span>            :     125185U,    // LDRHroW</a>
<a name="3401"><span class="lineNum">    3401 </span>            :     133377U,    // LDRHroX</a>
<a name="3402"><span class="lineNum">    3402 </span>            :     105U,       // LDRHui</a>
<a name="3403"><span class="lineNum">    3403 </span>            :     0U, // LDRQl</a>
<a name="3404"><span class="lineNum">    3404 </span>            :     4U, // LDRQpost</a>
<a name="3405"><span class="lineNum">    3405 </span>            :     4161U,      // LDRQpre</a>
<a name="3406"><span class="lineNum">    3406 </span>            :     141569U,    // LDRQroW</a>
<a name="3407"><span class="lineNum">    3407 </span>            :     149761U,    // LDRQroX</a>
<a name="3408"><span class="lineNum">    3408 </span>            :     113U,       // LDRQui</a>
<a name="3409"><span class="lineNum">    3409 </span>            :     4U, // LDRSBWpost</a>
<a name="3410"><span class="lineNum">    3410 </span>            :     4161U,      // LDRSBWpre</a>
<a name="3411"><span class="lineNum">    3411 </span>            :     92417U,     // LDRSBWroW</a>
<a name="3412"><span class="lineNum">    3412 </span>            :     100609U,    // LDRSBWroX</a>
<a name="3413"><span class="lineNum">    3413 </span>            :     89U,        // LDRSBWui</a>
<a name="3414"><span class="lineNum">    3414 </span>            :     4U, // LDRSBXpost</a>
<a name="3415"><span class="lineNum">    3415 </span>            :     4161U,      // LDRSBXpre</a>
<a name="3416"><span class="lineNum">    3416 </span>            :     92417U,     // LDRSBXroW</a>
<a name="3417"><span class="lineNum">    3417 </span>            :     100609U,    // LDRSBXroX</a>
<a name="3418"><span class="lineNum">    3418 </span>            :     89U,        // LDRSBXui</a>
<a name="3419"><span class="lineNum">    3419 </span>            :     4U, // LDRSHWpost</a>
<a name="3420"><span class="lineNum">    3420 </span>            :     4161U,      // LDRSHWpre</a>
<a name="3421"><span class="lineNum">    3421 </span>            :     125185U,    // LDRSHWroW</a>
<a name="3422"><span class="lineNum">    3422 </span>            :     133377U,    // LDRSHWroX</a>
<a name="3423"><span class="lineNum">    3423 </span>            :     105U,       // LDRSHWui</a>
<a name="3424"><span class="lineNum">    3424 </span>            :     4U, // LDRSHXpost</a>
<a name="3425"><span class="lineNum">    3425 </span>            :     4161U,      // LDRSHXpre</a>
<a name="3426"><span class="lineNum">    3426 </span>            :     125185U,    // LDRSHXroW</a>
<a name="3427"><span class="lineNum">    3427 </span>            :     133377U,    // LDRSHXroX</a>
<a name="3428"><span class="lineNum">    3428 </span>            :     105U,       // LDRSHXui</a>
<a name="3429"><span class="lineNum">    3429 </span>            :     0U, // LDRSWl</a>
<a name="3430"><span class="lineNum">    3430 </span>            :     4U, // LDRSWpost</a>
<a name="3431"><span class="lineNum">    3431 </span>            :     4161U,      // LDRSWpre</a>
<a name="3432"><span class="lineNum">    3432 </span>            :     157953U,    // LDRSWroW</a>
<a name="3433"><span class="lineNum">    3433 </span>            :     166145U,    // LDRSWroX</a>
<a name="3434"><span class="lineNum">    3434 </span>            :     121U,       // LDRSWui</a>
<a name="3435"><span class="lineNum">    3435 </span>            :     0U, // LDRSl</a>
<a name="3436"><span class="lineNum">    3436 </span>            :     4U, // LDRSpost</a>
<a name="3437"><span class="lineNum">    3437 </span>            :     4161U,      // LDRSpre</a>
<a name="3438"><span class="lineNum">    3438 </span>            :     157953U,    // LDRSroW</a>
<a name="3439"><span class="lineNum">    3439 </span>            :     166145U,    // LDRSroX</a>
<a name="3440"><span class="lineNum">    3440 </span>            :     121U,       // LDRSui</a>
<a name="3441"><span class="lineNum">    3441 </span>            :     0U, // LDRWl</a>
<a name="3442"><span class="lineNum">    3442 </span>            :     4U, // LDRWpost</a>
<a name="3443"><span class="lineNum">    3443 </span>            :     4161U,      // LDRWpre</a>
<a name="3444"><span class="lineNum">    3444 </span>            :     157953U,    // LDRWroW</a>
<a name="3445"><span class="lineNum">    3445 </span>            :     166145U,    // LDRWroX</a>
<a name="3446"><span class="lineNum">    3446 </span>            :     121U,       // LDRWui</a>
<a name="3447"><span class="lineNum">    3447 </span>            :     0U, // LDRXl</a>
<a name="3448"><span class="lineNum">    3448 </span>            :     4U, // LDRXpost</a>
<a name="3449"><span class="lineNum">    3449 </span>            :     4161U,      // LDRXpre</a>
<a name="3450"><span class="lineNum">    3450 </span>            :     108801U,    // LDRXroW</a>
<a name="3451"><span class="lineNum">    3451 </span>            :     116993U,    // LDRXroX</a>
<a name="3452"><span class="lineNum">    3452 </span>            :     97U,        // LDRXui</a>
<a name="3453"><span class="lineNum">    3453 </span>            :     3585U,      // LDTRBi</a>
<a name="3454"><span class="lineNum">    3454 </span>            :     3585U,      // LDTRHi</a>
<a name="3455"><span class="lineNum">    3455 </span>            :     3585U,      // LDTRSBWi</a>
<a name="3456"><span class="lineNum">    3456 </span>            :     3585U,      // LDTRSBXi</a>
<a name="3457"><span class="lineNum">    3457 </span>            :     3585U,      // LDTRSHWi</a>
<a name="3458"><span class="lineNum">    3458 </span>            :     3585U,      // LDTRSHXi</a>
<a name="3459"><span class="lineNum">    3459 </span>            :     3585U,      // LDTRSWi</a>
<a name="3460"><span class="lineNum">    3460 </span>            :     3585U,      // LDTRWi</a>
<a name="3461"><span class="lineNum">    3461 </span>            :     3585U,      // LDTRXi</a>
<a name="3462"><span class="lineNum">    3462 </span>            :     3585U,      // LDURBBi</a>
<a name="3463"><span class="lineNum">    3463 </span>            :     3585U,      // LDURBi</a>
<a name="3464"><span class="lineNum">    3464 </span>            :     3585U,      // LDURDi</a>
<a name="3465"><span class="lineNum">    3465 </span>            :     3585U,      // LDURHHi</a>
<a name="3466"><span class="lineNum">    3466 </span>            :     3585U,      // LDURHi</a>
<a name="3467"><span class="lineNum">    3467 </span>            :     3585U,      // LDURQi</a>
<a name="3468"><span class="lineNum">    3468 </span>            :     3585U,      // LDURSBWi</a>
<a name="3469"><span class="lineNum">    3469 </span>            :     3585U,      // LDURSBXi</a>
<a name="3470"><span class="lineNum">    3470 </span>            :     3585U,      // LDURSHWi</a>
<a name="3471"><span class="lineNum">    3471 </span>            :     3585U,      // LDURSHXi</a>
<a name="3472"><span class="lineNum">    3472 </span>            :     3585U,      // LDURSWi</a>
<a name="3473"><span class="lineNum">    3473 </span>            :     3585U,      // LDURSi</a>
<a name="3474"><span class="lineNum">    3474 </span>            :     3585U,      // LDURWi</a>
<a name="3475"><span class="lineNum">    3475 </span>            :     3585U,      // LDURXi</a>
<a name="3476"><span class="lineNum">    3476 </span>            :     3588U,      // LDXPW</a>
<a name="3477"><span class="lineNum">    3477 </span>            :     3588U,      // LDXPX</a>
<a name="3478"><span class="lineNum">    3478 </span>            :     4U, // LDXRB</a>
<a name="3479"><span class="lineNum">    3479 </span>            :     4U, // LDXRH</a>
<a name="3480"><span class="lineNum">    3480 </span>            :     4U, // LDXRW</a>
<a name="3481"><span class="lineNum">    3481 </span>            :     4U, // LDXRX</a>
<a name="3482"><span class="lineNum">    3482 </span>            :     0U, // LOADgot</a>
<a name="3483"><span class="lineNum">    3483 </span>            :     1U, // LSLVWr</a>
<a name="3484"><span class="lineNum">    3484 </span>            :     1U, // LSLVXr</a>
<a name="3485"><span class="lineNum">    3485 </span>            :     1U, // LSRVWr</a>
<a name="3486"><span class="lineNum">    3486 </span>            :     1U, // LSRVXr</a>
<a name="3487"><span class="lineNum">    3487 </span>            :     18689U,     // MADDWrrr</a>
<a name="3488"><span class="lineNum">    3488 </span>            :     18689U,     // MADDXrrr</a>
<a name="3489"><span class="lineNum">    3489 </span>            :     1041U,      // MLAv16i8</a>
<a name="3490"><span class="lineNum">    3490 </span>            :     1297U,      // MLAv2i32</a>
<a name="3491"><span class="lineNum">    3491 </span>            :     27665U,     // MLAv2i32_indexed</a>
<a name="3492"><span class="lineNum">    3492 </span>            :     1553U,      // MLAv4i16</a>
<a name="3493"><span class="lineNum">    3493 </span>            :     28945U,     // MLAv4i16_indexed</a>
<a name="3494"><span class="lineNum">    3494 </span>            :     529U,       // MLAv4i32</a>
<a name="3495"><span class="lineNum">    3495 </span>            :     27665U,     // MLAv4i32_indexed</a>
<a name="3496"><span class="lineNum">    3496 </span>            :     785U,       // MLAv8i16</a>
<a name="3497"><span class="lineNum">    3497 </span>            :     28945U,     // MLAv8i16_indexed</a>
<a name="3498"><span class="lineNum">    3498 </span>            :     1809U,      // MLAv8i8</a>
<a name="3499"><span class="lineNum">    3499 </span>            :     1041U,      // MLSv16i8</a>
<a name="3500"><span class="lineNum">    3500 </span>            :     1297U,      // MLSv2i32</a>
<a name="3501"><span class="lineNum">    3501 </span>            :     27665U,     // MLSv2i32_indexed</a>
<a name="3502"><span class="lineNum">    3502 </span>            :     1553U,      // MLSv4i16</a>
<a name="3503"><span class="lineNum">    3503 </span>            :     28945U,     // MLSv4i16_indexed</a>
<a name="3504"><span class="lineNum">    3504 </span>            :     529U,       // MLSv4i32</a>
<a name="3505"><span class="lineNum">    3505 </span>            :     27665U,     // MLSv4i32_indexed</a>
<a name="3506"><span class="lineNum">    3506 </span>            :     785U,       // MLSv8i16</a>
<a name="3507"><span class="lineNum">    3507 </span>            :     28945U,     // MLSv8i16_indexed</a>
<a name="3508"><span class="lineNum">    3508 </span>            :     1809U,      // MLSv8i8</a>
<a name="3509"><span class="lineNum">    3509 </span>            :     0U, // MOVID</a>
<a name="3510"><span class="lineNum">    3510 </span>            :     0U, // MOVIv16b_ns</a>
<a name="3511"><span class="lineNum">    3511 </span>            :     0U, // MOVIv2d_ns</a>
<a name="3512"><span class="lineNum">    3512 </span>            :     4U, // MOVIv2i32</a>
<a name="3513"><span class="lineNum">    3513 </span>            :     4U, // MOVIv2s_msl</a>
<a name="3514"><span class="lineNum">    3514 </span>            :     4U, // MOVIv4i16</a>
<a name="3515"><span class="lineNum">    3515 </span>            :     4U, // MOVIv4i32</a>
<a name="3516"><span class="lineNum">    3516 </span>            :     4U, // MOVIv4s_msl</a>
<a name="3517"><span class="lineNum">    3517 </span>            :     0U, // MOVIv8b_ns</a>
<a name="3518"><span class="lineNum">    3518 </span>            :     4U, // MOVIv8i16</a>
<a name="3519"><span class="lineNum">    3519 </span>            :     0U, // MOVKWi</a>
<a name="3520"><span class="lineNum">    3520 </span>            :     0U, // MOVKXi</a>
<a name="3521"><span class="lineNum">    3521 </span>            :     4U, // MOVNWi</a>
<a name="3522"><span class="lineNum">    3522 </span>            :     4U, // MOVNXi</a>
<a name="3523"><span class="lineNum">    3523 </span>            :     4U, // MOVZWi</a>
<a name="3524"><span class="lineNum">    3524 </span>            :     4U, // MOVZXi</a>
<a name="3525"><span class="lineNum">    3525 </span>            :     0U, // MOVaddr</a>
<a name="3526"><span class="lineNum">    3526 </span>            :     0U, // MOVaddrBA</a>
<a name="3527"><span class="lineNum">    3527 </span>            :     0U, // MOVaddrCP</a>
<a name="3528"><span class="lineNum">    3528 </span>            :     0U, // MOVaddrEXT</a>
<a name="3529"><span class="lineNum">    3529 </span>            :     0U, // MOVaddrJT</a>
<a name="3530"><span class="lineNum">    3530 </span>            :     0U, // MOVaddrTLS</a>
<a name="3531"><span class="lineNum">    3531 </span>            :     0U, // MOVi32imm</a>
<a name="3532"><span class="lineNum">    3532 </span>            :     0U, // MOVi64imm</a>
<a name="3533"><span class="lineNum">    3533 </span>            :     0U, // MRS</a>
<a name="3534"><span class="lineNum">    3534 </span>            :     0U, // MSR</a>
<a name="3535"><span class="lineNum">    3535 </span>            :     0U, // MSRpstate</a>
<a name="3536"><span class="lineNum">    3536 </span>            :     18689U,     // MSUBWrrr</a>
<a name="3537"><span class="lineNum">    3537 </span>            :     18689U,     // MSUBXrrr</a>
<a name="3538"><span class="lineNum">    3538 </span>            :     1033U,      // MULv16i8</a>
<a name="3539"><span class="lineNum">    3539 </span>            :     1289U,      // MULv2i32</a>
<a name="3540"><span class="lineNum">    3540 </span>            :     35849U,     // MULv2i32_indexed</a>
<a name="3541"><span class="lineNum">    3541 </span>            :     1545U,      // MULv4i16</a>
<a name="3542"><span class="lineNum">    3542 </span>            :     37129U,     // MULv4i16_indexed</a>
<a name="3543"><span class="lineNum">    3543 </span>            :     521U,       // MULv4i32</a>
<a name="3544"><span class="lineNum">    3544 </span>            :     35849U,     // MULv4i32_indexed</a>
<a name="3545"><span class="lineNum">    3545 </span>            :     777U,       // MULv8i16</a>
<a name="3546"><span class="lineNum">    3546 </span>            :     37129U,     // MULv8i16_indexed</a>
<a name="3547"><span class="lineNum">    3547 </span>            :     1801U,      // MULv8i8</a>
<a name="3548"><span class="lineNum">    3548 </span>            :     4U, // MVNIv2i32</a>
<a name="3549"><span class="lineNum">    3549 </span>            :     4U, // MVNIv2s_msl</a>
<a name="3550"><span class="lineNum">    3550 </span>            :     4U, // MVNIv4i16</a>
<a name="3551"><span class="lineNum">    3551 </span>            :     4U, // MVNIv4i32</a>
<a name="3552"><span class="lineNum">    3552 </span>            :     4U, // MVNIv4s_msl</a>
<a name="3553"><span class="lineNum">    3553 </span>            :     4U, // MVNIv8i16</a>
<a name="3554"><span class="lineNum">    3554 </span>            :     0U, // NEGv16i8</a>
<a name="3555"><span class="lineNum">    3555 </span>            :     0U, // NEGv1i64</a>
<a name="3556"><span class="lineNum">    3556 </span>            :     0U, // NEGv2i32</a>
<a name="3557"><span class="lineNum">    3557 </span>            :     0U, // NEGv2i64</a>
<a name="3558"><span class="lineNum">    3558 </span>            :     0U, // NEGv4i16</a>
<a name="3559"><span class="lineNum">    3559 </span>            :     0U, // NEGv4i32</a>
<a name="3560"><span class="lineNum">    3560 </span>            :     0U, // NEGv8i16</a>
<a name="3561"><span class="lineNum">    3561 </span>            :     0U, // NEGv8i8</a>
<a name="3562"><span class="lineNum">    3562 </span>            :     0U, // NOTv16i8</a>
<a name="3563"><span class="lineNum">    3563 </span>            :     0U, // NOTv8i8</a>
<a name="3564"><span class="lineNum">    3564 </span>            :     0U, // ORNWrr</a>
<a name="3565"><span class="lineNum">    3565 </span>            :     33U,        // ORNWrs</a>
<a name="3566"><span class="lineNum">    3566 </span>            :     0U, // ORNXrr</a>
<a name="3567"><span class="lineNum">    3567 </span>            :     33U,        // ORNXrs</a>
<a name="3568"><span class="lineNum">    3568 </span>            :     1033U,      // ORNv16i8</a>
<a name="3569"><span class="lineNum">    3569 </span>            :     1801U,      // ORNv8i8</a>
<a name="3570"><span class="lineNum">    3570 </span>            :     49U,        // ORRWri</a>
<a name="3571"><span class="lineNum">    3571 </span>            :     0U, // ORRWrr</a>
<a name="3572"><span class="lineNum">    3572 </span>            :     33U,        // ORRWrs</a>
<a name="3573"><span class="lineNum">    3573 </span>            :     57U,        // ORRXri</a>
<a name="3574"><span class="lineNum">    3574 </span>            :     0U, // ORRXrr</a>
<a name="3575"><span class="lineNum">    3575 </span>            :     33U,        // ORRXrs</a>
<a name="3576"><span class="lineNum">    3576 </span>            :     1033U,      // ORRv16i8</a>
<a name="3577"><span class="lineNum">    3577 </span>            :     0U, // ORRv2i32</a>
<a name="3578"><span class="lineNum">    3578 </span>            :     0U, // ORRv4i16</a>
<a name="3579"><span class="lineNum">    3579 </span>            :     0U, // ORRv4i32</a>
<a name="3580"><span class="lineNum">    3580 </span>            :     0U, // ORRv8i16</a>
<a name="3581"><span class="lineNum">    3581 </span>            :     1801U,      // ORRv8i8</a>
<a name="3582"><span class="lineNum">    3582 </span>            :     1033U,      // PMULLv16i8</a>
<a name="3583"><span class="lineNum">    3583 </span>            :     0U, // PMULLv1i64</a>
<a name="3584"><span class="lineNum">    3584 </span>            :     0U, // PMULLv2i64</a>
<a name="3585"><span class="lineNum">    3585 </span>            :     1801U,      // PMULLv8i8</a>
<a name="3586"><span class="lineNum">    3586 </span>            :     1033U,      // PMULv16i8</a>
<a name="3587"><span class="lineNum">    3587 </span>            :     1801U,      // PMULv8i8</a>
<a name="3588"><span class="lineNum">    3588 </span>            :     0U, // PRFMl</a>
<a name="3589"><span class="lineNum">    3589 </span>            :     108801U,    // PRFMroW</a>
<a name="3590"><span class="lineNum">    3590 </span>            :     116993U,    // PRFMroX</a>
<a name="3591"><span class="lineNum">    3591 </span>            :     97U,        // PRFMui</a>
<a name="3592"><span class="lineNum">    3592 </span>            :     3585U,      // PRFUMi</a>
<a name="3593"><span class="lineNum">    3593 </span>            :     265U,       // RADDHNv2i64_v2i32</a>
<a name="3594"><span class="lineNum">    3594 </span>            :     273U,       // RADDHNv2i64_v4i32</a>
<a name="3595"><span class="lineNum">    3595 </span>            :     521U,       // RADDHNv4i32_v4i16</a>
<a name="3596"><span class="lineNum">    3596 </span>            :     529U,       // RADDHNv4i32_v8i16</a>
<a name="3597"><span class="lineNum">    3597 </span>            :     785U,       // RADDHNv8i16_v16i8</a>
<a name="3598"><span class="lineNum">    3598 </span>            :     777U,       // RADDHNv8i16_v8i8</a>
<a name="3599"><span class="lineNum">    3599 </span>            :     0U, // RBITWr</a>
<a name="3600"><span class="lineNum">    3600 </span>            :     0U, // RBITXr</a>
<a name="3601"><span class="lineNum">    3601 </span>            :     0U, // RBITv16i8</a>
<a name="3602"><span class="lineNum">    3602 </span>            :     0U, // RBITv8i8</a>
<a name="3603"><span class="lineNum">    3603 </span>            :     0U, // RET</a>
<a name="3604"><span class="lineNum">    3604 </span>            :     0U, // RET_ReallyLR</a>
<a name="3605"><span class="lineNum">    3605 </span>            :     0U, // REV16Wr</a>
<a name="3606"><span class="lineNum">    3606 </span>            :     0U, // REV16Xr</a>
<a name="3607"><span class="lineNum">    3607 </span>            :     0U, // REV16v16i8</a>
<a name="3608"><span class="lineNum">    3608 </span>            :     0U, // REV16v8i8</a>
<a name="3609"><span class="lineNum">    3609 </span>            :     0U, // REV32Xr</a>
<a name="3610"><span class="lineNum">    3610 </span>            :     0U, // REV32v16i8</a>
<a name="3611"><span class="lineNum">    3611 </span>            :     0U, // REV32v4i16</a>
<a name="3612"><span class="lineNum">    3612 </span>            :     0U, // REV32v8i16</a>
<a name="3613"><span class="lineNum">    3613 </span>            :     0U, // REV32v8i8</a>
<a name="3614"><span class="lineNum">    3614 </span>            :     0U, // REV64v16i8</a>
<a name="3615"><span class="lineNum">    3615 </span>            :     0U, // REV64v2i32</a>
<a name="3616"><span class="lineNum">    3616 </span>            :     0U, // REV64v4i16</a>
<a name="3617"><span class="lineNum">    3617 </span>            :     0U, // REV64v4i32</a>
<a name="3618"><span class="lineNum">    3618 </span>            :     0U, // REV64v8i16</a>
<a name="3619"><span class="lineNum">    3619 </span>            :     0U, // REV64v8i8</a>
<a name="3620"><span class="lineNum">    3620 </span>            :     0U, // REVWr</a>
<a name="3621"><span class="lineNum">    3621 </span>            :     0U, // REVXr</a>
<a name="3622"><span class="lineNum">    3622 </span>            :     1U, // RORVWr</a>
<a name="3623"><span class="lineNum">    3623 </span>            :     1U, // RORVXr</a>
<a name="3624"><span class="lineNum">    3624 </span>            :     65U,        // RSHRNv16i8_shift</a>
<a name="3625"><span class="lineNum">    3625 </span>            :     1U, // RSHRNv2i32_shift</a>
<a name="3626"><span class="lineNum">    3626 </span>            :     1U, // RSHRNv4i16_shift</a>
<a name="3627"><span class="lineNum">    3627 </span>            :     65U,        // RSHRNv4i32_shift</a>
<a name="3628"><span class="lineNum">    3628 </span>            :     65U,        // RSHRNv8i16_shift</a>
<a name="3629"><span class="lineNum">    3629 </span>            :     1U, // RSHRNv8i8_shift</a>
<a name="3630"><span class="lineNum">    3630 </span>            :     265U,       // RSUBHNv2i64_v2i32</a>
<a name="3631"><span class="lineNum">    3631 </span>            :     273U,       // RSUBHNv2i64_v4i32</a>
<a name="3632"><span class="lineNum">    3632 </span>            :     521U,       // RSUBHNv4i32_v4i16</a>
<a name="3633"><span class="lineNum">    3633 </span>            :     529U,       // RSUBHNv4i32_v8i16</a>
<a name="3634"><span class="lineNum">    3634 </span>            :     785U,       // RSUBHNv8i16_v16i8</a>
<a name="3635"><span class="lineNum">    3635 </span>            :     777U,       // RSUBHNv8i16_v8i8</a>
<a name="3636"><span class="lineNum">    3636 </span>            :     1041U,      // SABALv16i8_v8i16</a>
<a name="3637"><span class="lineNum">    3637 </span>            :     1297U,      // SABALv2i32_v2i64</a>
<a name="3638"><span class="lineNum">    3638 </span>            :     1553U,      // SABALv4i16_v4i32</a>
<a name="3639"><span class="lineNum">    3639 </span>            :     529U,       // SABALv4i32_v2i64</a>
<a name="3640"><span class="lineNum">    3640 </span>            :     785U,       // SABALv8i16_v4i32</a>
<a name="3641"><span class="lineNum">    3641 </span>            :     1809U,      // SABALv8i8_v8i16</a>
<a name="3642"><span class="lineNum">    3642 </span>            :     1041U,      // SABAv16i8</a>
<a name="3643"><span class="lineNum">    3643 </span>            :     1297U,      // SABAv2i32</a>
<a name="3644"><span class="lineNum">    3644 </span>            :     1553U,      // SABAv4i16</a>
<a name="3645"><span class="lineNum">    3645 </span>            :     529U,       // SABAv4i32</a>
<a name="3646"><span class="lineNum">    3646 </span>            :     785U,       // SABAv8i16</a>
<a name="3647"><span class="lineNum">    3647 </span>            :     1809U,      // SABAv8i8</a>
<a name="3648"><span class="lineNum">    3648 </span>            :     1033U,      // SABDLv16i8_v8i16</a>
<a name="3649"><span class="lineNum">    3649 </span>            :     1289U,      // SABDLv2i32_v2i64</a>
<a name="3650"><span class="lineNum">    3650 </span>            :     1545U,      // SABDLv4i16_v4i32</a>
<a name="3651"><span class="lineNum">    3651 </span>            :     521U,       // SABDLv4i32_v2i64</a>
<a name="3652"><span class="lineNum">    3652 </span>            :     777U,       // SABDLv8i16_v4i32</a>
<a name="3653"><span class="lineNum">    3653 </span>            :     1801U,      // SABDLv8i8_v8i16</a>
<a name="3654"><span class="lineNum">    3654 </span>            :     1033U,      // SABDv16i8</a>
<a name="3655"><span class="lineNum">    3655 </span>            :     1289U,      // SABDv2i32</a>
<a name="3656"><span class="lineNum">    3656 </span>            :     1545U,      // SABDv4i16</a>
<a name="3657"><span class="lineNum">    3657 </span>            :     521U,       // SABDv4i32</a>
<a name="3658"><span class="lineNum">    3658 </span>            :     777U,       // SABDv8i16</a>
<a name="3659"><span class="lineNum">    3659 </span>            :     1801U,      // SABDv8i8</a>
<a name="3660"><span class="lineNum">    3660 </span>            :     0U, // SADALPv16i8_v8i16</a>
<a name="3661"><span class="lineNum">    3661 </span>            :     0U, // SADALPv2i32_v1i64</a>
<a name="3662"><span class="lineNum">    3662 </span>            :     0U, // SADALPv4i16_v2i32</a>
<a name="3663"><span class="lineNum">    3663 </span>            :     0U, // SADALPv4i32_v2i64</a>
<a name="3664"><span class="lineNum">    3664 </span>            :     0U, // SADALPv8i16_v4i32</a>
<a name="3665"><span class="lineNum">    3665 </span>            :     0U, // SADALPv8i8_v4i16</a>
<a name="3666"><span class="lineNum">    3666 </span>            :     0U, // SADDLPv16i8_v8i16</a>
<a name="3667"><span class="lineNum">    3667 </span>            :     0U, // SADDLPv2i32_v1i64</a>
<a name="3668"><span class="lineNum">    3668 </span>            :     0U, // SADDLPv4i16_v2i32</a>
<a name="3669"><span class="lineNum">    3669 </span>            :     0U, // SADDLPv4i32_v2i64</a>
<a name="3670"><span class="lineNum">    3670 </span>            :     0U, // SADDLPv8i16_v4i32</a>
<a name="3671"><span class="lineNum">    3671 </span>            :     0U, // SADDLPv8i8_v4i16</a>
<a name="3672"><span class="lineNum">    3672 </span>            :     0U, // SADDLVv16i8v</a>
<a name="3673"><span class="lineNum">    3673 </span>            :     0U, // SADDLVv4i16v</a>
<a name="3674"><span class="lineNum">    3674 </span>            :     0U, // SADDLVv4i32v</a>
<a name="3675"><span class="lineNum">    3675 </span>            :     0U, // SADDLVv8i16v</a>
<a name="3676"><span class="lineNum">    3676 </span>            :     0U, // SADDLVv8i8v</a>
<a name="3677"><span class="lineNum">    3677 </span>            :     1033U,      // SADDLv16i8_v8i16</a>
<a name="3678"><span class="lineNum">    3678 </span>            :     1289U,      // SADDLv2i32_v2i64</a>
<a name="3679"><span class="lineNum">    3679 </span>            :     1545U,      // SADDLv4i16_v4i32</a>
<a name="3680"><span class="lineNum">    3680 </span>            :     521U,       // SADDLv4i32_v2i64</a>
<a name="3681"><span class="lineNum">    3681 </span>            :     777U,       // SADDLv8i16_v4i32</a>
<a name="3682"><span class="lineNum">    3682 </span>            :     1801U,      // SADDLv8i8_v8i16</a>
<a name="3683"><span class="lineNum">    3683 </span>            :     1033U,      // SADDWv16i8_v8i16</a>
<a name="3684"><span class="lineNum">    3684 </span>            :     1289U,      // SADDWv2i32_v2i64</a>
<a name="3685"><span class="lineNum">    3685 </span>            :     1545U,      // SADDWv4i16_v4i32</a>
<a name="3686"><span class="lineNum">    3686 </span>            :     521U,       // SADDWv4i32_v2i64</a>
<a name="3687"><span class="lineNum">    3687 </span>            :     777U,       // SADDWv8i16_v4i32</a>
<a name="3688"><span class="lineNum">    3688 </span>            :     1801U,      // SADDWv8i8_v8i16</a>
<a name="3689"><span class="lineNum">    3689 </span>            :     1U, // SBCSWr</a>
<a name="3690"><span class="lineNum">    3690 </span>            :     1U, // SBCSXr</a>
<a name="3691"><span class="lineNum">    3691 </span>            :     1U, // SBCWr</a>
<a name="3692"><span class="lineNum">    3692 </span>            :     1U, // SBCXr</a>
<a name="3693"><span class="lineNum">    3693 </span>            :     18689U,     // SBFMWri</a>
<a name="3694"><span class="lineNum">    3694 </span>            :     18689U,     // SBFMXri</a>
<a name="3695"><span class="lineNum">    3695 </span>            :     1U, // SCVTFSWDri</a>
<a name="3696"><span class="lineNum">    3696 </span>            :     1U, // SCVTFSWSri</a>
<a name="3697"><span class="lineNum">    3697 </span>            :     1U, // SCVTFSXDri</a>
<a name="3698"><span class="lineNum">    3698 </span>            :     1U, // SCVTFSXSri</a>
<a name="3699"><span class="lineNum">    3699 </span>            :     0U, // SCVTFUWDri</a>
<a name="3700"><span class="lineNum">    3700 </span>            :     0U, // SCVTFUWSri</a>
<a name="3701"><span class="lineNum">    3701 </span>            :     0U, // SCVTFUXDri</a>
<a name="3702"><span class="lineNum">    3702 </span>            :     0U, // SCVTFUXSri</a>
<a name="3703"><span class="lineNum">    3703 </span>            :     1U, // SCVTFd</a>
<a name="3704"><span class="lineNum">    3704 </span>            :     1U, // SCVTFs</a>
<a name="3705"><span class="lineNum">    3705 </span>            :     0U, // SCVTFv1i32</a>
<a name="3706"><span class="lineNum">    3706 </span>            :     0U, // SCVTFv1i64</a>
<a name="3707"><span class="lineNum">    3707 </span>            :     0U, // SCVTFv2f32</a>
<a name="3708"><span class="lineNum">    3708 </span>            :     0U, // SCVTFv2f64</a>
<a name="3709"><span class="lineNum">    3709 </span>            :     1U, // SCVTFv2i32_shift</a>
<a name="3710"><span class="lineNum">    3710 </span>            :     1U, // SCVTFv2i64_shift</a>
<a name="3711"><span class="lineNum">    3711 </span>            :     0U, // SCVTFv4f32</a>
<a name="3712"><span class="lineNum">    3712 </span>            :     1U, // SCVTFv4i32_shift</a>
<a name="3713"><span class="lineNum">    3713 </span>            :     1U, // SDIVWr</a>
<a name="3714"><span class="lineNum">    3714 </span>            :     1U, // SDIVXr</a>
<a name="3715"><span class="lineNum">    3715 </span>            :     1U, // SDIV_IntWr</a>
<a name="3716"><span class="lineNum">    3716 </span>            :     1U, // SDIV_IntXr</a>
<a name="3717"><span class="lineNum">    3717 </span>            :     529U,       // SHA1Crrr</a>
<a name="3718"><span class="lineNum">    3718 </span>            :     0U, // SHA1Hrr</a>
<a name="3719"><span class="lineNum">    3719 </span>            :     529U,       // SHA1Mrrr</a>
<a name="3720"><span class="lineNum">    3720 </span>            :     529U,       // SHA1Prrr</a>
<a name="3721"><span class="lineNum">    3721 </span>            :     529U,       // SHA1SU0rrr</a>
<a name="3722"><span class="lineNum">    3722 </span>            :     0U, // SHA1SU1rr</a>
<a name="3723"><span class="lineNum">    3723 </span>            :     529U,       // SHA256H2rrr</a>
<a name="3724"><span class="lineNum">    3724 </span>            :     529U,       // SHA256Hrrr</a>
<a name="3725"><span class="lineNum">    3725 </span>            :     0U, // SHA256SU0rr</a>
<a name="3726"><span class="lineNum">    3726 </span>            :     529U,       // SHA256SU1rrr</a>
<a name="3727"><span class="lineNum">    3727 </span>            :     1033U,      // SHADDv16i8</a>
<a name="3728"><span class="lineNum">    3728 </span>            :     1289U,      // SHADDv2i32</a>
<a name="3729"><span class="lineNum">    3729 </span>            :     1545U,      // SHADDv4i16</a>
<a name="3730"><span class="lineNum">    3730 </span>            :     521U,       // SHADDv4i32</a>
<a name="3731"><span class="lineNum">    3731 </span>            :     777U,       // SHADDv8i16</a>
<a name="3732"><span class="lineNum">    3732 </span>            :     1801U,      // SHADDv8i8</a>
<a name="3733"><span class="lineNum">    3733 </span>            :     4U, // SHLLv16i8</a>
<a name="3734"><span class="lineNum">    3734 </span>            :     4U, // SHLLv2i32</a>
<a name="3735"><span class="lineNum">    3735 </span>            :     4U, // SHLLv4i16</a>
<a name="3736"><span class="lineNum">    3736 </span>            :     4U, // SHLLv4i32</a>
<a name="3737"><span class="lineNum">    3737 </span>            :     5U, // SHLLv8i16</a>
<a name="3738"><span class="lineNum">    3738 </span>            :     5U, // SHLLv8i8</a>
<a name="3739"><span class="lineNum">    3739 </span>            :     1U, // SHLd</a>
<a name="3740"><span class="lineNum">    3740 </span>            :     1U, // SHLv16i8_shift</a>
<a name="3741"><span class="lineNum">    3741 </span>            :     1U, // SHLv2i32_shift</a>
<a name="3742"><span class="lineNum">    3742 </span>            :     1U, // SHLv2i64_shift</a>
<a name="3743"><span class="lineNum">    3743 </span>            :     1U, // SHLv4i16_shift</a>
<a name="3744"><span class="lineNum">    3744 </span>            :     1U, // SHLv4i32_shift</a>
<a name="3745"><span class="lineNum">    3745 </span>            :     1U, // SHLv8i16_shift</a>
<a name="3746"><span class="lineNum">    3746 </span>            :     1U, // SHLv8i8_shift</a>
<a name="3747"><span class="lineNum">    3747 </span>            :     65U,        // SHRNv16i8_shift</a>
<a name="3748"><span class="lineNum">    3748 </span>            :     1U, // SHRNv2i32_shift</a>
<a name="3749"><span class="lineNum">    3749 </span>            :     1U, // SHRNv4i16_shift</a>
<a name="3750"><span class="lineNum">    3750 </span>            :     65U,        // SHRNv4i32_shift</a>
<a name="3751"><span class="lineNum">    3751 </span>            :     65U,        // SHRNv8i16_shift</a>
<a name="3752"><span class="lineNum">    3752 </span>            :     1U, // SHRNv8i8_shift</a>
<a name="3753"><span class="lineNum">    3753 </span>            :     1033U,      // SHSUBv16i8</a>
<a name="3754"><span class="lineNum">    3754 </span>            :     1289U,      // SHSUBv2i32</a>
<a name="3755"><span class="lineNum">    3755 </span>            :     1545U,      // SHSUBv4i16</a>
<a name="3756"><span class="lineNum">    3756 </span>            :     521U,       // SHSUBv4i32</a>
<a name="3757"><span class="lineNum">    3757 </span>            :     777U,       // SHSUBv8i16</a>
<a name="3758"><span class="lineNum">    3758 </span>            :     1801U,      // SHSUBv8i8</a>
<a name="3759"><span class="lineNum">    3759 </span>            :     65U,        // SLId</a>
<a name="3760"><span class="lineNum">    3760 </span>            :     65U,        // SLIv16i8_shift</a>
<a name="3761"><span class="lineNum">    3761 </span>            :     65U,        // SLIv2i32_shift</a>
<a name="3762"><span class="lineNum">    3762 </span>            :     65U,        // SLIv2i64_shift</a>
<a name="3763"><span class="lineNum">    3763 </span>            :     65U,        // SLIv4i16_shift</a>
<a name="3764"><span class="lineNum">    3764 </span>            :     65U,        // SLIv4i32_shift</a>
<a name="3765"><span class="lineNum">    3765 </span>            :     65U,        // SLIv8i16_shift</a>
<a name="3766"><span class="lineNum">    3766 </span>            :     65U,        // SLIv8i8_shift</a>
<a name="3767"><span class="lineNum">    3767 </span>            :     18689U,     // SMADDLrrr</a>
<a name="3768"><span class="lineNum">    3768 </span>            :     1033U,      // SMAXPv16i8</a>
<a name="3769"><span class="lineNum">    3769 </span>            :     1289U,      // SMAXPv2i32</a>
<a name="3770"><span class="lineNum">    3770 </span>            :     1545U,      // SMAXPv4i16</a>
<a name="3771"><span class="lineNum">    3771 </span>            :     521U,       // SMAXPv4i32</a>
<a name="3772"><span class="lineNum">    3772 </span>            :     777U,       // SMAXPv8i16</a>
<a name="3773"><span class="lineNum">    3773 </span>            :     1801U,      // SMAXPv8i8</a>
<a name="3774"><span class="lineNum">    3774 </span>            :     0U, // SMAXVv16i8v</a>
<a name="3775"><span class="lineNum">    3775 </span>            :     0U, // SMAXVv4i16v</a>
<a name="3776"><span class="lineNum">    3776 </span>            :     0U, // SMAXVv4i32v</a>
<a name="3777"><span class="lineNum">    3777 </span>            :     0U, // SMAXVv8i16v</a>
<a name="3778"><span class="lineNum">    3778 </span>            :     0U, // SMAXVv8i8v</a>
<a name="3779"><span class="lineNum">    3779 </span>            :     1033U,      // SMAXv16i8</a>
<a name="3780"><span class="lineNum">    3780 </span>            :     1289U,      // SMAXv2i32</a>
<a name="3781"><span class="lineNum">    3781 </span>            :     1545U,      // SMAXv4i16</a>
<a name="3782"><span class="lineNum">    3782 </span>            :     521U,       // SMAXv4i32</a>
<a name="3783"><span class="lineNum">    3783 </span>            :     777U,       // SMAXv8i16</a>
<a name="3784"><span class="lineNum">    3784 </span>            :     1801U,      // SMAXv8i8</a>
<a name="3785"><span class="lineNum">    3785 </span>            :     0U, // SMC</a>
<a name="3786"><span class="lineNum">    3786 </span>            :     1033U,      // SMINPv16i8</a>
<a name="3787"><span class="lineNum">    3787 </span>            :     1289U,      // SMINPv2i32</a>
<a name="3788"><span class="lineNum">    3788 </span>            :     1545U,      // SMINPv4i16</a>
<a name="3789"><span class="lineNum">    3789 </span>            :     521U,       // SMINPv4i32</a>
<a name="3790"><span class="lineNum">    3790 </span>            :     777U,       // SMINPv8i16</a>
<a name="3791"><span class="lineNum">    3791 </span>            :     1801U,      // SMINPv8i8</a>
<a name="3792"><span class="lineNum">    3792 </span>            :     0U, // SMINVv16i8v</a>
<a name="3793"><span class="lineNum">    3793 </span>            :     0U, // SMINVv4i16v</a>
<a name="3794"><span class="lineNum">    3794 </span>            :     0U, // SMINVv4i32v</a>
<a name="3795"><span class="lineNum">    3795 </span>            :     0U, // SMINVv8i16v</a>
<a name="3796"><span class="lineNum">    3796 </span>            :     0U, // SMINVv8i8v</a>
<a name="3797"><span class="lineNum">    3797 </span>            :     1033U,      // SMINv16i8</a>
<a name="3798"><span class="lineNum">    3798 </span>            :     1289U,      // SMINv2i32</a>
<a name="3799"><span class="lineNum">    3799 </span>            :     1545U,      // SMINv4i16</a>
<a name="3800"><span class="lineNum">    3800 </span>            :     521U,       // SMINv4i32</a>
<a name="3801"><span class="lineNum">    3801 </span>            :     777U,       // SMINv8i16</a>
<a name="3802"><span class="lineNum">    3802 </span>            :     1801U,      // SMINv8i8</a>
<a name="3803"><span class="lineNum">    3803 </span>            :     1041U,      // SMLALv16i8_v8i16</a>
<a name="3804"><span class="lineNum">    3804 </span>            :     27665U,     // SMLALv2i32_indexed</a>
<a name="3805"><span class="lineNum">    3805 </span>            :     1297U,      // SMLALv2i32_v2i64</a>
<a name="3806"><span class="lineNum">    3806 </span>            :     28945U,     // SMLALv4i16_indexed</a>
<a name="3807"><span class="lineNum">    3807 </span>            :     1553U,      // SMLALv4i16_v4i32</a>
<a name="3808"><span class="lineNum">    3808 </span>            :     27665U,     // SMLALv4i32_indexed</a>
<a name="3809"><span class="lineNum">    3809 </span>            :     529U,       // SMLALv4i32_v2i64</a>
<a name="3810"><span class="lineNum">    3810 </span>            :     28945U,     // SMLALv8i16_indexed</a>
<a name="3811"><span class="lineNum">    3811 </span>            :     785U,       // SMLALv8i16_v4i32</a>
<a name="3812"><span class="lineNum">    3812 </span>            :     1809U,      // SMLALv8i8_v8i16</a>
<a name="3813"><span class="lineNum">    3813 </span>            :     1041U,      // SMLSLv16i8_v8i16</a>
<a name="3814"><span class="lineNum">    3814 </span>            :     27665U,     // SMLSLv2i32_indexed</a>
<a name="3815"><span class="lineNum">    3815 </span>            :     1297U,      // SMLSLv2i32_v2i64</a>
<a name="3816"><span class="lineNum">    3816 </span>            :     28945U,     // SMLSLv4i16_indexed</a>
<a name="3817"><span class="lineNum">    3817 </span>            :     1553U,      // SMLSLv4i16_v4i32</a>
<a name="3818"><span class="lineNum">    3818 </span>            :     27665U,     // SMLSLv4i32_indexed</a>
<a name="3819"><span class="lineNum">    3819 </span>            :     529U,       // SMLSLv4i32_v2i64</a>
<a name="3820"><span class="lineNum">    3820 </span>            :     28945U,     // SMLSLv8i16_indexed</a>
<a name="3821"><span class="lineNum">    3821 </span>            :     785U,       // SMLSLv8i16_v4i32</a>
<a name="3822"><span class="lineNum">    3822 </span>            :     1809U,      // SMLSLv8i8_v8i16</a>
<a name="3823"><span class="lineNum">    3823 </span>            :     75U,        // SMOVvi16to32</a>
<a name="3824"><span class="lineNum">    3824 </span>            :     75U,        // SMOVvi16to64</a>
<a name="3825"><span class="lineNum">    3825 </span>            :     75U,        // SMOVvi32to64</a>
<a name="3826"><span class="lineNum">    3826 </span>            :     75U,        // SMOVvi8to32</a>
<a name="3827"><span class="lineNum">    3827 </span>            :     75U,        // SMOVvi8to64</a>
<a name="3828"><span class="lineNum">    3828 </span>            :     18689U,     // SMSUBLrrr</a>
<a name="3829"><span class="lineNum">    3829 </span>            :     1U, // SMULHrr</a>
<a name="3830"><span class="lineNum">    3830 </span>            :     1033U,      // SMULLv16i8_v8i16</a>
<a name="3831"><span class="lineNum">    3831 </span>            :     35849U,     // SMULLv2i32_indexed</a>
<a name="3832"><span class="lineNum">    3832 </span>            :     1289U,      // SMULLv2i32_v2i64</a>
<a name="3833"><span class="lineNum">    3833 </span>            :     37129U,     // SMULLv4i16_indexed</a>
<a name="3834"><span class="lineNum">    3834 </span>            :     1545U,      // SMULLv4i16_v4i32</a>
<a name="3835"><span class="lineNum">    3835 </span>            :     35849U,     // SMULLv4i32_indexed</a>
<a name="3836"><span class="lineNum">    3836 </span>            :     521U,       // SMULLv4i32_v2i64</a>
<a name="3837"><span class="lineNum">    3837 </span>            :     37129U,     // SMULLv8i16_indexed</a>
<a name="3838"><span class="lineNum">    3838 </span>            :     777U,       // SMULLv8i16_v4i32</a>
<a name="3839"><span class="lineNum">    3839 </span>            :     1801U,      // SMULLv8i8_v8i16</a>
<a name="3840"><span class="lineNum">    3840 </span>            :     0U, // SQABSv16i8</a>
<a name="3841"><span class="lineNum">    3841 </span>            :     0U, // SQABSv1i16</a>
<a name="3842"><span class="lineNum">    3842 </span>            :     0U, // SQABSv1i32</a>
<a name="3843"><span class="lineNum">    3843 </span>            :     0U, // SQABSv1i64</a>
<a name="3844"><span class="lineNum">    3844 </span>            :     0U, // SQABSv1i8</a>
<a name="3845"><span class="lineNum">    3845 </span>            :     0U, // SQABSv2i32</a>
<a name="3846"><span class="lineNum">    3846 </span>            :     0U, // SQABSv2i64</a>
<a name="3847"><span class="lineNum">    3847 </span>            :     0U, // SQABSv4i16</a>
<a name="3848"><span class="lineNum">    3848 </span>            :     0U, // SQABSv4i32</a>
<a name="3849"><span class="lineNum">    3849 </span>            :     0U, // SQABSv8i16</a>
<a name="3850"><span class="lineNum">    3850 </span>            :     0U, // SQABSv8i8</a>
<a name="3851"><span class="lineNum">    3851 </span>            :     1033U,      // SQADDv16i8</a>
<a name="3852"><span class="lineNum">    3852 </span>            :     1U, // SQADDv1i16</a>
<a name="3853"><span class="lineNum">    3853 </span>            :     1U, // SQADDv1i32</a>
<a name="3854"><span class="lineNum">    3854 </span>            :     1U, // SQADDv1i64</a>
<a name="3855"><span class="lineNum">    3855 </span>            :     1U, // SQADDv1i8</a>
<a name="3856"><span class="lineNum">    3856 </span>            :     1289U,      // SQADDv2i32</a>
<a name="3857"><span class="lineNum">    3857 </span>            :     265U,       // SQADDv2i64</a>
<a name="3858"><span class="lineNum">    3858 </span>            :     1545U,      // SQADDv4i16</a>
<a name="3859"><span class="lineNum">    3859 </span>            :     521U,       // SQADDv4i32</a>
<a name="3860"><span class="lineNum">    3860 </span>            :     777U,       // SQADDv8i16</a>
<a name="3861"><span class="lineNum">    3861 </span>            :     1801U,      // SQADDv8i8</a>
<a name="3862"><span class="lineNum">    3862 </span>            :     65U,        // SQDMLALi16</a>
<a name="3863"><span class="lineNum">    3863 </span>            :     65U,        // SQDMLALi32</a>
<a name="3864"><span class="lineNum">    3864 </span>            :     28945U,     // SQDMLALv1i32_indexed</a>
<a name="3865"><span class="lineNum">    3865 </span>            :     27665U,     // SQDMLALv1i64_indexed</a>
<a name="3866"><span class="lineNum">    3866 </span>            :     27665U,     // SQDMLALv2i32_indexed</a>
<a name="3867"><span class="lineNum">    3867 </span>            :     1297U,      // SQDMLALv2i32_v2i64</a>
<a name="3868"><span class="lineNum">    3868 </span>            :     28945U,     // SQDMLALv4i16_indexed</a>
<a name="3869"><span class="lineNum">    3869 </span>            :     1553U,      // SQDMLALv4i16_v4i32</a>
<a name="3870"><span class="lineNum">    3870 </span>            :     27665U,     // SQDMLALv4i32_indexed</a>
<a name="3871"><span class="lineNum">    3871 </span>            :     529U,       // SQDMLALv4i32_v2i64</a>
<a name="3872"><span class="lineNum">    3872 </span>            :     28945U,     // SQDMLALv8i16_indexed</a>
<a name="3873"><span class="lineNum">    3873 </span>            :     785U,       // SQDMLALv8i16_v4i32</a>
<a name="3874"><span class="lineNum">    3874 </span>            :     65U,        // SQDMLSLi16</a>
<a name="3875"><span class="lineNum">    3875 </span>            :     65U,        // SQDMLSLi32</a>
<a name="3876"><span class="lineNum">    3876 </span>            :     28945U,     // SQDMLSLv1i32_indexed</a>
<a name="3877"><span class="lineNum">    3877 </span>            :     27665U,     // SQDMLSLv1i64_indexed</a>
<a name="3878"><span class="lineNum">    3878 </span>            :     27665U,     // SQDMLSLv2i32_indexed</a>
<a name="3879"><span class="lineNum">    3879 </span>            :     1297U,      // SQDMLSLv2i32_v2i64</a>
<a name="3880"><span class="lineNum">    3880 </span>            :     28945U,     // SQDMLSLv4i16_indexed</a>
<a name="3881"><span class="lineNum">    3881 </span>            :     1553U,      // SQDMLSLv4i16_v4i32</a>
<a name="3882"><span class="lineNum">    3882 </span>            :     27665U,     // SQDMLSLv4i32_indexed</a>
<a name="3883"><span class="lineNum">    3883 </span>            :     529U,       // SQDMLSLv4i32_v2i64</a>
<a name="3884"><span class="lineNum">    3884 </span>            :     28945U,     // SQDMLSLv8i16_indexed</a>
<a name="3885"><span class="lineNum">    3885 </span>            :     785U,       // SQDMLSLv8i16_v4i32</a>
<a name="3886"><span class="lineNum">    3886 </span>            :     1U, // SQDMULHv1i16</a>
<a name="3887"><span class="lineNum">    3887 </span>            :     37129U,     // SQDMULHv1i16_indexed</a>
<a name="3888"><span class="lineNum">    3888 </span>            :     1U, // SQDMULHv1i32</a>
<a name="3889"><span class="lineNum">    3889 </span>            :     35849U,     // SQDMULHv1i32_indexed</a>
<a name="3890"><span class="lineNum">    3890 </span>            :     1289U,      // SQDMULHv2i32</a>
<a name="3891"><span class="lineNum">    3891 </span>            :     35849U,     // SQDMULHv2i32_indexed</a>
<a name="3892"><span class="lineNum">    3892 </span>            :     1545U,      // SQDMULHv4i16</a>
<a name="3893"><span class="lineNum">    3893 </span>            :     37129U,     // SQDMULHv4i16_indexed</a>
<a name="3894"><span class="lineNum">    3894 </span>            :     521U,       // SQDMULHv4i32</a>
<a name="3895"><span class="lineNum">    3895 </span>            :     35849U,     // SQDMULHv4i32_indexed</a>
<a name="3896"><span class="lineNum">    3896 </span>            :     777U,       // SQDMULHv8i16</a>
<a name="3897"><span class="lineNum">    3897 </span>            :     37129U,     // SQDMULHv8i16_indexed</a>
<a name="3898"><span class="lineNum">    3898 </span>            :     1U, // SQDMULLi16</a>
<a name="3899"><span class="lineNum">    3899 </span>            :     1U, // SQDMULLi32</a>
<a name="3900"><span class="lineNum">    3900 </span>            :     37129U,     // SQDMULLv1i32_indexed</a>
<a name="3901"><span class="lineNum">    3901 </span>            :     35849U,     // SQDMULLv1i64_indexed</a>
<a name="3902"><span class="lineNum">    3902 </span>            :     35849U,     // SQDMULLv2i32_indexed</a>
<a name="3903"><span class="lineNum">    3903 </span>            :     1289U,      // SQDMULLv2i32_v2i64</a>
<a name="3904"><span class="lineNum">    3904 </span>            :     37129U,     // SQDMULLv4i16_indexed</a>
<a name="3905"><span class="lineNum">    3905 </span>            :     1545U,      // SQDMULLv4i16_v4i32</a>
<a name="3906"><span class="lineNum">    3906 </span>            :     35849U,     // SQDMULLv4i32_indexed</a>
<a name="3907"><span class="lineNum">    3907 </span>            :     521U,       // SQDMULLv4i32_v2i64</a>
<a name="3908"><span class="lineNum">    3908 </span>            :     37129U,     // SQDMULLv8i16_indexed</a>
<a name="3909"><span class="lineNum">    3909 </span>            :     777U,       // SQDMULLv8i16_v4i32</a>
<a name="3910"><span class="lineNum">    3910 </span>            :     0U, // SQNEGv16i8</a>
<a name="3911"><span class="lineNum">    3911 </span>            :     0U, // SQNEGv1i16</a>
<a name="3912"><span class="lineNum">    3912 </span>            :     0U, // SQNEGv1i32</a>
<a name="3913"><span class="lineNum">    3913 </span>            :     0U, // SQNEGv1i64</a>
<a name="3914"><span class="lineNum">    3914 </span>            :     0U, // SQNEGv1i8</a>
<a name="3915"><span class="lineNum">    3915 </span>            :     0U, // SQNEGv2i32</a>
<a name="3916"><span class="lineNum">    3916 </span>            :     0U, // SQNEGv2i64</a>
<a name="3917"><span class="lineNum">    3917 </span>            :     0U, // SQNEGv4i16</a>
<a name="3918"><span class="lineNum">    3918 </span>            :     0U, // SQNEGv4i32</a>
<a name="3919"><span class="lineNum">    3919 </span>            :     0U, // SQNEGv8i16</a>
<a name="3920"><span class="lineNum">    3920 </span>            :     0U, // SQNEGv8i8</a>
<a name="3921"><span class="lineNum">    3921 </span>            :     1U, // SQRDMULHv1i16</a>
<a name="3922"><span class="lineNum">    3922 </span>            :     37129U,     // SQRDMULHv1i16_indexed</a>
<a name="3923"><span class="lineNum">    3923 </span>            :     1U, // SQRDMULHv1i32</a>
<a name="3924"><span class="lineNum">    3924 </span>            :     35849U,     // SQRDMULHv1i32_indexed</a>
<a name="3925"><span class="lineNum">    3925 </span>            :     1289U,      // SQRDMULHv2i32</a>
<a name="3926"><span class="lineNum">    3926 </span>            :     35849U,     // SQRDMULHv2i32_indexed</a>
<a name="3927"><span class="lineNum">    3927 </span>            :     1545U,      // SQRDMULHv4i16</a>
<a name="3928"><span class="lineNum">    3928 </span>            :     37129U,     // SQRDMULHv4i16_indexed</a>
<a name="3929"><span class="lineNum">    3929 </span>            :     521U,       // SQRDMULHv4i32</a>
<a name="3930"><span class="lineNum">    3930 </span>            :     35849U,     // SQRDMULHv4i32_indexed</a>
<a name="3931"><span class="lineNum">    3931 </span>            :     777U,       // SQRDMULHv8i16</a>
<a name="3932"><span class="lineNum">    3932 </span>            :     37129U,     // SQRDMULHv8i16_indexed</a>
<a name="3933"><span class="lineNum">    3933 </span>            :     1033U,      // SQRSHLv16i8</a>
<a name="3934"><span class="lineNum">    3934 </span>            :     1U, // SQRSHLv1i16</a>
<a name="3935"><span class="lineNum">    3935 </span>            :     1U, // SQRSHLv1i32</a>
<a name="3936"><span class="lineNum">    3936 </span>            :     1U, // SQRSHLv1i64</a>
<a name="3937"><span class="lineNum">    3937 </span>            :     1U, // SQRSHLv1i8</a>
<a name="3938"><span class="lineNum">    3938 </span>            :     1289U,      // SQRSHLv2i32</a>
<a name="3939"><span class="lineNum">    3939 </span>            :     265U,       // SQRSHLv2i64</a>
<a name="3940"><span class="lineNum">    3940 </span>            :     1545U,      // SQRSHLv4i16</a>
<a name="3941"><span class="lineNum">    3941 </span>            :     521U,       // SQRSHLv4i32</a>
<a name="3942"><span class="lineNum">    3942 </span>            :     777U,       // SQRSHLv8i16</a>
<a name="3943"><span class="lineNum">    3943 </span>            :     1801U,      // SQRSHLv8i8</a>
<a name="3944"><span class="lineNum">    3944 </span>            :     1U, // SQRSHRNb</a>
<a name="3945"><span class="lineNum">    3945 </span>            :     1U, // SQRSHRNh</a>
<a name="3946"><span class="lineNum">    3946 </span>            :     1U, // SQRSHRNs</a>
<a name="3947"><span class="lineNum">    3947 </span>            :     65U,        // SQRSHRNv16i8_shift</a>
<a name="3948"><span class="lineNum">    3948 </span>            :     1U, // SQRSHRNv2i32_shift</a>
<a name="3949"><span class="lineNum">    3949 </span>            :     1U, // SQRSHRNv4i16_shift</a>
<a name="3950"><span class="lineNum">    3950 </span>            :     65U,        // SQRSHRNv4i32_shift</a>
<a name="3951"><span class="lineNum">    3951 </span>            :     65U,        // SQRSHRNv8i16_shift</a>
<a name="3952"><span class="lineNum">    3952 </span>            :     1U, // SQRSHRNv8i8_shift</a>
<a name="3953"><span class="lineNum">    3953 </span>            :     1U, // SQRSHRUNb</a>
<a name="3954"><span class="lineNum">    3954 </span>            :     1U, // SQRSHRUNh</a>
<a name="3955"><span class="lineNum">    3955 </span>            :     1U, // SQRSHRUNs</a>
<a name="3956"><span class="lineNum">    3956 </span>            :     65U,        // SQRSHRUNv16i8_shift</a>
<a name="3957"><span class="lineNum">    3957 </span>            :     1U, // SQRSHRUNv2i32_shift</a>
<a name="3958"><span class="lineNum">    3958 </span>            :     1U, // SQRSHRUNv4i16_shift</a>
<a name="3959"><span class="lineNum">    3959 </span>            :     65U,        // SQRSHRUNv4i32_shift</a>
<a name="3960"><span class="lineNum">    3960 </span>            :     65U,        // SQRSHRUNv8i16_shift</a>
<a name="3961"><span class="lineNum">    3961 </span>            :     1U, // SQRSHRUNv8i8_shift</a>
<a name="3962"><span class="lineNum">    3962 </span>            :     1U, // SQSHLUb</a>
<a name="3963"><span class="lineNum">    3963 </span>            :     1U, // SQSHLUd</a>
<a name="3964"><span class="lineNum">    3964 </span>            :     1U, // SQSHLUh</a>
<a name="3965"><span class="lineNum">    3965 </span>            :     1U, // SQSHLUs</a>
<a name="3966"><span class="lineNum">    3966 </span>            :     1U, // SQSHLUv16i8_shift</a>
<a name="3967"><span class="lineNum">    3967 </span>            :     1U, // SQSHLUv2i32_shift</a>
<a name="3968"><span class="lineNum">    3968 </span>            :     1U, // SQSHLUv2i64_shift</a>
<a name="3969"><span class="lineNum">    3969 </span>            :     1U, // SQSHLUv4i16_shift</a>
<a name="3970"><span class="lineNum">    3970 </span>            :     1U, // SQSHLUv4i32_shift</a>
<a name="3971"><span class="lineNum">    3971 </span>            :     1U, // SQSHLUv8i16_shift</a>
<a name="3972"><span class="lineNum">    3972 </span>            :     1U, // SQSHLUv8i8_shift</a>
<a name="3973"><span class="lineNum">    3973 </span>            :     1U, // SQSHLb</a>
<a name="3974"><span class="lineNum">    3974 </span>            :     1U, // SQSHLd</a>
<a name="3975"><span class="lineNum">    3975 </span>            :     1U, // SQSHLh</a>
<a name="3976"><span class="lineNum">    3976 </span>            :     1U, // SQSHLs</a>
<a name="3977"><span class="lineNum">    3977 </span>            :     1033U,      // SQSHLv16i8</a>
<a name="3978"><span class="lineNum">    3978 </span>            :     1U, // SQSHLv16i8_shift</a>
<a name="3979"><span class="lineNum">    3979 </span>            :     1U, // SQSHLv1i16</a>
<a name="3980"><span class="lineNum">    3980 </span>            :     1U, // SQSHLv1i32</a>
<a name="3981"><span class="lineNum">    3981 </span>            :     1U, // SQSHLv1i64</a>
<a name="3982"><span class="lineNum">    3982 </span>            :     1U, // SQSHLv1i8</a>
<a name="3983"><span class="lineNum">    3983 </span>            :     1289U,      // SQSHLv2i32</a>
<a name="3984"><span class="lineNum">    3984 </span>            :     1U, // SQSHLv2i32_shift</a>
<a name="3985"><span class="lineNum">    3985 </span>            :     265U,       // SQSHLv2i64</a>
<a name="3986"><span class="lineNum">    3986 </span>            :     1U, // SQSHLv2i64_shift</a>
<a name="3987"><span class="lineNum">    3987 </span>            :     1545U,      // SQSHLv4i16</a>
<a name="3988"><span class="lineNum">    3988 </span>            :     1U, // SQSHLv4i16_shift</a>
<a name="3989"><span class="lineNum">    3989 </span>            :     521U,       // SQSHLv4i32</a>
<a name="3990"><span class="lineNum">    3990 </span>            :     1U, // SQSHLv4i32_shift</a>
<a name="3991"><span class="lineNum">    3991 </span>            :     777U,       // SQSHLv8i16</a>
<a name="3992"><span class="lineNum">    3992 </span>            :     1U, // SQSHLv8i16_shift</a>
<a name="3993"><span class="lineNum">    3993 </span>            :     1801U,      // SQSHLv8i8</a>
<a name="3994"><span class="lineNum">    3994 </span>            :     1U, // SQSHLv8i8_shift</a>
<a name="3995"><span class="lineNum">    3995 </span>            :     1U, // SQSHRNb</a>
<a name="3996"><span class="lineNum">    3996 </span>            :     1U, // SQSHRNh</a>
<a name="3997"><span class="lineNum">    3997 </span>            :     1U, // SQSHRNs</a>
<a name="3998"><span class="lineNum">    3998 </span>            :     65U,        // SQSHRNv16i8_shift</a>
<a name="3999"><span class="lineNum">    3999 </span>            :     1U, // SQSHRNv2i32_shift</a>
<a name="4000"><span class="lineNum">    4000 </span>            :     1U, // SQSHRNv4i16_shift</a>
<a name="4001"><span class="lineNum">    4001 </span>            :     65U,        // SQSHRNv4i32_shift</a>
<a name="4002"><span class="lineNum">    4002 </span>            :     65U,        // SQSHRNv8i16_shift</a>
<a name="4003"><span class="lineNum">    4003 </span>            :     1U, // SQSHRNv8i8_shift</a>
<a name="4004"><span class="lineNum">    4004 </span>            :     1U, // SQSHRUNb</a>
<a name="4005"><span class="lineNum">    4005 </span>            :     1U, // SQSHRUNh</a>
<a name="4006"><span class="lineNum">    4006 </span>            :     1U, // SQSHRUNs</a>
<a name="4007"><span class="lineNum">    4007 </span>            :     65U,        // SQSHRUNv16i8_shift</a>
<a name="4008"><span class="lineNum">    4008 </span>            :     1U, // SQSHRUNv2i32_shift</a>
<a name="4009"><span class="lineNum">    4009 </span>            :     1U, // SQSHRUNv4i16_shift</a>
<a name="4010"><span class="lineNum">    4010 </span>            :     65U,        // SQSHRUNv4i32_shift</a>
<a name="4011"><span class="lineNum">    4011 </span>            :     65U,        // SQSHRUNv8i16_shift</a>
<a name="4012"><span class="lineNum">    4012 </span>            :     1U, // SQSHRUNv8i8_shift</a>
<a name="4013"><span class="lineNum">    4013 </span>            :     1033U,      // SQSUBv16i8</a>
<a name="4014"><span class="lineNum">    4014 </span>            :     1U, // SQSUBv1i16</a>
<a name="4015"><span class="lineNum">    4015 </span>            :     1U, // SQSUBv1i32</a>
<a name="4016"><span class="lineNum">    4016 </span>            :     1U, // SQSUBv1i64</a>
<a name="4017"><span class="lineNum">    4017 </span>            :     1U, // SQSUBv1i8</a>
<a name="4018"><span class="lineNum">    4018 </span>            :     1289U,      // SQSUBv2i32</a>
<a name="4019"><span class="lineNum">    4019 </span>            :     265U,       // SQSUBv2i64</a>
<a name="4020"><span class="lineNum">    4020 </span>            :     1545U,      // SQSUBv4i16</a>
<a name="4021"><span class="lineNum">    4021 </span>            :     521U,       // SQSUBv4i32</a>
<a name="4022"><span class="lineNum">    4022 </span>            :     777U,       // SQSUBv8i16</a>
<a name="4023"><span class="lineNum">    4023 </span>            :     1801U,      // SQSUBv8i8</a>
<a name="4024"><span class="lineNum">    4024 </span>            :     0U, // SQXTNv16i8</a>
<a name="4025"><span class="lineNum">    4025 </span>            :     0U, // SQXTNv1i16</a>
<a name="4026"><span class="lineNum">    4026 </span>            :     0U, // SQXTNv1i32</a>
<a name="4027"><span class="lineNum">    4027 </span>            :     0U, // SQXTNv1i8</a>
<a name="4028"><span class="lineNum">    4028 </span>            :     0U, // SQXTNv2i32</a>
<a name="4029"><span class="lineNum">    4029 </span>            :     0U, // SQXTNv4i16</a>
<a name="4030"><span class="lineNum">    4030 </span>            :     0U, // SQXTNv4i32</a>
<a name="4031"><span class="lineNum">    4031 </span>            :     0U, // SQXTNv8i16</a>
<a name="4032"><span class="lineNum">    4032 </span>            :     0U, // SQXTNv8i8</a>
<a name="4033"><span class="lineNum">    4033 </span>            :     0U, // SQXTUNv16i8</a>
<a name="4034"><span class="lineNum">    4034 </span>            :     0U, // SQXTUNv1i16</a>
<a name="4035"><span class="lineNum">    4035 </span>            :     0U, // SQXTUNv1i32</a>
<a name="4036"><span class="lineNum">    4036 </span>            :     0U, // SQXTUNv1i8</a>
<a name="4037"><span class="lineNum">    4037 </span>            :     0U, // SQXTUNv2i32</a>
<a name="4038"><span class="lineNum">    4038 </span>            :     0U, // SQXTUNv4i16</a>
<a name="4039"><span class="lineNum">    4039 </span>            :     0U, // SQXTUNv4i32</a>
<a name="4040"><span class="lineNum">    4040 </span>            :     0U, // SQXTUNv8i16</a>
<a name="4041"><span class="lineNum">    4041 </span>            :     0U, // SQXTUNv8i8</a>
<a name="4042"><span class="lineNum">    4042 </span>            :     1033U,      // SRHADDv16i8</a>
<a name="4043"><span class="lineNum">    4043 </span>            :     1289U,      // SRHADDv2i32</a>
<a name="4044"><span class="lineNum">    4044 </span>            :     1545U,      // SRHADDv4i16</a>
<a name="4045"><span class="lineNum">    4045 </span>            :     521U,       // SRHADDv4i32</a>
<a name="4046"><span class="lineNum">    4046 </span>            :     777U,       // SRHADDv8i16</a>
<a name="4047"><span class="lineNum">    4047 </span>            :     1801U,      // SRHADDv8i8</a>
<a name="4048"><span class="lineNum">    4048 </span>            :     65U,        // SRId</a>
<a name="4049"><span class="lineNum">    4049 </span>            :     65U,        // SRIv16i8_shift</a>
<a name="4050"><span class="lineNum">    4050 </span>            :     65U,        // SRIv2i32_shift</a>
<a name="4051"><span class="lineNum">    4051 </span>            :     65U,        // SRIv2i64_shift</a>
<a name="4052"><span class="lineNum">    4052 </span>            :     65U,        // SRIv4i16_shift</a>
<a name="4053"><span class="lineNum">    4053 </span>            :     65U,        // SRIv4i32_shift</a>
<a name="4054"><span class="lineNum">    4054 </span>            :     65U,        // SRIv8i16_shift</a>
<a name="4055"><span class="lineNum">    4055 </span>            :     65U,        // SRIv8i8_shift</a>
<a name="4056"><span class="lineNum">    4056 </span>            :     1033U,      // SRSHLv16i8</a>
<a name="4057"><span class="lineNum">    4057 </span>            :     1U, // SRSHLv1i64</a>
<a name="4058"><span class="lineNum">    4058 </span>            :     1289U,      // SRSHLv2i32</a>
<a name="4059"><span class="lineNum">    4059 </span>            :     265U,       // SRSHLv2i64</a>
<a name="4060"><span class="lineNum">    4060 </span>            :     1545U,      // SRSHLv4i16</a>
<a name="4061"><span class="lineNum">    4061 </span>            :     521U,       // SRSHLv4i32</a>
<a name="4062"><span class="lineNum">    4062 </span>            :     777U,       // SRSHLv8i16</a>
<a name="4063"><span class="lineNum">    4063 </span>            :     1801U,      // SRSHLv8i8</a>
<a name="4064"><span class="lineNum">    4064 </span>            :     1U, // SRSHRd</a>
<a name="4065"><span class="lineNum">    4065 </span>            :     1U, // SRSHRv16i8_shift</a>
<a name="4066"><span class="lineNum">    4066 </span>            :     1U, // SRSHRv2i32_shift</a>
<a name="4067"><span class="lineNum">    4067 </span>            :     1U, // SRSHRv2i64_shift</a>
<a name="4068"><span class="lineNum">    4068 </span>            :     1U, // SRSHRv4i16_shift</a>
<a name="4069"><span class="lineNum">    4069 </span>            :     1U, // SRSHRv4i32_shift</a>
<a name="4070"><span class="lineNum">    4070 </span>            :     1U, // SRSHRv8i16_shift</a>
<a name="4071"><span class="lineNum">    4071 </span>            :     1U, // SRSHRv8i8_shift</a>
<a name="4072"><span class="lineNum">    4072 </span>            :     65U,        // SRSRAd</a>
<a name="4073"><span class="lineNum">    4073 </span>            :     65U,        // SRSRAv16i8_shift</a>
<a name="4074"><span class="lineNum">    4074 </span>            :     65U,        // SRSRAv2i32_shift</a>
<a name="4075"><span class="lineNum">    4075 </span>            :     65U,        // SRSRAv2i64_shift</a>
<a name="4076"><span class="lineNum">    4076 </span>            :     65U,        // SRSRAv4i16_shift</a>
<a name="4077"><span class="lineNum">    4077 </span>            :     65U,        // SRSRAv4i32_shift</a>
<a name="4078"><span class="lineNum">    4078 </span>            :     65U,        // SRSRAv8i16_shift</a>
<a name="4079"><span class="lineNum">    4079 </span>            :     65U,        // SRSRAv8i8_shift</a>
<a name="4080"><span class="lineNum">    4080 </span>            :     1U, // SSHLLv16i8_shift</a>
<a name="4081"><span class="lineNum">    4081 </span>            :     1U, // SSHLLv2i32_shift</a>
<a name="4082"><span class="lineNum">    4082 </span>            :     1U, // SSHLLv4i16_shift</a>
<a name="4083"><span class="lineNum">    4083 </span>            :     1U, // SSHLLv4i32_shift</a>
<a name="4084"><span class="lineNum">    4084 </span>            :     1U, // SSHLLv8i16_shift</a>
<a name="4085"><span class="lineNum">    4085 </span>            :     1U, // SSHLLv8i8_shift</a>
<a name="4086"><span class="lineNum">    4086 </span>            :     1033U,      // SSHLv16i8</a>
<a name="4087"><span class="lineNum">    4087 </span>            :     1U, // SSHLv1i64</a>
<a name="4088"><span class="lineNum">    4088 </span>            :     1289U,      // SSHLv2i32</a>
<a name="4089"><span class="lineNum">    4089 </span>            :     265U,       // SSHLv2i64</a>
<a name="4090"><span class="lineNum">    4090 </span>            :     1545U,      // SSHLv4i16</a>
<a name="4091"><span class="lineNum">    4091 </span>            :     521U,       // SSHLv4i32</a>
<a name="4092"><span class="lineNum">    4092 </span>            :     777U,       // SSHLv8i16</a>
<a name="4093"><span class="lineNum">    4093 </span>            :     1801U,      // SSHLv8i8</a>
<a name="4094"><span class="lineNum">    4094 </span>            :     1U, // SSHRd</a>
<a name="4095"><span class="lineNum">    4095 </span>            :     1U, // SSHRv16i8_shift</a>
<a name="4096"><span class="lineNum">    4096 </span>            :     1U, // SSHRv2i32_shift</a>
<a name="4097"><span class="lineNum">    4097 </span>            :     1U, // SSHRv2i64_shift</a>
<a name="4098"><span class="lineNum">    4098 </span>            :     1U, // SSHRv4i16_shift</a>
<a name="4099"><span class="lineNum">    4099 </span>            :     1U, // SSHRv4i32_shift</a>
<a name="4100"><span class="lineNum">    4100 </span>            :     1U, // SSHRv8i16_shift</a>
<a name="4101"><span class="lineNum">    4101 </span>            :     1U, // SSHRv8i8_shift</a>
<a name="4102"><span class="lineNum">    4102 </span>            :     65U,        // SSRAd</a>
<a name="4103"><span class="lineNum">    4103 </span>            :     65U,        // SSRAv16i8_shift</a>
<a name="4104"><span class="lineNum">    4104 </span>            :     65U,        // SSRAv2i32_shift</a>
<a name="4105"><span class="lineNum">    4105 </span>            :     65U,        // SSRAv2i64_shift</a>
<a name="4106"><span class="lineNum">    4106 </span>            :     65U,        // SSRAv4i16_shift</a>
<a name="4107"><span class="lineNum">    4107 </span>            :     65U,        // SSRAv4i32_shift</a>
<a name="4108"><span class="lineNum">    4108 </span>            :     65U,        // SSRAv8i16_shift</a>
<a name="4109"><span class="lineNum">    4109 </span>            :     65U,        // SSRAv8i8_shift</a>
<a name="4110"><span class="lineNum">    4110 </span>            :     1033U,      // SSUBLv16i8_v8i16</a>
<a name="4111"><span class="lineNum">    4111 </span>            :     1289U,      // SSUBLv2i32_v2i64</a>
<a name="4112"><span class="lineNum">    4112 </span>            :     1545U,      // SSUBLv4i16_v4i32</a>
<a name="4113"><span class="lineNum">    4113 </span>            :     521U,       // SSUBLv4i32_v2i64</a>
<a name="4114"><span class="lineNum">    4114 </span>            :     777U,       // SSUBLv8i16_v4i32</a>
<a name="4115"><span class="lineNum">    4115 </span>            :     1801U,      // SSUBLv8i8_v8i16</a>
<a name="4116"><span class="lineNum">    4116 </span>            :     1033U,      // SSUBWv16i8_v8i16</a>
<a name="4117"><span class="lineNum">    4117 </span>            :     1289U,      // SSUBWv2i32_v2i64</a>
<a name="4118"><span class="lineNum">    4118 </span>            :     1545U,      // SSUBWv4i16_v4i32</a>
<a name="4119"><span class="lineNum">    4119 </span>            :     521U,       // SSUBWv4i32_v2i64</a>
<a name="4120"><span class="lineNum">    4120 </span>            :     777U,       // SSUBWv8i16_v4i32</a>
<a name="4121"><span class="lineNum">    4121 </span>            :     1801U,      // SSUBWv8i8_v8i16</a>
<a name="4122"><span class="lineNum">    4122 </span>            :     0U, // ST1Fourv16b</a>
<a name="4123"><span class="lineNum">    4123 </span>            :     0U, // ST1Fourv16b_POST</a>
<a name="4124"><span class="lineNum">    4124 </span>            :     0U, // ST1Fourv1d</a>
<a name="4125"><span class="lineNum">    4125 </span>            :     0U, // ST1Fourv1d_POST</a>
<a name="4126"><span class="lineNum">    4126 </span>            :     0U, // ST1Fourv2d</a>
<a name="4127"><span class="lineNum">    4127 </span>            :     0U, // ST1Fourv2d_POST</a>
<a name="4128"><span class="lineNum">    4128 </span>            :     0U, // ST1Fourv2s</a>
<a name="4129"><span class="lineNum">    4129 </span>            :     0U, // ST1Fourv2s_POST</a>
<a name="4130"><span class="lineNum">    4130 </span>            :     0U, // ST1Fourv4h</a>
<a name="4131"><span class="lineNum">    4131 </span>            :     0U, // ST1Fourv4h_POST</a>
<a name="4132"><span class="lineNum">    4132 </span>            :     0U, // ST1Fourv4s</a>
<a name="4133"><span class="lineNum">    4133 </span>            :     0U, // ST1Fourv4s_POST</a>
<a name="4134"><span class="lineNum">    4134 </span>            :     0U, // ST1Fourv8b</a>
<a name="4135"><span class="lineNum">    4135 </span>            :     0U, // ST1Fourv8b_POST</a>
<a name="4136"><span class="lineNum">    4136 </span>            :     0U, // ST1Fourv8h</a>
<a name="4137"><span class="lineNum">    4137 </span>            :     0U, // ST1Fourv8h_POST</a>
<a name="4138"><span class="lineNum">    4138 </span>            :     0U, // ST1Onev16b</a>
<a name="4139"><span class="lineNum">    4139 </span>            :     0U, // ST1Onev16b_POST</a>
<a name="4140"><span class="lineNum">    4140 </span>            :     0U, // ST1Onev1d</a>
<a name="4141"><span class="lineNum">    4141 </span>            :     0U, // ST1Onev1d_POST</a>
<a name="4142"><span class="lineNum">    4142 </span>            :     0U, // ST1Onev2d</a>
<a name="4143"><span class="lineNum">    4143 </span>            :     0U, // ST1Onev2d_POST</a>
<a name="4144"><span class="lineNum">    4144 </span>            :     0U, // ST1Onev2s</a>
<a name="4145"><span class="lineNum">    4145 </span>            :     0U, // ST1Onev2s_POST</a>
<a name="4146"><span class="lineNum">    4146 </span>            :     0U, // ST1Onev4h</a>
<a name="4147"><span class="lineNum">    4147 </span>            :     0U, // ST1Onev4h_POST</a>
<a name="4148"><span class="lineNum">    4148 </span>            :     0U, // ST1Onev4s</a>
<a name="4149"><span class="lineNum">    4149 </span>            :     0U, // ST1Onev4s_POST</a>
<a name="4150"><span class="lineNum">    4150 </span>            :     0U, // ST1Onev8b</a>
<a name="4151"><span class="lineNum">    4151 </span>            :     0U, // ST1Onev8b_POST</a>
<a name="4152"><span class="lineNum">    4152 </span>            :     0U, // ST1Onev8h</a>
<a name="4153"><span class="lineNum">    4153 </span>            :     0U, // ST1Onev8h_POST</a>
<a name="4154"><span class="lineNum">    4154 </span>            :     0U, // ST1Threev16b</a>
<a name="4155"><span class="lineNum">    4155 </span>            :     0U, // ST1Threev16b_POST</a>
<a name="4156"><span class="lineNum">    4156 </span>            :     0U, // ST1Threev1d</a>
<a name="4157"><span class="lineNum">    4157 </span>            :     0U, // ST1Threev1d_POST</a>
<a name="4158"><span class="lineNum">    4158 </span>            :     0U, // ST1Threev2d</a>
<a name="4159"><span class="lineNum">    4159 </span>            :     0U, // ST1Threev2d_POST</a>
<a name="4160"><span class="lineNum">    4160 </span>            :     0U, // ST1Threev2s</a>
<a name="4161"><span class="lineNum">    4161 </span>            :     0U, // ST1Threev2s_POST</a>
<a name="4162"><span class="lineNum">    4162 </span>            :     0U, // ST1Threev4h</a>
<a name="4163"><span class="lineNum">    4163 </span>            :     0U, // ST1Threev4h_POST</a>
<a name="4164"><span class="lineNum">    4164 </span>            :     0U, // ST1Threev4s</a>
<a name="4165"><span class="lineNum">    4165 </span>            :     0U, // ST1Threev4s_POST</a>
<a name="4166"><span class="lineNum">    4166 </span>            :     0U, // ST1Threev8b</a>
<a name="4167"><span class="lineNum">    4167 </span>            :     0U, // ST1Threev8b_POST</a>
<a name="4168"><span class="lineNum">    4168 </span>            :     0U, // ST1Threev8h</a>
<a name="4169"><span class="lineNum">    4169 </span>            :     0U, // ST1Threev8h_POST</a>
<a name="4170"><span class="lineNum">    4170 </span>            :     0U, // ST1Twov16b</a>
<a name="4171"><span class="lineNum">    4171 </span>            :     0U, // ST1Twov16b_POST</a>
<a name="4172"><span class="lineNum">    4172 </span>            :     0U, // ST1Twov1d</a>
<a name="4173"><span class="lineNum">    4173 </span>            :     0U, // ST1Twov1d_POST</a>
<a name="4174"><span class="lineNum">    4174 </span>            :     0U, // ST1Twov2d</a>
<a name="4175"><span class="lineNum">    4175 </span>            :     0U, // ST1Twov2d_POST</a>
<a name="4176"><span class="lineNum">    4176 </span>            :     0U, // ST1Twov2s</a>
<a name="4177"><span class="lineNum">    4177 </span>            :     0U, // ST1Twov2s_POST</a>
<a name="4178"><span class="lineNum">    4178 </span>            :     0U, // ST1Twov4h</a>
<a name="4179"><span class="lineNum">    4179 </span>            :     0U, // ST1Twov4h_POST</a>
<a name="4180"><span class="lineNum">    4180 </span>            :     0U, // ST1Twov4s</a>
<a name="4181"><span class="lineNum">    4181 </span>            :     0U, // ST1Twov4s_POST</a>
<a name="4182"><span class="lineNum">    4182 </span>            :     0U, // ST1Twov8b</a>
<a name="4183"><span class="lineNum">    4183 </span>            :     0U, // ST1Twov8b_POST</a>
<a name="4184"><span class="lineNum">    4184 </span>            :     0U, // ST1Twov8h</a>
<a name="4185"><span class="lineNum">    4185 </span>            :     0U, // ST1Twov8h_POST</a>
<a name="4186"><span class="lineNum">    4186 </span>            :     0U, // ST1i16</a>
<a name="4187"><span class="lineNum">    4187 </span>            :     0U, // ST1i16_POST</a>
<a name="4188"><span class="lineNum">    4188 </span>            :     0U, // ST1i32</a>
<a name="4189"><span class="lineNum">    4189 </span>            :     0U, // ST1i32_POST</a>
<a name="4190"><span class="lineNum">    4190 </span>            :     0U, // ST1i64</a>
<a name="4191"><span class="lineNum">    4191 </span>            :     0U, // ST1i64_POST</a>
<a name="4192"><span class="lineNum">    4192 </span>            :     0U, // ST1i8</a>
<a name="4193"><span class="lineNum">    4193 </span>            :     0U, // ST1i8_POST</a>
<a name="4194"><span class="lineNum">    4194 </span>            :     0U, // ST2Twov16b</a>
<a name="4195"><span class="lineNum">    4195 </span>            :     0U, // ST2Twov16b_POST</a>
<a name="4196"><span class="lineNum">    4196 </span>            :     0U, // ST2Twov2d</a>
<a name="4197"><span class="lineNum">    4197 </span>            :     0U, // ST2Twov2d_POST</a>
<a name="4198"><span class="lineNum">    4198 </span>            :     0U, // ST2Twov2s</a>
<a name="4199"><span class="lineNum">    4199 </span>            :     0U, // ST2Twov2s_POST</a>
<a name="4200"><span class="lineNum">    4200 </span>            :     0U, // ST2Twov4h</a>
<a name="4201"><span class="lineNum">    4201 </span>            :     0U, // ST2Twov4h_POST</a>
<a name="4202"><span class="lineNum">    4202 </span>            :     0U, // ST2Twov4s</a>
<a name="4203"><span class="lineNum">    4203 </span>            :     0U, // ST2Twov4s_POST</a>
<a name="4204"><span class="lineNum">    4204 </span>            :     0U, // ST2Twov8b</a>
<a name="4205"><span class="lineNum">    4205 </span>            :     0U, // ST2Twov8b_POST</a>
<a name="4206"><span class="lineNum">    4206 </span>            :     0U, // ST2Twov8h</a>
<a name="4207"><span class="lineNum">    4207 </span>            :     0U, // ST2Twov8h_POST</a>
<a name="4208"><span class="lineNum">    4208 </span>            :     0U, // ST2i16</a>
<a name="4209"><span class="lineNum">    4209 </span>            :     0U, // ST2i16_POST</a>
<a name="4210"><span class="lineNum">    4210 </span>            :     0U, // ST2i32</a>
<a name="4211"><span class="lineNum">    4211 </span>            :     0U, // ST2i32_POST</a>
<a name="4212"><span class="lineNum">    4212 </span>            :     0U, // ST2i64</a>
<a name="4213"><span class="lineNum">    4213 </span>            :     0U, // ST2i64_POST</a>
<a name="4214"><span class="lineNum">    4214 </span>            :     0U, // ST2i8</a>
<a name="4215"><span class="lineNum">    4215 </span>            :     0U, // ST2i8_POST</a>
<a name="4216"><span class="lineNum">    4216 </span>            :     0U, // ST3Threev16b</a>
<a name="4217"><span class="lineNum">    4217 </span>            :     0U, // ST3Threev16b_POST</a>
<a name="4218"><span class="lineNum">    4218 </span>            :     0U, // ST3Threev2d</a>
<a name="4219"><span class="lineNum">    4219 </span>            :     0U, // ST3Threev2d_POST</a>
<a name="4220"><span class="lineNum">    4220 </span>            :     0U, // ST3Threev2s</a>
<a name="4221"><span class="lineNum">    4221 </span>            :     0U, // ST3Threev2s_POST</a>
<a name="4222"><span class="lineNum">    4222 </span>            :     0U, // ST3Threev4h</a>
<a name="4223"><span class="lineNum">    4223 </span>            :     0U, // ST3Threev4h_POST</a>
<a name="4224"><span class="lineNum">    4224 </span>            :     0U, // ST3Threev4s</a>
<a name="4225"><span class="lineNum">    4225 </span>            :     0U, // ST3Threev4s_POST</a>
<a name="4226"><span class="lineNum">    4226 </span>            :     0U, // ST3Threev8b</a>
<a name="4227"><span class="lineNum">    4227 </span>            :     0U, // ST3Threev8b_POST</a>
<a name="4228"><span class="lineNum">    4228 </span>            :     0U, // ST3Threev8h</a>
<a name="4229"><span class="lineNum">    4229 </span>            :     0U, // ST3Threev8h_POST</a>
<a name="4230"><span class="lineNum">    4230 </span>            :     0U, // ST3i16</a>
<a name="4231"><span class="lineNum">    4231 </span>            :     0U, // ST3i16_POST</a>
<a name="4232"><span class="lineNum">    4232 </span>            :     0U, // ST3i32</a>
<a name="4233"><span class="lineNum">    4233 </span>            :     0U, // ST3i32_POST</a>
<a name="4234"><span class="lineNum">    4234 </span>            :     0U, // ST3i64</a>
<a name="4235"><span class="lineNum">    4235 </span>            :     0U, // ST3i64_POST</a>
<a name="4236"><span class="lineNum">    4236 </span>            :     0U, // ST3i8</a>
<a name="4237"><span class="lineNum">    4237 </span>            :     0U, // ST3i8_POST</a>
<a name="4238"><span class="lineNum">    4238 </span>            :     0U, // ST4Fourv16b</a>
<a name="4239"><span class="lineNum">    4239 </span>            :     0U, // ST4Fourv16b_POST</a>
<a name="4240"><span class="lineNum">    4240 </span>            :     0U, // ST4Fourv2d</a>
<a name="4241"><span class="lineNum">    4241 </span>            :     0U, // ST4Fourv2d_POST</a>
<a name="4242"><span class="lineNum">    4242 </span>            :     0U, // ST4Fourv2s</a>
<a name="4243"><span class="lineNum">    4243 </span>            :     0U, // ST4Fourv2s_POST</a>
<a name="4244"><span class="lineNum">    4244 </span>            :     0U, // ST4Fourv4h</a>
<a name="4245"><span class="lineNum">    4245 </span>            :     0U, // ST4Fourv4h_POST</a>
<a name="4246"><span class="lineNum">    4246 </span>            :     0U, // ST4Fourv4s</a>
<a name="4247"><span class="lineNum">    4247 </span>            :     0U, // ST4Fourv4s_POST</a>
<a name="4248"><span class="lineNum">    4248 </span>            :     0U, // ST4Fourv8b</a>
<a name="4249"><span class="lineNum">    4249 </span>            :     0U, // ST4Fourv8b_POST</a>
<a name="4250"><span class="lineNum">    4250 </span>            :     0U, // ST4Fourv8h</a>
<a name="4251"><span class="lineNum">    4251 </span>            :     0U, // ST4Fourv8h_POST</a>
<a name="4252"><span class="lineNum">    4252 </span>            :     0U, // ST4i16</a>
<a name="4253"><span class="lineNum">    4253 </span>            :     0U, // ST4i16_POST</a>
<a name="4254"><span class="lineNum">    4254 </span>            :     0U, // ST4i32</a>
<a name="4255"><span class="lineNum">    4255 </span>            :     0U, // ST4i32_POST</a>
<a name="4256"><span class="lineNum">    4256 </span>            :     0U, // ST4i64</a>
<a name="4257"><span class="lineNum">    4257 </span>            :     0U, // ST4i64_POST</a>
<a name="4258"><span class="lineNum">    4258 </span>            :     0U, // ST4i8</a>
<a name="4259"><span class="lineNum">    4259 </span>            :     0U, // ST4i8_POST</a>
<a name="4260"><span class="lineNum">    4260 </span>            :     4U, // STLRB</a>
<a name="4261"><span class="lineNum">    4261 </span>            :     4U, // STLRH</a>
<a name="4262"><span class="lineNum">    4262 </span>            :     4U, // STLRW</a>
<a name="4263"><span class="lineNum">    4263 </span>            :     4U, // STLRX</a>
<a name="4264"><span class="lineNum">    4264 </span>            :     4609U,      // STLXPW</a>
<a name="4265"><span class="lineNum">    4265 </span>            :     4609U,      // STLXPX</a>
<a name="4266"><span class="lineNum">    4266 </span>            :     3588U,      // STLXRB</a>
<a name="4267"><span class="lineNum">    4267 </span>            :     3588U,      // STLXRH</a>
<a name="4268"><span class="lineNum">    4268 </span>            :     3588U,      // STLXRW</a>
<a name="4269"><span class="lineNum">    4269 </span>            :     3588U,      // STLXRX</a>
<a name="4270"><span class="lineNum">    4270 </span>            :     43268U,     // STNPDi</a>
<a name="4271"><span class="lineNum">    4271 </span>            :     51460U,     // STNPQi</a>
<a name="4272"><span class="lineNum">    4272 </span>            :     59652U,     // STNPSi</a>
<a name="4273"><span class="lineNum">    4273 </span>            :     59652U,     // STNPWi</a>
<a name="4274"><span class="lineNum">    4274 </span>            :     43268U,     // STNPXi</a>
<a name="4275"><span class="lineNum">    4275 </span>            :     43268U,     // STPDi</a>
<a name="4276"><span class="lineNum">    4276 </span>            :     69444U,     // STPDpost</a>
<a name="4277"><span class="lineNum">    4277 </span>            :     330052U,    // STPDpre</a>
<a name="4278"><span class="lineNum">    4278 </span>            :     51460U,     // STPQi</a>
<a name="4279"><span class="lineNum">    4279 </span>            :     77636U,     // STPQpost</a>
<a name="4280"><span class="lineNum">    4280 </span>            :     338244U,    // STPQpre</a>
<a name="4281"><span class="lineNum">    4281 </span>            :     59652U,     // STPSi</a>
<a name="4282"><span class="lineNum">    4282 </span>            :     85828U,     // STPSpost</a>
<a name="4283"><span class="lineNum">    4283 </span>            :     346436U,    // STPSpre</a>
<a name="4284"><span class="lineNum">    4284 </span>            :     59652U,     // STPWi</a>
<a name="4285"><span class="lineNum">    4285 </span>            :     85828U,     // STPWpost</a>
<a name="4286"><span class="lineNum">    4286 </span>            :     346436U,    // STPWpre</a>
<a name="4287"><span class="lineNum">    4287 </span>            :     43268U,     // STPXi</a>
<a name="4288"><span class="lineNum">    4288 </span>            :     69444U,     // STPXpost</a>
<a name="4289"><span class="lineNum">    4289 </span>            :     330052U,    // STPXpre</a>
<a name="4290"><span class="lineNum">    4290 </span>            :     4U, // STRBBpost</a>
<a name="4291"><span class="lineNum">    4291 </span>            :     4161U,      // STRBBpre</a>
<a name="4292"><span class="lineNum">    4292 </span>            :     92417U,     // STRBBroW</a>
<a name="4293"><span class="lineNum">    4293 </span>            :     100609U,    // STRBBroX</a>
<a name="4294"><span class="lineNum">    4294 </span>            :     89U,        // STRBBui</a>
<a name="4295"><span class="lineNum">    4295 </span>            :     4U, // STRBpost</a>
<a name="4296"><span class="lineNum">    4296 </span>            :     4161U,      // STRBpre</a>
<a name="4297"><span class="lineNum">    4297 </span>            :     92417U,     // STRBroW</a>
<a name="4298"><span class="lineNum">    4298 </span>            :     100609U,    // STRBroX</a>
<a name="4299"><span class="lineNum">    4299 </span>            :     89U,        // STRBui</a>
<a name="4300"><span class="lineNum">    4300 </span>            :     4U, // STRDpost</a>
<a name="4301"><span class="lineNum">    4301 </span>            :     4161U,      // STRDpre</a>
<a name="4302"><span class="lineNum">    4302 </span>            :     108801U,    // STRDroW</a>
<a name="4303"><span class="lineNum">    4303 </span>            :     116993U,    // STRDroX</a>
<a name="4304"><span class="lineNum">    4304 </span>            :     97U,        // STRDui</a>
<a name="4305"><span class="lineNum">    4305 </span>            :     4U, // STRHHpost</a>
<a name="4306"><span class="lineNum">    4306 </span>            :     4161U,      // STRHHpre</a>
<a name="4307"><span class="lineNum">    4307 </span>            :     125185U,    // STRHHroW</a>
<a name="4308"><span class="lineNum">    4308 </span>            :     133377U,    // STRHHroX</a>
<a name="4309"><span class="lineNum">    4309 </span>            :     105U,       // STRHHui</a>
<a name="4310"><span class="lineNum">    4310 </span>            :     4U, // STRHpost</a>
<a name="4311"><span class="lineNum">    4311 </span>            :     4161U,      // STRHpre</a>
<a name="4312"><span class="lineNum">    4312 </span>            :     125185U,    // STRHroW</a>
<a name="4313"><span class="lineNum">    4313 </span>            :     133377U,    // STRHroX</a>
<a name="4314"><span class="lineNum">    4314 </span>            :     105U,       // STRHui</a>
<a name="4315"><span class="lineNum">    4315 </span>            :     4U, // STRQpost</a>
<a name="4316"><span class="lineNum">    4316 </span>            :     4161U,      // STRQpre</a>
<a name="4317"><span class="lineNum">    4317 </span>            :     141569U,    // STRQroW</a>
<a name="4318"><span class="lineNum">    4318 </span>            :     149761U,    // STRQroX</a>
<a name="4319"><span class="lineNum">    4319 </span>            :     113U,       // STRQui</a>
<a name="4320"><span class="lineNum">    4320 </span>            :     4U, // STRSpost</a>
<a name="4321"><span class="lineNum">    4321 </span>            :     4161U,      // STRSpre</a>
<a name="4322"><span class="lineNum">    4322 </span>            :     157953U,    // STRSroW</a>
<a name="4323"><span class="lineNum">    4323 </span>            :     166145U,    // STRSroX</a>
<a name="4324"><span class="lineNum">    4324 </span>            :     121U,       // STRSui</a>
<a name="4325"><span class="lineNum">    4325 </span>            :     4U, // STRWpost</a>
<a name="4326"><span class="lineNum">    4326 </span>            :     4161U,      // STRWpre</a>
<a name="4327"><span class="lineNum">    4327 </span>            :     157953U,    // STRWroW</a>
<a name="4328"><span class="lineNum">    4328 </span>            :     166145U,    // STRWroX</a>
<a name="4329"><span class="lineNum">    4329 </span>            :     121U,       // STRWui</a>
<a name="4330"><span class="lineNum">    4330 </span>            :     4U, // STRXpost</a>
<a name="4331"><span class="lineNum">    4331 </span>            :     4161U,      // STRXpre</a>
<a name="4332"><span class="lineNum">    4332 </span>            :     108801U,    // STRXroW</a>
<a name="4333"><span class="lineNum">    4333 </span>            :     116993U,    // STRXroX</a>
<a name="4334"><span class="lineNum">    4334 </span>            :     97U,        // STRXui</a>
<a name="4335"><span class="lineNum">    4335 </span>            :     3585U,      // STTRBi</a>
<a name="4336"><span class="lineNum">    4336 </span>            :     3585U,      // STTRHi</a>
<a name="4337"><span class="lineNum">    4337 </span>            :     3585U,      // STTRWi</a>
<a name="4338"><span class="lineNum">    4338 </span>            :     3585U,      // STTRXi</a>
<a name="4339"><span class="lineNum">    4339 </span>            :     3585U,      // STURBBi</a>
<a name="4340"><span class="lineNum">    4340 </span>            :     3585U,      // STURBi</a>
<a name="4341"><span class="lineNum">    4341 </span>            :     3585U,      // STURDi</a>
<a name="4342"><span class="lineNum">    4342 </span>            :     3585U,      // STURHHi</a>
<a name="4343"><span class="lineNum">    4343 </span>            :     3585U,      // STURHi</a>
<a name="4344"><span class="lineNum">    4344 </span>            :     3585U,      // STURQi</a>
<a name="4345"><span class="lineNum">    4345 </span>            :     3585U,      // STURSi</a>
<a name="4346"><span class="lineNum">    4346 </span>            :     3585U,      // STURWi</a>
<a name="4347"><span class="lineNum">    4347 </span>            :     3585U,      // STURXi</a>
<a name="4348"><span class="lineNum">    4348 </span>            :     4609U,      // STXPW</a>
<a name="4349"><span class="lineNum">    4349 </span>            :     4609U,      // STXPX</a>
<a name="4350"><span class="lineNum">    4350 </span>            :     3588U,      // STXRB</a>
<a name="4351"><span class="lineNum">    4351 </span>            :     3588U,      // STXRH</a>
<a name="4352"><span class="lineNum">    4352 </span>            :     3588U,      // STXRW</a>
<a name="4353"><span class="lineNum">    4353 </span>            :     3588U,      // STXRX</a>
<a name="4354"><span class="lineNum">    4354 </span>            :     265U,       // SUBHNv2i64_v2i32</a>
<a name="4355"><span class="lineNum">    4355 </span>            :     273U,       // SUBHNv2i64_v4i32</a>
<a name="4356"><span class="lineNum">    4356 </span>            :     521U,       // SUBHNv4i32_v4i16</a>
<a name="4357"><span class="lineNum">    4357 </span>            :     529U,       // SUBHNv4i32_v8i16</a>
<a name="4358"><span class="lineNum">    4358 </span>            :     785U,       // SUBHNv8i16_v16i8</a>
<a name="4359"><span class="lineNum">    4359 </span>            :     777U,       // SUBHNv8i16_v8i8</a>
<a name="4360"><span class="lineNum">    4360 </span>            :     25U,        // SUBSWri</a>
<a name="4361"><span class="lineNum">    4361 </span>            :     0U, // SUBSWrr</a>
<a name="4362"><span class="lineNum">    4362 </span>            :     33U,        // SUBSWrs</a>
<a name="4363"><span class="lineNum">    4363 </span>            :     41U,        // SUBSWrx</a>
<a name="4364"><span class="lineNum">    4364 </span>            :     25U,        // SUBSXri</a>
<a name="4365"><span class="lineNum">    4365 </span>            :     0U, // SUBSXrr</a>
<a name="4366"><span class="lineNum">    4366 </span>            :     33U,        // SUBSXrs</a>
<a name="4367"><span class="lineNum">    4367 </span>            :     41U,        // SUBSXrx</a>
<a name="4368"><span class="lineNum">    4368 </span>            :     2049U,      // SUBSXrx64</a>
<a name="4369"><span class="lineNum">    4369 </span>            :     25U,        // SUBWri</a>
<a name="4370"><span class="lineNum">    4370 </span>            :     0U, // SUBWrr</a>
<a name="4371"><span class="lineNum">    4371 </span>            :     33U,        // SUBWrs</a>
<a name="4372"><span class="lineNum">    4372 </span>            :     41U,        // SUBWrx</a>
<a name="4373"><span class="lineNum">    4373 </span>            :     25U,        // SUBXri</a>
<a name="4374"><span class="lineNum">    4374 </span>            :     0U, // SUBXrr</a>
<a name="4375"><span class="lineNum">    4375 </span>            :     33U,        // SUBXrs</a>
<a name="4376"><span class="lineNum">    4376 </span>            :     41U,        // SUBXrx</a>
<a name="4377"><span class="lineNum">    4377 </span>            :     2049U,      // SUBXrx64</a>
<a name="4378"><span class="lineNum">    4378 </span>            :     1033U,      // SUBv16i8</a>
<a name="4379"><span class="lineNum">    4379 </span>            :     1U, // SUBv1i64</a>
<a name="4380"><span class="lineNum">    4380 </span>            :     1289U,      // SUBv2i32</a>
<a name="4381"><span class="lineNum">    4381 </span>            :     265U,       // SUBv2i64</a>
<a name="4382"><span class="lineNum">    4382 </span>            :     1545U,      // SUBv4i16</a>
<a name="4383"><span class="lineNum">    4383 </span>            :     521U,       // SUBv4i32</a>
<a name="4384"><span class="lineNum">    4384 </span>            :     777U,       // SUBv8i16</a>
<a name="4385"><span class="lineNum">    4385 </span>            :     1801U,      // SUBv8i8</a>
<a name="4386"><span class="lineNum">    4386 </span>            :     0U, // SUQADDv16i8</a>
<a name="4387"><span class="lineNum">    4387 </span>            :     0U, // SUQADDv1i16</a>
<a name="4388"><span class="lineNum">    4388 </span>            :     0U, // SUQADDv1i32</a>
<a name="4389"><span class="lineNum">    4389 </span>            :     0U, // SUQADDv1i64</a>
<a name="4390"><span class="lineNum">    4390 </span>            :     0U, // SUQADDv1i8</a>
<a name="4391"><span class="lineNum">    4391 </span>            :     0U, // SUQADDv2i32</a>
<a name="4392"><span class="lineNum">    4392 </span>            :     0U, // SUQADDv2i64</a>
<a name="4393"><span class="lineNum">    4393 </span>            :     0U, // SUQADDv4i16</a>
<a name="4394"><span class="lineNum">    4394 </span>            :     0U, // SUQADDv4i32</a>
<a name="4395"><span class="lineNum">    4395 </span>            :     0U, // SUQADDv8i16</a>
<a name="4396"><span class="lineNum">    4396 </span>            :     0U, // SUQADDv8i8</a>
<a name="4397"><span class="lineNum">    4397 </span>            :     0U, // SVC</a>
<a name="4398"><span class="lineNum">    4398 </span>            :     129U,       // SYSLxt</a>
<a name="4399"><span class="lineNum">    4399 </span>            :     0U, // SYSxt</a>
<a name="4400"><span class="lineNum">    4400 </span>            :     0U, // TBLv16i8Four</a>
<a name="4401"><span class="lineNum">    4401 </span>            :     0U, // TBLv16i8One</a>
<a name="4402"><span class="lineNum">    4402 </span>            :     0U, // TBLv16i8Three</a>
<a name="4403"><span class="lineNum">    4403 </span>            :     0U, // TBLv16i8Two</a>
<a name="4404"><span class="lineNum">    4404 </span>            :     0U, // TBLv8i8Four</a>
<a name="4405"><span class="lineNum">    4405 </span>            :     0U, // TBLv8i8One</a>
<a name="4406"><span class="lineNum">    4406 </span>            :     0U, // TBLv8i8Three</a>
<a name="4407"><span class="lineNum">    4407 </span>            :     0U, // TBLv8i8Two</a>
<a name="4408"><span class="lineNum">    4408 </span>            :     137U,       // TBNZW</a>
<a name="4409"><span class="lineNum">    4409 </span>            :     137U,       // TBNZX</a>
<a name="4410"><span class="lineNum">    4410 </span>            :     0U, // TBXv16i8Four</a>
<a name="4411"><span class="lineNum">    4411 </span>            :     0U, // TBXv16i8One</a>
<a name="4412"><span class="lineNum">    4412 </span>            :     0U, // TBXv16i8Three</a>
<a name="4413"><span class="lineNum">    4413 </span>            :     0U, // TBXv16i8Two</a>
<a name="4414"><span class="lineNum">    4414 </span>            :     0U, // TBXv8i8Four</a>
<a name="4415"><span class="lineNum">    4415 </span>            :     0U, // TBXv8i8One</a>
<a name="4416"><span class="lineNum">    4416 </span>            :     0U, // TBXv8i8Three</a>
<a name="4417"><span class="lineNum">    4417 </span>            :     0U, // TBXv8i8Two</a>
<a name="4418"><span class="lineNum">    4418 </span>            :     137U,       // TBZW</a>
<a name="4419"><span class="lineNum">    4419 </span>            :     137U,       // TBZX</a>
<a name="4420"><span class="lineNum">    4420 </span>            :     0U, // TCRETURNdi</a>
<a name="4421"><span class="lineNum">    4421 </span>            :     0U, // TCRETURNri</a>
<a name="4422"><span class="lineNum">    4422 </span>            :     0U, // TLSDESCCALL</a>
<a name="4423"><span class="lineNum">    4423 </span>            :     0U, // TLSDESC_BLR</a>
<a name="4424"><span class="lineNum">    4424 </span>            :     1033U,      // TRN1v16i8</a>
<a name="4425"><span class="lineNum">    4425 </span>            :     1289U,      // TRN1v2i32</a>
<a name="4426"><span class="lineNum">    4426 </span>            :     265U,       // TRN1v2i64</a>
<a name="4427"><span class="lineNum">    4427 </span>            :     1545U,      // TRN1v4i16</a>
<a name="4428"><span class="lineNum">    4428 </span>            :     521U,       // TRN1v4i32</a>
<a name="4429"><span class="lineNum">    4429 </span>            :     777U,       // TRN1v8i16</a>
<a name="4430"><span class="lineNum">    4430 </span>            :     1801U,      // TRN1v8i8</a>
<a name="4431"><span class="lineNum">    4431 </span>            :     1033U,      // TRN2v16i8</a>
<a name="4432"><span class="lineNum">    4432 </span>            :     1289U,      // TRN2v2i32</a>
<a name="4433"><span class="lineNum">    4433 </span>            :     265U,       // TRN2v2i64</a>
<a name="4434"><span class="lineNum">    4434 </span>            :     1545U,      // TRN2v4i16</a>
<a name="4435"><span class="lineNum">    4435 </span>            :     521U,       // TRN2v4i32</a>
<a name="4436"><span class="lineNum">    4436 </span>            :     777U,       // TRN2v8i16</a>
<a name="4437"><span class="lineNum">    4437 </span>            :     1801U,      // TRN2v8i8</a>
<a name="4438"><span class="lineNum">    4438 </span>            :     1041U,      // UABALv16i8_v8i16</a>
<a name="4439"><span class="lineNum">    4439 </span>            :     1297U,      // UABALv2i32_v2i64</a>
<a name="4440"><span class="lineNum">    4440 </span>            :     1553U,      // UABALv4i16_v4i32</a>
<a name="4441"><span class="lineNum">    4441 </span>            :     529U,       // UABALv4i32_v2i64</a>
<a name="4442"><span class="lineNum">    4442 </span>            :     785U,       // UABALv8i16_v4i32</a>
<a name="4443"><span class="lineNum">    4443 </span>            :     1809U,      // UABALv8i8_v8i16</a>
<a name="4444"><span class="lineNum">    4444 </span>            :     1041U,      // UABAv16i8</a>
<a name="4445"><span class="lineNum">    4445 </span>            :     1297U,      // UABAv2i32</a>
<a name="4446"><span class="lineNum">    4446 </span>            :     1553U,      // UABAv4i16</a>
<a name="4447"><span class="lineNum">    4447 </span>            :     529U,       // UABAv4i32</a>
<a name="4448"><span class="lineNum">    4448 </span>            :     785U,       // UABAv8i16</a>
<a name="4449"><span class="lineNum">    4449 </span>            :     1809U,      // UABAv8i8</a>
<a name="4450"><span class="lineNum">    4450 </span>            :     1033U,      // UABDLv16i8_v8i16</a>
<a name="4451"><span class="lineNum">    4451 </span>            :     1289U,      // UABDLv2i32_v2i64</a>
<a name="4452"><span class="lineNum">    4452 </span>            :     1545U,      // UABDLv4i16_v4i32</a>
<a name="4453"><span class="lineNum">    4453 </span>            :     521U,       // UABDLv4i32_v2i64</a>
<a name="4454"><span class="lineNum">    4454 </span>            :     777U,       // UABDLv8i16_v4i32</a>
<a name="4455"><span class="lineNum">    4455 </span>            :     1801U,      // UABDLv8i8_v8i16</a>
<a name="4456"><span class="lineNum">    4456 </span>            :     1033U,      // UABDv16i8</a>
<a name="4457"><span class="lineNum">    4457 </span>            :     1289U,      // UABDv2i32</a>
<a name="4458"><span class="lineNum">    4458 </span>            :     1545U,      // UABDv4i16</a>
<a name="4459"><span class="lineNum">    4459 </span>            :     521U,       // UABDv4i32</a>
<a name="4460"><span class="lineNum">    4460 </span>            :     777U,       // UABDv8i16</a>
<a name="4461"><span class="lineNum">    4461 </span>            :     1801U,      // UABDv8i8</a>
<a name="4462"><span class="lineNum">    4462 </span>            :     0U, // UADALPv16i8_v8i16</a>
<a name="4463"><span class="lineNum">    4463 </span>            :     0U, // UADALPv2i32_v1i64</a>
<a name="4464"><span class="lineNum">    4464 </span>            :     0U, // UADALPv4i16_v2i32</a>
<a name="4465"><span class="lineNum">    4465 </span>            :     0U, // UADALPv4i32_v2i64</a>
<a name="4466"><span class="lineNum">    4466 </span>            :     0U, // UADALPv8i16_v4i32</a>
<a name="4467"><span class="lineNum">    4467 </span>            :     0U, // UADALPv8i8_v4i16</a>
<a name="4468"><span class="lineNum">    4468 </span>            :     0U, // UADDLPv16i8_v8i16</a>
<a name="4469"><span class="lineNum">    4469 </span>            :     0U, // UADDLPv2i32_v1i64</a>
<a name="4470"><span class="lineNum">    4470 </span>            :     0U, // UADDLPv4i16_v2i32</a>
<a name="4471"><span class="lineNum">    4471 </span>            :     0U, // UADDLPv4i32_v2i64</a>
<a name="4472"><span class="lineNum">    4472 </span>            :     0U, // UADDLPv8i16_v4i32</a>
<a name="4473"><span class="lineNum">    4473 </span>            :     0U, // UADDLPv8i8_v4i16</a>
<a name="4474"><span class="lineNum">    4474 </span>            :     0U, // UADDLVv16i8v</a>
<a name="4475"><span class="lineNum">    4475 </span>            :     0U, // UADDLVv4i16v</a>
<a name="4476"><span class="lineNum">    4476 </span>            :     0U, // UADDLVv4i32v</a>
<a name="4477"><span class="lineNum">    4477 </span>            :     0U, // UADDLVv8i16v</a>
<a name="4478"><span class="lineNum">    4478 </span>            :     0U, // UADDLVv8i8v</a>
<a name="4479"><span class="lineNum">    4479 </span>            :     1033U,      // UADDLv16i8_v8i16</a>
<a name="4480"><span class="lineNum">    4480 </span>            :     1289U,      // UADDLv2i32_v2i64</a>
<a name="4481"><span class="lineNum">    4481 </span>            :     1545U,      // UADDLv4i16_v4i32</a>
<a name="4482"><span class="lineNum">    4482 </span>            :     521U,       // UADDLv4i32_v2i64</a>
<a name="4483"><span class="lineNum">    4483 </span>            :     777U,       // UADDLv8i16_v4i32</a>
<a name="4484"><span class="lineNum">    4484 </span>            :     1801U,      // UADDLv8i8_v8i16</a>
<a name="4485"><span class="lineNum">    4485 </span>            :     1033U,      // UADDWv16i8_v8i16</a>
<a name="4486"><span class="lineNum">    4486 </span>            :     1289U,      // UADDWv2i32_v2i64</a>
<a name="4487"><span class="lineNum">    4487 </span>            :     1545U,      // UADDWv4i16_v4i32</a>
<a name="4488"><span class="lineNum">    4488 </span>            :     521U,       // UADDWv4i32_v2i64</a>
<a name="4489"><span class="lineNum">    4489 </span>            :     777U,       // UADDWv8i16_v4i32</a>
<a name="4490"><span class="lineNum">    4490 </span>            :     1801U,      // UADDWv8i8_v8i16</a>
<a name="4491"><span class="lineNum">    4491 </span>            :     18689U,     // UBFMWri</a>
<a name="4492"><span class="lineNum">    4492 </span>            :     18689U,     // UBFMXri</a>
<a name="4493"><span class="lineNum">    4493 </span>            :     1U, // UCVTFSWDri</a>
<a name="4494"><span class="lineNum">    4494 </span>            :     1U, // UCVTFSWSri</a>
<a name="4495"><span class="lineNum">    4495 </span>            :     1U, // UCVTFSXDri</a>
<a name="4496"><span class="lineNum">    4496 </span>            :     1U, // UCVTFSXSri</a>
<a name="4497"><span class="lineNum">    4497 </span>            :     0U, // UCVTFUWDri</a>
<a name="4498"><span class="lineNum">    4498 </span>            :     0U, // UCVTFUWSri</a>
<a name="4499"><span class="lineNum">    4499 </span>            :     0U, // UCVTFUXDri</a>
<a name="4500"><span class="lineNum">    4500 </span>            :     0U, // UCVTFUXSri</a>
<a name="4501"><span class="lineNum">    4501 </span>            :     1U, // UCVTFd</a>
<a name="4502"><span class="lineNum">    4502 </span>            :     1U, // UCVTFs</a>
<a name="4503"><span class="lineNum">    4503 </span>            :     0U, // UCVTFv1i32</a>
<a name="4504"><span class="lineNum">    4504 </span>            :     0U, // UCVTFv1i64</a>
<a name="4505"><span class="lineNum">    4505 </span>            :     0U, // UCVTFv2f32</a>
<a name="4506"><span class="lineNum">    4506 </span>            :     0U, // UCVTFv2f64</a>
<a name="4507"><span class="lineNum">    4507 </span>            :     1U, // UCVTFv2i32_shift</a>
<a name="4508"><span class="lineNum">    4508 </span>            :     1U, // UCVTFv2i64_shift</a>
<a name="4509"><span class="lineNum">    4509 </span>            :     0U, // UCVTFv4f32</a>
<a name="4510"><span class="lineNum">    4510 </span>            :     1U, // UCVTFv4i32_shift</a>
<a name="4511"><span class="lineNum">    4511 </span>            :     1U, // UDIVWr</a>
<a name="4512"><span class="lineNum">    4512 </span>            :     1U, // UDIVXr</a>
<a name="4513"><span class="lineNum">    4513 </span>            :     1U, // UDIV_IntWr</a>
<a name="4514"><span class="lineNum">    4514 </span>            :     1U, // UDIV_IntXr</a>
<a name="4515"><span class="lineNum">    4515 </span>            :     1033U,      // UHADDv16i8</a>
<a name="4516"><span class="lineNum">    4516 </span>            :     1289U,      // UHADDv2i32</a>
<a name="4517"><span class="lineNum">    4517 </span>            :     1545U,      // UHADDv4i16</a>
<a name="4518"><span class="lineNum">    4518 </span>            :     521U,       // UHADDv4i32</a>
<a name="4519"><span class="lineNum">    4519 </span>            :     777U,       // UHADDv8i16</a>
<a name="4520"><span class="lineNum">    4520 </span>            :     1801U,      // UHADDv8i8</a>
<a name="4521"><span class="lineNum">    4521 </span>            :     1033U,      // UHSUBv16i8</a>
<a name="4522"><span class="lineNum">    4522 </span>            :     1289U,      // UHSUBv2i32</a>
<a name="4523"><span class="lineNum">    4523 </span>            :     1545U,      // UHSUBv4i16</a>
<a name="4524"><span class="lineNum">    4524 </span>            :     521U,       // UHSUBv4i32</a>
<a name="4525"><span class="lineNum">    4525 </span>            :     777U,       // UHSUBv8i16</a>
<a name="4526"><span class="lineNum">    4526 </span>            :     1801U,      // UHSUBv8i8</a>
<a name="4527"><span class="lineNum">    4527 </span>            :     18689U,     // UMADDLrrr</a>
<a name="4528"><span class="lineNum">    4528 </span>            :     1033U,      // UMAXPv16i8</a>
<a name="4529"><span class="lineNum">    4529 </span>            :     1289U,      // UMAXPv2i32</a>
<a name="4530"><span class="lineNum">    4530 </span>            :     1545U,      // UMAXPv4i16</a>
<a name="4531"><span class="lineNum">    4531 </span>            :     521U,       // UMAXPv4i32</a>
<a name="4532"><span class="lineNum">    4532 </span>            :     777U,       // UMAXPv8i16</a>
<a name="4533"><span class="lineNum">    4533 </span>            :     1801U,      // UMAXPv8i8</a>
<a name="4534"><span class="lineNum">    4534 </span>            :     0U, // UMAXVv16i8v</a>
<a name="4535"><span class="lineNum">    4535 </span>            :     0U, // UMAXVv4i16v</a>
<a name="4536"><span class="lineNum">    4536 </span>            :     0U, // UMAXVv4i32v</a>
<a name="4537"><span class="lineNum">    4537 </span>            :     0U, // UMAXVv8i16v</a>
<a name="4538"><span class="lineNum">    4538 </span>            :     0U, // UMAXVv8i8v</a>
<a name="4539"><span class="lineNum">    4539 </span>            :     1033U,      // UMAXv16i8</a>
<a name="4540"><span class="lineNum">    4540 </span>            :     1289U,      // UMAXv2i32</a>
<a name="4541"><span class="lineNum">    4541 </span>            :     1545U,      // UMAXv4i16</a>
<a name="4542"><span class="lineNum">    4542 </span>            :     521U,       // UMAXv4i32</a>
<a name="4543"><span class="lineNum">    4543 </span>            :     777U,       // UMAXv8i16</a>
<a name="4544"><span class="lineNum">    4544 </span>            :     1801U,      // UMAXv8i8</a>
<a name="4545"><span class="lineNum">    4545 </span>            :     1033U,      // UMINPv16i8</a>
<a name="4546"><span class="lineNum">    4546 </span>            :     1289U,      // UMINPv2i32</a>
<a name="4547"><span class="lineNum">    4547 </span>            :     1545U,      // UMINPv4i16</a>
<a name="4548"><span class="lineNum">    4548 </span>            :     521U,       // UMINPv4i32</a>
<a name="4549"><span class="lineNum">    4549 </span>            :     777U,       // UMINPv8i16</a>
<a name="4550"><span class="lineNum">    4550 </span>            :     1801U,      // UMINPv8i8</a>
<a name="4551"><span class="lineNum">    4551 </span>            :     0U, // UMINVv16i8v</a>
<a name="4552"><span class="lineNum">    4552 </span>            :     0U, // UMINVv4i16v</a>
<a name="4553"><span class="lineNum">    4553 </span>            :     0U, // UMINVv4i32v</a>
<a name="4554"><span class="lineNum">    4554 </span>            :     0U, // UMINVv8i16v</a>
<a name="4555"><span class="lineNum">    4555 </span>            :     0U, // UMINVv8i8v</a>
<a name="4556"><span class="lineNum">    4556 </span>            :     1033U,      // UMINv16i8</a>
<a name="4557"><span class="lineNum">    4557 </span>            :     1289U,      // UMINv2i32</a>
<a name="4558"><span class="lineNum">    4558 </span>            :     1545U,      // UMINv4i16</a>
<a name="4559"><span class="lineNum">    4559 </span>            :     521U,       // UMINv4i32</a>
<a name="4560"><span class="lineNum">    4560 </span>            :     777U,       // UMINv8i16</a>
<a name="4561"><span class="lineNum">    4561 </span>            :     1801U,      // UMINv8i8</a>
<a name="4562"><span class="lineNum">    4562 </span>            :     1041U,      // UMLALv16i8_v8i16</a>
<a name="4563"><span class="lineNum">    4563 </span>            :     27665U,     // UMLALv2i32_indexed</a>
<a name="4564"><span class="lineNum">    4564 </span>            :     1297U,      // UMLALv2i32_v2i64</a>
<a name="4565"><span class="lineNum">    4565 </span>            :     28945U,     // UMLALv4i16_indexed</a>
<a name="4566"><span class="lineNum">    4566 </span>            :     1553U,      // UMLALv4i16_v4i32</a>
<a name="4567"><span class="lineNum">    4567 </span>            :     27665U,     // UMLALv4i32_indexed</a>
<a name="4568"><span class="lineNum">    4568 </span>            :     529U,       // UMLALv4i32_v2i64</a>
<a name="4569"><span class="lineNum">    4569 </span>            :     28945U,     // UMLALv8i16_indexed</a>
<a name="4570"><span class="lineNum">    4570 </span>            :     785U,       // UMLALv8i16_v4i32</a>
<a name="4571"><span class="lineNum">    4571 </span>            :     1809U,      // UMLALv8i8_v8i16</a>
<a name="4572"><span class="lineNum">    4572 </span>            :     1041U,      // UMLSLv16i8_v8i16</a>
<a name="4573"><span class="lineNum">    4573 </span>            :     27665U,     // UMLSLv2i32_indexed</a>
<a name="4574"><span class="lineNum">    4574 </span>            :     1297U,      // UMLSLv2i32_v2i64</a>
<a name="4575"><span class="lineNum">    4575 </span>            :     28945U,     // UMLSLv4i16_indexed</a>
<a name="4576"><span class="lineNum">    4576 </span>            :     1553U,      // UMLSLv4i16_v4i32</a>
<a name="4577"><span class="lineNum">    4577 </span>            :     27665U,     // UMLSLv4i32_indexed</a>
<a name="4578"><span class="lineNum">    4578 </span>            :     529U,       // UMLSLv4i32_v2i64</a>
<a name="4579"><span class="lineNum">    4579 </span>            :     28945U,     // UMLSLv8i16_indexed</a>
<a name="4580"><span class="lineNum">    4580 </span>            :     785U,       // UMLSLv8i16_v4i32</a>
<a name="4581"><span class="lineNum">    4581 </span>            :     1809U,      // UMLSLv8i8_v8i16</a>
<a name="4582"><span class="lineNum">    4582 </span>            :     75U,        // UMOVvi16</a>
<a name="4583"><span class="lineNum">    4583 </span>            :     75U,        // UMOVvi32</a>
<a name="4584"><span class="lineNum">    4584 </span>            :     75U,        // UMOVvi64</a>
<a name="4585"><span class="lineNum">    4585 </span>            :     75U,        // UMOVvi8</a>
<a name="4586"><span class="lineNum">    4586 </span>            :     18689U,     // UMSUBLrrr</a>
<a name="4587"><span class="lineNum">    4587 </span>            :     1U, // UMULHrr</a>
<a name="4588"><span class="lineNum">    4588 </span>            :     1033U,      // UMULLv16i8_v8i16</a>
<a name="4589"><span class="lineNum">    4589 </span>            :     35849U,     // UMULLv2i32_indexed</a>
<a name="4590"><span class="lineNum">    4590 </span>            :     1289U,      // UMULLv2i32_v2i64</a>
<a name="4591"><span class="lineNum">    4591 </span>            :     37129U,     // UMULLv4i16_indexed</a>
<a name="4592"><span class="lineNum">    4592 </span>            :     1545U,      // UMULLv4i16_v4i32</a>
<a name="4593"><span class="lineNum">    4593 </span>            :     35849U,     // UMULLv4i32_indexed</a>
<a name="4594"><span class="lineNum">    4594 </span>            :     521U,       // UMULLv4i32_v2i64</a>
<a name="4595"><span class="lineNum">    4595 </span>            :     37129U,     // UMULLv8i16_indexed</a>
<a name="4596"><span class="lineNum">    4596 </span>            :     777U,       // UMULLv8i16_v4i32</a>
<a name="4597"><span class="lineNum">    4597 </span>            :     1801U,      // UMULLv8i8_v8i16</a>
<a name="4598"><span class="lineNum">    4598 </span>            :     1033U,      // UQADDv16i8</a>
<a name="4599"><span class="lineNum">    4599 </span>            :     1U, // UQADDv1i16</a>
<a name="4600"><span class="lineNum">    4600 </span>            :     1U, // UQADDv1i32</a>
<a name="4601"><span class="lineNum">    4601 </span>            :     1U, // UQADDv1i64</a>
<a name="4602"><span class="lineNum">    4602 </span>            :     1U, // UQADDv1i8</a>
<a name="4603"><span class="lineNum">    4603 </span>            :     1289U,      // UQADDv2i32</a>
<a name="4604"><span class="lineNum">    4604 </span>            :     265U,       // UQADDv2i64</a>
<a name="4605"><span class="lineNum">    4605 </span>            :     1545U,      // UQADDv4i16</a>
<a name="4606"><span class="lineNum">    4606 </span>            :     521U,       // UQADDv4i32</a>
<a name="4607"><span class="lineNum">    4607 </span>            :     777U,       // UQADDv8i16</a>
<a name="4608"><span class="lineNum">    4608 </span>            :     1801U,      // UQADDv8i8</a>
<a name="4609"><span class="lineNum">    4609 </span>            :     1033U,      // UQRSHLv16i8</a>
<a name="4610"><span class="lineNum">    4610 </span>            :     1U, // UQRSHLv1i16</a>
<a name="4611"><span class="lineNum">    4611 </span>            :     1U, // UQRSHLv1i32</a>
<a name="4612"><span class="lineNum">    4612 </span>            :     1U, // UQRSHLv1i64</a>
<a name="4613"><span class="lineNum">    4613 </span>            :     1U, // UQRSHLv1i8</a>
<a name="4614"><span class="lineNum">    4614 </span>            :     1289U,      // UQRSHLv2i32</a>
<a name="4615"><span class="lineNum">    4615 </span>            :     265U,       // UQRSHLv2i64</a>
<a name="4616"><span class="lineNum">    4616 </span>            :     1545U,      // UQRSHLv4i16</a>
<a name="4617"><span class="lineNum">    4617 </span>            :     521U,       // UQRSHLv4i32</a>
<a name="4618"><span class="lineNum">    4618 </span>            :     777U,       // UQRSHLv8i16</a>
<a name="4619"><span class="lineNum">    4619 </span>            :     1801U,      // UQRSHLv8i8</a>
<a name="4620"><span class="lineNum">    4620 </span>            :     1U, // UQRSHRNb</a>
<a name="4621"><span class="lineNum">    4621 </span>            :     1U, // UQRSHRNh</a>
<a name="4622"><span class="lineNum">    4622 </span>            :     1U, // UQRSHRNs</a>
<a name="4623"><span class="lineNum">    4623 </span>            :     65U,        // UQRSHRNv16i8_shift</a>
<a name="4624"><span class="lineNum">    4624 </span>            :     1U, // UQRSHRNv2i32_shift</a>
<a name="4625"><span class="lineNum">    4625 </span>            :     1U, // UQRSHRNv4i16_shift</a>
<a name="4626"><span class="lineNum">    4626 </span>            :     65U,        // UQRSHRNv4i32_shift</a>
<a name="4627"><span class="lineNum">    4627 </span>            :     65U,        // UQRSHRNv8i16_shift</a>
<a name="4628"><span class="lineNum">    4628 </span>            :     1U, // UQRSHRNv8i8_shift</a>
<a name="4629"><span class="lineNum">    4629 </span>            :     1U, // UQSHLb</a>
<a name="4630"><span class="lineNum">    4630 </span>            :     1U, // UQSHLd</a>
<a name="4631"><span class="lineNum">    4631 </span>            :     1U, // UQSHLh</a>
<a name="4632"><span class="lineNum">    4632 </span>            :     1U, // UQSHLs</a>
<a name="4633"><span class="lineNum">    4633 </span>            :     1033U,      // UQSHLv16i8</a>
<a name="4634"><span class="lineNum">    4634 </span>            :     1U, // UQSHLv16i8_shift</a>
<a name="4635"><span class="lineNum">    4635 </span>            :     1U, // UQSHLv1i16</a>
<a name="4636"><span class="lineNum">    4636 </span>            :     1U, // UQSHLv1i32</a>
<a name="4637"><span class="lineNum">    4637 </span>            :     1U, // UQSHLv1i64</a>
<a name="4638"><span class="lineNum">    4638 </span>            :     1U, // UQSHLv1i8</a>
<a name="4639"><span class="lineNum">    4639 </span>            :     1289U,      // UQSHLv2i32</a>
<a name="4640"><span class="lineNum">    4640 </span>            :     1U, // UQSHLv2i32_shift</a>
<a name="4641"><span class="lineNum">    4641 </span>            :     265U,       // UQSHLv2i64</a>
<a name="4642"><span class="lineNum">    4642 </span>            :     1U, // UQSHLv2i64_shift</a>
<a name="4643"><span class="lineNum">    4643 </span>            :     1545U,      // UQSHLv4i16</a>
<a name="4644"><span class="lineNum">    4644 </span>            :     1U, // UQSHLv4i16_shift</a>
<a name="4645"><span class="lineNum">    4645 </span>            :     521U,       // UQSHLv4i32</a>
<a name="4646"><span class="lineNum">    4646 </span>            :     1U, // UQSHLv4i32_shift</a>
<a name="4647"><span class="lineNum">    4647 </span>            :     777U,       // UQSHLv8i16</a>
<a name="4648"><span class="lineNum">    4648 </span>            :     1U, // UQSHLv8i16_shift</a>
<a name="4649"><span class="lineNum">    4649 </span>            :     1801U,      // UQSHLv8i8</a>
<a name="4650"><span class="lineNum">    4650 </span>            :     1U, // UQSHLv8i8_shift</a>
<a name="4651"><span class="lineNum">    4651 </span>            :     1U, // UQSHRNb</a>
<a name="4652"><span class="lineNum">    4652 </span>            :     1U, // UQSHRNh</a>
<a name="4653"><span class="lineNum">    4653 </span>            :     1U, // UQSHRNs</a>
<a name="4654"><span class="lineNum">    4654 </span>            :     65U,        // UQSHRNv16i8_shift</a>
<a name="4655"><span class="lineNum">    4655 </span>            :     1U, // UQSHRNv2i32_shift</a>
<a name="4656"><span class="lineNum">    4656 </span>            :     1U, // UQSHRNv4i16_shift</a>
<a name="4657"><span class="lineNum">    4657 </span>            :     65U,        // UQSHRNv4i32_shift</a>
<a name="4658"><span class="lineNum">    4658 </span>            :     65U,        // UQSHRNv8i16_shift</a>
<a name="4659"><span class="lineNum">    4659 </span>            :     1U, // UQSHRNv8i8_shift</a>
<a name="4660"><span class="lineNum">    4660 </span>            :     1033U,      // UQSUBv16i8</a>
<a name="4661"><span class="lineNum">    4661 </span>            :     1U, // UQSUBv1i16</a>
<a name="4662"><span class="lineNum">    4662 </span>            :     1U, // UQSUBv1i32</a>
<a name="4663"><span class="lineNum">    4663 </span>            :     1U, // UQSUBv1i64</a>
<a name="4664"><span class="lineNum">    4664 </span>            :     1U, // UQSUBv1i8</a>
<a name="4665"><span class="lineNum">    4665 </span>            :     1289U,      // UQSUBv2i32</a>
<a name="4666"><span class="lineNum">    4666 </span>            :     265U,       // UQSUBv2i64</a>
<a name="4667"><span class="lineNum">    4667 </span>            :     1545U,      // UQSUBv4i16</a>
<a name="4668"><span class="lineNum">    4668 </span>            :     521U,       // UQSUBv4i32</a>
<a name="4669"><span class="lineNum">    4669 </span>            :     777U,       // UQSUBv8i16</a>
<a name="4670"><span class="lineNum">    4670 </span>            :     1801U,      // UQSUBv8i8</a>
<a name="4671"><span class="lineNum">    4671 </span>            :     0U, // UQXTNv16i8</a>
<a name="4672"><span class="lineNum">    4672 </span>            :     0U, // UQXTNv1i16</a>
<a name="4673"><span class="lineNum">    4673 </span>            :     0U, // UQXTNv1i32</a>
<a name="4674"><span class="lineNum">    4674 </span>            :     0U, // UQXTNv1i8</a>
<a name="4675"><span class="lineNum">    4675 </span>            :     0U, // UQXTNv2i32</a>
<a name="4676"><span class="lineNum">    4676 </span>            :     0U, // UQXTNv4i16</a>
<a name="4677"><span class="lineNum">    4677 </span>            :     0U, // UQXTNv4i32</a>
<a name="4678"><span class="lineNum">    4678 </span>            :     0U, // UQXTNv8i16</a>
<a name="4679"><span class="lineNum">    4679 </span>            :     0U, // UQXTNv8i8</a>
<a name="4680"><span class="lineNum">    4680 </span>            :     0U, // URECPEv2i32</a>
<a name="4681"><span class="lineNum">    4681 </span>            :     0U, // URECPEv4i32</a>
<a name="4682"><span class="lineNum">    4682 </span>            :     1033U,      // URHADDv16i8</a>
<a name="4683"><span class="lineNum">    4683 </span>            :     1289U,      // URHADDv2i32</a>
<a name="4684"><span class="lineNum">    4684 </span>            :     1545U,      // URHADDv4i16</a>
<a name="4685"><span class="lineNum">    4685 </span>            :     521U,       // URHADDv4i32</a>
<a name="4686"><span class="lineNum">    4686 </span>            :     777U,       // URHADDv8i16</a>
<a name="4687"><span class="lineNum">    4687 </span>            :     1801U,      // URHADDv8i8</a>
<a name="4688"><span class="lineNum">    4688 </span>            :     1033U,      // URSHLv16i8</a>
<a name="4689"><span class="lineNum">    4689 </span>            :     1U, // URSHLv1i64</a>
<a name="4690"><span class="lineNum">    4690 </span>            :     1289U,      // URSHLv2i32</a>
<a name="4691"><span class="lineNum">    4691 </span>            :     265U,       // URSHLv2i64</a>
<a name="4692"><span class="lineNum">    4692 </span>            :     1545U,      // URSHLv4i16</a>
<a name="4693"><span class="lineNum">    4693 </span>            :     521U,       // URSHLv4i32</a>
<a name="4694"><span class="lineNum">    4694 </span>            :     777U,       // URSHLv8i16</a>
<a name="4695"><span class="lineNum">    4695 </span>            :     1801U,      // URSHLv8i8</a>
<a name="4696"><span class="lineNum">    4696 </span>            :     1U, // URSHRd</a>
<a name="4697"><span class="lineNum">    4697 </span>            :     1U, // URSHRv16i8_shift</a>
<a name="4698"><span class="lineNum">    4698 </span>            :     1U, // URSHRv2i32_shift</a>
<a name="4699"><span class="lineNum">    4699 </span>            :     1U, // URSHRv2i64_shift</a>
<a name="4700"><span class="lineNum">    4700 </span>            :     1U, // URSHRv4i16_shift</a>
<a name="4701"><span class="lineNum">    4701 </span>            :     1U, // URSHRv4i32_shift</a>
<a name="4702"><span class="lineNum">    4702 </span>            :     1U, // URSHRv8i16_shift</a>
<a name="4703"><span class="lineNum">    4703 </span>            :     1U, // URSHRv8i8_shift</a>
<a name="4704"><span class="lineNum">    4704 </span>            :     0U, // URSQRTEv2i32</a>
<a name="4705"><span class="lineNum">    4705 </span>            :     0U, // URSQRTEv4i32</a>
<a name="4706"><span class="lineNum">    4706 </span>            :     65U,        // URSRAd</a>
<a name="4707"><span class="lineNum">    4707 </span>            :     65U,        // URSRAv16i8_shift</a>
<a name="4708"><span class="lineNum">    4708 </span>            :     65U,        // URSRAv2i32_shift</a>
<a name="4709"><span class="lineNum">    4709 </span>            :     65U,        // URSRAv2i64_shift</a>
<a name="4710"><span class="lineNum">    4710 </span>            :     65U,        // URSRAv4i16_shift</a>
<a name="4711"><span class="lineNum">    4711 </span>            :     65U,        // URSRAv4i32_shift</a>
<a name="4712"><span class="lineNum">    4712 </span>            :     65U,        // URSRAv8i16_shift</a>
<a name="4713"><span class="lineNum">    4713 </span>            :     65U,        // URSRAv8i8_shift</a>
<a name="4714"><span class="lineNum">    4714 </span>            :     1U, // USHLLv16i8_shift</a>
<a name="4715"><span class="lineNum">    4715 </span>            :     1U, // USHLLv2i32_shift</a>
<a name="4716"><span class="lineNum">    4716 </span>            :     1U, // USHLLv4i16_shift</a>
<a name="4717"><span class="lineNum">    4717 </span>            :     1U, // USHLLv4i32_shift</a>
<a name="4718"><span class="lineNum">    4718 </span>            :     1U, // USHLLv8i16_shift</a>
<a name="4719"><span class="lineNum">    4719 </span>            :     1U, // USHLLv8i8_shift</a>
<a name="4720"><span class="lineNum">    4720 </span>            :     1033U,      // USHLv16i8</a>
<a name="4721"><span class="lineNum">    4721 </span>            :     1U, // USHLv1i64</a>
<a name="4722"><span class="lineNum">    4722 </span>            :     1289U,      // USHLv2i32</a>
<a name="4723"><span class="lineNum">    4723 </span>            :     265U,       // USHLv2i64</a>
<a name="4724"><span class="lineNum">    4724 </span>            :     1545U,      // USHLv4i16</a>
<a name="4725"><span class="lineNum">    4725 </span>            :     521U,       // USHLv4i32</a>
<a name="4726"><span class="lineNum">    4726 </span>            :     777U,       // USHLv8i16</a>
<a name="4727"><span class="lineNum">    4727 </span>            :     1801U,      // USHLv8i8</a>
<a name="4728"><span class="lineNum">    4728 </span>            :     1U, // USHRd</a>
<a name="4729"><span class="lineNum">    4729 </span>            :     1U, // USHRv16i8_shift</a>
<a name="4730"><span class="lineNum">    4730 </span>            :     1U, // USHRv2i32_shift</a>
<a name="4731"><span class="lineNum">    4731 </span>            :     1U, // USHRv2i64_shift</a>
<a name="4732"><span class="lineNum">    4732 </span>            :     1U, // USHRv4i16_shift</a>
<a name="4733"><span class="lineNum">    4733 </span>            :     1U, // USHRv4i32_shift</a>
<a name="4734"><span class="lineNum">    4734 </span>            :     1U, // USHRv8i16_shift</a>
<a name="4735"><span class="lineNum">    4735 </span>            :     1U, // USHRv8i8_shift</a>
<a name="4736"><span class="lineNum">    4736 </span>            :     0U, // USQADDv16i8</a>
<a name="4737"><span class="lineNum">    4737 </span>            :     0U, // USQADDv1i16</a>
<a name="4738"><span class="lineNum">    4738 </span>            :     0U, // USQADDv1i32</a>
<a name="4739"><span class="lineNum">    4739 </span>            :     0U, // USQADDv1i64</a>
<a name="4740"><span class="lineNum">    4740 </span>            :     0U, // USQADDv1i8</a>
<a name="4741"><span class="lineNum">    4741 </span>            :     0U, // USQADDv2i32</a>
<a name="4742"><span class="lineNum">    4742 </span>            :     0U, // USQADDv2i64</a>
<a name="4743"><span class="lineNum">    4743 </span>            :     0U, // USQADDv4i16</a>
<a name="4744"><span class="lineNum">    4744 </span>            :     0U, // USQADDv4i32</a>
<a name="4745"><span class="lineNum">    4745 </span>            :     0U, // USQADDv8i16</a>
<a name="4746"><span class="lineNum">    4746 </span>            :     0U, // USQADDv8i8</a>
<a name="4747"><span class="lineNum">    4747 </span>            :     65U,        // USRAd</a>
<a name="4748"><span class="lineNum">    4748 </span>            :     65U,        // USRAv16i8_shift</a>
<a name="4749"><span class="lineNum">    4749 </span>            :     65U,        // USRAv2i32_shift</a>
<a name="4750"><span class="lineNum">    4750 </span>            :     65U,        // USRAv2i64_shift</a>
<a name="4751"><span class="lineNum">    4751 </span>            :     65U,        // USRAv4i16_shift</a>
<a name="4752"><span class="lineNum">    4752 </span>            :     65U,        // USRAv4i32_shift</a>
<a name="4753"><span class="lineNum">    4753 </span>            :     65U,        // USRAv8i16_shift</a>
<a name="4754"><span class="lineNum">    4754 </span>            :     65U,        // USRAv8i8_shift</a>
<a name="4755"><span class="lineNum">    4755 </span>            :     1033U,      // USUBLv16i8_v8i16</a>
<a name="4756"><span class="lineNum">    4756 </span>            :     1289U,      // USUBLv2i32_v2i64</a>
<a name="4757"><span class="lineNum">    4757 </span>            :     1545U,      // USUBLv4i16_v4i32</a>
<a name="4758"><span class="lineNum">    4758 </span>            :     521U,       // USUBLv4i32_v2i64</a>
<a name="4759"><span class="lineNum">    4759 </span>            :     777U,       // USUBLv8i16_v4i32</a>
<a name="4760"><span class="lineNum">    4760 </span>            :     1801U,      // USUBLv8i8_v8i16</a>
<a name="4761"><span class="lineNum">    4761 </span>            :     1033U,      // USUBWv16i8_v8i16</a>
<a name="4762"><span class="lineNum">    4762 </span>            :     1289U,      // USUBWv2i32_v2i64</a>
<a name="4763"><span class="lineNum">    4763 </span>            :     1545U,      // USUBWv4i16_v4i32</a>
<a name="4764"><span class="lineNum">    4764 </span>            :     521U,       // USUBWv4i32_v2i64</a>
<a name="4765"><span class="lineNum">    4765 </span>            :     777U,       // USUBWv8i16_v4i32</a>
<a name="4766"><span class="lineNum">    4766 </span>            :     1801U,      // USUBWv8i8_v8i16</a>
<a name="4767"><span class="lineNum">    4767 </span>            :     1033U,      // UZP1v16i8</a>
<a name="4768"><span class="lineNum">    4768 </span>            :     1289U,      // UZP1v2i32</a>
<a name="4769"><span class="lineNum">    4769 </span>            :     265U,       // UZP1v2i64</a>
<a name="4770"><span class="lineNum">    4770 </span>            :     1545U,      // UZP1v4i16</a>
<a name="4771"><span class="lineNum">    4771 </span>            :     521U,       // UZP1v4i32</a>
<a name="4772"><span class="lineNum">    4772 </span>            :     777U,       // UZP1v8i16</a>
<a name="4773"><span class="lineNum">    4773 </span>            :     1801U,      // UZP1v8i8</a>
<a name="4774"><span class="lineNum">    4774 </span>            :     1033U,      // UZP2v16i8</a>
<a name="4775"><span class="lineNum">    4775 </span>            :     1289U,      // UZP2v2i32</a>
<a name="4776"><span class="lineNum">    4776 </span>            :     265U,       // UZP2v2i64</a>
<a name="4777"><span class="lineNum">    4777 </span>            :     1545U,      // UZP2v4i16</a>
<a name="4778"><span class="lineNum">    4778 </span>            :     521U,       // UZP2v4i32</a>
<a name="4779"><span class="lineNum">    4779 </span>            :     777U,       // UZP2v8i16</a>
<a name="4780"><span class="lineNum">    4780 </span>            :     1801U,      // UZP2v8i8</a>
<a name="4781"><span class="lineNum">    4781 </span>            :     0U, // XTNv16i8</a>
<a name="4782"><span class="lineNum">    4782 </span>            :     0U, // XTNv2i32</a>
<a name="4783"><span class="lineNum">    4783 </span>            :     0U, // XTNv4i16</a>
<a name="4784"><span class="lineNum">    4784 </span>            :     0U, // XTNv4i32</a>
<a name="4785"><span class="lineNum">    4785 </span>            :     0U, // XTNv8i16</a>
<a name="4786"><span class="lineNum">    4786 </span>            :     0U, // XTNv8i8</a>
<a name="4787"><span class="lineNum">    4787 </span>            :     1033U,      // ZIP1v16i8</a>
<a name="4788"><span class="lineNum">    4788 </span>            :     1289U,      // ZIP1v2i32</a>
<a name="4789"><span class="lineNum">    4789 </span>            :     265U,       // ZIP1v2i64</a>
<a name="4790"><span class="lineNum">    4790 </span>            :     1545U,      // ZIP1v4i16</a>
<a name="4791"><span class="lineNum">    4791 </span>            :     521U,       // ZIP1v4i32</a>
<a name="4792"><span class="lineNum">    4792 </span>            :     777U,       // ZIP1v8i16</a>
<a name="4793"><span class="lineNum">    4793 </span>            :     1801U,      // ZIP1v8i8</a>
<a name="4794"><span class="lineNum">    4794 </span>            :     1033U,      // ZIP2v16i8</a>
<a name="4795"><span class="lineNum">    4795 </span>            :     1289U,      // ZIP2v2i32</a>
<a name="4796"><span class="lineNum">    4796 </span>            :     265U,       // ZIP2v2i64</a>
<a name="4797"><span class="lineNum">    4797 </span>            :     1545U,      // ZIP2v4i16</a>
<a name="4798"><span class="lineNum">    4798 </span>            :     521U,       // ZIP2v4i32</a>
<a name="4799"><span class="lineNum">    4799 </span>            :     777U,       // ZIP2v8i16</a>
<a name="4800"><span class="lineNum">    4800 </span>            :     1801U,      // ZIP2v8i8</a>
<a name="4801"><span class="lineNum">    4801 </span>            :     0U</a>
<a name="4802"><span class="lineNum">    4802 </span>            :   };</a>
<a name="4803"><span class="lineNum">    4803 </span>            : </a>
<a name="4804"><span class="lineNum">    4804 </span>            : #ifndef CAPSTONE_DIET</a>
<a name="4805"><span class="lineNum">    4805 </span><span class="lineNoCov">          0 :   static const char AsmStrs[] = {</span></a>
<a name="4806"><span class="lineNum">    4806 </span>            :   /* 0 */ 's', 'h', 'a', '1', 's', 'u', '0', 9, 0,</a>
<a name="4807"><span class="lineNum">    4807 </span>            :   /* 9 */ 's', 'h', 'a', '2', '5', '6', 's', 'u', '0', 9, 0,</a>
<a name="4808"><span class="lineNum">    4808 </span>            :   /* 20 */ 'l', 'd', '1', 9, 0,</a>
<a name="4809"><span class="lineNum">    4809 </span>            :   /* 25 */ 't', 'r', 'n', '1', 9, 0,</a>
<a name="4810"><span class="lineNum">    4810 </span>            :   /* 31 */ 'z', 'i', 'p', '1', 9, 0,</a>
<a name="4811"><span class="lineNum">    4811 </span>            :   /* 37 */ 'u', 'z', 'p', '1', 9, 0,</a>
<a name="4812"><span class="lineNum">    4812 </span>            :   /* 43 */ 'd', 'c', 'p', 's', '1', 9, 0,</a>
<a name="4813"><span class="lineNum">    4813 </span>            :   /* 50 */ 's', 't', '1', 9, 0,</a>
<a name="4814"><span class="lineNum">    4814 </span>            :   /* 55 */ 's', 'h', 'a', '1', 's', 'u', '1', 9, 0,</a>
<a name="4815"><span class="lineNum">    4815 </span>            :   /* 64 */ 's', 'h', 'a', '2', '5', '6', 's', 'u', '1', 9, 0,</a>
<a name="4816"><span class="lineNum">    4816 </span>            :   /* 75 */ 'r', 'e', 'v', '3', '2', 9, 0,</a>
<a name="4817"><span class="lineNum">    4817 </span>            :   /* 82 */ 'l', 'd', '2', 9, 0,</a>
<a name="4818"><span class="lineNum">    4818 </span>            :   /* 87 */ 's', 'h', 'a', '2', '5', '6', 'h', '2', 9, 0,</a>
<a name="4819"><span class="lineNum">    4819 </span>            :   /* 97 */ 's', 'a', 'b', 'a', 'l', '2', 9, 0,</a>
<a name="4820"><span class="lineNum">    4820 </span>            :   /* 105 */ 'u', 'a', 'b', 'a', 'l', '2', 9, 0,</a>
<a name="4821"><span class="lineNum">    4821 </span>            :   /* 113 */ 's', 'q', 'd', 'm', 'l', 'a', 'l', '2', 9, 0,</a>
<a name="4822"><span class="lineNum">    4822 </span>            :   /* 123 */ 's', 'm', 'l', 'a', 'l', '2', 9, 0,</a>
<a name="4823"><span class="lineNum">    4823 </span>            :   /* 131 */ 'u', 'm', 'l', 'a', 'l', '2', 9, 0,</a>
<a name="4824"><span class="lineNum">    4824 </span>            :   /* 139 */ 's', 's', 'u', 'b', 'l', '2', 9, 0,</a>
<a name="4825"><span class="lineNum">    4825 </span>            :   /* 147 */ 'u', 's', 'u', 'b', 'l', '2', 9, 0,</a>
<a name="4826"><span class="lineNum">    4826 </span>            :   /* 155 */ 's', 'a', 'b', 'd', 'l', '2', 9, 0,</a>
<a name="4827"><span class="lineNum">    4827 </span>            :   /* 163 */ 'u', 'a', 'b', 'd', 'l', '2', 9, 0,</a>
<a name="4828"><span class="lineNum">    4828 </span>            :   /* 171 */ 's', 'a', 'd', 'd', 'l', '2', 9, 0,</a>
<a name="4829"><span class="lineNum">    4829 </span>            :   /* 179 */ 'u', 'a', 'd', 'd', 'l', '2', 9, 0,</a>
<a name="4830"><span class="lineNum">    4830 </span>            :   /* 187 */ 's', 's', 'h', 'l', 'l', '2', 9, 0,</a>
<a name="4831"><span class="lineNum">    4831 </span>            :   /* 195 */ 'u', 's', 'h', 'l', 'l', '2', 9, 0,</a>
<a name="4832"><span class="lineNum">    4832 </span>            :   /* 203 */ 's', 'q', 'd', 'm', 'u', 'l', 'l', '2', 9, 0,</a>
<a name="4833"><span class="lineNum">    4833 </span>            :   /* 213 */ 'p', 'm', 'u', 'l', 'l', '2', 9, 0,</a>
<a name="4834"><span class="lineNum">    4834 </span>            :   /* 221 */ 's', 'm', 'u', 'l', 'l', '2', 9, 0,</a>
<a name="4835"><span class="lineNum">    4835 </span>            :   /* 229 */ 'u', 'm', 'u', 'l', 'l', '2', 9, 0,</a>
<a name="4836"><span class="lineNum">    4836 </span>            :   /* 237 */ 's', 'q', 'd', 'm', 'l', 's', 'l', '2', 9, 0,</a>
<a name="4837"><span class="lineNum">    4837 </span>            :   /* 247 */ 's', 'm', 'l', 's', 'l', '2', 9, 0,</a>
<a name="4838"><span class="lineNum">    4838 </span>            :   /* 255 */ 'u', 'm', 'l', 's', 'l', '2', 9, 0,</a>
<a name="4839"><span class="lineNum">    4839 </span>            :   /* 263 */ 'f', 'c', 'v', 't', 'l', '2', 9, 0,</a>
<a name="4840"><span class="lineNum">    4840 </span>            :   /* 271 */ 'r', 's', 'u', 'b', 'h', 'n', '2', 9, 0,</a>
<a name="4841"><span class="lineNum">    4841 </span>            :   /* 280 */ 'r', 'a', 'd', 'd', 'h', 'n', '2', 9, 0,</a>
<a name="4842"><span class="lineNum">    4842 </span>            :   /* 289 */ 's', 'q', 's', 'h', 'r', 'n', '2', 9, 0,</a>
<a name="4843"><span class="lineNum">    4843 </span>            :   /* 298 */ 'u', 'q', 's', 'h', 'r', 'n', '2', 9, 0,</a>
<a name="4844"><span class="lineNum">    4844 </span>            :   /* 307 */ 's', 'q', 'r', 's', 'h', 'r', 'n', '2', 9, 0,</a>
<a name="4845"><span class="lineNum">    4845 </span>            :   /* 317 */ 'u', 'q', 'r', 's', 'h', 'r', 'n', '2', 9, 0,</a>
<a name="4846"><span class="lineNum">    4846 </span>            :   /* 327 */ 't', 'r', 'n', '2', 9, 0,</a>
<a name="4847"><span class="lineNum">    4847 </span>            :   /* 333 */ 'f', 'c', 'v', 't', 'n', '2', 9, 0,</a>
<a name="4848"><span class="lineNum">    4848 </span>            :   /* 341 */ 's', 'q', 'x', 't', 'n', '2', 9, 0,</a>
<a name="4849"><span class="lineNum">    4849 </span>            :   /* 349 */ 'u', 'q', 'x', 't', 'n', '2', 9, 0,</a>
<a name="4850"><span class="lineNum">    4850 </span>            :   /* 357 */ 's', 'q', 's', 'h', 'r', 'u', 'n', '2', 9, 0,</a>
<a name="4851"><span class="lineNum">    4851 </span>            :   /* 367 */ 's', 'q', 'r', 's', 'h', 'r', 'u', 'n', '2', 9, 0,</a>
<a name="4852"><span class="lineNum">    4852 </span>            :   /* 378 */ 's', 'q', 'x', 't', 'u', 'n', '2', 9, 0,</a>
<a name="4853"><span class="lineNum">    4853 </span>            :   /* 387 */ 'f', 'c', 'v', 't', 'x', 'n', '2', 9, 0,</a>
<a name="4854"><span class="lineNum">    4854 </span>            :   /* 396 */ 'z', 'i', 'p', '2', 9, 0,</a>
<a name="4855"><span class="lineNum">    4855 </span>            :   /* 402 */ 'u', 'z', 'p', '2', 9, 0,</a>
<a name="4856"><span class="lineNum">    4856 </span>            :   /* 408 */ 'd', 'c', 'p', 's', '2', 9, 0,</a>
<a name="4857"><span class="lineNum">    4857 </span>            :   /* 415 */ 's', 't', '2', 9, 0,</a>
<a name="4858"><span class="lineNum">    4858 </span>            :   /* 420 */ 's', 's', 'u', 'b', 'w', '2', 9, 0,</a>
<a name="4859"><span class="lineNum">    4859 </span>            :   /* 428 */ 'u', 's', 'u', 'b', 'w', '2', 9, 0,</a>
<a name="4860"><span class="lineNum">    4860 </span>            :   /* 436 */ 's', 'a', 'd', 'd', 'w', '2', 9, 0,</a>
<a name="4861"><span class="lineNum">    4861 </span>            :   /* 444 */ 'u', 'a', 'd', 'd', 'w', '2', 9, 0,</a>
<a name="4862"><span class="lineNum">    4862 </span>            :   /* 452 */ 'l', 'd', '3', 9, 0,</a>
<a name="4863"><span class="lineNum">    4863 </span>            :   /* 457 */ 'd', 'c', 'p', 's', '3', 9, 0,</a>
<a name="4864"><span class="lineNum">    4864 </span>            :   /* 464 */ 's', 't', '3', 9, 0,</a>
<a name="4865"><span class="lineNum">    4865 </span>            :   /* 469 */ 'r', 'e', 'v', '6', '4', 9, 0,</a>
<a name="4866"><span class="lineNum">    4866 </span>            :   /* 476 */ 'l', 'd', '4', 9, 0,</a>
<a name="4867"><span class="lineNum">    4867 </span>            :   /* 481 */ 's', 't', '4', 9, 0,</a>
<a name="4868"><span class="lineNum">    4868 </span>            :   /* 486 */ 'r', 'e', 'v', '1', '6', 9, 0,</a>
<a name="4869"><span class="lineNum">    4869 </span>            :   /* 493 */ 's', 'a', 'b', 'a', 9, 0,</a>
<a name="4870"><span class="lineNum">    4870 </span>            :   /* 499 */ 'u', 'a', 'b', 'a', 9, 0,</a>
<a name="4871"><span class="lineNum">    4871 </span>            :   /* 505 */ 'f', 'm', 'l', 'a', 9, 0,</a>
<a name="4872"><span class="lineNum">    4872 </span>            :   /* 511 */ 's', 'r', 's', 'r', 'a', 9, 0,</a>
<a name="4873"><span class="lineNum">    4873 </span>            :   /* 518 */ 'u', 'r', 's', 'r', 'a', 9, 0,</a>
<a name="4874"><span class="lineNum">    4874 </span>            :   /* 525 */ 's', 's', 'r', 'a', 9, 0,</a>
<a name="4875"><span class="lineNum">    4875 </span>            :   /* 531 */ 'u', 's', 'r', 'a', 9, 0,</a>
<a name="4876"><span class="lineNum">    4876 </span>            :   /* 537 */ 'f', 'r', 'i', 'n', 't', 'a', 9, 0,</a>
<a name="4877"><span class="lineNum">    4877 </span>            :   /* 545 */ 'c', 'r', 'c', '3', '2', 'b', 9, 0,</a>
<a name="4878"><span class="lineNum">    4878 </span>            :   /* 553 */ 'c', 'r', 'c', '3', '2', 'c', 'b', 9, 0,</a>
<a name="4879"><span class="lineNum">    4879 </span>            :   /* 562 */ 'd', 'm', 'b', 9, 0,</a>
<a name="4880"><span class="lineNum">    4880 </span>            :   /* 567 */ 'l', 'd', 'a', 'r', 'b', 9, 0,</a>
<a name="4881"><span class="lineNum">    4881 </span>            :   /* 574 */ 'l', 'd', 'r', 'b', 9, 0,</a>
<a name="4882"><span class="lineNum">    4882 </span>            :   /* 580 */ 's', 't', 'l', 'r', 'b', 9, 0,</a>
<a name="4883"><span class="lineNum">    4883 </span>            :   /* 587 */ 'l', 'd', 't', 'r', 'b', 9, 0,</a>
<a name="4884"><span class="lineNum">    4884 </span>            :   /* 594 */ 's', 't', 'r', 'b', 9, 0,</a>
<a name="4885"><span class="lineNum">    4885 </span>            :   /* 600 */ 's', 't', 't', 'r', 'b', 9, 0,</a>
<a name="4886"><span class="lineNum">    4886 </span>            :   /* 607 */ 'l', 'd', 'u', 'r', 'b', 9, 0,</a>
<a name="4887"><span class="lineNum">    4887 </span>            :   /* 614 */ 's', 't', 'u', 'r', 'b', 9, 0,</a>
<a name="4888"><span class="lineNum">    4888 </span>            :   /* 621 */ 'l', 'd', 'a', 'x', 'r', 'b', 9, 0,</a>
<a name="4889"><span class="lineNum">    4889 </span>            :   /* 629 */ 'l', 'd', 'x', 'r', 'b', 9, 0,</a>
<a name="4890"><span class="lineNum">    4890 </span>            :   /* 636 */ 's', 't', 'l', 'x', 'r', 'b', 9, 0,</a>
<a name="4891"><span class="lineNum">    4891 </span>            :   /* 644 */ 's', 't', 'x', 'r', 'b', 9, 0,</a>
<a name="4892"><span class="lineNum">    4892 </span>            :   /* 651 */ 'd', 's', 'b', 9, 0,</a>
<a name="4893"><span class="lineNum">    4893 </span>            :   /* 656 */ 'i', 's', 'b', 9, 0,</a>
<a name="4894"><span class="lineNum">    4894 </span>            :   /* 661 */ 'l', 'd', 'r', 's', 'b', 9, 0,</a>
<a name="4895"><span class="lineNum">    4895 </span>            :   /* 668 */ 'l', 'd', 't', 'r', 's', 'b', 9, 0,</a>
<a name="4896"><span class="lineNum">    4896 </span>            :   /* 676 */ 'l', 'd', 'u', 'r', 's', 'b', 9, 0,</a>
<a name="4897"><span class="lineNum">    4897 </span>            :   /* 684 */ 'f', 's', 'u', 'b', 9, 0,</a>
<a name="4898"><span class="lineNum">    4898 </span>            :   /* 690 */ 's', 'h', 's', 'u', 'b', 9, 0,</a>
<a name="4899"><span class="lineNum">    4899 </span>            :   /* 697 */ 'u', 'h', 's', 'u', 'b', 9, 0,</a>
<a name="4900"><span class="lineNum">    4900 </span>            :   /* 704 */ 'f', 'm', 's', 'u', 'b', 9, 0,</a>
<a name="4901"><span class="lineNum">    4901 </span>            :   /* 711 */ 'f', 'n', 'm', 's', 'u', 'b', 9, 0,</a>
<a name="4902"><span class="lineNum">    4902 </span>            :   /* 719 */ 's', 'q', 's', 'u', 'b', 9, 0,</a>
<a name="4903"><span class="lineNum">    4903 </span>            :   /* 726 */ 'u', 'q', 's', 'u', 'b', 9, 0,</a>
<a name="4904"><span class="lineNum">    4904 </span>            :   /* 733 */ 's', 'h', 'a', '1', 'c', 9, 0,</a>
<a name="4905"><span class="lineNum">    4905 </span>            :   /* 740 */ 's', 'b', 'c', 9, 0,</a>
<a name="4906"><span class="lineNum">    4906 </span>            :   /* 745 */ 'a', 'd', 'c', 9, 0,</a>
<a name="4907"><span class="lineNum">    4907 </span>            :   /* 750 */ 'b', 'i', 'c', 9, 0,</a>
<a name="4908"><span class="lineNum">    4908 </span>            :   /* 755 */ 'a', 'e', 's', 'i', 'm', 'c', 9, 0,</a>
<a name="4909"><span class="lineNum">    4909 </span>            :   /* 763 */ 'a', 'e', 's', 'm', 'c', 9, 0,</a>
<a name="4910"><span class="lineNum">    4910 </span>            :   /* 770 */ 'c', 's', 'i', 'n', 'c', 9, 0,</a>
<a name="4911"><span class="lineNum">    4911 </span>            :   /* 777 */ 'h', 'v', 'c', 9, 0,</a>
<a name="4912"><span class="lineNum">    4912 </span>            :   /* 782 */ 's', 'v', 'c', 9, 0,</a>
<a name="4913"><span class="lineNum">    4913 </span>            :   /* 787 */ 'f', 'a', 'b', 'd', 9, 0,</a>
<a name="4914"><span class="lineNum">    4914 </span>            :   /* 793 */ 's', 'a', 'b', 'd', 9, 0,</a>
<a name="4915"><span class="lineNum">    4915 </span>            :   /* 799 */ 'u', 'a', 'b', 'd', 9, 0,</a>
<a name="4916"><span class="lineNum">    4916 </span>            :   /* 805 */ 'f', 'a', 'd', 'd', 9, 0,</a>
<a name="4917"><span class="lineNum">    4917 </span>            :   /* 811 */ 's', 'r', 'h', 'a', 'd', 'd', 9, 0,</a>
<a name="4918"><span class="lineNum">    4918 </span>            :   /* 819 */ 'u', 'r', 'h', 'a', 'd', 'd', 9, 0,</a>
<a name="4919"><span class="lineNum">    4919 </span>            :   /* 827 */ 's', 'h', 'a', 'd', 'd', 9, 0,</a>
<a name="4920"><span class="lineNum">    4920 </span>            :   /* 834 */ 'u', 'h', 'a', 'd', 'd', 9, 0,</a>
<a name="4921"><span class="lineNum">    4921 </span>            :   /* 841 */ 'f', 'm', 'a', 'd', 'd', 9, 0,</a>
<a name="4922"><span class="lineNum">    4922 </span>            :   /* 848 */ 'f', 'n', 'm', 'a', 'd', 'd', 9, 0,</a>
<a name="4923"><span class="lineNum">    4923 </span>            :   /* 856 */ 'u', 's', 'q', 'a', 'd', 'd', 9, 0,</a>
<a name="4924"><span class="lineNum">    4924 </span>            :   /* 864 */ 's', 'u', 'q', 'a', 'd', 'd', 9, 0,</a>
<a name="4925"><span class="lineNum">    4925 </span>            :   /* 872 */ 'a', 'n', 'd', 9, 0,</a>
<a name="4926"><span class="lineNum">    4926 </span>            :   /* 877 */ 'a', 'e', 's', 'd', 9, 0,</a>
<a name="4927"><span class="lineNum">    4927 </span>            :   /* 883 */ 'f', 'a', 'c', 'g', 'e', 9, 0,</a>
<a name="4928"><span class="lineNum">    4928 </span>            :   /* 890 */ 'f', 'c', 'm', 'g', 'e', 9, 0,</a>
<a name="4929"><span class="lineNum">    4929 </span>            :   /* 897 */ 'f', 'c', 'm', 'l', 'e', 9, 0,</a>
<a name="4930"><span class="lineNum">    4930 </span>            :   /* 904 */ 'f', 'r', 'e', 'c', 'p', 'e', 9, 0,</a>
<a name="4931"><span class="lineNum">    4931 </span>            :   /* 912 */ 'u', 'r', 'e', 'c', 'p', 'e', 9, 0,</a>
<a name="4932"><span class="lineNum">    4932 </span>            :   /* 920 */ 'f', 'c', 'c', 'm', 'p', 'e', 9, 0,</a>
<a name="4933"><span class="lineNum">    4933 </span>            :   /* 928 */ 'f', 'c', 'm', 'p', 'e', 9, 0,</a>
<a name="4934"><span class="lineNum">    4934 </span>            :   /* 935 */ 'a', 'e', 's', 'e', 9, 0,</a>
<a name="4935"><span class="lineNum">    4935 </span>            :   /* 941 */ 'f', 'r', 's', 'q', 'r', 't', 'e', 9, 0,</a>
<a name="4936"><span class="lineNum">    4936 </span>            :   /* 950 */ 'u', 'r', 's', 'q', 'r', 't', 'e', 9, 0,</a>
<a name="4937"><span class="lineNum">    4937 </span>            :   /* 959 */ 'b', 'i', 'f', 9, 0,</a>
<a name="4938"><span class="lineNum">    4938 </span>            :   /* 964 */ 's', 'c', 'v', 't', 'f', 9, 0,</a>
<a name="4939"><span class="lineNum">    4939 </span>            :   /* 971 */ 'u', 'c', 'v', 't', 'f', 9, 0,</a>
<a name="4940"><span class="lineNum">    4940 </span>            :   /* 978 */ 'f', 'n', 'e', 'g', 9, 0,</a>
<a name="4941"><span class="lineNum">    4941 </span>            :   /* 984 */ 's', 'q', 'n', 'e', 'g', 9, 0,</a>
<a name="4942"><span class="lineNum">    4942 </span>            :   /* 991 */ 'c', 's', 'n', 'e', 'g', 9, 0,</a>
<a name="4943"><span class="lineNum">    4943 </span>            :   /* 998 */ 's', 'h', 'a', '1', 'h', 9, 0,</a>
<a name="4944"><span class="lineNum">    4944 </span>            :   /* 1005 */ 'c', 'r', 'c', '3', '2', 'h', 9, 0,</a>
<a name="4945"><span class="lineNum">    4945 </span>            :   /* 1013 */ 's', 'h', 'a', '2', '5', '6', 'h', 9, 0,</a>
<a name="4946"><span class="lineNum">    4946 </span>            :   /* 1022 */ 'c', 'r', 'c', '3', '2', 'c', 'h', 9, 0,</a>
<a name="4947"><span class="lineNum">    4947 </span>            :   /* 1031 */ 's', 'q', 'd', 'm', 'u', 'l', 'h', 9, 0,</a>
<a name="4948"><span class="lineNum">    4948 </span>            :   /* 1040 */ 's', 'q', 'r', 'd', 'm', 'u', 'l', 'h', 9, 0,</a>
<a name="4949"><span class="lineNum">    4949 </span>            :   /* 1050 */ 's', 'm', 'u', 'l', 'h', 9, 0,</a>
<a name="4950"><span class="lineNum">    4950 </span>            :   /* 1057 */ 'u', 'm', 'u', 'l', 'h', 9, 0,</a>
<a name="4951"><span class="lineNum">    4951 </span>            :   /* 1064 */ 'l', 'd', 'a', 'r', 'h', 9, 0,</a>
<a name="4952"><span class="lineNum">    4952 </span>            :   /* 1071 */ 'l', 'd', 'r', 'h', 9, 0,</a>
<a name="4953"><span class="lineNum">    4953 </span>            :   /* 1077 */ 's', 't', 'l', 'r', 'h', 9, 0,</a>
<a name="4954"><span class="lineNum">    4954 </span>            :   /* 1084 */ 'l', 'd', 't', 'r', 'h', 9, 0,</a>
<a name="4955"><span class="lineNum">    4955 </span>            :   /* 1091 */ 's', 't', 'r', 'h', 9, 0,</a>
<a name="4956"><span class="lineNum">    4956 </span>            :   /* 1097 */ 's', 't', 't', 'r', 'h', 9, 0,</a>
<a name="4957"><span class="lineNum">    4957 </span>            :   /* 1104 */ 'l', 'd', 'u', 'r', 'h', 9, 0,</a>
<a name="4958"><span class="lineNum">    4958 </span>            :   /* 1111 */ 's', 't', 'u', 'r', 'h', 9, 0,</a>
<a name="4959"><span class="lineNum">    4959 </span>            :   /* 1118 */ 'l', 'd', 'a', 'x', 'r', 'h', 9, 0,</a>
<a name="4960"><span class="lineNum">    4960 </span>            :   /* 1126 */ 'l', 'd', 'x', 'r', 'h', 9, 0,</a>
<a name="4961"><span class="lineNum">    4961 </span>            :   /* 1133 */ 's', 't', 'l', 'x', 'r', 'h', 9, 0,</a>
<a name="4962"><span class="lineNum">    4962 </span>            :   /* 1141 */ 's', 't', 'x', 'r', 'h', 9, 0,</a>
<a name="4963"><span class="lineNum">    4963 </span>            :   /* 1148 */ 'l', 'd', 'r', 's', 'h', 9, 0,</a>
<a name="4964"><span class="lineNum">    4964 </span>            :   /* 1155 */ 'l', 'd', 't', 'r', 's', 'h', 9, 0,</a>
<a name="4965"><span class="lineNum">    4965 </span>            :   /* 1163 */ 'l', 'd', 'u', 'r', 's', 'h', 9, 0,</a>
<a name="4966"><span class="lineNum">    4966 </span>            :   /* 1171 */ 'c', 'm', 'h', 'i', 9, 0,</a>
<a name="4967"><span class="lineNum">    4967 </span>            :   /* 1177 */ 's', 'l', 'i', 9, 0,</a>
<a name="4968"><span class="lineNum">    4968 </span>            :   /* 1182 */ 'm', 'v', 'n', 'i', 9, 0,</a>
<a name="4969"><span class="lineNum">    4969 </span>            :   /* 1188 */ 's', 'r', 'i', 9, 0,</a>
<a name="4970"><span class="lineNum">    4970 </span>            :   /* 1193 */ 'f', 'r', 'i', 'n', 't', 'i', 9, 0,</a>
<a name="4971"><span class="lineNum">    4971 </span>            :   /* 1201 */ 'm', 'o', 'v', 'i', 9, 0,</a>
<a name="4972"><span class="lineNum">    4972 </span>            :   /* 1207 */ 'b', 'r', 'k', 9, 0,</a>
<a name="4973"><span class="lineNum">    4973 </span>            :   /* 1212 */ 'm', 'o', 'v', 'k', 9, 0,</a>
<a name="4974"><span class="lineNum">    4974 </span>            :   /* 1218 */ 's', 'a', 'b', 'a', 'l', 9, 0,</a>
<a name="4975"><span class="lineNum">    4975 </span>            :   /* 1225 */ 'u', 'a', 'b', 'a', 'l', 9, 0,</a>
<a name="4976"><span class="lineNum">    4976 </span>            :   /* 1232 */ 's', 'q', 'd', 'm', 'l', 'a', 'l', 9, 0,</a>
<a name="4977"><span class="lineNum">    4977 </span>            :   /* 1241 */ 's', 'm', 'l', 'a', 'l', 9, 0,</a>
<a name="4978"><span class="lineNum">    4978 </span>            :   /* 1248 */ 'u', 'm', 'l', 'a', 'l', 9, 0,</a>
<a name="4979"><span class="lineNum">    4979 </span>            :   /* 1255 */ 't', 'b', 'l', 9, 0,</a>
<a name="4980"><span class="lineNum">    4980 </span>            :   /* 1260 */ 's', 'm', 's', 'u', 'b', 'l', 9, 0,</a>
<a name="4981"><span class="lineNum">    4981 </span>            :   /* 1268 */ 'u', 'm', 's', 'u', 'b', 'l', 9, 0,</a>
<a name="4982"><span class="lineNum">    4982 </span>            :   /* 1276 */ 's', 's', 'u', 'b', 'l', 9, 0,</a>
<a name="4983"><span class="lineNum">    4983 </span>            :   /* 1283 */ 'u', 's', 'u', 'b', 'l', 9, 0,</a>
<a name="4984"><span class="lineNum">    4984 </span>            :   /* 1290 */ 's', 'a', 'b', 'd', 'l', 9, 0,</a>
<a name="4985"><span class="lineNum">    4985 </span>            :   /* 1297 */ 'u', 'a', 'b', 'd', 'l', 9, 0,</a>
<a name="4986"><span class="lineNum">    4986 </span>            :   /* 1304 */ 's', 'm', 'a', 'd', 'd', 'l', 9, 0,</a>
<a name="4987"><span class="lineNum">    4987 </span>            :   /* 1312 */ 'u', 'm', 'a', 'd', 'd', 'l', 9, 0,</a>
<a name="4988"><span class="lineNum">    4988 </span>            :   /* 1320 */ 's', 'a', 'd', 'd', 'l', 9, 0,</a>
<a name="4989"><span class="lineNum">    4989 </span>            :   /* 1327 */ 'u', 'a', 'd', 'd', 'l', 9, 0,</a>
<a name="4990"><span class="lineNum">    4990 </span>            :   /* 1334 */ 'f', 'c', 's', 'e', 'l', 9, 0,</a>
<a name="4991"><span class="lineNum">    4991 </span>            :   /* 1341 */ 's', 'q', 's', 'h', 'l', 9, 0,</a>
<a name="4992"><span class="lineNum">    4992 </span>            :   /* 1348 */ 'u', 'q', 's', 'h', 'l', 9, 0,</a>
<a name="4993"><span class="lineNum">    4993 </span>            :   /* 1355 */ 's', 'q', 'r', 's', 'h', 'l', 9, 0,</a>
<a name="4994"><span class="lineNum">    4994 </span>            :   /* 1363 */ 'u', 'q', 'r', 's', 'h', 'l', 9, 0,</a>
<a name="4995"><span class="lineNum">    4995 </span>            :   /* 1371 */ 's', 'r', 's', 'h', 'l', 9, 0,</a>
<a name="4996"><span class="lineNum">    4996 </span>            :   /* 1378 */ 'u', 'r', 's', 'h', 'l', 9, 0,</a>
<a name="4997"><span class="lineNum">    4997 </span>            :   /* 1385 */ 's', 's', 'h', 'l', 9, 0,</a>
<a name="4998"><span class="lineNum">    4998 </span>            :   /* 1391 */ 'u', 's', 'h', 'l', 9, 0,</a>
<a name="4999"><span class="lineNum">    4999 </span>            :   /* 1397 */ 's', 's', 'h', 'l', 'l', 9, 0,</a>
<a name="5000"><span class="lineNum">    5000 </span>            :   /* 1404 */ 'u', 's', 'h', 'l', 'l', 9, 0,</a>
<a name="5001"><span class="lineNum">    5001 </span>            :   /* 1411 */ 's', 'q', 'd', 'm', 'u', 'l', 'l', 9, 0,</a>
<a name="5002"><span class="lineNum">    5002 </span>            :   /* 1420 */ 'p', 'm', 'u', 'l', 'l', 9, 0,</a>
<a name="5003"><span class="lineNum">    5003 </span>            :   /* 1427 */ 's', 'm', 'u', 'l', 'l', 9, 0,</a>
<a name="5004"><span class="lineNum">    5004 </span>            :   /* 1434 */ 'u', 'm', 'u', 'l', 'l', 9, 0,</a>
<a name="5005"><span class="lineNum">    5005 </span>            :   /* 1441 */ 'b', 's', 'l', 9, 0,</a>
<a name="5006"><span class="lineNum">    5006 </span>            :   /* 1446 */ 's', 'q', 'd', 'm', 'l', 's', 'l', 9, 0,</a>
<a name="5007"><span class="lineNum">    5007 </span>            :   /* 1455 */ 's', 'm', 'l', 's', 'l', 9, 0,</a>
<a name="5008"><span class="lineNum">    5008 </span>            :   /* 1462 */ 'u', 'm', 'l', 's', 'l', 9, 0,</a>
<a name="5009"><span class="lineNum">    5009 </span>            :   /* 1469 */ 's', 'y', 's', 'l', 9, 0,</a>
<a name="5010"><span class="lineNum">    5010 </span>            :   /* 1475 */ 'f', 'c', 'v', 't', 'l', 9, 0,</a>
<a name="5011"><span class="lineNum">    5011 </span>            :   /* 1482 */ 'f', 'm', 'u', 'l', 9, 0,</a>
<a name="5012"><span class="lineNum">    5012 </span>            :   /* 1488 */ 'f', 'n', 'm', 'u', 'l', 9, 0,</a>
<a name="5013"><span class="lineNum">    5013 </span>            :   /* 1495 */ 'p', 'm', 'u', 'l', 9, 0,</a>
<a name="5014"><span class="lineNum">    5014 </span>            :   /* 1501 */ 's', 'h', 'a', '1', 'm', 9, 0,</a>
<a name="5015"><span class="lineNum">    5015 </span>            :   /* 1508 */ 's', 'b', 'f', 'm', 9, 0,</a>
<a name="5016"><span class="lineNum">    5016 </span>            :   /* 1514 */ 'u', 'b', 'f', 'm', 9, 0,</a>
<a name="5017"><span class="lineNum">    5017 </span>            :   /* 1520 */ 'p', 'r', 'f', 'm', 9, 0,</a>
<a name="5018"><span class="lineNum">    5018 </span>            :   /* 1526 */ 'f', 'm', 'i', 'n', 'n', 'm', 9, 0,</a>
<a name="5019"><span class="lineNum">    5019 </span>            :   /* 1534 */ 'f', 'm', 'a', 'x', 'n', 'm', 9, 0,</a>
<a name="5020"><span class="lineNum">    5020 </span>            :   /* 1542 */ 'f', 'r', 'i', 'n', 't', 'm', 9, 0,</a>
<a name="5021"><span class="lineNum">    5021 </span>            :   /* 1550 */ 'p', 'r', 'f', 'u', 'm', 9, 0,</a>
<a name="5022"><span class="lineNum">    5022 </span>            :   /* 1557 */ 'r', 's', 'u', 'b', 'h', 'n', 9, 0,</a>
<a name="5023"><span class="lineNum">    5023 </span>            :   /* 1565 */ 'r', 'a', 'd', 'd', 'h', 'n', 9, 0,</a>
<a name="5024"><span class="lineNum">    5024 </span>            :   /* 1573 */ 'f', 'm', 'i', 'n', 9, 0,</a>
<a name="5025"><span class="lineNum">    5025 </span>            :   /* 1579 */ 's', 'm', 'i', 'n', 9, 0,</a>
<a name="5026"><span class="lineNum">    5026 </span>            :   /* 1585 */ 'u', 'm', 'i', 'n', 9, 0,</a>
<a name="5027"><span class="lineNum">    5027 </span>            :   /* 1591 */ 'c', 'c', 'm', 'n', 9, 0,</a>
<a name="5028"><span class="lineNum">    5028 </span>            :   /* 1597 */ 'e', 'o', 'n', 9, 0,</a>
<a name="5029"><span class="lineNum">    5029 </span>            :   /* 1602 */ 's', 'q', 's', 'h', 'r', 'n', 9, 0,</a>
<a name="5030"><span class="lineNum">    5030 </span>            :   /* 1610 */ 'u', 'q', 's', 'h', 'r', 'n', 9, 0,</a>
<a name="5031"><span class="lineNum">    5031 </span>            :   /* 1618 */ 's', 'q', 'r', 's', 'h', 'r', 'n', 9, 0,</a>
<a name="5032"><span class="lineNum">    5032 </span>            :   /* 1627 */ 'u', 'q', 'r', 's', 'h', 'r', 'n', 9, 0,</a>
<a name="5033"><span class="lineNum">    5033 </span>            :   /* 1636 */ 'o', 'r', 'n', 9, 0,</a>
<a name="5034"><span class="lineNum">    5034 </span>            :   /* 1641 */ 'f', 'r', 'i', 'n', 't', 'n', 9, 0,</a>
<a name="5035"><span class="lineNum">    5035 </span>            :   /* 1649 */ 'f', 'c', 'v', 't', 'n', 9, 0,</a>
<a name="5036"><span class="lineNum">    5036 </span>            :   /* 1656 */ 's', 'q', 'x', 't', 'n', 9, 0,</a>
<a name="5037"><span class="lineNum">    5037 </span>            :   /* 1663 */ 'u', 'q', 'x', 't', 'n', 9, 0,</a>
<a name="5038"><span class="lineNum">    5038 </span>            :   /* 1670 */ 's', 'q', 's', 'h', 'r', 'u', 'n', 9, 0,</a>
<a name="5039"><span class="lineNum">    5039 </span>            :   /* 1679 */ 's', 'q', 'r', 's', 'h', 'r', 'u', 'n', 9, 0,</a>
<a name="5040"><span class="lineNum">    5040 </span>            :   /* 1689 */ 's', 'q', 'x', 't', 'u', 'n', 9, 0,</a>
<a name="5041"><span class="lineNum">    5041 </span>            :   /* 1697 */ 'm', 'o', 'v', 'n', 9, 0,</a>
<a name="5042"><span class="lineNum">    5042 </span>            :   /* 1703 */ 'f', 'c', 'v', 't', 'x', 'n', 9, 0,</a>
<a name="5043"><span class="lineNum">    5043 </span>            :   /* 1711 */ 's', 'h', 'a', '1', 'p', 9, 0,</a>
<a name="5044"><span class="lineNum">    5044 </span>            :   /* 1718 */ 'f', 'a', 'd', 'd', 'p', 9, 0,</a>
<a name="5045"><span class="lineNum">    5045 </span>            :   /* 1725 */ 'l', 'd', 'p', 9, 0,</a>
<a name="5046"><span class="lineNum">    5046 </span>            :   /* 1730 */ 's', 'a', 'd', 'a', 'l', 'p', 9, 0,</a>
<a name="5047"><span class="lineNum">    5047 </span>            :   /* 1738 */ 'u', 'a', 'd', 'a', 'l', 'p', 9, 0,</a>
<a name="5048"><span class="lineNum">    5048 </span>            :   /* 1746 */ 's', 'a', 'd', 'd', 'l', 'p', 9, 0,</a>
<a name="5049"><span class="lineNum">    5049 </span>            :   /* 1754 */ 'u', 'a', 'd', 'd', 'l', 'p', 9, 0,</a>
<a name="5050"><span class="lineNum">    5050 </span>            :   /* 1762 */ 'f', 'c', 'c', 'm', 'p', 9, 0,</a>
<a name="5051"><span class="lineNum">    5051 </span>            :   /* 1769 */ 'f', 'c', 'm', 'p', 9, 0,</a>
<a name="5052"><span class="lineNum">    5052 </span>            :   /* 1775 */ 'f', 'm', 'i', 'n', 'n', 'm', 'p', 9, 0,</a>
<a name="5053"><span class="lineNum">    5053 </span>            :   /* 1784 */ 'f', 'm', 'a', 'x', 'n', 'm', 'p', 9, 0,</a>
<a name="5054"><span class="lineNum">    5054 </span>            :   /* 1793 */ 'l', 'd', 'n', 'p', 9, 0,</a>
<a name="5055"><span class="lineNum">    5055 </span>            :   /* 1799 */ 'f', 'm', 'i', 'n', 'p', 9, 0,</a>
<a name="5056"><span class="lineNum">    5056 </span>            :   /* 1806 */ 's', 'm', 'i', 'n', 'p', 9, 0,</a>
<a name="5057"><span class="lineNum">    5057 </span>            :   /* 1813 */ 'u', 'm', 'i', 'n', 'p', 9, 0,</a>
<a name="5058"><span class="lineNum">    5058 </span>            :   /* 1820 */ 's', 't', 'n', 'p', 9, 0,</a>
<a name="5059"><span class="lineNum">    5059 </span>            :   /* 1826 */ 'a', 'd', 'r', 'p', 9, 0,</a>
<a name="5060"><span class="lineNum">    5060 </span>            :   /* 1832 */ 'f', 'r', 'i', 'n', 't', 'p', 9, 0,</a>
<a name="5061"><span class="lineNum">    5061 </span>            :   /* 1840 */ 's', 't', 'p', 9, 0,</a>
<a name="5062"><span class="lineNum">    5062 </span>            :   /* 1845 */ 'd', 'u', 'p', 9, 0,</a>
<a name="5063"><span class="lineNum">    5063 </span>            :   /* 1850 */ 'l', 'd', 'a', 'x', 'p', 9, 0,</a>
<a name="5064"><span class="lineNum">    5064 </span>            :   /* 1857 */ 'f', 'm', 'a', 'x', 'p', 9, 0,</a>
<a name="5065"><span class="lineNum">    5065 </span>            :   /* 1864 */ 's', 'm', 'a', 'x', 'p', 9, 0,</a>
<a name="5066"><span class="lineNum">    5066 </span>            :   /* 1871 */ 'u', 'm', 'a', 'x', 'p', 9, 0,</a>
<a name="5067"><span class="lineNum">    5067 </span>            :   /* 1878 */ 'l', 'd', 'x', 'p', 9, 0,</a>
<a name="5068"><span class="lineNum">    5068 </span>            :   /* 1884 */ 's', 't', 'l', 'x', 'p', 9, 0,</a>
<a name="5069"><span class="lineNum">    5069 </span>            :   /* 1891 */ 's', 't', 'x', 'p', 9, 0,</a>
<a name="5070"><span class="lineNum">    5070 </span>            :   /* 1897 */ 'f', 'c', 'm', 'e', 'q', 9, 0,</a>
<a name="5071"><span class="lineNum">    5071 </span>            :   /* 1904 */ 'l', 'd', '1', 'r', 9, 0,</a>
<a name="5072"><span class="lineNum">    5072 </span>            :   /* 1910 */ 'l', 'd', '2', 'r', 9, 0,</a>
<a name="5073"><span class="lineNum">    5073 </span>            :   /* 1916 */ 'l', 'd', '3', 'r', 9, 0,</a>
<a name="5074"><span class="lineNum">    5074 </span>            :   /* 1922 */ 'l', 'd', '4', 'r', 9, 0,</a>
<a name="5075"><span class="lineNum">    5075 </span>            :   /* 1928 */ 'l', 'd', 'a', 'r', 9, 0,</a>
<a name="5076"><span class="lineNum">    5076 </span>            :   /* 1934 */ 'b', 'r', 9, 0,</a>
<a name="5077"><span class="lineNum">    5077 </span>            :   /* 1938 */ 'a', 'd', 'r', 9, 0,</a>
<a name="5078"><span class="lineNum">    5078 </span>            :   /* 1943 */ 'l', 'd', 'r', 9, 0,</a>
<a name="5079"><span class="lineNum">    5079 </span>            :   /* 1948 */ 's', 'r', 's', 'h', 'r', 9, 0,</a>
<a name="5080"><span class="lineNum">    5080 </span>            :   /* 1955 */ 'u', 'r', 's', 'h', 'r', 9, 0,</a>
<a name="5081"><span class="lineNum">    5081 </span>            :   /* 1962 */ 's', 's', 'h', 'r', 9, 0,</a>
<a name="5082"><span class="lineNum">    5082 </span>            :   /* 1968 */ 'u', 's', 'h', 'r', 9, 0,</a>
<a name="5083"><span class="lineNum">    5083 </span>            :   /* 1974 */ 'b', 'l', 'r', 9, 0,</a>
<a name="5084"><span class="lineNum">    5084 </span>            :   /* 1979 */ 's', 't', 'l', 'r', 9, 0,</a>
<a name="5085"><span class="lineNum">    5085 </span>            :   /* 1985 */ 'e', 'o', 'r', 9, 0,</a>
<a name="5086"><span class="lineNum">    5086 </span>            :   /* 1990 */ 'r', 'o', 'r', 9, 0,</a>
<a name="5087"><span class="lineNum">    5087 </span>            :   /* 1995 */ 'o', 'r', 'r', 9, 0,</a>
<a name="5088"><span class="lineNum">    5088 </span>            :   /* 2000 */ 'a', 's', 'r', 9, 0,</a>
<a name="5089"><span class="lineNum">    5089 </span>            :   /* 2005 */ 'l', 's', 'r', 9, 0,</a>
<a name="5090"><span class="lineNum">    5090 </span>            :   /* 2010 */ 'm', 's', 'r', 9, 0,</a>
<a name="5091"><span class="lineNum">    5091 </span>            :   /* 2015 */ 'l', 'd', 't', 'r', 9, 0,</a>
<a name="5092"><span class="lineNum">    5092 </span>            :   /* 2021 */ 's', 't', 'r', 9, 0,</a>
<a name="5093"><span class="lineNum">    5093 </span>            :   /* 2026 */ 's', 't', 't', 'r', 9, 0,</a>
<a name="5094"><span class="lineNum">    5094 </span>            :   /* 2032 */ 'e', 'x', 't', 'r', 9, 0,</a>
<a name="5095"><span class="lineNum">    5095 </span>            :   /* 2038 */ 'l', 'd', 'u', 'r', 9, 0,</a>
<a name="5096"><span class="lineNum">    5096 </span>            :   /* 2044 */ 's', 't', 'u', 'r', 9, 0,</a>
<a name="5097"><span class="lineNum">    5097 </span>            :   /* 2050 */ 'l', 'd', 'a', 'x', 'r', 9, 0,</a>
<a name="5098"><span class="lineNum">    5098 </span>            :   /* 2057 */ 'l', 'd', 'x', 'r', 9, 0,</a>
<a name="5099"><span class="lineNum">    5099 </span>            :   /* 2063 */ 's', 't', 'l', 'x', 'r', 9, 0,</a>
<a name="5100"><span class="lineNum">    5100 </span>            :   /* 2070 */ 's', 't', 'x', 'r', 9, 0,</a>
<a name="5101"><span class="lineNum">    5101 </span>            :   /* 2076 */ 'f', 'c', 'v', 't', 'a', 's', 9, 0,</a>
<a name="5102"><span class="lineNum">    5102 </span>            :   /* 2084 */ 'f', 'a', 'b', 's', 9, 0,</a>
<a name="5103"><span class="lineNum">    5103 </span>            :   /* 2090 */ 's', 'q', 'a', 'b', 's', 9, 0,</a>
<a name="5104"><span class="lineNum">    5104 </span>            :   /* 2097 */ 's', 'u', 'b', 's', 9, 0,</a>
<a name="5105"><span class="lineNum">    5105 </span>            :   /* 2103 */ 's', 'b', 'c', 's', 9, 0,</a>
<a name="5106"><span class="lineNum">    5106 </span>            :   /* 2109 */ 'a', 'd', 'c', 's', 9, 0,</a>
<a name="5107"><span class="lineNum">    5107 </span>            :   /* 2115 */ 'b', 'i', 'c', 's', 9, 0,</a>
<a name="5108"><span class="lineNum">    5108 </span>            :   /* 2121 */ 'a', 'd', 'd', 's', 9, 0,</a>
<a name="5109"><span class="lineNum">    5109 </span>            :   /* 2127 */ 'a', 'n', 'd', 's', 9, 0,</a>
<a name="5110"><span class="lineNum">    5110 </span>            :   /* 2133 */ 'c', 'm', 'h', 's', 9, 0,</a>
<a name="5111"><span class="lineNum">    5111 </span>            :   /* 2139 */ 'c', 'l', 's', 9, 0,</a>
<a name="5112"><span class="lineNum">    5112 </span>            :   /* 2144 */ 'f', 'm', 'l', 's', 9, 0,</a>
<a name="5113"><span class="lineNum">    5113 </span>            :   /* 2150 */ 'f', 'c', 'v', 't', 'm', 's', 9, 0,</a>
<a name="5114"><span class="lineNum">    5114 </span>            :   /* 2158 */ 'i', 'n', 's', 9, 0,</a>
<a name="5115"><span class="lineNum">    5115 </span>            :   /* 2163 */ 'f', 'c', 'v', 't', 'n', 's', 9, 0,</a>
<a name="5116"><span class="lineNum">    5116 </span>            :   /* 2171 */ 'f', 'r', 'e', 'c', 'p', 's', 9, 0,</a>
<a name="5117"><span class="lineNum">    5117 </span>            :   /* 2179 */ 'f', 'c', 'v', 't', 'p', 's', 9, 0,</a>
<a name="5118"><span class="lineNum">    5118 </span>            :   /* 2187 */ 'm', 'r', 's', 9, 0,</a>
<a name="5119"><span class="lineNum">    5119 </span>            :   /* 2192 */ 'f', 'r', 's', 'q', 'r', 't', 's', 9, 0,</a>
<a name="5120"><span class="lineNum">    5120 </span>            :   /* 2201 */ 's', 'y', 's', 9, 0,</a>
<a name="5121"><span class="lineNum">    5121 </span>            :   /* 2206 */ 'f', 'c', 'v', 't', 'z', 's', 9, 0,</a>
<a name="5122"><span class="lineNum">    5122 </span>            :   /* 2214 */ 'r', 'e', 't', 9, 0,</a>
<a name="5123"><span class="lineNum">    5123 </span>            :   /* 2219 */ 'f', 'a', 'c', 'g', 't', 9, 0,</a>
<a name="5124"><span class="lineNum">    5124 </span>            :   /* 2226 */ 'f', 'c', 'm', 'g', 't', 9, 0,</a>
<a name="5125"><span class="lineNum">    5125 </span>            :   /* 2233 */ 'r', 'b', 'i', 't', 9, 0,</a>
<a name="5126"><span class="lineNum">    5126 </span>            :   /* 2239 */ 'h', 'l', 't', 9, 0,</a>
<a name="5127"><span class="lineNum">    5127 </span>            :   /* 2244 */ 'f', 'c', 'm', 'l', 't', 9, 0,</a>
<a name="5128"><span class="lineNum">    5128 </span>            :   /* 2251 */ 'c', 'n', 't', 9, 0,</a>
<a name="5129"><span class="lineNum">    5129 </span>            :   /* 2256 */ 'n', 'o', 't', 9, 0,</a>
<a name="5130"><span class="lineNum">    5130 </span>            :   /* 2261 */ 'f', 's', 'q', 'r', 't', 9, 0,</a>
<a name="5131"><span class="lineNum">    5131 </span>            :   /* 2268 */ 'c', 'm', 't', 's', 't', 9, 0,</a>
<a name="5132"><span class="lineNum">    5132 </span>            :   /* 2275 */ 'f', 'c', 'v', 't', 9, 0,</a>
<a name="5133"><span class="lineNum">    5133 </span>            :   /* 2281 */ 'e', 'x', 't', 9, 0,</a>
<a name="5134"><span class="lineNum">    5134 </span>            :   /* 2286 */ 'f', 'c', 'v', 't', 'a', 'u', 9, 0,</a>
<a name="5135"><span class="lineNum">    5135 </span>            :   /* 2294 */ 's', 'q', 's', 'h', 'l', 'u', 9, 0,</a>
<a name="5136"><span class="lineNum">    5136 </span>            :   /* 2302 */ 'f', 'c', 'v', 't', 'm', 'u', 9, 0,</a>
<a name="5137"><span class="lineNum">    5137 </span>            :   /* 2310 */ 'f', 'c', 'v', 't', 'n', 'u', 9, 0,</a>
<a name="5138"><span class="lineNum">    5138 </span>            :   /* 2318 */ 'f', 'c', 'v', 't', 'p', 'u', 9, 0,</a>
<a name="5139"><span class="lineNum">    5139 </span>            :   /* 2326 */ 'f', 'c', 'v', 't', 'z', 'u', 9, 0,</a>
<a name="5140"><span class="lineNum">    5140 </span>            :   /* 2334 */ 'a', 'd', 'd', 'v', 9, 0,</a>
<a name="5141"><span class="lineNum">    5141 </span>            :   /* 2340 */ 'r', 'e', 'v', 9, 0,</a>
<a name="5142"><span class="lineNum">    5142 </span>            :   /* 2345 */ 'f', 'd', 'i', 'v', 9, 0,</a>
<a name="5143"><span class="lineNum">    5143 </span>            :   /* 2351 */ 's', 'd', 'i', 'v', 9, 0,</a>
<a name="5144"><span class="lineNum">    5144 </span>            :   /* 2357 */ 'u', 'd', 'i', 'v', 9, 0,</a>
<a name="5145"><span class="lineNum">    5145 </span>            :   /* 2363 */ 's', 'a', 'd', 'd', 'l', 'v', 9, 0,</a>
<a name="5146"><span class="lineNum">    5146 </span>            :   /* 2371 */ 'u', 'a', 'd', 'd', 'l', 'v', 9, 0,</a>
<a name="5147"><span class="lineNum">    5147 </span>            :   /* 2379 */ 'f', 'm', 'i', 'n', 'n', 'm', 'v', 9, 0,</a>
<a name="5148"><span class="lineNum">    5148 </span>            :   /* 2388 */ 'f', 'm', 'a', 'x', 'n', 'm', 'v', 9, 0,</a>
<a name="5149"><span class="lineNum">    5149 </span>            :   /* 2397 */ 'f', 'm', 'i', 'n', 'v', 9, 0,</a>
<a name="5150"><span class="lineNum">    5150 </span>            :   /* 2404 */ 's', 'm', 'i', 'n', 'v', 9, 0,</a>
<a name="5151"><span class="lineNum">    5151 </span>            :   /* 2411 */ 'u', 'm', 'i', 'n', 'v', 9, 0,</a>
<a name="5152"><span class="lineNum">    5152 </span>            :   /* 2418 */ 'c', 's', 'i', 'n', 'v', 9, 0,</a>
<a name="5153"><span class="lineNum">    5153 </span>            :   /* 2425 */ 'f', 'm', 'o', 'v', 9, 0,</a>
<a name="5154"><span class="lineNum">    5154 </span>            :   /* 2431 */ 's', 'm', 'o', 'v', 9, 0,</a>
<a name="5155"><span class="lineNum">    5155 </span>            :   /* 2437 */ 'u', 'm', 'o', 'v', 9, 0,</a>
<a name="5156"><span class="lineNum">    5156 </span>            :   /* 2443 */ 'f', 'm', 'a', 'x', 'v', 9, 0,</a>
<a name="5157"><span class="lineNum">    5157 </span>            :   /* 2450 */ 's', 'm', 'a', 'x', 'v', 9, 0,</a>
<a name="5158"><span class="lineNum">    5158 </span>            :   /* 2457 */ 'u', 'm', 'a', 'x', 'v', 9, 0,</a>
<a name="5159"><span class="lineNum">    5159 </span>            :   /* 2464 */ 'c', 'r', 'c', '3', '2', 'w', 9, 0,</a>
<a name="5160"><span class="lineNum">    5160 </span>            :   /* 2472 */ 's', 's', 'u', 'b', 'w', 9, 0,</a>
<a name="5161"><span class="lineNum">    5161 </span>            :   /* 2479 */ 'u', 's', 'u', 'b', 'w', 9, 0,</a>
<a name="5162"><span class="lineNum">    5162 </span>            :   /* 2486 */ 'c', 'r', 'c', '3', '2', 'c', 'w', 9, 0,</a>
<a name="5163"><span class="lineNum">    5163 </span>            :   /* 2495 */ 's', 'a', 'd', 'd', 'w', 9, 0,</a>
<a name="5164"><span class="lineNum">    5164 </span>            :   /* 2502 */ 'u', 'a', 'd', 'd', 'w', 9, 0,</a>
<a name="5165"><span class="lineNum">    5165 </span>            :   /* 2509 */ 'l', 'd', 'p', 's', 'w', 9, 0,</a>
<a name="5166"><span class="lineNum">    5166 </span>            :   /* 2516 */ 'l', 'd', 'r', 's', 'w', 9, 0,</a>
<a name="5167"><span class="lineNum">    5167 </span>            :   /* 2523 */ 'l', 'd', 't', 'r', 's', 'w', 9, 0,</a>
<a name="5168"><span class="lineNum">    5168 </span>            :   /* 2531 */ 'l', 'd', 'u', 'r', 's', 'w', 9, 0,</a>
<a name="5169"><span class="lineNum">    5169 </span>            :   /* 2539 */ 'c', 'r', 'c', '3', '2', 'x', 9, 0,</a>
<a name="5170"><span class="lineNum">    5170 </span>            :   /* 2547 */ 'f', 'm', 'a', 'x', 9, 0,</a>
<a name="5171"><span class="lineNum">    5171 </span>            :   /* 2553 */ 's', 'm', 'a', 'x', 9, 0,</a>
<a name="5172"><span class="lineNum">    5172 </span>            :   /* 2559 */ 'u', 'm', 'a', 'x', 9, 0,</a>
<a name="5173"><span class="lineNum">    5173 </span>            :   /* 2565 */ 't', 'b', 'x', 9, 0,</a>
<a name="5174"><span class="lineNum">    5174 </span>            :   /* 2570 */ 'c', 'r', 'c', '3', '2', 'c', 'x', 9, 0,</a>
<a name="5175"><span class="lineNum">    5175 </span>            :   /* 2579 */ 'c', 'l', 'r', 'e', 'x', 9, 0,</a>
<a name="5176"><span class="lineNum">    5176 </span>            :   /* 2586 */ 'f', 'm', 'u', 'l', 'x', 9, 0,</a>
<a name="5177"><span class="lineNum">    5177 </span>            :   /* 2593 */ 'f', 'r', 'e', 'c', 'p', 'x', 9, 0,</a>
<a name="5178"><span class="lineNum">    5178 </span>            :   /* 2601 */ 'f', 'r', 'i', 'n', 't', 'x', 9, 0,</a>
<a name="5179"><span class="lineNum">    5179 </span>            :   /* 2609 */ 'c', 'b', 'z', 9, 0,</a>
<a name="5180"><span class="lineNum">    5180 </span>            :   /* 2614 */ 't', 'b', 'z', 9, 0,</a>
<a name="5181"><span class="lineNum">    5181 </span>            :   /* 2619 */ 'c', 'l', 'z', 9, 0,</a>
<a name="5182"><span class="lineNum">    5182 </span>            :   /* 2624 */ 'c', 'b', 'n', 'z', 9, 0,</a>
<a name="5183"><span class="lineNum">    5183 </span>            :   /* 2630 */ 't', 'b', 'n', 'z', 9, 0,</a>
<a name="5184"><span class="lineNum">    5184 </span>            :   /* 2636 */ 'f', 'r', 'i', 'n', 't', 'z', 9, 0,</a>
<a name="5185"><span class="lineNum">    5185 </span>            :   /* 2644 */ 'm', 'o', 'v', 'z', 9, 0,</a>
<a name="5186"><span class="lineNum">    5186 </span>            :   /* 2650 */ '.', 't', 'l', 's', 'd', 'e', 's', 'c', 'c', 'a', 'l', 'l', 32, 0,</a>
<a name="5187"><span class="lineNum">    5187 </span>            :   /* 2664 */ 'h', 'i', 'n', 't', 32, 0,</a>
<a name="5188"><span class="lineNum">    5188 </span>            :   /* 2670 */ 'b', '.', 0,</a>
<a name="5189"><span class="lineNum">    5189 </span>            :   /* 2673 */ 'L', 'I', 'F', 'E', 'T', 'I', 'M', 'E', '_', 'E', 'N', 'D', 0,</a>
<a name="5190"><span class="lineNum">    5190 </span>            :   /* 2686 */ 'B', 'U', 'N', 'D', 'L', 'E', 0,</a>
<a name="5191"><span class="lineNum">    5191 </span>            :   /* 2693 */ 'D', 'B', 'G', '_', 'V', 'A', 'L', 'U', 'E', 0,</a>
<a name="5192"><span class="lineNum">    5192 </span>            :   /* 2703 */ 'L', 'I', 'F', 'E', 'T', 'I', 'M', 'E', '_', 'S', 'T', 'A', 'R', 'T', 0,</a>
<a name="5193"><span class="lineNum">    5193 </span>            :   /* 2718 */ 'd', 'r', 'p', 's', 0,</a>
<a name="5194"><span class="lineNum">    5194 </span>            :   /* 2723 */ 'e', 'r', 'e', 't', 0,</a>
<a name="5195"><span class="lineNum">    5195 </span>            :   };</a>
<a name="5196"><span class="lineNum">    5196 </span>            : #endif</a>
<a name="5197"><span class="lineNum">    5197 </span>            : </a>
<a name="5198"><span class="lineNum">    5198 </span>            :   // Emit the opcode for the instruction.</a>
<a name="5199"><span class="lineNum">    5199 </span><span class="lineNoCov">          0 :   uint64_t Bits1 = OpInfo[MCInst_getOpcode(MI)];</span></a>
<a name="5200"><span class="lineNum">    5200 </span><span class="lineNoCov">          0 :   uint64_t Bits2 = OpInfo2[MCInst_getOpcode(MI)];</span></a>
<a name="5201"><span class="lineNum">    5201 </span><span class="lineNoCov">          0 :   uint64_t Bits = (Bits2 &lt;&lt; 32) | Bits1;</span></a>
<a name="5202"><span class="lineNum">    5202 </span>            :   // assert(Bits != 0 &amp;&amp; &quot;Cannot print this instruction.&quot;);</a>
<a name="5203"><span class="lineNum">    5203 </span>            : #ifndef CAPSTONE_DIET</a>
<a name="5204"><span class="lineNum">    5204 </span><span class="lineNoCov">          0 :   SStream_concat0(O, AsmStrs+(Bits &amp; 4095)-1);</span></a>
<a name="5205"><span class="lineNum">    5205 </span>            : #endif</a>
<a name="5206"><span class="lineNum">    5206 </span>            : </a>
<a name="5207"><span class="lineNum">    5207 </span>            : </a>
<a name="5208"><span class="lineNum">    5208 </span>            :   // Fragment 0 encoded into 6 bits for 40 unique commands.</a>
<a name="5209"><span class="lineNum">    5209 </span>            :   //printf(&quot;Frag-0: %&quot;PRIu64&quot;\n&quot;, (Bits &gt;&gt; 12) &amp; 63);</a>
<a name="5210"><span class="lineNum">    5210 </span><span class="lineNoCov">          0 :   switch ((Bits &gt;&gt; 12) &amp; 63) {</span></a>
<a name="5211"><span class="lineNum">    5211 </span>            :   default:   // unreachable.</a>
<a name="5212"><span class="lineNum">    5212 </span>            :   case 0:</a>
<a name="5213"><span class="lineNum">    5213 </span>            :     // DBG_VALUE, BUNDLE, LIFETIME_START, LIFETIME_END, DRPS, ERET</a>
<a name="5214"><span class="lineNum">    5214 </span>            :     return;</a>
<a name="5215"><span class="lineNum">    5215 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5216"><span class="lineNum">    5216 </span><span class="lineNoCov">          0 :   case 1:</span></a>
<a name="5217"><span class="lineNum">    5217 </span>            :     // ABSv16i8, ABSv2i32, ABSv2i64, ABSv4i16, ABSv4i32, ABSv8i16, ABSv8i8, A...</a>
<a name="5218"><span class="lineNum">    5218 </span><span class="lineNoCov">          0 :     printVRegOperand(MI, 0, O); </span></a>
<a name="5219"><span class="lineNum">    5219 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5220"><span class="lineNum">    5220 </span><span class="lineNoCov">          0 :   case 2:</span></a>
<a name="5221"><span class="lineNum">    5221 </span>            :     // ABSv1i64, ADCSWr, ADCSXr, ADCWr, ADCXr, ADDPv2i64p, ADDSWri, ADDSWrs, ...</a>
<a name="5222"><span class="lineNum">    5222 </span><span class="lineNoCov">          0 :     printOperand(MI, 0, O); </span></a>
<a name="5223"><span class="lineNum">    5223 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5224"><span class="lineNum">    5224 </span><span class="lineNoCov">          0 :   case 3:</span></a>
<a name="5225"><span class="lineNum">    5225 </span>            :     // ADDHNv2i64_v4i32, ADDHNv4i32_v8i16, ADDHNv8i16_v16i8, AESDrr, AESErr, ...</a>
<a name="5226"><span class="lineNum">    5226 </span><span class="lineNoCov">          0 :     printVRegOperand(MI, 1, O); </span></a>
<a name="5227"><span class="lineNum">    5227 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5228"><span class="lineNum">    5228 </span><span class="lineNoCov">          0 :   case 4:</span></a>
<a name="5229"><span class="lineNum">    5229 </span>            :     // B, BL</a>
<a name="5230"><span class="lineNum">    5230 </span><span class="lineNoCov">          0 :     printAlignedLabel(MI, 0, O); </span></a>
<a name="5231"><span class="lineNum">    5231 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="5232"><span class="lineNum">    5232 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5233"><span class="lineNum">    5233 </span><span class="lineNoCov">          0 :   case 5:</span></a>
<a name="5234"><span class="lineNum">    5234 </span>            :     // BRK, DCPS1, DCPS2, DCPS3, HINT, HLT, HVC, SMC, SVC</a>
<a name="5235"><span class="lineNum">    5235 </span><span class="lineNoCov">          0 :     printHexImm(MI, 0, O); </span></a>
<a name="5236"><span class="lineNum">    5236 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="5237"><span class="lineNum">    5237 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5238"><span class="lineNum">    5238 </span><span class="lineNoCov">          0 :   case 6:</span></a>
<a name="5239"><span class="lineNum">    5239 </span>            :     // Bcc</a>
<a name="5240"><span class="lineNum">    5240 </span><span class="lineNoCov">          0 :     printCondCode(MI, 0, O); </span></a>
<a name="5241"><span class="lineNum">    5241 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;\t&quot;); </span></a>
<a name="5242"><span class="lineNum">    5242 </span><span class="lineNoCov">          0 :     printAlignedLabel(MI, 1, O); </span></a>
<a name="5243"><span class="lineNum">    5243 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="5244"><span class="lineNum">    5244 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5245"><span class="lineNum">    5245 </span><span class="lineNoCov">          0 :   case 7:</span></a>
<a name="5246"><span class="lineNum">    5246 </span>            :     // DMB, DSB, ISB</a>
<a name="5247"><span class="lineNum">    5247 </span><span class="lineNoCov">          0 :     printBarrierOption(MI, 0, O); </span></a>
<a name="5248"><span class="lineNum">    5248 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="5249"><span class="lineNum">    5249 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5250"><span class="lineNum">    5250 </span><span class="lineNoCov">          0 :   case 8:</span></a>
<a name="5251"><span class="lineNum">    5251 </span>            :     // FMLAv1i32_indexed, FMLAv1i64_indexed, FMLSv1i32_indexed, FMLSv1i64_ind...</a>
<a name="5252"><span class="lineNum">    5252 </span><span class="lineNoCov">          0 :     printOperand(MI, 1, O); </span></a>
<a name="5253"><span class="lineNum">    5253 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5254"><span class="lineNum">    5254 </span><span class="lineNoCov">          0 :   case 9:</span></a>
<a name="5255"><span class="lineNum">    5255 </span>            :     // LD1Fourv16b, LD1Onev16b, LD1Rv16b, LD1Threev16b, LD1Twov16b, LD2Rv16b,...</a>
<a name="5256"><span class="lineNum">    5256 </span><span class="lineNoCov">          0 :     printTypedVectorList(MI, 0, O, 16, 'b', MRI); </span></a>
<a name="5257"><span class="lineNum">    5257 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;, [&quot;); </span></a>
<a name="5258"><span class="lineNum">    5258 </span><span class="lineNoCov">          0 :     set_mem_access(MI, true);</span></a>
<a name="5259"><span class="lineNum">    5259 </span><span class="lineNoCov">          0 :     printOperand(MI, 1, O); </span></a>
<a name="5260"><span class="lineNum">    5260 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;]&quot;); </span></a>
<a name="5261"><span class="lineNum">    5261 </span><span class="lineNoCov">          0 :     set_mem_access(MI, false);</span></a>
<a name="5262"><span class="lineNum">    5262 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="5263"><span class="lineNum">    5263 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5264"><span class="lineNum">    5264 </span><span class="lineNoCov">          0 :   case 10:</span></a>
<a name="5265"><span class="lineNum">    5265 </span>            :     // LD1Fourv16b_POST, LD1Onev16b_POST, LD1Rv16b_POST, LD1Threev16b_POST, L...</a>
<a name="5266"><span class="lineNum">    5266 </span><span class="lineNoCov">          0 :     printTypedVectorList(MI, 1, O, 16, 'b', MRI); </span></a>
<a name="5267"><span class="lineNum">    5267 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;, [&quot;); </span></a>
<a name="5268"><span class="lineNum">    5268 </span><span class="lineNoCov">          0 :     set_mem_access(MI, true);</span></a>
<a name="5269"><span class="lineNum">    5269 </span><span class="lineNoCov">          0 :     printOperand(MI, 2, O); </span></a>
<a name="5270"><span class="lineNum">    5270 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;], &quot;); </span></a>
<a name="5271"><span class="lineNum">    5271 </span><span class="lineNoCov">          0 :     set_mem_access(MI, false);</span></a>
<a name="5272"><span class="lineNum">    5272 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5273"><span class="lineNum">    5273 </span><span class="lineNoCov">          0 :   case 11:</span></a>
<a name="5274"><span class="lineNum">    5274 </span>            :     // LD1Fourv1d, LD1Onev1d, LD1Rv1d, LD1Threev1d, LD1Twov1d, LD2Rv1d, LD3Rv...</a>
<a name="5275"><span class="lineNum">    5275 </span><span class="lineNoCov">          0 :     printTypedVectorList(MI, 0, O, 1, 'd', MRI); </span></a>
<a name="5276"><span class="lineNum">    5276 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;, [&quot;); </span></a>
<a name="5277"><span class="lineNum">    5277 </span><span class="lineNoCov">          0 :     set_mem_access(MI, true);</span></a>
<a name="5278"><span class="lineNum">    5278 </span><span class="lineNoCov">          0 :     printOperand(MI, 1, O); </span></a>
<a name="5279"><span class="lineNum">    5279 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;]&quot;); </span></a>
<a name="5280"><span class="lineNum">    5280 </span><span class="lineNoCov">          0 :     set_mem_access(MI, false);</span></a>
<a name="5281"><span class="lineNum">    5281 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="5282"><span class="lineNum">    5282 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5283"><span class="lineNum">    5283 </span><span class="lineNoCov">          0 :   case 12:</span></a>
<a name="5284"><span class="lineNum">    5284 </span>            :     // LD1Fourv1d_POST, LD1Onev1d_POST, LD1Rv1d_POST, LD1Threev1d_POST, LD1Tw...</a>
<a name="5285"><span class="lineNum">    5285 </span><span class="lineNoCov">          0 :     printTypedVectorList(MI, 1, O, 1, 'd', MRI); </span></a>
<a name="5286"><span class="lineNum">    5286 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;, [&quot;); </span></a>
<a name="5287"><span class="lineNum">    5287 </span><span class="lineNoCov">          0 :     set_mem_access(MI, true);</span></a>
<a name="5288"><span class="lineNum">    5288 </span><span class="lineNoCov">          0 :     printOperand(MI, 2, O); </span></a>
<a name="5289"><span class="lineNum">    5289 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;], &quot;); </span></a>
<a name="5290"><span class="lineNum">    5290 </span><span class="lineNoCov">          0 :     set_mem_access(MI, false);</span></a>
<a name="5291"><span class="lineNum">    5291 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5292"><span class="lineNum">    5292 </span><span class="lineNoCov">          0 :   case 13:</span></a>
<a name="5293"><span class="lineNum">    5293 </span>            :     // LD1Fourv2d, LD1Onev2d, LD1Rv2d, LD1Threev2d, LD1Twov2d, LD2Rv2d, LD2Tw...</a>
<a name="5294"><span class="lineNum">    5294 </span><span class="lineNoCov">          0 :     printTypedVectorList(MI, 0, O, 2, 'd', MRI); </span></a>
<a name="5295"><span class="lineNum">    5295 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;, [&quot;); </span></a>
<a name="5296"><span class="lineNum">    5296 </span><span class="lineNoCov">          0 :     set_mem_access(MI, true);</span></a>
<a name="5297"><span class="lineNum">    5297 </span><span class="lineNoCov">          0 :     printOperand(MI, 1, O); </span></a>
<a name="5298"><span class="lineNum">    5298 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;]&quot;); </span></a>
<a name="5299"><span class="lineNum">    5299 </span><span class="lineNoCov">          0 :     set_mem_access(MI, false);</span></a>
<a name="5300"><span class="lineNum">    5300 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="5301"><span class="lineNum">    5301 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5302"><span class="lineNum">    5302 </span><span class="lineNoCov">          0 :   case 14:</span></a>
<a name="5303"><span class="lineNum">    5303 </span>            :     // LD1Fourv2d_POST, LD1Onev2d_POST, LD1Rv2d_POST, LD1Threev2d_POST, LD1Tw...</a>
<a name="5304"><span class="lineNum">    5304 </span><span class="lineNoCov">          0 :     printTypedVectorList(MI, 1, O, 2, 'd', MRI); </span></a>
<a name="5305"><span class="lineNum">    5305 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;, [&quot;); </span></a>
<a name="5306"><span class="lineNum">    5306 </span><span class="lineNoCov">          0 :     set_mem_access(MI, true);</span></a>
<a name="5307"><span class="lineNum">    5307 </span><span class="lineNoCov">          0 :     printOperand(MI, 2, O); </span></a>
<a name="5308"><span class="lineNum">    5308 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;], &quot;); </span></a>
<a name="5309"><span class="lineNum">    5309 </span><span class="lineNoCov">          0 :     set_mem_access(MI, false);</span></a>
<a name="5310"><span class="lineNum">    5310 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5311"><span class="lineNum">    5311 </span><span class="lineNoCov">          0 :   case 15:</span></a>
<a name="5312"><span class="lineNum">    5312 </span>            :     // LD1Fourv2s, LD1Onev2s, LD1Rv2s, LD1Threev2s, LD1Twov2s, LD2Rv2s, LD2Tw...</a>
<a name="5313"><span class="lineNum">    5313 </span><span class="lineNoCov">          0 :     printTypedVectorList(MI, 0, O, 2, 's', MRI); </span></a>
<a name="5314"><span class="lineNum">    5314 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;, [&quot;); </span></a>
<a name="5315"><span class="lineNum">    5315 </span><span class="lineNoCov">          0 :     set_mem_access(MI, true);</span></a>
<a name="5316"><span class="lineNum">    5316 </span><span class="lineNoCov">          0 :     printOperand(MI, 1, O); </span></a>
<a name="5317"><span class="lineNum">    5317 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;]&quot;); </span></a>
<a name="5318"><span class="lineNum">    5318 </span><span class="lineNoCov">          0 :     set_mem_access(MI, false);</span></a>
<a name="5319"><span class="lineNum">    5319 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="5320"><span class="lineNum">    5320 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5321"><span class="lineNum">    5321 </span><span class="lineNoCov">          0 :   case 16:</span></a>
<a name="5322"><span class="lineNum">    5322 </span>            :     // LD1Fourv2s_POST, LD1Onev2s_POST, LD1Rv2s_POST, LD1Threev2s_POST, LD1Tw...</a>
<a name="5323"><span class="lineNum">    5323 </span><span class="lineNoCov">          0 :     printTypedVectorList(MI, 1, O, 2, 's', MRI); </span></a>
<a name="5324"><span class="lineNum">    5324 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;, [&quot;); </span></a>
<a name="5325"><span class="lineNum">    5325 </span><span class="lineNoCov">          0 :     set_mem_access(MI, true);</span></a>
<a name="5326"><span class="lineNum">    5326 </span><span class="lineNoCov">          0 :     printOperand(MI, 2, O); </span></a>
<a name="5327"><span class="lineNum">    5327 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;], &quot;); </span></a>
<a name="5328"><span class="lineNum">    5328 </span><span class="lineNoCov">          0 :     set_mem_access(MI, false);</span></a>
<a name="5329"><span class="lineNum">    5329 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5330"><span class="lineNum">    5330 </span><span class="lineNoCov">          0 :   case 17:</span></a>
<a name="5331"><span class="lineNum">    5331 </span>            :     // LD1Fourv4h, LD1Onev4h, LD1Rv4h, LD1Threev4h, LD1Twov4h, LD2Rv4h, LD2Tw...</a>
<a name="5332"><span class="lineNum">    5332 </span><span class="lineNoCov">          0 :     printTypedVectorList(MI, 0, O, 4, 'h', MRI); </span></a>
<a name="5333"><span class="lineNum">    5333 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;, [&quot;); </span></a>
<a name="5334"><span class="lineNum">    5334 </span><span class="lineNoCov">          0 :     set_mem_access(MI, true);</span></a>
<a name="5335"><span class="lineNum">    5335 </span><span class="lineNoCov">          0 :     printOperand(MI, 1, O); </span></a>
<a name="5336"><span class="lineNum">    5336 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;]&quot;); </span></a>
<a name="5337"><span class="lineNum">    5337 </span><span class="lineNoCov">          0 :     set_mem_access(MI, false);</span></a>
<a name="5338"><span class="lineNum">    5338 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="5339"><span class="lineNum">    5339 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5340"><span class="lineNum">    5340 </span><span class="lineNoCov">          0 :   case 18:</span></a>
<a name="5341"><span class="lineNum">    5341 </span>            :     // LD1Fourv4h_POST, LD1Onev4h_POST, LD1Rv4h_POST, LD1Threev4h_POST, LD1Tw...</a>
<a name="5342"><span class="lineNum">    5342 </span><span class="lineNoCov">          0 :     printTypedVectorList(MI, 1, O, 4, 'h', MRI); </span></a>
<a name="5343"><span class="lineNum">    5343 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;, [&quot;); </span></a>
<a name="5344"><span class="lineNum">    5344 </span><span class="lineNoCov">          0 :     set_mem_access(MI, true);</span></a>
<a name="5345"><span class="lineNum">    5345 </span><span class="lineNoCov">          0 :     printOperand(MI, 2, O); </span></a>
<a name="5346"><span class="lineNum">    5346 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;], &quot;); </span></a>
<a name="5347"><span class="lineNum">    5347 </span><span class="lineNoCov">          0 :     set_mem_access(MI, false);</span></a>
<a name="5348"><span class="lineNum">    5348 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5349"><span class="lineNum">    5349 </span><span class="lineNoCov">          0 :   case 19:</span></a>
<a name="5350"><span class="lineNum">    5350 </span>            :     // LD1Fourv4s, LD1Onev4s, LD1Rv4s, LD1Threev4s, LD1Twov4s, LD2Rv4s, LD2Tw...</a>
<a name="5351"><span class="lineNum">    5351 </span><span class="lineNoCov">          0 :     printTypedVectorList(MI, 0, O, 4, 's', MRI); </span></a>
<a name="5352"><span class="lineNum">    5352 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;, [&quot;); </span></a>
<a name="5353"><span class="lineNum">    5353 </span><span class="lineNoCov">          0 :     set_mem_access(MI, true);</span></a>
<a name="5354"><span class="lineNum">    5354 </span><span class="lineNoCov">          0 :     printOperand(MI, 1, O); </span></a>
<a name="5355"><span class="lineNum">    5355 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;]&quot;); </span></a>
<a name="5356"><span class="lineNum">    5356 </span><span class="lineNoCov">          0 :     set_mem_access(MI, false);</span></a>
<a name="5357"><span class="lineNum">    5357 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="5358"><span class="lineNum">    5358 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5359"><span class="lineNum">    5359 </span><span class="lineNoCov">          0 :   case 20:</span></a>
<a name="5360"><span class="lineNum">    5360 </span>            :     // LD1Fourv4s_POST, LD1Onev4s_POST, LD1Rv4s_POST, LD1Threev4s_POST, LD1Tw...</a>
<a name="5361"><span class="lineNum">    5361 </span><span class="lineNoCov">          0 :     printTypedVectorList(MI, 1, O, 4, 's', MRI); </span></a>
<a name="5362"><span class="lineNum">    5362 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;, [&quot;); </span></a>
<a name="5363"><span class="lineNum">    5363 </span><span class="lineNoCov">          0 :     set_mem_access(MI, true);</span></a>
<a name="5364"><span class="lineNum">    5364 </span><span class="lineNoCov">          0 :     printOperand(MI, 2, O); </span></a>
<a name="5365"><span class="lineNum">    5365 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;], &quot;); </span></a>
<a name="5366"><span class="lineNum">    5366 </span><span class="lineNoCov">          0 :     set_mem_access(MI, false);</span></a>
<a name="5367"><span class="lineNum">    5367 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5368"><span class="lineNum">    5368 </span><span class="lineNoCov">          0 :   case 21:</span></a>
<a name="5369"><span class="lineNum">    5369 </span>            :     // LD1Fourv8b, LD1Onev8b, LD1Rv8b, LD1Threev8b, LD1Twov8b, LD2Rv8b, LD2Tw...</a>
<a name="5370"><span class="lineNum">    5370 </span><span class="lineNoCov">          0 :     printTypedVectorList(MI, 0, O, 8, 'b', MRI); </span></a>
<a name="5371"><span class="lineNum">    5371 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;, [&quot;); </span></a>
<a name="5372"><span class="lineNum">    5372 </span><span class="lineNoCov">          0 :     set_mem_access(MI, true);</span></a>
<a name="5373"><span class="lineNum">    5373 </span><span class="lineNoCov">          0 :     printOperand(MI, 1, O); </span></a>
<a name="5374"><span class="lineNum">    5374 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;]&quot;); </span></a>
<a name="5375"><span class="lineNum">    5375 </span><span class="lineNoCov">          0 :     set_mem_access(MI, false);</span></a>
<a name="5376"><span class="lineNum">    5376 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="5377"><span class="lineNum">    5377 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5378"><span class="lineNum">    5378 </span><span class="lineNoCov">          0 :   case 22:</span></a>
<a name="5379"><span class="lineNum">    5379 </span>            :     // LD1Fourv8b_POST, LD1Onev8b_POST, LD1Rv8b_POST, LD1Threev8b_POST, LD1Tw...</a>
<a name="5380"><span class="lineNum">    5380 </span><span class="lineNoCov">          0 :     printTypedVectorList(MI, 1, O, 8, 'b', MRI); </span></a>
<a name="5381"><span class="lineNum">    5381 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;, [&quot;); </span></a>
<a name="5382"><span class="lineNum">    5382 </span><span class="lineNoCov">          0 :     set_mem_access(MI, true);</span></a>
<a name="5383"><span class="lineNum">    5383 </span><span class="lineNoCov">          0 :     printOperand(MI, 2, O); </span></a>
<a name="5384"><span class="lineNum">    5384 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;], &quot;); </span></a>
<a name="5385"><span class="lineNum">    5385 </span><span class="lineNoCov">          0 :     set_mem_access(MI, false);</span></a>
<a name="5386"><span class="lineNum">    5386 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5387"><span class="lineNum">    5387 </span><span class="lineNoCov">          0 :   case 23:</span></a>
<a name="5388"><span class="lineNum">    5388 </span>            :     // LD1Fourv8h, LD1Onev8h, LD1Rv8h, LD1Threev8h, LD1Twov8h, LD2Rv8h, LD2Tw...</a>
<a name="5389"><span class="lineNum">    5389 </span><span class="lineNoCov">          0 :     printTypedVectorList(MI, 0, O, 8, 'h', MRI); </span></a>
<a name="5390"><span class="lineNum">    5390 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;, [&quot;); </span></a>
<a name="5391"><span class="lineNum">    5391 </span><span class="lineNoCov">          0 :     set_mem_access(MI, true);</span></a>
<a name="5392"><span class="lineNum">    5392 </span><span class="lineNoCov">          0 :     printOperand(MI, 1, O); </span></a>
<a name="5393"><span class="lineNum">    5393 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;]&quot;); </span></a>
<a name="5394"><span class="lineNum">    5394 </span><span class="lineNoCov">          0 :     set_mem_access(MI, false);</span></a>
<a name="5395"><span class="lineNum">    5395 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="5396"><span class="lineNum">    5396 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5397"><span class="lineNum">    5397 </span><span class="lineNoCov">          0 :   case 24:</span></a>
<a name="5398"><span class="lineNum">    5398 </span>            :     // LD1Fourv8h_POST, LD1Onev8h_POST, LD1Rv8h_POST, LD1Threev8h_POST, LD1Tw...</a>
<a name="5399"><span class="lineNum">    5399 </span><span class="lineNoCov">          0 :     printTypedVectorList(MI, 1, O, 8, 'h', MRI); </span></a>
<a name="5400"><span class="lineNum">    5400 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;, [&quot;); </span></a>
<a name="5401"><span class="lineNum">    5401 </span><span class="lineNoCov">          0 :     set_mem_access(MI, true);</span></a>
<a name="5402"><span class="lineNum">    5402 </span><span class="lineNoCov">          0 :     printOperand(MI, 2, O); </span></a>
<a name="5403"><span class="lineNum">    5403 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;], &quot;); </span></a>
<a name="5404"><span class="lineNum">    5404 </span><span class="lineNoCov">          0 :     set_mem_access(MI, false);</span></a>
<a name="5405"><span class="lineNum">    5405 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5406"><span class="lineNum">    5406 </span><span class="lineNoCov">          0 :   case 25:</span></a>
<a name="5407"><span class="lineNum">    5407 </span>            :     // LD1i16, LD2i16, LD3i16, LD4i16, ST1i16_POST, ST2i16_POST, ST3i16_POST,...</a>
<a name="5408"><span class="lineNum">    5408 </span><span class="lineNoCov">          0 :     printTypedVectorList(MI, 1, O, 0, 'h', MRI); </span></a>
<a name="5409"><span class="lineNum">    5409 </span><span class="lineNoCov">          0 :     printVectorIndex(MI, 2, O); </span></a>
<a name="5410"><span class="lineNum">    5410 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;, [&quot;); </span></a>
<a name="5411"><span class="lineNum">    5411 </span><span class="lineNoCov">          0 :     set_mem_access(MI, true);</span></a>
<a name="5412"><span class="lineNum">    5412 </span><span class="lineNoCov">          0 :     printOperand(MI, 3, O); </span></a>
<a name="5413"><span class="lineNum">    5413 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5414"><span class="lineNum">    5414 </span><span class="lineNoCov">          0 :   case 26:</span></a>
<a name="5415"><span class="lineNum">    5415 </span>            :     // LD1i16_POST, LD2i16_POST, LD3i16_POST, LD4i16_POST</a>
<a name="5416"><span class="lineNum">    5416 </span><span class="lineNoCov">          0 :     printTypedVectorList(MI, 2, O, 0, 'h', MRI); </span></a>
<a name="5417"><span class="lineNum">    5417 </span><span class="lineNoCov">          0 :     printVectorIndex(MI, 3, O); </span></a>
<a name="5418"><span class="lineNum">    5418 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;, [&quot;); </span></a>
<a name="5419"><span class="lineNum">    5419 </span><span class="lineNoCov">          0 :     set_mem_access(MI, true);</span></a>
<a name="5420"><span class="lineNum">    5420 </span><span class="lineNoCov">          0 :     printOperand(MI, 4, O); </span></a>
<a name="5421"><span class="lineNum">    5421 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;], &quot;); </span></a>
<a name="5422"><span class="lineNum">    5422 </span><span class="lineNoCov">          0 :     set_mem_access(MI, false);</span></a>
<a name="5423"><span class="lineNum">    5423 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5424"><span class="lineNum">    5424 </span><span class="lineNoCov">          0 :   case 27:</span></a>
<a name="5425"><span class="lineNum">    5425 </span>            :     // LD1i32, LD2i32, LD3i32, LD4i32, ST1i32_POST, ST2i32_POST, ST3i32_POST,...</a>
<a name="5426"><span class="lineNum">    5426 </span><span class="lineNoCov">          0 :     printTypedVectorList(MI, 1, O, 0, 's', MRI); </span></a>
<a name="5427"><span class="lineNum">    5427 </span><span class="lineNoCov">          0 :     printVectorIndex(MI, 2, O); </span></a>
<a name="5428"><span class="lineNum">    5428 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;, [&quot;); </span></a>
<a name="5429"><span class="lineNum">    5429 </span><span class="lineNoCov">          0 :     set_mem_access(MI, true);</span></a>
<a name="5430"><span class="lineNum">    5430 </span><span class="lineNoCov">          0 :     printOperand(MI, 3, O); </span></a>
<a name="5431"><span class="lineNum">    5431 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5432"><span class="lineNum">    5432 </span><span class="lineNoCov">          0 :   case 28:</span></a>
<a name="5433"><span class="lineNum">    5433 </span>            :     // LD1i32_POST, LD2i32_POST, LD3i32_POST, LD4i32_POST</a>
<a name="5434"><span class="lineNum">    5434 </span><span class="lineNoCov">          0 :     printTypedVectorList(MI, 2, O, 0, 's', MRI); </span></a>
<a name="5435"><span class="lineNum">    5435 </span><span class="lineNoCov">          0 :     printVectorIndex(MI, 3, O); </span></a>
<a name="5436"><span class="lineNum">    5436 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;, [&quot;); </span></a>
<a name="5437"><span class="lineNum">    5437 </span><span class="lineNoCov">          0 :     set_mem_access(MI, true);</span></a>
<a name="5438"><span class="lineNum">    5438 </span><span class="lineNoCov">          0 :     printOperand(MI, 4, O); </span></a>
<a name="5439"><span class="lineNum">    5439 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;], &quot;); </span></a>
<a name="5440"><span class="lineNum">    5440 </span><span class="lineNoCov">          0 :     set_mem_access(MI, false);</span></a>
<a name="5441"><span class="lineNum">    5441 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5442"><span class="lineNum">    5442 </span><span class="lineNoCov">          0 :   case 29:</span></a>
<a name="5443"><span class="lineNum">    5443 </span>            :     // LD1i64, LD2i64, LD3i64, LD4i64, ST1i64_POST, ST2i64_POST, ST3i64_POST,...</a>
<a name="5444"><span class="lineNum">    5444 </span><span class="lineNoCov">          0 :     printTypedVectorList(MI, 1, O, 0, 'd', MRI); </span></a>
<a name="5445"><span class="lineNum">    5445 </span><span class="lineNoCov">          0 :     printVectorIndex(MI, 2, O); </span></a>
<a name="5446"><span class="lineNum">    5446 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;, [&quot;); </span></a>
<a name="5447"><span class="lineNum">    5447 </span><span class="lineNoCov">          0 :     set_mem_access(MI, true);</span></a>
<a name="5448"><span class="lineNum">    5448 </span><span class="lineNoCov">          0 :     printOperand(MI, 3, O); </span></a>
<a name="5449"><span class="lineNum">    5449 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5450"><span class="lineNum">    5450 </span><span class="lineNoCov">          0 :   case 30:</span></a>
<a name="5451"><span class="lineNum">    5451 </span>            :     // LD1i64_POST, LD2i64_POST, LD3i64_POST, LD4i64_POST</a>
<a name="5452"><span class="lineNum">    5452 </span><span class="lineNoCov">          0 :     printTypedVectorList(MI, 2, O, 0, 'd', MRI); </span></a>
<a name="5453"><span class="lineNum">    5453 </span><span class="lineNoCov">          0 :     printVectorIndex(MI, 3, O); </span></a>
<a name="5454"><span class="lineNum">    5454 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;, [&quot;); </span></a>
<a name="5455"><span class="lineNum">    5455 </span><span class="lineNoCov">          0 :     set_mem_access(MI, true);</span></a>
<a name="5456"><span class="lineNum">    5456 </span><span class="lineNoCov">          0 :     printOperand(MI, 4, O); </span></a>
<a name="5457"><span class="lineNum">    5457 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;], &quot;); </span></a>
<a name="5458"><span class="lineNum">    5458 </span><span class="lineNoCov">          0 :     set_mem_access(MI, false);</span></a>
<a name="5459"><span class="lineNum">    5459 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5460"><span class="lineNum">    5460 </span><span class="lineNoCov">          0 :   case 31:</span></a>
<a name="5461"><span class="lineNum">    5461 </span>            :     // LD1i8, LD2i8, LD3i8, LD4i8, ST1i8_POST, ST2i8_POST, ST3i8_POST, ST4i8_...</a>
<a name="5462"><span class="lineNum">    5462 </span><span class="lineNoCov">          0 :     printTypedVectorList(MI, 1, O, 0, 'b', MRI); </span></a>
<a name="5463"><span class="lineNum">    5463 </span><span class="lineNoCov">          0 :     printVectorIndex(MI, 2, O); </span></a>
<a name="5464"><span class="lineNum">    5464 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;, [&quot;); </span></a>
<a name="5465"><span class="lineNum">    5465 </span><span class="lineNoCov">          0 :     set_mem_access(MI, true);</span></a>
<a name="5466"><span class="lineNum">    5466 </span><span class="lineNoCov">          0 :     printOperand(MI, 3, O); </span></a>
<a name="5467"><span class="lineNum">    5467 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5468"><span class="lineNum">    5468 </span><span class="lineNoCov">          0 :   case 32:</span></a>
<a name="5469"><span class="lineNum">    5469 </span>            :     // LD1i8_POST, LD2i8_POST, LD3i8_POST, LD4i8_POST</a>
<a name="5470"><span class="lineNum">    5470 </span><span class="lineNoCov">          0 :     printTypedVectorList(MI, 2, O, 0, 'b', MRI); </span></a>
<a name="5471"><span class="lineNum">    5471 </span><span class="lineNoCov">          0 :     printVectorIndex(MI, 3, O); </span></a>
<a name="5472"><span class="lineNum">    5472 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;, [&quot;); </span></a>
<a name="5473"><span class="lineNum">    5473 </span><span class="lineNoCov">          0 :     set_mem_access(MI, true);</span></a>
<a name="5474"><span class="lineNum">    5474 </span><span class="lineNoCov">          0 :     printOperand(MI, 4, O); </span></a>
<a name="5475"><span class="lineNum">    5475 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;], &quot;); </span></a>
<a name="5476"><span class="lineNum">    5476 </span><span class="lineNoCov">          0 :     set_mem_access(MI, false);</span></a>
<a name="5477"><span class="lineNum">    5477 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5478"><span class="lineNum">    5478 </span><span class="lineNoCov">          0 :   case 33:</span></a>
<a name="5479"><span class="lineNum">    5479 </span>            :     // MSR</a>
<a name="5480"><span class="lineNum">    5480 </span><span class="lineNoCov">          0 :     printMSRSystemRegister(MI, 0, O); </span></a>
<a name="5481"><span class="lineNum">    5481 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;, &quot;); </span></a>
<a name="5482"><span class="lineNum">    5482 </span><span class="lineNoCov">          0 :     printOperand(MI, 1, O); </span></a>
<a name="5483"><span class="lineNum">    5483 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="5484"><span class="lineNum">    5484 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5485"><span class="lineNum">    5485 </span><span class="lineNoCov">          0 :   case 34:</span></a>
<a name="5486"><span class="lineNum">    5486 </span>            :     // MSRpstate</a>
<a name="5487"><span class="lineNum">    5487 </span><span class="lineNoCov">          0 :     printSystemPStateField(MI, 0, O); </span></a>
<a name="5488"><span class="lineNum">    5488 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;, &quot;); </span></a>
<a name="5489"><span class="lineNum">    5489 </span><span class="lineNoCov">          0 :     printOperand(MI, 1, O); </span></a>
<a name="5490"><span class="lineNum">    5490 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="5491"><span class="lineNum">    5491 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5492"><span class="lineNum">    5492 </span><span class="lineNoCov">          0 :   case 35:</span></a>
<a name="5493"><span class="lineNum">    5493 </span>            :     // PRFMl, PRFMroW, PRFMroX, PRFMui, PRFUMi</a>
<a name="5494"><span class="lineNum">    5494 </span><span class="lineNoCov">          0 :     printPrefetchOp(MI, 0, O); </span></a>
<a name="5495"><span class="lineNum">    5495 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5496"><span class="lineNum">    5496 </span><span class="lineNoCov">          0 :   case 36:</span></a>
<a name="5497"><span class="lineNum">    5497 </span>            :     // ST1i16, ST2i16, ST3i16, ST4i16</a>
<a name="5498"><span class="lineNum">    5498 </span><span class="lineNoCov">          0 :     printTypedVectorList(MI, 0, O, 0, 'h', MRI); </span></a>
<a name="5499"><span class="lineNum">    5499 </span><span class="lineNoCov">          0 :     printVectorIndex(MI, 1, O); </span></a>
<a name="5500"><span class="lineNum">    5500 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;, [&quot;); </span></a>
<a name="5501"><span class="lineNum">    5501 </span><span class="lineNoCov">          0 :     set_mem_access(MI, true);</span></a>
<a name="5502"><span class="lineNum">    5502 </span><span class="lineNoCov">          0 :     printOperand(MI, 2, O); </span></a>
<a name="5503"><span class="lineNum">    5503 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;]&quot;); </span></a>
<a name="5504"><span class="lineNum">    5504 </span><span class="lineNoCov">          0 :     set_mem_access(MI, false);</span></a>
<a name="5505"><span class="lineNum">    5505 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="5506"><span class="lineNum">    5506 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5507"><span class="lineNum">    5507 </span><span class="lineNoCov">          0 :   case 37:</span></a>
<a name="5508"><span class="lineNum">    5508 </span>            :     // ST1i32, ST2i32, ST3i32, ST4i32</a>
<a name="5509"><span class="lineNum">    5509 </span><span class="lineNoCov">          0 :     printTypedVectorList(MI, 0, O, 0, 's', MRI); </span></a>
<a name="5510"><span class="lineNum">    5510 </span><span class="lineNoCov">          0 :     printVectorIndex(MI, 1, O); </span></a>
<a name="5511"><span class="lineNum">    5511 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;, [&quot;); </span></a>
<a name="5512"><span class="lineNum">    5512 </span><span class="lineNoCov">          0 :     set_mem_access(MI, true);</span></a>
<a name="5513"><span class="lineNum">    5513 </span><span class="lineNoCov">          0 :     printOperand(MI, 2, O); </span></a>
<a name="5514"><span class="lineNum">    5514 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;]&quot;); </span></a>
<a name="5515"><span class="lineNum">    5515 </span><span class="lineNoCov">          0 :     set_mem_access(MI, false);</span></a>
<a name="5516"><span class="lineNum">    5516 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="5517"><span class="lineNum">    5517 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5518"><span class="lineNum">    5518 </span><span class="lineNoCov">          0 :   case 38:</span></a>
<a name="5519"><span class="lineNum">    5519 </span>            :     // ST1i64, ST2i64, ST3i64, ST4i64</a>
<a name="5520"><span class="lineNum">    5520 </span><span class="lineNoCov">          0 :     printTypedVectorList(MI, 0, O, 0, 'd', MRI); </span></a>
<a name="5521"><span class="lineNum">    5521 </span><span class="lineNoCov">          0 :     printVectorIndex(MI, 1, O); </span></a>
<a name="5522"><span class="lineNum">    5522 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;, [&quot;); </span></a>
<a name="5523"><span class="lineNum">    5523 </span><span class="lineNoCov">          0 :     set_mem_access(MI, true);</span></a>
<a name="5524"><span class="lineNum">    5524 </span><span class="lineNoCov">          0 :     printOperand(MI, 2, O); </span></a>
<a name="5525"><span class="lineNum">    5525 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;]&quot;); </span></a>
<a name="5526"><span class="lineNum">    5526 </span><span class="lineNoCov">          0 :     set_mem_access(MI, false);</span></a>
<a name="5527"><span class="lineNum">    5527 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="5528"><span class="lineNum">    5528 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5529"><span class="lineNum">    5529 </span><span class="lineNoCov">          0 :   case 39:</span></a>
<a name="5530"><span class="lineNum">    5530 </span>            :     // ST1i8, ST2i8, ST3i8, ST4i8</a>
<a name="5531"><span class="lineNum">    5531 </span><span class="lineNoCov">          0 :     printTypedVectorList(MI, 0, O, 0, 'b', MRI); </span></a>
<a name="5532"><span class="lineNum">    5532 </span><span class="lineNoCov">          0 :     printVectorIndex(MI, 1, O); </span></a>
<a name="5533"><span class="lineNum">    5533 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;, [&quot;); </span></a>
<a name="5534"><span class="lineNum">    5534 </span><span class="lineNoCov">          0 :     set_mem_access(MI, true);</span></a>
<a name="5535"><span class="lineNum">    5535 </span><span class="lineNoCov">          0 :     printOperand(MI, 2, O); </span></a>
<a name="5536"><span class="lineNum">    5536 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;]&quot;); </span></a>
<a name="5537"><span class="lineNum">    5537 </span><span class="lineNoCov">          0 :     set_mem_access(MI, false);</span></a>
<a name="5538"><span class="lineNum">    5538 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="5539"><span class="lineNum">    5539 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5540"><span class="lineNum">    5540 </span>            :   }</a>
<a name="5541"><span class="lineNum">    5541 </span>            : </a>
<a name="5542"><span class="lineNum">    5542 </span>            : </a>
<a name="5543"><span class="lineNum">    5543 </span>            :   // Fragment 1 encoded into 6 bits for 41 unique commands.</a>
<a name="5544"><span class="lineNum">    5544 </span>            :   //printf(&quot;Frag-1: %&quot;PRIu64&quot;\n&quot;, (Bits &gt;&gt; 18) &amp; 63);</a>
<a name="5545"><span class="lineNum">    5545 </span><span class="lineNoCov">          0 :   switch ((Bits &gt;&gt; 18) &amp; 63) {</span></a>
<a name="5546"><span class="lineNum">    5546 </span><span class="lineNoCov">          0 :   default:   // unreachable.</span></a>
<a name="5547"><span class="lineNum">    5547 </span>            :   case 0:</a>
<a name="5548"><span class="lineNum">    5548 </span>            :     // ABSv16i8, ADDHNv8i16_v16i8, ADDPv16i8, ADDv16i8, AESDrr, AESErr, AESIM...</a>
<a name="5549"><span class="lineNum">    5549 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.16b, &quot;); </span></a>
<a name="5550"><span class="lineNum">    5550 </span><span class="lineNoCov">          0 :         arm64_op_addVectorArrSpecifier(MI, ARM64_VAS_16B);</span></a>
<a name="5551"><span class="lineNum">    5551 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5552"><span class="lineNum">    5552 </span><span class="lineNoCov">          0 :   case 1:</span></a>
<a name="5553"><span class="lineNum">    5553 </span>            :     // ABSv1i64, ADCSWr, ADCSXr, ADCWr, ADCXr, ADDPv2i64p, ADDSWri, ADDSWrs, ...</a>
<a name="5554"><span class="lineNum">    5554 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;, &quot;); </span></a>
<a name="5555"><span class="lineNum">    5555 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5556"><span class="lineNum">    5556 </span><span class="lineNoCov">          0 :   case 2:</span></a>
<a name="5557"><span class="lineNum">    5557 </span>            :     // ABSv2i32, ADDHNv2i64_v2i32, ADDPv2i32, ADDv2i32, BICv2i32, CLSv2i32, C...</a>
<a name="5558"><span class="lineNum">    5558 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.2s, &quot;); </span></a>
<a name="5559"><span class="lineNum">    5559 </span><span class="lineNoCov">          0 :         arm64_op_addVectorArrSpecifier(MI, ARM64_VAS_2S);</span></a>
<a name="5560"><span class="lineNum">    5560 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5561"><span class="lineNum">    5561 </span><span class="lineNoCov">          0 :   case 3:</span></a>
<a name="5562"><span class="lineNum">    5562 </span>            :     // ABSv2i64, ADDPv2i64, ADDv2i64, CMEQv2i64, CMEQv2i64rz, CMGEv2i64, CMGE...</a>
<a name="5563"><span class="lineNum">    5563 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.2d, &quot;); </span></a>
<a name="5564"><span class="lineNum">    5564 </span><span class="lineNoCov">          0 :         arm64_op_addVectorArrSpecifier(MI, ARM64_VAS_2D);</span></a>
<a name="5565"><span class="lineNum">    5565 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5566"><span class="lineNum">    5566 </span><span class="lineNoCov">          0 :   case 4:</span></a>
<a name="5567"><span class="lineNum">    5567 </span>            :     // ABSv4i16, ADDHNv4i32_v4i16, ADDPv4i16, ADDv4i16, BICv4i16, CLSv4i16, C...</a>
<a name="5568"><span class="lineNum">    5568 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.4h, &quot;); </span></a>
<a name="5569"><span class="lineNum">    5569 </span><span class="lineNoCov">          0 :         arm64_op_addVectorArrSpecifier(MI, ARM64_VAS_4H);</span></a>
<a name="5570"><span class="lineNum">    5570 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5571"><span class="lineNum">    5571 </span><span class="lineNoCov">          0 :   case 5:</span></a>
<a name="5572"><span class="lineNum">    5572 </span>            :     // ABSv4i32, ADDHNv2i64_v4i32, ADDPv4i32, ADDv4i32, BICv4i32, CLSv4i32, C...</a>
<a name="5573"><span class="lineNum">    5573 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.4s, &quot;); </span></a>
<a name="5574"><span class="lineNum">    5574 </span><span class="lineNoCov">          0 :         arm64_op_addVectorArrSpecifier(MI, ARM64_VAS_4S);</span></a>
<a name="5575"><span class="lineNum">    5575 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5576"><span class="lineNum">    5576 </span><span class="lineNoCov">          0 :   case 6:</span></a>
<a name="5577"><span class="lineNum">    5577 </span>            :     // ABSv8i16, ADDHNv4i32_v8i16, ADDPv8i16, ADDv8i16, BICv8i16, CLSv8i16, C...</a>
<a name="5578"><span class="lineNum">    5578 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.8h, &quot;); </span></a>
<a name="5579"><span class="lineNum">    5579 </span><span class="lineNoCov">          0 :         arm64_op_addVectorArrSpecifier(MI, ARM64_VAS_8H);</span></a>
<a name="5580"><span class="lineNum">    5580 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5581"><span class="lineNum">    5581 </span><span class="lineNoCov">          0 :   case 7:</span></a>
<a name="5582"><span class="lineNum">    5582 </span>            :     // ABSv8i8, ADDHNv8i16_v8i8, ADDPv8i8, ADDv8i8, ANDv8i8, BICv8i8, BIFv8i8...</a>
<a name="5583"><span class="lineNum">    5583 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.8b, &quot;); </span></a>
<a name="5584"><span class="lineNum">    5584 </span><span class="lineNoCov">          0 :         arm64_op_addVectorArrSpecifier(MI, ARM64_VAS_8B);</span></a>
<a name="5585"><span class="lineNum">    5585 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5586"><span class="lineNum">    5586 </span>            :   case 8:</a>
<a name="5587"><span class="lineNum">    5587 </span>            :     // BLR, BR, CLREX, RET, TLSDESCCALL</a>
<a name="5588"><span class="lineNum">    5588 </span>            :     return;</a>
<a name="5589"><span class="lineNum">    5589 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5590"><span class="lineNum">    5590 </span><span class="lineNoCov">          0 :   case 9:</span></a>
<a name="5591"><span class="lineNum">    5591 </span>            :     // FCMPDri, FCMPEDri, FCMPESri, FCMPSri</a>
<a name="5592"><span class="lineNum">    5592 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;, #0.0&quot;);</span></a>
<a name="5593"><span class="lineNum">    5593 </span><span class="lineNoCov">          0 :         arm64_op_addFP(MI, 0.0);</span></a>
<a name="5594"><span class="lineNum">    5594 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="5595"><span class="lineNum">    5595 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5596"><span class="lineNum">    5596 </span><span class="lineNoCov">          0 :   case 10:</span></a>
<a name="5597"><span class="lineNum">    5597 </span>            :     // FMOVXDHighr, INSvi64gpr, INSvi64lane</a>
<a name="5598"><span class="lineNum">    5598 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.d&quot;);</span></a>
<a name="5599"><span class="lineNum">    5599 </span><span class="lineNoCov">          0 :         arm64_op_addVectorElementSizeSpecifier(MI, ARM64_VESS_D);</span></a>
<a name="5600"><span class="lineNum">    5600 </span><span class="lineNoCov">          0 :     printVectorIndex(MI, 2, O); </span></a>
<a name="5601"><span class="lineNum">    5601 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;, &quot;); </span></a>
<a name="5602"><span class="lineNum">    5602 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5603"><span class="lineNum">    5603 </span><span class="lineNoCov">          0 :   case 11:</span></a>
<a name="5604"><span class="lineNum">    5604 </span>            :     // INSvi16gpr, INSvi16lane</a>
<a name="5605"><span class="lineNum">    5605 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.h&quot;);</span></a>
<a name="5606"><span class="lineNum">    5606 </span><span class="lineNoCov">          0 :         arm64_op_addVectorElementSizeSpecifier(MI, ARM64_VESS_H);</span></a>
<a name="5607"><span class="lineNum">    5607 </span><span class="lineNoCov">          0 :     printVectorIndex(MI, 2, O); </span></a>
<a name="5608"><span class="lineNum">    5608 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;, &quot;); </span></a>
<a name="5609"><span class="lineNum">    5609 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5610"><span class="lineNum">    5610 </span><span class="lineNoCov">          0 :   case 12:</span></a>
<a name="5611"><span class="lineNum">    5611 </span>            :     // INSvi32gpr, INSvi32lane</a>
<a name="5612"><span class="lineNum">    5612 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.s&quot;);</span></a>
<a name="5613"><span class="lineNum">    5613 </span><span class="lineNoCov">          0 :         arm64_op_addVectorElementSizeSpecifier(MI, ARM64_VESS_S);</span></a>
<a name="5614"><span class="lineNum">    5614 </span><span class="lineNoCov">          0 :     printVectorIndex(MI, 2, O); </span></a>
<a name="5615"><span class="lineNum">    5615 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;, &quot;); </span></a>
<a name="5616"><span class="lineNum">    5616 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5617"><span class="lineNum">    5617 </span><span class="lineNoCov">          0 :   case 13:</span></a>
<a name="5618"><span class="lineNum">    5618 </span>            :     // INSvi8gpr, INSvi8lane</a>
<a name="5619"><span class="lineNum">    5619 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.b&quot;);</span></a>
<a name="5620"><span class="lineNum">    5620 </span><span class="lineNoCov">          0 :         arm64_op_addVectorElementSizeSpecifier(MI, ARM64_VESS_B);</span></a>
<a name="5621"><span class="lineNum">    5621 </span><span class="lineNoCov">          0 :     printVectorIndex(MI, 2, O); </span></a>
<a name="5622"><span class="lineNum">    5622 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;, &quot;); </span></a>
<a name="5623"><span class="lineNum">    5623 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5624"><span class="lineNum">    5624 </span><span class="lineNoCov">          0 :   case 14:</span></a>
<a name="5625"><span class="lineNum">    5625 </span>            :     // LD1Fourv16b_POST, LD1Fourv2d_POST, LD1Fourv4s_POST, LD1Fourv8h_POST, L...</a>
<a name="5626"><span class="lineNum">    5626 </span><span class="lineNoCov">          0 :     printPostIncOperand2(MI, 3, O, 64); </span></a>
<a name="5627"><span class="lineNum">    5627 </span>            :     return;</a>
<a name="5628"><span class="lineNum">    5628 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5629"><span class="lineNum">    5629 </span><span class="lineNoCov">          0 :   case 15:</span></a>
<a name="5630"><span class="lineNum">    5630 </span>            :     // LD1Fourv1d_POST, LD1Fourv2s_POST, LD1Fourv4h_POST, LD1Fourv8b_POST, LD...</a>
<a name="5631"><span class="lineNum">    5631 </span><span class="lineNoCov">          0 :     printPostIncOperand2(MI, 3, O, 32); </span></a>
<a name="5632"><span class="lineNum">    5632 </span>            :     return;</a>
<a name="5633"><span class="lineNum">    5633 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5634"><span class="lineNum">    5634 </span><span class="lineNoCov">          0 :   case 16:</span></a>
<a name="5635"><span class="lineNum">    5635 </span>            :     // LD1Onev16b_POST, LD1Onev2d_POST, LD1Onev4s_POST, LD1Onev8h_POST, LD1Tw...</a>
<a name="5636"><span class="lineNum">    5636 </span><span class="lineNoCov">          0 :     printPostIncOperand2(MI, 3, O, 16); </span></a>
<a name="5637"><span class="lineNum">    5637 </span>            :     return;</a>
<a name="5638"><span class="lineNum">    5638 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5639"><span class="lineNum">    5639 </span><span class="lineNoCov">          0 :   case 17:</span></a>
<a name="5640"><span class="lineNum">    5640 </span>            :     // LD1Onev1d_POST, LD1Onev2s_POST, LD1Onev4h_POST, LD1Onev8b_POST, LD1Rv1...</a>
<a name="5641"><span class="lineNum">    5641 </span><span class="lineNoCov">          0 :     printPostIncOperand2(MI, 3, O, 8); </span></a>
<a name="5642"><span class="lineNum">    5642 </span>            :     return;</a>
<a name="5643"><span class="lineNum">    5643 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5644"><span class="lineNum">    5644 </span><span class="lineNoCov">          0 :   case 18:</span></a>
<a name="5645"><span class="lineNum">    5645 </span>            :     // LD1Rv16b_POST, LD1Rv8b_POST</a>
<a name="5646"><span class="lineNum">    5646 </span><span class="lineNoCov">          0 :     printPostIncOperand2(MI, 3, O, 1); </span></a>
<a name="5647"><span class="lineNum">    5647 </span>            :     return;</a>
<a name="5648"><span class="lineNum">    5648 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5649"><span class="lineNum">    5649 </span><span class="lineNoCov">          0 :   case 19:</span></a>
<a name="5650"><span class="lineNum">    5650 </span>            :     // LD1Rv2s_POST, LD1Rv4s_POST, LD2Rv4h_POST, LD2Rv8h_POST, LD4Rv16b_POST,...</a>
<a name="5651"><span class="lineNum">    5651 </span><span class="lineNoCov">          0 :     printPostIncOperand2(MI, 3, O, 4); </span></a>
<a name="5652"><span class="lineNum">    5652 </span>            :     return;</a>
<a name="5653"><span class="lineNum">    5653 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5654"><span class="lineNum">    5654 </span><span class="lineNoCov">          0 :   case 20:</span></a>
<a name="5655"><span class="lineNum">    5655 </span>            :     // LD1Rv4h_POST, LD1Rv8h_POST, LD2Rv16b_POST, LD2Rv8b_POST</a>
<a name="5656"><span class="lineNum">    5656 </span><span class="lineNoCov">          0 :     printPostIncOperand2(MI, 3, O, 2); </span></a>
<a name="5657"><span class="lineNum">    5657 </span>            :     return;</a>
<a name="5658"><span class="lineNum">    5658 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5659"><span class="lineNum">    5659 </span><span class="lineNoCov">          0 :   case 21:</span></a>
<a name="5660"><span class="lineNum">    5660 </span>            :     // LD1Threev16b_POST, LD1Threev2d_POST, LD1Threev4s_POST, LD1Threev8h_POS...</a>
<a name="5661"><span class="lineNum">    5661 </span><span class="lineNoCov">          0 :     printPostIncOperand2(MI, 3, O, 48); </span></a>
<a name="5662"><span class="lineNum">    5662 </span>            :     return;</a>
<a name="5663"><span class="lineNum">    5663 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5664"><span class="lineNum">    5664 </span><span class="lineNoCov">          0 :   case 22:</span></a>
<a name="5665"><span class="lineNum">    5665 </span>            :     // LD1Threev1d_POST, LD1Threev2s_POST, LD1Threev4h_POST, LD1Threev8b_POST...</a>
<a name="5666"><span class="lineNum">    5666 </span><span class="lineNoCov">          0 :     printPostIncOperand2(MI, 3, O, 24); </span></a>
<a name="5667"><span class="lineNum">    5667 </span>            :     return;</a>
<a name="5668"><span class="lineNum">    5668 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5669"><span class="lineNum">    5669 </span><span class="lineNoCov">          0 :   case 23:</span></a>
<a name="5670"><span class="lineNum">    5670 </span>            :     // LD1i16, LD1i32, LD1i64, LD1i8, LD2i16, LD2i32, LD2i64, LD2i8, LD3i16, ...</a>
<a name="5671"><span class="lineNum">    5671 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;]&quot;); </span></a>
<a name="5672"><span class="lineNum">    5672 </span><span class="lineNoCov">          0 :     set_mem_access(MI, false);</span></a>
<a name="5673"><span class="lineNum">    5673 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="5674"><span class="lineNum">    5674 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5675"><span class="lineNum">    5675 </span><span class="lineNoCov">          0 :   case 24:</span></a>
<a name="5676"><span class="lineNum">    5676 </span>            :     // LD1i16_POST, LD2i8_POST</a>
<a name="5677"><span class="lineNum">    5677 </span><span class="lineNoCov">          0 :     printPostIncOperand2(MI, 5, O, 2); </span></a>
<a name="5678"><span class="lineNum">    5678 </span>            :     return;</a>
<a name="5679"><span class="lineNum">    5679 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5680"><span class="lineNum">    5680 </span><span class="lineNoCov">          0 :   case 25:</span></a>
<a name="5681"><span class="lineNum">    5681 </span>            :     // LD1i32_POST, LD2i16_POST, LD4i8_POST</a>
<a name="5682"><span class="lineNum">    5682 </span><span class="lineNoCov">          0 :     printPostIncOperand2(MI, 5, O, 4); </span></a>
<a name="5683"><span class="lineNum">    5683 </span>            :     return;</a>
<a name="5684"><span class="lineNum">    5684 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5685"><span class="lineNum">    5685 </span><span class="lineNoCov">          0 :   case 26:</span></a>
<a name="5686"><span class="lineNum">    5686 </span>            :     // LD1i64_POST, LD2i32_POST, LD4i16_POST</a>
<a name="5687"><span class="lineNum">    5687 </span><span class="lineNoCov">          0 :     printPostIncOperand2(MI, 5, O, 8); </span></a>
<a name="5688"><span class="lineNum">    5688 </span>            :     return;</a>
<a name="5689"><span class="lineNum">    5689 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5690"><span class="lineNum">    5690 </span><span class="lineNoCov">          0 :   case 27:</span></a>
<a name="5691"><span class="lineNum">    5691 </span>            :     // LD1i8_POST</a>
<a name="5692"><span class="lineNum">    5692 </span><span class="lineNoCov">          0 :     printPostIncOperand2(MI, 5, O, 1); </span></a>
<a name="5693"><span class="lineNum">    5693 </span>            :     return;</a>
<a name="5694"><span class="lineNum">    5694 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5695"><span class="lineNum">    5695 </span><span class="lineNoCov">          0 :   case 28:</span></a>
<a name="5696"><span class="lineNum">    5696 </span>            :     // LD2i64_POST, LD4i32_POST</a>
<a name="5697"><span class="lineNum">    5697 </span><span class="lineNoCov">          0 :     printPostIncOperand2(MI, 5, O, 16); </span></a>
<a name="5698"><span class="lineNum">    5698 </span>            :     return;</a>
<a name="5699"><span class="lineNum">    5699 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5700"><span class="lineNum">    5700 </span><span class="lineNoCov">          0 :   case 29:</span></a>
<a name="5701"><span class="lineNum">    5701 </span>            :     // LD3Rv16b_POST, LD3Rv8b_POST</a>
<a name="5702"><span class="lineNum">    5702 </span><span class="lineNoCov">          0 :     printPostIncOperand2(MI, 3, O, 3); </span></a>
<a name="5703"><span class="lineNum">    5703 </span>            :     return;</a>
<a name="5704"><span class="lineNum">    5704 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5705"><span class="lineNum">    5705 </span><span class="lineNoCov">          0 :   case 30:</span></a>
<a name="5706"><span class="lineNum">    5706 </span>            :     // LD3Rv2s_POST, LD3Rv4s_POST</a>
<a name="5707"><span class="lineNum">    5707 </span><span class="lineNoCov">          0 :     printPostIncOperand2(MI, 3, O, 12); </span></a>
<a name="5708"><span class="lineNum">    5708 </span>            :     return;</a>
<a name="5709"><span class="lineNum">    5709 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5710"><span class="lineNum">    5710 </span><span class="lineNoCov">          0 :   case 31:</span></a>
<a name="5711"><span class="lineNum">    5711 </span>            :     // LD3Rv4h_POST, LD3Rv8h_POST</a>
<a name="5712"><span class="lineNum">    5712 </span><span class="lineNoCov">          0 :     printPostIncOperand2(MI, 3, O, 6); </span></a>
<a name="5713"><span class="lineNum">    5713 </span>            :     return;</a>
<a name="5714"><span class="lineNum">    5714 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5715"><span class="lineNum">    5715 </span><span class="lineNoCov">          0 :   case 32:</span></a>
<a name="5716"><span class="lineNum">    5716 </span>            :     // LD3i16_POST</a>
<a name="5717"><span class="lineNum">    5717 </span><span class="lineNoCov">          0 :     printPostIncOperand2(MI, 5, O, 6); </span></a>
<a name="5718"><span class="lineNum">    5718 </span>            :     return;</a>
<a name="5719"><span class="lineNum">    5719 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5720"><span class="lineNum">    5720 </span><span class="lineNoCov">          0 :   case 33:</span></a>
<a name="5721"><span class="lineNum">    5721 </span>            :     // LD3i32_POST</a>
<a name="5722"><span class="lineNum">    5722 </span><span class="lineNoCov">          0 :     printPostIncOperand2(MI, 5, O, 12); </span></a>
<a name="5723"><span class="lineNum">    5723 </span>            :     return;</a>
<a name="5724"><span class="lineNum">    5724 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5725"><span class="lineNum">    5725 </span><span class="lineNoCov">          0 :   case 34:</span></a>
<a name="5726"><span class="lineNum">    5726 </span>            :     // LD3i64_POST</a>
<a name="5727"><span class="lineNum">    5727 </span><span class="lineNoCov">          0 :     printPostIncOperand2(MI, 5, O, 24); </span></a>
<a name="5728"><span class="lineNum">    5728 </span>            :     return;</a>
<a name="5729"><span class="lineNum">    5729 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5730"><span class="lineNum">    5730 </span><span class="lineNoCov">          0 :   case 35:</span></a>
<a name="5731"><span class="lineNum">    5731 </span>            :     // LD3i8_POST</a>
<a name="5732"><span class="lineNum">    5732 </span><span class="lineNoCov">          0 :     printPostIncOperand2(MI, 5, O, 3); </span></a>
<a name="5733"><span class="lineNum">    5733 </span>            :     return;</a>
<a name="5734"><span class="lineNum">    5734 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5735"><span class="lineNum">    5735 </span><span class="lineNoCov">          0 :   case 36:</span></a>
<a name="5736"><span class="lineNum">    5736 </span>            :     // LD4i64_POST</a>
<a name="5737"><span class="lineNum">    5737 </span><span class="lineNoCov">          0 :     printPostIncOperand2(MI, 5, O, 32); </span></a>
<a name="5738"><span class="lineNum">    5738 </span>            :     return;</a>
<a name="5739"><span class="lineNum">    5739 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5740"><span class="lineNum">    5740 </span><span class="lineNoCov">          0 :   case 37:</span></a>
<a name="5741"><span class="lineNum">    5741 </span>            :     // LDARB, LDARH, LDARW, LDARX, LDAXRB, LDAXRH, LDAXRW, LDAXRX, LDRBBpost,...</a>
<a name="5742"><span class="lineNum">    5742 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;, [&quot;); </span></a>
<a name="5743"><span class="lineNum">    5743 </span><span class="lineNoCov">          0 :     set_mem_access(MI, true);</span></a>
<a name="5744"><span class="lineNum">    5744 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5745"><span class="lineNum">    5745 </span><span class="lineNoCov">          0 :   case 38:</span></a>
<a name="5746"><span class="lineNum">    5746 </span>            :     // PMULLv1i64, PMULLv2i64</a>
<a name="5747"><span class="lineNum">    5747 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.1q, &quot;);</span></a>
<a name="5748"><span class="lineNum">    5748 </span><span class="lineNoCov">          0 :         arm64_op_addVectorArrSpecifier(MI, ARM64_VAS_1Q);</span></a>
<a name="5749"><span class="lineNum">    5749 </span><span class="lineNoCov">          0 :     printVRegOperand(MI, 1, O); </span></a>
<a name="5750"><span class="lineNum">    5750 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5751"><span class="lineNum">    5751 </span><span class="lineNoCov">          0 :   case 39:</span></a>
<a name="5752"><span class="lineNum">    5752 </span>            :     // SADALPv2i32_v1i64, SADDLPv2i32_v1i64, UADALPv2i32_v1i64, UADDLPv2i32_v...</a>
<a name="5753"><span class="lineNum">    5753 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.1d, &quot;);</span></a>
<a name="5754"><span class="lineNum">    5754 </span><span class="lineNoCov">          0 :         arm64_op_addVectorArrSpecifier(MI, ARM64_VAS_1D);</span></a>
<a name="5755"><span class="lineNum">    5755 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5756"><span class="lineNum">    5756 </span><span class="lineNoCov">          0 :   case 40:</span></a>
<a name="5757"><span class="lineNum">    5757 </span>            :     // ST1i16_POST, ST1i32_POST, ST1i64_POST, ST1i8_POST, ST2i16_POST, ST2i32...</a>
<a name="5758"><span class="lineNum">    5758 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;], &quot;); </span></a>
<a name="5759"><span class="lineNum">    5759 </span><span class="lineNoCov">          0 :     set_mem_access(MI, false);</span></a>
<a name="5760"><span class="lineNum">    5760 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5761"><span class="lineNum">    5761 </span>            :   }</a>
<a name="5762"><span class="lineNum">    5762 </span>            : </a>
<a name="5763"><span class="lineNum">    5763 </span>            : </a>
<a name="5764"><span class="lineNum">    5764 </span>            :   // Fragment 2 encoded into 5 bits for 28 unique commands.</a>
<a name="5765"><span class="lineNum">    5765 </span>            :   //printf(&quot;Frag-2: %&quot;PRIu64&quot;\n&quot;, (Bits &gt;&gt; 24) &amp; 31);</a>
<a name="5766"><span class="lineNum">    5766 </span><span class="lineNoCov">          0 :   switch ((Bits &gt;&gt; 24) &amp; 31) {</span></a>
<a name="5767"><span class="lineNum">    5767 </span><span class="lineNoCov">          0 :   default:   // unreachable.</span></a>
<a name="5768"><span class="lineNum">    5768 </span>            :   case 0:</a>
<a name="5769"><span class="lineNum">    5769 </span>            :     // ABSv16i8, ABSv2i32, ABSv2i64, ABSv4i16, ABSv4i32, ABSv8i16, ABSv8i8, A...</a>
<a name="5770"><span class="lineNum">    5770 </span><span class="lineNoCov">          0 :     printVRegOperand(MI, 1, O); </span></a>
<a name="5771"><span class="lineNum">    5771 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5772"><span class="lineNum">    5772 </span><span class="lineNoCov">          0 :   case 1:</span></a>
<a name="5773"><span class="lineNum">    5773 </span>            :     // ABSv1i64, ADCSWr, ADCSXr, ADCWr, ADCXr, ADDSWri, ADDSWrs, ADDSWrx, ADD...</a>
<a name="5774"><span class="lineNum">    5774 </span><span class="lineNoCov">          0 :     printOperand(MI, 1, O); </span></a>
<a name="5775"><span class="lineNum">    5775 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5776"><span class="lineNum">    5776 </span><span class="lineNoCov">          0 :   case 2:</span></a>
<a name="5777"><span class="lineNum">    5777 </span>            :     // ADDHNv2i64_v4i32, ADDHNv4i32_v8i16, ADDHNv8i16_v16i8, AESDrr, AESErr, ...</a>
<a name="5778"><span class="lineNum">    5778 </span><span class="lineNoCov">          0 :     printVRegOperand(MI, 2, O); </span></a>
<a name="5779"><span class="lineNum">    5779 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5780"><span class="lineNum">    5780 </span><span class="lineNoCov">          0 :   case 3:</span></a>
<a name="5781"><span class="lineNum">    5781 </span>            :     // ADRP</a>
<a name="5782"><span class="lineNum">    5782 </span><span class="lineNoCov">          0 :     printAdrpLabel(MI, 1, O); </span></a>
<a name="5783"><span class="lineNum">    5783 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="5784"><span class="lineNum">    5784 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5785"><span class="lineNum">    5785 </span><span class="lineNoCov">          0 :   case 4:</span></a>
<a name="5786"><span class="lineNum">    5786 </span>            :     // BFMWri, BFMXri, FMLAv1i32_indexed, FMLAv1i64_indexed, FMLSv1i32_indexe...</a>
<a name="5787"><span class="lineNum">    5787 </span><span class="lineNoCov">          0 :     printOperand(MI, 2, O); </span></a>
<a name="5788"><span class="lineNum">    5788 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5789"><span class="lineNum">    5789 </span><span class="lineNoCov">          0 :   case 5:</span></a>
<a name="5790"><span class="lineNum">    5790 </span>            :     // BICv2i32, BICv4i16, BICv4i32, BICv8i16, MOVKWi, MOVKXi, ORRv2i32, ORRv...</a>
<a name="5791"><span class="lineNum">    5791 </span><span class="lineNoCov">          0 :     printHexImm(MI, 2, O); </span></a>
<a name="5792"><span class="lineNum">    5792 </span><span class="lineNoCov">          0 :     printShifter(MI, 3, O); </span></a>
<a name="5793"><span class="lineNum">    5793 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="5794"><span class="lineNum">    5794 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5795"><span class="lineNum">    5795 </span><span class="lineNoCov">          0 :   case 6:</span></a>
<a name="5796"><span class="lineNum">    5796 </span>            :     // CBNZW, CBNZX, CBZW, CBZX, LDRDl, LDRQl, LDRSWl, LDRSl, LDRWl, LDRXl, P...</a>
<a name="5797"><span class="lineNum">    5797 </span><span class="lineNoCov">          0 :     printAlignedLabel(MI, 1, O); </span></a>
<a name="5798"><span class="lineNum">    5798 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="5799"><span class="lineNum">    5799 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5800"><span class="lineNum">    5800 </span><span class="lineNoCov">          0 :   case 7:</span></a>
<a name="5801"><span class="lineNum">    5801 </span>            :     // FMOVDi, FMOVSi, FMOVv2f32_ns, FMOVv2f64_ns, FMOVv4f32_ns</a>
<a name="5802"><span class="lineNum">    5802 </span><span class="lineNoCov">          0 :     printFPImmOperand(MI, 1, O); </span></a>
<a name="5803"><span class="lineNum">    5803 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="5804"><span class="lineNum">    5804 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5805"><span class="lineNum">    5805 </span><span class="lineNoCov">          0 :   case 8:</span></a>
<a name="5806"><span class="lineNum">    5806 </span>            :     // INSvi16gpr, INSvi32gpr, INSvi64gpr, INSvi8gpr</a>
<a name="5807"><span class="lineNum">    5807 </span><span class="lineNoCov">          0 :     printOperand(MI, 3, O); </span></a>
<a name="5808"><span class="lineNum">    5808 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="5809"><span class="lineNum">    5809 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5810"><span class="lineNum">    5810 </span><span class="lineNoCov">          0 :   case 9:</span></a>
<a name="5811"><span class="lineNum">    5811 </span>            :     // INSvi16lane, INSvi32lane, INSvi64lane, INSvi8lane</a>
<a name="5812"><span class="lineNum">    5812 </span><span class="lineNoCov">          0 :     printVRegOperand(MI, 3, O); </span></a>
<a name="5813"><span class="lineNum">    5813 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5814"><span class="lineNum">    5814 </span><span class="lineNoCov">          0 :   case 10:</span></a>
<a name="5815"><span class="lineNum">    5815 </span>            :     // MOVID, MOVIv2d_ns</a>
<a name="5816"><span class="lineNum">    5816 </span><span class="lineNoCov">          0 :     printSIMDType10Operand(MI, 1, O); </span></a>
<a name="5817"><span class="lineNum">    5817 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="5818"><span class="lineNum">    5818 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5819"><span class="lineNum">    5819 </span><span class="lineNoCov">          0 :   case 11:</span></a>
<a name="5820"><span class="lineNum">    5820 </span>            :     // MOVIv16b_ns, MOVIv2i32, MOVIv2s_msl, MOVIv4i16, MOVIv4i32, MOVIv4s_msl...</a>
<a name="5821"><span class="lineNum">    5821 </span><span class="lineNoCov">          0 :     printHexImm(MI, 1, O); </span></a>
<a name="5822"><span class="lineNum">    5822 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5823"><span class="lineNum">    5823 </span><span class="lineNoCov">          0 :   case 12:</span></a>
<a name="5824"><span class="lineNum">    5824 </span>            :     // MRS</a>
<a name="5825"><span class="lineNum">    5825 </span><span class="lineNoCov">          0 :     printMRSSystemRegister(MI, 1, O); </span></a>
<a name="5826"><span class="lineNum">    5826 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="5827"><span class="lineNum">    5827 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5828"><span class="lineNum">    5828 </span><span class="lineNoCov">          0 :   case 13:</span></a>
<a name="5829"><span class="lineNum">    5829 </span>            :     // PMULLv1i64</a>
<a name="5830"><span class="lineNum">    5830 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.1d, &quot;); </span></a>
<a name="5831"><span class="lineNum">    5831 </span><span class="lineNoCov">          0 :         arm64_op_addVectorArrSpecifier(MI, ARM64_VAS_1D);</span></a>
<a name="5832"><span class="lineNum">    5832 </span><span class="lineNoCov">          0 :     printVRegOperand(MI, 2, O); </span></a>
<a name="5833"><span class="lineNum">    5833 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.1d&quot;); </span></a>
<a name="5834"><span class="lineNum">    5834 </span><span class="lineNoCov">          0 :         arm64_op_addVectorArrSpecifier(MI, ARM64_VAS_1D);</span></a>
<a name="5835"><span class="lineNum">    5835 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="5836"><span class="lineNum">    5836 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5837"><span class="lineNum">    5837 </span><span class="lineNoCov">          0 :   case 14:</span></a>
<a name="5838"><span class="lineNum">    5838 </span>            :     // PMULLv2i64</a>
<a name="5839"><span class="lineNum">    5839 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.2d, &quot;); </span></a>
<a name="5840"><span class="lineNum">    5840 </span><span class="lineNoCov">          0 :         arm64_op_addVectorArrSpecifier(MI, ARM64_VAS_2D);</span></a>
<a name="5841"><span class="lineNum">    5841 </span><span class="lineNoCov">          0 :     printVRegOperand(MI, 2, O); </span></a>
<a name="5842"><span class="lineNum">    5842 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.2d&quot;); </span></a>
<a name="5843"><span class="lineNum">    5843 </span><span class="lineNoCov">          0 :         arm64_op_addVectorArrSpecifier(MI, ARM64_VAS_2D);</span></a>
<a name="5844"><span class="lineNum">    5844 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="5845"><span class="lineNum">    5845 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5846"><span class="lineNum">    5846 </span><span class="lineNoCov">          0 :   case 15:</span></a>
<a name="5847"><span class="lineNum">    5847 </span>            :     // ST1i16_POST, ST2i8_POST</a>
<a name="5848"><span class="lineNum">    5848 </span><span class="lineNoCov">          0 :     printPostIncOperand2(MI, 4, O, 2); </span></a>
<a name="5849"><span class="lineNum">    5849 </span>            :     return;</a>
<a name="5850"><span class="lineNum">    5850 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5851"><span class="lineNum">    5851 </span><span class="lineNoCov">          0 :   case 16:</span></a>
<a name="5852"><span class="lineNum">    5852 </span>            :     // ST1i32_POST, ST2i16_POST, ST4i8_POST</a>
<a name="5853"><span class="lineNum">    5853 </span><span class="lineNoCov">          0 :     printPostIncOperand2(MI, 4, O, 4); </span></a>
<a name="5854"><span class="lineNum">    5854 </span>            :     return;</a>
<a name="5855"><span class="lineNum">    5855 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5856"><span class="lineNum">    5856 </span><span class="lineNoCov">          0 :   case 17:</span></a>
<a name="5857"><span class="lineNum">    5857 </span>            :     // ST1i64_POST, ST2i32_POST, ST4i16_POST</a>
<a name="5858"><span class="lineNum">    5858 </span><span class="lineNoCov">          0 :     printPostIncOperand2(MI, 4, O, 8); </span></a>
<a name="5859"><span class="lineNum">    5859 </span>            :     return;</a>
<a name="5860"><span class="lineNum">    5860 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5861"><span class="lineNum">    5861 </span><span class="lineNoCov">          0 :   case 18:</span></a>
<a name="5862"><span class="lineNum">    5862 </span>            :     // ST1i8_POST</a>
<a name="5863"><span class="lineNum">    5863 </span><span class="lineNoCov">          0 :     printPostIncOperand2(MI, 4, O, 1); </span></a>
<a name="5864"><span class="lineNum">    5864 </span>            :     return;</a>
<a name="5865"><span class="lineNum">    5865 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5866"><span class="lineNum">    5866 </span><span class="lineNoCov">          0 :   case 19:</span></a>
<a name="5867"><span class="lineNum">    5867 </span>            :     // ST2i64_POST, ST4i32_POST</a>
<a name="5868"><span class="lineNum">    5868 </span><span class="lineNoCov">          0 :     printPostIncOperand2(MI, 4, O, 16); </span></a>
<a name="5869"><span class="lineNum">    5869 </span>            :     return;</a>
<a name="5870"><span class="lineNum">    5870 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5871"><span class="lineNum">    5871 </span><span class="lineNoCov">          0 :   case 20:</span></a>
<a name="5872"><span class="lineNum">    5872 </span>            :     // ST3i16_POST</a>
<a name="5873"><span class="lineNum">    5873 </span><span class="lineNoCov">          0 :     printPostIncOperand2(MI, 4, O, 6); </span></a>
<a name="5874"><span class="lineNum">    5874 </span>            :     return;</a>
<a name="5875"><span class="lineNum">    5875 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5876"><span class="lineNum">    5876 </span><span class="lineNoCov">          0 :   case 21:</span></a>
<a name="5877"><span class="lineNum">    5877 </span>            :     // ST3i32_POST</a>
<a name="5878"><span class="lineNum">    5878 </span><span class="lineNoCov">          0 :     printPostIncOperand2(MI, 4, O, 12); </span></a>
<a name="5879"><span class="lineNum">    5879 </span>            :     return;</a>
<a name="5880"><span class="lineNum">    5880 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5881"><span class="lineNum">    5881 </span><span class="lineNoCov">          0 :   case 22:</span></a>
<a name="5882"><span class="lineNum">    5882 </span>            :     // ST3i64_POST</a>
<a name="5883"><span class="lineNum">    5883 </span><span class="lineNoCov">          0 :     printPostIncOperand2(MI, 4, O, 24); </span></a>
<a name="5884"><span class="lineNum">    5884 </span>            :     return;</a>
<a name="5885"><span class="lineNum">    5885 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5886"><span class="lineNum">    5886 </span><span class="lineNoCov">          0 :   case 23:</span></a>
<a name="5887"><span class="lineNum">    5887 </span>            :     // ST3i8_POST</a>
<a name="5888"><span class="lineNum">    5888 </span><span class="lineNoCov">          0 :     printPostIncOperand2(MI, 4, O, 3); </span></a>
<a name="5889"><span class="lineNum">    5889 </span>            :     return;</a>
<a name="5890"><span class="lineNum">    5890 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5891"><span class="lineNum">    5891 </span><span class="lineNoCov">          0 :   case 24:</span></a>
<a name="5892"><span class="lineNum">    5892 </span>            :     // ST4i64_POST</a>
<a name="5893"><span class="lineNum">    5893 </span><span class="lineNoCov">          0 :     printPostIncOperand2(MI, 4, O, 32); </span></a>
<a name="5894"><span class="lineNum">    5894 </span>            :     return;</a>
<a name="5895"><span class="lineNum">    5895 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5896"><span class="lineNum">    5896 </span><span class="lineNoCov">          0 :   case 25:</span></a>
<a name="5897"><span class="lineNum">    5897 </span>            :     // SYSxt</a>
<a name="5898"><span class="lineNum">    5898 </span><span class="lineNoCov">          0 :     printSysCROperand(MI, 1, O); </span></a>
<a name="5899"><span class="lineNum">    5899 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;, &quot;); </span></a>
<a name="5900"><span class="lineNum">    5900 </span><span class="lineNoCov">          0 :     printSysCROperand(MI, 2, O); </span></a>
<a name="5901"><span class="lineNum">    5901 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;, &quot;); </span></a>
<a name="5902"><span class="lineNum">    5902 </span><span class="lineNoCov">          0 :     printOperand(MI, 3, O); </span></a>
<a name="5903"><span class="lineNum">    5903 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;, &quot;); </span></a>
<a name="5904"><span class="lineNum">    5904 </span><span class="lineNoCov">          0 :     printOperand(MI, 4, O); </span></a>
<a name="5905"><span class="lineNum">    5905 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="5906"><span class="lineNum">    5906 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5907"><span class="lineNum">    5907 </span><span class="lineNoCov">          0 :   case 26:</span></a>
<a name="5908"><span class="lineNum">    5908 </span>            :     // TBLv16i8Four, TBLv16i8One, TBLv16i8Three, TBLv16i8Two, TBLv8i8Four, TB...</a>
<a name="5909"><span class="lineNum">    5909 </span><span class="lineNoCov">          0 :     printTypedVectorList(MI, 1, O, 16, 'b', MRI); </span></a>
<a name="5910"><span class="lineNum">    5910 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;, &quot;); </span></a>
<a name="5911"><span class="lineNum">    5911 </span><span class="lineNoCov">          0 :     printVRegOperand(MI, 2, O); </span></a>
<a name="5912"><span class="lineNum">    5912 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5913"><span class="lineNum">    5913 </span><span class="lineNoCov">          0 :   case 27:</span></a>
<a name="5914"><span class="lineNum">    5914 </span>            :     // TBXv16i8Four, TBXv16i8One, TBXv16i8Three, TBXv16i8Two, TBXv8i8Four, TB...</a>
<a name="5915"><span class="lineNum">    5915 </span><span class="lineNoCov">          0 :     printTypedVectorList(MI, 2, O, 16, 'b', MRI); </span></a>
<a name="5916"><span class="lineNum">    5916 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;, &quot;); </span></a>
<a name="5917"><span class="lineNum">    5917 </span><span class="lineNoCov">          0 :     printVRegOperand(MI, 3, O); </span></a>
<a name="5918"><span class="lineNum">    5918 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5919"><span class="lineNum">    5919 </span>            :   }</a>
<a name="5920"><span class="lineNum">    5920 </span>            : </a>
<a name="5921"><span class="lineNum">    5921 </span>            : </a>
<a name="5922"><span class="lineNum">    5922 </span>            :   // Fragment 3 encoded into 6 bits for 42 unique commands.</a>
<a name="5923"><span class="lineNum">    5923 </span>            :   //printf(&quot;Frag-3: %&quot;PRIu64&quot;\n&quot;, (Bits &gt;&gt; 29) &amp; 63);</a>
<a name="5924"><span class="lineNum">    5924 </span><span class="lineNoCov">          0 :   switch ((Bits &gt;&gt; 29) &amp; 63) {</span></a>
<a name="5925"><span class="lineNum">    5925 </span><span class="lineNoCov">          0 :   default:   // unreachable.</span></a>
<a name="5926"><span class="lineNum">    5926 </span>            :   case 0:</a>
<a name="5927"><span class="lineNum">    5927 </span>            :     // ABSv16i8, ADDVv16i8v, AESDrr, AESErr, AESIMCrr, AESMCrr, CLSv16i8, CLZ...</a>
<a name="5928"><span class="lineNum">    5928 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.16b&quot;); </span></a>
<a name="5929"><span class="lineNum">    5929 </span><span class="lineNoCov">          0 :         arm64_op_addVectorArrSpecifier(MI, ARM64_VAS_16B);</span></a>
<a name="5930"><span class="lineNum">    5930 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="5931"><span class="lineNum">    5931 </span>            :     break;</a>
<a name="5932"><span class="lineNum">    5932 </span>            :   case 1:</a>
<a name="5933"><span class="lineNum">    5933 </span>            :     // ABSv1i64, ADR, CLSWr, CLSXr, CLZWr, CLZXr, DUPv16i8gpr, DUPv2i32gpr, D...</a>
<a name="5934"><span class="lineNum">    5934 </span>            :     return;</a>
<a name="5935"><span class="lineNum">    5935 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5936"><span class="lineNum">    5936 </span><span class="lineNoCov">          0 :   case 2:</span></a>
<a name="5937"><span class="lineNum">    5937 </span>            :     // ABSv2i32, CLSv2i32, CLZv2i32, FABSv2f32, FADDPv2i32p, FCVTASv2f32, FCV...</a>
<a name="5938"><span class="lineNum">    5938 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.2s&quot;); </span></a>
<a name="5939"><span class="lineNum">    5939 </span><span class="lineNoCov">          0 :         arm64_op_addVectorArrSpecifier(MI, ARM64_VAS_2S);</span></a>
<a name="5940"><span class="lineNum">    5940 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="5941"><span class="lineNum">    5941 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5942"><span class="lineNum">    5942 </span><span class="lineNoCov">          0 :   case 3:</span></a>
<a name="5943"><span class="lineNum">    5943 </span>            :     // ABSv2i64, ADDPv2i64p, FABSv2f64, FADDPv2i64p, FCVTASv2f64, FCVTAUv2f64...</a>
<a name="5944"><span class="lineNum">    5944 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.2d&quot;); </span></a>
<a name="5945"><span class="lineNum">    5945 </span><span class="lineNoCov">          0 :         arm64_op_addVectorArrSpecifier(MI, ARM64_VAS_2D);</span></a>
<a name="5946"><span class="lineNum">    5946 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="5947"><span class="lineNum">    5947 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5948"><span class="lineNum">    5948 </span><span class="lineNoCov">          0 :   case 4:</span></a>
<a name="5949"><span class="lineNum">    5949 </span>            :     // ABSv4i16, ADDVv4i16v, CLSv4i16, CLZv4i16, FCVTLv4i16, NEGv4i16, REV32v...</a>
<a name="5950"><span class="lineNum">    5950 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.4h&quot;); </span></a>
<a name="5951"><span class="lineNum">    5951 </span><span class="lineNoCov">          0 :         arm64_op_addVectorArrSpecifier(MI, ARM64_VAS_4H);</span></a>
<a name="5952"><span class="lineNum">    5952 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="5953"><span class="lineNum">    5953 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5954"><span class="lineNum">    5954 </span><span class="lineNoCov">          0 :   case 5:</span></a>
<a name="5955"><span class="lineNum">    5955 </span>            :     // ABSv4i32, ADDVv4i32v, CLSv4i32, CLZv4i32, FABSv4f32, FCVTASv4f32, FCVT...</a>
<a name="5956"><span class="lineNum">    5956 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.4s&quot;); </span></a>
<a name="5957"><span class="lineNum">    5957 </span><span class="lineNoCov">          0 :         arm64_op_addVectorArrSpecifier(MI, ARM64_VAS_4S);</span></a>
<a name="5958"><span class="lineNum">    5958 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="5959"><span class="lineNum">    5959 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5960"><span class="lineNum">    5960 </span><span class="lineNoCov">          0 :   case 6:</span></a>
<a name="5961"><span class="lineNum">    5961 </span>            :     // ABSv8i16, ADDVv8i16v, CLSv8i16, CLZv8i16, FCVTLv8i16, NEGv8i16, REV32v...</a>
<a name="5962"><span class="lineNum">    5962 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.8h&quot;); </span></a>
<a name="5963"><span class="lineNum">    5963 </span><span class="lineNoCov">          0 :         arm64_op_addVectorArrSpecifier(MI, ARM64_VAS_8H);</span></a>
<a name="5964"><span class="lineNum">    5964 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="5965"><span class="lineNum">    5965 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5966"><span class="lineNum">    5966 </span><span class="lineNoCov">          0 :   case 7:</span></a>
<a name="5967"><span class="lineNum">    5967 </span>            :     // ABSv8i8, ADDVv8i8v, CLSv8i8, CLZv8i8, CNTv8i8, NEGv8i8, NOTv8i8, RBITv...</a>
<a name="5968"><span class="lineNum">    5968 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.8b&quot;); </span></a>
<a name="5969"><span class="lineNum">    5969 </span><span class="lineNoCov">          0 :         arm64_op_addVectorArrSpecifier(MI, ARM64_VAS_8B);</span></a>
<a name="5970"><span class="lineNum">    5970 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="5971"><span class="lineNum">    5971 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5972"><span class="lineNum">    5972 </span><span class="lineNoCov">          0 :   case 8:</span></a>
<a name="5973"><span class="lineNum">    5973 </span>            :     // ADCSWr, ADCSXr, ADCWr, ADCXr, ADDSWri, ADDSWrs, ADDSWrx, ADDSXri, ADDS...</a>
<a name="5974"><span class="lineNum">    5974 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;, &quot;); </span></a>
<a name="5975"><span class="lineNum">    5975 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5976"><span class="lineNum">    5976 </span><span class="lineNoCov">          0 :   case 9:</span></a>
<a name="5977"><span class="lineNum">    5977 </span>            :     // ADDHNv2i64_v2i32, ADDHNv2i64_v4i32, ADDPv2i64, ADDv2i64, CMEQv2i64, CM...</a>
<a name="5978"><span class="lineNum">    5978 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.2d, &quot;); </span></a>
<a name="5979"><span class="lineNum">    5979 </span><span class="lineNoCov">          0 :         arm64_op_addVectorArrSpecifier(MI, ARM64_VAS_2D);</span></a>
<a name="5980"><span class="lineNum">    5980 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5981"><span class="lineNum">    5981 </span><span class="lineNoCov">          0 :   case 10:</span></a>
<a name="5982"><span class="lineNum">    5982 </span>            :     // ADDHNv4i32_v4i16, ADDHNv4i32_v8i16, ADDPv4i32, ADDv4i32, CMEQv4i32, CM...</a>
<a name="5983"><span class="lineNum">    5983 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.4s, &quot;); </span></a>
<a name="5984"><span class="lineNum">    5984 </span><span class="lineNoCov">          0 :         arm64_op_addVectorArrSpecifier(MI, ARM64_VAS_4S);</span></a>
<a name="5985"><span class="lineNum">    5985 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5986"><span class="lineNum">    5986 </span><span class="lineNoCov">          0 :   case 11:</span></a>
<a name="5987"><span class="lineNum">    5987 </span>            :     // ADDHNv8i16_v16i8, ADDHNv8i16_v8i8, ADDPv8i16, ADDv8i16, CMEQv8i16, CMG...</a>
<a name="5988"><span class="lineNum">    5988 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.8h, &quot;); </span></a>
<a name="5989"><span class="lineNum">    5989 </span><span class="lineNoCov">          0 :         arm64_op_addVectorArrSpecifier(MI, ARM64_VAS_8H);</span></a>
<a name="5990"><span class="lineNum">    5990 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5991"><span class="lineNum">    5991 </span><span class="lineNoCov">          0 :   case 12:</span></a>
<a name="5992"><span class="lineNum">    5992 </span>            :     // ADDPv16i8, ADDv16i8, ANDv16i8, BICv16i8, BIFv16i8, BITv16i8, BSLv16i8,...</a>
<a name="5993"><span class="lineNum">    5993 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.16b, &quot;); </span></a>
<a name="5994"><span class="lineNum">    5994 </span><span class="lineNoCov">          0 :         arm64_op_addVectorArrSpecifier(MI, ARM64_VAS_16B);</span></a>
<a name="5995"><span class="lineNum">    5995 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="5996"><span class="lineNum">    5996 </span><span class="lineNoCov">          0 :   case 13:</span></a>
<a name="5997"><span class="lineNum">    5997 </span>            :     // ADDPv2i32, ADDv2i32, CMEQv2i32, CMGEv2i32, CMGTv2i32, CMHIv2i32, CMHSv...</a>
<a name="5998"><span class="lineNum">    5998 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.2s, &quot;); </span></a>
<a name="5999"><span class="lineNum">    5999 </span><span class="lineNoCov">          0 :         arm64_op_addVectorArrSpecifier(MI, ARM64_VAS_2S);</span></a>
<a name="6000"><span class="lineNum">    6000 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6001"><span class="lineNum">    6001 </span><span class="lineNoCov">          0 :   case 14:</span></a>
<a name="6002"><span class="lineNum">    6002 </span>            :     // ADDPv4i16, ADDv4i16, CMEQv4i16, CMGEv4i16, CMGTv4i16, CMHIv4i16, CMHSv...</a>
<a name="6003"><span class="lineNum">    6003 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.4h, &quot;); </span></a>
<a name="6004"><span class="lineNum">    6004 </span><span class="lineNoCov">          0 :         arm64_op_addVectorArrSpecifier(MI, ARM64_VAS_4H);</span></a>
<a name="6005"><span class="lineNum">    6005 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6006"><span class="lineNum">    6006 </span><span class="lineNoCov">          0 :   case 15:</span></a>
<a name="6007"><span class="lineNum">    6007 </span>            :     // ADDPv8i8, ADDv8i8, ANDv8i8, BICv8i8, BIFv8i8, BITv8i8, BSLv8i8, CMEQv8...</a>
<a name="6008"><span class="lineNum">    6008 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.8b, &quot;); </span></a>
<a name="6009"><span class="lineNum">    6009 </span><span class="lineNoCov">          0 :         arm64_op_addVectorArrSpecifier(MI, ARM64_VAS_8B);</span></a>
<a name="6010"><span class="lineNum">    6010 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6011"><span class="lineNum">    6011 </span><span class="lineNoCov">          0 :   case 16:</span></a>
<a name="6012"><span class="lineNum">    6012 </span>            :     // CMEQv16i8rz, CMGEv16i8rz, CMGTv16i8rz, CMLEv16i8rz, CMLTv16i8rz</a>
<a name="6013"><span class="lineNum">    6013 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.16b, #0&quot;); </span></a>
<a name="6014"><span class="lineNum">    6014 </span><span class="lineNoCov">          0 :         arm64_op_addVectorArrSpecifier(MI, ARM64_VAS_16B);</span></a>
<a name="6015"><span class="lineNum">    6015 </span><span class="lineNoCov">          0 :         arm64_op_addFP(MI, 0.0);</span></a>
<a name="6016"><span class="lineNum">    6016 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6017"><span class="lineNum">    6017 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6018"><span class="lineNum">    6018 </span><span class="lineNoCov">          0 :   case 17:</span></a>
<a name="6019"><span class="lineNum">    6019 </span>            :     // CMEQv1i64rz, CMGEv1i64rz, CMGTv1i64rz, CMLEv1i64rz, CMLTv1i64rz</a>
<a name="6020"><span class="lineNum">    6020 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;, #0&quot;); </span></a>
<a name="6021"><span class="lineNum">    6021 </span><span class="lineNoCov">          0 :         arm64_op_addImm(MI, 0);</span></a>
<a name="6022"><span class="lineNum">    6022 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6023"><span class="lineNum">    6023 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6024"><span class="lineNum">    6024 </span><span class="lineNoCov">          0 :   case 18:</span></a>
<a name="6025"><span class="lineNum">    6025 </span>            :     // CMEQv2i32rz, CMGEv2i32rz, CMGTv2i32rz, CMLEv2i32rz, CMLTv2i32rz</a>
<a name="6026"><span class="lineNum">    6026 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.2s, #0&quot;); </span></a>
<a name="6027"><span class="lineNum">    6027 </span><span class="lineNoCov">          0 :         arm64_op_addVectorArrSpecifier(MI, ARM64_VAS_2S);</span></a>
<a name="6028"><span class="lineNum">    6028 </span><span class="lineNoCov">          0 :         arm64_op_addImm(MI, 0);</span></a>
<a name="6029"><span class="lineNum">    6029 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6030"><span class="lineNum">    6030 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6031"><span class="lineNum">    6031 </span><span class="lineNoCov">          0 :   case 19:</span></a>
<a name="6032"><span class="lineNum">    6032 </span>            :     // CMEQv2i64rz, CMGEv2i64rz, CMGTv2i64rz, CMLEv2i64rz, CMLTv2i64rz</a>
<a name="6033"><span class="lineNum">    6033 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.2d, #0&quot;); </span></a>
<a name="6034"><span class="lineNum">    6034 </span><span class="lineNoCov">          0 :         arm64_op_addVectorArrSpecifier(MI, ARM64_VAS_2D);</span></a>
<a name="6035"><span class="lineNum">    6035 </span><span class="lineNoCov">          0 :         arm64_op_addImm(MI, 0);</span></a>
<a name="6036"><span class="lineNum">    6036 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6037"><span class="lineNum">    6037 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6038"><span class="lineNum">    6038 </span><span class="lineNoCov">          0 :   case 20:</span></a>
<a name="6039"><span class="lineNum">    6039 </span>            :     // CMEQv4i16rz, CMGEv4i16rz, CMGTv4i16rz, CMLEv4i16rz, CMLTv4i16rz</a>
<a name="6040"><span class="lineNum">    6040 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.4h, #0&quot;); </span></a>
<a name="6041"><span class="lineNum">    6041 </span><span class="lineNoCov">          0 :         arm64_op_addVectorArrSpecifier(MI, ARM64_VAS_4H);</span></a>
<a name="6042"><span class="lineNum">    6042 </span><span class="lineNoCov">          0 :         arm64_op_addImm(MI, 0);</span></a>
<a name="6043"><span class="lineNum">    6043 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6044"><span class="lineNum">    6044 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6045"><span class="lineNum">    6045 </span><span class="lineNoCov">          0 :   case 21:</span></a>
<a name="6046"><span class="lineNum">    6046 </span>            :     // CMEQv4i32rz, CMGEv4i32rz, CMGTv4i32rz, CMLEv4i32rz, CMLTv4i32rz</a>
<a name="6047"><span class="lineNum">    6047 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.4s, #0&quot;); </span></a>
<a name="6048"><span class="lineNum">    6048 </span><span class="lineNoCov">          0 :         arm64_op_addVectorArrSpecifier(MI, ARM64_VAS_4S);</span></a>
<a name="6049"><span class="lineNum">    6049 </span><span class="lineNoCov">          0 :         arm64_op_addImm(MI, 0);</span></a>
<a name="6050"><span class="lineNum">    6050 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6051"><span class="lineNum">    6051 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6052"><span class="lineNum">    6052 </span><span class="lineNoCov">          0 :   case 22:</span></a>
<a name="6053"><span class="lineNum">    6053 </span>            :     // CMEQv8i16rz, CMGEv8i16rz, CMGTv8i16rz, CMLEv8i16rz, CMLTv8i16rz</a>
<a name="6054"><span class="lineNum">    6054 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.8h, #0&quot;); </span></a>
<a name="6055"><span class="lineNum">    6055 </span><span class="lineNoCov">          0 :         arm64_op_addVectorArrSpecifier(MI, ARM64_VAS_8H);</span></a>
<a name="6056"><span class="lineNum">    6056 </span><span class="lineNoCov">          0 :         arm64_op_addImm(MI, 0);</span></a>
<a name="6057"><span class="lineNum">    6057 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6058"><span class="lineNum">    6058 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6059"><span class="lineNum">    6059 </span><span class="lineNoCov">          0 :   case 23:</span></a>
<a name="6060"><span class="lineNum">    6060 </span>            :     // CMEQv8i8rz, CMGEv8i8rz, CMGTv8i8rz, CMLEv8i8rz, CMLTv8i8rz</a>
<a name="6061"><span class="lineNum">    6061 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.8b, #0&quot;); </span></a>
<a name="6062"><span class="lineNum">    6062 </span><span class="lineNoCov">          0 :         arm64_op_addVectorArrSpecifier(MI, ARM64_VAS_8B);</span></a>
<a name="6063"><span class="lineNum">    6063 </span><span class="lineNoCov">          0 :         arm64_op_addImm(MI, 0);</span></a>
<a name="6064"><span class="lineNum">    6064 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6065"><span class="lineNum">    6065 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6066"><span class="lineNum">    6066 </span><span class="lineNoCov">          0 :   case 24:</span></a>
<a name="6067"><span class="lineNum">    6067 </span>            :     // CPYi16, DUPv4i16lane, DUPv8i16lane, INSvi16lane, SMOVvi16to32, SMOVvi1...</a>
<a name="6068"><span class="lineNum">    6068 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.h&quot;); </span></a>
<a name="6069"><span class="lineNum">    6069 </span><span class="lineNoCov">          0 :         arm64_op_addVectorElementSizeSpecifier(MI, ARM64_VESS_H);</span></a>
<a name="6070"><span class="lineNum">    6070 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6071"><span class="lineNum">    6071 </span><span class="lineNoCov">          0 :   case 25:</span></a>
<a name="6072"><span class="lineNum">    6072 </span>            :     // CPYi32, DUPv2i32lane, DUPv4i32lane, INSvi32lane, SMOVvi32to64, UMOVvi3...</a>
<a name="6073"><span class="lineNum">    6073 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.s&quot;); </span></a>
<a name="6074"><span class="lineNum">    6074 </span><span class="lineNoCov">          0 :         arm64_op_addVectorElementSizeSpecifier(MI, ARM64_VESS_S);</span></a>
<a name="6075"><span class="lineNum">    6075 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6076"><span class="lineNum">    6076 </span><span class="lineNoCov">          0 :   case 26:</span></a>
<a name="6077"><span class="lineNum">    6077 </span>            :     // CPYi64, DUPv2i64lane, FMOVDXHighr, INSvi64lane, UMOVvi64</a>
<a name="6078"><span class="lineNum">    6078 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.d&quot;); </span></a>
<a name="6079"><span class="lineNum">    6079 </span><span class="lineNoCov">          0 :         arm64_op_addVectorElementSizeSpecifier(MI, ARM64_VESS_D);</span></a>
<a name="6080"><span class="lineNum">    6080 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6081"><span class="lineNum">    6081 </span><span class="lineNoCov">          0 :   case 27:</span></a>
<a name="6082"><span class="lineNum">    6082 </span>            :     // CPYi8, DUPv16i8lane, DUPv8i8lane, INSvi8lane, SMOVvi8to32, SMOVvi8to64...</a>
<a name="6083"><span class="lineNum">    6083 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.b&quot;); </span></a>
<a name="6084"><span class="lineNum">    6084 </span><span class="lineNoCov">          0 :         arm64_op_addVectorElementSizeSpecifier(MI, ARM64_VESS_B);</span></a>
<a name="6085"><span class="lineNum">    6085 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6086"><span class="lineNum">    6086 </span><span class="lineNoCov">          0 :   case 28:</span></a>
<a name="6087"><span class="lineNum">    6087 </span>            :     // FCMEQv1i32rz, FCMEQv1i64rz, FCMGEv1i32rz, FCMGEv1i64rz, FCMGTv1i32rz, ...</a>
<a name="6088"><span class="lineNum">    6088 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;, #0.0&quot;); </span></a>
<a name="6089"><span class="lineNum">    6089 </span><span class="lineNoCov">          0 :         arm64_op_addFP(MI, 0.0);</span></a>
<a name="6090"><span class="lineNum">    6090 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6091"><span class="lineNum">    6091 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6092"><span class="lineNum">    6092 </span><span class="lineNoCov">          0 :   case 29:</span></a>
<a name="6093"><span class="lineNum">    6093 </span>            :     // FCMEQv2i32rz, FCMGEv2i32rz, FCMGTv2i32rz, FCMLEv2i32rz, FCMLTv2i32rz</a>
<a name="6094"><span class="lineNum">    6094 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.2s, #0.0&quot;); </span></a>
<a name="6095"><span class="lineNum">    6095 </span><span class="lineNoCov">          0 :         arm64_op_addVectorArrSpecifier(MI, ARM64_VAS_2S);</span></a>
<a name="6096"><span class="lineNum">    6096 </span><span class="lineNoCov">          0 :         arm64_op_addFP(MI, 0.0);</span></a>
<a name="6097"><span class="lineNum">    6097 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6098"><span class="lineNum">    6098 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6099"><span class="lineNum">    6099 </span><span class="lineNoCov">          0 :   case 30:</span></a>
<a name="6100"><span class="lineNum">    6100 </span>            :     // FCMEQv2i64rz, FCMGEv2i64rz, FCMGTv2i64rz, FCMLEv2i64rz, FCMLTv2i64rz</a>
<a name="6101"><span class="lineNum">    6101 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.2d, #0.0&quot;); </span></a>
<a name="6102"><span class="lineNum">    6102 </span><span class="lineNoCov">          0 :         arm64_op_addVectorArrSpecifier(MI, ARM64_VAS_2D);</span></a>
<a name="6103"><span class="lineNum">    6103 </span><span class="lineNoCov">          0 :         arm64_op_addFP(MI, 0.0);</span></a>
<a name="6104"><span class="lineNum">    6104 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6105"><span class="lineNum">    6105 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6106"><span class="lineNum">    6106 </span><span class="lineNoCov">          0 :   case 31:</span></a>
<a name="6107"><span class="lineNum">    6107 </span>            :     // FCMEQv4i32rz, FCMGEv4i32rz, FCMGTv4i32rz, FCMLEv4i32rz, FCMLTv4i32rz</a>
<a name="6108"><span class="lineNum">    6108 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.4s, #0.0&quot;); </span></a>
<a name="6109"><span class="lineNum">    6109 </span><span class="lineNoCov">          0 :         arm64_op_addVectorArrSpecifier(MI, ARM64_VAS_4S);</span></a>
<a name="6110"><span class="lineNum">    6110 </span><span class="lineNoCov">          0 :         arm64_op_addFP(MI, 0.0);</span></a>
<a name="6111"><span class="lineNum">    6111 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6112"><span class="lineNum">    6112 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6113"><span class="lineNum">    6113 </span><span class="lineNoCov">          0 :   case 32:</span></a>
<a name="6114"><span class="lineNum">    6114 </span>            :     // LDARB, LDARH, LDARW, LDARX, LDAXRB, LDAXRH, LDAXRW, LDAXRX, LDXRB, LDX...</a>
<a name="6115"><span class="lineNum">    6115 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;]&quot;); </span></a>
<a name="6116"><span class="lineNum">    6116 </span><span class="lineNoCov">          0 :     set_mem_access(MI, false);</span></a>
<a name="6117"><span class="lineNum">    6117 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6118"><span class="lineNum">    6118 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6119"><span class="lineNum">    6119 </span><span class="lineNoCov">          0 :   case 33:</span></a>
<a name="6120"><span class="lineNum">    6120 </span>            :     // LDAXPW, LDAXPX, LDNPDi, LDNPQi, LDNPSi, LDNPWi, LDNPXi, LDPDi, LDPDpos...</a>
<a name="6121"><span class="lineNum">    6121 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;, [&quot;); </span></a>
<a name="6122"><span class="lineNum">    6122 </span><span class="lineNoCov">          0 :     set_mem_access(MI, true);</span></a>
<a name="6123"><span class="lineNum">    6123 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6124"><span class="lineNum">    6124 </span><span class="lineNoCov">          0 :   case 34:</span></a>
<a name="6125"><span class="lineNum">    6125 </span>            :     // LDRBBpost, LDRBpost, LDRDpost, LDRHHpost, LDRHpost, LDRQpost, LDRSBWpo...</a>
<a name="6126"><span class="lineNum">    6126 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;], &quot;); </span></a>
<a name="6127"><span class="lineNum">    6127 </span><span class="lineNoCov">          0 :     set_mem_access(MI, false);</span></a>
<a name="6128"><span class="lineNum">    6128 </span><span class="lineNoCov">          0 :     printOperand(MI, 3, O); </span></a>
<a name="6129"><span class="lineNum">    6129 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6130"><span class="lineNum">    6130 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6131"><span class="lineNum">    6131 </span><span class="lineNoCov">          0 :   case 35:</span></a>
<a name="6132"><span class="lineNum">    6132 </span>            :     // MOVIv2i32, MOVIv2s_msl, MOVIv4i16, MOVIv4i32, MOVIv4s_msl, MOVIv8i16, ...</a>
<a name="6133"><span class="lineNum">    6133 </span><span class="lineNoCov">          0 :     printShifter(MI, 2, O); </span></a>
<a name="6134"><span class="lineNum">    6134 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6135"><span class="lineNum">    6135 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6136"><span class="lineNum">    6136 </span><span class="lineNoCov">          0 :   case 36:</span></a>
<a name="6137"><span class="lineNum">    6137 </span>            :     // SHLLv16i8</a>
<a name="6138"><span class="lineNum">    6138 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.16b, #8&quot;); </span></a>
<a name="6139"><span class="lineNum">    6139 </span><span class="lineNoCov">          0 :         arm64_op_addVectorArrSpecifier(MI, ARM64_VAS_16B);</span></a>
<a name="6140"><span class="lineNum">    6140 </span><span class="lineNoCov">          0 :         arm64_op_addImm(MI, 8);</span></a>
<a name="6141"><span class="lineNum">    6141 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6142"><span class="lineNum">    6142 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6143"><span class="lineNum">    6143 </span><span class="lineNoCov">          0 :   case 37:</span></a>
<a name="6144"><span class="lineNum">    6144 </span>            :     // SHLLv2i32</a>
<a name="6145"><span class="lineNum">    6145 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.2s, #32&quot;); </span></a>
<a name="6146"><span class="lineNum">    6146 </span><span class="lineNoCov">          0 :         arm64_op_addVectorArrSpecifier(MI, ARM64_VAS_2S);</span></a>
<a name="6147"><span class="lineNum">    6147 </span><span class="lineNoCov">          0 :         arm64_op_addImm(MI, 32);</span></a>
<a name="6148"><span class="lineNum">    6148 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6149"><span class="lineNum">    6149 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6150"><span class="lineNum">    6150 </span><span class="lineNoCov">          0 :   case 38:</span></a>
<a name="6151"><span class="lineNum">    6151 </span>            :     // SHLLv4i16</a>
<a name="6152"><span class="lineNum">    6152 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.4h, #16&quot;); </span></a>
<a name="6153"><span class="lineNum">    6153 </span><span class="lineNoCov">          0 :         arm64_op_addVectorArrSpecifier(MI, ARM64_VAS_4H);</span></a>
<a name="6154"><span class="lineNum">    6154 </span><span class="lineNoCov">          0 :         arm64_op_addImm(MI, 16);</span></a>
<a name="6155"><span class="lineNum">    6155 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6156"><span class="lineNum">    6156 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6157"><span class="lineNum">    6157 </span><span class="lineNoCov">          0 :   case 39:</span></a>
<a name="6158"><span class="lineNum">    6158 </span>            :     // SHLLv4i32</a>
<a name="6159"><span class="lineNum">    6159 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.4s, #32&quot;); </span></a>
<a name="6160"><span class="lineNum">    6160 </span><span class="lineNoCov">          0 :         arm64_op_addVectorArrSpecifier(MI, ARM64_VAS_4S);</span></a>
<a name="6161"><span class="lineNum">    6161 </span><span class="lineNoCov">          0 :         arm64_op_addImm(MI, 32);</span></a>
<a name="6162"><span class="lineNum">    6162 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6163"><span class="lineNum">    6163 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6164"><span class="lineNum">    6164 </span><span class="lineNoCov">          0 :   case 40:</span></a>
<a name="6165"><span class="lineNum">    6165 </span>            :     // SHLLv8i16</a>
<a name="6166"><span class="lineNum">    6166 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.8h, #16&quot;); </span></a>
<a name="6167"><span class="lineNum">    6167 </span><span class="lineNoCov">          0 :         arm64_op_addVectorArrSpecifier(MI, ARM64_VAS_8H);</span></a>
<a name="6168"><span class="lineNum">    6168 </span><span class="lineNoCov">          0 :         arm64_op_addImm(MI, 16);</span></a>
<a name="6169"><span class="lineNum">    6169 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6170"><span class="lineNum">    6170 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6171"><span class="lineNum">    6171 </span><span class="lineNoCov">          0 :   case 41:</span></a>
<a name="6172"><span class="lineNum">    6172 </span>            :     // SHLLv8i8</a>
<a name="6173"><span class="lineNum">    6173 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.8b, #8&quot;); </span></a>
<a name="6174"><span class="lineNum">    6174 </span><span class="lineNoCov">          0 :         arm64_op_addVectorArrSpecifier(MI, ARM64_VAS_8B);</span></a>
<a name="6175"><span class="lineNum">    6175 </span><span class="lineNoCov">          0 :         arm64_op_addImm(MI, 8);</span></a>
<a name="6176"><span class="lineNum">    6176 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6177"><span class="lineNum">    6177 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6178"><span class="lineNum">    6178 </span>            :   }</a>
<a name="6179"><span class="lineNum">    6179 </span>            : </a>
<a name="6180"><span class="lineNum">    6180 </span>            : </a>
<a name="6181"><span class="lineNum">    6181 </span>            :   // Fragment 4 encoded into 5 bits for 18 unique commands.</a>
<a name="6182"><span class="lineNum">    6182 </span>            :   //printf(&quot;Frag-4: %&quot;PRIu64&quot;\n&quot;, (Bits &gt;&gt; 35) &amp; 31);</a>
<a name="6183"><span class="lineNum">    6183 </span><span class="lineNoCov">          0 :   switch ((Bits &gt;&gt; 35) &amp; 31) {</span></a>
<a name="6184"><span class="lineNum">    6184 </span><span class="lineNoCov">          0 :   default:   // unreachable.</span></a>
<a name="6185"><span class="lineNum">    6185 </span>            :   case 0:</a>
<a name="6186"><span class="lineNum">    6186 </span>            :     // ADCSWr, ADCSXr, ADCWr, ADCXr, ADDSXrx64, ADDXrx64, ADDv1i64, ASRVWr, A...</a>
<a name="6187"><span class="lineNum">    6187 </span><span class="lineNoCov">          0 :     printOperand(MI, 2, O); </span></a>
<a name="6188"><span class="lineNum">    6188 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6189"><span class="lineNum">    6189 </span><span class="lineNoCov">          0 :   case 1:</span></a>
<a name="6190"><span class="lineNum">    6190 </span>            :     // ADDHNv2i64_v2i32, ADDHNv4i32_v4i16, ADDHNv8i16_v8i8, ADDPv16i8, ADDPv2...</a>
<a name="6191"><span class="lineNum">    6191 </span><span class="lineNoCov">          0 :     printVRegOperand(MI, 2, O); </span></a>
<a name="6192"><span class="lineNum">    6192 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6193"><span class="lineNum">    6193 </span><span class="lineNoCov">          0 :   case 2:</span></a>
<a name="6194"><span class="lineNum">    6194 </span>            :     // ADDHNv2i64_v4i32, ADDHNv4i32_v8i16, ADDHNv8i16_v16i8, BITv16i8, BITv8i...</a>
<a name="6195"><span class="lineNum">    6195 </span><span class="lineNoCov">          0 :     printVRegOperand(MI, 3, O); </span></a>
<a name="6196"><span class="lineNum">    6196 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6197"><span class="lineNum">    6197 </span><span class="lineNoCov">          0 :   case 3:</span></a>
<a name="6198"><span class="lineNum">    6198 </span>            :     // ADDSWri, ADDSXri, ADDWri, ADDXri, SUBSWri, SUBSXri, SUBWri, SUBXri</a>
<a name="6199"><span class="lineNum">    6199 </span><span class="lineNoCov">          0 :     printAddSubImm(MI, 2, O); </span></a>
<a name="6200"><span class="lineNum">    6200 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6201"><span class="lineNum">    6201 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6202"><span class="lineNum">    6202 </span><span class="lineNoCov">          0 :   case 4:</span></a>
<a name="6203"><span class="lineNum">    6203 </span>            :     // ADDSWrs, ADDSXrs, ADDWrs, ADDXrs, ANDSWrs, ANDSXrs, ANDWrs, ANDXrs, BI...</a>
<a name="6204"><span class="lineNum">    6204 </span><span class="lineNoCov">          0 :     printShiftedRegister(MI, 2, O); </span></a>
<a name="6205"><span class="lineNum">    6205 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6206"><span class="lineNum">    6206 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6207"><span class="lineNum">    6207 </span><span class="lineNoCov">          0 :   case 5:</span></a>
<a name="6208"><span class="lineNum">    6208 </span>            :     // ADDSWrx, ADDSXrx, ADDWrx, ADDXrx, SUBSWrx, SUBSXrx, SUBWrx, SUBXrx</a>
<a name="6209"><span class="lineNum">    6209 </span><span class="lineNoCov">          0 :     printExtendedRegister(MI, 2, O); </span></a>
<a name="6210"><span class="lineNum">    6210 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6211"><span class="lineNum">    6211 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6212"><span class="lineNum">    6212 </span><span class="lineNoCov">          0 :   case 6:</span></a>
<a name="6213"><span class="lineNum">    6213 </span>            :     // ANDSWri, ANDWri, EORWri, ORRWri</a>
<a name="6214"><span class="lineNum">    6214 </span><span class="lineNoCov">          0 :     printLogicalImm32(MI, 2, O); </span></a>
<a name="6215"><span class="lineNum">    6215 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6216"><span class="lineNum">    6216 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6217"><span class="lineNum">    6217 </span><span class="lineNoCov">          0 :   case 7:</span></a>
<a name="6218"><span class="lineNum">    6218 </span>            :     // ANDSXri, ANDXri, EORXri, ORRXri</a>
<a name="6219"><span class="lineNum">    6219 </span><span class="lineNoCov">          0 :     printLogicalImm64(MI, 2, O); </span></a>
<a name="6220"><span class="lineNum">    6220 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6221"><span class="lineNum">    6221 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6222"><span class="lineNum">    6222 </span><span class="lineNoCov">          0 :   case 8:</span></a>
<a name="6223"><span class="lineNum">    6223 </span>            :     // BFMWri, BFMXri, LDPDpost, LDPDpre, LDPQpost, LDPQpre, LDPSWpost, LDPSW...</a>
<a name="6224"><span class="lineNum">    6224 </span><span class="lineNoCov">          0 :     printOperand(MI, 3, O); </span></a>
<a name="6225"><span class="lineNum">    6225 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6226"><span class="lineNum">    6226 </span><span class="lineNoCov">          0 :   case 9:</span></a>
<a name="6227"><span class="lineNum">    6227 </span>            :     // CPYi16, CPYi32, CPYi64, CPYi8, DUPv16i8lane, DUPv2i32lane, DUPv2i64lan...</a>
<a name="6228"><span class="lineNum">    6228 </span><span class="lineNoCov">          0 :     printVectorIndex(MI, 2, O); </span></a>
<a name="6229"><span class="lineNum">    6229 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6230"><span class="lineNum">    6230 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6231"><span class="lineNum">    6231 </span><span class="lineNoCov">          0 :   case 10:</span></a>
<a name="6232"><span class="lineNum">    6232 </span>            :     // INSvi16lane, INSvi32lane, INSvi64lane, INSvi8lane</a>
<a name="6233"><span class="lineNum">    6233 </span><span class="lineNoCov">          0 :     printVectorIndex(MI, 4, O); </span></a>
<a name="6234"><span class="lineNum">    6234 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6235"><span class="lineNum">    6235 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6236"><span class="lineNum">    6236 </span><span class="lineNoCov">          0 :   case 11:</span></a>
<a name="6237"><span class="lineNum">    6237 </span>            :     // LDRBBui, LDRBui, LDRSBWui, LDRSBXui, STRBBui, STRBui</a>
<a name="6238"><span class="lineNum">    6238 </span><span class="lineNoCov">          0 :     printUImm12Offset2(MI, 2, O, 1); </span></a>
<a name="6239"><span class="lineNum">    6239 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;]&quot;); </span></a>
<a name="6240"><span class="lineNum">    6240 </span><span class="lineNoCov">          0 :     set_mem_access(MI, false);</span></a>
<a name="6241"><span class="lineNum">    6241 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6242"><span class="lineNum">    6242 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6243"><span class="lineNum">    6243 </span><span class="lineNoCov">          0 :   case 12:</span></a>
<a name="6244"><span class="lineNum">    6244 </span>            :     // LDRDui, LDRXui, PRFMui, STRDui, STRXui</a>
<a name="6245"><span class="lineNum">    6245 </span><span class="lineNoCov">          0 :     printUImm12Offset2(MI, 2, O, 8); </span></a>
<a name="6246"><span class="lineNum">    6246 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;]&quot;); </span></a>
<a name="6247"><span class="lineNum">    6247 </span><span class="lineNoCov">          0 :     set_mem_access(MI, false);</span></a>
<a name="6248"><span class="lineNum">    6248 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6249"><span class="lineNum">    6249 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6250"><span class="lineNum">    6250 </span><span class="lineNoCov">          0 :   case 13:</span></a>
<a name="6251"><span class="lineNum">    6251 </span>            :     // LDRHHui, LDRHui, LDRSHWui, LDRSHXui, STRHHui, STRHui</a>
<a name="6252"><span class="lineNum">    6252 </span><span class="lineNoCov">          0 :     printUImm12Offset2(MI, 2, O, 2); </span></a>
<a name="6253"><span class="lineNum">    6253 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;]&quot;); </span></a>
<a name="6254"><span class="lineNum">    6254 </span><span class="lineNoCov">          0 :     set_mem_access(MI, false);</span></a>
<a name="6255"><span class="lineNum">    6255 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6256"><span class="lineNum">    6256 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6257"><span class="lineNum">    6257 </span><span class="lineNoCov">          0 :   case 14:</span></a>
<a name="6258"><span class="lineNum">    6258 </span>            :     // LDRQui, STRQui</a>
<a name="6259"><span class="lineNum">    6259 </span><span class="lineNoCov">          0 :     printUImm12Offset2(MI, 2, O, 16); </span></a>
<a name="6260"><span class="lineNum">    6260 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;]&quot;); </span></a>
<a name="6261"><span class="lineNum">    6261 </span><span class="lineNoCov">          0 :     set_mem_access(MI, false);</span></a>
<a name="6262"><span class="lineNum">    6262 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6263"><span class="lineNum">    6263 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6264"><span class="lineNum">    6264 </span><span class="lineNoCov">          0 :   case 15:</span></a>
<a name="6265"><span class="lineNum">    6265 </span>            :     // LDRSWui, LDRSui, LDRWui, STRSui, STRWui</a>
<a name="6266"><span class="lineNum">    6266 </span><span class="lineNoCov">          0 :     printUImm12Offset2(MI, 2, O, 4); </span></a>
<a name="6267"><span class="lineNum">    6267 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;]&quot;); </span></a>
<a name="6268"><span class="lineNum">    6268 </span><span class="lineNoCov">          0 :     set_mem_access(MI, false);</span></a>
<a name="6269"><span class="lineNum">    6269 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6270"><span class="lineNum">    6270 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6271"><span class="lineNum">    6271 </span><span class="lineNoCov">          0 :   case 16:</span></a>
<a name="6272"><span class="lineNum">    6272 </span>            :     // SYSLxt</a>
<a name="6273"><span class="lineNum">    6273 </span><span class="lineNoCov">          0 :     printSysCROperand(MI, 2, O); </span></a>
<a name="6274"><span class="lineNum">    6274 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;, &quot;); </span></a>
<a name="6275"><span class="lineNum">    6275 </span><span class="lineNoCov">          0 :     printSysCROperand(MI, 3, O); </span></a>
<a name="6276"><span class="lineNum">    6276 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;, &quot;); </span></a>
<a name="6277"><span class="lineNum">    6277 </span><span class="lineNoCov">          0 :     printOperand(MI, 4, O); </span></a>
<a name="6278"><span class="lineNum">    6278 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6279"><span class="lineNum">    6279 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6280"><span class="lineNum">    6280 </span><span class="lineNoCov">          0 :   case 17:</span></a>
<a name="6281"><span class="lineNum">    6281 </span>            :     // TBNZW, TBNZX, TBZW, TBZX</a>
<a name="6282"><span class="lineNum">    6282 </span><span class="lineNoCov">          0 :     printAlignedLabel(MI, 2, O); </span></a>
<a name="6283"><span class="lineNum">    6283 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6284"><span class="lineNum">    6284 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6285"><span class="lineNum">    6285 </span>            :   }</a>
<a name="6286"><span class="lineNum">    6286 </span>            : </a>
<a name="6287"><span class="lineNum">    6287 </span>            : </a>
<a name="6288"><span class="lineNum">    6288 </span>            :   // Fragment 5 encoded into 5 bits for 19 unique commands.</a>
<a name="6289"><span class="lineNum">    6289 </span>            :   //printf(&quot;Frag-5: %&quot;PRIu64&quot;\n&quot;, (Bits &gt;&gt; 40) &amp; 31);</a>
<a name="6290"><span class="lineNum">    6290 </span><span class="lineNoCov">          0 :   switch ((Bits &gt;&gt; 40) &amp; 31) {</span></a>
<a name="6291"><span class="lineNum">    6291 </span>            :   default:   // unreachable.</a>
<a name="6292"><span class="lineNum">    6292 </span>            :   case 0:</a>
<a name="6293"><span class="lineNum">    6293 </span>            :     // ADCSWr, ADCSXr, ADCWr, ADCXr, ADDv1i64, ASRVWr, ASRVXr, CMEQv1i64, CMG...</a>
<a name="6294"><span class="lineNum">    6294 </span>            :     return;</a>
<a name="6295"><span class="lineNum">    6295 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6296"><span class="lineNum">    6296 </span><span class="lineNoCov">          0 :   case 1:</span></a>
<a name="6297"><span class="lineNum">    6297 </span>            :     // ADDHNv2i64_v2i32, ADDHNv2i64_v4i32, ADDPv2i64, ADDv2i64, CMEQv2i64, CM...</a>
<a name="6298"><span class="lineNum">    6298 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.2d&quot;); </span></a>
<a name="6299"><span class="lineNum">    6299 </span><span class="lineNoCov">          0 :         arm64_op_addVectorArrSpecifier(MI, ARM64_VAS_2D);</span></a>
<a name="6300"><span class="lineNum">    6300 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6301"><span class="lineNum">    6301 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6302"><span class="lineNum">    6302 </span><span class="lineNoCov">          0 :   case 2:</span></a>
<a name="6303"><span class="lineNum">    6303 </span>            :     // ADDHNv4i32_v4i16, ADDHNv4i32_v8i16, ADDPv4i32, ADDv4i32, CMEQv4i32, CM...</a>
<a name="6304"><span class="lineNum">    6304 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.4s&quot;); </span></a>
<a name="6305"><span class="lineNum">    6305 </span><span class="lineNoCov">          0 :         arm64_op_addVectorArrSpecifier(MI, ARM64_VAS_4S);</span></a>
<a name="6306"><span class="lineNum">    6306 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6307"><span class="lineNum">    6307 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6308"><span class="lineNum">    6308 </span><span class="lineNoCov">          0 :   case 3:</span></a>
<a name="6309"><span class="lineNum">    6309 </span>            :     // ADDHNv8i16_v16i8, ADDHNv8i16_v8i8, ADDPv8i16, ADDv8i16, CMEQv8i16, CMG...</a>
<a name="6310"><span class="lineNum">    6310 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.8h&quot;); </span></a>
<a name="6311"><span class="lineNum">    6311 </span><span class="lineNoCov">          0 :         arm64_op_addVectorArrSpecifier(MI, ARM64_VAS_8H);</span></a>
<a name="6312"><span class="lineNum">    6312 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6313"><span class="lineNum">    6313 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6314"><span class="lineNum">    6314 </span><span class="lineNoCov">          0 :   case 4:</span></a>
<a name="6315"><span class="lineNum">    6315 </span>            :     // ADDPv16i8, ADDv16i8, ANDv16i8, BICv16i8, BIFv16i8, BITv16i8, BSLv16i8,...</a>
<a name="6316"><span class="lineNum">    6316 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.16b&quot;); </span></a>
<a name="6317"><span class="lineNum">    6317 </span><span class="lineNoCov">          0 :         arm64_op_addVectorArrSpecifier(MI, ARM64_VAS_16B);</span></a>
<a name="6318"><span class="lineNum">    6318 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6319"><span class="lineNum">    6319 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6320"><span class="lineNum">    6320 </span><span class="lineNoCov">          0 :   case 5:</span></a>
<a name="6321"><span class="lineNum">    6321 </span>            :     // ADDPv2i32, ADDv2i32, CMEQv2i32, CMGEv2i32, CMGTv2i32, CMHIv2i32, CMHSv...</a>
<a name="6322"><span class="lineNum">    6322 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.2s&quot;); </span></a>
<a name="6323"><span class="lineNum">    6323 </span><span class="lineNoCov">          0 :         arm64_op_addVectorArrSpecifier(MI, ARM64_VAS_2S);</span></a>
<a name="6324"><span class="lineNum">    6324 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6325"><span class="lineNum">    6325 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6326"><span class="lineNum">    6326 </span><span class="lineNoCov">          0 :   case 6:</span></a>
<a name="6327"><span class="lineNum">    6327 </span>            :     // ADDPv4i16, ADDv4i16, CMEQv4i16, CMGEv4i16, CMGTv4i16, CMHIv4i16, CMHSv...</a>
<a name="6328"><span class="lineNum">    6328 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.4h&quot;); </span></a>
<a name="6329"><span class="lineNum">    6329 </span><span class="lineNoCov">          0 :         arm64_op_addVectorArrSpecifier(MI, ARM64_VAS_4H);</span></a>
<a name="6330"><span class="lineNum">    6330 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6331"><span class="lineNum">    6331 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6332"><span class="lineNum">    6332 </span><span class="lineNoCov">          0 :   case 7:</span></a>
<a name="6333"><span class="lineNum">    6333 </span>            :     // ADDPv8i8, ADDv8i8, ANDv8i8, BICv8i8, BIFv8i8, BITv8i8, BSLv8i8, CMEQv8...</a>
<a name="6334"><span class="lineNum">    6334 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.8b&quot;); </span></a>
<a name="6335"><span class="lineNum">    6335 </span><span class="lineNoCov">          0 :         arm64_op_addVectorArrSpecifier(MI, ARM64_VAS_8B);</span></a>
<a name="6336"><span class="lineNum">    6336 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6337"><span class="lineNum">    6337 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6338"><span class="lineNum">    6338 </span><span class="lineNoCov">          0 :   case 8:</span></a>
<a name="6339"><span class="lineNum">    6339 </span>            :     // ADDSXrx64, ADDXrx64, SUBSXrx64, SUBXrx64</a>
<a name="6340"><span class="lineNum">    6340 </span><span class="lineNoCov">          0 :     printArithExtend(MI, 3, O); </span></a>
<a name="6341"><span class="lineNum">    6341 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6342"><span class="lineNum">    6342 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6343"><span class="lineNum">    6343 </span><span class="lineNoCov">          0 :   case 9:</span></a>
<a name="6344"><span class="lineNum">    6344 </span>            :     // BFMWri, BFMXri, CCMNWi, CCMNWr, CCMNXi, CCMNXr, CCMPWi, CCMPWr, CCMPXi...</a>
<a name="6345"><span class="lineNum">    6345 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;, &quot;); </span></a>
<a name="6346"><span class="lineNum">    6346 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6347"><span class="lineNum">    6347 </span><span class="lineNoCov">          0 :   case 10:</span></a>
<a name="6348"><span class="lineNum">    6348 </span>            :     // EXTv16i8</a>
<a name="6349"><span class="lineNum">    6349 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.16b, &quot;); </span></a>
<a name="6350"><span class="lineNum">    6350 </span><span class="lineNoCov">          0 :         arm64_op_addVectorArrSpecifier(MI, ARM64_VAS_16B);</span></a>
<a name="6351"><span class="lineNum">    6351 </span><span class="lineNoCov">          0 :     printOperand(MI, 3, O); </span></a>
<a name="6352"><span class="lineNum">    6352 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6353"><span class="lineNum">    6353 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6354"><span class="lineNum">    6354 </span><span class="lineNoCov">          0 :   case 11:</span></a>
<a name="6355"><span class="lineNum">    6355 </span>            :     // EXTv8i8</a>
<a name="6356"><span class="lineNum">    6356 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.8b, &quot;); </span></a>
<a name="6357"><span class="lineNum">    6357 </span><span class="lineNoCov">          0 :         arm64_op_addVectorArrSpecifier(MI, ARM64_VAS_8B);</span></a>
<a name="6358"><span class="lineNum">    6358 </span><span class="lineNoCov">          0 :     printOperand(MI, 3, O); </span></a>
<a name="6359"><span class="lineNum">    6359 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6360"><span class="lineNum">    6360 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6361"><span class="lineNum">    6361 </span><span class="lineNoCov">          0 :   case 12:</span></a>
<a name="6362"><span class="lineNum">    6362 </span>            :     // FMLAv1i32_indexed, FMLAv2i32_indexed, FMLAv4i32_indexed, FMLSv1i32_ind...</a>
<a name="6363"><span class="lineNum">    6363 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.s&quot;); </span></a>
<a name="6364"><span class="lineNum">    6364 </span><span class="lineNoCov">          0 :         arm64_op_addVectorElementSizeSpecifier(MI, ARM64_VESS_S);</span></a>
<a name="6365"><span class="lineNum">    6365 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6366"><span class="lineNum">    6366 </span><span class="lineNoCov">          0 :   case 13:</span></a>
<a name="6367"><span class="lineNum">    6367 </span>            :     // FMLAv1i64_indexed, FMLAv2i64_indexed, FMLSv1i64_indexed, FMLSv2i64_ind...</a>
<a name="6368"><span class="lineNum">    6368 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.d&quot;); </span></a>
<a name="6369"><span class="lineNum">    6369 </span><span class="lineNoCov">          0 :         arm64_op_addVectorElementSizeSpecifier(MI, ARM64_VESS_D);</span></a>
<a name="6370"><span class="lineNum">    6370 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6371"><span class="lineNum">    6371 </span><span class="lineNoCov">          0 :   case 14:</span></a>
<a name="6372"><span class="lineNum">    6372 </span>            :     // LDAXPW, LDAXPX, LDTRBi, LDTRHi, LDTRSBWi, LDTRSBXi, LDTRSHWi, LDTRSHXi...</a>
<a name="6373"><span class="lineNum">    6373 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;]&quot;); </span></a>
<a name="6374"><span class="lineNum">    6374 </span><span class="lineNoCov">          0 :     set_mem_access(MI, false);</span></a>
<a name="6375"><span class="lineNum">    6375 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6376"><span class="lineNum">    6376 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6377"><span class="lineNum">    6377 </span><span class="lineNoCov">          0 :   case 15:</span></a>
<a name="6378"><span class="lineNum">    6378 </span>            :     // LDPDpost, LDPQpost, LDPSWpost, LDPSpost, LDPWpost, LDPXpost, STPDpost,...</a>
<a name="6379"><span class="lineNum">    6379 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;], &quot;); </span></a>
<a name="6380"><span class="lineNum">    6380 </span><span class="lineNoCov">          0 :     set_mem_access(MI, false);</span></a>
<a name="6381"><span class="lineNum">    6381 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6382"><span class="lineNum">    6382 </span><span class="lineNoCov">          0 :   case 16:</span></a>
<a name="6383"><span class="lineNum">    6383 </span>            :     // LDRBBpre, LDRBpre, LDRDpre, LDRHHpre, LDRHpre, LDRQpre, LDRSBWpre, LDR...</a>
<a name="6384"><span class="lineNum">    6384 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;]!&quot;); </span></a>
<a name="6385"><span class="lineNum">    6385 </span><span class="lineNoCov">          0 :     set_mem_access(MI, false);</span></a>
<a name="6386"><span class="lineNum">    6386 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6387"><span class="lineNum">    6387 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6388"><span class="lineNum">    6388 </span><span class="lineNoCov">          0 :   case 17:</span></a>
<a name="6389"><span class="lineNum">    6389 </span>            :     // MLAv4i16_indexed, MLAv8i16_indexed, MLSv4i16_indexed, MLSv8i16_indexed...</a>
<a name="6390"><span class="lineNum">    6390 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;.h&quot;); </span></a>
<a name="6391"><span class="lineNum">    6391 </span><span class="lineNoCov">          0 :         arm64_op_addVectorElementSizeSpecifier(MI, ARM64_VESS_H);</span></a>
<a name="6392"><span class="lineNum">    6392 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6393"><span class="lineNum">    6393 </span><span class="lineNoCov">          0 :   case 18:</span></a>
<a name="6394"><span class="lineNum">    6394 </span>            :     // STLXPW, STLXPX, STXPW, STXPX</a>
<a name="6395"><span class="lineNum">    6395 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;, [&quot;); </span></a>
<a name="6396"><span class="lineNum">    6396 </span><span class="lineNoCov">          0 :     set_mem_access(MI, true);</span></a>
<a name="6397"><span class="lineNum">    6397 </span><span class="lineNoCov">          0 :     printOperand(MI, 3, O); </span></a>
<a name="6398"><span class="lineNum">    6398 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;]&quot;); </span></a>
<a name="6399"><span class="lineNum">    6399 </span><span class="lineNoCov">          0 :     set_mem_access(MI, false);</span></a>
<a name="6400"><span class="lineNum">    6400 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6401"><span class="lineNum">    6401 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6402"><span class="lineNum">    6402 </span>            :   }</a>
<a name="6403"><span class="lineNum">    6403 </span>            : </a>
<a name="6404"><span class="lineNum">    6404 </span>            : </a>
<a name="6405"><span class="lineNum">    6405 </span>            :   // Fragment 6 encoded into 5 bits for 21 unique commands.</a>
<a name="6406"><span class="lineNum">    6406 </span>            :   //printf(&quot;Frag-6: %&quot;PRIu64&quot;\n&quot;, (Bits &gt;&gt; 45) &amp; 31);</a>
<a name="6407"><span class="lineNum">    6407 </span><span class="lineNoCov">          0 :   switch ((Bits &gt;&gt; 45) &amp; 31) {</span></a>
<a name="6408"><span class="lineNum">    6408 </span><span class="lineNoCov">          0 :   default:   // unreachable.</span></a>
<a name="6409"><span class="lineNum">    6409 </span>            :   case 0:</a>
<a name="6410"><span class="lineNum">    6410 </span>            :     // BFMWri, BFMXri</a>
<a name="6411"><span class="lineNum">    6411 </span><span class="lineNoCov">          0 :     printOperand(MI, 4, O); </span></a>
<a name="6412"><span class="lineNum">    6412 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6413"><span class="lineNum">    6413 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6414"><span class="lineNum">    6414 </span><span class="lineNoCov">          0 :   case 1:</span></a>
<a name="6415"><span class="lineNum">    6415 </span>            :     // CCMNWi, CCMNWr, CCMNXi, CCMNXr, CCMPWi, CCMPWr, CCMPXi, CCMPXr, CSELWr...</a>
<a name="6416"><span class="lineNum">    6416 </span><span class="lineNoCov">          0 :     printCondCode(MI, 3, O); </span></a>
<a name="6417"><span class="lineNum">    6417 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6418"><span class="lineNum">    6418 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6419"><span class="lineNum">    6419 </span><span class="lineNoCov">          0 :   case 2:</span></a>
<a name="6420"><span class="lineNum">    6420 </span>            :     // EXTRWrri, EXTRXrri, FMADDDrrr, FMADDSrrr, FMSUBDrrr, FMSUBSrrr, FNMADD...</a>
<a name="6421"><span class="lineNum">    6421 </span><span class="lineNoCov">          0 :     printOperand(MI, 3, O); </span></a>
<a name="6422"><span class="lineNum">    6422 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6423"><span class="lineNum">    6423 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6424"><span class="lineNum">    6424 </span><span class="lineNoCov">          0 :   case 3:</span></a>
<a name="6425"><span class="lineNum">    6425 </span>            :     // FMLAv1i32_indexed, FMLAv1i64_indexed, FMLAv2i32_indexed, FMLAv2i64_ind...</a>
<a name="6426"><span class="lineNum">    6426 </span><span class="lineNoCov">          0 :     printVectorIndex(MI, 4, O); </span></a>
<a name="6427"><span class="lineNum">    6427 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6428"><span class="lineNum">    6428 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6429"><span class="lineNum">    6429 </span><span class="lineNoCov">          0 :   case 4:</span></a>
<a name="6430"><span class="lineNum">    6430 </span>            :     // FMULXv1i32_indexed, FMULXv1i64_indexed, FMULXv2i32_indexed, FMULXv2i64...</a>
<a name="6431"><span class="lineNum">    6431 </span><span class="lineNoCov">          0 :     printVectorIndex(MI, 3, O); </span></a>
<a name="6432"><span class="lineNum">    6432 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6433"><span class="lineNum">    6433 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6434"><span class="lineNum">    6434 </span><span class="lineNoCov">          0 :   case 5:</span></a>
<a name="6435"><span class="lineNum">    6435 </span>            :     // LDNPDi, LDNPXi, LDPDi, LDPXi, STNPDi, STNPXi, STPDi, STPXi</a>
<a name="6436"><span class="lineNum">    6436 </span><span class="lineNoCov">          0 :     printImmScale(MI, 3, O, 8); </span></a>
<a name="6437"><span class="lineNum">    6437 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;]&quot;); </span></a>
<a name="6438"><span class="lineNum">    6438 </span><span class="lineNoCov">          0 :     set_mem_access(MI, false);</span></a>
<a name="6439"><span class="lineNum">    6439 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6440"><span class="lineNum">    6440 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6441"><span class="lineNum">    6441 </span><span class="lineNoCov">          0 :   case 6:</span></a>
<a name="6442"><span class="lineNum">    6442 </span>            :     // LDNPQi, LDPQi, STNPQi, STPQi</a>
<a name="6443"><span class="lineNum">    6443 </span><span class="lineNoCov">          0 :     printImmScale(MI, 3, O, 16); </span></a>
<a name="6444"><span class="lineNum">    6444 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;]&quot;); </span></a>
<a name="6445"><span class="lineNum">    6445 </span><span class="lineNoCov">          0 :     set_mem_access(MI, false);</span></a>
<a name="6446"><span class="lineNum">    6446 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6447"><span class="lineNum">    6447 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6448"><span class="lineNum">    6448 </span><span class="lineNoCov">          0 :   case 7:</span></a>
<a name="6449"><span class="lineNum">    6449 </span>            :     // LDNPSi, LDNPWi, LDPSWi, LDPSi, LDPWi, STNPSi, STNPWi, STPSi, STPWi</a>
<a name="6450"><span class="lineNum">    6450 </span><span class="lineNoCov">          0 :     printImmScale(MI, 3, O, 4); </span></a>
<a name="6451"><span class="lineNum">    6451 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;]&quot;); </span></a>
<a name="6452"><span class="lineNum">    6452 </span><span class="lineNoCov">          0 :     set_mem_access(MI, false);</span></a>
<a name="6453"><span class="lineNum">    6453 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6454"><span class="lineNum">    6454 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6455"><span class="lineNum">    6455 </span><span class="lineNoCov">          0 :   case 8:</span></a>
<a name="6456"><span class="lineNum">    6456 </span>            :     // LDPDpost, LDPDpre, LDPXpost, LDPXpre, STPDpost, STPDpre, STPXpost, STP...</a>
<a name="6457"><span class="lineNum">    6457 </span><span class="lineNoCov">          0 :     printImmScale(MI, 4, O, 8); </span></a>
<a name="6458"><span class="lineNum">    6458 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6459"><span class="lineNum">    6459 </span><span class="lineNoCov">          0 :   case 9:</span></a>
<a name="6460"><span class="lineNum">    6460 </span>            :     // LDPQpost, LDPQpre, STPQpost, STPQpre</a>
<a name="6461"><span class="lineNum">    6461 </span><span class="lineNoCov">          0 :     printImmScale(MI, 4, O, 16); </span></a>
<a name="6462"><span class="lineNum">    6462 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6463"><span class="lineNum">    6463 </span><span class="lineNoCov">          0 :   case 10:</span></a>
<a name="6464"><span class="lineNum">    6464 </span>            :     // LDPSWpost, LDPSWpre, LDPSpost, LDPSpre, LDPWpost, LDPWpre, STPSpost, S...</a>
<a name="6465"><span class="lineNum">    6465 </span><span class="lineNoCov">          0 :     printImmScale(MI, 4, O, 4); </span></a>
<a name="6466"><span class="lineNum">    6466 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6467"><span class="lineNum">    6467 </span><span class="lineNoCov">          0 :   case 11:</span></a>
<a name="6468"><span class="lineNum">    6468 </span>            :     // LDRBBroW, LDRBroW, LDRSBWroW, LDRSBXroW, STRBBroW, STRBroW</a>
<a name="6469"><span class="lineNum">    6469 </span><span class="lineNoCov">          0 :     printMemExtend(MI, 3, O, 'w', 8); </span></a>
<a name="6470"><span class="lineNum">    6470 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;]&quot;); </span></a>
<a name="6471"><span class="lineNum">    6471 </span><span class="lineNoCov">          0 :     set_mem_access(MI, false);</span></a>
<a name="6472"><span class="lineNum">    6472 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6473"><span class="lineNum">    6473 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6474"><span class="lineNum">    6474 </span><span class="lineNoCov">          0 :   case 12:</span></a>
<a name="6475"><span class="lineNum">    6475 </span>            :     // LDRBBroX, LDRBroX, LDRSBWroX, LDRSBXroX, STRBBroX, STRBroX</a>
<a name="6476"><span class="lineNum">    6476 </span><span class="lineNoCov">          0 :     printMemExtend(MI, 3, O, 'x', 8); </span></a>
<a name="6477"><span class="lineNum">    6477 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;]&quot;); </span></a>
<a name="6478"><span class="lineNum">    6478 </span><span class="lineNoCov">          0 :     set_mem_access(MI, false);</span></a>
<a name="6479"><span class="lineNum">    6479 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6480"><span class="lineNum">    6480 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6481"><span class="lineNum">    6481 </span><span class="lineNoCov">          0 :   case 13:</span></a>
<a name="6482"><span class="lineNum">    6482 </span>            :     // LDRDroW, LDRXroW, PRFMroW, STRDroW, STRXroW</a>
<a name="6483"><span class="lineNum">    6483 </span><span class="lineNoCov">          0 :     printMemExtend(MI, 3, O, 'w', 64); </span></a>
<a name="6484"><span class="lineNum">    6484 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;]&quot;); </span></a>
<a name="6485"><span class="lineNum">    6485 </span><span class="lineNoCov">          0 :     set_mem_access(MI, false);</span></a>
<a name="6486"><span class="lineNum">    6486 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6487"><span class="lineNum">    6487 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6488"><span class="lineNum">    6488 </span><span class="lineNoCov">          0 :   case 14:</span></a>
<a name="6489"><span class="lineNum">    6489 </span>            :     // LDRDroX, LDRXroX, PRFMroX, STRDroX, STRXroX</a>
<a name="6490"><span class="lineNum">    6490 </span><span class="lineNoCov">          0 :     printMemExtend(MI, 3, O, 'x', 64); </span></a>
<a name="6491"><span class="lineNum">    6491 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;]&quot;); </span></a>
<a name="6492"><span class="lineNum">    6492 </span><span class="lineNoCov">          0 :     set_mem_access(MI, false);</span></a>
<a name="6493"><span class="lineNum">    6493 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6494"><span class="lineNum">    6494 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6495"><span class="lineNum">    6495 </span><span class="lineNoCov">          0 :   case 15:</span></a>
<a name="6496"><span class="lineNum">    6496 </span>            :     // LDRHHroW, LDRHroW, LDRSHWroW, LDRSHXroW, STRHHroW, STRHroW</a>
<a name="6497"><span class="lineNum">    6497 </span><span class="lineNoCov">          0 :     printMemExtend(MI, 3, O, 'w', 16); </span></a>
<a name="6498"><span class="lineNum">    6498 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;]&quot;); </span></a>
<a name="6499"><span class="lineNum">    6499 </span><span class="lineNoCov">          0 :     set_mem_access(MI, false);</span></a>
<a name="6500"><span class="lineNum">    6500 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6501"><span class="lineNum">    6501 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6502"><span class="lineNum">    6502 </span><span class="lineNoCov">          0 :   case 16:</span></a>
<a name="6503"><span class="lineNum">    6503 </span>            :     // LDRHHroX, LDRHroX, LDRSHWroX, LDRSHXroX, STRHHroX, STRHroX</a>
<a name="6504"><span class="lineNum">    6504 </span><span class="lineNoCov">          0 :     printMemExtend(MI, 3, O, 'x', 16); </span></a>
<a name="6505"><span class="lineNum">    6505 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;]&quot;); </span></a>
<a name="6506"><span class="lineNum">    6506 </span><span class="lineNoCov">          0 :     set_mem_access(MI, false);</span></a>
<a name="6507"><span class="lineNum">    6507 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6508"><span class="lineNum">    6508 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6509"><span class="lineNum">    6509 </span><span class="lineNoCov">          0 :   case 17:</span></a>
<a name="6510"><span class="lineNum">    6510 </span>            :     // LDRQroW, STRQroW</a>
<a name="6511"><span class="lineNum">    6511 </span><span class="lineNoCov">          0 :     printMemExtend(MI, 3, O, 'w', 128); </span></a>
<a name="6512"><span class="lineNum">    6512 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;]&quot;); </span></a>
<a name="6513"><span class="lineNum">    6513 </span><span class="lineNoCov">          0 :     set_mem_access(MI, false);</span></a>
<a name="6514"><span class="lineNum">    6514 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6515"><span class="lineNum">    6515 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6516"><span class="lineNum">    6516 </span><span class="lineNoCov">          0 :   case 18:</span></a>
<a name="6517"><span class="lineNum">    6517 </span>            :     // LDRQroX, STRQroX</a>
<a name="6518"><span class="lineNum">    6518 </span><span class="lineNoCov">          0 :     printMemExtend(MI, 3, O, 'x', 128); </span></a>
<a name="6519"><span class="lineNum">    6519 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;]&quot;); </span></a>
<a name="6520"><span class="lineNum">    6520 </span><span class="lineNoCov">          0 :     set_mem_access(MI, false);</span></a>
<a name="6521"><span class="lineNum">    6521 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6522"><span class="lineNum">    6522 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6523"><span class="lineNum">    6523 </span><span class="lineNoCov">          0 :   case 19:</span></a>
<a name="6524"><span class="lineNum">    6524 </span>            :     // LDRSWroW, LDRSroW, LDRWroW, STRSroW, STRWroW</a>
<a name="6525"><span class="lineNum">    6525 </span><span class="lineNoCov">          0 :     printMemExtend(MI, 3, O, 'w', 32); </span></a>
<a name="6526"><span class="lineNum">    6526 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;]&quot;); </span></a>
<a name="6527"><span class="lineNum">    6527 </span><span class="lineNoCov">          0 :     set_mem_access(MI, false);</span></a>
<a name="6528"><span class="lineNum">    6528 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6529"><span class="lineNum">    6529 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6530"><span class="lineNum">    6530 </span><span class="lineNoCov">          0 :   case 20:</span></a>
<a name="6531"><span class="lineNum">    6531 </span>            :     // LDRSWroX, LDRSroX, LDRWroX, STRSroX, STRWroX</a>
<a name="6532"><span class="lineNum">    6532 </span><span class="lineNoCov">          0 :     printMemExtend(MI, 3, O, 'x', 32); </span></a>
<a name="6533"><span class="lineNum">    6533 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;]&quot;); </span></a>
<a name="6534"><span class="lineNum">    6534 </span><span class="lineNoCov">          0 :     set_mem_access(MI, false);</span></a>
<a name="6535"><span class="lineNum">    6535 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6536"><span class="lineNum">    6536 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6537"><span class="lineNum">    6537 </span>            :   }</a>
<a name="6538"><span class="lineNum">    6538 </span>            : </a>
<a name="6539"><span class="lineNum">    6539 </span>            : </a>
<a name="6540"><span class="lineNum">    6540 </span>            :   // Fragment 7 encoded into 1 bits for 2 unique commands.</a>
<a name="6541"><span class="lineNum">    6541 </span>            :   //printf(&quot;Frag-7: %&quot;PRIu64&quot;\n&quot;, (Bits &gt;&gt; 50) &amp; 1);</a>
<a name="6542"><span class="lineNum">    6542 </span><span class="lineNoCov">          0 :   if ((Bits &gt;&gt; 50) &amp; 1) {</span></a>
<a name="6543"><span class="lineNum">    6543 </span>            :     // LDPDpre, LDPQpre, LDPSWpre, LDPSpre, LDPWpre, LDPXpre, STPDpre, STPQpr...</a>
<a name="6544"><span class="lineNum">    6544 </span><span class="lineNoCov">          0 :     SStream_concat0(O, &quot;]!&quot;); </span></a>
<a name="6545"><span class="lineNum">    6545 </span><span class="lineNoCov">          0 :     set_mem_access(MI, false);</span></a>
<a name="6546"><span class="lineNum">    6546 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6547"><span class="lineNum">    6547 </span>            :   } else {</a>
<a name="6548"><span class="lineNum">    6548 </span>            :     // LDPDpost, LDPQpost, LDPSWpost, LDPSpost, LDPWpost, LDPXpost, STPDpost,...</a>
<a name="6549"><span class="lineNum">    6549 </span><span class="lineNoCov">          0 :     return;</span></a>
<a name="6550"><span class="lineNum">    6550 </span>            :   }</a>
<a name="6551"><span class="lineNum">    6551 </span>            : }</a>
<a name="6552"><span class="lineNum">    6552 </span>            : </a>
<a name="6553"><span class="lineNum">    6553 </span>            : </a>
<a name="6554"><span class="lineNum">    6554 </span>            : /// getRegisterName - This method is automatically generated by tblgen</a>
<a name="6555"><span class="lineNum">    6555 </span>            : /// from the register set description.  This returns the assembler name</a>
<a name="6556"><span class="lineNum">    6556 </span>            : /// for the specified register.</a>
<a name="6557"><span class="lineNum">    6557 </span><span class="lineNoCov">          0 : static const char *getRegisterName(unsigned RegNo, int AltIdx)</span></a>
<a name="6558"><span class="lineNum">    6558 </span>            : {</a>
<a name="6559"><span class="lineNum">    6559 </span>            :   // assert(RegNo &amp;&amp; RegNo &lt; 420 &amp;&amp; &quot;Invalid register number!&quot;);</a>
<a name="6560"><span class="lineNum">    6560 </span>            : </a>
<a name="6561"><span class="lineNum">    6561 </span>            : #ifndef CAPSTONE_DIET</a>
<a name="6562"><span class="lineNum">    6562 </span><span class="lineNoCov">          0 :   static const char AsmStrsNoRegAltName[] = {</span></a>
<a name="6563"><span class="lineNum">    6563 </span>            :   /* 0 */ 'D', '7', '_', 'D', '8', '_', 'D', '9', '_', 'D', '1', '0', 0,</a>
<a name="6564"><span class="lineNum">    6564 </span>            :   /* 13 */ 'Q', '7', '_', 'Q', '8', '_', 'Q', '9', '_', 'Q', '1', '0', 0,</a>
<a name="6565"><span class="lineNum">    6565 </span>            :   /* 26 */ 'b', '1', '0', 0,</a>
<a name="6566"><span class="lineNum">    6566 </span>            :   /* 30 */ 'd', '1', '0', 0,</a>
<a name="6567"><span class="lineNum">    6567 </span>            :   /* 34 */ 'h', '1', '0', 0,</a>
<a name="6568"><span class="lineNum">    6568 </span>            :   /* 38 */ 'q', '1', '0', 0,</a>
<a name="6569"><span class="lineNum">    6569 </span>            :   /* 42 */ 's', '1', '0', 0,</a>
<a name="6570"><span class="lineNum">    6570 </span>            :   /* 46 */ 'w', '1', '0', 0,</a>
<a name="6571"><span class="lineNum">    6571 </span>            :   /* 50 */ 'x', '1', '0', 0,</a>
<a name="6572"><span class="lineNum">    6572 </span>            :   /* 54 */ 'D', '1', '7', '_', 'D', '1', '8', '_', 'D', '1', '9', '_', 'D', '2', '0', 0,</a>
<a name="6573"><span class="lineNum">    6573 </span>            :   /* 70 */ 'Q', '1', '7', '_', 'Q', '1', '8', '_', 'Q', '1', '9', '_', 'Q', '2', '0', 0,</a>
<a name="6574"><span class="lineNum">    6574 </span>            :   /* 86 */ 'b', '2', '0', 0,</a>
<a name="6575"><span class="lineNum">    6575 </span>            :   /* 90 */ 'd', '2', '0', 0,</a>
<a name="6576"><span class="lineNum">    6576 </span>            :   /* 94 */ 'h', '2', '0', 0,</a>
<a name="6577"><span class="lineNum">    6577 </span>            :   /* 98 */ 'q', '2', '0', 0,</a>
<a name="6578"><span class="lineNum">    6578 </span>            :   /* 102 */ 's', '2', '0', 0,</a>
<a name="6579"><span class="lineNum">    6579 </span>            :   /* 106 */ 'w', '2', '0', 0,</a>
<a name="6580"><span class="lineNum">    6580 </span>            :   /* 110 */ 'x', '2', '0', 0,</a>
<a name="6581"><span class="lineNum">    6581 </span>            :   /* 114 */ 'D', '2', '7', '_', 'D', '2', '8', '_', 'D', '2', '9', '_', 'D', '3', '0', 0,</a>
<a name="6582"><span class="lineNum">    6582 </span>            :   /* 130 */ 'Q', '2', '7', '_', 'Q', '2', '8', '_', 'Q', '2', '9', '_', 'Q', '3', '0', 0,</a>
<a name="6583"><span class="lineNum">    6583 </span>            :   /* 146 */ 'b', '3', '0', 0,</a>
<a name="6584"><span class="lineNum">    6584 </span>            :   /* 150 */ 'd', '3', '0', 0,</a>
<a name="6585"><span class="lineNum">    6585 </span>            :   /* 154 */ 'h', '3', '0', 0,</a>
<a name="6586"><span class="lineNum">    6586 </span>            :   /* 158 */ 'q', '3', '0', 0,</a>
<a name="6587"><span class="lineNum">    6587 </span>            :   /* 162 */ 's', '3', '0', 0,</a>
<a name="6588"><span class="lineNum">    6588 </span>            :   /* 166 */ 'w', '3', '0', 0,</a>
<a name="6589"><span class="lineNum">    6589 </span>            :   /* 170 */ 'x', '3', '0', 0,</a>
<a name="6590"><span class="lineNum">    6590 </span>            :   /* 174 */ 'D', '2', '9', '_', 'D', '3', '0', '_', 'D', '3', '1', '_', 'D', '0', 0,</a>
<a name="6591"><span class="lineNum">    6591 </span>            :   /* 189 */ 'Q', '2', '9', '_', 'Q', '3', '0', '_', 'Q', '3', '1', '_', 'Q', '0', 0,</a>
<a name="6592"><span class="lineNum">    6592 </span>            :   /* 204 */ 'b', '0', 0,</a>
<a name="6593"><span class="lineNum">    6593 </span>            :   /* 207 */ 'd', '0', 0,</a>
<a name="6594"><span class="lineNum">    6594 </span>            :   /* 210 */ 'h', '0', 0,</a>
<a name="6595"><span class="lineNum">    6595 </span>            :   /* 213 */ 'q', '0', 0,</a>
<a name="6596"><span class="lineNum">    6596 </span>            :   /* 216 */ 's', '0', 0,</a>
<a name="6597"><span class="lineNum">    6597 </span>            :   /* 219 */ 'w', '0', 0,</a>
<a name="6598"><span class="lineNum">    6598 </span>            :   /* 222 */ 'x', '0', 0,</a>
<a name="6599"><span class="lineNum">    6599 </span>            :   /* 225 */ 'D', '8', '_', 'D', '9', '_', 'D', '1', '0', '_', 'D', '1', '1', 0,</a>
<a name="6600"><span class="lineNum">    6600 </span>            :   /* 239 */ 'Q', '8', '_', 'Q', '9', '_', 'Q', '1', '0', '_', 'Q', '1', '1', 0,</a>
<a name="6601"><span class="lineNum">    6601 </span>            :   /* 253 */ 'b', '1', '1', 0,</a>
<a name="6602"><span class="lineNum">    6602 </span>            :   /* 257 */ 'd', '1', '1', 0,</a>
<a name="6603"><span class="lineNum">    6603 </span>            :   /* 261 */ 'h', '1', '1', 0,</a>
<a name="6604"><span class="lineNum">    6604 </span>            :   /* 265 */ 'q', '1', '1', 0,</a>
<a name="6605"><span class="lineNum">    6605 </span>            :   /* 269 */ 's', '1', '1', 0,</a>
<a name="6606"><span class="lineNum">    6606 </span>            :   /* 273 */ 'w', '1', '1', 0,</a>
<a name="6607"><span class="lineNum">    6607 </span>            :   /* 277 */ 'x', '1', '1', 0,</a>
<a name="6608"><span class="lineNum">    6608 </span>            :   /* 281 */ 'D', '1', '8', '_', 'D', '1', '9', '_', 'D', '2', '0', '_', 'D', '2', '1', 0,</a>
<a name="6609"><span class="lineNum">    6609 </span>            :   /* 297 */ 'Q', '1', '8', '_', 'Q', '1', '9', '_', 'Q', '2', '0', '_', 'Q', '2', '1', 0,</a>
<a name="6610"><span class="lineNum">    6610 </span>            :   /* 313 */ 'b', '2', '1', 0,</a>
<a name="6611"><span class="lineNum">    6611 </span>            :   /* 317 */ 'd', '2', '1', 0,</a>
<a name="6612"><span class="lineNum">    6612 </span>            :   /* 321 */ 'h', '2', '1', 0,</a>
<a name="6613"><span class="lineNum">    6613 </span>            :   /* 325 */ 'q', '2', '1', 0,</a>
<a name="6614"><span class="lineNum">    6614 </span>            :   /* 329 */ 's', '2', '1', 0,</a>
<a name="6615"><span class="lineNum">    6615 </span>            :   /* 333 */ 'w', '2', '1', 0,</a>
<a name="6616"><span class="lineNum">    6616 </span>            :   /* 337 */ 'x', '2', '1', 0,</a>
<a name="6617"><span class="lineNum">    6617 </span>            :   /* 341 */ 'D', '2', '8', '_', 'D', '2', '9', '_', 'D', '3', '0', '_', 'D', '3', '1', 0,</a>
<a name="6618"><span class="lineNum">    6618 </span>            :   /* 357 */ 'Q', '2', '8', '_', 'Q', '2', '9', '_', 'Q', '3', '0', '_', 'Q', '3', '1', 0,</a>
<a name="6619"><span class="lineNum">    6619 </span>            :   /* 373 */ 'b', '3', '1', 0,</a>
<a name="6620"><span class="lineNum">    6620 </span>            :   /* 377 */ 'd', '3', '1', 0,</a>
<a name="6621"><span class="lineNum">    6621 </span>            :   /* 381 */ 'h', '3', '1', 0,</a>
<a name="6622"><span class="lineNum">    6622 </span>            :   /* 385 */ 'q', '3', '1', 0,</a>
<a name="6623"><span class="lineNum">    6623 </span>            :   /* 389 */ 's', '3', '1', 0,</a>
<a name="6624"><span class="lineNum">    6624 </span>            :   /* 393 */ 'D', '3', '0', '_', 'D', '3', '1', '_', 'D', '0', '_', 'D', '1', 0,</a>
<a name="6625"><span class="lineNum">    6625 </span>            :   /* 407 */ 'Q', '3', '0', '_', 'Q', '3', '1', '_', 'Q', '0', '_', 'Q', '1', 0,</a>
<a name="6626"><span class="lineNum">    6626 </span>            :   /* 421 */ 'b', '1', 0,</a>
<a name="6627"><span class="lineNum">    6627 </span>            :   /* 424 */ 'd', '1', 0,</a>
<a name="6628"><span class="lineNum">    6628 </span>            :   /* 427 */ 'h', '1', 0,</a>
<a name="6629"><span class="lineNum">    6629 </span>            :   /* 430 */ 'q', '1', 0,</a>
<a name="6630"><span class="lineNum">    6630 </span>            :   /* 433 */ 's', '1', 0,</a>
<a name="6631"><span class="lineNum">    6631 </span>            :   /* 436 */ 'w', '1', 0,</a>
<a name="6632"><span class="lineNum">    6632 </span>            :   /* 439 */ 'x', '1', 0,</a>
<a name="6633"><span class="lineNum">    6633 </span>            :   /* 442 */ 'D', '9', '_', 'D', '1', '0', '_', 'D', '1', '1', '_', 'D', '1', '2', 0,</a>
<a name="6634"><span class="lineNum">    6634 </span>            :   /* 457 */ 'Q', '9', '_', 'Q', '1', '0', '_', 'Q', '1', '1', '_', 'Q', '1', '2', 0,</a>
<a name="6635"><span class="lineNum">    6635 </span>            :   /* 472 */ 'b', '1', '2', 0,</a>
<a name="6636"><span class="lineNum">    6636 </span>            :   /* 476 */ 'd', '1', '2', 0,</a>
<a name="6637"><span class="lineNum">    6637 </span>            :   /* 480 */ 'h', '1', '2', 0,</a>
<a name="6638"><span class="lineNum">    6638 </span>            :   /* 484 */ 'q', '1', '2', 0,</a>
<a name="6639"><span class="lineNum">    6639 </span>            :   /* 488 */ 's', '1', '2', 0,</a>
<a name="6640"><span class="lineNum">    6640 </span>            :   /* 492 */ 'w', '1', '2', 0,</a>
<a name="6641"><span class="lineNum">    6641 </span>            :   /* 496 */ 'x', '1', '2', 0,</a>
<a name="6642"><span class="lineNum">    6642 </span>            :   /* 500 */ 'D', '1', '9', '_', 'D', '2', '0', '_', 'D', '2', '1', '_', 'D', '2', '2', 0,</a>
<a name="6643"><span class="lineNum">    6643 </span>            :   /* 516 */ 'Q', '1', '9', '_', 'Q', '2', '0', '_', 'Q', '2', '1', '_', 'Q', '2', '2', 0,</a>
<a name="6644"><span class="lineNum">    6644 </span>            :   /* 532 */ 'b', '2', '2', 0,</a>
<a name="6645"><span class="lineNum">    6645 </span>            :   /* 536 */ 'd', '2', '2', 0,</a>
<a name="6646"><span class="lineNum">    6646 </span>            :   /* 540 */ 'h', '2', '2', 0,</a>
<a name="6647"><span class="lineNum">    6647 </span>            :   /* 544 */ 'q', '2', '2', 0,</a>
<a name="6648"><span class="lineNum">    6648 </span>            :   /* 548 */ 's', '2', '2', 0,</a>
<a name="6649"><span class="lineNum">    6649 </span>            :   /* 552 */ 'w', '2', '2', 0,</a>
<a name="6650"><span class="lineNum">    6650 </span>            :   /* 556 */ 'x', '2', '2', 0,</a>
<a name="6651"><span class="lineNum">    6651 </span>            :   /* 560 */ 'D', '3', '1', '_', 'D', '0', '_', 'D', '1', '_', 'D', '2', 0,</a>
<a name="6652"><span class="lineNum">    6652 </span>            :   /* 573 */ 'Q', '3', '1', '_', 'Q', '0', '_', 'Q', '1', '_', 'Q', '2', 0,</a>
<a name="6653"><span class="lineNum">    6653 </span>            :   /* 586 */ 'b', '2', 0,</a>
<a name="6654"><span class="lineNum">    6654 </span>            :   /* 589 */ 'd', '2', 0,</a>
<a name="6655"><span class="lineNum">    6655 </span>            :   /* 592 */ 'h', '2', 0,</a>
<a name="6656"><span class="lineNum">    6656 </span>            :   /* 595 */ 'q', '2', 0,</a>
<a name="6657"><span class="lineNum">    6657 </span>            :   /* 598 */ 's', '2', 0,</a>
<a name="6658"><span class="lineNum">    6658 </span>            :   /* 601 */ 'w', '2', 0,</a>
<a name="6659"><span class="lineNum">    6659 </span>            :   /* 604 */ 'x', '2', 0,</a>
<a name="6660"><span class="lineNum">    6660 </span>            :   /* 607 */ 'D', '1', '0', '_', 'D', '1', '1', '_', 'D', '1', '2', '_', 'D', '1', '3', 0,</a>
<a name="6661"><span class="lineNum">    6661 </span>            :   /* 623 */ 'Q', '1', '0', '_', 'Q', '1', '1', '_', 'Q', '1', '2', '_', 'Q', '1', '3', 0,</a>
<a name="6662"><span class="lineNum">    6662 </span>            :   /* 639 */ 'b', '1', '3', 0,</a>
<a name="6663"><span class="lineNum">    6663 </span>            :   /* 643 */ 'd', '1', '3', 0,</a>
<a name="6664"><span class="lineNum">    6664 </span>            :   /* 647 */ 'h', '1', '3', 0,</a>
<a name="6665"><span class="lineNum">    6665 </span>            :   /* 651 */ 'q', '1', '3', 0,</a>
<a name="6666"><span class="lineNum">    6666 </span>            :   /* 655 */ 's', '1', '3', 0,</a>
<a name="6667"><span class="lineNum">    6667 </span>            :   /* 659 */ 'w', '1', '3', 0,</a>
<a name="6668"><span class="lineNum">    6668 </span>            :   /* 663 */ 'x', '1', '3', 0,</a>
<a name="6669"><span class="lineNum">    6669 </span>            :   /* 667 */ 'D', '2', '0', '_', 'D', '2', '1', '_', 'D', '2', '2', '_', 'D', '2', '3', 0,</a>
<a name="6670"><span class="lineNum">    6670 </span>            :   /* 683 */ 'Q', '2', '0', '_', 'Q', '2', '1', '_', 'Q', '2', '2', '_', 'Q', '2', '3', 0,</a>
<a name="6671"><span class="lineNum">    6671 </span>            :   /* 699 */ 'b', '2', '3', 0,</a>
<a name="6672"><span class="lineNum">    6672 </span>            :   /* 703 */ 'd', '2', '3', 0,</a>
<a name="6673"><span class="lineNum">    6673 </span>            :   /* 707 */ 'h', '2', '3', 0,</a>
<a name="6674"><span class="lineNum">    6674 </span>            :   /* 711 */ 'q', '2', '3', 0,</a>
<a name="6675"><span class="lineNum">    6675 </span>            :   /* 715 */ 's', '2', '3', 0,</a>
<a name="6676"><span class="lineNum">    6676 </span>            :   /* 719 */ 'w', '2', '3', 0,</a>
<a name="6677"><span class="lineNum">    6677 </span>            :   /* 723 */ 'x', '2', '3', 0,</a>
<a name="6678"><span class="lineNum">    6678 </span>            :   /* 727 */ 'D', '0', '_', 'D', '1', '_', 'D', '2', '_', 'D', '3', 0,</a>
<a name="6679"><span class="lineNum">    6679 </span>            :   /* 739 */ 'Q', '0', '_', 'Q', '1', '_', 'Q', '2', '_', 'Q', '3', 0,</a>
<a name="6680"><span class="lineNum">    6680 </span>            :   /* 751 */ 'b', '3', 0,</a>
<a name="6681"><span class="lineNum">    6681 </span>            :   /* 754 */ 'd', '3', 0,</a>
<a name="6682"><span class="lineNum">    6682 </span>            :   /* 757 */ 'h', '3', 0,</a>
<a name="6683"><span class="lineNum">    6683 </span>            :   /* 760 */ 'q', '3', 0,</a>
<a name="6684"><span class="lineNum">    6684 </span>            :   /* 763 */ 's', '3', 0,</a>
<a name="6685"><span class="lineNum">    6685 </span>            :   /* 766 */ 'w', '3', 0,</a>
<a name="6686"><span class="lineNum">    6686 </span>            :   /* 769 */ 'x', '3', 0,</a>
<a name="6687"><span class="lineNum">    6687 </span>            :   /* 772 */ 'D', '1', '1', '_', 'D', '1', '2', '_', 'D', '1', '3', '_', 'D', '1', '4', 0,</a>
<a name="6688"><span class="lineNum">    6688 </span>            :   /* 788 */ 'Q', '1', '1', '_', 'Q', '1', '2', '_', 'Q', '1', '3', '_', 'Q', '1', '4', 0,</a>
<a name="6689"><span class="lineNum">    6689 </span>            :   /* 804 */ 'b', '1', '4', 0,</a>
<a name="6690"><span class="lineNum">    6690 </span>            :   /* 808 */ 'd', '1', '4', 0,</a>
<a name="6691"><span class="lineNum">    6691 </span>            :   /* 812 */ 'h', '1', '4', 0,</a>
<a name="6692"><span class="lineNum">    6692 </span>            :   /* 816 */ 'q', '1', '4', 0,</a>
<a name="6693"><span class="lineNum">    6693 </span>            :   /* 820 */ 's', '1', '4', 0,</a>
<a name="6694"><span class="lineNum">    6694 </span>            :   /* 824 */ 'w', '1', '4', 0,</a>
<a name="6695"><span class="lineNum">    6695 </span>            :   /* 828 */ 'x', '1', '4', 0,</a>
<a name="6696"><span class="lineNum">    6696 </span>            :   /* 832 */ 'D', '2', '1', '_', 'D', '2', '2', '_', 'D', '2', '3', '_', 'D', '2', '4', 0,</a>
<a name="6697"><span class="lineNum">    6697 </span>            :   /* 848 */ 'Q', '2', '1', '_', 'Q', '2', '2', '_', 'Q', '2', '3', '_', 'Q', '2', '4', 0,</a>
<a name="6698"><span class="lineNum">    6698 </span>            :   /* 864 */ 'b', '2', '4', 0,</a>
<a name="6699"><span class="lineNum">    6699 </span>            :   /* 868 */ 'd', '2', '4', 0,</a>
<a name="6700"><span class="lineNum">    6700 </span>            :   /* 872 */ 'h', '2', '4', 0,</a>
<a name="6701"><span class="lineNum">    6701 </span>            :   /* 876 */ 'q', '2', '4', 0,</a>
<a name="6702"><span class="lineNum">    6702 </span>            :   /* 880 */ 's', '2', '4', 0,</a>
<a name="6703"><span class="lineNum">    6703 </span>            :   /* 884 */ 'w', '2', '4', 0,</a>
<a name="6704"><span class="lineNum">    6704 </span>            :   /* 888 */ 'x', '2', '4', 0,</a>
<a name="6705"><span class="lineNum">    6705 </span>            :   /* 892 */ 'D', '1', '_', 'D', '2', '_', 'D', '3', '_', 'D', '4', 0,</a>
<a name="6706"><span class="lineNum">    6706 </span>            :   /* 904 */ 'Q', '1', '_', 'Q', '2', '_', 'Q', '3', '_', 'Q', '4', 0,</a>
<a name="6707"><span class="lineNum">    6707 </span>            :   /* 916 */ 'b', '4', 0,</a>
<a name="6708"><span class="lineNum">    6708 </span>            :   /* 919 */ 'd', '4', 0,</a>
<a name="6709"><span class="lineNum">    6709 </span>            :   /* 922 */ 'h', '4', 0,</a>
<a name="6710"><span class="lineNum">    6710 </span>            :   /* 925 */ 'q', '4', 0,</a>
<a name="6711"><span class="lineNum">    6711 </span>            :   /* 928 */ 's', '4', 0,</a>
<a name="6712"><span class="lineNum">    6712 </span>            :   /* 931 */ 'w', '4', 0,</a>
<a name="6713"><span class="lineNum">    6713 </span>            :   /* 934 */ 'x', '4', 0,</a>
<a name="6714"><span class="lineNum">    6714 </span>            :   /* 937 */ 'D', '1', '2', '_', 'D', '1', '3', '_', 'D', '1', '4', '_', 'D', '1', '5', 0,</a>
<a name="6715"><span class="lineNum">    6715 </span>            :   /* 953 */ 'Q', '1', '2', '_', 'Q', '1', '3', '_', 'Q', '1', '4', '_', 'Q', '1', '5', 0,</a>
<a name="6716"><span class="lineNum">    6716 </span>            :   /* 969 */ 'b', '1', '5', 0,</a>
<a name="6717"><span class="lineNum">    6717 </span>            :   /* 973 */ 'd', '1', '5', 0,</a>
<a name="6718"><span class="lineNum">    6718 </span>            :   /* 977 */ 'h', '1', '5', 0,</a>
<a name="6719"><span class="lineNum">    6719 </span>            :   /* 981 */ 'q', '1', '5', 0,</a>
<a name="6720"><span class="lineNum">    6720 </span>            :   /* 985 */ 's', '1', '5', 0,</a>
<a name="6721"><span class="lineNum">    6721 </span>            :   /* 989 */ 'w', '1', '5', 0,</a>
<a name="6722"><span class="lineNum">    6722 </span>            :   /* 993 */ 'x', '1', '5', 0,</a>
<a name="6723"><span class="lineNum">    6723 </span>            :   /* 997 */ 'D', '2', '2', '_', 'D', '2', '3', '_', 'D', '2', '4', '_', 'D', '2', '5', 0,</a>
<a name="6724"><span class="lineNum">    6724 </span>            :   /* 1013 */ 'Q', '2', '2', '_', 'Q', '2', '3', '_', 'Q', '2', '4', '_', 'Q', '2', '5', 0,</a>
<a name="6725"><span class="lineNum">    6725 </span>            :   /* 1029 */ 'b', '2', '5', 0,</a>
<a name="6726"><span class="lineNum">    6726 </span>            :   /* 1033 */ 'd', '2', '5', 0,</a>
<a name="6727"><span class="lineNum">    6727 </span>            :   /* 1037 */ 'h', '2', '5', 0,</a>
<a name="6728"><span class="lineNum">    6728 </span>            :   /* 1041 */ 'q', '2', '5', 0,</a>
<a name="6729"><span class="lineNum">    6729 </span>            :   /* 1045 */ 's', '2', '5', 0,</a>
<a name="6730"><span class="lineNum">    6730 </span>            :   /* 1049 */ 'w', '2', '5', 0,</a>
<a name="6731"><span class="lineNum">    6731 </span>            :   /* 1053 */ 'x', '2', '5', 0,</a>
<a name="6732"><span class="lineNum">    6732 </span>            :   /* 1057 */ 'D', '2', '_', 'D', '3', '_', 'D', '4', '_', 'D', '5', 0,</a>
<a name="6733"><span class="lineNum">    6733 </span>            :   /* 1069 */ 'Q', '2', '_', 'Q', '3', '_', 'Q', '4', '_', 'Q', '5', 0,</a>
<a name="6734"><span class="lineNum">    6734 </span>            :   /* 1081 */ 'b', '5', 0,</a>
<a name="6735"><span class="lineNum">    6735 </span>            :   /* 1084 */ 'd', '5', 0,</a>
<a name="6736"><span class="lineNum">    6736 </span>            :   /* 1087 */ 'h', '5', 0,</a>
<a name="6737"><span class="lineNum">    6737 </span>            :   /* 1090 */ 'q', '5', 0,</a>
<a name="6738"><span class="lineNum">    6738 </span>            :   /* 1093 */ 's', '5', 0,</a>
<a name="6739"><span class="lineNum">    6739 </span>            :   /* 1096 */ 'w', '5', 0,</a>
<a name="6740"><span class="lineNum">    6740 </span>            :   /* 1099 */ 'x', '5', 0,</a>
<a name="6741"><span class="lineNum">    6741 </span>            :   /* 1102 */ 'D', '1', '3', '_', 'D', '1', '4', '_', 'D', '1', '5', '_', 'D', '1', '6', 0,</a>
<a name="6742"><span class="lineNum">    6742 </span>            :   /* 1118 */ 'Q', '1', '3', '_', 'Q', '1', '4', '_', 'Q', '1', '5', '_', 'Q', '1', '6', 0,</a>
<a name="6743"><span class="lineNum">    6743 </span>            :   /* 1134 */ 'b', '1', '6', 0,</a>
<a name="6744"><span class="lineNum">    6744 </span>            :   /* 1138 */ 'd', '1', '6', 0,</a>
<a name="6745"><span class="lineNum">    6745 </span>            :   /* 1142 */ 'h', '1', '6', 0,</a>
<a name="6746"><span class="lineNum">    6746 </span>            :   /* 1146 */ 'q', '1', '6', 0,</a>
<a name="6747"><span class="lineNum">    6747 </span>            :   /* 1150 */ 's', '1', '6', 0,</a>
<a name="6748"><span class="lineNum">    6748 </span>            :   /* 1154 */ 'w', '1', '6', 0,</a>
<a name="6749"><span class="lineNum">    6749 </span>            :   /* 1158 */ 'x', '1', '6', 0,</a>
<a name="6750"><span class="lineNum">    6750 </span>            :   /* 1162 */ 'D', '2', '3', '_', 'D', '2', '4', '_', 'D', '2', '5', '_', 'D', '2', '6', 0,</a>
<a name="6751"><span class="lineNum">    6751 </span>            :   /* 1178 */ 'Q', '2', '3', '_', 'Q', '2', '4', '_', 'Q', '2', '5', '_', 'Q', '2', '6', 0,</a>
<a name="6752"><span class="lineNum">    6752 </span>            :   /* 1194 */ 'b', '2', '6', 0,</a>
<a name="6753"><span class="lineNum">    6753 </span>            :   /* 1198 */ 'd', '2', '6', 0,</a>
<a name="6754"><span class="lineNum">    6754 </span>            :   /* 1202 */ 'h', '2', '6', 0,</a>
<a name="6755"><span class="lineNum">    6755 </span>            :   /* 1206 */ 'q', '2', '6', 0,</a>
<a name="6756"><span class="lineNum">    6756 </span>            :   /* 1210 */ 's', '2', '6', 0,</a>
<a name="6757"><span class="lineNum">    6757 </span>            :   /* 1214 */ 'w', '2', '6', 0,</a>
<a name="6758"><span class="lineNum">    6758 </span>            :   /* 1218 */ 'x', '2', '6', 0,</a>
<a name="6759"><span class="lineNum">    6759 </span>            :   /* 1222 */ 'D', '3', '_', 'D', '4', '_', 'D', '5', '_', 'D', '6', 0,</a>
<a name="6760"><span class="lineNum">    6760 </span>            :   /* 1234 */ 'Q', '3', '_', 'Q', '4', '_', 'Q', '5', '_', 'Q', '6', 0,</a>
<a name="6761"><span class="lineNum">    6761 </span>            :   /* 1246 */ 'b', '6', 0,</a>
<a name="6762"><span class="lineNum">    6762 </span>            :   /* 1249 */ 'd', '6', 0,</a>
<a name="6763"><span class="lineNum">    6763 </span>            :   /* 1252 */ 'h', '6', 0,</a>
<a name="6764"><span class="lineNum">    6764 </span>            :   /* 1255 */ 'q', '6', 0,</a>
<a name="6765"><span class="lineNum">    6765 </span>            :   /* 1258 */ 's', '6', 0,</a>
<a name="6766"><span class="lineNum">    6766 </span>            :   /* 1261 */ 'w', '6', 0,</a>
<a name="6767"><span class="lineNum">    6767 </span>            :   /* 1264 */ 'x', '6', 0,</a>
<a name="6768"><span class="lineNum">    6768 </span>            :   /* 1267 */ 'D', '1', '4', '_', 'D', '1', '5', '_', 'D', '1', '6', '_', 'D', '1', '7', 0,</a>
<a name="6769"><span class="lineNum">    6769 </span>            :   /* 1283 */ 'Q', '1', '4', '_', 'Q', '1', '5', '_', 'Q', '1', '6', '_', 'Q', '1', '7', 0,</a>
<a name="6770"><span class="lineNum">    6770 </span>            :   /* 1299 */ 'b', '1', '7', 0,</a>
<a name="6771"><span class="lineNum">    6771 </span>            :   /* 1303 */ 'd', '1', '7', 0,</a>
<a name="6772"><span class="lineNum">    6772 </span>            :   /* 1307 */ 'h', '1', '7', 0,</a>
<a name="6773"><span class="lineNum">    6773 </span>            :   /* 1311 */ 'q', '1', '7', 0,</a>
<a name="6774"><span class="lineNum">    6774 </span>            :   /* 1315 */ 's', '1', '7', 0,</a>
<a name="6775"><span class="lineNum">    6775 </span>            :   /* 1319 */ 'w', '1', '7', 0,</a>
<a name="6776"><span class="lineNum">    6776 </span>            :   /* 1323 */ 'x', '1', '7', 0,</a>
<a name="6777"><span class="lineNum">    6777 </span>            :   /* 1327 */ 'D', '2', '4', '_', 'D', '2', '5', '_', 'D', '2', '6', '_', 'D', '2', '7', 0,</a>
<a name="6778"><span class="lineNum">    6778 </span>            :   /* 1343 */ 'Q', '2', '4', '_', 'Q', '2', '5', '_', 'Q', '2', '6', '_', 'Q', '2', '7', 0,</a>
<a name="6779"><span class="lineNum">    6779 </span>            :   /* 1359 */ 'b', '2', '7', 0,</a>
<a name="6780"><span class="lineNum">    6780 </span>            :   /* 1363 */ 'd', '2', '7', 0,</a>
<a name="6781"><span class="lineNum">    6781 </span>            :   /* 1367 */ 'h', '2', '7', 0,</a>
<a name="6782"><span class="lineNum">    6782 </span>            :   /* 1371 */ 'q', '2', '7', 0,</a>
<a name="6783"><span class="lineNum">    6783 </span>            :   /* 1375 */ 's', '2', '7', 0,</a>
<a name="6784"><span class="lineNum">    6784 </span>            :   /* 1379 */ 'w', '2', '7', 0,</a>
<a name="6785"><span class="lineNum">    6785 </span>            :   /* 1383 */ 'x', '2', '7', 0,</a>
<a name="6786"><span class="lineNum">    6786 </span>            :   /* 1387 */ 'D', '4', '_', 'D', '5', '_', 'D', '6', '_', 'D', '7', 0,</a>
<a name="6787"><span class="lineNum">    6787 </span>            :   /* 1399 */ 'Q', '4', '_', 'Q', '5', '_', 'Q', '6', '_', 'Q', '7', 0,</a>
<a name="6788"><span class="lineNum">    6788 </span>            :   /* 1411 */ 'b', '7', 0,</a>
<a name="6789"><span class="lineNum">    6789 </span>            :   /* 1414 */ 'd', '7', 0,</a>
<a name="6790"><span class="lineNum">    6790 </span>            :   /* 1417 */ 'h', '7', 0,</a>
<a name="6791"><span class="lineNum">    6791 </span>            :   /* 1420 */ 'q', '7', 0,</a>
<a name="6792"><span class="lineNum">    6792 </span>            :   /* 1423 */ 's', '7', 0,</a>
<a name="6793"><span class="lineNum">    6793 </span>            :   /* 1426 */ 'w', '7', 0,</a>
<a name="6794"><span class="lineNum">    6794 </span>            :   /* 1429 */ 'x', '7', 0,</a>
<a name="6795"><span class="lineNum">    6795 </span>            :   /* 1432 */ 'D', '1', '5', '_', 'D', '1', '6', '_', 'D', '1', '7', '_', 'D', '1', '8', 0,</a>
<a name="6796"><span class="lineNum">    6796 </span>            :   /* 1448 */ 'Q', '1', '5', '_', 'Q', '1', '6', '_', 'Q', '1', '7', '_', 'Q', '1', '8', 0,</a>
<a name="6797"><span class="lineNum">    6797 </span>            :   /* 1464 */ 'b', '1', '8', 0,</a>
<a name="6798"><span class="lineNum">    6798 </span>            :   /* 1468 */ 'd', '1', '8', 0,</a>
<a name="6799"><span class="lineNum">    6799 </span>            :   /* 1472 */ 'h', '1', '8', 0,</a>
<a name="6800"><span class="lineNum">    6800 </span>            :   /* 1476 */ 'q', '1', '8', 0,</a>
<a name="6801"><span class="lineNum">    6801 </span>            :   /* 1480 */ 's', '1', '8', 0,</a>
<a name="6802"><span class="lineNum">    6802 </span>            :   /* 1484 */ 'w', '1', '8', 0,</a>
<a name="6803"><span class="lineNum">    6803 </span>            :   /* 1488 */ 'x', '1', '8', 0,</a>
<a name="6804"><span class="lineNum">    6804 </span>            :   /* 1492 */ 'D', '2', '5', '_', 'D', '2', '6', '_', 'D', '2', '7', '_', 'D', '2', '8', 0,</a>
<a name="6805"><span class="lineNum">    6805 </span>            :   /* 1508 */ 'Q', '2', '5', '_', 'Q', '2', '6', '_', 'Q', '2', '7', '_', 'Q', '2', '8', 0,</a>
<a name="6806"><span class="lineNum">    6806 </span>            :   /* 1524 */ 'b', '2', '8', 0,</a>
<a name="6807"><span class="lineNum">    6807 </span>            :   /* 1528 */ 'd', '2', '8', 0,</a>
<a name="6808"><span class="lineNum">    6808 </span>            :   /* 1532 */ 'h', '2', '8', 0,</a>
<a name="6809"><span class="lineNum">    6809 </span>            :   /* 1536 */ 'q', '2', '8', 0,</a>
<a name="6810"><span class="lineNum">    6810 </span>            :   /* 1540 */ 's', '2', '8', 0,</a>
<a name="6811"><span class="lineNum">    6811 </span>            :   /* 1544 */ 'w', '2', '8', 0,</a>
<a name="6812"><span class="lineNum">    6812 </span>            :   /* 1548 */ 'x', '2', '8', 0,</a>
<a name="6813"><span class="lineNum">    6813 </span>            :   /* 1552 */ 'D', '5', '_', 'D', '6', '_', 'D', '7', '_', 'D', '8', 0,</a>
<a name="6814"><span class="lineNum">    6814 </span>            :   /* 1564 */ 'Q', '5', '_', 'Q', '6', '_', 'Q', '7', '_', 'Q', '8', 0,</a>
<a name="6815"><span class="lineNum">    6815 </span>            :   /* 1576 */ 'b', '8', 0,</a>
<a name="6816"><span class="lineNum">    6816 </span>            :   /* 1579 */ 'd', '8', 0,</a>
<a name="6817"><span class="lineNum">    6817 </span>            :   /* 1582 */ 'h', '8', 0,</a>
<a name="6818"><span class="lineNum">    6818 </span>            :   /* 1585 */ 'q', '8', 0,</a>
<a name="6819"><span class="lineNum">    6819 </span>            :   /* 1588 */ 's', '8', 0,</a>
<a name="6820"><span class="lineNum">    6820 </span>            :   /* 1591 */ 'w', '8', 0,</a>
<a name="6821"><span class="lineNum">    6821 </span>            :   /* 1594 */ 'x', '8', 0,</a>
<a name="6822"><span class="lineNum">    6822 </span>            :   /* 1597 */ 'D', '1', '6', '_', 'D', '1', '7', '_', 'D', '1', '8', '_', 'D', '1', '9', 0,</a>
<a name="6823"><span class="lineNum">    6823 </span>            :   /* 1613 */ 'Q', '1', '6', '_', 'Q', '1', '7', '_', 'Q', '1', '8', '_', 'Q', '1', '9', 0,</a>
<a name="6824"><span class="lineNum">    6824 </span>            :   /* 1629 */ 'b', '1', '9', 0,</a>
<a name="6825"><span class="lineNum">    6825 </span>            :   /* 1633 */ 'd', '1', '9', 0,</a>
<a name="6826"><span class="lineNum">    6826 </span>            :   /* 1637 */ 'h', '1', '9', 0,</a>
<a name="6827"><span class="lineNum">    6827 </span>            :   /* 1641 */ 'q', '1', '9', 0,</a>
<a name="6828"><span class="lineNum">    6828 </span>            :   /* 1645 */ 's', '1', '9', 0,</a>
<a name="6829"><span class="lineNum">    6829 </span>            :   /* 1649 */ 'w', '1', '9', 0,</a>
<a name="6830"><span class="lineNum">    6830 </span>            :   /* 1653 */ 'x', '1', '9', 0,</a>
<a name="6831"><span class="lineNum">    6831 </span>            :   /* 1657 */ 'D', '2', '6', '_', 'D', '2', '7', '_', 'D', '2', '8', '_', 'D', '2', '9', 0,</a>
<a name="6832"><span class="lineNum">    6832 </span>            :   /* 1673 */ 'Q', '2', '6', '_', 'Q', '2', '7', '_', 'Q', '2', '8', '_', 'Q', '2', '9', 0,</a>
<a name="6833"><span class="lineNum">    6833 </span>            :   /* 1689 */ 'b', '2', '9', 0,</a>
<a name="6834"><span class="lineNum">    6834 </span>            :   /* 1693 */ 'd', '2', '9', 0,</a>
<a name="6835"><span class="lineNum">    6835 </span>            :   /* 1697 */ 'h', '2', '9', 0,</a>
<a name="6836"><span class="lineNum">    6836 </span>            :   /* 1701 */ 'q', '2', '9', 0,</a>
<a name="6837"><span class="lineNum">    6837 </span>            :   /* 1705 */ 's', '2', '9', 0,</a>
<a name="6838"><span class="lineNum">    6838 </span>            :   /* 1709 */ 'w', '2', '9', 0,</a>
<a name="6839"><span class="lineNum">    6839 </span>            :   /* 1713 */ 'x', '2', '9', 0,</a>
<a name="6840"><span class="lineNum">    6840 </span>            :   /* 1717 */ 'D', '6', '_', 'D', '7', '_', 'D', '8', '_', 'D', '9', 0,</a>
<a name="6841"><span class="lineNum">    6841 </span>            :   /* 1729 */ 'Q', '6', '_', 'Q', '7', '_', 'Q', '8', '_', 'Q', '9', 0,</a>
<a name="6842"><span class="lineNum">    6842 </span>            :   /* 1741 */ 'b', '9', 0,</a>
<a name="6843"><span class="lineNum">    6843 </span>            :   /* 1744 */ 'd', '9', 0,</a>
<a name="6844"><span class="lineNum">    6844 </span>            :   /* 1747 */ 'h', '9', 0,</a>
<a name="6845"><span class="lineNum">    6845 </span>            :   /* 1750 */ 'q', '9', 0,</a>
<a name="6846"><span class="lineNum">    6846 </span>            :   /* 1753 */ 's', '9', 0,</a>
<a name="6847"><span class="lineNum">    6847 </span>            :   /* 1756 */ 'w', '9', 0,</a>
<a name="6848"><span class="lineNum">    6848 </span>            :   /* 1759 */ 'x', '9', 0,</a>
<a name="6849"><span class="lineNum">    6849 </span>            :   /* 1762 */ 'w', 's', 'p', 0,</a>
<a name="6850"><span class="lineNum">    6850 </span>            :   /* 1766 */ 'w', 'z', 'r', 0,</a>
<a name="6851"><span class="lineNum">    6851 </span>            :   /* 1770 */ 'x', 'z', 'r', 0,</a>
<a name="6852"><span class="lineNum">    6852 </span>            :   /* 1774 */ 'n', 'z', 'c', 'v', 0,</a>
<a name="6853"><span class="lineNum">    6853 </span>            :   };</a>
<a name="6854"><span class="lineNum">    6854 </span>            : </a>
<a name="6855"><span class="lineNum">    6855 </span><span class="lineNoCov">          0 :   static const uint16_t RegAsmOffsetNoRegAltName[] = {</span></a>
<a name="6856"><span class="lineNum">    6856 </span>            :     1713, 170, 1774, 1763, 1762, 1766, 1770, 204, 421, 586, 751, 916, 1081, 1246, </a>
<a name="6857"><span class="lineNum">    6857 </span>            :     1411, 1576, 1741, 26, 253, 472, 639, 804, 969, 1134, 1299, 1464, 1629, 86, </a>
<a name="6858"><span class="lineNum">    6858 </span>            :     313, 532, 699, 864, 1029, 1194, 1359, 1524, 1689, 146, 373, 207, 424, 589, </a>
<a name="6859"><span class="lineNum">    6859 </span>            :     754, 919, 1084, 1249, 1414, 1579, 1744, 30, 257, 476, 643, 808, 973, 1138, </a>
<a name="6860"><span class="lineNum">    6860 </span>            :     1303, 1468, 1633, 90, 317, 536, 703, 868, 1033, 1198, 1363, 1528, 1693, 150, </a>
<a name="6861"><span class="lineNum">    6861 </span>            :     377, 210, 427, 592, 757, 922, 1087, 1252, 1417, 1582, 1747, 34, 261, 480, </a>
<a name="6862"><span class="lineNum">    6862 </span>            :     647, 812, 977, 1142, 1307, 1472, 1637, 94, 321, 540, 707, 872, 1037, 1202, </a>
<a name="6863"><span class="lineNum">    6863 </span>            :     1367, 1532, 1697, 154, 381, 213, 430, 595, 760, 925, 1090, 1255, 1420, 1585, </a>
<a name="6864"><span class="lineNum">    6864 </span>            :     1750, 38, 265, 484, 651, 816, 981, 1146, 1311, 1476, 1641, 98, 325, 544, </a>
<a name="6865"><span class="lineNum">    6865 </span>            :     711, 876, 1041, 1206, 1371, 1536, 1701, 158, 385, 216, 433, 598, 763, 928, </a>
<a name="6866"><span class="lineNum">    6866 </span>            :     1093, 1258, 1423, 1588, 1753, 42, 269, 488, 655, 820, 985, 1150, 1315, 1480, </a>
<a name="6867"><span class="lineNum">    6867 </span>            :     1645, 102, 329, 548, 715, 880, 1045, 1210, 1375, 1540, 1705, 162, 389, 219, </a>
<a name="6868"><span class="lineNum">    6868 </span>            :     436, 601, 766, 931, 1096, 1261, 1426, 1591, 1756, 46, 273, 492, 659, 824, </a>
<a name="6869"><span class="lineNum">    6869 </span>            :     989, 1154, 1319, 1484, 1649, 106, 333, 552, 719, 884, 1049, 1214, 1379, 1544, </a>
<a name="6870"><span class="lineNum">    6870 </span>            :     1709, 166, 222, 439, 604, 769, 934, 1099, 1264, 1429, 1594, 1759, 50, 277, </a>
<a name="6871"><span class="lineNum">    6871 </span>            :     496, 663, 828, 993, 1158, 1323, 1488, 1653, 110, 337, 556, 723, 888, 1053, </a>
<a name="6872"><span class="lineNum">    6872 </span>            :     1218, 1383, 1548, 401, 567, 733, 898, 1063, 1228, 1393, 1558, 1723, 6, 231, </a>
<a name="6873"><span class="lineNum">    6873 </span>            :     449, 615, 780, 945, 1110, 1275, 1440, 1605, 62, 289, 508, 675, 840, 1005, </a>
<a name="6874"><span class="lineNum">    6874 </span>            :     1170, 1335, 1500, 1665, 122, 349, 182, 727, 892, 1057, 1222, 1387, 1552, 1717, </a>
<a name="6875"><span class="lineNum">    6875 </span>            :     0, 225, 442, 607, 772, 937, 1102, 1267, 1432, 1597, 54, 281, 500, 667, </a>
<a name="6876"><span class="lineNum">    6876 </span>            :     832, 997, 1162, 1327, 1492, 1657, 114, 341, 174, 393, 560, 564, 730, 895, </a>
<a name="6877"><span class="lineNum">    6877 </span>            :     1060, 1225, 1390, 1555, 1720, 3, 228, 445, 611, 776, 941, 1106, 1271, 1436, </a>
<a name="6878"><span class="lineNum">    6878 </span>            :     1601, 58, 285, 504, 671, 836, 1001, 1166, 1331, 1496, 1661, 118, 345, 178, </a>
<a name="6879"><span class="lineNum">    6879 </span>            :     397, 415, 580, 745, 910, 1075, 1240, 1405, 1570, 1735, 19, 245, 464, 631, </a>
<a name="6880"><span class="lineNum">    6880 </span>            :     796, 961, 1126, 1291, 1456, 1621, 78, 305, 524, 691, 856, 1021, 1186, 1351, </a>
<a name="6881"><span class="lineNum">    6881 </span>            :     1516, 1681, 138, 365, 197, 739, 904, 1069, 1234, 1399, 1564, 1729, 13, 239, </a>
<a name="6882"><span class="lineNum">    6882 </span>            :     457, 623, 788, 953, 1118, 1283, 1448, 1613, 70, 297, 516, 683, 848, 1013, </a>
<a name="6883"><span class="lineNum">    6883 </span>            :     1178, 1343, 1508, 1673, 130, 357, 189, 407, 573, 577, 742, 907, 1072, 1237, </a>
<a name="6884"><span class="lineNum">    6884 </span>            :     1402, 1567, 1732, 16, 242, 460, 627, 792, 957, 1122, 1287, 1452, 1617, 74, </a>
<a name="6885"><span class="lineNum">    6885 </span>            :     301, 520, 687, 852, 1017, 1182, 1347, 1512, 1677, 134, 361, 193, 411, </a>
<a name="6886"><span class="lineNum">    6886 </span>            :   };</a>
<a name="6887"><span class="lineNum">    6887 </span>            : </a>
<a name="6888"><span class="lineNum">    6888 </span><span class="lineNoCov">          0 :   static const char AsmStrsvreg[] = {</span></a>
<a name="6889"><span class="lineNum">    6889 </span>            :   /* 0 */ 'v', '1', '0', 0,</a>
<a name="6890"><span class="lineNum">    6890 </span>            :   /* 4 */ 'v', '2', '0', 0,</a>
<a name="6891"><span class="lineNum">    6891 </span>            :   /* 8 */ 'v', '3', '0', 0,</a>
<a name="6892"><span class="lineNum">    6892 </span>            :   /* 12 */ 'v', '0', 0,</a>
<a name="6893"><span class="lineNum">    6893 </span>            :   /* 15 */ 'v', '1', '1', 0,</a>
<a name="6894"><span class="lineNum">    6894 </span>            :   /* 19 */ 'v', '2', '1', 0,</a>
<a name="6895"><span class="lineNum">    6895 </span>            :   /* 23 */ 'v', '3', '1', 0,</a>
<a name="6896"><span class="lineNum">    6896 </span>            :   /* 27 */ 'v', '1', 0,</a>
<a name="6897"><span class="lineNum">    6897 </span>            :   /* 30 */ 'v', '1', '2', 0,</a>
<a name="6898"><span class="lineNum">    6898 </span>            :   /* 34 */ 'v', '2', '2', 0,</a>
<a name="6899"><span class="lineNum">    6899 </span>            :   /* 38 */ 'v', '2', 0,</a>
<a name="6900"><span class="lineNum">    6900 </span>            :   /* 41 */ 'v', '1', '3', 0,</a>
<a name="6901"><span class="lineNum">    6901 </span>            :   /* 45 */ 'v', '2', '3', 0,</a>
<a name="6902"><span class="lineNum">    6902 </span>            :   /* 49 */ 'v', '3', 0,</a>
<a name="6903"><span class="lineNum">    6903 </span>            :   /* 52 */ 'v', '1', '4', 0,</a>
<a name="6904"><span class="lineNum">    6904 </span>            :   /* 56 */ 'v', '2', '4', 0,</a>
<a name="6905"><span class="lineNum">    6905 </span>            :   /* 60 */ 'v', '4', 0,</a>
<a name="6906"><span class="lineNum">    6906 </span>            :   /* 63 */ 'v', '1', '5', 0,</a>
<a name="6907"><span class="lineNum">    6907 </span>            :   /* 67 */ 'v', '2', '5', 0,</a>
<a name="6908"><span class="lineNum">    6908 </span>            :   /* 71 */ 'v', '5', 0,</a>
<a name="6909"><span class="lineNum">    6909 </span>            :   /* 74 */ 'v', '1', '6', 0,</a>
<a name="6910"><span class="lineNum">    6910 </span>            :   /* 78 */ 'v', '2', '6', 0,</a>
<a name="6911"><span class="lineNum">    6911 </span>            :   /* 82 */ 'v', '6', 0,</a>
<a name="6912"><span class="lineNum">    6912 </span>            :   /* 85 */ 'v', '1', '7', 0,</a>
<a name="6913"><span class="lineNum">    6913 </span>            :   /* 89 */ 'v', '2', '7', 0,</a>
<a name="6914"><span class="lineNum">    6914 </span>            :   /* 93 */ 'v', '7', 0,</a>
<a name="6915"><span class="lineNum">    6915 </span>            :   /* 96 */ 'v', '1', '8', 0,</a>
<a name="6916"><span class="lineNum">    6916 </span>            :   /* 100 */ 'v', '2', '8', 0,</a>
<a name="6917"><span class="lineNum">    6917 </span>            :   /* 104 */ 'v', '8', 0,</a>
<a name="6918"><span class="lineNum">    6918 </span>            :   /* 107 */ 'v', '1', '9', 0,</a>
<a name="6919"><span class="lineNum">    6919 </span>            :   /* 111 */ 'v', '2', '9', 0,</a>
<a name="6920"><span class="lineNum">    6920 </span>            :   /* 115 */ 'v', '9', 0,</a>
<a name="6921"><span class="lineNum">    6921 </span>            :   };</a>
<a name="6922"><span class="lineNum">    6922 </span>            : </a>
<a name="6923"><span class="lineNum">    6923 </span><span class="lineNoCov">          0 :   static const uint16_t RegAsmOffsetvreg[] = {</span></a>
<a name="6924"><span class="lineNum">    6924 </span>            :     3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, </a>
<a name="6925"><span class="lineNum">    6925 </span>            :     3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, </a>
<a name="6926"><span class="lineNum">    6926 </span>            :     3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 12, 27, 38, </a>
<a name="6927"><span class="lineNum">    6927 </span>            :     49, 60, 71, 82, 93, 104, 115, 0, 15, 30, 41, 52, 63, 74, </a>
<a name="6928"><span class="lineNum">    6928 </span>            :     85, 96, 107, 4, 19, 34, 45, 56, 67, 78, 89, 100, 111, 8, </a>
<a name="6929"><span class="lineNum">    6929 </span>            :     23, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, </a>
<a name="6930"><span class="lineNum">    6930 </span>            :     3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, </a>
<a name="6931"><span class="lineNum">    6931 </span>            :     3, 3, 3, 3, 3, 12, 27, 38, 49, 60, 71, 82, 93, 104, </a>
<a name="6932"><span class="lineNum">    6932 </span>            :     115, 0, 15, 30, 41, 52, 63, 74, 85, 96, 107, 4, 19, 34, </a>
<a name="6933"><span class="lineNum">    6933 </span>            :     45, 56, 67, 78, 89, 100, 111, 8, 23, 3, 3, 3, 3, 3, </a>
<a name="6934"><span class="lineNum">    6934 </span>            :     3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, </a>
<a name="6935"><span class="lineNum">    6935 </span>            :     3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, </a>
<a name="6936"><span class="lineNum">    6936 </span>            :     3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, </a>
<a name="6937"><span class="lineNum">    6937 </span>            :     3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, </a>
<a name="6938"><span class="lineNum">    6938 </span>            :     3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, </a>
<a name="6939"><span class="lineNum">    6939 </span>            :     3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, </a>
<a name="6940"><span class="lineNum">    6940 </span>            :     3, 3, 3, 12, 27, 38, 49, 60, 71, 82, 93, 104, 115, 0, </a>
<a name="6941"><span class="lineNum">    6941 </span>            :     15, 30, 41, 52, 63, 74, 85, 96, 107, 4, 19, 34, 45, 56, </a>
<a name="6942"><span class="lineNum">    6942 </span>            :     67, 78, 89, 100, 111, 8, 23, 12, 27, 38, 49, 60, 71, 82, </a>
<a name="6943"><span class="lineNum">    6943 </span>            :     93, 104, 115, 0, 15, 30, 41, 52, 63, 74, 85, 96, 107, 4, </a>
<a name="6944"><span class="lineNum">    6944 </span>            :     19, 34, 45, 56, 67, 78, 89, 100, 111, 8, 23, 12, 27, 38, </a>
<a name="6945"><span class="lineNum">    6945 </span>            :     49, 60, 71, 82, 93, 104, 115, 0, 15, 30, 41, 52, 63, 74, </a>
<a name="6946"><span class="lineNum">    6946 </span>            :     85, 96, 107, 4, 19, 34, 45, 56, 67, 78, 89, 100, 111, 8, </a>
<a name="6947"><span class="lineNum">    6947 </span>            :     23, 12, 27, 38, 49, 60, 71, 82, 93, 104, 115, 0, 15, 30, </a>
<a name="6948"><span class="lineNum">    6948 </span>            :     41, 52, 63, 74, 85, 96, 107, 4, 19, 34, 45, 56, 67, 78, </a>
<a name="6949"><span class="lineNum">    6949 </span>            :     89, 100, 111, 8, 23, 12, 27, 38, 49, 60, 71, 82, 93, 104, </a>
<a name="6950"><span class="lineNum">    6950 </span>            :     115, 0, 15, 30, 41, 52, 63, 74, 85, 96, 107, 4, 19, 34, </a>
<a name="6951"><span class="lineNum">    6951 </span>            :     45, 56, 67, 78, 89, 100, 111, 8, 23, 12, 27, 38, 49, 60, </a>
<a name="6952"><span class="lineNum">    6952 </span>            :     71, 82, 93, 104, 115, 0, 15, 30, 41, 52, 63, 74, 85, 96, </a>
<a name="6953"><span class="lineNum">    6953 </span>            :     107, 4, 19, 34, 45, 56, 67, 78, 89, 100, 111, 8, 23, </a>
<a name="6954"><span class="lineNum">    6954 </span>            :   };</a>
<a name="6955"><span class="lineNum">    6955 </span>            : </a>
<a name="6956"><span class="lineNum">    6956 </span><span class="lineNoCov">          0 :   const uint16_t *RegAsmOffset;</span></a>
<a name="6957"><span class="lineNum">    6957 </span><span class="lineNoCov">          0 :   const char *AsmStrs;</span></a>
<a name="6958"><span class="lineNum">    6958 </span>            : </a>
<a name="6959"><span class="lineNum">    6959 </span><span class="lineNoCov">          0 :   switch(AltIdx) {</span></a>
<a name="6960"><span class="lineNum">    6960 </span>            :   default: // llvm_unreachable(&quot;Invalid register alt name index!&quot;);</a>
<a name="6961"><span class="lineNum">    6961 </span>            :   case AArch64_NoRegAltName:</a>
<a name="6962"><span class="lineNum">    6962 </span><span class="lineNoCov">          0 :     AsmStrs = AsmStrsNoRegAltName;</span></a>
<a name="6963"><span class="lineNum">    6963 </span><span class="lineNoCov">          0 :     RegAsmOffset = RegAsmOffsetNoRegAltName;</span></a>
<a name="6964"><span class="lineNum">    6964 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6965"><span class="lineNum">    6965 </span>            :   case AArch64_vreg:</a>
<a name="6966"><span class="lineNum">    6966 </span><span class="lineNoCov">          0 :     AsmStrs = AsmStrsvreg;</span></a>
<a name="6967"><span class="lineNum">    6967 </span><span class="lineNoCov">          0 :     RegAsmOffset = RegAsmOffsetvreg;</span></a>
<a name="6968"><span class="lineNum">    6968 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6969"><span class="lineNum">    6969 </span>            :   }</a>
<a name="6970"><span class="lineNum">    6970 </span>            :   //int i;</a>
<a name="6971"><span class="lineNum">    6971 </span>            :   //for (i = 0; i &lt; sizeof(RegAsmOffsetNoRegAltName)/2; i++)</a>
<a name="6972"><span class="lineNum">    6972 </span>            :   //     printf(&quot;%s = %u\n&quot;, AsmStrsNoRegAltName+RegAsmOffsetNoRegAltName[i], i + 1);</a>
<a name="6973"><span class="lineNum">    6973 </span>            :   //printf(&quot;*************************\n&quot;);</a>
<a name="6974"><span class="lineNum">    6974 </span>            :   //for (i = 0; i &lt; sizeof(RegAsmOffsetvreg)/2; i++)</a>
<a name="6975"><span class="lineNum">    6975 </span>            :   //     printf(&quot;%s = %u\n&quot;, AsmStrsvreg+RegAsmOffsetvreg[i], i + 1);</a>
<a name="6976"><span class="lineNum">    6976 </span>            :   //printf(&quot;-------------------------\n&quot;);</a>
<a name="6977"><span class="lineNum">    6977 </span><span class="lineNoCov">          0 :   return AsmStrs+RegAsmOffset[RegNo-1];</span></a>
<a name="6978"><span class="lineNum">    6978 </span>            : #else</a>
<a name="6979"><span class="lineNum">    6979 </span>            :   return NULL;</a>
<a name="6980"><span class="lineNum">    6980 </span>            : #endif</a>
<a name="6981"><span class="lineNum">    6981 </span>            : }</a>
<a name="6982"><span class="lineNum">    6982 </span>            : </a>
<a name="6983"><span class="lineNum">    6983 </span>            : #ifdef PRINT_ALIAS_INSTR</a>
<a name="6984"><span class="lineNum">    6984 </span>            : #undef PRINT_ALIAS_INSTR</a>
<a name="6985"><span class="lineNum">    6985 </span>            : </a>
<a name="6986"><span class="lineNum">    6986 </span><span class="lineNoCov">          0 : static void printCustomAliasOperand(MCInst *MI, unsigned OpIdx,</span></a>
<a name="6987"><span class="lineNum">    6987 </span>            :   unsigned PrintMethodIdx, SStream *OS, MCRegisterInfo *MRI)</a>
<a name="6988"><span class="lineNum">    6988 </span>            : {</a>
<a name="6989"><span class="lineNum">    6989 </span>            :   // printf(&quot;&gt;&gt;&gt;&gt; Method: %u, opIdx: %x\n&quot;, PrintMethodIdx, OpIdx);</a>
<a name="6990"><span class="lineNum">    6990 </span><span class="lineNoCov">          0 :   switch (PrintMethodIdx) {</span></a>
<a name="6991"><span class="lineNum">    6991 </span>            :   default:</a>
<a name="6992"><span class="lineNum">    6992 </span>            :     // llvm_unreachable(&quot;Unknown PrintMethod kind&quot;);</a>
<a name="6993"><span class="lineNum">    6993 </span>            :     break;</a>
<a name="6994"><span class="lineNum">    6994 </span><span class="lineNoCov">          0 :   case 0:</span></a>
<a name="6995"><span class="lineNum">    6995 </span><span class="lineNoCov">          0 :     printAddSubImm(MI, OpIdx, OS);</span></a>
<a name="6996"><span class="lineNum">    6996 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="6997"><span class="lineNum">    6997 </span><span class="lineNoCov">          0 :   case 1:</span></a>
<a name="6998"><span class="lineNum">    6998 </span><span class="lineNoCov">          0 :     printShifter(MI, OpIdx, OS);</span></a>
<a name="6999"><span class="lineNum">    6999 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="7000"><span class="lineNum">    7000 </span><span class="lineNoCov">          0 :   case 2:</span></a>
<a name="7001"><span class="lineNum">    7001 </span><span class="lineNoCov">          0 :     printArithExtend(MI, OpIdx, OS);</span></a>
<a name="7002"><span class="lineNum">    7002 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="7003"><span class="lineNum">    7003 </span><span class="lineNoCov">          0 :   case 3:</span></a>
<a name="7004"><span class="lineNum">    7004 </span><span class="lineNoCov">          0 :     printLogicalImm32(MI, OpIdx, OS);</span></a>
<a name="7005"><span class="lineNum">    7005 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="7006"><span class="lineNum">    7006 </span><span class="lineNoCov">          0 :   case 4:</span></a>
<a name="7007"><span class="lineNum">    7007 </span><span class="lineNoCov">          0 :     printLogicalImm64(MI, OpIdx, OS);</span></a>
<a name="7008"><span class="lineNum">    7008 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="7009"><span class="lineNum">    7009 </span><span class="lineNoCov">          0 :   case 5:</span></a>
<a name="7010"><span class="lineNum">    7010 </span><span class="lineNoCov">          0 :     printVRegOperand(MI, OpIdx, OS);</span></a>
<a name="7011"><span class="lineNum">    7011 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="7012"><span class="lineNum">    7012 </span><span class="lineNoCov">          0 :   case 6:</span></a>
<a name="7013"><span class="lineNum">    7013 </span><span class="lineNoCov">          0 :     printHexImm(MI, OpIdx, OS);</span></a>
<a name="7014"><span class="lineNum">    7014 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="7015"><span class="lineNum">    7015 </span><span class="lineNoCov">          0 :   case 7:</span></a>
<a name="7016"><span class="lineNum">    7016 </span><span class="lineNoCov">          0 :     printInverseCondCode(MI, OpIdx, OS);</span></a>
<a name="7017"><span class="lineNum">    7017 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="7018"><span class="lineNum">    7018 </span><span class="lineNoCov">          0 :   case 8:</span></a>
<a name="7019"><span class="lineNum">    7019 </span><span class="lineNoCov">          0 :     printVectorIndex(MI, OpIdx, OS);</span></a>
<a name="7020"><span class="lineNum">    7020 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="7021"><span class="lineNum">    7021 </span><span class="lineNoCov">          0 :   case 9:</span></a>
<a name="7022"><span class="lineNum">    7022 </span><span class="lineNoCov">          0 :     printTypedVectorList(MI, OpIdx, OS, 16, 'b', MRI);</span></a>
<a name="7023"><span class="lineNum">    7023 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="7024"><span class="lineNum">    7024 </span><span class="lineNoCov">          0 :   case 10:</span></a>
<a name="7025"><span class="lineNum">    7025 </span><span class="lineNoCov">          0 :     printTypedVectorList(MI, OpIdx, OS, 1, 'd', MRI);</span></a>
<a name="7026"><span class="lineNum">    7026 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="7027"><span class="lineNum">    7027 </span><span class="lineNoCov">          0 :   case 11:</span></a>
<a name="7028"><span class="lineNum">    7028 </span><span class="lineNoCov">          0 :     printTypedVectorList(MI, OpIdx, OS, 2, 'd', MRI);</span></a>
<a name="7029"><span class="lineNum">    7029 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="7030"><span class="lineNum">    7030 </span><span class="lineNoCov">          0 :   case 12:</span></a>
<a name="7031"><span class="lineNum">    7031 </span><span class="lineNoCov">          0 :     printTypedVectorList(MI, OpIdx, OS, 2, 's', MRI);</span></a>
<a name="7032"><span class="lineNum">    7032 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="7033"><span class="lineNum">    7033 </span><span class="lineNoCov">          0 :   case 13:</span></a>
<a name="7034"><span class="lineNum">    7034 </span><span class="lineNoCov">          0 :     printTypedVectorList(MI, OpIdx, OS, 4, 'h', MRI);</span></a>
<a name="7035"><span class="lineNum">    7035 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="7036"><span class="lineNum">    7036 </span><span class="lineNoCov">          0 :   case 14:</span></a>
<a name="7037"><span class="lineNum">    7037 </span><span class="lineNoCov">          0 :     printTypedVectorList(MI, OpIdx, OS, 4, 's', MRI);</span></a>
<a name="7038"><span class="lineNum">    7038 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="7039"><span class="lineNum">    7039 </span><span class="lineNoCov">          0 :   case 15:</span></a>
<a name="7040"><span class="lineNum">    7040 </span><span class="lineNoCov">          0 :     printTypedVectorList(MI, OpIdx, OS, 8, 'b', MRI);</span></a>
<a name="7041"><span class="lineNum">    7041 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="7042"><span class="lineNum">    7042 </span><span class="lineNoCov">          0 :   case 16:</span></a>
<a name="7043"><span class="lineNum">    7043 </span><span class="lineNoCov">          0 :     printTypedVectorList(MI, OpIdx, OS, 8, 'h', MRI);</span></a>
<a name="7044"><span class="lineNum">    7044 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="7045"><span class="lineNum">    7045 </span><span class="lineNoCov">          0 :   case 17:</span></a>
<a name="7046"><span class="lineNum">    7046 </span><span class="lineNoCov">          0 :     printTypedVectorList(MI, OpIdx, OS, 0, 'h', MRI);</span></a>
<a name="7047"><span class="lineNum">    7047 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="7048"><span class="lineNum">    7048 </span><span class="lineNoCov">          0 :   case 18:</span></a>
<a name="7049"><span class="lineNum">    7049 </span><span class="lineNoCov">          0 :     printTypedVectorList(MI, OpIdx, OS, 0, 's', MRI);</span></a>
<a name="7050"><span class="lineNum">    7050 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="7051"><span class="lineNum">    7051 </span><span class="lineNoCov">          0 :   case 19:</span></a>
<a name="7052"><span class="lineNum">    7052 </span><span class="lineNoCov">          0 :     printTypedVectorList(MI, OpIdx, OS, 0, 'd', MRI);</span></a>
<a name="7053"><span class="lineNum">    7053 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="7054"><span class="lineNum">    7054 </span><span class="lineNoCov">          0 :   case 20:</span></a>
<a name="7055"><span class="lineNum">    7055 </span><span class="lineNoCov">          0 :     printTypedVectorList(MI, OpIdx, OS, 0, 'b', MRI);</span></a>
<a name="7056"><span class="lineNum">    7056 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="7057"><span class="lineNum">    7057 </span><span class="lineNoCov">          0 :   case 21:</span></a>
<a name="7058"><span class="lineNum">    7058 </span><span class="lineNoCov">          0 :     printPrefetchOp(MI, OpIdx, OS);</span></a>
<a name="7059"><span class="lineNum">    7059 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="7060"><span class="lineNum">    7060 </span><span class="lineNoCov">          0 :   case 22:</span></a>
<a name="7061"><span class="lineNum">    7061 </span><span class="lineNoCov">          0 :     printSysCROperand(MI, OpIdx, OS);</span></a>
<a name="7062"><span class="lineNum">    7062 </span><span class="lineNoCov">          0 :     break;</span></a>
<a name="7063"><span class="lineNum">    7063 </span>            :   }</a>
<a name="7064"><span class="lineNum">    7064 </span><span class="lineNoCov">          0 : }</span></a>
<a name="7065"><span class="lineNum">    7065 </span>            : </a>
<a name="7066"><span class="lineNum">    7066 </span>            : static bool AArch64InstPrinterValidateMCOperand(</a>
<a name="7067"><span class="lineNum">    7067 </span>            :        MCOperand *MCOp, unsigned PredicateIndex)</a>
<a name="7068"><span class="lineNum">    7068 </span>            : {</a>
<a name="7069"><span class="lineNum">    7069 </span>            :   switch (PredicateIndex) {</a>
<a name="7070"><span class="lineNum">    7070 </span>            :   default:</a>
<a name="7071"><span class="lineNum">    7071 </span>            :     // llvm_unreachable(&quot;Unknown MCOperandPredicate kind&quot;);</a>
<a name="7072"><span class="lineNum">    7072 </span>            :   case 1: {</a>
<a name="7073"><span class="lineNum">    7073 </span>            :     return (MCOperand_isImm(MCOp) &amp;&amp;</a>
<a name="7074"><span class="lineNum">    7074 </span>            :            MCOperand_getImm(MCOp) != ARM64_CC_AL &amp;&amp;</a>
<a name="7075"><span class="lineNum">    7075 </span>            :            MCOperand_getImm(MCOp) != ARM64_CC_NV);</a>
<a name="7076"><span class="lineNum">    7076 </span>            :     }</a>
<a name="7077"><span class="lineNum">    7077 </span>            :   }</a>
<a name="7078"><span class="lineNum">    7078 </span>            : }</a>
<a name="7079"><span class="lineNum">    7079 </span>            : </a>
<a name="7080"><span class="lineNum">    7080 </span><span class="lineNoCov">          0 : static char *printAliasInstr(MCInst *MI, SStream *OS, void *info)</span></a>
<a name="7081"><span class="lineNum">    7081 </span>            : {</a>
<a name="7082"><span class="lineNum">    7082 </span>            :   #define GETREGCLASS_CONTAIN(_class, _reg) MCRegisterClass_contains(MCRegisterInfo_getRegClass(MRI, _class), MCOperand_getReg(MCInst_getOperand(MI, _reg)))</a>
<a name="7083"><span class="lineNum">    7083 </span><span class="lineNoCov">          0 :   const char *AsmString;</span></a>
<a name="7084"><span class="lineNum">    7084 </span><span class="lineNoCov">          0 :   char *tmp, *AsmMnem, *AsmOps, *c;</span></a>
<a name="7085"><span class="lineNum">    7085 </span><span class="lineNoCov">          0 :   int OpIdx, PrintMethodIdx;</span></a>
<a name="7086"><span class="lineNum">    7086 </span><span class="lineNoCov">          0 :   MCRegisterInfo *MRI = (MCRegisterInfo *)info;</span></a>
<a name="7087"><span class="lineNum">    7087 </span><span class="lineNoCov">          0 :   switch (MCInst_getOpcode(MI)) {</span></a>
<a name="7088"><span class="lineNum">    7088 </span><span class="lineNoCov">          0 :   default: return NULL;</span></a>
<a name="7089"><span class="lineNum">    7089 </span><span class="lineNoCov">          0 :   case AArch64_ADDSWri:</span></a>
<a name="7090"><span class="lineNum">    7090 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="7091"><span class="lineNum">    7091 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 0)) == AArch64_WZR &amp;&amp;</span></a>
<a name="7092"><span class="lineNum">    7092 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="7093"><span class="lineNum">    7093 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32spRegClassID, 1)) {</span></a>
<a name="7094"><span class="lineNum">    7094 </span>            :       // (ADDSWri WZR, GPR32sp:$src, addsub_shifted_imm32:$imm)</a>
<a name="7095"><span class="lineNum">    7095 </span><span class="lineNoCov">          0 :       AsmString = &quot;cmn $\x02, $\xFF\x03\x01&quot;;</span></a>
<a name="7096"><span class="lineNum">    7096 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7097"><span class="lineNum">    7097 </span>            :     }</a>
<a name="7098"><span class="lineNum">    7098 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="7099"><span class="lineNum">    7099 </span><span class="lineNoCov">          0 :   case AArch64_ADDSWrs:</span></a>
<a name="7100"><span class="lineNum">    7100 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="7101"><span class="lineNum">    7101 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 0)) == AArch64_WZR &amp;&amp;</span></a>
<a name="7102"><span class="lineNum">    7102 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="7103"><span class="lineNum">    7103 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 1) &amp;&amp;</span></a>
<a name="7104"><span class="lineNum">    7104 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="7105"><span class="lineNum">    7105 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 2) &amp;&amp;</span></a>
<a name="7106"><span class="lineNum">    7106 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="7107"><span class="lineNum">    7107 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="7108"><span class="lineNum">    7108 </span>            :       // (ADDSWrs WZR, GPR32:$src1, GPR32:$src2, 0)</a>
<a name="7109"><span class="lineNum">    7109 </span><span class="lineNoCov">          0 :       AsmString = &quot;cmn $\x02, $\x03&quot;;</span></a>
<a name="7110"><span class="lineNum">    7110 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7111"><span class="lineNum">    7111 </span>            :     }</a>
<a name="7112"><span class="lineNum">    7112 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="7113"><span class="lineNum">    7113 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 0)) == AArch64_WZR &amp;&amp;</span></a>
<a name="7114"><span class="lineNum">    7114 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="7115"><span class="lineNum">    7115 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 1) &amp;&amp;</span></a>
<a name="7116"><span class="lineNum">    7116 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="7117"><span class="lineNum">    7117 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 2)) {</span></a>
<a name="7118"><span class="lineNum">    7118 </span>            :       // (ADDSWrs WZR, GPR32:$src1, GPR32:$src2, arith_shift32:$sh)</a>
<a name="7119"><span class="lineNum">    7119 </span><span class="lineNoCov">          0 :       AsmString = &quot;cmn $\x02, $\x03$\xFF\x04\x02&quot;;</span></a>
<a name="7120"><span class="lineNum">    7120 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7121"><span class="lineNum">    7121 </span>            :     }</a>
<a name="7122"><span class="lineNum">    7122 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="7123"><span class="lineNum">    7123 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="7124"><span class="lineNum">    7124 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="7125"><span class="lineNum">    7125 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="7126"><span class="lineNum">    7126 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 1) &amp;&amp;</span></a>
<a name="7127"><span class="lineNum">    7127 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="7128"><span class="lineNum">    7128 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 2) &amp;&amp;</span></a>
<a name="7129"><span class="lineNum">    7129 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="7130"><span class="lineNum">    7130 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="7131"><span class="lineNum">    7131 </span>            :       // (ADDSWrs GPR32:$dst, GPR32:$src1, GPR32:$src2, 0)</a>
<a name="7132"><span class="lineNum">    7132 </span><span class="lineNoCov">          0 :       AsmString = &quot;adds $\x01, $\x02, $\x03&quot;;</span></a>
<a name="7133"><span class="lineNum">    7133 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7134"><span class="lineNum">    7134 </span>            :     }</a>
<a name="7135"><span class="lineNum">    7135 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="7136"><span class="lineNum">    7136 </span><span class="lineNoCov">          0 :   case AArch64_ADDSWrx:</span></a>
<a name="7137"><span class="lineNum">    7137 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="7138"><span class="lineNum">    7138 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 0)) == AArch64_WZR &amp;&amp;</span></a>
<a name="7139"><span class="lineNum">    7139 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="7140"><span class="lineNum">    7140 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32sponlyRegClassID, 1) &amp;&amp;</span></a>
<a name="7141"><span class="lineNum">    7141 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="7142"><span class="lineNum">    7142 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 2) &amp;&amp;</span></a>
<a name="7143"><span class="lineNum">    7143 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="7144"><span class="lineNum">    7144 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 16) {</span></a>
<a name="7145"><span class="lineNum">    7145 </span>            :       // (ADDSWrx WZR, GPR32sponly:$src1, GPR32:$src2, 16)</a>
<a name="7146"><span class="lineNum">    7146 </span><span class="lineNoCov">          0 :       AsmString = &quot;cmn $\x02, $\x03&quot;;</span></a>
<a name="7147"><span class="lineNum">    7147 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7148"><span class="lineNum">    7148 </span>            :     }</a>
<a name="7149"><span class="lineNum">    7149 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="7150"><span class="lineNum">    7150 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 0)) == AArch64_WZR &amp;&amp;</span></a>
<a name="7151"><span class="lineNum">    7151 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="7152"><span class="lineNum">    7152 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32spRegClassID, 1) &amp;&amp;</span></a>
<a name="7153"><span class="lineNum">    7153 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="7154"><span class="lineNum">    7154 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 2)) {</span></a>
<a name="7155"><span class="lineNum">    7155 </span>            :       // (ADDSWrx WZR, GPR32sp:$src1, GPR32:$src2, arith_extend:$sh)</a>
<a name="7156"><span class="lineNum">    7156 </span><span class="lineNoCov">          0 :       AsmString = &quot;cmn $\x02, $\x03$\xFF\x04\x03&quot;;</span></a>
<a name="7157"><span class="lineNum">    7157 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7158"><span class="lineNum">    7158 </span>            :     }</a>
<a name="7159"><span class="lineNum">    7159 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="7160"><span class="lineNum">    7160 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="7161"><span class="lineNum">    7161 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="7162"><span class="lineNum">    7162 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="7163"><span class="lineNum">    7163 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32sponlyRegClassID, 1) &amp;&amp;</span></a>
<a name="7164"><span class="lineNum">    7164 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="7165"><span class="lineNum">    7165 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 2) &amp;&amp;</span></a>
<a name="7166"><span class="lineNum">    7166 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="7167"><span class="lineNum">    7167 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 16) {</span></a>
<a name="7168"><span class="lineNum">    7168 </span>            :       // (ADDSWrx GPR32:$dst, GPR32sponly:$src1, GPR32:$src2, 16)</a>
<a name="7169"><span class="lineNum">    7169 </span><span class="lineNoCov">          0 :       AsmString = &quot;adds $\x01, $\x02, $\x03&quot;;</span></a>
<a name="7170"><span class="lineNum">    7170 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7171"><span class="lineNum">    7171 </span>            :     }</a>
<a name="7172"><span class="lineNum">    7172 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="7173"><span class="lineNum">    7173 </span><span class="lineNoCov">          0 :   case AArch64_ADDSXri:</span></a>
<a name="7174"><span class="lineNum">    7174 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="7175"><span class="lineNum">    7175 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 0)) == AArch64_XZR &amp;&amp;</span></a>
<a name="7176"><span class="lineNum">    7176 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="7177"><span class="lineNum">    7177 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1)) {</span></a>
<a name="7178"><span class="lineNum">    7178 </span>            :       // (ADDSXri XZR, GPR64sp:$src, addsub_shifted_imm64:$imm)</a>
<a name="7179"><span class="lineNum">    7179 </span><span class="lineNoCov">          0 :       AsmString = &quot;cmn $\x02, $\xFF\x03\x01&quot;;</span></a>
<a name="7180"><span class="lineNum">    7180 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7181"><span class="lineNum">    7181 </span>            :     }</a>
<a name="7182"><span class="lineNum">    7182 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="7183"><span class="lineNum">    7183 </span><span class="lineNoCov">          0 :   case AArch64_ADDSXrs:</span></a>
<a name="7184"><span class="lineNum">    7184 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="7185"><span class="lineNum">    7185 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 0)) == AArch64_XZR &amp;&amp;</span></a>
<a name="7186"><span class="lineNum">    7186 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="7187"><span class="lineNum">    7187 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 1) &amp;&amp;</span></a>
<a name="7188"><span class="lineNum">    7188 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="7189"><span class="lineNum">    7189 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2) &amp;&amp;</span></a>
<a name="7190"><span class="lineNum">    7190 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="7191"><span class="lineNum">    7191 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="7192"><span class="lineNum">    7192 </span>            :       // (ADDSXrs XZR, GPR64:$src1, GPR64:$src2, 0)</a>
<a name="7193"><span class="lineNum">    7193 </span><span class="lineNoCov">          0 :       AsmString = &quot;cmn $\x02, $\x03&quot;;</span></a>
<a name="7194"><span class="lineNum">    7194 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7195"><span class="lineNum">    7195 </span>            :     }</a>
<a name="7196"><span class="lineNum">    7196 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="7197"><span class="lineNum">    7197 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 0)) == AArch64_XZR &amp;&amp;</span></a>
<a name="7198"><span class="lineNum">    7198 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="7199"><span class="lineNum">    7199 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 1) &amp;&amp;</span></a>
<a name="7200"><span class="lineNum">    7200 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="7201"><span class="lineNum">    7201 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2)) {</span></a>
<a name="7202"><span class="lineNum">    7202 </span>            :       // (ADDSXrs XZR, GPR64:$src1, GPR64:$src2, arith_shift64:$sh)</a>
<a name="7203"><span class="lineNum">    7203 </span><span class="lineNoCov">          0 :       AsmString = &quot;cmn $\x02, $\x03$\xFF\x04\x02&quot;;</span></a>
<a name="7204"><span class="lineNum">    7204 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7205"><span class="lineNum">    7205 </span>            :     }</a>
<a name="7206"><span class="lineNum">    7206 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="7207"><span class="lineNum">    7207 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="7208"><span class="lineNum">    7208 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="7209"><span class="lineNum">    7209 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="7210"><span class="lineNum">    7210 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 1) &amp;&amp;</span></a>
<a name="7211"><span class="lineNum">    7211 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="7212"><span class="lineNum">    7212 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2) &amp;&amp;</span></a>
<a name="7213"><span class="lineNum">    7213 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="7214"><span class="lineNum">    7214 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="7215"><span class="lineNum">    7215 </span>            :       // (ADDSXrs GPR64:$dst, GPR64:$src1, GPR64:$src2, 0)</a>
<a name="7216"><span class="lineNum">    7216 </span><span class="lineNoCov">          0 :       AsmString = &quot;adds $\x01, $\x02, $\x03&quot;;</span></a>
<a name="7217"><span class="lineNum">    7217 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7218"><span class="lineNum">    7218 </span>            :     }</a>
<a name="7219"><span class="lineNum">    7219 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="7220"><span class="lineNum">    7220 </span><span class="lineNoCov">          0 :   case AArch64_ADDSXrx:</span></a>
<a name="7221"><span class="lineNum">    7221 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="7222"><span class="lineNum">    7222 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 0)) == AArch64_XZR &amp;&amp;</span></a>
<a name="7223"><span class="lineNum">    7223 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="7224"><span class="lineNum">    7224 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="7225"><span class="lineNum">    7225 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="7226"><span class="lineNum">    7226 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 2)) {</span></a>
<a name="7227"><span class="lineNum">    7227 </span>            :       // (ADDSXrx XZR, GPR64sp:$src1, GPR32:$src2, arith_extend:$sh)</a>
<a name="7228"><span class="lineNum">    7228 </span><span class="lineNoCov">          0 :       AsmString = &quot;cmn $\x02, $\x03$\xFF\x04\x03&quot;;</span></a>
<a name="7229"><span class="lineNum">    7229 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7230"><span class="lineNum">    7230 </span>            :     }</a>
<a name="7231"><span class="lineNum">    7231 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="7232"><span class="lineNum">    7232 </span><span class="lineNoCov">          0 :   case AArch64_ADDSXrx64:</span></a>
<a name="7233"><span class="lineNum">    7233 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="7234"><span class="lineNum">    7234 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 0)) == AArch64_XZR &amp;&amp;</span></a>
<a name="7235"><span class="lineNum">    7235 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="7236"><span class="lineNum">    7236 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64sponlyRegClassID, 1) &amp;&amp;</span></a>
<a name="7237"><span class="lineNum">    7237 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="7238"><span class="lineNum">    7238 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2) &amp;&amp;</span></a>
<a name="7239"><span class="lineNum">    7239 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="7240"><span class="lineNum">    7240 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 24) {</span></a>
<a name="7241"><span class="lineNum">    7241 </span>            :       // (ADDSXrx64 XZR, GPR64sponly:$src1, GPR64:$src2, 24)</a>
<a name="7242"><span class="lineNum">    7242 </span><span class="lineNoCov">          0 :       AsmString = &quot;cmn $\x02, $\x03&quot;;</span></a>
<a name="7243"><span class="lineNum">    7243 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7244"><span class="lineNum">    7244 </span>            :     }</a>
<a name="7245"><span class="lineNum">    7245 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="7246"><span class="lineNum">    7246 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 0)) == AArch64_XZR &amp;&amp;</span></a>
<a name="7247"><span class="lineNum">    7247 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="7248"><span class="lineNum">    7248 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="7249"><span class="lineNum">    7249 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="7250"><span class="lineNum">    7250 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2)) {</span></a>
<a name="7251"><span class="lineNum">    7251 </span>            :       // (ADDSXrx64 XZR, GPR64sp:$src1, GPR64:$src2, arith_extendlsl64:$sh)</a>
<a name="7252"><span class="lineNum">    7252 </span><span class="lineNoCov">          0 :       AsmString = &quot;cmn $\x02, $\x03$\xFF\x04\x03&quot;;</span></a>
<a name="7253"><span class="lineNum">    7253 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7254"><span class="lineNum">    7254 </span>            :     }</a>
<a name="7255"><span class="lineNum">    7255 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="7256"><span class="lineNum">    7256 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="7257"><span class="lineNum">    7257 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="7258"><span class="lineNum">    7258 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="7259"><span class="lineNum">    7259 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64sponlyRegClassID, 1) &amp;&amp;</span></a>
<a name="7260"><span class="lineNum">    7260 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="7261"><span class="lineNum">    7261 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2) &amp;&amp;</span></a>
<a name="7262"><span class="lineNum">    7262 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="7263"><span class="lineNum">    7263 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 24) {</span></a>
<a name="7264"><span class="lineNum">    7264 </span>            :       // (ADDSXrx64 GPR64:$dst, GPR64sponly:$src1, GPR64:$src2, 24)</a>
<a name="7265"><span class="lineNum">    7265 </span><span class="lineNoCov">          0 :       AsmString = &quot;adds $\x01, $\x02, $\x03&quot;;</span></a>
<a name="7266"><span class="lineNum">    7266 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7267"><span class="lineNum">    7267 </span>            :     }</a>
<a name="7268"><span class="lineNum">    7268 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="7269"><span class="lineNum">    7269 </span><span class="lineNoCov">          0 :   case AArch64_ADDWri:</span></a>
<a name="7270"><span class="lineNum">    7270 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="7271"><span class="lineNum">    7271 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="7272"><span class="lineNum">    7272 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32sponlyRegClassID, 0) &amp;&amp;</span></a>
<a name="7273"><span class="lineNum">    7273 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="7274"><span class="lineNum">    7274 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32spRegClassID, 1) &amp;&amp;</span></a>
<a name="7275"><span class="lineNum">    7275 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="7276"><span class="lineNum">    7276 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0 &amp;&amp;</span></a>
<a name="7277"><span class="lineNum">    7277 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="7278"><span class="lineNum">    7278 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="7279"><span class="lineNum">    7279 </span>            :       // (ADDWri GPR32sponly:$dst, GPR32sp:$src, 0, 0)</a>
<a name="7280"><span class="lineNum">    7280 </span><span class="lineNoCov">          0 :       AsmString = &quot;mov $\x01, $\x02&quot;;</span></a>
<a name="7281"><span class="lineNum">    7281 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7282"><span class="lineNum">    7282 </span>            :     }</a>
<a name="7283"><span class="lineNum">    7283 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="7284"><span class="lineNum">    7284 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="7285"><span class="lineNum">    7285 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32spRegClassID, 0) &amp;&amp;</span></a>
<a name="7286"><span class="lineNum">    7286 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="7287"><span class="lineNum">    7287 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32sponlyRegClassID, 1) &amp;&amp;</span></a>
<a name="7288"><span class="lineNum">    7288 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="7289"><span class="lineNum">    7289 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0 &amp;&amp;</span></a>
<a name="7290"><span class="lineNum">    7290 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="7291"><span class="lineNum">    7291 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="7292"><span class="lineNum">    7292 </span>            :       // (ADDWri GPR32sp:$dst, GPR32sponly:$src, 0, 0)</a>
<a name="7293"><span class="lineNum">    7293 </span><span class="lineNoCov">          0 :       AsmString = &quot;mov $\x01, $\x02&quot;;</span></a>
<a name="7294"><span class="lineNum">    7294 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7295"><span class="lineNum">    7295 </span>            :     }</a>
<a name="7296"><span class="lineNum">    7296 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="7297"><span class="lineNum">    7297 </span><span class="lineNoCov">          0 :   case AArch64_ADDWrs:</span></a>
<a name="7298"><span class="lineNum">    7298 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="7299"><span class="lineNum">    7299 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="7300"><span class="lineNum">    7300 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="7301"><span class="lineNum">    7301 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="7302"><span class="lineNum">    7302 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 1) &amp;&amp;</span></a>
<a name="7303"><span class="lineNum">    7303 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="7304"><span class="lineNum">    7304 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 2) &amp;&amp;</span></a>
<a name="7305"><span class="lineNum">    7305 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="7306"><span class="lineNum">    7306 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="7307"><span class="lineNum">    7307 </span>            :       // (ADDWrs GPR32:$dst, GPR32:$src1, GPR32:$src2, 0)</a>
<a name="7308"><span class="lineNum">    7308 </span><span class="lineNoCov">          0 :       AsmString = &quot;add $\x01, $\x02, $\x03&quot;;</span></a>
<a name="7309"><span class="lineNum">    7309 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7310"><span class="lineNum">    7310 </span>            :     }</a>
<a name="7311"><span class="lineNum">    7311 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="7312"><span class="lineNum">    7312 </span><span class="lineNoCov">          0 :   case AArch64_ADDWrx:</span></a>
<a name="7313"><span class="lineNum">    7313 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="7314"><span class="lineNum">    7314 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="7315"><span class="lineNum">    7315 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32sponlyRegClassID, 0) &amp;&amp;</span></a>
<a name="7316"><span class="lineNum">    7316 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="7317"><span class="lineNum">    7317 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32spRegClassID, 1) &amp;&amp;</span></a>
<a name="7318"><span class="lineNum">    7318 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="7319"><span class="lineNum">    7319 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 2) &amp;&amp;</span></a>
<a name="7320"><span class="lineNum">    7320 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="7321"><span class="lineNum">    7321 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 16) {</span></a>
<a name="7322"><span class="lineNum">    7322 </span>            :       // (ADDWrx GPR32sponly:$dst, GPR32sp:$src1, GPR32:$src2, 16)</a>
<a name="7323"><span class="lineNum">    7323 </span><span class="lineNoCov">          0 :       AsmString = &quot;add $\x01, $\x02, $\x03&quot;;</span></a>
<a name="7324"><span class="lineNum">    7324 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7325"><span class="lineNum">    7325 </span>            :     }</a>
<a name="7326"><span class="lineNum">    7326 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="7327"><span class="lineNum">    7327 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="7328"><span class="lineNum">    7328 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32spRegClassID, 0) &amp;&amp;</span></a>
<a name="7329"><span class="lineNum">    7329 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="7330"><span class="lineNum">    7330 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32sponlyRegClassID, 1) &amp;&amp;</span></a>
<a name="7331"><span class="lineNum">    7331 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="7332"><span class="lineNum">    7332 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 2) &amp;&amp;</span></a>
<a name="7333"><span class="lineNum">    7333 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="7334"><span class="lineNum">    7334 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 16) {</span></a>
<a name="7335"><span class="lineNum">    7335 </span>            :       // (ADDWrx GPR32sp:$dst, GPR32sponly:$src1, GPR32:$src2, 16)</a>
<a name="7336"><span class="lineNum">    7336 </span><span class="lineNoCov">          0 :       AsmString = &quot;add $\x01, $\x02, $\x03&quot;;</span></a>
<a name="7337"><span class="lineNum">    7337 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7338"><span class="lineNum">    7338 </span>            :     }</a>
<a name="7339"><span class="lineNum">    7339 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="7340"><span class="lineNum">    7340 </span><span class="lineNoCov">          0 :   case AArch64_ADDXri:</span></a>
<a name="7341"><span class="lineNum">    7341 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="7342"><span class="lineNum">    7342 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="7343"><span class="lineNum">    7343 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64sponlyRegClassID, 0) &amp;&amp;</span></a>
<a name="7344"><span class="lineNum">    7344 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="7345"><span class="lineNum">    7345 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="7346"><span class="lineNum">    7346 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="7347"><span class="lineNum">    7347 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0 &amp;&amp;</span></a>
<a name="7348"><span class="lineNum">    7348 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="7349"><span class="lineNum">    7349 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="7350"><span class="lineNum">    7350 </span>            :       // (ADDXri GPR64sponly:$dst, GPR64sp:$src, 0, 0)</a>
<a name="7351"><span class="lineNum">    7351 </span><span class="lineNoCov">          0 :       AsmString = &quot;mov $\x01, $\x02&quot;;</span></a>
<a name="7352"><span class="lineNum">    7352 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7353"><span class="lineNum">    7353 </span>            :     }</a>
<a name="7354"><span class="lineNum">    7354 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="7355"><span class="lineNum">    7355 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="7356"><span class="lineNum">    7356 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="7357"><span class="lineNum">    7357 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="7358"><span class="lineNum">    7358 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64sponlyRegClassID, 1) &amp;&amp;</span></a>
<a name="7359"><span class="lineNum">    7359 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="7360"><span class="lineNum">    7360 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0 &amp;&amp;</span></a>
<a name="7361"><span class="lineNum">    7361 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="7362"><span class="lineNum">    7362 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="7363"><span class="lineNum">    7363 </span>            :       // (ADDXri GPR64sp:$dst, GPR64sponly:$src, 0, 0)</a>
<a name="7364"><span class="lineNum">    7364 </span><span class="lineNoCov">          0 :       AsmString = &quot;mov $\x01, $\x02&quot;;</span></a>
<a name="7365"><span class="lineNum">    7365 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7366"><span class="lineNum">    7366 </span>            :     }</a>
<a name="7367"><span class="lineNum">    7367 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="7368"><span class="lineNum">    7368 </span><span class="lineNoCov">          0 :   case AArch64_ADDXrs:</span></a>
<a name="7369"><span class="lineNum">    7369 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="7370"><span class="lineNum">    7370 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="7371"><span class="lineNum">    7371 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="7372"><span class="lineNum">    7372 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="7373"><span class="lineNum">    7373 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 1) &amp;&amp;</span></a>
<a name="7374"><span class="lineNum">    7374 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="7375"><span class="lineNum">    7375 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2) &amp;&amp;</span></a>
<a name="7376"><span class="lineNum">    7376 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="7377"><span class="lineNum">    7377 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="7378"><span class="lineNum">    7378 </span>            :       // (ADDXrs GPR64:$dst, GPR64:$src1, GPR64:$src2, 0)</a>
<a name="7379"><span class="lineNum">    7379 </span><span class="lineNoCov">          0 :       AsmString = &quot;add $\x01, $\x02, $\x03&quot;;</span></a>
<a name="7380"><span class="lineNum">    7380 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7381"><span class="lineNum">    7381 </span>            :     }</a>
<a name="7382"><span class="lineNum">    7382 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="7383"><span class="lineNum">    7383 </span><span class="lineNoCov">          0 :   case AArch64_ADDXrx64:</span></a>
<a name="7384"><span class="lineNum">    7384 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="7385"><span class="lineNum">    7385 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="7386"><span class="lineNum">    7386 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64sponlyRegClassID, 0) &amp;&amp;</span></a>
<a name="7387"><span class="lineNum">    7387 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="7388"><span class="lineNum">    7388 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="7389"><span class="lineNum">    7389 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="7390"><span class="lineNum">    7390 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2) &amp;&amp;</span></a>
<a name="7391"><span class="lineNum">    7391 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="7392"><span class="lineNum">    7392 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 24) {</span></a>
<a name="7393"><span class="lineNum">    7393 </span>            :       // (ADDXrx64 GPR64sponly:$dst, GPR64sp:$src1, GPR64:$src2, 24)</a>
<a name="7394"><span class="lineNum">    7394 </span><span class="lineNoCov">          0 :       AsmString = &quot;add $\x01, $\x02, $\x03&quot;;</span></a>
<a name="7395"><span class="lineNum">    7395 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7396"><span class="lineNum">    7396 </span>            :     }</a>
<a name="7397"><span class="lineNum">    7397 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="7398"><span class="lineNum">    7398 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="7399"><span class="lineNum">    7399 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="7400"><span class="lineNum">    7400 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="7401"><span class="lineNum">    7401 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64sponlyRegClassID, 1) &amp;&amp;</span></a>
<a name="7402"><span class="lineNum">    7402 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="7403"><span class="lineNum">    7403 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2) &amp;&amp;</span></a>
<a name="7404"><span class="lineNum">    7404 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="7405"><span class="lineNum">    7405 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 24) {</span></a>
<a name="7406"><span class="lineNum">    7406 </span>            :       // (ADDXrx64 GPR64sp:$dst, GPR64sponly:$src1, GPR64:$src2, 24)</a>
<a name="7407"><span class="lineNum">    7407 </span><span class="lineNoCov">          0 :       AsmString = &quot;add $\x01, $\x02, $\x03&quot;;</span></a>
<a name="7408"><span class="lineNum">    7408 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7409"><span class="lineNum">    7409 </span>            :     }</a>
<a name="7410"><span class="lineNum">    7410 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="7411"><span class="lineNum">    7411 </span><span class="lineNoCov">          0 :   case AArch64_ANDSWri:</span></a>
<a name="7412"><span class="lineNum">    7412 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="7413"><span class="lineNum">    7413 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 0)) == AArch64_WZR &amp;&amp;</span></a>
<a name="7414"><span class="lineNum">    7414 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="7415"><span class="lineNum">    7415 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 1)) {</span></a>
<a name="7416"><span class="lineNum">    7416 </span>            :       // (ANDSWri WZR, GPR32:$src1, logical_imm32:$src2)</a>
<a name="7417"><span class="lineNum">    7417 </span><span class="lineNoCov">          0 :       AsmString = &quot;tst $\x02, $\xFF\x03\x04&quot;;</span></a>
<a name="7418"><span class="lineNum">    7418 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7419"><span class="lineNum">    7419 </span>            :     }</a>
<a name="7420"><span class="lineNum">    7420 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="7421"><span class="lineNum">    7421 </span><span class="lineNoCov">          0 :   case AArch64_ANDSWrs:</span></a>
<a name="7422"><span class="lineNum">    7422 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="7423"><span class="lineNum">    7423 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 0)) == AArch64_WZR &amp;&amp;</span></a>
<a name="7424"><span class="lineNum">    7424 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="7425"><span class="lineNum">    7425 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 1) &amp;&amp;</span></a>
<a name="7426"><span class="lineNum">    7426 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="7427"><span class="lineNum">    7427 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 2) &amp;&amp;</span></a>
<a name="7428"><span class="lineNum">    7428 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="7429"><span class="lineNum">    7429 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="7430"><span class="lineNum">    7430 </span>            :       // (ANDSWrs WZR, GPR32:$src1, GPR32:$src2, 0)</a>
<a name="7431"><span class="lineNum">    7431 </span><span class="lineNoCov">          0 :       AsmString = &quot;tst $\x02, $\x03&quot;;</span></a>
<a name="7432"><span class="lineNum">    7432 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7433"><span class="lineNum">    7433 </span>            :     }</a>
<a name="7434"><span class="lineNum">    7434 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="7435"><span class="lineNum">    7435 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 0)) == AArch64_WZR &amp;&amp;</span></a>
<a name="7436"><span class="lineNum">    7436 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="7437"><span class="lineNum">    7437 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 1) &amp;&amp;</span></a>
<a name="7438"><span class="lineNum">    7438 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="7439"><span class="lineNum">    7439 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 2)) {</span></a>
<a name="7440"><span class="lineNum">    7440 </span>            :       // (ANDSWrs WZR, GPR32:$src1, GPR32:$src2, logical_shift32:$sh)</a>
<a name="7441"><span class="lineNum">    7441 </span><span class="lineNoCov">          0 :       AsmString = &quot;tst $\x02, $\x03$\xFF\x04\x02&quot;;</span></a>
<a name="7442"><span class="lineNum">    7442 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7443"><span class="lineNum">    7443 </span>            :     }</a>
<a name="7444"><span class="lineNum">    7444 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="7445"><span class="lineNum">    7445 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="7446"><span class="lineNum">    7446 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="7447"><span class="lineNum">    7447 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="7448"><span class="lineNum">    7448 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 1) &amp;&amp;</span></a>
<a name="7449"><span class="lineNum">    7449 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="7450"><span class="lineNum">    7450 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 2) &amp;&amp;</span></a>
<a name="7451"><span class="lineNum">    7451 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="7452"><span class="lineNum">    7452 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="7453"><span class="lineNum">    7453 </span>            :       // (ANDSWrs GPR32:$dst, GPR32:$src1, GPR32:$src2, 0)</a>
<a name="7454"><span class="lineNum">    7454 </span><span class="lineNoCov">          0 :       AsmString = &quot;ands $\x01, $\x02, $\x03&quot;;</span></a>
<a name="7455"><span class="lineNum">    7455 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7456"><span class="lineNum">    7456 </span>            :     }</a>
<a name="7457"><span class="lineNum">    7457 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="7458"><span class="lineNum">    7458 </span><span class="lineNoCov">          0 :   case AArch64_ANDSXri:</span></a>
<a name="7459"><span class="lineNum">    7459 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="7460"><span class="lineNum">    7460 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 0)) == AArch64_XZR &amp;&amp;</span></a>
<a name="7461"><span class="lineNum">    7461 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="7462"><span class="lineNum">    7462 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 1)) {</span></a>
<a name="7463"><span class="lineNum">    7463 </span>            :       // (ANDSXri XZR, GPR64:$src1, logical_imm64:$src2)</a>
<a name="7464"><span class="lineNum">    7464 </span><span class="lineNoCov">          0 :       AsmString = &quot;tst $\x02, $\xFF\x03\x05&quot;;</span></a>
<a name="7465"><span class="lineNum">    7465 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7466"><span class="lineNum">    7466 </span>            :     }</a>
<a name="7467"><span class="lineNum">    7467 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="7468"><span class="lineNum">    7468 </span><span class="lineNoCov">          0 :   case AArch64_ANDSXrs:</span></a>
<a name="7469"><span class="lineNum">    7469 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="7470"><span class="lineNum">    7470 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 0)) == AArch64_XZR &amp;&amp;</span></a>
<a name="7471"><span class="lineNum">    7471 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="7472"><span class="lineNum">    7472 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 1) &amp;&amp;</span></a>
<a name="7473"><span class="lineNum">    7473 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="7474"><span class="lineNum">    7474 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2) &amp;&amp;</span></a>
<a name="7475"><span class="lineNum">    7475 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="7476"><span class="lineNum">    7476 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="7477"><span class="lineNum">    7477 </span>            :       // (ANDSXrs XZR, GPR64:$src1, GPR64:$src2, 0)</a>
<a name="7478"><span class="lineNum">    7478 </span><span class="lineNoCov">          0 :       AsmString = &quot;tst $\x02, $\x03&quot;;</span></a>
<a name="7479"><span class="lineNum">    7479 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7480"><span class="lineNum">    7480 </span>            :     }</a>
<a name="7481"><span class="lineNum">    7481 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="7482"><span class="lineNum">    7482 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 0)) == AArch64_XZR &amp;&amp;</span></a>
<a name="7483"><span class="lineNum">    7483 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="7484"><span class="lineNum">    7484 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 1) &amp;&amp;</span></a>
<a name="7485"><span class="lineNum">    7485 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="7486"><span class="lineNum">    7486 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2)) {</span></a>
<a name="7487"><span class="lineNum">    7487 </span>            :       // (ANDSXrs XZR, GPR64:$src1, GPR64:$src2, logical_shift64:$sh)</a>
<a name="7488"><span class="lineNum">    7488 </span><span class="lineNoCov">          0 :       AsmString = &quot;tst $\x02, $\x03$\xFF\x04\x02&quot;;</span></a>
<a name="7489"><span class="lineNum">    7489 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7490"><span class="lineNum">    7490 </span>            :     }</a>
<a name="7491"><span class="lineNum">    7491 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="7492"><span class="lineNum">    7492 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="7493"><span class="lineNum">    7493 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="7494"><span class="lineNum">    7494 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="7495"><span class="lineNum">    7495 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 1) &amp;&amp;</span></a>
<a name="7496"><span class="lineNum">    7496 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="7497"><span class="lineNum">    7497 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2) &amp;&amp;</span></a>
<a name="7498"><span class="lineNum">    7498 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="7499"><span class="lineNum">    7499 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="7500"><span class="lineNum">    7500 </span>            :       // (ANDSXrs GPR64:$dst, GPR64:$src1, GPR64:$src2, 0)</a>
<a name="7501"><span class="lineNum">    7501 </span><span class="lineNoCov">          0 :       AsmString = &quot;ands $\x01, $\x02, $\x03&quot;;</span></a>
<a name="7502"><span class="lineNum">    7502 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7503"><span class="lineNum">    7503 </span>            :     }</a>
<a name="7504"><span class="lineNum">    7504 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="7505"><span class="lineNum">    7505 </span><span class="lineNoCov">          0 :   case AArch64_ANDWrs:</span></a>
<a name="7506"><span class="lineNum">    7506 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="7507"><span class="lineNum">    7507 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="7508"><span class="lineNum">    7508 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="7509"><span class="lineNum">    7509 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="7510"><span class="lineNum">    7510 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 1) &amp;&amp;</span></a>
<a name="7511"><span class="lineNum">    7511 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="7512"><span class="lineNum">    7512 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 2) &amp;&amp;</span></a>
<a name="7513"><span class="lineNum">    7513 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="7514"><span class="lineNum">    7514 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="7515"><span class="lineNum">    7515 </span>            :       // (ANDWrs GPR32:$dst, GPR32:$src1, GPR32:$src2, 0)</a>
<a name="7516"><span class="lineNum">    7516 </span><span class="lineNoCov">          0 :       AsmString = &quot;and $\x01, $\x02, $\x03&quot;;</span></a>
<a name="7517"><span class="lineNum">    7517 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7518"><span class="lineNum">    7518 </span>            :     }</a>
<a name="7519"><span class="lineNum">    7519 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="7520"><span class="lineNum">    7520 </span><span class="lineNoCov">          0 :   case AArch64_ANDXrs:</span></a>
<a name="7521"><span class="lineNum">    7521 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="7522"><span class="lineNum">    7522 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="7523"><span class="lineNum">    7523 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="7524"><span class="lineNum">    7524 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="7525"><span class="lineNum">    7525 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 1) &amp;&amp;</span></a>
<a name="7526"><span class="lineNum">    7526 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="7527"><span class="lineNum">    7527 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2) &amp;&amp;</span></a>
<a name="7528"><span class="lineNum">    7528 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="7529"><span class="lineNum">    7529 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="7530"><span class="lineNum">    7530 </span>            :       // (ANDXrs GPR64:$dst, GPR64:$src1, GPR64:$src2, 0)</a>
<a name="7531"><span class="lineNum">    7531 </span><span class="lineNoCov">          0 :       AsmString = &quot;and $\x01, $\x02, $\x03&quot;;</span></a>
<a name="7532"><span class="lineNum">    7532 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7533"><span class="lineNum">    7533 </span>            :     }</a>
<a name="7534"><span class="lineNum">    7534 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="7535"><span class="lineNum">    7535 </span><span class="lineNoCov">          0 :   case AArch64_BICSWrs:</span></a>
<a name="7536"><span class="lineNum">    7536 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="7537"><span class="lineNum">    7537 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="7538"><span class="lineNum">    7538 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="7539"><span class="lineNum">    7539 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="7540"><span class="lineNum">    7540 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 1) &amp;&amp;</span></a>
<a name="7541"><span class="lineNum">    7541 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="7542"><span class="lineNum">    7542 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 2) &amp;&amp;</span></a>
<a name="7543"><span class="lineNum">    7543 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="7544"><span class="lineNum">    7544 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="7545"><span class="lineNum">    7545 </span>            :       // (BICSWrs GPR32:$dst, GPR32:$src1, GPR32:$src2, 0)</a>
<a name="7546"><span class="lineNum">    7546 </span><span class="lineNoCov">          0 :       AsmString = &quot;bics $\x01, $\x02, $\x03&quot;;</span></a>
<a name="7547"><span class="lineNum">    7547 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7548"><span class="lineNum">    7548 </span>            :     }</a>
<a name="7549"><span class="lineNum">    7549 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="7550"><span class="lineNum">    7550 </span><span class="lineNoCov">          0 :   case AArch64_BICSXrs:</span></a>
<a name="7551"><span class="lineNum">    7551 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="7552"><span class="lineNum">    7552 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="7553"><span class="lineNum">    7553 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="7554"><span class="lineNum">    7554 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="7555"><span class="lineNum">    7555 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 1) &amp;&amp;</span></a>
<a name="7556"><span class="lineNum">    7556 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="7557"><span class="lineNum">    7557 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2) &amp;&amp;</span></a>
<a name="7558"><span class="lineNum">    7558 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="7559"><span class="lineNum">    7559 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="7560"><span class="lineNum">    7560 </span>            :       // (BICSXrs GPR64:$dst, GPR64:$src1, GPR64:$src2, 0)</a>
<a name="7561"><span class="lineNum">    7561 </span><span class="lineNoCov">          0 :       AsmString = &quot;bics $\x01, $\x02, $\x03&quot;;</span></a>
<a name="7562"><span class="lineNum">    7562 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7563"><span class="lineNum">    7563 </span>            :     }</a>
<a name="7564"><span class="lineNum">    7564 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="7565"><span class="lineNum">    7565 </span><span class="lineNoCov">          0 :   case AArch64_BICWrs:</span></a>
<a name="7566"><span class="lineNum">    7566 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="7567"><span class="lineNum">    7567 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="7568"><span class="lineNum">    7568 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="7569"><span class="lineNum">    7569 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="7570"><span class="lineNum">    7570 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 1) &amp;&amp;</span></a>
<a name="7571"><span class="lineNum">    7571 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="7572"><span class="lineNum">    7572 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 2) &amp;&amp;</span></a>
<a name="7573"><span class="lineNum">    7573 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="7574"><span class="lineNum">    7574 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="7575"><span class="lineNum">    7575 </span>            :       // (BICWrs GPR32:$dst, GPR32:$src1, GPR32:$src2, 0)</a>
<a name="7576"><span class="lineNum">    7576 </span><span class="lineNoCov">          0 :       AsmString = &quot;bic $\x01, $\x02, $\x03&quot;;</span></a>
<a name="7577"><span class="lineNum">    7577 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7578"><span class="lineNum">    7578 </span>            :     }</a>
<a name="7579"><span class="lineNum">    7579 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="7580"><span class="lineNum">    7580 </span><span class="lineNoCov">          0 :   case AArch64_BICXrs:</span></a>
<a name="7581"><span class="lineNum">    7581 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="7582"><span class="lineNum">    7582 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="7583"><span class="lineNum">    7583 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="7584"><span class="lineNum">    7584 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="7585"><span class="lineNum">    7585 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 1) &amp;&amp;</span></a>
<a name="7586"><span class="lineNum">    7586 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="7587"><span class="lineNum">    7587 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2) &amp;&amp;</span></a>
<a name="7588"><span class="lineNum">    7588 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="7589"><span class="lineNum">    7589 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="7590"><span class="lineNum">    7590 </span>            :       // (BICXrs GPR64:$dst, GPR64:$src1, GPR64:$src2, 0)</a>
<a name="7591"><span class="lineNum">    7591 </span><span class="lineNoCov">          0 :       AsmString = &quot;bic $\x01, $\x02, $\x03&quot;;</span></a>
<a name="7592"><span class="lineNum">    7592 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7593"><span class="lineNum">    7593 </span>            :     }</a>
<a name="7594"><span class="lineNum">    7594 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="7595"><span class="lineNum">    7595 </span><span class="lineNoCov">          0 :   case AArch64_BICv2i32:</span></a>
<a name="7596"><span class="lineNum">    7596 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="7597"><span class="lineNum">    7597 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="7598"><span class="lineNum">    7598 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="7599"><span class="lineNum">    7599 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="7600"><span class="lineNum">    7600 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="7601"><span class="lineNum">    7601 </span>            :       // (BICv2i32 V64:$Vd, imm0_255:$imm, 0)</a>
<a name="7602"><span class="lineNum">    7602 </span><span class="lineNoCov">          0 :       AsmString = &quot;bic $\xFF\x01\x06.2s, $\xFF\x02\x07&quot;;</span></a>
<a name="7603"><span class="lineNum">    7603 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7604"><span class="lineNum">    7604 </span>            :     }</a>
<a name="7605"><span class="lineNum">    7605 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="7606"><span class="lineNum">    7606 </span><span class="lineNoCov">          0 :   case AArch64_BICv4i16:</span></a>
<a name="7607"><span class="lineNum">    7607 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="7608"><span class="lineNum">    7608 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="7609"><span class="lineNum">    7609 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="7610"><span class="lineNum">    7610 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="7611"><span class="lineNum">    7611 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="7612"><span class="lineNum">    7612 </span>            :       // (BICv4i16 V64:$Vd, imm0_255:$imm, 0)</a>
<a name="7613"><span class="lineNum">    7613 </span><span class="lineNoCov">          0 :       AsmString = &quot;bic $\xFF\x01\x06.4h, $\xFF\x02\x07&quot;;</span></a>
<a name="7614"><span class="lineNum">    7614 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7615"><span class="lineNum">    7615 </span>            :     }</a>
<a name="7616"><span class="lineNum">    7616 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="7617"><span class="lineNum">    7617 </span><span class="lineNoCov">          0 :   case AArch64_BICv4i32:</span></a>
<a name="7618"><span class="lineNum">    7618 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="7619"><span class="lineNum">    7619 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="7620"><span class="lineNum">    7620 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR128RegClassID, 0) &amp;&amp;</span></a>
<a name="7621"><span class="lineNum">    7621 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="7622"><span class="lineNum">    7622 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="7623"><span class="lineNum">    7623 </span>            :       // (BICv4i32 V128:$Vd, imm0_255:$imm, 0)</a>
<a name="7624"><span class="lineNum">    7624 </span><span class="lineNoCov">          0 :       AsmString = &quot;bic $\xFF\x01\x06.4s, $\xFF\x02\x07&quot;;</span></a>
<a name="7625"><span class="lineNum">    7625 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7626"><span class="lineNum">    7626 </span>            :     }</a>
<a name="7627"><span class="lineNum">    7627 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="7628"><span class="lineNum">    7628 </span><span class="lineNoCov">          0 :   case AArch64_BICv8i16:</span></a>
<a name="7629"><span class="lineNum">    7629 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="7630"><span class="lineNum">    7630 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="7631"><span class="lineNum">    7631 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR128RegClassID, 0) &amp;&amp;</span></a>
<a name="7632"><span class="lineNum">    7632 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="7633"><span class="lineNum">    7633 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="7634"><span class="lineNum">    7634 </span>            :       // (BICv8i16 V128:$Vd, imm0_255:$imm, 0)</a>
<a name="7635"><span class="lineNum">    7635 </span><span class="lineNoCov">          0 :       AsmString = &quot;bic $\xFF\x01\x06.8h, $\xFF\x02\x07&quot;;</span></a>
<a name="7636"><span class="lineNum">    7636 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7637"><span class="lineNum">    7637 </span>            :     }</a>
<a name="7638"><span class="lineNum">    7638 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="7639"><span class="lineNum">    7639 </span><span class="lineNoCov">          0 :   case AArch64_CLREX:</span></a>
<a name="7640"><span class="lineNum">    7640 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 1 &amp;&amp;</span></a>
<a name="7641"><span class="lineNum">    7641 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="7642"><span class="lineNum">    7642 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 0)) == 15) {</span></a>
<a name="7643"><span class="lineNum">    7643 </span>            :       // (CLREX 15)</a>
<a name="7644"><span class="lineNum">    7644 </span><span class="lineNoCov">          0 :       AsmString = &quot;clrex&quot;;</span></a>
<a name="7645"><span class="lineNum">    7645 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7646"><span class="lineNum">    7646 </span>            :     }</a>
<a name="7647"><span class="lineNum">    7647 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="7648"><span class="lineNum">    7648 </span><span class="lineNoCov">          0 :   case AArch64_CSINCWr:</span></a>
<a name="7649"><span class="lineNum">    7649 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="7650"><span class="lineNum">    7650 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="7651"><span class="lineNum">    7651 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="7652"><span class="lineNum">    7652 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 1)) == AArch64_WZR &amp;&amp;</span></a>
<a name="7653"><span class="lineNum">    7653 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_WZR &amp;&amp;</span></a>
<a name="7654"><span class="lineNum">    7654 </span><span class="lineNoCov">          0 :         AArch64InstPrinterValidateMCOperand(MCInst_getOperand(MI, 3), 1)) {</span></a>
<a name="7655"><span class="lineNum">    7655 </span>            :       // (CSINCWr GPR32:$dst, WZR, WZR, inv_ccode:$cc)</a>
<a name="7656"><span class="lineNum">    7656 </span><span class="lineNoCov">          0 :       AsmString = &quot;cset $\x01, $\xFF\x04\x08&quot;;</span></a>
<a name="7657"><span class="lineNum">    7657 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7658"><span class="lineNum">    7658 </span>            :     }</a>
<a name="7659"><span class="lineNum">    7659 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="7660"><span class="lineNum">    7660 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="7661"><span class="lineNum">    7661 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="7662"><span class="lineNum">    7662 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="7663"><span class="lineNum">    7663 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 1) &amp;&amp;</span></a>
<a name="7664"><span class="lineNum">    7664 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="7665"><span class="lineNum">    7665 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == MCOperand_getReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="7666"><span class="lineNum">    7666 </span><span class="lineNoCov">          0 :         AArch64InstPrinterValidateMCOperand(MCInst_getOperand(MI, 3), 1)) {</span></a>
<a name="7667"><span class="lineNum">    7667 </span>            :       // (CSINCWr GPR32:$dst, GPR32:$src, GPR32:$src, inv_ccode:$cc)</a>
<a name="7668"><span class="lineNum">    7668 </span><span class="lineNoCov">          0 :       AsmString = &quot;cinc $\x01, $\x02, $\xFF\x04\x08&quot;;</span></a>
<a name="7669"><span class="lineNum">    7669 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7670"><span class="lineNum">    7670 </span>            :     }</a>
<a name="7671"><span class="lineNum">    7671 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="7672"><span class="lineNum">    7672 </span><span class="lineNoCov">          0 :   case AArch64_CSINCXr:</span></a>
<a name="7673"><span class="lineNum">    7673 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="7674"><span class="lineNum">    7674 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="7675"><span class="lineNum">    7675 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="7676"><span class="lineNum">    7676 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 1)) == AArch64_XZR &amp;&amp;</span></a>
<a name="7677"><span class="lineNum">    7677 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR &amp;&amp;</span></a>
<a name="7678"><span class="lineNum">    7678 </span><span class="lineNoCov">          0 :         AArch64InstPrinterValidateMCOperand(MCInst_getOperand(MI, 3), 1)) {</span></a>
<a name="7679"><span class="lineNum">    7679 </span>            :       // (CSINCXr GPR64:$dst, XZR, XZR, inv_ccode:$cc)</a>
<a name="7680"><span class="lineNum">    7680 </span><span class="lineNoCov">          0 :       AsmString = &quot;cset $\x01, $\xFF\x04\x08&quot;;</span></a>
<a name="7681"><span class="lineNum">    7681 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7682"><span class="lineNum">    7682 </span>            :     }</a>
<a name="7683"><span class="lineNum">    7683 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="7684"><span class="lineNum">    7684 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="7685"><span class="lineNum">    7685 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="7686"><span class="lineNum">    7686 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="7687"><span class="lineNum">    7687 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 1) &amp;&amp;</span></a>
<a name="7688"><span class="lineNum">    7688 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="7689"><span class="lineNum">    7689 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == MCOperand_getReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="7690"><span class="lineNum">    7690 </span><span class="lineNoCov">          0 :         AArch64InstPrinterValidateMCOperand(MCInst_getOperand(MI, 3), 1)) {</span></a>
<a name="7691"><span class="lineNum">    7691 </span>            :       // (CSINCXr GPR64:$dst, GPR64:$src, GPR64:$src, inv_ccode:$cc)</a>
<a name="7692"><span class="lineNum">    7692 </span><span class="lineNoCov">          0 :       AsmString = &quot;cinc $\x01, $\x02, $\xFF\x04\x08&quot;;</span></a>
<a name="7693"><span class="lineNum">    7693 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7694"><span class="lineNum">    7694 </span>            :     }</a>
<a name="7695"><span class="lineNum">    7695 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="7696"><span class="lineNum">    7696 </span><span class="lineNoCov">          0 :   case AArch64_CSINVWr:</span></a>
<a name="7697"><span class="lineNum">    7697 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="7698"><span class="lineNum">    7698 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="7699"><span class="lineNum">    7699 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="7700"><span class="lineNum">    7700 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 1)) == AArch64_WZR &amp;&amp;</span></a>
<a name="7701"><span class="lineNum">    7701 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_WZR &amp;&amp;</span></a>
<a name="7702"><span class="lineNum">    7702 </span><span class="lineNoCov">          0 :         AArch64InstPrinterValidateMCOperand(MCInst_getOperand(MI, 3), 1)) {</span></a>
<a name="7703"><span class="lineNum">    7703 </span>            :       // (CSINVWr GPR32:$dst, WZR, WZR, inv_ccode:$cc)</a>
<a name="7704"><span class="lineNum">    7704 </span><span class="lineNoCov">          0 :       AsmString = &quot;csetm $\x01, $\xFF\x04\x08&quot;;</span></a>
<a name="7705"><span class="lineNum">    7705 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7706"><span class="lineNum">    7706 </span>            :     }</a>
<a name="7707"><span class="lineNum">    7707 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="7708"><span class="lineNum">    7708 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="7709"><span class="lineNum">    7709 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="7710"><span class="lineNum">    7710 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="7711"><span class="lineNum">    7711 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 1) &amp;&amp;</span></a>
<a name="7712"><span class="lineNum">    7712 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="7713"><span class="lineNum">    7713 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == MCOperand_getReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="7714"><span class="lineNum">    7714 </span><span class="lineNoCov">          0 :         AArch64InstPrinterValidateMCOperand(MCInst_getOperand(MI, 3), 1)) {</span></a>
<a name="7715"><span class="lineNum">    7715 </span>            :       // (CSINVWr GPR32:$dst, GPR32:$src, GPR32:$src, inv_ccode:$cc)</a>
<a name="7716"><span class="lineNum">    7716 </span><span class="lineNoCov">          0 :       AsmString = &quot;cinv $\x01, $\x02, $\xFF\x04\x08&quot;;</span></a>
<a name="7717"><span class="lineNum">    7717 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7718"><span class="lineNum">    7718 </span>            :     }</a>
<a name="7719"><span class="lineNum">    7719 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="7720"><span class="lineNum">    7720 </span><span class="lineNoCov">          0 :   case AArch64_CSINVXr:</span></a>
<a name="7721"><span class="lineNum">    7721 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="7722"><span class="lineNum">    7722 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="7723"><span class="lineNum">    7723 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="7724"><span class="lineNum">    7724 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 1)) == AArch64_XZR &amp;&amp;</span></a>
<a name="7725"><span class="lineNum">    7725 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR &amp;&amp;</span></a>
<a name="7726"><span class="lineNum">    7726 </span><span class="lineNoCov">          0 :         AArch64InstPrinterValidateMCOperand(MCInst_getOperand(MI, 3), 1)) {</span></a>
<a name="7727"><span class="lineNum">    7727 </span>            :       // (CSINVXr GPR64:$dst, XZR, XZR, inv_ccode:$cc)</a>
<a name="7728"><span class="lineNum">    7728 </span><span class="lineNoCov">          0 :       AsmString = &quot;csetm $\x01, $\xFF\x04\x08&quot;;</span></a>
<a name="7729"><span class="lineNum">    7729 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7730"><span class="lineNum">    7730 </span>            :     }</a>
<a name="7731"><span class="lineNum">    7731 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="7732"><span class="lineNum">    7732 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="7733"><span class="lineNum">    7733 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="7734"><span class="lineNum">    7734 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="7735"><span class="lineNum">    7735 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 1) &amp;&amp;</span></a>
<a name="7736"><span class="lineNum">    7736 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="7737"><span class="lineNum">    7737 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == MCOperand_getReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="7738"><span class="lineNum">    7738 </span><span class="lineNoCov">          0 :         AArch64InstPrinterValidateMCOperand(MCInst_getOperand(MI, 3), 1)) {</span></a>
<a name="7739"><span class="lineNum">    7739 </span>            :       // (CSINVXr GPR64:$dst, GPR64:$src, GPR64:$src, inv_ccode:$cc)</a>
<a name="7740"><span class="lineNum">    7740 </span><span class="lineNoCov">          0 :       AsmString = &quot;cinv $\x01, $\x02, $\xFF\x04\x08&quot;;</span></a>
<a name="7741"><span class="lineNum">    7741 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7742"><span class="lineNum">    7742 </span>            :     }</a>
<a name="7743"><span class="lineNum">    7743 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="7744"><span class="lineNum">    7744 </span><span class="lineNoCov">          0 :   case AArch64_CSNEGWr:</span></a>
<a name="7745"><span class="lineNum">    7745 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="7746"><span class="lineNum">    7746 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="7747"><span class="lineNum">    7747 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="7748"><span class="lineNum">    7748 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="7749"><span class="lineNum">    7749 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 1) &amp;&amp;</span></a>
<a name="7750"><span class="lineNum">    7750 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="7751"><span class="lineNum">    7751 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == MCOperand_getReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="7752"><span class="lineNum">    7752 </span><span class="lineNoCov">          0 :         AArch64InstPrinterValidateMCOperand(MCInst_getOperand(MI, 3), 1)) {</span></a>
<a name="7753"><span class="lineNum">    7753 </span>            :       // (CSNEGWr GPR32:$dst, GPR32:$src, GPR32:$src, inv_ccode:$cc)</a>
<a name="7754"><span class="lineNum">    7754 </span><span class="lineNoCov">          0 :       AsmString = &quot;cneg $\x01, $\x02, $\xFF\x04\x08&quot;;</span></a>
<a name="7755"><span class="lineNum">    7755 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7756"><span class="lineNum">    7756 </span>            :     }</a>
<a name="7757"><span class="lineNum">    7757 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="7758"><span class="lineNum">    7758 </span><span class="lineNoCov">          0 :   case AArch64_CSNEGXr:</span></a>
<a name="7759"><span class="lineNum">    7759 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="7760"><span class="lineNum">    7760 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="7761"><span class="lineNum">    7761 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="7762"><span class="lineNum">    7762 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="7763"><span class="lineNum">    7763 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 1) &amp;&amp;</span></a>
<a name="7764"><span class="lineNum">    7764 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="7765"><span class="lineNum">    7765 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == MCOperand_getReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="7766"><span class="lineNum">    7766 </span><span class="lineNoCov">          0 :         AArch64InstPrinterValidateMCOperand(MCInst_getOperand(MI, 3), 1)) {</span></a>
<a name="7767"><span class="lineNum">    7767 </span>            :       // (CSNEGXr GPR64:$dst, GPR64:$src, GPR64:$src, inv_ccode:$cc)</a>
<a name="7768"><span class="lineNum">    7768 </span><span class="lineNoCov">          0 :       AsmString = &quot;cneg $\x01, $\x02, $\xFF\x04\x08&quot;;</span></a>
<a name="7769"><span class="lineNum">    7769 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7770"><span class="lineNum">    7770 </span>            :     }</a>
<a name="7771"><span class="lineNum">    7771 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="7772"><span class="lineNum">    7772 </span><span class="lineNoCov">          0 :   case AArch64_DCPS1:</span></a>
<a name="7773"><span class="lineNum">    7773 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 1 &amp;&amp;</span></a>
<a name="7774"><span class="lineNum">    7774 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="7775"><span class="lineNum">    7775 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 0)) == 0) {</span></a>
<a name="7776"><span class="lineNum">    7776 </span>            :       // (DCPS1 0)</a>
<a name="7777"><span class="lineNum">    7777 </span><span class="lineNoCov">          0 :       AsmString = &quot;dcps1&quot;;</span></a>
<a name="7778"><span class="lineNum">    7778 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7779"><span class="lineNum">    7779 </span>            :     }</a>
<a name="7780"><span class="lineNum">    7780 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="7781"><span class="lineNum">    7781 </span><span class="lineNoCov">          0 :   case AArch64_DCPS2:</span></a>
<a name="7782"><span class="lineNum">    7782 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 1 &amp;&amp;</span></a>
<a name="7783"><span class="lineNum">    7783 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="7784"><span class="lineNum">    7784 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 0)) == 0) {</span></a>
<a name="7785"><span class="lineNum">    7785 </span>            :       // (DCPS2 0)</a>
<a name="7786"><span class="lineNum">    7786 </span><span class="lineNoCov">          0 :       AsmString = &quot;dcps2&quot;;</span></a>
<a name="7787"><span class="lineNum">    7787 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7788"><span class="lineNum">    7788 </span>            :     }</a>
<a name="7789"><span class="lineNum">    7789 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="7790"><span class="lineNum">    7790 </span><span class="lineNoCov">          0 :   case AArch64_DCPS3:</span></a>
<a name="7791"><span class="lineNum">    7791 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 1 &amp;&amp;</span></a>
<a name="7792"><span class="lineNum">    7792 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="7793"><span class="lineNum">    7793 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 0)) == 0) {</span></a>
<a name="7794"><span class="lineNum">    7794 </span>            :       // (DCPS3 0)</a>
<a name="7795"><span class="lineNum">    7795 </span><span class="lineNoCov">          0 :       AsmString = &quot;dcps3&quot;;</span></a>
<a name="7796"><span class="lineNum">    7796 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7797"><span class="lineNum">    7797 </span>            :     }</a>
<a name="7798"><span class="lineNum">    7798 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="7799"><span class="lineNum">    7799 </span><span class="lineNoCov">          0 :   case AArch64_EONWrs:</span></a>
<a name="7800"><span class="lineNum">    7800 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="7801"><span class="lineNum">    7801 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="7802"><span class="lineNum">    7802 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="7803"><span class="lineNum">    7803 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="7804"><span class="lineNum">    7804 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 1) &amp;&amp;</span></a>
<a name="7805"><span class="lineNum">    7805 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="7806"><span class="lineNum">    7806 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 2) &amp;&amp;</span></a>
<a name="7807"><span class="lineNum">    7807 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="7808"><span class="lineNum">    7808 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="7809"><span class="lineNum">    7809 </span>            :       // (EONWrs GPR32:$dst, GPR32:$src1, GPR32:$src2, 0)</a>
<a name="7810"><span class="lineNum">    7810 </span><span class="lineNoCov">          0 :       AsmString = &quot;eon $\x01, $\x02, $\x03&quot;;</span></a>
<a name="7811"><span class="lineNum">    7811 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7812"><span class="lineNum">    7812 </span>            :     }</a>
<a name="7813"><span class="lineNum">    7813 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="7814"><span class="lineNum">    7814 </span><span class="lineNoCov">          0 :   case AArch64_EONXrs:</span></a>
<a name="7815"><span class="lineNum">    7815 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="7816"><span class="lineNum">    7816 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="7817"><span class="lineNum">    7817 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="7818"><span class="lineNum">    7818 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="7819"><span class="lineNum">    7819 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 1) &amp;&amp;</span></a>
<a name="7820"><span class="lineNum">    7820 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="7821"><span class="lineNum">    7821 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2) &amp;&amp;</span></a>
<a name="7822"><span class="lineNum">    7822 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="7823"><span class="lineNum">    7823 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="7824"><span class="lineNum">    7824 </span>            :       // (EONXrs GPR64:$dst, GPR64:$src1, GPR64:$src2, 0)</a>
<a name="7825"><span class="lineNum">    7825 </span><span class="lineNoCov">          0 :       AsmString = &quot;eon $\x01, $\x02, $\x03&quot;;</span></a>
<a name="7826"><span class="lineNum">    7826 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7827"><span class="lineNum">    7827 </span>            :     }</a>
<a name="7828"><span class="lineNum">    7828 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="7829"><span class="lineNum">    7829 </span><span class="lineNoCov">          0 :   case AArch64_EORWrs:</span></a>
<a name="7830"><span class="lineNum">    7830 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="7831"><span class="lineNum">    7831 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="7832"><span class="lineNum">    7832 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="7833"><span class="lineNum">    7833 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="7834"><span class="lineNum">    7834 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 1) &amp;&amp;</span></a>
<a name="7835"><span class="lineNum">    7835 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="7836"><span class="lineNum">    7836 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 2) &amp;&amp;</span></a>
<a name="7837"><span class="lineNum">    7837 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="7838"><span class="lineNum">    7838 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="7839"><span class="lineNum">    7839 </span>            :       // (EORWrs GPR32:$dst, GPR32:$src1, GPR32:$src2, 0)</a>
<a name="7840"><span class="lineNum">    7840 </span><span class="lineNoCov">          0 :       AsmString = &quot;eor $\x01, $\x02, $\x03&quot;;</span></a>
<a name="7841"><span class="lineNum">    7841 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7842"><span class="lineNum">    7842 </span>            :     }</a>
<a name="7843"><span class="lineNum">    7843 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="7844"><span class="lineNum">    7844 </span><span class="lineNoCov">          0 :   case AArch64_EORXrs:</span></a>
<a name="7845"><span class="lineNum">    7845 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="7846"><span class="lineNum">    7846 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="7847"><span class="lineNum">    7847 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="7848"><span class="lineNum">    7848 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="7849"><span class="lineNum">    7849 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 1) &amp;&amp;</span></a>
<a name="7850"><span class="lineNum">    7850 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="7851"><span class="lineNum">    7851 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2) &amp;&amp;</span></a>
<a name="7852"><span class="lineNum">    7852 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="7853"><span class="lineNum">    7853 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="7854"><span class="lineNum">    7854 </span>            :       // (EORXrs GPR64:$dst, GPR64:$src1, GPR64:$src2, 0)</a>
<a name="7855"><span class="lineNum">    7855 </span><span class="lineNoCov">          0 :       AsmString = &quot;eor $\x01, $\x02, $\x03&quot;;</span></a>
<a name="7856"><span class="lineNum">    7856 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7857"><span class="lineNum">    7857 </span>            :     }</a>
<a name="7858"><span class="lineNum">    7858 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="7859"><span class="lineNum">    7859 </span><span class="lineNoCov">          0 :   case AArch64_EXTRWrri:</span></a>
<a name="7860"><span class="lineNum">    7860 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="7861"><span class="lineNum">    7861 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="7862"><span class="lineNum">    7862 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="7863"><span class="lineNum">    7863 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="7864"><span class="lineNum">    7864 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 1) &amp;&amp;</span></a>
<a name="7865"><span class="lineNum">    7865 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="7866"><span class="lineNum">    7866 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == MCOperand_getReg(MCInst_getOperand(MI, 1))) {</span></a>
<a name="7867"><span class="lineNum">    7867 </span>            :       // (EXTRWrri GPR32:$dst, GPR32:$src, GPR32:$src, imm0_31:$shift)</a>
<a name="7868"><span class="lineNum">    7868 </span><span class="lineNoCov">          0 :       AsmString = &quot;ror $\x01, $\x02, $\x04&quot;;</span></a>
<a name="7869"><span class="lineNum">    7869 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7870"><span class="lineNum">    7870 </span>            :     }</a>
<a name="7871"><span class="lineNum">    7871 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="7872"><span class="lineNum">    7872 </span><span class="lineNoCov">          0 :   case AArch64_EXTRXrri:</span></a>
<a name="7873"><span class="lineNum">    7873 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="7874"><span class="lineNum">    7874 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="7875"><span class="lineNum">    7875 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="7876"><span class="lineNum">    7876 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="7877"><span class="lineNum">    7877 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 1) &amp;&amp;</span></a>
<a name="7878"><span class="lineNum">    7878 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="7879"><span class="lineNum">    7879 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == MCOperand_getReg(MCInst_getOperand(MI, 1))) {</span></a>
<a name="7880"><span class="lineNum">    7880 </span>            :       // (EXTRXrri GPR64:$dst, GPR64:$src, GPR64:$src, imm0_63:$shift)</a>
<a name="7881"><span class="lineNum">    7881 </span><span class="lineNoCov">          0 :       AsmString = &quot;ror $\x01, $\x02, $\x04&quot;;</span></a>
<a name="7882"><span class="lineNum">    7882 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7883"><span class="lineNum">    7883 </span>            :     }</a>
<a name="7884"><span class="lineNum">    7884 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="7885"><span class="lineNum">    7885 </span><span class="lineNoCov">          0 :   case AArch64_HINT:</span></a>
<a name="7886"><span class="lineNum">    7886 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 1 &amp;&amp;</span></a>
<a name="7887"><span class="lineNum">    7887 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="7888"><span class="lineNum">    7888 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 0)) == 0) {</span></a>
<a name="7889"><span class="lineNum">    7889 </span>            :       // (HINT { 0, 0, 0 })</a>
<a name="7890"><span class="lineNum">    7890 </span><span class="lineNoCov">          0 :       AsmString = &quot;nop&quot;;</span></a>
<a name="7891"><span class="lineNum">    7891 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7892"><span class="lineNum">    7892 </span>            :     }</a>
<a name="7893"><span class="lineNum">    7893 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 1 &amp;&amp;</span></a>
<a name="7894"><span class="lineNum">    7894 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="7895"><span class="lineNum">    7895 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 0)) == 1) {</span></a>
<a name="7896"><span class="lineNum">    7896 </span>            :       // (HINT { 0, 0, 1 })</a>
<a name="7897"><span class="lineNum">    7897 </span><span class="lineNoCov">          0 :       AsmString = &quot;yield&quot;;</span></a>
<a name="7898"><span class="lineNum">    7898 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7899"><span class="lineNum">    7899 </span>            :     }</a>
<a name="7900"><span class="lineNum">    7900 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 1 &amp;&amp;</span></a>
<a name="7901"><span class="lineNum">    7901 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="7902"><span class="lineNum">    7902 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 0)) == 2) {</span></a>
<a name="7903"><span class="lineNum">    7903 </span>            :       // (HINT { 0, 1, 0 })</a>
<a name="7904"><span class="lineNum">    7904 </span><span class="lineNoCov">          0 :       AsmString = &quot;wfe&quot;;</span></a>
<a name="7905"><span class="lineNum">    7905 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7906"><span class="lineNum">    7906 </span>            :     }</a>
<a name="7907"><span class="lineNum">    7907 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 1 &amp;&amp;</span></a>
<a name="7908"><span class="lineNum">    7908 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="7909"><span class="lineNum">    7909 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 0)) == 3) {</span></a>
<a name="7910"><span class="lineNum">    7910 </span>            :       // (HINT { 0, 1, 1 })</a>
<a name="7911"><span class="lineNum">    7911 </span><span class="lineNoCov">          0 :       AsmString = &quot;wfi&quot;;</span></a>
<a name="7912"><span class="lineNum">    7912 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7913"><span class="lineNum">    7913 </span>            :     }</a>
<a name="7914"><span class="lineNum">    7914 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 1 &amp;&amp;</span></a>
<a name="7915"><span class="lineNum">    7915 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="7916"><span class="lineNum">    7916 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 0)) == 4) {</span></a>
<a name="7917"><span class="lineNum">    7917 </span>            :       // (HINT { 1, 0, 0 })</a>
<a name="7918"><span class="lineNum">    7918 </span><span class="lineNoCov">          0 :       AsmString = &quot;sev&quot;;</span></a>
<a name="7919"><span class="lineNum">    7919 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7920"><span class="lineNum">    7920 </span>            :     }</a>
<a name="7921"><span class="lineNum">    7921 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 1 &amp;&amp;</span></a>
<a name="7922"><span class="lineNum">    7922 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="7923"><span class="lineNum">    7923 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 0)) == 5) {</span></a>
<a name="7924"><span class="lineNum">    7924 </span>            :       // (HINT { 1, 0, 1 })</a>
<a name="7925"><span class="lineNum">    7925 </span><span class="lineNoCov">          0 :       AsmString = &quot;sevl&quot;;</span></a>
<a name="7926"><span class="lineNum">    7926 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7927"><span class="lineNum">    7927 </span>            :     }</a>
<a name="7928"><span class="lineNum">    7928 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="7929"><span class="lineNum">    7929 </span><span class="lineNoCov">          0 :   case AArch64_INSvi16gpr:</span></a>
<a name="7930"><span class="lineNum">    7930 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="7931"><span class="lineNum">    7931 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="7932"><span class="lineNum">    7932 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR128RegClassID, 0) &amp;&amp;</span></a>
<a name="7933"><span class="lineNum">    7933 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="7934"><span class="lineNum">    7934 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 2)) {</span></a>
<a name="7935"><span class="lineNum">    7935 </span>            :       // (INSvi16gpr V128:$dst, VectorIndexH:$idx, GPR32:$src)</a>
<a name="7936"><span class="lineNum">    7936 </span><span class="lineNoCov">          0 :       AsmString = &quot;mov     $\xFF\x01\x06.h$\xFF\x02\x09, $\x03&quot;;</span></a>
<a name="7937"><span class="lineNum">    7937 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7938"><span class="lineNum">    7938 </span>            :     }</a>
<a name="7939"><span class="lineNum">    7939 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="7940"><span class="lineNum">    7940 </span><span class="lineNoCov">          0 :   case AArch64_INSvi16lane:</span></a>
<a name="7941"><span class="lineNum">    7941 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="7942"><span class="lineNum">    7942 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="7943"><span class="lineNum">    7943 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR128RegClassID, 0) &amp;&amp;</span></a>
<a name="7944"><span class="lineNum">    7944 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="7945"><span class="lineNum">    7945 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR128RegClassID, 2)) {</span></a>
<a name="7946"><span class="lineNum">    7946 </span>            :       // (INSvi16lane V128:$dst, VectorIndexH:$idx, V128:$src, VectorIndexH:$idx2)</a>
<a name="7947"><span class="lineNum">    7947 </span><span class="lineNoCov">          0 :       AsmString = &quot;mov     $\xFF\x01\x06.h$\xFF\x02\x09, $\xFF\x03\x06.h$\xFF\x04\x09&quot;;</span></a>
<a name="7948"><span class="lineNum">    7948 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7949"><span class="lineNum">    7949 </span>            :     }</a>
<a name="7950"><span class="lineNum">    7950 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="7951"><span class="lineNum">    7951 </span><span class="lineNoCov">          0 :   case AArch64_INSvi32gpr:</span></a>
<a name="7952"><span class="lineNum">    7952 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="7953"><span class="lineNum">    7953 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="7954"><span class="lineNum">    7954 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR128RegClassID, 0) &amp;&amp;</span></a>
<a name="7955"><span class="lineNum">    7955 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="7956"><span class="lineNum">    7956 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 2)) {</span></a>
<a name="7957"><span class="lineNum">    7957 </span>            :       // (INSvi32gpr V128:$dst, VectorIndexS:$idx, GPR32:$src)</a>
<a name="7958"><span class="lineNum">    7958 </span><span class="lineNoCov">          0 :       AsmString = &quot;mov     $\xFF\x01\x06.s$\xFF\x02\x09, $\x03&quot;;</span></a>
<a name="7959"><span class="lineNum">    7959 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7960"><span class="lineNum">    7960 </span>            :     }</a>
<a name="7961"><span class="lineNum">    7961 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="7962"><span class="lineNum">    7962 </span><span class="lineNoCov">          0 :   case AArch64_INSvi32lane:</span></a>
<a name="7963"><span class="lineNum">    7963 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="7964"><span class="lineNum">    7964 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="7965"><span class="lineNum">    7965 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR128RegClassID, 0) &amp;&amp;</span></a>
<a name="7966"><span class="lineNum">    7966 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="7967"><span class="lineNum">    7967 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR128RegClassID, 2)) {</span></a>
<a name="7968"><span class="lineNum">    7968 </span>            :       // (INSvi32lane V128:$dst, VectorIndexS:$idx, V128:$src, VectorIndexS:$idx2)</a>
<a name="7969"><span class="lineNum">    7969 </span><span class="lineNoCov">          0 :       AsmString = &quot;mov     $\xFF\x01\x06.s$\xFF\x02\x09, $\xFF\x03\x06.s$\xFF\x04\x09&quot;;</span></a>
<a name="7970"><span class="lineNum">    7970 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7971"><span class="lineNum">    7971 </span>            :     }</a>
<a name="7972"><span class="lineNum">    7972 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="7973"><span class="lineNum">    7973 </span><span class="lineNoCov">          0 :   case AArch64_INSvi64gpr:</span></a>
<a name="7974"><span class="lineNum">    7974 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="7975"><span class="lineNum">    7975 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="7976"><span class="lineNum">    7976 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR128RegClassID, 0) &amp;&amp;</span></a>
<a name="7977"><span class="lineNum">    7977 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="7978"><span class="lineNum">    7978 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2)) {</span></a>
<a name="7979"><span class="lineNum">    7979 </span>            :       // (INSvi64gpr V128:$dst, VectorIndexD:$idx, GPR64:$src)</a>
<a name="7980"><span class="lineNum">    7980 </span><span class="lineNoCov">          0 :       AsmString = &quot;mov     $\xFF\x01\x06.d$\xFF\x02\x09, $\x03&quot;;</span></a>
<a name="7981"><span class="lineNum">    7981 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7982"><span class="lineNum">    7982 </span>            :     }</a>
<a name="7983"><span class="lineNum">    7983 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="7984"><span class="lineNum">    7984 </span><span class="lineNoCov">          0 :   case AArch64_INSvi64lane:</span></a>
<a name="7985"><span class="lineNum">    7985 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="7986"><span class="lineNum">    7986 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="7987"><span class="lineNum">    7987 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR128RegClassID, 0) &amp;&amp;</span></a>
<a name="7988"><span class="lineNum">    7988 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="7989"><span class="lineNum">    7989 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR128RegClassID, 2)) {</span></a>
<a name="7990"><span class="lineNum">    7990 </span>            :       // (INSvi64lane V128:$dst, VectorIndexD:$idx, V128:$src, VectorIndexD:$idx2)</a>
<a name="7991"><span class="lineNum">    7991 </span><span class="lineNoCov">          0 :       AsmString = &quot;mov     $\xFF\x01\x06.d$\xFF\x02\x09, $\xFF\x03\x06.d$\xFF\x04\x09&quot;;</span></a>
<a name="7992"><span class="lineNum">    7992 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="7993"><span class="lineNum">    7993 </span>            :     }</a>
<a name="7994"><span class="lineNum">    7994 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="7995"><span class="lineNum">    7995 </span><span class="lineNoCov">          0 :   case AArch64_INSvi8gpr:</span></a>
<a name="7996"><span class="lineNum">    7996 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="7997"><span class="lineNum">    7997 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="7998"><span class="lineNum">    7998 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR128RegClassID, 0) &amp;&amp;</span></a>
<a name="7999"><span class="lineNum">    7999 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="8000"><span class="lineNum">    8000 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 2)) {</span></a>
<a name="8001"><span class="lineNum">    8001 </span>            :       // (INSvi8gpr V128:$dst, VectorIndexB:$idx, GPR32:$src)</a>
<a name="8002"><span class="lineNum">    8002 </span><span class="lineNoCov">          0 :       AsmString = &quot;mov     $\xFF\x01\x06.b$\xFF\x02\x09, $\x03&quot;;</span></a>
<a name="8003"><span class="lineNum">    8003 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8004"><span class="lineNum">    8004 </span>            :     }</a>
<a name="8005"><span class="lineNum">    8005 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8006"><span class="lineNum">    8006 </span><span class="lineNoCov">          0 :   case AArch64_INSvi8lane:</span></a>
<a name="8007"><span class="lineNum">    8007 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="8008"><span class="lineNum">    8008 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8009"><span class="lineNum">    8009 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR128RegClassID, 0) &amp;&amp;</span></a>
<a name="8010"><span class="lineNum">    8010 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="8011"><span class="lineNum">    8011 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR128RegClassID, 2)) {</span></a>
<a name="8012"><span class="lineNum">    8012 </span>            :       // (INSvi8lane V128:$dst, VectorIndexB:$idx, V128:$src, VectorIndexB:$idx2)</a>
<a name="8013"><span class="lineNum">    8013 </span><span class="lineNoCov">          0 :       AsmString = &quot;mov     $\xFF\x01\x06.b$\xFF\x02\x09, $\xFF\x03\x06.b$\xFF\x04\x09&quot;;</span></a>
<a name="8014"><span class="lineNum">    8014 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8015"><span class="lineNum">    8015 </span>            :     }</a>
<a name="8016"><span class="lineNum">    8016 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8017"><span class="lineNum">    8017 </span><span class="lineNoCov">          0 :   case AArch64_ISB:</span></a>
<a name="8018"><span class="lineNum">    8018 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 1 &amp;&amp;</span></a>
<a name="8019"><span class="lineNum">    8019 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8020"><span class="lineNum">    8020 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 0)) == 15) {</span></a>
<a name="8021"><span class="lineNum">    8021 </span>            :       // (ISB 15)</a>
<a name="8022"><span class="lineNum">    8022 </span><span class="lineNoCov">          0 :       AsmString = &quot;isb&quot;;</span></a>
<a name="8023"><span class="lineNum">    8023 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8024"><span class="lineNum">    8024 </span>            :     }</a>
<a name="8025"><span class="lineNum">    8025 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8026"><span class="lineNum">    8026 </span><span class="lineNoCov">          0 :   case AArch64_LD1Fourv16b_POST:</span></a>
<a name="8027"><span class="lineNum">    8027 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8028"><span class="lineNum">    8028 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8029"><span class="lineNum">    8029 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8030"><span class="lineNum">    8030 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8031"><span class="lineNum">    8031 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQQQRegClassID, 1) &amp;&amp;</span></a>
<a name="8032"><span class="lineNum">    8032 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8033"><span class="lineNum">    8033 </span>            :       // (LD1Fourv16b_POST GPR64sp:$Rn, VecListFour16b:$Vt, XZR)</a>
<a name="8034"><span class="lineNum">    8034 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld1     $\xFF\x02\x0A, [$\x01], #64&quot;;</span></a>
<a name="8035"><span class="lineNum">    8035 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8036"><span class="lineNum">    8036 </span>            :     }</a>
<a name="8037"><span class="lineNum">    8037 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8038"><span class="lineNum">    8038 </span><span class="lineNoCov">          0 :   case AArch64_LD1Fourv1d_POST:</span></a>
<a name="8039"><span class="lineNum">    8039 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8040"><span class="lineNum">    8040 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8041"><span class="lineNum">    8041 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8042"><span class="lineNum">    8042 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8043"><span class="lineNum">    8043 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_DDDDRegClassID, 1) &amp;&amp;</span></a>
<a name="8044"><span class="lineNum">    8044 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8045"><span class="lineNum">    8045 </span>            :       // (LD1Fourv1d_POST GPR64sp:$Rn, VecListFour1d:$Vt, XZR)</a>
<a name="8046"><span class="lineNum">    8046 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld1     $\xFF\x02\x0B, [$\x01], #32&quot;;</span></a>
<a name="8047"><span class="lineNum">    8047 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8048"><span class="lineNum">    8048 </span>            :     }</a>
<a name="8049"><span class="lineNum">    8049 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8050"><span class="lineNum">    8050 </span><span class="lineNoCov">          0 :   case AArch64_LD1Fourv2d_POST:</span></a>
<a name="8051"><span class="lineNum">    8051 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8052"><span class="lineNum">    8052 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8053"><span class="lineNum">    8053 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8054"><span class="lineNum">    8054 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8055"><span class="lineNum">    8055 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQQQRegClassID, 1) &amp;&amp;</span></a>
<a name="8056"><span class="lineNum">    8056 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8057"><span class="lineNum">    8057 </span>            :       // (LD1Fourv2d_POST GPR64sp:$Rn, VecListFour2d:$Vt, XZR)</a>
<a name="8058"><span class="lineNum">    8058 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld1     $\xFF\x02\x0C, [$\x01], #64&quot;;</span></a>
<a name="8059"><span class="lineNum">    8059 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8060"><span class="lineNum">    8060 </span>            :     }</a>
<a name="8061"><span class="lineNum">    8061 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8062"><span class="lineNum">    8062 </span><span class="lineNoCov">          0 :   case AArch64_LD1Fourv2s_POST:</span></a>
<a name="8063"><span class="lineNum">    8063 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8064"><span class="lineNum">    8064 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8065"><span class="lineNum">    8065 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8066"><span class="lineNum">    8066 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8067"><span class="lineNum">    8067 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_DDDDRegClassID, 1) &amp;&amp;</span></a>
<a name="8068"><span class="lineNum">    8068 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8069"><span class="lineNum">    8069 </span>            :       // (LD1Fourv2s_POST GPR64sp:$Rn, VecListFour2s:$Vt, XZR)</a>
<a name="8070"><span class="lineNum">    8070 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld1     $\xFF\x02\x0D, [$\x01], #32&quot;;</span></a>
<a name="8071"><span class="lineNum">    8071 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8072"><span class="lineNum">    8072 </span>            :     }</a>
<a name="8073"><span class="lineNum">    8073 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8074"><span class="lineNum">    8074 </span><span class="lineNoCov">          0 :   case AArch64_LD1Fourv4h_POST:</span></a>
<a name="8075"><span class="lineNum">    8075 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8076"><span class="lineNum">    8076 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8077"><span class="lineNum">    8077 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8078"><span class="lineNum">    8078 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8079"><span class="lineNum">    8079 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_DDDDRegClassID, 1) &amp;&amp;</span></a>
<a name="8080"><span class="lineNum">    8080 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8081"><span class="lineNum">    8081 </span>            :       // (LD1Fourv4h_POST GPR64sp:$Rn, VecListFour4h:$Vt, XZR)</a>
<a name="8082"><span class="lineNum">    8082 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld1     $\xFF\x02\x0E, [$\x01], #32&quot;;</span></a>
<a name="8083"><span class="lineNum">    8083 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8084"><span class="lineNum">    8084 </span>            :     }</a>
<a name="8085"><span class="lineNum">    8085 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8086"><span class="lineNum">    8086 </span><span class="lineNoCov">          0 :   case AArch64_LD1Fourv4s_POST:</span></a>
<a name="8087"><span class="lineNum">    8087 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8088"><span class="lineNum">    8088 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8089"><span class="lineNum">    8089 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8090"><span class="lineNum">    8090 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8091"><span class="lineNum">    8091 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQQQRegClassID, 1) &amp;&amp;</span></a>
<a name="8092"><span class="lineNum">    8092 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8093"><span class="lineNum">    8093 </span>            :       // (LD1Fourv4s_POST GPR64sp:$Rn, VecListFour4s:$Vt, XZR)</a>
<a name="8094"><span class="lineNum">    8094 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld1     $\xFF\x02\x0F, [$\x01], #64&quot;;</span></a>
<a name="8095"><span class="lineNum">    8095 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8096"><span class="lineNum">    8096 </span>            :     }</a>
<a name="8097"><span class="lineNum">    8097 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8098"><span class="lineNum">    8098 </span><span class="lineNoCov">          0 :   case AArch64_LD1Fourv8b_POST:</span></a>
<a name="8099"><span class="lineNum">    8099 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8100"><span class="lineNum">    8100 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8101"><span class="lineNum">    8101 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8102"><span class="lineNum">    8102 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8103"><span class="lineNum">    8103 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_DDDDRegClassID, 1) &amp;&amp;</span></a>
<a name="8104"><span class="lineNum">    8104 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8105"><span class="lineNum">    8105 </span>            :       // (LD1Fourv8b_POST GPR64sp:$Rn, VecListFour8b:$Vt, XZR)</a>
<a name="8106"><span class="lineNum">    8106 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld1     $\xFF\x02\x10, [$\x01], #32&quot;;</span></a>
<a name="8107"><span class="lineNum">    8107 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8108"><span class="lineNum">    8108 </span>            :     }</a>
<a name="8109"><span class="lineNum">    8109 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8110"><span class="lineNum">    8110 </span><span class="lineNoCov">          0 :   case AArch64_LD1Fourv8h_POST:</span></a>
<a name="8111"><span class="lineNum">    8111 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8112"><span class="lineNum">    8112 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8113"><span class="lineNum">    8113 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8114"><span class="lineNum">    8114 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8115"><span class="lineNum">    8115 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQQQRegClassID, 1) &amp;&amp;</span></a>
<a name="8116"><span class="lineNum">    8116 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8117"><span class="lineNum">    8117 </span>            :       // (LD1Fourv8h_POST GPR64sp:$Rn, VecListFour8h:$Vt, XZR)</a>
<a name="8118"><span class="lineNum">    8118 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld1     $\xFF\x02\x11, [$\x01], #64&quot;;</span></a>
<a name="8119"><span class="lineNum">    8119 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8120"><span class="lineNum">    8120 </span>            :     }</a>
<a name="8121"><span class="lineNum">    8121 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8122"><span class="lineNum">    8122 </span><span class="lineNoCov">          0 :   case AArch64_LD1Onev16b_POST:</span></a>
<a name="8123"><span class="lineNum">    8123 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8124"><span class="lineNum">    8124 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8125"><span class="lineNum">    8125 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8126"><span class="lineNum">    8126 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8127"><span class="lineNum">    8127 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR128RegClassID, 1) &amp;&amp;</span></a>
<a name="8128"><span class="lineNum">    8128 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8129"><span class="lineNum">    8129 </span>            :       // (LD1Onev16b_POST GPR64sp:$Rn, VecListOne16b:$Vt, XZR)</a>
<a name="8130"><span class="lineNum">    8130 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld1     $\xFF\x02\x0A, [$\x01], #16&quot;;</span></a>
<a name="8131"><span class="lineNum">    8131 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8132"><span class="lineNum">    8132 </span>            :     }</a>
<a name="8133"><span class="lineNum">    8133 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8134"><span class="lineNum">    8134 </span><span class="lineNoCov">          0 :   case AArch64_LD1Onev1d_POST:</span></a>
<a name="8135"><span class="lineNum">    8135 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8136"><span class="lineNum">    8136 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8137"><span class="lineNum">    8137 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8138"><span class="lineNum">    8138 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8139"><span class="lineNum">    8139 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR64RegClassID, 1) &amp;&amp;</span></a>
<a name="8140"><span class="lineNum">    8140 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8141"><span class="lineNum">    8141 </span>            :       // (LD1Onev1d_POST GPR64sp:$Rn, VecListOne1d:$Vt, XZR)</a>
<a name="8142"><span class="lineNum">    8142 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld1     $\xFF\x02\x0B, [$\x01], #8&quot;;</span></a>
<a name="8143"><span class="lineNum">    8143 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8144"><span class="lineNum">    8144 </span>            :     }</a>
<a name="8145"><span class="lineNum">    8145 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8146"><span class="lineNum">    8146 </span><span class="lineNoCov">          0 :   case AArch64_LD1Onev2d_POST:</span></a>
<a name="8147"><span class="lineNum">    8147 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8148"><span class="lineNum">    8148 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8149"><span class="lineNum">    8149 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8150"><span class="lineNum">    8150 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8151"><span class="lineNum">    8151 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR128RegClassID, 1) &amp;&amp;</span></a>
<a name="8152"><span class="lineNum">    8152 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8153"><span class="lineNum">    8153 </span>            :       // (LD1Onev2d_POST GPR64sp:$Rn, VecListOne2d:$Vt, XZR)</a>
<a name="8154"><span class="lineNum">    8154 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld1     $\xFF\x02\x0C, [$\x01], #16&quot;;</span></a>
<a name="8155"><span class="lineNum">    8155 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8156"><span class="lineNum">    8156 </span>            :     }</a>
<a name="8157"><span class="lineNum">    8157 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8158"><span class="lineNum">    8158 </span><span class="lineNoCov">          0 :   case AArch64_LD1Onev2s_POST:</span></a>
<a name="8159"><span class="lineNum">    8159 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8160"><span class="lineNum">    8160 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8161"><span class="lineNum">    8161 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8162"><span class="lineNum">    8162 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8163"><span class="lineNum">    8163 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR64RegClassID, 1) &amp;&amp;</span></a>
<a name="8164"><span class="lineNum">    8164 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8165"><span class="lineNum">    8165 </span>            :       // (LD1Onev2s_POST GPR64sp:$Rn, VecListOne2s:$Vt, XZR)</a>
<a name="8166"><span class="lineNum">    8166 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld1     $\xFF\x02\x0D, [$\x01], #8&quot;;</span></a>
<a name="8167"><span class="lineNum">    8167 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8168"><span class="lineNum">    8168 </span>            :     }</a>
<a name="8169"><span class="lineNum">    8169 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8170"><span class="lineNum">    8170 </span><span class="lineNoCov">          0 :   case AArch64_LD1Onev4h_POST:</span></a>
<a name="8171"><span class="lineNum">    8171 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8172"><span class="lineNum">    8172 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8173"><span class="lineNum">    8173 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8174"><span class="lineNum">    8174 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8175"><span class="lineNum">    8175 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR64RegClassID, 1) &amp;&amp;</span></a>
<a name="8176"><span class="lineNum">    8176 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8177"><span class="lineNum">    8177 </span>            :       // (LD1Onev4h_POST GPR64sp:$Rn, VecListOne4h:$Vt, XZR)</a>
<a name="8178"><span class="lineNum">    8178 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld1     $\xFF\x02\x0E, [$\x01], #8&quot;;</span></a>
<a name="8179"><span class="lineNum">    8179 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8180"><span class="lineNum">    8180 </span>            :     }</a>
<a name="8181"><span class="lineNum">    8181 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8182"><span class="lineNum">    8182 </span><span class="lineNoCov">          0 :   case AArch64_LD1Onev4s_POST:</span></a>
<a name="8183"><span class="lineNum">    8183 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8184"><span class="lineNum">    8184 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8185"><span class="lineNum">    8185 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8186"><span class="lineNum">    8186 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8187"><span class="lineNum">    8187 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR128RegClassID, 1) &amp;&amp;</span></a>
<a name="8188"><span class="lineNum">    8188 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8189"><span class="lineNum">    8189 </span>            :       // (LD1Onev4s_POST GPR64sp:$Rn, VecListOne4s:$Vt, XZR)</a>
<a name="8190"><span class="lineNum">    8190 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld1     $\xFF\x02\x0F, [$\x01], #16&quot;;</span></a>
<a name="8191"><span class="lineNum">    8191 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8192"><span class="lineNum">    8192 </span>            :     }</a>
<a name="8193"><span class="lineNum">    8193 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8194"><span class="lineNum">    8194 </span><span class="lineNoCov">          0 :   case AArch64_LD1Onev8b_POST:</span></a>
<a name="8195"><span class="lineNum">    8195 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8196"><span class="lineNum">    8196 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8197"><span class="lineNum">    8197 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8198"><span class="lineNum">    8198 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8199"><span class="lineNum">    8199 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR64RegClassID, 1) &amp;&amp;</span></a>
<a name="8200"><span class="lineNum">    8200 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8201"><span class="lineNum">    8201 </span>            :       // (LD1Onev8b_POST GPR64sp:$Rn, VecListOne8b:$Vt, XZR)</a>
<a name="8202"><span class="lineNum">    8202 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld1     $\xFF\x02\x10, [$\x01], #8&quot;;</span></a>
<a name="8203"><span class="lineNum">    8203 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8204"><span class="lineNum">    8204 </span>            :     }</a>
<a name="8205"><span class="lineNum">    8205 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8206"><span class="lineNum">    8206 </span><span class="lineNoCov">          0 :   case AArch64_LD1Onev8h_POST:</span></a>
<a name="8207"><span class="lineNum">    8207 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8208"><span class="lineNum">    8208 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8209"><span class="lineNum">    8209 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8210"><span class="lineNum">    8210 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8211"><span class="lineNum">    8211 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR128RegClassID, 1) &amp;&amp;</span></a>
<a name="8212"><span class="lineNum">    8212 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8213"><span class="lineNum">    8213 </span>            :       // (LD1Onev8h_POST GPR64sp:$Rn, VecListOne8h:$Vt, XZR)</a>
<a name="8214"><span class="lineNum">    8214 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld1     $\xFF\x02\x11, [$\x01], #16&quot;;</span></a>
<a name="8215"><span class="lineNum">    8215 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8216"><span class="lineNum">    8216 </span>            :     }</a>
<a name="8217"><span class="lineNum">    8217 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8218"><span class="lineNum">    8218 </span><span class="lineNoCov">          0 :   case AArch64_LD1Rv16b_POST:</span></a>
<a name="8219"><span class="lineNum">    8219 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8220"><span class="lineNum">    8220 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8221"><span class="lineNum">    8221 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8222"><span class="lineNum">    8222 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8223"><span class="lineNum">    8223 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR128RegClassID, 1) &amp;&amp;</span></a>
<a name="8224"><span class="lineNum">    8224 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8225"><span class="lineNum">    8225 </span>            :       // (LD1Rv16b_POST GPR64sp:$Rn, VecListOne16b:$Vt, XZR)</a>
<a name="8226"><span class="lineNum">    8226 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld1r    $\xFF\x02\x0A, [$\x01], #1&quot;;</span></a>
<a name="8227"><span class="lineNum">    8227 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8228"><span class="lineNum">    8228 </span>            :     }</a>
<a name="8229"><span class="lineNum">    8229 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8230"><span class="lineNum">    8230 </span><span class="lineNoCov">          0 :   case AArch64_LD1Rv1d_POST:</span></a>
<a name="8231"><span class="lineNum">    8231 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8232"><span class="lineNum">    8232 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8233"><span class="lineNum">    8233 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8234"><span class="lineNum">    8234 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8235"><span class="lineNum">    8235 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR64RegClassID, 1) &amp;&amp;</span></a>
<a name="8236"><span class="lineNum">    8236 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8237"><span class="lineNum">    8237 </span>            :       // (LD1Rv1d_POST GPR64sp:$Rn, VecListOne1d:$Vt, XZR)</a>
<a name="8238"><span class="lineNum">    8238 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld1r    $\xFF\x02\x0B, [$\x01], #8&quot;;</span></a>
<a name="8239"><span class="lineNum">    8239 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8240"><span class="lineNum">    8240 </span>            :     }</a>
<a name="8241"><span class="lineNum">    8241 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8242"><span class="lineNum">    8242 </span><span class="lineNoCov">          0 :   case AArch64_LD1Rv2d_POST:</span></a>
<a name="8243"><span class="lineNum">    8243 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8244"><span class="lineNum">    8244 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8245"><span class="lineNum">    8245 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8246"><span class="lineNum">    8246 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8247"><span class="lineNum">    8247 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR128RegClassID, 1) &amp;&amp;</span></a>
<a name="8248"><span class="lineNum">    8248 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8249"><span class="lineNum">    8249 </span>            :       // (LD1Rv2d_POST GPR64sp:$Rn, VecListOne2d:$Vt, XZR)</a>
<a name="8250"><span class="lineNum">    8250 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld1r    $\xFF\x02\x0C, [$\x01], #8&quot;;</span></a>
<a name="8251"><span class="lineNum">    8251 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8252"><span class="lineNum">    8252 </span>            :     }</a>
<a name="8253"><span class="lineNum">    8253 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8254"><span class="lineNum">    8254 </span><span class="lineNoCov">          0 :   case AArch64_LD1Rv2s_POST:</span></a>
<a name="8255"><span class="lineNum">    8255 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8256"><span class="lineNum">    8256 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8257"><span class="lineNum">    8257 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8258"><span class="lineNum">    8258 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8259"><span class="lineNum">    8259 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR64RegClassID, 1) &amp;&amp;</span></a>
<a name="8260"><span class="lineNum">    8260 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8261"><span class="lineNum">    8261 </span>            :       // (LD1Rv2s_POST GPR64sp:$Rn, VecListOne2s:$Vt, XZR)</a>
<a name="8262"><span class="lineNum">    8262 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld1r    $\xFF\x02\x0D, [$\x01], #4&quot;;</span></a>
<a name="8263"><span class="lineNum">    8263 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8264"><span class="lineNum">    8264 </span>            :     }</a>
<a name="8265"><span class="lineNum">    8265 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8266"><span class="lineNum">    8266 </span><span class="lineNoCov">          0 :   case AArch64_LD1Rv4h_POST:</span></a>
<a name="8267"><span class="lineNum">    8267 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8268"><span class="lineNum">    8268 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8269"><span class="lineNum">    8269 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8270"><span class="lineNum">    8270 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8271"><span class="lineNum">    8271 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR64RegClassID, 1) &amp;&amp;</span></a>
<a name="8272"><span class="lineNum">    8272 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8273"><span class="lineNum">    8273 </span>            :       // (LD1Rv4h_POST GPR64sp:$Rn, VecListOne4h:$Vt, XZR)</a>
<a name="8274"><span class="lineNum">    8274 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld1r    $\xFF\x02\x0E, [$\x01], #2&quot;;</span></a>
<a name="8275"><span class="lineNum">    8275 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8276"><span class="lineNum">    8276 </span>            :     }</a>
<a name="8277"><span class="lineNum">    8277 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8278"><span class="lineNum">    8278 </span><span class="lineNoCov">          0 :   case AArch64_LD1Rv4s_POST:</span></a>
<a name="8279"><span class="lineNum">    8279 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8280"><span class="lineNum">    8280 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8281"><span class="lineNum">    8281 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8282"><span class="lineNum">    8282 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8283"><span class="lineNum">    8283 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR128RegClassID, 1) &amp;&amp;</span></a>
<a name="8284"><span class="lineNum">    8284 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8285"><span class="lineNum">    8285 </span>            :       // (LD1Rv4s_POST GPR64sp:$Rn, VecListOne4s:$Vt, XZR)</a>
<a name="8286"><span class="lineNum">    8286 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld1r    $\xFF\x02\x0F, [$\x01], #4&quot;;</span></a>
<a name="8287"><span class="lineNum">    8287 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8288"><span class="lineNum">    8288 </span>            :     }</a>
<a name="8289"><span class="lineNum">    8289 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8290"><span class="lineNum">    8290 </span><span class="lineNoCov">          0 :   case AArch64_LD1Rv8b_POST:</span></a>
<a name="8291"><span class="lineNum">    8291 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8292"><span class="lineNum">    8292 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8293"><span class="lineNum">    8293 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8294"><span class="lineNum">    8294 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8295"><span class="lineNum">    8295 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR64RegClassID, 1) &amp;&amp;</span></a>
<a name="8296"><span class="lineNum">    8296 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8297"><span class="lineNum">    8297 </span>            :       // (LD1Rv8b_POST GPR64sp:$Rn, VecListOne8b:$Vt, XZR)</a>
<a name="8298"><span class="lineNum">    8298 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld1r    $\xFF\x02\x10, [$\x01], #1&quot;;</span></a>
<a name="8299"><span class="lineNum">    8299 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8300"><span class="lineNum">    8300 </span>            :     }</a>
<a name="8301"><span class="lineNum">    8301 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8302"><span class="lineNum">    8302 </span><span class="lineNoCov">          0 :   case AArch64_LD1Rv8h_POST:</span></a>
<a name="8303"><span class="lineNum">    8303 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8304"><span class="lineNum">    8304 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8305"><span class="lineNum">    8305 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8306"><span class="lineNum">    8306 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8307"><span class="lineNum">    8307 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR128RegClassID, 1) &amp;&amp;</span></a>
<a name="8308"><span class="lineNum">    8308 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8309"><span class="lineNum">    8309 </span>            :       // (LD1Rv8h_POST GPR64sp:$Rn, VecListOne8h:$Vt, XZR)</a>
<a name="8310"><span class="lineNum">    8310 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld1r    $\xFF\x02\x11, [$\x01], #2&quot;;</span></a>
<a name="8311"><span class="lineNum">    8311 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8312"><span class="lineNum">    8312 </span>            :     }</a>
<a name="8313"><span class="lineNum">    8313 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8314"><span class="lineNum">    8314 </span><span class="lineNoCov">          0 :   case AArch64_LD1Threev16b_POST:</span></a>
<a name="8315"><span class="lineNum">    8315 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8316"><span class="lineNum">    8316 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8317"><span class="lineNum">    8317 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8318"><span class="lineNum">    8318 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8319"><span class="lineNum">    8319 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQQRegClassID, 1) &amp;&amp;</span></a>
<a name="8320"><span class="lineNum">    8320 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8321"><span class="lineNum">    8321 </span>            :       // (LD1Threev16b_POST GPR64sp:$Rn, VecListThree16b:$Vt, XZR)</a>
<a name="8322"><span class="lineNum">    8322 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld1     $\xFF\x02\x0A, [$\x01], #48&quot;;</span></a>
<a name="8323"><span class="lineNum">    8323 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8324"><span class="lineNum">    8324 </span>            :     }</a>
<a name="8325"><span class="lineNum">    8325 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8326"><span class="lineNum">    8326 </span><span class="lineNoCov">          0 :   case AArch64_LD1Threev1d_POST:</span></a>
<a name="8327"><span class="lineNum">    8327 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8328"><span class="lineNum">    8328 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8329"><span class="lineNum">    8329 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8330"><span class="lineNum">    8330 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8331"><span class="lineNum">    8331 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_DDDRegClassID, 1) &amp;&amp;</span></a>
<a name="8332"><span class="lineNum">    8332 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8333"><span class="lineNum">    8333 </span>            :       // (LD1Threev1d_POST GPR64sp:$Rn, VecListThree1d:$Vt, XZR)</a>
<a name="8334"><span class="lineNum">    8334 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld1     $\xFF\x02\x0B, [$\x01], #24&quot;;</span></a>
<a name="8335"><span class="lineNum">    8335 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8336"><span class="lineNum">    8336 </span>            :     }</a>
<a name="8337"><span class="lineNum">    8337 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8338"><span class="lineNum">    8338 </span><span class="lineNoCov">          0 :   case AArch64_LD1Threev2d_POST:</span></a>
<a name="8339"><span class="lineNum">    8339 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8340"><span class="lineNum">    8340 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8341"><span class="lineNum">    8341 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8342"><span class="lineNum">    8342 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8343"><span class="lineNum">    8343 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQQRegClassID, 1) &amp;&amp;</span></a>
<a name="8344"><span class="lineNum">    8344 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8345"><span class="lineNum">    8345 </span>            :       // (LD1Threev2d_POST GPR64sp:$Rn, VecListThree2d:$Vt, XZR)</a>
<a name="8346"><span class="lineNum">    8346 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld1     $\xFF\x02\x0C, [$\x01], #48&quot;;</span></a>
<a name="8347"><span class="lineNum">    8347 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8348"><span class="lineNum">    8348 </span>            :     }</a>
<a name="8349"><span class="lineNum">    8349 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8350"><span class="lineNum">    8350 </span><span class="lineNoCov">          0 :   case AArch64_LD1Threev2s_POST:</span></a>
<a name="8351"><span class="lineNum">    8351 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8352"><span class="lineNum">    8352 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8353"><span class="lineNum">    8353 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8354"><span class="lineNum">    8354 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8355"><span class="lineNum">    8355 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_DDDRegClassID, 1) &amp;&amp;</span></a>
<a name="8356"><span class="lineNum">    8356 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8357"><span class="lineNum">    8357 </span>            :       // (LD1Threev2s_POST GPR64sp:$Rn, VecListThree2s:$Vt, XZR)</a>
<a name="8358"><span class="lineNum">    8358 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld1     $\xFF\x02\x0D, [$\x01], #24&quot;;</span></a>
<a name="8359"><span class="lineNum">    8359 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8360"><span class="lineNum">    8360 </span>            :     }</a>
<a name="8361"><span class="lineNum">    8361 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8362"><span class="lineNum">    8362 </span><span class="lineNoCov">          0 :   case AArch64_LD1Threev4h_POST:</span></a>
<a name="8363"><span class="lineNum">    8363 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8364"><span class="lineNum">    8364 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8365"><span class="lineNum">    8365 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8366"><span class="lineNum">    8366 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8367"><span class="lineNum">    8367 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_DDDRegClassID, 1) &amp;&amp;</span></a>
<a name="8368"><span class="lineNum">    8368 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8369"><span class="lineNum">    8369 </span>            :       // (LD1Threev4h_POST GPR64sp:$Rn, VecListThree4h:$Vt, XZR)</a>
<a name="8370"><span class="lineNum">    8370 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld1     $\xFF\x02\x0E, [$\x01], #24&quot;;</span></a>
<a name="8371"><span class="lineNum">    8371 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8372"><span class="lineNum">    8372 </span>            :     }</a>
<a name="8373"><span class="lineNum">    8373 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8374"><span class="lineNum">    8374 </span><span class="lineNoCov">          0 :   case AArch64_LD1Threev4s_POST:</span></a>
<a name="8375"><span class="lineNum">    8375 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8376"><span class="lineNum">    8376 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8377"><span class="lineNum">    8377 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8378"><span class="lineNum">    8378 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8379"><span class="lineNum">    8379 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQQRegClassID, 1) &amp;&amp;</span></a>
<a name="8380"><span class="lineNum">    8380 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8381"><span class="lineNum">    8381 </span>            :       // (LD1Threev4s_POST GPR64sp:$Rn, VecListThree4s:$Vt, XZR)</a>
<a name="8382"><span class="lineNum">    8382 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld1     $\xFF\x02\x0F, [$\x01], #48&quot;;</span></a>
<a name="8383"><span class="lineNum">    8383 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8384"><span class="lineNum">    8384 </span>            :     }</a>
<a name="8385"><span class="lineNum">    8385 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8386"><span class="lineNum">    8386 </span><span class="lineNoCov">          0 :   case AArch64_LD1Threev8b_POST:</span></a>
<a name="8387"><span class="lineNum">    8387 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8388"><span class="lineNum">    8388 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8389"><span class="lineNum">    8389 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8390"><span class="lineNum">    8390 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8391"><span class="lineNum">    8391 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_DDDRegClassID, 1) &amp;&amp;</span></a>
<a name="8392"><span class="lineNum">    8392 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8393"><span class="lineNum">    8393 </span>            :       // (LD1Threev8b_POST GPR64sp:$Rn, VecListThree8b:$Vt, XZR)</a>
<a name="8394"><span class="lineNum">    8394 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld1     $\xFF\x02\x10, [$\x01], #24&quot;;</span></a>
<a name="8395"><span class="lineNum">    8395 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8396"><span class="lineNum">    8396 </span>            :     }</a>
<a name="8397"><span class="lineNum">    8397 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8398"><span class="lineNum">    8398 </span><span class="lineNoCov">          0 :   case AArch64_LD1Threev8h_POST:</span></a>
<a name="8399"><span class="lineNum">    8399 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8400"><span class="lineNum">    8400 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8401"><span class="lineNum">    8401 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8402"><span class="lineNum">    8402 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8403"><span class="lineNum">    8403 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQQRegClassID, 1) &amp;&amp;</span></a>
<a name="8404"><span class="lineNum">    8404 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8405"><span class="lineNum">    8405 </span>            :       // (LD1Threev8h_POST GPR64sp:$Rn, VecListThree8h:$Vt, XZR)</a>
<a name="8406"><span class="lineNum">    8406 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld1     $\xFF\x02\x11, [$\x01], #48&quot;;</span></a>
<a name="8407"><span class="lineNum">    8407 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8408"><span class="lineNum">    8408 </span>            :     }</a>
<a name="8409"><span class="lineNum">    8409 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8410"><span class="lineNum">    8410 </span><span class="lineNoCov">          0 :   case AArch64_LD1Twov16b_POST:</span></a>
<a name="8411"><span class="lineNum">    8411 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8412"><span class="lineNum">    8412 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8413"><span class="lineNum">    8413 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8414"><span class="lineNum">    8414 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8415"><span class="lineNum">    8415 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQRegClassID, 1) &amp;&amp;</span></a>
<a name="8416"><span class="lineNum">    8416 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8417"><span class="lineNum">    8417 </span>            :       // (LD1Twov16b_POST GPR64sp:$Rn, VecListTwo16b:$Vt, XZR)</a>
<a name="8418"><span class="lineNum">    8418 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld1     $\xFF\x02\x0A, [$\x01], #32&quot;;</span></a>
<a name="8419"><span class="lineNum">    8419 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8420"><span class="lineNum">    8420 </span>            :     }</a>
<a name="8421"><span class="lineNum">    8421 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8422"><span class="lineNum">    8422 </span><span class="lineNoCov">          0 :   case AArch64_LD1Twov1d_POST:</span></a>
<a name="8423"><span class="lineNum">    8423 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8424"><span class="lineNum">    8424 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8425"><span class="lineNum">    8425 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8426"><span class="lineNum">    8426 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8427"><span class="lineNum">    8427 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_DDRegClassID, 1) &amp;&amp;</span></a>
<a name="8428"><span class="lineNum">    8428 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8429"><span class="lineNum">    8429 </span>            :       // (LD1Twov1d_POST GPR64sp:$Rn, VecListTwo1d:$Vt, XZR)</a>
<a name="8430"><span class="lineNum">    8430 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld1     $\xFF\x02\x0B, [$\x01], #16&quot;;</span></a>
<a name="8431"><span class="lineNum">    8431 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8432"><span class="lineNum">    8432 </span>            :     }</a>
<a name="8433"><span class="lineNum">    8433 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8434"><span class="lineNum">    8434 </span><span class="lineNoCov">          0 :   case AArch64_LD1Twov2d_POST:</span></a>
<a name="8435"><span class="lineNum">    8435 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8436"><span class="lineNum">    8436 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8437"><span class="lineNum">    8437 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8438"><span class="lineNum">    8438 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8439"><span class="lineNum">    8439 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQRegClassID, 1) &amp;&amp;</span></a>
<a name="8440"><span class="lineNum">    8440 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8441"><span class="lineNum">    8441 </span>            :       // (LD1Twov2d_POST GPR64sp:$Rn, VecListTwo2d:$Vt, XZR)</a>
<a name="8442"><span class="lineNum">    8442 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld1     $\xFF\x02\x0C, [$\x01], #32&quot;;</span></a>
<a name="8443"><span class="lineNum">    8443 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8444"><span class="lineNum">    8444 </span>            :     }</a>
<a name="8445"><span class="lineNum">    8445 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8446"><span class="lineNum">    8446 </span><span class="lineNoCov">          0 :   case AArch64_LD1Twov2s_POST:</span></a>
<a name="8447"><span class="lineNum">    8447 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8448"><span class="lineNum">    8448 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8449"><span class="lineNum">    8449 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8450"><span class="lineNum">    8450 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8451"><span class="lineNum">    8451 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_DDRegClassID, 1) &amp;&amp;</span></a>
<a name="8452"><span class="lineNum">    8452 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8453"><span class="lineNum">    8453 </span>            :       // (LD1Twov2s_POST GPR64sp:$Rn, VecListTwo2s:$Vt, XZR)</a>
<a name="8454"><span class="lineNum">    8454 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld1     $\xFF\x02\x0D, [$\x01], #16&quot;;</span></a>
<a name="8455"><span class="lineNum">    8455 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8456"><span class="lineNum">    8456 </span>            :     }</a>
<a name="8457"><span class="lineNum">    8457 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8458"><span class="lineNum">    8458 </span><span class="lineNoCov">          0 :   case AArch64_LD1Twov4h_POST:</span></a>
<a name="8459"><span class="lineNum">    8459 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8460"><span class="lineNum">    8460 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8461"><span class="lineNum">    8461 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8462"><span class="lineNum">    8462 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8463"><span class="lineNum">    8463 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_DDRegClassID, 1) &amp;&amp;</span></a>
<a name="8464"><span class="lineNum">    8464 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8465"><span class="lineNum">    8465 </span>            :       // (LD1Twov4h_POST GPR64sp:$Rn, VecListTwo4h:$Vt, XZR)</a>
<a name="8466"><span class="lineNum">    8466 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld1     $\xFF\x02\x0E, [$\x01], #16&quot;;</span></a>
<a name="8467"><span class="lineNum">    8467 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8468"><span class="lineNum">    8468 </span>            :     }</a>
<a name="8469"><span class="lineNum">    8469 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8470"><span class="lineNum">    8470 </span><span class="lineNoCov">          0 :   case AArch64_LD1Twov4s_POST:</span></a>
<a name="8471"><span class="lineNum">    8471 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8472"><span class="lineNum">    8472 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8473"><span class="lineNum">    8473 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8474"><span class="lineNum">    8474 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8475"><span class="lineNum">    8475 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQRegClassID, 1) &amp;&amp;</span></a>
<a name="8476"><span class="lineNum">    8476 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8477"><span class="lineNum">    8477 </span>            :       // (LD1Twov4s_POST GPR64sp:$Rn, VecListTwo4s:$Vt, XZR)</a>
<a name="8478"><span class="lineNum">    8478 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld1     $\xFF\x02\x0F, [$\x01], #32&quot;;</span></a>
<a name="8479"><span class="lineNum">    8479 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8480"><span class="lineNum">    8480 </span>            :     }</a>
<a name="8481"><span class="lineNum">    8481 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8482"><span class="lineNum">    8482 </span><span class="lineNoCov">          0 :   case AArch64_LD1Twov8b_POST:</span></a>
<a name="8483"><span class="lineNum">    8483 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8484"><span class="lineNum">    8484 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8485"><span class="lineNum">    8485 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8486"><span class="lineNum">    8486 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8487"><span class="lineNum">    8487 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_DDRegClassID, 1) &amp;&amp;</span></a>
<a name="8488"><span class="lineNum">    8488 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8489"><span class="lineNum">    8489 </span>            :       // (LD1Twov8b_POST GPR64sp:$Rn, VecListTwo8b:$Vt, XZR)</a>
<a name="8490"><span class="lineNum">    8490 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld1     $\xFF\x02\x10, [$\x01], #16&quot;;</span></a>
<a name="8491"><span class="lineNum">    8491 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8492"><span class="lineNum">    8492 </span>            :     }</a>
<a name="8493"><span class="lineNum">    8493 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8494"><span class="lineNum">    8494 </span><span class="lineNoCov">          0 :   case AArch64_LD1Twov8h_POST:</span></a>
<a name="8495"><span class="lineNum">    8495 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8496"><span class="lineNum">    8496 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8497"><span class="lineNum">    8497 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8498"><span class="lineNum">    8498 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8499"><span class="lineNum">    8499 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQRegClassID, 1) &amp;&amp;</span></a>
<a name="8500"><span class="lineNum">    8500 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8501"><span class="lineNum">    8501 </span>            :       // (LD1Twov8h_POST GPR64sp:$Rn, VecListTwo8h:$Vt, XZR)</a>
<a name="8502"><span class="lineNum">    8502 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld1     $\xFF\x02\x11, [$\x01], #32&quot;;</span></a>
<a name="8503"><span class="lineNum">    8503 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8504"><span class="lineNum">    8504 </span>            :     }</a>
<a name="8505"><span class="lineNum">    8505 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8506"><span class="lineNum">    8506 </span><span class="lineNoCov">          0 :   case AArch64_LD1i16_POST:</span></a>
<a name="8507"><span class="lineNum">    8507 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="8508"><span class="lineNum">    8508 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8509"><span class="lineNum">    8509 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8510"><span class="lineNum">    8510 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8511"><span class="lineNum">    8511 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR128RegClassID, 1) &amp;&amp;</span></a>
<a name="8512"><span class="lineNum">    8512 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 3)) == AArch64_XZR) {</span></a>
<a name="8513"><span class="lineNum">    8513 </span>            :       // (LD1i16_POST GPR64sp:$Rn, VecListOneh:$Vt, VectorIndexH:$idx, XZR)</a>
<a name="8514"><span class="lineNum">    8514 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld1     $\xFF\x02\x12$\xFF\x03\x09, [$\x01], #2&quot;;</span></a>
<a name="8515"><span class="lineNum">    8515 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8516"><span class="lineNum">    8516 </span>            :     }</a>
<a name="8517"><span class="lineNum">    8517 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8518"><span class="lineNum">    8518 </span><span class="lineNoCov">          0 :   case AArch64_LD1i32_POST:</span></a>
<a name="8519"><span class="lineNum">    8519 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="8520"><span class="lineNum">    8520 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8521"><span class="lineNum">    8521 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8522"><span class="lineNum">    8522 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8523"><span class="lineNum">    8523 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR128RegClassID, 1) &amp;&amp;</span></a>
<a name="8524"><span class="lineNum">    8524 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 3)) == AArch64_XZR) {</span></a>
<a name="8525"><span class="lineNum">    8525 </span>            :       // (LD1i32_POST GPR64sp:$Rn, VecListOnes:$Vt, VectorIndexS:$idx, XZR)</a>
<a name="8526"><span class="lineNum">    8526 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld1     $\xFF\x02\x13$\xFF\x03\x09, [$\x01], #4&quot;;</span></a>
<a name="8527"><span class="lineNum">    8527 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8528"><span class="lineNum">    8528 </span>            :     }</a>
<a name="8529"><span class="lineNum">    8529 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8530"><span class="lineNum">    8530 </span><span class="lineNoCov">          0 :   case AArch64_LD1i64_POST:</span></a>
<a name="8531"><span class="lineNum">    8531 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="8532"><span class="lineNum">    8532 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8533"><span class="lineNum">    8533 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8534"><span class="lineNum">    8534 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8535"><span class="lineNum">    8535 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR128RegClassID, 1) &amp;&amp;</span></a>
<a name="8536"><span class="lineNum">    8536 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 3)) == AArch64_XZR) {</span></a>
<a name="8537"><span class="lineNum">    8537 </span>            :       // (LD1i64_POST GPR64sp:$Rn, VecListOned:$Vt, VectorIndexD:$idx, XZR)</a>
<a name="8538"><span class="lineNum">    8538 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld1     $\xFF\x02\x14$\xFF\x03\x09, [$\x01], #8&quot;;</span></a>
<a name="8539"><span class="lineNum">    8539 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8540"><span class="lineNum">    8540 </span>            :     }</a>
<a name="8541"><span class="lineNum">    8541 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8542"><span class="lineNum">    8542 </span><span class="lineNoCov">          0 :   case AArch64_LD1i8_POST:</span></a>
<a name="8543"><span class="lineNum">    8543 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="8544"><span class="lineNum">    8544 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8545"><span class="lineNum">    8545 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8546"><span class="lineNum">    8546 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8547"><span class="lineNum">    8547 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR128RegClassID, 1) &amp;&amp;</span></a>
<a name="8548"><span class="lineNum">    8548 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 3)) == AArch64_XZR) {</span></a>
<a name="8549"><span class="lineNum">    8549 </span>            :       // (LD1i8_POST GPR64sp:$Rn, VecListOneb:$Vt, VectorIndexB:$idx, XZR)</a>
<a name="8550"><span class="lineNum">    8550 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld1     $\xFF\x02\x15$\xFF\x03\x09, [$\x01], #1&quot;;</span></a>
<a name="8551"><span class="lineNum">    8551 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8552"><span class="lineNum">    8552 </span>            :     }</a>
<a name="8553"><span class="lineNum">    8553 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8554"><span class="lineNum">    8554 </span><span class="lineNoCov">          0 :   case AArch64_LD2Rv16b_POST:</span></a>
<a name="8555"><span class="lineNum">    8555 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8556"><span class="lineNum">    8556 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8557"><span class="lineNum">    8557 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8558"><span class="lineNum">    8558 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8559"><span class="lineNum">    8559 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQRegClassID, 1) &amp;&amp;</span></a>
<a name="8560"><span class="lineNum">    8560 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8561"><span class="lineNum">    8561 </span>            :       // (LD2Rv16b_POST GPR64sp:$Rn, VecListTwo16b:$Vt, XZR)</a>
<a name="8562"><span class="lineNum">    8562 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld2r    $\xFF\x02\x0A, [$\x01], #2&quot;;</span></a>
<a name="8563"><span class="lineNum">    8563 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8564"><span class="lineNum">    8564 </span>            :     }</a>
<a name="8565"><span class="lineNum">    8565 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8566"><span class="lineNum">    8566 </span><span class="lineNoCov">          0 :   case AArch64_LD2Rv1d_POST:</span></a>
<a name="8567"><span class="lineNum">    8567 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8568"><span class="lineNum">    8568 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8569"><span class="lineNum">    8569 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8570"><span class="lineNum">    8570 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8571"><span class="lineNum">    8571 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_DDRegClassID, 1) &amp;&amp;</span></a>
<a name="8572"><span class="lineNum">    8572 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8573"><span class="lineNum">    8573 </span>            :       // (LD2Rv1d_POST GPR64sp:$Rn, VecListTwo1d:$Vt, XZR)</a>
<a name="8574"><span class="lineNum">    8574 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld2r    $\xFF\x02\x0B, [$\x01], #16&quot;;</span></a>
<a name="8575"><span class="lineNum">    8575 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8576"><span class="lineNum">    8576 </span>            :     }</a>
<a name="8577"><span class="lineNum">    8577 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8578"><span class="lineNum">    8578 </span><span class="lineNoCov">          0 :   case AArch64_LD2Rv2d_POST:</span></a>
<a name="8579"><span class="lineNum">    8579 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8580"><span class="lineNum">    8580 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8581"><span class="lineNum">    8581 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8582"><span class="lineNum">    8582 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8583"><span class="lineNum">    8583 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQRegClassID, 1) &amp;&amp;</span></a>
<a name="8584"><span class="lineNum">    8584 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8585"><span class="lineNum">    8585 </span>            :       // (LD2Rv2d_POST GPR64sp:$Rn, VecListTwo2d:$Vt, XZR)</a>
<a name="8586"><span class="lineNum">    8586 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld2r    $\xFF\x02\x0C, [$\x01], #16&quot;;</span></a>
<a name="8587"><span class="lineNum">    8587 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8588"><span class="lineNum">    8588 </span>            :     }</a>
<a name="8589"><span class="lineNum">    8589 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8590"><span class="lineNum">    8590 </span><span class="lineNoCov">          0 :   case AArch64_LD2Rv2s_POST:</span></a>
<a name="8591"><span class="lineNum">    8591 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8592"><span class="lineNum">    8592 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8593"><span class="lineNum">    8593 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8594"><span class="lineNum">    8594 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8595"><span class="lineNum">    8595 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_DDRegClassID, 1) &amp;&amp;</span></a>
<a name="8596"><span class="lineNum">    8596 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8597"><span class="lineNum">    8597 </span>            :       // (LD2Rv2s_POST GPR64sp:$Rn, VecListTwo2s:$Vt, XZR)</a>
<a name="8598"><span class="lineNum">    8598 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld2r    $\xFF\x02\x0D, [$\x01], #8&quot;;</span></a>
<a name="8599"><span class="lineNum">    8599 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8600"><span class="lineNum">    8600 </span>            :     }</a>
<a name="8601"><span class="lineNum">    8601 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8602"><span class="lineNum">    8602 </span><span class="lineNoCov">          0 :   case AArch64_LD2Rv4h_POST:</span></a>
<a name="8603"><span class="lineNum">    8603 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8604"><span class="lineNum">    8604 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8605"><span class="lineNum">    8605 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8606"><span class="lineNum">    8606 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8607"><span class="lineNum">    8607 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_DDRegClassID, 1) &amp;&amp;</span></a>
<a name="8608"><span class="lineNum">    8608 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8609"><span class="lineNum">    8609 </span>            :       // (LD2Rv4h_POST GPR64sp:$Rn, VecListTwo4h:$Vt, XZR)</a>
<a name="8610"><span class="lineNum">    8610 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld2r    $\xFF\x02\x0E, [$\x01], #4&quot;;</span></a>
<a name="8611"><span class="lineNum">    8611 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8612"><span class="lineNum">    8612 </span>            :     }</a>
<a name="8613"><span class="lineNum">    8613 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8614"><span class="lineNum">    8614 </span><span class="lineNoCov">          0 :   case AArch64_LD2Rv4s_POST:</span></a>
<a name="8615"><span class="lineNum">    8615 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8616"><span class="lineNum">    8616 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8617"><span class="lineNum">    8617 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8618"><span class="lineNum">    8618 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8619"><span class="lineNum">    8619 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQRegClassID, 1) &amp;&amp;</span></a>
<a name="8620"><span class="lineNum">    8620 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8621"><span class="lineNum">    8621 </span>            :       // (LD2Rv4s_POST GPR64sp:$Rn, VecListTwo4s:$Vt, XZR)</a>
<a name="8622"><span class="lineNum">    8622 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld2r    $\xFF\x02\x0F, [$\x01], #8&quot;;</span></a>
<a name="8623"><span class="lineNum">    8623 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8624"><span class="lineNum">    8624 </span>            :     }</a>
<a name="8625"><span class="lineNum">    8625 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8626"><span class="lineNum">    8626 </span><span class="lineNoCov">          0 :   case AArch64_LD2Rv8b_POST:</span></a>
<a name="8627"><span class="lineNum">    8627 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8628"><span class="lineNum">    8628 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8629"><span class="lineNum">    8629 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8630"><span class="lineNum">    8630 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8631"><span class="lineNum">    8631 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_DDRegClassID, 1) &amp;&amp;</span></a>
<a name="8632"><span class="lineNum">    8632 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8633"><span class="lineNum">    8633 </span>            :       // (LD2Rv8b_POST GPR64sp:$Rn, VecListTwo8b:$Vt, XZR)</a>
<a name="8634"><span class="lineNum">    8634 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld2r    $\xFF\x02\x10, [$\x01], #2&quot;;</span></a>
<a name="8635"><span class="lineNum">    8635 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8636"><span class="lineNum">    8636 </span>            :     }</a>
<a name="8637"><span class="lineNum">    8637 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8638"><span class="lineNum">    8638 </span><span class="lineNoCov">          0 :   case AArch64_LD2Rv8h_POST:</span></a>
<a name="8639"><span class="lineNum">    8639 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8640"><span class="lineNum">    8640 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8641"><span class="lineNum">    8641 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8642"><span class="lineNum">    8642 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8643"><span class="lineNum">    8643 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQRegClassID, 1) &amp;&amp;</span></a>
<a name="8644"><span class="lineNum">    8644 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8645"><span class="lineNum">    8645 </span>            :       // (LD2Rv8h_POST GPR64sp:$Rn, VecListTwo8h:$Vt, XZR)</a>
<a name="8646"><span class="lineNum">    8646 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld2r    $\xFF\x02\x11, [$\x01], #4&quot;;</span></a>
<a name="8647"><span class="lineNum">    8647 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8648"><span class="lineNum">    8648 </span>            :     }</a>
<a name="8649"><span class="lineNum">    8649 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8650"><span class="lineNum">    8650 </span><span class="lineNoCov">          0 :   case AArch64_LD2Twov16b_POST:</span></a>
<a name="8651"><span class="lineNum">    8651 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8652"><span class="lineNum">    8652 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8653"><span class="lineNum">    8653 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8654"><span class="lineNum">    8654 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8655"><span class="lineNum">    8655 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQRegClassID, 1) &amp;&amp;</span></a>
<a name="8656"><span class="lineNum">    8656 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8657"><span class="lineNum">    8657 </span>            :       // (LD2Twov16b_POST GPR64sp:$Rn, VecListTwo16b:$Vt, XZR)</a>
<a name="8658"><span class="lineNum">    8658 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld2     $\xFF\x02\x0A, [$\x01], #32&quot;;</span></a>
<a name="8659"><span class="lineNum">    8659 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8660"><span class="lineNum">    8660 </span>            :     }</a>
<a name="8661"><span class="lineNum">    8661 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8662"><span class="lineNum">    8662 </span><span class="lineNoCov">          0 :   case AArch64_LD2Twov2d_POST:</span></a>
<a name="8663"><span class="lineNum">    8663 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8664"><span class="lineNum">    8664 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8665"><span class="lineNum">    8665 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8666"><span class="lineNum">    8666 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8667"><span class="lineNum">    8667 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQRegClassID, 1) &amp;&amp;</span></a>
<a name="8668"><span class="lineNum">    8668 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8669"><span class="lineNum">    8669 </span>            :       // (LD2Twov2d_POST GPR64sp:$Rn, VecListTwo2d:$Vt, XZR)</a>
<a name="8670"><span class="lineNum">    8670 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld2     $\xFF\x02\x0C, [$\x01], #32&quot;;</span></a>
<a name="8671"><span class="lineNum">    8671 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8672"><span class="lineNum">    8672 </span>            :     }</a>
<a name="8673"><span class="lineNum">    8673 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8674"><span class="lineNum">    8674 </span><span class="lineNoCov">          0 :   case AArch64_LD2Twov2s_POST:</span></a>
<a name="8675"><span class="lineNum">    8675 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8676"><span class="lineNum">    8676 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8677"><span class="lineNum">    8677 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8678"><span class="lineNum">    8678 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8679"><span class="lineNum">    8679 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_DDRegClassID, 1) &amp;&amp;</span></a>
<a name="8680"><span class="lineNum">    8680 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8681"><span class="lineNum">    8681 </span>            :       // (LD2Twov2s_POST GPR64sp:$Rn, VecListTwo2s:$Vt, XZR)</a>
<a name="8682"><span class="lineNum">    8682 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld2     $\xFF\x02\x0D, [$\x01], #16&quot;;</span></a>
<a name="8683"><span class="lineNum">    8683 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8684"><span class="lineNum">    8684 </span>            :     }</a>
<a name="8685"><span class="lineNum">    8685 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8686"><span class="lineNum">    8686 </span><span class="lineNoCov">          0 :   case AArch64_LD2Twov4h_POST:</span></a>
<a name="8687"><span class="lineNum">    8687 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8688"><span class="lineNum">    8688 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8689"><span class="lineNum">    8689 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8690"><span class="lineNum">    8690 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8691"><span class="lineNum">    8691 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_DDRegClassID, 1) &amp;&amp;</span></a>
<a name="8692"><span class="lineNum">    8692 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8693"><span class="lineNum">    8693 </span>            :       // (LD2Twov4h_POST GPR64sp:$Rn, VecListTwo4h:$Vt, XZR)</a>
<a name="8694"><span class="lineNum">    8694 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld2     $\xFF\x02\x0E, [$\x01], #16&quot;;</span></a>
<a name="8695"><span class="lineNum">    8695 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8696"><span class="lineNum">    8696 </span>            :     }</a>
<a name="8697"><span class="lineNum">    8697 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8698"><span class="lineNum">    8698 </span><span class="lineNoCov">          0 :   case AArch64_LD2Twov4s_POST:</span></a>
<a name="8699"><span class="lineNum">    8699 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8700"><span class="lineNum">    8700 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8701"><span class="lineNum">    8701 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8702"><span class="lineNum">    8702 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8703"><span class="lineNum">    8703 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQRegClassID, 1) &amp;&amp;</span></a>
<a name="8704"><span class="lineNum">    8704 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8705"><span class="lineNum">    8705 </span>            :       // (LD2Twov4s_POST GPR64sp:$Rn, VecListTwo4s:$Vt, XZR)</a>
<a name="8706"><span class="lineNum">    8706 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld2     $\xFF\x02\x0F, [$\x01], #32&quot;;</span></a>
<a name="8707"><span class="lineNum">    8707 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8708"><span class="lineNum">    8708 </span>            :     }</a>
<a name="8709"><span class="lineNum">    8709 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8710"><span class="lineNum">    8710 </span><span class="lineNoCov">          0 :   case AArch64_LD2Twov8b_POST:</span></a>
<a name="8711"><span class="lineNum">    8711 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8712"><span class="lineNum">    8712 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8713"><span class="lineNum">    8713 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8714"><span class="lineNum">    8714 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8715"><span class="lineNum">    8715 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_DDRegClassID, 1) &amp;&amp;</span></a>
<a name="8716"><span class="lineNum">    8716 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8717"><span class="lineNum">    8717 </span>            :       // (LD2Twov8b_POST GPR64sp:$Rn, VecListTwo8b:$Vt, XZR)</a>
<a name="8718"><span class="lineNum">    8718 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld2     $\xFF\x02\x10, [$\x01], #16&quot;;</span></a>
<a name="8719"><span class="lineNum">    8719 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8720"><span class="lineNum">    8720 </span>            :     }</a>
<a name="8721"><span class="lineNum">    8721 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8722"><span class="lineNum">    8722 </span><span class="lineNoCov">          0 :   case AArch64_LD2Twov8h_POST:</span></a>
<a name="8723"><span class="lineNum">    8723 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8724"><span class="lineNum">    8724 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8725"><span class="lineNum">    8725 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8726"><span class="lineNum">    8726 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8727"><span class="lineNum">    8727 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQRegClassID, 1) &amp;&amp;</span></a>
<a name="8728"><span class="lineNum">    8728 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8729"><span class="lineNum">    8729 </span>            :       // (LD2Twov8h_POST GPR64sp:$Rn, VecListTwo8h:$Vt, XZR)</a>
<a name="8730"><span class="lineNum">    8730 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld2     $\xFF\x02\x11, [$\x01], #32&quot;;</span></a>
<a name="8731"><span class="lineNum">    8731 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8732"><span class="lineNum">    8732 </span>            :     }</a>
<a name="8733"><span class="lineNum">    8733 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8734"><span class="lineNum">    8734 </span><span class="lineNoCov">          0 :   case AArch64_LD2i16_POST:</span></a>
<a name="8735"><span class="lineNum">    8735 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="8736"><span class="lineNum">    8736 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8737"><span class="lineNum">    8737 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8738"><span class="lineNum">    8738 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8739"><span class="lineNum">    8739 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQRegClassID, 1) &amp;&amp;</span></a>
<a name="8740"><span class="lineNum">    8740 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 3)) == AArch64_XZR) {</span></a>
<a name="8741"><span class="lineNum">    8741 </span>            :       // (LD2i16_POST GPR64sp:$Rn, VecListTwoh:$Vt, VectorIndexH:$idx, XZR)</a>
<a name="8742"><span class="lineNum">    8742 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld2     $\xFF\x02\x12$\xFF\x03\x09, [$\x01], #4&quot;;</span></a>
<a name="8743"><span class="lineNum">    8743 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8744"><span class="lineNum">    8744 </span>            :     }</a>
<a name="8745"><span class="lineNum">    8745 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8746"><span class="lineNum">    8746 </span><span class="lineNoCov">          0 :   case AArch64_LD2i32_POST:</span></a>
<a name="8747"><span class="lineNum">    8747 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="8748"><span class="lineNum">    8748 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8749"><span class="lineNum">    8749 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8750"><span class="lineNum">    8750 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8751"><span class="lineNum">    8751 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQRegClassID, 1) &amp;&amp;</span></a>
<a name="8752"><span class="lineNum">    8752 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 3)) == AArch64_XZR) {</span></a>
<a name="8753"><span class="lineNum">    8753 </span>            :       // (LD2i32_POST GPR64sp:$Rn, VecListTwos:$Vt, VectorIndexS:$idx, XZR)</a>
<a name="8754"><span class="lineNum">    8754 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld2     $\xFF\x02\x13$\xFF\x03\x09, [$\x01], #8&quot;;</span></a>
<a name="8755"><span class="lineNum">    8755 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8756"><span class="lineNum">    8756 </span>            :     }</a>
<a name="8757"><span class="lineNum">    8757 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8758"><span class="lineNum">    8758 </span><span class="lineNoCov">          0 :   case AArch64_LD2i64_POST:</span></a>
<a name="8759"><span class="lineNum">    8759 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="8760"><span class="lineNum">    8760 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8761"><span class="lineNum">    8761 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8762"><span class="lineNum">    8762 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8763"><span class="lineNum">    8763 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQRegClassID, 1) &amp;&amp;</span></a>
<a name="8764"><span class="lineNum">    8764 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 3)) == AArch64_XZR) {</span></a>
<a name="8765"><span class="lineNum">    8765 </span>            :       // (LD2i64_POST GPR64sp:$Rn, VecListTwod:$Vt, VectorIndexD:$idx, XZR)</a>
<a name="8766"><span class="lineNum">    8766 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld2     $\xFF\x02\x14$\xFF\x03\x09, [$\x01], #16&quot;;</span></a>
<a name="8767"><span class="lineNum">    8767 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8768"><span class="lineNum">    8768 </span>            :     }</a>
<a name="8769"><span class="lineNum">    8769 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8770"><span class="lineNum">    8770 </span><span class="lineNoCov">          0 :   case AArch64_LD2i8_POST:</span></a>
<a name="8771"><span class="lineNum">    8771 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="8772"><span class="lineNum">    8772 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8773"><span class="lineNum">    8773 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8774"><span class="lineNum">    8774 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8775"><span class="lineNum">    8775 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQRegClassID, 1) &amp;&amp;</span></a>
<a name="8776"><span class="lineNum">    8776 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 3)) == AArch64_XZR) {</span></a>
<a name="8777"><span class="lineNum">    8777 </span>            :       // (LD2i8_POST GPR64sp:$Rn, VecListTwob:$Vt, VectorIndexB:$idx, XZR)</a>
<a name="8778"><span class="lineNum">    8778 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld2     $\xFF\x02\x15$\xFF\x03\x09, [$\x01], #2&quot;;</span></a>
<a name="8779"><span class="lineNum">    8779 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8780"><span class="lineNum">    8780 </span>            :     }</a>
<a name="8781"><span class="lineNum">    8781 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8782"><span class="lineNum">    8782 </span><span class="lineNoCov">          0 :   case AArch64_LD3Rv16b_POST:</span></a>
<a name="8783"><span class="lineNum">    8783 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8784"><span class="lineNum">    8784 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8785"><span class="lineNum">    8785 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8786"><span class="lineNum">    8786 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8787"><span class="lineNum">    8787 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQQRegClassID, 1) &amp;&amp;</span></a>
<a name="8788"><span class="lineNum">    8788 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8789"><span class="lineNum">    8789 </span>            :       // (LD3Rv16b_POST GPR64sp:$Rn, VecListThree16b:$Vt, XZR)</a>
<a name="8790"><span class="lineNum">    8790 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld3r    $\xFF\x02\x0A, [$\x01], #3&quot;;</span></a>
<a name="8791"><span class="lineNum">    8791 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8792"><span class="lineNum">    8792 </span>            :     }</a>
<a name="8793"><span class="lineNum">    8793 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8794"><span class="lineNum">    8794 </span><span class="lineNoCov">          0 :   case AArch64_LD3Rv1d_POST:</span></a>
<a name="8795"><span class="lineNum">    8795 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8796"><span class="lineNum">    8796 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8797"><span class="lineNum">    8797 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8798"><span class="lineNum">    8798 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8799"><span class="lineNum">    8799 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_DDDRegClassID, 1) &amp;&amp;</span></a>
<a name="8800"><span class="lineNum">    8800 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8801"><span class="lineNum">    8801 </span>            :       // (LD3Rv1d_POST GPR64sp:$Rn, VecListThree1d:$Vt, XZR)</a>
<a name="8802"><span class="lineNum">    8802 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld3r    $\xFF\x02\x0B, [$\x01], #24&quot;;</span></a>
<a name="8803"><span class="lineNum">    8803 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8804"><span class="lineNum">    8804 </span>            :     }</a>
<a name="8805"><span class="lineNum">    8805 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8806"><span class="lineNum">    8806 </span><span class="lineNoCov">          0 :   case AArch64_LD3Rv2d_POST:</span></a>
<a name="8807"><span class="lineNum">    8807 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8808"><span class="lineNum">    8808 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8809"><span class="lineNum">    8809 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8810"><span class="lineNum">    8810 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8811"><span class="lineNum">    8811 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQQRegClassID, 1) &amp;&amp;</span></a>
<a name="8812"><span class="lineNum">    8812 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8813"><span class="lineNum">    8813 </span>            :       // (LD3Rv2d_POST GPR64sp:$Rn, VecListThree2d:$Vt, XZR)</a>
<a name="8814"><span class="lineNum">    8814 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld3r    $\xFF\x02\x0C, [$\x01], #24&quot;;</span></a>
<a name="8815"><span class="lineNum">    8815 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8816"><span class="lineNum">    8816 </span>            :     }</a>
<a name="8817"><span class="lineNum">    8817 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8818"><span class="lineNum">    8818 </span><span class="lineNoCov">          0 :   case AArch64_LD3Rv2s_POST:</span></a>
<a name="8819"><span class="lineNum">    8819 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8820"><span class="lineNum">    8820 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8821"><span class="lineNum">    8821 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8822"><span class="lineNum">    8822 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8823"><span class="lineNum">    8823 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_DDDRegClassID, 1) &amp;&amp;</span></a>
<a name="8824"><span class="lineNum">    8824 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8825"><span class="lineNum">    8825 </span>            :       // (LD3Rv2s_POST GPR64sp:$Rn, VecListThree2s:$Vt, XZR)</a>
<a name="8826"><span class="lineNum">    8826 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld3r    $\xFF\x02\x0D, [$\x01], #12&quot;;</span></a>
<a name="8827"><span class="lineNum">    8827 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8828"><span class="lineNum">    8828 </span>            :     }</a>
<a name="8829"><span class="lineNum">    8829 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8830"><span class="lineNum">    8830 </span><span class="lineNoCov">          0 :   case AArch64_LD3Rv4h_POST:</span></a>
<a name="8831"><span class="lineNum">    8831 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8832"><span class="lineNum">    8832 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8833"><span class="lineNum">    8833 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8834"><span class="lineNum">    8834 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8835"><span class="lineNum">    8835 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_DDDRegClassID, 1) &amp;&amp;</span></a>
<a name="8836"><span class="lineNum">    8836 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8837"><span class="lineNum">    8837 </span>            :       // (LD3Rv4h_POST GPR64sp:$Rn, VecListThree4h:$Vt, XZR)</a>
<a name="8838"><span class="lineNum">    8838 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld3r    $\xFF\x02\x0E, [$\x01], #6&quot;;</span></a>
<a name="8839"><span class="lineNum">    8839 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8840"><span class="lineNum">    8840 </span>            :     }</a>
<a name="8841"><span class="lineNum">    8841 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8842"><span class="lineNum">    8842 </span><span class="lineNoCov">          0 :   case AArch64_LD3Rv4s_POST:</span></a>
<a name="8843"><span class="lineNum">    8843 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8844"><span class="lineNum">    8844 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8845"><span class="lineNum">    8845 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8846"><span class="lineNum">    8846 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8847"><span class="lineNum">    8847 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQQRegClassID, 1) &amp;&amp;</span></a>
<a name="8848"><span class="lineNum">    8848 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8849"><span class="lineNum">    8849 </span>            :       // (LD3Rv4s_POST GPR64sp:$Rn, VecListThree4s:$Vt, XZR)</a>
<a name="8850"><span class="lineNum">    8850 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld3r    $\xFF\x02\x0F, [$\x01], #12&quot;;</span></a>
<a name="8851"><span class="lineNum">    8851 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8852"><span class="lineNum">    8852 </span>            :     }</a>
<a name="8853"><span class="lineNum">    8853 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8854"><span class="lineNum">    8854 </span><span class="lineNoCov">          0 :   case AArch64_LD3Rv8b_POST:</span></a>
<a name="8855"><span class="lineNum">    8855 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8856"><span class="lineNum">    8856 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8857"><span class="lineNum">    8857 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8858"><span class="lineNum">    8858 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8859"><span class="lineNum">    8859 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_DDDRegClassID, 1) &amp;&amp;</span></a>
<a name="8860"><span class="lineNum">    8860 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8861"><span class="lineNum">    8861 </span>            :       // (LD3Rv8b_POST GPR64sp:$Rn, VecListThree8b:$Vt, XZR)</a>
<a name="8862"><span class="lineNum">    8862 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld3r    $\xFF\x02\x10, [$\x01], #3&quot;;</span></a>
<a name="8863"><span class="lineNum">    8863 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8864"><span class="lineNum">    8864 </span>            :     }</a>
<a name="8865"><span class="lineNum">    8865 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8866"><span class="lineNum">    8866 </span><span class="lineNoCov">          0 :   case AArch64_LD3Rv8h_POST:</span></a>
<a name="8867"><span class="lineNum">    8867 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8868"><span class="lineNum">    8868 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8869"><span class="lineNum">    8869 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8870"><span class="lineNum">    8870 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8871"><span class="lineNum">    8871 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQQRegClassID, 1) &amp;&amp;</span></a>
<a name="8872"><span class="lineNum">    8872 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8873"><span class="lineNum">    8873 </span>            :       // (LD3Rv8h_POST GPR64sp:$Rn, VecListThree8h:$Vt, XZR)</a>
<a name="8874"><span class="lineNum">    8874 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld3r    $\xFF\x02\x11, [$\x01], #6&quot;;</span></a>
<a name="8875"><span class="lineNum">    8875 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8876"><span class="lineNum">    8876 </span>            :     }</a>
<a name="8877"><span class="lineNum">    8877 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8878"><span class="lineNum">    8878 </span><span class="lineNoCov">          0 :   case AArch64_LD3Threev16b_POST:</span></a>
<a name="8879"><span class="lineNum">    8879 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8880"><span class="lineNum">    8880 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8881"><span class="lineNum">    8881 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8882"><span class="lineNum">    8882 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8883"><span class="lineNum">    8883 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQQRegClassID, 1) &amp;&amp;</span></a>
<a name="8884"><span class="lineNum">    8884 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8885"><span class="lineNum">    8885 </span>            :       // (LD3Threev16b_POST GPR64sp:$Rn, VecListThree16b:$Vt, XZR)</a>
<a name="8886"><span class="lineNum">    8886 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld3     $\xFF\x02\x0A, [$\x01], #48&quot;;</span></a>
<a name="8887"><span class="lineNum">    8887 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8888"><span class="lineNum">    8888 </span>            :     }</a>
<a name="8889"><span class="lineNum">    8889 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8890"><span class="lineNum">    8890 </span><span class="lineNoCov">          0 :   case AArch64_LD3Threev2d_POST:</span></a>
<a name="8891"><span class="lineNum">    8891 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8892"><span class="lineNum">    8892 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8893"><span class="lineNum">    8893 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8894"><span class="lineNum">    8894 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8895"><span class="lineNum">    8895 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQQRegClassID, 1) &amp;&amp;</span></a>
<a name="8896"><span class="lineNum">    8896 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8897"><span class="lineNum">    8897 </span>            :       // (LD3Threev2d_POST GPR64sp:$Rn, VecListThree2d:$Vt, XZR)</a>
<a name="8898"><span class="lineNum">    8898 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld3     $\xFF\x02\x0C, [$\x01], #48&quot;;</span></a>
<a name="8899"><span class="lineNum">    8899 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8900"><span class="lineNum">    8900 </span>            :     }</a>
<a name="8901"><span class="lineNum">    8901 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8902"><span class="lineNum">    8902 </span><span class="lineNoCov">          0 :   case AArch64_LD3Threev2s_POST:</span></a>
<a name="8903"><span class="lineNum">    8903 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8904"><span class="lineNum">    8904 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8905"><span class="lineNum">    8905 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8906"><span class="lineNum">    8906 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8907"><span class="lineNum">    8907 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_DDDRegClassID, 1) &amp;&amp;</span></a>
<a name="8908"><span class="lineNum">    8908 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8909"><span class="lineNum">    8909 </span>            :       // (LD3Threev2s_POST GPR64sp:$Rn, VecListThree2s:$Vt, XZR)</a>
<a name="8910"><span class="lineNum">    8910 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld3     $\xFF\x02\x0D, [$\x01], #24&quot;;</span></a>
<a name="8911"><span class="lineNum">    8911 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8912"><span class="lineNum">    8912 </span>            :     }</a>
<a name="8913"><span class="lineNum">    8913 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8914"><span class="lineNum">    8914 </span><span class="lineNoCov">          0 :   case AArch64_LD3Threev4h_POST:</span></a>
<a name="8915"><span class="lineNum">    8915 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8916"><span class="lineNum">    8916 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8917"><span class="lineNum">    8917 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8918"><span class="lineNum">    8918 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8919"><span class="lineNum">    8919 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_DDDRegClassID, 1) &amp;&amp;</span></a>
<a name="8920"><span class="lineNum">    8920 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8921"><span class="lineNum">    8921 </span>            :       // (LD3Threev4h_POST GPR64sp:$Rn, VecListThree4h:$Vt, XZR)</a>
<a name="8922"><span class="lineNum">    8922 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld3     $\xFF\x02\x0E, [$\x01], #24&quot;;</span></a>
<a name="8923"><span class="lineNum">    8923 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8924"><span class="lineNum">    8924 </span>            :     }</a>
<a name="8925"><span class="lineNum">    8925 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8926"><span class="lineNum">    8926 </span><span class="lineNoCov">          0 :   case AArch64_LD3Threev4s_POST:</span></a>
<a name="8927"><span class="lineNum">    8927 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8928"><span class="lineNum">    8928 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8929"><span class="lineNum">    8929 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8930"><span class="lineNum">    8930 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8931"><span class="lineNum">    8931 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQQRegClassID, 1) &amp;&amp;</span></a>
<a name="8932"><span class="lineNum">    8932 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8933"><span class="lineNum">    8933 </span>            :       // (LD3Threev4s_POST GPR64sp:$Rn, VecListThree4s:$Vt, XZR)</a>
<a name="8934"><span class="lineNum">    8934 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld3     $\xFF\x02\x0F, [$\x01], #48&quot;;</span></a>
<a name="8935"><span class="lineNum">    8935 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8936"><span class="lineNum">    8936 </span>            :     }</a>
<a name="8937"><span class="lineNum">    8937 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8938"><span class="lineNum">    8938 </span><span class="lineNoCov">          0 :   case AArch64_LD3Threev8b_POST:</span></a>
<a name="8939"><span class="lineNum">    8939 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8940"><span class="lineNum">    8940 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8941"><span class="lineNum">    8941 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8942"><span class="lineNum">    8942 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8943"><span class="lineNum">    8943 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_DDDRegClassID, 1) &amp;&amp;</span></a>
<a name="8944"><span class="lineNum">    8944 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8945"><span class="lineNum">    8945 </span>            :       // (LD3Threev8b_POST GPR64sp:$Rn, VecListThree8b:$Vt, XZR)</a>
<a name="8946"><span class="lineNum">    8946 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld3     $\xFF\x02\x10, [$\x01], #24&quot;;</span></a>
<a name="8947"><span class="lineNum">    8947 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8948"><span class="lineNum">    8948 </span>            :     }</a>
<a name="8949"><span class="lineNum">    8949 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8950"><span class="lineNum">    8950 </span><span class="lineNoCov">          0 :   case AArch64_LD3Threev8h_POST:</span></a>
<a name="8951"><span class="lineNum">    8951 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="8952"><span class="lineNum">    8952 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8953"><span class="lineNum">    8953 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8954"><span class="lineNum">    8954 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8955"><span class="lineNum">    8955 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQQRegClassID, 1) &amp;&amp;</span></a>
<a name="8956"><span class="lineNum">    8956 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="8957"><span class="lineNum">    8957 </span>            :       // (LD3Threev8h_POST GPR64sp:$Rn, VecListThree8h:$Vt, XZR)</a>
<a name="8958"><span class="lineNum">    8958 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld3     $\xFF\x02\x11, [$\x01], #48&quot;;</span></a>
<a name="8959"><span class="lineNum">    8959 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8960"><span class="lineNum">    8960 </span>            :     }</a>
<a name="8961"><span class="lineNum">    8961 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8962"><span class="lineNum">    8962 </span><span class="lineNoCov">          0 :   case AArch64_LD3i16_POST:</span></a>
<a name="8963"><span class="lineNum">    8963 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="8964"><span class="lineNum">    8964 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8965"><span class="lineNum">    8965 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8966"><span class="lineNum">    8966 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8967"><span class="lineNum">    8967 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQQRegClassID, 1) &amp;&amp;</span></a>
<a name="8968"><span class="lineNum">    8968 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 3)) == AArch64_XZR) {</span></a>
<a name="8969"><span class="lineNum">    8969 </span>            :       // (LD3i16_POST GPR64sp:$Rn, VecListThreeh:$Vt, VectorIndexH:$idx, XZR)</a>
<a name="8970"><span class="lineNum">    8970 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld3     $\xFF\x02\x12$\xFF\x03\x09, [$\x01], #6&quot;;</span></a>
<a name="8971"><span class="lineNum">    8971 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8972"><span class="lineNum">    8972 </span>            :     }</a>
<a name="8973"><span class="lineNum">    8973 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8974"><span class="lineNum">    8974 </span><span class="lineNoCov">          0 :   case AArch64_LD3i32_POST:</span></a>
<a name="8975"><span class="lineNum">    8975 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="8976"><span class="lineNum">    8976 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8977"><span class="lineNum">    8977 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8978"><span class="lineNum">    8978 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8979"><span class="lineNum">    8979 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQQRegClassID, 1) &amp;&amp;</span></a>
<a name="8980"><span class="lineNum">    8980 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 3)) == AArch64_XZR) {</span></a>
<a name="8981"><span class="lineNum">    8981 </span>            :       // (LD3i32_POST GPR64sp:$Rn, VecListThrees:$Vt, VectorIndexS:$idx, XZR)</a>
<a name="8982"><span class="lineNum">    8982 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld3     $\xFF\x02\x13$\xFF\x03\x09, [$\x01], #12&quot;;</span></a>
<a name="8983"><span class="lineNum">    8983 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8984"><span class="lineNum">    8984 </span>            :     }</a>
<a name="8985"><span class="lineNum">    8985 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8986"><span class="lineNum">    8986 </span><span class="lineNoCov">          0 :   case AArch64_LD3i64_POST:</span></a>
<a name="8987"><span class="lineNum">    8987 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="8988"><span class="lineNum">    8988 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="8989"><span class="lineNum">    8989 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="8990"><span class="lineNum">    8990 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="8991"><span class="lineNum">    8991 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQQRegClassID, 1) &amp;&amp;</span></a>
<a name="8992"><span class="lineNum">    8992 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 3)) == AArch64_XZR) {</span></a>
<a name="8993"><span class="lineNum">    8993 </span>            :       // (LD3i64_POST GPR64sp:$Rn, VecListThreed:$Vt, VectorIndexD:$idx, XZR)</a>
<a name="8994"><span class="lineNum">    8994 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld3     $\xFF\x02\x14$\xFF\x03\x09, [$\x01], #24&quot;;</span></a>
<a name="8995"><span class="lineNum">    8995 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="8996"><span class="lineNum">    8996 </span>            :     }</a>
<a name="8997"><span class="lineNum">    8997 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="8998"><span class="lineNum">    8998 </span><span class="lineNoCov">          0 :   case AArch64_LD3i8_POST:</span></a>
<a name="8999"><span class="lineNum">    8999 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="9000"><span class="lineNum">    9000 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9001"><span class="lineNum">    9001 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="9002"><span class="lineNum">    9002 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9003"><span class="lineNum">    9003 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQQRegClassID, 1) &amp;&amp;</span></a>
<a name="9004"><span class="lineNum">    9004 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 3)) == AArch64_XZR) {</span></a>
<a name="9005"><span class="lineNum">    9005 </span>            :       // (LD3i8_POST GPR64sp:$Rn, VecListThreeb:$Vt, VectorIndexB:$idx, XZR)</a>
<a name="9006"><span class="lineNum">    9006 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld3     $\xFF\x02\x15$\xFF\x03\x09, [$\x01], #3&quot;;</span></a>
<a name="9007"><span class="lineNum">    9007 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9008"><span class="lineNum">    9008 </span>            :     }</a>
<a name="9009"><span class="lineNum">    9009 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9010"><span class="lineNum">    9010 </span><span class="lineNoCov">          0 :   case AArch64_LD4Fourv16b_POST:</span></a>
<a name="9011"><span class="lineNum">    9011 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="9012"><span class="lineNum">    9012 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9013"><span class="lineNum">    9013 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="9014"><span class="lineNum">    9014 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9015"><span class="lineNum">    9015 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQQQRegClassID, 1) &amp;&amp;</span></a>
<a name="9016"><span class="lineNum">    9016 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="9017"><span class="lineNum">    9017 </span>            :       // (LD4Fourv16b_POST GPR64sp:$Rn, VecListFour16b:$Vt, XZR)</a>
<a name="9018"><span class="lineNum">    9018 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld4     $\xFF\x02\x0A, [$\x01], #64&quot;;</span></a>
<a name="9019"><span class="lineNum">    9019 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9020"><span class="lineNum">    9020 </span>            :     }</a>
<a name="9021"><span class="lineNum">    9021 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9022"><span class="lineNum">    9022 </span><span class="lineNoCov">          0 :   case AArch64_LD4Fourv2d_POST:</span></a>
<a name="9023"><span class="lineNum">    9023 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="9024"><span class="lineNum">    9024 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9025"><span class="lineNum">    9025 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="9026"><span class="lineNum">    9026 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9027"><span class="lineNum">    9027 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQQQRegClassID, 1) &amp;&amp;</span></a>
<a name="9028"><span class="lineNum">    9028 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="9029"><span class="lineNum">    9029 </span>            :       // (LD4Fourv2d_POST GPR64sp:$Rn, VecListFour2d:$Vt, XZR)</a>
<a name="9030"><span class="lineNum">    9030 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld4     $\xFF\x02\x0C, [$\x01], #64&quot;;</span></a>
<a name="9031"><span class="lineNum">    9031 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9032"><span class="lineNum">    9032 </span>            :     }</a>
<a name="9033"><span class="lineNum">    9033 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9034"><span class="lineNum">    9034 </span><span class="lineNoCov">          0 :   case AArch64_LD4Fourv2s_POST:</span></a>
<a name="9035"><span class="lineNum">    9035 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="9036"><span class="lineNum">    9036 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9037"><span class="lineNum">    9037 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="9038"><span class="lineNum">    9038 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9039"><span class="lineNum">    9039 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_DDDDRegClassID, 1) &amp;&amp;</span></a>
<a name="9040"><span class="lineNum">    9040 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="9041"><span class="lineNum">    9041 </span>            :       // (LD4Fourv2s_POST GPR64sp:$Rn, VecListFour2s:$Vt, XZR)</a>
<a name="9042"><span class="lineNum">    9042 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld4     $\xFF\x02\x0D, [$\x01], #32&quot;;</span></a>
<a name="9043"><span class="lineNum">    9043 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9044"><span class="lineNum">    9044 </span>            :     }</a>
<a name="9045"><span class="lineNum">    9045 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9046"><span class="lineNum">    9046 </span><span class="lineNoCov">          0 :   case AArch64_LD4Fourv4h_POST:</span></a>
<a name="9047"><span class="lineNum">    9047 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="9048"><span class="lineNum">    9048 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9049"><span class="lineNum">    9049 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="9050"><span class="lineNum">    9050 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9051"><span class="lineNum">    9051 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_DDDDRegClassID, 1) &amp;&amp;</span></a>
<a name="9052"><span class="lineNum">    9052 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="9053"><span class="lineNum">    9053 </span>            :       // (LD4Fourv4h_POST GPR64sp:$Rn, VecListFour4h:$Vt, XZR)</a>
<a name="9054"><span class="lineNum">    9054 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld4     $\xFF\x02\x0E, [$\x01], #32&quot;;</span></a>
<a name="9055"><span class="lineNum">    9055 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9056"><span class="lineNum">    9056 </span>            :     }</a>
<a name="9057"><span class="lineNum">    9057 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9058"><span class="lineNum">    9058 </span><span class="lineNoCov">          0 :   case AArch64_LD4Fourv4s_POST:</span></a>
<a name="9059"><span class="lineNum">    9059 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="9060"><span class="lineNum">    9060 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9061"><span class="lineNum">    9061 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="9062"><span class="lineNum">    9062 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9063"><span class="lineNum">    9063 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQQQRegClassID, 1) &amp;&amp;</span></a>
<a name="9064"><span class="lineNum">    9064 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="9065"><span class="lineNum">    9065 </span>            :       // (LD4Fourv4s_POST GPR64sp:$Rn, VecListFour4s:$Vt, XZR)</a>
<a name="9066"><span class="lineNum">    9066 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld4     $\xFF\x02\x0F, [$\x01], #64&quot;;</span></a>
<a name="9067"><span class="lineNum">    9067 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9068"><span class="lineNum">    9068 </span>            :     }</a>
<a name="9069"><span class="lineNum">    9069 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9070"><span class="lineNum">    9070 </span><span class="lineNoCov">          0 :   case AArch64_LD4Fourv8b_POST:</span></a>
<a name="9071"><span class="lineNum">    9071 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="9072"><span class="lineNum">    9072 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9073"><span class="lineNum">    9073 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="9074"><span class="lineNum">    9074 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9075"><span class="lineNum">    9075 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_DDDDRegClassID, 1) &amp;&amp;</span></a>
<a name="9076"><span class="lineNum">    9076 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="9077"><span class="lineNum">    9077 </span>            :       // (LD4Fourv8b_POST GPR64sp:$Rn, VecListFour8b:$Vt, XZR)</a>
<a name="9078"><span class="lineNum">    9078 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld4     $\xFF\x02\x10, [$\x01], #32&quot;;</span></a>
<a name="9079"><span class="lineNum">    9079 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9080"><span class="lineNum">    9080 </span>            :     }</a>
<a name="9081"><span class="lineNum">    9081 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9082"><span class="lineNum">    9082 </span><span class="lineNoCov">          0 :   case AArch64_LD4Fourv8h_POST:</span></a>
<a name="9083"><span class="lineNum">    9083 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="9084"><span class="lineNum">    9084 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9085"><span class="lineNum">    9085 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="9086"><span class="lineNum">    9086 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9087"><span class="lineNum">    9087 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQQQRegClassID, 1) &amp;&amp;</span></a>
<a name="9088"><span class="lineNum">    9088 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="9089"><span class="lineNum">    9089 </span>            :       // (LD4Fourv8h_POST GPR64sp:$Rn, VecListFour8h:$Vt, XZR)</a>
<a name="9090"><span class="lineNum">    9090 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld4     $\xFF\x02\x11, [$\x01], #64&quot;;</span></a>
<a name="9091"><span class="lineNum">    9091 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9092"><span class="lineNum">    9092 </span>            :     }</a>
<a name="9093"><span class="lineNum">    9093 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9094"><span class="lineNum">    9094 </span><span class="lineNoCov">          0 :   case AArch64_LD4Rv16b_POST:</span></a>
<a name="9095"><span class="lineNum">    9095 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="9096"><span class="lineNum">    9096 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9097"><span class="lineNum">    9097 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="9098"><span class="lineNum">    9098 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9099"><span class="lineNum">    9099 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQQQRegClassID, 1) &amp;&amp;</span></a>
<a name="9100"><span class="lineNum">    9100 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="9101"><span class="lineNum">    9101 </span>            :       // (LD4Rv16b_POST GPR64sp:$Rn, VecListFour16b:$Vt, XZR)</a>
<a name="9102"><span class="lineNum">    9102 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld4r    $\xFF\x02\x0A, [$\x01], #4&quot;;</span></a>
<a name="9103"><span class="lineNum">    9103 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9104"><span class="lineNum">    9104 </span>            :     }</a>
<a name="9105"><span class="lineNum">    9105 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9106"><span class="lineNum">    9106 </span><span class="lineNoCov">          0 :   case AArch64_LD4Rv1d_POST:</span></a>
<a name="9107"><span class="lineNum">    9107 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="9108"><span class="lineNum">    9108 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9109"><span class="lineNum">    9109 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="9110"><span class="lineNum">    9110 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9111"><span class="lineNum">    9111 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_DDDDRegClassID, 1) &amp;&amp;</span></a>
<a name="9112"><span class="lineNum">    9112 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="9113"><span class="lineNum">    9113 </span>            :       // (LD4Rv1d_POST GPR64sp:$Rn, VecListFour1d:$Vt, XZR)</a>
<a name="9114"><span class="lineNum">    9114 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld4r    $\xFF\x02\x0B, [$\x01], #32&quot;;</span></a>
<a name="9115"><span class="lineNum">    9115 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9116"><span class="lineNum">    9116 </span>            :     }</a>
<a name="9117"><span class="lineNum">    9117 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9118"><span class="lineNum">    9118 </span><span class="lineNoCov">          0 :   case AArch64_LD4Rv2d_POST:</span></a>
<a name="9119"><span class="lineNum">    9119 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="9120"><span class="lineNum">    9120 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9121"><span class="lineNum">    9121 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="9122"><span class="lineNum">    9122 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9123"><span class="lineNum">    9123 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQQQRegClassID, 1) &amp;&amp;</span></a>
<a name="9124"><span class="lineNum">    9124 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="9125"><span class="lineNum">    9125 </span>            :       // (LD4Rv2d_POST GPR64sp:$Rn, VecListFour2d:$Vt, XZR)</a>
<a name="9126"><span class="lineNum">    9126 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld4r    $\xFF\x02\x0C, [$\x01], #32&quot;;</span></a>
<a name="9127"><span class="lineNum">    9127 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9128"><span class="lineNum">    9128 </span>            :     }</a>
<a name="9129"><span class="lineNum">    9129 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9130"><span class="lineNum">    9130 </span><span class="lineNoCov">          0 :   case AArch64_LD4Rv2s_POST:</span></a>
<a name="9131"><span class="lineNum">    9131 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="9132"><span class="lineNum">    9132 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9133"><span class="lineNum">    9133 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="9134"><span class="lineNum">    9134 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9135"><span class="lineNum">    9135 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_DDDDRegClassID, 1) &amp;&amp;</span></a>
<a name="9136"><span class="lineNum">    9136 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="9137"><span class="lineNum">    9137 </span>            :       // (LD4Rv2s_POST GPR64sp:$Rn, VecListFour2s:$Vt, XZR)</a>
<a name="9138"><span class="lineNum">    9138 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld4r    $\xFF\x02\x0D, [$\x01], #16&quot;;</span></a>
<a name="9139"><span class="lineNum">    9139 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9140"><span class="lineNum">    9140 </span>            :     }</a>
<a name="9141"><span class="lineNum">    9141 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9142"><span class="lineNum">    9142 </span><span class="lineNoCov">          0 :   case AArch64_LD4Rv4h_POST:</span></a>
<a name="9143"><span class="lineNum">    9143 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="9144"><span class="lineNum">    9144 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9145"><span class="lineNum">    9145 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="9146"><span class="lineNum">    9146 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9147"><span class="lineNum">    9147 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_DDDDRegClassID, 1) &amp;&amp;</span></a>
<a name="9148"><span class="lineNum">    9148 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="9149"><span class="lineNum">    9149 </span>            :       // (LD4Rv4h_POST GPR64sp:$Rn, VecListFour4h:$Vt, XZR)</a>
<a name="9150"><span class="lineNum">    9150 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld4r    $\xFF\x02\x0E, [$\x01], #8&quot;;</span></a>
<a name="9151"><span class="lineNum">    9151 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9152"><span class="lineNum">    9152 </span>            :     }</a>
<a name="9153"><span class="lineNum">    9153 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9154"><span class="lineNum">    9154 </span><span class="lineNoCov">          0 :   case AArch64_LD4Rv4s_POST:</span></a>
<a name="9155"><span class="lineNum">    9155 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="9156"><span class="lineNum">    9156 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9157"><span class="lineNum">    9157 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="9158"><span class="lineNum">    9158 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9159"><span class="lineNum">    9159 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQQQRegClassID, 1) &amp;&amp;</span></a>
<a name="9160"><span class="lineNum">    9160 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="9161"><span class="lineNum">    9161 </span>            :       // (LD4Rv4s_POST GPR64sp:$Rn, VecListFour4s:$Vt, XZR)</a>
<a name="9162"><span class="lineNum">    9162 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld4r    $\xFF\x02\x0F, [$\x01], #16&quot;;</span></a>
<a name="9163"><span class="lineNum">    9163 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9164"><span class="lineNum">    9164 </span>            :     }</a>
<a name="9165"><span class="lineNum">    9165 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9166"><span class="lineNum">    9166 </span><span class="lineNoCov">          0 :   case AArch64_LD4Rv8b_POST:</span></a>
<a name="9167"><span class="lineNum">    9167 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="9168"><span class="lineNum">    9168 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9169"><span class="lineNum">    9169 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="9170"><span class="lineNum">    9170 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9171"><span class="lineNum">    9171 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_DDDDRegClassID, 1) &amp;&amp;</span></a>
<a name="9172"><span class="lineNum">    9172 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="9173"><span class="lineNum">    9173 </span>            :       // (LD4Rv8b_POST GPR64sp:$Rn, VecListFour8b:$Vt, XZR)</a>
<a name="9174"><span class="lineNum">    9174 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld4r    $\xFF\x02\x10, [$\x01], #4&quot;;</span></a>
<a name="9175"><span class="lineNum">    9175 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9176"><span class="lineNum">    9176 </span>            :     }</a>
<a name="9177"><span class="lineNum">    9177 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9178"><span class="lineNum">    9178 </span><span class="lineNoCov">          0 :   case AArch64_LD4Rv8h_POST:</span></a>
<a name="9179"><span class="lineNum">    9179 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="9180"><span class="lineNum">    9180 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9181"><span class="lineNum">    9181 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="9182"><span class="lineNum">    9182 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9183"><span class="lineNum">    9183 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQQQRegClassID, 1) &amp;&amp;</span></a>
<a name="9184"><span class="lineNum">    9184 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="9185"><span class="lineNum">    9185 </span>            :       // (LD4Rv8h_POST GPR64sp:$Rn, VecListFour8h:$Vt, XZR)</a>
<a name="9186"><span class="lineNum">    9186 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld4r    $\xFF\x02\x11, [$\x01], #8&quot;;</span></a>
<a name="9187"><span class="lineNum">    9187 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9188"><span class="lineNum">    9188 </span>            :     }</a>
<a name="9189"><span class="lineNum">    9189 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9190"><span class="lineNum">    9190 </span><span class="lineNoCov">          0 :   case AArch64_LD4i16_POST:</span></a>
<a name="9191"><span class="lineNum">    9191 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="9192"><span class="lineNum">    9192 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9193"><span class="lineNum">    9193 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="9194"><span class="lineNum">    9194 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9195"><span class="lineNum">    9195 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQQQRegClassID, 1) &amp;&amp;</span></a>
<a name="9196"><span class="lineNum">    9196 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 3)) == AArch64_XZR) {</span></a>
<a name="9197"><span class="lineNum">    9197 </span>            :       // (LD4i16_POST GPR64sp:$Rn, VecListFourh:$Vt, VectorIndexH:$idx, XZR)</a>
<a name="9198"><span class="lineNum">    9198 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld4     $\xFF\x02\x12$\xFF\x03\x09, [$\x01], #8&quot;;</span></a>
<a name="9199"><span class="lineNum">    9199 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9200"><span class="lineNum">    9200 </span>            :     }</a>
<a name="9201"><span class="lineNum">    9201 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9202"><span class="lineNum">    9202 </span><span class="lineNoCov">          0 :   case AArch64_LD4i32_POST:</span></a>
<a name="9203"><span class="lineNum">    9203 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="9204"><span class="lineNum">    9204 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9205"><span class="lineNum">    9205 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="9206"><span class="lineNum">    9206 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9207"><span class="lineNum">    9207 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQQQRegClassID, 1) &amp;&amp;</span></a>
<a name="9208"><span class="lineNum">    9208 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 3)) == AArch64_XZR) {</span></a>
<a name="9209"><span class="lineNum">    9209 </span>            :       // (LD4i32_POST GPR64sp:$Rn, VecListFours:$Vt, VectorIndexS:$idx, XZR)</a>
<a name="9210"><span class="lineNum">    9210 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld4     $\xFF\x02\x13$\xFF\x03\x09, [$\x01], #16&quot;;</span></a>
<a name="9211"><span class="lineNum">    9211 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9212"><span class="lineNum">    9212 </span>            :     }</a>
<a name="9213"><span class="lineNum">    9213 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9214"><span class="lineNum">    9214 </span><span class="lineNoCov">          0 :   case AArch64_LD4i64_POST:</span></a>
<a name="9215"><span class="lineNum">    9215 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="9216"><span class="lineNum">    9216 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9217"><span class="lineNum">    9217 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="9218"><span class="lineNum">    9218 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9219"><span class="lineNum">    9219 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQQQRegClassID, 1) &amp;&amp;</span></a>
<a name="9220"><span class="lineNum">    9220 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 3)) == AArch64_XZR) {</span></a>
<a name="9221"><span class="lineNum">    9221 </span>            :       // (LD4i64_POST GPR64sp:$Rn, VecListFourd:$Vt, VectorIndexD:$idx, XZR)</a>
<a name="9222"><span class="lineNum">    9222 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld4     $\xFF\x02\x14$\xFF\x03\x09, [$\x01], #32&quot;;</span></a>
<a name="9223"><span class="lineNum">    9223 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9224"><span class="lineNum">    9224 </span>            :     }</a>
<a name="9225"><span class="lineNum">    9225 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9226"><span class="lineNum">    9226 </span><span class="lineNoCov">          0 :   case AArch64_LD4i8_POST:</span></a>
<a name="9227"><span class="lineNum">    9227 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="9228"><span class="lineNum">    9228 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9229"><span class="lineNum">    9229 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="9230"><span class="lineNum">    9230 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9231"><span class="lineNum">    9231 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQQQRegClassID, 1) &amp;&amp;</span></a>
<a name="9232"><span class="lineNum">    9232 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 3)) == AArch64_XZR) {</span></a>
<a name="9233"><span class="lineNum">    9233 </span>            :       // (LD4i8_POST GPR64sp:$Rn, VecListFourb:$Vt, VectorIndexB:$idx, XZR)</a>
<a name="9234"><span class="lineNum">    9234 </span><span class="lineNoCov">          0 :       AsmString = &quot;ld4     $\xFF\x02\x15$\xFF\x03\x09, [$\x01], #4&quot;;</span></a>
<a name="9235"><span class="lineNum">    9235 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9236"><span class="lineNum">    9236 </span>            :     }</a>
<a name="9237"><span class="lineNum">    9237 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9238"><span class="lineNum">    9238 </span><span class="lineNoCov">          0 :   case AArch64_LDNPDi:</span></a>
<a name="9239"><span class="lineNum">    9239 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="9240"><span class="lineNum">    9240 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9241"><span class="lineNum">    9241 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="9242"><span class="lineNum">    9242 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9243"><span class="lineNum">    9243 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR64RegClassID, 1) &amp;&amp;</span></a>
<a name="9244"><span class="lineNum">    9244 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="9245"><span class="lineNum">    9245 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 2) &amp;&amp;</span></a>
<a name="9246"><span class="lineNum">    9246 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="9247"><span class="lineNum">    9247 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="9248"><span class="lineNum">    9248 </span>            :       // (LDNPDi FPR64:$Rt, FPR64:$Rt2, GPR64sp:$Rn, 0)</a>
<a name="9249"><span class="lineNum">    9249 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldnp    $\x01, $\x02, [$\x03]&quot;;</span></a>
<a name="9250"><span class="lineNum">    9250 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9251"><span class="lineNum">    9251 </span>            :     }</a>
<a name="9252"><span class="lineNum">    9252 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9253"><span class="lineNum">    9253 </span><span class="lineNoCov">          0 :   case AArch64_LDNPQi:</span></a>
<a name="9254"><span class="lineNum">    9254 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="9255"><span class="lineNum">    9255 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9256"><span class="lineNum">    9256 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR128RegClassID, 0) &amp;&amp;</span></a>
<a name="9257"><span class="lineNum">    9257 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9258"><span class="lineNum">    9258 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR128RegClassID, 1) &amp;&amp;</span></a>
<a name="9259"><span class="lineNum">    9259 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="9260"><span class="lineNum">    9260 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 2) &amp;&amp;</span></a>
<a name="9261"><span class="lineNum">    9261 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="9262"><span class="lineNum">    9262 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="9263"><span class="lineNum">    9263 </span>            :       // (LDNPQi FPR128:$Rt, FPR128:$Rt2, GPR64sp:$Rn, 0)</a>
<a name="9264"><span class="lineNum">    9264 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldnp    $\x01, $\x02, [$\x03]&quot;;</span></a>
<a name="9265"><span class="lineNum">    9265 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9266"><span class="lineNum">    9266 </span>            :     }</a>
<a name="9267"><span class="lineNum">    9267 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9268"><span class="lineNum">    9268 </span><span class="lineNoCov">          0 :   case AArch64_LDNPSi:</span></a>
<a name="9269"><span class="lineNum">    9269 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="9270"><span class="lineNum">    9270 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9271"><span class="lineNum">    9271 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="9272"><span class="lineNum">    9272 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9273"><span class="lineNum">    9273 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR32RegClassID, 1) &amp;&amp;</span></a>
<a name="9274"><span class="lineNum">    9274 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="9275"><span class="lineNum">    9275 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 2) &amp;&amp;</span></a>
<a name="9276"><span class="lineNum">    9276 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="9277"><span class="lineNum">    9277 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="9278"><span class="lineNum">    9278 </span>            :       // (LDNPSi FPR32:$Rt, FPR32:$Rt2, GPR64sp:$Rn, 0)</a>
<a name="9279"><span class="lineNum">    9279 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldnp    $\x01, $\x02, [$\x03]&quot;;</span></a>
<a name="9280"><span class="lineNum">    9280 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9281"><span class="lineNum">    9281 </span>            :     }</a>
<a name="9282"><span class="lineNum">    9282 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9283"><span class="lineNum">    9283 </span><span class="lineNoCov">          0 :   case AArch64_LDNPWi:</span></a>
<a name="9284"><span class="lineNum">    9284 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="9285"><span class="lineNum">    9285 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9286"><span class="lineNum">    9286 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="9287"><span class="lineNum">    9287 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9288"><span class="lineNum">    9288 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 1) &amp;&amp;</span></a>
<a name="9289"><span class="lineNum">    9289 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="9290"><span class="lineNum">    9290 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 2) &amp;&amp;</span></a>
<a name="9291"><span class="lineNum">    9291 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="9292"><span class="lineNum">    9292 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="9293"><span class="lineNum">    9293 </span>            :       // (LDNPWi GPR32:$Rt, GPR32:$Rt2, GPR64sp:$Rn, 0)</a>
<a name="9294"><span class="lineNum">    9294 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldnp    $\x01, $\x02, [$\x03]&quot;;</span></a>
<a name="9295"><span class="lineNum">    9295 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9296"><span class="lineNum">    9296 </span>            :     }</a>
<a name="9297"><span class="lineNum">    9297 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9298"><span class="lineNum">    9298 </span><span class="lineNoCov">          0 :   case AArch64_LDNPXi:</span></a>
<a name="9299"><span class="lineNum">    9299 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="9300"><span class="lineNum">    9300 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9301"><span class="lineNum">    9301 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="9302"><span class="lineNum">    9302 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9303"><span class="lineNum">    9303 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 1) &amp;&amp;</span></a>
<a name="9304"><span class="lineNum">    9304 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="9305"><span class="lineNum">    9305 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 2) &amp;&amp;</span></a>
<a name="9306"><span class="lineNum">    9306 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="9307"><span class="lineNum">    9307 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="9308"><span class="lineNum">    9308 </span>            :       // (LDNPXi GPR64:$Rt, GPR64:$Rt2, GPR64sp:$Rn, 0)</a>
<a name="9309"><span class="lineNum">    9309 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldnp    $\x01, $\x02, [$\x03]&quot;;</span></a>
<a name="9310"><span class="lineNum">    9310 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9311"><span class="lineNum">    9311 </span>            :     }</a>
<a name="9312"><span class="lineNum">    9312 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9313"><span class="lineNum">    9313 </span><span class="lineNoCov">          0 :   case AArch64_LDPDi:</span></a>
<a name="9314"><span class="lineNum">    9314 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="9315"><span class="lineNum">    9315 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9316"><span class="lineNum">    9316 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="9317"><span class="lineNum">    9317 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9318"><span class="lineNum">    9318 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR64RegClassID, 1) &amp;&amp;</span></a>
<a name="9319"><span class="lineNum">    9319 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="9320"><span class="lineNum">    9320 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 2) &amp;&amp;</span></a>
<a name="9321"><span class="lineNum">    9321 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="9322"><span class="lineNum">    9322 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="9323"><span class="lineNum">    9323 </span>            :       // (LDPDi FPR64:$Rt, FPR64:$Rt2, GPR64sp:$Rn, 0)</a>
<a name="9324"><span class="lineNum">    9324 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldp $\x01, $\x02, [$\x03]&quot;;</span></a>
<a name="9325"><span class="lineNum">    9325 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9326"><span class="lineNum">    9326 </span>            :     }</a>
<a name="9327"><span class="lineNum">    9327 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9328"><span class="lineNum">    9328 </span><span class="lineNoCov">          0 :   case AArch64_LDPQi:</span></a>
<a name="9329"><span class="lineNum">    9329 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="9330"><span class="lineNum">    9330 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9331"><span class="lineNum">    9331 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR128RegClassID, 0) &amp;&amp;</span></a>
<a name="9332"><span class="lineNum">    9332 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9333"><span class="lineNum">    9333 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR128RegClassID, 1) &amp;&amp;</span></a>
<a name="9334"><span class="lineNum">    9334 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="9335"><span class="lineNum">    9335 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 2) &amp;&amp;</span></a>
<a name="9336"><span class="lineNum">    9336 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="9337"><span class="lineNum">    9337 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="9338"><span class="lineNum">    9338 </span>            :       // (LDPQi FPR128:$Rt, FPR128:$Rt2, GPR64sp:$Rn, 0)</a>
<a name="9339"><span class="lineNum">    9339 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldp $\x01, $\x02, [$\x03]&quot;;</span></a>
<a name="9340"><span class="lineNum">    9340 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9341"><span class="lineNum">    9341 </span>            :     }</a>
<a name="9342"><span class="lineNum">    9342 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9343"><span class="lineNum">    9343 </span><span class="lineNoCov">          0 :   case AArch64_LDPSWi:</span></a>
<a name="9344"><span class="lineNum">    9344 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="9345"><span class="lineNum">    9345 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9346"><span class="lineNum">    9346 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="9347"><span class="lineNum">    9347 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9348"><span class="lineNum">    9348 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 1) &amp;&amp;</span></a>
<a name="9349"><span class="lineNum">    9349 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="9350"><span class="lineNum">    9350 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 2) &amp;&amp;</span></a>
<a name="9351"><span class="lineNum">    9351 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="9352"><span class="lineNum">    9352 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="9353"><span class="lineNum">    9353 </span>            :       // (LDPSWi GPR64:$Rt, GPR64:$Rt2, GPR64sp:$Rn, 0)</a>
<a name="9354"><span class="lineNum">    9354 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldpsw $\x01, $\x02, [$\x03]&quot;;</span></a>
<a name="9355"><span class="lineNum">    9355 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9356"><span class="lineNum">    9356 </span>            :     }</a>
<a name="9357"><span class="lineNum">    9357 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9358"><span class="lineNum">    9358 </span><span class="lineNoCov">          0 :   case AArch64_LDPSi:</span></a>
<a name="9359"><span class="lineNum">    9359 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="9360"><span class="lineNum">    9360 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9361"><span class="lineNum">    9361 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="9362"><span class="lineNum">    9362 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9363"><span class="lineNum">    9363 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR32RegClassID, 1) &amp;&amp;</span></a>
<a name="9364"><span class="lineNum">    9364 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="9365"><span class="lineNum">    9365 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 2) &amp;&amp;</span></a>
<a name="9366"><span class="lineNum">    9366 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="9367"><span class="lineNum">    9367 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="9368"><span class="lineNum">    9368 </span>            :       // (LDPSi FPR32:$Rt, FPR32:$Rt2, GPR64sp:$Rn, 0)</a>
<a name="9369"><span class="lineNum">    9369 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldp $\x01, $\x02, [$\x03]&quot;;</span></a>
<a name="9370"><span class="lineNum">    9370 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9371"><span class="lineNum">    9371 </span>            :     }</a>
<a name="9372"><span class="lineNum">    9372 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9373"><span class="lineNum">    9373 </span><span class="lineNoCov">          0 :   case AArch64_LDPWi:</span></a>
<a name="9374"><span class="lineNum">    9374 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="9375"><span class="lineNum">    9375 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9376"><span class="lineNum">    9376 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="9377"><span class="lineNum">    9377 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9378"><span class="lineNum">    9378 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 1) &amp;&amp;</span></a>
<a name="9379"><span class="lineNum">    9379 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="9380"><span class="lineNum">    9380 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 2) &amp;&amp;</span></a>
<a name="9381"><span class="lineNum">    9381 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="9382"><span class="lineNum">    9382 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="9383"><span class="lineNum">    9383 </span>            :       // (LDPWi GPR32:$Rt, GPR32:$Rt2, GPR64sp:$Rn, 0)</a>
<a name="9384"><span class="lineNum">    9384 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldp $\x01, $\x02, [$\x03]&quot;;</span></a>
<a name="9385"><span class="lineNum">    9385 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9386"><span class="lineNum">    9386 </span>            :     }</a>
<a name="9387"><span class="lineNum">    9387 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9388"><span class="lineNum">    9388 </span><span class="lineNoCov">          0 :   case AArch64_LDPXi:</span></a>
<a name="9389"><span class="lineNum">    9389 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="9390"><span class="lineNum">    9390 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9391"><span class="lineNum">    9391 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="9392"><span class="lineNum">    9392 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9393"><span class="lineNum">    9393 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 1) &amp;&amp;</span></a>
<a name="9394"><span class="lineNum">    9394 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="9395"><span class="lineNum">    9395 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 2) &amp;&amp;</span></a>
<a name="9396"><span class="lineNum">    9396 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="9397"><span class="lineNum">    9397 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="9398"><span class="lineNum">    9398 </span>            :       // (LDPXi GPR64:$Rt, GPR64:$Rt2, GPR64sp:$Rn, 0)</a>
<a name="9399"><span class="lineNum">    9399 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldp $\x01, $\x02, [$\x03]&quot;;</span></a>
<a name="9400"><span class="lineNum">    9400 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9401"><span class="lineNum">    9401 </span>            :     }</a>
<a name="9402"><span class="lineNum">    9402 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9403"><span class="lineNum">    9403 </span><span class="lineNoCov">          0 :   case AArch64_LDRBBroX:</span></a>
<a name="9404"><span class="lineNum">    9404 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 5 &amp;&amp;</span></a>
<a name="9405"><span class="lineNum">    9405 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9406"><span class="lineNum">    9406 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="9407"><span class="lineNum">    9407 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9408"><span class="lineNum">    9408 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="9409"><span class="lineNum">    9409 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="9410"><span class="lineNum">    9410 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2) &amp;&amp;</span></a>
<a name="9411"><span class="lineNum">    9411 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="9412"><span class="lineNum">    9412 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0 &amp;&amp;</span></a>
<a name="9413"><span class="lineNum">    9413 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 4)) &amp;&amp;</span></a>
<a name="9414"><span class="lineNum">    9414 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 4)) == 0) {</span></a>
<a name="9415"><span class="lineNum">    9415 </span>            :       // (LDRBBroX GPR32:$Rt, GPR64sp:$Rn, GPR64:$Rm, 0, 0)</a>
<a name="9416"><span class="lineNum">    9416 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldrb $\x01, [$\x02, $\x03]&quot;;</span></a>
<a name="9417"><span class="lineNum">    9417 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9418"><span class="lineNum">    9418 </span>            :     }</a>
<a name="9419"><span class="lineNum">    9419 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9420"><span class="lineNum">    9420 </span><span class="lineNoCov">          0 :   case AArch64_LDRBBui:</span></a>
<a name="9421"><span class="lineNum">    9421 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="9422"><span class="lineNum">    9422 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9423"><span class="lineNum">    9423 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="9424"><span class="lineNum">    9424 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9425"><span class="lineNum">    9425 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="9426"><span class="lineNum">    9426 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="9427"><span class="lineNum">    9427 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="9428"><span class="lineNum">    9428 </span>            :       // (LDRBBui GPR32:$Rt, GPR64sp:$Rn, 0)</a>
<a name="9429"><span class="lineNum">    9429 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldrb $\x01, [$\x02]&quot;;</span></a>
<a name="9430"><span class="lineNum">    9430 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9431"><span class="lineNum">    9431 </span>            :     }</a>
<a name="9432"><span class="lineNum">    9432 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9433"><span class="lineNum">    9433 </span><span class="lineNoCov">          0 :   case AArch64_LDRBroX:</span></a>
<a name="9434"><span class="lineNum">    9434 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 5 &amp;&amp;</span></a>
<a name="9435"><span class="lineNum">    9435 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9436"><span class="lineNum">    9436 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR8RegClassID, 0) &amp;&amp;</span></a>
<a name="9437"><span class="lineNum">    9437 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9438"><span class="lineNum">    9438 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="9439"><span class="lineNum">    9439 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="9440"><span class="lineNum">    9440 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2) &amp;&amp;</span></a>
<a name="9441"><span class="lineNum">    9441 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="9442"><span class="lineNum">    9442 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0 &amp;&amp;</span></a>
<a name="9443"><span class="lineNum">    9443 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 4)) &amp;&amp;</span></a>
<a name="9444"><span class="lineNum">    9444 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 4)) == 0) {</span></a>
<a name="9445"><span class="lineNum">    9445 </span>            :       // (LDRBroX FPR8:$Rt, GPR64sp:$Rn, GPR64:$Rm, 0, 0)</a>
<a name="9446"><span class="lineNum">    9446 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldr $\x01, [$\x02, $\x03]&quot;;</span></a>
<a name="9447"><span class="lineNum">    9447 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9448"><span class="lineNum">    9448 </span>            :     }</a>
<a name="9449"><span class="lineNum">    9449 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9450"><span class="lineNum">    9450 </span><span class="lineNoCov">          0 :   case AArch64_LDRBui:</span></a>
<a name="9451"><span class="lineNum">    9451 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="9452"><span class="lineNum">    9452 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9453"><span class="lineNum">    9453 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR8RegClassID, 0) &amp;&amp;</span></a>
<a name="9454"><span class="lineNum">    9454 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9455"><span class="lineNum">    9455 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="9456"><span class="lineNum">    9456 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="9457"><span class="lineNum">    9457 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="9458"><span class="lineNum">    9458 </span>            :       // (LDRBui FPR8:$Rt, GPR64sp:$Rn, 0)</a>
<a name="9459"><span class="lineNum">    9459 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldr $\x01, [$\x02]&quot;;</span></a>
<a name="9460"><span class="lineNum">    9460 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9461"><span class="lineNum">    9461 </span>            :     }</a>
<a name="9462"><span class="lineNum">    9462 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9463"><span class="lineNum">    9463 </span><span class="lineNoCov">          0 :   case AArch64_LDRDroX:</span></a>
<a name="9464"><span class="lineNum">    9464 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 5 &amp;&amp;</span></a>
<a name="9465"><span class="lineNum">    9465 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9466"><span class="lineNum">    9466 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="9467"><span class="lineNum">    9467 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9468"><span class="lineNum">    9468 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="9469"><span class="lineNum">    9469 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="9470"><span class="lineNum">    9470 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2) &amp;&amp;</span></a>
<a name="9471"><span class="lineNum">    9471 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="9472"><span class="lineNum">    9472 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0 &amp;&amp;</span></a>
<a name="9473"><span class="lineNum">    9473 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 4)) &amp;&amp;</span></a>
<a name="9474"><span class="lineNum">    9474 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 4)) == 0) {</span></a>
<a name="9475"><span class="lineNum">    9475 </span>            :       // (LDRDroX FPR64:$Rt, GPR64sp:$Rn, GPR64:$Rm, 0, 0)</a>
<a name="9476"><span class="lineNum">    9476 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldr $\x01, [$\x02, $\x03]&quot;;</span></a>
<a name="9477"><span class="lineNum">    9477 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9478"><span class="lineNum">    9478 </span>            :     }</a>
<a name="9479"><span class="lineNum">    9479 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9480"><span class="lineNum">    9480 </span><span class="lineNoCov">          0 :   case AArch64_LDRDui:</span></a>
<a name="9481"><span class="lineNum">    9481 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="9482"><span class="lineNum">    9482 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9483"><span class="lineNum">    9483 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="9484"><span class="lineNum">    9484 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9485"><span class="lineNum">    9485 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="9486"><span class="lineNum">    9486 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="9487"><span class="lineNum">    9487 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="9488"><span class="lineNum">    9488 </span>            :       // (LDRDui FPR64:$Rt, GPR64sp:$Rn, 0)</a>
<a name="9489"><span class="lineNum">    9489 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldr $\x01, [$\x02]&quot;;</span></a>
<a name="9490"><span class="lineNum">    9490 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9491"><span class="lineNum">    9491 </span>            :     }</a>
<a name="9492"><span class="lineNum">    9492 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9493"><span class="lineNum">    9493 </span><span class="lineNoCov">          0 :   case AArch64_LDRHHroX:</span></a>
<a name="9494"><span class="lineNum">    9494 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 5 &amp;&amp;</span></a>
<a name="9495"><span class="lineNum">    9495 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9496"><span class="lineNum">    9496 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="9497"><span class="lineNum">    9497 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9498"><span class="lineNum">    9498 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="9499"><span class="lineNum">    9499 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="9500"><span class="lineNum">    9500 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2) &amp;&amp;</span></a>
<a name="9501"><span class="lineNum">    9501 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="9502"><span class="lineNum">    9502 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0 &amp;&amp;</span></a>
<a name="9503"><span class="lineNum">    9503 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 4)) &amp;&amp;</span></a>
<a name="9504"><span class="lineNum">    9504 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 4)) == 0) {</span></a>
<a name="9505"><span class="lineNum">    9505 </span>            :       // (LDRHHroX GPR32:$Rt, GPR64sp:$Rn, GPR64:$Rm, 0, 0)</a>
<a name="9506"><span class="lineNum">    9506 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldrh $\x01, [$\x02, $\x03]&quot;;</span></a>
<a name="9507"><span class="lineNum">    9507 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9508"><span class="lineNum">    9508 </span>            :     }</a>
<a name="9509"><span class="lineNum">    9509 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9510"><span class="lineNum">    9510 </span><span class="lineNoCov">          0 :   case AArch64_LDRHHui:</span></a>
<a name="9511"><span class="lineNum">    9511 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="9512"><span class="lineNum">    9512 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9513"><span class="lineNum">    9513 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="9514"><span class="lineNum">    9514 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9515"><span class="lineNum">    9515 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="9516"><span class="lineNum">    9516 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="9517"><span class="lineNum">    9517 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="9518"><span class="lineNum">    9518 </span>            :       // (LDRHHui GPR32:$Rt, GPR64sp:$Rn, 0)</a>
<a name="9519"><span class="lineNum">    9519 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldrh $\x01, [$\x02]&quot;;</span></a>
<a name="9520"><span class="lineNum">    9520 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9521"><span class="lineNum">    9521 </span>            :     }</a>
<a name="9522"><span class="lineNum">    9522 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9523"><span class="lineNum">    9523 </span><span class="lineNoCov">          0 :   case AArch64_LDRHroX:</span></a>
<a name="9524"><span class="lineNum">    9524 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 5 &amp;&amp;</span></a>
<a name="9525"><span class="lineNum">    9525 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9526"><span class="lineNum">    9526 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR16RegClassID, 0) &amp;&amp;</span></a>
<a name="9527"><span class="lineNum">    9527 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9528"><span class="lineNum">    9528 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="9529"><span class="lineNum">    9529 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="9530"><span class="lineNum">    9530 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2) &amp;&amp;</span></a>
<a name="9531"><span class="lineNum">    9531 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="9532"><span class="lineNum">    9532 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0 &amp;&amp;</span></a>
<a name="9533"><span class="lineNum">    9533 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 4)) &amp;&amp;</span></a>
<a name="9534"><span class="lineNum">    9534 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 4)) == 0) {</span></a>
<a name="9535"><span class="lineNum">    9535 </span>            :       // (LDRHroX FPR16:$Rt, GPR64sp:$Rn, GPR64:$Rm, 0, 0)</a>
<a name="9536"><span class="lineNum">    9536 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldr $\x01, [$\x02, $\x03]&quot;;</span></a>
<a name="9537"><span class="lineNum">    9537 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9538"><span class="lineNum">    9538 </span>            :     }</a>
<a name="9539"><span class="lineNum">    9539 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9540"><span class="lineNum">    9540 </span><span class="lineNoCov">          0 :   case AArch64_LDRHui:</span></a>
<a name="9541"><span class="lineNum">    9541 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="9542"><span class="lineNum">    9542 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9543"><span class="lineNum">    9543 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR16RegClassID, 0) &amp;&amp;</span></a>
<a name="9544"><span class="lineNum">    9544 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9545"><span class="lineNum">    9545 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="9546"><span class="lineNum">    9546 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="9547"><span class="lineNum">    9547 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="9548"><span class="lineNum">    9548 </span>            :       // (LDRHui FPR16:$Rt, GPR64sp:$Rn, 0)</a>
<a name="9549"><span class="lineNum">    9549 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldr $\x01, [$\x02]&quot;;</span></a>
<a name="9550"><span class="lineNum">    9550 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9551"><span class="lineNum">    9551 </span>            :     }</a>
<a name="9552"><span class="lineNum">    9552 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9553"><span class="lineNum">    9553 </span><span class="lineNoCov">          0 :   case AArch64_LDRQroX:</span></a>
<a name="9554"><span class="lineNum">    9554 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 5 &amp;&amp;</span></a>
<a name="9555"><span class="lineNum">    9555 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9556"><span class="lineNum">    9556 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR128RegClassID, 0) &amp;&amp;</span></a>
<a name="9557"><span class="lineNum">    9557 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9558"><span class="lineNum">    9558 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="9559"><span class="lineNum">    9559 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="9560"><span class="lineNum">    9560 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2) &amp;&amp;</span></a>
<a name="9561"><span class="lineNum">    9561 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="9562"><span class="lineNum">    9562 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0 &amp;&amp;</span></a>
<a name="9563"><span class="lineNum">    9563 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 4)) &amp;&amp;</span></a>
<a name="9564"><span class="lineNum">    9564 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 4)) == 0) {</span></a>
<a name="9565"><span class="lineNum">    9565 </span>            :       // (LDRQroX FPR128:$Rt, GPR64sp:$Rn, GPR64:$Rm, 0, 0)</a>
<a name="9566"><span class="lineNum">    9566 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldr $\x01, [$\x02, $\x03]&quot;;</span></a>
<a name="9567"><span class="lineNum">    9567 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9568"><span class="lineNum">    9568 </span>            :     }</a>
<a name="9569"><span class="lineNum">    9569 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9570"><span class="lineNum">    9570 </span><span class="lineNoCov">          0 :   case AArch64_LDRQui:</span></a>
<a name="9571"><span class="lineNum">    9571 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="9572"><span class="lineNum">    9572 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9573"><span class="lineNum">    9573 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR128RegClassID, 0) &amp;&amp;</span></a>
<a name="9574"><span class="lineNum">    9574 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9575"><span class="lineNum">    9575 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="9576"><span class="lineNum">    9576 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="9577"><span class="lineNum">    9577 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="9578"><span class="lineNum">    9578 </span>            :       // (LDRQui FPR128:$Rt, GPR64sp:$Rn, 0)</a>
<a name="9579"><span class="lineNum">    9579 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldr $\x01, [$\x02]&quot;;</span></a>
<a name="9580"><span class="lineNum">    9580 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9581"><span class="lineNum">    9581 </span>            :     }</a>
<a name="9582"><span class="lineNum">    9582 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9583"><span class="lineNum">    9583 </span><span class="lineNoCov">          0 :   case AArch64_LDRSBWroX:</span></a>
<a name="9584"><span class="lineNum">    9584 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 5 &amp;&amp;</span></a>
<a name="9585"><span class="lineNum">    9585 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9586"><span class="lineNum">    9586 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="9587"><span class="lineNum">    9587 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9588"><span class="lineNum">    9588 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="9589"><span class="lineNum">    9589 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="9590"><span class="lineNum">    9590 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2) &amp;&amp;</span></a>
<a name="9591"><span class="lineNum">    9591 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="9592"><span class="lineNum">    9592 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0 &amp;&amp;</span></a>
<a name="9593"><span class="lineNum">    9593 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 4)) &amp;&amp;</span></a>
<a name="9594"><span class="lineNum">    9594 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 4)) == 0) {</span></a>
<a name="9595"><span class="lineNum">    9595 </span>            :       // (LDRSBWroX GPR32:$Rt, GPR64sp:$Rn, GPR64:$Rm, 0, 0)</a>
<a name="9596"><span class="lineNum">    9596 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldrsb $\x01, [$\x02, $\x03]&quot;;</span></a>
<a name="9597"><span class="lineNum">    9597 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9598"><span class="lineNum">    9598 </span>            :     }</a>
<a name="9599"><span class="lineNum">    9599 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9600"><span class="lineNum">    9600 </span><span class="lineNoCov">          0 :   case AArch64_LDRSBWui:</span></a>
<a name="9601"><span class="lineNum">    9601 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="9602"><span class="lineNum">    9602 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9603"><span class="lineNum">    9603 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="9604"><span class="lineNum">    9604 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9605"><span class="lineNum">    9605 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="9606"><span class="lineNum">    9606 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="9607"><span class="lineNum">    9607 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="9608"><span class="lineNum">    9608 </span>            :       // (LDRSBWui GPR32:$Rt, GPR64sp:$Rn, 0)</a>
<a name="9609"><span class="lineNum">    9609 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldrsb $\x01, [$\x02]&quot;;</span></a>
<a name="9610"><span class="lineNum">    9610 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9611"><span class="lineNum">    9611 </span>            :     }</a>
<a name="9612"><span class="lineNum">    9612 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9613"><span class="lineNum">    9613 </span><span class="lineNoCov">          0 :   case AArch64_LDRSBXroX:</span></a>
<a name="9614"><span class="lineNum">    9614 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 5 &amp;&amp;</span></a>
<a name="9615"><span class="lineNum">    9615 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9616"><span class="lineNum">    9616 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="9617"><span class="lineNum">    9617 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9618"><span class="lineNum">    9618 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="9619"><span class="lineNum">    9619 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="9620"><span class="lineNum">    9620 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2) &amp;&amp;</span></a>
<a name="9621"><span class="lineNum">    9621 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="9622"><span class="lineNum">    9622 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0 &amp;&amp;</span></a>
<a name="9623"><span class="lineNum">    9623 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 4)) &amp;&amp;</span></a>
<a name="9624"><span class="lineNum">    9624 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 4)) == 0) {</span></a>
<a name="9625"><span class="lineNum">    9625 </span>            :       // (LDRSBXroX GPR64:$Rt, GPR64sp:$Rn, GPR64:$Rm, 0, 0)</a>
<a name="9626"><span class="lineNum">    9626 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldrsb $\x01, [$\x02, $\x03]&quot;;</span></a>
<a name="9627"><span class="lineNum">    9627 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9628"><span class="lineNum">    9628 </span>            :     }</a>
<a name="9629"><span class="lineNum">    9629 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9630"><span class="lineNum">    9630 </span><span class="lineNoCov">          0 :   case AArch64_LDRSBXui:</span></a>
<a name="9631"><span class="lineNum">    9631 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="9632"><span class="lineNum">    9632 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9633"><span class="lineNum">    9633 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="9634"><span class="lineNum">    9634 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9635"><span class="lineNum">    9635 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="9636"><span class="lineNum">    9636 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="9637"><span class="lineNum">    9637 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="9638"><span class="lineNum">    9638 </span>            :       // (LDRSBXui GPR64:$Rt, GPR64sp:$Rn, 0)</a>
<a name="9639"><span class="lineNum">    9639 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldrsb $\x01, [$\x02]&quot;;</span></a>
<a name="9640"><span class="lineNum">    9640 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9641"><span class="lineNum">    9641 </span>            :     }</a>
<a name="9642"><span class="lineNum">    9642 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9643"><span class="lineNum">    9643 </span><span class="lineNoCov">          0 :   case AArch64_LDRSHWroX:</span></a>
<a name="9644"><span class="lineNum">    9644 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 5 &amp;&amp;</span></a>
<a name="9645"><span class="lineNum">    9645 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9646"><span class="lineNum">    9646 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="9647"><span class="lineNum">    9647 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9648"><span class="lineNum">    9648 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="9649"><span class="lineNum">    9649 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="9650"><span class="lineNum">    9650 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2) &amp;&amp;</span></a>
<a name="9651"><span class="lineNum">    9651 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="9652"><span class="lineNum">    9652 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0 &amp;&amp;</span></a>
<a name="9653"><span class="lineNum">    9653 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 4)) &amp;&amp;</span></a>
<a name="9654"><span class="lineNum">    9654 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 4)) == 0) {</span></a>
<a name="9655"><span class="lineNum">    9655 </span>            :       // (LDRSHWroX GPR32:$Rt, GPR64sp:$Rn, GPR64:$Rm, 0, 0)</a>
<a name="9656"><span class="lineNum">    9656 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldrsh $\x01, [$\x02, $\x03]&quot;;</span></a>
<a name="9657"><span class="lineNum">    9657 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9658"><span class="lineNum">    9658 </span>            :     }</a>
<a name="9659"><span class="lineNum">    9659 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9660"><span class="lineNum">    9660 </span><span class="lineNoCov">          0 :   case AArch64_LDRSHWui:</span></a>
<a name="9661"><span class="lineNum">    9661 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="9662"><span class="lineNum">    9662 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9663"><span class="lineNum">    9663 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="9664"><span class="lineNum">    9664 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9665"><span class="lineNum">    9665 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="9666"><span class="lineNum">    9666 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="9667"><span class="lineNum">    9667 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="9668"><span class="lineNum">    9668 </span>            :       // (LDRSHWui GPR32:$Rt, GPR64sp:$Rn, 0)</a>
<a name="9669"><span class="lineNum">    9669 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldrsh $\x01, [$\x02]&quot;;</span></a>
<a name="9670"><span class="lineNum">    9670 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9671"><span class="lineNum">    9671 </span>            :     }</a>
<a name="9672"><span class="lineNum">    9672 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9673"><span class="lineNum">    9673 </span><span class="lineNoCov">          0 :   case AArch64_LDRSHXroX:</span></a>
<a name="9674"><span class="lineNum">    9674 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 5 &amp;&amp;</span></a>
<a name="9675"><span class="lineNum">    9675 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9676"><span class="lineNum">    9676 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="9677"><span class="lineNum">    9677 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9678"><span class="lineNum">    9678 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="9679"><span class="lineNum">    9679 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="9680"><span class="lineNum">    9680 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2) &amp;&amp;</span></a>
<a name="9681"><span class="lineNum">    9681 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="9682"><span class="lineNum">    9682 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0 &amp;&amp;</span></a>
<a name="9683"><span class="lineNum">    9683 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 4)) &amp;&amp;</span></a>
<a name="9684"><span class="lineNum">    9684 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 4)) == 0) {</span></a>
<a name="9685"><span class="lineNum">    9685 </span>            :       // (LDRSHXroX GPR64:$Rt, GPR64sp:$Rn, GPR64:$Rm, 0, 0)</a>
<a name="9686"><span class="lineNum">    9686 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldrsh $\x01, [$\x02, $\x03]&quot;;</span></a>
<a name="9687"><span class="lineNum">    9687 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9688"><span class="lineNum">    9688 </span>            :     }</a>
<a name="9689"><span class="lineNum">    9689 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9690"><span class="lineNum">    9690 </span><span class="lineNoCov">          0 :   case AArch64_LDRSHXui:</span></a>
<a name="9691"><span class="lineNum">    9691 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="9692"><span class="lineNum">    9692 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9693"><span class="lineNum">    9693 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="9694"><span class="lineNum">    9694 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9695"><span class="lineNum">    9695 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="9696"><span class="lineNum">    9696 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="9697"><span class="lineNum">    9697 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="9698"><span class="lineNum">    9698 </span>            :       // (LDRSHXui GPR64:$Rt, GPR64sp:$Rn, 0)</a>
<a name="9699"><span class="lineNum">    9699 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldrsh $\x01, [$\x02]&quot;;</span></a>
<a name="9700"><span class="lineNum">    9700 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9701"><span class="lineNum">    9701 </span>            :     }</a>
<a name="9702"><span class="lineNum">    9702 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9703"><span class="lineNum">    9703 </span><span class="lineNoCov">          0 :   case AArch64_LDRSWroX:</span></a>
<a name="9704"><span class="lineNum">    9704 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 5 &amp;&amp;</span></a>
<a name="9705"><span class="lineNum">    9705 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9706"><span class="lineNum">    9706 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="9707"><span class="lineNum">    9707 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9708"><span class="lineNum">    9708 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="9709"><span class="lineNum">    9709 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="9710"><span class="lineNum">    9710 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2) &amp;&amp;</span></a>
<a name="9711"><span class="lineNum">    9711 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="9712"><span class="lineNum">    9712 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0 &amp;&amp;</span></a>
<a name="9713"><span class="lineNum">    9713 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 4)) &amp;&amp;</span></a>
<a name="9714"><span class="lineNum">    9714 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 4)) == 0) {</span></a>
<a name="9715"><span class="lineNum">    9715 </span>            :       // (LDRSWroX GPR64:$Rt, GPR64sp:$Rn, GPR64:$Rm, 0, 0)</a>
<a name="9716"><span class="lineNum">    9716 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldrsw $\x01, [$\x02, $\x03]&quot;;</span></a>
<a name="9717"><span class="lineNum">    9717 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9718"><span class="lineNum">    9718 </span>            :     }</a>
<a name="9719"><span class="lineNum">    9719 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9720"><span class="lineNum">    9720 </span><span class="lineNoCov">          0 :   case AArch64_LDRSWui:</span></a>
<a name="9721"><span class="lineNum">    9721 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="9722"><span class="lineNum">    9722 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9723"><span class="lineNum">    9723 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="9724"><span class="lineNum">    9724 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9725"><span class="lineNum">    9725 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="9726"><span class="lineNum">    9726 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="9727"><span class="lineNum">    9727 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="9728"><span class="lineNum">    9728 </span>            :       // (LDRSWui GPR64:$Rt, GPR64sp:$Rn, 0)</a>
<a name="9729"><span class="lineNum">    9729 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldrsw $\x01, [$\x02]&quot;;</span></a>
<a name="9730"><span class="lineNum">    9730 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9731"><span class="lineNum">    9731 </span>            :     }</a>
<a name="9732"><span class="lineNum">    9732 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9733"><span class="lineNum">    9733 </span><span class="lineNoCov">          0 :   case AArch64_LDRSroX:</span></a>
<a name="9734"><span class="lineNum">    9734 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 5 &amp;&amp;</span></a>
<a name="9735"><span class="lineNum">    9735 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9736"><span class="lineNum">    9736 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="9737"><span class="lineNum">    9737 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9738"><span class="lineNum">    9738 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="9739"><span class="lineNum">    9739 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="9740"><span class="lineNum">    9740 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2) &amp;&amp;</span></a>
<a name="9741"><span class="lineNum">    9741 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="9742"><span class="lineNum">    9742 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0 &amp;&amp;</span></a>
<a name="9743"><span class="lineNum">    9743 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 4)) &amp;&amp;</span></a>
<a name="9744"><span class="lineNum">    9744 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 4)) == 0) {</span></a>
<a name="9745"><span class="lineNum">    9745 </span>            :       // (LDRSroX FPR32:$Rt, GPR64sp:$Rn, GPR64:$Rm, 0, 0)</a>
<a name="9746"><span class="lineNum">    9746 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldr $\x01, [$\x02, $\x03]&quot;;</span></a>
<a name="9747"><span class="lineNum">    9747 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9748"><span class="lineNum">    9748 </span>            :     }</a>
<a name="9749"><span class="lineNum">    9749 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9750"><span class="lineNum">    9750 </span><span class="lineNoCov">          0 :   case AArch64_LDRSui:</span></a>
<a name="9751"><span class="lineNum">    9751 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="9752"><span class="lineNum">    9752 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9753"><span class="lineNum">    9753 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="9754"><span class="lineNum">    9754 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9755"><span class="lineNum">    9755 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="9756"><span class="lineNum">    9756 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="9757"><span class="lineNum">    9757 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="9758"><span class="lineNum">    9758 </span>            :       // (LDRSui FPR32:$Rt, GPR64sp:$Rn, 0)</a>
<a name="9759"><span class="lineNum">    9759 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldr $\x01, [$\x02]&quot;;</span></a>
<a name="9760"><span class="lineNum">    9760 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9761"><span class="lineNum">    9761 </span>            :     }</a>
<a name="9762"><span class="lineNum">    9762 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9763"><span class="lineNum">    9763 </span><span class="lineNoCov">          0 :   case AArch64_LDRWroX:</span></a>
<a name="9764"><span class="lineNum">    9764 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 5 &amp;&amp;</span></a>
<a name="9765"><span class="lineNum">    9765 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9766"><span class="lineNum">    9766 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="9767"><span class="lineNum">    9767 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9768"><span class="lineNum">    9768 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="9769"><span class="lineNum">    9769 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="9770"><span class="lineNum">    9770 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2) &amp;&amp;</span></a>
<a name="9771"><span class="lineNum">    9771 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="9772"><span class="lineNum">    9772 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0 &amp;&amp;</span></a>
<a name="9773"><span class="lineNum">    9773 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 4)) &amp;&amp;</span></a>
<a name="9774"><span class="lineNum">    9774 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 4)) == 0) {</span></a>
<a name="9775"><span class="lineNum">    9775 </span>            :       // (LDRWroX GPR32:$Rt, GPR64sp:$Rn, GPR64:$Rm, 0, 0)</a>
<a name="9776"><span class="lineNum">    9776 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldr $\x01, [$\x02, $\x03]&quot;;</span></a>
<a name="9777"><span class="lineNum">    9777 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9778"><span class="lineNum">    9778 </span>            :     }</a>
<a name="9779"><span class="lineNum">    9779 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9780"><span class="lineNum">    9780 </span><span class="lineNoCov">          0 :   case AArch64_LDRWui:</span></a>
<a name="9781"><span class="lineNum">    9781 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="9782"><span class="lineNum">    9782 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9783"><span class="lineNum">    9783 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="9784"><span class="lineNum">    9784 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9785"><span class="lineNum">    9785 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="9786"><span class="lineNum">    9786 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="9787"><span class="lineNum">    9787 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="9788"><span class="lineNum">    9788 </span>            :       // (LDRWui GPR32:$Rt, GPR64sp:$Rn, 0)</a>
<a name="9789"><span class="lineNum">    9789 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldr $\x01, [$\x02]&quot;;</span></a>
<a name="9790"><span class="lineNum">    9790 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9791"><span class="lineNum">    9791 </span>            :     }</a>
<a name="9792"><span class="lineNum">    9792 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9793"><span class="lineNum">    9793 </span><span class="lineNoCov">          0 :   case AArch64_LDRXroX:</span></a>
<a name="9794"><span class="lineNum">    9794 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 5 &amp;&amp;</span></a>
<a name="9795"><span class="lineNum">    9795 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9796"><span class="lineNum">    9796 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="9797"><span class="lineNum">    9797 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9798"><span class="lineNum">    9798 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="9799"><span class="lineNum">    9799 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="9800"><span class="lineNum">    9800 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2) &amp;&amp;</span></a>
<a name="9801"><span class="lineNum">    9801 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="9802"><span class="lineNum">    9802 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0 &amp;&amp;</span></a>
<a name="9803"><span class="lineNum">    9803 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 4)) &amp;&amp;</span></a>
<a name="9804"><span class="lineNum">    9804 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 4)) == 0) {</span></a>
<a name="9805"><span class="lineNum">    9805 </span>            :       // (LDRXroX GPR64:$Rt, GPR64sp:$Rn, GPR64:$Rm, 0, 0)</a>
<a name="9806"><span class="lineNum">    9806 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldr $\x01, [$\x02, $\x03]&quot;;</span></a>
<a name="9807"><span class="lineNum">    9807 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9808"><span class="lineNum">    9808 </span>            :     }</a>
<a name="9809"><span class="lineNum">    9809 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9810"><span class="lineNum">    9810 </span><span class="lineNoCov">          0 :   case AArch64_LDRXui:</span></a>
<a name="9811"><span class="lineNum">    9811 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="9812"><span class="lineNum">    9812 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9813"><span class="lineNum">    9813 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="9814"><span class="lineNum">    9814 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9815"><span class="lineNum">    9815 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="9816"><span class="lineNum">    9816 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="9817"><span class="lineNum">    9817 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="9818"><span class="lineNum">    9818 </span>            :       // (LDRXui GPR64:$Rt, GPR64sp:$Rn, 0)</a>
<a name="9819"><span class="lineNum">    9819 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldr $\x01, [$\x02]&quot;;</span></a>
<a name="9820"><span class="lineNum">    9820 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9821"><span class="lineNum">    9821 </span>            :     }</a>
<a name="9822"><span class="lineNum">    9822 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9823"><span class="lineNum">    9823 </span><span class="lineNoCov">          0 :   case AArch64_LDTRBi:</span></a>
<a name="9824"><span class="lineNum">    9824 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="9825"><span class="lineNum">    9825 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9826"><span class="lineNum">    9826 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="9827"><span class="lineNum">    9827 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9828"><span class="lineNum">    9828 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="9829"><span class="lineNum">    9829 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="9830"><span class="lineNum">    9830 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="9831"><span class="lineNum">    9831 </span>            :       // (LDTRBi GPR32:$Rt, GPR64sp:$Rn, 0)</a>
<a name="9832"><span class="lineNum">    9832 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldtrb $\x01, [$\x02]&quot;;</span></a>
<a name="9833"><span class="lineNum">    9833 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9834"><span class="lineNum">    9834 </span>            :     }</a>
<a name="9835"><span class="lineNum">    9835 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9836"><span class="lineNum">    9836 </span><span class="lineNoCov">          0 :   case AArch64_LDTRHi:</span></a>
<a name="9837"><span class="lineNum">    9837 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="9838"><span class="lineNum">    9838 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9839"><span class="lineNum">    9839 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="9840"><span class="lineNum">    9840 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9841"><span class="lineNum">    9841 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="9842"><span class="lineNum">    9842 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="9843"><span class="lineNum">    9843 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="9844"><span class="lineNum">    9844 </span>            :       // (LDTRHi GPR32:$Rt, GPR64sp:$Rn, 0)</a>
<a name="9845"><span class="lineNum">    9845 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldtrh $\x01, [$\x02]&quot;;</span></a>
<a name="9846"><span class="lineNum">    9846 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9847"><span class="lineNum">    9847 </span>            :     }</a>
<a name="9848"><span class="lineNum">    9848 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9849"><span class="lineNum">    9849 </span><span class="lineNoCov">          0 :   case AArch64_LDTRSBWi:</span></a>
<a name="9850"><span class="lineNum">    9850 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="9851"><span class="lineNum">    9851 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9852"><span class="lineNum">    9852 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="9853"><span class="lineNum">    9853 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9854"><span class="lineNum">    9854 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="9855"><span class="lineNum">    9855 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="9856"><span class="lineNum">    9856 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="9857"><span class="lineNum">    9857 </span>            :       // (LDTRSBWi GPR32:$Rt, GPR64sp:$Rn, 0)</a>
<a name="9858"><span class="lineNum">    9858 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldtrsb $\x01, [$\x02]&quot;;</span></a>
<a name="9859"><span class="lineNum">    9859 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9860"><span class="lineNum">    9860 </span>            :     }</a>
<a name="9861"><span class="lineNum">    9861 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9862"><span class="lineNum">    9862 </span><span class="lineNoCov">          0 :   case AArch64_LDTRSBXi:</span></a>
<a name="9863"><span class="lineNum">    9863 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="9864"><span class="lineNum">    9864 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9865"><span class="lineNum">    9865 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="9866"><span class="lineNum">    9866 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9867"><span class="lineNum">    9867 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="9868"><span class="lineNum">    9868 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="9869"><span class="lineNum">    9869 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="9870"><span class="lineNum">    9870 </span>            :       // (LDTRSBXi GPR64:$Rt, GPR64sp:$Rn, 0)</a>
<a name="9871"><span class="lineNum">    9871 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldtrsb $\x01, [$\x02]&quot;;</span></a>
<a name="9872"><span class="lineNum">    9872 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9873"><span class="lineNum">    9873 </span>            :     }</a>
<a name="9874"><span class="lineNum">    9874 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9875"><span class="lineNum">    9875 </span><span class="lineNoCov">          0 :   case AArch64_LDTRSHWi:</span></a>
<a name="9876"><span class="lineNum">    9876 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="9877"><span class="lineNum">    9877 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9878"><span class="lineNum">    9878 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="9879"><span class="lineNum">    9879 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9880"><span class="lineNum">    9880 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="9881"><span class="lineNum">    9881 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="9882"><span class="lineNum">    9882 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="9883"><span class="lineNum">    9883 </span>            :       // (LDTRSHWi GPR32:$Rt, GPR64sp:$Rn, 0)</a>
<a name="9884"><span class="lineNum">    9884 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldtrsh $\x01, [$\x02]&quot;;</span></a>
<a name="9885"><span class="lineNum">    9885 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9886"><span class="lineNum">    9886 </span>            :     }</a>
<a name="9887"><span class="lineNum">    9887 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9888"><span class="lineNum">    9888 </span><span class="lineNoCov">          0 :   case AArch64_LDTRSHXi:</span></a>
<a name="9889"><span class="lineNum">    9889 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="9890"><span class="lineNum">    9890 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9891"><span class="lineNum">    9891 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="9892"><span class="lineNum">    9892 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9893"><span class="lineNum">    9893 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="9894"><span class="lineNum">    9894 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="9895"><span class="lineNum">    9895 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="9896"><span class="lineNum">    9896 </span>            :       // (LDTRSHXi GPR64:$Rt, GPR64sp:$Rn, 0)</a>
<a name="9897"><span class="lineNum">    9897 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldtrsh $\x01, [$\x02]&quot;;</span></a>
<a name="9898"><span class="lineNum">    9898 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9899"><span class="lineNum">    9899 </span>            :     }</a>
<a name="9900"><span class="lineNum">    9900 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9901"><span class="lineNum">    9901 </span><span class="lineNoCov">          0 :   case AArch64_LDTRSWi:</span></a>
<a name="9902"><span class="lineNum">    9902 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="9903"><span class="lineNum">    9903 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9904"><span class="lineNum">    9904 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="9905"><span class="lineNum">    9905 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9906"><span class="lineNum">    9906 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="9907"><span class="lineNum">    9907 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="9908"><span class="lineNum">    9908 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="9909"><span class="lineNum">    9909 </span>            :       // (LDTRSWi GPR64:$Rt, GPR64sp:$Rn, 0)</a>
<a name="9910"><span class="lineNum">    9910 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldtrsw $\x01, [$\x02]&quot;;</span></a>
<a name="9911"><span class="lineNum">    9911 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9912"><span class="lineNum">    9912 </span>            :     }</a>
<a name="9913"><span class="lineNum">    9913 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9914"><span class="lineNum">    9914 </span><span class="lineNoCov">          0 :   case AArch64_LDTRWi:</span></a>
<a name="9915"><span class="lineNum">    9915 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="9916"><span class="lineNum">    9916 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9917"><span class="lineNum">    9917 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="9918"><span class="lineNum">    9918 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9919"><span class="lineNum">    9919 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="9920"><span class="lineNum">    9920 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="9921"><span class="lineNum">    9921 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="9922"><span class="lineNum">    9922 </span>            :       // (LDTRWi GPR32:$Rt, GPR64sp:$Rn, 0)</a>
<a name="9923"><span class="lineNum">    9923 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldtr $\x01, [$\x02]&quot;;</span></a>
<a name="9924"><span class="lineNum">    9924 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9925"><span class="lineNum">    9925 </span>            :     }</a>
<a name="9926"><span class="lineNum">    9926 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9927"><span class="lineNum">    9927 </span><span class="lineNoCov">          0 :   case AArch64_LDTRXi:</span></a>
<a name="9928"><span class="lineNum">    9928 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="9929"><span class="lineNum">    9929 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9930"><span class="lineNum">    9930 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="9931"><span class="lineNum">    9931 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9932"><span class="lineNum">    9932 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="9933"><span class="lineNum">    9933 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="9934"><span class="lineNum">    9934 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="9935"><span class="lineNum">    9935 </span>            :       // (LDTRXi GPR64:$Rt, GPR64sp:$Rn, 0)</a>
<a name="9936"><span class="lineNum">    9936 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldtr $\x01, [$\x02]&quot;;</span></a>
<a name="9937"><span class="lineNum">    9937 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9938"><span class="lineNum">    9938 </span>            :     }</a>
<a name="9939"><span class="lineNum">    9939 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9940"><span class="lineNum">    9940 </span><span class="lineNoCov">          0 :   case AArch64_LDURBBi:</span></a>
<a name="9941"><span class="lineNum">    9941 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="9942"><span class="lineNum">    9942 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9943"><span class="lineNum">    9943 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="9944"><span class="lineNum">    9944 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9945"><span class="lineNum">    9945 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="9946"><span class="lineNum">    9946 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="9947"><span class="lineNum">    9947 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="9948"><span class="lineNum">    9948 </span>            :       // (LDURBBi GPR32:$Rt, GPR64sp:$Rn, 0)</a>
<a name="9949"><span class="lineNum">    9949 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldurb $\x01, [$\x02]&quot;;</span></a>
<a name="9950"><span class="lineNum">    9950 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9951"><span class="lineNum">    9951 </span>            :     }</a>
<a name="9952"><span class="lineNum">    9952 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9953"><span class="lineNum">    9953 </span><span class="lineNoCov">          0 :   case AArch64_LDURBi:</span></a>
<a name="9954"><span class="lineNum">    9954 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="9955"><span class="lineNum">    9955 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9956"><span class="lineNum">    9956 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR8RegClassID, 0) &amp;&amp;</span></a>
<a name="9957"><span class="lineNum">    9957 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9958"><span class="lineNum">    9958 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="9959"><span class="lineNum">    9959 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="9960"><span class="lineNum">    9960 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="9961"><span class="lineNum">    9961 </span>            :       // (LDURBi FPR8:$Rt, GPR64sp:$Rn, 0)</a>
<a name="9962"><span class="lineNum">    9962 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldur $\x01, [$\x02]&quot;;</span></a>
<a name="9963"><span class="lineNum">    9963 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9964"><span class="lineNum">    9964 </span>            :     }</a>
<a name="9965"><span class="lineNum">    9965 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9966"><span class="lineNum">    9966 </span><span class="lineNoCov">          0 :   case AArch64_LDURDi:</span></a>
<a name="9967"><span class="lineNum">    9967 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="9968"><span class="lineNum">    9968 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9969"><span class="lineNum">    9969 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="9970"><span class="lineNum">    9970 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9971"><span class="lineNum">    9971 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="9972"><span class="lineNum">    9972 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="9973"><span class="lineNum">    9973 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="9974"><span class="lineNum">    9974 </span>            :       // (LDURDi FPR64:$Rt, GPR64sp:$Rn, 0)</a>
<a name="9975"><span class="lineNum">    9975 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldur $\x01, [$\x02]&quot;;</span></a>
<a name="9976"><span class="lineNum">    9976 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9977"><span class="lineNum">    9977 </span>            :     }</a>
<a name="9978"><span class="lineNum">    9978 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9979"><span class="lineNum">    9979 </span><span class="lineNoCov">          0 :   case AArch64_LDURHHi:</span></a>
<a name="9980"><span class="lineNum">    9980 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="9981"><span class="lineNum">    9981 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9982"><span class="lineNum">    9982 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="9983"><span class="lineNum">    9983 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9984"><span class="lineNum">    9984 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="9985"><span class="lineNum">    9985 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="9986"><span class="lineNum">    9986 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="9987"><span class="lineNum">    9987 </span>            :       // (LDURHHi GPR32:$Rt, GPR64sp:$Rn, 0)</a>
<a name="9988"><span class="lineNum">    9988 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldurh $\x01, [$\x02]&quot;;</span></a>
<a name="9989"><span class="lineNum">    9989 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="9990"><span class="lineNum">    9990 </span>            :     }</a>
<a name="9991"><span class="lineNum">    9991 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="9992"><span class="lineNum">    9992 </span><span class="lineNoCov">          0 :   case AArch64_LDURHi:</span></a>
<a name="9993"><span class="lineNum">    9993 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="9994"><span class="lineNum">    9994 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="9995"><span class="lineNum">    9995 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR16RegClassID, 0) &amp;&amp;</span></a>
<a name="9996"><span class="lineNum">    9996 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="9997"><span class="lineNum">    9997 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="9998"><span class="lineNum">    9998 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="9999"><span class="lineNum">    9999 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="10000"><span class="lineNum">   10000 </span>            :       // (LDURHi FPR16:$Rt, GPR64sp:$Rn, 0)</a>
<a name="10001"><span class="lineNum">   10001 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldur $\x01, [$\x02]&quot;;</span></a>
<a name="10002"><span class="lineNum">   10002 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10003"><span class="lineNum">   10003 </span>            :     }</a>
<a name="10004"><span class="lineNum">   10004 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10005"><span class="lineNum">   10005 </span><span class="lineNoCov">          0 :   case AArch64_LDURQi:</span></a>
<a name="10006"><span class="lineNum">   10006 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="10007"><span class="lineNum">   10007 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10008"><span class="lineNum">   10008 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR128RegClassID, 0) &amp;&amp;</span></a>
<a name="10009"><span class="lineNum">   10009 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10010"><span class="lineNum">   10010 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="10011"><span class="lineNum">   10011 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="10012"><span class="lineNum">   10012 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="10013"><span class="lineNum">   10013 </span>            :       // (LDURQi FPR128:$Rt, GPR64sp:$Rn, 0)</a>
<a name="10014"><span class="lineNum">   10014 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldur $\x01, [$\x02]&quot;;</span></a>
<a name="10015"><span class="lineNum">   10015 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10016"><span class="lineNum">   10016 </span>            :     }</a>
<a name="10017"><span class="lineNum">   10017 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10018"><span class="lineNum">   10018 </span><span class="lineNoCov">          0 :   case AArch64_LDURSBWi:</span></a>
<a name="10019"><span class="lineNum">   10019 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="10020"><span class="lineNum">   10020 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10021"><span class="lineNum">   10021 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="10022"><span class="lineNum">   10022 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10023"><span class="lineNum">   10023 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="10024"><span class="lineNum">   10024 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="10025"><span class="lineNum">   10025 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="10026"><span class="lineNum">   10026 </span>            :       // (LDURSBWi GPR32:$Rt, GPR64sp:$Rn, 0)</a>
<a name="10027"><span class="lineNum">   10027 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldursb $\x01, [$\x02]&quot;;</span></a>
<a name="10028"><span class="lineNum">   10028 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10029"><span class="lineNum">   10029 </span>            :     }</a>
<a name="10030"><span class="lineNum">   10030 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10031"><span class="lineNum">   10031 </span><span class="lineNoCov">          0 :   case AArch64_LDURSBXi:</span></a>
<a name="10032"><span class="lineNum">   10032 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="10033"><span class="lineNum">   10033 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10034"><span class="lineNum">   10034 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="10035"><span class="lineNum">   10035 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10036"><span class="lineNum">   10036 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="10037"><span class="lineNum">   10037 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="10038"><span class="lineNum">   10038 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="10039"><span class="lineNum">   10039 </span>            :       // (LDURSBXi GPR64:$Rt, GPR64sp:$Rn, 0)</a>
<a name="10040"><span class="lineNum">   10040 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldursb $\x01, [$\x02]&quot;;</span></a>
<a name="10041"><span class="lineNum">   10041 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10042"><span class="lineNum">   10042 </span>            :     }</a>
<a name="10043"><span class="lineNum">   10043 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10044"><span class="lineNum">   10044 </span><span class="lineNoCov">          0 :   case AArch64_LDURSHWi:</span></a>
<a name="10045"><span class="lineNum">   10045 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="10046"><span class="lineNum">   10046 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10047"><span class="lineNum">   10047 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="10048"><span class="lineNum">   10048 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10049"><span class="lineNum">   10049 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="10050"><span class="lineNum">   10050 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="10051"><span class="lineNum">   10051 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="10052"><span class="lineNum">   10052 </span>            :       // (LDURSHWi GPR32:$Rt, GPR64sp:$Rn, 0)</a>
<a name="10053"><span class="lineNum">   10053 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldursh $\x01, [$\x02]&quot;;</span></a>
<a name="10054"><span class="lineNum">   10054 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10055"><span class="lineNum">   10055 </span>            :     }</a>
<a name="10056"><span class="lineNum">   10056 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10057"><span class="lineNum">   10057 </span><span class="lineNoCov">          0 :   case AArch64_LDURSHXi:</span></a>
<a name="10058"><span class="lineNum">   10058 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="10059"><span class="lineNum">   10059 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10060"><span class="lineNum">   10060 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="10061"><span class="lineNum">   10061 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10062"><span class="lineNum">   10062 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="10063"><span class="lineNum">   10063 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="10064"><span class="lineNum">   10064 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="10065"><span class="lineNum">   10065 </span>            :       // (LDURSHXi GPR64:$Rt, GPR64sp:$Rn, 0)</a>
<a name="10066"><span class="lineNum">   10066 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldursh $\x01, [$\x02]&quot;;</span></a>
<a name="10067"><span class="lineNum">   10067 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10068"><span class="lineNum">   10068 </span>            :     }</a>
<a name="10069"><span class="lineNum">   10069 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10070"><span class="lineNum">   10070 </span><span class="lineNoCov">          0 :   case AArch64_LDURSWi:</span></a>
<a name="10071"><span class="lineNum">   10071 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="10072"><span class="lineNum">   10072 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10073"><span class="lineNum">   10073 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="10074"><span class="lineNum">   10074 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10075"><span class="lineNum">   10075 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="10076"><span class="lineNum">   10076 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="10077"><span class="lineNum">   10077 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="10078"><span class="lineNum">   10078 </span>            :       // (LDURSWi GPR64:$Rt, GPR64sp:$Rn, 0)</a>
<a name="10079"><span class="lineNum">   10079 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldursw $\x01, [$\x02]&quot;;</span></a>
<a name="10080"><span class="lineNum">   10080 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10081"><span class="lineNum">   10081 </span>            :     }</a>
<a name="10082"><span class="lineNum">   10082 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10083"><span class="lineNum">   10083 </span><span class="lineNoCov">          0 :   case AArch64_LDURSi:</span></a>
<a name="10084"><span class="lineNum">   10084 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="10085"><span class="lineNum">   10085 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10086"><span class="lineNum">   10086 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="10087"><span class="lineNum">   10087 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10088"><span class="lineNum">   10088 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="10089"><span class="lineNum">   10089 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="10090"><span class="lineNum">   10090 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="10091"><span class="lineNum">   10091 </span>            :       // (LDURSi FPR32:$Rt, GPR64sp:$Rn, 0)</a>
<a name="10092"><span class="lineNum">   10092 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldur $\x01, [$\x02]&quot;;</span></a>
<a name="10093"><span class="lineNum">   10093 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10094"><span class="lineNum">   10094 </span>            :     }</a>
<a name="10095"><span class="lineNum">   10095 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10096"><span class="lineNum">   10096 </span><span class="lineNoCov">          0 :   case AArch64_LDURWi:</span></a>
<a name="10097"><span class="lineNum">   10097 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="10098"><span class="lineNum">   10098 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10099"><span class="lineNum">   10099 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="10100"><span class="lineNum">   10100 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10101"><span class="lineNum">   10101 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="10102"><span class="lineNum">   10102 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="10103"><span class="lineNum">   10103 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="10104"><span class="lineNum">   10104 </span>            :       // (LDURWi GPR32:$Rt, GPR64sp:$Rn, 0)</a>
<a name="10105"><span class="lineNum">   10105 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldur $\x01, [$\x02]&quot;;</span></a>
<a name="10106"><span class="lineNum">   10106 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10107"><span class="lineNum">   10107 </span>            :     }</a>
<a name="10108"><span class="lineNum">   10108 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10109"><span class="lineNum">   10109 </span><span class="lineNoCov">          0 :   case AArch64_LDURXi:</span></a>
<a name="10110"><span class="lineNum">   10110 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="10111"><span class="lineNum">   10111 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10112"><span class="lineNum">   10112 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="10113"><span class="lineNum">   10113 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10114"><span class="lineNum">   10114 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="10115"><span class="lineNum">   10115 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="10116"><span class="lineNum">   10116 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="10117"><span class="lineNum">   10117 </span>            :       // (LDURXi GPR64:$Rt, GPR64sp:$Rn, 0)</a>
<a name="10118"><span class="lineNum">   10118 </span><span class="lineNoCov">          0 :       AsmString = &quot;ldur $\x01, [$\x02]&quot;;</span></a>
<a name="10119"><span class="lineNum">   10119 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10120"><span class="lineNum">   10120 </span>            :     }</a>
<a name="10121"><span class="lineNum">   10121 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10122"><span class="lineNum">   10122 </span><span class="lineNoCov">          0 :   case AArch64_MADDWrrr:</span></a>
<a name="10123"><span class="lineNum">   10123 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="10124"><span class="lineNum">   10124 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10125"><span class="lineNum">   10125 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="10126"><span class="lineNum">   10126 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10127"><span class="lineNum">   10127 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 1) &amp;&amp;</span></a>
<a name="10128"><span class="lineNum">   10128 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="10129"><span class="lineNum">   10129 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 2) &amp;&amp;</span></a>
<a name="10130"><span class="lineNum">   10130 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 3)) == AArch64_WZR) {</span></a>
<a name="10131"><span class="lineNum">   10131 </span>            :       // (MADDWrrr GPR32:$dst, GPR32:$src1, GPR32:$src2, WZR)</a>
<a name="10132"><span class="lineNum">   10132 </span><span class="lineNoCov">          0 :       AsmString = &quot;mul $\x01, $\x02, $\x03&quot;;</span></a>
<a name="10133"><span class="lineNum">   10133 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10134"><span class="lineNum">   10134 </span>            :     }</a>
<a name="10135"><span class="lineNum">   10135 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10136"><span class="lineNum">   10136 </span><span class="lineNoCov">          0 :   case AArch64_MADDXrrr:</span></a>
<a name="10137"><span class="lineNum">   10137 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="10138"><span class="lineNum">   10138 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10139"><span class="lineNum">   10139 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="10140"><span class="lineNum">   10140 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10141"><span class="lineNum">   10141 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 1) &amp;&amp;</span></a>
<a name="10142"><span class="lineNum">   10142 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="10143"><span class="lineNum">   10143 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2) &amp;&amp;</span></a>
<a name="10144"><span class="lineNum">   10144 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 3)) == AArch64_XZR) {</span></a>
<a name="10145"><span class="lineNum">   10145 </span>            :       // (MADDXrrr GPR64:$dst, GPR64:$src1, GPR64:$src2, XZR)</a>
<a name="10146"><span class="lineNum">   10146 </span><span class="lineNoCov">          0 :       AsmString = &quot;mul $\x01, $\x02, $\x03&quot;;</span></a>
<a name="10147"><span class="lineNum">   10147 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10148"><span class="lineNum">   10148 </span>            :     }</a>
<a name="10149"><span class="lineNum">   10149 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10150"><span class="lineNum">   10150 </span><span class="lineNoCov">          0 :   case AArch64_MOVKWi:</span></a>
<a name="10151"><span class="lineNum">   10151 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="10152"><span class="lineNum">   10152 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10153"><span class="lineNum">   10153 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="10154"><span class="lineNum">   10154 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="10155"><span class="lineNum">   10155 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 16) {</span></a>
<a name="10156"><span class="lineNum">   10156 </span>            :       // (MOVKWi GPR32:$Rd, movk_symbol_g1:$sym, 16)</a>
<a name="10157"><span class="lineNum">   10157 </span><span class="lineNoCov">          0 :       AsmString = &quot;movk $\x01, $\x02&quot;;</span></a>
<a name="10158"><span class="lineNum">   10158 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10159"><span class="lineNum">   10159 </span>            :     }</a>
<a name="10160"><span class="lineNum">   10160 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10161"><span class="lineNum">   10161 </span><span class="lineNoCov">          0 :   case AArch64_MOVKXi:</span></a>
<a name="10162"><span class="lineNum">   10162 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="10163"><span class="lineNum">   10163 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10164"><span class="lineNum">   10164 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="10165"><span class="lineNum">   10165 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="10166"><span class="lineNum">   10166 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 48) {</span></a>
<a name="10167"><span class="lineNum">   10167 </span>            :       // (MOVKXi GPR64:$Rd, movk_symbol_g3:$sym, 48)</a>
<a name="10168"><span class="lineNum">   10168 </span><span class="lineNoCov">          0 :       AsmString = &quot;movk $\x01, $\x02&quot;;</span></a>
<a name="10169"><span class="lineNum">   10169 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10170"><span class="lineNum">   10170 </span>            :     }</a>
<a name="10171"><span class="lineNum">   10171 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="10172"><span class="lineNum">   10172 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10173"><span class="lineNum">   10173 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="10174"><span class="lineNum">   10174 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="10175"><span class="lineNum">   10175 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 32) {</span></a>
<a name="10176"><span class="lineNum">   10176 </span>            :       // (MOVKXi GPR64:$Rd, movk_symbol_g2:$sym, 32)</a>
<a name="10177"><span class="lineNum">   10177 </span><span class="lineNoCov">          0 :       AsmString = &quot;movk $\x01, $\x02&quot;;</span></a>
<a name="10178"><span class="lineNum">   10178 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10179"><span class="lineNum">   10179 </span>            :     }</a>
<a name="10180"><span class="lineNum">   10180 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="10181"><span class="lineNum">   10181 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10182"><span class="lineNum">   10182 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="10183"><span class="lineNum">   10183 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="10184"><span class="lineNum">   10184 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 16) {</span></a>
<a name="10185"><span class="lineNum">   10185 </span>            :       // (MOVKXi GPR64:$Rd, movk_symbol_g1:$sym, 16)</a>
<a name="10186"><span class="lineNum">   10186 </span><span class="lineNoCov">          0 :       AsmString = &quot;movk $\x01, $\x02&quot;;</span></a>
<a name="10187"><span class="lineNum">   10187 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10188"><span class="lineNum">   10188 </span>            :     }</a>
<a name="10189"><span class="lineNum">   10189 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10190"><span class="lineNum">   10190 </span><span class="lineNoCov">          0 :   case AArch64_MSUBWrrr:</span></a>
<a name="10191"><span class="lineNum">   10191 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="10192"><span class="lineNum">   10192 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10193"><span class="lineNum">   10193 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="10194"><span class="lineNum">   10194 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10195"><span class="lineNum">   10195 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 1) &amp;&amp;</span></a>
<a name="10196"><span class="lineNum">   10196 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="10197"><span class="lineNum">   10197 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 2) &amp;&amp;</span></a>
<a name="10198"><span class="lineNum">   10198 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 3)) == AArch64_WZR) {</span></a>
<a name="10199"><span class="lineNum">   10199 </span>            :       // (MSUBWrrr GPR32:$dst, GPR32:$src1, GPR32:$src2, WZR)</a>
<a name="10200"><span class="lineNum">   10200 </span><span class="lineNoCov">          0 :       AsmString = &quot;mneg $\x01, $\x02, $\x03&quot;;</span></a>
<a name="10201"><span class="lineNum">   10201 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10202"><span class="lineNum">   10202 </span>            :     }</a>
<a name="10203"><span class="lineNum">   10203 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10204"><span class="lineNum">   10204 </span><span class="lineNoCov">          0 :   case AArch64_MSUBXrrr:</span></a>
<a name="10205"><span class="lineNum">   10205 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="10206"><span class="lineNum">   10206 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10207"><span class="lineNum">   10207 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="10208"><span class="lineNum">   10208 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10209"><span class="lineNum">   10209 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 1) &amp;&amp;</span></a>
<a name="10210"><span class="lineNum">   10210 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="10211"><span class="lineNum">   10211 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2) &amp;&amp;</span></a>
<a name="10212"><span class="lineNum">   10212 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 3)) == AArch64_XZR) {</span></a>
<a name="10213"><span class="lineNum">   10213 </span>            :       // (MSUBXrrr GPR64:$dst, GPR64:$src1, GPR64:$src2, XZR)</a>
<a name="10214"><span class="lineNum">   10214 </span><span class="lineNoCov">          0 :       AsmString = &quot;mneg $\x01, $\x02, $\x03&quot;;</span></a>
<a name="10215"><span class="lineNum">   10215 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10216"><span class="lineNum">   10216 </span>            :     }</a>
<a name="10217"><span class="lineNum">   10217 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10218"><span class="lineNum">   10218 </span><span class="lineNoCov">          0 :   case AArch64_NOTv16i8:</span></a>
<a name="10219"><span class="lineNum">   10219 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 2 &amp;&amp;</span></a>
<a name="10220"><span class="lineNum">   10220 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10221"><span class="lineNum">   10221 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR128RegClassID, 0) &amp;&amp;</span></a>
<a name="10222"><span class="lineNum">   10222 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10223"><span class="lineNum">   10223 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR128RegClassID, 1)) {</span></a>
<a name="10224"><span class="lineNum">   10224 </span>            :       // (NOTv16i8 V128:$Vd, V128:$Vn)</a>
<a name="10225"><span class="lineNum">   10225 </span><span class="lineNoCov">          0 :       AsmString = &quot;mvn $\xFF\x01\x06.16b, $\xFF\x02\x06.16b&quot;;</span></a>
<a name="10226"><span class="lineNum">   10226 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10227"><span class="lineNum">   10227 </span>            :     }</a>
<a name="10228"><span class="lineNum">   10228 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10229"><span class="lineNum">   10229 </span><span class="lineNoCov">          0 :   case AArch64_NOTv8i8:</span></a>
<a name="10230"><span class="lineNum">   10230 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 2 &amp;&amp;</span></a>
<a name="10231"><span class="lineNum">   10231 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10232"><span class="lineNum">   10232 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="10233"><span class="lineNum">   10233 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10234"><span class="lineNum">   10234 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR64RegClassID, 1)) {</span></a>
<a name="10235"><span class="lineNum">   10235 </span>            :       // (NOTv8i8 V64:$Vd, V64:$Vn)</a>
<a name="10236"><span class="lineNum">   10236 </span><span class="lineNoCov">          0 :       AsmString = &quot;mvn $\xFF\x01\x06.8b, $\xFF\x02\x06.8b&quot;;</span></a>
<a name="10237"><span class="lineNum">   10237 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10238"><span class="lineNum">   10238 </span>            :     }</a>
<a name="10239"><span class="lineNum">   10239 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10240"><span class="lineNum">   10240 </span><span class="lineNoCov">          0 :   case AArch64_ORNWrs:</span></a>
<a name="10241"><span class="lineNum">   10241 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="10242"><span class="lineNum">   10242 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10243"><span class="lineNum">   10243 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="10244"><span class="lineNum">   10244 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 1)) == AArch64_WZR &amp;&amp;</span></a>
<a name="10245"><span class="lineNum">   10245 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="10246"><span class="lineNum">   10246 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 2) &amp;&amp;</span></a>
<a name="10247"><span class="lineNum">   10247 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="10248"><span class="lineNum">   10248 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="10249"><span class="lineNum">   10249 </span>            :       // (ORNWrs GPR32:$Wd, WZR, GPR32:$Wm, 0)</a>
<a name="10250"><span class="lineNum">   10250 </span><span class="lineNoCov">          0 :       AsmString = &quot;mvn $\x01, $\x03&quot;;</span></a>
<a name="10251"><span class="lineNum">   10251 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10252"><span class="lineNum">   10252 </span>            :     }</a>
<a name="10253"><span class="lineNum">   10253 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="10254"><span class="lineNum">   10254 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10255"><span class="lineNum">   10255 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="10256"><span class="lineNum">   10256 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 1)) == AArch64_WZR &amp;&amp;</span></a>
<a name="10257"><span class="lineNum">   10257 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="10258"><span class="lineNum">   10258 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 2)) {</span></a>
<a name="10259"><span class="lineNum">   10259 </span>            :       // (ORNWrs GPR32:$Wd, WZR, GPR32:$Wm, logical_shift32:$sh)</a>
<a name="10260"><span class="lineNum">   10260 </span><span class="lineNoCov">          0 :       AsmString = &quot;mvn $\x01, $\x03$\xFF\x04\x02&quot;;</span></a>
<a name="10261"><span class="lineNum">   10261 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10262"><span class="lineNum">   10262 </span>            :     }</a>
<a name="10263"><span class="lineNum">   10263 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="10264"><span class="lineNum">   10264 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10265"><span class="lineNum">   10265 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="10266"><span class="lineNum">   10266 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10267"><span class="lineNum">   10267 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 1) &amp;&amp;</span></a>
<a name="10268"><span class="lineNum">   10268 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="10269"><span class="lineNum">   10269 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 2) &amp;&amp;</span></a>
<a name="10270"><span class="lineNum">   10270 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="10271"><span class="lineNum">   10271 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="10272"><span class="lineNum">   10272 </span>            :       // (ORNWrs GPR32:$dst, GPR32:$src1, GPR32:$src2, 0)</a>
<a name="10273"><span class="lineNum">   10273 </span><span class="lineNoCov">          0 :       AsmString = &quot;orn $\x01, $\x02, $\x03&quot;;</span></a>
<a name="10274"><span class="lineNum">   10274 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10275"><span class="lineNum">   10275 </span>            :     }</a>
<a name="10276"><span class="lineNum">   10276 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10277"><span class="lineNum">   10277 </span><span class="lineNoCov">          0 :   case AArch64_ORNXrs:</span></a>
<a name="10278"><span class="lineNum">   10278 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="10279"><span class="lineNum">   10279 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10280"><span class="lineNum">   10280 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="10281"><span class="lineNum">   10281 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 1)) == AArch64_XZR &amp;&amp;</span></a>
<a name="10282"><span class="lineNum">   10282 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="10283"><span class="lineNum">   10283 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2) &amp;&amp;</span></a>
<a name="10284"><span class="lineNum">   10284 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="10285"><span class="lineNum">   10285 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="10286"><span class="lineNum">   10286 </span>            :       // (ORNXrs GPR64:$Xd, XZR, GPR64:$Xm, 0)</a>
<a name="10287"><span class="lineNum">   10287 </span><span class="lineNoCov">          0 :       AsmString = &quot;mvn $\x01, $\x03&quot;;</span></a>
<a name="10288"><span class="lineNum">   10288 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10289"><span class="lineNum">   10289 </span>            :     }</a>
<a name="10290"><span class="lineNum">   10290 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="10291"><span class="lineNum">   10291 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10292"><span class="lineNum">   10292 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="10293"><span class="lineNum">   10293 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 1)) == AArch64_XZR &amp;&amp;</span></a>
<a name="10294"><span class="lineNum">   10294 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="10295"><span class="lineNum">   10295 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2)) {</span></a>
<a name="10296"><span class="lineNum">   10296 </span>            :       // (ORNXrs GPR64:$Xd, XZR, GPR64:$Xm, logical_shift64:$sh)</a>
<a name="10297"><span class="lineNum">   10297 </span><span class="lineNoCov">          0 :       AsmString = &quot;mvn $\x01, $\x03$\xFF\x04\x02&quot;;</span></a>
<a name="10298"><span class="lineNum">   10298 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10299"><span class="lineNum">   10299 </span>            :     }</a>
<a name="10300"><span class="lineNum">   10300 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="10301"><span class="lineNum">   10301 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10302"><span class="lineNum">   10302 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="10303"><span class="lineNum">   10303 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10304"><span class="lineNum">   10304 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 1) &amp;&amp;</span></a>
<a name="10305"><span class="lineNum">   10305 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="10306"><span class="lineNum">   10306 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2) &amp;&amp;</span></a>
<a name="10307"><span class="lineNum">   10307 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="10308"><span class="lineNum">   10308 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="10309"><span class="lineNum">   10309 </span>            :       // (ORNXrs GPR64:$dst, GPR64:$src1, GPR64:$src2, 0)</a>
<a name="10310"><span class="lineNum">   10310 </span><span class="lineNoCov">          0 :       AsmString = &quot;orn $\x01, $\x02, $\x03&quot;;</span></a>
<a name="10311"><span class="lineNum">   10311 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10312"><span class="lineNum">   10312 </span>            :     }</a>
<a name="10313"><span class="lineNum">   10313 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10314"><span class="lineNum">   10314 </span><span class="lineNoCov">          0 :   case AArch64_ORRWrs:</span></a>
<a name="10315"><span class="lineNum">   10315 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="10316"><span class="lineNum">   10316 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10317"><span class="lineNum">   10317 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="10318"><span class="lineNum">   10318 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 1)) == AArch64_WZR &amp;&amp;</span></a>
<a name="10319"><span class="lineNum">   10319 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="10320"><span class="lineNum">   10320 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 2) &amp;&amp;</span></a>
<a name="10321"><span class="lineNum">   10321 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="10322"><span class="lineNum">   10322 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="10323"><span class="lineNum">   10323 </span>            :       // (ORRWrs GPR32:$dst, WZR, GPR32:$src, 0)</a>
<a name="10324"><span class="lineNum">   10324 </span><span class="lineNoCov">          0 :       AsmString = &quot;mov $\x01, $\x03&quot;;</span></a>
<a name="10325"><span class="lineNum">   10325 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10326"><span class="lineNum">   10326 </span>            :     }</a>
<a name="10327"><span class="lineNum">   10327 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="10328"><span class="lineNum">   10328 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10329"><span class="lineNum">   10329 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="10330"><span class="lineNum">   10330 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10331"><span class="lineNum">   10331 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 1) &amp;&amp;</span></a>
<a name="10332"><span class="lineNum">   10332 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="10333"><span class="lineNum">   10333 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 2) &amp;&amp;</span></a>
<a name="10334"><span class="lineNum">   10334 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="10335"><span class="lineNum">   10335 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="10336"><span class="lineNum">   10336 </span>            :       // (ORRWrs GPR32:$dst, GPR32:$src1, GPR32:$src2, 0)</a>
<a name="10337"><span class="lineNum">   10337 </span><span class="lineNoCov">          0 :       AsmString = &quot;orr $\x01, $\x02, $\x03&quot;;</span></a>
<a name="10338"><span class="lineNum">   10338 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10339"><span class="lineNum">   10339 </span>            :     }</a>
<a name="10340"><span class="lineNum">   10340 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10341"><span class="lineNum">   10341 </span><span class="lineNoCov">          0 :   case AArch64_ORRXrs:</span></a>
<a name="10342"><span class="lineNum">   10342 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="10343"><span class="lineNum">   10343 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10344"><span class="lineNum">   10344 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="10345"><span class="lineNum">   10345 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 1)) == AArch64_XZR &amp;&amp;</span></a>
<a name="10346"><span class="lineNum">   10346 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="10347"><span class="lineNum">   10347 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2) &amp;&amp;</span></a>
<a name="10348"><span class="lineNum">   10348 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="10349"><span class="lineNum">   10349 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="10350"><span class="lineNum">   10350 </span>            :       // (ORRXrs GPR64:$dst, XZR, GPR64:$src, 0)</a>
<a name="10351"><span class="lineNum">   10351 </span><span class="lineNoCov">          0 :       AsmString = &quot;mov $\x01, $\x03&quot;;</span></a>
<a name="10352"><span class="lineNum">   10352 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10353"><span class="lineNum">   10353 </span>            :     }</a>
<a name="10354"><span class="lineNum">   10354 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="10355"><span class="lineNum">   10355 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10356"><span class="lineNum">   10356 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="10357"><span class="lineNum">   10357 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10358"><span class="lineNum">   10358 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 1) &amp;&amp;</span></a>
<a name="10359"><span class="lineNum">   10359 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="10360"><span class="lineNum">   10360 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2) &amp;&amp;</span></a>
<a name="10361"><span class="lineNum">   10361 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="10362"><span class="lineNum">   10362 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="10363"><span class="lineNum">   10363 </span>            :       // (ORRXrs GPR64:$dst, GPR64:$src1, GPR64:$src2, 0)</a>
<a name="10364"><span class="lineNum">   10364 </span><span class="lineNoCov">          0 :       AsmString = &quot;orr $\x01, $\x02, $\x03&quot;;</span></a>
<a name="10365"><span class="lineNum">   10365 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10366"><span class="lineNum">   10366 </span>            :     }</a>
<a name="10367"><span class="lineNum">   10367 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10368"><span class="lineNum">   10368 </span><span class="lineNoCov">          0 :   case AArch64_ORRv16i8:</span></a>
<a name="10369"><span class="lineNum">   10369 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="10370"><span class="lineNum">   10370 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10371"><span class="lineNum">   10371 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR128RegClassID, 0) &amp;&amp;</span></a>
<a name="10372"><span class="lineNum">   10372 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10373"><span class="lineNum">   10373 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR128RegClassID, 1) &amp;&amp;</span></a>
<a name="10374"><span class="lineNum">   10374 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="10375"><span class="lineNum">   10375 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == MCOperand_getReg(MCInst_getOperand(MI, 1))) {</span></a>
<a name="10376"><span class="lineNum">   10376 </span>            :       // (ORRv16i8 V128:$dst, V128:$src, V128:$src)</a>
<a name="10377"><span class="lineNum">   10377 </span><span class="lineNoCov">          0 :       AsmString = &quot;mov     $\xFF\x01\x06.16b, $\xFF\x02\x06.16b&quot;;</span></a>
<a name="10378"><span class="lineNum">   10378 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10379"><span class="lineNum">   10379 </span>            :     }</a>
<a name="10380"><span class="lineNum">   10380 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10381"><span class="lineNum">   10381 </span><span class="lineNoCov">          0 :   case AArch64_ORRv2i32:</span></a>
<a name="10382"><span class="lineNum">   10382 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="10383"><span class="lineNum">   10383 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10384"><span class="lineNum">   10384 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="10385"><span class="lineNum">   10385 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="10386"><span class="lineNum">   10386 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="10387"><span class="lineNum">   10387 </span>            :       // (ORRv2i32 V64:$Vd, imm0_255:$imm, 0)</a>
<a name="10388"><span class="lineNum">   10388 </span><span class="lineNoCov">          0 :       AsmString = &quot;orr $\xFF\x01\x06.2s, $\xFF\x02\x07&quot;;</span></a>
<a name="10389"><span class="lineNum">   10389 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10390"><span class="lineNum">   10390 </span>            :     }</a>
<a name="10391"><span class="lineNum">   10391 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10392"><span class="lineNum">   10392 </span><span class="lineNoCov">          0 :   case AArch64_ORRv4i16:</span></a>
<a name="10393"><span class="lineNum">   10393 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="10394"><span class="lineNum">   10394 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10395"><span class="lineNum">   10395 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="10396"><span class="lineNum">   10396 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="10397"><span class="lineNum">   10397 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="10398"><span class="lineNum">   10398 </span>            :       // (ORRv4i16 V64:$Vd, imm0_255:$imm, 0)</a>
<a name="10399"><span class="lineNum">   10399 </span><span class="lineNoCov">          0 :       AsmString = &quot;orr $\xFF\x01\x06.4h, $\xFF\x02\x07&quot;;</span></a>
<a name="10400"><span class="lineNum">   10400 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10401"><span class="lineNum">   10401 </span>            :     }</a>
<a name="10402"><span class="lineNum">   10402 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10403"><span class="lineNum">   10403 </span><span class="lineNoCov">          0 :   case AArch64_ORRv4i32:</span></a>
<a name="10404"><span class="lineNum">   10404 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="10405"><span class="lineNum">   10405 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10406"><span class="lineNum">   10406 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR128RegClassID, 0) &amp;&amp;</span></a>
<a name="10407"><span class="lineNum">   10407 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="10408"><span class="lineNum">   10408 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="10409"><span class="lineNum">   10409 </span>            :       // (ORRv4i32 V128:$Vd, imm0_255:$imm, 0)</a>
<a name="10410"><span class="lineNum">   10410 </span><span class="lineNoCov">          0 :       AsmString = &quot;orr $\xFF\x01\x06.4s, $\xFF\x02\x07&quot;;</span></a>
<a name="10411"><span class="lineNum">   10411 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10412"><span class="lineNum">   10412 </span>            :     }</a>
<a name="10413"><span class="lineNum">   10413 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10414"><span class="lineNum">   10414 </span><span class="lineNoCov">          0 :   case AArch64_ORRv8i16:</span></a>
<a name="10415"><span class="lineNum">   10415 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="10416"><span class="lineNum">   10416 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10417"><span class="lineNum">   10417 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR128RegClassID, 0) &amp;&amp;</span></a>
<a name="10418"><span class="lineNum">   10418 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="10419"><span class="lineNum">   10419 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="10420"><span class="lineNum">   10420 </span>            :       // (ORRv8i16 V128:$Vd, imm0_255:$imm, 0)</a>
<a name="10421"><span class="lineNum">   10421 </span><span class="lineNoCov">          0 :       AsmString = &quot;orr $\xFF\x01\x06.8h, $\xFF\x02\x07&quot;;</span></a>
<a name="10422"><span class="lineNum">   10422 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10423"><span class="lineNum">   10423 </span>            :     }</a>
<a name="10424"><span class="lineNum">   10424 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10425"><span class="lineNum">   10425 </span><span class="lineNoCov">          0 :   case AArch64_ORRv8i8:</span></a>
<a name="10426"><span class="lineNum">   10426 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="10427"><span class="lineNum">   10427 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10428"><span class="lineNum">   10428 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="10429"><span class="lineNum">   10429 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10430"><span class="lineNum">   10430 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR64RegClassID, 1) &amp;&amp;</span></a>
<a name="10431"><span class="lineNum">   10431 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="10432"><span class="lineNum">   10432 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == MCOperand_getReg(MCInst_getOperand(MI, 1))) {</span></a>
<a name="10433"><span class="lineNum">   10433 </span>            :       // (ORRv8i8 V64:$dst, V64:$src, V64:$src)</a>
<a name="10434"><span class="lineNum">   10434 </span><span class="lineNoCov">          0 :       AsmString = &quot;mov     $\xFF\x01\x06.8b, $\xFF\x02\x06.8b&quot;;</span></a>
<a name="10435"><span class="lineNum">   10435 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10436"><span class="lineNum">   10436 </span>            :     }</a>
<a name="10437"><span class="lineNum">   10437 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10438"><span class="lineNum">   10438 </span><span class="lineNoCov">          0 :   case AArch64_PRFMroX:</span></a>
<a name="10439"><span class="lineNum">   10439 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 5 &amp;&amp;</span></a>
<a name="10440"><span class="lineNum">   10440 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10441"><span class="lineNum">   10441 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="10442"><span class="lineNum">   10442 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="10443"><span class="lineNum">   10443 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2) &amp;&amp;</span></a>
<a name="10444"><span class="lineNum">   10444 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="10445"><span class="lineNum">   10445 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0 &amp;&amp;</span></a>
<a name="10446"><span class="lineNum">   10446 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 4)) &amp;&amp;</span></a>
<a name="10447"><span class="lineNum">   10447 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 4)) == 0) {</span></a>
<a name="10448"><span class="lineNum">   10448 </span>            :       // (PRFMroX prfop:$Rt, GPR64sp:$Rn, GPR64:$Rm, 0, 0)</a>
<a name="10449"><span class="lineNum">   10449 </span><span class="lineNoCov">          0 :       AsmString = &quot;prfm $\xFF\x01\x16, [$\x02, $\x03]&quot;;</span></a>
<a name="10450"><span class="lineNum">   10450 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10451"><span class="lineNum">   10451 </span>            :     }</a>
<a name="10452"><span class="lineNum">   10452 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10453"><span class="lineNum">   10453 </span><span class="lineNoCov">          0 :   case AArch64_PRFMui:</span></a>
<a name="10454"><span class="lineNum">   10454 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="10455"><span class="lineNum">   10455 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10456"><span class="lineNum">   10456 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="10457"><span class="lineNum">   10457 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="10458"><span class="lineNum">   10458 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="10459"><span class="lineNum">   10459 </span>            :       // (PRFMui prfop:$Rt, GPR64sp:$Rn, 0)</a>
<a name="10460"><span class="lineNum">   10460 </span><span class="lineNoCov">          0 :       AsmString = &quot;prfm $\xFF\x01\x16, [$\x02]&quot;;</span></a>
<a name="10461"><span class="lineNum">   10461 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10462"><span class="lineNum">   10462 </span>            :     }</a>
<a name="10463"><span class="lineNum">   10463 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10464"><span class="lineNum">   10464 </span><span class="lineNoCov">          0 :   case AArch64_PRFUMi:</span></a>
<a name="10465"><span class="lineNum">   10465 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="10466"><span class="lineNum">   10466 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10467"><span class="lineNum">   10467 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="10468"><span class="lineNum">   10468 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="10469"><span class="lineNum">   10469 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="10470"><span class="lineNum">   10470 </span>            :       // (PRFUMi prfop:$Rt, GPR64sp:$Rn, 0)</a>
<a name="10471"><span class="lineNum">   10471 </span><span class="lineNoCov">          0 :       AsmString = &quot;prfum $\xFF\x01\x16, [$\x02]&quot;;</span></a>
<a name="10472"><span class="lineNum">   10472 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10473"><span class="lineNum">   10473 </span>            :     }</a>
<a name="10474"><span class="lineNum">   10474 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10475"><span class="lineNum">   10475 </span><span class="lineNoCov">          0 :   case AArch64_RET:</span></a>
<a name="10476"><span class="lineNum">   10476 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 1 &amp;&amp;</span></a>
<a name="10477"><span class="lineNum">   10477 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 0)) == AArch64_LR) {</span></a>
<a name="10478"><span class="lineNum">   10478 </span>            :       // (RET LR)</a>
<a name="10479"><span class="lineNum">   10479 </span><span class="lineNoCov">          0 :       AsmString = &quot;ret&quot;;</span></a>
<a name="10480"><span class="lineNum">   10480 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10481"><span class="lineNum">   10481 </span>            :     }</a>
<a name="10482"><span class="lineNum">   10482 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10483"><span class="lineNum">   10483 </span><span class="lineNoCov">          0 :   case AArch64_SBCSWr:</span></a>
<a name="10484"><span class="lineNum">   10484 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="10485"><span class="lineNum">   10485 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10486"><span class="lineNum">   10486 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="10487"><span class="lineNum">   10487 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 1)) == AArch64_WZR &amp;&amp;</span></a>
<a name="10488"><span class="lineNum">   10488 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="10489"><span class="lineNum">   10489 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 2)) {</span></a>
<a name="10490"><span class="lineNum">   10490 </span>            :       // (SBCSWr GPR32:$dst, WZR, GPR32:$src)</a>
<a name="10491"><span class="lineNum">   10491 </span><span class="lineNoCov">          0 :       AsmString = &quot;ngcs $\x01, $\x03&quot;;</span></a>
<a name="10492"><span class="lineNum">   10492 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10493"><span class="lineNum">   10493 </span>            :     }</a>
<a name="10494"><span class="lineNum">   10494 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10495"><span class="lineNum">   10495 </span><span class="lineNoCov">          0 :   case AArch64_SBCSXr:</span></a>
<a name="10496"><span class="lineNum">   10496 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="10497"><span class="lineNum">   10497 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10498"><span class="lineNum">   10498 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="10499"><span class="lineNum">   10499 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 1)) == AArch64_XZR &amp;&amp;</span></a>
<a name="10500"><span class="lineNum">   10500 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="10501"><span class="lineNum">   10501 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2)) {</span></a>
<a name="10502"><span class="lineNum">   10502 </span>            :       // (SBCSXr GPR64:$dst, XZR, GPR64:$src)</a>
<a name="10503"><span class="lineNum">   10503 </span><span class="lineNoCov">          0 :       AsmString = &quot;ngcs $\x01, $\x03&quot;;</span></a>
<a name="10504"><span class="lineNum">   10504 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10505"><span class="lineNum">   10505 </span>            :     }</a>
<a name="10506"><span class="lineNum">   10506 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10507"><span class="lineNum">   10507 </span><span class="lineNoCov">          0 :   case AArch64_SBCWr:</span></a>
<a name="10508"><span class="lineNum">   10508 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="10509"><span class="lineNum">   10509 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10510"><span class="lineNum">   10510 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="10511"><span class="lineNum">   10511 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 1)) == AArch64_WZR &amp;&amp;</span></a>
<a name="10512"><span class="lineNum">   10512 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="10513"><span class="lineNum">   10513 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 2)) {</span></a>
<a name="10514"><span class="lineNum">   10514 </span>            :       // (SBCWr GPR32:$dst, WZR, GPR32:$src)</a>
<a name="10515"><span class="lineNum">   10515 </span><span class="lineNoCov">          0 :       AsmString = &quot;ngc $\x01, $\x03&quot;;</span></a>
<a name="10516"><span class="lineNum">   10516 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10517"><span class="lineNum">   10517 </span>            :     }</a>
<a name="10518"><span class="lineNum">   10518 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10519"><span class="lineNum">   10519 </span><span class="lineNoCov">          0 :   case AArch64_SBCXr:</span></a>
<a name="10520"><span class="lineNum">   10520 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="10521"><span class="lineNum">   10521 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10522"><span class="lineNum">   10522 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="10523"><span class="lineNum">   10523 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 1)) == AArch64_XZR &amp;&amp;</span></a>
<a name="10524"><span class="lineNum">   10524 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="10525"><span class="lineNum">   10525 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2)) {</span></a>
<a name="10526"><span class="lineNum">   10526 </span>            :       // (SBCXr GPR64:$dst, XZR, GPR64:$src)</a>
<a name="10527"><span class="lineNum">   10527 </span><span class="lineNoCov">          0 :       AsmString = &quot;ngc $\x01, $\x03&quot;;</span></a>
<a name="10528"><span class="lineNum">   10528 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10529"><span class="lineNum">   10529 </span>            :     }</a>
<a name="10530"><span class="lineNum">   10530 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10531"><span class="lineNum">   10531 </span><span class="lineNoCov">          0 :   case AArch64_SBFMWri:</span></a>
<a name="10532"><span class="lineNum">   10532 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="10533"><span class="lineNum">   10533 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10534"><span class="lineNum">   10534 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="10535"><span class="lineNum">   10535 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10536"><span class="lineNum">   10536 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 1) &amp;&amp;</span></a>
<a name="10537"><span class="lineNum">   10537 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="10538"><span class="lineNum">   10538 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 31) {</span></a>
<a name="10539"><span class="lineNum">   10539 </span>            :       // (SBFMWri GPR32:$dst, GPR32:$src, imm0_31:$shift, 31)</a>
<a name="10540"><span class="lineNum">   10540 </span><span class="lineNoCov">          0 :       AsmString = &quot;asr $\x01, $\x02, $\x03&quot;;</span></a>
<a name="10541"><span class="lineNum">   10541 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10542"><span class="lineNum">   10542 </span>            :     }</a>
<a name="10543"><span class="lineNum">   10543 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="10544"><span class="lineNum">   10544 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10545"><span class="lineNum">   10545 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="10546"><span class="lineNum">   10546 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10547"><span class="lineNum">   10547 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 1) &amp;&amp;</span></a>
<a name="10548"><span class="lineNum">   10548 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="10549"><span class="lineNum">   10549 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0 &amp;&amp;</span></a>
<a name="10550"><span class="lineNum">   10550 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="10551"><span class="lineNum">   10551 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 7) {</span></a>
<a name="10552"><span class="lineNum">   10552 </span>            :       // (SBFMWri GPR32:$dst, GPR32:$src, 0, 7)</a>
<a name="10553"><span class="lineNum">   10553 </span><span class="lineNoCov">          0 :       AsmString = &quot;sxtb $\x01, $\x02&quot;;</span></a>
<a name="10554"><span class="lineNum">   10554 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10555"><span class="lineNum">   10555 </span>            :     }</a>
<a name="10556"><span class="lineNum">   10556 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="10557"><span class="lineNum">   10557 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10558"><span class="lineNum">   10558 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="10559"><span class="lineNum">   10559 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10560"><span class="lineNum">   10560 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 1) &amp;&amp;</span></a>
<a name="10561"><span class="lineNum">   10561 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="10562"><span class="lineNum">   10562 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0 &amp;&amp;</span></a>
<a name="10563"><span class="lineNum">   10563 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="10564"><span class="lineNum">   10564 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 15) {</span></a>
<a name="10565"><span class="lineNum">   10565 </span>            :       // (SBFMWri GPR32:$dst, GPR32:$src, 0, 15)</a>
<a name="10566"><span class="lineNum">   10566 </span><span class="lineNoCov">          0 :       AsmString = &quot;sxth $\x01, $\x02&quot;;</span></a>
<a name="10567"><span class="lineNum">   10567 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10568"><span class="lineNum">   10568 </span>            :     }</a>
<a name="10569"><span class="lineNum">   10569 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10570"><span class="lineNum">   10570 </span><span class="lineNoCov">          0 :   case AArch64_SBFMXri:</span></a>
<a name="10571"><span class="lineNum">   10571 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="10572"><span class="lineNum">   10572 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10573"><span class="lineNum">   10573 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="10574"><span class="lineNum">   10574 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10575"><span class="lineNum">   10575 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 1) &amp;&amp;</span></a>
<a name="10576"><span class="lineNum">   10576 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="10577"><span class="lineNum">   10577 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 63) {</span></a>
<a name="10578"><span class="lineNum">   10578 </span>            :       // (SBFMXri GPR64:$dst, GPR64:$src, imm0_63:$shift, 63)</a>
<a name="10579"><span class="lineNum">   10579 </span><span class="lineNoCov">          0 :       AsmString = &quot;asr $\x01, $\x02, $\x03&quot;;</span></a>
<a name="10580"><span class="lineNum">   10580 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10581"><span class="lineNum">   10581 </span>            :     }</a>
<a name="10582"><span class="lineNum">   10582 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="10583"><span class="lineNum">   10583 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10584"><span class="lineNum">   10584 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="10585"><span class="lineNum">   10585 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10586"><span class="lineNum">   10586 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 1) &amp;&amp;</span></a>
<a name="10587"><span class="lineNum">   10587 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="10588"><span class="lineNum">   10588 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0 &amp;&amp;</span></a>
<a name="10589"><span class="lineNum">   10589 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="10590"><span class="lineNum">   10590 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 7) {</span></a>
<a name="10591"><span class="lineNum">   10591 </span>            :       // (SBFMXri GPR64:$dst, GPR64:$src, 0, 7)</a>
<a name="10592"><span class="lineNum">   10592 </span><span class="lineNoCov">          0 :       AsmString = &quot;sxtb $\x01, $\x02&quot;;</span></a>
<a name="10593"><span class="lineNum">   10593 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10594"><span class="lineNum">   10594 </span>            :     }</a>
<a name="10595"><span class="lineNum">   10595 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="10596"><span class="lineNum">   10596 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10597"><span class="lineNum">   10597 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="10598"><span class="lineNum">   10598 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10599"><span class="lineNum">   10599 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 1) &amp;&amp;</span></a>
<a name="10600"><span class="lineNum">   10600 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="10601"><span class="lineNum">   10601 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0 &amp;&amp;</span></a>
<a name="10602"><span class="lineNum">   10602 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="10603"><span class="lineNum">   10603 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 15) {</span></a>
<a name="10604"><span class="lineNum">   10604 </span>            :       // (SBFMXri GPR64:$dst, GPR64:$src, 0, 15)</a>
<a name="10605"><span class="lineNum">   10605 </span><span class="lineNoCov">          0 :       AsmString = &quot;sxth $\x01, $\x02&quot;;</span></a>
<a name="10606"><span class="lineNum">   10606 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10607"><span class="lineNum">   10607 </span>            :     }</a>
<a name="10608"><span class="lineNum">   10608 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="10609"><span class="lineNum">   10609 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10610"><span class="lineNum">   10610 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="10611"><span class="lineNum">   10611 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10612"><span class="lineNum">   10612 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 1) &amp;&amp;</span></a>
<a name="10613"><span class="lineNum">   10613 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="10614"><span class="lineNum">   10614 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0 &amp;&amp;</span></a>
<a name="10615"><span class="lineNum">   10615 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="10616"><span class="lineNum">   10616 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 31) {</span></a>
<a name="10617"><span class="lineNum">   10617 </span>            :       // (SBFMXri GPR64:$dst, GPR64:$src, 0, 31)</a>
<a name="10618"><span class="lineNum">   10618 </span><span class="lineNoCov">          0 :       AsmString = &quot;sxtw $\x01, $\x02&quot;;</span></a>
<a name="10619"><span class="lineNum">   10619 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10620"><span class="lineNum">   10620 </span>            :     }</a>
<a name="10621"><span class="lineNum">   10621 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10622"><span class="lineNum">   10622 </span><span class="lineNoCov">          0 :   case AArch64_SMADDLrrr:</span></a>
<a name="10623"><span class="lineNum">   10623 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="10624"><span class="lineNum">   10624 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10625"><span class="lineNum">   10625 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="10626"><span class="lineNum">   10626 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10627"><span class="lineNum">   10627 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 1) &amp;&amp;</span></a>
<a name="10628"><span class="lineNum">   10628 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="10629"><span class="lineNum">   10629 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 2) &amp;&amp;</span></a>
<a name="10630"><span class="lineNum">   10630 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 3)) == AArch64_XZR) {</span></a>
<a name="10631"><span class="lineNum">   10631 </span>            :       // (SMADDLrrr GPR64:$dst, GPR32:$src1, GPR32:$src2, XZR)</a>
<a name="10632"><span class="lineNum">   10632 </span><span class="lineNoCov">          0 :       AsmString = &quot;smull $\x01, $\x02, $\x03&quot;;</span></a>
<a name="10633"><span class="lineNum">   10633 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10634"><span class="lineNum">   10634 </span>            :     }</a>
<a name="10635"><span class="lineNum">   10635 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10636"><span class="lineNum">   10636 </span><span class="lineNoCov">          0 :   case AArch64_SMSUBLrrr:</span></a>
<a name="10637"><span class="lineNum">   10637 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="10638"><span class="lineNum">   10638 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10639"><span class="lineNum">   10639 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="10640"><span class="lineNum">   10640 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10641"><span class="lineNum">   10641 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 1) &amp;&amp;</span></a>
<a name="10642"><span class="lineNum">   10642 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="10643"><span class="lineNum">   10643 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 2) &amp;&amp;</span></a>
<a name="10644"><span class="lineNum">   10644 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 3)) == AArch64_XZR) {</span></a>
<a name="10645"><span class="lineNum">   10645 </span>            :       // (SMSUBLrrr GPR64:$dst, GPR32:$src1, GPR32:$src2, XZR)</a>
<a name="10646"><span class="lineNum">   10646 </span><span class="lineNoCov">          0 :       AsmString = &quot;smnegl $\x01, $\x02, $\x03&quot;;</span></a>
<a name="10647"><span class="lineNum">   10647 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10648"><span class="lineNum">   10648 </span>            :     }</a>
<a name="10649"><span class="lineNum">   10649 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10650"><span class="lineNum">   10650 </span><span class="lineNoCov">          0 :   case AArch64_ST1Fourv16b_POST:</span></a>
<a name="10651"><span class="lineNum">   10651 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="10652"><span class="lineNum">   10652 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10653"><span class="lineNum">   10653 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="10654"><span class="lineNum">   10654 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10655"><span class="lineNum">   10655 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQQQRegClassID, 1) &amp;&amp;</span></a>
<a name="10656"><span class="lineNum">   10656 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="10657"><span class="lineNum">   10657 </span>            :       // (ST1Fourv16b_POST GPR64sp:$Rn, VecListFour16b:$Vt, XZR)</a>
<a name="10658"><span class="lineNum">   10658 </span><span class="lineNoCov">          0 :       AsmString = &quot;st1     $\xFF\x02\x0A, [$\x01], #64&quot;;</span></a>
<a name="10659"><span class="lineNum">   10659 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10660"><span class="lineNum">   10660 </span>            :     }</a>
<a name="10661"><span class="lineNum">   10661 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10662"><span class="lineNum">   10662 </span><span class="lineNoCov">          0 :   case AArch64_ST1Fourv1d_POST:</span></a>
<a name="10663"><span class="lineNum">   10663 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="10664"><span class="lineNum">   10664 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10665"><span class="lineNum">   10665 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="10666"><span class="lineNum">   10666 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10667"><span class="lineNum">   10667 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_DDDDRegClassID, 1) &amp;&amp;</span></a>
<a name="10668"><span class="lineNum">   10668 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="10669"><span class="lineNum">   10669 </span>            :       // (ST1Fourv1d_POST GPR64sp:$Rn, VecListFour1d:$Vt, XZR)</a>
<a name="10670"><span class="lineNum">   10670 </span><span class="lineNoCov">          0 :       AsmString = &quot;st1     $\xFF\x02\x0B, [$\x01], #32&quot;;</span></a>
<a name="10671"><span class="lineNum">   10671 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10672"><span class="lineNum">   10672 </span>            :     }</a>
<a name="10673"><span class="lineNum">   10673 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10674"><span class="lineNum">   10674 </span><span class="lineNoCov">          0 :   case AArch64_ST1Fourv2d_POST:</span></a>
<a name="10675"><span class="lineNum">   10675 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="10676"><span class="lineNum">   10676 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10677"><span class="lineNum">   10677 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="10678"><span class="lineNum">   10678 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10679"><span class="lineNum">   10679 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQQQRegClassID, 1) &amp;&amp;</span></a>
<a name="10680"><span class="lineNum">   10680 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="10681"><span class="lineNum">   10681 </span>            :       // (ST1Fourv2d_POST GPR64sp:$Rn, VecListFour2d:$Vt, XZR)</a>
<a name="10682"><span class="lineNum">   10682 </span><span class="lineNoCov">          0 :       AsmString = &quot;st1     $\xFF\x02\x0C, [$\x01], #64&quot;;</span></a>
<a name="10683"><span class="lineNum">   10683 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10684"><span class="lineNum">   10684 </span>            :     }</a>
<a name="10685"><span class="lineNum">   10685 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10686"><span class="lineNum">   10686 </span><span class="lineNoCov">          0 :   case AArch64_ST1Fourv2s_POST:</span></a>
<a name="10687"><span class="lineNum">   10687 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="10688"><span class="lineNum">   10688 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10689"><span class="lineNum">   10689 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="10690"><span class="lineNum">   10690 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10691"><span class="lineNum">   10691 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_DDDDRegClassID, 1) &amp;&amp;</span></a>
<a name="10692"><span class="lineNum">   10692 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="10693"><span class="lineNum">   10693 </span>            :       // (ST1Fourv2s_POST GPR64sp:$Rn, VecListFour2s:$Vt, XZR)</a>
<a name="10694"><span class="lineNum">   10694 </span><span class="lineNoCov">          0 :       AsmString = &quot;st1     $\xFF\x02\x0D, [$\x01], #32&quot;;</span></a>
<a name="10695"><span class="lineNum">   10695 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10696"><span class="lineNum">   10696 </span>            :     }</a>
<a name="10697"><span class="lineNum">   10697 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10698"><span class="lineNum">   10698 </span><span class="lineNoCov">          0 :   case AArch64_ST1Fourv4h_POST:</span></a>
<a name="10699"><span class="lineNum">   10699 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="10700"><span class="lineNum">   10700 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10701"><span class="lineNum">   10701 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="10702"><span class="lineNum">   10702 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10703"><span class="lineNum">   10703 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_DDDDRegClassID, 1) &amp;&amp;</span></a>
<a name="10704"><span class="lineNum">   10704 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="10705"><span class="lineNum">   10705 </span>            :       // (ST1Fourv4h_POST GPR64sp:$Rn, VecListFour4h:$Vt, XZR)</a>
<a name="10706"><span class="lineNum">   10706 </span><span class="lineNoCov">          0 :       AsmString = &quot;st1     $\xFF\x02\x0E, [$\x01], #32&quot;;</span></a>
<a name="10707"><span class="lineNum">   10707 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10708"><span class="lineNum">   10708 </span>            :     }</a>
<a name="10709"><span class="lineNum">   10709 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10710"><span class="lineNum">   10710 </span><span class="lineNoCov">          0 :   case AArch64_ST1Fourv4s_POST:</span></a>
<a name="10711"><span class="lineNum">   10711 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="10712"><span class="lineNum">   10712 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10713"><span class="lineNum">   10713 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="10714"><span class="lineNum">   10714 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10715"><span class="lineNum">   10715 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQQQRegClassID, 1) &amp;&amp;</span></a>
<a name="10716"><span class="lineNum">   10716 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="10717"><span class="lineNum">   10717 </span>            :       // (ST1Fourv4s_POST GPR64sp:$Rn, VecListFour4s:$Vt, XZR)</a>
<a name="10718"><span class="lineNum">   10718 </span><span class="lineNoCov">          0 :       AsmString = &quot;st1     $\xFF\x02\x0F, [$\x01], #64&quot;;</span></a>
<a name="10719"><span class="lineNum">   10719 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10720"><span class="lineNum">   10720 </span>            :     }</a>
<a name="10721"><span class="lineNum">   10721 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10722"><span class="lineNum">   10722 </span><span class="lineNoCov">          0 :   case AArch64_ST1Fourv8b_POST:</span></a>
<a name="10723"><span class="lineNum">   10723 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="10724"><span class="lineNum">   10724 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10725"><span class="lineNum">   10725 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="10726"><span class="lineNum">   10726 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10727"><span class="lineNum">   10727 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_DDDDRegClassID, 1) &amp;&amp;</span></a>
<a name="10728"><span class="lineNum">   10728 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="10729"><span class="lineNum">   10729 </span>            :       // (ST1Fourv8b_POST GPR64sp:$Rn, VecListFour8b:$Vt, XZR)</a>
<a name="10730"><span class="lineNum">   10730 </span><span class="lineNoCov">          0 :       AsmString = &quot;st1     $\xFF\x02\x10, [$\x01], #32&quot;;</span></a>
<a name="10731"><span class="lineNum">   10731 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10732"><span class="lineNum">   10732 </span>            :     }</a>
<a name="10733"><span class="lineNum">   10733 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10734"><span class="lineNum">   10734 </span><span class="lineNoCov">          0 :   case AArch64_ST1Fourv8h_POST:</span></a>
<a name="10735"><span class="lineNum">   10735 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="10736"><span class="lineNum">   10736 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10737"><span class="lineNum">   10737 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="10738"><span class="lineNum">   10738 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10739"><span class="lineNum">   10739 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQQQRegClassID, 1) &amp;&amp;</span></a>
<a name="10740"><span class="lineNum">   10740 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="10741"><span class="lineNum">   10741 </span>            :       // (ST1Fourv8h_POST GPR64sp:$Rn, VecListFour8h:$Vt, XZR)</a>
<a name="10742"><span class="lineNum">   10742 </span><span class="lineNoCov">          0 :       AsmString = &quot;st1     $\xFF\x02\x11, [$\x01], #64&quot;;</span></a>
<a name="10743"><span class="lineNum">   10743 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10744"><span class="lineNum">   10744 </span>            :     }</a>
<a name="10745"><span class="lineNum">   10745 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10746"><span class="lineNum">   10746 </span><span class="lineNoCov">          0 :   case AArch64_ST1Onev16b_POST:</span></a>
<a name="10747"><span class="lineNum">   10747 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="10748"><span class="lineNum">   10748 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10749"><span class="lineNum">   10749 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="10750"><span class="lineNum">   10750 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10751"><span class="lineNum">   10751 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR128RegClassID, 1) &amp;&amp;</span></a>
<a name="10752"><span class="lineNum">   10752 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="10753"><span class="lineNum">   10753 </span>            :       // (ST1Onev16b_POST GPR64sp:$Rn, VecListOne16b:$Vt, XZR)</a>
<a name="10754"><span class="lineNum">   10754 </span><span class="lineNoCov">          0 :       AsmString = &quot;st1     $\xFF\x02\x0A, [$\x01], #16&quot;;</span></a>
<a name="10755"><span class="lineNum">   10755 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10756"><span class="lineNum">   10756 </span>            :     }</a>
<a name="10757"><span class="lineNum">   10757 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10758"><span class="lineNum">   10758 </span><span class="lineNoCov">          0 :   case AArch64_ST1Onev1d_POST:</span></a>
<a name="10759"><span class="lineNum">   10759 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="10760"><span class="lineNum">   10760 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10761"><span class="lineNum">   10761 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="10762"><span class="lineNum">   10762 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10763"><span class="lineNum">   10763 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR64RegClassID, 1) &amp;&amp;</span></a>
<a name="10764"><span class="lineNum">   10764 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="10765"><span class="lineNum">   10765 </span>            :       // (ST1Onev1d_POST GPR64sp:$Rn, VecListOne1d:$Vt, XZR)</a>
<a name="10766"><span class="lineNum">   10766 </span><span class="lineNoCov">          0 :       AsmString = &quot;st1     $\xFF\x02\x0B, [$\x01], #8&quot;;</span></a>
<a name="10767"><span class="lineNum">   10767 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10768"><span class="lineNum">   10768 </span>            :     }</a>
<a name="10769"><span class="lineNum">   10769 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10770"><span class="lineNum">   10770 </span><span class="lineNoCov">          0 :   case AArch64_ST1Onev2d_POST:</span></a>
<a name="10771"><span class="lineNum">   10771 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="10772"><span class="lineNum">   10772 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10773"><span class="lineNum">   10773 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="10774"><span class="lineNum">   10774 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10775"><span class="lineNum">   10775 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR128RegClassID, 1) &amp;&amp;</span></a>
<a name="10776"><span class="lineNum">   10776 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="10777"><span class="lineNum">   10777 </span>            :       // (ST1Onev2d_POST GPR64sp:$Rn, VecListOne2d:$Vt, XZR)</a>
<a name="10778"><span class="lineNum">   10778 </span><span class="lineNoCov">          0 :       AsmString = &quot;st1     $\xFF\x02\x0C, [$\x01], #16&quot;;</span></a>
<a name="10779"><span class="lineNum">   10779 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10780"><span class="lineNum">   10780 </span>            :     }</a>
<a name="10781"><span class="lineNum">   10781 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10782"><span class="lineNum">   10782 </span><span class="lineNoCov">          0 :   case AArch64_ST1Onev2s_POST:</span></a>
<a name="10783"><span class="lineNum">   10783 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="10784"><span class="lineNum">   10784 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10785"><span class="lineNum">   10785 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="10786"><span class="lineNum">   10786 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10787"><span class="lineNum">   10787 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR64RegClassID, 1) &amp;&amp;</span></a>
<a name="10788"><span class="lineNum">   10788 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="10789"><span class="lineNum">   10789 </span>            :       // (ST1Onev2s_POST GPR64sp:$Rn, VecListOne2s:$Vt, XZR)</a>
<a name="10790"><span class="lineNum">   10790 </span><span class="lineNoCov">          0 :       AsmString = &quot;st1     $\xFF\x02\x0D, [$\x01], #8&quot;;</span></a>
<a name="10791"><span class="lineNum">   10791 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10792"><span class="lineNum">   10792 </span>            :     }</a>
<a name="10793"><span class="lineNum">   10793 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10794"><span class="lineNum">   10794 </span><span class="lineNoCov">          0 :   case AArch64_ST1Onev4h_POST:</span></a>
<a name="10795"><span class="lineNum">   10795 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="10796"><span class="lineNum">   10796 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10797"><span class="lineNum">   10797 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="10798"><span class="lineNum">   10798 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10799"><span class="lineNum">   10799 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR64RegClassID, 1) &amp;&amp;</span></a>
<a name="10800"><span class="lineNum">   10800 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="10801"><span class="lineNum">   10801 </span>            :       // (ST1Onev4h_POST GPR64sp:$Rn, VecListOne4h:$Vt, XZR)</a>
<a name="10802"><span class="lineNum">   10802 </span><span class="lineNoCov">          0 :       AsmString = &quot;st1     $\xFF\x02\x0E, [$\x01], #8&quot;;</span></a>
<a name="10803"><span class="lineNum">   10803 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10804"><span class="lineNum">   10804 </span>            :     }</a>
<a name="10805"><span class="lineNum">   10805 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10806"><span class="lineNum">   10806 </span><span class="lineNoCov">          0 :   case AArch64_ST1Onev4s_POST:</span></a>
<a name="10807"><span class="lineNum">   10807 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="10808"><span class="lineNum">   10808 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10809"><span class="lineNum">   10809 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="10810"><span class="lineNum">   10810 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10811"><span class="lineNum">   10811 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR128RegClassID, 1) &amp;&amp;</span></a>
<a name="10812"><span class="lineNum">   10812 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="10813"><span class="lineNum">   10813 </span>            :       // (ST1Onev4s_POST GPR64sp:$Rn, VecListOne4s:$Vt, XZR)</a>
<a name="10814"><span class="lineNum">   10814 </span><span class="lineNoCov">          0 :       AsmString = &quot;st1     $\xFF\x02\x0F, [$\x01], #16&quot;;</span></a>
<a name="10815"><span class="lineNum">   10815 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10816"><span class="lineNum">   10816 </span>            :     }</a>
<a name="10817"><span class="lineNum">   10817 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10818"><span class="lineNum">   10818 </span><span class="lineNoCov">          0 :   case AArch64_ST1Onev8b_POST:</span></a>
<a name="10819"><span class="lineNum">   10819 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="10820"><span class="lineNum">   10820 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10821"><span class="lineNum">   10821 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="10822"><span class="lineNum">   10822 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10823"><span class="lineNum">   10823 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR64RegClassID, 1) &amp;&amp;</span></a>
<a name="10824"><span class="lineNum">   10824 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="10825"><span class="lineNum">   10825 </span>            :       // (ST1Onev8b_POST GPR64sp:$Rn, VecListOne8b:$Vt, XZR)</a>
<a name="10826"><span class="lineNum">   10826 </span><span class="lineNoCov">          0 :       AsmString = &quot;st1     $\xFF\x02\x10, [$\x01], #8&quot;;</span></a>
<a name="10827"><span class="lineNum">   10827 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10828"><span class="lineNum">   10828 </span>            :     }</a>
<a name="10829"><span class="lineNum">   10829 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10830"><span class="lineNum">   10830 </span><span class="lineNoCov">          0 :   case AArch64_ST1Onev8h_POST:</span></a>
<a name="10831"><span class="lineNum">   10831 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="10832"><span class="lineNum">   10832 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10833"><span class="lineNum">   10833 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="10834"><span class="lineNum">   10834 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10835"><span class="lineNum">   10835 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR128RegClassID, 1) &amp;&amp;</span></a>
<a name="10836"><span class="lineNum">   10836 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="10837"><span class="lineNum">   10837 </span>            :       // (ST1Onev8h_POST GPR64sp:$Rn, VecListOne8h:$Vt, XZR)</a>
<a name="10838"><span class="lineNum">   10838 </span><span class="lineNoCov">          0 :       AsmString = &quot;st1     $\xFF\x02\x11, [$\x01], #16&quot;;</span></a>
<a name="10839"><span class="lineNum">   10839 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10840"><span class="lineNum">   10840 </span>            :     }</a>
<a name="10841"><span class="lineNum">   10841 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10842"><span class="lineNum">   10842 </span><span class="lineNoCov">          0 :   case AArch64_ST1Threev16b_POST:</span></a>
<a name="10843"><span class="lineNum">   10843 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="10844"><span class="lineNum">   10844 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10845"><span class="lineNum">   10845 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="10846"><span class="lineNum">   10846 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10847"><span class="lineNum">   10847 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQQRegClassID, 1) &amp;&amp;</span></a>
<a name="10848"><span class="lineNum">   10848 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="10849"><span class="lineNum">   10849 </span>            :       // (ST1Threev16b_POST GPR64sp:$Rn, VecListThree16b:$Vt, XZR)</a>
<a name="10850"><span class="lineNum">   10850 </span><span class="lineNoCov">          0 :       AsmString = &quot;st1     $\xFF\x02\x0A, [$\x01], #48&quot;;</span></a>
<a name="10851"><span class="lineNum">   10851 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10852"><span class="lineNum">   10852 </span>            :     }</a>
<a name="10853"><span class="lineNum">   10853 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10854"><span class="lineNum">   10854 </span><span class="lineNoCov">          0 :   case AArch64_ST1Threev1d_POST:</span></a>
<a name="10855"><span class="lineNum">   10855 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="10856"><span class="lineNum">   10856 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10857"><span class="lineNum">   10857 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="10858"><span class="lineNum">   10858 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10859"><span class="lineNum">   10859 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_DDDRegClassID, 1) &amp;&amp;</span></a>
<a name="10860"><span class="lineNum">   10860 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="10861"><span class="lineNum">   10861 </span>            :       // (ST1Threev1d_POST GPR64sp:$Rn, VecListThree1d:$Vt, XZR)</a>
<a name="10862"><span class="lineNum">   10862 </span><span class="lineNoCov">          0 :       AsmString = &quot;st1     $\xFF\x02\x0B, [$\x01], #24&quot;;</span></a>
<a name="10863"><span class="lineNum">   10863 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10864"><span class="lineNum">   10864 </span>            :     }</a>
<a name="10865"><span class="lineNum">   10865 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10866"><span class="lineNum">   10866 </span><span class="lineNoCov">          0 :   case AArch64_ST1Threev2d_POST:</span></a>
<a name="10867"><span class="lineNum">   10867 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="10868"><span class="lineNum">   10868 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10869"><span class="lineNum">   10869 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="10870"><span class="lineNum">   10870 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10871"><span class="lineNum">   10871 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQQRegClassID, 1) &amp;&amp;</span></a>
<a name="10872"><span class="lineNum">   10872 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="10873"><span class="lineNum">   10873 </span>            :       // (ST1Threev2d_POST GPR64sp:$Rn, VecListThree2d:$Vt, XZR)</a>
<a name="10874"><span class="lineNum">   10874 </span><span class="lineNoCov">          0 :       AsmString = &quot;st1     $\xFF\x02\x0C, [$\x01], #48&quot;;</span></a>
<a name="10875"><span class="lineNum">   10875 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10876"><span class="lineNum">   10876 </span>            :     }</a>
<a name="10877"><span class="lineNum">   10877 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10878"><span class="lineNum">   10878 </span><span class="lineNoCov">          0 :   case AArch64_ST1Threev2s_POST:</span></a>
<a name="10879"><span class="lineNum">   10879 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="10880"><span class="lineNum">   10880 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10881"><span class="lineNum">   10881 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="10882"><span class="lineNum">   10882 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10883"><span class="lineNum">   10883 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_DDDRegClassID, 1) &amp;&amp;</span></a>
<a name="10884"><span class="lineNum">   10884 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="10885"><span class="lineNum">   10885 </span>            :       // (ST1Threev2s_POST GPR64sp:$Rn, VecListThree2s:$Vt, XZR)</a>
<a name="10886"><span class="lineNum">   10886 </span><span class="lineNoCov">          0 :       AsmString = &quot;st1     $\xFF\x02\x0D, [$\x01], #24&quot;;</span></a>
<a name="10887"><span class="lineNum">   10887 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10888"><span class="lineNum">   10888 </span>            :     }</a>
<a name="10889"><span class="lineNum">   10889 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10890"><span class="lineNum">   10890 </span><span class="lineNoCov">          0 :   case AArch64_ST1Threev4h_POST:</span></a>
<a name="10891"><span class="lineNum">   10891 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="10892"><span class="lineNum">   10892 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10893"><span class="lineNum">   10893 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="10894"><span class="lineNum">   10894 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10895"><span class="lineNum">   10895 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_DDDRegClassID, 1) &amp;&amp;</span></a>
<a name="10896"><span class="lineNum">   10896 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="10897"><span class="lineNum">   10897 </span>            :       // (ST1Threev4h_POST GPR64sp:$Rn, VecListThree4h:$Vt, XZR)</a>
<a name="10898"><span class="lineNum">   10898 </span><span class="lineNoCov">          0 :       AsmString = &quot;st1     $\xFF\x02\x0E, [$\x01], #24&quot;;</span></a>
<a name="10899"><span class="lineNum">   10899 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10900"><span class="lineNum">   10900 </span>            :     }</a>
<a name="10901"><span class="lineNum">   10901 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10902"><span class="lineNum">   10902 </span><span class="lineNoCov">          0 :   case AArch64_ST1Threev4s_POST:</span></a>
<a name="10903"><span class="lineNum">   10903 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="10904"><span class="lineNum">   10904 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10905"><span class="lineNum">   10905 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="10906"><span class="lineNum">   10906 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10907"><span class="lineNum">   10907 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQQRegClassID, 1) &amp;&amp;</span></a>
<a name="10908"><span class="lineNum">   10908 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="10909"><span class="lineNum">   10909 </span>            :       // (ST1Threev4s_POST GPR64sp:$Rn, VecListThree4s:$Vt, XZR)</a>
<a name="10910"><span class="lineNum">   10910 </span><span class="lineNoCov">          0 :       AsmString = &quot;st1     $\xFF\x02\x0F, [$\x01], #48&quot;;</span></a>
<a name="10911"><span class="lineNum">   10911 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10912"><span class="lineNum">   10912 </span>            :     }</a>
<a name="10913"><span class="lineNum">   10913 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10914"><span class="lineNum">   10914 </span><span class="lineNoCov">          0 :   case AArch64_ST1Threev8b_POST:</span></a>
<a name="10915"><span class="lineNum">   10915 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="10916"><span class="lineNum">   10916 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10917"><span class="lineNum">   10917 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="10918"><span class="lineNum">   10918 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10919"><span class="lineNum">   10919 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_DDDRegClassID, 1) &amp;&amp;</span></a>
<a name="10920"><span class="lineNum">   10920 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="10921"><span class="lineNum">   10921 </span>            :       // (ST1Threev8b_POST GPR64sp:$Rn, VecListThree8b:$Vt, XZR)</a>
<a name="10922"><span class="lineNum">   10922 </span><span class="lineNoCov">          0 :       AsmString = &quot;st1     $\xFF\x02\x10, [$\x01], #24&quot;;</span></a>
<a name="10923"><span class="lineNum">   10923 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10924"><span class="lineNum">   10924 </span>            :     }</a>
<a name="10925"><span class="lineNum">   10925 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10926"><span class="lineNum">   10926 </span><span class="lineNoCov">          0 :   case AArch64_ST1Threev8h_POST:</span></a>
<a name="10927"><span class="lineNum">   10927 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="10928"><span class="lineNum">   10928 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10929"><span class="lineNum">   10929 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="10930"><span class="lineNum">   10930 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10931"><span class="lineNum">   10931 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQQRegClassID, 1) &amp;&amp;</span></a>
<a name="10932"><span class="lineNum">   10932 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="10933"><span class="lineNum">   10933 </span>            :       // (ST1Threev8h_POST GPR64sp:$Rn, VecListThree8h:$Vt, XZR)</a>
<a name="10934"><span class="lineNum">   10934 </span><span class="lineNoCov">          0 :       AsmString = &quot;st1     $\xFF\x02\x11, [$\x01], #48&quot;;</span></a>
<a name="10935"><span class="lineNum">   10935 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10936"><span class="lineNum">   10936 </span>            :     }</a>
<a name="10937"><span class="lineNum">   10937 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10938"><span class="lineNum">   10938 </span><span class="lineNoCov">          0 :   case AArch64_ST1Twov16b_POST:</span></a>
<a name="10939"><span class="lineNum">   10939 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="10940"><span class="lineNum">   10940 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10941"><span class="lineNum">   10941 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="10942"><span class="lineNum">   10942 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10943"><span class="lineNum">   10943 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQRegClassID, 1) &amp;&amp;</span></a>
<a name="10944"><span class="lineNum">   10944 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="10945"><span class="lineNum">   10945 </span>            :       // (ST1Twov16b_POST GPR64sp:$Rn, VecListTwo16b:$Vt, XZR)</a>
<a name="10946"><span class="lineNum">   10946 </span><span class="lineNoCov">          0 :       AsmString = &quot;st1     $\xFF\x02\x0A, [$\x01], #32&quot;;</span></a>
<a name="10947"><span class="lineNum">   10947 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10948"><span class="lineNum">   10948 </span>            :     }</a>
<a name="10949"><span class="lineNum">   10949 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10950"><span class="lineNum">   10950 </span><span class="lineNoCov">          0 :   case AArch64_ST1Twov1d_POST:</span></a>
<a name="10951"><span class="lineNum">   10951 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="10952"><span class="lineNum">   10952 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10953"><span class="lineNum">   10953 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="10954"><span class="lineNum">   10954 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10955"><span class="lineNum">   10955 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_DDRegClassID, 1) &amp;&amp;</span></a>
<a name="10956"><span class="lineNum">   10956 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="10957"><span class="lineNum">   10957 </span>            :       // (ST1Twov1d_POST GPR64sp:$Rn, VecListTwo1d:$Vt, XZR)</a>
<a name="10958"><span class="lineNum">   10958 </span><span class="lineNoCov">          0 :       AsmString = &quot;st1     $\xFF\x02\x0B, [$\x01], #16&quot;;</span></a>
<a name="10959"><span class="lineNum">   10959 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10960"><span class="lineNum">   10960 </span>            :     }</a>
<a name="10961"><span class="lineNum">   10961 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10962"><span class="lineNum">   10962 </span><span class="lineNoCov">          0 :   case AArch64_ST1Twov2d_POST:</span></a>
<a name="10963"><span class="lineNum">   10963 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="10964"><span class="lineNum">   10964 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10965"><span class="lineNum">   10965 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="10966"><span class="lineNum">   10966 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10967"><span class="lineNum">   10967 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQRegClassID, 1) &amp;&amp;</span></a>
<a name="10968"><span class="lineNum">   10968 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="10969"><span class="lineNum">   10969 </span>            :       // (ST1Twov2d_POST GPR64sp:$Rn, VecListTwo2d:$Vt, XZR)</a>
<a name="10970"><span class="lineNum">   10970 </span><span class="lineNoCov">          0 :       AsmString = &quot;st1     $\xFF\x02\x0C, [$\x01], #32&quot;;</span></a>
<a name="10971"><span class="lineNum">   10971 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10972"><span class="lineNum">   10972 </span>            :     }</a>
<a name="10973"><span class="lineNum">   10973 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10974"><span class="lineNum">   10974 </span><span class="lineNoCov">          0 :   case AArch64_ST1Twov2s_POST:</span></a>
<a name="10975"><span class="lineNum">   10975 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="10976"><span class="lineNum">   10976 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10977"><span class="lineNum">   10977 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="10978"><span class="lineNum">   10978 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10979"><span class="lineNum">   10979 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_DDRegClassID, 1) &amp;&amp;</span></a>
<a name="10980"><span class="lineNum">   10980 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="10981"><span class="lineNum">   10981 </span>            :       // (ST1Twov2s_POST GPR64sp:$Rn, VecListTwo2s:$Vt, XZR)</a>
<a name="10982"><span class="lineNum">   10982 </span><span class="lineNoCov">          0 :       AsmString = &quot;st1     $\xFF\x02\x0D, [$\x01], #16&quot;;</span></a>
<a name="10983"><span class="lineNum">   10983 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10984"><span class="lineNum">   10984 </span>            :     }</a>
<a name="10985"><span class="lineNum">   10985 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10986"><span class="lineNum">   10986 </span><span class="lineNoCov">          0 :   case AArch64_ST1Twov4h_POST:</span></a>
<a name="10987"><span class="lineNum">   10987 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="10988"><span class="lineNum">   10988 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="10989"><span class="lineNum">   10989 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="10990"><span class="lineNum">   10990 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="10991"><span class="lineNum">   10991 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_DDRegClassID, 1) &amp;&amp;</span></a>
<a name="10992"><span class="lineNum">   10992 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="10993"><span class="lineNum">   10993 </span>            :       // (ST1Twov4h_POST GPR64sp:$Rn, VecListTwo4h:$Vt, XZR)</a>
<a name="10994"><span class="lineNum">   10994 </span><span class="lineNoCov">          0 :       AsmString = &quot;st1     $\xFF\x02\x0E, [$\x01], #16&quot;;</span></a>
<a name="10995"><span class="lineNum">   10995 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="10996"><span class="lineNum">   10996 </span>            :     }</a>
<a name="10997"><span class="lineNum">   10997 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="10998"><span class="lineNum">   10998 </span><span class="lineNoCov">          0 :   case AArch64_ST1Twov4s_POST:</span></a>
<a name="10999"><span class="lineNum">   10999 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="11000"><span class="lineNum">   11000 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11001"><span class="lineNum">   11001 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="11002"><span class="lineNum">   11002 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11003"><span class="lineNum">   11003 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQRegClassID, 1) &amp;&amp;</span></a>
<a name="11004"><span class="lineNum">   11004 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="11005"><span class="lineNum">   11005 </span>            :       // (ST1Twov4s_POST GPR64sp:$Rn, VecListTwo4s:$Vt, XZR)</a>
<a name="11006"><span class="lineNum">   11006 </span><span class="lineNoCov">          0 :       AsmString = &quot;st1     $\xFF\x02\x0F, [$\x01], #32&quot;;</span></a>
<a name="11007"><span class="lineNum">   11007 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11008"><span class="lineNum">   11008 </span>            :     }</a>
<a name="11009"><span class="lineNum">   11009 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11010"><span class="lineNum">   11010 </span><span class="lineNoCov">          0 :   case AArch64_ST1Twov8b_POST:</span></a>
<a name="11011"><span class="lineNum">   11011 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="11012"><span class="lineNum">   11012 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11013"><span class="lineNum">   11013 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="11014"><span class="lineNum">   11014 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11015"><span class="lineNum">   11015 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_DDRegClassID, 1) &amp;&amp;</span></a>
<a name="11016"><span class="lineNum">   11016 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="11017"><span class="lineNum">   11017 </span>            :       // (ST1Twov8b_POST GPR64sp:$Rn, VecListTwo8b:$Vt, XZR)</a>
<a name="11018"><span class="lineNum">   11018 </span><span class="lineNoCov">          0 :       AsmString = &quot;st1     $\xFF\x02\x10, [$\x01], #16&quot;;</span></a>
<a name="11019"><span class="lineNum">   11019 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11020"><span class="lineNum">   11020 </span>            :     }</a>
<a name="11021"><span class="lineNum">   11021 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11022"><span class="lineNum">   11022 </span><span class="lineNoCov">          0 :   case AArch64_ST1Twov8h_POST:</span></a>
<a name="11023"><span class="lineNum">   11023 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="11024"><span class="lineNum">   11024 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11025"><span class="lineNum">   11025 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="11026"><span class="lineNum">   11026 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11027"><span class="lineNum">   11027 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQRegClassID, 1) &amp;&amp;</span></a>
<a name="11028"><span class="lineNum">   11028 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="11029"><span class="lineNum">   11029 </span>            :       // (ST1Twov8h_POST GPR64sp:$Rn, VecListTwo8h:$Vt, XZR)</a>
<a name="11030"><span class="lineNum">   11030 </span><span class="lineNoCov">          0 :       AsmString = &quot;st1     $\xFF\x02\x11, [$\x01], #32&quot;;</span></a>
<a name="11031"><span class="lineNum">   11031 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11032"><span class="lineNum">   11032 </span>            :     }</a>
<a name="11033"><span class="lineNum">   11033 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11034"><span class="lineNum">   11034 </span><span class="lineNoCov">          0 :   case AArch64_ST1i16_POST:</span></a>
<a name="11035"><span class="lineNum">   11035 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="11036"><span class="lineNum">   11036 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11037"><span class="lineNum">   11037 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="11038"><span class="lineNum">   11038 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11039"><span class="lineNum">   11039 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR128RegClassID, 1) &amp;&amp;</span></a>
<a name="11040"><span class="lineNum">   11040 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 3)) == AArch64_XZR) {</span></a>
<a name="11041"><span class="lineNum">   11041 </span>            :       // (ST1i16_POST GPR64sp:$Rn, VecListOneh:$Vt, VectorIndexH:$idx, XZR)</a>
<a name="11042"><span class="lineNum">   11042 </span><span class="lineNoCov">          0 :       AsmString = &quot;st1     $\xFF\x02\x12$\xFF\x03\x09, [$\x01], #2&quot;;</span></a>
<a name="11043"><span class="lineNum">   11043 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11044"><span class="lineNum">   11044 </span>            :     }</a>
<a name="11045"><span class="lineNum">   11045 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11046"><span class="lineNum">   11046 </span><span class="lineNoCov">          0 :   case AArch64_ST1i32_POST:</span></a>
<a name="11047"><span class="lineNum">   11047 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="11048"><span class="lineNum">   11048 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11049"><span class="lineNum">   11049 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="11050"><span class="lineNum">   11050 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11051"><span class="lineNum">   11051 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR128RegClassID, 1) &amp;&amp;</span></a>
<a name="11052"><span class="lineNum">   11052 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 3)) == AArch64_XZR) {</span></a>
<a name="11053"><span class="lineNum">   11053 </span>            :       // (ST1i32_POST GPR64sp:$Rn, VecListOnes:$Vt, VectorIndexS:$idx, XZR)</a>
<a name="11054"><span class="lineNum">   11054 </span><span class="lineNoCov">          0 :       AsmString = &quot;st1     $\xFF\x02\x13$\xFF\x03\x09, [$\x01], #4&quot;;</span></a>
<a name="11055"><span class="lineNum">   11055 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11056"><span class="lineNum">   11056 </span>            :     }</a>
<a name="11057"><span class="lineNum">   11057 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11058"><span class="lineNum">   11058 </span><span class="lineNoCov">          0 :   case AArch64_ST1i64_POST:</span></a>
<a name="11059"><span class="lineNum">   11059 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="11060"><span class="lineNum">   11060 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11061"><span class="lineNum">   11061 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="11062"><span class="lineNum">   11062 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11063"><span class="lineNum">   11063 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR128RegClassID, 1) &amp;&amp;</span></a>
<a name="11064"><span class="lineNum">   11064 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 3)) == AArch64_XZR) {</span></a>
<a name="11065"><span class="lineNum">   11065 </span>            :       // (ST1i64_POST GPR64sp:$Rn, VecListOned:$Vt, VectorIndexD:$idx, XZR)</a>
<a name="11066"><span class="lineNum">   11066 </span><span class="lineNoCov">          0 :       AsmString = &quot;st1     $\xFF\x02\x14$\xFF\x03\x09, [$\x01], #8&quot;;</span></a>
<a name="11067"><span class="lineNum">   11067 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11068"><span class="lineNum">   11068 </span>            :     }</a>
<a name="11069"><span class="lineNum">   11069 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11070"><span class="lineNum">   11070 </span><span class="lineNoCov">          0 :   case AArch64_ST1i8_POST:</span></a>
<a name="11071"><span class="lineNum">   11071 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="11072"><span class="lineNum">   11072 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11073"><span class="lineNum">   11073 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="11074"><span class="lineNum">   11074 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11075"><span class="lineNum">   11075 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR128RegClassID, 1) &amp;&amp;</span></a>
<a name="11076"><span class="lineNum">   11076 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 3)) == AArch64_XZR) {</span></a>
<a name="11077"><span class="lineNum">   11077 </span>            :       // (ST1i8_POST GPR64sp:$Rn, VecListOneb:$Vt, VectorIndexB:$idx, XZR)</a>
<a name="11078"><span class="lineNum">   11078 </span><span class="lineNoCov">          0 :       AsmString = &quot;st1     $\xFF\x02\x15$\xFF\x03\x09, [$\x01], #1&quot;;</span></a>
<a name="11079"><span class="lineNum">   11079 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11080"><span class="lineNum">   11080 </span>            :     }</a>
<a name="11081"><span class="lineNum">   11081 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11082"><span class="lineNum">   11082 </span><span class="lineNoCov">          0 :   case AArch64_ST2Twov16b_POST:</span></a>
<a name="11083"><span class="lineNum">   11083 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="11084"><span class="lineNum">   11084 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11085"><span class="lineNum">   11085 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="11086"><span class="lineNum">   11086 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11087"><span class="lineNum">   11087 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQRegClassID, 1) &amp;&amp;</span></a>
<a name="11088"><span class="lineNum">   11088 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="11089"><span class="lineNum">   11089 </span>            :       // (ST2Twov16b_POST GPR64sp:$Rn, VecListTwo16b:$Vt, XZR)</a>
<a name="11090"><span class="lineNum">   11090 </span><span class="lineNoCov">          0 :       AsmString = &quot;st2     $\xFF\x02\x0A, [$\x01], #32&quot;;</span></a>
<a name="11091"><span class="lineNum">   11091 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11092"><span class="lineNum">   11092 </span>            :     }</a>
<a name="11093"><span class="lineNum">   11093 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11094"><span class="lineNum">   11094 </span><span class="lineNoCov">          0 :   case AArch64_ST2Twov2d_POST:</span></a>
<a name="11095"><span class="lineNum">   11095 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="11096"><span class="lineNum">   11096 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11097"><span class="lineNum">   11097 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="11098"><span class="lineNum">   11098 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11099"><span class="lineNum">   11099 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQRegClassID, 1) &amp;&amp;</span></a>
<a name="11100"><span class="lineNum">   11100 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="11101"><span class="lineNum">   11101 </span>            :       // (ST2Twov2d_POST GPR64sp:$Rn, VecListTwo2d:$Vt, XZR)</a>
<a name="11102"><span class="lineNum">   11102 </span><span class="lineNoCov">          0 :       AsmString = &quot;st2     $\xFF\x02\x0C, [$\x01], #32&quot;;</span></a>
<a name="11103"><span class="lineNum">   11103 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11104"><span class="lineNum">   11104 </span>            :     }</a>
<a name="11105"><span class="lineNum">   11105 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11106"><span class="lineNum">   11106 </span><span class="lineNoCov">          0 :   case AArch64_ST2Twov2s_POST:</span></a>
<a name="11107"><span class="lineNum">   11107 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="11108"><span class="lineNum">   11108 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11109"><span class="lineNum">   11109 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="11110"><span class="lineNum">   11110 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11111"><span class="lineNum">   11111 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_DDRegClassID, 1) &amp;&amp;</span></a>
<a name="11112"><span class="lineNum">   11112 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="11113"><span class="lineNum">   11113 </span>            :       // (ST2Twov2s_POST GPR64sp:$Rn, VecListTwo2s:$Vt, XZR)</a>
<a name="11114"><span class="lineNum">   11114 </span><span class="lineNoCov">          0 :       AsmString = &quot;st2     $\xFF\x02\x0D, [$\x01], #16&quot;;</span></a>
<a name="11115"><span class="lineNum">   11115 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11116"><span class="lineNum">   11116 </span>            :     }</a>
<a name="11117"><span class="lineNum">   11117 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11118"><span class="lineNum">   11118 </span><span class="lineNoCov">          0 :   case AArch64_ST2Twov4h_POST:</span></a>
<a name="11119"><span class="lineNum">   11119 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="11120"><span class="lineNum">   11120 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11121"><span class="lineNum">   11121 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="11122"><span class="lineNum">   11122 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11123"><span class="lineNum">   11123 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_DDRegClassID, 1) &amp;&amp;</span></a>
<a name="11124"><span class="lineNum">   11124 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="11125"><span class="lineNum">   11125 </span>            :       // (ST2Twov4h_POST GPR64sp:$Rn, VecListTwo4h:$Vt, XZR)</a>
<a name="11126"><span class="lineNum">   11126 </span><span class="lineNoCov">          0 :       AsmString = &quot;st2     $\xFF\x02\x0E, [$\x01], #16&quot;;</span></a>
<a name="11127"><span class="lineNum">   11127 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11128"><span class="lineNum">   11128 </span>            :     }</a>
<a name="11129"><span class="lineNum">   11129 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11130"><span class="lineNum">   11130 </span><span class="lineNoCov">          0 :   case AArch64_ST2Twov4s_POST:</span></a>
<a name="11131"><span class="lineNum">   11131 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="11132"><span class="lineNum">   11132 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11133"><span class="lineNum">   11133 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="11134"><span class="lineNum">   11134 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11135"><span class="lineNum">   11135 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQRegClassID, 1) &amp;&amp;</span></a>
<a name="11136"><span class="lineNum">   11136 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="11137"><span class="lineNum">   11137 </span>            :       // (ST2Twov4s_POST GPR64sp:$Rn, VecListTwo4s:$Vt, XZR)</a>
<a name="11138"><span class="lineNum">   11138 </span><span class="lineNoCov">          0 :       AsmString = &quot;st2     $\xFF\x02\x0F, [$\x01], #32&quot;;</span></a>
<a name="11139"><span class="lineNum">   11139 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11140"><span class="lineNum">   11140 </span>            :     }</a>
<a name="11141"><span class="lineNum">   11141 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11142"><span class="lineNum">   11142 </span><span class="lineNoCov">          0 :   case AArch64_ST2Twov8b_POST:</span></a>
<a name="11143"><span class="lineNum">   11143 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="11144"><span class="lineNum">   11144 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11145"><span class="lineNum">   11145 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="11146"><span class="lineNum">   11146 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11147"><span class="lineNum">   11147 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_DDRegClassID, 1) &amp;&amp;</span></a>
<a name="11148"><span class="lineNum">   11148 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="11149"><span class="lineNum">   11149 </span>            :       // (ST2Twov8b_POST GPR64sp:$Rn, VecListTwo8b:$Vt, XZR)</a>
<a name="11150"><span class="lineNum">   11150 </span><span class="lineNoCov">          0 :       AsmString = &quot;st2     $\xFF\x02\x10, [$\x01], #16&quot;;</span></a>
<a name="11151"><span class="lineNum">   11151 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11152"><span class="lineNum">   11152 </span>            :     }</a>
<a name="11153"><span class="lineNum">   11153 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11154"><span class="lineNum">   11154 </span><span class="lineNoCov">          0 :   case AArch64_ST2Twov8h_POST:</span></a>
<a name="11155"><span class="lineNum">   11155 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="11156"><span class="lineNum">   11156 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11157"><span class="lineNum">   11157 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="11158"><span class="lineNum">   11158 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11159"><span class="lineNum">   11159 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQRegClassID, 1) &amp;&amp;</span></a>
<a name="11160"><span class="lineNum">   11160 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="11161"><span class="lineNum">   11161 </span>            :       // (ST2Twov8h_POST GPR64sp:$Rn, VecListTwo8h:$Vt, XZR)</a>
<a name="11162"><span class="lineNum">   11162 </span><span class="lineNoCov">          0 :       AsmString = &quot;st2     $\xFF\x02\x11, [$\x01], #32&quot;;</span></a>
<a name="11163"><span class="lineNum">   11163 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11164"><span class="lineNum">   11164 </span>            :     }</a>
<a name="11165"><span class="lineNum">   11165 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11166"><span class="lineNum">   11166 </span><span class="lineNoCov">          0 :   case AArch64_ST2i16_POST:</span></a>
<a name="11167"><span class="lineNum">   11167 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="11168"><span class="lineNum">   11168 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11169"><span class="lineNum">   11169 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="11170"><span class="lineNum">   11170 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11171"><span class="lineNum">   11171 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQRegClassID, 1) &amp;&amp;</span></a>
<a name="11172"><span class="lineNum">   11172 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 3)) == AArch64_XZR) {</span></a>
<a name="11173"><span class="lineNum">   11173 </span>            :       // (ST2i16_POST GPR64sp:$Rn, VecListTwoh:$Vt, VectorIndexH:$idx, XZR)</a>
<a name="11174"><span class="lineNum">   11174 </span><span class="lineNoCov">          0 :       AsmString = &quot;st2     $\xFF\x02\x12$\xFF\x03\x09, [$\x01], #4&quot;;</span></a>
<a name="11175"><span class="lineNum">   11175 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11176"><span class="lineNum">   11176 </span>            :     }</a>
<a name="11177"><span class="lineNum">   11177 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11178"><span class="lineNum">   11178 </span><span class="lineNoCov">          0 :   case AArch64_ST2i32_POST:</span></a>
<a name="11179"><span class="lineNum">   11179 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="11180"><span class="lineNum">   11180 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11181"><span class="lineNum">   11181 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="11182"><span class="lineNum">   11182 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11183"><span class="lineNum">   11183 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQRegClassID, 1) &amp;&amp;</span></a>
<a name="11184"><span class="lineNum">   11184 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 3)) == AArch64_XZR) {</span></a>
<a name="11185"><span class="lineNum">   11185 </span>            :       // (ST2i32_POST GPR64sp:$Rn, VecListTwos:$Vt, VectorIndexS:$idx, XZR)</a>
<a name="11186"><span class="lineNum">   11186 </span><span class="lineNoCov">          0 :       AsmString = &quot;st2     $\xFF\x02\x13$\xFF\x03\x09, [$\x01], #8&quot;;</span></a>
<a name="11187"><span class="lineNum">   11187 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11188"><span class="lineNum">   11188 </span>            :     }</a>
<a name="11189"><span class="lineNum">   11189 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11190"><span class="lineNum">   11190 </span><span class="lineNoCov">          0 :   case AArch64_ST2i64_POST:</span></a>
<a name="11191"><span class="lineNum">   11191 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="11192"><span class="lineNum">   11192 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11193"><span class="lineNum">   11193 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="11194"><span class="lineNum">   11194 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11195"><span class="lineNum">   11195 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQRegClassID, 1) &amp;&amp;</span></a>
<a name="11196"><span class="lineNum">   11196 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 3)) == AArch64_XZR) {</span></a>
<a name="11197"><span class="lineNum">   11197 </span>            :       // (ST2i64_POST GPR64sp:$Rn, VecListTwod:$Vt, VectorIndexD:$idx, XZR)</a>
<a name="11198"><span class="lineNum">   11198 </span><span class="lineNoCov">          0 :       AsmString = &quot;st2     $\xFF\x02\x14$\xFF\x03\x09, [$\x01], #16&quot;;</span></a>
<a name="11199"><span class="lineNum">   11199 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11200"><span class="lineNum">   11200 </span>            :     }</a>
<a name="11201"><span class="lineNum">   11201 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11202"><span class="lineNum">   11202 </span><span class="lineNoCov">          0 :   case AArch64_ST2i8_POST:</span></a>
<a name="11203"><span class="lineNum">   11203 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="11204"><span class="lineNum">   11204 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11205"><span class="lineNum">   11205 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="11206"><span class="lineNum">   11206 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11207"><span class="lineNum">   11207 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQRegClassID, 1) &amp;&amp;</span></a>
<a name="11208"><span class="lineNum">   11208 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 3)) == AArch64_XZR) {</span></a>
<a name="11209"><span class="lineNum">   11209 </span>            :       // (ST2i8_POST GPR64sp:$Rn, VecListTwob:$Vt, VectorIndexB:$idx, XZR)</a>
<a name="11210"><span class="lineNum">   11210 </span><span class="lineNoCov">          0 :       AsmString = &quot;st2     $\xFF\x02\x15$\xFF\x03\x09, [$\x01], #2&quot;;</span></a>
<a name="11211"><span class="lineNum">   11211 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11212"><span class="lineNum">   11212 </span>            :     }</a>
<a name="11213"><span class="lineNum">   11213 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11214"><span class="lineNum">   11214 </span><span class="lineNoCov">          0 :   case AArch64_ST3Threev16b_POST:</span></a>
<a name="11215"><span class="lineNum">   11215 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="11216"><span class="lineNum">   11216 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11217"><span class="lineNum">   11217 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="11218"><span class="lineNum">   11218 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11219"><span class="lineNum">   11219 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQQRegClassID, 1) &amp;&amp;</span></a>
<a name="11220"><span class="lineNum">   11220 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="11221"><span class="lineNum">   11221 </span>            :       // (ST3Threev16b_POST GPR64sp:$Rn, VecListThree16b:$Vt, XZR)</a>
<a name="11222"><span class="lineNum">   11222 </span><span class="lineNoCov">          0 :       AsmString = &quot;st3     $\xFF\x02\x0A, [$\x01], #48&quot;;</span></a>
<a name="11223"><span class="lineNum">   11223 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11224"><span class="lineNum">   11224 </span>            :     }</a>
<a name="11225"><span class="lineNum">   11225 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11226"><span class="lineNum">   11226 </span><span class="lineNoCov">          0 :   case AArch64_ST3Threev2d_POST:</span></a>
<a name="11227"><span class="lineNum">   11227 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="11228"><span class="lineNum">   11228 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11229"><span class="lineNum">   11229 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="11230"><span class="lineNum">   11230 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11231"><span class="lineNum">   11231 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQQRegClassID, 1) &amp;&amp;</span></a>
<a name="11232"><span class="lineNum">   11232 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="11233"><span class="lineNum">   11233 </span>            :       // (ST3Threev2d_POST GPR64sp:$Rn, VecListThree2d:$Vt, XZR)</a>
<a name="11234"><span class="lineNum">   11234 </span><span class="lineNoCov">          0 :       AsmString = &quot;st3     $\xFF\x02\x0C, [$\x01], #48&quot;;</span></a>
<a name="11235"><span class="lineNum">   11235 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11236"><span class="lineNum">   11236 </span>            :     }</a>
<a name="11237"><span class="lineNum">   11237 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11238"><span class="lineNum">   11238 </span><span class="lineNoCov">          0 :   case AArch64_ST3Threev2s_POST:</span></a>
<a name="11239"><span class="lineNum">   11239 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="11240"><span class="lineNum">   11240 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11241"><span class="lineNum">   11241 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="11242"><span class="lineNum">   11242 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11243"><span class="lineNum">   11243 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_DDDRegClassID, 1) &amp;&amp;</span></a>
<a name="11244"><span class="lineNum">   11244 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="11245"><span class="lineNum">   11245 </span>            :       // (ST3Threev2s_POST GPR64sp:$Rn, VecListThree2s:$Vt, XZR)</a>
<a name="11246"><span class="lineNum">   11246 </span><span class="lineNoCov">          0 :       AsmString = &quot;st3     $\xFF\x02\x0D, [$\x01], #24&quot;;</span></a>
<a name="11247"><span class="lineNum">   11247 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11248"><span class="lineNum">   11248 </span>            :     }</a>
<a name="11249"><span class="lineNum">   11249 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11250"><span class="lineNum">   11250 </span><span class="lineNoCov">          0 :   case AArch64_ST3Threev4h_POST:</span></a>
<a name="11251"><span class="lineNum">   11251 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="11252"><span class="lineNum">   11252 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11253"><span class="lineNum">   11253 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="11254"><span class="lineNum">   11254 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11255"><span class="lineNum">   11255 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_DDDRegClassID, 1) &amp;&amp;</span></a>
<a name="11256"><span class="lineNum">   11256 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="11257"><span class="lineNum">   11257 </span>            :       // (ST3Threev4h_POST GPR64sp:$Rn, VecListThree4h:$Vt, XZR)</a>
<a name="11258"><span class="lineNum">   11258 </span><span class="lineNoCov">          0 :       AsmString = &quot;st3     $\xFF\x02\x0E, [$\x01], #24&quot;;</span></a>
<a name="11259"><span class="lineNum">   11259 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11260"><span class="lineNum">   11260 </span>            :     }</a>
<a name="11261"><span class="lineNum">   11261 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11262"><span class="lineNum">   11262 </span><span class="lineNoCov">          0 :   case AArch64_ST3Threev4s_POST:</span></a>
<a name="11263"><span class="lineNum">   11263 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="11264"><span class="lineNum">   11264 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11265"><span class="lineNum">   11265 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="11266"><span class="lineNum">   11266 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11267"><span class="lineNum">   11267 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQQRegClassID, 1) &amp;&amp;</span></a>
<a name="11268"><span class="lineNum">   11268 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="11269"><span class="lineNum">   11269 </span>            :       // (ST3Threev4s_POST GPR64sp:$Rn, VecListThree4s:$Vt, XZR)</a>
<a name="11270"><span class="lineNum">   11270 </span><span class="lineNoCov">          0 :       AsmString = &quot;st3     $\xFF\x02\x0F, [$\x01], #48&quot;;</span></a>
<a name="11271"><span class="lineNum">   11271 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11272"><span class="lineNum">   11272 </span>            :     }</a>
<a name="11273"><span class="lineNum">   11273 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11274"><span class="lineNum">   11274 </span><span class="lineNoCov">          0 :   case AArch64_ST3Threev8b_POST:</span></a>
<a name="11275"><span class="lineNum">   11275 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="11276"><span class="lineNum">   11276 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11277"><span class="lineNum">   11277 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="11278"><span class="lineNum">   11278 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11279"><span class="lineNum">   11279 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_DDDRegClassID, 1) &amp;&amp;</span></a>
<a name="11280"><span class="lineNum">   11280 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="11281"><span class="lineNum">   11281 </span>            :       // (ST3Threev8b_POST GPR64sp:$Rn, VecListThree8b:$Vt, XZR)</a>
<a name="11282"><span class="lineNum">   11282 </span><span class="lineNoCov">          0 :       AsmString = &quot;st3     $\xFF\x02\x10, [$\x01], #24&quot;;</span></a>
<a name="11283"><span class="lineNum">   11283 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11284"><span class="lineNum">   11284 </span>            :     }</a>
<a name="11285"><span class="lineNum">   11285 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11286"><span class="lineNum">   11286 </span><span class="lineNoCov">          0 :   case AArch64_ST3Threev8h_POST:</span></a>
<a name="11287"><span class="lineNum">   11287 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="11288"><span class="lineNum">   11288 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11289"><span class="lineNum">   11289 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="11290"><span class="lineNum">   11290 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11291"><span class="lineNum">   11291 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQQRegClassID, 1) &amp;&amp;</span></a>
<a name="11292"><span class="lineNum">   11292 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="11293"><span class="lineNum">   11293 </span>            :       // (ST3Threev8h_POST GPR64sp:$Rn, VecListThree8h:$Vt, XZR)</a>
<a name="11294"><span class="lineNum">   11294 </span><span class="lineNoCov">          0 :       AsmString = &quot;st3     $\xFF\x02\x11, [$\x01], #48&quot;;</span></a>
<a name="11295"><span class="lineNum">   11295 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11296"><span class="lineNum">   11296 </span>            :     }</a>
<a name="11297"><span class="lineNum">   11297 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11298"><span class="lineNum">   11298 </span><span class="lineNoCov">          0 :   case AArch64_ST3i16_POST:</span></a>
<a name="11299"><span class="lineNum">   11299 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="11300"><span class="lineNum">   11300 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11301"><span class="lineNum">   11301 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="11302"><span class="lineNum">   11302 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11303"><span class="lineNum">   11303 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQQRegClassID, 1) &amp;&amp;</span></a>
<a name="11304"><span class="lineNum">   11304 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 3)) == AArch64_XZR) {</span></a>
<a name="11305"><span class="lineNum">   11305 </span>            :       // (ST3i16_POST GPR64sp:$Rn, VecListThreeh:$Vt, VectorIndexH:$idx, XZR)</a>
<a name="11306"><span class="lineNum">   11306 </span><span class="lineNoCov">          0 :       AsmString = &quot;st3     $\xFF\x02\x12$\xFF\x03\x09, [$\x01], #6&quot;;</span></a>
<a name="11307"><span class="lineNum">   11307 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11308"><span class="lineNum">   11308 </span>            :     }</a>
<a name="11309"><span class="lineNum">   11309 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11310"><span class="lineNum">   11310 </span><span class="lineNoCov">          0 :   case AArch64_ST3i32_POST:</span></a>
<a name="11311"><span class="lineNum">   11311 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="11312"><span class="lineNum">   11312 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11313"><span class="lineNum">   11313 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="11314"><span class="lineNum">   11314 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11315"><span class="lineNum">   11315 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQQRegClassID, 1) &amp;&amp;</span></a>
<a name="11316"><span class="lineNum">   11316 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 3)) == AArch64_XZR) {</span></a>
<a name="11317"><span class="lineNum">   11317 </span>            :       // (ST3i32_POST GPR64sp:$Rn, VecListThrees:$Vt, VectorIndexS:$idx, XZR)</a>
<a name="11318"><span class="lineNum">   11318 </span><span class="lineNoCov">          0 :       AsmString = &quot;st3     $\xFF\x02\x13$\xFF\x03\x09, [$\x01], #12&quot;;</span></a>
<a name="11319"><span class="lineNum">   11319 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11320"><span class="lineNum">   11320 </span>            :     }</a>
<a name="11321"><span class="lineNum">   11321 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11322"><span class="lineNum">   11322 </span><span class="lineNoCov">          0 :   case AArch64_ST3i64_POST:</span></a>
<a name="11323"><span class="lineNum">   11323 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="11324"><span class="lineNum">   11324 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11325"><span class="lineNum">   11325 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="11326"><span class="lineNum">   11326 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11327"><span class="lineNum">   11327 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQQRegClassID, 1) &amp;&amp;</span></a>
<a name="11328"><span class="lineNum">   11328 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 3)) == AArch64_XZR) {</span></a>
<a name="11329"><span class="lineNum">   11329 </span>            :       // (ST3i64_POST GPR64sp:$Rn, VecListThreed:$Vt, VectorIndexD:$idx, XZR)</a>
<a name="11330"><span class="lineNum">   11330 </span><span class="lineNoCov">          0 :       AsmString = &quot;st3     $\xFF\x02\x14$\xFF\x03\x09, [$\x01], #24&quot;;</span></a>
<a name="11331"><span class="lineNum">   11331 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11332"><span class="lineNum">   11332 </span>            :     }</a>
<a name="11333"><span class="lineNum">   11333 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11334"><span class="lineNum">   11334 </span><span class="lineNoCov">          0 :   case AArch64_ST3i8_POST:</span></a>
<a name="11335"><span class="lineNum">   11335 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="11336"><span class="lineNum">   11336 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11337"><span class="lineNum">   11337 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="11338"><span class="lineNum">   11338 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11339"><span class="lineNum">   11339 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQQRegClassID, 1) &amp;&amp;</span></a>
<a name="11340"><span class="lineNum">   11340 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 3)) == AArch64_XZR) {</span></a>
<a name="11341"><span class="lineNum">   11341 </span>            :       // (ST3i8_POST GPR64sp:$Rn, VecListThreeb:$Vt, VectorIndexB:$idx, XZR)</a>
<a name="11342"><span class="lineNum">   11342 </span><span class="lineNoCov">          0 :       AsmString = &quot;st3     $\xFF\x02\x15$\xFF\x03\x09, [$\x01], #3&quot;;</span></a>
<a name="11343"><span class="lineNum">   11343 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11344"><span class="lineNum">   11344 </span>            :     }</a>
<a name="11345"><span class="lineNum">   11345 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11346"><span class="lineNum">   11346 </span><span class="lineNoCov">          0 :   case AArch64_ST4Fourv16b_POST:</span></a>
<a name="11347"><span class="lineNum">   11347 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="11348"><span class="lineNum">   11348 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11349"><span class="lineNum">   11349 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="11350"><span class="lineNum">   11350 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11351"><span class="lineNum">   11351 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQQQRegClassID, 1) &amp;&amp;</span></a>
<a name="11352"><span class="lineNum">   11352 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="11353"><span class="lineNum">   11353 </span>            :       // (ST4Fourv16b_POST GPR64sp:$Rn, VecListFour16b:$Vt, XZR)</a>
<a name="11354"><span class="lineNum">   11354 </span><span class="lineNoCov">          0 :       AsmString = &quot;st4     $\xFF\x02\x0A, [$\x01], #64&quot;;</span></a>
<a name="11355"><span class="lineNum">   11355 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11356"><span class="lineNum">   11356 </span>            :     }</a>
<a name="11357"><span class="lineNum">   11357 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11358"><span class="lineNum">   11358 </span><span class="lineNoCov">          0 :   case AArch64_ST4Fourv2d_POST:</span></a>
<a name="11359"><span class="lineNum">   11359 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="11360"><span class="lineNum">   11360 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11361"><span class="lineNum">   11361 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="11362"><span class="lineNum">   11362 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11363"><span class="lineNum">   11363 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQQQRegClassID, 1) &amp;&amp;</span></a>
<a name="11364"><span class="lineNum">   11364 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="11365"><span class="lineNum">   11365 </span>            :       // (ST4Fourv2d_POST GPR64sp:$Rn, VecListFour2d:$Vt, XZR)</a>
<a name="11366"><span class="lineNum">   11366 </span><span class="lineNoCov">          0 :       AsmString = &quot;st4     $\xFF\x02\x0C, [$\x01], #64&quot;;</span></a>
<a name="11367"><span class="lineNum">   11367 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11368"><span class="lineNum">   11368 </span>            :     }</a>
<a name="11369"><span class="lineNum">   11369 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11370"><span class="lineNum">   11370 </span><span class="lineNoCov">          0 :   case AArch64_ST4Fourv2s_POST:</span></a>
<a name="11371"><span class="lineNum">   11371 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="11372"><span class="lineNum">   11372 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11373"><span class="lineNum">   11373 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="11374"><span class="lineNum">   11374 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11375"><span class="lineNum">   11375 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_DDDDRegClassID, 1) &amp;&amp;</span></a>
<a name="11376"><span class="lineNum">   11376 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="11377"><span class="lineNum">   11377 </span>            :       // (ST4Fourv2s_POST GPR64sp:$Rn, VecListFour2s:$Vt, XZR)</a>
<a name="11378"><span class="lineNum">   11378 </span><span class="lineNoCov">          0 :       AsmString = &quot;st4     $\xFF\x02\x0D, [$\x01], #32&quot;;</span></a>
<a name="11379"><span class="lineNum">   11379 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11380"><span class="lineNum">   11380 </span>            :     }</a>
<a name="11381"><span class="lineNum">   11381 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11382"><span class="lineNum">   11382 </span><span class="lineNoCov">          0 :   case AArch64_ST4Fourv4h_POST:</span></a>
<a name="11383"><span class="lineNum">   11383 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="11384"><span class="lineNum">   11384 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11385"><span class="lineNum">   11385 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="11386"><span class="lineNum">   11386 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11387"><span class="lineNum">   11387 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_DDDDRegClassID, 1) &amp;&amp;</span></a>
<a name="11388"><span class="lineNum">   11388 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="11389"><span class="lineNum">   11389 </span>            :       // (ST4Fourv4h_POST GPR64sp:$Rn, VecListFour4h:$Vt, XZR)</a>
<a name="11390"><span class="lineNum">   11390 </span><span class="lineNoCov">          0 :       AsmString = &quot;st4     $\xFF\x02\x0E, [$\x01], #32&quot;;</span></a>
<a name="11391"><span class="lineNum">   11391 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11392"><span class="lineNum">   11392 </span>            :     }</a>
<a name="11393"><span class="lineNum">   11393 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11394"><span class="lineNum">   11394 </span><span class="lineNoCov">          0 :   case AArch64_ST4Fourv4s_POST:</span></a>
<a name="11395"><span class="lineNum">   11395 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="11396"><span class="lineNum">   11396 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11397"><span class="lineNum">   11397 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="11398"><span class="lineNum">   11398 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11399"><span class="lineNum">   11399 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQQQRegClassID, 1) &amp;&amp;</span></a>
<a name="11400"><span class="lineNum">   11400 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="11401"><span class="lineNum">   11401 </span>            :       // (ST4Fourv4s_POST GPR64sp:$Rn, VecListFour4s:$Vt, XZR)</a>
<a name="11402"><span class="lineNum">   11402 </span><span class="lineNoCov">          0 :       AsmString = &quot;st4     $\xFF\x02\x0F, [$\x01], #64&quot;;</span></a>
<a name="11403"><span class="lineNum">   11403 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11404"><span class="lineNum">   11404 </span>            :     }</a>
<a name="11405"><span class="lineNum">   11405 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11406"><span class="lineNum">   11406 </span><span class="lineNoCov">          0 :   case AArch64_ST4Fourv8b_POST:</span></a>
<a name="11407"><span class="lineNum">   11407 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="11408"><span class="lineNum">   11408 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11409"><span class="lineNum">   11409 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="11410"><span class="lineNum">   11410 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11411"><span class="lineNum">   11411 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_DDDDRegClassID, 1) &amp;&amp;</span></a>
<a name="11412"><span class="lineNum">   11412 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="11413"><span class="lineNum">   11413 </span>            :       // (ST4Fourv8b_POST GPR64sp:$Rn, VecListFour8b:$Vt, XZR)</a>
<a name="11414"><span class="lineNum">   11414 </span><span class="lineNoCov">          0 :       AsmString = &quot;st4     $\xFF\x02\x10, [$\x01], #32&quot;;</span></a>
<a name="11415"><span class="lineNum">   11415 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11416"><span class="lineNum">   11416 </span>            :     }</a>
<a name="11417"><span class="lineNum">   11417 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11418"><span class="lineNum">   11418 </span><span class="lineNoCov">          0 :   case AArch64_ST4Fourv8h_POST:</span></a>
<a name="11419"><span class="lineNum">   11419 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="11420"><span class="lineNum">   11420 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11421"><span class="lineNum">   11421 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="11422"><span class="lineNum">   11422 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11423"><span class="lineNum">   11423 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQQQRegClassID, 1) &amp;&amp;</span></a>
<a name="11424"><span class="lineNum">   11424 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 2)) == AArch64_XZR) {</span></a>
<a name="11425"><span class="lineNum">   11425 </span>            :       // (ST4Fourv8h_POST GPR64sp:$Rn, VecListFour8h:$Vt, XZR)</a>
<a name="11426"><span class="lineNum">   11426 </span><span class="lineNoCov">          0 :       AsmString = &quot;st4     $\xFF\x02\x11, [$\x01], #64&quot;;</span></a>
<a name="11427"><span class="lineNum">   11427 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11428"><span class="lineNum">   11428 </span>            :     }</a>
<a name="11429"><span class="lineNum">   11429 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11430"><span class="lineNum">   11430 </span><span class="lineNoCov">          0 :   case AArch64_ST4i16_POST:</span></a>
<a name="11431"><span class="lineNum">   11431 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="11432"><span class="lineNum">   11432 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11433"><span class="lineNum">   11433 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="11434"><span class="lineNum">   11434 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11435"><span class="lineNum">   11435 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQQQRegClassID, 1) &amp;&amp;</span></a>
<a name="11436"><span class="lineNum">   11436 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 3)) == AArch64_XZR) {</span></a>
<a name="11437"><span class="lineNum">   11437 </span>            :       // (ST4i16_POST GPR64sp:$Rn, VecListFourh:$Vt, VectorIndexH:$idx, XZR)</a>
<a name="11438"><span class="lineNum">   11438 </span><span class="lineNoCov">          0 :       AsmString = &quot;st4     $\xFF\x02\x12$\xFF\x03\x09, [$\x01], #8&quot;;</span></a>
<a name="11439"><span class="lineNum">   11439 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11440"><span class="lineNum">   11440 </span>            :     }</a>
<a name="11441"><span class="lineNum">   11441 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11442"><span class="lineNum">   11442 </span><span class="lineNoCov">          0 :   case AArch64_ST4i32_POST:</span></a>
<a name="11443"><span class="lineNum">   11443 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="11444"><span class="lineNum">   11444 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11445"><span class="lineNum">   11445 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="11446"><span class="lineNum">   11446 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11447"><span class="lineNum">   11447 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQQQRegClassID, 1) &amp;&amp;</span></a>
<a name="11448"><span class="lineNum">   11448 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 3)) == AArch64_XZR) {</span></a>
<a name="11449"><span class="lineNum">   11449 </span>            :       // (ST4i32_POST GPR64sp:$Rn, VecListFours:$Vt, VectorIndexS:$idx, XZR)</a>
<a name="11450"><span class="lineNum">   11450 </span><span class="lineNoCov">          0 :       AsmString = &quot;st4     $\xFF\x02\x13$\xFF\x03\x09, [$\x01], #16&quot;;</span></a>
<a name="11451"><span class="lineNum">   11451 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11452"><span class="lineNum">   11452 </span>            :     }</a>
<a name="11453"><span class="lineNum">   11453 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11454"><span class="lineNum">   11454 </span><span class="lineNoCov">          0 :   case AArch64_ST4i64_POST:</span></a>
<a name="11455"><span class="lineNum">   11455 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="11456"><span class="lineNum">   11456 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11457"><span class="lineNum">   11457 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="11458"><span class="lineNum">   11458 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11459"><span class="lineNum">   11459 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQQQRegClassID, 1) &amp;&amp;</span></a>
<a name="11460"><span class="lineNum">   11460 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 3)) == AArch64_XZR) {</span></a>
<a name="11461"><span class="lineNum">   11461 </span>            :       // (ST4i64_POST GPR64sp:$Rn, VecListFourd:$Vt, VectorIndexD:$idx, XZR)</a>
<a name="11462"><span class="lineNum">   11462 </span><span class="lineNoCov">          0 :       AsmString = &quot;st4     $\xFF\x02\x14$\xFF\x03\x09, [$\x01], #32&quot;;</span></a>
<a name="11463"><span class="lineNum">   11463 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11464"><span class="lineNum">   11464 </span>            :     }</a>
<a name="11465"><span class="lineNum">   11465 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11466"><span class="lineNum">   11466 </span><span class="lineNoCov">          0 :   case AArch64_ST4i8_POST:</span></a>
<a name="11467"><span class="lineNum">   11467 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="11468"><span class="lineNum">   11468 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11469"><span class="lineNum">   11469 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="11470"><span class="lineNum">   11470 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11471"><span class="lineNum">   11471 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_QQQQRegClassID, 1) &amp;&amp;</span></a>
<a name="11472"><span class="lineNum">   11472 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 3)) == AArch64_XZR) {</span></a>
<a name="11473"><span class="lineNum">   11473 </span>            :       // (ST4i8_POST GPR64sp:$Rn, VecListFourb:$Vt, VectorIndexB:$idx, XZR)</a>
<a name="11474"><span class="lineNum">   11474 </span><span class="lineNoCov">          0 :       AsmString = &quot;st4     $\xFF\x02\x15$\xFF\x03\x09, [$\x01], #4&quot;;</span></a>
<a name="11475"><span class="lineNum">   11475 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11476"><span class="lineNum">   11476 </span>            :     }</a>
<a name="11477"><span class="lineNum">   11477 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11478"><span class="lineNum">   11478 </span><span class="lineNoCov">          0 :   case AArch64_STNPDi:</span></a>
<a name="11479"><span class="lineNum">   11479 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="11480"><span class="lineNum">   11480 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11481"><span class="lineNum">   11481 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="11482"><span class="lineNum">   11482 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11483"><span class="lineNum">   11483 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR64RegClassID, 1) &amp;&amp;</span></a>
<a name="11484"><span class="lineNum">   11484 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="11485"><span class="lineNum">   11485 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 2) &amp;&amp;</span></a>
<a name="11486"><span class="lineNum">   11486 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="11487"><span class="lineNum">   11487 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="11488"><span class="lineNum">   11488 </span>            :       // (STNPDi FPR64:$Rt, FPR64:$Rt2, GPR64sp:$Rn, 0)</a>
<a name="11489"><span class="lineNum">   11489 </span><span class="lineNoCov">          0 :       AsmString = &quot;stnp    $\x01, $\x02, [$\x03]&quot;;</span></a>
<a name="11490"><span class="lineNum">   11490 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11491"><span class="lineNum">   11491 </span>            :     }</a>
<a name="11492"><span class="lineNum">   11492 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11493"><span class="lineNum">   11493 </span><span class="lineNoCov">          0 :   case AArch64_STNPQi:</span></a>
<a name="11494"><span class="lineNum">   11494 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="11495"><span class="lineNum">   11495 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11496"><span class="lineNum">   11496 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR128RegClassID, 0) &amp;&amp;</span></a>
<a name="11497"><span class="lineNum">   11497 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11498"><span class="lineNum">   11498 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR128RegClassID, 1) &amp;&amp;</span></a>
<a name="11499"><span class="lineNum">   11499 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="11500"><span class="lineNum">   11500 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 2) &amp;&amp;</span></a>
<a name="11501"><span class="lineNum">   11501 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="11502"><span class="lineNum">   11502 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="11503"><span class="lineNum">   11503 </span>            :       // (STNPQi FPR128:$Rt, FPR128:$Rt2, GPR64sp:$Rn, 0)</a>
<a name="11504"><span class="lineNum">   11504 </span><span class="lineNoCov">          0 :       AsmString = &quot;stnp    $\x01, $\x02, [$\x03]&quot;;</span></a>
<a name="11505"><span class="lineNum">   11505 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11506"><span class="lineNum">   11506 </span>            :     }</a>
<a name="11507"><span class="lineNum">   11507 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11508"><span class="lineNum">   11508 </span><span class="lineNoCov">          0 :   case AArch64_STNPSi:</span></a>
<a name="11509"><span class="lineNum">   11509 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="11510"><span class="lineNum">   11510 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11511"><span class="lineNum">   11511 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="11512"><span class="lineNum">   11512 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11513"><span class="lineNum">   11513 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR32RegClassID, 1) &amp;&amp;</span></a>
<a name="11514"><span class="lineNum">   11514 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="11515"><span class="lineNum">   11515 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 2) &amp;&amp;</span></a>
<a name="11516"><span class="lineNum">   11516 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="11517"><span class="lineNum">   11517 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="11518"><span class="lineNum">   11518 </span>            :       // (STNPSi FPR32:$Rt, FPR32:$Rt2, GPR64sp:$Rn, 0)</a>
<a name="11519"><span class="lineNum">   11519 </span><span class="lineNoCov">          0 :       AsmString = &quot;stnp    $\x01, $\x02, [$\x03]&quot;;</span></a>
<a name="11520"><span class="lineNum">   11520 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11521"><span class="lineNum">   11521 </span>            :     }</a>
<a name="11522"><span class="lineNum">   11522 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11523"><span class="lineNum">   11523 </span><span class="lineNoCov">          0 :   case AArch64_STNPWi:</span></a>
<a name="11524"><span class="lineNum">   11524 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="11525"><span class="lineNum">   11525 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11526"><span class="lineNum">   11526 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="11527"><span class="lineNum">   11527 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11528"><span class="lineNum">   11528 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 1) &amp;&amp;</span></a>
<a name="11529"><span class="lineNum">   11529 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="11530"><span class="lineNum">   11530 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 2) &amp;&amp;</span></a>
<a name="11531"><span class="lineNum">   11531 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="11532"><span class="lineNum">   11532 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="11533"><span class="lineNum">   11533 </span>            :       // (STNPWi GPR32:$Rt, GPR32:$Rt2, GPR64sp:$Rn, 0)</a>
<a name="11534"><span class="lineNum">   11534 </span><span class="lineNoCov">          0 :       AsmString = &quot;stnp    $\x01, $\x02, [$\x03]&quot;;</span></a>
<a name="11535"><span class="lineNum">   11535 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11536"><span class="lineNum">   11536 </span>            :     }</a>
<a name="11537"><span class="lineNum">   11537 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11538"><span class="lineNum">   11538 </span><span class="lineNoCov">          0 :   case AArch64_STNPXi:</span></a>
<a name="11539"><span class="lineNum">   11539 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="11540"><span class="lineNum">   11540 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11541"><span class="lineNum">   11541 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="11542"><span class="lineNum">   11542 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11543"><span class="lineNum">   11543 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 1) &amp;&amp;</span></a>
<a name="11544"><span class="lineNum">   11544 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="11545"><span class="lineNum">   11545 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 2) &amp;&amp;</span></a>
<a name="11546"><span class="lineNum">   11546 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="11547"><span class="lineNum">   11547 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="11548"><span class="lineNum">   11548 </span>            :       // (STNPXi GPR64:$Rt, GPR64:$Rt2, GPR64sp:$Rn, 0)</a>
<a name="11549"><span class="lineNum">   11549 </span><span class="lineNoCov">          0 :       AsmString = &quot;stnp    $\x01, $\x02, [$\x03]&quot;;</span></a>
<a name="11550"><span class="lineNum">   11550 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11551"><span class="lineNum">   11551 </span>            :     }</a>
<a name="11552"><span class="lineNum">   11552 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11553"><span class="lineNum">   11553 </span><span class="lineNoCov">          0 :   case AArch64_STPDi:</span></a>
<a name="11554"><span class="lineNum">   11554 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="11555"><span class="lineNum">   11555 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11556"><span class="lineNum">   11556 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="11557"><span class="lineNum">   11557 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11558"><span class="lineNum">   11558 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR64RegClassID, 1) &amp;&amp;</span></a>
<a name="11559"><span class="lineNum">   11559 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="11560"><span class="lineNum">   11560 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 2) &amp;&amp;</span></a>
<a name="11561"><span class="lineNum">   11561 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="11562"><span class="lineNum">   11562 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="11563"><span class="lineNum">   11563 </span>            :       // (STPDi FPR64:$Rt, FPR64:$Rt2, GPR64sp:$Rn, 0)</a>
<a name="11564"><span class="lineNum">   11564 </span><span class="lineNoCov">          0 :       AsmString = &quot;stp $\x01, $\x02, [$\x03]&quot;;</span></a>
<a name="11565"><span class="lineNum">   11565 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11566"><span class="lineNum">   11566 </span>            :     }</a>
<a name="11567"><span class="lineNum">   11567 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11568"><span class="lineNum">   11568 </span><span class="lineNoCov">          0 :   case AArch64_STPQi:</span></a>
<a name="11569"><span class="lineNum">   11569 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="11570"><span class="lineNum">   11570 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11571"><span class="lineNum">   11571 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR128RegClassID, 0) &amp;&amp;</span></a>
<a name="11572"><span class="lineNum">   11572 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11573"><span class="lineNum">   11573 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR128RegClassID, 1) &amp;&amp;</span></a>
<a name="11574"><span class="lineNum">   11574 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="11575"><span class="lineNum">   11575 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 2) &amp;&amp;</span></a>
<a name="11576"><span class="lineNum">   11576 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="11577"><span class="lineNum">   11577 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="11578"><span class="lineNum">   11578 </span>            :       // (STPQi FPR128:$Rt, FPR128:$Rt2, GPR64sp:$Rn, 0)</a>
<a name="11579"><span class="lineNum">   11579 </span><span class="lineNoCov">          0 :       AsmString = &quot;stp $\x01, $\x02, [$\x03]&quot;;</span></a>
<a name="11580"><span class="lineNum">   11580 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11581"><span class="lineNum">   11581 </span>            :     }</a>
<a name="11582"><span class="lineNum">   11582 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11583"><span class="lineNum">   11583 </span><span class="lineNoCov">          0 :   case AArch64_STPSi:</span></a>
<a name="11584"><span class="lineNum">   11584 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="11585"><span class="lineNum">   11585 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11586"><span class="lineNum">   11586 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="11587"><span class="lineNum">   11587 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11588"><span class="lineNum">   11588 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR32RegClassID, 1) &amp;&amp;</span></a>
<a name="11589"><span class="lineNum">   11589 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="11590"><span class="lineNum">   11590 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 2) &amp;&amp;</span></a>
<a name="11591"><span class="lineNum">   11591 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="11592"><span class="lineNum">   11592 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="11593"><span class="lineNum">   11593 </span>            :       // (STPSi FPR32:$Rt, FPR32:$Rt2, GPR64sp:$Rn, 0)</a>
<a name="11594"><span class="lineNum">   11594 </span><span class="lineNoCov">          0 :       AsmString = &quot;stp $\x01, $\x02, [$\x03]&quot;;</span></a>
<a name="11595"><span class="lineNum">   11595 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11596"><span class="lineNum">   11596 </span>            :     }</a>
<a name="11597"><span class="lineNum">   11597 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11598"><span class="lineNum">   11598 </span><span class="lineNoCov">          0 :   case AArch64_STPWi:</span></a>
<a name="11599"><span class="lineNum">   11599 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="11600"><span class="lineNum">   11600 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11601"><span class="lineNum">   11601 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="11602"><span class="lineNum">   11602 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11603"><span class="lineNum">   11603 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 1) &amp;&amp;</span></a>
<a name="11604"><span class="lineNum">   11604 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="11605"><span class="lineNum">   11605 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 2) &amp;&amp;</span></a>
<a name="11606"><span class="lineNum">   11606 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="11607"><span class="lineNum">   11607 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="11608"><span class="lineNum">   11608 </span>            :       // (STPWi GPR32:$Rt, GPR32:$Rt2, GPR64sp:$Rn, 0)</a>
<a name="11609"><span class="lineNum">   11609 </span><span class="lineNoCov">          0 :       AsmString = &quot;stp $\x01, $\x02, [$\x03]&quot;;</span></a>
<a name="11610"><span class="lineNum">   11610 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11611"><span class="lineNum">   11611 </span>            :     }</a>
<a name="11612"><span class="lineNum">   11612 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11613"><span class="lineNum">   11613 </span><span class="lineNoCov">          0 :   case AArch64_STPXi:</span></a>
<a name="11614"><span class="lineNum">   11614 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="11615"><span class="lineNum">   11615 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11616"><span class="lineNum">   11616 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="11617"><span class="lineNum">   11617 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11618"><span class="lineNum">   11618 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 1) &amp;&amp;</span></a>
<a name="11619"><span class="lineNum">   11619 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="11620"><span class="lineNum">   11620 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 2) &amp;&amp;</span></a>
<a name="11621"><span class="lineNum">   11621 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="11622"><span class="lineNum">   11622 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="11623"><span class="lineNum">   11623 </span>            :       // (STPXi GPR64:$Rt, GPR64:$Rt2, GPR64sp:$Rn, 0)</a>
<a name="11624"><span class="lineNum">   11624 </span><span class="lineNoCov">          0 :       AsmString = &quot;stp $\x01, $\x02, [$\x03]&quot;;</span></a>
<a name="11625"><span class="lineNum">   11625 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11626"><span class="lineNum">   11626 </span>            :     }</a>
<a name="11627"><span class="lineNum">   11627 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11628"><span class="lineNum">   11628 </span><span class="lineNoCov">          0 :   case AArch64_STRBBroX:</span></a>
<a name="11629"><span class="lineNum">   11629 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 5 &amp;&amp;</span></a>
<a name="11630"><span class="lineNum">   11630 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11631"><span class="lineNum">   11631 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="11632"><span class="lineNum">   11632 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11633"><span class="lineNum">   11633 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="11634"><span class="lineNum">   11634 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="11635"><span class="lineNum">   11635 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2) &amp;&amp;</span></a>
<a name="11636"><span class="lineNum">   11636 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="11637"><span class="lineNum">   11637 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0 &amp;&amp;</span></a>
<a name="11638"><span class="lineNum">   11638 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 4)) &amp;&amp;</span></a>
<a name="11639"><span class="lineNum">   11639 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 4)) == 0) {</span></a>
<a name="11640"><span class="lineNum">   11640 </span>            :       // (STRBBroX GPR32:$Rt, GPR64sp:$Rn, GPR64:$Rm, 0, 0)</a>
<a name="11641"><span class="lineNum">   11641 </span><span class="lineNoCov">          0 :       AsmString = &quot;strb $\x01, [$\x02, $\x03]&quot;;</span></a>
<a name="11642"><span class="lineNum">   11642 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11643"><span class="lineNum">   11643 </span>            :     }</a>
<a name="11644"><span class="lineNum">   11644 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11645"><span class="lineNum">   11645 </span><span class="lineNoCov">          0 :   case AArch64_STRBBui:</span></a>
<a name="11646"><span class="lineNum">   11646 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="11647"><span class="lineNum">   11647 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11648"><span class="lineNum">   11648 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="11649"><span class="lineNum">   11649 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11650"><span class="lineNum">   11650 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="11651"><span class="lineNum">   11651 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="11652"><span class="lineNum">   11652 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="11653"><span class="lineNum">   11653 </span>            :       // (STRBBui GPR32:$Rt, GPR64sp:$Rn, 0)</a>
<a name="11654"><span class="lineNum">   11654 </span><span class="lineNoCov">          0 :       AsmString = &quot;strb $\x01, [$\x02]&quot;;</span></a>
<a name="11655"><span class="lineNum">   11655 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11656"><span class="lineNum">   11656 </span>            :     }</a>
<a name="11657"><span class="lineNum">   11657 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11658"><span class="lineNum">   11658 </span><span class="lineNoCov">          0 :   case AArch64_STRBroX:</span></a>
<a name="11659"><span class="lineNum">   11659 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 5 &amp;&amp;</span></a>
<a name="11660"><span class="lineNum">   11660 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11661"><span class="lineNum">   11661 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR8RegClassID, 0) &amp;&amp;</span></a>
<a name="11662"><span class="lineNum">   11662 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11663"><span class="lineNum">   11663 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="11664"><span class="lineNum">   11664 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="11665"><span class="lineNum">   11665 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2) &amp;&amp;</span></a>
<a name="11666"><span class="lineNum">   11666 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="11667"><span class="lineNum">   11667 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0 &amp;&amp;</span></a>
<a name="11668"><span class="lineNum">   11668 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 4)) &amp;&amp;</span></a>
<a name="11669"><span class="lineNum">   11669 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 4)) == 0) {</span></a>
<a name="11670"><span class="lineNum">   11670 </span>            :       // (STRBroX FPR8:$Rt, GPR64sp:$Rn, GPR64:$Rm, 0, 0)</a>
<a name="11671"><span class="lineNum">   11671 </span><span class="lineNoCov">          0 :       AsmString = &quot;str $\x01, [$\x02, $\x03]&quot;;</span></a>
<a name="11672"><span class="lineNum">   11672 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11673"><span class="lineNum">   11673 </span>            :     }</a>
<a name="11674"><span class="lineNum">   11674 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11675"><span class="lineNum">   11675 </span><span class="lineNoCov">          0 :   case AArch64_STRBui:</span></a>
<a name="11676"><span class="lineNum">   11676 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="11677"><span class="lineNum">   11677 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11678"><span class="lineNum">   11678 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR8RegClassID, 0) &amp;&amp;</span></a>
<a name="11679"><span class="lineNum">   11679 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11680"><span class="lineNum">   11680 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="11681"><span class="lineNum">   11681 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="11682"><span class="lineNum">   11682 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="11683"><span class="lineNum">   11683 </span>            :       // (STRBui FPR8:$Rt, GPR64sp:$Rn, 0)</a>
<a name="11684"><span class="lineNum">   11684 </span><span class="lineNoCov">          0 :       AsmString = &quot;str $\x01, [$\x02]&quot;;</span></a>
<a name="11685"><span class="lineNum">   11685 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11686"><span class="lineNum">   11686 </span>            :     }</a>
<a name="11687"><span class="lineNum">   11687 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11688"><span class="lineNum">   11688 </span><span class="lineNoCov">          0 :   case AArch64_STRDroX:</span></a>
<a name="11689"><span class="lineNum">   11689 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 5 &amp;&amp;</span></a>
<a name="11690"><span class="lineNum">   11690 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11691"><span class="lineNum">   11691 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="11692"><span class="lineNum">   11692 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11693"><span class="lineNum">   11693 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="11694"><span class="lineNum">   11694 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="11695"><span class="lineNum">   11695 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2) &amp;&amp;</span></a>
<a name="11696"><span class="lineNum">   11696 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="11697"><span class="lineNum">   11697 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0 &amp;&amp;</span></a>
<a name="11698"><span class="lineNum">   11698 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 4)) &amp;&amp;</span></a>
<a name="11699"><span class="lineNum">   11699 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 4)) == 0) {</span></a>
<a name="11700"><span class="lineNum">   11700 </span>            :       // (STRDroX FPR64:$Rt, GPR64sp:$Rn, GPR64:$Rm, 0, 0)</a>
<a name="11701"><span class="lineNum">   11701 </span><span class="lineNoCov">          0 :       AsmString = &quot;str $\x01, [$\x02, $\x03]&quot;;</span></a>
<a name="11702"><span class="lineNum">   11702 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11703"><span class="lineNum">   11703 </span>            :     }</a>
<a name="11704"><span class="lineNum">   11704 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11705"><span class="lineNum">   11705 </span><span class="lineNoCov">          0 :   case AArch64_STRDui:</span></a>
<a name="11706"><span class="lineNum">   11706 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="11707"><span class="lineNum">   11707 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11708"><span class="lineNum">   11708 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="11709"><span class="lineNum">   11709 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11710"><span class="lineNum">   11710 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="11711"><span class="lineNum">   11711 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="11712"><span class="lineNum">   11712 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="11713"><span class="lineNum">   11713 </span>            :       // (STRDui FPR64:$Rt, GPR64sp:$Rn, 0)</a>
<a name="11714"><span class="lineNum">   11714 </span><span class="lineNoCov">          0 :       AsmString = &quot;str $\x01, [$\x02]&quot;;</span></a>
<a name="11715"><span class="lineNum">   11715 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11716"><span class="lineNum">   11716 </span>            :     }</a>
<a name="11717"><span class="lineNum">   11717 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11718"><span class="lineNum">   11718 </span><span class="lineNoCov">          0 :   case AArch64_STRHHroX:</span></a>
<a name="11719"><span class="lineNum">   11719 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 5 &amp;&amp;</span></a>
<a name="11720"><span class="lineNum">   11720 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11721"><span class="lineNum">   11721 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="11722"><span class="lineNum">   11722 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11723"><span class="lineNum">   11723 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="11724"><span class="lineNum">   11724 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="11725"><span class="lineNum">   11725 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2) &amp;&amp;</span></a>
<a name="11726"><span class="lineNum">   11726 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="11727"><span class="lineNum">   11727 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0 &amp;&amp;</span></a>
<a name="11728"><span class="lineNum">   11728 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 4)) &amp;&amp;</span></a>
<a name="11729"><span class="lineNum">   11729 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 4)) == 0) {</span></a>
<a name="11730"><span class="lineNum">   11730 </span>            :       // (STRHHroX GPR32:$Rt, GPR64sp:$Rn, GPR64:$Rm, 0, 0)</a>
<a name="11731"><span class="lineNum">   11731 </span><span class="lineNoCov">          0 :       AsmString = &quot;strh $\x01, [$\x02, $\x03]&quot;;</span></a>
<a name="11732"><span class="lineNum">   11732 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11733"><span class="lineNum">   11733 </span>            :     }</a>
<a name="11734"><span class="lineNum">   11734 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11735"><span class="lineNum">   11735 </span><span class="lineNoCov">          0 :   case AArch64_STRHHui:</span></a>
<a name="11736"><span class="lineNum">   11736 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="11737"><span class="lineNum">   11737 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11738"><span class="lineNum">   11738 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="11739"><span class="lineNum">   11739 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11740"><span class="lineNum">   11740 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="11741"><span class="lineNum">   11741 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="11742"><span class="lineNum">   11742 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="11743"><span class="lineNum">   11743 </span>            :       // (STRHHui GPR32:$Rt, GPR64sp:$Rn, 0)</a>
<a name="11744"><span class="lineNum">   11744 </span><span class="lineNoCov">          0 :       AsmString = &quot;strh $\x01, [$\x02]&quot;;</span></a>
<a name="11745"><span class="lineNum">   11745 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11746"><span class="lineNum">   11746 </span>            :     }</a>
<a name="11747"><span class="lineNum">   11747 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11748"><span class="lineNum">   11748 </span><span class="lineNoCov">          0 :   case AArch64_STRHroX:</span></a>
<a name="11749"><span class="lineNum">   11749 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 5 &amp;&amp;</span></a>
<a name="11750"><span class="lineNum">   11750 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11751"><span class="lineNum">   11751 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR16RegClassID, 0) &amp;&amp;</span></a>
<a name="11752"><span class="lineNum">   11752 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11753"><span class="lineNum">   11753 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="11754"><span class="lineNum">   11754 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="11755"><span class="lineNum">   11755 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2) &amp;&amp;</span></a>
<a name="11756"><span class="lineNum">   11756 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="11757"><span class="lineNum">   11757 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0 &amp;&amp;</span></a>
<a name="11758"><span class="lineNum">   11758 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 4)) &amp;&amp;</span></a>
<a name="11759"><span class="lineNum">   11759 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 4)) == 0) {</span></a>
<a name="11760"><span class="lineNum">   11760 </span>            :       // (STRHroX FPR16:$Rt, GPR64sp:$Rn, GPR64:$Rm, 0, 0)</a>
<a name="11761"><span class="lineNum">   11761 </span><span class="lineNoCov">          0 :       AsmString = &quot;str $\x01, [$\x02, $\x03]&quot;;</span></a>
<a name="11762"><span class="lineNum">   11762 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11763"><span class="lineNum">   11763 </span>            :     }</a>
<a name="11764"><span class="lineNum">   11764 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11765"><span class="lineNum">   11765 </span><span class="lineNoCov">          0 :   case AArch64_STRHui:</span></a>
<a name="11766"><span class="lineNum">   11766 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="11767"><span class="lineNum">   11767 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11768"><span class="lineNum">   11768 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR16RegClassID, 0) &amp;&amp;</span></a>
<a name="11769"><span class="lineNum">   11769 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11770"><span class="lineNum">   11770 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="11771"><span class="lineNum">   11771 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="11772"><span class="lineNum">   11772 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="11773"><span class="lineNum">   11773 </span>            :       // (STRHui FPR16:$Rt, GPR64sp:$Rn, 0)</a>
<a name="11774"><span class="lineNum">   11774 </span><span class="lineNoCov">          0 :       AsmString = &quot;str $\x01, [$\x02]&quot;;</span></a>
<a name="11775"><span class="lineNum">   11775 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11776"><span class="lineNum">   11776 </span>            :     }</a>
<a name="11777"><span class="lineNum">   11777 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11778"><span class="lineNum">   11778 </span><span class="lineNoCov">          0 :   case AArch64_STRQroX:</span></a>
<a name="11779"><span class="lineNum">   11779 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 5 &amp;&amp;</span></a>
<a name="11780"><span class="lineNum">   11780 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11781"><span class="lineNum">   11781 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR128RegClassID, 0) &amp;&amp;</span></a>
<a name="11782"><span class="lineNum">   11782 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11783"><span class="lineNum">   11783 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="11784"><span class="lineNum">   11784 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="11785"><span class="lineNum">   11785 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2) &amp;&amp;</span></a>
<a name="11786"><span class="lineNum">   11786 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="11787"><span class="lineNum">   11787 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0 &amp;&amp;</span></a>
<a name="11788"><span class="lineNum">   11788 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 4)) &amp;&amp;</span></a>
<a name="11789"><span class="lineNum">   11789 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 4)) == 0) {</span></a>
<a name="11790"><span class="lineNum">   11790 </span>            :       // (STRQroX FPR128:$Rt, GPR64sp:$Rn, GPR64:$Rm, 0, 0)</a>
<a name="11791"><span class="lineNum">   11791 </span><span class="lineNoCov">          0 :       AsmString = &quot;str $\x01, [$\x02, $\x03]&quot;;</span></a>
<a name="11792"><span class="lineNum">   11792 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11793"><span class="lineNum">   11793 </span>            :     }</a>
<a name="11794"><span class="lineNum">   11794 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11795"><span class="lineNum">   11795 </span><span class="lineNoCov">          0 :   case AArch64_STRQui:</span></a>
<a name="11796"><span class="lineNum">   11796 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="11797"><span class="lineNum">   11797 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11798"><span class="lineNum">   11798 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR128RegClassID, 0) &amp;&amp;</span></a>
<a name="11799"><span class="lineNum">   11799 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11800"><span class="lineNum">   11800 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="11801"><span class="lineNum">   11801 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="11802"><span class="lineNum">   11802 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="11803"><span class="lineNum">   11803 </span>            :       // (STRQui FPR128:$Rt, GPR64sp:$Rn, 0)</a>
<a name="11804"><span class="lineNum">   11804 </span><span class="lineNoCov">          0 :       AsmString = &quot;str $\x01, [$\x02]&quot;;</span></a>
<a name="11805"><span class="lineNum">   11805 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11806"><span class="lineNum">   11806 </span>            :     }</a>
<a name="11807"><span class="lineNum">   11807 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11808"><span class="lineNum">   11808 </span><span class="lineNoCov">          0 :   case AArch64_STRSroX:</span></a>
<a name="11809"><span class="lineNum">   11809 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 5 &amp;&amp;</span></a>
<a name="11810"><span class="lineNum">   11810 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11811"><span class="lineNum">   11811 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="11812"><span class="lineNum">   11812 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11813"><span class="lineNum">   11813 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="11814"><span class="lineNum">   11814 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="11815"><span class="lineNum">   11815 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2) &amp;&amp;</span></a>
<a name="11816"><span class="lineNum">   11816 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="11817"><span class="lineNum">   11817 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0 &amp;&amp;</span></a>
<a name="11818"><span class="lineNum">   11818 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 4)) &amp;&amp;</span></a>
<a name="11819"><span class="lineNum">   11819 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 4)) == 0) {</span></a>
<a name="11820"><span class="lineNum">   11820 </span>            :       // (STRSroX FPR32:$Rt, GPR64sp:$Rn, GPR64:$Rm, 0, 0)</a>
<a name="11821"><span class="lineNum">   11821 </span><span class="lineNoCov">          0 :       AsmString = &quot;str $\x01, [$\x02, $\x03]&quot;;</span></a>
<a name="11822"><span class="lineNum">   11822 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11823"><span class="lineNum">   11823 </span>            :     }</a>
<a name="11824"><span class="lineNum">   11824 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11825"><span class="lineNum">   11825 </span><span class="lineNoCov">          0 :   case AArch64_STRSui:</span></a>
<a name="11826"><span class="lineNum">   11826 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="11827"><span class="lineNum">   11827 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11828"><span class="lineNum">   11828 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="11829"><span class="lineNum">   11829 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11830"><span class="lineNum">   11830 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="11831"><span class="lineNum">   11831 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="11832"><span class="lineNum">   11832 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="11833"><span class="lineNum">   11833 </span>            :       // (STRSui FPR32:$Rt, GPR64sp:$Rn, 0)</a>
<a name="11834"><span class="lineNum">   11834 </span><span class="lineNoCov">          0 :       AsmString = &quot;str $\x01, [$\x02]&quot;;</span></a>
<a name="11835"><span class="lineNum">   11835 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11836"><span class="lineNum">   11836 </span>            :     }</a>
<a name="11837"><span class="lineNum">   11837 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11838"><span class="lineNum">   11838 </span><span class="lineNoCov">          0 :   case AArch64_STRWroX:</span></a>
<a name="11839"><span class="lineNum">   11839 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 5 &amp;&amp;</span></a>
<a name="11840"><span class="lineNum">   11840 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11841"><span class="lineNum">   11841 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="11842"><span class="lineNum">   11842 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11843"><span class="lineNum">   11843 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="11844"><span class="lineNum">   11844 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="11845"><span class="lineNum">   11845 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2) &amp;&amp;</span></a>
<a name="11846"><span class="lineNum">   11846 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="11847"><span class="lineNum">   11847 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0 &amp;&amp;</span></a>
<a name="11848"><span class="lineNum">   11848 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 4)) &amp;&amp;</span></a>
<a name="11849"><span class="lineNum">   11849 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 4)) == 0) {</span></a>
<a name="11850"><span class="lineNum">   11850 </span>            :       // (STRWroX GPR32:$Rt, GPR64sp:$Rn, GPR64:$Rm, 0, 0)</a>
<a name="11851"><span class="lineNum">   11851 </span><span class="lineNoCov">          0 :       AsmString = &quot;str $\x01, [$\x02, $\x03]&quot;;</span></a>
<a name="11852"><span class="lineNum">   11852 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11853"><span class="lineNum">   11853 </span>            :     }</a>
<a name="11854"><span class="lineNum">   11854 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11855"><span class="lineNum">   11855 </span><span class="lineNoCov">          0 :   case AArch64_STRWui:</span></a>
<a name="11856"><span class="lineNum">   11856 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="11857"><span class="lineNum">   11857 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11858"><span class="lineNum">   11858 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="11859"><span class="lineNum">   11859 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11860"><span class="lineNum">   11860 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="11861"><span class="lineNum">   11861 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="11862"><span class="lineNum">   11862 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="11863"><span class="lineNum">   11863 </span>            :       // (STRWui GPR32:$Rt, GPR64sp:$Rn, 0)</a>
<a name="11864"><span class="lineNum">   11864 </span><span class="lineNoCov">          0 :       AsmString = &quot;str $\x01, [$\x02]&quot;;</span></a>
<a name="11865"><span class="lineNum">   11865 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11866"><span class="lineNum">   11866 </span>            :     }</a>
<a name="11867"><span class="lineNum">   11867 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11868"><span class="lineNum">   11868 </span><span class="lineNoCov">          0 :   case AArch64_STRXroX:</span></a>
<a name="11869"><span class="lineNum">   11869 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 5 &amp;&amp;</span></a>
<a name="11870"><span class="lineNum">   11870 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11871"><span class="lineNum">   11871 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="11872"><span class="lineNum">   11872 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11873"><span class="lineNum">   11873 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="11874"><span class="lineNum">   11874 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="11875"><span class="lineNum">   11875 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2) &amp;&amp;</span></a>
<a name="11876"><span class="lineNum">   11876 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="11877"><span class="lineNum">   11877 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0 &amp;&amp;</span></a>
<a name="11878"><span class="lineNum">   11878 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 4)) &amp;&amp;</span></a>
<a name="11879"><span class="lineNum">   11879 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 4)) == 0) {</span></a>
<a name="11880"><span class="lineNum">   11880 </span>            :       // (STRXroX GPR64:$Rt, GPR64sp:$Rn, GPR64:$Rm, 0, 0)</a>
<a name="11881"><span class="lineNum">   11881 </span><span class="lineNoCov">          0 :       AsmString = &quot;str $\x01, [$\x02, $\x03]&quot;;</span></a>
<a name="11882"><span class="lineNum">   11882 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11883"><span class="lineNum">   11883 </span>            :     }</a>
<a name="11884"><span class="lineNum">   11884 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11885"><span class="lineNum">   11885 </span><span class="lineNoCov">          0 :   case AArch64_STRXui:</span></a>
<a name="11886"><span class="lineNum">   11886 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="11887"><span class="lineNum">   11887 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11888"><span class="lineNum">   11888 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="11889"><span class="lineNum">   11889 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11890"><span class="lineNum">   11890 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="11891"><span class="lineNum">   11891 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="11892"><span class="lineNum">   11892 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="11893"><span class="lineNum">   11893 </span>            :       // (STRXui GPR64:$Rt, GPR64sp:$Rn, 0)</a>
<a name="11894"><span class="lineNum">   11894 </span><span class="lineNoCov">          0 :       AsmString = &quot;str $\x01, [$\x02]&quot;;</span></a>
<a name="11895"><span class="lineNum">   11895 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11896"><span class="lineNum">   11896 </span>            :     }</a>
<a name="11897"><span class="lineNum">   11897 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11898"><span class="lineNum">   11898 </span><span class="lineNoCov">          0 :   case AArch64_STTRBi:</span></a>
<a name="11899"><span class="lineNum">   11899 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="11900"><span class="lineNum">   11900 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11901"><span class="lineNum">   11901 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="11902"><span class="lineNum">   11902 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11903"><span class="lineNum">   11903 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="11904"><span class="lineNum">   11904 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="11905"><span class="lineNum">   11905 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="11906"><span class="lineNum">   11906 </span>            :       // (STTRBi GPR32:$Rt, GPR64sp:$Rn, 0)</a>
<a name="11907"><span class="lineNum">   11907 </span><span class="lineNoCov">          0 :       AsmString = &quot;sttrb $\x01, [$\x02]&quot;;</span></a>
<a name="11908"><span class="lineNum">   11908 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11909"><span class="lineNum">   11909 </span>            :     }</a>
<a name="11910"><span class="lineNum">   11910 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11911"><span class="lineNum">   11911 </span><span class="lineNoCov">          0 :   case AArch64_STTRHi:</span></a>
<a name="11912"><span class="lineNum">   11912 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="11913"><span class="lineNum">   11913 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11914"><span class="lineNum">   11914 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="11915"><span class="lineNum">   11915 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11916"><span class="lineNum">   11916 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="11917"><span class="lineNum">   11917 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="11918"><span class="lineNum">   11918 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="11919"><span class="lineNum">   11919 </span>            :       // (STTRHi GPR32:$Rt, GPR64sp:$Rn, 0)</a>
<a name="11920"><span class="lineNum">   11920 </span><span class="lineNoCov">          0 :       AsmString = &quot;sttrh $\x01, [$\x02]&quot;;</span></a>
<a name="11921"><span class="lineNum">   11921 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11922"><span class="lineNum">   11922 </span>            :     }</a>
<a name="11923"><span class="lineNum">   11923 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11924"><span class="lineNum">   11924 </span><span class="lineNoCov">          0 :   case AArch64_STTRWi:</span></a>
<a name="11925"><span class="lineNum">   11925 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="11926"><span class="lineNum">   11926 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11927"><span class="lineNum">   11927 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="11928"><span class="lineNum">   11928 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11929"><span class="lineNum">   11929 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="11930"><span class="lineNum">   11930 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="11931"><span class="lineNum">   11931 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="11932"><span class="lineNum">   11932 </span>            :       // (STTRWi GPR32:$Rt, GPR64sp:$Rn, 0)</a>
<a name="11933"><span class="lineNum">   11933 </span><span class="lineNoCov">          0 :       AsmString = &quot;sttr $\x01, [$\x02]&quot;;</span></a>
<a name="11934"><span class="lineNum">   11934 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11935"><span class="lineNum">   11935 </span>            :     }</a>
<a name="11936"><span class="lineNum">   11936 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11937"><span class="lineNum">   11937 </span><span class="lineNoCov">          0 :   case AArch64_STTRXi:</span></a>
<a name="11938"><span class="lineNum">   11938 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="11939"><span class="lineNum">   11939 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11940"><span class="lineNum">   11940 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="11941"><span class="lineNum">   11941 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11942"><span class="lineNum">   11942 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="11943"><span class="lineNum">   11943 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="11944"><span class="lineNum">   11944 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="11945"><span class="lineNum">   11945 </span>            :       // (STTRXi GPR64:$Rt, GPR64sp:$Rn, 0)</a>
<a name="11946"><span class="lineNum">   11946 </span><span class="lineNoCov">          0 :       AsmString = &quot;sttr $\x01, [$\x02]&quot;;</span></a>
<a name="11947"><span class="lineNum">   11947 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11948"><span class="lineNum">   11948 </span>            :     }</a>
<a name="11949"><span class="lineNum">   11949 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11950"><span class="lineNum">   11950 </span><span class="lineNoCov">          0 :   case AArch64_STURBBi:</span></a>
<a name="11951"><span class="lineNum">   11951 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="11952"><span class="lineNum">   11952 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11953"><span class="lineNum">   11953 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="11954"><span class="lineNum">   11954 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11955"><span class="lineNum">   11955 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="11956"><span class="lineNum">   11956 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="11957"><span class="lineNum">   11957 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="11958"><span class="lineNum">   11958 </span>            :       // (STURBBi GPR32:$Rt, GPR64sp:$Rn, 0)</a>
<a name="11959"><span class="lineNum">   11959 </span><span class="lineNoCov">          0 :       AsmString = &quot;sturb $\x01, [$\x02]&quot;;</span></a>
<a name="11960"><span class="lineNum">   11960 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11961"><span class="lineNum">   11961 </span>            :     }</a>
<a name="11962"><span class="lineNum">   11962 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11963"><span class="lineNum">   11963 </span><span class="lineNoCov">          0 :   case AArch64_STURBi:</span></a>
<a name="11964"><span class="lineNum">   11964 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="11965"><span class="lineNum">   11965 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11966"><span class="lineNum">   11966 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR8RegClassID, 0) &amp;&amp;</span></a>
<a name="11967"><span class="lineNum">   11967 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11968"><span class="lineNum">   11968 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="11969"><span class="lineNum">   11969 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="11970"><span class="lineNum">   11970 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="11971"><span class="lineNum">   11971 </span>            :       // (STURBi FPR8:$Rt, GPR64sp:$Rn, 0)</a>
<a name="11972"><span class="lineNum">   11972 </span><span class="lineNoCov">          0 :       AsmString = &quot;stur $\x01, [$\x02]&quot;;</span></a>
<a name="11973"><span class="lineNum">   11973 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11974"><span class="lineNum">   11974 </span>            :     }</a>
<a name="11975"><span class="lineNum">   11975 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11976"><span class="lineNum">   11976 </span><span class="lineNoCov">          0 :   case AArch64_STURDi:</span></a>
<a name="11977"><span class="lineNum">   11977 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="11978"><span class="lineNum">   11978 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11979"><span class="lineNum">   11979 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="11980"><span class="lineNum">   11980 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11981"><span class="lineNum">   11981 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="11982"><span class="lineNum">   11982 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="11983"><span class="lineNum">   11983 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="11984"><span class="lineNum">   11984 </span>            :       // (STURDi FPR64:$Rt, GPR64sp:$Rn, 0)</a>
<a name="11985"><span class="lineNum">   11985 </span><span class="lineNoCov">          0 :       AsmString = &quot;stur $\x01, [$\x02]&quot;;</span></a>
<a name="11986"><span class="lineNum">   11986 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="11987"><span class="lineNum">   11987 </span>            :     }</a>
<a name="11988"><span class="lineNum">   11988 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="11989"><span class="lineNum">   11989 </span><span class="lineNoCov">          0 :   case AArch64_STURHHi:</span></a>
<a name="11990"><span class="lineNum">   11990 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="11991"><span class="lineNum">   11991 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="11992"><span class="lineNum">   11992 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="11993"><span class="lineNum">   11993 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="11994"><span class="lineNum">   11994 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="11995"><span class="lineNum">   11995 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="11996"><span class="lineNum">   11996 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="11997"><span class="lineNum">   11997 </span>            :       // (STURHHi GPR32:$Rt, GPR64sp:$Rn, 0)</a>
<a name="11998"><span class="lineNum">   11998 </span><span class="lineNoCov">          0 :       AsmString = &quot;sturh $\x01, [$\x02]&quot;;</span></a>
<a name="11999"><span class="lineNum">   11999 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="12000"><span class="lineNum">   12000 </span>            :     }</a>
<a name="12001"><span class="lineNum">   12001 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="12002"><span class="lineNum">   12002 </span><span class="lineNoCov">          0 :   case AArch64_STURHi:</span></a>
<a name="12003"><span class="lineNum">   12003 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="12004"><span class="lineNum">   12004 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="12005"><span class="lineNum">   12005 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR16RegClassID, 0) &amp;&amp;</span></a>
<a name="12006"><span class="lineNum">   12006 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="12007"><span class="lineNum">   12007 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="12008"><span class="lineNum">   12008 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="12009"><span class="lineNum">   12009 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="12010"><span class="lineNum">   12010 </span>            :       // (STURHi FPR16:$Rt, GPR64sp:$Rn, 0)</a>
<a name="12011"><span class="lineNum">   12011 </span><span class="lineNoCov">          0 :       AsmString = &quot;stur $\x01, [$\x02]&quot;;</span></a>
<a name="12012"><span class="lineNum">   12012 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="12013"><span class="lineNum">   12013 </span>            :     }</a>
<a name="12014"><span class="lineNum">   12014 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="12015"><span class="lineNum">   12015 </span><span class="lineNoCov">          0 :   case AArch64_STURQi:</span></a>
<a name="12016"><span class="lineNum">   12016 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="12017"><span class="lineNum">   12017 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="12018"><span class="lineNum">   12018 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR128RegClassID, 0) &amp;&amp;</span></a>
<a name="12019"><span class="lineNum">   12019 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="12020"><span class="lineNum">   12020 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="12021"><span class="lineNum">   12021 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="12022"><span class="lineNum">   12022 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="12023"><span class="lineNum">   12023 </span>            :       // (STURQi FPR128:$Rt, GPR64sp:$Rn, 0)</a>
<a name="12024"><span class="lineNum">   12024 </span><span class="lineNoCov">          0 :       AsmString = &quot;stur $\x01, [$\x02]&quot;;</span></a>
<a name="12025"><span class="lineNum">   12025 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="12026"><span class="lineNum">   12026 </span>            :     }</a>
<a name="12027"><span class="lineNum">   12027 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="12028"><span class="lineNum">   12028 </span><span class="lineNoCov">          0 :   case AArch64_STURSi:</span></a>
<a name="12029"><span class="lineNum">   12029 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="12030"><span class="lineNum">   12030 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="12031"><span class="lineNum">   12031 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="12032"><span class="lineNum">   12032 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="12033"><span class="lineNum">   12033 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="12034"><span class="lineNum">   12034 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="12035"><span class="lineNum">   12035 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="12036"><span class="lineNum">   12036 </span>            :       // (STURSi FPR32:$Rt, GPR64sp:$Rn, 0)</a>
<a name="12037"><span class="lineNum">   12037 </span><span class="lineNoCov">          0 :       AsmString = &quot;stur $\x01, [$\x02]&quot;;</span></a>
<a name="12038"><span class="lineNum">   12038 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="12039"><span class="lineNum">   12039 </span>            :     }</a>
<a name="12040"><span class="lineNum">   12040 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="12041"><span class="lineNum">   12041 </span><span class="lineNoCov">          0 :   case AArch64_STURWi:</span></a>
<a name="12042"><span class="lineNum">   12042 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="12043"><span class="lineNum">   12043 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="12044"><span class="lineNum">   12044 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="12045"><span class="lineNum">   12045 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="12046"><span class="lineNum">   12046 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="12047"><span class="lineNum">   12047 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="12048"><span class="lineNum">   12048 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="12049"><span class="lineNum">   12049 </span>            :       // (STURWi GPR32:$Rt, GPR64sp:$Rn, 0)</a>
<a name="12050"><span class="lineNum">   12050 </span><span class="lineNoCov">          0 :       AsmString = &quot;stur $\x01, [$\x02]&quot;;</span></a>
<a name="12051"><span class="lineNum">   12051 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="12052"><span class="lineNum">   12052 </span>            :     }</a>
<a name="12053"><span class="lineNum">   12053 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="12054"><span class="lineNum">   12054 </span><span class="lineNoCov">          0 :   case AArch64_STURXi:</span></a>
<a name="12055"><span class="lineNum">   12055 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="12056"><span class="lineNum">   12056 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="12057"><span class="lineNum">   12057 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="12058"><span class="lineNum">   12058 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="12059"><span class="lineNum">   12059 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="12060"><span class="lineNum">   12060 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="12061"><span class="lineNum">   12061 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0) {</span></a>
<a name="12062"><span class="lineNum">   12062 </span>            :       // (STURXi GPR64:$Rt, GPR64sp:$Rn, 0)</a>
<a name="12063"><span class="lineNum">   12063 </span><span class="lineNoCov">          0 :       AsmString = &quot;stur $\x01, [$\x02]&quot;;</span></a>
<a name="12064"><span class="lineNum">   12064 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="12065"><span class="lineNum">   12065 </span>            :     }</a>
<a name="12066"><span class="lineNum">   12066 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="12067"><span class="lineNum">   12067 </span><span class="lineNoCov">          0 :   case AArch64_SUBSWri:</span></a>
<a name="12068"><span class="lineNum">   12068 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="12069"><span class="lineNum">   12069 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 0)) == AArch64_WZR &amp;&amp;</span></a>
<a name="12070"><span class="lineNum">   12070 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="12071"><span class="lineNum">   12071 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32spRegClassID, 1)) {</span></a>
<a name="12072"><span class="lineNum">   12072 </span>            :       // (SUBSWri WZR, GPR32sp:$src, addsub_shifted_imm32:$imm)</a>
<a name="12073"><span class="lineNum">   12073 </span><span class="lineNoCov">          0 :       AsmString = &quot;cmp $\x02, $\xFF\x03\x01&quot;;</span></a>
<a name="12074"><span class="lineNum">   12074 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="12075"><span class="lineNum">   12075 </span>            :     }</a>
<a name="12076"><span class="lineNum">   12076 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="12077"><span class="lineNum">   12077 </span><span class="lineNoCov">          0 :   case AArch64_SUBSWrs:</span></a>
<a name="12078"><span class="lineNum">   12078 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="12079"><span class="lineNum">   12079 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 0)) == AArch64_WZR &amp;&amp;</span></a>
<a name="12080"><span class="lineNum">   12080 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="12081"><span class="lineNum">   12081 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 1) &amp;&amp;</span></a>
<a name="12082"><span class="lineNum">   12082 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="12083"><span class="lineNum">   12083 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 2) &amp;&amp;</span></a>
<a name="12084"><span class="lineNum">   12084 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="12085"><span class="lineNum">   12085 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="12086"><span class="lineNum">   12086 </span>            :       // (SUBSWrs WZR, GPR32:$src1, GPR32:$src2, 0)</a>
<a name="12087"><span class="lineNum">   12087 </span><span class="lineNoCov">          0 :       AsmString = &quot;cmp $\x02, $\x03&quot;;</span></a>
<a name="12088"><span class="lineNum">   12088 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="12089"><span class="lineNum">   12089 </span>            :     }</a>
<a name="12090"><span class="lineNum">   12090 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="12091"><span class="lineNum">   12091 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 0)) == AArch64_WZR &amp;&amp;</span></a>
<a name="12092"><span class="lineNum">   12092 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="12093"><span class="lineNum">   12093 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 1) &amp;&amp;</span></a>
<a name="12094"><span class="lineNum">   12094 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="12095"><span class="lineNum">   12095 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 2)) {</span></a>
<a name="12096"><span class="lineNum">   12096 </span>            :       // (SUBSWrs WZR, GPR32:$src1, GPR32:$src2, arith_shift32:$sh)</a>
<a name="12097"><span class="lineNum">   12097 </span><span class="lineNoCov">          0 :       AsmString = &quot;cmp $\x02, $\x03$\xFF\x04\x02&quot;;</span></a>
<a name="12098"><span class="lineNum">   12098 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="12099"><span class="lineNum">   12099 </span>            :     }</a>
<a name="12100"><span class="lineNum">   12100 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="12101"><span class="lineNum">   12101 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="12102"><span class="lineNum">   12102 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="12103"><span class="lineNum">   12103 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 1)) == AArch64_WZR &amp;&amp;</span></a>
<a name="12104"><span class="lineNum">   12104 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="12105"><span class="lineNum">   12105 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 2) &amp;&amp;</span></a>
<a name="12106"><span class="lineNum">   12106 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="12107"><span class="lineNum">   12107 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="12108"><span class="lineNum">   12108 </span>            :       // (SUBSWrs GPR32:$dst, WZR, GPR32:$src, 0)</a>
<a name="12109"><span class="lineNum">   12109 </span><span class="lineNoCov">          0 :       AsmString = &quot;negs $\x01, $\x03&quot;;</span></a>
<a name="12110"><span class="lineNum">   12110 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="12111"><span class="lineNum">   12111 </span>            :     }</a>
<a name="12112"><span class="lineNum">   12112 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="12113"><span class="lineNum">   12113 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="12114"><span class="lineNum">   12114 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="12115"><span class="lineNum">   12115 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 1)) == AArch64_WZR &amp;&amp;</span></a>
<a name="12116"><span class="lineNum">   12116 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="12117"><span class="lineNum">   12117 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 2)) {</span></a>
<a name="12118"><span class="lineNum">   12118 </span>            :       // (SUBSWrs GPR32:$dst, WZR, GPR32:$src, arith_shift32:$shift)</a>
<a name="12119"><span class="lineNum">   12119 </span><span class="lineNoCov">          0 :       AsmString = &quot;negs $\x01, $\x03$\xFF\x04\x02&quot;;</span></a>
<a name="12120"><span class="lineNum">   12120 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="12121"><span class="lineNum">   12121 </span>            :     }</a>
<a name="12122"><span class="lineNum">   12122 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="12123"><span class="lineNum">   12123 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="12124"><span class="lineNum">   12124 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="12125"><span class="lineNum">   12125 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="12126"><span class="lineNum">   12126 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 1) &amp;&amp;</span></a>
<a name="12127"><span class="lineNum">   12127 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="12128"><span class="lineNum">   12128 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 2) &amp;&amp;</span></a>
<a name="12129"><span class="lineNum">   12129 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="12130"><span class="lineNum">   12130 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="12131"><span class="lineNum">   12131 </span>            :       // (SUBSWrs GPR32:$dst, GPR32:$src1, GPR32:$src2, 0)</a>
<a name="12132"><span class="lineNum">   12132 </span><span class="lineNoCov">          0 :       AsmString = &quot;subs $\x01, $\x02, $\x03&quot;;</span></a>
<a name="12133"><span class="lineNum">   12133 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="12134"><span class="lineNum">   12134 </span>            :     }</a>
<a name="12135"><span class="lineNum">   12135 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="12136"><span class="lineNum">   12136 </span><span class="lineNoCov">          0 :   case AArch64_SUBSWrx:</span></a>
<a name="12137"><span class="lineNum">   12137 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="12138"><span class="lineNum">   12138 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 0)) == AArch64_WZR &amp;&amp;</span></a>
<a name="12139"><span class="lineNum">   12139 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="12140"><span class="lineNum">   12140 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32sponlyRegClassID, 1) &amp;&amp;</span></a>
<a name="12141"><span class="lineNum">   12141 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="12142"><span class="lineNum">   12142 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 2) &amp;&amp;</span></a>
<a name="12143"><span class="lineNum">   12143 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="12144"><span class="lineNum">   12144 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 16) {</span></a>
<a name="12145"><span class="lineNum">   12145 </span>            :       // (SUBSWrx WZR, GPR32sponly:$src1, GPR32:$src2, 16)</a>
<a name="12146"><span class="lineNum">   12146 </span><span class="lineNoCov">          0 :       AsmString = &quot;cmp $\x02, $\x03&quot;;</span></a>
<a name="12147"><span class="lineNum">   12147 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="12148"><span class="lineNum">   12148 </span>            :     }</a>
<a name="12149"><span class="lineNum">   12149 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="12150"><span class="lineNum">   12150 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 0)) == AArch64_WZR &amp;&amp;</span></a>
<a name="12151"><span class="lineNum">   12151 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="12152"><span class="lineNum">   12152 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32spRegClassID, 1) &amp;&amp;</span></a>
<a name="12153"><span class="lineNum">   12153 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="12154"><span class="lineNum">   12154 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 2)) {</span></a>
<a name="12155"><span class="lineNum">   12155 </span>            :       // (SUBSWrx WZR, GPR32sp:$src1, GPR32:$src2, arith_extend:$sh)</a>
<a name="12156"><span class="lineNum">   12156 </span><span class="lineNoCov">          0 :       AsmString = &quot;cmp $\x02, $\x03$\xFF\x04\x03&quot;;</span></a>
<a name="12157"><span class="lineNum">   12157 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="12158"><span class="lineNum">   12158 </span>            :     }</a>
<a name="12159"><span class="lineNum">   12159 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="12160"><span class="lineNum">   12160 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="12161"><span class="lineNum">   12161 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="12162"><span class="lineNum">   12162 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="12163"><span class="lineNum">   12163 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32sponlyRegClassID, 1) &amp;&amp;</span></a>
<a name="12164"><span class="lineNum">   12164 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="12165"><span class="lineNum">   12165 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 2) &amp;&amp;</span></a>
<a name="12166"><span class="lineNum">   12166 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="12167"><span class="lineNum">   12167 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 16) {</span></a>
<a name="12168"><span class="lineNum">   12168 </span>            :       // (SUBSWrx GPR32:$dst, GPR32sponly:$src1, GPR32:$src2, 16)</a>
<a name="12169"><span class="lineNum">   12169 </span><span class="lineNoCov">          0 :       AsmString = &quot;subs $\x01, $\x02, $\x03&quot;;</span></a>
<a name="12170"><span class="lineNum">   12170 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="12171"><span class="lineNum">   12171 </span>            :     }</a>
<a name="12172"><span class="lineNum">   12172 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="12173"><span class="lineNum">   12173 </span><span class="lineNoCov">          0 :   case AArch64_SUBSXri:</span></a>
<a name="12174"><span class="lineNum">   12174 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="12175"><span class="lineNum">   12175 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 0)) == AArch64_XZR &amp;&amp;</span></a>
<a name="12176"><span class="lineNum">   12176 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="12177"><span class="lineNum">   12177 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1)) {</span></a>
<a name="12178"><span class="lineNum">   12178 </span>            :       // (SUBSXri XZR, GPR64sp:$src, addsub_shifted_imm64:$imm)</a>
<a name="12179"><span class="lineNum">   12179 </span><span class="lineNoCov">          0 :       AsmString = &quot;cmp $\x02, $\xFF\x03\x01&quot;;</span></a>
<a name="12180"><span class="lineNum">   12180 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="12181"><span class="lineNum">   12181 </span>            :     }</a>
<a name="12182"><span class="lineNum">   12182 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="12183"><span class="lineNum">   12183 </span><span class="lineNoCov">          0 :   case AArch64_SUBSXrs:</span></a>
<a name="12184"><span class="lineNum">   12184 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="12185"><span class="lineNum">   12185 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 0)) == AArch64_XZR &amp;&amp;</span></a>
<a name="12186"><span class="lineNum">   12186 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="12187"><span class="lineNum">   12187 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 1) &amp;&amp;</span></a>
<a name="12188"><span class="lineNum">   12188 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="12189"><span class="lineNum">   12189 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2) &amp;&amp;</span></a>
<a name="12190"><span class="lineNum">   12190 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="12191"><span class="lineNum">   12191 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="12192"><span class="lineNum">   12192 </span>            :       // (SUBSXrs XZR, GPR64:$src1, GPR64:$src2, 0)</a>
<a name="12193"><span class="lineNum">   12193 </span><span class="lineNoCov">          0 :       AsmString = &quot;cmp $\x02, $\x03&quot;;</span></a>
<a name="12194"><span class="lineNum">   12194 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="12195"><span class="lineNum">   12195 </span>            :     }</a>
<a name="12196"><span class="lineNum">   12196 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="12197"><span class="lineNum">   12197 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 0)) == AArch64_XZR &amp;&amp;</span></a>
<a name="12198"><span class="lineNum">   12198 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="12199"><span class="lineNum">   12199 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 1) &amp;&amp;</span></a>
<a name="12200"><span class="lineNum">   12200 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="12201"><span class="lineNum">   12201 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2)) {</span></a>
<a name="12202"><span class="lineNum">   12202 </span>            :       // (SUBSXrs XZR, GPR64:$src1, GPR64:$src2, arith_shift64:$sh)</a>
<a name="12203"><span class="lineNum">   12203 </span><span class="lineNoCov">          0 :       AsmString = &quot;cmp $\x02, $\x03$\xFF\x04\x02&quot;;</span></a>
<a name="12204"><span class="lineNum">   12204 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="12205"><span class="lineNum">   12205 </span>            :     }</a>
<a name="12206"><span class="lineNum">   12206 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="12207"><span class="lineNum">   12207 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="12208"><span class="lineNum">   12208 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="12209"><span class="lineNum">   12209 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 1)) == AArch64_XZR &amp;&amp;</span></a>
<a name="12210"><span class="lineNum">   12210 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="12211"><span class="lineNum">   12211 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2) &amp;&amp;</span></a>
<a name="12212"><span class="lineNum">   12212 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="12213"><span class="lineNum">   12213 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="12214"><span class="lineNum">   12214 </span>            :       // (SUBSXrs GPR64:$dst, XZR, GPR64:$src, 0)</a>
<a name="12215"><span class="lineNum">   12215 </span><span class="lineNoCov">          0 :       AsmString = &quot;negs $\x01, $\x03&quot;;</span></a>
<a name="12216"><span class="lineNum">   12216 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="12217"><span class="lineNum">   12217 </span>            :     }</a>
<a name="12218"><span class="lineNum">   12218 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="12219"><span class="lineNum">   12219 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="12220"><span class="lineNum">   12220 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="12221"><span class="lineNum">   12221 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 1)) == AArch64_XZR &amp;&amp;</span></a>
<a name="12222"><span class="lineNum">   12222 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="12223"><span class="lineNum">   12223 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2)) {</span></a>
<a name="12224"><span class="lineNum">   12224 </span>            :       // (SUBSXrs GPR64:$dst, XZR, GPR64:$src, arith_shift64:$shift)</a>
<a name="12225"><span class="lineNum">   12225 </span><span class="lineNoCov">          0 :       AsmString = &quot;negs $\x01, $\x03$\xFF\x04\x02&quot;;</span></a>
<a name="12226"><span class="lineNum">   12226 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="12227"><span class="lineNum">   12227 </span>            :     }</a>
<a name="12228"><span class="lineNum">   12228 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="12229"><span class="lineNum">   12229 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="12230"><span class="lineNum">   12230 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="12231"><span class="lineNum">   12231 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="12232"><span class="lineNum">   12232 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 1) &amp;&amp;</span></a>
<a name="12233"><span class="lineNum">   12233 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="12234"><span class="lineNum">   12234 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2) &amp;&amp;</span></a>
<a name="12235"><span class="lineNum">   12235 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="12236"><span class="lineNum">   12236 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="12237"><span class="lineNum">   12237 </span>            :       // (SUBSXrs GPR64:$dst, GPR64:$src1, GPR64:$src2, 0)</a>
<a name="12238"><span class="lineNum">   12238 </span><span class="lineNoCov">          0 :       AsmString = &quot;subs $\x01, $\x02, $\x03&quot;;</span></a>
<a name="12239"><span class="lineNum">   12239 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="12240"><span class="lineNum">   12240 </span>            :     }</a>
<a name="12241"><span class="lineNum">   12241 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="12242"><span class="lineNum">   12242 </span><span class="lineNoCov">          0 :   case AArch64_SUBSXrx:</span></a>
<a name="12243"><span class="lineNum">   12243 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="12244"><span class="lineNum">   12244 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 0)) == AArch64_XZR &amp;&amp;</span></a>
<a name="12245"><span class="lineNum">   12245 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="12246"><span class="lineNum">   12246 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="12247"><span class="lineNum">   12247 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="12248"><span class="lineNum">   12248 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 2)) {</span></a>
<a name="12249"><span class="lineNum">   12249 </span>            :       // (SUBSXrx XZR, GPR64sp:$src1, GPR32:$src2, arith_extend:$sh)</a>
<a name="12250"><span class="lineNum">   12250 </span><span class="lineNoCov">          0 :       AsmString = &quot;cmp $\x02, $\x03$\xFF\x04\x03&quot;;</span></a>
<a name="12251"><span class="lineNum">   12251 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="12252"><span class="lineNum">   12252 </span>            :     }</a>
<a name="12253"><span class="lineNum">   12253 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="12254"><span class="lineNum">   12254 </span><span class="lineNoCov">          0 :   case AArch64_SUBSXrx64:</span></a>
<a name="12255"><span class="lineNum">   12255 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="12256"><span class="lineNum">   12256 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 0)) == AArch64_XZR &amp;&amp;</span></a>
<a name="12257"><span class="lineNum">   12257 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="12258"><span class="lineNum">   12258 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64sponlyRegClassID, 1) &amp;&amp;</span></a>
<a name="12259"><span class="lineNum">   12259 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="12260"><span class="lineNum">   12260 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2) &amp;&amp;</span></a>
<a name="12261"><span class="lineNum">   12261 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="12262"><span class="lineNum">   12262 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 24) {</span></a>
<a name="12263"><span class="lineNum">   12263 </span>            :       // (SUBSXrx64 XZR, GPR64sponly:$src1, GPR64:$src2, 24)</a>
<a name="12264"><span class="lineNum">   12264 </span><span class="lineNoCov">          0 :       AsmString = &quot;cmp $\x02, $\x03&quot;;</span></a>
<a name="12265"><span class="lineNum">   12265 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="12266"><span class="lineNum">   12266 </span>            :     }</a>
<a name="12267"><span class="lineNum">   12267 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="12268"><span class="lineNum">   12268 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 0)) == AArch64_XZR &amp;&amp;</span></a>
<a name="12269"><span class="lineNum">   12269 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="12270"><span class="lineNum">   12270 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="12271"><span class="lineNum">   12271 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="12272"><span class="lineNum">   12272 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2)) {</span></a>
<a name="12273"><span class="lineNum">   12273 </span>            :       // (SUBSXrx64 XZR, GPR64sp:$src1, GPR64:$src2, arith_extendlsl64:$sh)</a>
<a name="12274"><span class="lineNum">   12274 </span><span class="lineNoCov">          0 :       AsmString = &quot;cmp $\x02, $\x03$\xFF\x04\x03&quot;;</span></a>
<a name="12275"><span class="lineNum">   12275 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="12276"><span class="lineNum">   12276 </span>            :     }</a>
<a name="12277"><span class="lineNum">   12277 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="12278"><span class="lineNum">   12278 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="12279"><span class="lineNum">   12279 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="12280"><span class="lineNum">   12280 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="12281"><span class="lineNum">   12281 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64sponlyRegClassID, 1) &amp;&amp;</span></a>
<a name="12282"><span class="lineNum">   12282 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="12283"><span class="lineNum">   12283 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2) &amp;&amp;</span></a>
<a name="12284"><span class="lineNum">   12284 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="12285"><span class="lineNum">   12285 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 24) {</span></a>
<a name="12286"><span class="lineNum">   12286 </span>            :       // (SUBSXrx64 GPR64:$dst, GPR64sponly:$src1, GPR64:$src2, 24)</a>
<a name="12287"><span class="lineNum">   12287 </span><span class="lineNoCov">          0 :       AsmString = &quot;subs $\x01, $\x02, $\x03&quot;;</span></a>
<a name="12288"><span class="lineNum">   12288 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="12289"><span class="lineNum">   12289 </span>            :     }</a>
<a name="12290"><span class="lineNum">   12290 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="12291"><span class="lineNum">   12291 </span><span class="lineNoCov">          0 :   case AArch64_SUBWrs:</span></a>
<a name="12292"><span class="lineNum">   12292 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="12293"><span class="lineNum">   12293 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="12294"><span class="lineNum">   12294 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="12295"><span class="lineNum">   12295 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 1)) == AArch64_WZR &amp;&amp;</span></a>
<a name="12296"><span class="lineNum">   12296 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="12297"><span class="lineNum">   12297 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 2) &amp;&amp;</span></a>
<a name="12298"><span class="lineNum">   12298 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="12299"><span class="lineNum">   12299 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="12300"><span class="lineNum">   12300 </span>            :       // (SUBWrs GPR32:$dst, WZR, GPR32:$src, 0)</a>
<a name="12301"><span class="lineNum">   12301 </span><span class="lineNoCov">          0 :       AsmString = &quot;neg $\x01, $\x03&quot;;</span></a>
<a name="12302"><span class="lineNum">   12302 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="12303"><span class="lineNum">   12303 </span>            :     }</a>
<a name="12304"><span class="lineNum">   12304 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="12305"><span class="lineNum">   12305 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="12306"><span class="lineNum">   12306 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="12307"><span class="lineNum">   12307 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 1)) == AArch64_WZR &amp;&amp;</span></a>
<a name="12308"><span class="lineNum">   12308 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="12309"><span class="lineNum">   12309 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 2)) {</span></a>
<a name="12310"><span class="lineNum">   12310 </span>            :       // (SUBWrs GPR32:$dst, WZR, GPR32:$src, arith_shift32:$shift)</a>
<a name="12311"><span class="lineNum">   12311 </span><span class="lineNoCov">          0 :       AsmString = &quot;neg $\x01, $\x03$\xFF\x04\x02&quot;;</span></a>
<a name="12312"><span class="lineNum">   12312 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="12313"><span class="lineNum">   12313 </span>            :     }</a>
<a name="12314"><span class="lineNum">   12314 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="12315"><span class="lineNum">   12315 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="12316"><span class="lineNum">   12316 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="12317"><span class="lineNum">   12317 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="12318"><span class="lineNum">   12318 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 1) &amp;&amp;</span></a>
<a name="12319"><span class="lineNum">   12319 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="12320"><span class="lineNum">   12320 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 2) &amp;&amp;</span></a>
<a name="12321"><span class="lineNum">   12321 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="12322"><span class="lineNum">   12322 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="12323"><span class="lineNum">   12323 </span>            :       // (SUBWrs GPR32:$dst, GPR32:$src1, GPR32:$src2, 0)</a>
<a name="12324"><span class="lineNum">   12324 </span><span class="lineNoCov">          0 :       AsmString = &quot;sub $\x01, $\x02, $\x03&quot;;</span></a>
<a name="12325"><span class="lineNum">   12325 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="12326"><span class="lineNum">   12326 </span>            :     }</a>
<a name="12327"><span class="lineNum">   12327 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="12328"><span class="lineNum">   12328 </span><span class="lineNoCov">          0 :   case AArch64_SUBWrx:</span></a>
<a name="12329"><span class="lineNum">   12329 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="12330"><span class="lineNum">   12330 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="12331"><span class="lineNum">   12331 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32sponlyRegClassID, 0) &amp;&amp;</span></a>
<a name="12332"><span class="lineNum">   12332 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="12333"><span class="lineNum">   12333 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32spRegClassID, 1) &amp;&amp;</span></a>
<a name="12334"><span class="lineNum">   12334 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="12335"><span class="lineNum">   12335 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 2) &amp;&amp;</span></a>
<a name="12336"><span class="lineNum">   12336 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="12337"><span class="lineNum">   12337 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 16) {</span></a>
<a name="12338"><span class="lineNum">   12338 </span>            :       // (SUBWrx GPR32sponly:$dst, GPR32sp:$src1, GPR32:$src2, 16)</a>
<a name="12339"><span class="lineNum">   12339 </span><span class="lineNoCov">          0 :       AsmString = &quot;sub $\x01, $\x02, $\x03&quot;;</span></a>
<a name="12340"><span class="lineNum">   12340 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="12341"><span class="lineNum">   12341 </span>            :     }</a>
<a name="12342"><span class="lineNum">   12342 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="12343"><span class="lineNum">   12343 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="12344"><span class="lineNum">   12344 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32spRegClassID, 0) &amp;&amp;</span></a>
<a name="12345"><span class="lineNum">   12345 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="12346"><span class="lineNum">   12346 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32sponlyRegClassID, 1) &amp;&amp;</span></a>
<a name="12347"><span class="lineNum">   12347 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="12348"><span class="lineNum">   12348 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 2) &amp;&amp;</span></a>
<a name="12349"><span class="lineNum">   12349 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="12350"><span class="lineNum">   12350 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 16) {</span></a>
<a name="12351"><span class="lineNum">   12351 </span>            :       // (SUBWrx GPR32sp:$dst, GPR32sponly:$src1, GPR32:$src2, 16)</a>
<a name="12352"><span class="lineNum">   12352 </span><span class="lineNoCov">          0 :       AsmString = &quot;sub $\x01, $\x02, $\x03&quot;;</span></a>
<a name="12353"><span class="lineNum">   12353 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="12354"><span class="lineNum">   12354 </span>            :     }</a>
<a name="12355"><span class="lineNum">   12355 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="12356"><span class="lineNum">   12356 </span><span class="lineNoCov">          0 :   case AArch64_SUBXrs:</span></a>
<a name="12357"><span class="lineNum">   12357 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="12358"><span class="lineNum">   12358 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="12359"><span class="lineNum">   12359 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="12360"><span class="lineNum">   12360 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 1)) == AArch64_XZR &amp;&amp;</span></a>
<a name="12361"><span class="lineNum">   12361 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="12362"><span class="lineNum">   12362 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2) &amp;&amp;</span></a>
<a name="12363"><span class="lineNum">   12363 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="12364"><span class="lineNum">   12364 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="12365"><span class="lineNum">   12365 </span>            :       // (SUBXrs GPR64:$dst, XZR, GPR64:$src, 0)</a>
<a name="12366"><span class="lineNum">   12366 </span><span class="lineNoCov">          0 :       AsmString = &quot;neg $\x01, $\x03&quot;;</span></a>
<a name="12367"><span class="lineNum">   12367 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="12368"><span class="lineNum">   12368 </span>            :     }</a>
<a name="12369"><span class="lineNum">   12369 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="12370"><span class="lineNum">   12370 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="12371"><span class="lineNum">   12371 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="12372"><span class="lineNum">   12372 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 1)) == AArch64_XZR &amp;&amp;</span></a>
<a name="12373"><span class="lineNum">   12373 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="12374"><span class="lineNum">   12374 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2)) {</span></a>
<a name="12375"><span class="lineNum">   12375 </span>            :       // (SUBXrs GPR64:$dst, XZR, GPR64:$src, arith_shift64:$shift)</a>
<a name="12376"><span class="lineNum">   12376 </span><span class="lineNoCov">          0 :       AsmString = &quot;neg $\x01, $\x03$\xFF\x04\x02&quot;;</span></a>
<a name="12377"><span class="lineNum">   12377 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="12378"><span class="lineNum">   12378 </span>            :     }</a>
<a name="12379"><span class="lineNum">   12379 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="12380"><span class="lineNum">   12380 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="12381"><span class="lineNum">   12381 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="12382"><span class="lineNum">   12382 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="12383"><span class="lineNum">   12383 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 1) &amp;&amp;</span></a>
<a name="12384"><span class="lineNum">   12384 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="12385"><span class="lineNum">   12385 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2) &amp;&amp;</span></a>
<a name="12386"><span class="lineNum">   12386 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="12387"><span class="lineNum">   12387 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 0) {</span></a>
<a name="12388"><span class="lineNum">   12388 </span>            :       // (SUBXrs GPR64:$dst, GPR64:$src1, GPR64:$src2, 0)</a>
<a name="12389"><span class="lineNum">   12389 </span><span class="lineNoCov">          0 :       AsmString = &quot;sub $\x01, $\x02, $\x03&quot;;</span></a>
<a name="12390"><span class="lineNum">   12390 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="12391"><span class="lineNum">   12391 </span>            :     }</a>
<a name="12392"><span class="lineNum">   12392 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="12393"><span class="lineNum">   12393 </span><span class="lineNoCov">          0 :   case AArch64_SUBXrx64:</span></a>
<a name="12394"><span class="lineNum">   12394 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="12395"><span class="lineNum">   12395 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="12396"><span class="lineNum">   12396 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64sponlyRegClassID, 0) &amp;&amp;</span></a>
<a name="12397"><span class="lineNum">   12397 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="12398"><span class="lineNum">   12398 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 1) &amp;&amp;</span></a>
<a name="12399"><span class="lineNum">   12399 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="12400"><span class="lineNum">   12400 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2) &amp;&amp;</span></a>
<a name="12401"><span class="lineNum">   12401 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="12402"><span class="lineNum">   12402 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 24) {</span></a>
<a name="12403"><span class="lineNum">   12403 </span>            :       // (SUBXrx64 GPR64sponly:$dst, GPR64sp:$src1, GPR64:$src2, 24)</a>
<a name="12404"><span class="lineNum">   12404 </span><span class="lineNoCov">          0 :       AsmString = &quot;sub $\x01, $\x02, $\x03&quot;;</span></a>
<a name="12405"><span class="lineNum">   12405 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="12406"><span class="lineNum">   12406 </span>            :     }</a>
<a name="12407"><span class="lineNum">   12407 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="12408"><span class="lineNum">   12408 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="12409"><span class="lineNum">   12409 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64spRegClassID, 0) &amp;&amp;</span></a>
<a name="12410"><span class="lineNum">   12410 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="12411"><span class="lineNum">   12411 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64sponlyRegClassID, 1) &amp;&amp;</span></a>
<a name="12412"><span class="lineNum">   12412 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="12413"><span class="lineNum">   12413 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 2) &amp;&amp;</span></a>
<a name="12414"><span class="lineNum">   12414 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="12415"><span class="lineNum">   12415 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 24) {</span></a>
<a name="12416"><span class="lineNum">   12416 </span>            :       // (SUBXrx64 GPR64sp:$dst, GPR64sponly:$src1, GPR64:$src2, 24)</a>
<a name="12417"><span class="lineNum">   12417 </span><span class="lineNoCov">          0 :       AsmString = &quot;sub $\x01, $\x02, $\x03&quot;;</span></a>
<a name="12418"><span class="lineNum">   12418 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="12419"><span class="lineNum">   12419 </span>            :     }</a>
<a name="12420"><span class="lineNum">   12420 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="12421"><span class="lineNum">   12421 </span><span class="lineNoCov">          0 :   case AArch64_SYSxt:</span></a>
<a name="12422"><span class="lineNum">   12422 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 5 &amp;&amp;</span></a>
<a name="12423"><span class="lineNum">   12423 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 4)) == AArch64_XZR) {</span></a>
<a name="12424"><span class="lineNum">   12424 </span>            :       // (SYSxt imm0_7:$op1, sys_cr_op:$Cn, sys_cr_op:$Cm, imm0_7:$op2, XZR)</a>
<a name="12425"><span class="lineNum">   12425 </span><span class="lineNoCov">          0 :       AsmString = &quot;sys $\x01, $\xFF\x02\x17, $\xFF\x03\x17, $\x04&quot;;</span></a>
<a name="12426"><span class="lineNum">   12426 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="12427"><span class="lineNum">   12427 </span>            :     }</a>
<a name="12428"><span class="lineNum">   12428 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="12429"><span class="lineNum">   12429 </span><span class="lineNoCov">          0 :   case AArch64_UBFMWri:</span></a>
<a name="12430"><span class="lineNum">   12430 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="12431"><span class="lineNum">   12431 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="12432"><span class="lineNum">   12432 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="12433"><span class="lineNum">   12433 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="12434"><span class="lineNum">   12434 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 1) &amp;&amp;</span></a>
<a name="12435"><span class="lineNum">   12435 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="12436"><span class="lineNum">   12436 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 31) {</span></a>
<a name="12437"><span class="lineNum">   12437 </span>            :       // (UBFMWri GPR32:$dst, GPR32:$src, imm0_31:$shift, 31)</a>
<a name="12438"><span class="lineNum">   12438 </span><span class="lineNoCov">          0 :       AsmString = &quot;lsr $\x01, $\x02, $\x03&quot;;</span></a>
<a name="12439"><span class="lineNum">   12439 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="12440"><span class="lineNum">   12440 </span>            :     }</a>
<a name="12441"><span class="lineNum">   12441 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="12442"><span class="lineNum">   12442 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="12443"><span class="lineNum">   12443 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="12444"><span class="lineNum">   12444 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="12445"><span class="lineNum">   12445 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 1) &amp;&amp;</span></a>
<a name="12446"><span class="lineNum">   12446 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="12447"><span class="lineNum">   12447 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0 &amp;&amp;</span></a>
<a name="12448"><span class="lineNum">   12448 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="12449"><span class="lineNum">   12449 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 7) {</span></a>
<a name="12450"><span class="lineNum">   12450 </span>            :       // (UBFMWri GPR32:$dst, GPR32:$src, 0, 7)</a>
<a name="12451"><span class="lineNum">   12451 </span><span class="lineNoCov">          0 :       AsmString = &quot;uxtb $\x01, $\x02&quot;;</span></a>
<a name="12452"><span class="lineNum">   12452 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="12453"><span class="lineNum">   12453 </span>            :     }</a>
<a name="12454"><span class="lineNum">   12454 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="12455"><span class="lineNum">   12455 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="12456"><span class="lineNum">   12456 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="12457"><span class="lineNum">   12457 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="12458"><span class="lineNum">   12458 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 1) &amp;&amp;</span></a>
<a name="12459"><span class="lineNum">   12459 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="12460"><span class="lineNum">   12460 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0 &amp;&amp;</span></a>
<a name="12461"><span class="lineNum">   12461 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="12462"><span class="lineNum">   12462 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 15) {</span></a>
<a name="12463"><span class="lineNum">   12463 </span>            :       // (UBFMWri GPR32:$dst, GPR32:$src, 0, 15)</a>
<a name="12464"><span class="lineNum">   12464 </span><span class="lineNoCov">          0 :       AsmString = &quot;uxth $\x01, $\x02&quot;;</span></a>
<a name="12465"><span class="lineNum">   12465 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="12466"><span class="lineNum">   12466 </span>            :     }</a>
<a name="12467"><span class="lineNum">   12467 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="12468"><span class="lineNum">   12468 </span><span class="lineNoCov">          0 :   case AArch64_UBFMXri:</span></a>
<a name="12469"><span class="lineNum">   12469 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="12470"><span class="lineNum">   12470 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="12471"><span class="lineNum">   12471 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="12472"><span class="lineNum">   12472 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="12473"><span class="lineNum">   12473 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 1) &amp;&amp;</span></a>
<a name="12474"><span class="lineNum">   12474 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="12475"><span class="lineNum">   12475 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 63) {</span></a>
<a name="12476"><span class="lineNum">   12476 </span>            :       // (UBFMXri GPR64:$dst, GPR64:$src, imm0_63:$shift, 63)</a>
<a name="12477"><span class="lineNum">   12477 </span><span class="lineNoCov">          0 :       AsmString = &quot;lsr $\x01, $\x02, $\x03&quot;;</span></a>
<a name="12478"><span class="lineNum">   12478 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="12479"><span class="lineNum">   12479 </span>            :     }</a>
<a name="12480"><span class="lineNum">   12480 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="12481"><span class="lineNum">   12481 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="12482"><span class="lineNum">   12482 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="12483"><span class="lineNum">   12483 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="12484"><span class="lineNum">   12484 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 1) &amp;&amp;</span></a>
<a name="12485"><span class="lineNum">   12485 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="12486"><span class="lineNum">   12486 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0 &amp;&amp;</span></a>
<a name="12487"><span class="lineNum">   12487 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="12488"><span class="lineNum">   12488 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 7) {</span></a>
<a name="12489"><span class="lineNum">   12489 </span>            :       // (UBFMXri GPR64:$dst, GPR64:$src, 0, 7)</a>
<a name="12490"><span class="lineNum">   12490 </span><span class="lineNoCov">          0 :       AsmString = &quot;uxtb $\x01, $\x02&quot;;</span></a>
<a name="12491"><span class="lineNum">   12491 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="12492"><span class="lineNum">   12492 </span>            :     }</a>
<a name="12493"><span class="lineNum">   12493 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="12494"><span class="lineNum">   12494 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="12495"><span class="lineNum">   12495 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="12496"><span class="lineNum">   12496 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="12497"><span class="lineNum">   12497 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 1) &amp;&amp;</span></a>
<a name="12498"><span class="lineNum">   12498 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="12499"><span class="lineNum">   12499 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0 &amp;&amp;</span></a>
<a name="12500"><span class="lineNum">   12500 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="12501"><span class="lineNum">   12501 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 15) {</span></a>
<a name="12502"><span class="lineNum">   12502 </span>            :       // (UBFMXri GPR64:$dst, GPR64:$src, 0, 15)</a>
<a name="12503"><span class="lineNum">   12503 </span><span class="lineNoCov">          0 :       AsmString = &quot;uxth $\x01, $\x02&quot;;</span></a>
<a name="12504"><span class="lineNum">   12504 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="12505"><span class="lineNum">   12505 </span>            :     }</a>
<a name="12506"><span class="lineNum">   12506 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="12507"><span class="lineNum">   12507 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="12508"><span class="lineNum">   12508 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="12509"><span class="lineNum">   12509 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="12510"><span class="lineNum">   12510 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 1) &amp;&amp;</span></a>
<a name="12511"><span class="lineNum">   12511 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="12512"><span class="lineNum">   12512 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 2)) == 0 &amp;&amp;</span></a>
<a name="12513"><span class="lineNum">   12513 </span><span class="lineNoCov">          0 :         MCOperand_isImm(MCInst_getOperand(MI, 3)) &amp;&amp;</span></a>
<a name="12514"><span class="lineNum">   12514 </span><span class="lineNoCov">          0 :         MCOperand_getImm(MCInst_getOperand(MI, 3)) == 31) {</span></a>
<a name="12515"><span class="lineNum">   12515 </span>            :       // (UBFMXri GPR64:$dst, GPR64:$src, 0, 31)</a>
<a name="12516"><span class="lineNum">   12516 </span><span class="lineNoCov">          0 :       AsmString = &quot;uxtw $\x01, $\x02&quot;;</span></a>
<a name="12517"><span class="lineNum">   12517 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="12518"><span class="lineNum">   12518 </span>            :     }</a>
<a name="12519"><span class="lineNum">   12519 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="12520"><span class="lineNum">   12520 </span><span class="lineNoCov">          0 :   case AArch64_UMADDLrrr:</span></a>
<a name="12521"><span class="lineNum">   12521 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="12522"><span class="lineNum">   12522 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="12523"><span class="lineNum">   12523 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="12524"><span class="lineNum">   12524 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="12525"><span class="lineNum">   12525 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 1) &amp;&amp;</span></a>
<a name="12526"><span class="lineNum">   12526 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="12527"><span class="lineNum">   12527 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 2) &amp;&amp;</span></a>
<a name="12528"><span class="lineNum">   12528 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 3)) == AArch64_XZR) {</span></a>
<a name="12529"><span class="lineNum">   12529 </span>            :       // (UMADDLrrr GPR64:$dst, GPR32:$src1, GPR32:$src2, XZR)</a>
<a name="12530"><span class="lineNum">   12530 </span><span class="lineNoCov">          0 :       AsmString = &quot;umull $\x01, $\x02, $\x03&quot;;</span></a>
<a name="12531"><span class="lineNum">   12531 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="12532"><span class="lineNum">   12532 </span>            :     }</a>
<a name="12533"><span class="lineNum">   12533 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="12534"><span class="lineNum">   12534 </span><span class="lineNoCov">          0 :   case AArch64_UMOVvi32:</span></a>
<a name="12535"><span class="lineNum">   12535 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="12536"><span class="lineNum">   12536 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="12537"><span class="lineNum">   12537 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 0) &amp;&amp;</span></a>
<a name="12538"><span class="lineNum">   12538 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="12539"><span class="lineNum">   12539 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR128RegClassID, 1)) {</span></a>
<a name="12540"><span class="lineNum">   12540 </span>            :       // (UMOVvi32 GPR32:$dst, V128:$src, VectorIndexS:$idx)</a>
<a name="12541"><span class="lineNum">   12541 </span><span class="lineNoCov">          0 :       AsmString = &quot;mov     $\x01, $\xFF\x02\x06.s$\xFF\x03\x09&quot;;</span></a>
<a name="12542"><span class="lineNum">   12542 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="12543"><span class="lineNum">   12543 </span>            :     }</a>
<a name="12544"><span class="lineNum">   12544 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="12545"><span class="lineNum">   12545 </span><span class="lineNoCov">          0 :   case AArch64_UMOVvi64:</span></a>
<a name="12546"><span class="lineNum">   12546 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 3 &amp;&amp;</span></a>
<a name="12547"><span class="lineNum">   12547 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="12548"><span class="lineNum">   12548 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="12549"><span class="lineNum">   12549 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="12550"><span class="lineNum">   12550 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_FPR128RegClassID, 1)) {</span></a>
<a name="12551"><span class="lineNum">   12551 </span>            :       // (UMOVvi64 GPR64:$dst, V128:$src, VectorIndexD:$idx)</a>
<a name="12552"><span class="lineNum">   12552 </span><span class="lineNoCov">          0 :       AsmString = &quot;mov     $\x01, $\xFF\x02\x06.d$\xFF\x03\x09&quot;;</span></a>
<a name="12553"><span class="lineNum">   12553 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="12554"><span class="lineNum">   12554 </span>            :     }</a>
<a name="12555"><span class="lineNum">   12555 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="12556"><span class="lineNum">   12556 </span><span class="lineNoCov">          0 :   case AArch64_UMSUBLrrr:</span></a>
<a name="12557"><span class="lineNum">   12557 </span><span class="lineNoCov">          0 :     if (MCInst_getNumOperands(MI) == 4 &amp;&amp;</span></a>
<a name="12558"><span class="lineNum">   12558 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 0)) &amp;&amp;</span></a>
<a name="12559"><span class="lineNum">   12559 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR64RegClassID, 0) &amp;&amp;</span></a>
<a name="12560"><span class="lineNum">   12560 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 1)) &amp;&amp;</span></a>
<a name="12561"><span class="lineNum">   12561 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 1) &amp;&amp;</span></a>
<a name="12562"><span class="lineNum">   12562 </span><span class="lineNoCov">          0 :         MCOperand_isReg(MCInst_getOperand(MI, 2)) &amp;&amp;</span></a>
<a name="12563"><span class="lineNum">   12563 </span><span class="lineNoCov">          0 :         GETREGCLASS_CONTAIN(AArch64_GPR32RegClassID, 2) &amp;&amp;</span></a>
<a name="12564"><span class="lineNum">   12564 </span><span class="lineNoCov">          0 :         MCOperand_getReg(MCInst_getOperand(MI, 3)) == AArch64_XZR) {</span></a>
<a name="12565"><span class="lineNum">   12565 </span>            :       // (UMSUBLrrr GPR64:$dst, GPR32:$src1, GPR32:$src2, XZR)</a>
<a name="12566"><span class="lineNum">   12566 </span><span class="lineNoCov">          0 :       AsmString = &quot;umnegl $\x01, $\x02, $\x03&quot;;</span></a>
<a name="12567"><span class="lineNum">   12567 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="12568"><span class="lineNum">   12568 </span>            :     }</a>
<a name="12569"><span class="lineNum">   12569 </span><span class="lineNoCov">          0 :     return NULL;</span></a>
<a name="12570"><span class="lineNum">   12570 </span>            :   }</a>
<a name="12571"><span class="lineNum">   12571 </span>            : </a>
<a name="12572"><span class="lineNum">   12572 </span><span class="lineNoCov">          0 :   tmp = cs_strdup(AsmString);</span></a>
<a name="12573"><span class="lineNum">   12573 </span><span class="lineNoCov">          0 :   AsmMnem = tmp;</span></a>
<a name="12574"><span class="lineNum">   12574 </span><span class="lineNoCov">          0 :   for(AsmOps = tmp; *AsmOps; AsmOps++) {</span></a>
<a name="12575"><span class="lineNum">   12575 </span><span class="lineNoCov">          0 :     if (*AsmOps == ' ' || *AsmOps == '\t') {</span></a>
<a name="12576"><span class="lineNum">   12576 </span><span class="lineNoCov">          0 :       *AsmOps = '\0';</span></a>
<a name="12577"><span class="lineNum">   12577 </span><span class="lineNoCov">          0 :       AsmOps++;</span></a>
<a name="12578"><span class="lineNum">   12578 </span><span class="lineNoCov">          0 :       break;</span></a>
<a name="12579"><span class="lineNum">   12579 </span>            :     }</a>
<a name="12580"><span class="lineNum">   12580 </span>            :   }</a>
<a name="12581"><span class="lineNum">   12581 </span><span class="lineNoCov">          0 :   SStream_concat0(OS, AsmMnem);</span></a>
<a name="12582"><span class="lineNum">   12582 </span><span class="lineNoCov">          0 :   if (*AsmOps) {</span></a>
<a name="12583"><span class="lineNum">   12583 </span><span class="lineNoCov">          0 :     SStream_concat0(OS, &quot;\t&quot;);</span></a>
<a name="12584"><span class="lineNum">   12584 </span><span class="lineNoCov">          0 :     for (c = AsmOps; *c; c++) {</span></a>
<a name="12585"><span class="lineNum">   12585 </span><span class="lineNoCov">          0 :       if (*c == '[') {</span></a>
<a name="12586"><span class="lineNum">   12586 </span><span class="lineNoCov">          0 :         SStream_concat0(OS, &quot;[&quot;);</span></a>
<a name="12587"><span class="lineNum">   12587 </span><span class="lineNoCov">          0 :         set_mem_access(MI, true);</span></a>
<a name="12588"><span class="lineNum">   12588 </span>            :       }</a>
<a name="12589"><span class="lineNum">   12589 </span><span class="lineNoCov">          0 :       else if (*c == ']') {</span></a>
<a name="12590"><span class="lineNum">   12590 </span><span class="lineNoCov">          0 :         SStream_concat0(OS, &quot;]&quot;);</span></a>
<a name="12591"><span class="lineNum">   12591 </span><span class="lineNoCov">          0 :         set_mem_access(MI, false);</span></a>
<a name="12592"><span class="lineNum">   12592 </span>            :       }</a>
<a name="12593"><span class="lineNum">   12593 </span><span class="lineNoCov">          0 :       else if (*c == '$') {</span></a>
<a name="12594"><span class="lineNum">   12594 </span><span class="lineNoCov">          0 :         c += 1;</span></a>
<a name="12595"><span class="lineNum">   12595 </span><span class="lineNoCov">          0 :         if (*c == (char)0xff) {</span></a>
<a name="12596"><span class="lineNum">   12596 </span><span class="lineNoCov">          0 :           c += 1;</span></a>
<a name="12597"><span class="lineNum">   12597 </span><span class="lineNoCov">          0 :           OpIdx = *c - 1;</span></a>
<a name="12598"><span class="lineNum">   12598 </span><span class="lineNoCov">          0 :           c += 1;</span></a>
<a name="12599"><span class="lineNum">   12599 </span><span class="lineNoCov">          0 :           PrintMethodIdx = *c - 1;</span></a>
<a name="12600"><span class="lineNum">   12600 </span><span class="lineNoCov">          0 :           printCustomAliasOperand(MI, OpIdx, PrintMethodIdx, OS, MRI);</span></a>
<a name="12601"><span class="lineNum">   12601 </span>            :         } else</a>
<a name="12602"><span class="lineNum">   12602 </span><span class="lineNoCov">          0 :           printOperand(MI, *c - 1, OS);</span></a>
<a name="12603"><span class="lineNum">   12603 </span>            :       } else {</a>
<a name="12604"><span class="lineNum">   12604 </span><span class="lineNoCov">          0 :         SStream_concat(OS, &quot;%c&quot;, *c);</span></a>
<a name="12605"><span class="lineNum">   12605 </span>            :       }</a>
<a name="12606"><span class="lineNum">   12606 </span>            :     }</a>
<a name="12607"><span class="lineNum">   12607 </span>            :   }</a>
<a name="12608"><span class="lineNum">   12608 </span><span class="lineNoCov">          0 :   return tmp;</span></a>
<a name="12609"><span class="lineNum">   12609 </span>            : }</a>
<a name="12610"><span class="lineNum">   12610 </span>            : </a>
<a name="12611"><span class="lineNum">   12611 </span>            : #endif // PRINT_ALIAS_INSTR</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
