{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 11 20:46:42 2019 " "Info: Processing started: Wed Sep 11 20:46:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_project -c vga_controller " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga_project -c vga_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "vga_controller_tb.v " "Warning: Can't analyze file -- file vga_controller_tb.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Info: Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_wall.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file draw_wall.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_wall " "Info: Found entity 1: draw_wall" {  } { { "draw_wall.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/draw_wall.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "draw_bar draw_bar.v(7) " "Warning (10238): Verilog Module Declaration warning at draw_bar.v(7): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"draw_bar\"" {  } { { "draw_bar.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/draw_bar.v" 7 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_bar.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file draw_bar.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_bar " "Info: Found entity 1: draw_bar" {  } { { "draw_bar.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/draw_bar.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_test.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_test " "Info: Found entity 1: vga_test" {  } { { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "draw_bar2 draw_bar2.v(7) " "Warning (10238): Verilog Module Declaration warning at draw_bar2.v(7): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"draw_bar2\"" {  } { { "draw_bar2.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/draw_bar2.v" 7 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_bar2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file draw_bar2.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_bar2 " "Info: Found entity 1: draw_bar2" {  } { { "draw_bar2.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/draw_bar2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "draw_bar3 draw_bar3.v(6) " "Warning (10238): Verilog Module Declaration warning at draw_bar3.v(6): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"draw_bar3\"" {  } { { "draw_bar3.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/draw_bar3.v" 6 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_bar3.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file draw_bar3.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_bar3 " "Info: Found entity 1: draw_bar3" {  } { { "draw_bar3.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/draw_bar3.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_wall2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file draw_wall2.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_wall2 " "Info: Found entity 1: draw_wall2" {  } { { "draw_wall2.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/draw_wall2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "draw_bar4 draw_bar4.v(6) " "Warning (10238): Verilog Module Declaration warning at draw_bar4.v(6): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"draw_bar4\"" {  } { { "draw_bar4.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/draw_bar4.v" 6 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_bar4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file draw_bar4.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_bar4 " "Info: Found entity 1: draw_bar4" {  } { { "draw_bar4.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/draw_bar4.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_wall3.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file draw_wall3.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_wall3 " "Info: Found entity 1: draw_wall3" {  } { { "draw_wall3.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/draw_wall3.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_wall4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file draw_wall4.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_wall4 " "Info: Found entity 1: draw_wall4" {  } { { "draw_wall4.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/draw_wall4.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_wall5.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file draw_wall5.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_wall5 " "Info: Found entity 1: draw_wall5" {  } { { "draw_wall5.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/draw_wall5.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_test " "Info: Elaborating entity \"vga_test\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wall_on vga_test.v(53) " "Warning (10235): Verilog HDL Always Construct warning at vga_test.v(53): variable \"wall_on\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wall_RGB vga_test.v(54) " "Warning (10235): Verilog HDL Always Construct warning at vga_test.v(54): variable \"wall_RGB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wall_on1 vga_test.v(55) " "Warning (10235): Verilog HDL Always Construct warning at vga_test.v(55): variable \"wall_on1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wall_RGB1 vga_test.v(56) " "Warning (10235): Verilog HDL Always Construct warning at vga_test.v(56): variable \"wall_RGB1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wall_on3 vga_test.v(57) " "Warning (10235): Verilog HDL Always Construct warning at vga_test.v(57): variable \"wall_on3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wall_RGB3 vga_test.v(58) " "Warning (10235): Verilog HDL Always Construct warning at vga_test.v(58): variable \"wall_RGB3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wall_on4 vga_test.v(59) " "Warning (10235): Verilog HDL Always Construct warning at vga_test.v(59): variable \"wall_on4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wall_RGB4 vga_test.v(60) " "Warning (10235): Verilog HDL Always Construct warning at vga_test.v(60): variable \"wall_RGB4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wall_on5 vga_test.v(61) " "Warning (10235): Verilog HDL Always Construct warning at vga_test.v(61): variable \"wall_on5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wall_RGB5 vga_test.v(62) " "Warning (10235): Verilog HDL Always Construct warning at vga_test.v(62): variable \"wall_RGB5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bar_on vga_test.v(63) " "Warning (10235): Verilog HDL Always Construct warning at vga_test.v(63): variable \"bar_on\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bar_RGB vga_test.v(64) " "Warning (10235): Verilog HDL Always Construct warning at vga_test.v(64): variable \"bar_RGB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bar2_on vga_test.v(65) " "Warning (10235): Verilog HDL Always Construct warning at vga_test.v(65): variable \"bar2_on\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bar_2RGB vga_test.v(66) " "Warning (10235): Verilog HDL Always Construct warning at vga_test.v(66): variable \"bar_2RGB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bar_on1 vga_test.v(67) " "Warning (10235): Verilog HDL Always Construct warning at vga_test.v(67): variable \"bar_on1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bar_RGB1 vga_test.v(68) " "Warning (10235): Verilog HDL Always Construct warning at vga_test.v(68): variable \"bar_RGB1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bar_on4 vga_test.v(69) " "Warning (10235): Verilog HDL Always Construct warning at vga_test.v(69): variable \"bar_on4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bar_RGB4 vga_test.v(70) " "Warning (10235): Verilog HDL Always Construct warning at vga_test.v(70): variable \"bar_RGB4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:controller " "Info: Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:controller\"" {  } { { "vga_test.v" "controller" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_bar draw_bar:bar " "Info: Elaborating entity \"draw_bar\" for hierarchy \"draw_bar:bar\"" {  } { { "vga_test.v" "bar" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 83 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_bar2 draw_bar2:bar2 " "Info: Elaborating entity \"draw_bar2\" for hierarchy \"draw_bar2:bar2\"" {  } { { "vga_test.v" "bar2" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_bar3 draw_bar3:bar3 " "Info: Elaborating entity \"draw_bar3\" for hierarchy \"draw_bar3:bar3\"" {  } { { "vga_test.v" "bar3" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_bar4 draw_bar4:bar4 " "Info: Elaborating entity \"draw_bar4\" for hierarchy \"draw_bar4:bar4\"" {  } { { "vga_test.v" "bar4" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 86 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_wall draw_wall:wall " "Info: Elaborating entity \"draw_wall\" for hierarchy \"draw_wall:wall\"" {  } { { "vga_test.v" "wall" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_wall2 draw_wall2:wall2 " "Info: Elaborating entity \"draw_wall2\" for hierarchy \"draw_wall2:wall2\"" {  } { { "vga_test.v" "wall2" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_wall3 draw_wall3:wall3 " "Info: Elaborating entity \"draw_wall3\" for hierarchy \"draw_wall3:wall3\"" {  } { { "vga_test.v" "wall3" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_wall4 draw_wall4:wall4 " "Info: Elaborating entity \"draw_wall4\" for hierarchy \"draw_wall4:wall4\"" {  } { { "vga_test.v" "wall4" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 91 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_wall5 draw_wall5:wall5 " "Info: Elaborating entity \"draw_wall5\" for hierarchy \"draw_wall5:wall5\"" {  } { { "vga_test.v" "wall5" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 92 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "vga_controller.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_controller.v" 20 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "oVGA_SYNC VCC " "Warning (13410): Pin \"oVGA_SYNC\" is stuck at VCC" {  } { { "vga_test.v" "" { Text "C:/Users/aluno/Desktop/quartus_projects/vga_test.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "154 " "Info: Implemented 154 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Info: Implemented 35 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "117 " "Info: Implemented 117 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "207 " "Info: Peak virtual memory: 207 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 11 20:46:43 2019 " "Info: Processing ended: Wed Sep 11 20:46:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
