

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Sun Dec 29 14:51:39 2019

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        proj_semi_perfect
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 13.33 ns | 8.640 ns |   1.67 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       29|       29| 0.387 us | 0.387 us |   29|   29|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- I_LOOP_J_LOOP_K_LOOP  |       27|       27|         2|          1|          1|    27|    yes   |
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      1|       -|       -|    -|
|Expression       |        -|      -|       0|     213|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     117|    -|
|Register         |        -|      -|      48|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      1|      48|     330|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |matrixmul_mac_mulbkb_U1  |matrixmul_mac_mulbkb  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln104_fu_175_p2       |     +    |      0|  0|  15|           5|           1|
    |add_ln105_fu_342_p2       |     +    |      0|  0|  13|           4|           1|
    |add_ln111_1_fu_325_p2     |     +    |      0|  0|   8|           5|           5|
    |add_ln111_fu_296_p2       |     +    |      0|  0|  15|           5|           5|
    |add_ln113_fu_281_p2       |     +    |      0|  0|  15|           5|           5|
    |i_fu_181_p2               |     +    |      0|  0|  10|           2|           1|
    |j_fu_249_p2               |     +    |      0|  0|  10|           2|           1|
    |k_fu_336_p2               |     +    |      0|  0|  10|           2|           1|
    |sub_ln111_1_fu_319_p2     |     -    |      0|  0|   8|           5|           5|
    |sub_ln111_fu_225_p2       |     -    |      0|  0|  15|           5|           5|
    |and_ln111_fu_243_p2       |    and   |      0|  0|   6|           1|           1|
    |icmp_ln104_fu_169_p2      |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln105_fu_187_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln109_1_fu_371_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln109_fu_237_p2      |   icmp   |      0|  0|   8|           2|           2|
    |or_ln111_fu_255_p2        |    or    |      0|  0|   6|           1|           1|
    |grp_fu_376_p2             |  select  |      0|  0|  16|           1|           1|
    |select_ln105_fu_348_p3    |  select  |      0|  0|   4|           1|           1|
    |select_ln111_1_fu_201_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln111_3_fu_261_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln111_4_fu_269_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln111_fu_193_p3    |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   6|           1|           2|
    |ap_enable_reg_pp0_iter1   |    xor   |      0|  0|   6|           2|           1|
    |xor_ln111_fu_231_p2       |    xor   |      0|  0|   6|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 213|          65|          57|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1       |  15|          3|    1|          3|
    |ap_phi_mux_i_0_phi_fu_117_p4  |   9|          2|    2|          4|
    |ap_phi_mux_j_0_phi_fu_139_p4  |   9|          2|    2|          4|
    |ap_phi_mux_k_0_phi_fu_162_p4  |   9|          2|    2|          4|
    |i_0_reg_113                   |   9|          2|    2|          4|
    |indvar_flatten14_reg_102      |   9|          2|    5|         10|
    |indvar_flatten_reg_124        |   9|          2|    4|          8|
    |j_0_reg_135                   |   9|          2|    2|          4|
    |k_0_reg_158                   |   9|          2|    2|          4|
    |temp_0_reg_146                |   9|          2|   16|         32|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 117|         25|   39|         81|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |i_0_reg_113               |   2|   0|    2|          0|
    |icmp_ln104_reg_385        |   1|   0|    1|          0|
    |indvar_flatten14_reg_102  |   5|   0|    5|          0|
    |indvar_flatten_reg_124    |   4|   0|    4|          0|
    |j_0_reg_135               |   2|   0|    2|          0|
    |k_0_reg_158               |   2|   0|    2|          0|
    |k_reg_424                 |   2|   0|    2|          0|
    |or_ln111_reg_399          |   1|   0|    1|          0|
    |res_addr_reg_409          |   4|   0|    4|          0|
    |select_ln111_1_reg_394    |   2|   0|    2|          0|
    |select_ln111_4_reg_404    |   2|   0|    2|          0|
    |temp_0_reg_146            |  16|   0|   16|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  48|   0|   48|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|a_address0    | out |    4|  ap_memory |       a      |     array    |
|a_ce0         | out |    1|  ap_memory |       a      |     array    |
|a_q0          |  in |    8|  ap_memory |       a      |     array    |
|b_address0    | out |    4|  ap_memory |       b      |     array    |
|b_ce0         | out |    1|  ap_memory |       b      |     array    |
|b_q0          |  in |    8|  ap_memory |       b      |     array    |
|res_address0  | out |    4|  ap_memory |      res     |     array    |
|res_ce0       | out |    1|  ap_memory |      res     |     array    |
|res_we0       | out |    1|  ap_memory |      res     |     array    |
|res_d0        | out |   16|  ap_memory |      res     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

