// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="sort_C_sort_C,hls_ip_2021_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu7ev-ffvc1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.236333,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=693,HLS_SYN_LUT=3370,HLS_VERSION=2021_1}" *)

module sort_C (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        lenEdgeListPtr,
        fifoEdgeListPtr_i_V_dout,
        fifoEdgeListPtr_i_V_empty_n,
        fifoEdgeListPtr_i_V_read,
        fifoMatrixCIdx_i_0_V_dout,
        fifoMatrixCIdx_i_0_V_empty_n,
        fifoMatrixCIdx_i_0_V_read,
        fifoMatrixCIdx_i_1_V_dout,
        fifoMatrixCIdx_i_1_V_empty_n,
        fifoMatrixCIdx_i_1_V_read,
        fifoCalcMatrixC_i_0_V_dout,
        fifoCalcMatrixC_i_0_V_empty_n,
        fifoCalcMatrixC_i_0_V_read,
        fifoCalcMatrixC_i_1_V_dout,
        fifoCalcMatrixC_i_1_V_empty_n,
        fifoCalcMatrixC_i_1_V_read,
        fifoSortMatrixC_o_0_V_din,
        fifoSortMatrixC_o_0_V_full_n,
        fifoSortMatrixC_o_0_V_write,
        fifoSortMatrixC_o_1_V_din,
        fifoSortMatrixC_o_1_V_full_n,
        fifoSortMatrixC_o_1_V_write
);

parameter    ap_ST_fsm_state1 = 10'd1;
parameter    ap_ST_fsm_state2 = 10'd2;
parameter    ap_ST_fsm_state3 = 10'd4;
parameter    ap_ST_fsm_state4 = 10'd8;
parameter    ap_ST_fsm_state5 = 10'd16;
parameter    ap_ST_fsm_state6 = 10'd32;
parameter    ap_ST_fsm_state7 = 10'd64;
parameter    ap_ST_fsm_state8 = 10'd128;
parameter    ap_ST_fsm_state9 = 10'd256;
parameter    ap_ST_fsm_state10 = 10'd512;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] lenEdgeListPtr;
input  [31:0] fifoEdgeListPtr_i_V_dout;
input   fifoEdgeListPtr_i_V_empty_n;
output   fifoEdgeListPtr_i_V_read;
input  [15:0] fifoMatrixCIdx_i_0_V_dout;
input   fifoMatrixCIdx_i_0_V_empty_n;
output   fifoMatrixCIdx_i_0_V_read;
input  [15:0] fifoMatrixCIdx_i_1_V_dout;
input   fifoMatrixCIdx_i_1_V_empty_n;
output   fifoMatrixCIdx_i_1_V_read;
input  [31:0] fifoCalcMatrixC_i_0_V_dout;
input   fifoCalcMatrixC_i_0_V_empty_n;
output   fifoCalcMatrixC_i_0_V_read;
input  [31:0] fifoCalcMatrixC_i_1_V_dout;
input   fifoCalcMatrixC_i_1_V_empty_n;
output   fifoCalcMatrixC_i_1_V_read;
output  [31:0] fifoSortMatrixC_o_0_V_din;
input   fifoSortMatrixC_o_0_V_full_n;
output   fifoSortMatrixC_o_0_V_write;
output  [31:0] fifoSortMatrixC_o_1_V_din;
input   fifoSortMatrixC_o_1_V_full_n;
output   fifoSortMatrixC_o_1_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fifoEdgeListPtr_i_V_read;
reg fifoMatrixCIdx_i_0_V_read;
reg fifoMatrixCIdx_i_1_V_read;
reg fifoCalcMatrixC_i_0_V_read;
reg fifoCalcMatrixC_i_1_V_read;
reg fifoSortMatrixC_o_0_V_write;
reg fifoSortMatrixC_o_1_V_write;

(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    fifoEdgeListPtr_i_V_blk_n;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln135_fu_240_p2;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln143_fu_312_p2;
reg    fifoSortMatrixC_o_0_V_blk_n;
wire    ap_CS_fsm_state10;
reg   [0:0] icmp_ln174_reg_819;
reg    fifoSortMatrixC_o_1_V_blk_n;
wire   [3:0] add_ln135_fu_246_p2;
reg   [3:0] add_ln135_reg_741;
wire   [31:0] add_ln143_fu_252_p2;
reg   [31:0] add_ln143_reg_760;
wire   [1:0] add_ln136_fu_295_p2;
wire    ap_CS_fsm_state3;
reg   [31:0] tmp_13_reg_776;
wire   [33:0] tmp_6_fu_354_p3;
reg   [33:0] tmp_6_reg_790;
wire    ap_CS_fsm_state5;
wire   [3:0] add_ln169_fu_376_p2;
reg   [3:0] add_ln169_reg_801;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire   [1:0] add_ln170_fu_410_p2;
reg   [1:0] add_ln170_reg_814;
wire   [0:0] icmp_ln174_fu_416_p2;
wire   [0:0] icmp_ln170_fu_404_p2;
wire   [0:0] icmp_ln988_fu_426_p2;
reg   [0:0] icmp_ln988_reg_823;
wire    ap_CS_fsm_state9;
wire   [0:0] p_Result_2_fu_432_p3;
reg   [0:0] p_Result_2_reg_828;
reg   [62:0] m_4_reg_833;
reg   [0:0] p_Result_s_reg_838;
wire   [7:0] trunc_ln996_fu_666_p1;
reg   [7:0] trunc_ln996_reg_843;
reg   [3:0] matrixC_buffer_V_address0;
reg    matrixC_buffer_V_ce0;
reg    matrixC_buffer_V_we0;
reg   [31:0] matrixC_buffer_V_d0;
wire   [31:0] matrixC_buffer_V_q0;
reg    matrixC_buffer_V_ce1;
wire   [31:0] matrixC_buffer_V_q1;
wire    grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_218_ap_start;
wire    grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_218_ap_done;
wire    grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_218_ap_idle;
wire    grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_218_ap_ready;
wire    grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_218_fifoMatrixCIdx_i_1_V_read;
wire    grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_218_fifoCalcMatrixC_i_1_V_read;
wire    grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_218_fifoMatrixCIdx_i_0_V_read;
wire    grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_218_fifoCalcMatrixC_i_0_V_read;
wire   [3:0] grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_218_matrixC_buffer_V_address0;
wire    grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_218_matrixC_buffer_V_ce0;
wire    grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_218_matrixC_buffer_V_we0;
wire   [31:0] grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_218_matrixC_buffer_V_d0;
wire   [3:0] grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_218_matrixC_buffer_V_address1;
wire    grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_218_matrixC_buffer_V_ce1;
reg   [1:0] j_reg_196;
wire   [0:0] icmp_ln136_fu_289_p2;
reg    ap_block_state2;
reg   [1:0] j_1_reg_207;
wire   [0:0] icmp_ln169_fu_370_p2;
reg    ap_block_state10;
reg    grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_218_ap_start_reg;
wire    ap_CS_fsm_state6;
wire   [63:0] zext_ln137_fu_284_p1;
wire   [63:0] zext_ln988_fu_399_p1;
reg   [3:0] i_fu_130;
reg   [30:0] iter_fu_138;
wire   [30:0] iter_2_fu_317_p2;
reg    ap_block_state4;
reg   [31:0] i_1_fu_142;
reg   [3:0] i_2_fu_146;
wire   [31:0] select_ln174_fu_714_p3;
wire   [0:0] trunc_ln137_fu_267_p1;
wire   [3:0] tmp_4_cast_fu_271_p3;
wire   [3:0] add_ln137_fu_279_p2;
wire   [31:0] zext_ln143_fu_308_p1;
wire   [0:0] empty_24_fu_336_p2;
wire   [31:0] smax1_fu_341_p3;
wire   [31:0] sub_ln148_fu_348_p2;
wire   [0:0] trunc_ln988_fu_382_p1;
wire   [3:0] tmp_7_cast_fu_386_p3;
wire   [3:0] add_ln988_fu_394_p2;
wire   [31:0] tmp_V_fu_440_p2;
wire   [31:0] tmp_V_2_fu_446_p3;
reg   [31:0] p_Result_3_fu_454_p4;
reg   [31:0] l_fu_464_p3;
wire   [31:0] sub_ln997_fu_472_p2;
wire   [31:0] lsb_index_fu_478_p2;
wire   [30:0] tmp_fu_484_p4;
wire   [5:0] trunc_ln1000_fu_500_p1;
wire   [5:0] sub_ln1000_fu_504_p2;
wire   [31:0] zext_ln1000_fu_510_p1;
wire   [31:0] lshr_ln1000_fu_514_p2;
wire   [31:0] shl_ln1002_fu_520_p2;
wire   [31:0] or_ln1002_1_fu_526_p2;
wire   [31:0] and_ln1002_fu_532_p2;
wire   [0:0] tmp_10_fu_548_p3;
wire   [0:0] icmp_ln999_fu_494_p2;
wire   [0:0] icmp_ln1002_fu_538_p2;
wire   [0:0] p_Result_4_fu_562_p3;
wire   [31:0] add_ln1011_fu_584_p2;
wire   [63:0] zext_ln1010_fu_544_p1;
wire   [63:0] zext_ln1011_fu_590_p1;
wire   [0:0] xor_ln1002_fu_556_p2;
wire   [31:0] sub_ln1012_fu_606_p2;
wire   [63:0] zext_ln1012_fu_612_p1;
wire   [0:0] icmp_ln1011_fu_570_p2;
wire   [0:0] select_ln999_fu_576_p3;
wire   [0:0] and_ln1002_1_fu_600_p2;
wire   [63:0] lshr_ln1011_fu_594_p2;
wire   [63:0] shl_ln1012_fu_616_p2;
wire   [0:0] select_ln1011_fu_622_p3;
wire   [63:0] m_2_fu_630_p3;
wire   [63:0] zext_ln1014_fu_638_p1;
wire   [63:0] m_3_fu_642_p2;
wire   [7:0] sub_ln1017_fu_680_p2;
wire   [7:0] select_ln996_fu_673_p3;
wire   [7:0] add_ln1017_fu_685_p2;
wire   [63:0] zext_ln1015_fu_670_p1;
wire   [8:0] tmp_1_fu_691_p3;
wire   [63:0] p_Result_5_fu_698_p5;
wire   [31:0] LD_fu_710_p1;
reg   [9:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 10'd1;
#0 grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_218_ap_start_reg = 1'b0;
end

sort_C_matrixC_buffer_V #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
matrixC_buffer_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(matrixC_buffer_V_address0),
    .ce0(matrixC_buffer_V_ce0),
    .we0(matrixC_buffer_V_we0),
    .d0(matrixC_buffer_V_d0),
    .q0(matrixC_buffer_V_q0),
    .address1(grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_218_matrixC_buffer_V_address1),
    .ce1(matrixC_buffer_V_ce1),
    .q1(matrixC_buffer_V_q1)
);

sort_C_sort_C_Pipeline_loop_diff_window_loop_diff_pe grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_218(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_218_ap_start),
    .ap_done(grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_218_ap_done),
    .ap_idle(grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_218_ap_idle),
    .ap_ready(grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_218_ap_ready),
    .fifoMatrixCIdx_i_1_V_dout(fifoMatrixCIdx_i_1_V_dout),
    .fifoMatrixCIdx_i_1_V_empty_n(fifoMatrixCIdx_i_1_V_empty_n),
    .fifoMatrixCIdx_i_1_V_read(grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_218_fifoMatrixCIdx_i_1_V_read),
    .fifoCalcMatrixC_i_1_V_dout(fifoCalcMatrixC_i_1_V_dout),
    .fifoCalcMatrixC_i_1_V_empty_n(fifoCalcMatrixC_i_1_V_empty_n),
    .fifoCalcMatrixC_i_1_V_read(grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_218_fifoCalcMatrixC_i_1_V_read),
    .zext_ln143_1(tmp_6_reg_790),
    .fifoMatrixCIdx_i_0_V_dout(fifoMatrixCIdx_i_0_V_dout),
    .fifoMatrixCIdx_i_0_V_empty_n(fifoMatrixCIdx_i_0_V_empty_n),
    .fifoMatrixCIdx_i_0_V_read(grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_218_fifoMatrixCIdx_i_0_V_read),
    .fifoCalcMatrixC_i_0_V_dout(fifoCalcMatrixC_i_0_V_dout),
    .fifoCalcMatrixC_i_0_V_empty_n(fifoCalcMatrixC_i_0_V_empty_n),
    .fifoCalcMatrixC_i_0_V_read(grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_218_fifoCalcMatrixC_i_0_V_read),
    .matrixC_buffer_V_address0(grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_218_matrixC_buffer_V_address0),
    .matrixC_buffer_V_ce0(grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_218_matrixC_buffer_V_ce0),
    .matrixC_buffer_V_we0(grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_218_matrixC_buffer_V_we0),
    .matrixC_buffer_V_d0(grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_218_matrixC_buffer_V_d0),
    .matrixC_buffer_V_address1(grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_218_matrixC_buffer_V_address1),
    .matrixC_buffer_V_ce1(grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_218_matrixC_buffer_V_ce1),
    .matrixC_buffer_V_q1(matrixC_buffer_V_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_218_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_218_ap_start_reg <= 1'b1;
        end else if ((grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_218_ap_ready == 1'b1)) begin
            grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_218_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln135_fu_240_p2 == 1'd1) & (fifoEdgeListPtr_i_V_empty_n == 1'b0)) & (icmp_ln135_fu_240_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        i_1_fu_142 <= fifoEdgeListPtr_i_V_dout;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        i_1_fu_142 <= tmp_13_reg_776;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln143_fu_312_p2 == 1'd1) & (fifoEdgeListPtr_i_V_empty_n == 1'b0)) & (icmp_ln143_fu_312_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        i_2_fu_146 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln170_fu_404_p2 == 1'd1))) begin
        i_2_fu_146 <= add_ln169_reg_801;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_fu_130 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln136_fu_289_p2 == 1'd1))) begin
        i_fu_130 <= add_ln135_reg_741;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln135_fu_240_p2 == 1'd1) & (fifoEdgeListPtr_i_V_empty_n == 1'b0)) & (icmp_ln135_fu_240_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        iter_fu_138 <= 31'd0;
    end else if ((~((icmp_ln143_fu_312_p2 == 1'd1) & (fifoEdgeListPtr_i_V_empty_n == 1'b0)) & (icmp_ln143_fu_312_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        iter_fu_138 <= iter_2_fu_317_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((icmp_ln174_reg_819 == 1'd0) & (fifoSortMatrixC_o_1_V_full_n == 1'b0)) | ((icmp_ln174_reg_819 == 1'd1) & (fifoSortMatrixC_o_0_V_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state10))) begin
        j_1_reg_207 <= add_ln170_reg_814;
    end else if (((icmp_ln169_fu_370_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        j_1_reg_207 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln135_fu_240_p2 == 1'd1) & (fifoEdgeListPtr_i_V_empty_n == 1'b0)) & (icmp_ln135_fu_240_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        j_reg_196 <= 2'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln136_fu_289_p2 == 1'd0))) begin
        j_reg_196 <= add_ln136_fu_295_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln135_reg_741 <= add_ln135_fu_246_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln135_fu_240_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        add_ln143_reg_760 <= add_ln143_fu_252_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        add_ln169_reg_801 <= add_ln169_fu_376_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        add_ln170_reg_814 <= add_ln170_fu_410_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln170_fu_404_p2 == 1'd0))) begin
        icmp_ln174_reg_819 <= icmp_ln174_fu_416_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        icmp_ln988_reg_823 <= icmp_ln988_fu_426_p2;
        m_4_reg_833 <= {{m_3_fu_642_p2[63:1]}};
        p_Result_2_reg_828 <= matrixC_buffer_V_q0[32'd31];
        p_Result_s_reg_838 <= m_3_fu_642_p2[32'd25];
        trunc_ln996_reg_843 <= trunc_ln996_fu_666_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln143_fu_312_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        tmp_13_reg_776 <= fifoEdgeListPtr_i_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        tmp_6_reg_790[33 : 2] <= tmp_6_fu_354_p3[33 : 2];
    end
end

always @ (*) begin
    if ((((icmp_ln174_reg_819 == 1'd0) & (fifoSortMatrixC_o_1_V_full_n == 1'b0)) | ((icmp_ln174_reg_819 == 1'd1) & (fifoSortMatrixC_o_0_V_full_n == 1'b0)))) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln135_fu_240_p2 == 1'd1) & (fifoEdgeListPtr_i_V_empty_n == 1'b0))) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln143_fu_312_p2 == 1'd1) & (fifoEdgeListPtr_i_V_empty_n == 1'b0))) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_218_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln169_fu_370_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln169_fu_370_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        fifoCalcMatrixC_i_0_V_read = grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_218_fifoCalcMatrixC_i_0_V_read;
    end else begin
        fifoCalcMatrixC_i_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        fifoCalcMatrixC_i_1_V_read = grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_218_fifoCalcMatrixC_i_1_V_read;
    end else begin
        fifoCalcMatrixC_i_1_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln143_fu_312_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((icmp_ln135_fu_240_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        fifoEdgeListPtr_i_V_blk_n = fifoEdgeListPtr_i_V_empty_n;
    end else begin
        fifoEdgeListPtr_i_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((icmp_ln143_fu_312_p2 == 1'd1) & (fifoEdgeListPtr_i_V_empty_n == 1'b0)) & (icmp_ln143_fu_312_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | (~((icmp_ln135_fu_240_p2 == 1'd1) & (fifoEdgeListPtr_i_V_empty_n == 1'b0)) & (icmp_ln135_fu_240_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        fifoEdgeListPtr_i_V_read = 1'b1;
    end else begin
        fifoEdgeListPtr_i_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        fifoMatrixCIdx_i_0_V_read = grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_218_fifoMatrixCIdx_i_0_V_read;
    end else begin
        fifoMatrixCIdx_i_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        fifoMatrixCIdx_i_1_V_read = grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_218_fifoMatrixCIdx_i_1_V_read;
    end else begin
        fifoMatrixCIdx_i_1_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln174_reg_819 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        fifoSortMatrixC_o_0_V_blk_n = fifoSortMatrixC_o_0_V_full_n;
    end else begin
        fifoSortMatrixC_o_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((icmp_ln174_reg_819 == 1'd0) & (fifoSortMatrixC_o_1_V_full_n == 1'b0)) | ((icmp_ln174_reg_819 == 1'd1) & (fifoSortMatrixC_o_0_V_full_n == 1'b0))) & (icmp_ln174_reg_819 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        fifoSortMatrixC_o_0_V_write = 1'b1;
    end else begin
        fifoSortMatrixC_o_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln174_reg_819 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        fifoSortMatrixC_o_1_V_blk_n = fifoSortMatrixC_o_1_V_full_n;
    end else begin
        fifoSortMatrixC_o_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((icmp_ln174_reg_819 == 1'd0) & (fifoSortMatrixC_o_1_V_full_n == 1'b0)) | ((icmp_ln174_reg_819 == 1'd1) & (fifoSortMatrixC_o_0_V_full_n == 1'b0))) & (icmp_ln174_reg_819 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        fifoSortMatrixC_o_1_V_write = 1'b1;
    end else begin
        fifoSortMatrixC_o_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        matrixC_buffer_V_address0 = zext_ln988_fu_399_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        matrixC_buffer_V_address0 = zext_ln137_fu_284_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        matrixC_buffer_V_address0 = grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_218_matrixC_buffer_V_address0;
    end else begin
        matrixC_buffer_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state3))) begin
        matrixC_buffer_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        matrixC_buffer_V_ce0 = grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_218_matrixC_buffer_V_ce0;
    end else begin
        matrixC_buffer_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        matrixC_buffer_V_ce1 = grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_218_matrixC_buffer_V_ce1;
    end else begin
        matrixC_buffer_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        matrixC_buffer_V_d0 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        matrixC_buffer_V_d0 = grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_218_matrixC_buffer_V_d0;
    end else begin
        matrixC_buffer_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln136_fu_289_p2 == 1'd0))) begin
        matrixC_buffer_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        matrixC_buffer_V_we0 = grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_218_matrixC_buffer_V_we0;
    end else begin
        matrixC_buffer_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((icmp_ln135_fu_240_p2 == 1'd1) & (fifoEdgeListPtr_i_V_empty_n == 1'b0)) & (icmp_ln135_fu_240_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if ((~((icmp_ln135_fu_240_p2 == 1'd1) & (fifoEdgeListPtr_i_V_empty_n == 1'b0)) & (icmp_ln135_fu_240_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln136_fu_289_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if ((~((icmp_ln143_fu_312_p2 == 1'd1) & (fifoEdgeListPtr_i_V_empty_n == 1'b0)) & (icmp_ln143_fu_312_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else if ((~((icmp_ln143_fu_312_p2 == 1'd1) & (fifoEdgeListPtr_i_V_empty_n == 1'b0)) & (icmp_ln143_fu_312_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_218_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((icmp_ln169_fu_370_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln170_fu_404_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if ((~(((icmp_ln174_reg_819 == 1'd0) & (fifoSortMatrixC_o_1_V_full_n == 1'b0)) | ((icmp_ln174_reg_819 == 1'd1) & (fifoSortMatrixC_o_0_V_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign LD_fu_710_p1 = p_Result_5_fu_698_p5[31:0];

assign add_ln1011_fu_584_p2 = ($signed(sub_ln997_fu_472_p2) + $signed(32'd4294967271));

assign add_ln1017_fu_685_p2 = (sub_ln1017_fu_680_p2 + select_ln996_fu_673_p3);

assign add_ln135_fu_246_p2 = (i_fu_130 + 4'd1);

assign add_ln136_fu_295_p2 = (j_reg_196 + 2'd1);

assign add_ln137_fu_279_p2 = (tmp_4_cast_fu_271_p3 + i_fu_130);

assign add_ln143_fu_252_p2 = ($signed(lenEdgeListPtr) + $signed(32'd4294967295));

assign add_ln169_fu_376_p2 = (i_2_fu_146 + 4'd1);

assign add_ln170_fu_410_p2 = (j_1_reg_207 + 2'd1);

assign add_ln988_fu_394_p2 = (tmp_7_cast_fu_386_p3 + i_2_fu_146);

assign and_ln1002_1_fu_600_p2 = (xor_ln1002_fu_556_p2 & p_Result_4_fu_562_p3);

assign and_ln1002_fu_532_p2 = (tmp_V_2_fu_446_p3 & or_ln1002_1_fu_526_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state10 = (((icmp_ln174_reg_819 == 1'd0) & (fifoSortMatrixC_o_1_V_full_n == 1'b0)) | ((icmp_ln174_reg_819 == 1'd1) & (fifoSortMatrixC_o_0_V_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2 = ((icmp_ln135_fu_240_p2 == 1'd1) & (fifoEdgeListPtr_i_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state4 = ((icmp_ln143_fu_312_p2 == 1'd1) & (fifoEdgeListPtr_i_V_empty_n == 1'b0));
end

assign empty_24_fu_336_p2 = (($signed(i_1_fu_142) > $signed(tmp_13_reg_776)) ? 1'b1 : 1'b0);

assign fifoSortMatrixC_o_0_V_din = select_ln174_fu_714_p3;

assign fifoSortMatrixC_o_1_V_din = select_ln174_fu_714_p3;

assign grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_218_ap_start = grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_218_ap_start_reg;

assign icmp_ln1002_fu_538_p2 = ((and_ln1002_fu_532_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln1011_fu_570_p2 = (($signed(lsb_index_fu_478_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln135_fu_240_p2 = ((i_fu_130 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln136_fu_289_p2 = ((j_reg_196 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln143_fu_312_p2 = (($signed(zext_ln143_fu_308_p1) < $signed(add_ln143_reg_760)) ? 1'b1 : 1'b0);

assign icmp_ln169_fu_370_p2 = ((i_2_fu_146 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln170_fu_404_p2 = ((j_1_reg_207 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln174_fu_416_p2 = ((j_1_reg_207 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln988_fu_426_p2 = ((matrixC_buffer_V_q0 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln999_fu_494_p2 = (($signed(tmp_fu_484_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign iter_2_fu_317_p2 = (iter_fu_138 + 31'd1);


always @ (p_Result_3_fu_454_p4) begin
    if (p_Result_3_fu_454_p4[0] == 1'b1) begin
        l_fu_464_p3 = 32'd0;
    end else if (p_Result_3_fu_454_p4[1] == 1'b1) begin
        l_fu_464_p3 = 32'd1;
    end else if (p_Result_3_fu_454_p4[2] == 1'b1) begin
        l_fu_464_p3 = 32'd2;
    end else if (p_Result_3_fu_454_p4[3] == 1'b1) begin
        l_fu_464_p3 = 32'd3;
    end else if (p_Result_3_fu_454_p4[4] == 1'b1) begin
        l_fu_464_p3 = 32'd4;
    end else if (p_Result_3_fu_454_p4[5] == 1'b1) begin
        l_fu_464_p3 = 32'd5;
    end else if (p_Result_3_fu_454_p4[6] == 1'b1) begin
        l_fu_464_p3 = 32'd6;
    end else if (p_Result_3_fu_454_p4[7] == 1'b1) begin
        l_fu_464_p3 = 32'd7;
    end else if (p_Result_3_fu_454_p4[8] == 1'b1) begin
        l_fu_464_p3 = 32'd8;
    end else if (p_Result_3_fu_454_p4[9] == 1'b1) begin
        l_fu_464_p3 = 32'd9;
    end else if (p_Result_3_fu_454_p4[10] == 1'b1) begin
        l_fu_464_p3 = 32'd10;
    end else if (p_Result_3_fu_454_p4[11] == 1'b1) begin
        l_fu_464_p3 = 32'd11;
    end else if (p_Result_3_fu_454_p4[12] == 1'b1) begin
        l_fu_464_p3 = 32'd12;
    end else if (p_Result_3_fu_454_p4[13] == 1'b1) begin
        l_fu_464_p3 = 32'd13;
    end else if (p_Result_3_fu_454_p4[14] == 1'b1) begin
        l_fu_464_p3 = 32'd14;
    end else if (p_Result_3_fu_454_p4[15] == 1'b1) begin
        l_fu_464_p3 = 32'd15;
    end else if (p_Result_3_fu_454_p4[16] == 1'b1) begin
        l_fu_464_p3 = 32'd16;
    end else if (p_Result_3_fu_454_p4[17] == 1'b1) begin
        l_fu_464_p3 = 32'd17;
    end else if (p_Result_3_fu_454_p4[18] == 1'b1) begin
        l_fu_464_p3 = 32'd18;
    end else if (p_Result_3_fu_454_p4[19] == 1'b1) begin
        l_fu_464_p3 = 32'd19;
    end else if (p_Result_3_fu_454_p4[20] == 1'b1) begin
        l_fu_464_p3 = 32'd20;
    end else if (p_Result_3_fu_454_p4[21] == 1'b1) begin
        l_fu_464_p3 = 32'd21;
    end else if (p_Result_3_fu_454_p4[22] == 1'b1) begin
        l_fu_464_p3 = 32'd22;
    end else if (p_Result_3_fu_454_p4[23] == 1'b1) begin
        l_fu_464_p3 = 32'd23;
    end else if (p_Result_3_fu_454_p4[24] == 1'b1) begin
        l_fu_464_p3 = 32'd24;
    end else if (p_Result_3_fu_454_p4[25] == 1'b1) begin
        l_fu_464_p3 = 32'd25;
    end else if (p_Result_3_fu_454_p4[26] == 1'b1) begin
        l_fu_464_p3 = 32'd26;
    end else if (p_Result_3_fu_454_p4[27] == 1'b1) begin
        l_fu_464_p3 = 32'd27;
    end else if (p_Result_3_fu_454_p4[28] == 1'b1) begin
        l_fu_464_p3 = 32'd28;
    end else if (p_Result_3_fu_454_p4[29] == 1'b1) begin
        l_fu_464_p3 = 32'd29;
    end else if (p_Result_3_fu_454_p4[30] == 1'b1) begin
        l_fu_464_p3 = 32'd30;
    end else if (p_Result_3_fu_454_p4[31] == 1'b1) begin
        l_fu_464_p3 = 32'd31;
    end else begin
        l_fu_464_p3 = 32'd32;
    end
end

assign lsb_index_fu_478_p2 = ($signed(sub_ln997_fu_472_p2) + $signed(32'd4294967272));

assign lshr_ln1000_fu_514_p2 = 32'd4294967295 >> zext_ln1000_fu_510_p1;

assign lshr_ln1011_fu_594_p2 = zext_ln1010_fu_544_p1 >> zext_ln1011_fu_590_p1;

assign m_2_fu_630_p3 = ((icmp_ln1011_fu_570_p2[0:0] == 1'b1) ? lshr_ln1011_fu_594_p2 : shl_ln1012_fu_616_p2);

assign m_3_fu_642_p2 = (m_2_fu_630_p3 + zext_ln1014_fu_638_p1);

assign or_ln1002_1_fu_526_p2 = (shl_ln1002_fu_520_p2 | lshr_ln1000_fu_514_p2);

assign p_Result_2_fu_432_p3 = matrixC_buffer_V_q0[32'd31];

integer ap_tvar_int_0;

always @ (tmp_V_2_fu_446_p3) begin
    for (ap_tvar_int_0 = 32 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 31 - 0) begin
            p_Result_3_fu_454_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_3_fu_454_p4[ap_tvar_int_0] = tmp_V_2_fu_446_p3[31 - ap_tvar_int_0];
        end
    end
end

assign p_Result_4_fu_562_p3 = tmp_V_2_fu_446_p3[lsb_index_fu_478_p2];

assign p_Result_5_fu_698_p5 = {{zext_ln1015_fu_670_p1[63:32]}, {tmp_1_fu_691_p3}, {zext_ln1015_fu_670_p1[22:0]}};

assign select_ln1011_fu_622_p3 = ((icmp_ln1011_fu_570_p2[0:0] == 1'b1) ? select_ln999_fu_576_p3 : and_ln1002_1_fu_600_p2);

assign select_ln174_fu_714_p3 = ((icmp_ln988_reg_823[0:0] == 1'b1) ? 32'd0 : LD_fu_710_p1);

assign select_ln996_fu_673_p3 = ((p_Result_s_reg_838[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln999_fu_576_p3 = ((icmp_ln999_fu_494_p2[0:0] == 1'b1) ? icmp_ln1002_fu_538_p2 : p_Result_4_fu_562_p3);

assign shl_ln1002_fu_520_p2 = 32'd1 << lsb_index_fu_478_p2;

assign shl_ln1012_fu_616_p2 = zext_ln1010_fu_544_p1 << zext_ln1012_fu_612_p1;

assign smax1_fu_341_p3 = ((empty_24_fu_336_p2[0:0] == 1'b1) ? i_1_fu_142 : tmp_13_reg_776);

assign sub_ln1000_fu_504_p2 = ($signed(6'd57) - $signed(trunc_ln1000_fu_500_p1));

assign sub_ln1012_fu_606_p2 = (32'd25 - sub_ln997_fu_472_p2);

assign sub_ln1017_fu_680_p2 = (8'd16 - trunc_ln996_reg_843);

assign sub_ln148_fu_348_p2 = (smax1_fu_341_p3 - i_1_fu_142);

assign sub_ln997_fu_472_p2 = (32'd32 - l_fu_464_p3);

assign tmp_10_fu_548_p3 = lsb_index_fu_478_p2[32'd31];

assign tmp_1_fu_691_p3 = {{p_Result_2_reg_828}, {add_ln1017_fu_685_p2}};

assign tmp_4_cast_fu_271_p3 = {{trunc_ln137_fu_267_p1}, {3'd0}};

assign tmp_6_fu_354_p3 = {{sub_ln148_fu_348_p2}, {2'd0}};

assign tmp_7_cast_fu_386_p3 = {{trunc_ln988_fu_382_p1}, {3'd0}};

assign tmp_V_2_fu_446_p3 = ((p_Result_2_fu_432_p3[0:0] == 1'b1) ? tmp_V_fu_440_p2 : matrixC_buffer_V_q0);

assign tmp_V_fu_440_p2 = (32'd0 - matrixC_buffer_V_q0);

assign tmp_fu_484_p4 = {{lsb_index_fu_478_p2[31:1]}};

assign trunc_ln1000_fu_500_p1 = sub_ln997_fu_472_p2[5:0];

assign trunc_ln137_fu_267_p1 = j_reg_196[0:0];

assign trunc_ln988_fu_382_p1 = j_1_reg_207[0:0];

assign trunc_ln996_fu_666_p1 = l_fu_464_p3[7:0];

assign xor_ln1002_fu_556_p2 = (tmp_10_fu_548_p3 ^ 1'd1);

assign zext_ln1000_fu_510_p1 = sub_ln1000_fu_504_p2;

assign zext_ln1010_fu_544_p1 = tmp_V_2_fu_446_p3;

assign zext_ln1011_fu_590_p1 = add_ln1011_fu_584_p2;

assign zext_ln1012_fu_612_p1 = sub_ln1012_fu_606_p2;

assign zext_ln1014_fu_638_p1 = select_ln1011_fu_622_p3;

assign zext_ln1015_fu_670_p1 = m_4_reg_833;

assign zext_ln137_fu_284_p1 = add_ln137_fu_279_p2;

assign zext_ln143_fu_308_p1 = iter_fu_138;

assign zext_ln988_fu_399_p1 = add_ln988_fu_394_p2;

always @ (posedge ap_clk) begin
    tmp_6_reg_790[1:0] <= 2'b00;
end

endmodule //sort_C
