// ------------------------------------------------------------------------- 
// High Level Design Compiler for Intel(R) FPGAs Version 18.1 (Release Build #277)
// 
// Legal Notice: Copyright 2019 Intel Corporation.  All rights reserved.
// Your use of  Intel Corporation's design tools,  logic functions and other
// software and  tools, and its AMPP partner logic functions, and any output
// files any  of the foregoing (including  device programming  or simulation
// files), and  any associated  documentation  or information  are expressly
// subject  to the terms and  conditions of the  Intel FPGA Software License
// Agreement, Intel MegaCore Function License Agreement, or other applicable
// license agreement,  including,  without limitation,  that your use is for
// the  sole  purpose of  programming  logic devices  manufactured by  Intel
// and  sold by Intel  or its authorized  distributors. Please refer  to the
// applicable agreement for further details.
// ---------------------------------------------------------------------------

// SystemVerilog created from cnn_i_sfc_logic_s_c1_in_for_cond47_preheader_s_c1_enter911_cnn1667
// SystemVerilog created on Thu Jun 25 10:37:45 2020


(* altera_attribute = "-name AUTO_SHIFT_REGISTER_RECOGNITION OFF; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 10037; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410; -name MESSAGE_DISABLE 113007; -name MESSAGE_DISABLE 10958" *)
module cnn_i_sfc_logic_s_c1_in_for_cond47_preheader_s_c1_enter911_cnn1667 (
    output wire [0:0] out_c1_exi1_0,
    output wire [31:0] out_c1_exi1_1,
    output wire [0:0] out_o_valid,
    output wire [0:0] out_unnamed_cnn8,
    input wire [0:0] in_c1_eni67_0,
    input wire [31:0] in_c1_eni67_1,
    input wire [31:0] in_c1_eni67_2,
    input wire [31:0] in_c1_eni67_3,
    input wire [31:0] in_c1_eni67_4,
    input wire [31:0] in_c1_eni67_5,
    input wire [31:0] in_c1_eni67_6,
    input wire [31:0] in_c1_eni67_7,
    input wire [31:0] in_c1_eni67_8,
    input wire [31:0] in_c1_eni67_9,
    input wire [31:0] in_c1_eni67_10,
    input wire [31:0] in_c1_eni67_11,
    input wire [31:0] in_c1_eni67_12,
    input wire [31:0] in_c1_eni67_13,
    input wire [31:0] in_c1_eni67_14,
    input wire [31:0] in_c1_eni67_15,
    input wire [31:0] in_c1_eni67_16,
    input wire [31:0] in_c1_eni67_17,
    input wire [31:0] in_c1_eni67_18,
    input wire [31:0] in_c1_eni67_19,
    input wire [31:0] in_c1_eni67_20,
    input wire [31:0] in_c1_eni67_21,
    input wire [31:0] in_c1_eni67_22,
    input wire [31:0] in_c1_eni67_23,
    input wire [31:0] in_c1_eni67_24,
    input wire [31:0] in_c1_eni67_25,
    input wire [31:0] in_c1_eni67_26,
    input wire [31:0] in_c1_eni67_27,
    input wire [31:0] in_c1_eni67_28,
    input wire [31:0] in_c1_eni67_29,
    input wire [31:0] in_c1_eni67_30,
    input wire [31:0] in_c1_eni67_31,
    input wire [31:0] in_c1_eni67_32,
    input wire [31:0] in_c1_eni67_33,
    input wire [31:0] in_c1_eni67_34,
    input wire [31:0] in_c1_eni67_35,
    input wire [31:0] in_c1_eni67_36,
    input wire [31:0] in_c1_eni67_37,
    input wire [31:0] in_c1_eni67_38,
    input wire [31:0] in_c1_eni67_39,
    input wire [31:0] in_c1_eni67_40,
    input wire [31:0] in_c1_eni67_41,
    input wire [31:0] in_c1_eni67_42,
    input wire [31:0] in_c1_eni67_43,
    input wire [31:0] in_c1_eni67_44,
    input wire [31:0] in_c1_eni67_45,
    input wire [31:0] in_c1_eni67_46,
    input wire [31:0] in_c1_eni67_47,
    input wire [31:0] in_c1_eni67_48,
    input wire [31:0] in_c1_eni67_49,
    input wire [31:0] in_c1_eni67_50,
    input wire [31:0] in_c1_eni67_51,
    input wire [31:0] in_c1_eni67_52,
    input wire [31:0] in_c1_eni67_53,
    input wire [31:0] in_c1_eni67_54,
    input wire [31:0] in_c1_eni67_55,
    input wire [31:0] in_c1_eni67_56,
    input wire [31:0] in_c1_eni67_57,
    input wire [31:0] in_c1_eni67_58,
    input wire [31:0] in_c1_eni67_59,
    input wire [31:0] in_c1_eni67_60,
    input wire [31:0] in_c1_eni67_61,
    input wire [31:0] in_c1_eni67_62,
    input wire [31:0] in_c1_eni67_63,
    input wire [31:0] in_c1_eni67_64,
    input wire [31:0] in_c1_eni67_65,
    input wire [31:0] in_c1_eni67_66,
    input wire [31:0] in_c1_eni67_67,
    input wire [31:0] in_c1_eni67_68,
    input wire [31:0] in_c1_eni67_69,
    input wire [31:0] in_c1_eni67_70,
    input wire [31:0] in_c1_eni67_71,
    input wire [31:0] in_c1_eni67_72,
    input wire [31:0] in_c1_eni67_73,
    input wire [31:0] in_c1_eni67_74,
    input wire [31:0] in_c1_eni67_75,
    input wire [31:0] in_c1_eni67_76,
    input wire [31:0] in_c1_eni67_77,
    input wire [31:0] in_c1_eni67_78,
    input wire [31:0] in_c1_eni67_79,
    input wire [31:0] in_c1_eni67_80,
    input wire [31:0] in_c1_eni67_81,
    input wire [31:0] in_c1_eni67_82,
    input wire [31:0] in_c1_eni67_83,
    input wire [31:0] in_c1_eni67_84,
    input wire [31:0] in_c1_eni67_85,
    input wire [31:0] in_c1_eni67_86,
    input wire [31:0] in_c1_eni67_87,
    input wire [31:0] in_c1_eni67_88,
    input wire [31:0] in_c1_eni67_89,
    input wire [31:0] in_c1_eni67_90,
    input wire [31:0] in_c1_eni67_91,
    input wire [31:0] in_c1_eni67_92,
    input wire [31:0] in_c1_eni67_93,
    input wire [31:0] in_c1_eni67_94,
    input wire [31:0] in_c1_eni67_95,
    input wire [31:0] in_c1_eni67_96,
    input wire [31:0] in_c1_eni67_97,
    input wire [31:0] in_c1_eni67_98,
    input wire [31:0] in_c1_eni67_99,
    input wire [31:0] in_c1_eni67_100,
    input wire [31:0] in_c1_eni67_101,
    input wire [31:0] in_c1_eni67_102,
    input wire [31:0] in_c1_eni67_103,
    input wire [31:0] in_c1_eni67_104,
    input wire [31:0] in_c1_eni67_105,
    input wire [31:0] in_c1_eni67_106,
    input wire [31:0] in_c1_eni67_107,
    input wire [31:0] in_c1_eni67_108,
    input wire [31:0] in_c1_eni67_109,
    input wire [31:0] in_c1_eni67_110,
    input wire [31:0] in_c1_eni67_111,
    input wire [31:0] in_c1_eni67_112,
    input wire [31:0] in_c1_eni67_113,
    input wire [31:0] in_c1_eni67_114,
    input wire [31:0] in_c1_eni67_115,
    input wire [31:0] in_c1_eni67_116,
    input wire [31:0] in_c1_eni67_117,
    input wire [31:0] in_c1_eni67_118,
    input wire [31:0] in_c1_eni67_119,
    input wire [31:0] in_c1_eni67_120,
    input wire [31:0] in_c1_eni67_121,
    input wire [31:0] in_c1_eni67_122,
    input wire [31:0] in_c1_eni67_123,
    input wire [31:0] in_c1_eni67_124,
    input wire [31:0] in_c1_eni67_125,
    input wire [31:0] in_c1_eni67_126,
    input wire [31:0] in_c1_eni67_127,
    input wire [31:0] in_c1_eni67_128,
    input wire [31:0] in_c1_eni67_129,
    input wire [31:0] in_c1_eni67_130,
    input wire [31:0] in_c1_eni67_131,
    input wire [31:0] in_c1_eni67_132,
    input wire [31:0] in_c1_eni67_133,
    input wire [31:0] in_c1_eni67_134,
    input wire [31:0] in_c1_eni67_135,
    input wire [31:0] in_c1_eni67_136,
    input wire [31:0] in_c1_eni67_137,
    input wire [31:0] in_c1_eni67_138,
    input wire [31:0] in_c1_eni67_139,
    input wire [31:0] in_c1_eni67_140,
    input wire [31:0] in_c1_eni67_141,
    input wire [31:0] in_c1_eni67_142,
    input wire [31:0] in_c1_eni67_143,
    input wire [31:0] in_c1_eni67_144,
    input wire [31:0] in_c1_eni67_145,
    input wire [31:0] in_c1_eni67_146,
    input wire [31:0] in_c1_eni67_147,
    input wire [31:0] in_c1_eni67_148,
    input wire [31:0] in_c1_eni67_149,
    input wire [31:0] in_c1_eni67_150,
    input wire [31:0] in_c1_eni67_151,
    input wire [31:0] in_c1_eni67_152,
    input wire [31:0] in_c1_eni67_153,
    input wire [31:0] in_c1_eni67_154,
    input wire [31:0] in_c1_eni67_155,
    input wire [31:0] in_c1_eni67_156,
    input wire [31:0] in_c1_eni67_157,
    input wire [31:0] in_c1_eni67_158,
    input wire [31:0] in_c1_eni67_159,
    input wire [31:0] in_c1_eni67_160,
    input wire [31:0] in_c1_eni67_161,
    input wire [31:0] in_c1_eni67_162,
    input wire [31:0] in_c1_eni67_163,
    input wire [31:0] in_c1_eni67_164,
    input wire [31:0] in_c1_eni67_165,
    input wire [31:0] in_c1_eni67_166,
    input wire [31:0] in_c1_eni67_167,
    input wire [31:0] in_c1_eni67_168,
    input wire [31:0] in_c1_eni67_169,
    input wire [31:0] in_c1_eni67_170,
    input wire [31:0] in_c1_eni67_171,
    input wire [31:0] in_c1_eni67_172,
    input wire [31:0] in_c1_eni67_173,
    input wire [31:0] in_c1_eni67_174,
    input wire [31:0] in_c1_eni67_175,
    input wire [31:0] in_c1_eni67_176,
    input wire [31:0] in_c1_eni67_177,
    input wire [31:0] in_c1_eni67_178,
    input wire [31:0] in_c1_eni67_179,
    input wire [31:0] in_c1_eni67_180,
    input wire [31:0] in_c1_eni67_181,
    input wire [31:0] in_c1_eni67_182,
    input wire [31:0] in_c1_eni67_183,
    input wire [31:0] in_c1_eni67_184,
    input wire [31:0] in_c1_eni67_185,
    input wire [31:0] in_c1_eni67_186,
    input wire [31:0] in_c1_eni67_187,
    input wire [31:0] in_c1_eni67_188,
    input wire [31:0] in_c1_eni67_189,
    input wire [31:0] in_c1_eni67_190,
    input wire [31:0] in_c1_eni67_191,
    input wire [31:0] in_c1_eni67_192,
    input wire [31:0] in_c1_eni67_193,
    input wire [31:0] in_c1_eni67_194,
    input wire [31:0] in_c1_eni67_195,
    input wire [31:0] in_c1_eni67_196,
    input wire [31:0] in_c1_eni67_197,
    input wire [31:0] in_c1_eni67_198,
    input wire [31:0] in_c1_eni67_199,
    input wire [31:0] in_c1_eni67_200,
    input wire [31:0] in_c1_eni67_201,
    input wire [31:0] in_c1_eni67_202,
    input wire [31:0] in_c1_eni67_203,
    input wire [31:0] in_c1_eni67_204,
    input wire [31:0] in_c1_eni67_205,
    input wire [31:0] in_c1_eni67_206,
    input wire [31:0] in_c1_eni67_207,
    input wire [31:0] in_c1_eni67_208,
    input wire [31:0] in_c1_eni67_209,
    input wire [31:0] in_c1_eni67_210,
    input wire [31:0] in_c1_eni67_211,
    input wire [31:0] in_c1_eni67_212,
    input wire [31:0] in_c1_eni67_213,
    input wire [31:0] in_c1_eni67_214,
    input wire [31:0] in_c1_eni67_215,
    input wire [31:0] in_c1_eni67_216,
    input wire [31:0] in_c1_eni67_217,
    input wire [31:0] in_c1_eni67_218,
    input wire [31:0] in_c1_eni67_219,
    input wire [31:0] in_c1_eni67_220,
    input wire [31:0] in_c1_eni67_221,
    input wire [31:0] in_c1_eni67_222,
    input wire [31:0] in_c1_eni67_223,
    input wire [31:0] in_c1_eni67_224,
    input wire [31:0] in_c1_eni67_225,
    input wire [31:0] in_c1_eni67_226,
    input wire [31:0] in_c1_eni67_227,
    input wire [31:0] in_c1_eni67_228,
    input wire [31:0] in_c1_eni67_229,
    input wire [31:0] in_c1_eni67_230,
    input wire [31:0] in_c1_eni67_231,
    input wire [31:0] in_c1_eni67_232,
    input wire [31:0] in_c1_eni67_233,
    input wire [31:0] in_c1_eni67_234,
    input wire [31:0] in_c1_eni67_235,
    input wire [31:0] in_c1_eni67_236,
    input wire [31:0] in_c1_eni67_237,
    input wire [31:0] in_c1_eni67_238,
    input wire [31:0] in_c1_eni67_239,
    input wire [31:0] in_c1_eni67_240,
    input wire [31:0] in_c1_eni67_241,
    input wire [31:0] in_c1_eni67_242,
    input wire [31:0] in_c1_eni67_243,
    input wire [31:0] in_c1_eni67_244,
    input wire [31:0] in_c1_eni67_245,
    input wire [31:0] in_c1_eni67_246,
    input wire [31:0] in_c1_eni67_247,
    input wire [31:0] in_c1_eni67_248,
    input wire [31:0] in_c1_eni67_249,
    input wire [31:0] in_c1_eni67_250,
    input wire [31:0] in_c1_eni67_251,
    input wire [31:0] in_c1_eni67_252,
    input wire [31:0] in_c1_eni67_253,
    input wire [31:0] in_c1_eni67_0_254,
    input wire [31:0] in_c1_eni67_1_254,
    input wire [31:0] in_c1_eni67_255,
    input wire [31:0] in_c1_eni67_256,
    input wire [31:0] in_c1_eni67_257,
    input wire [31:0] in_c1_eni67_258,
    input wire [31:0] in_c1_eni67_259,
    input wire [0:0] in_c1_eni67_260,
    input wire [31:0] in_c1_eni67_261,
    input wire [31:0] in_c1_eni67_262,
    input wire [31:0] in_c1_eni67_263,
    input wire [31:0] in_c1_eni67_264,
    input wire [31:0] in_c1_eni67_265,
    input wire [31:0] in_c1_eni67_266,
    input wire [31:0] in_c1_eni67_267,
    input wire [31:0] in_c1_eni67_268,
    input wire [31:0] in_c1_eni67_269,
    input wire [31:0] in_c1_eni67_270,
    input wire [31:0] in_c1_eni67_271,
    input wire [31:0] in_c1_eni67_272,
    input wire [31:0] in_c1_eni67_273,
    input wire [31:0] in_c1_eni67_274,
    input wire [31:0] in_c1_eni67_275,
    input wire [31:0] in_c1_eni67_276,
    input wire [31:0] in_c1_eni67_277,
    input wire [31:0] in_c1_eni67_278,
    input wire [31:0] in_c1_eni67_279,
    input wire [31:0] in_c1_eni67_280,
    input wire [31:0] in_c1_eni67_281,
    input wire [31:0] in_c1_eni67_282,
    input wire [31:0] in_c1_eni67_283,
    input wire [31:0] in_c1_eni67_284,
    input wire [31:0] in_c1_eni67_285,
    input wire [31:0] in_c1_eni67_286,
    input wire [31:0] in_c1_eni67_287,
    input wire [31:0] in_c1_eni67_288,
    input wire [31:0] in_c1_eni67_289,
    input wire [31:0] in_c1_eni67_290,
    input wire [31:0] in_c1_eni67_291,
    input wire [31:0] in_c1_eni67_292,
    input wire [31:0] in_c1_eni67_293,
    input wire [31:0] in_c1_eni67_294,
    input wire [31:0] in_c1_eni67_295,
    input wire [31:0] in_c1_eni67_296,
    input wire [31:0] in_c1_eni67_297,
    input wire [31:0] in_c1_eni67_298,
    input wire [31:0] in_c1_eni67_299,
    input wire [31:0] in_c1_eni67_300,
    input wire [31:0] in_c1_eni67_301,
    input wire [31:0] in_c1_eni67_302,
    input wire [31:0] in_c1_eni67_303,
    input wire [31:0] in_c1_eni67_304,
    input wire [31:0] in_c1_eni67_305,
    input wire [31:0] in_c1_eni67_306,
    input wire [31:0] in_c1_eni67_307,
    input wire [31:0] in_c1_eni67_308,
    input wire [31:0] in_c1_eni67_309,
    input wire [31:0] in_c1_eni67_310,
    input wire [31:0] in_c1_eni67_311,
    input wire [31:0] in_c1_eni67_312,
    input wire [31:0] in_c1_eni67_313,
    input wire [31:0] in_c1_eni67_314,
    input wire [31:0] in_c1_eni67_315,
    input wire [31:0] in_c1_eni67_316,
    input wire [31:0] in_c1_eni67_317,
    input wire [31:0] in_c1_eni67_318,
    input wire [31:0] in_c1_eni67_319,
    input wire [31:0] in_c1_eni67_320,
    input wire [31:0] in_c1_eni67_321,
    input wire [31:0] in_c1_eni67_322,
    input wire [31:0] in_c1_eni67_323,
    input wire [31:0] in_c1_eni67_324,
    input wire [31:0] in_c1_eni67_325,
    input wire [31:0] in_c1_eni67_326,
    input wire [31:0] in_c1_eni67_327,
    input wire [31:0] in_c1_eni67_328,
    input wire [31:0] in_c1_eni67_329,
    input wire [31:0] in_c1_eni67_330,
    input wire [31:0] in_c1_eni67_331,
    input wire [31:0] in_c1_eni67_332,
    input wire [31:0] in_c1_eni67_333,
    input wire [31:0] in_c1_eni67_334,
    input wire [31:0] in_c1_eni67_335,
    input wire [31:0] in_c1_eni67_336,
    input wire [31:0] in_c1_eni67_337,
    input wire [31:0] in_c1_eni67_338,
    input wire [31:0] in_c1_eni67_339,
    input wire [31:0] in_c1_eni67_340,
    input wire [31:0] in_c1_eni67_341,
    input wire [31:0] in_c1_eni67_342,
    input wire [31:0] in_c1_eni67_343,
    input wire [31:0] in_c1_eni67_344,
    input wire [31:0] in_c1_eni67_345,
    input wire [31:0] in_c1_eni67_346,
    input wire [31:0] in_c1_eni67_347,
    input wire [31:0] in_c1_eni67_348,
    input wire [31:0] in_c1_eni67_349,
    input wire [31:0] in_c1_eni67_350,
    input wire [31:0] in_c1_eni67_351,
    input wire [31:0] in_c1_eni67_352,
    input wire [31:0] in_c1_eni67_353,
    input wire [31:0] in_c1_eni67_354,
    input wire [31:0] in_c1_eni67_355,
    input wire [31:0] in_c1_eni67_356,
    input wire [31:0] in_c1_eni67_357,
    input wire [31:0] in_c1_eni67_358,
    input wire [31:0] in_c1_eni67_359,
    input wire [31:0] in_c1_eni67_360,
    input wire [31:0] in_c1_eni67_361,
    input wire [31:0] in_c1_eni67_362,
    input wire [31:0] in_c1_eni67_363,
    input wire [31:0] in_c1_eni67_364,
    input wire [31:0] in_c1_eni67_365,
    input wire [31:0] in_c1_eni67_366,
    input wire [31:0] in_c1_eni67_367,
    input wire [31:0] in_c1_eni67_368,
    input wire [31:0] in_c1_eni67_369,
    input wire [31:0] in_c1_eni67_370,
    input wire [31:0] in_c1_eni67_371,
    input wire [31:0] in_c1_eni67_372,
    input wire [31:0] in_c1_eni67_373,
    input wire [31:0] in_c1_eni67_374,
    input wire [31:0] in_c1_eni67_375,
    input wire [31:0] in_c1_eni67_376,
    input wire [31:0] in_c1_eni67_377,
    input wire [31:0] in_c1_eni67_378,
    input wire [31:0] in_c1_eni67_379,
    input wire [31:0] in_c1_eni67_380,
    input wire [31:0] in_c1_eni67_381,
    input wire [31:0] in_c1_eni67_382,
    input wire [31:0] in_c1_eni67_383,
    input wire [31:0] in_c1_eni67_384,
    input wire [31:0] in_c1_eni67_385,
    input wire [31:0] in_c1_eni67_386,
    input wire [31:0] in_c1_eni67_387,
    input wire [31:0] in_c1_eni67_388,
    input wire [31:0] in_c1_eni67_389,
    input wire [31:0] in_c1_eni67_390,
    input wire [31:0] in_c1_eni67_391,
    input wire [31:0] in_c1_eni67_392,
    input wire [31:0] in_c1_eni67_393,
    input wire [31:0] in_c1_eni67_394,
    input wire [31:0] in_c1_eni67_395,
    input wire [31:0] in_c1_eni67_396,
    input wire [31:0] in_c1_eni67_397,
    input wire [31:0] in_c1_eni67_398,
    input wire [31:0] in_c1_eni67_399,
    input wire [31:0] in_c1_eni67_400,
    input wire [31:0] in_c1_eni67_401,
    input wire [31:0] in_c1_eni67_402,
    input wire [31:0] in_c1_eni67_403,
    input wire [31:0] in_c1_eni67_404,
    input wire [31:0] in_c1_eni67_405,
    input wire [31:0] in_c1_eni67_406,
    input wire [31:0] in_c1_eni67_407,
    input wire [31:0] in_c1_eni67_408,
    input wire [31:0] in_c1_eni67_409,
    input wire [31:0] in_c1_eni67_410,
    input wire [31:0] in_c1_eni67_411,
    input wire [31:0] in_c1_eni67_412,
    input wire [31:0] in_c1_eni67_413,
    input wire [31:0] in_c1_eni67_414,
    input wire [31:0] in_c1_eni67_415,
    input wire [31:0] in_c1_eni67_416,
    input wire [31:0] in_c1_eni67_417,
    input wire [31:0] in_c1_eni67_418,
    input wire [31:0] in_c1_eni67_419,
    input wire [31:0] in_c1_eni67_420,
    input wire [31:0] in_c1_eni67_421,
    input wire [31:0] in_c1_eni67_422,
    input wire [31:0] in_c1_eni67_423,
    input wire [31:0] in_c1_eni67_424,
    input wire [31:0] in_c1_eni67_425,
    input wire [31:0] in_c1_eni67_426,
    input wire [31:0] in_c1_eni67_427,
    input wire [31:0] in_c1_eni67_428,
    input wire [31:0] in_c1_eni67_429,
    input wire [31:0] in_c1_eni67_430,
    input wire [31:0] in_c1_eni67_431,
    input wire [31:0] in_c1_eni67_432,
    input wire [31:0] in_c1_eni67_433,
    input wire [31:0] in_c1_eni67_434,
    input wire [31:0] in_c1_eni67_435,
    input wire [31:0] in_c1_eni67_436,
    input wire [31:0] in_c1_eni67_437,
    input wire [31:0] in_c1_eni67_438,
    input wire [31:0] in_c1_eni67_439,
    input wire [31:0] in_c1_eni67_440,
    input wire [31:0] in_c1_eni67_441,
    input wire [31:0] in_c1_eni67_442,
    input wire [31:0] in_c1_eni67_443,
    input wire [31:0] in_c1_eni67_444,
    input wire [31:0] in_c1_eni67_445,
    input wire [31:0] in_c1_eni67_446,
    input wire [31:0] in_c1_eni67_447,
    input wire [31:0] in_c1_eni67_448,
    input wire [31:0] in_c1_eni67_449,
    input wire [31:0] in_c1_eni67_450,
    input wire [31:0] in_c1_eni67_451,
    input wire [31:0] in_c1_eni67_452,
    input wire [31:0] in_c1_eni67_453,
    input wire [31:0] in_c1_eni67_454,
    input wire [31:0] in_c1_eni67_455,
    input wire [31:0] in_c1_eni67_456,
    input wire [31:0] in_c1_eni67_457,
    input wire [31:0] in_c1_eni67_458,
    input wire [31:0] in_c1_eni67_459,
    input wire [31:0] in_c1_eni67_460,
    input wire [31:0] in_c1_eni67_461,
    input wire [31:0] in_c1_eni67_462,
    input wire [31:0] in_c1_eni67_463,
    input wire [31:0] in_c1_eni67_464,
    input wire [31:0] in_c1_eni67_465,
    input wire [31:0] in_c1_eni67_466,
    input wire [31:0] in_c1_eni67_467,
    input wire [31:0] in_c1_eni67_468,
    input wire [31:0] in_c1_eni67_469,
    input wire [31:0] in_c1_eni67_470,
    input wire [31:0] in_c1_eni67_471,
    input wire [31:0] in_c1_eni67_472,
    input wire [31:0] in_c1_eni67_473,
    input wire [31:0] in_c1_eni67_474,
    input wire [31:0] in_c1_eni67_475,
    input wire [31:0] in_c1_eni67_476,
    input wire [31:0] in_c1_eni67_477,
    input wire [31:0] in_c1_eni67_478,
    input wire [31:0] in_c1_eni67_479,
    input wire [31:0] in_c1_eni67_480,
    input wire [31:0] in_c1_eni67_481,
    input wire [31:0] in_c1_eni67_482,
    input wire [31:0] in_c1_eni67_483,
    input wire [31:0] in_c1_eni67_484,
    input wire [31:0] in_c1_eni67_485,
    input wire [31:0] in_c1_eni67_486,
    input wire [31:0] in_c1_eni67_487,
    input wire [31:0] in_c1_eni67_488,
    input wire [31:0] in_c1_eni67_489,
    input wire [31:0] in_c1_eni67_490,
    input wire [31:0] in_c1_eni67_491,
    input wire [31:0] in_c1_eni67_492,
    input wire [31:0] in_c1_eni67_493,
    input wire [31:0] in_c1_eni67_494,
    input wire [31:0] in_c1_eni67_495,
    input wire [31:0] in_c1_eni67_496,
    input wire [31:0] in_c1_eni67_497,
    input wire [31:0] in_c1_eni67_498,
    input wire [31:0] in_c1_eni67_499,
    input wire [31:0] in_c1_eni67_500,
    input wire [31:0] in_c1_eni67_501,
    input wire [31:0] in_c1_eni67_502,
    input wire [31:0] in_c1_eni67_503,
    input wire [31:0] in_c1_eni67_504,
    input wire [31:0] in_c1_eni67_505,
    input wire [31:0] in_c1_eni67_506,
    input wire [31:0] in_c1_eni67_507,
    input wire [31:0] in_c1_eni67_508,
    input wire [31:0] in_c1_eni67_509,
    input wire [31:0] in_c1_eni67_0_510,
    input wire [31:0] in_c1_eni67_1_510,
    input wire [31:0] in_c1_eni67_511,
    input wire [0:0] in_c1_eni67_512,
    input wire [0:0] in_i_valid,
    input wire clock,
    input wire resetn
    );

    wire [0:0] GND_q;
    wire [0:0] VCC_q;
    wire [31:0] i_llvm_fpga_pop_f32_running_sum_056_pop33_cnn1672_out_data_out;
    wire [0:0] i_llvm_fpga_pop_f32_running_sum_056_pop33_cnn1672_out_feedback_stall_out_33;
    wire [31:0] i_llvm_fpga_push_f32_running_sum_056_push33_cnn2508_out_feedback_out_33;
    wire [0:0] i_llvm_fpga_push_f32_running_sum_056_push33_cnn2508_out_feedback_valid_out_33;
    wire [31:0] dupName_254_c_float_0_000000e_00_x_q;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod118_cnn1686_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod123_cnn1693_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod128_cnn1699_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod133_cnn1706_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod138_cnn1712_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod143_cnn1719_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod148_cnn1725_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod153_cnn1732_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod158_cnn1738_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod163_cnn1745_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod168_cnn1751_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod173_cnn1758_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod178_cnn1764_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod183_cnn1771_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod188_cnn1777_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod193_cnn1784_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod198_cnn1790_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod203_cnn1797_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod208_cnn1803_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod213_cnn1810_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod218_cnn1816_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod223_cnn1823_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod228_cnn1829_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod233_cnn1836_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod238_cnn1842_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod243_cnn1849_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod248_cnn1855_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod253_cnn1862_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod258_cnn1868_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod263_cnn1875_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod268_cnn1881_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod273_cnn1888_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod278_cnn1894_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod283_cnn1901_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod288_cnn1907_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod293_cnn1914_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod298_cnn1920_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod303_cnn1927_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod308_cnn1933_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod313_cnn1940_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod318_cnn1946_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod323_cnn1953_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod328_cnn1959_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod333_cnn1966_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod338_cnn1972_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod343_cnn1979_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod348_cnn1985_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod353_cnn1992_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod358_cnn1998_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod363_cnn2005_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod368_cnn2011_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod373_cnn2018_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod378_cnn2024_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod383_cnn2031_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod388_cnn2037_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod393_cnn2044_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod398_cnn2050_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod403_cnn2057_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod408_cnn2063_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod413_cnn2070_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod418_cnn2076_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod423_cnn2083_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod428_cnn2089_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod433_cnn2096_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod438_cnn2102_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod443_cnn2109_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod448_cnn2115_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod453_cnn2122_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod458_cnn2128_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod463_cnn2135_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod468_cnn2141_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod473_cnn2148_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod478_cnn2154_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod483_cnn2161_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod488_cnn2167_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod493_cnn2174_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod498_cnn2180_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod503_cnn2187_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod508_cnn2193_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod513_cnn2200_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod518_cnn2206_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod523_cnn2213_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod528_cnn2219_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod533_cnn2226_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod538_cnn2232_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod543_cnn2239_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod548_cnn2245_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod553_cnn2252_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod558_cnn2258_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod563_cnn2265_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod568_cnn2271_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod573_cnn2278_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod578_cnn2284_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod583_cnn2291_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod588_cnn2297_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod593_cnn2304_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod598_cnn2310_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod603_cnn2317_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod608_cnn2323_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod613_cnn2330_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod618_cnn2336_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod623_cnn2343_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod628_cnn2349_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod633_cnn2356_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod638_cnn2362_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod643_cnn2369_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod648_cnn2375_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod653_cnn2382_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod658_cnn2388_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod663_cnn2395_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod668_cnn2401_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod673_cnn2408_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod678_cnn2414_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod683_cnn2421_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod688_cnn2427_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod693_cnn2434_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod698_cnn2440_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod703_cnn2447_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod708_cnn2453_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod713_cnn2460_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod718_cnn2466_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod723_cnn2473_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod728_cnn2479_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod733_cnn2486_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod738_cnn2492_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod743_cnn2501_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod748_cnn2507_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod_cnn1680_dspb_native_dot_product_vunroll_x_out_primWireOut;
    (* preserve_syn_only *) reg [0:0] valid_fanout_reg0_q;
    (* preserve_syn_only *) reg [0:0] valid_fanout_reg1_q;
    (* preserve_syn_only *) reg [0:0] valid_fanout_reg2_q;
    reg [31:0] redist0_sync_in_aunroll_vunroll_x_in_c1_eni67_1_1_q;
    reg [31:0] redist1_sync_in_aunroll_vunroll_x_in_c1_eni67_2_2_q;
    reg [31:0] redist1_sync_in_aunroll_vunroll_x_in_c1_eni67_2_2_delay_0;
    reg [31:0] redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_q;
    reg [31:0] redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_delay_0;
    reg [31:0] redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_delay_1;
    reg [31:0] redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_q;
    reg [31:0] redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_delay_0;
    reg [31:0] redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_delay_1;
    reg [31:0] redist256_sync_in_aunroll_vunroll_x_in_c1_eni67_256_1_q;
    reg [31:0] redist257_sync_in_aunroll_vunroll_x_in_c1_eni67_257_2_q;
    reg [31:0] redist257_sync_in_aunroll_vunroll_x_in_c1_eni67_257_2_delay_0;
    reg [0:0] redist260_sync_in_aunroll_vunroll_x_in_c1_eni67_260_1_q;
    reg [31:0] redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_q;
    reg [31:0] redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_delay_0;
    reg [31:0] redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_delay_1;
    reg [31:0] redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_q;
    reg [31:0] redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_delay_0;
    reg [31:0] redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_delay_1;
    reg [0:0] redist513_sync_in_aunroll_vunroll_x_in_c1_eni67_512_769_q;
    reg [0:0] redist514_sync_in_aunroll_vunroll_x_in_i_valid_768_q;
    reg [31:0] redist515_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod_cnn1680_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist516_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod743_cnn2501_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist517_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod738_cnn2492_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist518_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod733_cnn2486_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist519_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod728_cnn2479_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist520_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod723_cnn2473_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist521_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod718_cnn2466_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist522_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod713_cnn2460_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist523_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod708_cnn2453_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist524_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod703_cnn2447_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist525_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod698_cnn2440_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist526_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod693_cnn2434_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist527_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod688_cnn2427_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist528_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod683_cnn2421_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist529_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod678_cnn2414_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist530_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod673_cnn2408_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist531_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod668_cnn2401_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist532_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod663_cnn2395_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist533_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod658_cnn2388_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist534_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod653_cnn2382_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist535_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod648_cnn2375_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist536_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod643_cnn2369_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist537_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod638_cnn2362_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist538_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod633_cnn2356_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist539_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod628_cnn2349_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist540_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod623_cnn2343_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist541_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod618_cnn2336_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist542_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod613_cnn2330_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist543_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod608_cnn2323_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist544_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod603_cnn2317_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist545_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod598_cnn2310_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist546_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod593_cnn2304_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist547_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod588_cnn2297_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist548_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod583_cnn2291_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist549_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod578_cnn2284_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist550_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod573_cnn2278_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist551_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod568_cnn2271_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist552_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod563_cnn2265_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist553_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod558_cnn2258_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist554_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod553_cnn2252_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist555_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod548_cnn2245_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist556_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod543_cnn2239_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist557_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod538_cnn2232_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist558_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod533_cnn2226_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist559_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod528_cnn2219_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist560_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod523_cnn2213_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist561_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod518_cnn2206_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist562_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod513_cnn2200_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist563_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod508_cnn2193_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist564_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod503_cnn2187_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist565_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod498_cnn2180_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist566_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod493_cnn2174_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist567_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod488_cnn2167_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist568_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod483_cnn2161_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist569_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod478_cnn2154_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist570_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod473_cnn2148_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist571_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod468_cnn2141_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist572_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod463_cnn2135_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist573_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod458_cnn2128_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist574_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod453_cnn2122_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist575_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod448_cnn2115_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist576_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod443_cnn2109_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist577_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod438_cnn2102_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist578_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod433_cnn2096_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist579_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod428_cnn2089_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist580_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod423_cnn2083_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist581_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod418_cnn2076_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist582_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod413_cnn2070_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist583_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod408_cnn2063_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist584_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod403_cnn2057_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist585_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod398_cnn2050_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist586_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod393_cnn2044_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist587_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod388_cnn2037_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist588_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod383_cnn2031_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist589_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod378_cnn2024_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist590_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod373_cnn2018_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist591_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod368_cnn2011_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist592_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod363_cnn2005_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist593_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod358_cnn1998_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist594_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod353_cnn1992_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist595_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod348_cnn1985_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist596_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod343_cnn1979_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist597_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod338_cnn1972_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist598_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod333_cnn1966_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist599_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod328_cnn1959_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist600_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod323_cnn1953_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist601_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod318_cnn1946_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist602_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod313_cnn1940_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist603_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod308_cnn1933_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist604_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod303_cnn1927_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist605_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod298_cnn1920_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist606_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod293_cnn1914_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist607_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod288_cnn1907_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist608_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod283_cnn1901_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist609_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod278_cnn1894_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist610_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod273_cnn1888_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist611_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod268_cnn1881_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist612_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod263_cnn1875_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist613_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod258_cnn1868_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist614_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod253_cnn1862_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist615_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod248_cnn1855_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist616_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod243_cnn1849_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist617_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod238_cnn1842_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist618_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod233_cnn1836_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist619_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod228_cnn1829_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist620_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod223_cnn1823_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist621_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod218_cnn1816_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist622_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod213_cnn1810_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist623_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod208_cnn1803_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist624_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod203_cnn1797_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist625_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod198_cnn1790_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist626_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod193_cnn1784_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist627_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod188_cnn1777_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist628_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod183_cnn1771_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist629_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod178_cnn1764_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist630_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod173_cnn1758_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist631_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod168_cnn1751_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist632_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod163_cnn1745_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist633_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod158_cnn1738_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist634_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod153_cnn1732_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist635_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod148_cnn1725_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist636_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod143_cnn1719_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist637_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod138_cnn1712_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist638_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod133_cnn1706_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist639_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod128_cnn1699_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist640_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod123_cnn1693_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist641_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod118_cnn1686_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q;
    reg [31:0] redist642_i_llvm_fpga_pop_f32_running_sum_056_pop33_cnn1672_out_data_out_1_q;
    reg [31:0] redist2_sync_in_aunroll_vunroll_x_in_c1_eni67_3_7_inputreg0_q;
    reg [31:0] redist2_sync_in_aunroll_vunroll_x_in_c1_eni67_3_7_outputreg0_q;
    wire redist2_sync_in_aunroll_vunroll_x_in_c1_eni67_3_7_mem_reset0;
    wire [31:0] redist2_sync_in_aunroll_vunroll_x_in_c1_eni67_3_7_mem_ia;
    wire [1:0] redist2_sync_in_aunroll_vunroll_x_in_c1_eni67_3_7_mem_aa;
    wire [1:0] redist2_sync_in_aunroll_vunroll_x_in_c1_eni67_3_7_mem_ab;
    wire [31:0] redist2_sync_in_aunroll_vunroll_x_in_c1_eni67_3_7_mem_iq;
    wire [31:0] redist2_sync_in_aunroll_vunroll_x_in_c1_eni67_3_7_mem_q;
    wire [1:0] redist2_sync_in_aunroll_vunroll_x_in_c1_eni67_3_7_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [1:0] redist2_sync_in_aunroll_vunroll_x_in_c1_eni67_3_7_wraddr_i = 2'b11;
    wire [1:0] redist2_sync_in_aunroll_vunroll_x_in_c1_eni67_3_7_offset_q;
    wire [2:0] redist2_sync_in_aunroll_vunroll_x_in_c1_eni67_3_7_rdcnt_a;
    wire [2:0] redist2_sync_in_aunroll_vunroll_x_in_c1_eni67_3_7_rdcnt_b;
    logic [2:0] redist2_sync_in_aunroll_vunroll_x_in_c1_eni67_3_7_rdcnt_o;
    wire [2:0] redist2_sync_in_aunroll_vunroll_x_in_c1_eni67_3_7_rdcnt_q;
    reg [31:0] redist3_sync_in_aunroll_vunroll_x_in_c1_eni67_4_8_inputreg0_q;
    reg [31:0] redist3_sync_in_aunroll_vunroll_x_in_c1_eni67_4_8_outputreg0_q;
    wire redist3_sync_in_aunroll_vunroll_x_in_c1_eni67_4_8_mem_reset0;
    wire [31:0] redist3_sync_in_aunroll_vunroll_x_in_c1_eni67_4_8_mem_ia;
    wire [2:0] redist3_sync_in_aunroll_vunroll_x_in_c1_eni67_4_8_mem_aa;
    wire [2:0] redist3_sync_in_aunroll_vunroll_x_in_c1_eni67_4_8_mem_ab;
    wire [31:0] redist3_sync_in_aunroll_vunroll_x_in_c1_eni67_4_8_mem_iq;
    wire [31:0] redist3_sync_in_aunroll_vunroll_x_in_c1_eni67_4_8_mem_q;
    wire [2:0] redist3_sync_in_aunroll_vunroll_x_in_c1_eni67_4_8_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [2:0] redist3_sync_in_aunroll_vunroll_x_in_c1_eni67_4_8_wraddr_i = 3'b111;
    wire [2:0] redist3_sync_in_aunroll_vunroll_x_in_c1_eni67_4_8_offset_q;
    wire [3:0] redist3_sync_in_aunroll_vunroll_x_in_c1_eni67_4_8_rdcnt_a;
    wire [3:0] redist3_sync_in_aunroll_vunroll_x_in_c1_eni67_4_8_rdcnt_b;
    logic [3:0] redist3_sync_in_aunroll_vunroll_x_in_c1_eni67_4_8_rdcnt_o;
    wire [3:0] redist3_sync_in_aunroll_vunroll_x_in_c1_eni67_4_8_rdcnt_q;
    reg [31:0] redist4_sync_in_aunroll_vunroll_x_in_c1_eni67_5_13_inputreg0_q;
    reg [31:0] redist4_sync_in_aunroll_vunroll_x_in_c1_eni67_5_13_outputreg0_q;
    wire redist4_sync_in_aunroll_vunroll_x_in_c1_eni67_5_13_mem_reset0;
    wire [31:0] redist4_sync_in_aunroll_vunroll_x_in_c1_eni67_5_13_mem_ia;
    wire [3:0] redist4_sync_in_aunroll_vunroll_x_in_c1_eni67_5_13_mem_aa;
    wire [3:0] redist4_sync_in_aunroll_vunroll_x_in_c1_eni67_5_13_mem_ab;
    wire [31:0] redist4_sync_in_aunroll_vunroll_x_in_c1_eni67_5_13_mem_iq;
    wire [31:0] redist4_sync_in_aunroll_vunroll_x_in_c1_eni67_5_13_mem_q;
    wire [3:0] redist4_sync_in_aunroll_vunroll_x_in_c1_eni67_5_13_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [3:0] redist4_sync_in_aunroll_vunroll_x_in_c1_eni67_5_13_wraddr_i = 4'b1111;
    wire [3:0] redist4_sync_in_aunroll_vunroll_x_in_c1_eni67_5_13_offset_q;
    wire [4:0] redist4_sync_in_aunroll_vunroll_x_in_c1_eni67_5_13_rdcnt_a;
    wire [4:0] redist4_sync_in_aunroll_vunroll_x_in_c1_eni67_5_13_rdcnt_b;
    logic [4:0] redist4_sync_in_aunroll_vunroll_x_in_c1_eni67_5_13_rdcnt_o;
    wire [4:0] redist4_sync_in_aunroll_vunroll_x_in_c1_eni67_5_13_rdcnt_q;
    reg [31:0] redist5_sync_in_aunroll_vunroll_x_in_c1_eni67_6_14_inputreg0_q;
    reg [31:0] redist5_sync_in_aunroll_vunroll_x_in_c1_eni67_6_14_outputreg0_q;
    wire redist5_sync_in_aunroll_vunroll_x_in_c1_eni67_6_14_mem_reset0;
    wire [31:0] redist5_sync_in_aunroll_vunroll_x_in_c1_eni67_6_14_mem_ia;
    wire [3:0] redist5_sync_in_aunroll_vunroll_x_in_c1_eni67_6_14_mem_aa;
    wire [3:0] redist5_sync_in_aunroll_vunroll_x_in_c1_eni67_6_14_mem_ab;
    wire [31:0] redist5_sync_in_aunroll_vunroll_x_in_c1_eni67_6_14_mem_iq;
    wire [31:0] redist5_sync_in_aunroll_vunroll_x_in_c1_eni67_6_14_mem_q;
    wire [3:0] redist5_sync_in_aunroll_vunroll_x_in_c1_eni67_6_14_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [3:0] redist5_sync_in_aunroll_vunroll_x_in_c1_eni67_6_14_wraddr_i = 4'b1111;
    wire [3:0] redist5_sync_in_aunroll_vunroll_x_in_c1_eni67_6_14_offset_q;
    wire [4:0] redist5_sync_in_aunroll_vunroll_x_in_c1_eni67_6_14_rdcnt_a;
    wire [4:0] redist5_sync_in_aunroll_vunroll_x_in_c1_eni67_6_14_rdcnt_b;
    logic [4:0] redist5_sync_in_aunroll_vunroll_x_in_c1_eni67_6_14_rdcnt_o;
    wire [4:0] redist5_sync_in_aunroll_vunroll_x_in_c1_eni67_6_14_rdcnt_q;
    reg [31:0] redist6_sync_in_aunroll_vunroll_x_in_c1_eni67_7_19_inputreg0_q;
    reg [31:0] redist6_sync_in_aunroll_vunroll_x_in_c1_eni67_7_19_outputreg0_q;
    wire redist6_sync_in_aunroll_vunroll_x_in_c1_eni67_7_19_mem_reset0;
    wire [31:0] redist6_sync_in_aunroll_vunroll_x_in_c1_eni67_7_19_mem_ia;
    wire [3:0] redist6_sync_in_aunroll_vunroll_x_in_c1_eni67_7_19_mem_aa;
    wire [3:0] redist6_sync_in_aunroll_vunroll_x_in_c1_eni67_7_19_mem_ab;
    wire [31:0] redist6_sync_in_aunroll_vunroll_x_in_c1_eni67_7_19_mem_iq;
    wire [31:0] redist6_sync_in_aunroll_vunroll_x_in_c1_eni67_7_19_mem_q;
    wire [3:0] redist6_sync_in_aunroll_vunroll_x_in_c1_eni67_7_19_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [3:0] redist6_sync_in_aunroll_vunroll_x_in_c1_eni67_7_19_wraddr_i = 4'b1111;
    wire [3:0] redist6_sync_in_aunroll_vunroll_x_in_c1_eni67_7_19_offset_q;
    wire [4:0] redist6_sync_in_aunroll_vunroll_x_in_c1_eni67_7_19_rdcnt_a;
    wire [4:0] redist6_sync_in_aunroll_vunroll_x_in_c1_eni67_7_19_rdcnt_b;
    logic [4:0] redist6_sync_in_aunroll_vunroll_x_in_c1_eni67_7_19_rdcnt_o;
    wire [4:0] redist6_sync_in_aunroll_vunroll_x_in_c1_eni67_7_19_rdcnt_q;
    reg [31:0] redist7_sync_in_aunroll_vunroll_x_in_c1_eni67_8_20_inputreg0_q;
    reg [31:0] redist7_sync_in_aunroll_vunroll_x_in_c1_eni67_8_20_outputreg0_q;
    wire redist7_sync_in_aunroll_vunroll_x_in_c1_eni67_8_20_mem_reset0;
    wire [31:0] redist7_sync_in_aunroll_vunroll_x_in_c1_eni67_8_20_mem_ia;
    wire [4:0] redist7_sync_in_aunroll_vunroll_x_in_c1_eni67_8_20_mem_aa;
    wire [4:0] redist7_sync_in_aunroll_vunroll_x_in_c1_eni67_8_20_mem_ab;
    wire [31:0] redist7_sync_in_aunroll_vunroll_x_in_c1_eni67_8_20_mem_iq;
    wire [31:0] redist7_sync_in_aunroll_vunroll_x_in_c1_eni67_8_20_mem_q;
    wire [4:0] redist7_sync_in_aunroll_vunroll_x_in_c1_eni67_8_20_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [4:0] redist7_sync_in_aunroll_vunroll_x_in_c1_eni67_8_20_wraddr_i = 5'b11111;
    wire [4:0] redist7_sync_in_aunroll_vunroll_x_in_c1_eni67_8_20_offset_q;
    wire [5:0] redist7_sync_in_aunroll_vunroll_x_in_c1_eni67_8_20_rdcnt_a;
    wire [5:0] redist7_sync_in_aunroll_vunroll_x_in_c1_eni67_8_20_rdcnt_b;
    logic [5:0] redist7_sync_in_aunroll_vunroll_x_in_c1_eni67_8_20_rdcnt_o;
    wire [5:0] redist7_sync_in_aunroll_vunroll_x_in_c1_eni67_8_20_rdcnt_q;
    reg [31:0] redist8_sync_in_aunroll_vunroll_x_in_c1_eni67_9_25_inputreg0_q;
    reg [31:0] redist8_sync_in_aunroll_vunroll_x_in_c1_eni67_9_25_outputreg0_q;
    wire redist8_sync_in_aunroll_vunroll_x_in_c1_eni67_9_25_mem_reset0;
    wire [31:0] redist8_sync_in_aunroll_vunroll_x_in_c1_eni67_9_25_mem_ia;
    wire [4:0] redist8_sync_in_aunroll_vunroll_x_in_c1_eni67_9_25_mem_aa;
    wire [4:0] redist8_sync_in_aunroll_vunroll_x_in_c1_eni67_9_25_mem_ab;
    wire [31:0] redist8_sync_in_aunroll_vunroll_x_in_c1_eni67_9_25_mem_iq;
    wire [31:0] redist8_sync_in_aunroll_vunroll_x_in_c1_eni67_9_25_mem_q;
    wire [4:0] redist8_sync_in_aunroll_vunroll_x_in_c1_eni67_9_25_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [4:0] redist8_sync_in_aunroll_vunroll_x_in_c1_eni67_9_25_wraddr_i = 5'b11111;
    wire [4:0] redist8_sync_in_aunroll_vunroll_x_in_c1_eni67_9_25_offset_q;
    wire [5:0] redist8_sync_in_aunroll_vunroll_x_in_c1_eni67_9_25_rdcnt_a;
    wire [5:0] redist8_sync_in_aunroll_vunroll_x_in_c1_eni67_9_25_rdcnt_b;
    logic [5:0] redist8_sync_in_aunroll_vunroll_x_in_c1_eni67_9_25_rdcnt_o;
    wire [5:0] redist8_sync_in_aunroll_vunroll_x_in_c1_eni67_9_25_rdcnt_q;
    reg [31:0] redist9_sync_in_aunroll_vunroll_x_in_c1_eni67_10_26_inputreg0_q;
    reg [31:0] redist9_sync_in_aunroll_vunroll_x_in_c1_eni67_10_26_outputreg0_q;
    wire redist9_sync_in_aunroll_vunroll_x_in_c1_eni67_10_26_mem_reset0;
    wire [31:0] redist9_sync_in_aunroll_vunroll_x_in_c1_eni67_10_26_mem_ia;
    wire [4:0] redist9_sync_in_aunroll_vunroll_x_in_c1_eni67_10_26_mem_aa;
    wire [4:0] redist9_sync_in_aunroll_vunroll_x_in_c1_eni67_10_26_mem_ab;
    wire [31:0] redist9_sync_in_aunroll_vunroll_x_in_c1_eni67_10_26_mem_iq;
    wire [31:0] redist9_sync_in_aunroll_vunroll_x_in_c1_eni67_10_26_mem_q;
    wire [4:0] redist9_sync_in_aunroll_vunroll_x_in_c1_eni67_10_26_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [4:0] redist9_sync_in_aunroll_vunroll_x_in_c1_eni67_10_26_wraddr_i = 5'b11111;
    wire [4:0] redist9_sync_in_aunroll_vunroll_x_in_c1_eni67_10_26_offset_q;
    wire [5:0] redist9_sync_in_aunroll_vunroll_x_in_c1_eni67_10_26_rdcnt_a;
    wire [5:0] redist9_sync_in_aunroll_vunroll_x_in_c1_eni67_10_26_rdcnt_b;
    logic [5:0] redist9_sync_in_aunroll_vunroll_x_in_c1_eni67_10_26_rdcnt_o;
    wire [5:0] redist9_sync_in_aunroll_vunroll_x_in_c1_eni67_10_26_rdcnt_q;
    reg [31:0] redist10_sync_in_aunroll_vunroll_x_in_c1_eni67_11_31_inputreg0_q;
    reg [31:0] redist10_sync_in_aunroll_vunroll_x_in_c1_eni67_11_31_outputreg0_q;
    wire redist10_sync_in_aunroll_vunroll_x_in_c1_eni67_11_31_mem_reset0;
    wire [31:0] redist10_sync_in_aunroll_vunroll_x_in_c1_eni67_11_31_mem_ia;
    wire [4:0] redist10_sync_in_aunroll_vunroll_x_in_c1_eni67_11_31_mem_aa;
    wire [4:0] redist10_sync_in_aunroll_vunroll_x_in_c1_eni67_11_31_mem_ab;
    wire [31:0] redist10_sync_in_aunroll_vunroll_x_in_c1_eni67_11_31_mem_iq;
    wire [31:0] redist10_sync_in_aunroll_vunroll_x_in_c1_eni67_11_31_mem_q;
    wire [4:0] redist10_sync_in_aunroll_vunroll_x_in_c1_eni67_11_31_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [4:0] redist10_sync_in_aunroll_vunroll_x_in_c1_eni67_11_31_wraddr_i = 5'b11111;
    wire [4:0] redist10_sync_in_aunroll_vunroll_x_in_c1_eni67_11_31_offset_q;
    wire [5:0] redist10_sync_in_aunroll_vunroll_x_in_c1_eni67_11_31_rdcnt_a;
    wire [5:0] redist10_sync_in_aunroll_vunroll_x_in_c1_eni67_11_31_rdcnt_b;
    logic [5:0] redist10_sync_in_aunroll_vunroll_x_in_c1_eni67_11_31_rdcnt_o;
    wire [5:0] redist10_sync_in_aunroll_vunroll_x_in_c1_eni67_11_31_rdcnt_q;
    reg [31:0] redist11_sync_in_aunroll_vunroll_x_in_c1_eni67_12_32_inputreg0_q;
    reg [31:0] redist11_sync_in_aunroll_vunroll_x_in_c1_eni67_12_32_outputreg0_q;
    wire redist11_sync_in_aunroll_vunroll_x_in_c1_eni67_12_32_mem_reset0;
    wire [31:0] redist11_sync_in_aunroll_vunroll_x_in_c1_eni67_12_32_mem_ia;
    wire [4:0] redist11_sync_in_aunroll_vunroll_x_in_c1_eni67_12_32_mem_aa;
    wire [4:0] redist11_sync_in_aunroll_vunroll_x_in_c1_eni67_12_32_mem_ab;
    wire [31:0] redist11_sync_in_aunroll_vunroll_x_in_c1_eni67_12_32_mem_iq;
    wire [31:0] redist11_sync_in_aunroll_vunroll_x_in_c1_eni67_12_32_mem_q;
    wire [4:0] redist11_sync_in_aunroll_vunroll_x_in_c1_eni67_12_32_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [4:0] redist11_sync_in_aunroll_vunroll_x_in_c1_eni67_12_32_wraddr_i = 5'b11111;
    wire [4:0] redist11_sync_in_aunroll_vunroll_x_in_c1_eni67_12_32_offset_q;
    wire [5:0] redist11_sync_in_aunroll_vunroll_x_in_c1_eni67_12_32_rdcnt_a;
    wire [5:0] redist11_sync_in_aunroll_vunroll_x_in_c1_eni67_12_32_rdcnt_b;
    logic [5:0] redist11_sync_in_aunroll_vunroll_x_in_c1_eni67_12_32_rdcnt_o;
    wire [5:0] redist11_sync_in_aunroll_vunroll_x_in_c1_eni67_12_32_rdcnt_q;
    reg [31:0] redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_inputreg0_q;
    reg [31:0] redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_inputreg0_q;
    reg [31:0] redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_outputreg0_q;
    reg [31:0] redist14_sync_in_aunroll_vunroll_x_in_c1_eni67_15_43_inputreg0_q;
    reg [31:0] redist14_sync_in_aunroll_vunroll_x_in_c1_eni67_15_43_outputreg0_q;
    wire redist14_sync_in_aunroll_vunroll_x_in_c1_eni67_15_43_mem_reset0;
    wire [31:0] redist14_sync_in_aunroll_vunroll_x_in_c1_eni67_15_43_mem_ia;
    wire [5:0] redist14_sync_in_aunroll_vunroll_x_in_c1_eni67_15_43_mem_aa;
    wire [5:0] redist14_sync_in_aunroll_vunroll_x_in_c1_eni67_15_43_mem_ab;
    wire [31:0] redist14_sync_in_aunroll_vunroll_x_in_c1_eni67_15_43_mem_iq;
    wire [31:0] redist14_sync_in_aunroll_vunroll_x_in_c1_eni67_15_43_mem_q;
    wire [5:0] redist14_sync_in_aunroll_vunroll_x_in_c1_eni67_15_43_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [5:0] redist14_sync_in_aunroll_vunroll_x_in_c1_eni67_15_43_wraddr_i = 6'b111111;
    wire [5:0] redist14_sync_in_aunroll_vunroll_x_in_c1_eni67_15_43_offset_q;
    wire [6:0] redist14_sync_in_aunroll_vunroll_x_in_c1_eni67_15_43_rdcnt_a;
    wire [6:0] redist14_sync_in_aunroll_vunroll_x_in_c1_eni67_15_43_rdcnt_b;
    logic [6:0] redist14_sync_in_aunroll_vunroll_x_in_c1_eni67_15_43_rdcnt_o;
    wire [6:0] redist14_sync_in_aunroll_vunroll_x_in_c1_eni67_15_43_rdcnt_q;
    reg [31:0] redist15_sync_in_aunroll_vunroll_x_in_c1_eni67_16_44_inputreg0_q;
    reg [31:0] redist15_sync_in_aunroll_vunroll_x_in_c1_eni67_16_44_outputreg0_q;
    wire redist15_sync_in_aunroll_vunroll_x_in_c1_eni67_16_44_mem_reset0;
    wire [31:0] redist15_sync_in_aunroll_vunroll_x_in_c1_eni67_16_44_mem_ia;
    wire [5:0] redist15_sync_in_aunroll_vunroll_x_in_c1_eni67_16_44_mem_aa;
    wire [5:0] redist15_sync_in_aunroll_vunroll_x_in_c1_eni67_16_44_mem_ab;
    wire [31:0] redist15_sync_in_aunroll_vunroll_x_in_c1_eni67_16_44_mem_iq;
    wire [31:0] redist15_sync_in_aunroll_vunroll_x_in_c1_eni67_16_44_mem_q;
    wire [5:0] redist15_sync_in_aunroll_vunroll_x_in_c1_eni67_16_44_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [5:0] redist15_sync_in_aunroll_vunroll_x_in_c1_eni67_16_44_wraddr_i = 6'b111111;
    wire [5:0] redist15_sync_in_aunroll_vunroll_x_in_c1_eni67_16_44_offset_q;
    wire [6:0] redist15_sync_in_aunroll_vunroll_x_in_c1_eni67_16_44_rdcnt_a;
    wire [6:0] redist15_sync_in_aunroll_vunroll_x_in_c1_eni67_16_44_rdcnt_b;
    logic [6:0] redist15_sync_in_aunroll_vunroll_x_in_c1_eni67_16_44_rdcnt_o;
    wire [6:0] redist15_sync_in_aunroll_vunroll_x_in_c1_eni67_16_44_rdcnt_q;
    reg [31:0] redist16_sync_in_aunroll_vunroll_x_in_c1_eni67_17_49_inputreg0_q;
    reg [31:0] redist16_sync_in_aunroll_vunroll_x_in_c1_eni67_17_49_outputreg0_q;
    wire redist16_sync_in_aunroll_vunroll_x_in_c1_eni67_17_49_mem_reset0;
    wire [31:0] redist16_sync_in_aunroll_vunroll_x_in_c1_eni67_17_49_mem_ia;
    wire [5:0] redist16_sync_in_aunroll_vunroll_x_in_c1_eni67_17_49_mem_aa;
    wire [5:0] redist16_sync_in_aunroll_vunroll_x_in_c1_eni67_17_49_mem_ab;
    wire [31:0] redist16_sync_in_aunroll_vunroll_x_in_c1_eni67_17_49_mem_iq;
    wire [31:0] redist16_sync_in_aunroll_vunroll_x_in_c1_eni67_17_49_mem_q;
    wire [5:0] redist16_sync_in_aunroll_vunroll_x_in_c1_eni67_17_49_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [5:0] redist16_sync_in_aunroll_vunroll_x_in_c1_eni67_17_49_wraddr_i = 6'b111111;
    wire [5:0] redist16_sync_in_aunroll_vunroll_x_in_c1_eni67_17_49_offset_q;
    wire [6:0] redist16_sync_in_aunroll_vunroll_x_in_c1_eni67_17_49_rdcnt_a;
    wire [6:0] redist16_sync_in_aunroll_vunroll_x_in_c1_eni67_17_49_rdcnt_b;
    logic [6:0] redist16_sync_in_aunroll_vunroll_x_in_c1_eni67_17_49_rdcnt_o;
    wire [6:0] redist16_sync_in_aunroll_vunroll_x_in_c1_eni67_17_49_rdcnt_q;
    reg [31:0] redist17_sync_in_aunroll_vunroll_x_in_c1_eni67_18_50_inputreg0_q;
    reg [31:0] redist17_sync_in_aunroll_vunroll_x_in_c1_eni67_18_50_outputreg0_q;
    wire redist17_sync_in_aunroll_vunroll_x_in_c1_eni67_18_50_mem_reset0;
    wire [31:0] redist17_sync_in_aunroll_vunroll_x_in_c1_eni67_18_50_mem_ia;
    wire [5:0] redist17_sync_in_aunroll_vunroll_x_in_c1_eni67_18_50_mem_aa;
    wire [5:0] redist17_sync_in_aunroll_vunroll_x_in_c1_eni67_18_50_mem_ab;
    wire [31:0] redist17_sync_in_aunroll_vunroll_x_in_c1_eni67_18_50_mem_iq;
    wire [31:0] redist17_sync_in_aunroll_vunroll_x_in_c1_eni67_18_50_mem_q;
    wire [5:0] redist17_sync_in_aunroll_vunroll_x_in_c1_eni67_18_50_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [5:0] redist17_sync_in_aunroll_vunroll_x_in_c1_eni67_18_50_wraddr_i = 6'b111111;
    wire [5:0] redist17_sync_in_aunroll_vunroll_x_in_c1_eni67_18_50_offset_q;
    wire [6:0] redist17_sync_in_aunroll_vunroll_x_in_c1_eni67_18_50_rdcnt_a;
    wire [6:0] redist17_sync_in_aunroll_vunroll_x_in_c1_eni67_18_50_rdcnt_b;
    logic [6:0] redist17_sync_in_aunroll_vunroll_x_in_c1_eni67_18_50_rdcnt_o;
    wire [6:0] redist17_sync_in_aunroll_vunroll_x_in_c1_eni67_18_50_rdcnt_q;
    reg [31:0] redist18_sync_in_aunroll_vunroll_x_in_c1_eni67_19_55_inputreg0_q;
    reg [31:0] redist18_sync_in_aunroll_vunroll_x_in_c1_eni67_19_55_outputreg0_q;
    wire redist18_sync_in_aunroll_vunroll_x_in_c1_eni67_19_55_mem_reset0;
    wire [31:0] redist18_sync_in_aunroll_vunroll_x_in_c1_eni67_19_55_mem_ia;
    wire [5:0] redist18_sync_in_aunroll_vunroll_x_in_c1_eni67_19_55_mem_aa;
    wire [5:0] redist18_sync_in_aunroll_vunroll_x_in_c1_eni67_19_55_mem_ab;
    wire [31:0] redist18_sync_in_aunroll_vunroll_x_in_c1_eni67_19_55_mem_iq;
    wire [31:0] redist18_sync_in_aunroll_vunroll_x_in_c1_eni67_19_55_mem_q;
    wire [5:0] redist18_sync_in_aunroll_vunroll_x_in_c1_eni67_19_55_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [5:0] redist18_sync_in_aunroll_vunroll_x_in_c1_eni67_19_55_wraddr_i = 6'b111111;
    wire [5:0] redist18_sync_in_aunroll_vunroll_x_in_c1_eni67_19_55_offset_q;
    wire [6:0] redist18_sync_in_aunroll_vunroll_x_in_c1_eni67_19_55_rdcnt_a;
    wire [6:0] redist18_sync_in_aunroll_vunroll_x_in_c1_eni67_19_55_rdcnt_b;
    logic [6:0] redist18_sync_in_aunroll_vunroll_x_in_c1_eni67_19_55_rdcnt_o;
    wire [6:0] redist18_sync_in_aunroll_vunroll_x_in_c1_eni67_19_55_rdcnt_q;
    reg [31:0] redist19_sync_in_aunroll_vunroll_x_in_c1_eni67_20_56_inputreg0_q;
    reg [31:0] redist19_sync_in_aunroll_vunroll_x_in_c1_eni67_20_56_outputreg0_q;
    wire redist19_sync_in_aunroll_vunroll_x_in_c1_eni67_20_56_mem_reset0;
    wire [31:0] redist19_sync_in_aunroll_vunroll_x_in_c1_eni67_20_56_mem_ia;
    wire [5:0] redist19_sync_in_aunroll_vunroll_x_in_c1_eni67_20_56_mem_aa;
    wire [5:0] redist19_sync_in_aunroll_vunroll_x_in_c1_eni67_20_56_mem_ab;
    wire [31:0] redist19_sync_in_aunroll_vunroll_x_in_c1_eni67_20_56_mem_iq;
    wire [31:0] redist19_sync_in_aunroll_vunroll_x_in_c1_eni67_20_56_mem_q;
    wire [5:0] redist19_sync_in_aunroll_vunroll_x_in_c1_eni67_20_56_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [5:0] redist19_sync_in_aunroll_vunroll_x_in_c1_eni67_20_56_wraddr_i = 6'b111111;
    wire [5:0] redist19_sync_in_aunroll_vunroll_x_in_c1_eni67_20_56_offset_q;
    wire [6:0] redist19_sync_in_aunroll_vunroll_x_in_c1_eni67_20_56_rdcnt_a;
    wire [6:0] redist19_sync_in_aunroll_vunroll_x_in_c1_eni67_20_56_rdcnt_b;
    logic [6:0] redist19_sync_in_aunroll_vunroll_x_in_c1_eni67_20_56_rdcnt_o;
    wire [6:0] redist19_sync_in_aunroll_vunroll_x_in_c1_eni67_20_56_rdcnt_q;
    reg [31:0] redist20_sync_in_aunroll_vunroll_x_in_c1_eni67_21_61_inputreg0_q;
    reg [31:0] redist20_sync_in_aunroll_vunroll_x_in_c1_eni67_21_61_outputreg0_q;
    wire redist20_sync_in_aunroll_vunroll_x_in_c1_eni67_21_61_mem_reset0;
    wire [31:0] redist20_sync_in_aunroll_vunroll_x_in_c1_eni67_21_61_mem_ia;
    wire [5:0] redist20_sync_in_aunroll_vunroll_x_in_c1_eni67_21_61_mem_aa;
    wire [5:0] redist20_sync_in_aunroll_vunroll_x_in_c1_eni67_21_61_mem_ab;
    wire [31:0] redist20_sync_in_aunroll_vunroll_x_in_c1_eni67_21_61_mem_iq;
    wire [31:0] redist20_sync_in_aunroll_vunroll_x_in_c1_eni67_21_61_mem_q;
    wire [5:0] redist20_sync_in_aunroll_vunroll_x_in_c1_eni67_21_61_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [5:0] redist20_sync_in_aunroll_vunroll_x_in_c1_eni67_21_61_wraddr_i = 6'b111111;
    wire [5:0] redist20_sync_in_aunroll_vunroll_x_in_c1_eni67_21_61_offset_q;
    wire [6:0] redist20_sync_in_aunroll_vunroll_x_in_c1_eni67_21_61_rdcnt_a;
    wire [6:0] redist20_sync_in_aunroll_vunroll_x_in_c1_eni67_21_61_rdcnt_b;
    logic [6:0] redist20_sync_in_aunroll_vunroll_x_in_c1_eni67_21_61_rdcnt_o;
    wire [6:0] redist20_sync_in_aunroll_vunroll_x_in_c1_eni67_21_61_rdcnt_q;
    reg [31:0] redist21_sync_in_aunroll_vunroll_x_in_c1_eni67_22_62_inputreg0_q;
    reg [31:0] redist21_sync_in_aunroll_vunroll_x_in_c1_eni67_22_62_outputreg0_q;
    wire redist21_sync_in_aunroll_vunroll_x_in_c1_eni67_22_62_mem_reset0;
    wire [31:0] redist21_sync_in_aunroll_vunroll_x_in_c1_eni67_22_62_mem_ia;
    wire [5:0] redist21_sync_in_aunroll_vunroll_x_in_c1_eni67_22_62_mem_aa;
    wire [5:0] redist21_sync_in_aunroll_vunroll_x_in_c1_eni67_22_62_mem_ab;
    wire [31:0] redist21_sync_in_aunroll_vunroll_x_in_c1_eni67_22_62_mem_iq;
    wire [31:0] redist21_sync_in_aunroll_vunroll_x_in_c1_eni67_22_62_mem_q;
    wire [5:0] redist21_sync_in_aunroll_vunroll_x_in_c1_eni67_22_62_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [5:0] redist21_sync_in_aunroll_vunroll_x_in_c1_eni67_22_62_wraddr_i = 6'b111111;
    wire [5:0] redist21_sync_in_aunroll_vunroll_x_in_c1_eni67_22_62_offset_q;
    wire [6:0] redist21_sync_in_aunroll_vunroll_x_in_c1_eni67_22_62_rdcnt_a;
    wire [6:0] redist21_sync_in_aunroll_vunroll_x_in_c1_eni67_22_62_rdcnt_b;
    logic [6:0] redist21_sync_in_aunroll_vunroll_x_in_c1_eni67_22_62_rdcnt_o;
    wire [6:0] redist21_sync_in_aunroll_vunroll_x_in_c1_eni67_22_62_rdcnt_q;
    reg [31:0] redist22_sync_in_aunroll_vunroll_x_in_c1_eni67_23_67_inputreg0_q;
    reg [31:0] redist22_sync_in_aunroll_vunroll_x_in_c1_eni67_23_67_outputreg0_q;
    wire redist22_sync_in_aunroll_vunroll_x_in_c1_eni67_23_67_mem_reset0;
    wire [31:0] redist22_sync_in_aunroll_vunroll_x_in_c1_eni67_23_67_mem_ia;
    wire [5:0] redist22_sync_in_aunroll_vunroll_x_in_c1_eni67_23_67_mem_aa;
    wire [5:0] redist22_sync_in_aunroll_vunroll_x_in_c1_eni67_23_67_mem_ab;
    wire [31:0] redist22_sync_in_aunroll_vunroll_x_in_c1_eni67_23_67_mem_iq;
    wire [31:0] redist22_sync_in_aunroll_vunroll_x_in_c1_eni67_23_67_mem_q;
    wire [5:0] redist22_sync_in_aunroll_vunroll_x_in_c1_eni67_23_67_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [5:0] redist22_sync_in_aunroll_vunroll_x_in_c1_eni67_23_67_wraddr_i = 6'b111111;
    wire [5:0] redist22_sync_in_aunroll_vunroll_x_in_c1_eni67_23_67_offset_q;
    wire [6:0] redist22_sync_in_aunroll_vunroll_x_in_c1_eni67_23_67_rdcnt_a;
    wire [6:0] redist22_sync_in_aunroll_vunroll_x_in_c1_eni67_23_67_rdcnt_b;
    logic [6:0] redist22_sync_in_aunroll_vunroll_x_in_c1_eni67_23_67_rdcnt_o;
    wire [6:0] redist22_sync_in_aunroll_vunroll_x_in_c1_eni67_23_67_rdcnt_q;
    reg [31:0] redist23_sync_in_aunroll_vunroll_x_in_c1_eni67_24_68_inputreg0_q;
    reg [31:0] redist23_sync_in_aunroll_vunroll_x_in_c1_eni67_24_68_outputreg0_q;
    wire redist23_sync_in_aunroll_vunroll_x_in_c1_eni67_24_68_mem_reset0;
    wire [31:0] redist23_sync_in_aunroll_vunroll_x_in_c1_eni67_24_68_mem_ia;
    wire [6:0] redist23_sync_in_aunroll_vunroll_x_in_c1_eni67_24_68_mem_aa;
    wire [6:0] redist23_sync_in_aunroll_vunroll_x_in_c1_eni67_24_68_mem_ab;
    wire [31:0] redist23_sync_in_aunroll_vunroll_x_in_c1_eni67_24_68_mem_iq;
    wire [31:0] redist23_sync_in_aunroll_vunroll_x_in_c1_eni67_24_68_mem_q;
    wire [6:0] redist23_sync_in_aunroll_vunroll_x_in_c1_eni67_24_68_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [6:0] redist23_sync_in_aunroll_vunroll_x_in_c1_eni67_24_68_wraddr_i = 7'b1111111;
    wire [6:0] redist23_sync_in_aunroll_vunroll_x_in_c1_eni67_24_68_offset_q;
    wire [7:0] redist23_sync_in_aunroll_vunroll_x_in_c1_eni67_24_68_rdcnt_a;
    wire [7:0] redist23_sync_in_aunroll_vunroll_x_in_c1_eni67_24_68_rdcnt_b;
    logic [7:0] redist23_sync_in_aunroll_vunroll_x_in_c1_eni67_24_68_rdcnt_o;
    wire [7:0] redist23_sync_in_aunroll_vunroll_x_in_c1_eni67_24_68_rdcnt_q;
    reg [31:0] redist24_sync_in_aunroll_vunroll_x_in_c1_eni67_25_73_inputreg0_q;
    reg [31:0] redist24_sync_in_aunroll_vunroll_x_in_c1_eni67_25_73_outputreg0_q;
    wire redist24_sync_in_aunroll_vunroll_x_in_c1_eni67_25_73_mem_reset0;
    wire [31:0] redist24_sync_in_aunroll_vunroll_x_in_c1_eni67_25_73_mem_ia;
    wire [6:0] redist24_sync_in_aunroll_vunroll_x_in_c1_eni67_25_73_mem_aa;
    wire [6:0] redist24_sync_in_aunroll_vunroll_x_in_c1_eni67_25_73_mem_ab;
    wire [31:0] redist24_sync_in_aunroll_vunroll_x_in_c1_eni67_25_73_mem_iq;
    wire [31:0] redist24_sync_in_aunroll_vunroll_x_in_c1_eni67_25_73_mem_q;
    wire [6:0] redist24_sync_in_aunroll_vunroll_x_in_c1_eni67_25_73_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [6:0] redist24_sync_in_aunroll_vunroll_x_in_c1_eni67_25_73_wraddr_i = 7'b1111111;
    wire [6:0] redist24_sync_in_aunroll_vunroll_x_in_c1_eni67_25_73_offset_q;
    wire [7:0] redist24_sync_in_aunroll_vunroll_x_in_c1_eni67_25_73_rdcnt_a;
    wire [7:0] redist24_sync_in_aunroll_vunroll_x_in_c1_eni67_25_73_rdcnt_b;
    logic [7:0] redist24_sync_in_aunroll_vunroll_x_in_c1_eni67_25_73_rdcnt_o;
    wire [7:0] redist24_sync_in_aunroll_vunroll_x_in_c1_eni67_25_73_rdcnt_q;
    reg [31:0] redist25_sync_in_aunroll_vunroll_x_in_c1_eni67_26_74_inputreg0_q;
    reg [31:0] redist25_sync_in_aunroll_vunroll_x_in_c1_eni67_26_74_outputreg0_q;
    wire redist25_sync_in_aunroll_vunroll_x_in_c1_eni67_26_74_mem_reset0;
    wire [31:0] redist25_sync_in_aunroll_vunroll_x_in_c1_eni67_26_74_mem_ia;
    wire [6:0] redist25_sync_in_aunroll_vunroll_x_in_c1_eni67_26_74_mem_aa;
    wire [6:0] redist25_sync_in_aunroll_vunroll_x_in_c1_eni67_26_74_mem_ab;
    wire [31:0] redist25_sync_in_aunroll_vunroll_x_in_c1_eni67_26_74_mem_iq;
    wire [31:0] redist25_sync_in_aunroll_vunroll_x_in_c1_eni67_26_74_mem_q;
    wire [6:0] redist25_sync_in_aunroll_vunroll_x_in_c1_eni67_26_74_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [6:0] redist25_sync_in_aunroll_vunroll_x_in_c1_eni67_26_74_wraddr_i = 7'b1111111;
    wire [6:0] redist25_sync_in_aunroll_vunroll_x_in_c1_eni67_26_74_offset_q;
    wire [7:0] redist25_sync_in_aunroll_vunroll_x_in_c1_eni67_26_74_rdcnt_a;
    wire [7:0] redist25_sync_in_aunroll_vunroll_x_in_c1_eni67_26_74_rdcnt_b;
    logic [7:0] redist25_sync_in_aunroll_vunroll_x_in_c1_eni67_26_74_rdcnt_o;
    wire [7:0] redist25_sync_in_aunroll_vunroll_x_in_c1_eni67_26_74_rdcnt_q;
    reg [31:0] redist26_sync_in_aunroll_vunroll_x_in_c1_eni67_27_79_inputreg0_q;
    reg [31:0] redist26_sync_in_aunroll_vunroll_x_in_c1_eni67_27_79_outputreg0_q;
    wire redist26_sync_in_aunroll_vunroll_x_in_c1_eni67_27_79_mem_reset0;
    wire [31:0] redist26_sync_in_aunroll_vunroll_x_in_c1_eni67_27_79_mem_ia;
    wire [6:0] redist26_sync_in_aunroll_vunroll_x_in_c1_eni67_27_79_mem_aa;
    wire [6:0] redist26_sync_in_aunroll_vunroll_x_in_c1_eni67_27_79_mem_ab;
    wire [31:0] redist26_sync_in_aunroll_vunroll_x_in_c1_eni67_27_79_mem_iq;
    wire [31:0] redist26_sync_in_aunroll_vunroll_x_in_c1_eni67_27_79_mem_q;
    wire [6:0] redist26_sync_in_aunroll_vunroll_x_in_c1_eni67_27_79_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [6:0] redist26_sync_in_aunroll_vunroll_x_in_c1_eni67_27_79_wraddr_i = 7'b1111111;
    wire [6:0] redist26_sync_in_aunroll_vunroll_x_in_c1_eni67_27_79_offset_q;
    wire [7:0] redist26_sync_in_aunroll_vunroll_x_in_c1_eni67_27_79_rdcnt_a;
    wire [7:0] redist26_sync_in_aunroll_vunroll_x_in_c1_eni67_27_79_rdcnt_b;
    logic [7:0] redist26_sync_in_aunroll_vunroll_x_in_c1_eni67_27_79_rdcnt_o;
    wire [7:0] redist26_sync_in_aunroll_vunroll_x_in_c1_eni67_27_79_rdcnt_q;
    reg [31:0] redist27_sync_in_aunroll_vunroll_x_in_c1_eni67_28_80_inputreg0_q;
    reg [31:0] redist27_sync_in_aunroll_vunroll_x_in_c1_eni67_28_80_outputreg0_q;
    wire redist27_sync_in_aunroll_vunroll_x_in_c1_eni67_28_80_mem_reset0;
    wire [31:0] redist27_sync_in_aunroll_vunroll_x_in_c1_eni67_28_80_mem_ia;
    wire [6:0] redist27_sync_in_aunroll_vunroll_x_in_c1_eni67_28_80_mem_aa;
    wire [6:0] redist27_sync_in_aunroll_vunroll_x_in_c1_eni67_28_80_mem_ab;
    wire [31:0] redist27_sync_in_aunroll_vunroll_x_in_c1_eni67_28_80_mem_iq;
    wire [31:0] redist27_sync_in_aunroll_vunroll_x_in_c1_eni67_28_80_mem_q;
    wire [6:0] redist27_sync_in_aunroll_vunroll_x_in_c1_eni67_28_80_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [6:0] redist27_sync_in_aunroll_vunroll_x_in_c1_eni67_28_80_wraddr_i = 7'b1111111;
    wire [6:0] redist27_sync_in_aunroll_vunroll_x_in_c1_eni67_28_80_offset_q;
    wire [7:0] redist27_sync_in_aunroll_vunroll_x_in_c1_eni67_28_80_rdcnt_a;
    wire [7:0] redist27_sync_in_aunroll_vunroll_x_in_c1_eni67_28_80_rdcnt_b;
    logic [7:0] redist27_sync_in_aunroll_vunroll_x_in_c1_eni67_28_80_rdcnt_o;
    wire [7:0] redist27_sync_in_aunroll_vunroll_x_in_c1_eni67_28_80_rdcnt_q;
    reg [31:0] redist28_sync_in_aunroll_vunroll_x_in_c1_eni67_29_85_inputreg0_q;
    reg [31:0] redist28_sync_in_aunroll_vunroll_x_in_c1_eni67_29_85_outputreg0_q;
    wire redist28_sync_in_aunroll_vunroll_x_in_c1_eni67_29_85_mem_reset0;
    wire [31:0] redist28_sync_in_aunroll_vunroll_x_in_c1_eni67_29_85_mem_ia;
    wire [6:0] redist28_sync_in_aunroll_vunroll_x_in_c1_eni67_29_85_mem_aa;
    wire [6:0] redist28_sync_in_aunroll_vunroll_x_in_c1_eni67_29_85_mem_ab;
    wire [31:0] redist28_sync_in_aunroll_vunroll_x_in_c1_eni67_29_85_mem_iq;
    wire [31:0] redist28_sync_in_aunroll_vunroll_x_in_c1_eni67_29_85_mem_q;
    wire [6:0] redist28_sync_in_aunroll_vunroll_x_in_c1_eni67_29_85_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [6:0] redist28_sync_in_aunroll_vunroll_x_in_c1_eni67_29_85_wraddr_i = 7'b1111111;
    wire [6:0] redist28_sync_in_aunroll_vunroll_x_in_c1_eni67_29_85_offset_q;
    wire [7:0] redist28_sync_in_aunroll_vunroll_x_in_c1_eni67_29_85_rdcnt_a;
    wire [7:0] redist28_sync_in_aunroll_vunroll_x_in_c1_eni67_29_85_rdcnt_b;
    logic [7:0] redist28_sync_in_aunroll_vunroll_x_in_c1_eni67_29_85_rdcnt_o;
    wire [7:0] redist28_sync_in_aunroll_vunroll_x_in_c1_eni67_29_85_rdcnt_q;
    reg [31:0] redist29_sync_in_aunroll_vunroll_x_in_c1_eni67_30_86_inputreg0_q;
    reg [31:0] redist29_sync_in_aunroll_vunroll_x_in_c1_eni67_30_86_outputreg0_q;
    wire redist29_sync_in_aunroll_vunroll_x_in_c1_eni67_30_86_mem_reset0;
    wire [31:0] redist29_sync_in_aunroll_vunroll_x_in_c1_eni67_30_86_mem_ia;
    wire [6:0] redist29_sync_in_aunroll_vunroll_x_in_c1_eni67_30_86_mem_aa;
    wire [6:0] redist29_sync_in_aunroll_vunroll_x_in_c1_eni67_30_86_mem_ab;
    wire [31:0] redist29_sync_in_aunroll_vunroll_x_in_c1_eni67_30_86_mem_iq;
    wire [31:0] redist29_sync_in_aunroll_vunroll_x_in_c1_eni67_30_86_mem_q;
    wire [6:0] redist29_sync_in_aunroll_vunroll_x_in_c1_eni67_30_86_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [6:0] redist29_sync_in_aunroll_vunroll_x_in_c1_eni67_30_86_wraddr_i = 7'b1111111;
    wire [6:0] redist29_sync_in_aunroll_vunroll_x_in_c1_eni67_30_86_offset_q;
    wire [7:0] redist29_sync_in_aunroll_vunroll_x_in_c1_eni67_30_86_rdcnt_a;
    wire [7:0] redist29_sync_in_aunroll_vunroll_x_in_c1_eni67_30_86_rdcnt_b;
    logic [7:0] redist29_sync_in_aunroll_vunroll_x_in_c1_eni67_30_86_rdcnt_o;
    wire [7:0] redist29_sync_in_aunroll_vunroll_x_in_c1_eni67_30_86_rdcnt_q;
    reg [31:0] redist30_sync_in_aunroll_vunroll_x_in_c1_eni67_31_91_inputreg0_q;
    reg [31:0] redist30_sync_in_aunroll_vunroll_x_in_c1_eni67_31_91_outputreg0_q;
    wire redist30_sync_in_aunroll_vunroll_x_in_c1_eni67_31_91_mem_reset0;
    wire [31:0] redist30_sync_in_aunroll_vunroll_x_in_c1_eni67_31_91_mem_ia;
    wire [6:0] redist30_sync_in_aunroll_vunroll_x_in_c1_eni67_31_91_mem_aa;
    wire [6:0] redist30_sync_in_aunroll_vunroll_x_in_c1_eni67_31_91_mem_ab;
    wire [31:0] redist30_sync_in_aunroll_vunroll_x_in_c1_eni67_31_91_mem_iq;
    wire [31:0] redist30_sync_in_aunroll_vunroll_x_in_c1_eni67_31_91_mem_q;
    wire [6:0] redist30_sync_in_aunroll_vunroll_x_in_c1_eni67_31_91_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [6:0] redist30_sync_in_aunroll_vunroll_x_in_c1_eni67_31_91_wraddr_i = 7'b1111111;
    wire [6:0] redist30_sync_in_aunroll_vunroll_x_in_c1_eni67_31_91_offset_q;
    wire [7:0] redist30_sync_in_aunroll_vunroll_x_in_c1_eni67_31_91_rdcnt_a;
    wire [7:0] redist30_sync_in_aunroll_vunroll_x_in_c1_eni67_31_91_rdcnt_b;
    logic [7:0] redist30_sync_in_aunroll_vunroll_x_in_c1_eni67_31_91_rdcnt_o;
    wire [7:0] redist30_sync_in_aunroll_vunroll_x_in_c1_eni67_31_91_rdcnt_q;
    reg [31:0] redist31_sync_in_aunroll_vunroll_x_in_c1_eni67_32_92_inputreg0_q;
    reg [31:0] redist31_sync_in_aunroll_vunroll_x_in_c1_eni67_32_92_outputreg0_q;
    wire redist31_sync_in_aunroll_vunroll_x_in_c1_eni67_32_92_mem_reset0;
    wire [31:0] redist31_sync_in_aunroll_vunroll_x_in_c1_eni67_32_92_mem_ia;
    wire [6:0] redist31_sync_in_aunroll_vunroll_x_in_c1_eni67_32_92_mem_aa;
    wire [6:0] redist31_sync_in_aunroll_vunroll_x_in_c1_eni67_32_92_mem_ab;
    wire [31:0] redist31_sync_in_aunroll_vunroll_x_in_c1_eni67_32_92_mem_iq;
    wire [31:0] redist31_sync_in_aunroll_vunroll_x_in_c1_eni67_32_92_mem_q;
    wire [6:0] redist31_sync_in_aunroll_vunroll_x_in_c1_eni67_32_92_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [6:0] redist31_sync_in_aunroll_vunroll_x_in_c1_eni67_32_92_wraddr_i = 7'b1111111;
    wire [6:0] redist31_sync_in_aunroll_vunroll_x_in_c1_eni67_32_92_offset_q;
    wire [7:0] redist31_sync_in_aunroll_vunroll_x_in_c1_eni67_32_92_rdcnt_a;
    wire [7:0] redist31_sync_in_aunroll_vunroll_x_in_c1_eni67_32_92_rdcnt_b;
    logic [7:0] redist31_sync_in_aunroll_vunroll_x_in_c1_eni67_32_92_rdcnt_o;
    wire [7:0] redist31_sync_in_aunroll_vunroll_x_in_c1_eni67_32_92_rdcnt_q;
    reg [31:0] redist32_sync_in_aunroll_vunroll_x_in_c1_eni67_33_97_inputreg0_q;
    reg [31:0] redist32_sync_in_aunroll_vunroll_x_in_c1_eni67_33_97_outputreg0_q;
    wire redist32_sync_in_aunroll_vunroll_x_in_c1_eni67_33_97_mem_reset0;
    wire [31:0] redist32_sync_in_aunroll_vunroll_x_in_c1_eni67_33_97_mem_ia;
    wire [6:0] redist32_sync_in_aunroll_vunroll_x_in_c1_eni67_33_97_mem_aa;
    wire [6:0] redist32_sync_in_aunroll_vunroll_x_in_c1_eni67_33_97_mem_ab;
    wire [31:0] redist32_sync_in_aunroll_vunroll_x_in_c1_eni67_33_97_mem_iq;
    wire [31:0] redist32_sync_in_aunroll_vunroll_x_in_c1_eni67_33_97_mem_q;
    wire [6:0] redist32_sync_in_aunroll_vunroll_x_in_c1_eni67_33_97_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [6:0] redist32_sync_in_aunroll_vunroll_x_in_c1_eni67_33_97_wraddr_i = 7'b1111111;
    wire [6:0] redist32_sync_in_aunroll_vunroll_x_in_c1_eni67_33_97_offset_q;
    wire [7:0] redist32_sync_in_aunroll_vunroll_x_in_c1_eni67_33_97_rdcnt_a;
    wire [7:0] redist32_sync_in_aunroll_vunroll_x_in_c1_eni67_33_97_rdcnt_b;
    logic [7:0] redist32_sync_in_aunroll_vunroll_x_in_c1_eni67_33_97_rdcnt_o;
    wire [7:0] redist32_sync_in_aunroll_vunroll_x_in_c1_eni67_33_97_rdcnt_q;
    reg [31:0] redist33_sync_in_aunroll_vunroll_x_in_c1_eni67_34_98_inputreg0_q;
    reg [31:0] redist33_sync_in_aunroll_vunroll_x_in_c1_eni67_34_98_outputreg0_q;
    wire redist33_sync_in_aunroll_vunroll_x_in_c1_eni67_34_98_mem_reset0;
    wire [31:0] redist33_sync_in_aunroll_vunroll_x_in_c1_eni67_34_98_mem_ia;
    wire [6:0] redist33_sync_in_aunroll_vunroll_x_in_c1_eni67_34_98_mem_aa;
    wire [6:0] redist33_sync_in_aunroll_vunroll_x_in_c1_eni67_34_98_mem_ab;
    wire [31:0] redist33_sync_in_aunroll_vunroll_x_in_c1_eni67_34_98_mem_iq;
    wire [31:0] redist33_sync_in_aunroll_vunroll_x_in_c1_eni67_34_98_mem_q;
    wire [6:0] redist33_sync_in_aunroll_vunroll_x_in_c1_eni67_34_98_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [6:0] redist33_sync_in_aunroll_vunroll_x_in_c1_eni67_34_98_wraddr_i = 7'b1111111;
    wire [6:0] redist33_sync_in_aunroll_vunroll_x_in_c1_eni67_34_98_offset_q;
    wire [7:0] redist33_sync_in_aunroll_vunroll_x_in_c1_eni67_34_98_rdcnt_a;
    wire [7:0] redist33_sync_in_aunroll_vunroll_x_in_c1_eni67_34_98_rdcnt_b;
    logic [7:0] redist33_sync_in_aunroll_vunroll_x_in_c1_eni67_34_98_rdcnt_o;
    wire [7:0] redist33_sync_in_aunroll_vunroll_x_in_c1_eni67_34_98_rdcnt_q;
    reg [31:0] redist34_sync_in_aunroll_vunroll_x_in_c1_eni67_35_103_inputreg0_q;
    reg [31:0] redist34_sync_in_aunroll_vunroll_x_in_c1_eni67_35_103_outputreg0_q;
    wire redist34_sync_in_aunroll_vunroll_x_in_c1_eni67_35_103_mem_reset0;
    wire [31:0] redist34_sync_in_aunroll_vunroll_x_in_c1_eni67_35_103_mem_ia;
    wire [6:0] redist34_sync_in_aunroll_vunroll_x_in_c1_eni67_35_103_mem_aa;
    wire [6:0] redist34_sync_in_aunroll_vunroll_x_in_c1_eni67_35_103_mem_ab;
    wire [31:0] redist34_sync_in_aunroll_vunroll_x_in_c1_eni67_35_103_mem_iq;
    wire [31:0] redist34_sync_in_aunroll_vunroll_x_in_c1_eni67_35_103_mem_q;
    wire [6:0] redist34_sync_in_aunroll_vunroll_x_in_c1_eni67_35_103_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [6:0] redist34_sync_in_aunroll_vunroll_x_in_c1_eni67_35_103_wraddr_i = 7'b1111111;
    wire [6:0] redist34_sync_in_aunroll_vunroll_x_in_c1_eni67_35_103_offset_q;
    wire [7:0] redist34_sync_in_aunroll_vunroll_x_in_c1_eni67_35_103_rdcnt_a;
    wire [7:0] redist34_sync_in_aunroll_vunroll_x_in_c1_eni67_35_103_rdcnt_b;
    logic [7:0] redist34_sync_in_aunroll_vunroll_x_in_c1_eni67_35_103_rdcnt_o;
    wire [7:0] redist34_sync_in_aunroll_vunroll_x_in_c1_eni67_35_103_rdcnt_q;
    reg [31:0] redist35_sync_in_aunroll_vunroll_x_in_c1_eni67_36_104_inputreg0_q;
    reg [31:0] redist35_sync_in_aunroll_vunroll_x_in_c1_eni67_36_104_outputreg0_q;
    wire redist35_sync_in_aunroll_vunroll_x_in_c1_eni67_36_104_mem_reset0;
    wire [31:0] redist35_sync_in_aunroll_vunroll_x_in_c1_eni67_36_104_mem_ia;
    wire [6:0] redist35_sync_in_aunroll_vunroll_x_in_c1_eni67_36_104_mem_aa;
    wire [6:0] redist35_sync_in_aunroll_vunroll_x_in_c1_eni67_36_104_mem_ab;
    wire [31:0] redist35_sync_in_aunroll_vunroll_x_in_c1_eni67_36_104_mem_iq;
    wire [31:0] redist35_sync_in_aunroll_vunroll_x_in_c1_eni67_36_104_mem_q;
    wire [6:0] redist35_sync_in_aunroll_vunroll_x_in_c1_eni67_36_104_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [6:0] redist35_sync_in_aunroll_vunroll_x_in_c1_eni67_36_104_wraddr_i = 7'b1111111;
    wire [6:0] redist35_sync_in_aunroll_vunroll_x_in_c1_eni67_36_104_offset_q;
    wire [7:0] redist35_sync_in_aunroll_vunroll_x_in_c1_eni67_36_104_rdcnt_a;
    wire [7:0] redist35_sync_in_aunroll_vunroll_x_in_c1_eni67_36_104_rdcnt_b;
    logic [7:0] redist35_sync_in_aunroll_vunroll_x_in_c1_eni67_36_104_rdcnt_o;
    wire [7:0] redist35_sync_in_aunroll_vunroll_x_in_c1_eni67_36_104_rdcnt_q;
    reg [31:0] redist36_sync_in_aunroll_vunroll_x_in_c1_eni67_37_109_inputreg0_q;
    reg [31:0] redist36_sync_in_aunroll_vunroll_x_in_c1_eni67_37_109_outputreg0_q;
    wire redist36_sync_in_aunroll_vunroll_x_in_c1_eni67_37_109_mem_reset0;
    wire [31:0] redist36_sync_in_aunroll_vunroll_x_in_c1_eni67_37_109_mem_ia;
    wire [6:0] redist36_sync_in_aunroll_vunroll_x_in_c1_eni67_37_109_mem_aa;
    wire [6:0] redist36_sync_in_aunroll_vunroll_x_in_c1_eni67_37_109_mem_ab;
    wire [31:0] redist36_sync_in_aunroll_vunroll_x_in_c1_eni67_37_109_mem_iq;
    wire [31:0] redist36_sync_in_aunroll_vunroll_x_in_c1_eni67_37_109_mem_q;
    wire [6:0] redist36_sync_in_aunroll_vunroll_x_in_c1_eni67_37_109_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [6:0] redist36_sync_in_aunroll_vunroll_x_in_c1_eni67_37_109_wraddr_i = 7'b1111111;
    wire [6:0] redist36_sync_in_aunroll_vunroll_x_in_c1_eni67_37_109_offset_q;
    wire [7:0] redist36_sync_in_aunroll_vunroll_x_in_c1_eni67_37_109_rdcnt_a;
    wire [7:0] redist36_sync_in_aunroll_vunroll_x_in_c1_eni67_37_109_rdcnt_b;
    logic [7:0] redist36_sync_in_aunroll_vunroll_x_in_c1_eni67_37_109_rdcnt_o;
    wire [7:0] redist36_sync_in_aunroll_vunroll_x_in_c1_eni67_37_109_rdcnt_q;
    reg [31:0] redist37_sync_in_aunroll_vunroll_x_in_c1_eni67_38_110_inputreg0_q;
    reg [31:0] redist37_sync_in_aunroll_vunroll_x_in_c1_eni67_38_110_outputreg0_q;
    wire redist37_sync_in_aunroll_vunroll_x_in_c1_eni67_38_110_mem_reset0;
    wire [31:0] redist37_sync_in_aunroll_vunroll_x_in_c1_eni67_38_110_mem_ia;
    wire [6:0] redist37_sync_in_aunroll_vunroll_x_in_c1_eni67_38_110_mem_aa;
    wire [6:0] redist37_sync_in_aunroll_vunroll_x_in_c1_eni67_38_110_mem_ab;
    wire [31:0] redist37_sync_in_aunroll_vunroll_x_in_c1_eni67_38_110_mem_iq;
    wire [31:0] redist37_sync_in_aunroll_vunroll_x_in_c1_eni67_38_110_mem_q;
    wire [6:0] redist37_sync_in_aunroll_vunroll_x_in_c1_eni67_38_110_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [6:0] redist37_sync_in_aunroll_vunroll_x_in_c1_eni67_38_110_wraddr_i = 7'b1111111;
    wire [6:0] redist37_sync_in_aunroll_vunroll_x_in_c1_eni67_38_110_offset_q;
    wire [7:0] redist37_sync_in_aunroll_vunroll_x_in_c1_eni67_38_110_rdcnt_a;
    wire [7:0] redist37_sync_in_aunroll_vunroll_x_in_c1_eni67_38_110_rdcnt_b;
    logic [7:0] redist37_sync_in_aunroll_vunroll_x_in_c1_eni67_38_110_rdcnt_o;
    wire [7:0] redist37_sync_in_aunroll_vunroll_x_in_c1_eni67_38_110_rdcnt_q;
    reg [31:0] redist38_sync_in_aunroll_vunroll_x_in_c1_eni67_39_115_inputreg0_q;
    reg [31:0] redist38_sync_in_aunroll_vunroll_x_in_c1_eni67_39_115_outputreg0_q;
    wire redist38_sync_in_aunroll_vunroll_x_in_c1_eni67_39_115_mem_reset0;
    wire [31:0] redist38_sync_in_aunroll_vunroll_x_in_c1_eni67_39_115_mem_ia;
    wire [6:0] redist38_sync_in_aunroll_vunroll_x_in_c1_eni67_39_115_mem_aa;
    wire [6:0] redist38_sync_in_aunroll_vunroll_x_in_c1_eni67_39_115_mem_ab;
    wire [31:0] redist38_sync_in_aunroll_vunroll_x_in_c1_eni67_39_115_mem_iq;
    wire [31:0] redist38_sync_in_aunroll_vunroll_x_in_c1_eni67_39_115_mem_q;
    wire [6:0] redist38_sync_in_aunroll_vunroll_x_in_c1_eni67_39_115_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [6:0] redist38_sync_in_aunroll_vunroll_x_in_c1_eni67_39_115_wraddr_i = 7'b1111111;
    wire [6:0] redist38_sync_in_aunroll_vunroll_x_in_c1_eni67_39_115_offset_q;
    wire [7:0] redist38_sync_in_aunroll_vunroll_x_in_c1_eni67_39_115_rdcnt_a;
    wire [7:0] redist38_sync_in_aunroll_vunroll_x_in_c1_eni67_39_115_rdcnt_b;
    logic [7:0] redist38_sync_in_aunroll_vunroll_x_in_c1_eni67_39_115_rdcnt_o;
    wire [7:0] redist38_sync_in_aunroll_vunroll_x_in_c1_eni67_39_115_rdcnt_q;
    reg [31:0] redist39_sync_in_aunroll_vunroll_x_in_c1_eni67_40_116_inputreg0_q;
    reg [31:0] redist39_sync_in_aunroll_vunroll_x_in_c1_eni67_40_116_outputreg0_q;
    wire redist39_sync_in_aunroll_vunroll_x_in_c1_eni67_40_116_mem_reset0;
    wire [31:0] redist39_sync_in_aunroll_vunroll_x_in_c1_eni67_40_116_mem_ia;
    wire [6:0] redist39_sync_in_aunroll_vunroll_x_in_c1_eni67_40_116_mem_aa;
    wire [6:0] redist39_sync_in_aunroll_vunroll_x_in_c1_eni67_40_116_mem_ab;
    wire [31:0] redist39_sync_in_aunroll_vunroll_x_in_c1_eni67_40_116_mem_iq;
    wire [31:0] redist39_sync_in_aunroll_vunroll_x_in_c1_eni67_40_116_mem_q;
    wire [6:0] redist39_sync_in_aunroll_vunroll_x_in_c1_eni67_40_116_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [6:0] redist39_sync_in_aunroll_vunroll_x_in_c1_eni67_40_116_wraddr_i = 7'b1111111;
    wire [6:0] redist39_sync_in_aunroll_vunroll_x_in_c1_eni67_40_116_offset_q;
    wire [7:0] redist39_sync_in_aunroll_vunroll_x_in_c1_eni67_40_116_rdcnt_a;
    wire [7:0] redist39_sync_in_aunroll_vunroll_x_in_c1_eni67_40_116_rdcnt_b;
    logic [7:0] redist39_sync_in_aunroll_vunroll_x_in_c1_eni67_40_116_rdcnt_o;
    wire [7:0] redist39_sync_in_aunroll_vunroll_x_in_c1_eni67_40_116_rdcnt_q;
    reg [31:0] redist40_sync_in_aunroll_vunroll_x_in_c1_eni67_41_121_inputreg0_q;
    reg [31:0] redist40_sync_in_aunroll_vunroll_x_in_c1_eni67_41_121_outputreg0_q;
    wire redist40_sync_in_aunroll_vunroll_x_in_c1_eni67_41_121_mem_reset0;
    wire [31:0] redist40_sync_in_aunroll_vunroll_x_in_c1_eni67_41_121_mem_ia;
    wire [6:0] redist40_sync_in_aunroll_vunroll_x_in_c1_eni67_41_121_mem_aa;
    wire [6:0] redist40_sync_in_aunroll_vunroll_x_in_c1_eni67_41_121_mem_ab;
    wire [31:0] redist40_sync_in_aunroll_vunroll_x_in_c1_eni67_41_121_mem_iq;
    wire [31:0] redist40_sync_in_aunroll_vunroll_x_in_c1_eni67_41_121_mem_q;
    wire [6:0] redist40_sync_in_aunroll_vunroll_x_in_c1_eni67_41_121_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [6:0] redist40_sync_in_aunroll_vunroll_x_in_c1_eni67_41_121_wraddr_i = 7'b1111111;
    wire [6:0] redist40_sync_in_aunroll_vunroll_x_in_c1_eni67_41_121_offset_q;
    wire [7:0] redist40_sync_in_aunroll_vunroll_x_in_c1_eni67_41_121_rdcnt_a;
    wire [7:0] redist40_sync_in_aunroll_vunroll_x_in_c1_eni67_41_121_rdcnt_b;
    logic [7:0] redist40_sync_in_aunroll_vunroll_x_in_c1_eni67_41_121_rdcnt_o;
    wire [7:0] redist40_sync_in_aunroll_vunroll_x_in_c1_eni67_41_121_rdcnt_q;
    reg [31:0] redist41_sync_in_aunroll_vunroll_x_in_c1_eni67_42_122_inputreg0_q;
    reg [31:0] redist41_sync_in_aunroll_vunroll_x_in_c1_eni67_42_122_outputreg0_q;
    wire redist41_sync_in_aunroll_vunroll_x_in_c1_eni67_42_122_mem_reset0;
    wire [31:0] redist41_sync_in_aunroll_vunroll_x_in_c1_eni67_42_122_mem_ia;
    wire [6:0] redist41_sync_in_aunroll_vunroll_x_in_c1_eni67_42_122_mem_aa;
    wire [6:0] redist41_sync_in_aunroll_vunroll_x_in_c1_eni67_42_122_mem_ab;
    wire [31:0] redist41_sync_in_aunroll_vunroll_x_in_c1_eni67_42_122_mem_iq;
    wire [31:0] redist41_sync_in_aunroll_vunroll_x_in_c1_eni67_42_122_mem_q;
    wire [6:0] redist41_sync_in_aunroll_vunroll_x_in_c1_eni67_42_122_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [6:0] redist41_sync_in_aunroll_vunroll_x_in_c1_eni67_42_122_wraddr_i = 7'b1111111;
    wire [6:0] redist41_sync_in_aunroll_vunroll_x_in_c1_eni67_42_122_offset_q;
    wire [7:0] redist41_sync_in_aunroll_vunroll_x_in_c1_eni67_42_122_rdcnt_a;
    wire [7:0] redist41_sync_in_aunroll_vunroll_x_in_c1_eni67_42_122_rdcnt_b;
    logic [7:0] redist41_sync_in_aunroll_vunroll_x_in_c1_eni67_42_122_rdcnt_o;
    wire [7:0] redist41_sync_in_aunroll_vunroll_x_in_c1_eni67_42_122_rdcnt_q;
    reg [31:0] redist42_sync_in_aunroll_vunroll_x_in_c1_eni67_43_127_inputreg0_q;
    reg [31:0] redist42_sync_in_aunroll_vunroll_x_in_c1_eni67_43_127_outputreg0_q;
    wire redist42_sync_in_aunroll_vunroll_x_in_c1_eni67_43_127_mem_reset0;
    wire [31:0] redist42_sync_in_aunroll_vunroll_x_in_c1_eni67_43_127_mem_ia;
    wire [6:0] redist42_sync_in_aunroll_vunroll_x_in_c1_eni67_43_127_mem_aa;
    wire [6:0] redist42_sync_in_aunroll_vunroll_x_in_c1_eni67_43_127_mem_ab;
    wire [31:0] redist42_sync_in_aunroll_vunroll_x_in_c1_eni67_43_127_mem_iq;
    wire [31:0] redist42_sync_in_aunroll_vunroll_x_in_c1_eni67_43_127_mem_q;
    wire [6:0] redist42_sync_in_aunroll_vunroll_x_in_c1_eni67_43_127_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [6:0] redist42_sync_in_aunroll_vunroll_x_in_c1_eni67_43_127_wraddr_i = 7'b1111111;
    wire [6:0] redist42_sync_in_aunroll_vunroll_x_in_c1_eni67_43_127_offset_q;
    wire [7:0] redist42_sync_in_aunroll_vunroll_x_in_c1_eni67_43_127_rdcnt_a;
    wire [7:0] redist42_sync_in_aunroll_vunroll_x_in_c1_eni67_43_127_rdcnt_b;
    logic [7:0] redist42_sync_in_aunroll_vunroll_x_in_c1_eni67_43_127_rdcnt_o;
    wire [7:0] redist42_sync_in_aunroll_vunroll_x_in_c1_eni67_43_127_rdcnt_q;
    reg [31:0] redist43_sync_in_aunroll_vunroll_x_in_c1_eni67_44_128_inputreg0_q;
    reg [31:0] redist43_sync_in_aunroll_vunroll_x_in_c1_eni67_44_128_outputreg0_q;
    wire redist43_sync_in_aunroll_vunroll_x_in_c1_eni67_44_128_mem_reset0;
    wire [31:0] redist43_sync_in_aunroll_vunroll_x_in_c1_eni67_44_128_mem_ia;
    wire [6:0] redist43_sync_in_aunroll_vunroll_x_in_c1_eni67_44_128_mem_aa;
    wire [6:0] redist43_sync_in_aunroll_vunroll_x_in_c1_eni67_44_128_mem_ab;
    wire [31:0] redist43_sync_in_aunroll_vunroll_x_in_c1_eni67_44_128_mem_iq;
    wire [31:0] redist43_sync_in_aunroll_vunroll_x_in_c1_eni67_44_128_mem_q;
    wire [6:0] redist43_sync_in_aunroll_vunroll_x_in_c1_eni67_44_128_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [6:0] redist43_sync_in_aunroll_vunroll_x_in_c1_eni67_44_128_wraddr_i = 7'b1111111;
    wire [6:0] redist43_sync_in_aunroll_vunroll_x_in_c1_eni67_44_128_offset_q;
    wire [7:0] redist43_sync_in_aunroll_vunroll_x_in_c1_eni67_44_128_rdcnt_a;
    wire [7:0] redist43_sync_in_aunroll_vunroll_x_in_c1_eni67_44_128_rdcnt_b;
    logic [7:0] redist43_sync_in_aunroll_vunroll_x_in_c1_eni67_44_128_rdcnt_o;
    wire [7:0] redist43_sync_in_aunroll_vunroll_x_in_c1_eni67_44_128_rdcnt_q;
    reg [31:0] redist44_sync_in_aunroll_vunroll_x_in_c1_eni67_45_133_inputreg0_q;
    reg [31:0] redist44_sync_in_aunroll_vunroll_x_in_c1_eni67_45_133_outputreg0_q;
    wire redist44_sync_in_aunroll_vunroll_x_in_c1_eni67_45_133_mem_reset0;
    wire [31:0] redist44_sync_in_aunroll_vunroll_x_in_c1_eni67_45_133_mem_ia;
    wire [7:0] redist44_sync_in_aunroll_vunroll_x_in_c1_eni67_45_133_mem_aa;
    wire [7:0] redist44_sync_in_aunroll_vunroll_x_in_c1_eni67_45_133_mem_ab;
    wire [31:0] redist44_sync_in_aunroll_vunroll_x_in_c1_eni67_45_133_mem_iq;
    wire [31:0] redist44_sync_in_aunroll_vunroll_x_in_c1_eni67_45_133_mem_q;
    wire [7:0] redist44_sync_in_aunroll_vunroll_x_in_c1_eni67_45_133_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist44_sync_in_aunroll_vunroll_x_in_c1_eni67_45_133_wraddr_i = 8'b11111111;
    wire [7:0] redist44_sync_in_aunroll_vunroll_x_in_c1_eni67_45_133_offset_q;
    wire [8:0] redist44_sync_in_aunroll_vunroll_x_in_c1_eni67_45_133_rdcnt_a;
    wire [8:0] redist44_sync_in_aunroll_vunroll_x_in_c1_eni67_45_133_rdcnt_b;
    logic [8:0] redist44_sync_in_aunroll_vunroll_x_in_c1_eni67_45_133_rdcnt_o;
    wire [8:0] redist44_sync_in_aunroll_vunroll_x_in_c1_eni67_45_133_rdcnt_q;
    reg [31:0] redist45_sync_in_aunroll_vunroll_x_in_c1_eni67_46_134_inputreg0_q;
    reg [31:0] redist45_sync_in_aunroll_vunroll_x_in_c1_eni67_46_134_outputreg0_q;
    wire redist45_sync_in_aunroll_vunroll_x_in_c1_eni67_46_134_mem_reset0;
    wire [31:0] redist45_sync_in_aunroll_vunroll_x_in_c1_eni67_46_134_mem_ia;
    wire [7:0] redist45_sync_in_aunroll_vunroll_x_in_c1_eni67_46_134_mem_aa;
    wire [7:0] redist45_sync_in_aunroll_vunroll_x_in_c1_eni67_46_134_mem_ab;
    wire [31:0] redist45_sync_in_aunroll_vunroll_x_in_c1_eni67_46_134_mem_iq;
    wire [31:0] redist45_sync_in_aunroll_vunroll_x_in_c1_eni67_46_134_mem_q;
    wire [7:0] redist45_sync_in_aunroll_vunroll_x_in_c1_eni67_46_134_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist45_sync_in_aunroll_vunroll_x_in_c1_eni67_46_134_wraddr_i = 8'b11111111;
    wire [7:0] redist45_sync_in_aunroll_vunroll_x_in_c1_eni67_46_134_offset_q;
    wire [8:0] redist45_sync_in_aunroll_vunroll_x_in_c1_eni67_46_134_rdcnt_a;
    wire [8:0] redist45_sync_in_aunroll_vunroll_x_in_c1_eni67_46_134_rdcnt_b;
    logic [8:0] redist45_sync_in_aunroll_vunroll_x_in_c1_eni67_46_134_rdcnt_o;
    wire [8:0] redist45_sync_in_aunroll_vunroll_x_in_c1_eni67_46_134_rdcnt_q;
    reg [31:0] redist46_sync_in_aunroll_vunroll_x_in_c1_eni67_47_139_inputreg0_q;
    reg [31:0] redist46_sync_in_aunroll_vunroll_x_in_c1_eni67_47_139_outputreg0_q;
    wire redist46_sync_in_aunroll_vunroll_x_in_c1_eni67_47_139_mem_reset0;
    wire [31:0] redist46_sync_in_aunroll_vunroll_x_in_c1_eni67_47_139_mem_ia;
    wire [7:0] redist46_sync_in_aunroll_vunroll_x_in_c1_eni67_47_139_mem_aa;
    wire [7:0] redist46_sync_in_aunroll_vunroll_x_in_c1_eni67_47_139_mem_ab;
    wire [31:0] redist46_sync_in_aunroll_vunroll_x_in_c1_eni67_47_139_mem_iq;
    wire [31:0] redist46_sync_in_aunroll_vunroll_x_in_c1_eni67_47_139_mem_q;
    wire [7:0] redist46_sync_in_aunroll_vunroll_x_in_c1_eni67_47_139_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist46_sync_in_aunroll_vunroll_x_in_c1_eni67_47_139_wraddr_i = 8'b11111111;
    wire [7:0] redist46_sync_in_aunroll_vunroll_x_in_c1_eni67_47_139_offset_q;
    wire [8:0] redist46_sync_in_aunroll_vunroll_x_in_c1_eni67_47_139_rdcnt_a;
    wire [8:0] redist46_sync_in_aunroll_vunroll_x_in_c1_eni67_47_139_rdcnt_b;
    logic [8:0] redist46_sync_in_aunroll_vunroll_x_in_c1_eni67_47_139_rdcnt_o;
    wire [8:0] redist46_sync_in_aunroll_vunroll_x_in_c1_eni67_47_139_rdcnt_q;
    reg [31:0] redist47_sync_in_aunroll_vunroll_x_in_c1_eni67_48_140_inputreg0_q;
    reg [31:0] redist47_sync_in_aunroll_vunroll_x_in_c1_eni67_48_140_outputreg0_q;
    wire redist47_sync_in_aunroll_vunroll_x_in_c1_eni67_48_140_mem_reset0;
    wire [31:0] redist47_sync_in_aunroll_vunroll_x_in_c1_eni67_48_140_mem_ia;
    wire [7:0] redist47_sync_in_aunroll_vunroll_x_in_c1_eni67_48_140_mem_aa;
    wire [7:0] redist47_sync_in_aunroll_vunroll_x_in_c1_eni67_48_140_mem_ab;
    wire [31:0] redist47_sync_in_aunroll_vunroll_x_in_c1_eni67_48_140_mem_iq;
    wire [31:0] redist47_sync_in_aunroll_vunroll_x_in_c1_eni67_48_140_mem_q;
    wire [7:0] redist47_sync_in_aunroll_vunroll_x_in_c1_eni67_48_140_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist47_sync_in_aunroll_vunroll_x_in_c1_eni67_48_140_wraddr_i = 8'b11111111;
    wire [7:0] redist47_sync_in_aunroll_vunroll_x_in_c1_eni67_48_140_offset_q;
    wire [8:0] redist47_sync_in_aunroll_vunroll_x_in_c1_eni67_48_140_rdcnt_a;
    wire [8:0] redist47_sync_in_aunroll_vunroll_x_in_c1_eni67_48_140_rdcnt_b;
    logic [8:0] redist47_sync_in_aunroll_vunroll_x_in_c1_eni67_48_140_rdcnt_o;
    wire [8:0] redist47_sync_in_aunroll_vunroll_x_in_c1_eni67_48_140_rdcnt_q;
    reg [31:0] redist48_sync_in_aunroll_vunroll_x_in_c1_eni67_49_145_inputreg0_q;
    reg [31:0] redist48_sync_in_aunroll_vunroll_x_in_c1_eni67_49_145_outputreg0_q;
    wire redist48_sync_in_aunroll_vunroll_x_in_c1_eni67_49_145_mem_reset0;
    wire [31:0] redist48_sync_in_aunroll_vunroll_x_in_c1_eni67_49_145_mem_ia;
    wire [7:0] redist48_sync_in_aunroll_vunroll_x_in_c1_eni67_49_145_mem_aa;
    wire [7:0] redist48_sync_in_aunroll_vunroll_x_in_c1_eni67_49_145_mem_ab;
    wire [31:0] redist48_sync_in_aunroll_vunroll_x_in_c1_eni67_49_145_mem_iq;
    wire [31:0] redist48_sync_in_aunroll_vunroll_x_in_c1_eni67_49_145_mem_q;
    wire [7:0] redist48_sync_in_aunroll_vunroll_x_in_c1_eni67_49_145_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist48_sync_in_aunroll_vunroll_x_in_c1_eni67_49_145_wraddr_i = 8'b11111111;
    wire [7:0] redist48_sync_in_aunroll_vunroll_x_in_c1_eni67_49_145_offset_q;
    wire [8:0] redist48_sync_in_aunroll_vunroll_x_in_c1_eni67_49_145_rdcnt_a;
    wire [8:0] redist48_sync_in_aunroll_vunroll_x_in_c1_eni67_49_145_rdcnt_b;
    logic [8:0] redist48_sync_in_aunroll_vunroll_x_in_c1_eni67_49_145_rdcnt_o;
    wire [8:0] redist48_sync_in_aunroll_vunroll_x_in_c1_eni67_49_145_rdcnt_q;
    reg [31:0] redist49_sync_in_aunroll_vunroll_x_in_c1_eni67_50_146_inputreg0_q;
    reg [31:0] redist49_sync_in_aunroll_vunroll_x_in_c1_eni67_50_146_outputreg0_q;
    wire redist49_sync_in_aunroll_vunroll_x_in_c1_eni67_50_146_mem_reset0;
    wire [31:0] redist49_sync_in_aunroll_vunroll_x_in_c1_eni67_50_146_mem_ia;
    wire [7:0] redist49_sync_in_aunroll_vunroll_x_in_c1_eni67_50_146_mem_aa;
    wire [7:0] redist49_sync_in_aunroll_vunroll_x_in_c1_eni67_50_146_mem_ab;
    wire [31:0] redist49_sync_in_aunroll_vunroll_x_in_c1_eni67_50_146_mem_iq;
    wire [31:0] redist49_sync_in_aunroll_vunroll_x_in_c1_eni67_50_146_mem_q;
    wire [7:0] redist49_sync_in_aunroll_vunroll_x_in_c1_eni67_50_146_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist49_sync_in_aunroll_vunroll_x_in_c1_eni67_50_146_wraddr_i = 8'b11111111;
    wire [7:0] redist49_sync_in_aunroll_vunroll_x_in_c1_eni67_50_146_offset_q;
    wire [8:0] redist49_sync_in_aunroll_vunroll_x_in_c1_eni67_50_146_rdcnt_a;
    wire [8:0] redist49_sync_in_aunroll_vunroll_x_in_c1_eni67_50_146_rdcnt_b;
    logic [8:0] redist49_sync_in_aunroll_vunroll_x_in_c1_eni67_50_146_rdcnt_o;
    wire [8:0] redist49_sync_in_aunroll_vunroll_x_in_c1_eni67_50_146_rdcnt_q;
    reg [31:0] redist50_sync_in_aunroll_vunroll_x_in_c1_eni67_51_151_inputreg0_q;
    reg [31:0] redist50_sync_in_aunroll_vunroll_x_in_c1_eni67_51_151_outputreg0_q;
    wire redist50_sync_in_aunroll_vunroll_x_in_c1_eni67_51_151_mem_reset0;
    wire [31:0] redist50_sync_in_aunroll_vunroll_x_in_c1_eni67_51_151_mem_ia;
    wire [7:0] redist50_sync_in_aunroll_vunroll_x_in_c1_eni67_51_151_mem_aa;
    wire [7:0] redist50_sync_in_aunroll_vunroll_x_in_c1_eni67_51_151_mem_ab;
    wire [31:0] redist50_sync_in_aunroll_vunroll_x_in_c1_eni67_51_151_mem_iq;
    wire [31:0] redist50_sync_in_aunroll_vunroll_x_in_c1_eni67_51_151_mem_q;
    wire [7:0] redist50_sync_in_aunroll_vunroll_x_in_c1_eni67_51_151_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist50_sync_in_aunroll_vunroll_x_in_c1_eni67_51_151_wraddr_i = 8'b11111111;
    wire [7:0] redist50_sync_in_aunroll_vunroll_x_in_c1_eni67_51_151_offset_q;
    wire [8:0] redist50_sync_in_aunroll_vunroll_x_in_c1_eni67_51_151_rdcnt_a;
    wire [8:0] redist50_sync_in_aunroll_vunroll_x_in_c1_eni67_51_151_rdcnt_b;
    logic [8:0] redist50_sync_in_aunroll_vunroll_x_in_c1_eni67_51_151_rdcnt_o;
    wire [8:0] redist50_sync_in_aunroll_vunroll_x_in_c1_eni67_51_151_rdcnt_q;
    reg [31:0] redist51_sync_in_aunroll_vunroll_x_in_c1_eni67_52_152_inputreg0_q;
    reg [31:0] redist51_sync_in_aunroll_vunroll_x_in_c1_eni67_52_152_outputreg0_q;
    wire redist51_sync_in_aunroll_vunroll_x_in_c1_eni67_52_152_mem_reset0;
    wire [31:0] redist51_sync_in_aunroll_vunroll_x_in_c1_eni67_52_152_mem_ia;
    wire [7:0] redist51_sync_in_aunroll_vunroll_x_in_c1_eni67_52_152_mem_aa;
    wire [7:0] redist51_sync_in_aunroll_vunroll_x_in_c1_eni67_52_152_mem_ab;
    wire [31:0] redist51_sync_in_aunroll_vunroll_x_in_c1_eni67_52_152_mem_iq;
    wire [31:0] redist51_sync_in_aunroll_vunroll_x_in_c1_eni67_52_152_mem_q;
    wire [7:0] redist51_sync_in_aunroll_vunroll_x_in_c1_eni67_52_152_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist51_sync_in_aunroll_vunroll_x_in_c1_eni67_52_152_wraddr_i = 8'b11111111;
    wire [7:0] redist51_sync_in_aunroll_vunroll_x_in_c1_eni67_52_152_offset_q;
    wire [8:0] redist51_sync_in_aunroll_vunroll_x_in_c1_eni67_52_152_rdcnt_a;
    wire [8:0] redist51_sync_in_aunroll_vunroll_x_in_c1_eni67_52_152_rdcnt_b;
    logic [8:0] redist51_sync_in_aunroll_vunroll_x_in_c1_eni67_52_152_rdcnt_o;
    wire [8:0] redist51_sync_in_aunroll_vunroll_x_in_c1_eni67_52_152_rdcnt_q;
    reg [31:0] redist52_sync_in_aunroll_vunroll_x_in_c1_eni67_53_157_inputreg0_q;
    reg [31:0] redist52_sync_in_aunroll_vunroll_x_in_c1_eni67_53_157_outputreg0_q;
    wire redist52_sync_in_aunroll_vunroll_x_in_c1_eni67_53_157_mem_reset0;
    wire [31:0] redist52_sync_in_aunroll_vunroll_x_in_c1_eni67_53_157_mem_ia;
    wire [7:0] redist52_sync_in_aunroll_vunroll_x_in_c1_eni67_53_157_mem_aa;
    wire [7:0] redist52_sync_in_aunroll_vunroll_x_in_c1_eni67_53_157_mem_ab;
    wire [31:0] redist52_sync_in_aunroll_vunroll_x_in_c1_eni67_53_157_mem_iq;
    wire [31:0] redist52_sync_in_aunroll_vunroll_x_in_c1_eni67_53_157_mem_q;
    wire [7:0] redist52_sync_in_aunroll_vunroll_x_in_c1_eni67_53_157_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist52_sync_in_aunroll_vunroll_x_in_c1_eni67_53_157_wraddr_i = 8'b11111111;
    wire [7:0] redist52_sync_in_aunroll_vunroll_x_in_c1_eni67_53_157_offset_q;
    wire [8:0] redist52_sync_in_aunroll_vunroll_x_in_c1_eni67_53_157_rdcnt_a;
    wire [8:0] redist52_sync_in_aunroll_vunroll_x_in_c1_eni67_53_157_rdcnt_b;
    logic [8:0] redist52_sync_in_aunroll_vunroll_x_in_c1_eni67_53_157_rdcnt_o;
    wire [8:0] redist52_sync_in_aunroll_vunroll_x_in_c1_eni67_53_157_rdcnt_q;
    reg [31:0] redist53_sync_in_aunroll_vunroll_x_in_c1_eni67_54_158_inputreg0_q;
    reg [31:0] redist53_sync_in_aunroll_vunroll_x_in_c1_eni67_54_158_outputreg0_q;
    wire redist53_sync_in_aunroll_vunroll_x_in_c1_eni67_54_158_mem_reset0;
    wire [31:0] redist53_sync_in_aunroll_vunroll_x_in_c1_eni67_54_158_mem_ia;
    wire [7:0] redist53_sync_in_aunroll_vunroll_x_in_c1_eni67_54_158_mem_aa;
    wire [7:0] redist53_sync_in_aunroll_vunroll_x_in_c1_eni67_54_158_mem_ab;
    wire [31:0] redist53_sync_in_aunroll_vunroll_x_in_c1_eni67_54_158_mem_iq;
    wire [31:0] redist53_sync_in_aunroll_vunroll_x_in_c1_eni67_54_158_mem_q;
    wire [7:0] redist53_sync_in_aunroll_vunroll_x_in_c1_eni67_54_158_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist53_sync_in_aunroll_vunroll_x_in_c1_eni67_54_158_wraddr_i = 8'b11111111;
    wire [7:0] redist53_sync_in_aunroll_vunroll_x_in_c1_eni67_54_158_offset_q;
    wire [8:0] redist53_sync_in_aunroll_vunroll_x_in_c1_eni67_54_158_rdcnt_a;
    wire [8:0] redist53_sync_in_aunroll_vunroll_x_in_c1_eni67_54_158_rdcnt_b;
    logic [8:0] redist53_sync_in_aunroll_vunroll_x_in_c1_eni67_54_158_rdcnt_o;
    wire [8:0] redist53_sync_in_aunroll_vunroll_x_in_c1_eni67_54_158_rdcnt_q;
    reg [31:0] redist54_sync_in_aunroll_vunroll_x_in_c1_eni67_55_163_inputreg0_q;
    reg [31:0] redist54_sync_in_aunroll_vunroll_x_in_c1_eni67_55_163_outputreg0_q;
    wire redist54_sync_in_aunroll_vunroll_x_in_c1_eni67_55_163_mem_reset0;
    wire [31:0] redist54_sync_in_aunroll_vunroll_x_in_c1_eni67_55_163_mem_ia;
    wire [7:0] redist54_sync_in_aunroll_vunroll_x_in_c1_eni67_55_163_mem_aa;
    wire [7:0] redist54_sync_in_aunroll_vunroll_x_in_c1_eni67_55_163_mem_ab;
    wire [31:0] redist54_sync_in_aunroll_vunroll_x_in_c1_eni67_55_163_mem_iq;
    wire [31:0] redist54_sync_in_aunroll_vunroll_x_in_c1_eni67_55_163_mem_q;
    wire [7:0] redist54_sync_in_aunroll_vunroll_x_in_c1_eni67_55_163_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist54_sync_in_aunroll_vunroll_x_in_c1_eni67_55_163_wraddr_i = 8'b11111111;
    wire [7:0] redist54_sync_in_aunroll_vunroll_x_in_c1_eni67_55_163_offset_q;
    wire [8:0] redist54_sync_in_aunroll_vunroll_x_in_c1_eni67_55_163_rdcnt_a;
    wire [8:0] redist54_sync_in_aunroll_vunroll_x_in_c1_eni67_55_163_rdcnt_b;
    logic [8:0] redist54_sync_in_aunroll_vunroll_x_in_c1_eni67_55_163_rdcnt_o;
    wire [8:0] redist54_sync_in_aunroll_vunroll_x_in_c1_eni67_55_163_rdcnt_q;
    reg [31:0] redist55_sync_in_aunroll_vunroll_x_in_c1_eni67_56_164_inputreg0_q;
    reg [31:0] redist55_sync_in_aunroll_vunroll_x_in_c1_eni67_56_164_outputreg0_q;
    wire redist55_sync_in_aunroll_vunroll_x_in_c1_eni67_56_164_mem_reset0;
    wire [31:0] redist55_sync_in_aunroll_vunroll_x_in_c1_eni67_56_164_mem_ia;
    wire [7:0] redist55_sync_in_aunroll_vunroll_x_in_c1_eni67_56_164_mem_aa;
    wire [7:0] redist55_sync_in_aunroll_vunroll_x_in_c1_eni67_56_164_mem_ab;
    wire [31:0] redist55_sync_in_aunroll_vunroll_x_in_c1_eni67_56_164_mem_iq;
    wire [31:0] redist55_sync_in_aunroll_vunroll_x_in_c1_eni67_56_164_mem_q;
    wire [7:0] redist55_sync_in_aunroll_vunroll_x_in_c1_eni67_56_164_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist55_sync_in_aunroll_vunroll_x_in_c1_eni67_56_164_wraddr_i = 8'b11111111;
    wire [7:0] redist55_sync_in_aunroll_vunroll_x_in_c1_eni67_56_164_offset_q;
    wire [8:0] redist55_sync_in_aunroll_vunroll_x_in_c1_eni67_56_164_rdcnt_a;
    wire [8:0] redist55_sync_in_aunroll_vunroll_x_in_c1_eni67_56_164_rdcnt_b;
    logic [8:0] redist55_sync_in_aunroll_vunroll_x_in_c1_eni67_56_164_rdcnt_o;
    wire [8:0] redist55_sync_in_aunroll_vunroll_x_in_c1_eni67_56_164_rdcnt_q;
    reg [31:0] redist56_sync_in_aunroll_vunroll_x_in_c1_eni67_57_169_inputreg0_q;
    reg [31:0] redist56_sync_in_aunroll_vunroll_x_in_c1_eni67_57_169_outputreg0_q;
    wire redist56_sync_in_aunroll_vunroll_x_in_c1_eni67_57_169_mem_reset0;
    wire [31:0] redist56_sync_in_aunroll_vunroll_x_in_c1_eni67_57_169_mem_ia;
    wire [7:0] redist56_sync_in_aunroll_vunroll_x_in_c1_eni67_57_169_mem_aa;
    wire [7:0] redist56_sync_in_aunroll_vunroll_x_in_c1_eni67_57_169_mem_ab;
    wire [31:0] redist56_sync_in_aunroll_vunroll_x_in_c1_eni67_57_169_mem_iq;
    wire [31:0] redist56_sync_in_aunroll_vunroll_x_in_c1_eni67_57_169_mem_q;
    wire [7:0] redist56_sync_in_aunroll_vunroll_x_in_c1_eni67_57_169_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist56_sync_in_aunroll_vunroll_x_in_c1_eni67_57_169_wraddr_i = 8'b11111111;
    wire [7:0] redist56_sync_in_aunroll_vunroll_x_in_c1_eni67_57_169_offset_q;
    wire [8:0] redist56_sync_in_aunroll_vunroll_x_in_c1_eni67_57_169_rdcnt_a;
    wire [8:0] redist56_sync_in_aunroll_vunroll_x_in_c1_eni67_57_169_rdcnt_b;
    logic [8:0] redist56_sync_in_aunroll_vunroll_x_in_c1_eni67_57_169_rdcnt_o;
    wire [8:0] redist56_sync_in_aunroll_vunroll_x_in_c1_eni67_57_169_rdcnt_q;
    reg [31:0] redist57_sync_in_aunroll_vunroll_x_in_c1_eni67_58_170_inputreg0_q;
    reg [31:0] redist57_sync_in_aunroll_vunroll_x_in_c1_eni67_58_170_outputreg0_q;
    wire redist57_sync_in_aunroll_vunroll_x_in_c1_eni67_58_170_mem_reset0;
    wire [31:0] redist57_sync_in_aunroll_vunroll_x_in_c1_eni67_58_170_mem_ia;
    wire [7:0] redist57_sync_in_aunroll_vunroll_x_in_c1_eni67_58_170_mem_aa;
    wire [7:0] redist57_sync_in_aunroll_vunroll_x_in_c1_eni67_58_170_mem_ab;
    wire [31:0] redist57_sync_in_aunroll_vunroll_x_in_c1_eni67_58_170_mem_iq;
    wire [31:0] redist57_sync_in_aunroll_vunroll_x_in_c1_eni67_58_170_mem_q;
    wire [7:0] redist57_sync_in_aunroll_vunroll_x_in_c1_eni67_58_170_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist57_sync_in_aunroll_vunroll_x_in_c1_eni67_58_170_wraddr_i = 8'b11111111;
    wire [7:0] redist57_sync_in_aunroll_vunroll_x_in_c1_eni67_58_170_offset_q;
    wire [8:0] redist57_sync_in_aunroll_vunroll_x_in_c1_eni67_58_170_rdcnt_a;
    wire [8:0] redist57_sync_in_aunroll_vunroll_x_in_c1_eni67_58_170_rdcnt_b;
    logic [8:0] redist57_sync_in_aunroll_vunroll_x_in_c1_eni67_58_170_rdcnt_o;
    wire [8:0] redist57_sync_in_aunroll_vunroll_x_in_c1_eni67_58_170_rdcnt_q;
    reg [31:0] redist58_sync_in_aunroll_vunroll_x_in_c1_eni67_59_175_inputreg0_q;
    reg [31:0] redist58_sync_in_aunroll_vunroll_x_in_c1_eni67_59_175_outputreg0_q;
    wire redist58_sync_in_aunroll_vunroll_x_in_c1_eni67_59_175_mem_reset0;
    wire [31:0] redist58_sync_in_aunroll_vunroll_x_in_c1_eni67_59_175_mem_ia;
    wire [7:0] redist58_sync_in_aunroll_vunroll_x_in_c1_eni67_59_175_mem_aa;
    wire [7:0] redist58_sync_in_aunroll_vunroll_x_in_c1_eni67_59_175_mem_ab;
    wire [31:0] redist58_sync_in_aunroll_vunroll_x_in_c1_eni67_59_175_mem_iq;
    wire [31:0] redist58_sync_in_aunroll_vunroll_x_in_c1_eni67_59_175_mem_q;
    wire [7:0] redist58_sync_in_aunroll_vunroll_x_in_c1_eni67_59_175_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist58_sync_in_aunroll_vunroll_x_in_c1_eni67_59_175_wraddr_i = 8'b11111111;
    wire [7:0] redist58_sync_in_aunroll_vunroll_x_in_c1_eni67_59_175_offset_q;
    wire [8:0] redist58_sync_in_aunroll_vunroll_x_in_c1_eni67_59_175_rdcnt_a;
    wire [8:0] redist58_sync_in_aunroll_vunroll_x_in_c1_eni67_59_175_rdcnt_b;
    logic [8:0] redist58_sync_in_aunroll_vunroll_x_in_c1_eni67_59_175_rdcnt_o;
    wire [8:0] redist58_sync_in_aunroll_vunroll_x_in_c1_eni67_59_175_rdcnt_q;
    reg [31:0] redist59_sync_in_aunroll_vunroll_x_in_c1_eni67_60_176_inputreg0_q;
    reg [31:0] redist59_sync_in_aunroll_vunroll_x_in_c1_eni67_60_176_outputreg0_q;
    wire redist59_sync_in_aunroll_vunroll_x_in_c1_eni67_60_176_mem_reset0;
    wire [31:0] redist59_sync_in_aunroll_vunroll_x_in_c1_eni67_60_176_mem_ia;
    wire [7:0] redist59_sync_in_aunroll_vunroll_x_in_c1_eni67_60_176_mem_aa;
    wire [7:0] redist59_sync_in_aunroll_vunroll_x_in_c1_eni67_60_176_mem_ab;
    wire [31:0] redist59_sync_in_aunroll_vunroll_x_in_c1_eni67_60_176_mem_iq;
    wire [31:0] redist59_sync_in_aunroll_vunroll_x_in_c1_eni67_60_176_mem_q;
    wire [7:0] redist59_sync_in_aunroll_vunroll_x_in_c1_eni67_60_176_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist59_sync_in_aunroll_vunroll_x_in_c1_eni67_60_176_wraddr_i = 8'b11111111;
    wire [7:0] redist59_sync_in_aunroll_vunroll_x_in_c1_eni67_60_176_offset_q;
    wire [8:0] redist59_sync_in_aunroll_vunroll_x_in_c1_eni67_60_176_rdcnt_a;
    wire [8:0] redist59_sync_in_aunroll_vunroll_x_in_c1_eni67_60_176_rdcnt_b;
    logic [8:0] redist59_sync_in_aunroll_vunroll_x_in_c1_eni67_60_176_rdcnt_o;
    wire [8:0] redist59_sync_in_aunroll_vunroll_x_in_c1_eni67_60_176_rdcnt_q;
    reg [31:0] redist60_sync_in_aunroll_vunroll_x_in_c1_eni67_61_181_inputreg0_q;
    reg [31:0] redist60_sync_in_aunroll_vunroll_x_in_c1_eni67_61_181_outputreg0_q;
    wire redist60_sync_in_aunroll_vunroll_x_in_c1_eni67_61_181_mem_reset0;
    wire [31:0] redist60_sync_in_aunroll_vunroll_x_in_c1_eni67_61_181_mem_ia;
    wire [7:0] redist60_sync_in_aunroll_vunroll_x_in_c1_eni67_61_181_mem_aa;
    wire [7:0] redist60_sync_in_aunroll_vunroll_x_in_c1_eni67_61_181_mem_ab;
    wire [31:0] redist60_sync_in_aunroll_vunroll_x_in_c1_eni67_61_181_mem_iq;
    wire [31:0] redist60_sync_in_aunroll_vunroll_x_in_c1_eni67_61_181_mem_q;
    wire [7:0] redist60_sync_in_aunroll_vunroll_x_in_c1_eni67_61_181_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist60_sync_in_aunroll_vunroll_x_in_c1_eni67_61_181_wraddr_i = 8'b11111111;
    wire [7:0] redist60_sync_in_aunroll_vunroll_x_in_c1_eni67_61_181_offset_q;
    wire [8:0] redist60_sync_in_aunroll_vunroll_x_in_c1_eni67_61_181_rdcnt_a;
    wire [8:0] redist60_sync_in_aunroll_vunroll_x_in_c1_eni67_61_181_rdcnt_b;
    logic [8:0] redist60_sync_in_aunroll_vunroll_x_in_c1_eni67_61_181_rdcnt_o;
    wire [8:0] redist60_sync_in_aunroll_vunroll_x_in_c1_eni67_61_181_rdcnt_q;
    reg [31:0] redist61_sync_in_aunroll_vunroll_x_in_c1_eni67_62_182_inputreg0_q;
    reg [31:0] redist61_sync_in_aunroll_vunroll_x_in_c1_eni67_62_182_outputreg0_q;
    wire redist61_sync_in_aunroll_vunroll_x_in_c1_eni67_62_182_mem_reset0;
    wire [31:0] redist61_sync_in_aunroll_vunroll_x_in_c1_eni67_62_182_mem_ia;
    wire [7:0] redist61_sync_in_aunroll_vunroll_x_in_c1_eni67_62_182_mem_aa;
    wire [7:0] redist61_sync_in_aunroll_vunroll_x_in_c1_eni67_62_182_mem_ab;
    wire [31:0] redist61_sync_in_aunroll_vunroll_x_in_c1_eni67_62_182_mem_iq;
    wire [31:0] redist61_sync_in_aunroll_vunroll_x_in_c1_eni67_62_182_mem_q;
    wire [7:0] redist61_sync_in_aunroll_vunroll_x_in_c1_eni67_62_182_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist61_sync_in_aunroll_vunroll_x_in_c1_eni67_62_182_wraddr_i = 8'b11111111;
    wire [7:0] redist61_sync_in_aunroll_vunroll_x_in_c1_eni67_62_182_offset_q;
    wire [8:0] redist61_sync_in_aunroll_vunroll_x_in_c1_eni67_62_182_rdcnt_a;
    wire [8:0] redist61_sync_in_aunroll_vunroll_x_in_c1_eni67_62_182_rdcnt_b;
    logic [8:0] redist61_sync_in_aunroll_vunroll_x_in_c1_eni67_62_182_rdcnt_o;
    wire [8:0] redist61_sync_in_aunroll_vunroll_x_in_c1_eni67_62_182_rdcnt_q;
    reg [31:0] redist62_sync_in_aunroll_vunroll_x_in_c1_eni67_63_187_inputreg0_q;
    reg [31:0] redist62_sync_in_aunroll_vunroll_x_in_c1_eni67_63_187_outputreg0_q;
    wire redist62_sync_in_aunroll_vunroll_x_in_c1_eni67_63_187_mem_reset0;
    wire [31:0] redist62_sync_in_aunroll_vunroll_x_in_c1_eni67_63_187_mem_ia;
    wire [7:0] redist62_sync_in_aunroll_vunroll_x_in_c1_eni67_63_187_mem_aa;
    wire [7:0] redist62_sync_in_aunroll_vunroll_x_in_c1_eni67_63_187_mem_ab;
    wire [31:0] redist62_sync_in_aunroll_vunroll_x_in_c1_eni67_63_187_mem_iq;
    wire [31:0] redist62_sync_in_aunroll_vunroll_x_in_c1_eni67_63_187_mem_q;
    wire [7:0] redist62_sync_in_aunroll_vunroll_x_in_c1_eni67_63_187_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist62_sync_in_aunroll_vunroll_x_in_c1_eni67_63_187_wraddr_i = 8'b11111111;
    wire [7:0] redist62_sync_in_aunroll_vunroll_x_in_c1_eni67_63_187_offset_q;
    wire [8:0] redist62_sync_in_aunroll_vunroll_x_in_c1_eni67_63_187_rdcnt_a;
    wire [8:0] redist62_sync_in_aunroll_vunroll_x_in_c1_eni67_63_187_rdcnt_b;
    logic [8:0] redist62_sync_in_aunroll_vunroll_x_in_c1_eni67_63_187_rdcnt_o;
    wire [8:0] redist62_sync_in_aunroll_vunroll_x_in_c1_eni67_63_187_rdcnt_q;
    reg [31:0] redist63_sync_in_aunroll_vunroll_x_in_c1_eni67_64_188_inputreg0_q;
    reg [31:0] redist63_sync_in_aunroll_vunroll_x_in_c1_eni67_64_188_outputreg0_q;
    wire redist63_sync_in_aunroll_vunroll_x_in_c1_eni67_64_188_mem_reset0;
    wire [31:0] redist63_sync_in_aunroll_vunroll_x_in_c1_eni67_64_188_mem_ia;
    wire [7:0] redist63_sync_in_aunroll_vunroll_x_in_c1_eni67_64_188_mem_aa;
    wire [7:0] redist63_sync_in_aunroll_vunroll_x_in_c1_eni67_64_188_mem_ab;
    wire [31:0] redist63_sync_in_aunroll_vunroll_x_in_c1_eni67_64_188_mem_iq;
    wire [31:0] redist63_sync_in_aunroll_vunroll_x_in_c1_eni67_64_188_mem_q;
    wire [7:0] redist63_sync_in_aunroll_vunroll_x_in_c1_eni67_64_188_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist63_sync_in_aunroll_vunroll_x_in_c1_eni67_64_188_wraddr_i = 8'b11111111;
    wire [7:0] redist63_sync_in_aunroll_vunroll_x_in_c1_eni67_64_188_offset_q;
    wire [8:0] redist63_sync_in_aunroll_vunroll_x_in_c1_eni67_64_188_rdcnt_a;
    wire [8:0] redist63_sync_in_aunroll_vunroll_x_in_c1_eni67_64_188_rdcnt_b;
    logic [8:0] redist63_sync_in_aunroll_vunroll_x_in_c1_eni67_64_188_rdcnt_o;
    wire [8:0] redist63_sync_in_aunroll_vunroll_x_in_c1_eni67_64_188_rdcnt_q;
    reg [31:0] redist64_sync_in_aunroll_vunroll_x_in_c1_eni67_65_193_inputreg0_q;
    reg [31:0] redist64_sync_in_aunroll_vunroll_x_in_c1_eni67_65_193_outputreg0_q;
    wire redist64_sync_in_aunroll_vunroll_x_in_c1_eni67_65_193_mem_reset0;
    wire [31:0] redist64_sync_in_aunroll_vunroll_x_in_c1_eni67_65_193_mem_ia;
    wire [7:0] redist64_sync_in_aunroll_vunroll_x_in_c1_eni67_65_193_mem_aa;
    wire [7:0] redist64_sync_in_aunroll_vunroll_x_in_c1_eni67_65_193_mem_ab;
    wire [31:0] redist64_sync_in_aunroll_vunroll_x_in_c1_eni67_65_193_mem_iq;
    wire [31:0] redist64_sync_in_aunroll_vunroll_x_in_c1_eni67_65_193_mem_q;
    wire [7:0] redist64_sync_in_aunroll_vunroll_x_in_c1_eni67_65_193_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist64_sync_in_aunroll_vunroll_x_in_c1_eni67_65_193_wraddr_i = 8'b11111111;
    wire [7:0] redist64_sync_in_aunroll_vunroll_x_in_c1_eni67_65_193_offset_q;
    wire [8:0] redist64_sync_in_aunroll_vunroll_x_in_c1_eni67_65_193_rdcnt_a;
    wire [8:0] redist64_sync_in_aunroll_vunroll_x_in_c1_eni67_65_193_rdcnt_b;
    logic [8:0] redist64_sync_in_aunroll_vunroll_x_in_c1_eni67_65_193_rdcnt_o;
    wire [8:0] redist64_sync_in_aunroll_vunroll_x_in_c1_eni67_65_193_rdcnt_q;
    reg [31:0] redist65_sync_in_aunroll_vunroll_x_in_c1_eni67_66_194_inputreg0_q;
    reg [31:0] redist65_sync_in_aunroll_vunroll_x_in_c1_eni67_66_194_outputreg0_q;
    wire redist65_sync_in_aunroll_vunroll_x_in_c1_eni67_66_194_mem_reset0;
    wire [31:0] redist65_sync_in_aunroll_vunroll_x_in_c1_eni67_66_194_mem_ia;
    wire [7:0] redist65_sync_in_aunroll_vunroll_x_in_c1_eni67_66_194_mem_aa;
    wire [7:0] redist65_sync_in_aunroll_vunroll_x_in_c1_eni67_66_194_mem_ab;
    wire [31:0] redist65_sync_in_aunroll_vunroll_x_in_c1_eni67_66_194_mem_iq;
    wire [31:0] redist65_sync_in_aunroll_vunroll_x_in_c1_eni67_66_194_mem_q;
    wire [7:0] redist65_sync_in_aunroll_vunroll_x_in_c1_eni67_66_194_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist65_sync_in_aunroll_vunroll_x_in_c1_eni67_66_194_wraddr_i = 8'b11111111;
    wire [7:0] redist65_sync_in_aunroll_vunroll_x_in_c1_eni67_66_194_offset_q;
    wire [8:0] redist65_sync_in_aunroll_vunroll_x_in_c1_eni67_66_194_rdcnt_a;
    wire [8:0] redist65_sync_in_aunroll_vunroll_x_in_c1_eni67_66_194_rdcnt_b;
    logic [8:0] redist65_sync_in_aunroll_vunroll_x_in_c1_eni67_66_194_rdcnt_o;
    wire [8:0] redist65_sync_in_aunroll_vunroll_x_in_c1_eni67_66_194_rdcnt_q;
    reg [31:0] redist66_sync_in_aunroll_vunroll_x_in_c1_eni67_67_199_inputreg0_q;
    reg [31:0] redist66_sync_in_aunroll_vunroll_x_in_c1_eni67_67_199_outputreg0_q;
    wire redist66_sync_in_aunroll_vunroll_x_in_c1_eni67_67_199_mem_reset0;
    wire [31:0] redist66_sync_in_aunroll_vunroll_x_in_c1_eni67_67_199_mem_ia;
    wire [7:0] redist66_sync_in_aunroll_vunroll_x_in_c1_eni67_67_199_mem_aa;
    wire [7:0] redist66_sync_in_aunroll_vunroll_x_in_c1_eni67_67_199_mem_ab;
    wire [31:0] redist66_sync_in_aunroll_vunroll_x_in_c1_eni67_67_199_mem_iq;
    wire [31:0] redist66_sync_in_aunroll_vunroll_x_in_c1_eni67_67_199_mem_q;
    wire [7:0] redist66_sync_in_aunroll_vunroll_x_in_c1_eni67_67_199_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist66_sync_in_aunroll_vunroll_x_in_c1_eni67_67_199_wraddr_i = 8'b11111111;
    wire [7:0] redist66_sync_in_aunroll_vunroll_x_in_c1_eni67_67_199_offset_q;
    wire [8:0] redist66_sync_in_aunroll_vunroll_x_in_c1_eni67_67_199_rdcnt_a;
    wire [8:0] redist66_sync_in_aunroll_vunroll_x_in_c1_eni67_67_199_rdcnt_b;
    logic [8:0] redist66_sync_in_aunroll_vunroll_x_in_c1_eni67_67_199_rdcnt_o;
    wire [8:0] redist66_sync_in_aunroll_vunroll_x_in_c1_eni67_67_199_rdcnt_q;
    reg [31:0] redist67_sync_in_aunroll_vunroll_x_in_c1_eni67_68_200_inputreg0_q;
    reg [31:0] redist67_sync_in_aunroll_vunroll_x_in_c1_eni67_68_200_outputreg0_q;
    wire redist67_sync_in_aunroll_vunroll_x_in_c1_eni67_68_200_mem_reset0;
    wire [31:0] redist67_sync_in_aunroll_vunroll_x_in_c1_eni67_68_200_mem_ia;
    wire [7:0] redist67_sync_in_aunroll_vunroll_x_in_c1_eni67_68_200_mem_aa;
    wire [7:0] redist67_sync_in_aunroll_vunroll_x_in_c1_eni67_68_200_mem_ab;
    wire [31:0] redist67_sync_in_aunroll_vunroll_x_in_c1_eni67_68_200_mem_iq;
    wire [31:0] redist67_sync_in_aunroll_vunroll_x_in_c1_eni67_68_200_mem_q;
    wire [7:0] redist67_sync_in_aunroll_vunroll_x_in_c1_eni67_68_200_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist67_sync_in_aunroll_vunroll_x_in_c1_eni67_68_200_wraddr_i = 8'b11111111;
    wire [7:0] redist67_sync_in_aunroll_vunroll_x_in_c1_eni67_68_200_offset_q;
    wire [8:0] redist67_sync_in_aunroll_vunroll_x_in_c1_eni67_68_200_rdcnt_a;
    wire [8:0] redist67_sync_in_aunroll_vunroll_x_in_c1_eni67_68_200_rdcnt_b;
    logic [8:0] redist67_sync_in_aunroll_vunroll_x_in_c1_eni67_68_200_rdcnt_o;
    wire [8:0] redist67_sync_in_aunroll_vunroll_x_in_c1_eni67_68_200_rdcnt_q;
    reg [31:0] redist68_sync_in_aunroll_vunroll_x_in_c1_eni67_69_205_inputreg0_q;
    reg [31:0] redist68_sync_in_aunroll_vunroll_x_in_c1_eni67_69_205_outputreg0_q;
    wire redist68_sync_in_aunroll_vunroll_x_in_c1_eni67_69_205_mem_reset0;
    wire [31:0] redist68_sync_in_aunroll_vunroll_x_in_c1_eni67_69_205_mem_ia;
    wire [7:0] redist68_sync_in_aunroll_vunroll_x_in_c1_eni67_69_205_mem_aa;
    wire [7:0] redist68_sync_in_aunroll_vunroll_x_in_c1_eni67_69_205_mem_ab;
    wire [31:0] redist68_sync_in_aunroll_vunroll_x_in_c1_eni67_69_205_mem_iq;
    wire [31:0] redist68_sync_in_aunroll_vunroll_x_in_c1_eni67_69_205_mem_q;
    wire [7:0] redist68_sync_in_aunroll_vunroll_x_in_c1_eni67_69_205_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist68_sync_in_aunroll_vunroll_x_in_c1_eni67_69_205_wraddr_i = 8'b11111111;
    wire [7:0] redist68_sync_in_aunroll_vunroll_x_in_c1_eni67_69_205_offset_q;
    wire [8:0] redist68_sync_in_aunroll_vunroll_x_in_c1_eni67_69_205_rdcnt_a;
    wire [8:0] redist68_sync_in_aunroll_vunroll_x_in_c1_eni67_69_205_rdcnt_b;
    logic [8:0] redist68_sync_in_aunroll_vunroll_x_in_c1_eni67_69_205_rdcnt_o;
    wire [8:0] redist68_sync_in_aunroll_vunroll_x_in_c1_eni67_69_205_rdcnt_q;
    reg [31:0] redist69_sync_in_aunroll_vunroll_x_in_c1_eni67_70_206_inputreg0_q;
    reg [31:0] redist69_sync_in_aunroll_vunroll_x_in_c1_eni67_70_206_outputreg0_q;
    wire redist69_sync_in_aunroll_vunroll_x_in_c1_eni67_70_206_mem_reset0;
    wire [31:0] redist69_sync_in_aunroll_vunroll_x_in_c1_eni67_70_206_mem_ia;
    wire [7:0] redist69_sync_in_aunroll_vunroll_x_in_c1_eni67_70_206_mem_aa;
    wire [7:0] redist69_sync_in_aunroll_vunroll_x_in_c1_eni67_70_206_mem_ab;
    wire [31:0] redist69_sync_in_aunroll_vunroll_x_in_c1_eni67_70_206_mem_iq;
    wire [31:0] redist69_sync_in_aunroll_vunroll_x_in_c1_eni67_70_206_mem_q;
    wire [7:0] redist69_sync_in_aunroll_vunroll_x_in_c1_eni67_70_206_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist69_sync_in_aunroll_vunroll_x_in_c1_eni67_70_206_wraddr_i = 8'b11111111;
    wire [7:0] redist69_sync_in_aunroll_vunroll_x_in_c1_eni67_70_206_offset_q;
    wire [8:0] redist69_sync_in_aunroll_vunroll_x_in_c1_eni67_70_206_rdcnt_a;
    wire [8:0] redist69_sync_in_aunroll_vunroll_x_in_c1_eni67_70_206_rdcnt_b;
    logic [8:0] redist69_sync_in_aunroll_vunroll_x_in_c1_eni67_70_206_rdcnt_o;
    wire [8:0] redist69_sync_in_aunroll_vunroll_x_in_c1_eni67_70_206_rdcnt_q;
    reg [31:0] redist70_sync_in_aunroll_vunroll_x_in_c1_eni67_71_211_inputreg0_q;
    reg [31:0] redist70_sync_in_aunroll_vunroll_x_in_c1_eni67_71_211_outputreg0_q;
    wire redist70_sync_in_aunroll_vunroll_x_in_c1_eni67_71_211_mem_reset0;
    wire [31:0] redist70_sync_in_aunroll_vunroll_x_in_c1_eni67_71_211_mem_ia;
    wire [7:0] redist70_sync_in_aunroll_vunroll_x_in_c1_eni67_71_211_mem_aa;
    wire [7:0] redist70_sync_in_aunroll_vunroll_x_in_c1_eni67_71_211_mem_ab;
    wire [31:0] redist70_sync_in_aunroll_vunroll_x_in_c1_eni67_71_211_mem_iq;
    wire [31:0] redist70_sync_in_aunroll_vunroll_x_in_c1_eni67_71_211_mem_q;
    wire [7:0] redist70_sync_in_aunroll_vunroll_x_in_c1_eni67_71_211_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist70_sync_in_aunroll_vunroll_x_in_c1_eni67_71_211_wraddr_i = 8'b11111111;
    wire [7:0] redist70_sync_in_aunroll_vunroll_x_in_c1_eni67_71_211_offset_q;
    wire [8:0] redist70_sync_in_aunroll_vunroll_x_in_c1_eni67_71_211_rdcnt_a;
    wire [8:0] redist70_sync_in_aunroll_vunroll_x_in_c1_eni67_71_211_rdcnt_b;
    logic [8:0] redist70_sync_in_aunroll_vunroll_x_in_c1_eni67_71_211_rdcnt_o;
    wire [8:0] redist70_sync_in_aunroll_vunroll_x_in_c1_eni67_71_211_rdcnt_q;
    reg [31:0] redist71_sync_in_aunroll_vunroll_x_in_c1_eni67_72_212_inputreg0_q;
    reg [31:0] redist71_sync_in_aunroll_vunroll_x_in_c1_eni67_72_212_outputreg0_q;
    wire redist71_sync_in_aunroll_vunroll_x_in_c1_eni67_72_212_mem_reset0;
    wire [31:0] redist71_sync_in_aunroll_vunroll_x_in_c1_eni67_72_212_mem_ia;
    wire [7:0] redist71_sync_in_aunroll_vunroll_x_in_c1_eni67_72_212_mem_aa;
    wire [7:0] redist71_sync_in_aunroll_vunroll_x_in_c1_eni67_72_212_mem_ab;
    wire [31:0] redist71_sync_in_aunroll_vunroll_x_in_c1_eni67_72_212_mem_iq;
    wire [31:0] redist71_sync_in_aunroll_vunroll_x_in_c1_eni67_72_212_mem_q;
    wire [7:0] redist71_sync_in_aunroll_vunroll_x_in_c1_eni67_72_212_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist71_sync_in_aunroll_vunroll_x_in_c1_eni67_72_212_wraddr_i = 8'b11111111;
    wire [7:0] redist71_sync_in_aunroll_vunroll_x_in_c1_eni67_72_212_offset_q;
    wire [8:0] redist71_sync_in_aunroll_vunroll_x_in_c1_eni67_72_212_rdcnt_a;
    wire [8:0] redist71_sync_in_aunroll_vunroll_x_in_c1_eni67_72_212_rdcnt_b;
    logic [8:0] redist71_sync_in_aunroll_vunroll_x_in_c1_eni67_72_212_rdcnt_o;
    wire [8:0] redist71_sync_in_aunroll_vunroll_x_in_c1_eni67_72_212_rdcnt_q;
    reg [31:0] redist72_sync_in_aunroll_vunroll_x_in_c1_eni67_73_217_inputreg0_q;
    reg [31:0] redist72_sync_in_aunroll_vunroll_x_in_c1_eni67_73_217_outputreg0_q;
    wire redist72_sync_in_aunroll_vunroll_x_in_c1_eni67_73_217_mem_reset0;
    wire [31:0] redist72_sync_in_aunroll_vunroll_x_in_c1_eni67_73_217_mem_ia;
    wire [7:0] redist72_sync_in_aunroll_vunroll_x_in_c1_eni67_73_217_mem_aa;
    wire [7:0] redist72_sync_in_aunroll_vunroll_x_in_c1_eni67_73_217_mem_ab;
    wire [31:0] redist72_sync_in_aunroll_vunroll_x_in_c1_eni67_73_217_mem_iq;
    wire [31:0] redist72_sync_in_aunroll_vunroll_x_in_c1_eni67_73_217_mem_q;
    wire [7:0] redist72_sync_in_aunroll_vunroll_x_in_c1_eni67_73_217_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist72_sync_in_aunroll_vunroll_x_in_c1_eni67_73_217_wraddr_i = 8'b11111111;
    wire [7:0] redist72_sync_in_aunroll_vunroll_x_in_c1_eni67_73_217_offset_q;
    wire [8:0] redist72_sync_in_aunroll_vunroll_x_in_c1_eni67_73_217_rdcnt_a;
    wire [8:0] redist72_sync_in_aunroll_vunroll_x_in_c1_eni67_73_217_rdcnt_b;
    logic [8:0] redist72_sync_in_aunroll_vunroll_x_in_c1_eni67_73_217_rdcnt_o;
    wire [8:0] redist72_sync_in_aunroll_vunroll_x_in_c1_eni67_73_217_rdcnt_q;
    reg [31:0] redist73_sync_in_aunroll_vunroll_x_in_c1_eni67_74_218_inputreg0_q;
    reg [31:0] redist73_sync_in_aunroll_vunroll_x_in_c1_eni67_74_218_outputreg0_q;
    wire redist73_sync_in_aunroll_vunroll_x_in_c1_eni67_74_218_mem_reset0;
    wire [31:0] redist73_sync_in_aunroll_vunroll_x_in_c1_eni67_74_218_mem_ia;
    wire [7:0] redist73_sync_in_aunroll_vunroll_x_in_c1_eni67_74_218_mem_aa;
    wire [7:0] redist73_sync_in_aunroll_vunroll_x_in_c1_eni67_74_218_mem_ab;
    wire [31:0] redist73_sync_in_aunroll_vunroll_x_in_c1_eni67_74_218_mem_iq;
    wire [31:0] redist73_sync_in_aunroll_vunroll_x_in_c1_eni67_74_218_mem_q;
    wire [7:0] redist73_sync_in_aunroll_vunroll_x_in_c1_eni67_74_218_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist73_sync_in_aunroll_vunroll_x_in_c1_eni67_74_218_wraddr_i = 8'b11111111;
    wire [7:0] redist73_sync_in_aunroll_vunroll_x_in_c1_eni67_74_218_offset_q;
    wire [8:0] redist73_sync_in_aunroll_vunroll_x_in_c1_eni67_74_218_rdcnt_a;
    wire [8:0] redist73_sync_in_aunroll_vunroll_x_in_c1_eni67_74_218_rdcnt_b;
    logic [8:0] redist73_sync_in_aunroll_vunroll_x_in_c1_eni67_74_218_rdcnt_o;
    wire [8:0] redist73_sync_in_aunroll_vunroll_x_in_c1_eni67_74_218_rdcnt_q;
    reg [31:0] redist74_sync_in_aunroll_vunroll_x_in_c1_eni67_75_223_inputreg0_q;
    reg [31:0] redist74_sync_in_aunroll_vunroll_x_in_c1_eni67_75_223_outputreg0_q;
    wire redist74_sync_in_aunroll_vunroll_x_in_c1_eni67_75_223_mem_reset0;
    wire [31:0] redist74_sync_in_aunroll_vunroll_x_in_c1_eni67_75_223_mem_ia;
    wire [7:0] redist74_sync_in_aunroll_vunroll_x_in_c1_eni67_75_223_mem_aa;
    wire [7:0] redist74_sync_in_aunroll_vunroll_x_in_c1_eni67_75_223_mem_ab;
    wire [31:0] redist74_sync_in_aunroll_vunroll_x_in_c1_eni67_75_223_mem_iq;
    wire [31:0] redist74_sync_in_aunroll_vunroll_x_in_c1_eni67_75_223_mem_q;
    wire [7:0] redist74_sync_in_aunroll_vunroll_x_in_c1_eni67_75_223_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist74_sync_in_aunroll_vunroll_x_in_c1_eni67_75_223_wraddr_i = 8'b11111111;
    wire [7:0] redist74_sync_in_aunroll_vunroll_x_in_c1_eni67_75_223_offset_q;
    wire [8:0] redist74_sync_in_aunroll_vunroll_x_in_c1_eni67_75_223_rdcnt_a;
    wire [8:0] redist74_sync_in_aunroll_vunroll_x_in_c1_eni67_75_223_rdcnt_b;
    logic [8:0] redist74_sync_in_aunroll_vunroll_x_in_c1_eni67_75_223_rdcnt_o;
    wire [8:0] redist74_sync_in_aunroll_vunroll_x_in_c1_eni67_75_223_rdcnt_q;
    reg [31:0] redist75_sync_in_aunroll_vunroll_x_in_c1_eni67_76_224_inputreg0_q;
    reg [31:0] redist75_sync_in_aunroll_vunroll_x_in_c1_eni67_76_224_outputreg0_q;
    wire redist75_sync_in_aunroll_vunroll_x_in_c1_eni67_76_224_mem_reset0;
    wire [31:0] redist75_sync_in_aunroll_vunroll_x_in_c1_eni67_76_224_mem_ia;
    wire [7:0] redist75_sync_in_aunroll_vunroll_x_in_c1_eni67_76_224_mem_aa;
    wire [7:0] redist75_sync_in_aunroll_vunroll_x_in_c1_eni67_76_224_mem_ab;
    wire [31:0] redist75_sync_in_aunroll_vunroll_x_in_c1_eni67_76_224_mem_iq;
    wire [31:0] redist75_sync_in_aunroll_vunroll_x_in_c1_eni67_76_224_mem_q;
    wire [7:0] redist75_sync_in_aunroll_vunroll_x_in_c1_eni67_76_224_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist75_sync_in_aunroll_vunroll_x_in_c1_eni67_76_224_wraddr_i = 8'b11111111;
    wire [7:0] redist75_sync_in_aunroll_vunroll_x_in_c1_eni67_76_224_offset_q;
    wire [8:0] redist75_sync_in_aunroll_vunroll_x_in_c1_eni67_76_224_rdcnt_a;
    wire [8:0] redist75_sync_in_aunroll_vunroll_x_in_c1_eni67_76_224_rdcnt_b;
    logic [8:0] redist75_sync_in_aunroll_vunroll_x_in_c1_eni67_76_224_rdcnt_o;
    wire [8:0] redist75_sync_in_aunroll_vunroll_x_in_c1_eni67_76_224_rdcnt_q;
    reg [31:0] redist76_sync_in_aunroll_vunroll_x_in_c1_eni67_77_229_inputreg0_q;
    reg [31:0] redist76_sync_in_aunroll_vunroll_x_in_c1_eni67_77_229_outputreg0_q;
    wire redist76_sync_in_aunroll_vunroll_x_in_c1_eni67_77_229_mem_reset0;
    wire [31:0] redist76_sync_in_aunroll_vunroll_x_in_c1_eni67_77_229_mem_ia;
    wire [7:0] redist76_sync_in_aunroll_vunroll_x_in_c1_eni67_77_229_mem_aa;
    wire [7:0] redist76_sync_in_aunroll_vunroll_x_in_c1_eni67_77_229_mem_ab;
    wire [31:0] redist76_sync_in_aunroll_vunroll_x_in_c1_eni67_77_229_mem_iq;
    wire [31:0] redist76_sync_in_aunroll_vunroll_x_in_c1_eni67_77_229_mem_q;
    wire [7:0] redist76_sync_in_aunroll_vunroll_x_in_c1_eni67_77_229_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist76_sync_in_aunroll_vunroll_x_in_c1_eni67_77_229_wraddr_i = 8'b11111111;
    wire [7:0] redist76_sync_in_aunroll_vunroll_x_in_c1_eni67_77_229_offset_q;
    wire [8:0] redist76_sync_in_aunroll_vunroll_x_in_c1_eni67_77_229_rdcnt_a;
    wire [8:0] redist76_sync_in_aunroll_vunroll_x_in_c1_eni67_77_229_rdcnt_b;
    logic [8:0] redist76_sync_in_aunroll_vunroll_x_in_c1_eni67_77_229_rdcnt_o;
    wire [8:0] redist76_sync_in_aunroll_vunroll_x_in_c1_eni67_77_229_rdcnt_q;
    reg [31:0] redist77_sync_in_aunroll_vunroll_x_in_c1_eni67_78_230_inputreg0_q;
    reg [31:0] redist77_sync_in_aunroll_vunroll_x_in_c1_eni67_78_230_outputreg0_q;
    wire redist77_sync_in_aunroll_vunroll_x_in_c1_eni67_78_230_mem_reset0;
    wire [31:0] redist77_sync_in_aunroll_vunroll_x_in_c1_eni67_78_230_mem_ia;
    wire [7:0] redist77_sync_in_aunroll_vunroll_x_in_c1_eni67_78_230_mem_aa;
    wire [7:0] redist77_sync_in_aunroll_vunroll_x_in_c1_eni67_78_230_mem_ab;
    wire [31:0] redist77_sync_in_aunroll_vunroll_x_in_c1_eni67_78_230_mem_iq;
    wire [31:0] redist77_sync_in_aunroll_vunroll_x_in_c1_eni67_78_230_mem_q;
    wire [7:0] redist77_sync_in_aunroll_vunroll_x_in_c1_eni67_78_230_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist77_sync_in_aunroll_vunroll_x_in_c1_eni67_78_230_wraddr_i = 8'b11111111;
    wire [7:0] redist77_sync_in_aunroll_vunroll_x_in_c1_eni67_78_230_offset_q;
    wire [8:0] redist77_sync_in_aunroll_vunroll_x_in_c1_eni67_78_230_rdcnt_a;
    wire [8:0] redist77_sync_in_aunroll_vunroll_x_in_c1_eni67_78_230_rdcnt_b;
    logic [8:0] redist77_sync_in_aunroll_vunroll_x_in_c1_eni67_78_230_rdcnt_o;
    wire [8:0] redist77_sync_in_aunroll_vunroll_x_in_c1_eni67_78_230_rdcnt_q;
    reg [31:0] redist78_sync_in_aunroll_vunroll_x_in_c1_eni67_79_235_inputreg0_q;
    reg [31:0] redist78_sync_in_aunroll_vunroll_x_in_c1_eni67_79_235_outputreg0_q;
    wire redist78_sync_in_aunroll_vunroll_x_in_c1_eni67_79_235_mem_reset0;
    wire [31:0] redist78_sync_in_aunroll_vunroll_x_in_c1_eni67_79_235_mem_ia;
    wire [7:0] redist78_sync_in_aunroll_vunroll_x_in_c1_eni67_79_235_mem_aa;
    wire [7:0] redist78_sync_in_aunroll_vunroll_x_in_c1_eni67_79_235_mem_ab;
    wire [31:0] redist78_sync_in_aunroll_vunroll_x_in_c1_eni67_79_235_mem_iq;
    wire [31:0] redist78_sync_in_aunroll_vunroll_x_in_c1_eni67_79_235_mem_q;
    wire [7:0] redist78_sync_in_aunroll_vunroll_x_in_c1_eni67_79_235_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist78_sync_in_aunroll_vunroll_x_in_c1_eni67_79_235_wraddr_i = 8'b11111111;
    wire [7:0] redist78_sync_in_aunroll_vunroll_x_in_c1_eni67_79_235_offset_q;
    wire [8:0] redist78_sync_in_aunroll_vunroll_x_in_c1_eni67_79_235_rdcnt_a;
    wire [8:0] redist78_sync_in_aunroll_vunroll_x_in_c1_eni67_79_235_rdcnt_b;
    logic [8:0] redist78_sync_in_aunroll_vunroll_x_in_c1_eni67_79_235_rdcnt_o;
    wire [8:0] redist78_sync_in_aunroll_vunroll_x_in_c1_eni67_79_235_rdcnt_q;
    reg [31:0] redist79_sync_in_aunroll_vunroll_x_in_c1_eni67_80_236_inputreg0_q;
    reg [31:0] redist79_sync_in_aunroll_vunroll_x_in_c1_eni67_80_236_outputreg0_q;
    wire redist79_sync_in_aunroll_vunroll_x_in_c1_eni67_80_236_mem_reset0;
    wire [31:0] redist79_sync_in_aunroll_vunroll_x_in_c1_eni67_80_236_mem_ia;
    wire [7:0] redist79_sync_in_aunroll_vunroll_x_in_c1_eni67_80_236_mem_aa;
    wire [7:0] redist79_sync_in_aunroll_vunroll_x_in_c1_eni67_80_236_mem_ab;
    wire [31:0] redist79_sync_in_aunroll_vunroll_x_in_c1_eni67_80_236_mem_iq;
    wire [31:0] redist79_sync_in_aunroll_vunroll_x_in_c1_eni67_80_236_mem_q;
    wire [7:0] redist79_sync_in_aunroll_vunroll_x_in_c1_eni67_80_236_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist79_sync_in_aunroll_vunroll_x_in_c1_eni67_80_236_wraddr_i = 8'b11111111;
    wire [7:0] redist79_sync_in_aunroll_vunroll_x_in_c1_eni67_80_236_offset_q;
    wire [8:0] redist79_sync_in_aunroll_vunroll_x_in_c1_eni67_80_236_rdcnt_a;
    wire [8:0] redist79_sync_in_aunroll_vunroll_x_in_c1_eni67_80_236_rdcnt_b;
    logic [8:0] redist79_sync_in_aunroll_vunroll_x_in_c1_eni67_80_236_rdcnt_o;
    wire [8:0] redist79_sync_in_aunroll_vunroll_x_in_c1_eni67_80_236_rdcnt_q;
    reg [31:0] redist80_sync_in_aunroll_vunroll_x_in_c1_eni67_81_241_inputreg0_q;
    reg [31:0] redist80_sync_in_aunroll_vunroll_x_in_c1_eni67_81_241_outputreg0_q;
    wire redist80_sync_in_aunroll_vunroll_x_in_c1_eni67_81_241_mem_reset0;
    wire [31:0] redist80_sync_in_aunroll_vunroll_x_in_c1_eni67_81_241_mem_ia;
    wire [7:0] redist80_sync_in_aunroll_vunroll_x_in_c1_eni67_81_241_mem_aa;
    wire [7:0] redist80_sync_in_aunroll_vunroll_x_in_c1_eni67_81_241_mem_ab;
    wire [31:0] redist80_sync_in_aunroll_vunroll_x_in_c1_eni67_81_241_mem_iq;
    wire [31:0] redist80_sync_in_aunroll_vunroll_x_in_c1_eni67_81_241_mem_q;
    wire [7:0] redist80_sync_in_aunroll_vunroll_x_in_c1_eni67_81_241_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist80_sync_in_aunroll_vunroll_x_in_c1_eni67_81_241_wraddr_i = 8'b11111111;
    wire [7:0] redist80_sync_in_aunroll_vunroll_x_in_c1_eni67_81_241_offset_q;
    wire [8:0] redist80_sync_in_aunroll_vunroll_x_in_c1_eni67_81_241_rdcnt_a;
    wire [8:0] redist80_sync_in_aunroll_vunroll_x_in_c1_eni67_81_241_rdcnt_b;
    logic [8:0] redist80_sync_in_aunroll_vunroll_x_in_c1_eni67_81_241_rdcnt_o;
    wire [8:0] redist80_sync_in_aunroll_vunroll_x_in_c1_eni67_81_241_rdcnt_q;
    reg [31:0] redist81_sync_in_aunroll_vunroll_x_in_c1_eni67_82_242_inputreg0_q;
    reg [31:0] redist81_sync_in_aunroll_vunroll_x_in_c1_eni67_82_242_outputreg0_q;
    wire redist81_sync_in_aunroll_vunroll_x_in_c1_eni67_82_242_mem_reset0;
    wire [31:0] redist81_sync_in_aunroll_vunroll_x_in_c1_eni67_82_242_mem_ia;
    wire [7:0] redist81_sync_in_aunroll_vunroll_x_in_c1_eni67_82_242_mem_aa;
    wire [7:0] redist81_sync_in_aunroll_vunroll_x_in_c1_eni67_82_242_mem_ab;
    wire [31:0] redist81_sync_in_aunroll_vunroll_x_in_c1_eni67_82_242_mem_iq;
    wire [31:0] redist81_sync_in_aunroll_vunroll_x_in_c1_eni67_82_242_mem_q;
    wire [7:0] redist81_sync_in_aunroll_vunroll_x_in_c1_eni67_82_242_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist81_sync_in_aunroll_vunroll_x_in_c1_eni67_82_242_wraddr_i = 8'b11111111;
    wire [7:0] redist81_sync_in_aunroll_vunroll_x_in_c1_eni67_82_242_offset_q;
    wire [8:0] redist81_sync_in_aunroll_vunroll_x_in_c1_eni67_82_242_rdcnt_a;
    wire [8:0] redist81_sync_in_aunroll_vunroll_x_in_c1_eni67_82_242_rdcnt_b;
    logic [8:0] redist81_sync_in_aunroll_vunroll_x_in_c1_eni67_82_242_rdcnt_o;
    wire [8:0] redist81_sync_in_aunroll_vunroll_x_in_c1_eni67_82_242_rdcnt_q;
    reg [31:0] redist82_sync_in_aunroll_vunroll_x_in_c1_eni67_83_247_inputreg0_q;
    reg [31:0] redist82_sync_in_aunroll_vunroll_x_in_c1_eni67_83_247_outputreg0_q;
    wire redist82_sync_in_aunroll_vunroll_x_in_c1_eni67_83_247_mem_reset0;
    wire [31:0] redist82_sync_in_aunroll_vunroll_x_in_c1_eni67_83_247_mem_ia;
    wire [7:0] redist82_sync_in_aunroll_vunroll_x_in_c1_eni67_83_247_mem_aa;
    wire [7:0] redist82_sync_in_aunroll_vunroll_x_in_c1_eni67_83_247_mem_ab;
    wire [31:0] redist82_sync_in_aunroll_vunroll_x_in_c1_eni67_83_247_mem_iq;
    wire [31:0] redist82_sync_in_aunroll_vunroll_x_in_c1_eni67_83_247_mem_q;
    wire [7:0] redist82_sync_in_aunroll_vunroll_x_in_c1_eni67_83_247_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist82_sync_in_aunroll_vunroll_x_in_c1_eni67_83_247_wraddr_i = 8'b11111111;
    wire [7:0] redist82_sync_in_aunroll_vunroll_x_in_c1_eni67_83_247_offset_q;
    wire [8:0] redist82_sync_in_aunroll_vunroll_x_in_c1_eni67_83_247_rdcnt_a;
    wire [8:0] redist82_sync_in_aunroll_vunroll_x_in_c1_eni67_83_247_rdcnt_b;
    logic [8:0] redist82_sync_in_aunroll_vunroll_x_in_c1_eni67_83_247_rdcnt_o;
    wire [8:0] redist82_sync_in_aunroll_vunroll_x_in_c1_eni67_83_247_rdcnt_q;
    reg [31:0] redist83_sync_in_aunroll_vunroll_x_in_c1_eni67_84_248_inputreg0_q;
    reg [31:0] redist83_sync_in_aunroll_vunroll_x_in_c1_eni67_84_248_outputreg0_q;
    wire redist83_sync_in_aunroll_vunroll_x_in_c1_eni67_84_248_mem_reset0;
    wire [31:0] redist83_sync_in_aunroll_vunroll_x_in_c1_eni67_84_248_mem_ia;
    wire [7:0] redist83_sync_in_aunroll_vunroll_x_in_c1_eni67_84_248_mem_aa;
    wire [7:0] redist83_sync_in_aunroll_vunroll_x_in_c1_eni67_84_248_mem_ab;
    wire [31:0] redist83_sync_in_aunroll_vunroll_x_in_c1_eni67_84_248_mem_iq;
    wire [31:0] redist83_sync_in_aunroll_vunroll_x_in_c1_eni67_84_248_mem_q;
    wire [7:0] redist83_sync_in_aunroll_vunroll_x_in_c1_eni67_84_248_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist83_sync_in_aunroll_vunroll_x_in_c1_eni67_84_248_wraddr_i = 8'b11111111;
    wire [7:0] redist83_sync_in_aunroll_vunroll_x_in_c1_eni67_84_248_offset_q;
    wire [8:0] redist83_sync_in_aunroll_vunroll_x_in_c1_eni67_84_248_rdcnt_a;
    wire [8:0] redist83_sync_in_aunroll_vunroll_x_in_c1_eni67_84_248_rdcnt_b;
    logic [8:0] redist83_sync_in_aunroll_vunroll_x_in_c1_eni67_84_248_rdcnt_o;
    wire [8:0] redist83_sync_in_aunroll_vunroll_x_in_c1_eni67_84_248_rdcnt_q;
    reg [31:0] redist84_sync_in_aunroll_vunroll_x_in_c1_eni67_85_253_inputreg0_q;
    reg [31:0] redist84_sync_in_aunroll_vunroll_x_in_c1_eni67_85_253_outputreg0_q;
    wire redist84_sync_in_aunroll_vunroll_x_in_c1_eni67_85_253_mem_reset0;
    wire [31:0] redist84_sync_in_aunroll_vunroll_x_in_c1_eni67_85_253_mem_ia;
    wire [7:0] redist84_sync_in_aunroll_vunroll_x_in_c1_eni67_85_253_mem_aa;
    wire [7:0] redist84_sync_in_aunroll_vunroll_x_in_c1_eni67_85_253_mem_ab;
    wire [31:0] redist84_sync_in_aunroll_vunroll_x_in_c1_eni67_85_253_mem_iq;
    wire [31:0] redist84_sync_in_aunroll_vunroll_x_in_c1_eni67_85_253_mem_q;
    wire [7:0] redist84_sync_in_aunroll_vunroll_x_in_c1_eni67_85_253_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist84_sync_in_aunroll_vunroll_x_in_c1_eni67_85_253_wraddr_i = 8'b11111111;
    wire [7:0] redist84_sync_in_aunroll_vunroll_x_in_c1_eni67_85_253_offset_q;
    wire [8:0] redist84_sync_in_aunroll_vunroll_x_in_c1_eni67_85_253_rdcnt_a;
    wire [8:0] redist84_sync_in_aunroll_vunroll_x_in_c1_eni67_85_253_rdcnt_b;
    logic [8:0] redist84_sync_in_aunroll_vunroll_x_in_c1_eni67_85_253_rdcnt_o;
    wire [8:0] redist84_sync_in_aunroll_vunroll_x_in_c1_eni67_85_253_rdcnt_q;
    reg [31:0] redist85_sync_in_aunroll_vunroll_x_in_c1_eni67_86_254_inputreg0_q;
    reg [31:0] redist85_sync_in_aunroll_vunroll_x_in_c1_eni67_86_254_outputreg0_q;
    wire redist85_sync_in_aunroll_vunroll_x_in_c1_eni67_86_254_mem_reset0;
    wire [31:0] redist85_sync_in_aunroll_vunroll_x_in_c1_eni67_86_254_mem_ia;
    wire [7:0] redist85_sync_in_aunroll_vunroll_x_in_c1_eni67_86_254_mem_aa;
    wire [7:0] redist85_sync_in_aunroll_vunroll_x_in_c1_eni67_86_254_mem_ab;
    wire [31:0] redist85_sync_in_aunroll_vunroll_x_in_c1_eni67_86_254_mem_iq;
    wire [31:0] redist85_sync_in_aunroll_vunroll_x_in_c1_eni67_86_254_mem_q;
    wire [7:0] redist85_sync_in_aunroll_vunroll_x_in_c1_eni67_86_254_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist85_sync_in_aunroll_vunroll_x_in_c1_eni67_86_254_wraddr_i = 8'b11111111;
    wire [7:0] redist85_sync_in_aunroll_vunroll_x_in_c1_eni67_86_254_offset_q;
    wire [8:0] redist85_sync_in_aunroll_vunroll_x_in_c1_eni67_86_254_rdcnt_a;
    wire [8:0] redist85_sync_in_aunroll_vunroll_x_in_c1_eni67_86_254_rdcnt_b;
    logic [8:0] redist85_sync_in_aunroll_vunroll_x_in_c1_eni67_86_254_rdcnt_o;
    wire [8:0] redist85_sync_in_aunroll_vunroll_x_in_c1_eni67_86_254_rdcnt_q;
    reg [31:0] redist86_sync_in_aunroll_vunroll_x_in_c1_eni67_87_259_inputreg0_q;
    reg [31:0] redist86_sync_in_aunroll_vunroll_x_in_c1_eni67_87_259_outputreg0_q;
    wire redist86_sync_in_aunroll_vunroll_x_in_c1_eni67_87_259_mem_reset0;
    wire [31:0] redist86_sync_in_aunroll_vunroll_x_in_c1_eni67_87_259_mem_ia;
    wire [7:0] redist86_sync_in_aunroll_vunroll_x_in_c1_eni67_87_259_mem_aa;
    wire [7:0] redist86_sync_in_aunroll_vunroll_x_in_c1_eni67_87_259_mem_ab;
    wire [31:0] redist86_sync_in_aunroll_vunroll_x_in_c1_eni67_87_259_mem_iq;
    wire [31:0] redist86_sync_in_aunroll_vunroll_x_in_c1_eni67_87_259_mem_q;
    wire [7:0] redist86_sync_in_aunroll_vunroll_x_in_c1_eni67_87_259_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist86_sync_in_aunroll_vunroll_x_in_c1_eni67_87_259_wraddr_i = 8'b11111111;
    wire [7:0] redist86_sync_in_aunroll_vunroll_x_in_c1_eni67_87_259_offset_q;
    wire [8:0] redist86_sync_in_aunroll_vunroll_x_in_c1_eni67_87_259_rdcnt_a;
    wire [8:0] redist86_sync_in_aunroll_vunroll_x_in_c1_eni67_87_259_rdcnt_b;
    logic [8:0] redist86_sync_in_aunroll_vunroll_x_in_c1_eni67_87_259_rdcnt_o;
    wire [8:0] redist86_sync_in_aunroll_vunroll_x_in_c1_eni67_87_259_rdcnt_q;
    reg [31:0] redist87_sync_in_aunroll_vunroll_x_in_c1_eni67_88_260_inputreg0_q;
    reg [31:0] redist87_sync_in_aunroll_vunroll_x_in_c1_eni67_88_260_outputreg0_q;
    wire redist87_sync_in_aunroll_vunroll_x_in_c1_eni67_88_260_mem_reset0;
    wire [31:0] redist87_sync_in_aunroll_vunroll_x_in_c1_eni67_88_260_mem_ia;
    wire [8:0] redist87_sync_in_aunroll_vunroll_x_in_c1_eni67_88_260_mem_aa;
    wire [8:0] redist87_sync_in_aunroll_vunroll_x_in_c1_eni67_88_260_mem_ab;
    wire [31:0] redist87_sync_in_aunroll_vunroll_x_in_c1_eni67_88_260_mem_iq;
    wire [31:0] redist87_sync_in_aunroll_vunroll_x_in_c1_eni67_88_260_mem_q;
    wire [8:0] redist87_sync_in_aunroll_vunroll_x_in_c1_eni67_88_260_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist87_sync_in_aunroll_vunroll_x_in_c1_eni67_88_260_wraddr_i = 9'b111111111;
    wire [8:0] redist87_sync_in_aunroll_vunroll_x_in_c1_eni67_88_260_offset_q;
    wire [9:0] redist87_sync_in_aunroll_vunroll_x_in_c1_eni67_88_260_rdcnt_a;
    wire [9:0] redist87_sync_in_aunroll_vunroll_x_in_c1_eni67_88_260_rdcnt_b;
    logic [9:0] redist87_sync_in_aunroll_vunroll_x_in_c1_eni67_88_260_rdcnt_o;
    wire [9:0] redist87_sync_in_aunroll_vunroll_x_in_c1_eni67_88_260_rdcnt_q;
    reg [31:0] redist88_sync_in_aunroll_vunroll_x_in_c1_eni67_89_265_inputreg0_q;
    reg [31:0] redist88_sync_in_aunroll_vunroll_x_in_c1_eni67_89_265_outputreg0_q;
    wire redist88_sync_in_aunroll_vunroll_x_in_c1_eni67_89_265_mem_reset0;
    wire [31:0] redist88_sync_in_aunroll_vunroll_x_in_c1_eni67_89_265_mem_ia;
    wire [8:0] redist88_sync_in_aunroll_vunroll_x_in_c1_eni67_89_265_mem_aa;
    wire [8:0] redist88_sync_in_aunroll_vunroll_x_in_c1_eni67_89_265_mem_ab;
    wire [31:0] redist88_sync_in_aunroll_vunroll_x_in_c1_eni67_89_265_mem_iq;
    wire [31:0] redist88_sync_in_aunroll_vunroll_x_in_c1_eni67_89_265_mem_q;
    wire [8:0] redist88_sync_in_aunroll_vunroll_x_in_c1_eni67_89_265_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist88_sync_in_aunroll_vunroll_x_in_c1_eni67_89_265_wraddr_i = 9'b111111111;
    wire [8:0] redist88_sync_in_aunroll_vunroll_x_in_c1_eni67_89_265_offset_q;
    wire [9:0] redist88_sync_in_aunroll_vunroll_x_in_c1_eni67_89_265_rdcnt_a;
    wire [9:0] redist88_sync_in_aunroll_vunroll_x_in_c1_eni67_89_265_rdcnt_b;
    logic [9:0] redist88_sync_in_aunroll_vunroll_x_in_c1_eni67_89_265_rdcnt_o;
    wire [9:0] redist88_sync_in_aunroll_vunroll_x_in_c1_eni67_89_265_rdcnt_q;
    reg [31:0] redist89_sync_in_aunroll_vunroll_x_in_c1_eni67_90_266_inputreg0_q;
    reg [31:0] redist89_sync_in_aunroll_vunroll_x_in_c1_eni67_90_266_outputreg0_q;
    wire redist89_sync_in_aunroll_vunroll_x_in_c1_eni67_90_266_mem_reset0;
    wire [31:0] redist89_sync_in_aunroll_vunroll_x_in_c1_eni67_90_266_mem_ia;
    wire [8:0] redist89_sync_in_aunroll_vunroll_x_in_c1_eni67_90_266_mem_aa;
    wire [8:0] redist89_sync_in_aunroll_vunroll_x_in_c1_eni67_90_266_mem_ab;
    wire [31:0] redist89_sync_in_aunroll_vunroll_x_in_c1_eni67_90_266_mem_iq;
    wire [31:0] redist89_sync_in_aunroll_vunroll_x_in_c1_eni67_90_266_mem_q;
    wire [8:0] redist89_sync_in_aunroll_vunroll_x_in_c1_eni67_90_266_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist89_sync_in_aunroll_vunroll_x_in_c1_eni67_90_266_wraddr_i = 9'b111111111;
    wire [8:0] redist89_sync_in_aunroll_vunroll_x_in_c1_eni67_90_266_offset_q;
    wire [9:0] redist89_sync_in_aunroll_vunroll_x_in_c1_eni67_90_266_rdcnt_a;
    wire [9:0] redist89_sync_in_aunroll_vunroll_x_in_c1_eni67_90_266_rdcnt_b;
    logic [9:0] redist89_sync_in_aunroll_vunroll_x_in_c1_eni67_90_266_rdcnt_o;
    wire [9:0] redist89_sync_in_aunroll_vunroll_x_in_c1_eni67_90_266_rdcnt_q;
    reg [31:0] redist90_sync_in_aunroll_vunroll_x_in_c1_eni67_91_271_inputreg0_q;
    reg [31:0] redist90_sync_in_aunroll_vunroll_x_in_c1_eni67_91_271_outputreg0_q;
    wire redist90_sync_in_aunroll_vunroll_x_in_c1_eni67_91_271_mem_reset0;
    wire [31:0] redist90_sync_in_aunroll_vunroll_x_in_c1_eni67_91_271_mem_ia;
    wire [8:0] redist90_sync_in_aunroll_vunroll_x_in_c1_eni67_91_271_mem_aa;
    wire [8:0] redist90_sync_in_aunroll_vunroll_x_in_c1_eni67_91_271_mem_ab;
    wire [31:0] redist90_sync_in_aunroll_vunroll_x_in_c1_eni67_91_271_mem_iq;
    wire [31:0] redist90_sync_in_aunroll_vunroll_x_in_c1_eni67_91_271_mem_q;
    wire [8:0] redist90_sync_in_aunroll_vunroll_x_in_c1_eni67_91_271_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist90_sync_in_aunroll_vunroll_x_in_c1_eni67_91_271_wraddr_i = 9'b111111111;
    wire [8:0] redist90_sync_in_aunroll_vunroll_x_in_c1_eni67_91_271_offset_q;
    wire [9:0] redist90_sync_in_aunroll_vunroll_x_in_c1_eni67_91_271_rdcnt_a;
    wire [9:0] redist90_sync_in_aunroll_vunroll_x_in_c1_eni67_91_271_rdcnt_b;
    logic [9:0] redist90_sync_in_aunroll_vunroll_x_in_c1_eni67_91_271_rdcnt_o;
    wire [9:0] redist90_sync_in_aunroll_vunroll_x_in_c1_eni67_91_271_rdcnt_q;
    reg [31:0] redist91_sync_in_aunroll_vunroll_x_in_c1_eni67_92_272_inputreg0_q;
    reg [31:0] redist91_sync_in_aunroll_vunroll_x_in_c1_eni67_92_272_outputreg0_q;
    wire redist91_sync_in_aunroll_vunroll_x_in_c1_eni67_92_272_mem_reset0;
    wire [31:0] redist91_sync_in_aunroll_vunroll_x_in_c1_eni67_92_272_mem_ia;
    wire [8:0] redist91_sync_in_aunroll_vunroll_x_in_c1_eni67_92_272_mem_aa;
    wire [8:0] redist91_sync_in_aunroll_vunroll_x_in_c1_eni67_92_272_mem_ab;
    wire [31:0] redist91_sync_in_aunroll_vunroll_x_in_c1_eni67_92_272_mem_iq;
    wire [31:0] redist91_sync_in_aunroll_vunroll_x_in_c1_eni67_92_272_mem_q;
    wire [8:0] redist91_sync_in_aunroll_vunroll_x_in_c1_eni67_92_272_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist91_sync_in_aunroll_vunroll_x_in_c1_eni67_92_272_wraddr_i = 9'b111111111;
    wire [8:0] redist91_sync_in_aunroll_vunroll_x_in_c1_eni67_92_272_offset_q;
    wire [9:0] redist91_sync_in_aunroll_vunroll_x_in_c1_eni67_92_272_rdcnt_a;
    wire [9:0] redist91_sync_in_aunroll_vunroll_x_in_c1_eni67_92_272_rdcnt_b;
    logic [9:0] redist91_sync_in_aunroll_vunroll_x_in_c1_eni67_92_272_rdcnt_o;
    wire [9:0] redist91_sync_in_aunroll_vunroll_x_in_c1_eni67_92_272_rdcnt_q;
    reg [31:0] redist92_sync_in_aunroll_vunroll_x_in_c1_eni67_93_277_inputreg0_q;
    reg [31:0] redist92_sync_in_aunroll_vunroll_x_in_c1_eni67_93_277_outputreg0_q;
    wire redist92_sync_in_aunroll_vunroll_x_in_c1_eni67_93_277_mem_reset0;
    wire [31:0] redist92_sync_in_aunroll_vunroll_x_in_c1_eni67_93_277_mem_ia;
    wire [8:0] redist92_sync_in_aunroll_vunroll_x_in_c1_eni67_93_277_mem_aa;
    wire [8:0] redist92_sync_in_aunroll_vunroll_x_in_c1_eni67_93_277_mem_ab;
    wire [31:0] redist92_sync_in_aunroll_vunroll_x_in_c1_eni67_93_277_mem_iq;
    wire [31:0] redist92_sync_in_aunroll_vunroll_x_in_c1_eni67_93_277_mem_q;
    wire [8:0] redist92_sync_in_aunroll_vunroll_x_in_c1_eni67_93_277_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist92_sync_in_aunroll_vunroll_x_in_c1_eni67_93_277_wraddr_i = 9'b111111111;
    wire [8:0] redist92_sync_in_aunroll_vunroll_x_in_c1_eni67_93_277_offset_q;
    wire [9:0] redist92_sync_in_aunroll_vunroll_x_in_c1_eni67_93_277_rdcnt_a;
    wire [9:0] redist92_sync_in_aunroll_vunroll_x_in_c1_eni67_93_277_rdcnt_b;
    logic [9:0] redist92_sync_in_aunroll_vunroll_x_in_c1_eni67_93_277_rdcnt_o;
    wire [9:0] redist92_sync_in_aunroll_vunroll_x_in_c1_eni67_93_277_rdcnt_q;
    reg [31:0] redist93_sync_in_aunroll_vunroll_x_in_c1_eni67_94_278_inputreg0_q;
    reg [31:0] redist93_sync_in_aunroll_vunroll_x_in_c1_eni67_94_278_outputreg0_q;
    wire redist93_sync_in_aunroll_vunroll_x_in_c1_eni67_94_278_mem_reset0;
    wire [31:0] redist93_sync_in_aunroll_vunroll_x_in_c1_eni67_94_278_mem_ia;
    wire [8:0] redist93_sync_in_aunroll_vunroll_x_in_c1_eni67_94_278_mem_aa;
    wire [8:0] redist93_sync_in_aunroll_vunroll_x_in_c1_eni67_94_278_mem_ab;
    wire [31:0] redist93_sync_in_aunroll_vunroll_x_in_c1_eni67_94_278_mem_iq;
    wire [31:0] redist93_sync_in_aunroll_vunroll_x_in_c1_eni67_94_278_mem_q;
    wire [8:0] redist93_sync_in_aunroll_vunroll_x_in_c1_eni67_94_278_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist93_sync_in_aunroll_vunroll_x_in_c1_eni67_94_278_wraddr_i = 9'b111111111;
    wire [8:0] redist93_sync_in_aunroll_vunroll_x_in_c1_eni67_94_278_offset_q;
    wire [9:0] redist93_sync_in_aunroll_vunroll_x_in_c1_eni67_94_278_rdcnt_a;
    wire [9:0] redist93_sync_in_aunroll_vunroll_x_in_c1_eni67_94_278_rdcnt_b;
    logic [9:0] redist93_sync_in_aunroll_vunroll_x_in_c1_eni67_94_278_rdcnt_o;
    wire [9:0] redist93_sync_in_aunroll_vunroll_x_in_c1_eni67_94_278_rdcnt_q;
    reg [31:0] redist94_sync_in_aunroll_vunroll_x_in_c1_eni67_95_283_inputreg0_q;
    reg [31:0] redist94_sync_in_aunroll_vunroll_x_in_c1_eni67_95_283_outputreg0_q;
    wire redist94_sync_in_aunroll_vunroll_x_in_c1_eni67_95_283_mem_reset0;
    wire [31:0] redist94_sync_in_aunroll_vunroll_x_in_c1_eni67_95_283_mem_ia;
    wire [8:0] redist94_sync_in_aunroll_vunroll_x_in_c1_eni67_95_283_mem_aa;
    wire [8:0] redist94_sync_in_aunroll_vunroll_x_in_c1_eni67_95_283_mem_ab;
    wire [31:0] redist94_sync_in_aunroll_vunroll_x_in_c1_eni67_95_283_mem_iq;
    wire [31:0] redist94_sync_in_aunroll_vunroll_x_in_c1_eni67_95_283_mem_q;
    wire [8:0] redist94_sync_in_aunroll_vunroll_x_in_c1_eni67_95_283_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist94_sync_in_aunroll_vunroll_x_in_c1_eni67_95_283_wraddr_i = 9'b111111111;
    wire [8:0] redist94_sync_in_aunroll_vunroll_x_in_c1_eni67_95_283_offset_q;
    wire [9:0] redist94_sync_in_aunroll_vunroll_x_in_c1_eni67_95_283_rdcnt_a;
    wire [9:0] redist94_sync_in_aunroll_vunroll_x_in_c1_eni67_95_283_rdcnt_b;
    logic [9:0] redist94_sync_in_aunroll_vunroll_x_in_c1_eni67_95_283_rdcnt_o;
    wire [9:0] redist94_sync_in_aunroll_vunroll_x_in_c1_eni67_95_283_rdcnt_q;
    reg [31:0] redist95_sync_in_aunroll_vunroll_x_in_c1_eni67_96_284_inputreg0_q;
    reg [31:0] redist95_sync_in_aunroll_vunroll_x_in_c1_eni67_96_284_outputreg0_q;
    wire redist95_sync_in_aunroll_vunroll_x_in_c1_eni67_96_284_mem_reset0;
    wire [31:0] redist95_sync_in_aunroll_vunroll_x_in_c1_eni67_96_284_mem_ia;
    wire [8:0] redist95_sync_in_aunroll_vunroll_x_in_c1_eni67_96_284_mem_aa;
    wire [8:0] redist95_sync_in_aunroll_vunroll_x_in_c1_eni67_96_284_mem_ab;
    wire [31:0] redist95_sync_in_aunroll_vunroll_x_in_c1_eni67_96_284_mem_iq;
    wire [31:0] redist95_sync_in_aunroll_vunroll_x_in_c1_eni67_96_284_mem_q;
    wire [8:0] redist95_sync_in_aunroll_vunroll_x_in_c1_eni67_96_284_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist95_sync_in_aunroll_vunroll_x_in_c1_eni67_96_284_wraddr_i = 9'b111111111;
    wire [8:0] redist95_sync_in_aunroll_vunroll_x_in_c1_eni67_96_284_offset_q;
    wire [9:0] redist95_sync_in_aunroll_vunroll_x_in_c1_eni67_96_284_rdcnt_a;
    wire [9:0] redist95_sync_in_aunroll_vunroll_x_in_c1_eni67_96_284_rdcnt_b;
    logic [9:0] redist95_sync_in_aunroll_vunroll_x_in_c1_eni67_96_284_rdcnt_o;
    wire [9:0] redist95_sync_in_aunroll_vunroll_x_in_c1_eni67_96_284_rdcnt_q;
    reg [31:0] redist96_sync_in_aunroll_vunroll_x_in_c1_eni67_97_289_inputreg0_q;
    reg [31:0] redist96_sync_in_aunroll_vunroll_x_in_c1_eni67_97_289_outputreg0_q;
    wire redist96_sync_in_aunroll_vunroll_x_in_c1_eni67_97_289_mem_reset0;
    wire [31:0] redist96_sync_in_aunroll_vunroll_x_in_c1_eni67_97_289_mem_ia;
    wire [8:0] redist96_sync_in_aunroll_vunroll_x_in_c1_eni67_97_289_mem_aa;
    wire [8:0] redist96_sync_in_aunroll_vunroll_x_in_c1_eni67_97_289_mem_ab;
    wire [31:0] redist96_sync_in_aunroll_vunroll_x_in_c1_eni67_97_289_mem_iq;
    wire [31:0] redist96_sync_in_aunroll_vunroll_x_in_c1_eni67_97_289_mem_q;
    wire [8:0] redist96_sync_in_aunroll_vunroll_x_in_c1_eni67_97_289_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist96_sync_in_aunroll_vunroll_x_in_c1_eni67_97_289_wraddr_i = 9'b111111111;
    wire [8:0] redist96_sync_in_aunroll_vunroll_x_in_c1_eni67_97_289_offset_q;
    wire [9:0] redist96_sync_in_aunroll_vunroll_x_in_c1_eni67_97_289_rdcnt_a;
    wire [9:0] redist96_sync_in_aunroll_vunroll_x_in_c1_eni67_97_289_rdcnt_b;
    logic [9:0] redist96_sync_in_aunroll_vunroll_x_in_c1_eni67_97_289_rdcnt_o;
    wire [9:0] redist96_sync_in_aunroll_vunroll_x_in_c1_eni67_97_289_rdcnt_q;
    reg [31:0] redist97_sync_in_aunroll_vunroll_x_in_c1_eni67_98_290_inputreg0_q;
    reg [31:0] redist97_sync_in_aunroll_vunroll_x_in_c1_eni67_98_290_outputreg0_q;
    wire redist97_sync_in_aunroll_vunroll_x_in_c1_eni67_98_290_mem_reset0;
    wire [31:0] redist97_sync_in_aunroll_vunroll_x_in_c1_eni67_98_290_mem_ia;
    wire [8:0] redist97_sync_in_aunroll_vunroll_x_in_c1_eni67_98_290_mem_aa;
    wire [8:0] redist97_sync_in_aunroll_vunroll_x_in_c1_eni67_98_290_mem_ab;
    wire [31:0] redist97_sync_in_aunroll_vunroll_x_in_c1_eni67_98_290_mem_iq;
    wire [31:0] redist97_sync_in_aunroll_vunroll_x_in_c1_eni67_98_290_mem_q;
    wire [8:0] redist97_sync_in_aunroll_vunroll_x_in_c1_eni67_98_290_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist97_sync_in_aunroll_vunroll_x_in_c1_eni67_98_290_wraddr_i = 9'b111111111;
    wire [8:0] redist97_sync_in_aunroll_vunroll_x_in_c1_eni67_98_290_offset_q;
    wire [9:0] redist97_sync_in_aunroll_vunroll_x_in_c1_eni67_98_290_rdcnt_a;
    wire [9:0] redist97_sync_in_aunroll_vunroll_x_in_c1_eni67_98_290_rdcnt_b;
    logic [9:0] redist97_sync_in_aunroll_vunroll_x_in_c1_eni67_98_290_rdcnt_o;
    wire [9:0] redist97_sync_in_aunroll_vunroll_x_in_c1_eni67_98_290_rdcnt_q;
    reg [31:0] redist98_sync_in_aunroll_vunroll_x_in_c1_eni67_99_295_inputreg0_q;
    reg [31:0] redist98_sync_in_aunroll_vunroll_x_in_c1_eni67_99_295_outputreg0_q;
    wire redist98_sync_in_aunroll_vunroll_x_in_c1_eni67_99_295_mem_reset0;
    wire [31:0] redist98_sync_in_aunroll_vunroll_x_in_c1_eni67_99_295_mem_ia;
    wire [8:0] redist98_sync_in_aunroll_vunroll_x_in_c1_eni67_99_295_mem_aa;
    wire [8:0] redist98_sync_in_aunroll_vunroll_x_in_c1_eni67_99_295_mem_ab;
    wire [31:0] redist98_sync_in_aunroll_vunroll_x_in_c1_eni67_99_295_mem_iq;
    wire [31:0] redist98_sync_in_aunroll_vunroll_x_in_c1_eni67_99_295_mem_q;
    wire [8:0] redist98_sync_in_aunroll_vunroll_x_in_c1_eni67_99_295_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist98_sync_in_aunroll_vunroll_x_in_c1_eni67_99_295_wraddr_i = 9'b111111111;
    wire [8:0] redist98_sync_in_aunroll_vunroll_x_in_c1_eni67_99_295_offset_q;
    wire [9:0] redist98_sync_in_aunroll_vunroll_x_in_c1_eni67_99_295_rdcnt_a;
    wire [9:0] redist98_sync_in_aunroll_vunroll_x_in_c1_eni67_99_295_rdcnt_b;
    logic [9:0] redist98_sync_in_aunroll_vunroll_x_in_c1_eni67_99_295_rdcnt_o;
    wire [9:0] redist98_sync_in_aunroll_vunroll_x_in_c1_eni67_99_295_rdcnt_q;
    reg [31:0] redist99_sync_in_aunroll_vunroll_x_in_c1_eni67_100_296_inputreg0_q;
    reg [31:0] redist99_sync_in_aunroll_vunroll_x_in_c1_eni67_100_296_outputreg0_q;
    wire redist99_sync_in_aunroll_vunroll_x_in_c1_eni67_100_296_mem_reset0;
    wire [31:0] redist99_sync_in_aunroll_vunroll_x_in_c1_eni67_100_296_mem_ia;
    wire [8:0] redist99_sync_in_aunroll_vunroll_x_in_c1_eni67_100_296_mem_aa;
    wire [8:0] redist99_sync_in_aunroll_vunroll_x_in_c1_eni67_100_296_mem_ab;
    wire [31:0] redist99_sync_in_aunroll_vunroll_x_in_c1_eni67_100_296_mem_iq;
    wire [31:0] redist99_sync_in_aunroll_vunroll_x_in_c1_eni67_100_296_mem_q;
    wire [8:0] redist99_sync_in_aunroll_vunroll_x_in_c1_eni67_100_296_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist99_sync_in_aunroll_vunroll_x_in_c1_eni67_100_296_wraddr_i = 9'b111111111;
    wire [8:0] redist99_sync_in_aunroll_vunroll_x_in_c1_eni67_100_296_offset_q;
    wire [9:0] redist99_sync_in_aunroll_vunroll_x_in_c1_eni67_100_296_rdcnt_a;
    wire [9:0] redist99_sync_in_aunroll_vunroll_x_in_c1_eni67_100_296_rdcnt_b;
    logic [9:0] redist99_sync_in_aunroll_vunroll_x_in_c1_eni67_100_296_rdcnt_o;
    wire [9:0] redist99_sync_in_aunroll_vunroll_x_in_c1_eni67_100_296_rdcnt_q;
    reg [31:0] redist100_sync_in_aunroll_vunroll_x_in_c1_eni67_101_301_inputreg0_q;
    reg [31:0] redist100_sync_in_aunroll_vunroll_x_in_c1_eni67_101_301_outputreg0_q;
    wire redist100_sync_in_aunroll_vunroll_x_in_c1_eni67_101_301_mem_reset0;
    wire [31:0] redist100_sync_in_aunroll_vunroll_x_in_c1_eni67_101_301_mem_ia;
    wire [8:0] redist100_sync_in_aunroll_vunroll_x_in_c1_eni67_101_301_mem_aa;
    wire [8:0] redist100_sync_in_aunroll_vunroll_x_in_c1_eni67_101_301_mem_ab;
    wire [31:0] redist100_sync_in_aunroll_vunroll_x_in_c1_eni67_101_301_mem_iq;
    wire [31:0] redist100_sync_in_aunroll_vunroll_x_in_c1_eni67_101_301_mem_q;
    wire [8:0] redist100_sync_in_aunroll_vunroll_x_in_c1_eni67_101_301_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist100_sync_in_aunroll_vunroll_x_in_c1_eni67_101_301_wraddr_i = 9'b111111111;
    wire [8:0] redist100_sync_in_aunroll_vunroll_x_in_c1_eni67_101_301_offset_q;
    wire [9:0] redist100_sync_in_aunroll_vunroll_x_in_c1_eni67_101_301_rdcnt_a;
    wire [9:0] redist100_sync_in_aunroll_vunroll_x_in_c1_eni67_101_301_rdcnt_b;
    logic [9:0] redist100_sync_in_aunroll_vunroll_x_in_c1_eni67_101_301_rdcnt_o;
    wire [9:0] redist100_sync_in_aunroll_vunroll_x_in_c1_eni67_101_301_rdcnt_q;
    reg [31:0] redist101_sync_in_aunroll_vunroll_x_in_c1_eni67_102_302_inputreg0_q;
    reg [31:0] redist101_sync_in_aunroll_vunroll_x_in_c1_eni67_102_302_outputreg0_q;
    wire redist101_sync_in_aunroll_vunroll_x_in_c1_eni67_102_302_mem_reset0;
    wire [31:0] redist101_sync_in_aunroll_vunroll_x_in_c1_eni67_102_302_mem_ia;
    wire [8:0] redist101_sync_in_aunroll_vunroll_x_in_c1_eni67_102_302_mem_aa;
    wire [8:0] redist101_sync_in_aunroll_vunroll_x_in_c1_eni67_102_302_mem_ab;
    wire [31:0] redist101_sync_in_aunroll_vunroll_x_in_c1_eni67_102_302_mem_iq;
    wire [31:0] redist101_sync_in_aunroll_vunroll_x_in_c1_eni67_102_302_mem_q;
    wire [8:0] redist101_sync_in_aunroll_vunroll_x_in_c1_eni67_102_302_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist101_sync_in_aunroll_vunroll_x_in_c1_eni67_102_302_wraddr_i = 9'b111111111;
    wire [8:0] redist101_sync_in_aunroll_vunroll_x_in_c1_eni67_102_302_offset_q;
    wire [9:0] redist101_sync_in_aunroll_vunroll_x_in_c1_eni67_102_302_rdcnt_a;
    wire [9:0] redist101_sync_in_aunroll_vunroll_x_in_c1_eni67_102_302_rdcnt_b;
    logic [9:0] redist101_sync_in_aunroll_vunroll_x_in_c1_eni67_102_302_rdcnt_o;
    wire [9:0] redist101_sync_in_aunroll_vunroll_x_in_c1_eni67_102_302_rdcnt_q;
    reg [31:0] redist102_sync_in_aunroll_vunroll_x_in_c1_eni67_103_307_inputreg0_q;
    reg [31:0] redist102_sync_in_aunroll_vunroll_x_in_c1_eni67_103_307_outputreg0_q;
    wire redist102_sync_in_aunroll_vunroll_x_in_c1_eni67_103_307_mem_reset0;
    wire [31:0] redist102_sync_in_aunroll_vunroll_x_in_c1_eni67_103_307_mem_ia;
    wire [8:0] redist102_sync_in_aunroll_vunroll_x_in_c1_eni67_103_307_mem_aa;
    wire [8:0] redist102_sync_in_aunroll_vunroll_x_in_c1_eni67_103_307_mem_ab;
    wire [31:0] redist102_sync_in_aunroll_vunroll_x_in_c1_eni67_103_307_mem_iq;
    wire [31:0] redist102_sync_in_aunroll_vunroll_x_in_c1_eni67_103_307_mem_q;
    wire [8:0] redist102_sync_in_aunroll_vunroll_x_in_c1_eni67_103_307_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist102_sync_in_aunroll_vunroll_x_in_c1_eni67_103_307_wraddr_i = 9'b111111111;
    wire [8:0] redist102_sync_in_aunroll_vunroll_x_in_c1_eni67_103_307_offset_q;
    wire [9:0] redist102_sync_in_aunroll_vunroll_x_in_c1_eni67_103_307_rdcnt_a;
    wire [9:0] redist102_sync_in_aunroll_vunroll_x_in_c1_eni67_103_307_rdcnt_b;
    logic [9:0] redist102_sync_in_aunroll_vunroll_x_in_c1_eni67_103_307_rdcnt_o;
    wire [9:0] redist102_sync_in_aunroll_vunroll_x_in_c1_eni67_103_307_rdcnt_q;
    reg [31:0] redist103_sync_in_aunroll_vunroll_x_in_c1_eni67_104_308_inputreg0_q;
    reg [31:0] redist103_sync_in_aunroll_vunroll_x_in_c1_eni67_104_308_outputreg0_q;
    wire redist103_sync_in_aunroll_vunroll_x_in_c1_eni67_104_308_mem_reset0;
    wire [31:0] redist103_sync_in_aunroll_vunroll_x_in_c1_eni67_104_308_mem_ia;
    wire [8:0] redist103_sync_in_aunroll_vunroll_x_in_c1_eni67_104_308_mem_aa;
    wire [8:0] redist103_sync_in_aunroll_vunroll_x_in_c1_eni67_104_308_mem_ab;
    wire [31:0] redist103_sync_in_aunroll_vunroll_x_in_c1_eni67_104_308_mem_iq;
    wire [31:0] redist103_sync_in_aunroll_vunroll_x_in_c1_eni67_104_308_mem_q;
    wire [8:0] redist103_sync_in_aunroll_vunroll_x_in_c1_eni67_104_308_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist103_sync_in_aunroll_vunroll_x_in_c1_eni67_104_308_wraddr_i = 9'b111111111;
    wire [8:0] redist103_sync_in_aunroll_vunroll_x_in_c1_eni67_104_308_offset_q;
    wire [9:0] redist103_sync_in_aunroll_vunroll_x_in_c1_eni67_104_308_rdcnt_a;
    wire [9:0] redist103_sync_in_aunroll_vunroll_x_in_c1_eni67_104_308_rdcnt_b;
    logic [9:0] redist103_sync_in_aunroll_vunroll_x_in_c1_eni67_104_308_rdcnt_o;
    wire [9:0] redist103_sync_in_aunroll_vunroll_x_in_c1_eni67_104_308_rdcnt_q;
    reg [31:0] redist104_sync_in_aunroll_vunroll_x_in_c1_eni67_105_313_inputreg0_q;
    reg [31:0] redist104_sync_in_aunroll_vunroll_x_in_c1_eni67_105_313_outputreg0_q;
    wire redist104_sync_in_aunroll_vunroll_x_in_c1_eni67_105_313_mem_reset0;
    wire [31:0] redist104_sync_in_aunroll_vunroll_x_in_c1_eni67_105_313_mem_ia;
    wire [8:0] redist104_sync_in_aunroll_vunroll_x_in_c1_eni67_105_313_mem_aa;
    wire [8:0] redist104_sync_in_aunroll_vunroll_x_in_c1_eni67_105_313_mem_ab;
    wire [31:0] redist104_sync_in_aunroll_vunroll_x_in_c1_eni67_105_313_mem_iq;
    wire [31:0] redist104_sync_in_aunroll_vunroll_x_in_c1_eni67_105_313_mem_q;
    wire [8:0] redist104_sync_in_aunroll_vunroll_x_in_c1_eni67_105_313_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist104_sync_in_aunroll_vunroll_x_in_c1_eni67_105_313_wraddr_i = 9'b111111111;
    wire [8:0] redist104_sync_in_aunroll_vunroll_x_in_c1_eni67_105_313_offset_q;
    wire [9:0] redist104_sync_in_aunroll_vunroll_x_in_c1_eni67_105_313_rdcnt_a;
    wire [9:0] redist104_sync_in_aunroll_vunroll_x_in_c1_eni67_105_313_rdcnt_b;
    logic [9:0] redist104_sync_in_aunroll_vunroll_x_in_c1_eni67_105_313_rdcnt_o;
    wire [9:0] redist104_sync_in_aunroll_vunroll_x_in_c1_eni67_105_313_rdcnt_q;
    reg [31:0] redist105_sync_in_aunroll_vunroll_x_in_c1_eni67_106_314_inputreg0_q;
    reg [31:0] redist105_sync_in_aunroll_vunroll_x_in_c1_eni67_106_314_outputreg0_q;
    wire redist105_sync_in_aunroll_vunroll_x_in_c1_eni67_106_314_mem_reset0;
    wire [31:0] redist105_sync_in_aunroll_vunroll_x_in_c1_eni67_106_314_mem_ia;
    wire [8:0] redist105_sync_in_aunroll_vunroll_x_in_c1_eni67_106_314_mem_aa;
    wire [8:0] redist105_sync_in_aunroll_vunroll_x_in_c1_eni67_106_314_mem_ab;
    wire [31:0] redist105_sync_in_aunroll_vunroll_x_in_c1_eni67_106_314_mem_iq;
    wire [31:0] redist105_sync_in_aunroll_vunroll_x_in_c1_eni67_106_314_mem_q;
    wire [8:0] redist105_sync_in_aunroll_vunroll_x_in_c1_eni67_106_314_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist105_sync_in_aunroll_vunroll_x_in_c1_eni67_106_314_wraddr_i = 9'b111111111;
    wire [8:0] redist105_sync_in_aunroll_vunroll_x_in_c1_eni67_106_314_offset_q;
    wire [9:0] redist105_sync_in_aunroll_vunroll_x_in_c1_eni67_106_314_rdcnt_a;
    wire [9:0] redist105_sync_in_aunroll_vunroll_x_in_c1_eni67_106_314_rdcnt_b;
    logic [9:0] redist105_sync_in_aunroll_vunroll_x_in_c1_eni67_106_314_rdcnt_o;
    wire [9:0] redist105_sync_in_aunroll_vunroll_x_in_c1_eni67_106_314_rdcnt_q;
    reg [31:0] redist106_sync_in_aunroll_vunroll_x_in_c1_eni67_107_319_inputreg0_q;
    reg [31:0] redist106_sync_in_aunroll_vunroll_x_in_c1_eni67_107_319_outputreg0_q;
    wire redist106_sync_in_aunroll_vunroll_x_in_c1_eni67_107_319_mem_reset0;
    wire [31:0] redist106_sync_in_aunroll_vunroll_x_in_c1_eni67_107_319_mem_ia;
    wire [8:0] redist106_sync_in_aunroll_vunroll_x_in_c1_eni67_107_319_mem_aa;
    wire [8:0] redist106_sync_in_aunroll_vunroll_x_in_c1_eni67_107_319_mem_ab;
    wire [31:0] redist106_sync_in_aunroll_vunroll_x_in_c1_eni67_107_319_mem_iq;
    wire [31:0] redist106_sync_in_aunroll_vunroll_x_in_c1_eni67_107_319_mem_q;
    wire [8:0] redist106_sync_in_aunroll_vunroll_x_in_c1_eni67_107_319_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist106_sync_in_aunroll_vunroll_x_in_c1_eni67_107_319_wraddr_i = 9'b111111111;
    wire [8:0] redist106_sync_in_aunroll_vunroll_x_in_c1_eni67_107_319_offset_q;
    wire [9:0] redist106_sync_in_aunroll_vunroll_x_in_c1_eni67_107_319_rdcnt_a;
    wire [9:0] redist106_sync_in_aunroll_vunroll_x_in_c1_eni67_107_319_rdcnt_b;
    logic [9:0] redist106_sync_in_aunroll_vunroll_x_in_c1_eni67_107_319_rdcnt_o;
    wire [9:0] redist106_sync_in_aunroll_vunroll_x_in_c1_eni67_107_319_rdcnt_q;
    reg [31:0] redist107_sync_in_aunroll_vunroll_x_in_c1_eni67_108_320_inputreg0_q;
    reg [31:0] redist107_sync_in_aunroll_vunroll_x_in_c1_eni67_108_320_outputreg0_q;
    wire redist107_sync_in_aunroll_vunroll_x_in_c1_eni67_108_320_mem_reset0;
    wire [31:0] redist107_sync_in_aunroll_vunroll_x_in_c1_eni67_108_320_mem_ia;
    wire [8:0] redist107_sync_in_aunroll_vunroll_x_in_c1_eni67_108_320_mem_aa;
    wire [8:0] redist107_sync_in_aunroll_vunroll_x_in_c1_eni67_108_320_mem_ab;
    wire [31:0] redist107_sync_in_aunroll_vunroll_x_in_c1_eni67_108_320_mem_iq;
    wire [31:0] redist107_sync_in_aunroll_vunroll_x_in_c1_eni67_108_320_mem_q;
    wire [8:0] redist107_sync_in_aunroll_vunroll_x_in_c1_eni67_108_320_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist107_sync_in_aunroll_vunroll_x_in_c1_eni67_108_320_wraddr_i = 9'b111111111;
    wire [8:0] redist107_sync_in_aunroll_vunroll_x_in_c1_eni67_108_320_offset_q;
    wire [9:0] redist107_sync_in_aunroll_vunroll_x_in_c1_eni67_108_320_rdcnt_a;
    wire [9:0] redist107_sync_in_aunroll_vunroll_x_in_c1_eni67_108_320_rdcnt_b;
    logic [9:0] redist107_sync_in_aunroll_vunroll_x_in_c1_eni67_108_320_rdcnt_o;
    wire [9:0] redist107_sync_in_aunroll_vunroll_x_in_c1_eni67_108_320_rdcnt_q;
    reg [31:0] redist108_sync_in_aunroll_vunroll_x_in_c1_eni67_109_325_inputreg0_q;
    reg [31:0] redist108_sync_in_aunroll_vunroll_x_in_c1_eni67_109_325_outputreg0_q;
    wire redist108_sync_in_aunroll_vunroll_x_in_c1_eni67_109_325_mem_reset0;
    wire [31:0] redist108_sync_in_aunroll_vunroll_x_in_c1_eni67_109_325_mem_ia;
    wire [8:0] redist108_sync_in_aunroll_vunroll_x_in_c1_eni67_109_325_mem_aa;
    wire [8:0] redist108_sync_in_aunroll_vunroll_x_in_c1_eni67_109_325_mem_ab;
    wire [31:0] redist108_sync_in_aunroll_vunroll_x_in_c1_eni67_109_325_mem_iq;
    wire [31:0] redist108_sync_in_aunroll_vunroll_x_in_c1_eni67_109_325_mem_q;
    wire [8:0] redist108_sync_in_aunroll_vunroll_x_in_c1_eni67_109_325_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist108_sync_in_aunroll_vunroll_x_in_c1_eni67_109_325_wraddr_i = 9'b111111111;
    wire [8:0] redist108_sync_in_aunroll_vunroll_x_in_c1_eni67_109_325_offset_q;
    wire [9:0] redist108_sync_in_aunroll_vunroll_x_in_c1_eni67_109_325_rdcnt_a;
    wire [9:0] redist108_sync_in_aunroll_vunroll_x_in_c1_eni67_109_325_rdcnt_b;
    logic [9:0] redist108_sync_in_aunroll_vunroll_x_in_c1_eni67_109_325_rdcnt_o;
    wire [9:0] redist108_sync_in_aunroll_vunroll_x_in_c1_eni67_109_325_rdcnt_q;
    reg [31:0] redist109_sync_in_aunroll_vunroll_x_in_c1_eni67_110_326_inputreg0_q;
    reg [31:0] redist109_sync_in_aunroll_vunroll_x_in_c1_eni67_110_326_outputreg0_q;
    wire redist109_sync_in_aunroll_vunroll_x_in_c1_eni67_110_326_mem_reset0;
    wire [31:0] redist109_sync_in_aunroll_vunroll_x_in_c1_eni67_110_326_mem_ia;
    wire [8:0] redist109_sync_in_aunroll_vunroll_x_in_c1_eni67_110_326_mem_aa;
    wire [8:0] redist109_sync_in_aunroll_vunroll_x_in_c1_eni67_110_326_mem_ab;
    wire [31:0] redist109_sync_in_aunroll_vunroll_x_in_c1_eni67_110_326_mem_iq;
    wire [31:0] redist109_sync_in_aunroll_vunroll_x_in_c1_eni67_110_326_mem_q;
    wire [8:0] redist109_sync_in_aunroll_vunroll_x_in_c1_eni67_110_326_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist109_sync_in_aunroll_vunroll_x_in_c1_eni67_110_326_wraddr_i = 9'b111111111;
    wire [8:0] redist109_sync_in_aunroll_vunroll_x_in_c1_eni67_110_326_offset_q;
    wire [9:0] redist109_sync_in_aunroll_vunroll_x_in_c1_eni67_110_326_rdcnt_a;
    wire [9:0] redist109_sync_in_aunroll_vunroll_x_in_c1_eni67_110_326_rdcnt_b;
    logic [9:0] redist109_sync_in_aunroll_vunroll_x_in_c1_eni67_110_326_rdcnt_o;
    wire [9:0] redist109_sync_in_aunroll_vunroll_x_in_c1_eni67_110_326_rdcnt_q;
    reg [31:0] redist110_sync_in_aunroll_vunroll_x_in_c1_eni67_111_331_inputreg0_q;
    reg [31:0] redist110_sync_in_aunroll_vunroll_x_in_c1_eni67_111_331_outputreg0_q;
    wire redist110_sync_in_aunroll_vunroll_x_in_c1_eni67_111_331_mem_reset0;
    wire [31:0] redist110_sync_in_aunroll_vunroll_x_in_c1_eni67_111_331_mem_ia;
    wire [8:0] redist110_sync_in_aunroll_vunroll_x_in_c1_eni67_111_331_mem_aa;
    wire [8:0] redist110_sync_in_aunroll_vunroll_x_in_c1_eni67_111_331_mem_ab;
    wire [31:0] redist110_sync_in_aunroll_vunroll_x_in_c1_eni67_111_331_mem_iq;
    wire [31:0] redist110_sync_in_aunroll_vunroll_x_in_c1_eni67_111_331_mem_q;
    wire [8:0] redist110_sync_in_aunroll_vunroll_x_in_c1_eni67_111_331_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist110_sync_in_aunroll_vunroll_x_in_c1_eni67_111_331_wraddr_i = 9'b111111111;
    wire [8:0] redist110_sync_in_aunroll_vunroll_x_in_c1_eni67_111_331_offset_q;
    wire [9:0] redist110_sync_in_aunroll_vunroll_x_in_c1_eni67_111_331_rdcnt_a;
    wire [9:0] redist110_sync_in_aunroll_vunroll_x_in_c1_eni67_111_331_rdcnt_b;
    logic [9:0] redist110_sync_in_aunroll_vunroll_x_in_c1_eni67_111_331_rdcnt_o;
    wire [9:0] redist110_sync_in_aunroll_vunroll_x_in_c1_eni67_111_331_rdcnt_q;
    reg [31:0] redist111_sync_in_aunroll_vunroll_x_in_c1_eni67_112_332_inputreg0_q;
    reg [31:0] redist111_sync_in_aunroll_vunroll_x_in_c1_eni67_112_332_outputreg0_q;
    wire redist111_sync_in_aunroll_vunroll_x_in_c1_eni67_112_332_mem_reset0;
    wire [31:0] redist111_sync_in_aunroll_vunroll_x_in_c1_eni67_112_332_mem_ia;
    wire [8:0] redist111_sync_in_aunroll_vunroll_x_in_c1_eni67_112_332_mem_aa;
    wire [8:0] redist111_sync_in_aunroll_vunroll_x_in_c1_eni67_112_332_mem_ab;
    wire [31:0] redist111_sync_in_aunroll_vunroll_x_in_c1_eni67_112_332_mem_iq;
    wire [31:0] redist111_sync_in_aunroll_vunroll_x_in_c1_eni67_112_332_mem_q;
    wire [8:0] redist111_sync_in_aunroll_vunroll_x_in_c1_eni67_112_332_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist111_sync_in_aunroll_vunroll_x_in_c1_eni67_112_332_wraddr_i = 9'b111111111;
    wire [8:0] redist111_sync_in_aunroll_vunroll_x_in_c1_eni67_112_332_offset_q;
    wire [9:0] redist111_sync_in_aunroll_vunroll_x_in_c1_eni67_112_332_rdcnt_a;
    wire [9:0] redist111_sync_in_aunroll_vunroll_x_in_c1_eni67_112_332_rdcnt_b;
    logic [9:0] redist111_sync_in_aunroll_vunroll_x_in_c1_eni67_112_332_rdcnt_o;
    wire [9:0] redist111_sync_in_aunroll_vunroll_x_in_c1_eni67_112_332_rdcnt_q;
    reg [31:0] redist112_sync_in_aunroll_vunroll_x_in_c1_eni67_113_337_inputreg0_q;
    reg [31:0] redist112_sync_in_aunroll_vunroll_x_in_c1_eni67_113_337_outputreg0_q;
    wire redist112_sync_in_aunroll_vunroll_x_in_c1_eni67_113_337_mem_reset0;
    wire [31:0] redist112_sync_in_aunroll_vunroll_x_in_c1_eni67_113_337_mem_ia;
    wire [8:0] redist112_sync_in_aunroll_vunroll_x_in_c1_eni67_113_337_mem_aa;
    wire [8:0] redist112_sync_in_aunroll_vunroll_x_in_c1_eni67_113_337_mem_ab;
    wire [31:0] redist112_sync_in_aunroll_vunroll_x_in_c1_eni67_113_337_mem_iq;
    wire [31:0] redist112_sync_in_aunroll_vunroll_x_in_c1_eni67_113_337_mem_q;
    wire [8:0] redist112_sync_in_aunroll_vunroll_x_in_c1_eni67_113_337_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist112_sync_in_aunroll_vunroll_x_in_c1_eni67_113_337_wraddr_i = 9'b111111111;
    wire [8:0] redist112_sync_in_aunroll_vunroll_x_in_c1_eni67_113_337_offset_q;
    wire [9:0] redist112_sync_in_aunroll_vunroll_x_in_c1_eni67_113_337_rdcnt_a;
    wire [9:0] redist112_sync_in_aunroll_vunroll_x_in_c1_eni67_113_337_rdcnt_b;
    logic [9:0] redist112_sync_in_aunroll_vunroll_x_in_c1_eni67_113_337_rdcnt_o;
    wire [9:0] redist112_sync_in_aunroll_vunroll_x_in_c1_eni67_113_337_rdcnt_q;
    reg [31:0] redist113_sync_in_aunroll_vunroll_x_in_c1_eni67_114_338_inputreg0_q;
    reg [31:0] redist113_sync_in_aunroll_vunroll_x_in_c1_eni67_114_338_outputreg0_q;
    wire redist113_sync_in_aunroll_vunroll_x_in_c1_eni67_114_338_mem_reset0;
    wire [31:0] redist113_sync_in_aunroll_vunroll_x_in_c1_eni67_114_338_mem_ia;
    wire [8:0] redist113_sync_in_aunroll_vunroll_x_in_c1_eni67_114_338_mem_aa;
    wire [8:0] redist113_sync_in_aunroll_vunroll_x_in_c1_eni67_114_338_mem_ab;
    wire [31:0] redist113_sync_in_aunroll_vunroll_x_in_c1_eni67_114_338_mem_iq;
    wire [31:0] redist113_sync_in_aunroll_vunroll_x_in_c1_eni67_114_338_mem_q;
    wire [8:0] redist113_sync_in_aunroll_vunroll_x_in_c1_eni67_114_338_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist113_sync_in_aunroll_vunroll_x_in_c1_eni67_114_338_wraddr_i = 9'b111111111;
    wire [8:0] redist113_sync_in_aunroll_vunroll_x_in_c1_eni67_114_338_offset_q;
    wire [9:0] redist113_sync_in_aunroll_vunroll_x_in_c1_eni67_114_338_rdcnt_a;
    wire [9:0] redist113_sync_in_aunroll_vunroll_x_in_c1_eni67_114_338_rdcnt_b;
    logic [9:0] redist113_sync_in_aunroll_vunroll_x_in_c1_eni67_114_338_rdcnt_o;
    wire [9:0] redist113_sync_in_aunroll_vunroll_x_in_c1_eni67_114_338_rdcnt_q;
    reg [31:0] redist114_sync_in_aunroll_vunroll_x_in_c1_eni67_115_343_inputreg0_q;
    reg [31:0] redist114_sync_in_aunroll_vunroll_x_in_c1_eni67_115_343_outputreg0_q;
    wire redist114_sync_in_aunroll_vunroll_x_in_c1_eni67_115_343_mem_reset0;
    wire [31:0] redist114_sync_in_aunroll_vunroll_x_in_c1_eni67_115_343_mem_ia;
    wire [8:0] redist114_sync_in_aunroll_vunroll_x_in_c1_eni67_115_343_mem_aa;
    wire [8:0] redist114_sync_in_aunroll_vunroll_x_in_c1_eni67_115_343_mem_ab;
    wire [31:0] redist114_sync_in_aunroll_vunroll_x_in_c1_eni67_115_343_mem_iq;
    wire [31:0] redist114_sync_in_aunroll_vunroll_x_in_c1_eni67_115_343_mem_q;
    wire [8:0] redist114_sync_in_aunroll_vunroll_x_in_c1_eni67_115_343_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist114_sync_in_aunroll_vunroll_x_in_c1_eni67_115_343_wraddr_i = 9'b111111111;
    wire [8:0] redist114_sync_in_aunroll_vunroll_x_in_c1_eni67_115_343_offset_q;
    wire [9:0] redist114_sync_in_aunroll_vunroll_x_in_c1_eni67_115_343_rdcnt_a;
    wire [9:0] redist114_sync_in_aunroll_vunroll_x_in_c1_eni67_115_343_rdcnt_b;
    logic [9:0] redist114_sync_in_aunroll_vunroll_x_in_c1_eni67_115_343_rdcnt_o;
    wire [9:0] redist114_sync_in_aunroll_vunroll_x_in_c1_eni67_115_343_rdcnt_q;
    reg [31:0] redist115_sync_in_aunroll_vunroll_x_in_c1_eni67_116_344_inputreg0_q;
    reg [31:0] redist115_sync_in_aunroll_vunroll_x_in_c1_eni67_116_344_outputreg0_q;
    wire redist115_sync_in_aunroll_vunroll_x_in_c1_eni67_116_344_mem_reset0;
    wire [31:0] redist115_sync_in_aunroll_vunroll_x_in_c1_eni67_116_344_mem_ia;
    wire [8:0] redist115_sync_in_aunroll_vunroll_x_in_c1_eni67_116_344_mem_aa;
    wire [8:0] redist115_sync_in_aunroll_vunroll_x_in_c1_eni67_116_344_mem_ab;
    wire [31:0] redist115_sync_in_aunroll_vunroll_x_in_c1_eni67_116_344_mem_iq;
    wire [31:0] redist115_sync_in_aunroll_vunroll_x_in_c1_eni67_116_344_mem_q;
    wire [8:0] redist115_sync_in_aunroll_vunroll_x_in_c1_eni67_116_344_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist115_sync_in_aunroll_vunroll_x_in_c1_eni67_116_344_wraddr_i = 9'b111111111;
    wire [8:0] redist115_sync_in_aunroll_vunroll_x_in_c1_eni67_116_344_offset_q;
    wire [9:0] redist115_sync_in_aunroll_vunroll_x_in_c1_eni67_116_344_rdcnt_a;
    wire [9:0] redist115_sync_in_aunroll_vunroll_x_in_c1_eni67_116_344_rdcnt_b;
    logic [9:0] redist115_sync_in_aunroll_vunroll_x_in_c1_eni67_116_344_rdcnt_o;
    wire [9:0] redist115_sync_in_aunroll_vunroll_x_in_c1_eni67_116_344_rdcnt_q;
    reg [31:0] redist116_sync_in_aunroll_vunroll_x_in_c1_eni67_117_349_inputreg0_q;
    reg [31:0] redist116_sync_in_aunroll_vunroll_x_in_c1_eni67_117_349_outputreg0_q;
    wire redist116_sync_in_aunroll_vunroll_x_in_c1_eni67_117_349_mem_reset0;
    wire [31:0] redist116_sync_in_aunroll_vunroll_x_in_c1_eni67_117_349_mem_ia;
    wire [8:0] redist116_sync_in_aunroll_vunroll_x_in_c1_eni67_117_349_mem_aa;
    wire [8:0] redist116_sync_in_aunroll_vunroll_x_in_c1_eni67_117_349_mem_ab;
    wire [31:0] redist116_sync_in_aunroll_vunroll_x_in_c1_eni67_117_349_mem_iq;
    wire [31:0] redist116_sync_in_aunroll_vunroll_x_in_c1_eni67_117_349_mem_q;
    wire [8:0] redist116_sync_in_aunroll_vunroll_x_in_c1_eni67_117_349_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist116_sync_in_aunroll_vunroll_x_in_c1_eni67_117_349_wraddr_i = 9'b111111111;
    wire [8:0] redist116_sync_in_aunroll_vunroll_x_in_c1_eni67_117_349_offset_q;
    wire [9:0] redist116_sync_in_aunroll_vunroll_x_in_c1_eni67_117_349_rdcnt_a;
    wire [9:0] redist116_sync_in_aunroll_vunroll_x_in_c1_eni67_117_349_rdcnt_b;
    logic [9:0] redist116_sync_in_aunroll_vunroll_x_in_c1_eni67_117_349_rdcnt_o;
    wire [9:0] redist116_sync_in_aunroll_vunroll_x_in_c1_eni67_117_349_rdcnt_q;
    reg [31:0] redist117_sync_in_aunroll_vunroll_x_in_c1_eni67_118_350_inputreg0_q;
    reg [31:0] redist117_sync_in_aunroll_vunroll_x_in_c1_eni67_118_350_outputreg0_q;
    wire redist117_sync_in_aunroll_vunroll_x_in_c1_eni67_118_350_mem_reset0;
    wire [31:0] redist117_sync_in_aunroll_vunroll_x_in_c1_eni67_118_350_mem_ia;
    wire [8:0] redist117_sync_in_aunroll_vunroll_x_in_c1_eni67_118_350_mem_aa;
    wire [8:0] redist117_sync_in_aunroll_vunroll_x_in_c1_eni67_118_350_mem_ab;
    wire [31:0] redist117_sync_in_aunroll_vunroll_x_in_c1_eni67_118_350_mem_iq;
    wire [31:0] redist117_sync_in_aunroll_vunroll_x_in_c1_eni67_118_350_mem_q;
    wire [8:0] redist117_sync_in_aunroll_vunroll_x_in_c1_eni67_118_350_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist117_sync_in_aunroll_vunroll_x_in_c1_eni67_118_350_wraddr_i = 9'b111111111;
    wire [8:0] redist117_sync_in_aunroll_vunroll_x_in_c1_eni67_118_350_offset_q;
    wire [9:0] redist117_sync_in_aunroll_vunroll_x_in_c1_eni67_118_350_rdcnt_a;
    wire [9:0] redist117_sync_in_aunroll_vunroll_x_in_c1_eni67_118_350_rdcnt_b;
    logic [9:0] redist117_sync_in_aunroll_vunroll_x_in_c1_eni67_118_350_rdcnt_o;
    wire [9:0] redist117_sync_in_aunroll_vunroll_x_in_c1_eni67_118_350_rdcnt_q;
    reg [31:0] redist118_sync_in_aunroll_vunroll_x_in_c1_eni67_119_355_inputreg0_q;
    reg [31:0] redist118_sync_in_aunroll_vunroll_x_in_c1_eni67_119_355_outputreg0_q;
    wire redist118_sync_in_aunroll_vunroll_x_in_c1_eni67_119_355_mem_reset0;
    wire [31:0] redist118_sync_in_aunroll_vunroll_x_in_c1_eni67_119_355_mem_ia;
    wire [8:0] redist118_sync_in_aunroll_vunroll_x_in_c1_eni67_119_355_mem_aa;
    wire [8:0] redist118_sync_in_aunroll_vunroll_x_in_c1_eni67_119_355_mem_ab;
    wire [31:0] redist118_sync_in_aunroll_vunroll_x_in_c1_eni67_119_355_mem_iq;
    wire [31:0] redist118_sync_in_aunroll_vunroll_x_in_c1_eni67_119_355_mem_q;
    wire [8:0] redist118_sync_in_aunroll_vunroll_x_in_c1_eni67_119_355_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist118_sync_in_aunroll_vunroll_x_in_c1_eni67_119_355_wraddr_i = 9'b111111111;
    wire [8:0] redist118_sync_in_aunroll_vunroll_x_in_c1_eni67_119_355_offset_q;
    wire [9:0] redist118_sync_in_aunroll_vunroll_x_in_c1_eni67_119_355_rdcnt_a;
    wire [9:0] redist118_sync_in_aunroll_vunroll_x_in_c1_eni67_119_355_rdcnt_b;
    logic [9:0] redist118_sync_in_aunroll_vunroll_x_in_c1_eni67_119_355_rdcnt_o;
    wire [9:0] redist118_sync_in_aunroll_vunroll_x_in_c1_eni67_119_355_rdcnt_q;
    reg [31:0] redist119_sync_in_aunroll_vunroll_x_in_c1_eni67_120_356_inputreg0_q;
    reg [31:0] redist119_sync_in_aunroll_vunroll_x_in_c1_eni67_120_356_outputreg0_q;
    wire redist119_sync_in_aunroll_vunroll_x_in_c1_eni67_120_356_mem_reset0;
    wire [31:0] redist119_sync_in_aunroll_vunroll_x_in_c1_eni67_120_356_mem_ia;
    wire [8:0] redist119_sync_in_aunroll_vunroll_x_in_c1_eni67_120_356_mem_aa;
    wire [8:0] redist119_sync_in_aunroll_vunroll_x_in_c1_eni67_120_356_mem_ab;
    wire [31:0] redist119_sync_in_aunroll_vunroll_x_in_c1_eni67_120_356_mem_iq;
    wire [31:0] redist119_sync_in_aunroll_vunroll_x_in_c1_eni67_120_356_mem_q;
    wire [8:0] redist119_sync_in_aunroll_vunroll_x_in_c1_eni67_120_356_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist119_sync_in_aunroll_vunroll_x_in_c1_eni67_120_356_wraddr_i = 9'b111111111;
    wire [8:0] redist119_sync_in_aunroll_vunroll_x_in_c1_eni67_120_356_offset_q;
    wire [9:0] redist119_sync_in_aunroll_vunroll_x_in_c1_eni67_120_356_rdcnt_a;
    wire [9:0] redist119_sync_in_aunroll_vunroll_x_in_c1_eni67_120_356_rdcnt_b;
    logic [9:0] redist119_sync_in_aunroll_vunroll_x_in_c1_eni67_120_356_rdcnt_o;
    wire [9:0] redist119_sync_in_aunroll_vunroll_x_in_c1_eni67_120_356_rdcnt_q;
    reg [31:0] redist120_sync_in_aunroll_vunroll_x_in_c1_eni67_121_361_inputreg0_q;
    reg [31:0] redist120_sync_in_aunroll_vunroll_x_in_c1_eni67_121_361_outputreg0_q;
    wire redist120_sync_in_aunroll_vunroll_x_in_c1_eni67_121_361_mem_reset0;
    wire [31:0] redist120_sync_in_aunroll_vunroll_x_in_c1_eni67_121_361_mem_ia;
    wire [8:0] redist120_sync_in_aunroll_vunroll_x_in_c1_eni67_121_361_mem_aa;
    wire [8:0] redist120_sync_in_aunroll_vunroll_x_in_c1_eni67_121_361_mem_ab;
    wire [31:0] redist120_sync_in_aunroll_vunroll_x_in_c1_eni67_121_361_mem_iq;
    wire [31:0] redist120_sync_in_aunroll_vunroll_x_in_c1_eni67_121_361_mem_q;
    wire [8:0] redist120_sync_in_aunroll_vunroll_x_in_c1_eni67_121_361_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist120_sync_in_aunroll_vunroll_x_in_c1_eni67_121_361_wraddr_i = 9'b111111111;
    wire [8:0] redist120_sync_in_aunroll_vunroll_x_in_c1_eni67_121_361_offset_q;
    wire [9:0] redist120_sync_in_aunroll_vunroll_x_in_c1_eni67_121_361_rdcnt_a;
    wire [9:0] redist120_sync_in_aunroll_vunroll_x_in_c1_eni67_121_361_rdcnt_b;
    logic [9:0] redist120_sync_in_aunroll_vunroll_x_in_c1_eni67_121_361_rdcnt_o;
    wire [9:0] redist120_sync_in_aunroll_vunroll_x_in_c1_eni67_121_361_rdcnt_q;
    reg [31:0] redist121_sync_in_aunroll_vunroll_x_in_c1_eni67_122_362_inputreg0_q;
    reg [31:0] redist121_sync_in_aunroll_vunroll_x_in_c1_eni67_122_362_outputreg0_q;
    wire redist121_sync_in_aunroll_vunroll_x_in_c1_eni67_122_362_mem_reset0;
    wire [31:0] redist121_sync_in_aunroll_vunroll_x_in_c1_eni67_122_362_mem_ia;
    wire [8:0] redist121_sync_in_aunroll_vunroll_x_in_c1_eni67_122_362_mem_aa;
    wire [8:0] redist121_sync_in_aunroll_vunroll_x_in_c1_eni67_122_362_mem_ab;
    wire [31:0] redist121_sync_in_aunroll_vunroll_x_in_c1_eni67_122_362_mem_iq;
    wire [31:0] redist121_sync_in_aunroll_vunroll_x_in_c1_eni67_122_362_mem_q;
    wire [8:0] redist121_sync_in_aunroll_vunroll_x_in_c1_eni67_122_362_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist121_sync_in_aunroll_vunroll_x_in_c1_eni67_122_362_wraddr_i = 9'b111111111;
    wire [8:0] redist121_sync_in_aunroll_vunroll_x_in_c1_eni67_122_362_offset_q;
    wire [9:0] redist121_sync_in_aunroll_vunroll_x_in_c1_eni67_122_362_rdcnt_a;
    wire [9:0] redist121_sync_in_aunroll_vunroll_x_in_c1_eni67_122_362_rdcnt_b;
    logic [9:0] redist121_sync_in_aunroll_vunroll_x_in_c1_eni67_122_362_rdcnt_o;
    wire [9:0] redist121_sync_in_aunroll_vunroll_x_in_c1_eni67_122_362_rdcnt_q;
    reg [31:0] redist122_sync_in_aunroll_vunroll_x_in_c1_eni67_123_367_inputreg0_q;
    reg [31:0] redist122_sync_in_aunroll_vunroll_x_in_c1_eni67_123_367_outputreg0_q;
    wire redist122_sync_in_aunroll_vunroll_x_in_c1_eni67_123_367_mem_reset0;
    wire [31:0] redist122_sync_in_aunroll_vunroll_x_in_c1_eni67_123_367_mem_ia;
    wire [8:0] redist122_sync_in_aunroll_vunroll_x_in_c1_eni67_123_367_mem_aa;
    wire [8:0] redist122_sync_in_aunroll_vunroll_x_in_c1_eni67_123_367_mem_ab;
    wire [31:0] redist122_sync_in_aunroll_vunroll_x_in_c1_eni67_123_367_mem_iq;
    wire [31:0] redist122_sync_in_aunroll_vunroll_x_in_c1_eni67_123_367_mem_q;
    wire [8:0] redist122_sync_in_aunroll_vunroll_x_in_c1_eni67_123_367_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist122_sync_in_aunroll_vunroll_x_in_c1_eni67_123_367_wraddr_i = 9'b111111111;
    wire [8:0] redist122_sync_in_aunroll_vunroll_x_in_c1_eni67_123_367_offset_q;
    wire [9:0] redist122_sync_in_aunroll_vunroll_x_in_c1_eni67_123_367_rdcnt_a;
    wire [9:0] redist122_sync_in_aunroll_vunroll_x_in_c1_eni67_123_367_rdcnt_b;
    logic [9:0] redist122_sync_in_aunroll_vunroll_x_in_c1_eni67_123_367_rdcnt_o;
    wire [9:0] redist122_sync_in_aunroll_vunroll_x_in_c1_eni67_123_367_rdcnt_q;
    reg [31:0] redist123_sync_in_aunroll_vunroll_x_in_c1_eni67_124_368_inputreg0_q;
    reg [31:0] redist123_sync_in_aunroll_vunroll_x_in_c1_eni67_124_368_outputreg0_q;
    wire redist123_sync_in_aunroll_vunroll_x_in_c1_eni67_124_368_mem_reset0;
    wire [31:0] redist123_sync_in_aunroll_vunroll_x_in_c1_eni67_124_368_mem_ia;
    wire [8:0] redist123_sync_in_aunroll_vunroll_x_in_c1_eni67_124_368_mem_aa;
    wire [8:0] redist123_sync_in_aunroll_vunroll_x_in_c1_eni67_124_368_mem_ab;
    wire [31:0] redist123_sync_in_aunroll_vunroll_x_in_c1_eni67_124_368_mem_iq;
    wire [31:0] redist123_sync_in_aunroll_vunroll_x_in_c1_eni67_124_368_mem_q;
    wire [8:0] redist123_sync_in_aunroll_vunroll_x_in_c1_eni67_124_368_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist123_sync_in_aunroll_vunroll_x_in_c1_eni67_124_368_wraddr_i = 9'b111111111;
    wire [8:0] redist123_sync_in_aunroll_vunroll_x_in_c1_eni67_124_368_offset_q;
    wire [9:0] redist123_sync_in_aunroll_vunroll_x_in_c1_eni67_124_368_rdcnt_a;
    wire [9:0] redist123_sync_in_aunroll_vunroll_x_in_c1_eni67_124_368_rdcnt_b;
    logic [9:0] redist123_sync_in_aunroll_vunroll_x_in_c1_eni67_124_368_rdcnt_o;
    wire [9:0] redist123_sync_in_aunroll_vunroll_x_in_c1_eni67_124_368_rdcnt_q;
    reg [31:0] redist124_sync_in_aunroll_vunroll_x_in_c1_eni67_125_373_inputreg0_q;
    reg [31:0] redist124_sync_in_aunroll_vunroll_x_in_c1_eni67_125_373_outputreg0_q;
    wire redist124_sync_in_aunroll_vunroll_x_in_c1_eni67_125_373_mem_reset0;
    wire [31:0] redist124_sync_in_aunroll_vunroll_x_in_c1_eni67_125_373_mem_ia;
    wire [8:0] redist124_sync_in_aunroll_vunroll_x_in_c1_eni67_125_373_mem_aa;
    wire [8:0] redist124_sync_in_aunroll_vunroll_x_in_c1_eni67_125_373_mem_ab;
    wire [31:0] redist124_sync_in_aunroll_vunroll_x_in_c1_eni67_125_373_mem_iq;
    wire [31:0] redist124_sync_in_aunroll_vunroll_x_in_c1_eni67_125_373_mem_q;
    wire [8:0] redist124_sync_in_aunroll_vunroll_x_in_c1_eni67_125_373_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist124_sync_in_aunroll_vunroll_x_in_c1_eni67_125_373_wraddr_i = 9'b111111111;
    wire [8:0] redist124_sync_in_aunroll_vunroll_x_in_c1_eni67_125_373_offset_q;
    wire [9:0] redist124_sync_in_aunroll_vunroll_x_in_c1_eni67_125_373_rdcnt_a;
    wire [9:0] redist124_sync_in_aunroll_vunroll_x_in_c1_eni67_125_373_rdcnt_b;
    logic [9:0] redist124_sync_in_aunroll_vunroll_x_in_c1_eni67_125_373_rdcnt_o;
    wire [9:0] redist124_sync_in_aunroll_vunroll_x_in_c1_eni67_125_373_rdcnt_q;
    reg [31:0] redist125_sync_in_aunroll_vunroll_x_in_c1_eni67_126_374_inputreg0_q;
    reg [31:0] redist125_sync_in_aunroll_vunroll_x_in_c1_eni67_126_374_outputreg0_q;
    wire redist125_sync_in_aunroll_vunroll_x_in_c1_eni67_126_374_mem_reset0;
    wire [31:0] redist125_sync_in_aunroll_vunroll_x_in_c1_eni67_126_374_mem_ia;
    wire [8:0] redist125_sync_in_aunroll_vunroll_x_in_c1_eni67_126_374_mem_aa;
    wire [8:0] redist125_sync_in_aunroll_vunroll_x_in_c1_eni67_126_374_mem_ab;
    wire [31:0] redist125_sync_in_aunroll_vunroll_x_in_c1_eni67_126_374_mem_iq;
    wire [31:0] redist125_sync_in_aunroll_vunroll_x_in_c1_eni67_126_374_mem_q;
    wire [8:0] redist125_sync_in_aunroll_vunroll_x_in_c1_eni67_126_374_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist125_sync_in_aunroll_vunroll_x_in_c1_eni67_126_374_wraddr_i = 9'b111111111;
    wire [8:0] redist125_sync_in_aunroll_vunroll_x_in_c1_eni67_126_374_offset_q;
    wire [9:0] redist125_sync_in_aunroll_vunroll_x_in_c1_eni67_126_374_rdcnt_a;
    wire [9:0] redist125_sync_in_aunroll_vunroll_x_in_c1_eni67_126_374_rdcnt_b;
    logic [9:0] redist125_sync_in_aunroll_vunroll_x_in_c1_eni67_126_374_rdcnt_o;
    wire [9:0] redist125_sync_in_aunroll_vunroll_x_in_c1_eni67_126_374_rdcnt_q;
    reg [31:0] redist126_sync_in_aunroll_vunroll_x_in_c1_eni67_127_379_inputreg0_q;
    reg [31:0] redist126_sync_in_aunroll_vunroll_x_in_c1_eni67_127_379_outputreg0_q;
    wire redist126_sync_in_aunroll_vunroll_x_in_c1_eni67_127_379_mem_reset0;
    wire [31:0] redist126_sync_in_aunroll_vunroll_x_in_c1_eni67_127_379_mem_ia;
    wire [8:0] redist126_sync_in_aunroll_vunroll_x_in_c1_eni67_127_379_mem_aa;
    wire [8:0] redist126_sync_in_aunroll_vunroll_x_in_c1_eni67_127_379_mem_ab;
    wire [31:0] redist126_sync_in_aunroll_vunroll_x_in_c1_eni67_127_379_mem_iq;
    wire [31:0] redist126_sync_in_aunroll_vunroll_x_in_c1_eni67_127_379_mem_q;
    wire [8:0] redist126_sync_in_aunroll_vunroll_x_in_c1_eni67_127_379_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist126_sync_in_aunroll_vunroll_x_in_c1_eni67_127_379_wraddr_i = 9'b111111111;
    wire [8:0] redist126_sync_in_aunroll_vunroll_x_in_c1_eni67_127_379_offset_q;
    wire [9:0] redist126_sync_in_aunroll_vunroll_x_in_c1_eni67_127_379_rdcnt_a;
    wire [9:0] redist126_sync_in_aunroll_vunroll_x_in_c1_eni67_127_379_rdcnt_b;
    logic [9:0] redist126_sync_in_aunroll_vunroll_x_in_c1_eni67_127_379_rdcnt_o;
    wire [9:0] redist126_sync_in_aunroll_vunroll_x_in_c1_eni67_127_379_rdcnt_q;
    reg [31:0] redist127_sync_in_aunroll_vunroll_x_in_c1_eni67_128_380_inputreg0_q;
    reg [31:0] redist127_sync_in_aunroll_vunroll_x_in_c1_eni67_128_380_outputreg0_q;
    wire redist127_sync_in_aunroll_vunroll_x_in_c1_eni67_128_380_mem_reset0;
    wire [31:0] redist127_sync_in_aunroll_vunroll_x_in_c1_eni67_128_380_mem_ia;
    wire [8:0] redist127_sync_in_aunroll_vunroll_x_in_c1_eni67_128_380_mem_aa;
    wire [8:0] redist127_sync_in_aunroll_vunroll_x_in_c1_eni67_128_380_mem_ab;
    wire [31:0] redist127_sync_in_aunroll_vunroll_x_in_c1_eni67_128_380_mem_iq;
    wire [31:0] redist127_sync_in_aunroll_vunroll_x_in_c1_eni67_128_380_mem_q;
    wire [8:0] redist127_sync_in_aunroll_vunroll_x_in_c1_eni67_128_380_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist127_sync_in_aunroll_vunroll_x_in_c1_eni67_128_380_wraddr_i = 9'b111111111;
    wire [8:0] redist127_sync_in_aunroll_vunroll_x_in_c1_eni67_128_380_offset_q;
    wire [9:0] redist127_sync_in_aunroll_vunroll_x_in_c1_eni67_128_380_rdcnt_a;
    wire [9:0] redist127_sync_in_aunroll_vunroll_x_in_c1_eni67_128_380_rdcnt_b;
    logic [9:0] redist127_sync_in_aunroll_vunroll_x_in_c1_eni67_128_380_rdcnt_o;
    wire [9:0] redist127_sync_in_aunroll_vunroll_x_in_c1_eni67_128_380_rdcnt_q;
    reg [31:0] redist128_sync_in_aunroll_vunroll_x_in_c1_eni67_129_385_inputreg0_q;
    reg [31:0] redist128_sync_in_aunroll_vunroll_x_in_c1_eni67_129_385_outputreg0_q;
    wire redist128_sync_in_aunroll_vunroll_x_in_c1_eni67_129_385_mem_reset0;
    wire [31:0] redist128_sync_in_aunroll_vunroll_x_in_c1_eni67_129_385_mem_ia;
    wire [8:0] redist128_sync_in_aunroll_vunroll_x_in_c1_eni67_129_385_mem_aa;
    wire [8:0] redist128_sync_in_aunroll_vunroll_x_in_c1_eni67_129_385_mem_ab;
    wire [31:0] redist128_sync_in_aunroll_vunroll_x_in_c1_eni67_129_385_mem_iq;
    wire [31:0] redist128_sync_in_aunroll_vunroll_x_in_c1_eni67_129_385_mem_q;
    wire [8:0] redist128_sync_in_aunroll_vunroll_x_in_c1_eni67_129_385_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist128_sync_in_aunroll_vunroll_x_in_c1_eni67_129_385_wraddr_i = 9'b111111111;
    wire [8:0] redist128_sync_in_aunroll_vunroll_x_in_c1_eni67_129_385_offset_q;
    wire [9:0] redist128_sync_in_aunroll_vunroll_x_in_c1_eni67_129_385_rdcnt_a;
    wire [9:0] redist128_sync_in_aunroll_vunroll_x_in_c1_eni67_129_385_rdcnt_b;
    logic [9:0] redist128_sync_in_aunroll_vunroll_x_in_c1_eni67_129_385_rdcnt_o;
    wire [9:0] redist128_sync_in_aunroll_vunroll_x_in_c1_eni67_129_385_rdcnt_q;
    reg [31:0] redist129_sync_in_aunroll_vunroll_x_in_c1_eni67_130_386_inputreg0_q;
    reg [31:0] redist129_sync_in_aunroll_vunroll_x_in_c1_eni67_130_386_outputreg0_q;
    wire redist129_sync_in_aunroll_vunroll_x_in_c1_eni67_130_386_mem_reset0;
    wire [31:0] redist129_sync_in_aunroll_vunroll_x_in_c1_eni67_130_386_mem_ia;
    wire [8:0] redist129_sync_in_aunroll_vunroll_x_in_c1_eni67_130_386_mem_aa;
    wire [8:0] redist129_sync_in_aunroll_vunroll_x_in_c1_eni67_130_386_mem_ab;
    wire [31:0] redist129_sync_in_aunroll_vunroll_x_in_c1_eni67_130_386_mem_iq;
    wire [31:0] redist129_sync_in_aunroll_vunroll_x_in_c1_eni67_130_386_mem_q;
    wire [8:0] redist129_sync_in_aunroll_vunroll_x_in_c1_eni67_130_386_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist129_sync_in_aunroll_vunroll_x_in_c1_eni67_130_386_wraddr_i = 9'b111111111;
    wire [8:0] redist129_sync_in_aunroll_vunroll_x_in_c1_eni67_130_386_offset_q;
    wire [9:0] redist129_sync_in_aunroll_vunroll_x_in_c1_eni67_130_386_rdcnt_a;
    wire [9:0] redist129_sync_in_aunroll_vunroll_x_in_c1_eni67_130_386_rdcnt_b;
    logic [9:0] redist129_sync_in_aunroll_vunroll_x_in_c1_eni67_130_386_rdcnt_o;
    wire [9:0] redist129_sync_in_aunroll_vunroll_x_in_c1_eni67_130_386_rdcnt_q;
    reg [31:0] redist130_sync_in_aunroll_vunroll_x_in_c1_eni67_131_391_inputreg0_q;
    reg [31:0] redist130_sync_in_aunroll_vunroll_x_in_c1_eni67_131_391_outputreg0_q;
    wire redist130_sync_in_aunroll_vunroll_x_in_c1_eni67_131_391_mem_reset0;
    wire [31:0] redist130_sync_in_aunroll_vunroll_x_in_c1_eni67_131_391_mem_ia;
    wire [8:0] redist130_sync_in_aunroll_vunroll_x_in_c1_eni67_131_391_mem_aa;
    wire [8:0] redist130_sync_in_aunroll_vunroll_x_in_c1_eni67_131_391_mem_ab;
    wire [31:0] redist130_sync_in_aunroll_vunroll_x_in_c1_eni67_131_391_mem_iq;
    wire [31:0] redist130_sync_in_aunroll_vunroll_x_in_c1_eni67_131_391_mem_q;
    wire [8:0] redist130_sync_in_aunroll_vunroll_x_in_c1_eni67_131_391_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist130_sync_in_aunroll_vunroll_x_in_c1_eni67_131_391_wraddr_i = 9'b111111111;
    wire [8:0] redist130_sync_in_aunroll_vunroll_x_in_c1_eni67_131_391_offset_q;
    wire [9:0] redist130_sync_in_aunroll_vunroll_x_in_c1_eni67_131_391_rdcnt_a;
    wire [9:0] redist130_sync_in_aunroll_vunroll_x_in_c1_eni67_131_391_rdcnt_b;
    logic [9:0] redist130_sync_in_aunroll_vunroll_x_in_c1_eni67_131_391_rdcnt_o;
    wire [9:0] redist130_sync_in_aunroll_vunroll_x_in_c1_eni67_131_391_rdcnt_q;
    reg [31:0] redist131_sync_in_aunroll_vunroll_x_in_c1_eni67_132_392_inputreg0_q;
    reg [31:0] redist131_sync_in_aunroll_vunroll_x_in_c1_eni67_132_392_outputreg0_q;
    wire redist131_sync_in_aunroll_vunroll_x_in_c1_eni67_132_392_mem_reset0;
    wire [31:0] redist131_sync_in_aunroll_vunroll_x_in_c1_eni67_132_392_mem_ia;
    wire [8:0] redist131_sync_in_aunroll_vunroll_x_in_c1_eni67_132_392_mem_aa;
    wire [8:0] redist131_sync_in_aunroll_vunroll_x_in_c1_eni67_132_392_mem_ab;
    wire [31:0] redist131_sync_in_aunroll_vunroll_x_in_c1_eni67_132_392_mem_iq;
    wire [31:0] redist131_sync_in_aunroll_vunroll_x_in_c1_eni67_132_392_mem_q;
    wire [8:0] redist131_sync_in_aunroll_vunroll_x_in_c1_eni67_132_392_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist131_sync_in_aunroll_vunroll_x_in_c1_eni67_132_392_wraddr_i = 9'b111111111;
    wire [8:0] redist131_sync_in_aunroll_vunroll_x_in_c1_eni67_132_392_offset_q;
    wire [9:0] redist131_sync_in_aunroll_vunroll_x_in_c1_eni67_132_392_rdcnt_a;
    wire [9:0] redist131_sync_in_aunroll_vunroll_x_in_c1_eni67_132_392_rdcnt_b;
    logic [9:0] redist131_sync_in_aunroll_vunroll_x_in_c1_eni67_132_392_rdcnt_o;
    wire [9:0] redist131_sync_in_aunroll_vunroll_x_in_c1_eni67_132_392_rdcnt_q;
    reg [31:0] redist132_sync_in_aunroll_vunroll_x_in_c1_eni67_133_397_inputreg0_q;
    reg [31:0] redist132_sync_in_aunroll_vunroll_x_in_c1_eni67_133_397_outputreg0_q;
    wire redist132_sync_in_aunroll_vunroll_x_in_c1_eni67_133_397_mem_reset0;
    wire [31:0] redist132_sync_in_aunroll_vunroll_x_in_c1_eni67_133_397_mem_ia;
    wire [8:0] redist132_sync_in_aunroll_vunroll_x_in_c1_eni67_133_397_mem_aa;
    wire [8:0] redist132_sync_in_aunroll_vunroll_x_in_c1_eni67_133_397_mem_ab;
    wire [31:0] redist132_sync_in_aunroll_vunroll_x_in_c1_eni67_133_397_mem_iq;
    wire [31:0] redist132_sync_in_aunroll_vunroll_x_in_c1_eni67_133_397_mem_q;
    wire [8:0] redist132_sync_in_aunroll_vunroll_x_in_c1_eni67_133_397_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist132_sync_in_aunroll_vunroll_x_in_c1_eni67_133_397_wraddr_i = 9'b111111111;
    wire [8:0] redist132_sync_in_aunroll_vunroll_x_in_c1_eni67_133_397_offset_q;
    wire [9:0] redist132_sync_in_aunroll_vunroll_x_in_c1_eni67_133_397_rdcnt_a;
    wire [9:0] redist132_sync_in_aunroll_vunroll_x_in_c1_eni67_133_397_rdcnt_b;
    logic [9:0] redist132_sync_in_aunroll_vunroll_x_in_c1_eni67_133_397_rdcnt_o;
    wire [9:0] redist132_sync_in_aunroll_vunroll_x_in_c1_eni67_133_397_rdcnt_q;
    reg [31:0] redist133_sync_in_aunroll_vunroll_x_in_c1_eni67_134_398_inputreg0_q;
    reg [31:0] redist133_sync_in_aunroll_vunroll_x_in_c1_eni67_134_398_outputreg0_q;
    wire redist133_sync_in_aunroll_vunroll_x_in_c1_eni67_134_398_mem_reset0;
    wire [31:0] redist133_sync_in_aunroll_vunroll_x_in_c1_eni67_134_398_mem_ia;
    wire [8:0] redist133_sync_in_aunroll_vunroll_x_in_c1_eni67_134_398_mem_aa;
    wire [8:0] redist133_sync_in_aunroll_vunroll_x_in_c1_eni67_134_398_mem_ab;
    wire [31:0] redist133_sync_in_aunroll_vunroll_x_in_c1_eni67_134_398_mem_iq;
    wire [31:0] redist133_sync_in_aunroll_vunroll_x_in_c1_eni67_134_398_mem_q;
    wire [8:0] redist133_sync_in_aunroll_vunroll_x_in_c1_eni67_134_398_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist133_sync_in_aunroll_vunroll_x_in_c1_eni67_134_398_wraddr_i = 9'b111111111;
    wire [8:0] redist133_sync_in_aunroll_vunroll_x_in_c1_eni67_134_398_offset_q;
    wire [9:0] redist133_sync_in_aunroll_vunroll_x_in_c1_eni67_134_398_rdcnt_a;
    wire [9:0] redist133_sync_in_aunroll_vunroll_x_in_c1_eni67_134_398_rdcnt_b;
    logic [9:0] redist133_sync_in_aunroll_vunroll_x_in_c1_eni67_134_398_rdcnt_o;
    wire [9:0] redist133_sync_in_aunroll_vunroll_x_in_c1_eni67_134_398_rdcnt_q;
    reg [31:0] redist134_sync_in_aunroll_vunroll_x_in_c1_eni67_135_403_inputreg0_q;
    reg [31:0] redist134_sync_in_aunroll_vunroll_x_in_c1_eni67_135_403_outputreg0_q;
    wire redist134_sync_in_aunroll_vunroll_x_in_c1_eni67_135_403_mem_reset0;
    wire [31:0] redist134_sync_in_aunroll_vunroll_x_in_c1_eni67_135_403_mem_ia;
    wire [8:0] redist134_sync_in_aunroll_vunroll_x_in_c1_eni67_135_403_mem_aa;
    wire [8:0] redist134_sync_in_aunroll_vunroll_x_in_c1_eni67_135_403_mem_ab;
    wire [31:0] redist134_sync_in_aunroll_vunroll_x_in_c1_eni67_135_403_mem_iq;
    wire [31:0] redist134_sync_in_aunroll_vunroll_x_in_c1_eni67_135_403_mem_q;
    wire [8:0] redist134_sync_in_aunroll_vunroll_x_in_c1_eni67_135_403_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist134_sync_in_aunroll_vunroll_x_in_c1_eni67_135_403_wraddr_i = 9'b111111111;
    wire [8:0] redist134_sync_in_aunroll_vunroll_x_in_c1_eni67_135_403_offset_q;
    wire [9:0] redist134_sync_in_aunroll_vunroll_x_in_c1_eni67_135_403_rdcnt_a;
    wire [9:0] redist134_sync_in_aunroll_vunroll_x_in_c1_eni67_135_403_rdcnt_b;
    logic [9:0] redist134_sync_in_aunroll_vunroll_x_in_c1_eni67_135_403_rdcnt_o;
    wire [9:0] redist134_sync_in_aunroll_vunroll_x_in_c1_eni67_135_403_rdcnt_q;
    reg [31:0] redist135_sync_in_aunroll_vunroll_x_in_c1_eni67_136_404_inputreg0_q;
    reg [31:0] redist135_sync_in_aunroll_vunroll_x_in_c1_eni67_136_404_outputreg0_q;
    wire redist135_sync_in_aunroll_vunroll_x_in_c1_eni67_136_404_mem_reset0;
    wire [31:0] redist135_sync_in_aunroll_vunroll_x_in_c1_eni67_136_404_mem_ia;
    wire [8:0] redist135_sync_in_aunroll_vunroll_x_in_c1_eni67_136_404_mem_aa;
    wire [8:0] redist135_sync_in_aunroll_vunroll_x_in_c1_eni67_136_404_mem_ab;
    wire [31:0] redist135_sync_in_aunroll_vunroll_x_in_c1_eni67_136_404_mem_iq;
    wire [31:0] redist135_sync_in_aunroll_vunroll_x_in_c1_eni67_136_404_mem_q;
    wire [8:0] redist135_sync_in_aunroll_vunroll_x_in_c1_eni67_136_404_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist135_sync_in_aunroll_vunroll_x_in_c1_eni67_136_404_wraddr_i = 9'b111111111;
    wire [8:0] redist135_sync_in_aunroll_vunroll_x_in_c1_eni67_136_404_offset_q;
    wire [9:0] redist135_sync_in_aunroll_vunroll_x_in_c1_eni67_136_404_rdcnt_a;
    wire [9:0] redist135_sync_in_aunroll_vunroll_x_in_c1_eni67_136_404_rdcnt_b;
    logic [9:0] redist135_sync_in_aunroll_vunroll_x_in_c1_eni67_136_404_rdcnt_o;
    wire [9:0] redist135_sync_in_aunroll_vunroll_x_in_c1_eni67_136_404_rdcnt_q;
    reg [31:0] redist136_sync_in_aunroll_vunroll_x_in_c1_eni67_137_409_inputreg0_q;
    reg [31:0] redist136_sync_in_aunroll_vunroll_x_in_c1_eni67_137_409_outputreg0_q;
    wire redist136_sync_in_aunroll_vunroll_x_in_c1_eni67_137_409_mem_reset0;
    wire [31:0] redist136_sync_in_aunroll_vunroll_x_in_c1_eni67_137_409_mem_ia;
    wire [8:0] redist136_sync_in_aunroll_vunroll_x_in_c1_eni67_137_409_mem_aa;
    wire [8:0] redist136_sync_in_aunroll_vunroll_x_in_c1_eni67_137_409_mem_ab;
    wire [31:0] redist136_sync_in_aunroll_vunroll_x_in_c1_eni67_137_409_mem_iq;
    wire [31:0] redist136_sync_in_aunroll_vunroll_x_in_c1_eni67_137_409_mem_q;
    wire [8:0] redist136_sync_in_aunroll_vunroll_x_in_c1_eni67_137_409_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist136_sync_in_aunroll_vunroll_x_in_c1_eni67_137_409_wraddr_i = 9'b111111111;
    wire [8:0] redist136_sync_in_aunroll_vunroll_x_in_c1_eni67_137_409_offset_q;
    wire [9:0] redist136_sync_in_aunroll_vunroll_x_in_c1_eni67_137_409_rdcnt_a;
    wire [9:0] redist136_sync_in_aunroll_vunroll_x_in_c1_eni67_137_409_rdcnt_b;
    logic [9:0] redist136_sync_in_aunroll_vunroll_x_in_c1_eni67_137_409_rdcnt_o;
    wire [9:0] redist136_sync_in_aunroll_vunroll_x_in_c1_eni67_137_409_rdcnt_q;
    reg [31:0] redist137_sync_in_aunroll_vunroll_x_in_c1_eni67_138_410_inputreg0_q;
    reg [31:0] redist137_sync_in_aunroll_vunroll_x_in_c1_eni67_138_410_outputreg0_q;
    wire redist137_sync_in_aunroll_vunroll_x_in_c1_eni67_138_410_mem_reset0;
    wire [31:0] redist137_sync_in_aunroll_vunroll_x_in_c1_eni67_138_410_mem_ia;
    wire [8:0] redist137_sync_in_aunroll_vunroll_x_in_c1_eni67_138_410_mem_aa;
    wire [8:0] redist137_sync_in_aunroll_vunroll_x_in_c1_eni67_138_410_mem_ab;
    wire [31:0] redist137_sync_in_aunroll_vunroll_x_in_c1_eni67_138_410_mem_iq;
    wire [31:0] redist137_sync_in_aunroll_vunroll_x_in_c1_eni67_138_410_mem_q;
    wire [8:0] redist137_sync_in_aunroll_vunroll_x_in_c1_eni67_138_410_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist137_sync_in_aunroll_vunroll_x_in_c1_eni67_138_410_wraddr_i = 9'b111111111;
    wire [8:0] redist137_sync_in_aunroll_vunroll_x_in_c1_eni67_138_410_offset_q;
    wire [9:0] redist137_sync_in_aunroll_vunroll_x_in_c1_eni67_138_410_rdcnt_a;
    wire [9:0] redist137_sync_in_aunroll_vunroll_x_in_c1_eni67_138_410_rdcnt_b;
    logic [9:0] redist137_sync_in_aunroll_vunroll_x_in_c1_eni67_138_410_rdcnt_o;
    wire [9:0] redist137_sync_in_aunroll_vunroll_x_in_c1_eni67_138_410_rdcnt_q;
    reg [31:0] redist138_sync_in_aunroll_vunroll_x_in_c1_eni67_139_415_inputreg0_q;
    reg [31:0] redist138_sync_in_aunroll_vunroll_x_in_c1_eni67_139_415_outputreg0_q;
    wire redist138_sync_in_aunroll_vunroll_x_in_c1_eni67_139_415_mem_reset0;
    wire [31:0] redist138_sync_in_aunroll_vunroll_x_in_c1_eni67_139_415_mem_ia;
    wire [8:0] redist138_sync_in_aunroll_vunroll_x_in_c1_eni67_139_415_mem_aa;
    wire [8:0] redist138_sync_in_aunroll_vunroll_x_in_c1_eni67_139_415_mem_ab;
    wire [31:0] redist138_sync_in_aunroll_vunroll_x_in_c1_eni67_139_415_mem_iq;
    wire [31:0] redist138_sync_in_aunroll_vunroll_x_in_c1_eni67_139_415_mem_q;
    wire [8:0] redist138_sync_in_aunroll_vunroll_x_in_c1_eni67_139_415_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist138_sync_in_aunroll_vunroll_x_in_c1_eni67_139_415_wraddr_i = 9'b111111111;
    wire [8:0] redist138_sync_in_aunroll_vunroll_x_in_c1_eni67_139_415_offset_q;
    wire [9:0] redist138_sync_in_aunroll_vunroll_x_in_c1_eni67_139_415_rdcnt_a;
    wire [9:0] redist138_sync_in_aunroll_vunroll_x_in_c1_eni67_139_415_rdcnt_b;
    logic [9:0] redist138_sync_in_aunroll_vunroll_x_in_c1_eni67_139_415_rdcnt_o;
    wire [9:0] redist138_sync_in_aunroll_vunroll_x_in_c1_eni67_139_415_rdcnt_q;
    reg [31:0] redist139_sync_in_aunroll_vunroll_x_in_c1_eni67_140_416_inputreg0_q;
    reg [31:0] redist139_sync_in_aunroll_vunroll_x_in_c1_eni67_140_416_outputreg0_q;
    wire redist139_sync_in_aunroll_vunroll_x_in_c1_eni67_140_416_mem_reset0;
    wire [31:0] redist139_sync_in_aunroll_vunroll_x_in_c1_eni67_140_416_mem_ia;
    wire [8:0] redist139_sync_in_aunroll_vunroll_x_in_c1_eni67_140_416_mem_aa;
    wire [8:0] redist139_sync_in_aunroll_vunroll_x_in_c1_eni67_140_416_mem_ab;
    wire [31:0] redist139_sync_in_aunroll_vunroll_x_in_c1_eni67_140_416_mem_iq;
    wire [31:0] redist139_sync_in_aunroll_vunroll_x_in_c1_eni67_140_416_mem_q;
    wire [8:0] redist139_sync_in_aunroll_vunroll_x_in_c1_eni67_140_416_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist139_sync_in_aunroll_vunroll_x_in_c1_eni67_140_416_wraddr_i = 9'b111111111;
    wire [8:0] redist139_sync_in_aunroll_vunroll_x_in_c1_eni67_140_416_offset_q;
    wire [9:0] redist139_sync_in_aunroll_vunroll_x_in_c1_eni67_140_416_rdcnt_a;
    wire [9:0] redist139_sync_in_aunroll_vunroll_x_in_c1_eni67_140_416_rdcnt_b;
    logic [9:0] redist139_sync_in_aunroll_vunroll_x_in_c1_eni67_140_416_rdcnt_o;
    wire [9:0] redist139_sync_in_aunroll_vunroll_x_in_c1_eni67_140_416_rdcnt_q;
    reg [31:0] redist140_sync_in_aunroll_vunroll_x_in_c1_eni67_141_421_inputreg0_q;
    reg [31:0] redist140_sync_in_aunroll_vunroll_x_in_c1_eni67_141_421_outputreg0_q;
    wire redist140_sync_in_aunroll_vunroll_x_in_c1_eni67_141_421_mem_reset0;
    wire [31:0] redist140_sync_in_aunroll_vunroll_x_in_c1_eni67_141_421_mem_ia;
    wire [8:0] redist140_sync_in_aunroll_vunroll_x_in_c1_eni67_141_421_mem_aa;
    wire [8:0] redist140_sync_in_aunroll_vunroll_x_in_c1_eni67_141_421_mem_ab;
    wire [31:0] redist140_sync_in_aunroll_vunroll_x_in_c1_eni67_141_421_mem_iq;
    wire [31:0] redist140_sync_in_aunroll_vunroll_x_in_c1_eni67_141_421_mem_q;
    wire [8:0] redist140_sync_in_aunroll_vunroll_x_in_c1_eni67_141_421_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist140_sync_in_aunroll_vunroll_x_in_c1_eni67_141_421_wraddr_i = 9'b111111111;
    wire [8:0] redist140_sync_in_aunroll_vunroll_x_in_c1_eni67_141_421_offset_q;
    wire [9:0] redist140_sync_in_aunroll_vunroll_x_in_c1_eni67_141_421_rdcnt_a;
    wire [9:0] redist140_sync_in_aunroll_vunroll_x_in_c1_eni67_141_421_rdcnt_b;
    logic [9:0] redist140_sync_in_aunroll_vunroll_x_in_c1_eni67_141_421_rdcnt_o;
    wire [9:0] redist140_sync_in_aunroll_vunroll_x_in_c1_eni67_141_421_rdcnt_q;
    reg [31:0] redist141_sync_in_aunroll_vunroll_x_in_c1_eni67_142_422_inputreg0_q;
    reg [31:0] redist141_sync_in_aunroll_vunroll_x_in_c1_eni67_142_422_outputreg0_q;
    wire redist141_sync_in_aunroll_vunroll_x_in_c1_eni67_142_422_mem_reset0;
    wire [31:0] redist141_sync_in_aunroll_vunroll_x_in_c1_eni67_142_422_mem_ia;
    wire [8:0] redist141_sync_in_aunroll_vunroll_x_in_c1_eni67_142_422_mem_aa;
    wire [8:0] redist141_sync_in_aunroll_vunroll_x_in_c1_eni67_142_422_mem_ab;
    wire [31:0] redist141_sync_in_aunroll_vunroll_x_in_c1_eni67_142_422_mem_iq;
    wire [31:0] redist141_sync_in_aunroll_vunroll_x_in_c1_eni67_142_422_mem_q;
    wire [8:0] redist141_sync_in_aunroll_vunroll_x_in_c1_eni67_142_422_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist141_sync_in_aunroll_vunroll_x_in_c1_eni67_142_422_wraddr_i = 9'b111111111;
    wire [8:0] redist141_sync_in_aunroll_vunroll_x_in_c1_eni67_142_422_offset_q;
    wire [9:0] redist141_sync_in_aunroll_vunroll_x_in_c1_eni67_142_422_rdcnt_a;
    wire [9:0] redist141_sync_in_aunroll_vunroll_x_in_c1_eni67_142_422_rdcnt_b;
    logic [9:0] redist141_sync_in_aunroll_vunroll_x_in_c1_eni67_142_422_rdcnt_o;
    wire [9:0] redist141_sync_in_aunroll_vunroll_x_in_c1_eni67_142_422_rdcnt_q;
    reg [31:0] redist142_sync_in_aunroll_vunroll_x_in_c1_eni67_143_427_inputreg0_q;
    reg [31:0] redist142_sync_in_aunroll_vunroll_x_in_c1_eni67_143_427_outputreg0_q;
    wire redist142_sync_in_aunroll_vunroll_x_in_c1_eni67_143_427_mem_reset0;
    wire [31:0] redist142_sync_in_aunroll_vunroll_x_in_c1_eni67_143_427_mem_ia;
    wire [8:0] redist142_sync_in_aunroll_vunroll_x_in_c1_eni67_143_427_mem_aa;
    wire [8:0] redist142_sync_in_aunroll_vunroll_x_in_c1_eni67_143_427_mem_ab;
    wire [31:0] redist142_sync_in_aunroll_vunroll_x_in_c1_eni67_143_427_mem_iq;
    wire [31:0] redist142_sync_in_aunroll_vunroll_x_in_c1_eni67_143_427_mem_q;
    wire [8:0] redist142_sync_in_aunroll_vunroll_x_in_c1_eni67_143_427_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist142_sync_in_aunroll_vunroll_x_in_c1_eni67_143_427_wraddr_i = 9'b111111111;
    wire [8:0] redist142_sync_in_aunroll_vunroll_x_in_c1_eni67_143_427_offset_q;
    wire [9:0] redist142_sync_in_aunroll_vunroll_x_in_c1_eni67_143_427_rdcnt_a;
    wire [9:0] redist142_sync_in_aunroll_vunroll_x_in_c1_eni67_143_427_rdcnt_b;
    logic [9:0] redist142_sync_in_aunroll_vunroll_x_in_c1_eni67_143_427_rdcnt_o;
    wire [9:0] redist142_sync_in_aunroll_vunroll_x_in_c1_eni67_143_427_rdcnt_q;
    reg [31:0] redist143_sync_in_aunroll_vunroll_x_in_c1_eni67_144_428_inputreg0_q;
    reg [31:0] redist143_sync_in_aunroll_vunroll_x_in_c1_eni67_144_428_outputreg0_q;
    wire redist143_sync_in_aunroll_vunroll_x_in_c1_eni67_144_428_mem_reset0;
    wire [31:0] redist143_sync_in_aunroll_vunroll_x_in_c1_eni67_144_428_mem_ia;
    wire [8:0] redist143_sync_in_aunroll_vunroll_x_in_c1_eni67_144_428_mem_aa;
    wire [8:0] redist143_sync_in_aunroll_vunroll_x_in_c1_eni67_144_428_mem_ab;
    wire [31:0] redist143_sync_in_aunroll_vunroll_x_in_c1_eni67_144_428_mem_iq;
    wire [31:0] redist143_sync_in_aunroll_vunroll_x_in_c1_eni67_144_428_mem_q;
    wire [8:0] redist143_sync_in_aunroll_vunroll_x_in_c1_eni67_144_428_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist143_sync_in_aunroll_vunroll_x_in_c1_eni67_144_428_wraddr_i = 9'b111111111;
    wire [8:0] redist143_sync_in_aunroll_vunroll_x_in_c1_eni67_144_428_offset_q;
    wire [9:0] redist143_sync_in_aunroll_vunroll_x_in_c1_eni67_144_428_rdcnt_a;
    wire [9:0] redist143_sync_in_aunroll_vunroll_x_in_c1_eni67_144_428_rdcnt_b;
    logic [9:0] redist143_sync_in_aunroll_vunroll_x_in_c1_eni67_144_428_rdcnt_o;
    wire [9:0] redist143_sync_in_aunroll_vunroll_x_in_c1_eni67_144_428_rdcnt_q;
    reg [31:0] redist144_sync_in_aunroll_vunroll_x_in_c1_eni67_145_433_inputreg0_q;
    reg [31:0] redist144_sync_in_aunroll_vunroll_x_in_c1_eni67_145_433_outputreg0_q;
    wire redist144_sync_in_aunroll_vunroll_x_in_c1_eni67_145_433_mem_reset0;
    wire [31:0] redist144_sync_in_aunroll_vunroll_x_in_c1_eni67_145_433_mem_ia;
    wire [8:0] redist144_sync_in_aunroll_vunroll_x_in_c1_eni67_145_433_mem_aa;
    wire [8:0] redist144_sync_in_aunroll_vunroll_x_in_c1_eni67_145_433_mem_ab;
    wire [31:0] redist144_sync_in_aunroll_vunroll_x_in_c1_eni67_145_433_mem_iq;
    wire [31:0] redist144_sync_in_aunroll_vunroll_x_in_c1_eni67_145_433_mem_q;
    wire [8:0] redist144_sync_in_aunroll_vunroll_x_in_c1_eni67_145_433_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist144_sync_in_aunroll_vunroll_x_in_c1_eni67_145_433_wraddr_i = 9'b111111111;
    wire [8:0] redist144_sync_in_aunroll_vunroll_x_in_c1_eni67_145_433_offset_q;
    wire [9:0] redist144_sync_in_aunroll_vunroll_x_in_c1_eni67_145_433_rdcnt_a;
    wire [9:0] redist144_sync_in_aunroll_vunroll_x_in_c1_eni67_145_433_rdcnt_b;
    logic [9:0] redist144_sync_in_aunroll_vunroll_x_in_c1_eni67_145_433_rdcnt_o;
    wire [9:0] redist144_sync_in_aunroll_vunroll_x_in_c1_eni67_145_433_rdcnt_q;
    reg [31:0] redist145_sync_in_aunroll_vunroll_x_in_c1_eni67_146_434_inputreg0_q;
    reg [31:0] redist145_sync_in_aunroll_vunroll_x_in_c1_eni67_146_434_outputreg0_q;
    wire redist145_sync_in_aunroll_vunroll_x_in_c1_eni67_146_434_mem_reset0;
    wire [31:0] redist145_sync_in_aunroll_vunroll_x_in_c1_eni67_146_434_mem_ia;
    wire [8:0] redist145_sync_in_aunroll_vunroll_x_in_c1_eni67_146_434_mem_aa;
    wire [8:0] redist145_sync_in_aunroll_vunroll_x_in_c1_eni67_146_434_mem_ab;
    wire [31:0] redist145_sync_in_aunroll_vunroll_x_in_c1_eni67_146_434_mem_iq;
    wire [31:0] redist145_sync_in_aunroll_vunroll_x_in_c1_eni67_146_434_mem_q;
    wire [8:0] redist145_sync_in_aunroll_vunroll_x_in_c1_eni67_146_434_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist145_sync_in_aunroll_vunroll_x_in_c1_eni67_146_434_wraddr_i = 9'b111111111;
    wire [8:0] redist145_sync_in_aunroll_vunroll_x_in_c1_eni67_146_434_offset_q;
    wire [9:0] redist145_sync_in_aunroll_vunroll_x_in_c1_eni67_146_434_rdcnt_a;
    wire [9:0] redist145_sync_in_aunroll_vunroll_x_in_c1_eni67_146_434_rdcnt_b;
    logic [9:0] redist145_sync_in_aunroll_vunroll_x_in_c1_eni67_146_434_rdcnt_o;
    wire [9:0] redist145_sync_in_aunroll_vunroll_x_in_c1_eni67_146_434_rdcnt_q;
    reg [31:0] redist146_sync_in_aunroll_vunroll_x_in_c1_eni67_147_439_inputreg0_q;
    reg [31:0] redist146_sync_in_aunroll_vunroll_x_in_c1_eni67_147_439_outputreg0_q;
    wire redist146_sync_in_aunroll_vunroll_x_in_c1_eni67_147_439_mem_reset0;
    wire [31:0] redist146_sync_in_aunroll_vunroll_x_in_c1_eni67_147_439_mem_ia;
    wire [8:0] redist146_sync_in_aunroll_vunroll_x_in_c1_eni67_147_439_mem_aa;
    wire [8:0] redist146_sync_in_aunroll_vunroll_x_in_c1_eni67_147_439_mem_ab;
    wire [31:0] redist146_sync_in_aunroll_vunroll_x_in_c1_eni67_147_439_mem_iq;
    wire [31:0] redist146_sync_in_aunroll_vunroll_x_in_c1_eni67_147_439_mem_q;
    wire [8:0] redist146_sync_in_aunroll_vunroll_x_in_c1_eni67_147_439_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist146_sync_in_aunroll_vunroll_x_in_c1_eni67_147_439_wraddr_i = 9'b111111111;
    wire [8:0] redist146_sync_in_aunroll_vunroll_x_in_c1_eni67_147_439_offset_q;
    wire [9:0] redist146_sync_in_aunroll_vunroll_x_in_c1_eni67_147_439_rdcnt_a;
    wire [9:0] redist146_sync_in_aunroll_vunroll_x_in_c1_eni67_147_439_rdcnt_b;
    logic [9:0] redist146_sync_in_aunroll_vunroll_x_in_c1_eni67_147_439_rdcnt_o;
    wire [9:0] redist146_sync_in_aunroll_vunroll_x_in_c1_eni67_147_439_rdcnt_q;
    reg [31:0] redist147_sync_in_aunroll_vunroll_x_in_c1_eni67_148_440_inputreg0_q;
    reg [31:0] redist147_sync_in_aunroll_vunroll_x_in_c1_eni67_148_440_outputreg0_q;
    wire redist147_sync_in_aunroll_vunroll_x_in_c1_eni67_148_440_mem_reset0;
    wire [31:0] redist147_sync_in_aunroll_vunroll_x_in_c1_eni67_148_440_mem_ia;
    wire [8:0] redist147_sync_in_aunroll_vunroll_x_in_c1_eni67_148_440_mem_aa;
    wire [8:0] redist147_sync_in_aunroll_vunroll_x_in_c1_eni67_148_440_mem_ab;
    wire [31:0] redist147_sync_in_aunroll_vunroll_x_in_c1_eni67_148_440_mem_iq;
    wire [31:0] redist147_sync_in_aunroll_vunroll_x_in_c1_eni67_148_440_mem_q;
    wire [8:0] redist147_sync_in_aunroll_vunroll_x_in_c1_eni67_148_440_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist147_sync_in_aunroll_vunroll_x_in_c1_eni67_148_440_wraddr_i = 9'b111111111;
    wire [8:0] redist147_sync_in_aunroll_vunroll_x_in_c1_eni67_148_440_offset_q;
    wire [9:0] redist147_sync_in_aunroll_vunroll_x_in_c1_eni67_148_440_rdcnt_a;
    wire [9:0] redist147_sync_in_aunroll_vunroll_x_in_c1_eni67_148_440_rdcnt_b;
    logic [9:0] redist147_sync_in_aunroll_vunroll_x_in_c1_eni67_148_440_rdcnt_o;
    wire [9:0] redist147_sync_in_aunroll_vunroll_x_in_c1_eni67_148_440_rdcnt_q;
    reg [31:0] redist148_sync_in_aunroll_vunroll_x_in_c1_eni67_149_445_inputreg0_q;
    reg [31:0] redist148_sync_in_aunroll_vunroll_x_in_c1_eni67_149_445_outputreg0_q;
    wire redist148_sync_in_aunroll_vunroll_x_in_c1_eni67_149_445_mem_reset0;
    wire [31:0] redist148_sync_in_aunroll_vunroll_x_in_c1_eni67_149_445_mem_ia;
    wire [8:0] redist148_sync_in_aunroll_vunroll_x_in_c1_eni67_149_445_mem_aa;
    wire [8:0] redist148_sync_in_aunroll_vunroll_x_in_c1_eni67_149_445_mem_ab;
    wire [31:0] redist148_sync_in_aunroll_vunroll_x_in_c1_eni67_149_445_mem_iq;
    wire [31:0] redist148_sync_in_aunroll_vunroll_x_in_c1_eni67_149_445_mem_q;
    wire [8:0] redist148_sync_in_aunroll_vunroll_x_in_c1_eni67_149_445_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist148_sync_in_aunroll_vunroll_x_in_c1_eni67_149_445_wraddr_i = 9'b111111111;
    wire [8:0] redist148_sync_in_aunroll_vunroll_x_in_c1_eni67_149_445_offset_q;
    wire [9:0] redist148_sync_in_aunroll_vunroll_x_in_c1_eni67_149_445_rdcnt_a;
    wire [9:0] redist148_sync_in_aunroll_vunroll_x_in_c1_eni67_149_445_rdcnt_b;
    logic [9:0] redist148_sync_in_aunroll_vunroll_x_in_c1_eni67_149_445_rdcnt_o;
    wire [9:0] redist148_sync_in_aunroll_vunroll_x_in_c1_eni67_149_445_rdcnt_q;
    reg [31:0] redist149_sync_in_aunroll_vunroll_x_in_c1_eni67_150_446_inputreg0_q;
    reg [31:0] redist149_sync_in_aunroll_vunroll_x_in_c1_eni67_150_446_outputreg0_q;
    wire redist149_sync_in_aunroll_vunroll_x_in_c1_eni67_150_446_mem_reset0;
    wire [31:0] redist149_sync_in_aunroll_vunroll_x_in_c1_eni67_150_446_mem_ia;
    wire [8:0] redist149_sync_in_aunroll_vunroll_x_in_c1_eni67_150_446_mem_aa;
    wire [8:0] redist149_sync_in_aunroll_vunroll_x_in_c1_eni67_150_446_mem_ab;
    wire [31:0] redist149_sync_in_aunroll_vunroll_x_in_c1_eni67_150_446_mem_iq;
    wire [31:0] redist149_sync_in_aunroll_vunroll_x_in_c1_eni67_150_446_mem_q;
    wire [8:0] redist149_sync_in_aunroll_vunroll_x_in_c1_eni67_150_446_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist149_sync_in_aunroll_vunroll_x_in_c1_eni67_150_446_wraddr_i = 9'b111111111;
    wire [8:0] redist149_sync_in_aunroll_vunroll_x_in_c1_eni67_150_446_offset_q;
    wire [9:0] redist149_sync_in_aunroll_vunroll_x_in_c1_eni67_150_446_rdcnt_a;
    wire [9:0] redist149_sync_in_aunroll_vunroll_x_in_c1_eni67_150_446_rdcnt_b;
    logic [9:0] redist149_sync_in_aunroll_vunroll_x_in_c1_eni67_150_446_rdcnt_o;
    wire [9:0] redist149_sync_in_aunroll_vunroll_x_in_c1_eni67_150_446_rdcnt_q;
    reg [31:0] redist150_sync_in_aunroll_vunroll_x_in_c1_eni67_151_451_inputreg0_q;
    reg [31:0] redist150_sync_in_aunroll_vunroll_x_in_c1_eni67_151_451_outputreg0_q;
    wire redist150_sync_in_aunroll_vunroll_x_in_c1_eni67_151_451_mem_reset0;
    wire [31:0] redist150_sync_in_aunroll_vunroll_x_in_c1_eni67_151_451_mem_ia;
    wire [8:0] redist150_sync_in_aunroll_vunroll_x_in_c1_eni67_151_451_mem_aa;
    wire [8:0] redist150_sync_in_aunroll_vunroll_x_in_c1_eni67_151_451_mem_ab;
    wire [31:0] redist150_sync_in_aunroll_vunroll_x_in_c1_eni67_151_451_mem_iq;
    wire [31:0] redist150_sync_in_aunroll_vunroll_x_in_c1_eni67_151_451_mem_q;
    wire [8:0] redist150_sync_in_aunroll_vunroll_x_in_c1_eni67_151_451_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist150_sync_in_aunroll_vunroll_x_in_c1_eni67_151_451_wraddr_i = 9'b111111111;
    wire [8:0] redist150_sync_in_aunroll_vunroll_x_in_c1_eni67_151_451_offset_q;
    wire [9:0] redist150_sync_in_aunroll_vunroll_x_in_c1_eni67_151_451_rdcnt_a;
    wire [9:0] redist150_sync_in_aunroll_vunroll_x_in_c1_eni67_151_451_rdcnt_b;
    logic [9:0] redist150_sync_in_aunroll_vunroll_x_in_c1_eni67_151_451_rdcnt_o;
    wire [9:0] redist150_sync_in_aunroll_vunroll_x_in_c1_eni67_151_451_rdcnt_q;
    reg [31:0] redist151_sync_in_aunroll_vunroll_x_in_c1_eni67_152_452_inputreg0_q;
    reg [31:0] redist151_sync_in_aunroll_vunroll_x_in_c1_eni67_152_452_outputreg0_q;
    wire redist151_sync_in_aunroll_vunroll_x_in_c1_eni67_152_452_mem_reset0;
    wire [31:0] redist151_sync_in_aunroll_vunroll_x_in_c1_eni67_152_452_mem_ia;
    wire [8:0] redist151_sync_in_aunroll_vunroll_x_in_c1_eni67_152_452_mem_aa;
    wire [8:0] redist151_sync_in_aunroll_vunroll_x_in_c1_eni67_152_452_mem_ab;
    wire [31:0] redist151_sync_in_aunroll_vunroll_x_in_c1_eni67_152_452_mem_iq;
    wire [31:0] redist151_sync_in_aunroll_vunroll_x_in_c1_eni67_152_452_mem_q;
    wire [8:0] redist151_sync_in_aunroll_vunroll_x_in_c1_eni67_152_452_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist151_sync_in_aunroll_vunroll_x_in_c1_eni67_152_452_wraddr_i = 9'b111111111;
    wire [8:0] redist151_sync_in_aunroll_vunroll_x_in_c1_eni67_152_452_offset_q;
    wire [9:0] redist151_sync_in_aunroll_vunroll_x_in_c1_eni67_152_452_rdcnt_a;
    wire [9:0] redist151_sync_in_aunroll_vunroll_x_in_c1_eni67_152_452_rdcnt_b;
    logic [9:0] redist151_sync_in_aunroll_vunroll_x_in_c1_eni67_152_452_rdcnt_o;
    wire [9:0] redist151_sync_in_aunroll_vunroll_x_in_c1_eni67_152_452_rdcnt_q;
    reg [31:0] redist152_sync_in_aunroll_vunroll_x_in_c1_eni67_153_457_inputreg0_q;
    reg [31:0] redist152_sync_in_aunroll_vunroll_x_in_c1_eni67_153_457_outputreg0_q;
    wire redist152_sync_in_aunroll_vunroll_x_in_c1_eni67_153_457_mem_reset0;
    wire [31:0] redist152_sync_in_aunroll_vunroll_x_in_c1_eni67_153_457_mem_ia;
    wire [8:0] redist152_sync_in_aunroll_vunroll_x_in_c1_eni67_153_457_mem_aa;
    wire [8:0] redist152_sync_in_aunroll_vunroll_x_in_c1_eni67_153_457_mem_ab;
    wire [31:0] redist152_sync_in_aunroll_vunroll_x_in_c1_eni67_153_457_mem_iq;
    wire [31:0] redist152_sync_in_aunroll_vunroll_x_in_c1_eni67_153_457_mem_q;
    wire [8:0] redist152_sync_in_aunroll_vunroll_x_in_c1_eni67_153_457_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist152_sync_in_aunroll_vunroll_x_in_c1_eni67_153_457_wraddr_i = 9'b111111111;
    wire [8:0] redist152_sync_in_aunroll_vunroll_x_in_c1_eni67_153_457_offset_q;
    wire [9:0] redist152_sync_in_aunroll_vunroll_x_in_c1_eni67_153_457_rdcnt_a;
    wire [9:0] redist152_sync_in_aunroll_vunroll_x_in_c1_eni67_153_457_rdcnt_b;
    logic [9:0] redist152_sync_in_aunroll_vunroll_x_in_c1_eni67_153_457_rdcnt_o;
    wire [9:0] redist152_sync_in_aunroll_vunroll_x_in_c1_eni67_153_457_rdcnt_q;
    reg [31:0] redist153_sync_in_aunroll_vunroll_x_in_c1_eni67_154_458_inputreg0_q;
    reg [31:0] redist153_sync_in_aunroll_vunroll_x_in_c1_eni67_154_458_outputreg0_q;
    wire redist153_sync_in_aunroll_vunroll_x_in_c1_eni67_154_458_mem_reset0;
    wire [31:0] redist153_sync_in_aunroll_vunroll_x_in_c1_eni67_154_458_mem_ia;
    wire [8:0] redist153_sync_in_aunroll_vunroll_x_in_c1_eni67_154_458_mem_aa;
    wire [8:0] redist153_sync_in_aunroll_vunroll_x_in_c1_eni67_154_458_mem_ab;
    wire [31:0] redist153_sync_in_aunroll_vunroll_x_in_c1_eni67_154_458_mem_iq;
    wire [31:0] redist153_sync_in_aunroll_vunroll_x_in_c1_eni67_154_458_mem_q;
    wire [8:0] redist153_sync_in_aunroll_vunroll_x_in_c1_eni67_154_458_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist153_sync_in_aunroll_vunroll_x_in_c1_eni67_154_458_wraddr_i = 9'b111111111;
    wire [8:0] redist153_sync_in_aunroll_vunroll_x_in_c1_eni67_154_458_offset_q;
    wire [9:0] redist153_sync_in_aunroll_vunroll_x_in_c1_eni67_154_458_rdcnt_a;
    wire [9:0] redist153_sync_in_aunroll_vunroll_x_in_c1_eni67_154_458_rdcnt_b;
    logic [9:0] redist153_sync_in_aunroll_vunroll_x_in_c1_eni67_154_458_rdcnt_o;
    wire [9:0] redist153_sync_in_aunroll_vunroll_x_in_c1_eni67_154_458_rdcnt_q;
    reg [31:0] redist154_sync_in_aunroll_vunroll_x_in_c1_eni67_155_463_inputreg0_q;
    reg [31:0] redist154_sync_in_aunroll_vunroll_x_in_c1_eni67_155_463_outputreg0_q;
    wire redist154_sync_in_aunroll_vunroll_x_in_c1_eni67_155_463_mem_reset0;
    wire [31:0] redist154_sync_in_aunroll_vunroll_x_in_c1_eni67_155_463_mem_ia;
    wire [8:0] redist154_sync_in_aunroll_vunroll_x_in_c1_eni67_155_463_mem_aa;
    wire [8:0] redist154_sync_in_aunroll_vunroll_x_in_c1_eni67_155_463_mem_ab;
    wire [31:0] redist154_sync_in_aunroll_vunroll_x_in_c1_eni67_155_463_mem_iq;
    wire [31:0] redist154_sync_in_aunroll_vunroll_x_in_c1_eni67_155_463_mem_q;
    wire [8:0] redist154_sync_in_aunroll_vunroll_x_in_c1_eni67_155_463_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist154_sync_in_aunroll_vunroll_x_in_c1_eni67_155_463_wraddr_i = 9'b111111111;
    wire [8:0] redist154_sync_in_aunroll_vunroll_x_in_c1_eni67_155_463_offset_q;
    wire [9:0] redist154_sync_in_aunroll_vunroll_x_in_c1_eni67_155_463_rdcnt_a;
    wire [9:0] redist154_sync_in_aunroll_vunroll_x_in_c1_eni67_155_463_rdcnt_b;
    logic [9:0] redist154_sync_in_aunroll_vunroll_x_in_c1_eni67_155_463_rdcnt_o;
    wire [9:0] redist154_sync_in_aunroll_vunroll_x_in_c1_eni67_155_463_rdcnt_q;
    reg [31:0] redist155_sync_in_aunroll_vunroll_x_in_c1_eni67_156_464_inputreg0_q;
    reg [31:0] redist155_sync_in_aunroll_vunroll_x_in_c1_eni67_156_464_outputreg0_q;
    wire redist155_sync_in_aunroll_vunroll_x_in_c1_eni67_156_464_mem_reset0;
    wire [31:0] redist155_sync_in_aunroll_vunroll_x_in_c1_eni67_156_464_mem_ia;
    wire [8:0] redist155_sync_in_aunroll_vunroll_x_in_c1_eni67_156_464_mem_aa;
    wire [8:0] redist155_sync_in_aunroll_vunroll_x_in_c1_eni67_156_464_mem_ab;
    wire [31:0] redist155_sync_in_aunroll_vunroll_x_in_c1_eni67_156_464_mem_iq;
    wire [31:0] redist155_sync_in_aunroll_vunroll_x_in_c1_eni67_156_464_mem_q;
    wire [8:0] redist155_sync_in_aunroll_vunroll_x_in_c1_eni67_156_464_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist155_sync_in_aunroll_vunroll_x_in_c1_eni67_156_464_wraddr_i = 9'b111111111;
    wire [8:0] redist155_sync_in_aunroll_vunroll_x_in_c1_eni67_156_464_offset_q;
    wire [9:0] redist155_sync_in_aunroll_vunroll_x_in_c1_eni67_156_464_rdcnt_a;
    wire [9:0] redist155_sync_in_aunroll_vunroll_x_in_c1_eni67_156_464_rdcnt_b;
    logic [9:0] redist155_sync_in_aunroll_vunroll_x_in_c1_eni67_156_464_rdcnt_o;
    wire [9:0] redist155_sync_in_aunroll_vunroll_x_in_c1_eni67_156_464_rdcnt_q;
    reg [31:0] redist156_sync_in_aunroll_vunroll_x_in_c1_eni67_157_469_inputreg0_q;
    reg [31:0] redist156_sync_in_aunroll_vunroll_x_in_c1_eni67_157_469_outputreg0_q;
    wire redist156_sync_in_aunroll_vunroll_x_in_c1_eni67_157_469_mem_reset0;
    wire [31:0] redist156_sync_in_aunroll_vunroll_x_in_c1_eni67_157_469_mem_ia;
    wire [8:0] redist156_sync_in_aunroll_vunroll_x_in_c1_eni67_157_469_mem_aa;
    wire [8:0] redist156_sync_in_aunroll_vunroll_x_in_c1_eni67_157_469_mem_ab;
    wire [31:0] redist156_sync_in_aunroll_vunroll_x_in_c1_eni67_157_469_mem_iq;
    wire [31:0] redist156_sync_in_aunroll_vunroll_x_in_c1_eni67_157_469_mem_q;
    wire [8:0] redist156_sync_in_aunroll_vunroll_x_in_c1_eni67_157_469_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist156_sync_in_aunroll_vunroll_x_in_c1_eni67_157_469_wraddr_i = 9'b111111111;
    wire [8:0] redist156_sync_in_aunroll_vunroll_x_in_c1_eni67_157_469_offset_q;
    wire [9:0] redist156_sync_in_aunroll_vunroll_x_in_c1_eni67_157_469_rdcnt_a;
    wire [9:0] redist156_sync_in_aunroll_vunroll_x_in_c1_eni67_157_469_rdcnt_b;
    logic [9:0] redist156_sync_in_aunroll_vunroll_x_in_c1_eni67_157_469_rdcnt_o;
    wire [9:0] redist156_sync_in_aunroll_vunroll_x_in_c1_eni67_157_469_rdcnt_q;
    reg [31:0] redist157_sync_in_aunroll_vunroll_x_in_c1_eni67_158_470_inputreg0_q;
    reg [31:0] redist157_sync_in_aunroll_vunroll_x_in_c1_eni67_158_470_outputreg0_q;
    wire redist157_sync_in_aunroll_vunroll_x_in_c1_eni67_158_470_mem_reset0;
    wire [31:0] redist157_sync_in_aunroll_vunroll_x_in_c1_eni67_158_470_mem_ia;
    wire [8:0] redist157_sync_in_aunroll_vunroll_x_in_c1_eni67_158_470_mem_aa;
    wire [8:0] redist157_sync_in_aunroll_vunroll_x_in_c1_eni67_158_470_mem_ab;
    wire [31:0] redist157_sync_in_aunroll_vunroll_x_in_c1_eni67_158_470_mem_iq;
    wire [31:0] redist157_sync_in_aunroll_vunroll_x_in_c1_eni67_158_470_mem_q;
    wire [8:0] redist157_sync_in_aunroll_vunroll_x_in_c1_eni67_158_470_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist157_sync_in_aunroll_vunroll_x_in_c1_eni67_158_470_wraddr_i = 9'b111111111;
    wire [8:0] redist157_sync_in_aunroll_vunroll_x_in_c1_eni67_158_470_offset_q;
    wire [9:0] redist157_sync_in_aunroll_vunroll_x_in_c1_eni67_158_470_rdcnt_a;
    wire [9:0] redist157_sync_in_aunroll_vunroll_x_in_c1_eni67_158_470_rdcnt_b;
    logic [9:0] redist157_sync_in_aunroll_vunroll_x_in_c1_eni67_158_470_rdcnt_o;
    wire [9:0] redist157_sync_in_aunroll_vunroll_x_in_c1_eni67_158_470_rdcnt_q;
    reg [31:0] redist158_sync_in_aunroll_vunroll_x_in_c1_eni67_159_475_inputreg0_q;
    reg [31:0] redist158_sync_in_aunroll_vunroll_x_in_c1_eni67_159_475_outputreg0_q;
    wire redist158_sync_in_aunroll_vunroll_x_in_c1_eni67_159_475_mem_reset0;
    wire [31:0] redist158_sync_in_aunroll_vunroll_x_in_c1_eni67_159_475_mem_ia;
    wire [8:0] redist158_sync_in_aunroll_vunroll_x_in_c1_eni67_159_475_mem_aa;
    wire [8:0] redist158_sync_in_aunroll_vunroll_x_in_c1_eni67_159_475_mem_ab;
    wire [31:0] redist158_sync_in_aunroll_vunroll_x_in_c1_eni67_159_475_mem_iq;
    wire [31:0] redist158_sync_in_aunroll_vunroll_x_in_c1_eni67_159_475_mem_q;
    wire [8:0] redist158_sync_in_aunroll_vunroll_x_in_c1_eni67_159_475_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist158_sync_in_aunroll_vunroll_x_in_c1_eni67_159_475_wraddr_i = 9'b111111111;
    wire [8:0] redist158_sync_in_aunroll_vunroll_x_in_c1_eni67_159_475_offset_q;
    wire [9:0] redist158_sync_in_aunroll_vunroll_x_in_c1_eni67_159_475_rdcnt_a;
    wire [9:0] redist158_sync_in_aunroll_vunroll_x_in_c1_eni67_159_475_rdcnt_b;
    logic [9:0] redist158_sync_in_aunroll_vunroll_x_in_c1_eni67_159_475_rdcnt_o;
    wire [9:0] redist158_sync_in_aunroll_vunroll_x_in_c1_eni67_159_475_rdcnt_q;
    reg [31:0] redist159_sync_in_aunroll_vunroll_x_in_c1_eni67_160_476_inputreg0_q;
    reg [31:0] redist159_sync_in_aunroll_vunroll_x_in_c1_eni67_160_476_outputreg0_q;
    wire redist159_sync_in_aunroll_vunroll_x_in_c1_eni67_160_476_mem_reset0;
    wire [31:0] redist159_sync_in_aunroll_vunroll_x_in_c1_eni67_160_476_mem_ia;
    wire [8:0] redist159_sync_in_aunroll_vunroll_x_in_c1_eni67_160_476_mem_aa;
    wire [8:0] redist159_sync_in_aunroll_vunroll_x_in_c1_eni67_160_476_mem_ab;
    wire [31:0] redist159_sync_in_aunroll_vunroll_x_in_c1_eni67_160_476_mem_iq;
    wire [31:0] redist159_sync_in_aunroll_vunroll_x_in_c1_eni67_160_476_mem_q;
    wire [8:0] redist159_sync_in_aunroll_vunroll_x_in_c1_eni67_160_476_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist159_sync_in_aunroll_vunroll_x_in_c1_eni67_160_476_wraddr_i = 9'b111111111;
    wire [8:0] redist159_sync_in_aunroll_vunroll_x_in_c1_eni67_160_476_offset_q;
    wire [9:0] redist159_sync_in_aunroll_vunroll_x_in_c1_eni67_160_476_rdcnt_a;
    wire [9:0] redist159_sync_in_aunroll_vunroll_x_in_c1_eni67_160_476_rdcnt_b;
    logic [9:0] redist159_sync_in_aunroll_vunroll_x_in_c1_eni67_160_476_rdcnt_o;
    wire [9:0] redist159_sync_in_aunroll_vunroll_x_in_c1_eni67_160_476_rdcnt_q;
    reg [31:0] redist160_sync_in_aunroll_vunroll_x_in_c1_eni67_161_481_inputreg0_q;
    reg [31:0] redist160_sync_in_aunroll_vunroll_x_in_c1_eni67_161_481_outputreg0_q;
    wire redist160_sync_in_aunroll_vunroll_x_in_c1_eni67_161_481_mem_reset0;
    wire [31:0] redist160_sync_in_aunroll_vunroll_x_in_c1_eni67_161_481_mem_ia;
    wire [8:0] redist160_sync_in_aunroll_vunroll_x_in_c1_eni67_161_481_mem_aa;
    wire [8:0] redist160_sync_in_aunroll_vunroll_x_in_c1_eni67_161_481_mem_ab;
    wire [31:0] redist160_sync_in_aunroll_vunroll_x_in_c1_eni67_161_481_mem_iq;
    wire [31:0] redist160_sync_in_aunroll_vunroll_x_in_c1_eni67_161_481_mem_q;
    wire [8:0] redist160_sync_in_aunroll_vunroll_x_in_c1_eni67_161_481_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist160_sync_in_aunroll_vunroll_x_in_c1_eni67_161_481_wraddr_i = 9'b111111111;
    wire [8:0] redist160_sync_in_aunroll_vunroll_x_in_c1_eni67_161_481_offset_q;
    wire [9:0] redist160_sync_in_aunroll_vunroll_x_in_c1_eni67_161_481_rdcnt_a;
    wire [9:0] redist160_sync_in_aunroll_vunroll_x_in_c1_eni67_161_481_rdcnt_b;
    logic [9:0] redist160_sync_in_aunroll_vunroll_x_in_c1_eni67_161_481_rdcnt_o;
    wire [9:0] redist160_sync_in_aunroll_vunroll_x_in_c1_eni67_161_481_rdcnt_q;
    reg [31:0] redist161_sync_in_aunroll_vunroll_x_in_c1_eni67_162_482_inputreg0_q;
    reg [31:0] redist161_sync_in_aunroll_vunroll_x_in_c1_eni67_162_482_outputreg0_q;
    wire redist161_sync_in_aunroll_vunroll_x_in_c1_eni67_162_482_mem_reset0;
    wire [31:0] redist161_sync_in_aunroll_vunroll_x_in_c1_eni67_162_482_mem_ia;
    wire [8:0] redist161_sync_in_aunroll_vunroll_x_in_c1_eni67_162_482_mem_aa;
    wire [8:0] redist161_sync_in_aunroll_vunroll_x_in_c1_eni67_162_482_mem_ab;
    wire [31:0] redist161_sync_in_aunroll_vunroll_x_in_c1_eni67_162_482_mem_iq;
    wire [31:0] redist161_sync_in_aunroll_vunroll_x_in_c1_eni67_162_482_mem_q;
    wire [8:0] redist161_sync_in_aunroll_vunroll_x_in_c1_eni67_162_482_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist161_sync_in_aunroll_vunroll_x_in_c1_eni67_162_482_wraddr_i = 9'b111111111;
    wire [8:0] redist161_sync_in_aunroll_vunroll_x_in_c1_eni67_162_482_offset_q;
    wire [9:0] redist161_sync_in_aunroll_vunroll_x_in_c1_eni67_162_482_rdcnt_a;
    wire [9:0] redist161_sync_in_aunroll_vunroll_x_in_c1_eni67_162_482_rdcnt_b;
    logic [9:0] redist161_sync_in_aunroll_vunroll_x_in_c1_eni67_162_482_rdcnt_o;
    wire [9:0] redist161_sync_in_aunroll_vunroll_x_in_c1_eni67_162_482_rdcnt_q;
    reg [31:0] redist162_sync_in_aunroll_vunroll_x_in_c1_eni67_163_487_inputreg0_q;
    reg [31:0] redist162_sync_in_aunroll_vunroll_x_in_c1_eni67_163_487_outputreg0_q;
    wire redist162_sync_in_aunroll_vunroll_x_in_c1_eni67_163_487_mem_reset0;
    wire [31:0] redist162_sync_in_aunroll_vunroll_x_in_c1_eni67_163_487_mem_ia;
    wire [8:0] redist162_sync_in_aunroll_vunroll_x_in_c1_eni67_163_487_mem_aa;
    wire [8:0] redist162_sync_in_aunroll_vunroll_x_in_c1_eni67_163_487_mem_ab;
    wire [31:0] redist162_sync_in_aunroll_vunroll_x_in_c1_eni67_163_487_mem_iq;
    wire [31:0] redist162_sync_in_aunroll_vunroll_x_in_c1_eni67_163_487_mem_q;
    wire [8:0] redist162_sync_in_aunroll_vunroll_x_in_c1_eni67_163_487_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist162_sync_in_aunroll_vunroll_x_in_c1_eni67_163_487_wraddr_i = 9'b111111111;
    wire [8:0] redist162_sync_in_aunroll_vunroll_x_in_c1_eni67_163_487_offset_q;
    wire [9:0] redist162_sync_in_aunroll_vunroll_x_in_c1_eni67_163_487_rdcnt_a;
    wire [9:0] redist162_sync_in_aunroll_vunroll_x_in_c1_eni67_163_487_rdcnt_b;
    logic [9:0] redist162_sync_in_aunroll_vunroll_x_in_c1_eni67_163_487_rdcnt_o;
    wire [9:0] redist162_sync_in_aunroll_vunroll_x_in_c1_eni67_163_487_rdcnt_q;
    reg [31:0] redist163_sync_in_aunroll_vunroll_x_in_c1_eni67_164_488_inputreg0_q;
    reg [31:0] redist163_sync_in_aunroll_vunroll_x_in_c1_eni67_164_488_outputreg0_q;
    wire redist163_sync_in_aunroll_vunroll_x_in_c1_eni67_164_488_mem_reset0;
    wire [31:0] redist163_sync_in_aunroll_vunroll_x_in_c1_eni67_164_488_mem_ia;
    wire [8:0] redist163_sync_in_aunroll_vunroll_x_in_c1_eni67_164_488_mem_aa;
    wire [8:0] redist163_sync_in_aunroll_vunroll_x_in_c1_eni67_164_488_mem_ab;
    wire [31:0] redist163_sync_in_aunroll_vunroll_x_in_c1_eni67_164_488_mem_iq;
    wire [31:0] redist163_sync_in_aunroll_vunroll_x_in_c1_eni67_164_488_mem_q;
    wire [8:0] redist163_sync_in_aunroll_vunroll_x_in_c1_eni67_164_488_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist163_sync_in_aunroll_vunroll_x_in_c1_eni67_164_488_wraddr_i = 9'b111111111;
    wire [8:0] redist163_sync_in_aunroll_vunroll_x_in_c1_eni67_164_488_offset_q;
    wire [9:0] redist163_sync_in_aunroll_vunroll_x_in_c1_eni67_164_488_rdcnt_a;
    wire [9:0] redist163_sync_in_aunroll_vunroll_x_in_c1_eni67_164_488_rdcnt_b;
    logic [9:0] redist163_sync_in_aunroll_vunroll_x_in_c1_eni67_164_488_rdcnt_o;
    wire [9:0] redist163_sync_in_aunroll_vunroll_x_in_c1_eni67_164_488_rdcnt_q;
    reg [31:0] redist164_sync_in_aunroll_vunroll_x_in_c1_eni67_165_493_inputreg0_q;
    reg [31:0] redist164_sync_in_aunroll_vunroll_x_in_c1_eni67_165_493_outputreg0_q;
    wire redist164_sync_in_aunroll_vunroll_x_in_c1_eni67_165_493_mem_reset0;
    wire [31:0] redist164_sync_in_aunroll_vunroll_x_in_c1_eni67_165_493_mem_ia;
    wire [8:0] redist164_sync_in_aunroll_vunroll_x_in_c1_eni67_165_493_mem_aa;
    wire [8:0] redist164_sync_in_aunroll_vunroll_x_in_c1_eni67_165_493_mem_ab;
    wire [31:0] redist164_sync_in_aunroll_vunroll_x_in_c1_eni67_165_493_mem_iq;
    wire [31:0] redist164_sync_in_aunroll_vunroll_x_in_c1_eni67_165_493_mem_q;
    wire [8:0] redist164_sync_in_aunroll_vunroll_x_in_c1_eni67_165_493_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist164_sync_in_aunroll_vunroll_x_in_c1_eni67_165_493_wraddr_i = 9'b111111111;
    wire [8:0] redist164_sync_in_aunroll_vunroll_x_in_c1_eni67_165_493_offset_q;
    wire [9:0] redist164_sync_in_aunroll_vunroll_x_in_c1_eni67_165_493_rdcnt_a;
    wire [9:0] redist164_sync_in_aunroll_vunroll_x_in_c1_eni67_165_493_rdcnt_b;
    logic [9:0] redist164_sync_in_aunroll_vunroll_x_in_c1_eni67_165_493_rdcnt_o;
    wire [9:0] redist164_sync_in_aunroll_vunroll_x_in_c1_eni67_165_493_rdcnt_q;
    reg [31:0] redist165_sync_in_aunroll_vunroll_x_in_c1_eni67_166_494_inputreg0_q;
    reg [31:0] redist165_sync_in_aunroll_vunroll_x_in_c1_eni67_166_494_outputreg0_q;
    wire redist165_sync_in_aunroll_vunroll_x_in_c1_eni67_166_494_mem_reset0;
    wire [31:0] redist165_sync_in_aunroll_vunroll_x_in_c1_eni67_166_494_mem_ia;
    wire [8:0] redist165_sync_in_aunroll_vunroll_x_in_c1_eni67_166_494_mem_aa;
    wire [8:0] redist165_sync_in_aunroll_vunroll_x_in_c1_eni67_166_494_mem_ab;
    wire [31:0] redist165_sync_in_aunroll_vunroll_x_in_c1_eni67_166_494_mem_iq;
    wire [31:0] redist165_sync_in_aunroll_vunroll_x_in_c1_eni67_166_494_mem_q;
    wire [8:0] redist165_sync_in_aunroll_vunroll_x_in_c1_eni67_166_494_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist165_sync_in_aunroll_vunroll_x_in_c1_eni67_166_494_wraddr_i = 9'b111111111;
    wire [8:0] redist165_sync_in_aunroll_vunroll_x_in_c1_eni67_166_494_offset_q;
    wire [9:0] redist165_sync_in_aunroll_vunroll_x_in_c1_eni67_166_494_rdcnt_a;
    wire [9:0] redist165_sync_in_aunroll_vunroll_x_in_c1_eni67_166_494_rdcnt_b;
    logic [9:0] redist165_sync_in_aunroll_vunroll_x_in_c1_eni67_166_494_rdcnt_o;
    wire [9:0] redist165_sync_in_aunroll_vunroll_x_in_c1_eni67_166_494_rdcnt_q;
    reg [31:0] redist166_sync_in_aunroll_vunroll_x_in_c1_eni67_167_499_inputreg0_q;
    reg [31:0] redist166_sync_in_aunroll_vunroll_x_in_c1_eni67_167_499_outputreg0_q;
    wire redist166_sync_in_aunroll_vunroll_x_in_c1_eni67_167_499_mem_reset0;
    wire [31:0] redist166_sync_in_aunroll_vunroll_x_in_c1_eni67_167_499_mem_ia;
    wire [8:0] redist166_sync_in_aunroll_vunroll_x_in_c1_eni67_167_499_mem_aa;
    wire [8:0] redist166_sync_in_aunroll_vunroll_x_in_c1_eni67_167_499_mem_ab;
    wire [31:0] redist166_sync_in_aunroll_vunroll_x_in_c1_eni67_167_499_mem_iq;
    wire [31:0] redist166_sync_in_aunroll_vunroll_x_in_c1_eni67_167_499_mem_q;
    wire [8:0] redist166_sync_in_aunroll_vunroll_x_in_c1_eni67_167_499_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist166_sync_in_aunroll_vunroll_x_in_c1_eni67_167_499_wraddr_i = 9'b111111111;
    wire [8:0] redist166_sync_in_aunroll_vunroll_x_in_c1_eni67_167_499_offset_q;
    wire [9:0] redist166_sync_in_aunroll_vunroll_x_in_c1_eni67_167_499_rdcnt_a;
    wire [9:0] redist166_sync_in_aunroll_vunroll_x_in_c1_eni67_167_499_rdcnt_b;
    logic [9:0] redist166_sync_in_aunroll_vunroll_x_in_c1_eni67_167_499_rdcnt_o;
    wire [9:0] redist166_sync_in_aunroll_vunroll_x_in_c1_eni67_167_499_rdcnt_q;
    reg [31:0] redist167_sync_in_aunroll_vunroll_x_in_c1_eni67_168_500_inputreg0_q;
    reg [31:0] redist167_sync_in_aunroll_vunroll_x_in_c1_eni67_168_500_outputreg0_q;
    wire redist167_sync_in_aunroll_vunroll_x_in_c1_eni67_168_500_mem_reset0;
    wire [31:0] redist167_sync_in_aunroll_vunroll_x_in_c1_eni67_168_500_mem_ia;
    wire [8:0] redist167_sync_in_aunroll_vunroll_x_in_c1_eni67_168_500_mem_aa;
    wire [8:0] redist167_sync_in_aunroll_vunroll_x_in_c1_eni67_168_500_mem_ab;
    wire [31:0] redist167_sync_in_aunroll_vunroll_x_in_c1_eni67_168_500_mem_iq;
    wire [31:0] redist167_sync_in_aunroll_vunroll_x_in_c1_eni67_168_500_mem_q;
    wire [8:0] redist167_sync_in_aunroll_vunroll_x_in_c1_eni67_168_500_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist167_sync_in_aunroll_vunroll_x_in_c1_eni67_168_500_wraddr_i = 9'b111111111;
    wire [8:0] redist167_sync_in_aunroll_vunroll_x_in_c1_eni67_168_500_offset_q;
    wire [9:0] redist167_sync_in_aunroll_vunroll_x_in_c1_eni67_168_500_rdcnt_a;
    wire [9:0] redist167_sync_in_aunroll_vunroll_x_in_c1_eni67_168_500_rdcnt_b;
    logic [9:0] redist167_sync_in_aunroll_vunroll_x_in_c1_eni67_168_500_rdcnt_o;
    wire [9:0] redist167_sync_in_aunroll_vunroll_x_in_c1_eni67_168_500_rdcnt_q;
    reg [31:0] redist168_sync_in_aunroll_vunroll_x_in_c1_eni67_169_505_inputreg0_q;
    reg [31:0] redist168_sync_in_aunroll_vunroll_x_in_c1_eni67_169_505_outputreg0_q;
    wire redist168_sync_in_aunroll_vunroll_x_in_c1_eni67_169_505_mem_reset0;
    wire [31:0] redist168_sync_in_aunroll_vunroll_x_in_c1_eni67_169_505_mem_ia;
    wire [8:0] redist168_sync_in_aunroll_vunroll_x_in_c1_eni67_169_505_mem_aa;
    wire [8:0] redist168_sync_in_aunroll_vunroll_x_in_c1_eni67_169_505_mem_ab;
    wire [31:0] redist168_sync_in_aunroll_vunroll_x_in_c1_eni67_169_505_mem_iq;
    wire [31:0] redist168_sync_in_aunroll_vunroll_x_in_c1_eni67_169_505_mem_q;
    wire [8:0] redist168_sync_in_aunroll_vunroll_x_in_c1_eni67_169_505_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist168_sync_in_aunroll_vunroll_x_in_c1_eni67_169_505_wraddr_i = 9'b111111111;
    wire [8:0] redist168_sync_in_aunroll_vunroll_x_in_c1_eni67_169_505_offset_q;
    wire [9:0] redist168_sync_in_aunroll_vunroll_x_in_c1_eni67_169_505_rdcnt_a;
    wire [9:0] redist168_sync_in_aunroll_vunroll_x_in_c1_eni67_169_505_rdcnt_b;
    logic [9:0] redist168_sync_in_aunroll_vunroll_x_in_c1_eni67_169_505_rdcnt_o;
    wire [9:0] redist168_sync_in_aunroll_vunroll_x_in_c1_eni67_169_505_rdcnt_q;
    reg [31:0] redist169_sync_in_aunroll_vunroll_x_in_c1_eni67_170_506_inputreg0_q;
    reg [31:0] redist169_sync_in_aunroll_vunroll_x_in_c1_eni67_170_506_outputreg0_q;
    wire redist169_sync_in_aunroll_vunroll_x_in_c1_eni67_170_506_mem_reset0;
    wire [31:0] redist169_sync_in_aunroll_vunroll_x_in_c1_eni67_170_506_mem_ia;
    wire [8:0] redist169_sync_in_aunroll_vunroll_x_in_c1_eni67_170_506_mem_aa;
    wire [8:0] redist169_sync_in_aunroll_vunroll_x_in_c1_eni67_170_506_mem_ab;
    wire [31:0] redist169_sync_in_aunroll_vunroll_x_in_c1_eni67_170_506_mem_iq;
    wire [31:0] redist169_sync_in_aunroll_vunroll_x_in_c1_eni67_170_506_mem_q;
    wire [8:0] redist169_sync_in_aunroll_vunroll_x_in_c1_eni67_170_506_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist169_sync_in_aunroll_vunroll_x_in_c1_eni67_170_506_wraddr_i = 9'b111111111;
    wire [8:0] redist169_sync_in_aunroll_vunroll_x_in_c1_eni67_170_506_offset_q;
    wire [9:0] redist169_sync_in_aunroll_vunroll_x_in_c1_eni67_170_506_rdcnt_a;
    wire [9:0] redist169_sync_in_aunroll_vunroll_x_in_c1_eni67_170_506_rdcnt_b;
    logic [9:0] redist169_sync_in_aunroll_vunroll_x_in_c1_eni67_170_506_rdcnt_o;
    wire [9:0] redist169_sync_in_aunroll_vunroll_x_in_c1_eni67_170_506_rdcnt_q;
    reg [31:0] redist170_sync_in_aunroll_vunroll_x_in_c1_eni67_171_511_inputreg0_q;
    reg [31:0] redist170_sync_in_aunroll_vunroll_x_in_c1_eni67_171_511_outputreg0_q;
    wire redist170_sync_in_aunroll_vunroll_x_in_c1_eni67_171_511_mem_reset0;
    wire [31:0] redist170_sync_in_aunroll_vunroll_x_in_c1_eni67_171_511_mem_ia;
    wire [8:0] redist170_sync_in_aunroll_vunroll_x_in_c1_eni67_171_511_mem_aa;
    wire [8:0] redist170_sync_in_aunroll_vunroll_x_in_c1_eni67_171_511_mem_ab;
    wire [31:0] redist170_sync_in_aunroll_vunroll_x_in_c1_eni67_171_511_mem_iq;
    wire [31:0] redist170_sync_in_aunroll_vunroll_x_in_c1_eni67_171_511_mem_q;
    wire [8:0] redist170_sync_in_aunroll_vunroll_x_in_c1_eni67_171_511_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist170_sync_in_aunroll_vunroll_x_in_c1_eni67_171_511_wraddr_i = 9'b111111111;
    wire [8:0] redist170_sync_in_aunroll_vunroll_x_in_c1_eni67_171_511_offset_q;
    wire [9:0] redist170_sync_in_aunroll_vunroll_x_in_c1_eni67_171_511_rdcnt_a;
    wire [9:0] redist170_sync_in_aunroll_vunroll_x_in_c1_eni67_171_511_rdcnt_b;
    logic [9:0] redist170_sync_in_aunroll_vunroll_x_in_c1_eni67_171_511_rdcnt_o;
    wire [9:0] redist170_sync_in_aunroll_vunroll_x_in_c1_eni67_171_511_rdcnt_q;
    reg [31:0] redist171_sync_in_aunroll_vunroll_x_in_c1_eni67_172_512_inputreg0_q;
    reg [31:0] redist171_sync_in_aunroll_vunroll_x_in_c1_eni67_172_512_outputreg0_q;
    wire redist171_sync_in_aunroll_vunroll_x_in_c1_eni67_172_512_mem_reset0;
    wire [31:0] redist171_sync_in_aunroll_vunroll_x_in_c1_eni67_172_512_mem_ia;
    wire [8:0] redist171_sync_in_aunroll_vunroll_x_in_c1_eni67_172_512_mem_aa;
    wire [8:0] redist171_sync_in_aunroll_vunroll_x_in_c1_eni67_172_512_mem_ab;
    wire [31:0] redist171_sync_in_aunroll_vunroll_x_in_c1_eni67_172_512_mem_iq;
    wire [31:0] redist171_sync_in_aunroll_vunroll_x_in_c1_eni67_172_512_mem_q;
    wire [8:0] redist171_sync_in_aunroll_vunroll_x_in_c1_eni67_172_512_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist171_sync_in_aunroll_vunroll_x_in_c1_eni67_172_512_wraddr_i = 9'b111111111;
    wire [8:0] redist171_sync_in_aunroll_vunroll_x_in_c1_eni67_172_512_offset_q;
    wire [9:0] redist171_sync_in_aunroll_vunroll_x_in_c1_eni67_172_512_rdcnt_a;
    wire [9:0] redist171_sync_in_aunroll_vunroll_x_in_c1_eni67_172_512_rdcnt_b;
    logic [9:0] redist171_sync_in_aunroll_vunroll_x_in_c1_eni67_172_512_rdcnt_o;
    wire [9:0] redist171_sync_in_aunroll_vunroll_x_in_c1_eni67_172_512_rdcnt_q;
    reg [31:0] redist172_sync_in_aunroll_vunroll_x_in_c1_eni67_173_517_inputreg0_q;
    reg [31:0] redist172_sync_in_aunroll_vunroll_x_in_c1_eni67_173_517_outputreg0_q;
    wire redist172_sync_in_aunroll_vunroll_x_in_c1_eni67_173_517_mem_reset0;
    wire [31:0] redist172_sync_in_aunroll_vunroll_x_in_c1_eni67_173_517_mem_ia;
    wire [9:0] redist172_sync_in_aunroll_vunroll_x_in_c1_eni67_173_517_mem_aa;
    wire [9:0] redist172_sync_in_aunroll_vunroll_x_in_c1_eni67_173_517_mem_ab;
    wire [31:0] redist172_sync_in_aunroll_vunroll_x_in_c1_eni67_173_517_mem_iq;
    wire [31:0] redist172_sync_in_aunroll_vunroll_x_in_c1_eni67_173_517_mem_q;
    wire [9:0] redist172_sync_in_aunroll_vunroll_x_in_c1_eni67_173_517_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist172_sync_in_aunroll_vunroll_x_in_c1_eni67_173_517_wraddr_i = 10'b1111111111;
    wire [9:0] redist172_sync_in_aunroll_vunroll_x_in_c1_eni67_173_517_offset_q;
    wire [10:0] redist172_sync_in_aunroll_vunroll_x_in_c1_eni67_173_517_rdcnt_a;
    wire [10:0] redist172_sync_in_aunroll_vunroll_x_in_c1_eni67_173_517_rdcnt_b;
    logic [10:0] redist172_sync_in_aunroll_vunroll_x_in_c1_eni67_173_517_rdcnt_o;
    wire [10:0] redist172_sync_in_aunroll_vunroll_x_in_c1_eni67_173_517_rdcnt_q;
    reg [31:0] redist173_sync_in_aunroll_vunroll_x_in_c1_eni67_174_518_inputreg0_q;
    reg [31:0] redist173_sync_in_aunroll_vunroll_x_in_c1_eni67_174_518_outputreg0_q;
    wire redist173_sync_in_aunroll_vunroll_x_in_c1_eni67_174_518_mem_reset0;
    wire [31:0] redist173_sync_in_aunroll_vunroll_x_in_c1_eni67_174_518_mem_ia;
    wire [9:0] redist173_sync_in_aunroll_vunroll_x_in_c1_eni67_174_518_mem_aa;
    wire [9:0] redist173_sync_in_aunroll_vunroll_x_in_c1_eni67_174_518_mem_ab;
    wire [31:0] redist173_sync_in_aunroll_vunroll_x_in_c1_eni67_174_518_mem_iq;
    wire [31:0] redist173_sync_in_aunroll_vunroll_x_in_c1_eni67_174_518_mem_q;
    wire [9:0] redist173_sync_in_aunroll_vunroll_x_in_c1_eni67_174_518_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist173_sync_in_aunroll_vunroll_x_in_c1_eni67_174_518_wraddr_i = 10'b1111111111;
    wire [9:0] redist173_sync_in_aunroll_vunroll_x_in_c1_eni67_174_518_offset_q;
    wire [10:0] redist173_sync_in_aunroll_vunroll_x_in_c1_eni67_174_518_rdcnt_a;
    wire [10:0] redist173_sync_in_aunroll_vunroll_x_in_c1_eni67_174_518_rdcnt_b;
    logic [10:0] redist173_sync_in_aunroll_vunroll_x_in_c1_eni67_174_518_rdcnt_o;
    wire [10:0] redist173_sync_in_aunroll_vunroll_x_in_c1_eni67_174_518_rdcnt_q;
    reg [31:0] redist174_sync_in_aunroll_vunroll_x_in_c1_eni67_175_523_inputreg0_q;
    reg [31:0] redist174_sync_in_aunroll_vunroll_x_in_c1_eni67_175_523_outputreg0_q;
    wire redist174_sync_in_aunroll_vunroll_x_in_c1_eni67_175_523_mem_reset0;
    wire [31:0] redist174_sync_in_aunroll_vunroll_x_in_c1_eni67_175_523_mem_ia;
    wire [9:0] redist174_sync_in_aunroll_vunroll_x_in_c1_eni67_175_523_mem_aa;
    wire [9:0] redist174_sync_in_aunroll_vunroll_x_in_c1_eni67_175_523_mem_ab;
    wire [31:0] redist174_sync_in_aunroll_vunroll_x_in_c1_eni67_175_523_mem_iq;
    wire [31:0] redist174_sync_in_aunroll_vunroll_x_in_c1_eni67_175_523_mem_q;
    wire [9:0] redist174_sync_in_aunroll_vunroll_x_in_c1_eni67_175_523_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist174_sync_in_aunroll_vunroll_x_in_c1_eni67_175_523_wraddr_i = 10'b1111111111;
    wire [9:0] redist174_sync_in_aunroll_vunroll_x_in_c1_eni67_175_523_offset_q;
    wire [10:0] redist174_sync_in_aunroll_vunroll_x_in_c1_eni67_175_523_rdcnt_a;
    wire [10:0] redist174_sync_in_aunroll_vunroll_x_in_c1_eni67_175_523_rdcnt_b;
    logic [10:0] redist174_sync_in_aunroll_vunroll_x_in_c1_eni67_175_523_rdcnt_o;
    wire [10:0] redist174_sync_in_aunroll_vunroll_x_in_c1_eni67_175_523_rdcnt_q;
    reg [31:0] redist175_sync_in_aunroll_vunroll_x_in_c1_eni67_176_524_inputreg0_q;
    reg [31:0] redist175_sync_in_aunroll_vunroll_x_in_c1_eni67_176_524_outputreg0_q;
    wire redist175_sync_in_aunroll_vunroll_x_in_c1_eni67_176_524_mem_reset0;
    wire [31:0] redist175_sync_in_aunroll_vunroll_x_in_c1_eni67_176_524_mem_ia;
    wire [9:0] redist175_sync_in_aunroll_vunroll_x_in_c1_eni67_176_524_mem_aa;
    wire [9:0] redist175_sync_in_aunroll_vunroll_x_in_c1_eni67_176_524_mem_ab;
    wire [31:0] redist175_sync_in_aunroll_vunroll_x_in_c1_eni67_176_524_mem_iq;
    wire [31:0] redist175_sync_in_aunroll_vunroll_x_in_c1_eni67_176_524_mem_q;
    wire [9:0] redist175_sync_in_aunroll_vunroll_x_in_c1_eni67_176_524_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist175_sync_in_aunroll_vunroll_x_in_c1_eni67_176_524_wraddr_i = 10'b1111111111;
    wire [9:0] redist175_sync_in_aunroll_vunroll_x_in_c1_eni67_176_524_offset_q;
    wire [10:0] redist175_sync_in_aunroll_vunroll_x_in_c1_eni67_176_524_rdcnt_a;
    wire [10:0] redist175_sync_in_aunroll_vunroll_x_in_c1_eni67_176_524_rdcnt_b;
    logic [10:0] redist175_sync_in_aunroll_vunroll_x_in_c1_eni67_176_524_rdcnt_o;
    wire [10:0] redist175_sync_in_aunroll_vunroll_x_in_c1_eni67_176_524_rdcnt_q;
    reg [31:0] redist176_sync_in_aunroll_vunroll_x_in_c1_eni67_177_529_inputreg0_q;
    reg [31:0] redist176_sync_in_aunroll_vunroll_x_in_c1_eni67_177_529_outputreg0_q;
    wire redist176_sync_in_aunroll_vunroll_x_in_c1_eni67_177_529_mem_reset0;
    wire [31:0] redist176_sync_in_aunroll_vunroll_x_in_c1_eni67_177_529_mem_ia;
    wire [9:0] redist176_sync_in_aunroll_vunroll_x_in_c1_eni67_177_529_mem_aa;
    wire [9:0] redist176_sync_in_aunroll_vunroll_x_in_c1_eni67_177_529_mem_ab;
    wire [31:0] redist176_sync_in_aunroll_vunroll_x_in_c1_eni67_177_529_mem_iq;
    wire [31:0] redist176_sync_in_aunroll_vunroll_x_in_c1_eni67_177_529_mem_q;
    wire [9:0] redist176_sync_in_aunroll_vunroll_x_in_c1_eni67_177_529_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist176_sync_in_aunroll_vunroll_x_in_c1_eni67_177_529_wraddr_i = 10'b1111111111;
    wire [9:0] redist176_sync_in_aunroll_vunroll_x_in_c1_eni67_177_529_offset_q;
    wire [10:0] redist176_sync_in_aunroll_vunroll_x_in_c1_eni67_177_529_rdcnt_a;
    wire [10:0] redist176_sync_in_aunroll_vunroll_x_in_c1_eni67_177_529_rdcnt_b;
    logic [10:0] redist176_sync_in_aunroll_vunroll_x_in_c1_eni67_177_529_rdcnt_o;
    wire [10:0] redist176_sync_in_aunroll_vunroll_x_in_c1_eni67_177_529_rdcnt_q;
    reg [31:0] redist177_sync_in_aunroll_vunroll_x_in_c1_eni67_178_530_inputreg0_q;
    reg [31:0] redist177_sync_in_aunroll_vunroll_x_in_c1_eni67_178_530_outputreg0_q;
    wire redist177_sync_in_aunroll_vunroll_x_in_c1_eni67_178_530_mem_reset0;
    wire [31:0] redist177_sync_in_aunroll_vunroll_x_in_c1_eni67_178_530_mem_ia;
    wire [9:0] redist177_sync_in_aunroll_vunroll_x_in_c1_eni67_178_530_mem_aa;
    wire [9:0] redist177_sync_in_aunroll_vunroll_x_in_c1_eni67_178_530_mem_ab;
    wire [31:0] redist177_sync_in_aunroll_vunroll_x_in_c1_eni67_178_530_mem_iq;
    wire [31:0] redist177_sync_in_aunroll_vunroll_x_in_c1_eni67_178_530_mem_q;
    wire [9:0] redist177_sync_in_aunroll_vunroll_x_in_c1_eni67_178_530_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist177_sync_in_aunroll_vunroll_x_in_c1_eni67_178_530_wraddr_i = 10'b1111111111;
    wire [9:0] redist177_sync_in_aunroll_vunroll_x_in_c1_eni67_178_530_offset_q;
    wire [10:0] redist177_sync_in_aunroll_vunroll_x_in_c1_eni67_178_530_rdcnt_a;
    wire [10:0] redist177_sync_in_aunroll_vunroll_x_in_c1_eni67_178_530_rdcnt_b;
    logic [10:0] redist177_sync_in_aunroll_vunroll_x_in_c1_eni67_178_530_rdcnt_o;
    wire [10:0] redist177_sync_in_aunroll_vunroll_x_in_c1_eni67_178_530_rdcnt_q;
    reg [31:0] redist178_sync_in_aunroll_vunroll_x_in_c1_eni67_179_535_inputreg0_q;
    reg [31:0] redist178_sync_in_aunroll_vunroll_x_in_c1_eni67_179_535_outputreg0_q;
    wire redist178_sync_in_aunroll_vunroll_x_in_c1_eni67_179_535_mem_reset0;
    wire [31:0] redist178_sync_in_aunroll_vunroll_x_in_c1_eni67_179_535_mem_ia;
    wire [9:0] redist178_sync_in_aunroll_vunroll_x_in_c1_eni67_179_535_mem_aa;
    wire [9:0] redist178_sync_in_aunroll_vunroll_x_in_c1_eni67_179_535_mem_ab;
    wire [31:0] redist178_sync_in_aunroll_vunroll_x_in_c1_eni67_179_535_mem_iq;
    wire [31:0] redist178_sync_in_aunroll_vunroll_x_in_c1_eni67_179_535_mem_q;
    wire [9:0] redist178_sync_in_aunroll_vunroll_x_in_c1_eni67_179_535_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist178_sync_in_aunroll_vunroll_x_in_c1_eni67_179_535_wraddr_i = 10'b1111111111;
    wire [9:0] redist178_sync_in_aunroll_vunroll_x_in_c1_eni67_179_535_offset_q;
    wire [10:0] redist178_sync_in_aunroll_vunroll_x_in_c1_eni67_179_535_rdcnt_a;
    wire [10:0] redist178_sync_in_aunroll_vunroll_x_in_c1_eni67_179_535_rdcnt_b;
    logic [10:0] redist178_sync_in_aunroll_vunroll_x_in_c1_eni67_179_535_rdcnt_o;
    wire [10:0] redist178_sync_in_aunroll_vunroll_x_in_c1_eni67_179_535_rdcnt_q;
    reg [31:0] redist179_sync_in_aunroll_vunroll_x_in_c1_eni67_180_536_inputreg0_q;
    reg [31:0] redist179_sync_in_aunroll_vunroll_x_in_c1_eni67_180_536_outputreg0_q;
    wire redist179_sync_in_aunroll_vunroll_x_in_c1_eni67_180_536_mem_reset0;
    wire [31:0] redist179_sync_in_aunroll_vunroll_x_in_c1_eni67_180_536_mem_ia;
    wire [9:0] redist179_sync_in_aunroll_vunroll_x_in_c1_eni67_180_536_mem_aa;
    wire [9:0] redist179_sync_in_aunroll_vunroll_x_in_c1_eni67_180_536_mem_ab;
    wire [31:0] redist179_sync_in_aunroll_vunroll_x_in_c1_eni67_180_536_mem_iq;
    wire [31:0] redist179_sync_in_aunroll_vunroll_x_in_c1_eni67_180_536_mem_q;
    wire [9:0] redist179_sync_in_aunroll_vunroll_x_in_c1_eni67_180_536_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist179_sync_in_aunroll_vunroll_x_in_c1_eni67_180_536_wraddr_i = 10'b1111111111;
    wire [9:0] redist179_sync_in_aunroll_vunroll_x_in_c1_eni67_180_536_offset_q;
    wire [10:0] redist179_sync_in_aunroll_vunroll_x_in_c1_eni67_180_536_rdcnt_a;
    wire [10:0] redist179_sync_in_aunroll_vunroll_x_in_c1_eni67_180_536_rdcnt_b;
    logic [10:0] redist179_sync_in_aunroll_vunroll_x_in_c1_eni67_180_536_rdcnt_o;
    wire [10:0] redist179_sync_in_aunroll_vunroll_x_in_c1_eni67_180_536_rdcnt_q;
    reg [31:0] redist180_sync_in_aunroll_vunroll_x_in_c1_eni67_181_541_inputreg0_q;
    reg [31:0] redist180_sync_in_aunroll_vunroll_x_in_c1_eni67_181_541_outputreg0_q;
    wire redist180_sync_in_aunroll_vunroll_x_in_c1_eni67_181_541_mem_reset0;
    wire [31:0] redist180_sync_in_aunroll_vunroll_x_in_c1_eni67_181_541_mem_ia;
    wire [9:0] redist180_sync_in_aunroll_vunroll_x_in_c1_eni67_181_541_mem_aa;
    wire [9:0] redist180_sync_in_aunroll_vunroll_x_in_c1_eni67_181_541_mem_ab;
    wire [31:0] redist180_sync_in_aunroll_vunroll_x_in_c1_eni67_181_541_mem_iq;
    wire [31:0] redist180_sync_in_aunroll_vunroll_x_in_c1_eni67_181_541_mem_q;
    wire [9:0] redist180_sync_in_aunroll_vunroll_x_in_c1_eni67_181_541_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist180_sync_in_aunroll_vunroll_x_in_c1_eni67_181_541_wraddr_i = 10'b1111111111;
    wire [9:0] redist180_sync_in_aunroll_vunroll_x_in_c1_eni67_181_541_offset_q;
    wire [10:0] redist180_sync_in_aunroll_vunroll_x_in_c1_eni67_181_541_rdcnt_a;
    wire [10:0] redist180_sync_in_aunroll_vunroll_x_in_c1_eni67_181_541_rdcnt_b;
    logic [10:0] redist180_sync_in_aunroll_vunroll_x_in_c1_eni67_181_541_rdcnt_o;
    wire [10:0] redist180_sync_in_aunroll_vunroll_x_in_c1_eni67_181_541_rdcnt_q;
    reg [31:0] redist181_sync_in_aunroll_vunroll_x_in_c1_eni67_182_542_inputreg0_q;
    reg [31:0] redist181_sync_in_aunroll_vunroll_x_in_c1_eni67_182_542_outputreg0_q;
    wire redist181_sync_in_aunroll_vunroll_x_in_c1_eni67_182_542_mem_reset0;
    wire [31:0] redist181_sync_in_aunroll_vunroll_x_in_c1_eni67_182_542_mem_ia;
    wire [9:0] redist181_sync_in_aunroll_vunroll_x_in_c1_eni67_182_542_mem_aa;
    wire [9:0] redist181_sync_in_aunroll_vunroll_x_in_c1_eni67_182_542_mem_ab;
    wire [31:0] redist181_sync_in_aunroll_vunroll_x_in_c1_eni67_182_542_mem_iq;
    wire [31:0] redist181_sync_in_aunroll_vunroll_x_in_c1_eni67_182_542_mem_q;
    wire [9:0] redist181_sync_in_aunroll_vunroll_x_in_c1_eni67_182_542_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist181_sync_in_aunroll_vunroll_x_in_c1_eni67_182_542_wraddr_i = 10'b1111111111;
    wire [9:0] redist181_sync_in_aunroll_vunroll_x_in_c1_eni67_182_542_offset_q;
    wire [10:0] redist181_sync_in_aunroll_vunroll_x_in_c1_eni67_182_542_rdcnt_a;
    wire [10:0] redist181_sync_in_aunroll_vunroll_x_in_c1_eni67_182_542_rdcnt_b;
    logic [10:0] redist181_sync_in_aunroll_vunroll_x_in_c1_eni67_182_542_rdcnt_o;
    wire [10:0] redist181_sync_in_aunroll_vunroll_x_in_c1_eni67_182_542_rdcnt_q;
    reg [31:0] redist182_sync_in_aunroll_vunroll_x_in_c1_eni67_183_547_inputreg0_q;
    reg [31:0] redist182_sync_in_aunroll_vunroll_x_in_c1_eni67_183_547_outputreg0_q;
    wire redist182_sync_in_aunroll_vunroll_x_in_c1_eni67_183_547_mem_reset0;
    wire [31:0] redist182_sync_in_aunroll_vunroll_x_in_c1_eni67_183_547_mem_ia;
    wire [9:0] redist182_sync_in_aunroll_vunroll_x_in_c1_eni67_183_547_mem_aa;
    wire [9:0] redist182_sync_in_aunroll_vunroll_x_in_c1_eni67_183_547_mem_ab;
    wire [31:0] redist182_sync_in_aunroll_vunroll_x_in_c1_eni67_183_547_mem_iq;
    wire [31:0] redist182_sync_in_aunroll_vunroll_x_in_c1_eni67_183_547_mem_q;
    wire [9:0] redist182_sync_in_aunroll_vunroll_x_in_c1_eni67_183_547_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist182_sync_in_aunroll_vunroll_x_in_c1_eni67_183_547_wraddr_i = 10'b1111111111;
    wire [9:0] redist182_sync_in_aunroll_vunroll_x_in_c1_eni67_183_547_offset_q;
    wire [10:0] redist182_sync_in_aunroll_vunroll_x_in_c1_eni67_183_547_rdcnt_a;
    wire [10:0] redist182_sync_in_aunroll_vunroll_x_in_c1_eni67_183_547_rdcnt_b;
    logic [10:0] redist182_sync_in_aunroll_vunroll_x_in_c1_eni67_183_547_rdcnt_o;
    wire [10:0] redist182_sync_in_aunroll_vunroll_x_in_c1_eni67_183_547_rdcnt_q;
    reg [31:0] redist183_sync_in_aunroll_vunroll_x_in_c1_eni67_184_548_inputreg0_q;
    reg [31:0] redist183_sync_in_aunroll_vunroll_x_in_c1_eni67_184_548_outputreg0_q;
    wire redist183_sync_in_aunroll_vunroll_x_in_c1_eni67_184_548_mem_reset0;
    wire [31:0] redist183_sync_in_aunroll_vunroll_x_in_c1_eni67_184_548_mem_ia;
    wire [9:0] redist183_sync_in_aunroll_vunroll_x_in_c1_eni67_184_548_mem_aa;
    wire [9:0] redist183_sync_in_aunroll_vunroll_x_in_c1_eni67_184_548_mem_ab;
    wire [31:0] redist183_sync_in_aunroll_vunroll_x_in_c1_eni67_184_548_mem_iq;
    wire [31:0] redist183_sync_in_aunroll_vunroll_x_in_c1_eni67_184_548_mem_q;
    wire [9:0] redist183_sync_in_aunroll_vunroll_x_in_c1_eni67_184_548_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist183_sync_in_aunroll_vunroll_x_in_c1_eni67_184_548_wraddr_i = 10'b1111111111;
    wire [9:0] redist183_sync_in_aunroll_vunroll_x_in_c1_eni67_184_548_offset_q;
    wire [10:0] redist183_sync_in_aunroll_vunroll_x_in_c1_eni67_184_548_rdcnt_a;
    wire [10:0] redist183_sync_in_aunroll_vunroll_x_in_c1_eni67_184_548_rdcnt_b;
    logic [10:0] redist183_sync_in_aunroll_vunroll_x_in_c1_eni67_184_548_rdcnt_o;
    wire [10:0] redist183_sync_in_aunroll_vunroll_x_in_c1_eni67_184_548_rdcnt_q;
    reg [31:0] redist184_sync_in_aunroll_vunroll_x_in_c1_eni67_185_553_inputreg0_q;
    reg [31:0] redist184_sync_in_aunroll_vunroll_x_in_c1_eni67_185_553_outputreg0_q;
    wire redist184_sync_in_aunroll_vunroll_x_in_c1_eni67_185_553_mem_reset0;
    wire [31:0] redist184_sync_in_aunroll_vunroll_x_in_c1_eni67_185_553_mem_ia;
    wire [9:0] redist184_sync_in_aunroll_vunroll_x_in_c1_eni67_185_553_mem_aa;
    wire [9:0] redist184_sync_in_aunroll_vunroll_x_in_c1_eni67_185_553_mem_ab;
    wire [31:0] redist184_sync_in_aunroll_vunroll_x_in_c1_eni67_185_553_mem_iq;
    wire [31:0] redist184_sync_in_aunroll_vunroll_x_in_c1_eni67_185_553_mem_q;
    wire [9:0] redist184_sync_in_aunroll_vunroll_x_in_c1_eni67_185_553_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist184_sync_in_aunroll_vunroll_x_in_c1_eni67_185_553_wraddr_i = 10'b1111111111;
    wire [9:0] redist184_sync_in_aunroll_vunroll_x_in_c1_eni67_185_553_offset_q;
    wire [10:0] redist184_sync_in_aunroll_vunroll_x_in_c1_eni67_185_553_rdcnt_a;
    wire [10:0] redist184_sync_in_aunroll_vunroll_x_in_c1_eni67_185_553_rdcnt_b;
    logic [10:0] redist184_sync_in_aunroll_vunroll_x_in_c1_eni67_185_553_rdcnt_o;
    wire [10:0] redist184_sync_in_aunroll_vunroll_x_in_c1_eni67_185_553_rdcnt_q;
    reg [31:0] redist185_sync_in_aunroll_vunroll_x_in_c1_eni67_186_554_inputreg0_q;
    reg [31:0] redist185_sync_in_aunroll_vunroll_x_in_c1_eni67_186_554_outputreg0_q;
    wire redist185_sync_in_aunroll_vunroll_x_in_c1_eni67_186_554_mem_reset0;
    wire [31:0] redist185_sync_in_aunroll_vunroll_x_in_c1_eni67_186_554_mem_ia;
    wire [9:0] redist185_sync_in_aunroll_vunroll_x_in_c1_eni67_186_554_mem_aa;
    wire [9:0] redist185_sync_in_aunroll_vunroll_x_in_c1_eni67_186_554_mem_ab;
    wire [31:0] redist185_sync_in_aunroll_vunroll_x_in_c1_eni67_186_554_mem_iq;
    wire [31:0] redist185_sync_in_aunroll_vunroll_x_in_c1_eni67_186_554_mem_q;
    wire [9:0] redist185_sync_in_aunroll_vunroll_x_in_c1_eni67_186_554_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist185_sync_in_aunroll_vunroll_x_in_c1_eni67_186_554_wraddr_i = 10'b1111111111;
    wire [9:0] redist185_sync_in_aunroll_vunroll_x_in_c1_eni67_186_554_offset_q;
    wire [10:0] redist185_sync_in_aunroll_vunroll_x_in_c1_eni67_186_554_rdcnt_a;
    wire [10:0] redist185_sync_in_aunroll_vunroll_x_in_c1_eni67_186_554_rdcnt_b;
    logic [10:0] redist185_sync_in_aunroll_vunroll_x_in_c1_eni67_186_554_rdcnt_o;
    wire [10:0] redist185_sync_in_aunroll_vunroll_x_in_c1_eni67_186_554_rdcnt_q;
    reg [31:0] redist186_sync_in_aunroll_vunroll_x_in_c1_eni67_187_559_inputreg0_q;
    reg [31:0] redist186_sync_in_aunroll_vunroll_x_in_c1_eni67_187_559_outputreg0_q;
    wire redist186_sync_in_aunroll_vunroll_x_in_c1_eni67_187_559_mem_reset0;
    wire [31:0] redist186_sync_in_aunroll_vunroll_x_in_c1_eni67_187_559_mem_ia;
    wire [9:0] redist186_sync_in_aunroll_vunroll_x_in_c1_eni67_187_559_mem_aa;
    wire [9:0] redist186_sync_in_aunroll_vunroll_x_in_c1_eni67_187_559_mem_ab;
    wire [31:0] redist186_sync_in_aunroll_vunroll_x_in_c1_eni67_187_559_mem_iq;
    wire [31:0] redist186_sync_in_aunroll_vunroll_x_in_c1_eni67_187_559_mem_q;
    wire [9:0] redist186_sync_in_aunroll_vunroll_x_in_c1_eni67_187_559_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist186_sync_in_aunroll_vunroll_x_in_c1_eni67_187_559_wraddr_i = 10'b1111111111;
    wire [9:0] redist186_sync_in_aunroll_vunroll_x_in_c1_eni67_187_559_offset_q;
    wire [10:0] redist186_sync_in_aunroll_vunroll_x_in_c1_eni67_187_559_rdcnt_a;
    wire [10:0] redist186_sync_in_aunroll_vunroll_x_in_c1_eni67_187_559_rdcnt_b;
    logic [10:0] redist186_sync_in_aunroll_vunroll_x_in_c1_eni67_187_559_rdcnt_o;
    wire [10:0] redist186_sync_in_aunroll_vunroll_x_in_c1_eni67_187_559_rdcnt_q;
    reg [31:0] redist187_sync_in_aunroll_vunroll_x_in_c1_eni67_188_560_inputreg0_q;
    reg [31:0] redist187_sync_in_aunroll_vunroll_x_in_c1_eni67_188_560_outputreg0_q;
    wire redist187_sync_in_aunroll_vunroll_x_in_c1_eni67_188_560_mem_reset0;
    wire [31:0] redist187_sync_in_aunroll_vunroll_x_in_c1_eni67_188_560_mem_ia;
    wire [9:0] redist187_sync_in_aunroll_vunroll_x_in_c1_eni67_188_560_mem_aa;
    wire [9:0] redist187_sync_in_aunroll_vunroll_x_in_c1_eni67_188_560_mem_ab;
    wire [31:0] redist187_sync_in_aunroll_vunroll_x_in_c1_eni67_188_560_mem_iq;
    wire [31:0] redist187_sync_in_aunroll_vunroll_x_in_c1_eni67_188_560_mem_q;
    wire [9:0] redist187_sync_in_aunroll_vunroll_x_in_c1_eni67_188_560_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist187_sync_in_aunroll_vunroll_x_in_c1_eni67_188_560_wraddr_i = 10'b1111111111;
    wire [9:0] redist187_sync_in_aunroll_vunroll_x_in_c1_eni67_188_560_offset_q;
    wire [10:0] redist187_sync_in_aunroll_vunroll_x_in_c1_eni67_188_560_rdcnt_a;
    wire [10:0] redist187_sync_in_aunroll_vunroll_x_in_c1_eni67_188_560_rdcnt_b;
    logic [10:0] redist187_sync_in_aunroll_vunroll_x_in_c1_eni67_188_560_rdcnt_o;
    wire [10:0] redist187_sync_in_aunroll_vunroll_x_in_c1_eni67_188_560_rdcnt_q;
    reg [31:0] redist188_sync_in_aunroll_vunroll_x_in_c1_eni67_189_565_inputreg0_q;
    reg [31:0] redist188_sync_in_aunroll_vunroll_x_in_c1_eni67_189_565_outputreg0_q;
    wire redist188_sync_in_aunroll_vunroll_x_in_c1_eni67_189_565_mem_reset0;
    wire [31:0] redist188_sync_in_aunroll_vunroll_x_in_c1_eni67_189_565_mem_ia;
    wire [9:0] redist188_sync_in_aunroll_vunroll_x_in_c1_eni67_189_565_mem_aa;
    wire [9:0] redist188_sync_in_aunroll_vunroll_x_in_c1_eni67_189_565_mem_ab;
    wire [31:0] redist188_sync_in_aunroll_vunroll_x_in_c1_eni67_189_565_mem_iq;
    wire [31:0] redist188_sync_in_aunroll_vunroll_x_in_c1_eni67_189_565_mem_q;
    wire [9:0] redist188_sync_in_aunroll_vunroll_x_in_c1_eni67_189_565_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist188_sync_in_aunroll_vunroll_x_in_c1_eni67_189_565_wraddr_i = 10'b1111111111;
    wire [9:0] redist188_sync_in_aunroll_vunroll_x_in_c1_eni67_189_565_offset_q;
    wire [10:0] redist188_sync_in_aunroll_vunroll_x_in_c1_eni67_189_565_rdcnt_a;
    wire [10:0] redist188_sync_in_aunroll_vunroll_x_in_c1_eni67_189_565_rdcnt_b;
    logic [10:0] redist188_sync_in_aunroll_vunroll_x_in_c1_eni67_189_565_rdcnt_o;
    wire [10:0] redist188_sync_in_aunroll_vunroll_x_in_c1_eni67_189_565_rdcnt_q;
    reg [31:0] redist189_sync_in_aunroll_vunroll_x_in_c1_eni67_190_566_inputreg0_q;
    reg [31:0] redist189_sync_in_aunroll_vunroll_x_in_c1_eni67_190_566_outputreg0_q;
    wire redist189_sync_in_aunroll_vunroll_x_in_c1_eni67_190_566_mem_reset0;
    wire [31:0] redist189_sync_in_aunroll_vunroll_x_in_c1_eni67_190_566_mem_ia;
    wire [9:0] redist189_sync_in_aunroll_vunroll_x_in_c1_eni67_190_566_mem_aa;
    wire [9:0] redist189_sync_in_aunroll_vunroll_x_in_c1_eni67_190_566_mem_ab;
    wire [31:0] redist189_sync_in_aunroll_vunroll_x_in_c1_eni67_190_566_mem_iq;
    wire [31:0] redist189_sync_in_aunroll_vunroll_x_in_c1_eni67_190_566_mem_q;
    wire [9:0] redist189_sync_in_aunroll_vunroll_x_in_c1_eni67_190_566_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist189_sync_in_aunroll_vunroll_x_in_c1_eni67_190_566_wraddr_i = 10'b1111111111;
    wire [9:0] redist189_sync_in_aunroll_vunroll_x_in_c1_eni67_190_566_offset_q;
    wire [10:0] redist189_sync_in_aunroll_vunroll_x_in_c1_eni67_190_566_rdcnt_a;
    wire [10:0] redist189_sync_in_aunroll_vunroll_x_in_c1_eni67_190_566_rdcnt_b;
    logic [10:0] redist189_sync_in_aunroll_vunroll_x_in_c1_eni67_190_566_rdcnt_o;
    wire [10:0] redist189_sync_in_aunroll_vunroll_x_in_c1_eni67_190_566_rdcnt_q;
    reg [31:0] redist190_sync_in_aunroll_vunroll_x_in_c1_eni67_191_571_inputreg0_q;
    reg [31:0] redist190_sync_in_aunroll_vunroll_x_in_c1_eni67_191_571_outputreg0_q;
    wire redist190_sync_in_aunroll_vunroll_x_in_c1_eni67_191_571_mem_reset0;
    wire [31:0] redist190_sync_in_aunroll_vunroll_x_in_c1_eni67_191_571_mem_ia;
    wire [9:0] redist190_sync_in_aunroll_vunroll_x_in_c1_eni67_191_571_mem_aa;
    wire [9:0] redist190_sync_in_aunroll_vunroll_x_in_c1_eni67_191_571_mem_ab;
    wire [31:0] redist190_sync_in_aunroll_vunroll_x_in_c1_eni67_191_571_mem_iq;
    wire [31:0] redist190_sync_in_aunroll_vunroll_x_in_c1_eni67_191_571_mem_q;
    wire [9:0] redist190_sync_in_aunroll_vunroll_x_in_c1_eni67_191_571_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist190_sync_in_aunroll_vunroll_x_in_c1_eni67_191_571_wraddr_i = 10'b1111111111;
    wire [9:0] redist190_sync_in_aunroll_vunroll_x_in_c1_eni67_191_571_offset_q;
    wire [10:0] redist190_sync_in_aunroll_vunroll_x_in_c1_eni67_191_571_rdcnt_a;
    wire [10:0] redist190_sync_in_aunroll_vunroll_x_in_c1_eni67_191_571_rdcnt_b;
    logic [10:0] redist190_sync_in_aunroll_vunroll_x_in_c1_eni67_191_571_rdcnt_o;
    wire [10:0] redist190_sync_in_aunroll_vunroll_x_in_c1_eni67_191_571_rdcnt_q;
    reg [31:0] redist191_sync_in_aunroll_vunroll_x_in_c1_eni67_192_572_inputreg0_q;
    reg [31:0] redist191_sync_in_aunroll_vunroll_x_in_c1_eni67_192_572_outputreg0_q;
    wire redist191_sync_in_aunroll_vunroll_x_in_c1_eni67_192_572_mem_reset0;
    wire [31:0] redist191_sync_in_aunroll_vunroll_x_in_c1_eni67_192_572_mem_ia;
    wire [9:0] redist191_sync_in_aunroll_vunroll_x_in_c1_eni67_192_572_mem_aa;
    wire [9:0] redist191_sync_in_aunroll_vunroll_x_in_c1_eni67_192_572_mem_ab;
    wire [31:0] redist191_sync_in_aunroll_vunroll_x_in_c1_eni67_192_572_mem_iq;
    wire [31:0] redist191_sync_in_aunroll_vunroll_x_in_c1_eni67_192_572_mem_q;
    wire [9:0] redist191_sync_in_aunroll_vunroll_x_in_c1_eni67_192_572_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist191_sync_in_aunroll_vunroll_x_in_c1_eni67_192_572_wraddr_i = 10'b1111111111;
    wire [9:0] redist191_sync_in_aunroll_vunroll_x_in_c1_eni67_192_572_offset_q;
    wire [10:0] redist191_sync_in_aunroll_vunroll_x_in_c1_eni67_192_572_rdcnt_a;
    wire [10:0] redist191_sync_in_aunroll_vunroll_x_in_c1_eni67_192_572_rdcnt_b;
    logic [10:0] redist191_sync_in_aunroll_vunroll_x_in_c1_eni67_192_572_rdcnt_o;
    wire [10:0] redist191_sync_in_aunroll_vunroll_x_in_c1_eni67_192_572_rdcnt_q;
    reg [31:0] redist192_sync_in_aunroll_vunroll_x_in_c1_eni67_193_577_inputreg0_q;
    reg [31:0] redist192_sync_in_aunroll_vunroll_x_in_c1_eni67_193_577_outputreg0_q;
    wire redist192_sync_in_aunroll_vunroll_x_in_c1_eni67_193_577_mem_reset0;
    wire [31:0] redist192_sync_in_aunroll_vunroll_x_in_c1_eni67_193_577_mem_ia;
    wire [9:0] redist192_sync_in_aunroll_vunroll_x_in_c1_eni67_193_577_mem_aa;
    wire [9:0] redist192_sync_in_aunroll_vunroll_x_in_c1_eni67_193_577_mem_ab;
    wire [31:0] redist192_sync_in_aunroll_vunroll_x_in_c1_eni67_193_577_mem_iq;
    wire [31:0] redist192_sync_in_aunroll_vunroll_x_in_c1_eni67_193_577_mem_q;
    wire [9:0] redist192_sync_in_aunroll_vunroll_x_in_c1_eni67_193_577_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist192_sync_in_aunroll_vunroll_x_in_c1_eni67_193_577_wraddr_i = 10'b1111111111;
    wire [9:0] redist192_sync_in_aunroll_vunroll_x_in_c1_eni67_193_577_offset_q;
    wire [10:0] redist192_sync_in_aunroll_vunroll_x_in_c1_eni67_193_577_rdcnt_a;
    wire [10:0] redist192_sync_in_aunroll_vunroll_x_in_c1_eni67_193_577_rdcnt_b;
    logic [10:0] redist192_sync_in_aunroll_vunroll_x_in_c1_eni67_193_577_rdcnt_o;
    wire [10:0] redist192_sync_in_aunroll_vunroll_x_in_c1_eni67_193_577_rdcnt_q;
    reg [31:0] redist193_sync_in_aunroll_vunroll_x_in_c1_eni67_194_578_inputreg0_q;
    reg [31:0] redist193_sync_in_aunroll_vunroll_x_in_c1_eni67_194_578_outputreg0_q;
    wire redist193_sync_in_aunroll_vunroll_x_in_c1_eni67_194_578_mem_reset0;
    wire [31:0] redist193_sync_in_aunroll_vunroll_x_in_c1_eni67_194_578_mem_ia;
    wire [9:0] redist193_sync_in_aunroll_vunroll_x_in_c1_eni67_194_578_mem_aa;
    wire [9:0] redist193_sync_in_aunroll_vunroll_x_in_c1_eni67_194_578_mem_ab;
    wire [31:0] redist193_sync_in_aunroll_vunroll_x_in_c1_eni67_194_578_mem_iq;
    wire [31:0] redist193_sync_in_aunroll_vunroll_x_in_c1_eni67_194_578_mem_q;
    wire [9:0] redist193_sync_in_aunroll_vunroll_x_in_c1_eni67_194_578_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist193_sync_in_aunroll_vunroll_x_in_c1_eni67_194_578_wraddr_i = 10'b1111111111;
    wire [9:0] redist193_sync_in_aunroll_vunroll_x_in_c1_eni67_194_578_offset_q;
    wire [10:0] redist193_sync_in_aunroll_vunroll_x_in_c1_eni67_194_578_rdcnt_a;
    wire [10:0] redist193_sync_in_aunroll_vunroll_x_in_c1_eni67_194_578_rdcnt_b;
    logic [10:0] redist193_sync_in_aunroll_vunroll_x_in_c1_eni67_194_578_rdcnt_o;
    wire [10:0] redist193_sync_in_aunroll_vunroll_x_in_c1_eni67_194_578_rdcnt_q;
    reg [31:0] redist194_sync_in_aunroll_vunroll_x_in_c1_eni67_195_583_inputreg0_q;
    reg [31:0] redist194_sync_in_aunroll_vunroll_x_in_c1_eni67_195_583_outputreg0_q;
    wire redist194_sync_in_aunroll_vunroll_x_in_c1_eni67_195_583_mem_reset0;
    wire [31:0] redist194_sync_in_aunroll_vunroll_x_in_c1_eni67_195_583_mem_ia;
    wire [9:0] redist194_sync_in_aunroll_vunroll_x_in_c1_eni67_195_583_mem_aa;
    wire [9:0] redist194_sync_in_aunroll_vunroll_x_in_c1_eni67_195_583_mem_ab;
    wire [31:0] redist194_sync_in_aunroll_vunroll_x_in_c1_eni67_195_583_mem_iq;
    wire [31:0] redist194_sync_in_aunroll_vunroll_x_in_c1_eni67_195_583_mem_q;
    wire [9:0] redist194_sync_in_aunroll_vunroll_x_in_c1_eni67_195_583_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist194_sync_in_aunroll_vunroll_x_in_c1_eni67_195_583_wraddr_i = 10'b1111111111;
    wire [9:0] redist194_sync_in_aunroll_vunroll_x_in_c1_eni67_195_583_offset_q;
    wire [10:0] redist194_sync_in_aunroll_vunroll_x_in_c1_eni67_195_583_rdcnt_a;
    wire [10:0] redist194_sync_in_aunroll_vunroll_x_in_c1_eni67_195_583_rdcnt_b;
    logic [10:0] redist194_sync_in_aunroll_vunroll_x_in_c1_eni67_195_583_rdcnt_o;
    wire [10:0] redist194_sync_in_aunroll_vunroll_x_in_c1_eni67_195_583_rdcnt_q;
    reg [31:0] redist195_sync_in_aunroll_vunroll_x_in_c1_eni67_196_584_inputreg0_q;
    reg [31:0] redist195_sync_in_aunroll_vunroll_x_in_c1_eni67_196_584_outputreg0_q;
    wire redist195_sync_in_aunroll_vunroll_x_in_c1_eni67_196_584_mem_reset0;
    wire [31:0] redist195_sync_in_aunroll_vunroll_x_in_c1_eni67_196_584_mem_ia;
    wire [9:0] redist195_sync_in_aunroll_vunroll_x_in_c1_eni67_196_584_mem_aa;
    wire [9:0] redist195_sync_in_aunroll_vunroll_x_in_c1_eni67_196_584_mem_ab;
    wire [31:0] redist195_sync_in_aunroll_vunroll_x_in_c1_eni67_196_584_mem_iq;
    wire [31:0] redist195_sync_in_aunroll_vunroll_x_in_c1_eni67_196_584_mem_q;
    wire [9:0] redist195_sync_in_aunroll_vunroll_x_in_c1_eni67_196_584_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist195_sync_in_aunroll_vunroll_x_in_c1_eni67_196_584_wraddr_i = 10'b1111111111;
    wire [9:0] redist195_sync_in_aunroll_vunroll_x_in_c1_eni67_196_584_offset_q;
    wire [10:0] redist195_sync_in_aunroll_vunroll_x_in_c1_eni67_196_584_rdcnt_a;
    wire [10:0] redist195_sync_in_aunroll_vunroll_x_in_c1_eni67_196_584_rdcnt_b;
    logic [10:0] redist195_sync_in_aunroll_vunroll_x_in_c1_eni67_196_584_rdcnt_o;
    wire [10:0] redist195_sync_in_aunroll_vunroll_x_in_c1_eni67_196_584_rdcnt_q;
    reg [31:0] redist196_sync_in_aunroll_vunroll_x_in_c1_eni67_197_589_inputreg0_q;
    reg [31:0] redist196_sync_in_aunroll_vunroll_x_in_c1_eni67_197_589_outputreg0_q;
    wire redist196_sync_in_aunroll_vunroll_x_in_c1_eni67_197_589_mem_reset0;
    wire [31:0] redist196_sync_in_aunroll_vunroll_x_in_c1_eni67_197_589_mem_ia;
    wire [9:0] redist196_sync_in_aunroll_vunroll_x_in_c1_eni67_197_589_mem_aa;
    wire [9:0] redist196_sync_in_aunroll_vunroll_x_in_c1_eni67_197_589_mem_ab;
    wire [31:0] redist196_sync_in_aunroll_vunroll_x_in_c1_eni67_197_589_mem_iq;
    wire [31:0] redist196_sync_in_aunroll_vunroll_x_in_c1_eni67_197_589_mem_q;
    wire [9:0] redist196_sync_in_aunroll_vunroll_x_in_c1_eni67_197_589_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist196_sync_in_aunroll_vunroll_x_in_c1_eni67_197_589_wraddr_i = 10'b1111111111;
    wire [9:0] redist196_sync_in_aunroll_vunroll_x_in_c1_eni67_197_589_offset_q;
    wire [10:0] redist196_sync_in_aunroll_vunroll_x_in_c1_eni67_197_589_rdcnt_a;
    wire [10:0] redist196_sync_in_aunroll_vunroll_x_in_c1_eni67_197_589_rdcnt_b;
    logic [10:0] redist196_sync_in_aunroll_vunroll_x_in_c1_eni67_197_589_rdcnt_o;
    wire [10:0] redist196_sync_in_aunroll_vunroll_x_in_c1_eni67_197_589_rdcnt_q;
    reg [31:0] redist197_sync_in_aunroll_vunroll_x_in_c1_eni67_198_590_inputreg0_q;
    reg [31:0] redist197_sync_in_aunroll_vunroll_x_in_c1_eni67_198_590_outputreg0_q;
    wire redist197_sync_in_aunroll_vunroll_x_in_c1_eni67_198_590_mem_reset0;
    wire [31:0] redist197_sync_in_aunroll_vunroll_x_in_c1_eni67_198_590_mem_ia;
    wire [9:0] redist197_sync_in_aunroll_vunroll_x_in_c1_eni67_198_590_mem_aa;
    wire [9:0] redist197_sync_in_aunroll_vunroll_x_in_c1_eni67_198_590_mem_ab;
    wire [31:0] redist197_sync_in_aunroll_vunroll_x_in_c1_eni67_198_590_mem_iq;
    wire [31:0] redist197_sync_in_aunroll_vunroll_x_in_c1_eni67_198_590_mem_q;
    wire [9:0] redist197_sync_in_aunroll_vunroll_x_in_c1_eni67_198_590_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist197_sync_in_aunroll_vunroll_x_in_c1_eni67_198_590_wraddr_i = 10'b1111111111;
    wire [9:0] redist197_sync_in_aunroll_vunroll_x_in_c1_eni67_198_590_offset_q;
    wire [10:0] redist197_sync_in_aunroll_vunroll_x_in_c1_eni67_198_590_rdcnt_a;
    wire [10:0] redist197_sync_in_aunroll_vunroll_x_in_c1_eni67_198_590_rdcnt_b;
    logic [10:0] redist197_sync_in_aunroll_vunroll_x_in_c1_eni67_198_590_rdcnt_o;
    wire [10:0] redist197_sync_in_aunroll_vunroll_x_in_c1_eni67_198_590_rdcnt_q;
    reg [31:0] redist198_sync_in_aunroll_vunroll_x_in_c1_eni67_199_595_inputreg0_q;
    reg [31:0] redist198_sync_in_aunroll_vunroll_x_in_c1_eni67_199_595_outputreg0_q;
    wire redist198_sync_in_aunroll_vunroll_x_in_c1_eni67_199_595_mem_reset0;
    wire [31:0] redist198_sync_in_aunroll_vunroll_x_in_c1_eni67_199_595_mem_ia;
    wire [9:0] redist198_sync_in_aunroll_vunroll_x_in_c1_eni67_199_595_mem_aa;
    wire [9:0] redist198_sync_in_aunroll_vunroll_x_in_c1_eni67_199_595_mem_ab;
    wire [31:0] redist198_sync_in_aunroll_vunroll_x_in_c1_eni67_199_595_mem_iq;
    wire [31:0] redist198_sync_in_aunroll_vunroll_x_in_c1_eni67_199_595_mem_q;
    wire [9:0] redist198_sync_in_aunroll_vunroll_x_in_c1_eni67_199_595_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist198_sync_in_aunroll_vunroll_x_in_c1_eni67_199_595_wraddr_i = 10'b1111111111;
    wire [9:0] redist198_sync_in_aunroll_vunroll_x_in_c1_eni67_199_595_offset_q;
    wire [10:0] redist198_sync_in_aunroll_vunroll_x_in_c1_eni67_199_595_rdcnt_a;
    wire [10:0] redist198_sync_in_aunroll_vunroll_x_in_c1_eni67_199_595_rdcnt_b;
    logic [10:0] redist198_sync_in_aunroll_vunroll_x_in_c1_eni67_199_595_rdcnt_o;
    wire [10:0] redist198_sync_in_aunroll_vunroll_x_in_c1_eni67_199_595_rdcnt_q;
    reg [31:0] redist199_sync_in_aunroll_vunroll_x_in_c1_eni67_200_596_inputreg0_q;
    reg [31:0] redist199_sync_in_aunroll_vunroll_x_in_c1_eni67_200_596_outputreg0_q;
    wire redist199_sync_in_aunroll_vunroll_x_in_c1_eni67_200_596_mem_reset0;
    wire [31:0] redist199_sync_in_aunroll_vunroll_x_in_c1_eni67_200_596_mem_ia;
    wire [9:0] redist199_sync_in_aunroll_vunroll_x_in_c1_eni67_200_596_mem_aa;
    wire [9:0] redist199_sync_in_aunroll_vunroll_x_in_c1_eni67_200_596_mem_ab;
    wire [31:0] redist199_sync_in_aunroll_vunroll_x_in_c1_eni67_200_596_mem_iq;
    wire [31:0] redist199_sync_in_aunroll_vunroll_x_in_c1_eni67_200_596_mem_q;
    wire [9:0] redist199_sync_in_aunroll_vunroll_x_in_c1_eni67_200_596_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist199_sync_in_aunroll_vunroll_x_in_c1_eni67_200_596_wraddr_i = 10'b1111111111;
    wire [9:0] redist199_sync_in_aunroll_vunroll_x_in_c1_eni67_200_596_offset_q;
    wire [10:0] redist199_sync_in_aunroll_vunroll_x_in_c1_eni67_200_596_rdcnt_a;
    wire [10:0] redist199_sync_in_aunroll_vunroll_x_in_c1_eni67_200_596_rdcnt_b;
    logic [10:0] redist199_sync_in_aunroll_vunroll_x_in_c1_eni67_200_596_rdcnt_o;
    wire [10:0] redist199_sync_in_aunroll_vunroll_x_in_c1_eni67_200_596_rdcnt_q;
    reg [31:0] redist200_sync_in_aunroll_vunroll_x_in_c1_eni67_201_601_inputreg0_q;
    reg [31:0] redist200_sync_in_aunroll_vunroll_x_in_c1_eni67_201_601_outputreg0_q;
    wire redist200_sync_in_aunroll_vunroll_x_in_c1_eni67_201_601_mem_reset0;
    wire [31:0] redist200_sync_in_aunroll_vunroll_x_in_c1_eni67_201_601_mem_ia;
    wire [9:0] redist200_sync_in_aunroll_vunroll_x_in_c1_eni67_201_601_mem_aa;
    wire [9:0] redist200_sync_in_aunroll_vunroll_x_in_c1_eni67_201_601_mem_ab;
    wire [31:0] redist200_sync_in_aunroll_vunroll_x_in_c1_eni67_201_601_mem_iq;
    wire [31:0] redist200_sync_in_aunroll_vunroll_x_in_c1_eni67_201_601_mem_q;
    wire [9:0] redist200_sync_in_aunroll_vunroll_x_in_c1_eni67_201_601_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist200_sync_in_aunroll_vunroll_x_in_c1_eni67_201_601_wraddr_i = 10'b1111111111;
    wire [9:0] redist200_sync_in_aunroll_vunroll_x_in_c1_eni67_201_601_offset_q;
    wire [10:0] redist200_sync_in_aunroll_vunroll_x_in_c1_eni67_201_601_rdcnt_a;
    wire [10:0] redist200_sync_in_aunroll_vunroll_x_in_c1_eni67_201_601_rdcnt_b;
    logic [10:0] redist200_sync_in_aunroll_vunroll_x_in_c1_eni67_201_601_rdcnt_o;
    wire [10:0] redist200_sync_in_aunroll_vunroll_x_in_c1_eni67_201_601_rdcnt_q;
    reg [31:0] redist201_sync_in_aunroll_vunroll_x_in_c1_eni67_202_602_inputreg0_q;
    reg [31:0] redist201_sync_in_aunroll_vunroll_x_in_c1_eni67_202_602_outputreg0_q;
    wire redist201_sync_in_aunroll_vunroll_x_in_c1_eni67_202_602_mem_reset0;
    wire [31:0] redist201_sync_in_aunroll_vunroll_x_in_c1_eni67_202_602_mem_ia;
    wire [9:0] redist201_sync_in_aunroll_vunroll_x_in_c1_eni67_202_602_mem_aa;
    wire [9:0] redist201_sync_in_aunroll_vunroll_x_in_c1_eni67_202_602_mem_ab;
    wire [31:0] redist201_sync_in_aunroll_vunroll_x_in_c1_eni67_202_602_mem_iq;
    wire [31:0] redist201_sync_in_aunroll_vunroll_x_in_c1_eni67_202_602_mem_q;
    wire [9:0] redist201_sync_in_aunroll_vunroll_x_in_c1_eni67_202_602_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist201_sync_in_aunroll_vunroll_x_in_c1_eni67_202_602_wraddr_i = 10'b1111111111;
    wire [9:0] redist201_sync_in_aunroll_vunroll_x_in_c1_eni67_202_602_offset_q;
    wire [10:0] redist201_sync_in_aunroll_vunroll_x_in_c1_eni67_202_602_rdcnt_a;
    wire [10:0] redist201_sync_in_aunroll_vunroll_x_in_c1_eni67_202_602_rdcnt_b;
    logic [10:0] redist201_sync_in_aunroll_vunroll_x_in_c1_eni67_202_602_rdcnt_o;
    wire [10:0] redist201_sync_in_aunroll_vunroll_x_in_c1_eni67_202_602_rdcnt_q;
    reg [31:0] redist202_sync_in_aunroll_vunroll_x_in_c1_eni67_203_607_inputreg0_q;
    reg [31:0] redist202_sync_in_aunroll_vunroll_x_in_c1_eni67_203_607_outputreg0_q;
    wire redist202_sync_in_aunroll_vunroll_x_in_c1_eni67_203_607_mem_reset0;
    wire [31:0] redist202_sync_in_aunroll_vunroll_x_in_c1_eni67_203_607_mem_ia;
    wire [9:0] redist202_sync_in_aunroll_vunroll_x_in_c1_eni67_203_607_mem_aa;
    wire [9:0] redist202_sync_in_aunroll_vunroll_x_in_c1_eni67_203_607_mem_ab;
    wire [31:0] redist202_sync_in_aunroll_vunroll_x_in_c1_eni67_203_607_mem_iq;
    wire [31:0] redist202_sync_in_aunroll_vunroll_x_in_c1_eni67_203_607_mem_q;
    wire [9:0] redist202_sync_in_aunroll_vunroll_x_in_c1_eni67_203_607_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist202_sync_in_aunroll_vunroll_x_in_c1_eni67_203_607_wraddr_i = 10'b1111111111;
    wire [9:0] redist202_sync_in_aunroll_vunroll_x_in_c1_eni67_203_607_offset_q;
    wire [10:0] redist202_sync_in_aunroll_vunroll_x_in_c1_eni67_203_607_rdcnt_a;
    wire [10:0] redist202_sync_in_aunroll_vunroll_x_in_c1_eni67_203_607_rdcnt_b;
    logic [10:0] redist202_sync_in_aunroll_vunroll_x_in_c1_eni67_203_607_rdcnt_o;
    wire [10:0] redist202_sync_in_aunroll_vunroll_x_in_c1_eni67_203_607_rdcnt_q;
    reg [31:0] redist203_sync_in_aunroll_vunroll_x_in_c1_eni67_204_608_inputreg0_q;
    reg [31:0] redist203_sync_in_aunroll_vunroll_x_in_c1_eni67_204_608_outputreg0_q;
    wire redist203_sync_in_aunroll_vunroll_x_in_c1_eni67_204_608_mem_reset0;
    wire [31:0] redist203_sync_in_aunroll_vunroll_x_in_c1_eni67_204_608_mem_ia;
    wire [9:0] redist203_sync_in_aunroll_vunroll_x_in_c1_eni67_204_608_mem_aa;
    wire [9:0] redist203_sync_in_aunroll_vunroll_x_in_c1_eni67_204_608_mem_ab;
    wire [31:0] redist203_sync_in_aunroll_vunroll_x_in_c1_eni67_204_608_mem_iq;
    wire [31:0] redist203_sync_in_aunroll_vunroll_x_in_c1_eni67_204_608_mem_q;
    wire [9:0] redist203_sync_in_aunroll_vunroll_x_in_c1_eni67_204_608_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist203_sync_in_aunroll_vunroll_x_in_c1_eni67_204_608_wraddr_i = 10'b1111111111;
    wire [9:0] redist203_sync_in_aunroll_vunroll_x_in_c1_eni67_204_608_offset_q;
    wire [10:0] redist203_sync_in_aunroll_vunroll_x_in_c1_eni67_204_608_rdcnt_a;
    wire [10:0] redist203_sync_in_aunroll_vunroll_x_in_c1_eni67_204_608_rdcnt_b;
    logic [10:0] redist203_sync_in_aunroll_vunroll_x_in_c1_eni67_204_608_rdcnt_o;
    wire [10:0] redist203_sync_in_aunroll_vunroll_x_in_c1_eni67_204_608_rdcnt_q;
    reg [31:0] redist204_sync_in_aunroll_vunroll_x_in_c1_eni67_205_613_inputreg0_q;
    reg [31:0] redist204_sync_in_aunroll_vunroll_x_in_c1_eni67_205_613_outputreg0_q;
    wire redist204_sync_in_aunroll_vunroll_x_in_c1_eni67_205_613_mem_reset0;
    wire [31:0] redist204_sync_in_aunroll_vunroll_x_in_c1_eni67_205_613_mem_ia;
    wire [9:0] redist204_sync_in_aunroll_vunroll_x_in_c1_eni67_205_613_mem_aa;
    wire [9:0] redist204_sync_in_aunroll_vunroll_x_in_c1_eni67_205_613_mem_ab;
    wire [31:0] redist204_sync_in_aunroll_vunroll_x_in_c1_eni67_205_613_mem_iq;
    wire [31:0] redist204_sync_in_aunroll_vunroll_x_in_c1_eni67_205_613_mem_q;
    wire [9:0] redist204_sync_in_aunroll_vunroll_x_in_c1_eni67_205_613_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist204_sync_in_aunroll_vunroll_x_in_c1_eni67_205_613_wraddr_i = 10'b1111111111;
    wire [9:0] redist204_sync_in_aunroll_vunroll_x_in_c1_eni67_205_613_offset_q;
    wire [10:0] redist204_sync_in_aunroll_vunroll_x_in_c1_eni67_205_613_rdcnt_a;
    wire [10:0] redist204_sync_in_aunroll_vunroll_x_in_c1_eni67_205_613_rdcnt_b;
    logic [10:0] redist204_sync_in_aunroll_vunroll_x_in_c1_eni67_205_613_rdcnt_o;
    wire [10:0] redist204_sync_in_aunroll_vunroll_x_in_c1_eni67_205_613_rdcnt_q;
    reg [31:0] redist205_sync_in_aunroll_vunroll_x_in_c1_eni67_206_614_inputreg0_q;
    reg [31:0] redist205_sync_in_aunroll_vunroll_x_in_c1_eni67_206_614_outputreg0_q;
    wire redist205_sync_in_aunroll_vunroll_x_in_c1_eni67_206_614_mem_reset0;
    wire [31:0] redist205_sync_in_aunroll_vunroll_x_in_c1_eni67_206_614_mem_ia;
    wire [9:0] redist205_sync_in_aunroll_vunroll_x_in_c1_eni67_206_614_mem_aa;
    wire [9:0] redist205_sync_in_aunroll_vunroll_x_in_c1_eni67_206_614_mem_ab;
    wire [31:0] redist205_sync_in_aunroll_vunroll_x_in_c1_eni67_206_614_mem_iq;
    wire [31:0] redist205_sync_in_aunroll_vunroll_x_in_c1_eni67_206_614_mem_q;
    wire [9:0] redist205_sync_in_aunroll_vunroll_x_in_c1_eni67_206_614_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist205_sync_in_aunroll_vunroll_x_in_c1_eni67_206_614_wraddr_i = 10'b1111111111;
    wire [9:0] redist205_sync_in_aunroll_vunroll_x_in_c1_eni67_206_614_offset_q;
    wire [10:0] redist205_sync_in_aunroll_vunroll_x_in_c1_eni67_206_614_rdcnt_a;
    wire [10:0] redist205_sync_in_aunroll_vunroll_x_in_c1_eni67_206_614_rdcnt_b;
    logic [10:0] redist205_sync_in_aunroll_vunroll_x_in_c1_eni67_206_614_rdcnt_o;
    wire [10:0] redist205_sync_in_aunroll_vunroll_x_in_c1_eni67_206_614_rdcnt_q;
    reg [31:0] redist206_sync_in_aunroll_vunroll_x_in_c1_eni67_207_619_inputreg0_q;
    reg [31:0] redist206_sync_in_aunroll_vunroll_x_in_c1_eni67_207_619_outputreg0_q;
    wire redist206_sync_in_aunroll_vunroll_x_in_c1_eni67_207_619_mem_reset0;
    wire [31:0] redist206_sync_in_aunroll_vunroll_x_in_c1_eni67_207_619_mem_ia;
    wire [9:0] redist206_sync_in_aunroll_vunroll_x_in_c1_eni67_207_619_mem_aa;
    wire [9:0] redist206_sync_in_aunroll_vunroll_x_in_c1_eni67_207_619_mem_ab;
    wire [31:0] redist206_sync_in_aunroll_vunroll_x_in_c1_eni67_207_619_mem_iq;
    wire [31:0] redist206_sync_in_aunroll_vunroll_x_in_c1_eni67_207_619_mem_q;
    wire [9:0] redist206_sync_in_aunroll_vunroll_x_in_c1_eni67_207_619_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist206_sync_in_aunroll_vunroll_x_in_c1_eni67_207_619_wraddr_i = 10'b1111111111;
    wire [9:0] redist206_sync_in_aunroll_vunroll_x_in_c1_eni67_207_619_offset_q;
    wire [10:0] redist206_sync_in_aunroll_vunroll_x_in_c1_eni67_207_619_rdcnt_a;
    wire [10:0] redist206_sync_in_aunroll_vunroll_x_in_c1_eni67_207_619_rdcnt_b;
    logic [10:0] redist206_sync_in_aunroll_vunroll_x_in_c1_eni67_207_619_rdcnt_o;
    wire [10:0] redist206_sync_in_aunroll_vunroll_x_in_c1_eni67_207_619_rdcnt_q;
    reg [31:0] redist207_sync_in_aunroll_vunroll_x_in_c1_eni67_208_620_inputreg0_q;
    reg [31:0] redist207_sync_in_aunroll_vunroll_x_in_c1_eni67_208_620_outputreg0_q;
    wire redist207_sync_in_aunroll_vunroll_x_in_c1_eni67_208_620_mem_reset0;
    wire [31:0] redist207_sync_in_aunroll_vunroll_x_in_c1_eni67_208_620_mem_ia;
    wire [9:0] redist207_sync_in_aunroll_vunroll_x_in_c1_eni67_208_620_mem_aa;
    wire [9:0] redist207_sync_in_aunroll_vunroll_x_in_c1_eni67_208_620_mem_ab;
    wire [31:0] redist207_sync_in_aunroll_vunroll_x_in_c1_eni67_208_620_mem_iq;
    wire [31:0] redist207_sync_in_aunroll_vunroll_x_in_c1_eni67_208_620_mem_q;
    wire [9:0] redist207_sync_in_aunroll_vunroll_x_in_c1_eni67_208_620_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist207_sync_in_aunroll_vunroll_x_in_c1_eni67_208_620_wraddr_i = 10'b1111111111;
    wire [9:0] redist207_sync_in_aunroll_vunroll_x_in_c1_eni67_208_620_offset_q;
    wire [10:0] redist207_sync_in_aunroll_vunroll_x_in_c1_eni67_208_620_rdcnt_a;
    wire [10:0] redist207_sync_in_aunroll_vunroll_x_in_c1_eni67_208_620_rdcnt_b;
    logic [10:0] redist207_sync_in_aunroll_vunroll_x_in_c1_eni67_208_620_rdcnt_o;
    wire [10:0] redist207_sync_in_aunroll_vunroll_x_in_c1_eni67_208_620_rdcnt_q;
    reg [31:0] redist208_sync_in_aunroll_vunroll_x_in_c1_eni67_209_625_inputreg0_q;
    reg [31:0] redist208_sync_in_aunroll_vunroll_x_in_c1_eni67_209_625_outputreg0_q;
    wire redist208_sync_in_aunroll_vunroll_x_in_c1_eni67_209_625_mem_reset0;
    wire [31:0] redist208_sync_in_aunroll_vunroll_x_in_c1_eni67_209_625_mem_ia;
    wire [9:0] redist208_sync_in_aunroll_vunroll_x_in_c1_eni67_209_625_mem_aa;
    wire [9:0] redist208_sync_in_aunroll_vunroll_x_in_c1_eni67_209_625_mem_ab;
    wire [31:0] redist208_sync_in_aunroll_vunroll_x_in_c1_eni67_209_625_mem_iq;
    wire [31:0] redist208_sync_in_aunroll_vunroll_x_in_c1_eni67_209_625_mem_q;
    wire [9:0] redist208_sync_in_aunroll_vunroll_x_in_c1_eni67_209_625_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist208_sync_in_aunroll_vunroll_x_in_c1_eni67_209_625_wraddr_i = 10'b1111111111;
    wire [9:0] redist208_sync_in_aunroll_vunroll_x_in_c1_eni67_209_625_offset_q;
    wire [10:0] redist208_sync_in_aunroll_vunroll_x_in_c1_eni67_209_625_rdcnt_a;
    wire [10:0] redist208_sync_in_aunroll_vunroll_x_in_c1_eni67_209_625_rdcnt_b;
    logic [10:0] redist208_sync_in_aunroll_vunroll_x_in_c1_eni67_209_625_rdcnt_o;
    wire [10:0] redist208_sync_in_aunroll_vunroll_x_in_c1_eni67_209_625_rdcnt_q;
    reg [31:0] redist209_sync_in_aunroll_vunroll_x_in_c1_eni67_210_626_inputreg0_q;
    reg [31:0] redist209_sync_in_aunroll_vunroll_x_in_c1_eni67_210_626_outputreg0_q;
    wire redist209_sync_in_aunroll_vunroll_x_in_c1_eni67_210_626_mem_reset0;
    wire [31:0] redist209_sync_in_aunroll_vunroll_x_in_c1_eni67_210_626_mem_ia;
    wire [9:0] redist209_sync_in_aunroll_vunroll_x_in_c1_eni67_210_626_mem_aa;
    wire [9:0] redist209_sync_in_aunroll_vunroll_x_in_c1_eni67_210_626_mem_ab;
    wire [31:0] redist209_sync_in_aunroll_vunroll_x_in_c1_eni67_210_626_mem_iq;
    wire [31:0] redist209_sync_in_aunroll_vunroll_x_in_c1_eni67_210_626_mem_q;
    wire [9:0] redist209_sync_in_aunroll_vunroll_x_in_c1_eni67_210_626_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist209_sync_in_aunroll_vunroll_x_in_c1_eni67_210_626_wraddr_i = 10'b1111111111;
    wire [9:0] redist209_sync_in_aunroll_vunroll_x_in_c1_eni67_210_626_offset_q;
    wire [10:0] redist209_sync_in_aunroll_vunroll_x_in_c1_eni67_210_626_rdcnt_a;
    wire [10:0] redist209_sync_in_aunroll_vunroll_x_in_c1_eni67_210_626_rdcnt_b;
    logic [10:0] redist209_sync_in_aunroll_vunroll_x_in_c1_eni67_210_626_rdcnt_o;
    wire [10:0] redist209_sync_in_aunroll_vunroll_x_in_c1_eni67_210_626_rdcnt_q;
    reg [31:0] redist210_sync_in_aunroll_vunroll_x_in_c1_eni67_211_631_inputreg0_q;
    reg [31:0] redist210_sync_in_aunroll_vunroll_x_in_c1_eni67_211_631_outputreg0_q;
    wire redist210_sync_in_aunroll_vunroll_x_in_c1_eni67_211_631_mem_reset0;
    wire [31:0] redist210_sync_in_aunroll_vunroll_x_in_c1_eni67_211_631_mem_ia;
    wire [9:0] redist210_sync_in_aunroll_vunroll_x_in_c1_eni67_211_631_mem_aa;
    wire [9:0] redist210_sync_in_aunroll_vunroll_x_in_c1_eni67_211_631_mem_ab;
    wire [31:0] redist210_sync_in_aunroll_vunroll_x_in_c1_eni67_211_631_mem_iq;
    wire [31:0] redist210_sync_in_aunroll_vunroll_x_in_c1_eni67_211_631_mem_q;
    wire [9:0] redist210_sync_in_aunroll_vunroll_x_in_c1_eni67_211_631_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist210_sync_in_aunroll_vunroll_x_in_c1_eni67_211_631_wraddr_i = 10'b1111111111;
    wire [9:0] redist210_sync_in_aunroll_vunroll_x_in_c1_eni67_211_631_offset_q;
    wire [10:0] redist210_sync_in_aunroll_vunroll_x_in_c1_eni67_211_631_rdcnt_a;
    wire [10:0] redist210_sync_in_aunroll_vunroll_x_in_c1_eni67_211_631_rdcnt_b;
    logic [10:0] redist210_sync_in_aunroll_vunroll_x_in_c1_eni67_211_631_rdcnt_o;
    wire [10:0] redist210_sync_in_aunroll_vunroll_x_in_c1_eni67_211_631_rdcnt_q;
    reg [31:0] redist211_sync_in_aunroll_vunroll_x_in_c1_eni67_212_632_inputreg0_q;
    reg [31:0] redist211_sync_in_aunroll_vunroll_x_in_c1_eni67_212_632_outputreg0_q;
    wire redist211_sync_in_aunroll_vunroll_x_in_c1_eni67_212_632_mem_reset0;
    wire [31:0] redist211_sync_in_aunroll_vunroll_x_in_c1_eni67_212_632_mem_ia;
    wire [9:0] redist211_sync_in_aunroll_vunroll_x_in_c1_eni67_212_632_mem_aa;
    wire [9:0] redist211_sync_in_aunroll_vunroll_x_in_c1_eni67_212_632_mem_ab;
    wire [31:0] redist211_sync_in_aunroll_vunroll_x_in_c1_eni67_212_632_mem_iq;
    wire [31:0] redist211_sync_in_aunroll_vunroll_x_in_c1_eni67_212_632_mem_q;
    wire [9:0] redist211_sync_in_aunroll_vunroll_x_in_c1_eni67_212_632_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist211_sync_in_aunroll_vunroll_x_in_c1_eni67_212_632_wraddr_i = 10'b1111111111;
    wire [9:0] redist211_sync_in_aunroll_vunroll_x_in_c1_eni67_212_632_offset_q;
    wire [10:0] redist211_sync_in_aunroll_vunroll_x_in_c1_eni67_212_632_rdcnt_a;
    wire [10:0] redist211_sync_in_aunroll_vunroll_x_in_c1_eni67_212_632_rdcnt_b;
    logic [10:0] redist211_sync_in_aunroll_vunroll_x_in_c1_eni67_212_632_rdcnt_o;
    wire [10:0] redist211_sync_in_aunroll_vunroll_x_in_c1_eni67_212_632_rdcnt_q;
    reg [31:0] redist212_sync_in_aunroll_vunroll_x_in_c1_eni67_213_637_inputreg0_q;
    reg [31:0] redist212_sync_in_aunroll_vunroll_x_in_c1_eni67_213_637_outputreg0_q;
    wire redist212_sync_in_aunroll_vunroll_x_in_c1_eni67_213_637_mem_reset0;
    wire [31:0] redist212_sync_in_aunroll_vunroll_x_in_c1_eni67_213_637_mem_ia;
    wire [9:0] redist212_sync_in_aunroll_vunroll_x_in_c1_eni67_213_637_mem_aa;
    wire [9:0] redist212_sync_in_aunroll_vunroll_x_in_c1_eni67_213_637_mem_ab;
    wire [31:0] redist212_sync_in_aunroll_vunroll_x_in_c1_eni67_213_637_mem_iq;
    wire [31:0] redist212_sync_in_aunroll_vunroll_x_in_c1_eni67_213_637_mem_q;
    wire [9:0] redist212_sync_in_aunroll_vunroll_x_in_c1_eni67_213_637_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist212_sync_in_aunroll_vunroll_x_in_c1_eni67_213_637_wraddr_i = 10'b1111111111;
    wire [9:0] redist212_sync_in_aunroll_vunroll_x_in_c1_eni67_213_637_offset_q;
    wire [10:0] redist212_sync_in_aunroll_vunroll_x_in_c1_eni67_213_637_rdcnt_a;
    wire [10:0] redist212_sync_in_aunroll_vunroll_x_in_c1_eni67_213_637_rdcnt_b;
    logic [10:0] redist212_sync_in_aunroll_vunroll_x_in_c1_eni67_213_637_rdcnt_o;
    wire [10:0] redist212_sync_in_aunroll_vunroll_x_in_c1_eni67_213_637_rdcnt_q;
    reg [31:0] redist213_sync_in_aunroll_vunroll_x_in_c1_eni67_214_638_inputreg0_q;
    reg [31:0] redist213_sync_in_aunroll_vunroll_x_in_c1_eni67_214_638_outputreg0_q;
    wire redist213_sync_in_aunroll_vunroll_x_in_c1_eni67_214_638_mem_reset0;
    wire [31:0] redist213_sync_in_aunroll_vunroll_x_in_c1_eni67_214_638_mem_ia;
    wire [9:0] redist213_sync_in_aunroll_vunroll_x_in_c1_eni67_214_638_mem_aa;
    wire [9:0] redist213_sync_in_aunroll_vunroll_x_in_c1_eni67_214_638_mem_ab;
    wire [31:0] redist213_sync_in_aunroll_vunroll_x_in_c1_eni67_214_638_mem_iq;
    wire [31:0] redist213_sync_in_aunroll_vunroll_x_in_c1_eni67_214_638_mem_q;
    wire [9:0] redist213_sync_in_aunroll_vunroll_x_in_c1_eni67_214_638_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist213_sync_in_aunroll_vunroll_x_in_c1_eni67_214_638_wraddr_i = 10'b1111111111;
    wire [9:0] redist213_sync_in_aunroll_vunroll_x_in_c1_eni67_214_638_offset_q;
    wire [10:0] redist213_sync_in_aunroll_vunroll_x_in_c1_eni67_214_638_rdcnt_a;
    wire [10:0] redist213_sync_in_aunroll_vunroll_x_in_c1_eni67_214_638_rdcnt_b;
    logic [10:0] redist213_sync_in_aunroll_vunroll_x_in_c1_eni67_214_638_rdcnt_o;
    wire [10:0] redist213_sync_in_aunroll_vunroll_x_in_c1_eni67_214_638_rdcnt_q;
    reg [31:0] redist214_sync_in_aunroll_vunroll_x_in_c1_eni67_215_643_inputreg0_q;
    reg [31:0] redist214_sync_in_aunroll_vunroll_x_in_c1_eni67_215_643_outputreg0_q;
    wire redist214_sync_in_aunroll_vunroll_x_in_c1_eni67_215_643_mem_reset0;
    wire [31:0] redist214_sync_in_aunroll_vunroll_x_in_c1_eni67_215_643_mem_ia;
    wire [9:0] redist214_sync_in_aunroll_vunroll_x_in_c1_eni67_215_643_mem_aa;
    wire [9:0] redist214_sync_in_aunroll_vunroll_x_in_c1_eni67_215_643_mem_ab;
    wire [31:0] redist214_sync_in_aunroll_vunroll_x_in_c1_eni67_215_643_mem_iq;
    wire [31:0] redist214_sync_in_aunroll_vunroll_x_in_c1_eni67_215_643_mem_q;
    wire [9:0] redist214_sync_in_aunroll_vunroll_x_in_c1_eni67_215_643_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist214_sync_in_aunroll_vunroll_x_in_c1_eni67_215_643_wraddr_i = 10'b1111111111;
    wire [9:0] redist214_sync_in_aunroll_vunroll_x_in_c1_eni67_215_643_offset_q;
    wire [10:0] redist214_sync_in_aunroll_vunroll_x_in_c1_eni67_215_643_rdcnt_a;
    wire [10:0] redist214_sync_in_aunroll_vunroll_x_in_c1_eni67_215_643_rdcnt_b;
    logic [10:0] redist214_sync_in_aunroll_vunroll_x_in_c1_eni67_215_643_rdcnt_o;
    wire [10:0] redist214_sync_in_aunroll_vunroll_x_in_c1_eni67_215_643_rdcnt_q;
    reg [31:0] redist215_sync_in_aunroll_vunroll_x_in_c1_eni67_216_644_inputreg0_q;
    reg [31:0] redist215_sync_in_aunroll_vunroll_x_in_c1_eni67_216_644_outputreg0_q;
    wire redist215_sync_in_aunroll_vunroll_x_in_c1_eni67_216_644_mem_reset0;
    wire [31:0] redist215_sync_in_aunroll_vunroll_x_in_c1_eni67_216_644_mem_ia;
    wire [9:0] redist215_sync_in_aunroll_vunroll_x_in_c1_eni67_216_644_mem_aa;
    wire [9:0] redist215_sync_in_aunroll_vunroll_x_in_c1_eni67_216_644_mem_ab;
    wire [31:0] redist215_sync_in_aunroll_vunroll_x_in_c1_eni67_216_644_mem_iq;
    wire [31:0] redist215_sync_in_aunroll_vunroll_x_in_c1_eni67_216_644_mem_q;
    wire [9:0] redist215_sync_in_aunroll_vunroll_x_in_c1_eni67_216_644_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist215_sync_in_aunroll_vunroll_x_in_c1_eni67_216_644_wraddr_i = 10'b1111111111;
    wire [9:0] redist215_sync_in_aunroll_vunroll_x_in_c1_eni67_216_644_offset_q;
    wire [10:0] redist215_sync_in_aunroll_vunroll_x_in_c1_eni67_216_644_rdcnt_a;
    wire [10:0] redist215_sync_in_aunroll_vunroll_x_in_c1_eni67_216_644_rdcnt_b;
    logic [10:0] redist215_sync_in_aunroll_vunroll_x_in_c1_eni67_216_644_rdcnt_o;
    wire [10:0] redist215_sync_in_aunroll_vunroll_x_in_c1_eni67_216_644_rdcnt_q;
    reg [31:0] redist216_sync_in_aunroll_vunroll_x_in_c1_eni67_217_649_inputreg0_q;
    reg [31:0] redist216_sync_in_aunroll_vunroll_x_in_c1_eni67_217_649_outputreg0_q;
    wire redist216_sync_in_aunroll_vunroll_x_in_c1_eni67_217_649_mem_reset0;
    wire [31:0] redist216_sync_in_aunroll_vunroll_x_in_c1_eni67_217_649_mem_ia;
    wire [9:0] redist216_sync_in_aunroll_vunroll_x_in_c1_eni67_217_649_mem_aa;
    wire [9:0] redist216_sync_in_aunroll_vunroll_x_in_c1_eni67_217_649_mem_ab;
    wire [31:0] redist216_sync_in_aunroll_vunroll_x_in_c1_eni67_217_649_mem_iq;
    wire [31:0] redist216_sync_in_aunroll_vunroll_x_in_c1_eni67_217_649_mem_q;
    wire [9:0] redist216_sync_in_aunroll_vunroll_x_in_c1_eni67_217_649_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist216_sync_in_aunroll_vunroll_x_in_c1_eni67_217_649_wraddr_i = 10'b1111111111;
    wire [9:0] redist216_sync_in_aunroll_vunroll_x_in_c1_eni67_217_649_offset_q;
    wire [10:0] redist216_sync_in_aunroll_vunroll_x_in_c1_eni67_217_649_rdcnt_a;
    wire [10:0] redist216_sync_in_aunroll_vunroll_x_in_c1_eni67_217_649_rdcnt_b;
    logic [10:0] redist216_sync_in_aunroll_vunroll_x_in_c1_eni67_217_649_rdcnt_o;
    wire [10:0] redist216_sync_in_aunroll_vunroll_x_in_c1_eni67_217_649_rdcnt_q;
    reg [31:0] redist217_sync_in_aunroll_vunroll_x_in_c1_eni67_218_650_inputreg0_q;
    reg [31:0] redist217_sync_in_aunroll_vunroll_x_in_c1_eni67_218_650_outputreg0_q;
    wire redist217_sync_in_aunroll_vunroll_x_in_c1_eni67_218_650_mem_reset0;
    wire [31:0] redist217_sync_in_aunroll_vunroll_x_in_c1_eni67_218_650_mem_ia;
    wire [9:0] redist217_sync_in_aunroll_vunroll_x_in_c1_eni67_218_650_mem_aa;
    wire [9:0] redist217_sync_in_aunroll_vunroll_x_in_c1_eni67_218_650_mem_ab;
    wire [31:0] redist217_sync_in_aunroll_vunroll_x_in_c1_eni67_218_650_mem_iq;
    wire [31:0] redist217_sync_in_aunroll_vunroll_x_in_c1_eni67_218_650_mem_q;
    wire [9:0] redist217_sync_in_aunroll_vunroll_x_in_c1_eni67_218_650_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist217_sync_in_aunroll_vunroll_x_in_c1_eni67_218_650_wraddr_i = 10'b1111111111;
    wire [9:0] redist217_sync_in_aunroll_vunroll_x_in_c1_eni67_218_650_offset_q;
    wire [10:0] redist217_sync_in_aunroll_vunroll_x_in_c1_eni67_218_650_rdcnt_a;
    wire [10:0] redist217_sync_in_aunroll_vunroll_x_in_c1_eni67_218_650_rdcnt_b;
    logic [10:0] redist217_sync_in_aunroll_vunroll_x_in_c1_eni67_218_650_rdcnt_o;
    wire [10:0] redist217_sync_in_aunroll_vunroll_x_in_c1_eni67_218_650_rdcnt_q;
    reg [31:0] redist218_sync_in_aunroll_vunroll_x_in_c1_eni67_219_655_inputreg0_q;
    reg [31:0] redist218_sync_in_aunroll_vunroll_x_in_c1_eni67_219_655_outputreg0_q;
    wire redist218_sync_in_aunroll_vunroll_x_in_c1_eni67_219_655_mem_reset0;
    wire [31:0] redist218_sync_in_aunroll_vunroll_x_in_c1_eni67_219_655_mem_ia;
    wire [9:0] redist218_sync_in_aunroll_vunroll_x_in_c1_eni67_219_655_mem_aa;
    wire [9:0] redist218_sync_in_aunroll_vunroll_x_in_c1_eni67_219_655_mem_ab;
    wire [31:0] redist218_sync_in_aunroll_vunroll_x_in_c1_eni67_219_655_mem_iq;
    wire [31:0] redist218_sync_in_aunroll_vunroll_x_in_c1_eni67_219_655_mem_q;
    wire [9:0] redist218_sync_in_aunroll_vunroll_x_in_c1_eni67_219_655_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist218_sync_in_aunroll_vunroll_x_in_c1_eni67_219_655_wraddr_i = 10'b1111111111;
    wire [9:0] redist218_sync_in_aunroll_vunroll_x_in_c1_eni67_219_655_offset_q;
    wire [10:0] redist218_sync_in_aunroll_vunroll_x_in_c1_eni67_219_655_rdcnt_a;
    wire [10:0] redist218_sync_in_aunroll_vunroll_x_in_c1_eni67_219_655_rdcnt_b;
    logic [10:0] redist218_sync_in_aunroll_vunroll_x_in_c1_eni67_219_655_rdcnt_o;
    wire [10:0] redist218_sync_in_aunroll_vunroll_x_in_c1_eni67_219_655_rdcnt_q;
    reg [31:0] redist219_sync_in_aunroll_vunroll_x_in_c1_eni67_220_656_inputreg0_q;
    reg [31:0] redist219_sync_in_aunroll_vunroll_x_in_c1_eni67_220_656_outputreg0_q;
    wire redist219_sync_in_aunroll_vunroll_x_in_c1_eni67_220_656_mem_reset0;
    wire [31:0] redist219_sync_in_aunroll_vunroll_x_in_c1_eni67_220_656_mem_ia;
    wire [9:0] redist219_sync_in_aunroll_vunroll_x_in_c1_eni67_220_656_mem_aa;
    wire [9:0] redist219_sync_in_aunroll_vunroll_x_in_c1_eni67_220_656_mem_ab;
    wire [31:0] redist219_sync_in_aunroll_vunroll_x_in_c1_eni67_220_656_mem_iq;
    wire [31:0] redist219_sync_in_aunroll_vunroll_x_in_c1_eni67_220_656_mem_q;
    wire [9:0] redist219_sync_in_aunroll_vunroll_x_in_c1_eni67_220_656_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist219_sync_in_aunroll_vunroll_x_in_c1_eni67_220_656_wraddr_i = 10'b1111111111;
    wire [9:0] redist219_sync_in_aunroll_vunroll_x_in_c1_eni67_220_656_offset_q;
    wire [10:0] redist219_sync_in_aunroll_vunroll_x_in_c1_eni67_220_656_rdcnt_a;
    wire [10:0] redist219_sync_in_aunroll_vunroll_x_in_c1_eni67_220_656_rdcnt_b;
    logic [10:0] redist219_sync_in_aunroll_vunroll_x_in_c1_eni67_220_656_rdcnt_o;
    wire [10:0] redist219_sync_in_aunroll_vunroll_x_in_c1_eni67_220_656_rdcnt_q;
    reg [31:0] redist220_sync_in_aunroll_vunroll_x_in_c1_eni67_221_661_inputreg0_q;
    reg [31:0] redist220_sync_in_aunroll_vunroll_x_in_c1_eni67_221_661_outputreg0_q;
    wire redist220_sync_in_aunroll_vunroll_x_in_c1_eni67_221_661_mem_reset0;
    wire [31:0] redist220_sync_in_aunroll_vunroll_x_in_c1_eni67_221_661_mem_ia;
    wire [9:0] redist220_sync_in_aunroll_vunroll_x_in_c1_eni67_221_661_mem_aa;
    wire [9:0] redist220_sync_in_aunroll_vunroll_x_in_c1_eni67_221_661_mem_ab;
    wire [31:0] redist220_sync_in_aunroll_vunroll_x_in_c1_eni67_221_661_mem_iq;
    wire [31:0] redist220_sync_in_aunroll_vunroll_x_in_c1_eni67_221_661_mem_q;
    wire [9:0] redist220_sync_in_aunroll_vunroll_x_in_c1_eni67_221_661_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist220_sync_in_aunroll_vunroll_x_in_c1_eni67_221_661_wraddr_i = 10'b1111111111;
    wire [9:0] redist220_sync_in_aunroll_vunroll_x_in_c1_eni67_221_661_offset_q;
    wire [10:0] redist220_sync_in_aunroll_vunroll_x_in_c1_eni67_221_661_rdcnt_a;
    wire [10:0] redist220_sync_in_aunroll_vunroll_x_in_c1_eni67_221_661_rdcnt_b;
    logic [10:0] redist220_sync_in_aunroll_vunroll_x_in_c1_eni67_221_661_rdcnt_o;
    wire [10:0] redist220_sync_in_aunroll_vunroll_x_in_c1_eni67_221_661_rdcnt_q;
    reg [31:0] redist221_sync_in_aunroll_vunroll_x_in_c1_eni67_222_662_inputreg0_q;
    reg [31:0] redist221_sync_in_aunroll_vunroll_x_in_c1_eni67_222_662_outputreg0_q;
    wire redist221_sync_in_aunroll_vunroll_x_in_c1_eni67_222_662_mem_reset0;
    wire [31:0] redist221_sync_in_aunroll_vunroll_x_in_c1_eni67_222_662_mem_ia;
    wire [9:0] redist221_sync_in_aunroll_vunroll_x_in_c1_eni67_222_662_mem_aa;
    wire [9:0] redist221_sync_in_aunroll_vunroll_x_in_c1_eni67_222_662_mem_ab;
    wire [31:0] redist221_sync_in_aunroll_vunroll_x_in_c1_eni67_222_662_mem_iq;
    wire [31:0] redist221_sync_in_aunroll_vunroll_x_in_c1_eni67_222_662_mem_q;
    wire [9:0] redist221_sync_in_aunroll_vunroll_x_in_c1_eni67_222_662_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist221_sync_in_aunroll_vunroll_x_in_c1_eni67_222_662_wraddr_i = 10'b1111111111;
    wire [9:0] redist221_sync_in_aunroll_vunroll_x_in_c1_eni67_222_662_offset_q;
    wire [10:0] redist221_sync_in_aunroll_vunroll_x_in_c1_eni67_222_662_rdcnt_a;
    wire [10:0] redist221_sync_in_aunroll_vunroll_x_in_c1_eni67_222_662_rdcnt_b;
    logic [10:0] redist221_sync_in_aunroll_vunroll_x_in_c1_eni67_222_662_rdcnt_o;
    wire [10:0] redist221_sync_in_aunroll_vunroll_x_in_c1_eni67_222_662_rdcnt_q;
    reg [31:0] redist222_sync_in_aunroll_vunroll_x_in_c1_eni67_223_667_inputreg0_q;
    reg [31:0] redist222_sync_in_aunroll_vunroll_x_in_c1_eni67_223_667_outputreg0_q;
    wire redist222_sync_in_aunroll_vunroll_x_in_c1_eni67_223_667_mem_reset0;
    wire [31:0] redist222_sync_in_aunroll_vunroll_x_in_c1_eni67_223_667_mem_ia;
    wire [9:0] redist222_sync_in_aunroll_vunroll_x_in_c1_eni67_223_667_mem_aa;
    wire [9:0] redist222_sync_in_aunroll_vunroll_x_in_c1_eni67_223_667_mem_ab;
    wire [31:0] redist222_sync_in_aunroll_vunroll_x_in_c1_eni67_223_667_mem_iq;
    wire [31:0] redist222_sync_in_aunroll_vunroll_x_in_c1_eni67_223_667_mem_q;
    wire [9:0] redist222_sync_in_aunroll_vunroll_x_in_c1_eni67_223_667_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist222_sync_in_aunroll_vunroll_x_in_c1_eni67_223_667_wraddr_i = 10'b1111111111;
    wire [9:0] redist222_sync_in_aunroll_vunroll_x_in_c1_eni67_223_667_offset_q;
    wire [10:0] redist222_sync_in_aunroll_vunroll_x_in_c1_eni67_223_667_rdcnt_a;
    wire [10:0] redist222_sync_in_aunroll_vunroll_x_in_c1_eni67_223_667_rdcnt_b;
    logic [10:0] redist222_sync_in_aunroll_vunroll_x_in_c1_eni67_223_667_rdcnt_o;
    wire [10:0] redist222_sync_in_aunroll_vunroll_x_in_c1_eni67_223_667_rdcnt_q;
    reg [31:0] redist223_sync_in_aunroll_vunroll_x_in_c1_eni67_224_668_inputreg0_q;
    reg [31:0] redist223_sync_in_aunroll_vunroll_x_in_c1_eni67_224_668_outputreg0_q;
    wire redist223_sync_in_aunroll_vunroll_x_in_c1_eni67_224_668_mem_reset0;
    wire [31:0] redist223_sync_in_aunroll_vunroll_x_in_c1_eni67_224_668_mem_ia;
    wire [9:0] redist223_sync_in_aunroll_vunroll_x_in_c1_eni67_224_668_mem_aa;
    wire [9:0] redist223_sync_in_aunroll_vunroll_x_in_c1_eni67_224_668_mem_ab;
    wire [31:0] redist223_sync_in_aunroll_vunroll_x_in_c1_eni67_224_668_mem_iq;
    wire [31:0] redist223_sync_in_aunroll_vunroll_x_in_c1_eni67_224_668_mem_q;
    wire [9:0] redist223_sync_in_aunroll_vunroll_x_in_c1_eni67_224_668_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist223_sync_in_aunroll_vunroll_x_in_c1_eni67_224_668_wraddr_i = 10'b1111111111;
    wire [9:0] redist223_sync_in_aunroll_vunroll_x_in_c1_eni67_224_668_offset_q;
    wire [10:0] redist223_sync_in_aunroll_vunroll_x_in_c1_eni67_224_668_rdcnt_a;
    wire [10:0] redist223_sync_in_aunroll_vunroll_x_in_c1_eni67_224_668_rdcnt_b;
    logic [10:0] redist223_sync_in_aunroll_vunroll_x_in_c1_eni67_224_668_rdcnt_o;
    wire [10:0] redist223_sync_in_aunroll_vunroll_x_in_c1_eni67_224_668_rdcnt_q;
    reg [31:0] redist224_sync_in_aunroll_vunroll_x_in_c1_eni67_225_673_inputreg0_q;
    reg [31:0] redist224_sync_in_aunroll_vunroll_x_in_c1_eni67_225_673_outputreg0_q;
    wire redist224_sync_in_aunroll_vunroll_x_in_c1_eni67_225_673_mem_reset0;
    wire [31:0] redist224_sync_in_aunroll_vunroll_x_in_c1_eni67_225_673_mem_ia;
    wire [9:0] redist224_sync_in_aunroll_vunroll_x_in_c1_eni67_225_673_mem_aa;
    wire [9:0] redist224_sync_in_aunroll_vunroll_x_in_c1_eni67_225_673_mem_ab;
    wire [31:0] redist224_sync_in_aunroll_vunroll_x_in_c1_eni67_225_673_mem_iq;
    wire [31:0] redist224_sync_in_aunroll_vunroll_x_in_c1_eni67_225_673_mem_q;
    wire [9:0] redist224_sync_in_aunroll_vunroll_x_in_c1_eni67_225_673_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist224_sync_in_aunroll_vunroll_x_in_c1_eni67_225_673_wraddr_i = 10'b1111111111;
    wire [9:0] redist224_sync_in_aunroll_vunroll_x_in_c1_eni67_225_673_offset_q;
    wire [10:0] redist224_sync_in_aunroll_vunroll_x_in_c1_eni67_225_673_rdcnt_a;
    wire [10:0] redist224_sync_in_aunroll_vunroll_x_in_c1_eni67_225_673_rdcnt_b;
    logic [10:0] redist224_sync_in_aunroll_vunroll_x_in_c1_eni67_225_673_rdcnt_o;
    wire [10:0] redist224_sync_in_aunroll_vunroll_x_in_c1_eni67_225_673_rdcnt_q;
    reg [31:0] redist225_sync_in_aunroll_vunroll_x_in_c1_eni67_226_674_inputreg0_q;
    reg [31:0] redist225_sync_in_aunroll_vunroll_x_in_c1_eni67_226_674_outputreg0_q;
    wire redist225_sync_in_aunroll_vunroll_x_in_c1_eni67_226_674_mem_reset0;
    wire [31:0] redist225_sync_in_aunroll_vunroll_x_in_c1_eni67_226_674_mem_ia;
    wire [9:0] redist225_sync_in_aunroll_vunroll_x_in_c1_eni67_226_674_mem_aa;
    wire [9:0] redist225_sync_in_aunroll_vunroll_x_in_c1_eni67_226_674_mem_ab;
    wire [31:0] redist225_sync_in_aunroll_vunroll_x_in_c1_eni67_226_674_mem_iq;
    wire [31:0] redist225_sync_in_aunroll_vunroll_x_in_c1_eni67_226_674_mem_q;
    wire [9:0] redist225_sync_in_aunroll_vunroll_x_in_c1_eni67_226_674_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist225_sync_in_aunroll_vunroll_x_in_c1_eni67_226_674_wraddr_i = 10'b1111111111;
    wire [9:0] redist225_sync_in_aunroll_vunroll_x_in_c1_eni67_226_674_offset_q;
    wire [10:0] redist225_sync_in_aunroll_vunroll_x_in_c1_eni67_226_674_rdcnt_a;
    wire [10:0] redist225_sync_in_aunroll_vunroll_x_in_c1_eni67_226_674_rdcnt_b;
    logic [10:0] redist225_sync_in_aunroll_vunroll_x_in_c1_eni67_226_674_rdcnt_o;
    wire [10:0] redist225_sync_in_aunroll_vunroll_x_in_c1_eni67_226_674_rdcnt_q;
    reg [31:0] redist226_sync_in_aunroll_vunroll_x_in_c1_eni67_227_679_inputreg0_q;
    reg [31:0] redist226_sync_in_aunroll_vunroll_x_in_c1_eni67_227_679_outputreg0_q;
    wire redist226_sync_in_aunroll_vunroll_x_in_c1_eni67_227_679_mem_reset0;
    wire [31:0] redist226_sync_in_aunroll_vunroll_x_in_c1_eni67_227_679_mem_ia;
    wire [9:0] redist226_sync_in_aunroll_vunroll_x_in_c1_eni67_227_679_mem_aa;
    wire [9:0] redist226_sync_in_aunroll_vunroll_x_in_c1_eni67_227_679_mem_ab;
    wire [31:0] redist226_sync_in_aunroll_vunroll_x_in_c1_eni67_227_679_mem_iq;
    wire [31:0] redist226_sync_in_aunroll_vunroll_x_in_c1_eni67_227_679_mem_q;
    wire [9:0] redist226_sync_in_aunroll_vunroll_x_in_c1_eni67_227_679_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist226_sync_in_aunroll_vunroll_x_in_c1_eni67_227_679_wraddr_i = 10'b1111111111;
    wire [9:0] redist226_sync_in_aunroll_vunroll_x_in_c1_eni67_227_679_offset_q;
    wire [10:0] redist226_sync_in_aunroll_vunroll_x_in_c1_eni67_227_679_rdcnt_a;
    wire [10:0] redist226_sync_in_aunroll_vunroll_x_in_c1_eni67_227_679_rdcnt_b;
    logic [10:0] redist226_sync_in_aunroll_vunroll_x_in_c1_eni67_227_679_rdcnt_o;
    wire [10:0] redist226_sync_in_aunroll_vunroll_x_in_c1_eni67_227_679_rdcnt_q;
    reg [31:0] redist227_sync_in_aunroll_vunroll_x_in_c1_eni67_228_680_inputreg0_q;
    reg [31:0] redist227_sync_in_aunroll_vunroll_x_in_c1_eni67_228_680_outputreg0_q;
    wire redist227_sync_in_aunroll_vunroll_x_in_c1_eni67_228_680_mem_reset0;
    wire [31:0] redist227_sync_in_aunroll_vunroll_x_in_c1_eni67_228_680_mem_ia;
    wire [9:0] redist227_sync_in_aunroll_vunroll_x_in_c1_eni67_228_680_mem_aa;
    wire [9:0] redist227_sync_in_aunroll_vunroll_x_in_c1_eni67_228_680_mem_ab;
    wire [31:0] redist227_sync_in_aunroll_vunroll_x_in_c1_eni67_228_680_mem_iq;
    wire [31:0] redist227_sync_in_aunroll_vunroll_x_in_c1_eni67_228_680_mem_q;
    wire [9:0] redist227_sync_in_aunroll_vunroll_x_in_c1_eni67_228_680_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist227_sync_in_aunroll_vunroll_x_in_c1_eni67_228_680_wraddr_i = 10'b1111111111;
    wire [9:0] redist227_sync_in_aunroll_vunroll_x_in_c1_eni67_228_680_offset_q;
    wire [10:0] redist227_sync_in_aunroll_vunroll_x_in_c1_eni67_228_680_rdcnt_a;
    wire [10:0] redist227_sync_in_aunroll_vunroll_x_in_c1_eni67_228_680_rdcnt_b;
    logic [10:0] redist227_sync_in_aunroll_vunroll_x_in_c1_eni67_228_680_rdcnt_o;
    wire [10:0] redist227_sync_in_aunroll_vunroll_x_in_c1_eni67_228_680_rdcnt_q;
    reg [31:0] redist228_sync_in_aunroll_vunroll_x_in_c1_eni67_229_685_inputreg0_q;
    reg [31:0] redist228_sync_in_aunroll_vunroll_x_in_c1_eni67_229_685_outputreg0_q;
    wire redist228_sync_in_aunroll_vunroll_x_in_c1_eni67_229_685_mem_reset0;
    wire [31:0] redist228_sync_in_aunroll_vunroll_x_in_c1_eni67_229_685_mem_ia;
    wire [9:0] redist228_sync_in_aunroll_vunroll_x_in_c1_eni67_229_685_mem_aa;
    wire [9:0] redist228_sync_in_aunroll_vunroll_x_in_c1_eni67_229_685_mem_ab;
    wire [31:0] redist228_sync_in_aunroll_vunroll_x_in_c1_eni67_229_685_mem_iq;
    wire [31:0] redist228_sync_in_aunroll_vunroll_x_in_c1_eni67_229_685_mem_q;
    wire [9:0] redist228_sync_in_aunroll_vunroll_x_in_c1_eni67_229_685_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist228_sync_in_aunroll_vunroll_x_in_c1_eni67_229_685_wraddr_i = 10'b1111111111;
    wire [9:0] redist228_sync_in_aunroll_vunroll_x_in_c1_eni67_229_685_offset_q;
    wire [10:0] redist228_sync_in_aunroll_vunroll_x_in_c1_eni67_229_685_rdcnt_a;
    wire [10:0] redist228_sync_in_aunroll_vunroll_x_in_c1_eni67_229_685_rdcnt_b;
    logic [10:0] redist228_sync_in_aunroll_vunroll_x_in_c1_eni67_229_685_rdcnt_o;
    wire [10:0] redist228_sync_in_aunroll_vunroll_x_in_c1_eni67_229_685_rdcnt_q;
    reg [31:0] redist229_sync_in_aunroll_vunroll_x_in_c1_eni67_230_686_inputreg0_q;
    reg [31:0] redist229_sync_in_aunroll_vunroll_x_in_c1_eni67_230_686_outputreg0_q;
    wire redist229_sync_in_aunroll_vunroll_x_in_c1_eni67_230_686_mem_reset0;
    wire [31:0] redist229_sync_in_aunroll_vunroll_x_in_c1_eni67_230_686_mem_ia;
    wire [9:0] redist229_sync_in_aunroll_vunroll_x_in_c1_eni67_230_686_mem_aa;
    wire [9:0] redist229_sync_in_aunroll_vunroll_x_in_c1_eni67_230_686_mem_ab;
    wire [31:0] redist229_sync_in_aunroll_vunroll_x_in_c1_eni67_230_686_mem_iq;
    wire [31:0] redist229_sync_in_aunroll_vunroll_x_in_c1_eni67_230_686_mem_q;
    wire [9:0] redist229_sync_in_aunroll_vunroll_x_in_c1_eni67_230_686_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist229_sync_in_aunroll_vunroll_x_in_c1_eni67_230_686_wraddr_i = 10'b1111111111;
    wire [9:0] redist229_sync_in_aunroll_vunroll_x_in_c1_eni67_230_686_offset_q;
    wire [10:0] redist229_sync_in_aunroll_vunroll_x_in_c1_eni67_230_686_rdcnt_a;
    wire [10:0] redist229_sync_in_aunroll_vunroll_x_in_c1_eni67_230_686_rdcnt_b;
    logic [10:0] redist229_sync_in_aunroll_vunroll_x_in_c1_eni67_230_686_rdcnt_o;
    wire [10:0] redist229_sync_in_aunroll_vunroll_x_in_c1_eni67_230_686_rdcnt_q;
    reg [31:0] redist230_sync_in_aunroll_vunroll_x_in_c1_eni67_231_691_inputreg0_q;
    reg [31:0] redist230_sync_in_aunroll_vunroll_x_in_c1_eni67_231_691_outputreg0_q;
    wire redist230_sync_in_aunroll_vunroll_x_in_c1_eni67_231_691_mem_reset0;
    wire [31:0] redist230_sync_in_aunroll_vunroll_x_in_c1_eni67_231_691_mem_ia;
    wire [9:0] redist230_sync_in_aunroll_vunroll_x_in_c1_eni67_231_691_mem_aa;
    wire [9:0] redist230_sync_in_aunroll_vunroll_x_in_c1_eni67_231_691_mem_ab;
    wire [31:0] redist230_sync_in_aunroll_vunroll_x_in_c1_eni67_231_691_mem_iq;
    wire [31:0] redist230_sync_in_aunroll_vunroll_x_in_c1_eni67_231_691_mem_q;
    wire [9:0] redist230_sync_in_aunroll_vunroll_x_in_c1_eni67_231_691_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist230_sync_in_aunroll_vunroll_x_in_c1_eni67_231_691_wraddr_i = 10'b1111111111;
    wire [9:0] redist230_sync_in_aunroll_vunroll_x_in_c1_eni67_231_691_offset_q;
    wire [10:0] redist230_sync_in_aunroll_vunroll_x_in_c1_eni67_231_691_rdcnt_a;
    wire [10:0] redist230_sync_in_aunroll_vunroll_x_in_c1_eni67_231_691_rdcnt_b;
    logic [10:0] redist230_sync_in_aunroll_vunroll_x_in_c1_eni67_231_691_rdcnt_o;
    wire [10:0] redist230_sync_in_aunroll_vunroll_x_in_c1_eni67_231_691_rdcnt_q;
    reg [31:0] redist231_sync_in_aunroll_vunroll_x_in_c1_eni67_232_692_inputreg0_q;
    reg [31:0] redist231_sync_in_aunroll_vunroll_x_in_c1_eni67_232_692_outputreg0_q;
    wire redist231_sync_in_aunroll_vunroll_x_in_c1_eni67_232_692_mem_reset0;
    wire [31:0] redist231_sync_in_aunroll_vunroll_x_in_c1_eni67_232_692_mem_ia;
    wire [9:0] redist231_sync_in_aunroll_vunroll_x_in_c1_eni67_232_692_mem_aa;
    wire [9:0] redist231_sync_in_aunroll_vunroll_x_in_c1_eni67_232_692_mem_ab;
    wire [31:0] redist231_sync_in_aunroll_vunroll_x_in_c1_eni67_232_692_mem_iq;
    wire [31:0] redist231_sync_in_aunroll_vunroll_x_in_c1_eni67_232_692_mem_q;
    wire [9:0] redist231_sync_in_aunroll_vunroll_x_in_c1_eni67_232_692_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist231_sync_in_aunroll_vunroll_x_in_c1_eni67_232_692_wraddr_i = 10'b1111111111;
    wire [9:0] redist231_sync_in_aunroll_vunroll_x_in_c1_eni67_232_692_offset_q;
    wire [10:0] redist231_sync_in_aunroll_vunroll_x_in_c1_eni67_232_692_rdcnt_a;
    wire [10:0] redist231_sync_in_aunroll_vunroll_x_in_c1_eni67_232_692_rdcnt_b;
    logic [10:0] redist231_sync_in_aunroll_vunroll_x_in_c1_eni67_232_692_rdcnt_o;
    wire [10:0] redist231_sync_in_aunroll_vunroll_x_in_c1_eni67_232_692_rdcnt_q;
    reg [31:0] redist232_sync_in_aunroll_vunroll_x_in_c1_eni67_233_697_inputreg0_q;
    reg [31:0] redist232_sync_in_aunroll_vunroll_x_in_c1_eni67_233_697_outputreg0_q;
    wire redist232_sync_in_aunroll_vunroll_x_in_c1_eni67_233_697_mem_reset0;
    wire [31:0] redist232_sync_in_aunroll_vunroll_x_in_c1_eni67_233_697_mem_ia;
    wire [9:0] redist232_sync_in_aunroll_vunroll_x_in_c1_eni67_233_697_mem_aa;
    wire [9:0] redist232_sync_in_aunroll_vunroll_x_in_c1_eni67_233_697_mem_ab;
    wire [31:0] redist232_sync_in_aunroll_vunroll_x_in_c1_eni67_233_697_mem_iq;
    wire [31:0] redist232_sync_in_aunroll_vunroll_x_in_c1_eni67_233_697_mem_q;
    wire [9:0] redist232_sync_in_aunroll_vunroll_x_in_c1_eni67_233_697_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist232_sync_in_aunroll_vunroll_x_in_c1_eni67_233_697_wraddr_i = 10'b1111111111;
    wire [9:0] redist232_sync_in_aunroll_vunroll_x_in_c1_eni67_233_697_offset_q;
    wire [10:0] redist232_sync_in_aunroll_vunroll_x_in_c1_eni67_233_697_rdcnt_a;
    wire [10:0] redist232_sync_in_aunroll_vunroll_x_in_c1_eni67_233_697_rdcnt_b;
    logic [10:0] redist232_sync_in_aunroll_vunroll_x_in_c1_eni67_233_697_rdcnt_o;
    wire [10:0] redist232_sync_in_aunroll_vunroll_x_in_c1_eni67_233_697_rdcnt_q;
    reg [31:0] redist233_sync_in_aunroll_vunroll_x_in_c1_eni67_234_698_inputreg0_q;
    reg [31:0] redist233_sync_in_aunroll_vunroll_x_in_c1_eni67_234_698_outputreg0_q;
    wire redist233_sync_in_aunroll_vunroll_x_in_c1_eni67_234_698_mem_reset0;
    wire [31:0] redist233_sync_in_aunroll_vunroll_x_in_c1_eni67_234_698_mem_ia;
    wire [9:0] redist233_sync_in_aunroll_vunroll_x_in_c1_eni67_234_698_mem_aa;
    wire [9:0] redist233_sync_in_aunroll_vunroll_x_in_c1_eni67_234_698_mem_ab;
    wire [31:0] redist233_sync_in_aunroll_vunroll_x_in_c1_eni67_234_698_mem_iq;
    wire [31:0] redist233_sync_in_aunroll_vunroll_x_in_c1_eni67_234_698_mem_q;
    wire [9:0] redist233_sync_in_aunroll_vunroll_x_in_c1_eni67_234_698_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist233_sync_in_aunroll_vunroll_x_in_c1_eni67_234_698_wraddr_i = 10'b1111111111;
    wire [9:0] redist233_sync_in_aunroll_vunroll_x_in_c1_eni67_234_698_offset_q;
    wire [10:0] redist233_sync_in_aunroll_vunroll_x_in_c1_eni67_234_698_rdcnt_a;
    wire [10:0] redist233_sync_in_aunroll_vunroll_x_in_c1_eni67_234_698_rdcnt_b;
    logic [10:0] redist233_sync_in_aunroll_vunroll_x_in_c1_eni67_234_698_rdcnt_o;
    wire [10:0] redist233_sync_in_aunroll_vunroll_x_in_c1_eni67_234_698_rdcnt_q;
    reg [31:0] redist234_sync_in_aunroll_vunroll_x_in_c1_eni67_235_703_inputreg0_q;
    reg [31:0] redist234_sync_in_aunroll_vunroll_x_in_c1_eni67_235_703_outputreg0_q;
    wire redist234_sync_in_aunroll_vunroll_x_in_c1_eni67_235_703_mem_reset0;
    wire [31:0] redist234_sync_in_aunroll_vunroll_x_in_c1_eni67_235_703_mem_ia;
    wire [9:0] redist234_sync_in_aunroll_vunroll_x_in_c1_eni67_235_703_mem_aa;
    wire [9:0] redist234_sync_in_aunroll_vunroll_x_in_c1_eni67_235_703_mem_ab;
    wire [31:0] redist234_sync_in_aunroll_vunroll_x_in_c1_eni67_235_703_mem_iq;
    wire [31:0] redist234_sync_in_aunroll_vunroll_x_in_c1_eni67_235_703_mem_q;
    wire [9:0] redist234_sync_in_aunroll_vunroll_x_in_c1_eni67_235_703_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist234_sync_in_aunroll_vunroll_x_in_c1_eni67_235_703_wraddr_i = 10'b1111111111;
    wire [9:0] redist234_sync_in_aunroll_vunroll_x_in_c1_eni67_235_703_offset_q;
    wire [10:0] redist234_sync_in_aunroll_vunroll_x_in_c1_eni67_235_703_rdcnt_a;
    wire [10:0] redist234_sync_in_aunroll_vunroll_x_in_c1_eni67_235_703_rdcnt_b;
    logic [10:0] redist234_sync_in_aunroll_vunroll_x_in_c1_eni67_235_703_rdcnt_o;
    wire [10:0] redist234_sync_in_aunroll_vunroll_x_in_c1_eni67_235_703_rdcnt_q;
    reg [31:0] redist235_sync_in_aunroll_vunroll_x_in_c1_eni67_236_704_inputreg0_q;
    reg [31:0] redist235_sync_in_aunroll_vunroll_x_in_c1_eni67_236_704_outputreg0_q;
    wire redist235_sync_in_aunroll_vunroll_x_in_c1_eni67_236_704_mem_reset0;
    wire [31:0] redist235_sync_in_aunroll_vunroll_x_in_c1_eni67_236_704_mem_ia;
    wire [9:0] redist235_sync_in_aunroll_vunroll_x_in_c1_eni67_236_704_mem_aa;
    wire [9:0] redist235_sync_in_aunroll_vunroll_x_in_c1_eni67_236_704_mem_ab;
    wire [31:0] redist235_sync_in_aunroll_vunroll_x_in_c1_eni67_236_704_mem_iq;
    wire [31:0] redist235_sync_in_aunroll_vunroll_x_in_c1_eni67_236_704_mem_q;
    wire [9:0] redist235_sync_in_aunroll_vunroll_x_in_c1_eni67_236_704_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist235_sync_in_aunroll_vunroll_x_in_c1_eni67_236_704_wraddr_i = 10'b1111111111;
    wire [9:0] redist235_sync_in_aunroll_vunroll_x_in_c1_eni67_236_704_offset_q;
    wire [10:0] redist235_sync_in_aunroll_vunroll_x_in_c1_eni67_236_704_rdcnt_a;
    wire [10:0] redist235_sync_in_aunroll_vunroll_x_in_c1_eni67_236_704_rdcnt_b;
    logic [10:0] redist235_sync_in_aunroll_vunroll_x_in_c1_eni67_236_704_rdcnt_o;
    wire [10:0] redist235_sync_in_aunroll_vunroll_x_in_c1_eni67_236_704_rdcnt_q;
    reg [31:0] redist236_sync_in_aunroll_vunroll_x_in_c1_eni67_237_709_inputreg0_q;
    reg [31:0] redist236_sync_in_aunroll_vunroll_x_in_c1_eni67_237_709_outputreg0_q;
    wire redist236_sync_in_aunroll_vunroll_x_in_c1_eni67_237_709_mem_reset0;
    wire [31:0] redist236_sync_in_aunroll_vunroll_x_in_c1_eni67_237_709_mem_ia;
    wire [9:0] redist236_sync_in_aunroll_vunroll_x_in_c1_eni67_237_709_mem_aa;
    wire [9:0] redist236_sync_in_aunroll_vunroll_x_in_c1_eni67_237_709_mem_ab;
    wire [31:0] redist236_sync_in_aunroll_vunroll_x_in_c1_eni67_237_709_mem_iq;
    wire [31:0] redist236_sync_in_aunroll_vunroll_x_in_c1_eni67_237_709_mem_q;
    wire [9:0] redist236_sync_in_aunroll_vunroll_x_in_c1_eni67_237_709_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist236_sync_in_aunroll_vunroll_x_in_c1_eni67_237_709_wraddr_i = 10'b1111111111;
    wire [9:0] redist236_sync_in_aunroll_vunroll_x_in_c1_eni67_237_709_offset_q;
    wire [10:0] redist236_sync_in_aunroll_vunroll_x_in_c1_eni67_237_709_rdcnt_a;
    wire [10:0] redist236_sync_in_aunroll_vunroll_x_in_c1_eni67_237_709_rdcnt_b;
    logic [10:0] redist236_sync_in_aunroll_vunroll_x_in_c1_eni67_237_709_rdcnt_o;
    wire [10:0] redist236_sync_in_aunroll_vunroll_x_in_c1_eni67_237_709_rdcnt_q;
    reg [31:0] redist237_sync_in_aunroll_vunroll_x_in_c1_eni67_238_710_inputreg0_q;
    reg [31:0] redist237_sync_in_aunroll_vunroll_x_in_c1_eni67_238_710_outputreg0_q;
    wire redist237_sync_in_aunroll_vunroll_x_in_c1_eni67_238_710_mem_reset0;
    wire [31:0] redist237_sync_in_aunroll_vunroll_x_in_c1_eni67_238_710_mem_ia;
    wire [9:0] redist237_sync_in_aunroll_vunroll_x_in_c1_eni67_238_710_mem_aa;
    wire [9:0] redist237_sync_in_aunroll_vunroll_x_in_c1_eni67_238_710_mem_ab;
    wire [31:0] redist237_sync_in_aunroll_vunroll_x_in_c1_eni67_238_710_mem_iq;
    wire [31:0] redist237_sync_in_aunroll_vunroll_x_in_c1_eni67_238_710_mem_q;
    wire [9:0] redist237_sync_in_aunroll_vunroll_x_in_c1_eni67_238_710_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist237_sync_in_aunroll_vunroll_x_in_c1_eni67_238_710_wraddr_i = 10'b1111111111;
    wire [9:0] redist237_sync_in_aunroll_vunroll_x_in_c1_eni67_238_710_offset_q;
    wire [10:0] redist237_sync_in_aunroll_vunroll_x_in_c1_eni67_238_710_rdcnt_a;
    wire [10:0] redist237_sync_in_aunroll_vunroll_x_in_c1_eni67_238_710_rdcnt_b;
    logic [10:0] redist237_sync_in_aunroll_vunroll_x_in_c1_eni67_238_710_rdcnt_o;
    wire [10:0] redist237_sync_in_aunroll_vunroll_x_in_c1_eni67_238_710_rdcnt_q;
    reg [31:0] redist238_sync_in_aunroll_vunroll_x_in_c1_eni67_239_715_inputreg0_q;
    reg [31:0] redist238_sync_in_aunroll_vunroll_x_in_c1_eni67_239_715_outputreg0_q;
    wire redist238_sync_in_aunroll_vunroll_x_in_c1_eni67_239_715_mem_reset0;
    wire [31:0] redist238_sync_in_aunroll_vunroll_x_in_c1_eni67_239_715_mem_ia;
    wire [9:0] redist238_sync_in_aunroll_vunroll_x_in_c1_eni67_239_715_mem_aa;
    wire [9:0] redist238_sync_in_aunroll_vunroll_x_in_c1_eni67_239_715_mem_ab;
    wire [31:0] redist238_sync_in_aunroll_vunroll_x_in_c1_eni67_239_715_mem_iq;
    wire [31:0] redist238_sync_in_aunroll_vunroll_x_in_c1_eni67_239_715_mem_q;
    wire [9:0] redist238_sync_in_aunroll_vunroll_x_in_c1_eni67_239_715_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist238_sync_in_aunroll_vunroll_x_in_c1_eni67_239_715_wraddr_i = 10'b1111111111;
    wire [9:0] redist238_sync_in_aunroll_vunroll_x_in_c1_eni67_239_715_offset_q;
    wire [10:0] redist238_sync_in_aunroll_vunroll_x_in_c1_eni67_239_715_rdcnt_a;
    wire [10:0] redist238_sync_in_aunroll_vunroll_x_in_c1_eni67_239_715_rdcnt_b;
    logic [10:0] redist238_sync_in_aunroll_vunroll_x_in_c1_eni67_239_715_rdcnt_o;
    wire [10:0] redist238_sync_in_aunroll_vunroll_x_in_c1_eni67_239_715_rdcnt_q;
    reg [31:0] redist239_sync_in_aunroll_vunroll_x_in_c1_eni67_240_716_inputreg0_q;
    reg [31:0] redist239_sync_in_aunroll_vunroll_x_in_c1_eni67_240_716_outputreg0_q;
    wire redist239_sync_in_aunroll_vunroll_x_in_c1_eni67_240_716_mem_reset0;
    wire [31:0] redist239_sync_in_aunroll_vunroll_x_in_c1_eni67_240_716_mem_ia;
    wire [9:0] redist239_sync_in_aunroll_vunroll_x_in_c1_eni67_240_716_mem_aa;
    wire [9:0] redist239_sync_in_aunroll_vunroll_x_in_c1_eni67_240_716_mem_ab;
    wire [31:0] redist239_sync_in_aunroll_vunroll_x_in_c1_eni67_240_716_mem_iq;
    wire [31:0] redist239_sync_in_aunroll_vunroll_x_in_c1_eni67_240_716_mem_q;
    wire [9:0] redist239_sync_in_aunroll_vunroll_x_in_c1_eni67_240_716_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist239_sync_in_aunroll_vunroll_x_in_c1_eni67_240_716_wraddr_i = 10'b1111111111;
    wire [9:0] redist239_sync_in_aunroll_vunroll_x_in_c1_eni67_240_716_offset_q;
    wire [10:0] redist239_sync_in_aunroll_vunroll_x_in_c1_eni67_240_716_rdcnt_a;
    wire [10:0] redist239_sync_in_aunroll_vunroll_x_in_c1_eni67_240_716_rdcnt_b;
    logic [10:0] redist239_sync_in_aunroll_vunroll_x_in_c1_eni67_240_716_rdcnt_o;
    wire [10:0] redist239_sync_in_aunroll_vunroll_x_in_c1_eni67_240_716_rdcnt_q;
    reg [31:0] redist240_sync_in_aunroll_vunroll_x_in_c1_eni67_241_721_inputreg0_q;
    reg [31:0] redist240_sync_in_aunroll_vunroll_x_in_c1_eni67_241_721_outputreg0_q;
    wire redist240_sync_in_aunroll_vunroll_x_in_c1_eni67_241_721_mem_reset0;
    wire [31:0] redist240_sync_in_aunroll_vunroll_x_in_c1_eni67_241_721_mem_ia;
    wire [9:0] redist240_sync_in_aunroll_vunroll_x_in_c1_eni67_241_721_mem_aa;
    wire [9:0] redist240_sync_in_aunroll_vunroll_x_in_c1_eni67_241_721_mem_ab;
    wire [31:0] redist240_sync_in_aunroll_vunroll_x_in_c1_eni67_241_721_mem_iq;
    wire [31:0] redist240_sync_in_aunroll_vunroll_x_in_c1_eni67_241_721_mem_q;
    wire [9:0] redist240_sync_in_aunroll_vunroll_x_in_c1_eni67_241_721_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist240_sync_in_aunroll_vunroll_x_in_c1_eni67_241_721_wraddr_i = 10'b1111111111;
    wire [9:0] redist240_sync_in_aunroll_vunroll_x_in_c1_eni67_241_721_offset_q;
    wire [10:0] redist240_sync_in_aunroll_vunroll_x_in_c1_eni67_241_721_rdcnt_a;
    wire [10:0] redist240_sync_in_aunroll_vunroll_x_in_c1_eni67_241_721_rdcnt_b;
    logic [10:0] redist240_sync_in_aunroll_vunroll_x_in_c1_eni67_241_721_rdcnt_o;
    wire [10:0] redist240_sync_in_aunroll_vunroll_x_in_c1_eni67_241_721_rdcnt_q;
    reg [31:0] redist241_sync_in_aunroll_vunroll_x_in_c1_eni67_242_722_inputreg0_q;
    reg [31:0] redist241_sync_in_aunroll_vunroll_x_in_c1_eni67_242_722_outputreg0_q;
    wire redist241_sync_in_aunroll_vunroll_x_in_c1_eni67_242_722_mem_reset0;
    wire [31:0] redist241_sync_in_aunroll_vunroll_x_in_c1_eni67_242_722_mem_ia;
    wire [9:0] redist241_sync_in_aunroll_vunroll_x_in_c1_eni67_242_722_mem_aa;
    wire [9:0] redist241_sync_in_aunroll_vunroll_x_in_c1_eni67_242_722_mem_ab;
    wire [31:0] redist241_sync_in_aunroll_vunroll_x_in_c1_eni67_242_722_mem_iq;
    wire [31:0] redist241_sync_in_aunroll_vunroll_x_in_c1_eni67_242_722_mem_q;
    wire [9:0] redist241_sync_in_aunroll_vunroll_x_in_c1_eni67_242_722_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist241_sync_in_aunroll_vunroll_x_in_c1_eni67_242_722_wraddr_i = 10'b1111111111;
    wire [9:0] redist241_sync_in_aunroll_vunroll_x_in_c1_eni67_242_722_offset_q;
    wire [10:0] redist241_sync_in_aunroll_vunroll_x_in_c1_eni67_242_722_rdcnt_a;
    wire [10:0] redist241_sync_in_aunroll_vunroll_x_in_c1_eni67_242_722_rdcnt_b;
    logic [10:0] redist241_sync_in_aunroll_vunroll_x_in_c1_eni67_242_722_rdcnt_o;
    wire [10:0] redist241_sync_in_aunroll_vunroll_x_in_c1_eni67_242_722_rdcnt_q;
    reg [31:0] redist242_sync_in_aunroll_vunroll_x_in_c1_eni67_243_727_inputreg0_q;
    reg [31:0] redist242_sync_in_aunroll_vunroll_x_in_c1_eni67_243_727_outputreg0_q;
    wire redist242_sync_in_aunroll_vunroll_x_in_c1_eni67_243_727_mem_reset0;
    wire [31:0] redist242_sync_in_aunroll_vunroll_x_in_c1_eni67_243_727_mem_ia;
    wire [9:0] redist242_sync_in_aunroll_vunroll_x_in_c1_eni67_243_727_mem_aa;
    wire [9:0] redist242_sync_in_aunroll_vunroll_x_in_c1_eni67_243_727_mem_ab;
    wire [31:0] redist242_sync_in_aunroll_vunroll_x_in_c1_eni67_243_727_mem_iq;
    wire [31:0] redist242_sync_in_aunroll_vunroll_x_in_c1_eni67_243_727_mem_q;
    wire [9:0] redist242_sync_in_aunroll_vunroll_x_in_c1_eni67_243_727_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist242_sync_in_aunroll_vunroll_x_in_c1_eni67_243_727_wraddr_i = 10'b1111111111;
    wire [9:0] redist242_sync_in_aunroll_vunroll_x_in_c1_eni67_243_727_offset_q;
    wire [10:0] redist242_sync_in_aunroll_vunroll_x_in_c1_eni67_243_727_rdcnt_a;
    wire [10:0] redist242_sync_in_aunroll_vunroll_x_in_c1_eni67_243_727_rdcnt_b;
    logic [10:0] redist242_sync_in_aunroll_vunroll_x_in_c1_eni67_243_727_rdcnt_o;
    wire [10:0] redist242_sync_in_aunroll_vunroll_x_in_c1_eni67_243_727_rdcnt_q;
    reg [31:0] redist243_sync_in_aunroll_vunroll_x_in_c1_eni67_244_728_inputreg0_q;
    reg [31:0] redist243_sync_in_aunroll_vunroll_x_in_c1_eni67_244_728_outputreg0_q;
    wire redist243_sync_in_aunroll_vunroll_x_in_c1_eni67_244_728_mem_reset0;
    wire [31:0] redist243_sync_in_aunroll_vunroll_x_in_c1_eni67_244_728_mem_ia;
    wire [9:0] redist243_sync_in_aunroll_vunroll_x_in_c1_eni67_244_728_mem_aa;
    wire [9:0] redist243_sync_in_aunroll_vunroll_x_in_c1_eni67_244_728_mem_ab;
    wire [31:0] redist243_sync_in_aunroll_vunroll_x_in_c1_eni67_244_728_mem_iq;
    wire [31:0] redist243_sync_in_aunroll_vunroll_x_in_c1_eni67_244_728_mem_q;
    wire [9:0] redist243_sync_in_aunroll_vunroll_x_in_c1_eni67_244_728_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist243_sync_in_aunroll_vunroll_x_in_c1_eni67_244_728_wraddr_i = 10'b1111111111;
    wire [9:0] redist243_sync_in_aunroll_vunroll_x_in_c1_eni67_244_728_offset_q;
    wire [10:0] redist243_sync_in_aunroll_vunroll_x_in_c1_eni67_244_728_rdcnt_a;
    wire [10:0] redist243_sync_in_aunroll_vunroll_x_in_c1_eni67_244_728_rdcnt_b;
    logic [10:0] redist243_sync_in_aunroll_vunroll_x_in_c1_eni67_244_728_rdcnt_o;
    wire [10:0] redist243_sync_in_aunroll_vunroll_x_in_c1_eni67_244_728_rdcnt_q;
    reg [31:0] redist244_sync_in_aunroll_vunroll_x_in_c1_eni67_245_733_inputreg0_q;
    reg [31:0] redist244_sync_in_aunroll_vunroll_x_in_c1_eni67_245_733_outputreg0_q;
    wire redist244_sync_in_aunroll_vunroll_x_in_c1_eni67_245_733_mem_reset0;
    wire [31:0] redist244_sync_in_aunroll_vunroll_x_in_c1_eni67_245_733_mem_ia;
    wire [9:0] redist244_sync_in_aunroll_vunroll_x_in_c1_eni67_245_733_mem_aa;
    wire [9:0] redist244_sync_in_aunroll_vunroll_x_in_c1_eni67_245_733_mem_ab;
    wire [31:0] redist244_sync_in_aunroll_vunroll_x_in_c1_eni67_245_733_mem_iq;
    wire [31:0] redist244_sync_in_aunroll_vunroll_x_in_c1_eni67_245_733_mem_q;
    wire [9:0] redist244_sync_in_aunroll_vunroll_x_in_c1_eni67_245_733_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist244_sync_in_aunroll_vunroll_x_in_c1_eni67_245_733_wraddr_i = 10'b1111111111;
    wire [9:0] redist244_sync_in_aunroll_vunroll_x_in_c1_eni67_245_733_offset_q;
    wire [10:0] redist244_sync_in_aunroll_vunroll_x_in_c1_eni67_245_733_rdcnt_a;
    wire [10:0] redist244_sync_in_aunroll_vunroll_x_in_c1_eni67_245_733_rdcnt_b;
    logic [10:0] redist244_sync_in_aunroll_vunroll_x_in_c1_eni67_245_733_rdcnt_o;
    wire [10:0] redist244_sync_in_aunroll_vunroll_x_in_c1_eni67_245_733_rdcnt_q;
    reg [31:0] redist245_sync_in_aunroll_vunroll_x_in_c1_eni67_246_734_inputreg0_q;
    reg [31:0] redist245_sync_in_aunroll_vunroll_x_in_c1_eni67_246_734_outputreg0_q;
    wire redist245_sync_in_aunroll_vunroll_x_in_c1_eni67_246_734_mem_reset0;
    wire [31:0] redist245_sync_in_aunroll_vunroll_x_in_c1_eni67_246_734_mem_ia;
    wire [9:0] redist245_sync_in_aunroll_vunroll_x_in_c1_eni67_246_734_mem_aa;
    wire [9:0] redist245_sync_in_aunroll_vunroll_x_in_c1_eni67_246_734_mem_ab;
    wire [31:0] redist245_sync_in_aunroll_vunroll_x_in_c1_eni67_246_734_mem_iq;
    wire [31:0] redist245_sync_in_aunroll_vunroll_x_in_c1_eni67_246_734_mem_q;
    wire [9:0] redist245_sync_in_aunroll_vunroll_x_in_c1_eni67_246_734_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist245_sync_in_aunroll_vunroll_x_in_c1_eni67_246_734_wraddr_i = 10'b1111111111;
    wire [9:0] redist245_sync_in_aunroll_vunroll_x_in_c1_eni67_246_734_offset_q;
    wire [10:0] redist245_sync_in_aunroll_vunroll_x_in_c1_eni67_246_734_rdcnt_a;
    wire [10:0] redist245_sync_in_aunroll_vunroll_x_in_c1_eni67_246_734_rdcnt_b;
    logic [10:0] redist245_sync_in_aunroll_vunroll_x_in_c1_eni67_246_734_rdcnt_o;
    wire [10:0] redist245_sync_in_aunroll_vunroll_x_in_c1_eni67_246_734_rdcnt_q;
    reg [31:0] redist246_sync_in_aunroll_vunroll_x_in_c1_eni67_247_739_inputreg0_q;
    reg [31:0] redist246_sync_in_aunroll_vunroll_x_in_c1_eni67_247_739_outputreg0_q;
    wire redist246_sync_in_aunroll_vunroll_x_in_c1_eni67_247_739_mem_reset0;
    wire [31:0] redist246_sync_in_aunroll_vunroll_x_in_c1_eni67_247_739_mem_ia;
    wire [9:0] redist246_sync_in_aunroll_vunroll_x_in_c1_eni67_247_739_mem_aa;
    wire [9:0] redist246_sync_in_aunroll_vunroll_x_in_c1_eni67_247_739_mem_ab;
    wire [31:0] redist246_sync_in_aunroll_vunroll_x_in_c1_eni67_247_739_mem_iq;
    wire [31:0] redist246_sync_in_aunroll_vunroll_x_in_c1_eni67_247_739_mem_q;
    wire [9:0] redist246_sync_in_aunroll_vunroll_x_in_c1_eni67_247_739_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist246_sync_in_aunroll_vunroll_x_in_c1_eni67_247_739_wraddr_i = 10'b1111111111;
    wire [9:0] redist246_sync_in_aunroll_vunroll_x_in_c1_eni67_247_739_offset_q;
    wire [10:0] redist246_sync_in_aunroll_vunroll_x_in_c1_eni67_247_739_rdcnt_a;
    wire [10:0] redist246_sync_in_aunroll_vunroll_x_in_c1_eni67_247_739_rdcnt_b;
    logic [10:0] redist246_sync_in_aunroll_vunroll_x_in_c1_eni67_247_739_rdcnt_o;
    wire [10:0] redist246_sync_in_aunroll_vunroll_x_in_c1_eni67_247_739_rdcnt_q;
    reg [31:0] redist247_sync_in_aunroll_vunroll_x_in_c1_eni67_248_740_inputreg0_q;
    reg [31:0] redist247_sync_in_aunroll_vunroll_x_in_c1_eni67_248_740_outputreg0_q;
    wire redist247_sync_in_aunroll_vunroll_x_in_c1_eni67_248_740_mem_reset0;
    wire [31:0] redist247_sync_in_aunroll_vunroll_x_in_c1_eni67_248_740_mem_ia;
    wire [9:0] redist247_sync_in_aunroll_vunroll_x_in_c1_eni67_248_740_mem_aa;
    wire [9:0] redist247_sync_in_aunroll_vunroll_x_in_c1_eni67_248_740_mem_ab;
    wire [31:0] redist247_sync_in_aunroll_vunroll_x_in_c1_eni67_248_740_mem_iq;
    wire [31:0] redist247_sync_in_aunroll_vunroll_x_in_c1_eni67_248_740_mem_q;
    wire [9:0] redist247_sync_in_aunroll_vunroll_x_in_c1_eni67_248_740_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist247_sync_in_aunroll_vunroll_x_in_c1_eni67_248_740_wraddr_i = 10'b1111111111;
    wire [9:0] redist247_sync_in_aunroll_vunroll_x_in_c1_eni67_248_740_offset_q;
    wire [10:0] redist247_sync_in_aunroll_vunroll_x_in_c1_eni67_248_740_rdcnt_a;
    wire [10:0] redist247_sync_in_aunroll_vunroll_x_in_c1_eni67_248_740_rdcnt_b;
    logic [10:0] redist247_sync_in_aunroll_vunroll_x_in_c1_eni67_248_740_rdcnt_o;
    wire [10:0] redist247_sync_in_aunroll_vunroll_x_in_c1_eni67_248_740_rdcnt_q;
    reg [31:0] redist248_sync_in_aunroll_vunroll_x_in_c1_eni67_249_745_inputreg0_q;
    reg [31:0] redist248_sync_in_aunroll_vunroll_x_in_c1_eni67_249_745_outputreg0_q;
    wire redist248_sync_in_aunroll_vunroll_x_in_c1_eni67_249_745_mem_reset0;
    wire [31:0] redist248_sync_in_aunroll_vunroll_x_in_c1_eni67_249_745_mem_ia;
    wire [9:0] redist248_sync_in_aunroll_vunroll_x_in_c1_eni67_249_745_mem_aa;
    wire [9:0] redist248_sync_in_aunroll_vunroll_x_in_c1_eni67_249_745_mem_ab;
    wire [31:0] redist248_sync_in_aunroll_vunroll_x_in_c1_eni67_249_745_mem_iq;
    wire [31:0] redist248_sync_in_aunroll_vunroll_x_in_c1_eni67_249_745_mem_q;
    wire [9:0] redist248_sync_in_aunroll_vunroll_x_in_c1_eni67_249_745_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist248_sync_in_aunroll_vunroll_x_in_c1_eni67_249_745_wraddr_i = 10'b1111111111;
    wire [9:0] redist248_sync_in_aunroll_vunroll_x_in_c1_eni67_249_745_offset_q;
    wire [10:0] redist248_sync_in_aunroll_vunroll_x_in_c1_eni67_249_745_rdcnt_a;
    wire [10:0] redist248_sync_in_aunroll_vunroll_x_in_c1_eni67_249_745_rdcnt_b;
    logic [10:0] redist248_sync_in_aunroll_vunroll_x_in_c1_eni67_249_745_rdcnt_o;
    wire [10:0] redist248_sync_in_aunroll_vunroll_x_in_c1_eni67_249_745_rdcnt_q;
    reg [31:0] redist249_sync_in_aunroll_vunroll_x_in_c1_eni67_250_746_inputreg0_q;
    reg [31:0] redist249_sync_in_aunroll_vunroll_x_in_c1_eni67_250_746_outputreg0_q;
    wire redist249_sync_in_aunroll_vunroll_x_in_c1_eni67_250_746_mem_reset0;
    wire [31:0] redist249_sync_in_aunroll_vunroll_x_in_c1_eni67_250_746_mem_ia;
    wire [9:0] redist249_sync_in_aunroll_vunroll_x_in_c1_eni67_250_746_mem_aa;
    wire [9:0] redist249_sync_in_aunroll_vunroll_x_in_c1_eni67_250_746_mem_ab;
    wire [31:0] redist249_sync_in_aunroll_vunroll_x_in_c1_eni67_250_746_mem_iq;
    wire [31:0] redist249_sync_in_aunroll_vunroll_x_in_c1_eni67_250_746_mem_q;
    wire [9:0] redist249_sync_in_aunroll_vunroll_x_in_c1_eni67_250_746_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist249_sync_in_aunroll_vunroll_x_in_c1_eni67_250_746_wraddr_i = 10'b1111111111;
    wire [9:0] redist249_sync_in_aunroll_vunroll_x_in_c1_eni67_250_746_offset_q;
    wire [10:0] redist249_sync_in_aunroll_vunroll_x_in_c1_eni67_250_746_rdcnt_a;
    wire [10:0] redist249_sync_in_aunroll_vunroll_x_in_c1_eni67_250_746_rdcnt_b;
    logic [10:0] redist249_sync_in_aunroll_vunroll_x_in_c1_eni67_250_746_rdcnt_o;
    wire [10:0] redist249_sync_in_aunroll_vunroll_x_in_c1_eni67_250_746_rdcnt_q;
    reg [31:0] redist250_sync_in_aunroll_vunroll_x_in_c1_eni67_251_751_inputreg0_q;
    reg [31:0] redist250_sync_in_aunroll_vunroll_x_in_c1_eni67_251_751_outputreg0_q;
    wire redist250_sync_in_aunroll_vunroll_x_in_c1_eni67_251_751_mem_reset0;
    wire [31:0] redist250_sync_in_aunroll_vunroll_x_in_c1_eni67_251_751_mem_ia;
    wire [9:0] redist250_sync_in_aunroll_vunroll_x_in_c1_eni67_251_751_mem_aa;
    wire [9:0] redist250_sync_in_aunroll_vunroll_x_in_c1_eni67_251_751_mem_ab;
    wire [31:0] redist250_sync_in_aunroll_vunroll_x_in_c1_eni67_251_751_mem_iq;
    wire [31:0] redist250_sync_in_aunroll_vunroll_x_in_c1_eni67_251_751_mem_q;
    wire [9:0] redist250_sync_in_aunroll_vunroll_x_in_c1_eni67_251_751_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist250_sync_in_aunroll_vunroll_x_in_c1_eni67_251_751_wraddr_i = 10'b1111111111;
    wire [9:0] redist250_sync_in_aunroll_vunroll_x_in_c1_eni67_251_751_offset_q;
    wire [10:0] redist250_sync_in_aunroll_vunroll_x_in_c1_eni67_251_751_rdcnt_a;
    wire [10:0] redist250_sync_in_aunroll_vunroll_x_in_c1_eni67_251_751_rdcnt_b;
    logic [10:0] redist250_sync_in_aunroll_vunroll_x_in_c1_eni67_251_751_rdcnt_o;
    wire [10:0] redist250_sync_in_aunroll_vunroll_x_in_c1_eni67_251_751_rdcnt_q;
    reg [31:0] redist251_sync_in_aunroll_vunroll_x_in_c1_eni67_252_752_inputreg0_q;
    reg [31:0] redist251_sync_in_aunroll_vunroll_x_in_c1_eni67_252_752_outputreg0_q;
    wire redist251_sync_in_aunroll_vunroll_x_in_c1_eni67_252_752_mem_reset0;
    wire [31:0] redist251_sync_in_aunroll_vunroll_x_in_c1_eni67_252_752_mem_ia;
    wire [9:0] redist251_sync_in_aunroll_vunroll_x_in_c1_eni67_252_752_mem_aa;
    wire [9:0] redist251_sync_in_aunroll_vunroll_x_in_c1_eni67_252_752_mem_ab;
    wire [31:0] redist251_sync_in_aunroll_vunroll_x_in_c1_eni67_252_752_mem_iq;
    wire [31:0] redist251_sync_in_aunroll_vunroll_x_in_c1_eni67_252_752_mem_q;
    wire [9:0] redist251_sync_in_aunroll_vunroll_x_in_c1_eni67_252_752_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist251_sync_in_aunroll_vunroll_x_in_c1_eni67_252_752_wraddr_i = 10'b1111111111;
    wire [9:0] redist251_sync_in_aunroll_vunroll_x_in_c1_eni67_252_752_offset_q;
    wire [10:0] redist251_sync_in_aunroll_vunroll_x_in_c1_eni67_252_752_rdcnt_a;
    wire [10:0] redist251_sync_in_aunroll_vunroll_x_in_c1_eni67_252_752_rdcnt_b;
    logic [10:0] redist251_sync_in_aunroll_vunroll_x_in_c1_eni67_252_752_rdcnt_o;
    wire [10:0] redist251_sync_in_aunroll_vunroll_x_in_c1_eni67_252_752_rdcnt_q;
    reg [31:0] redist252_sync_in_aunroll_vunroll_x_in_c1_eni67_253_757_inputreg0_q;
    reg [31:0] redist252_sync_in_aunroll_vunroll_x_in_c1_eni67_253_757_outputreg0_q;
    wire redist252_sync_in_aunroll_vunroll_x_in_c1_eni67_253_757_mem_reset0;
    wire [31:0] redist252_sync_in_aunroll_vunroll_x_in_c1_eni67_253_757_mem_ia;
    wire [9:0] redist252_sync_in_aunroll_vunroll_x_in_c1_eni67_253_757_mem_aa;
    wire [9:0] redist252_sync_in_aunroll_vunroll_x_in_c1_eni67_253_757_mem_ab;
    wire [31:0] redist252_sync_in_aunroll_vunroll_x_in_c1_eni67_253_757_mem_iq;
    wire [31:0] redist252_sync_in_aunroll_vunroll_x_in_c1_eni67_253_757_mem_q;
    wire [9:0] redist252_sync_in_aunroll_vunroll_x_in_c1_eni67_253_757_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist252_sync_in_aunroll_vunroll_x_in_c1_eni67_253_757_wraddr_i = 10'b1111111111;
    wire [9:0] redist252_sync_in_aunroll_vunroll_x_in_c1_eni67_253_757_offset_q;
    wire [10:0] redist252_sync_in_aunroll_vunroll_x_in_c1_eni67_253_757_rdcnt_a;
    wire [10:0] redist252_sync_in_aunroll_vunroll_x_in_c1_eni67_253_757_rdcnt_b;
    logic [10:0] redist252_sync_in_aunroll_vunroll_x_in_c1_eni67_253_757_rdcnt_o;
    wire [10:0] redist252_sync_in_aunroll_vunroll_x_in_c1_eni67_253_757_rdcnt_q;
    reg [31:0] redist253_sync_in_aunroll_vunroll_x_in_c1_eni67_0_254_758_inputreg0_q;
    reg [31:0] redist253_sync_in_aunroll_vunroll_x_in_c1_eni67_0_254_758_outputreg0_q;
    wire redist253_sync_in_aunroll_vunroll_x_in_c1_eni67_0_254_758_mem_reset0;
    wire [31:0] redist253_sync_in_aunroll_vunroll_x_in_c1_eni67_0_254_758_mem_ia;
    wire [9:0] redist253_sync_in_aunroll_vunroll_x_in_c1_eni67_0_254_758_mem_aa;
    wire [9:0] redist253_sync_in_aunroll_vunroll_x_in_c1_eni67_0_254_758_mem_ab;
    wire [31:0] redist253_sync_in_aunroll_vunroll_x_in_c1_eni67_0_254_758_mem_iq;
    wire [31:0] redist253_sync_in_aunroll_vunroll_x_in_c1_eni67_0_254_758_mem_q;
    wire [9:0] redist253_sync_in_aunroll_vunroll_x_in_c1_eni67_0_254_758_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist253_sync_in_aunroll_vunroll_x_in_c1_eni67_0_254_758_wraddr_i = 10'b1111111111;
    wire [9:0] redist253_sync_in_aunroll_vunroll_x_in_c1_eni67_0_254_758_offset_q;
    wire [10:0] redist253_sync_in_aunroll_vunroll_x_in_c1_eni67_0_254_758_rdcnt_a;
    wire [10:0] redist253_sync_in_aunroll_vunroll_x_in_c1_eni67_0_254_758_rdcnt_b;
    logic [10:0] redist253_sync_in_aunroll_vunroll_x_in_c1_eni67_0_254_758_rdcnt_o;
    wire [10:0] redist253_sync_in_aunroll_vunroll_x_in_c1_eni67_0_254_758_rdcnt_q;
    reg [31:0] redist254_sync_in_aunroll_vunroll_x_in_c1_eni67_1_254_763_inputreg0_q;
    reg [31:0] redist254_sync_in_aunroll_vunroll_x_in_c1_eni67_1_254_763_outputreg0_q;
    wire redist254_sync_in_aunroll_vunroll_x_in_c1_eni67_1_254_763_mem_reset0;
    wire [31:0] redist254_sync_in_aunroll_vunroll_x_in_c1_eni67_1_254_763_mem_ia;
    wire [9:0] redist254_sync_in_aunroll_vunroll_x_in_c1_eni67_1_254_763_mem_aa;
    wire [9:0] redist254_sync_in_aunroll_vunroll_x_in_c1_eni67_1_254_763_mem_ab;
    wire [31:0] redist254_sync_in_aunroll_vunroll_x_in_c1_eni67_1_254_763_mem_iq;
    wire [31:0] redist254_sync_in_aunroll_vunroll_x_in_c1_eni67_1_254_763_mem_q;
    wire [9:0] redist254_sync_in_aunroll_vunroll_x_in_c1_eni67_1_254_763_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist254_sync_in_aunroll_vunroll_x_in_c1_eni67_1_254_763_wraddr_i = 10'b1111111111;
    wire [9:0] redist254_sync_in_aunroll_vunroll_x_in_c1_eni67_1_254_763_offset_q;
    wire [10:0] redist254_sync_in_aunroll_vunroll_x_in_c1_eni67_1_254_763_rdcnt_a;
    wire [10:0] redist254_sync_in_aunroll_vunroll_x_in_c1_eni67_1_254_763_rdcnt_b;
    logic [10:0] redist254_sync_in_aunroll_vunroll_x_in_c1_eni67_1_254_763_rdcnt_o;
    wire [10:0] redist254_sync_in_aunroll_vunroll_x_in_c1_eni67_1_254_763_rdcnt_q;
    reg [31:0] redist255_sync_in_aunroll_vunroll_x_in_c1_eni67_255_764_inputreg0_q;
    reg [31:0] redist255_sync_in_aunroll_vunroll_x_in_c1_eni67_255_764_outputreg0_q;
    wire redist255_sync_in_aunroll_vunroll_x_in_c1_eni67_255_764_mem_reset0;
    wire [31:0] redist255_sync_in_aunroll_vunroll_x_in_c1_eni67_255_764_mem_ia;
    wire [9:0] redist255_sync_in_aunroll_vunroll_x_in_c1_eni67_255_764_mem_aa;
    wire [9:0] redist255_sync_in_aunroll_vunroll_x_in_c1_eni67_255_764_mem_ab;
    wire [31:0] redist255_sync_in_aunroll_vunroll_x_in_c1_eni67_255_764_mem_iq;
    wire [31:0] redist255_sync_in_aunroll_vunroll_x_in_c1_eni67_255_764_mem_q;
    wire [9:0] redist255_sync_in_aunroll_vunroll_x_in_c1_eni67_255_764_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist255_sync_in_aunroll_vunroll_x_in_c1_eni67_255_764_wraddr_i = 10'b1111111111;
    wire [9:0] redist255_sync_in_aunroll_vunroll_x_in_c1_eni67_255_764_offset_q;
    wire [10:0] redist255_sync_in_aunroll_vunroll_x_in_c1_eni67_255_764_rdcnt_a;
    wire [10:0] redist255_sync_in_aunroll_vunroll_x_in_c1_eni67_255_764_rdcnt_b;
    logic [10:0] redist255_sync_in_aunroll_vunroll_x_in_c1_eni67_255_764_rdcnt_o;
    wire [10:0] redist255_sync_in_aunroll_vunroll_x_in_c1_eni67_255_764_rdcnt_q;
    reg [31:0] redist258_sync_in_aunroll_vunroll_x_in_c1_eni67_258_7_inputreg0_q;
    reg [31:0] redist258_sync_in_aunroll_vunroll_x_in_c1_eni67_258_7_outputreg0_q;
    wire redist258_sync_in_aunroll_vunroll_x_in_c1_eni67_258_7_mem_reset0;
    wire [31:0] redist258_sync_in_aunroll_vunroll_x_in_c1_eni67_258_7_mem_ia;
    wire [1:0] redist258_sync_in_aunroll_vunroll_x_in_c1_eni67_258_7_mem_aa;
    wire [1:0] redist258_sync_in_aunroll_vunroll_x_in_c1_eni67_258_7_mem_ab;
    wire [31:0] redist258_sync_in_aunroll_vunroll_x_in_c1_eni67_258_7_mem_iq;
    wire [31:0] redist258_sync_in_aunroll_vunroll_x_in_c1_eni67_258_7_mem_q;
    wire [1:0] redist258_sync_in_aunroll_vunroll_x_in_c1_eni67_258_7_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [1:0] redist258_sync_in_aunroll_vunroll_x_in_c1_eni67_258_7_wraddr_i = 2'b11;
    wire [2:0] redist258_sync_in_aunroll_vunroll_x_in_c1_eni67_258_7_rdcnt_a;
    wire [2:0] redist258_sync_in_aunroll_vunroll_x_in_c1_eni67_258_7_rdcnt_b;
    logic [2:0] redist258_sync_in_aunroll_vunroll_x_in_c1_eni67_258_7_rdcnt_o;
    wire [2:0] redist258_sync_in_aunroll_vunroll_x_in_c1_eni67_258_7_rdcnt_q;
    reg [31:0] redist259_sync_in_aunroll_vunroll_x_in_c1_eni67_259_8_inputreg0_q;
    reg [31:0] redist259_sync_in_aunroll_vunroll_x_in_c1_eni67_259_8_outputreg0_q;
    wire redist259_sync_in_aunroll_vunroll_x_in_c1_eni67_259_8_mem_reset0;
    wire [31:0] redist259_sync_in_aunroll_vunroll_x_in_c1_eni67_259_8_mem_ia;
    wire [2:0] redist259_sync_in_aunroll_vunroll_x_in_c1_eni67_259_8_mem_aa;
    wire [2:0] redist259_sync_in_aunroll_vunroll_x_in_c1_eni67_259_8_mem_ab;
    wire [31:0] redist259_sync_in_aunroll_vunroll_x_in_c1_eni67_259_8_mem_iq;
    wire [31:0] redist259_sync_in_aunroll_vunroll_x_in_c1_eni67_259_8_mem_q;
    wire [2:0] redist259_sync_in_aunroll_vunroll_x_in_c1_eni67_259_8_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [2:0] redist259_sync_in_aunroll_vunroll_x_in_c1_eni67_259_8_wraddr_i = 3'b111;
    wire [3:0] redist259_sync_in_aunroll_vunroll_x_in_c1_eni67_259_8_rdcnt_a;
    wire [3:0] redist259_sync_in_aunroll_vunroll_x_in_c1_eni67_259_8_rdcnt_b;
    logic [3:0] redist259_sync_in_aunroll_vunroll_x_in_c1_eni67_259_8_rdcnt_o;
    wire [3:0] redist259_sync_in_aunroll_vunroll_x_in_c1_eni67_259_8_rdcnt_q;
    reg [31:0] redist261_sync_in_aunroll_vunroll_x_in_c1_eni67_261_13_inputreg0_q;
    reg [31:0] redist261_sync_in_aunroll_vunroll_x_in_c1_eni67_261_13_outputreg0_q;
    wire redist261_sync_in_aunroll_vunroll_x_in_c1_eni67_261_13_mem_reset0;
    wire [31:0] redist261_sync_in_aunroll_vunroll_x_in_c1_eni67_261_13_mem_ia;
    wire [3:0] redist261_sync_in_aunroll_vunroll_x_in_c1_eni67_261_13_mem_aa;
    wire [3:0] redist261_sync_in_aunroll_vunroll_x_in_c1_eni67_261_13_mem_ab;
    wire [31:0] redist261_sync_in_aunroll_vunroll_x_in_c1_eni67_261_13_mem_iq;
    wire [31:0] redist261_sync_in_aunroll_vunroll_x_in_c1_eni67_261_13_mem_q;
    wire [3:0] redist261_sync_in_aunroll_vunroll_x_in_c1_eni67_261_13_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [3:0] redist261_sync_in_aunroll_vunroll_x_in_c1_eni67_261_13_wraddr_i = 4'b1111;
    wire [4:0] redist261_sync_in_aunroll_vunroll_x_in_c1_eni67_261_13_rdcnt_a;
    wire [4:0] redist261_sync_in_aunroll_vunroll_x_in_c1_eni67_261_13_rdcnt_b;
    logic [4:0] redist261_sync_in_aunroll_vunroll_x_in_c1_eni67_261_13_rdcnt_o;
    wire [4:0] redist261_sync_in_aunroll_vunroll_x_in_c1_eni67_261_13_rdcnt_q;
    reg [31:0] redist262_sync_in_aunroll_vunroll_x_in_c1_eni67_262_14_inputreg0_q;
    reg [31:0] redist262_sync_in_aunroll_vunroll_x_in_c1_eni67_262_14_outputreg0_q;
    wire redist262_sync_in_aunroll_vunroll_x_in_c1_eni67_262_14_mem_reset0;
    wire [31:0] redist262_sync_in_aunroll_vunroll_x_in_c1_eni67_262_14_mem_ia;
    wire [3:0] redist262_sync_in_aunroll_vunroll_x_in_c1_eni67_262_14_mem_aa;
    wire [3:0] redist262_sync_in_aunroll_vunroll_x_in_c1_eni67_262_14_mem_ab;
    wire [31:0] redist262_sync_in_aunroll_vunroll_x_in_c1_eni67_262_14_mem_iq;
    wire [31:0] redist262_sync_in_aunroll_vunroll_x_in_c1_eni67_262_14_mem_q;
    wire [3:0] redist262_sync_in_aunroll_vunroll_x_in_c1_eni67_262_14_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [3:0] redist262_sync_in_aunroll_vunroll_x_in_c1_eni67_262_14_wraddr_i = 4'b1111;
    wire [4:0] redist262_sync_in_aunroll_vunroll_x_in_c1_eni67_262_14_rdcnt_a;
    wire [4:0] redist262_sync_in_aunroll_vunroll_x_in_c1_eni67_262_14_rdcnt_b;
    logic [4:0] redist262_sync_in_aunroll_vunroll_x_in_c1_eni67_262_14_rdcnt_o;
    wire [4:0] redist262_sync_in_aunroll_vunroll_x_in_c1_eni67_262_14_rdcnt_q;
    reg [31:0] redist263_sync_in_aunroll_vunroll_x_in_c1_eni67_263_19_inputreg0_q;
    reg [31:0] redist263_sync_in_aunroll_vunroll_x_in_c1_eni67_263_19_outputreg0_q;
    wire redist263_sync_in_aunroll_vunroll_x_in_c1_eni67_263_19_mem_reset0;
    wire [31:0] redist263_sync_in_aunroll_vunroll_x_in_c1_eni67_263_19_mem_ia;
    wire [3:0] redist263_sync_in_aunroll_vunroll_x_in_c1_eni67_263_19_mem_aa;
    wire [3:0] redist263_sync_in_aunroll_vunroll_x_in_c1_eni67_263_19_mem_ab;
    wire [31:0] redist263_sync_in_aunroll_vunroll_x_in_c1_eni67_263_19_mem_iq;
    wire [31:0] redist263_sync_in_aunroll_vunroll_x_in_c1_eni67_263_19_mem_q;
    wire [3:0] redist263_sync_in_aunroll_vunroll_x_in_c1_eni67_263_19_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [3:0] redist263_sync_in_aunroll_vunroll_x_in_c1_eni67_263_19_wraddr_i = 4'b1111;
    wire [4:0] redist263_sync_in_aunroll_vunroll_x_in_c1_eni67_263_19_rdcnt_a;
    wire [4:0] redist263_sync_in_aunroll_vunroll_x_in_c1_eni67_263_19_rdcnt_b;
    logic [4:0] redist263_sync_in_aunroll_vunroll_x_in_c1_eni67_263_19_rdcnt_o;
    wire [4:0] redist263_sync_in_aunroll_vunroll_x_in_c1_eni67_263_19_rdcnt_q;
    reg [31:0] redist264_sync_in_aunroll_vunroll_x_in_c1_eni67_264_20_inputreg0_q;
    reg [31:0] redist264_sync_in_aunroll_vunroll_x_in_c1_eni67_264_20_outputreg0_q;
    wire redist264_sync_in_aunroll_vunroll_x_in_c1_eni67_264_20_mem_reset0;
    wire [31:0] redist264_sync_in_aunroll_vunroll_x_in_c1_eni67_264_20_mem_ia;
    wire [4:0] redist264_sync_in_aunroll_vunroll_x_in_c1_eni67_264_20_mem_aa;
    wire [4:0] redist264_sync_in_aunroll_vunroll_x_in_c1_eni67_264_20_mem_ab;
    wire [31:0] redist264_sync_in_aunroll_vunroll_x_in_c1_eni67_264_20_mem_iq;
    wire [31:0] redist264_sync_in_aunroll_vunroll_x_in_c1_eni67_264_20_mem_q;
    wire [4:0] redist264_sync_in_aunroll_vunroll_x_in_c1_eni67_264_20_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [4:0] redist264_sync_in_aunroll_vunroll_x_in_c1_eni67_264_20_wraddr_i = 5'b11111;
    wire [5:0] redist264_sync_in_aunroll_vunroll_x_in_c1_eni67_264_20_rdcnt_a;
    wire [5:0] redist264_sync_in_aunroll_vunroll_x_in_c1_eni67_264_20_rdcnt_b;
    logic [5:0] redist264_sync_in_aunroll_vunroll_x_in_c1_eni67_264_20_rdcnt_o;
    wire [5:0] redist264_sync_in_aunroll_vunroll_x_in_c1_eni67_264_20_rdcnt_q;
    reg [31:0] redist265_sync_in_aunroll_vunroll_x_in_c1_eni67_265_25_inputreg0_q;
    reg [31:0] redist265_sync_in_aunroll_vunroll_x_in_c1_eni67_265_25_outputreg0_q;
    wire redist265_sync_in_aunroll_vunroll_x_in_c1_eni67_265_25_mem_reset0;
    wire [31:0] redist265_sync_in_aunroll_vunroll_x_in_c1_eni67_265_25_mem_ia;
    wire [4:0] redist265_sync_in_aunroll_vunroll_x_in_c1_eni67_265_25_mem_aa;
    wire [4:0] redist265_sync_in_aunroll_vunroll_x_in_c1_eni67_265_25_mem_ab;
    wire [31:0] redist265_sync_in_aunroll_vunroll_x_in_c1_eni67_265_25_mem_iq;
    wire [31:0] redist265_sync_in_aunroll_vunroll_x_in_c1_eni67_265_25_mem_q;
    wire [4:0] redist265_sync_in_aunroll_vunroll_x_in_c1_eni67_265_25_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [4:0] redist265_sync_in_aunroll_vunroll_x_in_c1_eni67_265_25_wraddr_i = 5'b11111;
    wire [5:0] redist265_sync_in_aunroll_vunroll_x_in_c1_eni67_265_25_rdcnt_a;
    wire [5:0] redist265_sync_in_aunroll_vunroll_x_in_c1_eni67_265_25_rdcnt_b;
    logic [5:0] redist265_sync_in_aunroll_vunroll_x_in_c1_eni67_265_25_rdcnt_o;
    wire [5:0] redist265_sync_in_aunroll_vunroll_x_in_c1_eni67_265_25_rdcnt_q;
    reg [31:0] redist266_sync_in_aunroll_vunroll_x_in_c1_eni67_266_26_inputreg0_q;
    reg [31:0] redist266_sync_in_aunroll_vunroll_x_in_c1_eni67_266_26_outputreg0_q;
    wire redist266_sync_in_aunroll_vunroll_x_in_c1_eni67_266_26_mem_reset0;
    wire [31:0] redist266_sync_in_aunroll_vunroll_x_in_c1_eni67_266_26_mem_ia;
    wire [4:0] redist266_sync_in_aunroll_vunroll_x_in_c1_eni67_266_26_mem_aa;
    wire [4:0] redist266_sync_in_aunroll_vunroll_x_in_c1_eni67_266_26_mem_ab;
    wire [31:0] redist266_sync_in_aunroll_vunroll_x_in_c1_eni67_266_26_mem_iq;
    wire [31:0] redist266_sync_in_aunroll_vunroll_x_in_c1_eni67_266_26_mem_q;
    wire [4:0] redist266_sync_in_aunroll_vunroll_x_in_c1_eni67_266_26_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [4:0] redist266_sync_in_aunroll_vunroll_x_in_c1_eni67_266_26_wraddr_i = 5'b11111;
    wire [5:0] redist266_sync_in_aunroll_vunroll_x_in_c1_eni67_266_26_rdcnt_a;
    wire [5:0] redist266_sync_in_aunroll_vunroll_x_in_c1_eni67_266_26_rdcnt_b;
    logic [5:0] redist266_sync_in_aunroll_vunroll_x_in_c1_eni67_266_26_rdcnt_o;
    wire [5:0] redist266_sync_in_aunroll_vunroll_x_in_c1_eni67_266_26_rdcnt_q;
    reg [31:0] redist267_sync_in_aunroll_vunroll_x_in_c1_eni67_267_31_inputreg0_q;
    reg [31:0] redist267_sync_in_aunroll_vunroll_x_in_c1_eni67_267_31_outputreg0_q;
    wire redist267_sync_in_aunroll_vunroll_x_in_c1_eni67_267_31_mem_reset0;
    wire [31:0] redist267_sync_in_aunroll_vunroll_x_in_c1_eni67_267_31_mem_ia;
    wire [4:0] redist267_sync_in_aunroll_vunroll_x_in_c1_eni67_267_31_mem_aa;
    wire [4:0] redist267_sync_in_aunroll_vunroll_x_in_c1_eni67_267_31_mem_ab;
    wire [31:0] redist267_sync_in_aunroll_vunroll_x_in_c1_eni67_267_31_mem_iq;
    wire [31:0] redist267_sync_in_aunroll_vunroll_x_in_c1_eni67_267_31_mem_q;
    wire [4:0] redist267_sync_in_aunroll_vunroll_x_in_c1_eni67_267_31_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [4:0] redist267_sync_in_aunroll_vunroll_x_in_c1_eni67_267_31_wraddr_i = 5'b11111;
    wire [5:0] redist267_sync_in_aunroll_vunroll_x_in_c1_eni67_267_31_rdcnt_a;
    wire [5:0] redist267_sync_in_aunroll_vunroll_x_in_c1_eni67_267_31_rdcnt_b;
    logic [5:0] redist267_sync_in_aunroll_vunroll_x_in_c1_eni67_267_31_rdcnt_o;
    wire [5:0] redist267_sync_in_aunroll_vunroll_x_in_c1_eni67_267_31_rdcnt_q;
    reg [31:0] redist268_sync_in_aunroll_vunroll_x_in_c1_eni67_268_32_inputreg0_q;
    reg [31:0] redist268_sync_in_aunroll_vunroll_x_in_c1_eni67_268_32_outputreg0_q;
    wire redist268_sync_in_aunroll_vunroll_x_in_c1_eni67_268_32_mem_reset0;
    wire [31:0] redist268_sync_in_aunroll_vunroll_x_in_c1_eni67_268_32_mem_ia;
    wire [4:0] redist268_sync_in_aunroll_vunroll_x_in_c1_eni67_268_32_mem_aa;
    wire [4:0] redist268_sync_in_aunroll_vunroll_x_in_c1_eni67_268_32_mem_ab;
    wire [31:0] redist268_sync_in_aunroll_vunroll_x_in_c1_eni67_268_32_mem_iq;
    wire [31:0] redist268_sync_in_aunroll_vunroll_x_in_c1_eni67_268_32_mem_q;
    wire [4:0] redist268_sync_in_aunroll_vunroll_x_in_c1_eni67_268_32_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [4:0] redist268_sync_in_aunroll_vunroll_x_in_c1_eni67_268_32_wraddr_i = 5'b11111;
    wire [5:0] redist268_sync_in_aunroll_vunroll_x_in_c1_eni67_268_32_rdcnt_a;
    wire [5:0] redist268_sync_in_aunroll_vunroll_x_in_c1_eni67_268_32_rdcnt_b;
    logic [5:0] redist268_sync_in_aunroll_vunroll_x_in_c1_eni67_268_32_rdcnt_o;
    wire [5:0] redist268_sync_in_aunroll_vunroll_x_in_c1_eni67_268_32_rdcnt_q;
    reg [31:0] redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_inputreg0_q;
    reg [31:0] redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_inputreg0_q;
    reg [31:0] redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_outputreg0_q;
    reg [31:0] redist271_sync_in_aunroll_vunroll_x_in_c1_eni67_271_43_inputreg0_q;
    reg [31:0] redist271_sync_in_aunroll_vunroll_x_in_c1_eni67_271_43_outputreg0_q;
    wire redist271_sync_in_aunroll_vunroll_x_in_c1_eni67_271_43_mem_reset0;
    wire [31:0] redist271_sync_in_aunroll_vunroll_x_in_c1_eni67_271_43_mem_ia;
    wire [5:0] redist271_sync_in_aunroll_vunroll_x_in_c1_eni67_271_43_mem_aa;
    wire [5:0] redist271_sync_in_aunroll_vunroll_x_in_c1_eni67_271_43_mem_ab;
    wire [31:0] redist271_sync_in_aunroll_vunroll_x_in_c1_eni67_271_43_mem_iq;
    wire [31:0] redist271_sync_in_aunroll_vunroll_x_in_c1_eni67_271_43_mem_q;
    wire [5:0] redist271_sync_in_aunroll_vunroll_x_in_c1_eni67_271_43_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [5:0] redist271_sync_in_aunroll_vunroll_x_in_c1_eni67_271_43_wraddr_i = 6'b111111;
    wire [6:0] redist271_sync_in_aunroll_vunroll_x_in_c1_eni67_271_43_rdcnt_a;
    wire [6:0] redist271_sync_in_aunroll_vunroll_x_in_c1_eni67_271_43_rdcnt_b;
    logic [6:0] redist271_sync_in_aunroll_vunroll_x_in_c1_eni67_271_43_rdcnt_o;
    wire [6:0] redist271_sync_in_aunroll_vunroll_x_in_c1_eni67_271_43_rdcnt_q;
    reg [31:0] redist272_sync_in_aunroll_vunroll_x_in_c1_eni67_272_44_inputreg0_q;
    reg [31:0] redist272_sync_in_aunroll_vunroll_x_in_c1_eni67_272_44_outputreg0_q;
    wire redist272_sync_in_aunroll_vunroll_x_in_c1_eni67_272_44_mem_reset0;
    wire [31:0] redist272_sync_in_aunroll_vunroll_x_in_c1_eni67_272_44_mem_ia;
    wire [5:0] redist272_sync_in_aunroll_vunroll_x_in_c1_eni67_272_44_mem_aa;
    wire [5:0] redist272_sync_in_aunroll_vunroll_x_in_c1_eni67_272_44_mem_ab;
    wire [31:0] redist272_sync_in_aunroll_vunroll_x_in_c1_eni67_272_44_mem_iq;
    wire [31:0] redist272_sync_in_aunroll_vunroll_x_in_c1_eni67_272_44_mem_q;
    wire [5:0] redist272_sync_in_aunroll_vunroll_x_in_c1_eni67_272_44_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [5:0] redist272_sync_in_aunroll_vunroll_x_in_c1_eni67_272_44_wraddr_i = 6'b111111;
    wire [6:0] redist272_sync_in_aunroll_vunroll_x_in_c1_eni67_272_44_rdcnt_a;
    wire [6:0] redist272_sync_in_aunroll_vunroll_x_in_c1_eni67_272_44_rdcnt_b;
    logic [6:0] redist272_sync_in_aunroll_vunroll_x_in_c1_eni67_272_44_rdcnt_o;
    wire [6:0] redist272_sync_in_aunroll_vunroll_x_in_c1_eni67_272_44_rdcnt_q;
    reg [31:0] redist273_sync_in_aunroll_vunroll_x_in_c1_eni67_273_49_inputreg0_q;
    reg [31:0] redist273_sync_in_aunroll_vunroll_x_in_c1_eni67_273_49_outputreg0_q;
    wire redist273_sync_in_aunroll_vunroll_x_in_c1_eni67_273_49_mem_reset0;
    wire [31:0] redist273_sync_in_aunroll_vunroll_x_in_c1_eni67_273_49_mem_ia;
    wire [5:0] redist273_sync_in_aunroll_vunroll_x_in_c1_eni67_273_49_mem_aa;
    wire [5:0] redist273_sync_in_aunroll_vunroll_x_in_c1_eni67_273_49_mem_ab;
    wire [31:0] redist273_sync_in_aunroll_vunroll_x_in_c1_eni67_273_49_mem_iq;
    wire [31:0] redist273_sync_in_aunroll_vunroll_x_in_c1_eni67_273_49_mem_q;
    wire [5:0] redist273_sync_in_aunroll_vunroll_x_in_c1_eni67_273_49_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [5:0] redist273_sync_in_aunroll_vunroll_x_in_c1_eni67_273_49_wraddr_i = 6'b111111;
    wire [6:0] redist273_sync_in_aunroll_vunroll_x_in_c1_eni67_273_49_rdcnt_a;
    wire [6:0] redist273_sync_in_aunroll_vunroll_x_in_c1_eni67_273_49_rdcnt_b;
    logic [6:0] redist273_sync_in_aunroll_vunroll_x_in_c1_eni67_273_49_rdcnt_o;
    wire [6:0] redist273_sync_in_aunroll_vunroll_x_in_c1_eni67_273_49_rdcnt_q;
    reg [31:0] redist274_sync_in_aunroll_vunroll_x_in_c1_eni67_274_50_inputreg0_q;
    reg [31:0] redist274_sync_in_aunroll_vunroll_x_in_c1_eni67_274_50_outputreg0_q;
    wire redist274_sync_in_aunroll_vunroll_x_in_c1_eni67_274_50_mem_reset0;
    wire [31:0] redist274_sync_in_aunroll_vunroll_x_in_c1_eni67_274_50_mem_ia;
    wire [5:0] redist274_sync_in_aunroll_vunroll_x_in_c1_eni67_274_50_mem_aa;
    wire [5:0] redist274_sync_in_aunroll_vunroll_x_in_c1_eni67_274_50_mem_ab;
    wire [31:0] redist274_sync_in_aunroll_vunroll_x_in_c1_eni67_274_50_mem_iq;
    wire [31:0] redist274_sync_in_aunroll_vunroll_x_in_c1_eni67_274_50_mem_q;
    wire [5:0] redist274_sync_in_aunroll_vunroll_x_in_c1_eni67_274_50_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [5:0] redist274_sync_in_aunroll_vunroll_x_in_c1_eni67_274_50_wraddr_i = 6'b111111;
    wire [6:0] redist274_sync_in_aunroll_vunroll_x_in_c1_eni67_274_50_rdcnt_a;
    wire [6:0] redist274_sync_in_aunroll_vunroll_x_in_c1_eni67_274_50_rdcnt_b;
    logic [6:0] redist274_sync_in_aunroll_vunroll_x_in_c1_eni67_274_50_rdcnt_o;
    wire [6:0] redist274_sync_in_aunroll_vunroll_x_in_c1_eni67_274_50_rdcnt_q;
    reg [31:0] redist275_sync_in_aunroll_vunroll_x_in_c1_eni67_275_55_inputreg0_q;
    reg [31:0] redist275_sync_in_aunroll_vunroll_x_in_c1_eni67_275_55_outputreg0_q;
    wire redist275_sync_in_aunroll_vunroll_x_in_c1_eni67_275_55_mem_reset0;
    wire [31:0] redist275_sync_in_aunroll_vunroll_x_in_c1_eni67_275_55_mem_ia;
    wire [5:0] redist275_sync_in_aunroll_vunroll_x_in_c1_eni67_275_55_mem_aa;
    wire [5:0] redist275_sync_in_aunroll_vunroll_x_in_c1_eni67_275_55_mem_ab;
    wire [31:0] redist275_sync_in_aunroll_vunroll_x_in_c1_eni67_275_55_mem_iq;
    wire [31:0] redist275_sync_in_aunroll_vunroll_x_in_c1_eni67_275_55_mem_q;
    wire [5:0] redist275_sync_in_aunroll_vunroll_x_in_c1_eni67_275_55_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [5:0] redist275_sync_in_aunroll_vunroll_x_in_c1_eni67_275_55_wraddr_i = 6'b111111;
    wire [6:0] redist275_sync_in_aunroll_vunroll_x_in_c1_eni67_275_55_rdcnt_a;
    wire [6:0] redist275_sync_in_aunroll_vunroll_x_in_c1_eni67_275_55_rdcnt_b;
    logic [6:0] redist275_sync_in_aunroll_vunroll_x_in_c1_eni67_275_55_rdcnt_o;
    wire [6:0] redist275_sync_in_aunroll_vunroll_x_in_c1_eni67_275_55_rdcnt_q;
    reg [31:0] redist276_sync_in_aunroll_vunroll_x_in_c1_eni67_276_56_inputreg0_q;
    reg [31:0] redist276_sync_in_aunroll_vunroll_x_in_c1_eni67_276_56_outputreg0_q;
    wire redist276_sync_in_aunroll_vunroll_x_in_c1_eni67_276_56_mem_reset0;
    wire [31:0] redist276_sync_in_aunroll_vunroll_x_in_c1_eni67_276_56_mem_ia;
    wire [5:0] redist276_sync_in_aunroll_vunroll_x_in_c1_eni67_276_56_mem_aa;
    wire [5:0] redist276_sync_in_aunroll_vunroll_x_in_c1_eni67_276_56_mem_ab;
    wire [31:0] redist276_sync_in_aunroll_vunroll_x_in_c1_eni67_276_56_mem_iq;
    wire [31:0] redist276_sync_in_aunroll_vunroll_x_in_c1_eni67_276_56_mem_q;
    wire [5:0] redist276_sync_in_aunroll_vunroll_x_in_c1_eni67_276_56_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [5:0] redist276_sync_in_aunroll_vunroll_x_in_c1_eni67_276_56_wraddr_i = 6'b111111;
    wire [6:0] redist276_sync_in_aunroll_vunroll_x_in_c1_eni67_276_56_rdcnt_a;
    wire [6:0] redist276_sync_in_aunroll_vunroll_x_in_c1_eni67_276_56_rdcnt_b;
    logic [6:0] redist276_sync_in_aunroll_vunroll_x_in_c1_eni67_276_56_rdcnt_o;
    wire [6:0] redist276_sync_in_aunroll_vunroll_x_in_c1_eni67_276_56_rdcnt_q;
    reg [31:0] redist277_sync_in_aunroll_vunroll_x_in_c1_eni67_277_61_inputreg0_q;
    reg [31:0] redist277_sync_in_aunroll_vunroll_x_in_c1_eni67_277_61_outputreg0_q;
    wire redist277_sync_in_aunroll_vunroll_x_in_c1_eni67_277_61_mem_reset0;
    wire [31:0] redist277_sync_in_aunroll_vunroll_x_in_c1_eni67_277_61_mem_ia;
    wire [5:0] redist277_sync_in_aunroll_vunroll_x_in_c1_eni67_277_61_mem_aa;
    wire [5:0] redist277_sync_in_aunroll_vunroll_x_in_c1_eni67_277_61_mem_ab;
    wire [31:0] redist277_sync_in_aunroll_vunroll_x_in_c1_eni67_277_61_mem_iq;
    wire [31:0] redist277_sync_in_aunroll_vunroll_x_in_c1_eni67_277_61_mem_q;
    wire [5:0] redist277_sync_in_aunroll_vunroll_x_in_c1_eni67_277_61_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [5:0] redist277_sync_in_aunroll_vunroll_x_in_c1_eni67_277_61_wraddr_i = 6'b111111;
    wire [6:0] redist277_sync_in_aunroll_vunroll_x_in_c1_eni67_277_61_rdcnt_a;
    wire [6:0] redist277_sync_in_aunroll_vunroll_x_in_c1_eni67_277_61_rdcnt_b;
    logic [6:0] redist277_sync_in_aunroll_vunroll_x_in_c1_eni67_277_61_rdcnt_o;
    wire [6:0] redist277_sync_in_aunroll_vunroll_x_in_c1_eni67_277_61_rdcnt_q;
    reg [31:0] redist278_sync_in_aunroll_vunroll_x_in_c1_eni67_278_62_inputreg0_q;
    reg [31:0] redist278_sync_in_aunroll_vunroll_x_in_c1_eni67_278_62_outputreg0_q;
    wire redist278_sync_in_aunroll_vunroll_x_in_c1_eni67_278_62_mem_reset0;
    wire [31:0] redist278_sync_in_aunroll_vunroll_x_in_c1_eni67_278_62_mem_ia;
    wire [5:0] redist278_sync_in_aunroll_vunroll_x_in_c1_eni67_278_62_mem_aa;
    wire [5:0] redist278_sync_in_aunroll_vunroll_x_in_c1_eni67_278_62_mem_ab;
    wire [31:0] redist278_sync_in_aunroll_vunroll_x_in_c1_eni67_278_62_mem_iq;
    wire [31:0] redist278_sync_in_aunroll_vunroll_x_in_c1_eni67_278_62_mem_q;
    wire [5:0] redist278_sync_in_aunroll_vunroll_x_in_c1_eni67_278_62_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [5:0] redist278_sync_in_aunroll_vunroll_x_in_c1_eni67_278_62_wraddr_i = 6'b111111;
    wire [6:0] redist278_sync_in_aunroll_vunroll_x_in_c1_eni67_278_62_rdcnt_a;
    wire [6:0] redist278_sync_in_aunroll_vunroll_x_in_c1_eni67_278_62_rdcnt_b;
    logic [6:0] redist278_sync_in_aunroll_vunroll_x_in_c1_eni67_278_62_rdcnt_o;
    wire [6:0] redist278_sync_in_aunroll_vunroll_x_in_c1_eni67_278_62_rdcnt_q;
    reg [31:0] redist279_sync_in_aunroll_vunroll_x_in_c1_eni67_279_67_inputreg0_q;
    reg [31:0] redist279_sync_in_aunroll_vunroll_x_in_c1_eni67_279_67_outputreg0_q;
    wire redist279_sync_in_aunroll_vunroll_x_in_c1_eni67_279_67_mem_reset0;
    wire [31:0] redist279_sync_in_aunroll_vunroll_x_in_c1_eni67_279_67_mem_ia;
    wire [5:0] redist279_sync_in_aunroll_vunroll_x_in_c1_eni67_279_67_mem_aa;
    wire [5:0] redist279_sync_in_aunroll_vunroll_x_in_c1_eni67_279_67_mem_ab;
    wire [31:0] redist279_sync_in_aunroll_vunroll_x_in_c1_eni67_279_67_mem_iq;
    wire [31:0] redist279_sync_in_aunroll_vunroll_x_in_c1_eni67_279_67_mem_q;
    wire [5:0] redist279_sync_in_aunroll_vunroll_x_in_c1_eni67_279_67_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [5:0] redist279_sync_in_aunroll_vunroll_x_in_c1_eni67_279_67_wraddr_i = 6'b111111;
    wire [6:0] redist279_sync_in_aunroll_vunroll_x_in_c1_eni67_279_67_rdcnt_a;
    wire [6:0] redist279_sync_in_aunroll_vunroll_x_in_c1_eni67_279_67_rdcnt_b;
    logic [6:0] redist279_sync_in_aunroll_vunroll_x_in_c1_eni67_279_67_rdcnt_o;
    wire [6:0] redist279_sync_in_aunroll_vunroll_x_in_c1_eni67_279_67_rdcnt_q;
    reg [31:0] redist280_sync_in_aunroll_vunroll_x_in_c1_eni67_280_68_inputreg0_q;
    reg [31:0] redist280_sync_in_aunroll_vunroll_x_in_c1_eni67_280_68_outputreg0_q;
    wire redist280_sync_in_aunroll_vunroll_x_in_c1_eni67_280_68_mem_reset0;
    wire [31:0] redist280_sync_in_aunroll_vunroll_x_in_c1_eni67_280_68_mem_ia;
    wire [6:0] redist280_sync_in_aunroll_vunroll_x_in_c1_eni67_280_68_mem_aa;
    wire [6:0] redist280_sync_in_aunroll_vunroll_x_in_c1_eni67_280_68_mem_ab;
    wire [31:0] redist280_sync_in_aunroll_vunroll_x_in_c1_eni67_280_68_mem_iq;
    wire [31:0] redist280_sync_in_aunroll_vunroll_x_in_c1_eni67_280_68_mem_q;
    wire [6:0] redist280_sync_in_aunroll_vunroll_x_in_c1_eni67_280_68_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [6:0] redist280_sync_in_aunroll_vunroll_x_in_c1_eni67_280_68_wraddr_i = 7'b1111111;
    wire [7:0] redist280_sync_in_aunroll_vunroll_x_in_c1_eni67_280_68_rdcnt_a;
    wire [7:0] redist280_sync_in_aunroll_vunroll_x_in_c1_eni67_280_68_rdcnt_b;
    logic [7:0] redist280_sync_in_aunroll_vunroll_x_in_c1_eni67_280_68_rdcnt_o;
    wire [7:0] redist280_sync_in_aunroll_vunroll_x_in_c1_eni67_280_68_rdcnt_q;
    reg [31:0] redist281_sync_in_aunroll_vunroll_x_in_c1_eni67_281_73_inputreg0_q;
    reg [31:0] redist281_sync_in_aunroll_vunroll_x_in_c1_eni67_281_73_outputreg0_q;
    wire redist281_sync_in_aunroll_vunroll_x_in_c1_eni67_281_73_mem_reset0;
    wire [31:0] redist281_sync_in_aunroll_vunroll_x_in_c1_eni67_281_73_mem_ia;
    wire [6:0] redist281_sync_in_aunroll_vunroll_x_in_c1_eni67_281_73_mem_aa;
    wire [6:0] redist281_sync_in_aunroll_vunroll_x_in_c1_eni67_281_73_mem_ab;
    wire [31:0] redist281_sync_in_aunroll_vunroll_x_in_c1_eni67_281_73_mem_iq;
    wire [31:0] redist281_sync_in_aunroll_vunroll_x_in_c1_eni67_281_73_mem_q;
    wire [6:0] redist281_sync_in_aunroll_vunroll_x_in_c1_eni67_281_73_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [6:0] redist281_sync_in_aunroll_vunroll_x_in_c1_eni67_281_73_wraddr_i = 7'b1111111;
    wire [7:0] redist281_sync_in_aunroll_vunroll_x_in_c1_eni67_281_73_rdcnt_a;
    wire [7:0] redist281_sync_in_aunroll_vunroll_x_in_c1_eni67_281_73_rdcnt_b;
    logic [7:0] redist281_sync_in_aunroll_vunroll_x_in_c1_eni67_281_73_rdcnt_o;
    wire [7:0] redist281_sync_in_aunroll_vunroll_x_in_c1_eni67_281_73_rdcnt_q;
    reg [31:0] redist282_sync_in_aunroll_vunroll_x_in_c1_eni67_282_74_inputreg0_q;
    reg [31:0] redist282_sync_in_aunroll_vunroll_x_in_c1_eni67_282_74_outputreg0_q;
    wire redist282_sync_in_aunroll_vunroll_x_in_c1_eni67_282_74_mem_reset0;
    wire [31:0] redist282_sync_in_aunroll_vunroll_x_in_c1_eni67_282_74_mem_ia;
    wire [6:0] redist282_sync_in_aunroll_vunroll_x_in_c1_eni67_282_74_mem_aa;
    wire [6:0] redist282_sync_in_aunroll_vunroll_x_in_c1_eni67_282_74_mem_ab;
    wire [31:0] redist282_sync_in_aunroll_vunroll_x_in_c1_eni67_282_74_mem_iq;
    wire [31:0] redist282_sync_in_aunroll_vunroll_x_in_c1_eni67_282_74_mem_q;
    wire [6:0] redist282_sync_in_aunroll_vunroll_x_in_c1_eni67_282_74_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [6:0] redist282_sync_in_aunroll_vunroll_x_in_c1_eni67_282_74_wraddr_i = 7'b1111111;
    wire [7:0] redist282_sync_in_aunroll_vunroll_x_in_c1_eni67_282_74_rdcnt_a;
    wire [7:0] redist282_sync_in_aunroll_vunroll_x_in_c1_eni67_282_74_rdcnt_b;
    logic [7:0] redist282_sync_in_aunroll_vunroll_x_in_c1_eni67_282_74_rdcnt_o;
    wire [7:0] redist282_sync_in_aunroll_vunroll_x_in_c1_eni67_282_74_rdcnt_q;
    reg [31:0] redist283_sync_in_aunroll_vunroll_x_in_c1_eni67_283_79_inputreg0_q;
    reg [31:0] redist283_sync_in_aunroll_vunroll_x_in_c1_eni67_283_79_outputreg0_q;
    wire redist283_sync_in_aunroll_vunroll_x_in_c1_eni67_283_79_mem_reset0;
    wire [31:0] redist283_sync_in_aunroll_vunroll_x_in_c1_eni67_283_79_mem_ia;
    wire [6:0] redist283_sync_in_aunroll_vunroll_x_in_c1_eni67_283_79_mem_aa;
    wire [6:0] redist283_sync_in_aunroll_vunroll_x_in_c1_eni67_283_79_mem_ab;
    wire [31:0] redist283_sync_in_aunroll_vunroll_x_in_c1_eni67_283_79_mem_iq;
    wire [31:0] redist283_sync_in_aunroll_vunroll_x_in_c1_eni67_283_79_mem_q;
    wire [6:0] redist283_sync_in_aunroll_vunroll_x_in_c1_eni67_283_79_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [6:0] redist283_sync_in_aunroll_vunroll_x_in_c1_eni67_283_79_wraddr_i = 7'b1111111;
    wire [7:0] redist283_sync_in_aunroll_vunroll_x_in_c1_eni67_283_79_rdcnt_a;
    wire [7:0] redist283_sync_in_aunroll_vunroll_x_in_c1_eni67_283_79_rdcnt_b;
    logic [7:0] redist283_sync_in_aunroll_vunroll_x_in_c1_eni67_283_79_rdcnt_o;
    wire [7:0] redist283_sync_in_aunroll_vunroll_x_in_c1_eni67_283_79_rdcnt_q;
    reg [31:0] redist284_sync_in_aunroll_vunroll_x_in_c1_eni67_284_80_inputreg0_q;
    reg [31:0] redist284_sync_in_aunroll_vunroll_x_in_c1_eni67_284_80_outputreg0_q;
    wire redist284_sync_in_aunroll_vunroll_x_in_c1_eni67_284_80_mem_reset0;
    wire [31:0] redist284_sync_in_aunroll_vunroll_x_in_c1_eni67_284_80_mem_ia;
    wire [6:0] redist284_sync_in_aunroll_vunroll_x_in_c1_eni67_284_80_mem_aa;
    wire [6:0] redist284_sync_in_aunroll_vunroll_x_in_c1_eni67_284_80_mem_ab;
    wire [31:0] redist284_sync_in_aunroll_vunroll_x_in_c1_eni67_284_80_mem_iq;
    wire [31:0] redist284_sync_in_aunroll_vunroll_x_in_c1_eni67_284_80_mem_q;
    wire [6:0] redist284_sync_in_aunroll_vunroll_x_in_c1_eni67_284_80_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [6:0] redist284_sync_in_aunroll_vunroll_x_in_c1_eni67_284_80_wraddr_i = 7'b1111111;
    wire [7:0] redist284_sync_in_aunroll_vunroll_x_in_c1_eni67_284_80_rdcnt_a;
    wire [7:0] redist284_sync_in_aunroll_vunroll_x_in_c1_eni67_284_80_rdcnt_b;
    logic [7:0] redist284_sync_in_aunroll_vunroll_x_in_c1_eni67_284_80_rdcnt_o;
    wire [7:0] redist284_sync_in_aunroll_vunroll_x_in_c1_eni67_284_80_rdcnt_q;
    reg [31:0] redist285_sync_in_aunroll_vunroll_x_in_c1_eni67_285_85_inputreg0_q;
    reg [31:0] redist285_sync_in_aunroll_vunroll_x_in_c1_eni67_285_85_outputreg0_q;
    wire redist285_sync_in_aunroll_vunroll_x_in_c1_eni67_285_85_mem_reset0;
    wire [31:0] redist285_sync_in_aunroll_vunroll_x_in_c1_eni67_285_85_mem_ia;
    wire [6:0] redist285_sync_in_aunroll_vunroll_x_in_c1_eni67_285_85_mem_aa;
    wire [6:0] redist285_sync_in_aunroll_vunroll_x_in_c1_eni67_285_85_mem_ab;
    wire [31:0] redist285_sync_in_aunroll_vunroll_x_in_c1_eni67_285_85_mem_iq;
    wire [31:0] redist285_sync_in_aunroll_vunroll_x_in_c1_eni67_285_85_mem_q;
    wire [6:0] redist285_sync_in_aunroll_vunroll_x_in_c1_eni67_285_85_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [6:0] redist285_sync_in_aunroll_vunroll_x_in_c1_eni67_285_85_wraddr_i = 7'b1111111;
    wire [7:0] redist285_sync_in_aunroll_vunroll_x_in_c1_eni67_285_85_rdcnt_a;
    wire [7:0] redist285_sync_in_aunroll_vunroll_x_in_c1_eni67_285_85_rdcnt_b;
    logic [7:0] redist285_sync_in_aunroll_vunroll_x_in_c1_eni67_285_85_rdcnt_o;
    wire [7:0] redist285_sync_in_aunroll_vunroll_x_in_c1_eni67_285_85_rdcnt_q;
    reg [31:0] redist286_sync_in_aunroll_vunroll_x_in_c1_eni67_286_86_inputreg0_q;
    reg [31:0] redist286_sync_in_aunroll_vunroll_x_in_c1_eni67_286_86_outputreg0_q;
    wire redist286_sync_in_aunroll_vunroll_x_in_c1_eni67_286_86_mem_reset0;
    wire [31:0] redist286_sync_in_aunroll_vunroll_x_in_c1_eni67_286_86_mem_ia;
    wire [6:0] redist286_sync_in_aunroll_vunroll_x_in_c1_eni67_286_86_mem_aa;
    wire [6:0] redist286_sync_in_aunroll_vunroll_x_in_c1_eni67_286_86_mem_ab;
    wire [31:0] redist286_sync_in_aunroll_vunroll_x_in_c1_eni67_286_86_mem_iq;
    wire [31:0] redist286_sync_in_aunroll_vunroll_x_in_c1_eni67_286_86_mem_q;
    wire [6:0] redist286_sync_in_aunroll_vunroll_x_in_c1_eni67_286_86_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [6:0] redist286_sync_in_aunroll_vunroll_x_in_c1_eni67_286_86_wraddr_i = 7'b1111111;
    wire [7:0] redist286_sync_in_aunroll_vunroll_x_in_c1_eni67_286_86_rdcnt_a;
    wire [7:0] redist286_sync_in_aunroll_vunroll_x_in_c1_eni67_286_86_rdcnt_b;
    logic [7:0] redist286_sync_in_aunroll_vunroll_x_in_c1_eni67_286_86_rdcnt_o;
    wire [7:0] redist286_sync_in_aunroll_vunroll_x_in_c1_eni67_286_86_rdcnt_q;
    reg [31:0] redist287_sync_in_aunroll_vunroll_x_in_c1_eni67_287_91_inputreg0_q;
    reg [31:0] redist287_sync_in_aunroll_vunroll_x_in_c1_eni67_287_91_outputreg0_q;
    wire redist287_sync_in_aunroll_vunroll_x_in_c1_eni67_287_91_mem_reset0;
    wire [31:0] redist287_sync_in_aunroll_vunroll_x_in_c1_eni67_287_91_mem_ia;
    wire [6:0] redist287_sync_in_aunroll_vunroll_x_in_c1_eni67_287_91_mem_aa;
    wire [6:0] redist287_sync_in_aunroll_vunroll_x_in_c1_eni67_287_91_mem_ab;
    wire [31:0] redist287_sync_in_aunroll_vunroll_x_in_c1_eni67_287_91_mem_iq;
    wire [31:0] redist287_sync_in_aunroll_vunroll_x_in_c1_eni67_287_91_mem_q;
    wire [6:0] redist287_sync_in_aunroll_vunroll_x_in_c1_eni67_287_91_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [6:0] redist287_sync_in_aunroll_vunroll_x_in_c1_eni67_287_91_wraddr_i = 7'b1111111;
    wire [7:0] redist287_sync_in_aunroll_vunroll_x_in_c1_eni67_287_91_rdcnt_a;
    wire [7:0] redist287_sync_in_aunroll_vunroll_x_in_c1_eni67_287_91_rdcnt_b;
    logic [7:0] redist287_sync_in_aunroll_vunroll_x_in_c1_eni67_287_91_rdcnt_o;
    wire [7:0] redist287_sync_in_aunroll_vunroll_x_in_c1_eni67_287_91_rdcnt_q;
    reg [31:0] redist288_sync_in_aunroll_vunroll_x_in_c1_eni67_288_92_inputreg0_q;
    reg [31:0] redist288_sync_in_aunroll_vunroll_x_in_c1_eni67_288_92_outputreg0_q;
    wire redist288_sync_in_aunroll_vunroll_x_in_c1_eni67_288_92_mem_reset0;
    wire [31:0] redist288_sync_in_aunroll_vunroll_x_in_c1_eni67_288_92_mem_ia;
    wire [6:0] redist288_sync_in_aunroll_vunroll_x_in_c1_eni67_288_92_mem_aa;
    wire [6:0] redist288_sync_in_aunroll_vunroll_x_in_c1_eni67_288_92_mem_ab;
    wire [31:0] redist288_sync_in_aunroll_vunroll_x_in_c1_eni67_288_92_mem_iq;
    wire [31:0] redist288_sync_in_aunroll_vunroll_x_in_c1_eni67_288_92_mem_q;
    wire [6:0] redist288_sync_in_aunroll_vunroll_x_in_c1_eni67_288_92_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [6:0] redist288_sync_in_aunroll_vunroll_x_in_c1_eni67_288_92_wraddr_i = 7'b1111111;
    wire [7:0] redist288_sync_in_aunroll_vunroll_x_in_c1_eni67_288_92_rdcnt_a;
    wire [7:0] redist288_sync_in_aunroll_vunroll_x_in_c1_eni67_288_92_rdcnt_b;
    logic [7:0] redist288_sync_in_aunroll_vunroll_x_in_c1_eni67_288_92_rdcnt_o;
    wire [7:0] redist288_sync_in_aunroll_vunroll_x_in_c1_eni67_288_92_rdcnt_q;
    reg [31:0] redist289_sync_in_aunroll_vunroll_x_in_c1_eni67_289_97_inputreg0_q;
    reg [31:0] redist289_sync_in_aunroll_vunroll_x_in_c1_eni67_289_97_outputreg0_q;
    wire redist289_sync_in_aunroll_vunroll_x_in_c1_eni67_289_97_mem_reset0;
    wire [31:0] redist289_sync_in_aunroll_vunroll_x_in_c1_eni67_289_97_mem_ia;
    wire [6:0] redist289_sync_in_aunroll_vunroll_x_in_c1_eni67_289_97_mem_aa;
    wire [6:0] redist289_sync_in_aunroll_vunroll_x_in_c1_eni67_289_97_mem_ab;
    wire [31:0] redist289_sync_in_aunroll_vunroll_x_in_c1_eni67_289_97_mem_iq;
    wire [31:0] redist289_sync_in_aunroll_vunroll_x_in_c1_eni67_289_97_mem_q;
    wire [6:0] redist289_sync_in_aunroll_vunroll_x_in_c1_eni67_289_97_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [6:0] redist289_sync_in_aunroll_vunroll_x_in_c1_eni67_289_97_wraddr_i = 7'b1111111;
    wire [7:0] redist289_sync_in_aunroll_vunroll_x_in_c1_eni67_289_97_rdcnt_a;
    wire [7:0] redist289_sync_in_aunroll_vunroll_x_in_c1_eni67_289_97_rdcnt_b;
    logic [7:0] redist289_sync_in_aunroll_vunroll_x_in_c1_eni67_289_97_rdcnt_o;
    wire [7:0] redist289_sync_in_aunroll_vunroll_x_in_c1_eni67_289_97_rdcnt_q;
    reg [31:0] redist290_sync_in_aunroll_vunroll_x_in_c1_eni67_290_98_inputreg0_q;
    reg [31:0] redist290_sync_in_aunroll_vunroll_x_in_c1_eni67_290_98_outputreg0_q;
    wire redist290_sync_in_aunroll_vunroll_x_in_c1_eni67_290_98_mem_reset0;
    wire [31:0] redist290_sync_in_aunroll_vunroll_x_in_c1_eni67_290_98_mem_ia;
    wire [6:0] redist290_sync_in_aunroll_vunroll_x_in_c1_eni67_290_98_mem_aa;
    wire [6:0] redist290_sync_in_aunroll_vunroll_x_in_c1_eni67_290_98_mem_ab;
    wire [31:0] redist290_sync_in_aunroll_vunroll_x_in_c1_eni67_290_98_mem_iq;
    wire [31:0] redist290_sync_in_aunroll_vunroll_x_in_c1_eni67_290_98_mem_q;
    wire [6:0] redist290_sync_in_aunroll_vunroll_x_in_c1_eni67_290_98_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [6:0] redist290_sync_in_aunroll_vunroll_x_in_c1_eni67_290_98_wraddr_i = 7'b1111111;
    wire [7:0] redist290_sync_in_aunroll_vunroll_x_in_c1_eni67_290_98_rdcnt_a;
    wire [7:0] redist290_sync_in_aunroll_vunroll_x_in_c1_eni67_290_98_rdcnt_b;
    logic [7:0] redist290_sync_in_aunroll_vunroll_x_in_c1_eni67_290_98_rdcnt_o;
    wire [7:0] redist290_sync_in_aunroll_vunroll_x_in_c1_eni67_290_98_rdcnt_q;
    reg [31:0] redist291_sync_in_aunroll_vunroll_x_in_c1_eni67_291_103_inputreg0_q;
    reg [31:0] redist291_sync_in_aunroll_vunroll_x_in_c1_eni67_291_103_outputreg0_q;
    wire redist291_sync_in_aunroll_vunroll_x_in_c1_eni67_291_103_mem_reset0;
    wire [31:0] redist291_sync_in_aunroll_vunroll_x_in_c1_eni67_291_103_mem_ia;
    wire [6:0] redist291_sync_in_aunroll_vunroll_x_in_c1_eni67_291_103_mem_aa;
    wire [6:0] redist291_sync_in_aunroll_vunroll_x_in_c1_eni67_291_103_mem_ab;
    wire [31:0] redist291_sync_in_aunroll_vunroll_x_in_c1_eni67_291_103_mem_iq;
    wire [31:0] redist291_sync_in_aunroll_vunroll_x_in_c1_eni67_291_103_mem_q;
    wire [6:0] redist291_sync_in_aunroll_vunroll_x_in_c1_eni67_291_103_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [6:0] redist291_sync_in_aunroll_vunroll_x_in_c1_eni67_291_103_wraddr_i = 7'b1111111;
    wire [7:0] redist291_sync_in_aunroll_vunroll_x_in_c1_eni67_291_103_rdcnt_a;
    wire [7:0] redist291_sync_in_aunroll_vunroll_x_in_c1_eni67_291_103_rdcnt_b;
    logic [7:0] redist291_sync_in_aunroll_vunroll_x_in_c1_eni67_291_103_rdcnt_o;
    wire [7:0] redist291_sync_in_aunroll_vunroll_x_in_c1_eni67_291_103_rdcnt_q;
    reg [31:0] redist292_sync_in_aunroll_vunroll_x_in_c1_eni67_292_104_inputreg0_q;
    reg [31:0] redist292_sync_in_aunroll_vunroll_x_in_c1_eni67_292_104_outputreg0_q;
    wire redist292_sync_in_aunroll_vunroll_x_in_c1_eni67_292_104_mem_reset0;
    wire [31:0] redist292_sync_in_aunroll_vunroll_x_in_c1_eni67_292_104_mem_ia;
    wire [6:0] redist292_sync_in_aunroll_vunroll_x_in_c1_eni67_292_104_mem_aa;
    wire [6:0] redist292_sync_in_aunroll_vunroll_x_in_c1_eni67_292_104_mem_ab;
    wire [31:0] redist292_sync_in_aunroll_vunroll_x_in_c1_eni67_292_104_mem_iq;
    wire [31:0] redist292_sync_in_aunroll_vunroll_x_in_c1_eni67_292_104_mem_q;
    wire [6:0] redist292_sync_in_aunroll_vunroll_x_in_c1_eni67_292_104_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [6:0] redist292_sync_in_aunroll_vunroll_x_in_c1_eni67_292_104_wraddr_i = 7'b1111111;
    wire [7:0] redist292_sync_in_aunroll_vunroll_x_in_c1_eni67_292_104_rdcnt_a;
    wire [7:0] redist292_sync_in_aunroll_vunroll_x_in_c1_eni67_292_104_rdcnt_b;
    logic [7:0] redist292_sync_in_aunroll_vunroll_x_in_c1_eni67_292_104_rdcnt_o;
    wire [7:0] redist292_sync_in_aunroll_vunroll_x_in_c1_eni67_292_104_rdcnt_q;
    reg [31:0] redist293_sync_in_aunroll_vunroll_x_in_c1_eni67_293_109_inputreg0_q;
    reg [31:0] redist293_sync_in_aunroll_vunroll_x_in_c1_eni67_293_109_outputreg0_q;
    wire redist293_sync_in_aunroll_vunroll_x_in_c1_eni67_293_109_mem_reset0;
    wire [31:0] redist293_sync_in_aunroll_vunroll_x_in_c1_eni67_293_109_mem_ia;
    wire [6:0] redist293_sync_in_aunroll_vunroll_x_in_c1_eni67_293_109_mem_aa;
    wire [6:0] redist293_sync_in_aunroll_vunroll_x_in_c1_eni67_293_109_mem_ab;
    wire [31:0] redist293_sync_in_aunroll_vunroll_x_in_c1_eni67_293_109_mem_iq;
    wire [31:0] redist293_sync_in_aunroll_vunroll_x_in_c1_eni67_293_109_mem_q;
    wire [6:0] redist293_sync_in_aunroll_vunroll_x_in_c1_eni67_293_109_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [6:0] redist293_sync_in_aunroll_vunroll_x_in_c1_eni67_293_109_wraddr_i = 7'b1111111;
    wire [7:0] redist293_sync_in_aunroll_vunroll_x_in_c1_eni67_293_109_rdcnt_a;
    wire [7:0] redist293_sync_in_aunroll_vunroll_x_in_c1_eni67_293_109_rdcnt_b;
    logic [7:0] redist293_sync_in_aunroll_vunroll_x_in_c1_eni67_293_109_rdcnt_o;
    wire [7:0] redist293_sync_in_aunroll_vunroll_x_in_c1_eni67_293_109_rdcnt_q;
    reg [31:0] redist294_sync_in_aunroll_vunroll_x_in_c1_eni67_294_110_inputreg0_q;
    reg [31:0] redist294_sync_in_aunroll_vunroll_x_in_c1_eni67_294_110_outputreg0_q;
    wire redist294_sync_in_aunroll_vunroll_x_in_c1_eni67_294_110_mem_reset0;
    wire [31:0] redist294_sync_in_aunroll_vunroll_x_in_c1_eni67_294_110_mem_ia;
    wire [6:0] redist294_sync_in_aunroll_vunroll_x_in_c1_eni67_294_110_mem_aa;
    wire [6:0] redist294_sync_in_aunroll_vunroll_x_in_c1_eni67_294_110_mem_ab;
    wire [31:0] redist294_sync_in_aunroll_vunroll_x_in_c1_eni67_294_110_mem_iq;
    wire [31:0] redist294_sync_in_aunroll_vunroll_x_in_c1_eni67_294_110_mem_q;
    wire [6:0] redist294_sync_in_aunroll_vunroll_x_in_c1_eni67_294_110_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [6:0] redist294_sync_in_aunroll_vunroll_x_in_c1_eni67_294_110_wraddr_i = 7'b1111111;
    wire [7:0] redist294_sync_in_aunroll_vunroll_x_in_c1_eni67_294_110_rdcnt_a;
    wire [7:0] redist294_sync_in_aunroll_vunroll_x_in_c1_eni67_294_110_rdcnt_b;
    logic [7:0] redist294_sync_in_aunroll_vunroll_x_in_c1_eni67_294_110_rdcnt_o;
    wire [7:0] redist294_sync_in_aunroll_vunroll_x_in_c1_eni67_294_110_rdcnt_q;
    reg [31:0] redist295_sync_in_aunroll_vunroll_x_in_c1_eni67_295_115_inputreg0_q;
    reg [31:0] redist295_sync_in_aunroll_vunroll_x_in_c1_eni67_295_115_outputreg0_q;
    wire redist295_sync_in_aunroll_vunroll_x_in_c1_eni67_295_115_mem_reset0;
    wire [31:0] redist295_sync_in_aunroll_vunroll_x_in_c1_eni67_295_115_mem_ia;
    wire [6:0] redist295_sync_in_aunroll_vunroll_x_in_c1_eni67_295_115_mem_aa;
    wire [6:0] redist295_sync_in_aunroll_vunroll_x_in_c1_eni67_295_115_mem_ab;
    wire [31:0] redist295_sync_in_aunroll_vunroll_x_in_c1_eni67_295_115_mem_iq;
    wire [31:0] redist295_sync_in_aunroll_vunroll_x_in_c1_eni67_295_115_mem_q;
    wire [6:0] redist295_sync_in_aunroll_vunroll_x_in_c1_eni67_295_115_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [6:0] redist295_sync_in_aunroll_vunroll_x_in_c1_eni67_295_115_wraddr_i = 7'b1111111;
    wire [7:0] redist295_sync_in_aunroll_vunroll_x_in_c1_eni67_295_115_rdcnt_a;
    wire [7:0] redist295_sync_in_aunroll_vunroll_x_in_c1_eni67_295_115_rdcnt_b;
    logic [7:0] redist295_sync_in_aunroll_vunroll_x_in_c1_eni67_295_115_rdcnt_o;
    wire [7:0] redist295_sync_in_aunroll_vunroll_x_in_c1_eni67_295_115_rdcnt_q;
    reg [31:0] redist296_sync_in_aunroll_vunroll_x_in_c1_eni67_296_116_inputreg0_q;
    reg [31:0] redist296_sync_in_aunroll_vunroll_x_in_c1_eni67_296_116_outputreg0_q;
    wire redist296_sync_in_aunroll_vunroll_x_in_c1_eni67_296_116_mem_reset0;
    wire [31:0] redist296_sync_in_aunroll_vunroll_x_in_c1_eni67_296_116_mem_ia;
    wire [6:0] redist296_sync_in_aunroll_vunroll_x_in_c1_eni67_296_116_mem_aa;
    wire [6:0] redist296_sync_in_aunroll_vunroll_x_in_c1_eni67_296_116_mem_ab;
    wire [31:0] redist296_sync_in_aunroll_vunroll_x_in_c1_eni67_296_116_mem_iq;
    wire [31:0] redist296_sync_in_aunroll_vunroll_x_in_c1_eni67_296_116_mem_q;
    wire [6:0] redist296_sync_in_aunroll_vunroll_x_in_c1_eni67_296_116_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [6:0] redist296_sync_in_aunroll_vunroll_x_in_c1_eni67_296_116_wraddr_i = 7'b1111111;
    wire [7:0] redist296_sync_in_aunroll_vunroll_x_in_c1_eni67_296_116_rdcnt_a;
    wire [7:0] redist296_sync_in_aunroll_vunroll_x_in_c1_eni67_296_116_rdcnt_b;
    logic [7:0] redist296_sync_in_aunroll_vunroll_x_in_c1_eni67_296_116_rdcnt_o;
    wire [7:0] redist296_sync_in_aunroll_vunroll_x_in_c1_eni67_296_116_rdcnt_q;
    reg [31:0] redist297_sync_in_aunroll_vunroll_x_in_c1_eni67_297_121_inputreg0_q;
    reg [31:0] redist297_sync_in_aunroll_vunroll_x_in_c1_eni67_297_121_outputreg0_q;
    wire redist297_sync_in_aunroll_vunroll_x_in_c1_eni67_297_121_mem_reset0;
    wire [31:0] redist297_sync_in_aunroll_vunroll_x_in_c1_eni67_297_121_mem_ia;
    wire [6:0] redist297_sync_in_aunroll_vunroll_x_in_c1_eni67_297_121_mem_aa;
    wire [6:0] redist297_sync_in_aunroll_vunroll_x_in_c1_eni67_297_121_mem_ab;
    wire [31:0] redist297_sync_in_aunroll_vunroll_x_in_c1_eni67_297_121_mem_iq;
    wire [31:0] redist297_sync_in_aunroll_vunroll_x_in_c1_eni67_297_121_mem_q;
    wire [6:0] redist297_sync_in_aunroll_vunroll_x_in_c1_eni67_297_121_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [6:0] redist297_sync_in_aunroll_vunroll_x_in_c1_eni67_297_121_wraddr_i = 7'b1111111;
    wire [7:0] redist297_sync_in_aunroll_vunroll_x_in_c1_eni67_297_121_rdcnt_a;
    wire [7:0] redist297_sync_in_aunroll_vunroll_x_in_c1_eni67_297_121_rdcnt_b;
    logic [7:0] redist297_sync_in_aunroll_vunroll_x_in_c1_eni67_297_121_rdcnt_o;
    wire [7:0] redist297_sync_in_aunroll_vunroll_x_in_c1_eni67_297_121_rdcnt_q;
    reg [31:0] redist298_sync_in_aunroll_vunroll_x_in_c1_eni67_298_122_inputreg0_q;
    reg [31:0] redist298_sync_in_aunroll_vunroll_x_in_c1_eni67_298_122_outputreg0_q;
    wire redist298_sync_in_aunroll_vunroll_x_in_c1_eni67_298_122_mem_reset0;
    wire [31:0] redist298_sync_in_aunroll_vunroll_x_in_c1_eni67_298_122_mem_ia;
    wire [6:0] redist298_sync_in_aunroll_vunroll_x_in_c1_eni67_298_122_mem_aa;
    wire [6:0] redist298_sync_in_aunroll_vunroll_x_in_c1_eni67_298_122_mem_ab;
    wire [31:0] redist298_sync_in_aunroll_vunroll_x_in_c1_eni67_298_122_mem_iq;
    wire [31:0] redist298_sync_in_aunroll_vunroll_x_in_c1_eni67_298_122_mem_q;
    wire [6:0] redist298_sync_in_aunroll_vunroll_x_in_c1_eni67_298_122_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [6:0] redist298_sync_in_aunroll_vunroll_x_in_c1_eni67_298_122_wraddr_i = 7'b1111111;
    wire [7:0] redist298_sync_in_aunroll_vunroll_x_in_c1_eni67_298_122_rdcnt_a;
    wire [7:0] redist298_sync_in_aunroll_vunroll_x_in_c1_eni67_298_122_rdcnt_b;
    logic [7:0] redist298_sync_in_aunroll_vunroll_x_in_c1_eni67_298_122_rdcnt_o;
    wire [7:0] redist298_sync_in_aunroll_vunroll_x_in_c1_eni67_298_122_rdcnt_q;
    reg [31:0] redist299_sync_in_aunroll_vunroll_x_in_c1_eni67_299_127_inputreg0_q;
    reg [31:0] redist299_sync_in_aunroll_vunroll_x_in_c1_eni67_299_127_outputreg0_q;
    wire redist299_sync_in_aunroll_vunroll_x_in_c1_eni67_299_127_mem_reset0;
    wire [31:0] redist299_sync_in_aunroll_vunroll_x_in_c1_eni67_299_127_mem_ia;
    wire [6:0] redist299_sync_in_aunroll_vunroll_x_in_c1_eni67_299_127_mem_aa;
    wire [6:0] redist299_sync_in_aunroll_vunroll_x_in_c1_eni67_299_127_mem_ab;
    wire [31:0] redist299_sync_in_aunroll_vunroll_x_in_c1_eni67_299_127_mem_iq;
    wire [31:0] redist299_sync_in_aunroll_vunroll_x_in_c1_eni67_299_127_mem_q;
    wire [6:0] redist299_sync_in_aunroll_vunroll_x_in_c1_eni67_299_127_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [6:0] redist299_sync_in_aunroll_vunroll_x_in_c1_eni67_299_127_wraddr_i = 7'b1111111;
    wire [7:0] redist299_sync_in_aunroll_vunroll_x_in_c1_eni67_299_127_rdcnt_a;
    wire [7:0] redist299_sync_in_aunroll_vunroll_x_in_c1_eni67_299_127_rdcnt_b;
    logic [7:0] redist299_sync_in_aunroll_vunroll_x_in_c1_eni67_299_127_rdcnt_o;
    wire [7:0] redist299_sync_in_aunroll_vunroll_x_in_c1_eni67_299_127_rdcnt_q;
    reg [31:0] redist300_sync_in_aunroll_vunroll_x_in_c1_eni67_300_128_inputreg0_q;
    reg [31:0] redist300_sync_in_aunroll_vunroll_x_in_c1_eni67_300_128_outputreg0_q;
    wire redist300_sync_in_aunroll_vunroll_x_in_c1_eni67_300_128_mem_reset0;
    wire [31:0] redist300_sync_in_aunroll_vunroll_x_in_c1_eni67_300_128_mem_ia;
    wire [6:0] redist300_sync_in_aunroll_vunroll_x_in_c1_eni67_300_128_mem_aa;
    wire [6:0] redist300_sync_in_aunroll_vunroll_x_in_c1_eni67_300_128_mem_ab;
    wire [31:0] redist300_sync_in_aunroll_vunroll_x_in_c1_eni67_300_128_mem_iq;
    wire [31:0] redist300_sync_in_aunroll_vunroll_x_in_c1_eni67_300_128_mem_q;
    wire [6:0] redist300_sync_in_aunroll_vunroll_x_in_c1_eni67_300_128_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [6:0] redist300_sync_in_aunroll_vunroll_x_in_c1_eni67_300_128_wraddr_i = 7'b1111111;
    wire [7:0] redist300_sync_in_aunroll_vunroll_x_in_c1_eni67_300_128_rdcnt_a;
    wire [7:0] redist300_sync_in_aunroll_vunroll_x_in_c1_eni67_300_128_rdcnt_b;
    logic [7:0] redist300_sync_in_aunroll_vunroll_x_in_c1_eni67_300_128_rdcnt_o;
    wire [7:0] redist300_sync_in_aunroll_vunroll_x_in_c1_eni67_300_128_rdcnt_q;
    reg [31:0] redist301_sync_in_aunroll_vunroll_x_in_c1_eni67_301_133_inputreg0_q;
    reg [31:0] redist301_sync_in_aunroll_vunroll_x_in_c1_eni67_301_133_outputreg0_q;
    wire redist301_sync_in_aunroll_vunroll_x_in_c1_eni67_301_133_mem_reset0;
    wire [31:0] redist301_sync_in_aunroll_vunroll_x_in_c1_eni67_301_133_mem_ia;
    wire [7:0] redist301_sync_in_aunroll_vunroll_x_in_c1_eni67_301_133_mem_aa;
    wire [7:0] redist301_sync_in_aunroll_vunroll_x_in_c1_eni67_301_133_mem_ab;
    wire [31:0] redist301_sync_in_aunroll_vunroll_x_in_c1_eni67_301_133_mem_iq;
    wire [31:0] redist301_sync_in_aunroll_vunroll_x_in_c1_eni67_301_133_mem_q;
    wire [7:0] redist301_sync_in_aunroll_vunroll_x_in_c1_eni67_301_133_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist301_sync_in_aunroll_vunroll_x_in_c1_eni67_301_133_wraddr_i = 8'b11111111;
    wire [8:0] redist301_sync_in_aunroll_vunroll_x_in_c1_eni67_301_133_rdcnt_a;
    wire [8:0] redist301_sync_in_aunroll_vunroll_x_in_c1_eni67_301_133_rdcnt_b;
    logic [8:0] redist301_sync_in_aunroll_vunroll_x_in_c1_eni67_301_133_rdcnt_o;
    wire [8:0] redist301_sync_in_aunroll_vunroll_x_in_c1_eni67_301_133_rdcnt_q;
    reg [31:0] redist302_sync_in_aunroll_vunroll_x_in_c1_eni67_302_134_inputreg0_q;
    reg [31:0] redist302_sync_in_aunroll_vunroll_x_in_c1_eni67_302_134_outputreg0_q;
    wire redist302_sync_in_aunroll_vunroll_x_in_c1_eni67_302_134_mem_reset0;
    wire [31:0] redist302_sync_in_aunroll_vunroll_x_in_c1_eni67_302_134_mem_ia;
    wire [7:0] redist302_sync_in_aunroll_vunroll_x_in_c1_eni67_302_134_mem_aa;
    wire [7:0] redist302_sync_in_aunroll_vunroll_x_in_c1_eni67_302_134_mem_ab;
    wire [31:0] redist302_sync_in_aunroll_vunroll_x_in_c1_eni67_302_134_mem_iq;
    wire [31:0] redist302_sync_in_aunroll_vunroll_x_in_c1_eni67_302_134_mem_q;
    wire [7:0] redist302_sync_in_aunroll_vunroll_x_in_c1_eni67_302_134_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist302_sync_in_aunroll_vunroll_x_in_c1_eni67_302_134_wraddr_i = 8'b11111111;
    wire [8:0] redist302_sync_in_aunroll_vunroll_x_in_c1_eni67_302_134_rdcnt_a;
    wire [8:0] redist302_sync_in_aunroll_vunroll_x_in_c1_eni67_302_134_rdcnt_b;
    logic [8:0] redist302_sync_in_aunroll_vunroll_x_in_c1_eni67_302_134_rdcnt_o;
    wire [8:0] redist302_sync_in_aunroll_vunroll_x_in_c1_eni67_302_134_rdcnt_q;
    reg [31:0] redist303_sync_in_aunroll_vunroll_x_in_c1_eni67_303_139_inputreg0_q;
    reg [31:0] redist303_sync_in_aunroll_vunroll_x_in_c1_eni67_303_139_outputreg0_q;
    wire redist303_sync_in_aunroll_vunroll_x_in_c1_eni67_303_139_mem_reset0;
    wire [31:0] redist303_sync_in_aunroll_vunroll_x_in_c1_eni67_303_139_mem_ia;
    wire [7:0] redist303_sync_in_aunroll_vunroll_x_in_c1_eni67_303_139_mem_aa;
    wire [7:0] redist303_sync_in_aunroll_vunroll_x_in_c1_eni67_303_139_mem_ab;
    wire [31:0] redist303_sync_in_aunroll_vunroll_x_in_c1_eni67_303_139_mem_iq;
    wire [31:0] redist303_sync_in_aunroll_vunroll_x_in_c1_eni67_303_139_mem_q;
    wire [7:0] redist303_sync_in_aunroll_vunroll_x_in_c1_eni67_303_139_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist303_sync_in_aunroll_vunroll_x_in_c1_eni67_303_139_wraddr_i = 8'b11111111;
    wire [8:0] redist303_sync_in_aunroll_vunroll_x_in_c1_eni67_303_139_rdcnt_a;
    wire [8:0] redist303_sync_in_aunroll_vunroll_x_in_c1_eni67_303_139_rdcnt_b;
    logic [8:0] redist303_sync_in_aunroll_vunroll_x_in_c1_eni67_303_139_rdcnt_o;
    wire [8:0] redist303_sync_in_aunroll_vunroll_x_in_c1_eni67_303_139_rdcnt_q;
    reg [31:0] redist304_sync_in_aunroll_vunroll_x_in_c1_eni67_304_140_inputreg0_q;
    reg [31:0] redist304_sync_in_aunroll_vunroll_x_in_c1_eni67_304_140_outputreg0_q;
    wire redist304_sync_in_aunroll_vunroll_x_in_c1_eni67_304_140_mem_reset0;
    wire [31:0] redist304_sync_in_aunroll_vunroll_x_in_c1_eni67_304_140_mem_ia;
    wire [7:0] redist304_sync_in_aunroll_vunroll_x_in_c1_eni67_304_140_mem_aa;
    wire [7:0] redist304_sync_in_aunroll_vunroll_x_in_c1_eni67_304_140_mem_ab;
    wire [31:0] redist304_sync_in_aunroll_vunroll_x_in_c1_eni67_304_140_mem_iq;
    wire [31:0] redist304_sync_in_aunroll_vunroll_x_in_c1_eni67_304_140_mem_q;
    wire [7:0] redist304_sync_in_aunroll_vunroll_x_in_c1_eni67_304_140_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist304_sync_in_aunroll_vunroll_x_in_c1_eni67_304_140_wraddr_i = 8'b11111111;
    wire [8:0] redist304_sync_in_aunroll_vunroll_x_in_c1_eni67_304_140_rdcnt_a;
    wire [8:0] redist304_sync_in_aunroll_vunroll_x_in_c1_eni67_304_140_rdcnt_b;
    logic [8:0] redist304_sync_in_aunroll_vunroll_x_in_c1_eni67_304_140_rdcnt_o;
    wire [8:0] redist304_sync_in_aunroll_vunroll_x_in_c1_eni67_304_140_rdcnt_q;
    reg [31:0] redist305_sync_in_aunroll_vunroll_x_in_c1_eni67_305_145_inputreg0_q;
    reg [31:0] redist305_sync_in_aunroll_vunroll_x_in_c1_eni67_305_145_outputreg0_q;
    wire redist305_sync_in_aunroll_vunroll_x_in_c1_eni67_305_145_mem_reset0;
    wire [31:0] redist305_sync_in_aunroll_vunroll_x_in_c1_eni67_305_145_mem_ia;
    wire [7:0] redist305_sync_in_aunroll_vunroll_x_in_c1_eni67_305_145_mem_aa;
    wire [7:0] redist305_sync_in_aunroll_vunroll_x_in_c1_eni67_305_145_mem_ab;
    wire [31:0] redist305_sync_in_aunroll_vunroll_x_in_c1_eni67_305_145_mem_iq;
    wire [31:0] redist305_sync_in_aunroll_vunroll_x_in_c1_eni67_305_145_mem_q;
    wire [7:0] redist305_sync_in_aunroll_vunroll_x_in_c1_eni67_305_145_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist305_sync_in_aunroll_vunroll_x_in_c1_eni67_305_145_wraddr_i = 8'b11111111;
    wire [8:0] redist305_sync_in_aunroll_vunroll_x_in_c1_eni67_305_145_rdcnt_a;
    wire [8:0] redist305_sync_in_aunroll_vunroll_x_in_c1_eni67_305_145_rdcnt_b;
    logic [8:0] redist305_sync_in_aunroll_vunroll_x_in_c1_eni67_305_145_rdcnt_o;
    wire [8:0] redist305_sync_in_aunroll_vunroll_x_in_c1_eni67_305_145_rdcnt_q;
    reg [31:0] redist306_sync_in_aunroll_vunroll_x_in_c1_eni67_306_146_inputreg0_q;
    reg [31:0] redist306_sync_in_aunroll_vunroll_x_in_c1_eni67_306_146_outputreg0_q;
    wire redist306_sync_in_aunroll_vunroll_x_in_c1_eni67_306_146_mem_reset0;
    wire [31:0] redist306_sync_in_aunroll_vunroll_x_in_c1_eni67_306_146_mem_ia;
    wire [7:0] redist306_sync_in_aunroll_vunroll_x_in_c1_eni67_306_146_mem_aa;
    wire [7:0] redist306_sync_in_aunroll_vunroll_x_in_c1_eni67_306_146_mem_ab;
    wire [31:0] redist306_sync_in_aunroll_vunroll_x_in_c1_eni67_306_146_mem_iq;
    wire [31:0] redist306_sync_in_aunroll_vunroll_x_in_c1_eni67_306_146_mem_q;
    wire [7:0] redist306_sync_in_aunroll_vunroll_x_in_c1_eni67_306_146_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist306_sync_in_aunroll_vunroll_x_in_c1_eni67_306_146_wraddr_i = 8'b11111111;
    wire [8:0] redist306_sync_in_aunroll_vunroll_x_in_c1_eni67_306_146_rdcnt_a;
    wire [8:0] redist306_sync_in_aunroll_vunroll_x_in_c1_eni67_306_146_rdcnt_b;
    logic [8:0] redist306_sync_in_aunroll_vunroll_x_in_c1_eni67_306_146_rdcnt_o;
    wire [8:0] redist306_sync_in_aunroll_vunroll_x_in_c1_eni67_306_146_rdcnt_q;
    reg [31:0] redist307_sync_in_aunroll_vunroll_x_in_c1_eni67_307_151_inputreg0_q;
    reg [31:0] redist307_sync_in_aunroll_vunroll_x_in_c1_eni67_307_151_outputreg0_q;
    wire redist307_sync_in_aunroll_vunroll_x_in_c1_eni67_307_151_mem_reset0;
    wire [31:0] redist307_sync_in_aunroll_vunroll_x_in_c1_eni67_307_151_mem_ia;
    wire [7:0] redist307_sync_in_aunroll_vunroll_x_in_c1_eni67_307_151_mem_aa;
    wire [7:0] redist307_sync_in_aunroll_vunroll_x_in_c1_eni67_307_151_mem_ab;
    wire [31:0] redist307_sync_in_aunroll_vunroll_x_in_c1_eni67_307_151_mem_iq;
    wire [31:0] redist307_sync_in_aunroll_vunroll_x_in_c1_eni67_307_151_mem_q;
    wire [7:0] redist307_sync_in_aunroll_vunroll_x_in_c1_eni67_307_151_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist307_sync_in_aunroll_vunroll_x_in_c1_eni67_307_151_wraddr_i = 8'b11111111;
    wire [8:0] redist307_sync_in_aunroll_vunroll_x_in_c1_eni67_307_151_rdcnt_a;
    wire [8:0] redist307_sync_in_aunroll_vunroll_x_in_c1_eni67_307_151_rdcnt_b;
    logic [8:0] redist307_sync_in_aunroll_vunroll_x_in_c1_eni67_307_151_rdcnt_o;
    wire [8:0] redist307_sync_in_aunroll_vunroll_x_in_c1_eni67_307_151_rdcnt_q;
    reg [31:0] redist308_sync_in_aunroll_vunroll_x_in_c1_eni67_308_152_inputreg0_q;
    reg [31:0] redist308_sync_in_aunroll_vunroll_x_in_c1_eni67_308_152_outputreg0_q;
    wire redist308_sync_in_aunroll_vunroll_x_in_c1_eni67_308_152_mem_reset0;
    wire [31:0] redist308_sync_in_aunroll_vunroll_x_in_c1_eni67_308_152_mem_ia;
    wire [7:0] redist308_sync_in_aunroll_vunroll_x_in_c1_eni67_308_152_mem_aa;
    wire [7:0] redist308_sync_in_aunroll_vunroll_x_in_c1_eni67_308_152_mem_ab;
    wire [31:0] redist308_sync_in_aunroll_vunroll_x_in_c1_eni67_308_152_mem_iq;
    wire [31:0] redist308_sync_in_aunroll_vunroll_x_in_c1_eni67_308_152_mem_q;
    wire [7:0] redist308_sync_in_aunroll_vunroll_x_in_c1_eni67_308_152_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist308_sync_in_aunroll_vunroll_x_in_c1_eni67_308_152_wraddr_i = 8'b11111111;
    wire [8:0] redist308_sync_in_aunroll_vunroll_x_in_c1_eni67_308_152_rdcnt_a;
    wire [8:0] redist308_sync_in_aunroll_vunroll_x_in_c1_eni67_308_152_rdcnt_b;
    logic [8:0] redist308_sync_in_aunroll_vunroll_x_in_c1_eni67_308_152_rdcnt_o;
    wire [8:0] redist308_sync_in_aunroll_vunroll_x_in_c1_eni67_308_152_rdcnt_q;
    reg [31:0] redist309_sync_in_aunroll_vunroll_x_in_c1_eni67_309_157_inputreg0_q;
    reg [31:0] redist309_sync_in_aunroll_vunroll_x_in_c1_eni67_309_157_outputreg0_q;
    wire redist309_sync_in_aunroll_vunroll_x_in_c1_eni67_309_157_mem_reset0;
    wire [31:0] redist309_sync_in_aunroll_vunroll_x_in_c1_eni67_309_157_mem_ia;
    wire [7:0] redist309_sync_in_aunroll_vunroll_x_in_c1_eni67_309_157_mem_aa;
    wire [7:0] redist309_sync_in_aunroll_vunroll_x_in_c1_eni67_309_157_mem_ab;
    wire [31:0] redist309_sync_in_aunroll_vunroll_x_in_c1_eni67_309_157_mem_iq;
    wire [31:0] redist309_sync_in_aunroll_vunroll_x_in_c1_eni67_309_157_mem_q;
    wire [7:0] redist309_sync_in_aunroll_vunroll_x_in_c1_eni67_309_157_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist309_sync_in_aunroll_vunroll_x_in_c1_eni67_309_157_wraddr_i = 8'b11111111;
    wire [8:0] redist309_sync_in_aunroll_vunroll_x_in_c1_eni67_309_157_rdcnt_a;
    wire [8:0] redist309_sync_in_aunroll_vunroll_x_in_c1_eni67_309_157_rdcnt_b;
    logic [8:0] redist309_sync_in_aunroll_vunroll_x_in_c1_eni67_309_157_rdcnt_o;
    wire [8:0] redist309_sync_in_aunroll_vunroll_x_in_c1_eni67_309_157_rdcnt_q;
    reg [31:0] redist310_sync_in_aunroll_vunroll_x_in_c1_eni67_310_158_inputreg0_q;
    reg [31:0] redist310_sync_in_aunroll_vunroll_x_in_c1_eni67_310_158_outputreg0_q;
    wire redist310_sync_in_aunroll_vunroll_x_in_c1_eni67_310_158_mem_reset0;
    wire [31:0] redist310_sync_in_aunroll_vunroll_x_in_c1_eni67_310_158_mem_ia;
    wire [7:0] redist310_sync_in_aunroll_vunroll_x_in_c1_eni67_310_158_mem_aa;
    wire [7:0] redist310_sync_in_aunroll_vunroll_x_in_c1_eni67_310_158_mem_ab;
    wire [31:0] redist310_sync_in_aunroll_vunroll_x_in_c1_eni67_310_158_mem_iq;
    wire [31:0] redist310_sync_in_aunroll_vunroll_x_in_c1_eni67_310_158_mem_q;
    wire [7:0] redist310_sync_in_aunroll_vunroll_x_in_c1_eni67_310_158_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist310_sync_in_aunroll_vunroll_x_in_c1_eni67_310_158_wraddr_i = 8'b11111111;
    wire [8:0] redist310_sync_in_aunroll_vunroll_x_in_c1_eni67_310_158_rdcnt_a;
    wire [8:0] redist310_sync_in_aunroll_vunroll_x_in_c1_eni67_310_158_rdcnt_b;
    logic [8:0] redist310_sync_in_aunroll_vunroll_x_in_c1_eni67_310_158_rdcnt_o;
    wire [8:0] redist310_sync_in_aunroll_vunroll_x_in_c1_eni67_310_158_rdcnt_q;
    reg [31:0] redist311_sync_in_aunroll_vunroll_x_in_c1_eni67_311_163_inputreg0_q;
    reg [31:0] redist311_sync_in_aunroll_vunroll_x_in_c1_eni67_311_163_outputreg0_q;
    wire redist311_sync_in_aunroll_vunroll_x_in_c1_eni67_311_163_mem_reset0;
    wire [31:0] redist311_sync_in_aunroll_vunroll_x_in_c1_eni67_311_163_mem_ia;
    wire [7:0] redist311_sync_in_aunroll_vunroll_x_in_c1_eni67_311_163_mem_aa;
    wire [7:0] redist311_sync_in_aunroll_vunroll_x_in_c1_eni67_311_163_mem_ab;
    wire [31:0] redist311_sync_in_aunroll_vunroll_x_in_c1_eni67_311_163_mem_iq;
    wire [31:0] redist311_sync_in_aunroll_vunroll_x_in_c1_eni67_311_163_mem_q;
    wire [7:0] redist311_sync_in_aunroll_vunroll_x_in_c1_eni67_311_163_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist311_sync_in_aunroll_vunroll_x_in_c1_eni67_311_163_wraddr_i = 8'b11111111;
    wire [8:0] redist311_sync_in_aunroll_vunroll_x_in_c1_eni67_311_163_rdcnt_a;
    wire [8:0] redist311_sync_in_aunroll_vunroll_x_in_c1_eni67_311_163_rdcnt_b;
    logic [8:0] redist311_sync_in_aunroll_vunroll_x_in_c1_eni67_311_163_rdcnt_o;
    wire [8:0] redist311_sync_in_aunroll_vunroll_x_in_c1_eni67_311_163_rdcnt_q;
    reg [31:0] redist312_sync_in_aunroll_vunroll_x_in_c1_eni67_312_164_inputreg0_q;
    reg [31:0] redist312_sync_in_aunroll_vunroll_x_in_c1_eni67_312_164_outputreg0_q;
    wire redist312_sync_in_aunroll_vunroll_x_in_c1_eni67_312_164_mem_reset0;
    wire [31:0] redist312_sync_in_aunroll_vunroll_x_in_c1_eni67_312_164_mem_ia;
    wire [7:0] redist312_sync_in_aunroll_vunroll_x_in_c1_eni67_312_164_mem_aa;
    wire [7:0] redist312_sync_in_aunroll_vunroll_x_in_c1_eni67_312_164_mem_ab;
    wire [31:0] redist312_sync_in_aunroll_vunroll_x_in_c1_eni67_312_164_mem_iq;
    wire [31:0] redist312_sync_in_aunroll_vunroll_x_in_c1_eni67_312_164_mem_q;
    wire [7:0] redist312_sync_in_aunroll_vunroll_x_in_c1_eni67_312_164_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist312_sync_in_aunroll_vunroll_x_in_c1_eni67_312_164_wraddr_i = 8'b11111111;
    wire [8:0] redist312_sync_in_aunroll_vunroll_x_in_c1_eni67_312_164_rdcnt_a;
    wire [8:0] redist312_sync_in_aunroll_vunroll_x_in_c1_eni67_312_164_rdcnt_b;
    logic [8:0] redist312_sync_in_aunroll_vunroll_x_in_c1_eni67_312_164_rdcnt_o;
    wire [8:0] redist312_sync_in_aunroll_vunroll_x_in_c1_eni67_312_164_rdcnt_q;
    reg [31:0] redist313_sync_in_aunroll_vunroll_x_in_c1_eni67_313_169_inputreg0_q;
    reg [31:0] redist313_sync_in_aunroll_vunroll_x_in_c1_eni67_313_169_outputreg0_q;
    wire redist313_sync_in_aunroll_vunroll_x_in_c1_eni67_313_169_mem_reset0;
    wire [31:0] redist313_sync_in_aunroll_vunroll_x_in_c1_eni67_313_169_mem_ia;
    wire [7:0] redist313_sync_in_aunroll_vunroll_x_in_c1_eni67_313_169_mem_aa;
    wire [7:0] redist313_sync_in_aunroll_vunroll_x_in_c1_eni67_313_169_mem_ab;
    wire [31:0] redist313_sync_in_aunroll_vunroll_x_in_c1_eni67_313_169_mem_iq;
    wire [31:0] redist313_sync_in_aunroll_vunroll_x_in_c1_eni67_313_169_mem_q;
    wire [7:0] redist313_sync_in_aunroll_vunroll_x_in_c1_eni67_313_169_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist313_sync_in_aunroll_vunroll_x_in_c1_eni67_313_169_wraddr_i = 8'b11111111;
    wire [8:0] redist313_sync_in_aunroll_vunroll_x_in_c1_eni67_313_169_rdcnt_a;
    wire [8:0] redist313_sync_in_aunroll_vunroll_x_in_c1_eni67_313_169_rdcnt_b;
    logic [8:0] redist313_sync_in_aunroll_vunroll_x_in_c1_eni67_313_169_rdcnt_o;
    wire [8:0] redist313_sync_in_aunroll_vunroll_x_in_c1_eni67_313_169_rdcnt_q;
    reg [31:0] redist314_sync_in_aunroll_vunroll_x_in_c1_eni67_314_170_inputreg0_q;
    reg [31:0] redist314_sync_in_aunroll_vunroll_x_in_c1_eni67_314_170_outputreg0_q;
    wire redist314_sync_in_aunroll_vunroll_x_in_c1_eni67_314_170_mem_reset0;
    wire [31:0] redist314_sync_in_aunroll_vunroll_x_in_c1_eni67_314_170_mem_ia;
    wire [7:0] redist314_sync_in_aunroll_vunroll_x_in_c1_eni67_314_170_mem_aa;
    wire [7:0] redist314_sync_in_aunroll_vunroll_x_in_c1_eni67_314_170_mem_ab;
    wire [31:0] redist314_sync_in_aunroll_vunroll_x_in_c1_eni67_314_170_mem_iq;
    wire [31:0] redist314_sync_in_aunroll_vunroll_x_in_c1_eni67_314_170_mem_q;
    wire [7:0] redist314_sync_in_aunroll_vunroll_x_in_c1_eni67_314_170_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist314_sync_in_aunroll_vunroll_x_in_c1_eni67_314_170_wraddr_i = 8'b11111111;
    wire [8:0] redist314_sync_in_aunroll_vunroll_x_in_c1_eni67_314_170_rdcnt_a;
    wire [8:0] redist314_sync_in_aunroll_vunroll_x_in_c1_eni67_314_170_rdcnt_b;
    logic [8:0] redist314_sync_in_aunroll_vunroll_x_in_c1_eni67_314_170_rdcnt_o;
    wire [8:0] redist314_sync_in_aunroll_vunroll_x_in_c1_eni67_314_170_rdcnt_q;
    reg [31:0] redist315_sync_in_aunroll_vunroll_x_in_c1_eni67_315_175_inputreg0_q;
    reg [31:0] redist315_sync_in_aunroll_vunroll_x_in_c1_eni67_315_175_outputreg0_q;
    wire redist315_sync_in_aunroll_vunroll_x_in_c1_eni67_315_175_mem_reset0;
    wire [31:0] redist315_sync_in_aunroll_vunroll_x_in_c1_eni67_315_175_mem_ia;
    wire [7:0] redist315_sync_in_aunroll_vunroll_x_in_c1_eni67_315_175_mem_aa;
    wire [7:0] redist315_sync_in_aunroll_vunroll_x_in_c1_eni67_315_175_mem_ab;
    wire [31:0] redist315_sync_in_aunroll_vunroll_x_in_c1_eni67_315_175_mem_iq;
    wire [31:0] redist315_sync_in_aunroll_vunroll_x_in_c1_eni67_315_175_mem_q;
    wire [7:0] redist315_sync_in_aunroll_vunroll_x_in_c1_eni67_315_175_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist315_sync_in_aunroll_vunroll_x_in_c1_eni67_315_175_wraddr_i = 8'b11111111;
    wire [8:0] redist315_sync_in_aunroll_vunroll_x_in_c1_eni67_315_175_rdcnt_a;
    wire [8:0] redist315_sync_in_aunroll_vunroll_x_in_c1_eni67_315_175_rdcnt_b;
    logic [8:0] redist315_sync_in_aunroll_vunroll_x_in_c1_eni67_315_175_rdcnt_o;
    wire [8:0] redist315_sync_in_aunroll_vunroll_x_in_c1_eni67_315_175_rdcnt_q;
    reg [31:0] redist316_sync_in_aunroll_vunroll_x_in_c1_eni67_316_176_inputreg0_q;
    reg [31:0] redist316_sync_in_aunroll_vunroll_x_in_c1_eni67_316_176_outputreg0_q;
    wire redist316_sync_in_aunroll_vunroll_x_in_c1_eni67_316_176_mem_reset0;
    wire [31:0] redist316_sync_in_aunroll_vunroll_x_in_c1_eni67_316_176_mem_ia;
    wire [7:0] redist316_sync_in_aunroll_vunroll_x_in_c1_eni67_316_176_mem_aa;
    wire [7:0] redist316_sync_in_aunroll_vunroll_x_in_c1_eni67_316_176_mem_ab;
    wire [31:0] redist316_sync_in_aunroll_vunroll_x_in_c1_eni67_316_176_mem_iq;
    wire [31:0] redist316_sync_in_aunroll_vunroll_x_in_c1_eni67_316_176_mem_q;
    wire [7:0] redist316_sync_in_aunroll_vunroll_x_in_c1_eni67_316_176_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist316_sync_in_aunroll_vunroll_x_in_c1_eni67_316_176_wraddr_i = 8'b11111111;
    wire [8:0] redist316_sync_in_aunroll_vunroll_x_in_c1_eni67_316_176_rdcnt_a;
    wire [8:0] redist316_sync_in_aunroll_vunroll_x_in_c1_eni67_316_176_rdcnt_b;
    logic [8:0] redist316_sync_in_aunroll_vunroll_x_in_c1_eni67_316_176_rdcnt_o;
    wire [8:0] redist316_sync_in_aunroll_vunroll_x_in_c1_eni67_316_176_rdcnt_q;
    reg [31:0] redist317_sync_in_aunroll_vunroll_x_in_c1_eni67_317_181_inputreg0_q;
    reg [31:0] redist317_sync_in_aunroll_vunroll_x_in_c1_eni67_317_181_outputreg0_q;
    wire redist317_sync_in_aunroll_vunroll_x_in_c1_eni67_317_181_mem_reset0;
    wire [31:0] redist317_sync_in_aunroll_vunroll_x_in_c1_eni67_317_181_mem_ia;
    wire [7:0] redist317_sync_in_aunroll_vunroll_x_in_c1_eni67_317_181_mem_aa;
    wire [7:0] redist317_sync_in_aunroll_vunroll_x_in_c1_eni67_317_181_mem_ab;
    wire [31:0] redist317_sync_in_aunroll_vunroll_x_in_c1_eni67_317_181_mem_iq;
    wire [31:0] redist317_sync_in_aunroll_vunroll_x_in_c1_eni67_317_181_mem_q;
    wire [7:0] redist317_sync_in_aunroll_vunroll_x_in_c1_eni67_317_181_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist317_sync_in_aunroll_vunroll_x_in_c1_eni67_317_181_wraddr_i = 8'b11111111;
    wire [8:0] redist317_sync_in_aunroll_vunroll_x_in_c1_eni67_317_181_rdcnt_a;
    wire [8:0] redist317_sync_in_aunroll_vunroll_x_in_c1_eni67_317_181_rdcnt_b;
    logic [8:0] redist317_sync_in_aunroll_vunroll_x_in_c1_eni67_317_181_rdcnt_o;
    wire [8:0] redist317_sync_in_aunroll_vunroll_x_in_c1_eni67_317_181_rdcnt_q;
    reg [31:0] redist318_sync_in_aunroll_vunroll_x_in_c1_eni67_318_182_inputreg0_q;
    reg [31:0] redist318_sync_in_aunroll_vunroll_x_in_c1_eni67_318_182_outputreg0_q;
    wire redist318_sync_in_aunroll_vunroll_x_in_c1_eni67_318_182_mem_reset0;
    wire [31:0] redist318_sync_in_aunroll_vunroll_x_in_c1_eni67_318_182_mem_ia;
    wire [7:0] redist318_sync_in_aunroll_vunroll_x_in_c1_eni67_318_182_mem_aa;
    wire [7:0] redist318_sync_in_aunroll_vunroll_x_in_c1_eni67_318_182_mem_ab;
    wire [31:0] redist318_sync_in_aunroll_vunroll_x_in_c1_eni67_318_182_mem_iq;
    wire [31:0] redist318_sync_in_aunroll_vunroll_x_in_c1_eni67_318_182_mem_q;
    wire [7:0] redist318_sync_in_aunroll_vunroll_x_in_c1_eni67_318_182_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist318_sync_in_aunroll_vunroll_x_in_c1_eni67_318_182_wraddr_i = 8'b11111111;
    wire [8:0] redist318_sync_in_aunroll_vunroll_x_in_c1_eni67_318_182_rdcnt_a;
    wire [8:0] redist318_sync_in_aunroll_vunroll_x_in_c1_eni67_318_182_rdcnt_b;
    logic [8:0] redist318_sync_in_aunroll_vunroll_x_in_c1_eni67_318_182_rdcnt_o;
    wire [8:0] redist318_sync_in_aunroll_vunroll_x_in_c1_eni67_318_182_rdcnt_q;
    reg [31:0] redist319_sync_in_aunroll_vunroll_x_in_c1_eni67_319_187_inputreg0_q;
    reg [31:0] redist319_sync_in_aunroll_vunroll_x_in_c1_eni67_319_187_outputreg0_q;
    wire redist319_sync_in_aunroll_vunroll_x_in_c1_eni67_319_187_mem_reset0;
    wire [31:0] redist319_sync_in_aunroll_vunroll_x_in_c1_eni67_319_187_mem_ia;
    wire [7:0] redist319_sync_in_aunroll_vunroll_x_in_c1_eni67_319_187_mem_aa;
    wire [7:0] redist319_sync_in_aunroll_vunroll_x_in_c1_eni67_319_187_mem_ab;
    wire [31:0] redist319_sync_in_aunroll_vunroll_x_in_c1_eni67_319_187_mem_iq;
    wire [31:0] redist319_sync_in_aunroll_vunroll_x_in_c1_eni67_319_187_mem_q;
    wire [7:0] redist319_sync_in_aunroll_vunroll_x_in_c1_eni67_319_187_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist319_sync_in_aunroll_vunroll_x_in_c1_eni67_319_187_wraddr_i = 8'b11111111;
    wire [8:0] redist319_sync_in_aunroll_vunroll_x_in_c1_eni67_319_187_rdcnt_a;
    wire [8:0] redist319_sync_in_aunroll_vunroll_x_in_c1_eni67_319_187_rdcnt_b;
    logic [8:0] redist319_sync_in_aunroll_vunroll_x_in_c1_eni67_319_187_rdcnt_o;
    wire [8:0] redist319_sync_in_aunroll_vunroll_x_in_c1_eni67_319_187_rdcnt_q;
    reg [31:0] redist320_sync_in_aunroll_vunroll_x_in_c1_eni67_320_188_inputreg0_q;
    reg [31:0] redist320_sync_in_aunroll_vunroll_x_in_c1_eni67_320_188_outputreg0_q;
    wire redist320_sync_in_aunroll_vunroll_x_in_c1_eni67_320_188_mem_reset0;
    wire [31:0] redist320_sync_in_aunroll_vunroll_x_in_c1_eni67_320_188_mem_ia;
    wire [7:0] redist320_sync_in_aunroll_vunroll_x_in_c1_eni67_320_188_mem_aa;
    wire [7:0] redist320_sync_in_aunroll_vunroll_x_in_c1_eni67_320_188_mem_ab;
    wire [31:0] redist320_sync_in_aunroll_vunroll_x_in_c1_eni67_320_188_mem_iq;
    wire [31:0] redist320_sync_in_aunroll_vunroll_x_in_c1_eni67_320_188_mem_q;
    wire [7:0] redist320_sync_in_aunroll_vunroll_x_in_c1_eni67_320_188_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist320_sync_in_aunroll_vunroll_x_in_c1_eni67_320_188_wraddr_i = 8'b11111111;
    wire [8:0] redist320_sync_in_aunroll_vunroll_x_in_c1_eni67_320_188_rdcnt_a;
    wire [8:0] redist320_sync_in_aunroll_vunroll_x_in_c1_eni67_320_188_rdcnt_b;
    logic [8:0] redist320_sync_in_aunroll_vunroll_x_in_c1_eni67_320_188_rdcnt_o;
    wire [8:0] redist320_sync_in_aunroll_vunroll_x_in_c1_eni67_320_188_rdcnt_q;
    reg [31:0] redist321_sync_in_aunroll_vunroll_x_in_c1_eni67_321_193_inputreg0_q;
    reg [31:0] redist321_sync_in_aunroll_vunroll_x_in_c1_eni67_321_193_outputreg0_q;
    wire redist321_sync_in_aunroll_vunroll_x_in_c1_eni67_321_193_mem_reset0;
    wire [31:0] redist321_sync_in_aunroll_vunroll_x_in_c1_eni67_321_193_mem_ia;
    wire [7:0] redist321_sync_in_aunroll_vunroll_x_in_c1_eni67_321_193_mem_aa;
    wire [7:0] redist321_sync_in_aunroll_vunroll_x_in_c1_eni67_321_193_mem_ab;
    wire [31:0] redist321_sync_in_aunroll_vunroll_x_in_c1_eni67_321_193_mem_iq;
    wire [31:0] redist321_sync_in_aunroll_vunroll_x_in_c1_eni67_321_193_mem_q;
    wire [7:0] redist321_sync_in_aunroll_vunroll_x_in_c1_eni67_321_193_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist321_sync_in_aunroll_vunroll_x_in_c1_eni67_321_193_wraddr_i = 8'b11111111;
    wire [8:0] redist321_sync_in_aunroll_vunroll_x_in_c1_eni67_321_193_rdcnt_a;
    wire [8:0] redist321_sync_in_aunroll_vunroll_x_in_c1_eni67_321_193_rdcnt_b;
    logic [8:0] redist321_sync_in_aunroll_vunroll_x_in_c1_eni67_321_193_rdcnt_o;
    wire [8:0] redist321_sync_in_aunroll_vunroll_x_in_c1_eni67_321_193_rdcnt_q;
    reg [31:0] redist322_sync_in_aunroll_vunroll_x_in_c1_eni67_322_194_inputreg0_q;
    reg [31:0] redist322_sync_in_aunroll_vunroll_x_in_c1_eni67_322_194_outputreg0_q;
    wire redist322_sync_in_aunroll_vunroll_x_in_c1_eni67_322_194_mem_reset0;
    wire [31:0] redist322_sync_in_aunroll_vunroll_x_in_c1_eni67_322_194_mem_ia;
    wire [7:0] redist322_sync_in_aunroll_vunroll_x_in_c1_eni67_322_194_mem_aa;
    wire [7:0] redist322_sync_in_aunroll_vunroll_x_in_c1_eni67_322_194_mem_ab;
    wire [31:0] redist322_sync_in_aunroll_vunroll_x_in_c1_eni67_322_194_mem_iq;
    wire [31:0] redist322_sync_in_aunroll_vunroll_x_in_c1_eni67_322_194_mem_q;
    wire [7:0] redist322_sync_in_aunroll_vunroll_x_in_c1_eni67_322_194_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist322_sync_in_aunroll_vunroll_x_in_c1_eni67_322_194_wraddr_i = 8'b11111111;
    wire [8:0] redist322_sync_in_aunroll_vunroll_x_in_c1_eni67_322_194_rdcnt_a;
    wire [8:0] redist322_sync_in_aunroll_vunroll_x_in_c1_eni67_322_194_rdcnt_b;
    logic [8:0] redist322_sync_in_aunroll_vunroll_x_in_c1_eni67_322_194_rdcnt_o;
    wire [8:0] redist322_sync_in_aunroll_vunroll_x_in_c1_eni67_322_194_rdcnt_q;
    reg [31:0] redist323_sync_in_aunroll_vunroll_x_in_c1_eni67_323_199_inputreg0_q;
    reg [31:0] redist323_sync_in_aunroll_vunroll_x_in_c1_eni67_323_199_outputreg0_q;
    wire redist323_sync_in_aunroll_vunroll_x_in_c1_eni67_323_199_mem_reset0;
    wire [31:0] redist323_sync_in_aunroll_vunroll_x_in_c1_eni67_323_199_mem_ia;
    wire [7:0] redist323_sync_in_aunroll_vunroll_x_in_c1_eni67_323_199_mem_aa;
    wire [7:0] redist323_sync_in_aunroll_vunroll_x_in_c1_eni67_323_199_mem_ab;
    wire [31:0] redist323_sync_in_aunroll_vunroll_x_in_c1_eni67_323_199_mem_iq;
    wire [31:0] redist323_sync_in_aunroll_vunroll_x_in_c1_eni67_323_199_mem_q;
    wire [7:0] redist323_sync_in_aunroll_vunroll_x_in_c1_eni67_323_199_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist323_sync_in_aunroll_vunroll_x_in_c1_eni67_323_199_wraddr_i = 8'b11111111;
    wire [8:0] redist323_sync_in_aunroll_vunroll_x_in_c1_eni67_323_199_rdcnt_a;
    wire [8:0] redist323_sync_in_aunroll_vunroll_x_in_c1_eni67_323_199_rdcnt_b;
    logic [8:0] redist323_sync_in_aunroll_vunroll_x_in_c1_eni67_323_199_rdcnt_o;
    wire [8:0] redist323_sync_in_aunroll_vunroll_x_in_c1_eni67_323_199_rdcnt_q;
    reg [31:0] redist324_sync_in_aunroll_vunroll_x_in_c1_eni67_324_200_inputreg0_q;
    reg [31:0] redist324_sync_in_aunroll_vunroll_x_in_c1_eni67_324_200_outputreg0_q;
    wire redist324_sync_in_aunroll_vunroll_x_in_c1_eni67_324_200_mem_reset0;
    wire [31:0] redist324_sync_in_aunroll_vunroll_x_in_c1_eni67_324_200_mem_ia;
    wire [7:0] redist324_sync_in_aunroll_vunroll_x_in_c1_eni67_324_200_mem_aa;
    wire [7:0] redist324_sync_in_aunroll_vunroll_x_in_c1_eni67_324_200_mem_ab;
    wire [31:0] redist324_sync_in_aunroll_vunroll_x_in_c1_eni67_324_200_mem_iq;
    wire [31:0] redist324_sync_in_aunroll_vunroll_x_in_c1_eni67_324_200_mem_q;
    wire [7:0] redist324_sync_in_aunroll_vunroll_x_in_c1_eni67_324_200_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist324_sync_in_aunroll_vunroll_x_in_c1_eni67_324_200_wraddr_i = 8'b11111111;
    wire [8:0] redist324_sync_in_aunroll_vunroll_x_in_c1_eni67_324_200_rdcnt_a;
    wire [8:0] redist324_sync_in_aunroll_vunroll_x_in_c1_eni67_324_200_rdcnt_b;
    logic [8:0] redist324_sync_in_aunroll_vunroll_x_in_c1_eni67_324_200_rdcnt_o;
    wire [8:0] redist324_sync_in_aunroll_vunroll_x_in_c1_eni67_324_200_rdcnt_q;
    reg [31:0] redist325_sync_in_aunroll_vunroll_x_in_c1_eni67_325_205_inputreg0_q;
    reg [31:0] redist325_sync_in_aunroll_vunroll_x_in_c1_eni67_325_205_outputreg0_q;
    wire redist325_sync_in_aunroll_vunroll_x_in_c1_eni67_325_205_mem_reset0;
    wire [31:0] redist325_sync_in_aunroll_vunroll_x_in_c1_eni67_325_205_mem_ia;
    wire [7:0] redist325_sync_in_aunroll_vunroll_x_in_c1_eni67_325_205_mem_aa;
    wire [7:0] redist325_sync_in_aunroll_vunroll_x_in_c1_eni67_325_205_mem_ab;
    wire [31:0] redist325_sync_in_aunroll_vunroll_x_in_c1_eni67_325_205_mem_iq;
    wire [31:0] redist325_sync_in_aunroll_vunroll_x_in_c1_eni67_325_205_mem_q;
    wire [7:0] redist325_sync_in_aunroll_vunroll_x_in_c1_eni67_325_205_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist325_sync_in_aunroll_vunroll_x_in_c1_eni67_325_205_wraddr_i = 8'b11111111;
    wire [8:0] redist325_sync_in_aunroll_vunroll_x_in_c1_eni67_325_205_rdcnt_a;
    wire [8:0] redist325_sync_in_aunroll_vunroll_x_in_c1_eni67_325_205_rdcnt_b;
    logic [8:0] redist325_sync_in_aunroll_vunroll_x_in_c1_eni67_325_205_rdcnt_o;
    wire [8:0] redist325_sync_in_aunroll_vunroll_x_in_c1_eni67_325_205_rdcnt_q;
    reg [31:0] redist326_sync_in_aunroll_vunroll_x_in_c1_eni67_326_206_inputreg0_q;
    reg [31:0] redist326_sync_in_aunroll_vunroll_x_in_c1_eni67_326_206_outputreg0_q;
    wire redist326_sync_in_aunroll_vunroll_x_in_c1_eni67_326_206_mem_reset0;
    wire [31:0] redist326_sync_in_aunroll_vunroll_x_in_c1_eni67_326_206_mem_ia;
    wire [7:0] redist326_sync_in_aunroll_vunroll_x_in_c1_eni67_326_206_mem_aa;
    wire [7:0] redist326_sync_in_aunroll_vunroll_x_in_c1_eni67_326_206_mem_ab;
    wire [31:0] redist326_sync_in_aunroll_vunroll_x_in_c1_eni67_326_206_mem_iq;
    wire [31:0] redist326_sync_in_aunroll_vunroll_x_in_c1_eni67_326_206_mem_q;
    wire [7:0] redist326_sync_in_aunroll_vunroll_x_in_c1_eni67_326_206_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist326_sync_in_aunroll_vunroll_x_in_c1_eni67_326_206_wraddr_i = 8'b11111111;
    wire [8:0] redist326_sync_in_aunroll_vunroll_x_in_c1_eni67_326_206_rdcnt_a;
    wire [8:0] redist326_sync_in_aunroll_vunroll_x_in_c1_eni67_326_206_rdcnt_b;
    logic [8:0] redist326_sync_in_aunroll_vunroll_x_in_c1_eni67_326_206_rdcnt_o;
    wire [8:0] redist326_sync_in_aunroll_vunroll_x_in_c1_eni67_326_206_rdcnt_q;
    reg [31:0] redist327_sync_in_aunroll_vunroll_x_in_c1_eni67_327_211_inputreg0_q;
    reg [31:0] redist327_sync_in_aunroll_vunroll_x_in_c1_eni67_327_211_outputreg0_q;
    wire redist327_sync_in_aunroll_vunroll_x_in_c1_eni67_327_211_mem_reset0;
    wire [31:0] redist327_sync_in_aunroll_vunroll_x_in_c1_eni67_327_211_mem_ia;
    wire [7:0] redist327_sync_in_aunroll_vunroll_x_in_c1_eni67_327_211_mem_aa;
    wire [7:0] redist327_sync_in_aunroll_vunroll_x_in_c1_eni67_327_211_mem_ab;
    wire [31:0] redist327_sync_in_aunroll_vunroll_x_in_c1_eni67_327_211_mem_iq;
    wire [31:0] redist327_sync_in_aunroll_vunroll_x_in_c1_eni67_327_211_mem_q;
    wire [7:0] redist327_sync_in_aunroll_vunroll_x_in_c1_eni67_327_211_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist327_sync_in_aunroll_vunroll_x_in_c1_eni67_327_211_wraddr_i = 8'b11111111;
    wire [8:0] redist327_sync_in_aunroll_vunroll_x_in_c1_eni67_327_211_rdcnt_a;
    wire [8:0] redist327_sync_in_aunroll_vunroll_x_in_c1_eni67_327_211_rdcnt_b;
    logic [8:0] redist327_sync_in_aunroll_vunroll_x_in_c1_eni67_327_211_rdcnt_o;
    wire [8:0] redist327_sync_in_aunroll_vunroll_x_in_c1_eni67_327_211_rdcnt_q;
    reg [31:0] redist328_sync_in_aunroll_vunroll_x_in_c1_eni67_328_212_inputreg0_q;
    reg [31:0] redist328_sync_in_aunroll_vunroll_x_in_c1_eni67_328_212_outputreg0_q;
    wire redist328_sync_in_aunroll_vunroll_x_in_c1_eni67_328_212_mem_reset0;
    wire [31:0] redist328_sync_in_aunroll_vunroll_x_in_c1_eni67_328_212_mem_ia;
    wire [7:0] redist328_sync_in_aunroll_vunroll_x_in_c1_eni67_328_212_mem_aa;
    wire [7:0] redist328_sync_in_aunroll_vunroll_x_in_c1_eni67_328_212_mem_ab;
    wire [31:0] redist328_sync_in_aunroll_vunroll_x_in_c1_eni67_328_212_mem_iq;
    wire [31:0] redist328_sync_in_aunroll_vunroll_x_in_c1_eni67_328_212_mem_q;
    wire [7:0] redist328_sync_in_aunroll_vunroll_x_in_c1_eni67_328_212_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist328_sync_in_aunroll_vunroll_x_in_c1_eni67_328_212_wraddr_i = 8'b11111111;
    wire [8:0] redist328_sync_in_aunroll_vunroll_x_in_c1_eni67_328_212_rdcnt_a;
    wire [8:0] redist328_sync_in_aunroll_vunroll_x_in_c1_eni67_328_212_rdcnt_b;
    logic [8:0] redist328_sync_in_aunroll_vunroll_x_in_c1_eni67_328_212_rdcnt_o;
    wire [8:0] redist328_sync_in_aunroll_vunroll_x_in_c1_eni67_328_212_rdcnt_q;
    reg [31:0] redist329_sync_in_aunroll_vunroll_x_in_c1_eni67_329_217_inputreg0_q;
    reg [31:0] redist329_sync_in_aunroll_vunroll_x_in_c1_eni67_329_217_outputreg0_q;
    wire redist329_sync_in_aunroll_vunroll_x_in_c1_eni67_329_217_mem_reset0;
    wire [31:0] redist329_sync_in_aunroll_vunroll_x_in_c1_eni67_329_217_mem_ia;
    wire [7:0] redist329_sync_in_aunroll_vunroll_x_in_c1_eni67_329_217_mem_aa;
    wire [7:0] redist329_sync_in_aunroll_vunroll_x_in_c1_eni67_329_217_mem_ab;
    wire [31:0] redist329_sync_in_aunroll_vunroll_x_in_c1_eni67_329_217_mem_iq;
    wire [31:0] redist329_sync_in_aunroll_vunroll_x_in_c1_eni67_329_217_mem_q;
    wire [7:0] redist329_sync_in_aunroll_vunroll_x_in_c1_eni67_329_217_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist329_sync_in_aunroll_vunroll_x_in_c1_eni67_329_217_wraddr_i = 8'b11111111;
    wire [8:0] redist329_sync_in_aunroll_vunroll_x_in_c1_eni67_329_217_rdcnt_a;
    wire [8:0] redist329_sync_in_aunroll_vunroll_x_in_c1_eni67_329_217_rdcnt_b;
    logic [8:0] redist329_sync_in_aunroll_vunroll_x_in_c1_eni67_329_217_rdcnt_o;
    wire [8:0] redist329_sync_in_aunroll_vunroll_x_in_c1_eni67_329_217_rdcnt_q;
    reg [31:0] redist330_sync_in_aunroll_vunroll_x_in_c1_eni67_330_218_inputreg0_q;
    reg [31:0] redist330_sync_in_aunroll_vunroll_x_in_c1_eni67_330_218_outputreg0_q;
    wire redist330_sync_in_aunroll_vunroll_x_in_c1_eni67_330_218_mem_reset0;
    wire [31:0] redist330_sync_in_aunroll_vunroll_x_in_c1_eni67_330_218_mem_ia;
    wire [7:0] redist330_sync_in_aunroll_vunroll_x_in_c1_eni67_330_218_mem_aa;
    wire [7:0] redist330_sync_in_aunroll_vunroll_x_in_c1_eni67_330_218_mem_ab;
    wire [31:0] redist330_sync_in_aunroll_vunroll_x_in_c1_eni67_330_218_mem_iq;
    wire [31:0] redist330_sync_in_aunroll_vunroll_x_in_c1_eni67_330_218_mem_q;
    wire [7:0] redist330_sync_in_aunroll_vunroll_x_in_c1_eni67_330_218_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist330_sync_in_aunroll_vunroll_x_in_c1_eni67_330_218_wraddr_i = 8'b11111111;
    wire [8:0] redist330_sync_in_aunroll_vunroll_x_in_c1_eni67_330_218_rdcnt_a;
    wire [8:0] redist330_sync_in_aunroll_vunroll_x_in_c1_eni67_330_218_rdcnt_b;
    logic [8:0] redist330_sync_in_aunroll_vunroll_x_in_c1_eni67_330_218_rdcnt_o;
    wire [8:0] redist330_sync_in_aunroll_vunroll_x_in_c1_eni67_330_218_rdcnt_q;
    reg [31:0] redist331_sync_in_aunroll_vunroll_x_in_c1_eni67_331_223_inputreg0_q;
    reg [31:0] redist331_sync_in_aunroll_vunroll_x_in_c1_eni67_331_223_outputreg0_q;
    wire redist331_sync_in_aunroll_vunroll_x_in_c1_eni67_331_223_mem_reset0;
    wire [31:0] redist331_sync_in_aunroll_vunroll_x_in_c1_eni67_331_223_mem_ia;
    wire [7:0] redist331_sync_in_aunroll_vunroll_x_in_c1_eni67_331_223_mem_aa;
    wire [7:0] redist331_sync_in_aunroll_vunroll_x_in_c1_eni67_331_223_mem_ab;
    wire [31:0] redist331_sync_in_aunroll_vunroll_x_in_c1_eni67_331_223_mem_iq;
    wire [31:0] redist331_sync_in_aunroll_vunroll_x_in_c1_eni67_331_223_mem_q;
    wire [7:0] redist331_sync_in_aunroll_vunroll_x_in_c1_eni67_331_223_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist331_sync_in_aunroll_vunroll_x_in_c1_eni67_331_223_wraddr_i = 8'b11111111;
    wire [8:0] redist331_sync_in_aunroll_vunroll_x_in_c1_eni67_331_223_rdcnt_a;
    wire [8:0] redist331_sync_in_aunroll_vunroll_x_in_c1_eni67_331_223_rdcnt_b;
    logic [8:0] redist331_sync_in_aunroll_vunroll_x_in_c1_eni67_331_223_rdcnt_o;
    wire [8:0] redist331_sync_in_aunroll_vunroll_x_in_c1_eni67_331_223_rdcnt_q;
    reg [31:0] redist332_sync_in_aunroll_vunroll_x_in_c1_eni67_332_224_inputreg0_q;
    reg [31:0] redist332_sync_in_aunroll_vunroll_x_in_c1_eni67_332_224_outputreg0_q;
    wire redist332_sync_in_aunroll_vunroll_x_in_c1_eni67_332_224_mem_reset0;
    wire [31:0] redist332_sync_in_aunroll_vunroll_x_in_c1_eni67_332_224_mem_ia;
    wire [7:0] redist332_sync_in_aunroll_vunroll_x_in_c1_eni67_332_224_mem_aa;
    wire [7:0] redist332_sync_in_aunroll_vunroll_x_in_c1_eni67_332_224_mem_ab;
    wire [31:0] redist332_sync_in_aunroll_vunroll_x_in_c1_eni67_332_224_mem_iq;
    wire [31:0] redist332_sync_in_aunroll_vunroll_x_in_c1_eni67_332_224_mem_q;
    wire [7:0] redist332_sync_in_aunroll_vunroll_x_in_c1_eni67_332_224_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist332_sync_in_aunroll_vunroll_x_in_c1_eni67_332_224_wraddr_i = 8'b11111111;
    wire [8:0] redist332_sync_in_aunroll_vunroll_x_in_c1_eni67_332_224_rdcnt_a;
    wire [8:0] redist332_sync_in_aunroll_vunroll_x_in_c1_eni67_332_224_rdcnt_b;
    logic [8:0] redist332_sync_in_aunroll_vunroll_x_in_c1_eni67_332_224_rdcnt_o;
    wire [8:0] redist332_sync_in_aunroll_vunroll_x_in_c1_eni67_332_224_rdcnt_q;
    reg [31:0] redist333_sync_in_aunroll_vunroll_x_in_c1_eni67_333_229_inputreg0_q;
    reg [31:0] redist333_sync_in_aunroll_vunroll_x_in_c1_eni67_333_229_outputreg0_q;
    wire redist333_sync_in_aunroll_vunroll_x_in_c1_eni67_333_229_mem_reset0;
    wire [31:0] redist333_sync_in_aunroll_vunroll_x_in_c1_eni67_333_229_mem_ia;
    wire [7:0] redist333_sync_in_aunroll_vunroll_x_in_c1_eni67_333_229_mem_aa;
    wire [7:0] redist333_sync_in_aunroll_vunroll_x_in_c1_eni67_333_229_mem_ab;
    wire [31:0] redist333_sync_in_aunroll_vunroll_x_in_c1_eni67_333_229_mem_iq;
    wire [31:0] redist333_sync_in_aunroll_vunroll_x_in_c1_eni67_333_229_mem_q;
    wire [7:0] redist333_sync_in_aunroll_vunroll_x_in_c1_eni67_333_229_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist333_sync_in_aunroll_vunroll_x_in_c1_eni67_333_229_wraddr_i = 8'b11111111;
    wire [8:0] redist333_sync_in_aunroll_vunroll_x_in_c1_eni67_333_229_rdcnt_a;
    wire [8:0] redist333_sync_in_aunroll_vunroll_x_in_c1_eni67_333_229_rdcnt_b;
    logic [8:0] redist333_sync_in_aunroll_vunroll_x_in_c1_eni67_333_229_rdcnt_o;
    wire [8:0] redist333_sync_in_aunroll_vunroll_x_in_c1_eni67_333_229_rdcnt_q;
    reg [31:0] redist334_sync_in_aunroll_vunroll_x_in_c1_eni67_334_230_inputreg0_q;
    reg [31:0] redist334_sync_in_aunroll_vunroll_x_in_c1_eni67_334_230_outputreg0_q;
    wire redist334_sync_in_aunroll_vunroll_x_in_c1_eni67_334_230_mem_reset0;
    wire [31:0] redist334_sync_in_aunroll_vunroll_x_in_c1_eni67_334_230_mem_ia;
    wire [7:0] redist334_sync_in_aunroll_vunroll_x_in_c1_eni67_334_230_mem_aa;
    wire [7:0] redist334_sync_in_aunroll_vunroll_x_in_c1_eni67_334_230_mem_ab;
    wire [31:0] redist334_sync_in_aunroll_vunroll_x_in_c1_eni67_334_230_mem_iq;
    wire [31:0] redist334_sync_in_aunroll_vunroll_x_in_c1_eni67_334_230_mem_q;
    wire [7:0] redist334_sync_in_aunroll_vunroll_x_in_c1_eni67_334_230_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist334_sync_in_aunroll_vunroll_x_in_c1_eni67_334_230_wraddr_i = 8'b11111111;
    wire [8:0] redist334_sync_in_aunroll_vunroll_x_in_c1_eni67_334_230_rdcnt_a;
    wire [8:0] redist334_sync_in_aunroll_vunroll_x_in_c1_eni67_334_230_rdcnt_b;
    logic [8:0] redist334_sync_in_aunroll_vunroll_x_in_c1_eni67_334_230_rdcnt_o;
    wire [8:0] redist334_sync_in_aunroll_vunroll_x_in_c1_eni67_334_230_rdcnt_q;
    reg [31:0] redist335_sync_in_aunroll_vunroll_x_in_c1_eni67_335_235_inputreg0_q;
    reg [31:0] redist335_sync_in_aunroll_vunroll_x_in_c1_eni67_335_235_outputreg0_q;
    wire redist335_sync_in_aunroll_vunroll_x_in_c1_eni67_335_235_mem_reset0;
    wire [31:0] redist335_sync_in_aunroll_vunroll_x_in_c1_eni67_335_235_mem_ia;
    wire [7:0] redist335_sync_in_aunroll_vunroll_x_in_c1_eni67_335_235_mem_aa;
    wire [7:0] redist335_sync_in_aunroll_vunroll_x_in_c1_eni67_335_235_mem_ab;
    wire [31:0] redist335_sync_in_aunroll_vunroll_x_in_c1_eni67_335_235_mem_iq;
    wire [31:0] redist335_sync_in_aunroll_vunroll_x_in_c1_eni67_335_235_mem_q;
    wire [7:0] redist335_sync_in_aunroll_vunroll_x_in_c1_eni67_335_235_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist335_sync_in_aunroll_vunroll_x_in_c1_eni67_335_235_wraddr_i = 8'b11111111;
    wire [8:0] redist335_sync_in_aunroll_vunroll_x_in_c1_eni67_335_235_rdcnt_a;
    wire [8:0] redist335_sync_in_aunroll_vunroll_x_in_c1_eni67_335_235_rdcnt_b;
    logic [8:0] redist335_sync_in_aunroll_vunroll_x_in_c1_eni67_335_235_rdcnt_o;
    wire [8:0] redist335_sync_in_aunroll_vunroll_x_in_c1_eni67_335_235_rdcnt_q;
    reg [31:0] redist336_sync_in_aunroll_vunroll_x_in_c1_eni67_336_236_inputreg0_q;
    reg [31:0] redist336_sync_in_aunroll_vunroll_x_in_c1_eni67_336_236_outputreg0_q;
    wire redist336_sync_in_aunroll_vunroll_x_in_c1_eni67_336_236_mem_reset0;
    wire [31:0] redist336_sync_in_aunroll_vunroll_x_in_c1_eni67_336_236_mem_ia;
    wire [7:0] redist336_sync_in_aunroll_vunroll_x_in_c1_eni67_336_236_mem_aa;
    wire [7:0] redist336_sync_in_aunroll_vunroll_x_in_c1_eni67_336_236_mem_ab;
    wire [31:0] redist336_sync_in_aunroll_vunroll_x_in_c1_eni67_336_236_mem_iq;
    wire [31:0] redist336_sync_in_aunroll_vunroll_x_in_c1_eni67_336_236_mem_q;
    wire [7:0] redist336_sync_in_aunroll_vunroll_x_in_c1_eni67_336_236_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist336_sync_in_aunroll_vunroll_x_in_c1_eni67_336_236_wraddr_i = 8'b11111111;
    wire [8:0] redist336_sync_in_aunroll_vunroll_x_in_c1_eni67_336_236_rdcnt_a;
    wire [8:0] redist336_sync_in_aunroll_vunroll_x_in_c1_eni67_336_236_rdcnt_b;
    logic [8:0] redist336_sync_in_aunroll_vunroll_x_in_c1_eni67_336_236_rdcnt_o;
    wire [8:0] redist336_sync_in_aunroll_vunroll_x_in_c1_eni67_336_236_rdcnt_q;
    reg [31:0] redist337_sync_in_aunroll_vunroll_x_in_c1_eni67_337_241_inputreg0_q;
    reg [31:0] redist337_sync_in_aunroll_vunroll_x_in_c1_eni67_337_241_outputreg0_q;
    wire redist337_sync_in_aunroll_vunroll_x_in_c1_eni67_337_241_mem_reset0;
    wire [31:0] redist337_sync_in_aunroll_vunroll_x_in_c1_eni67_337_241_mem_ia;
    wire [7:0] redist337_sync_in_aunroll_vunroll_x_in_c1_eni67_337_241_mem_aa;
    wire [7:0] redist337_sync_in_aunroll_vunroll_x_in_c1_eni67_337_241_mem_ab;
    wire [31:0] redist337_sync_in_aunroll_vunroll_x_in_c1_eni67_337_241_mem_iq;
    wire [31:0] redist337_sync_in_aunroll_vunroll_x_in_c1_eni67_337_241_mem_q;
    wire [7:0] redist337_sync_in_aunroll_vunroll_x_in_c1_eni67_337_241_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist337_sync_in_aunroll_vunroll_x_in_c1_eni67_337_241_wraddr_i = 8'b11111111;
    wire [8:0] redist337_sync_in_aunroll_vunroll_x_in_c1_eni67_337_241_rdcnt_a;
    wire [8:0] redist337_sync_in_aunroll_vunroll_x_in_c1_eni67_337_241_rdcnt_b;
    logic [8:0] redist337_sync_in_aunroll_vunroll_x_in_c1_eni67_337_241_rdcnt_o;
    wire [8:0] redist337_sync_in_aunroll_vunroll_x_in_c1_eni67_337_241_rdcnt_q;
    reg [31:0] redist338_sync_in_aunroll_vunroll_x_in_c1_eni67_338_242_inputreg0_q;
    reg [31:0] redist338_sync_in_aunroll_vunroll_x_in_c1_eni67_338_242_outputreg0_q;
    wire redist338_sync_in_aunroll_vunroll_x_in_c1_eni67_338_242_mem_reset0;
    wire [31:0] redist338_sync_in_aunroll_vunroll_x_in_c1_eni67_338_242_mem_ia;
    wire [7:0] redist338_sync_in_aunroll_vunroll_x_in_c1_eni67_338_242_mem_aa;
    wire [7:0] redist338_sync_in_aunroll_vunroll_x_in_c1_eni67_338_242_mem_ab;
    wire [31:0] redist338_sync_in_aunroll_vunroll_x_in_c1_eni67_338_242_mem_iq;
    wire [31:0] redist338_sync_in_aunroll_vunroll_x_in_c1_eni67_338_242_mem_q;
    wire [7:0] redist338_sync_in_aunroll_vunroll_x_in_c1_eni67_338_242_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist338_sync_in_aunroll_vunroll_x_in_c1_eni67_338_242_wraddr_i = 8'b11111111;
    wire [8:0] redist338_sync_in_aunroll_vunroll_x_in_c1_eni67_338_242_rdcnt_a;
    wire [8:0] redist338_sync_in_aunroll_vunroll_x_in_c1_eni67_338_242_rdcnt_b;
    logic [8:0] redist338_sync_in_aunroll_vunroll_x_in_c1_eni67_338_242_rdcnt_o;
    wire [8:0] redist338_sync_in_aunroll_vunroll_x_in_c1_eni67_338_242_rdcnt_q;
    reg [31:0] redist339_sync_in_aunroll_vunroll_x_in_c1_eni67_339_247_inputreg0_q;
    reg [31:0] redist339_sync_in_aunroll_vunroll_x_in_c1_eni67_339_247_outputreg0_q;
    wire redist339_sync_in_aunroll_vunroll_x_in_c1_eni67_339_247_mem_reset0;
    wire [31:0] redist339_sync_in_aunroll_vunroll_x_in_c1_eni67_339_247_mem_ia;
    wire [7:0] redist339_sync_in_aunroll_vunroll_x_in_c1_eni67_339_247_mem_aa;
    wire [7:0] redist339_sync_in_aunroll_vunroll_x_in_c1_eni67_339_247_mem_ab;
    wire [31:0] redist339_sync_in_aunroll_vunroll_x_in_c1_eni67_339_247_mem_iq;
    wire [31:0] redist339_sync_in_aunroll_vunroll_x_in_c1_eni67_339_247_mem_q;
    wire [7:0] redist339_sync_in_aunroll_vunroll_x_in_c1_eni67_339_247_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist339_sync_in_aunroll_vunroll_x_in_c1_eni67_339_247_wraddr_i = 8'b11111111;
    wire [8:0] redist339_sync_in_aunroll_vunroll_x_in_c1_eni67_339_247_rdcnt_a;
    wire [8:0] redist339_sync_in_aunroll_vunroll_x_in_c1_eni67_339_247_rdcnt_b;
    logic [8:0] redist339_sync_in_aunroll_vunroll_x_in_c1_eni67_339_247_rdcnt_o;
    wire [8:0] redist339_sync_in_aunroll_vunroll_x_in_c1_eni67_339_247_rdcnt_q;
    reg [31:0] redist340_sync_in_aunroll_vunroll_x_in_c1_eni67_340_248_inputreg0_q;
    reg [31:0] redist340_sync_in_aunroll_vunroll_x_in_c1_eni67_340_248_outputreg0_q;
    wire redist340_sync_in_aunroll_vunroll_x_in_c1_eni67_340_248_mem_reset0;
    wire [31:0] redist340_sync_in_aunroll_vunroll_x_in_c1_eni67_340_248_mem_ia;
    wire [7:0] redist340_sync_in_aunroll_vunroll_x_in_c1_eni67_340_248_mem_aa;
    wire [7:0] redist340_sync_in_aunroll_vunroll_x_in_c1_eni67_340_248_mem_ab;
    wire [31:0] redist340_sync_in_aunroll_vunroll_x_in_c1_eni67_340_248_mem_iq;
    wire [31:0] redist340_sync_in_aunroll_vunroll_x_in_c1_eni67_340_248_mem_q;
    wire [7:0] redist340_sync_in_aunroll_vunroll_x_in_c1_eni67_340_248_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist340_sync_in_aunroll_vunroll_x_in_c1_eni67_340_248_wraddr_i = 8'b11111111;
    wire [8:0] redist340_sync_in_aunroll_vunroll_x_in_c1_eni67_340_248_rdcnt_a;
    wire [8:0] redist340_sync_in_aunroll_vunroll_x_in_c1_eni67_340_248_rdcnt_b;
    logic [8:0] redist340_sync_in_aunroll_vunroll_x_in_c1_eni67_340_248_rdcnt_o;
    wire [8:0] redist340_sync_in_aunroll_vunroll_x_in_c1_eni67_340_248_rdcnt_q;
    reg [31:0] redist341_sync_in_aunroll_vunroll_x_in_c1_eni67_341_253_inputreg0_q;
    reg [31:0] redist341_sync_in_aunroll_vunroll_x_in_c1_eni67_341_253_outputreg0_q;
    wire redist341_sync_in_aunroll_vunroll_x_in_c1_eni67_341_253_mem_reset0;
    wire [31:0] redist341_sync_in_aunroll_vunroll_x_in_c1_eni67_341_253_mem_ia;
    wire [7:0] redist341_sync_in_aunroll_vunroll_x_in_c1_eni67_341_253_mem_aa;
    wire [7:0] redist341_sync_in_aunroll_vunroll_x_in_c1_eni67_341_253_mem_ab;
    wire [31:0] redist341_sync_in_aunroll_vunroll_x_in_c1_eni67_341_253_mem_iq;
    wire [31:0] redist341_sync_in_aunroll_vunroll_x_in_c1_eni67_341_253_mem_q;
    wire [7:0] redist341_sync_in_aunroll_vunroll_x_in_c1_eni67_341_253_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist341_sync_in_aunroll_vunroll_x_in_c1_eni67_341_253_wraddr_i = 8'b11111111;
    wire [8:0] redist341_sync_in_aunroll_vunroll_x_in_c1_eni67_341_253_rdcnt_a;
    wire [8:0] redist341_sync_in_aunroll_vunroll_x_in_c1_eni67_341_253_rdcnt_b;
    logic [8:0] redist341_sync_in_aunroll_vunroll_x_in_c1_eni67_341_253_rdcnt_o;
    wire [8:0] redist341_sync_in_aunroll_vunroll_x_in_c1_eni67_341_253_rdcnt_q;
    reg [31:0] redist342_sync_in_aunroll_vunroll_x_in_c1_eni67_342_254_inputreg0_q;
    reg [31:0] redist342_sync_in_aunroll_vunroll_x_in_c1_eni67_342_254_outputreg0_q;
    wire redist342_sync_in_aunroll_vunroll_x_in_c1_eni67_342_254_mem_reset0;
    wire [31:0] redist342_sync_in_aunroll_vunroll_x_in_c1_eni67_342_254_mem_ia;
    wire [7:0] redist342_sync_in_aunroll_vunroll_x_in_c1_eni67_342_254_mem_aa;
    wire [7:0] redist342_sync_in_aunroll_vunroll_x_in_c1_eni67_342_254_mem_ab;
    wire [31:0] redist342_sync_in_aunroll_vunroll_x_in_c1_eni67_342_254_mem_iq;
    wire [31:0] redist342_sync_in_aunroll_vunroll_x_in_c1_eni67_342_254_mem_q;
    wire [7:0] redist342_sync_in_aunroll_vunroll_x_in_c1_eni67_342_254_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist342_sync_in_aunroll_vunroll_x_in_c1_eni67_342_254_wraddr_i = 8'b11111111;
    wire [8:0] redist342_sync_in_aunroll_vunroll_x_in_c1_eni67_342_254_rdcnt_a;
    wire [8:0] redist342_sync_in_aunroll_vunroll_x_in_c1_eni67_342_254_rdcnt_b;
    logic [8:0] redist342_sync_in_aunroll_vunroll_x_in_c1_eni67_342_254_rdcnt_o;
    wire [8:0] redist342_sync_in_aunroll_vunroll_x_in_c1_eni67_342_254_rdcnt_q;
    reg [31:0] redist343_sync_in_aunroll_vunroll_x_in_c1_eni67_343_259_inputreg0_q;
    reg [31:0] redist343_sync_in_aunroll_vunroll_x_in_c1_eni67_343_259_outputreg0_q;
    wire redist343_sync_in_aunroll_vunroll_x_in_c1_eni67_343_259_mem_reset0;
    wire [31:0] redist343_sync_in_aunroll_vunroll_x_in_c1_eni67_343_259_mem_ia;
    wire [7:0] redist343_sync_in_aunroll_vunroll_x_in_c1_eni67_343_259_mem_aa;
    wire [7:0] redist343_sync_in_aunroll_vunroll_x_in_c1_eni67_343_259_mem_ab;
    wire [31:0] redist343_sync_in_aunroll_vunroll_x_in_c1_eni67_343_259_mem_iq;
    wire [31:0] redist343_sync_in_aunroll_vunroll_x_in_c1_eni67_343_259_mem_q;
    wire [7:0] redist343_sync_in_aunroll_vunroll_x_in_c1_eni67_343_259_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [7:0] redist343_sync_in_aunroll_vunroll_x_in_c1_eni67_343_259_wraddr_i = 8'b11111111;
    wire [8:0] redist343_sync_in_aunroll_vunroll_x_in_c1_eni67_343_259_rdcnt_a;
    wire [8:0] redist343_sync_in_aunroll_vunroll_x_in_c1_eni67_343_259_rdcnt_b;
    logic [8:0] redist343_sync_in_aunroll_vunroll_x_in_c1_eni67_343_259_rdcnt_o;
    wire [8:0] redist343_sync_in_aunroll_vunroll_x_in_c1_eni67_343_259_rdcnt_q;
    reg [31:0] redist344_sync_in_aunroll_vunroll_x_in_c1_eni67_344_260_inputreg0_q;
    reg [31:0] redist344_sync_in_aunroll_vunroll_x_in_c1_eni67_344_260_outputreg0_q;
    wire redist344_sync_in_aunroll_vunroll_x_in_c1_eni67_344_260_mem_reset0;
    wire [31:0] redist344_sync_in_aunroll_vunroll_x_in_c1_eni67_344_260_mem_ia;
    wire [8:0] redist344_sync_in_aunroll_vunroll_x_in_c1_eni67_344_260_mem_aa;
    wire [8:0] redist344_sync_in_aunroll_vunroll_x_in_c1_eni67_344_260_mem_ab;
    wire [31:0] redist344_sync_in_aunroll_vunroll_x_in_c1_eni67_344_260_mem_iq;
    wire [31:0] redist344_sync_in_aunroll_vunroll_x_in_c1_eni67_344_260_mem_q;
    wire [8:0] redist344_sync_in_aunroll_vunroll_x_in_c1_eni67_344_260_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist344_sync_in_aunroll_vunroll_x_in_c1_eni67_344_260_wraddr_i = 9'b111111111;
    wire [9:0] redist344_sync_in_aunroll_vunroll_x_in_c1_eni67_344_260_rdcnt_a;
    wire [9:0] redist344_sync_in_aunroll_vunroll_x_in_c1_eni67_344_260_rdcnt_b;
    logic [9:0] redist344_sync_in_aunroll_vunroll_x_in_c1_eni67_344_260_rdcnt_o;
    wire [9:0] redist344_sync_in_aunroll_vunroll_x_in_c1_eni67_344_260_rdcnt_q;
    reg [31:0] redist345_sync_in_aunroll_vunroll_x_in_c1_eni67_345_265_inputreg0_q;
    reg [31:0] redist345_sync_in_aunroll_vunroll_x_in_c1_eni67_345_265_outputreg0_q;
    wire redist345_sync_in_aunroll_vunroll_x_in_c1_eni67_345_265_mem_reset0;
    wire [31:0] redist345_sync_in_aunroll_vunroll_x_in_c1_eni67_345_265_mem_ia;
    wire [8:0] redist345_sync_in_aunroll_vunroll_x_in_c1_eni67_345_265_mem_aa;
    wire [8:0] redist345_sync_in_aunroll_vunroll_x_in_c1_eni67_345_265_mem_ab;
    wire [31:0] redist345_sync_in_aunroll_vunroll_x_in_c1_eni67_345_265_mem_iq;
    wire [31:0] redist345_sync_in_aunroll_vunroll_x_in_c1_eni67_345_265_mem_q;
    wire [8:0] redist345_sync_in_aunroll_vunroll_x_in_c1_eni67_345_265_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist345_sync_in_aunroll_vunroll_x_in_c1_eni67_345_265_wraddr_i = 9'b111111111;
    wire [9:0] redist345_sync_in_aunroll_vunroll_x_in_c1_eni67_345_265_rdcnt_a;
    wire [9:0] redist345_sync_in_aunroll_vunroll_x_in_c1_eni67_345_265_rdcnt_b;
    logic [9:0] redist345_sync_in_aunroll_vunroll_x_in_c1_eni67_345_265_rdcnt_o;
    wire [9:0] redist345_sync_in_aunroll_vunroll_x_in_c1_eni67_345_265_rdcnt_q;
    reg [31:0] redist346_sync_in_aunroll_vunroll_x_in_c1_eni67_346_266_inputreg0_q;
    reg [31:0] redist346_sync_in_aunroll_vunroll_x_in_c1_eni67_346_266_outputreg0_q;
    wire redist346_sync_in_aunroll_vunroll_x_in_c1_eni67_346_266_mem_reset0;
    wire [31:0] redist346_sync_in_aunroll_vunroll_x_in_c1_eni67_346_266_mem_ia;
    wire [8:0] redist346_sync_in_aunroll_vunroll_x_in_c1_eni67_346_266_mem_aa;
    wire [8:0] redist346_sync_in_aunroll_vunroll_x_in_c1_eni67_346_266_mem_ab;
    wire [31:0] redist346_sync_in_aunroll_vunroll_x_in_c1_eni67_346_266_mem_iq;
    wire [31:0] redist346_sync_in_aunroll_vunroll_x_in_c1_eni67_346_266_mem_q;
    wire [8:0] redist346_sync_in_aunroll_vunroll_x_in_c1_eni67_346_266_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist346_sync_in_aunroll_vunroll_x_in_c1_eni67_346_266_wraddr_i = 9'b111111111;
    wire [9:0] redist346_sync_in_aunroll_vunroll_x_in_c1_eni67_346_266_rdcnt_a;
    wire [9:0] redist346_sync_in_aunroll_vunroll_x_in_c1_eni67_346_266_rdcnt_b;
    logic [9:0] redist346_sync_in_aunroll_vunroll_x_in_c1_eni67_346_266_rdcnt_o;
    wire [9:0] redist346_sync_in_aunroll_vunroll_x_in_c1_eni67_346_266_rdcnt_q;
    reg [31:0] redist347_sync_in_aunroll_vunroll_x_in_c1_eni67_347_271_inputreg0_q;
    reg [31:0] redist347_sync_in_aunroll_vunroll_x_in_c1_eni67_347_271_outputreg0_q;
    wire redist347_sync_in_aunroll_vunroll_x_in_c1_eni67_347_271_mem_reset0;
    wire [31:0] redist347_sync_in_aunroll_vunroll_x_in_c1_eni67_347_271_mem_ia;
    wire [8:0] redist347_sync_in_aunroll_vunroll_x_in_c1_eni67_347_271_mem_aa;
    wire [8:0] redist347_sync_in_aunroll_vunroll_x_in_c1_eni67_347_271_mem_ab;
    wire [31:0] redist347_sync_in_aunroll_vunroll_x_in_c1_eni67_347_271_mem_iq;
    wire [31:0] redist347_sync_in_aunroll_vunroll_x_in_c1_eni67_347_271_mem_q;
    wire [8:0] redist347_sync_in_aunroll_vunroll_x_in_c1_eni67_347_271_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist347_sync_in_aunroll_vunroll_x_in_c1_eni67_347_271_wraddr_i = 9'b111111111;
    wire [9:0] redist347_sync_in_aunroll_vunroll_x_in_c1_eni67_347_271_rdcnt_a;
    wire [9:0] redist347_sync_in_aunroll_vunroll_x_in_c1_eni67_347_271_rdcnt_b;
    logic [9:0] redist347_sync_in_aunroll_vunroll_x_in_c1_eni67_347_271_rdcnt_o;
    wire [9:0] redist347_sync_in_aunroll_vunroll_x_in_c1_eni67_347_271_rdcnt_q;
    reg [31:0] redist348_sync_in_aunroll_vunroll_x_in_c1_eni67_348_272_inputreg0_q;
    reg [31:0] redist348_sync_in_aunroll_vunroll_x_in_c1_eni67_348_272_outputreg0_q;
    wire redist348_sync_in_aunroll_vunroll_x_in_c1_eni67_348_272_mem_reset0;
    wire [31:0] redist348_sync_in_aunroll_vunroll_x_in_c1_eni67_348_272_mem_ia;
    wire [8:0] redist348_sync_in_aunroll_vunroll_x_in_c1_eni67_348_272_mem_aa;
    wire [8:0] redist348_sync_in_aunroll_vunroll_x_in_c1_eni67_348_272_mem_ab;
    wire [31:0] redist348_sync_in_aunroll_vunroll_x_in_c1_eni67_348_272_mem_iq;
    wire [31:0] redist348_sync_in_aunroll_vunroll_x_in_c1_eni67_348_272_mem_q;
    wire [8:0] redist348_sync_in_aunroll_vunroll_x_in_c1_eni67_348_272_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist348_sync_in_aunroll_vunroll_x_in_c1_eni67_348_272_wraddr_i = 9'b111111111;
    wire [9:0] redist348_sync_in_aunroll_vunroll_x_in_c1_eni67_348_272_rdcnt_a;
    wire [9:0] redist348_sync_in_aunroll_vunroll_x_in_c1_eni67_348_272_rdcnt_b;
    logic [9:0] redist348_sync_in_aunroll_vunroll_x_in_c1_eni67_348_272_rdcnt_o;
    wire [9:0] redist348_sync_in_aunroll_vunroll_x_in_c1_eni67_348_272_rdcnt_q;
    reg [31:0] redist349_sync_in_aunroll_vunroll_x_in_c1_eni67_349_277_inputreg0_q;
    reg [31:0] redist349_sync_in_aunroll_vunroll_x_in_c1_eni67_349_277_outputreg0_q;
    wire redist349_sync_in_aunroll_vunroll_x_in_c1_eni67_349_277_mem_reset0;
    wire [31:0] redist349_sync_in_aunroll_vunroll_x_in_c1_eni67_349_277_mem_ia;
    wire [8:0] redist349_sync_in_aunroll_vunroll_x_in_c1_eni67_349_277_mem_aa;
    wire [8:0] redist349_sync_in_aunroll_vunroll_x_in_c1_eni67_349_277_mem_ab;
    wire [31:0] redist349_sync_in_aunroll_vunroll_x_in_c1_eni67_349_277_mem_iq;
    wire [31:0] redist349_sync_in_aunroll_vunroll_x_in_c1_eni67_349_277_mem_q;
    wire [8:0] redist349_sync_in_aunroll_vunroll_x_in_c1_eni67_349_277_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist349_sync_in_aunroll_vunroll_x_in_c1_eni67_349_277_wraddr_i = 9'b111111111;
    wire [9:0] redist349_sync_in_aunroll_vunroll_x_in_c1_eni67_349_277_rdcnt_a;
    wire [9:0] redist349_sync_in_aunroll_vunroll_x_in_c1_eni67_349_277_rdcnt_b;
    logic [9:0] redist349_sync_in_aunroll_vunroll_x_in_c1_eni67_349_277_rdcnt_o;
    wire [9:0] redist349_sync_in_aunroll_vunroll_x_in_c1_eni67_349_277_rdcnt_q;
    reg [31:0] redist350_sync_in_aunroll_vunroll_x_in_c1_eni67_350_278_inputreg0_q;
    reg [31:0] redist350_sync_in_aunroll_vunroll_x_in_c1_eni67_350_278_outputreg0_q;
    wire redist350_sync_in_aunroll_vunroll_x_in_c1_eni67_350_278_mem_reset0;
    wire [31:0] redist350_sync_in_aunroll_vunroll_x_in_c1_eni67_350_278_mem_ia;
    wire [8:0] redist350_sync_in_aunroll_vunroll_x_in_c1_eni67_350_278_mem_aa;
    wire [8:0] redist350_sync_in_aunroll_vunroll_x_in_c1_eni67_350_278_mem_ab;
    wire [31:0] redist350_sync_in_aunroll_vunroll_x_in_c1_eni67_350_278_mem_iq;
    wire [31:0] redist350_sync_in_aunroll_vunroll_x_in_c1_eni67_350_278_mem_q;
    wire [8:0] redist350_sync_in_aunroll_vunroll_x_in_c1_eni67_350_278_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist350_sync_in_aunroll_vunroll_x_in_c1_eni67_350_278_wraddr_i = 9'b111111111;
    wire [9:0] redist350_sync_in_aunroll_vunroll_x_in_c1_eni67_350_278_rdcnt_a;
    wire [9:0] redist350_sync_in_aunroll_vunroll_x_in_c1_eni67_350_278_rdcnt_b;
    logic [9:0] redist350_sync_in_aunroll_vunroll_x_in_c1_eni67_350_278_rdcnt_o;
    wire [9:0] redist350_sync_in_aunroll_vunroll_x_in_c1_eni67_350_278_rdcnt_q;
    reg [31:0] redist351_sync_in_aunroll_vunroll_x_in_c1_eni67_351_283_inputreg0_q;
    reg [31:0] redist351_sync_in_aunroll_vunroll_x_in_c1_eni67_351_283_outputreg0_q;
    wire redist351_sync_in_aunroll_vunroll_x_in_c1_eni67_351_283_mem_reset0;
    wire [31:0] redist351_sync_in_aunroll_vunroll_x_in_c1_eni67_351_283_mem_ia;
    wire [8:0] redist351_sync_in_aunroll_vunroll_x_in_c1_eni67_351_283_mem_aa;
    wire [8:0] redist351_sync_in_aunroll_vunroll_x_in_c1_eni67_351_283_mem_ab;
    wire [31:0] redist351_sync_in_aunroll_vunroll_x_in_c1_eni67_351_283_mem_iq;
    wire [31:0] redist351_sync_in_aunroll_vunroll_x_in_c1_eni67_351_283_mem_q;
    wire [8:0] redist351_sync_in_aunroll_vunroll_x_in_c1_eni67_351_283_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist351_sync_in_aunroll_vunroll_x_in_c1_eni67_351_283_wraddr_i = 9'b111111111;
    wire [9:0] redist351_sync_in_aunroll_vunroll_x_in_c1_eni67_351_283_rdcnt_a;
    wire [9:0] redist351_sync_in_aunroll_vunroll_x_in_c1_eni67_351_283_rdcnt_b;
    logic [9:0] redist351_sync_in_aunroll_vunroll_x_in_c1_eni67_351_283_rdcnt_o;
    wire [9:0] redist351_sync_in_aunroll_vunroll_x_in_c1_eni67_351_283_rdcnt_q;
    reg [31:0] redist352_sync_in_aunroll_vunroll_x_in_c1_eni67_352_284_inputreg0_q;
    reg [31:0] redist352_sync_in_aunroll_vunroll_x_in_c1_eni67_352_284_outputreg0_q;
    wire redist352_sync_in_aunroll_vunroll_x_in_c1_eni67_352_284_mem_reset0;
    wire [31:0] redist352_sync_in_aunroll_vunroll_x_in_c1_eni67_352_284_mem_ia;
    wire [8:0] redist352_sync_in_aunroll_vunroll_x_in_c1_eni67_352_284_mem_aa;
    wire [8:0] redist352_sync_in_aunroll_vunroll_x_in_c1_eni67_352_284_mem_ab;
    wire [31:0] redist352_sync_in_aunroll_vunroll_x_in_c1_eni67_352_284_mem_iq;
    wire [31:0] redist352_sync_in_aunroll_vunroll_x_in_c1_eni67_352_284_mem_q;
    wire [8:0] redist352_sync_in_aunroll_vunroll_x_in_c1_eni67_352_284_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist352_sync_in_aunroll_vunroll_x_in_c1_eni67_352_284_wraddr_i = 9'b111111111;
    wire [9:0] redist352_sync_in_aunroll_vunroll_x_in_c1_eni67_352_284_rdcnt_a;
    wire [9:0] redist352_sync_in_aunroll_vunroll_x_in_c1_eni67_352_284_rdcnt_b;
    logic [9:0] redist352_sync_in_aunroll_vunroll_x_in_c1_eni67_352_284_rdcnt_o;
    wire [9:0] redist352_sync_in_aunroll_vunroll_x_in_c1_eni67_352_284_rdcnt_q;
    reg [31:0] redist353_sync_in_aunroll_vunroll_x_in_c1_eni67_353_289_inputreg0_q;
    reg [31:0] redist353_sync_in_aunroll_vunroll_x_in_c1_eni67_353_289_outputreg0_q;
    wire redist353_sync_in_aunroll_vunroll_x_in_c1_eni67_353_289_mem_reset0;
    wire [31:0] redist353_sync_in_aunroll_vunroll_x_in_c1_eni67_353_289_mem_ia;
    wire [8:0] redist353_sync_in_aunroll_vunroll_x_in_c1_eni67_353_289_mem_aa;
    wire [8:0] redist353_sync_in_aunroll_vunroll_x_in_c1_eni67_353_289_mem_ab;
    wire [31:0] redist353_sync_in_aunroll_vunroll_x_in_c1_eni67_353_289_mem_iq;
    wire [31:0] redist353_sync_in_aunroll_vunroll_x_in_c1_eni67_353_289_mem_q;
    wire [8:0] redist353_sync_in_aunroll_vunroll_x_in_c1_eni67_353_289_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist353_sync_in_aunroll_vunroll_x_in_c1_eni67_353_289_wraddr_i = 9'b111111111;
    wire [9:0] redist353_sync_in_aunroll_vunroll_x_in_c1_eni67_353_289_rdcnt_a;
    wire [9:0] redist353_sync_in_aunroll_vunroll_x_in_c1_eni67_353_289_rdcnt_b;
    logic [9:0] redist353_sync_in_aunroll_vunroll_x_in_c1_eni67_353_289_rdcnt_o;
    wire [9:0] redist353_sync_in_aunroll_vunroll_x_in_c1_eni67_353_289_rdcnt_q;
    reg [31:0] redist354_sync_in_aunroll_vunroll_x_in_c1_eni67_354_290_inputreg0_q;
    reg [31:0] redist354_sync_in_aunroll_vunroll_x_in_c1_eni67_354_290_outputreg0_q;
    wire redist354_sync_in_aunroll_vunroll_x_in_c1_eni67_354_290_mem_reset0;
    wire [31:0] redist354_sync_in_aunroll_vunroll_x_in_c1_eni67_354_290_mem_ia;
    wire [8:0] redist354_sync_in_aunroll_vunroll_x_in_c1_eni67_354_290_mem_aa;
    wire [8:0] redist354_sync_in_aunroll_vunroll_x_in_c1_eni67_354_290_mem_ab;
    wire [31:0] redist354_sync_in_aunroll_vunroll_x_in_c1_eni67_354_290_mem_iq;
    wire [31:0] redist354_sync_in_aunroll_vunroll_x_in_c1_eni67_354_290_mem_q;
    wire [8:0] redist354_sync_in_aunroll_vunroll_x_in_c1_eni67_354_290_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist354_sync_in_aunroll_vunroll_x_in_c1_eni67_354_290_wraddr_i = 9'b111111111;
    wire [9:0] redist354_sync_in_aunroll_vunroll_x_in_c1_eni67_354_290_rdcnt_a;
    wire [9:0] redist354_sync_in_aunroll_vunroll_x_in_c1_eni67_354_290_rdcnt_b;
    logic [9:0] redist354_sync_in_aunroll_vunroll_x_in_c1_eni67_354_290_rdcnt_o;
    wire [9:0] redist354_sync_in_aunroll_vunroll_x_in_c1_eni67_354_290_rdcnt_q;
    reg [31:0] redist355_sync_in_aunroll_vunroll_x_in_c1_eni67_355_295_inputreg0_q;
    reg [31:0] redist355_sync_in_aunroll_vunroll_x_in_c1_eni67_355_295_outputreg0_q;
    wire redist355_sync_in_aunroll_vunroll_x_in_c1_eni67_355_295_mem_reset0;
    wire [31:0] redist355_sync_in_aunroll_vunroll_x_in_c1_eni67_355_295_mem_ia;
    wire [8:0] redist355_sync_in_aunroll_vunroll_x_in_c1_eni67_355_295_mem_aa;
    wire [8:0] redist355_sync_in_aunroll_vunroll_x_in_c1_eni67_355_295_mem_ab;
    wire [31:0] redist355_sync_in_aunroll_vunroll_x_in_c1_eni67_355_295_mem_iq;
    wire [31:0] redist355_sync_in_aunroll_vunroll_x_in_c1_eni67_355_295_mem_q;
    wire [8:0] redist355_sync_in_aunroll_vunroll_x_in_c1_eni67_355_295_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist355_sync_in_aunroll_vunroll_x_in_c1_eni67_355_295_wraddr_i = 9'b111111111;
    wire [9:0] redist355_sync_in_aunroll_vunroll_x_in_c1_eni67_355_295_rdcnt_a;
    wire [9:0] redist355_sync_in_aunroll_vunroll_x_in_c1_eni67_355_295_rdcnt_b;
    logic [9:0] redist355_sync_in_aunroll_vunroll_x_in_c1_eni67_355_295_rdcnt_o;
    wire [9:0] redist355_sync_in_aunroll_vunroll_x_in_c1_eni67_355_295_rdcnt_q;
    reg [31:0] redist356_sync_in_aunroll_vunroll_x_in_c1_eni67_356_296_inputreg0_q;
    reg [31:0] redist356_sync_in_aunroll_vunroll_x_in_c1_eni67_356_296_outputreg0_q;
    wire redist356_sync_in_aunroll_vunroll_x_in_c1_eni67_356_296_mem_reset0;
    wire [31:0] redist356_sync_in_aunroll_vunroll_x_in_c1_eni67_356_296_mem_ia;
    wire [8:0] redist356_sync_in_aunroll_vunroll_x_in_c1_eni67_356_296_mem_aa;
    wire [8:0] redist356_sync_in_aunroll_vunroll_x_in_c1_eni67_356_296_mem_ab;
    wire [31:0] redist356_sync_in_aunroll_vunroll_x_in_c1_eni67_356_296_mem_iq;
    wire [31:0] redist356_sync_in_aunroll_vunroll_x_in_c1_eni67_356_296_mem_q;
    wire [8:0] redist356_sync_in_aunroll_vunroll_x_in_c1_eni67_356_296_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist356_sync_in_aunroll_vunroll_x_in_c1_eni67_356_296_wraddr_i = 9'b111111111;
    wire [9:0] redist356_sync_in_aunroll_vunroll_x_in_c1_eni67_356_296_rdcnt_a;
    wire [9:0] redist356_sync_in_aunroll_vunroll_x_in_c1_eni67_356_296_rdcnt_b;
    logic [9:0] redist356_sync_in_aunroll_vunroll_x_in_c1_eni67_356_296_rdcnt_o;
    wire [9:0] redist356_sync_in_aunroll_vunroll_x_in_c1_eni67_356_296_rdcnt_q;
    reg [31:0] redist357_sync_in_aunroll_vunroll_x_in_c1_eni67_357_301_inputreg0_q;
    reg [31:0] redist357_sync_in_aunroll_vunroll_x_in_c1_eni67_357_301_outputreg0_q;
    wire redist357_sync_in_aunroll_vunroll_x_in_c1_eni67_357_301_mem_reset0;
    wire [31:0] redist357_sync_in_aunroll_vunroll_x_in_c1_eni67_357_301_mem_ia;
    wire [8:0] redist357_sync_in_aunroll_vunroll_x_in_c1_eni67_357_301_mem_aa;
    wire [8:0] redist357_sync_in_aunroll_vunroll_x_in_c1_eni67_357_301_mem_ab;
    wire [31:0] redist357_sync_in_aunroll_vunroll_x_in_c1_eni67_357_301_mem_iq;
    wire [31:0] redist357_sync_in_aunroll_vunroll_x_in_c1_eni67_357_301_mem_q;
    wire [8:0] redist357_sync_in_aunroll_vunroll_x_in_c1_eni67_357_301_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist357_sync_in_aunroll_vunroll_x_in_c1_eni67_357_301_wraddr_i = 9'b111111111;
    wire [9:0] redist357_sync_in_aunroll_vunroll_x_in_c1_eni67_357_301_rdcnt_a;
    wire [9:0] redist357_sync_in_aunroll_vunroll_x_in_c1_eni67_357_301_rdcnt_b;
    logic [9:0] redist357_sync_in_aunroll_vunroll_x_in_c1_eni67_357_301_rdcnt_o;
    wire [9:0] redist357_sync_in_aunroll_vunroll_x_in_c1_eni67_357_301_rdcnt_q;
    reg [31:0] redist358_sync_in_aunroll_vunroll_x_in_c1_eni67_358_302_inputreg0_q;
    reg [31:0] redist358_sync_in_aunroll_vunroll_x_in_c1_eni67_358_302_outputreg0_q;
    wire redist358_sync_in_aunroll_vunroll_x_in_c1_eni67_358_302_mem_reset0;
    wire [31:0] redist358_sync_in_aunroll_vunroll_x_in_c1_eni67_358_302_mem_ia;
    wire [8:0] redist358_sync_in_aunroll_vunroll_x_in_c1_eni67_358_302_mem_aa;
    wire [8:0] redist358_sync_in_aunroll_vunroll_x_in_c1_eni67_358_302_mem_ab;
    wire [31:0] redist358_sync_in_aunroll_vunroll_x_in_c1_eni67_358_302_mem_iq;
    wire [31:0] redist358_sync_in_aunroll_vunroll_x_in_c1_eni67_358_302_mem_q;
    wire [8:0] redist358_sync_in_aunroll_vunroll_x_in_c1_eni67_358_302_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist358_sync_in_aunroll_vunroll_x_in_c1_eni67_358_302_wraddr_i = 9'b111111111;
    wire [9:0] redist358_sync_in_aunroll_vunroll_x_in_c1_eni67_358_302_rdcnt_a;
    wire [9:0] redist358_sync_in_aunroll_vunroll_x_in_c1_eni67_358_302_rdcnt_b;
    logic [9:0] redist358_sync_in_aunroll_vunroll_x_in_c1_eni67_358_302_rdcnt_o;
    wire [9:0] redist358_sync_in_aunroll_vunroll_x_in_c1_eni67_358_302_rdcnt_q;
    reg [31:0] redist359_sync_in_aunroll_vunroll_x_in_c1_eni67_359_307_inputreg0_q;
    reg [31:0] redist359_sync_in_aunroll_vunroll_x_in_c1_eni67_359_307_outputreg0_q;
    wire redist359_sync_in_aunroll_vunroll_x_in_c1_eni67_359_307_mem_reset0;
    wire [31:0] redist359_sync_in_aunroll_vunroll_x_in_c1_eni67_359_307_mem_ia;
    wire [8:0] redist359_sync_in_aunroll_vunroll_x_in_c1_eni67_359_307_mem_aa;
    wire [8:0] redist359_sync_in_aunroll_vunroll_x_in_c1_eni67_359_307_mem_ab;
    wire [31:0] redist359_sync_in_aunroll_vunroll_x_in_c1_eni67_359_307_mem_iq;
    wire [31:0] redist359_sync_in_aunroll_vunroll_x_in_c1_eni67_359_307_mem_q;
    wire [8:0] redist359_sync_in_aunroll_vunroll_x_in_c1_eni67_359_307_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist359_sync_in_aunroll_vunroll_x_in_c1_eni67_359_307_wraddr_i = 9'b111111111;
    wire [9:0] redist359_sync_in_aunroll_vunroll_x_in_c1_eni67_359_307_rdcnt_a;
    wire [9:0] redist359_sync_in_aunroll_vunroll_x_in_c1_eni67_359_307_rdcnt_b;
    logic [9:0] redist359_sync_in_aunroll_vunroll_x_in_c1_eni67_359_307_rdcnt_o;
    wire [9:0] redist359_sync_in_aunroll_vunroll_x_in_c1_eni67_359_307_rdcnt_q;
    reg [31:0] redist360_sync_in_aunroll_vunroll_x_in_c1_eni67_360_308_inputreg0_q;
    reg [31:0] redist360_sync_in_aunroll_vunroll_x_in_c1_eni67_360_308_outputreg0_q;
    wire redist360_sync_in_aunroll_vunroll_x_in_c1_eni67_360_308_mem_reset0;
    wire [31:0] redist360_sync_in_aunroll_vunroll_x_in_c1_eni67_360_308_mem_ia;
    wire [8:0] redist360_sync_in_aunroll_vunroll_x_in_c1_eni67_360_308_mem_aa;
    wire [8:0] redist360_sync_in_aunroll_vunroll_x_in_c1_eni67_360_308_mem_ab;
    wire [31:0] redist360_sync_in_aunroll_vunroll_x_in_c1_eni67_360_308_mem_iq;
    wire [31:0] redist360_sync_in_aunroll_vunroll_x_in_c1_eni67_360_308_mem_q;
    wire [8:0] redist360_sync_in_aunroll_vunroll_x_in_c1_eni67_360_308_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist360_sync_in_aunroll_vunroll_x_in_c1_eni67_360_308_wraddr_i = 9'b111111111;
    wire [9:0] redist360_sync_in_aunroll_vunroll_x_in_c1_eni67_360_308_rdcnt_a;
    wire [9:0] redist360_sync_in_aunroll_vunroll_x_in_c1_eni67_360_308_rdcnt_b;
    logic [9:0] redist360_sync_in_aunroll_vunroll_x_in_c1_eni67_360_308_rdcnt_o;
    wire [9:0] redist360_sync_in_aunroll_vunroll_x_in_c1_eni67_360_308_rdcnt_q;
    reg [31:0] redist361_sync_in_aunroll_vunroll_x_in_c1_eni67_361_313_inputreg0_q;
    reg [31:0] redist361_sync_in_aunroll_vunroll_x_in_c1_eni67_361_313_outputreg0_q;
    wire redist361_sync_in_aunroll_vunroll_x_in_c1_eni67_361_313_mem_reset0;
    wire [31:0] redist361_sync_in_aunroll_vunroll_x_in_c1_eni67_361_313_mem_ia;
    wire [8:0] redist361_sync_in_aunroll_vunroll_x_in_c1_eni67_361_313_mem_aa;
    wire [8:0] redist361_sync_in_aunroll_vunroll_x_in_c1_eni67_361_313_mem_ab;
    wire [31:0] redist361_sync_in_aunroll_vunroll_x_in_c1_eni67_361_313_mem_iq;
    wire [31:0] redist361_sync_in_aunroll_vunroll_x_in_c1_eni67_361_313_mem_q;
    wire [8:0] redist361_sync_in_aunroll_vunroll_x_in_c1_eni67_361_313_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist361_sync_in_aunroll_vunroll_x_in_c1_eni67_361_313_wraddr_i = 9'b111111111;
    wire [9:0] redist361_sync_in_aunroll_vunroll_x_in_c1_eni67_361_313_rdcnt_a;
    wire [9:0] redist361_sync_in_aunroll_vunroll_x_in_c1_eni67_361_313_rdcnt_b;
    logic [9:0] redist361_sync_in_aunroll_vunroll_x_in_c1_eni67_361_313_rdcnt_o;
    wire [9:0] redist361_sync_in_aunroll_vunroll_x_in_c1_eni67_361_313_rdcnt_q;
    reg [31:0] redist362_sync_in_aunroll_vunroll_x_in_c1_eni67_362_314_inputreg0_q;
    reg [31:0] redist362_sync_in_aunroll_vunroll_x_in_c1_eni67_362_314_outputreg0_q;
    wire redist362_sync_in_aunroll_vunroll_x_in_c1_eni67_362_314_mem_reset0;
    wire [31:0] redist362_sync_in_aunroll_vunroll_x_in_c1_eni67_362_314_mem_ia;
    wire [8:0] redist362_sync_in_aunroll_vunroll_x_in_c1_eni67_362_314_mem_aa;
    wire [8:0] redist362_sync_in_aunroll_vunroll_x_in_c1_eni67_362_314_mem_ab;
    wire [31:0] redist362_sync_in_aunroll_vunroll_x_in_c1_eni67_362_314_mem_iq;
    wire [31:0] redist362_sync_in_aunroll_vunroll_x_in_c1_eni67_362_314_mem_q;
    wire [8:0] redist362_sync_in_aunroll_vunroll_x_in_c1_eni67_362_314_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist362_sync_in_aunroll_vunroll_x_in_c1_eni67_362_314_wraddr_i = 9'b111111111;
    wire [9:0] redist362_sync_in_aunroll_vunroll_x_in_c1_eni67_362_314_rdcnt_a;
    wire [9:0] redist362_sync_in_aunroll_vunroll_x_in_c1_eni67_362_314_rdcnt_b;
    logic [9:0] redist362_sync_in_aunroll_vunroll_x_in_c1_eni67_362_314_rdcnt_o;
    wire [9:0] redist362_sync_in_aunroll_vunroll_x_in_c1_eni67_362_314_rdcnt_q;
    reg [31:0] redist363_sync_in_aunroll_vunroll_x_in_c1_eni67_363_319_inputreg0_q;
    reg [31:0] redist363_sync_in_aunroll_vunroll_x_in_c1_eni67_363_319_outputreg0_q;
    wire redist363_sync_in_aunroll_vunroll_x_in_c1_eni67_363_319_mem_reset0;
    wire [31:0] redist363_sync_in_aunroll_vunroll_x_in_c1_eni67_363_319_mem_ia;
    wire [8:0] redist363_sync_in_aunroll_vunroll_x_in_c1_eni67_363_319_mem_aa;
    wire [8:0] redist363_sync_in_aunroll_vunroll_x_in_c1_eni67_363_319_mem_ab;
    wire [31:0] redist363_sync_in_aunroll_vunroll_x_in_c1_eni67_363_319_mem_iq;
    wire [31:0] redist363_sync_in_aunroll_vunroll_x_in_c1_eni67_363_319_mem_q;
    wire [8:0] redist363_sync_in_aunroll_vunroll_x_in_c1_eni67_363_319_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist363_sync_in_aunroll_vunroll_x_in_c1_eni67_363_319_wraddr_i = 9'b111111111;
    wire [9:0] redist363_sync_in_aunroll_vunroll_x_in_c1_eni67_363_319_rdcnt_a;
    wire [9:0] redist363_sync_in_aunroll_vunroll_x_in_c1_eni67_363_319_rdcnt_b;
    logic [9:0] redist363_sync_in_aunroll_vunroll_x_in_c1_eni67_363_319_rdcnt_o;
    wire [9:0] redist363_sync_in_aunroll_vunroll_x_in_c1_eni67_363_319_rdcnt_q;
    reg [31:0] redist364_sync_in_aunroll_vunroll_x_in_c1_eni67_364_320_inputreg0_q;
    reg [31:0] redist364_sync_in_aunroll_vunroll_x_in_c1_eni67_364_320_outputreg0_q;
    wire redist364_sync_in_aunroll_vunroll_x_in_c1_eni67_364_320_mem_reset0;
    wire [31:0] redist364_sync_in_aunroll_vunroll_x_in_c1_eni67_364_320_mem_ia;
    wire [8:0] redist364_sync_in_aunroll_vunroll_x_in_c1_eni67_364_320_mem_aa;
    wire [8:0] redist364_sync_in_aunroll_vunroll_x_in_c1_eni67_364_320_mem_ab;
    wire [31:0] redist364_sync_in_aunroll_vunroll_x_in_c1_eni67_364_320_mem_iq;
    wire [31:0] redist364_sync_in_aunroll_vunroll_x_in_c1_eni67_364_320_mem_q;
    wire [8:0] redist364_sync_in_aunroll_vunroll_x_in_c1_eni67_364_320_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist364_sync_in_aunroll_vunroll_x_in_c1_eni67_364_320_wraddr_i = 9'b111111111;
    wire [9:0] redist364_sync_in_aunroll_vunroll_x_in_c1_eni67_364_320_rdcnt_a;
    wire [9:0] redist364_sync_in_aunroll_vunroll_x_in_c1_eni67_364_320_rdcnt_b;
    logic [9:0] redist364_sync_in_aunroll_vunroll_x_in_c1_eni67_364_320_rdcnt_o;
    wire [9:0] redist364_sync_in_aunroll_vunroll_x_in_c1_eni67_364_320_rdcnt_q;
    reg [31:0] redist365_sync_in_aunroll_vunroll_x_in_c1_eni67_365_325_inputreg0_q;
    reg [31:0] redist365_sync_in_aunroll_vunroll_x_in_c1_eni67_365_325_outputreg0_q;
    wire redist365_sync_in_aunroll_vunroll_x_in_c1_eni67_365_325_mem_reset0;
    wire [31:0] redist365_sync_in_aunroll_vunroll_x_in_c1_eni67_365_325_mem_ia;
    wire [8:0] redist365_sync_in_aunroll_vunroll_x_in_c1_eni67_365_325_mem_aa;
    wire [8:0] redist365_sync_in_aunroll_vunroll_x_in_c1_eni67_365_325_mem_ab;
    wire [31:0] redist365_sync_in_aunroll_vunroll_x_in_c1_eni67_365_325_mem_iq;
    wire [31:0] redist365_sync_in_aunroll_vunroll_x_in_c1_eni67_365_325_mem_q;
    wire [8:0] redist365_sync_in_aunroll_vunroll_x_in_c1_eni67_365_325_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist365_sync_in_aunroll_vunroll_x_in_c1_eni67_365_325_wraddr_i = 9'b111111111;
    wire [9:0] redist365_sync_in_aunroll_vunroll_x_in_c1_eni67_365_325_rdcnt_a;
    wire [9:0] redist365_sync_in_aunroll_vunroll_x_in_c1_eni67_365_325_rdcnt_b;
    logic [9:0] redist365_sync_in_aunroll_vunroll_x_in_c1_eni67_365_325_rdcnt_o;
    wire [9:0] redist365_sync_in_aunroll_vunroll_x_in_c1_eni67_365_325_rdcnt_q;
    reg [31:0] redist366_sync_in_aunroll_vunroll_x_in_c1_eni67_366_326_inputreg0_q;
    reg [31:0] redist366_sync_in_aunroll_vunroll_x_in_c1_eni67_366_326_outputreg0_q;
    wire redist366_sync_in_aunroll_vunroll_x_in_c1_eni67_366_326_mem_reset0;
    wire [31:0] redist366_sync_in_aunroll_vunroll_x_in_c1_eni67_366_326_mem_ia;
    wire [8:0] redist366_sync_in_aunroll_vunroll_x_in_c1_eni67_366_326_mem_aa;
    wire [8:0] redist366_sync_in_aunroll_vunroll_x_in_c1_eni67_366_326_mem_ab;
    wire [31:0] redist366_sync_in_aunroll_vunroll_x_in_c1_eni67_366_326_mem_iq;
    wire [31:0] redist366_sync_in_aunroll_vunroll_x_in_c1_eni67_366_326_mem_q;
    wire [8:0] redist366_sync_in_aunroll_vunroll_x_in_c1_eni67_366_326_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist366_sync_in_aunroll_vunroll_x_in_c1_eni67_366_326_wraddr_i = 9'b111111111;
    wire [9:0] redist366_sync_in_aunroll_vunroll_x_in_c1_eni67_366_326_rdcnt_a;
    wire [9:0] redist366_sync_in_aunroll_vunroll_x_in_c1_eni67_366_326_rdcnt_b;
    logic [9:0] redist366_sync_in_aunroll_vunroll_x_in_c1_eni67_366_326_rdcnt_o;
    wire [9:0] redist366_sync_in_aunroll_vunroll_x_in_c1_eni67_366_326_rdcnt_q;
    reg [31:0] redist367_sync_in_aunroll_vunroll_x_in_c1_eni67_367_331_inputreg0_q;
    reg [31:0] redist367_sync_in_aunroll_vunroll_x_in_c1_eni67_367_331_outputreg0_q;
    wire redist367_sync_in_aunroll_vunroll_x_in_c1_eni67_367_331_mem_reset0;
    wire [31:0] redist367_sync_in_aunroll_vunroll_x_in_c1_eni67_367_331_mem_ia;
    wire [8:0] redist367_sync_in_aunroll_vunroll_x_in_c1_eni67_367_331_mem_aa;
    wire [8:0] redist367_sync_in_aunroll_vunroll_x_in_c1_eni67_367_331_mem_ab;
    wire [31:0] redist367_sync_in_aunroll_vunroll_x_in_c1_eni67_367_331_mem_iq;
    wire [31:0] redist367_sync_in_aunroll_vunroll_x_in_c1_eni67_367_331_mem_q;
    wire [8:0] redist367_sync_in_aunroll_vunroll_x_in_c1_eni67_367_331_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist367_sync_in_aunroll_vunroll_x_in_c1_eni67_367_331_wraddr_i = 9'b111111111;
    wire [9:0] redist367_sync_in_aunroll_vunroll_x_in_c1_eni67_367_331_rdcnt_a;
    wire [9:0] redist367_sync_in_aunroll_vunroll_x_in_c1_eni67_367_331_rdcnt_b;
    logic [9:0] redist367_sync_in_aunroll_vunroll_x_in_c1_eni67_367_331_rdcnt_o;
    wire [9:0] redist367_sync_in_aunroll_vunroll_x_in_c1_eni67_367_331_rdcnt_q;
    reg [31:0] redist368_sync_in_aunroll_vunroll_x_in_c1_eni67_368_332_inputreg0_q;
    reg [31:0] redist368_sync_in_aunroll_vunroll_x_in_c1_eni67_368_332_outputreg0_q;
    wire redist368_sync_in_aunroll_vunroll_x_in_c1_eni67_368_332_mem_reset0;
    wire [31:0] redist368_sync_in_aunroll_vunroll_x_in_c1_eni67_368_332_mem_ia;
    wire [8:0] redist368_sync_in_aunroll_vunroll_x_in_c1_eni67_368_332_mem_aa;
    wire [8:0] redist368_sync_in_aunroll_vunroll_x_in_c1_eni67_368_332_mem_ab;
    wire [31:0] redist368_sync_in_aunroll_vunroll_x_in_c1_eni67_368_332_mem_iq;
    wire [31:0] redist368_sync_in_aunroll_vunroll_x_in_c1_eni67_368_332_mem_q;
    wire [8:0] redist368_sync_in_aunroll_vunroll_x_in_c1_eni67_368_332_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist368_sync_in_aunroll_vunroll_x_in_c1_eni67_368_332_wraddr_i = 9'b111111111;
    wire [9:0] redist368_sync_in_aunroll_vunroll_x_in_c1_eni67_368_332_rdcnt_a;
    wire [9:0] redist368_sync_in_aunroll_vunroll_x_in_c1_eni67_368_332_rdcnt_b;
    logic [9:0] redist368_sync_in_aunroll_vunroll_x_in_c1_eni67_368_332_rdcnt_o;
    wire [9:0] redist368_sync_in_aunroll_vunroll_x_in_c1_eni67_368_332_rdcnt_q;
    reg [31:0] redist369_sync_in_aunroll_vunroll_x_in_c1_eni67_369_337_inputreg0_q;
    reg [31:0] redist369_sync_in_aunroll_vunroll_x_in_c1_eni67_369_337_outputreg0_q;
    wire redist369_sync_in_aunroll_vunroll_x_in_c1_eni67_369_337_mem_reset0;
    wire [31:0] redist369_sync_in_aunroll_vunroll_x_in_c1_eni67_369_337_mem_ia;
    wire [8:0] redist369_sync_in_aunroll_vunroll_x_in_c1_eni67_369_337_mem_aa;
    wire [8:0] redist369_sync_in_aunroll_vunroll_x_in_c1_eni67_369_337_mem_ab;
    wire [31:0] redist369_sync_in_aunroll_vunroll_x_in_c1_eni67_369_337_mem_iq;
    wire [31:0] redist369_sync_in_aunroll_vunroll_x_in_c1_eni67_369_337_mem_q;
    wire [8:0] redist369_sync_in_aunroll_vunroll_x_in_c1_eni67_369_337_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist369_sync_in_aunroll_vunroll_x_in_c1_eni67_369_337_wraddr_i = 9'b111111111;
    wire [9:0] redist369_sync_in_aunroll_vunroll_x_in_c1_eni67_369_337_rdcnt_a;
    wire [9:0] redist369_sync_in_aunroll_vunroll_x_in_c1_eni67_369_337_rdcnt_b;
    logic [9:0] redist369_sync_in_aunroll_vunroll_x_in_c1_eni67_369_337_rdcnt_o;
    wire [9:0] redist369_sync_in_aunroll_vunroll_x_in_c1_eni67_369_337_rdcnt_q;
    reg [31:0] redist370_sync_in_aunroll_vunroll_x_in_c1_eni67_370_338_inputreg0_q;
    reg [31:0] redist370_sync_in_aunroll_vunroll_x_in_c1_eni67_370_338_outputreg0_q;
    wire redist370_sync_in_aunroll_vunroll_x_in_c1_eni67_370_338_mem_reset0;
    wire [31:0] redist370_sync_in_aunroll_vunroll_x_in_c1_eni67_370_338_mem_ia;
    wire [8:0] redist370_sync_in_aunroll_vunroll_x_in_c1_eni67_370_338_mem_aa;
    wire [8:0] redist370_sync_in_aunroll_vunroll_x_in_c1_eni67_370_338_mem_ab;
    wire [31:0] redist370_sync_in_aunroll_vunroll_x_in_c1_eni67_370_338_mem_iq;
    wire [31:0] redist370_sync_in_aunroll_vunroll_x_in_c1_eni67_370_338_mem_q;
    wire [8:0] redist370_sync_in_aunroll_vunroll_x_in_c1_eni67_370_338_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist370_sync_in_aunroll_vunroll_x_in_c1_eni67_370_338_wraddr_i = 9'b111111111;
    wire [9:0] redist370_sync_in_aunroll_vunroll_x_in_c1_eni67_370_338_rdcnt_a;
    wire [9:0] redist370_sync_in_aunroll_vunroll_x_in_c1_eni67_370_338_rdcnt_b;
    logic [9:0] redist370_sync_in_aunroll_vunroll_x_in_c1_eni67_370_338_rdcnt_o;
    wire [9:0] redist370_sync_in_aunroll_vunroll_x_in_c1_eni67_370_338_rdcnt_q;
    reg [31:0] redist371_sync_in_aunroll_vunroll_x_in_c1_eni67_371_343_inputreg0_q;
    reg [31:0] redist371_sync_in_aunroll_vunroll_x_in_c1_eni67_371_343_outputreg0_q;
    wire redist371_sync_in_aunroll_vunroll_x_in_c1_eni67_371_343_mem_reset0;
    wire [31:0] redist371_sync_in_aunroll_vunroll_x_in_c1_eni67_371_343_mem_ia;
    wire [8:0] redist371_sync_in_aunroll_vunroll_x_in_c1_eni67_371_343_mem_aa;
    wire [8:0] redist371_sync_in_aunroll_vunroll_x_in_c1_eni67_371_343_mem_ab;
    wire [31:0] redist371_sync_in_aunroll_vunroll_x_in_c1_eni67_371_343_mem_iq;
    wire [31:0] redist371_sync_in_aunroll_vunroll_x_in_c1_eni67_371_343_mem_q;
    wire [8:0] redist371_sync_in_aunroll_vunroll_x_in_c1_eni67_371_343_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist371_sync_in_aunroll_vunroll_x_in_c1_eni67_371_343_wraddr_i = 9'b111111111;
    wire [9:0] redist371_sync_in_aunroll_vunroll_x_in_c1_eni67_371_343_rdcnt_a;
    wire [9:0] redist371_sync_in_aunroll_vunroll_x_in_c1_eni67_371_343_rdcnt_b;
    logic [9:0] redist371_sync_in_aunroll_vunroll_x_in_c1_eni67_371_343_rdcnt_o;
    wire [9:0] redist371_sync_in_aunroll_vunroll_x_in_c1_eni67_371_343_rdcnt_q;
    reg [31:0] redist372_sync_in_aunroll_vunroll_x_in_c1_eni67_372_344_inputreg0_q;
    reg [31:0] redist372_sync_in_aunroll_vunroll_x_in_c1_eni67_372_344_outputreg0_q;
    wire redist372_sync_in_aunroll_vunroll_x_in_c1_eni67_372_344_mem_reset0;
    wire [31:0] redist372_sync_in_aunroll_vunroll_x_in_c1_eni67_372_344_mem_ia;
    wire [8:0] redist372_sync_in_aunroll_vunroll_x_in_c1_eni67_372_344_mem_aa;
    wire [8:0] redist372_sync_in_aunroll_vunroll_x_in_c1_eni67_372_344_mem_ab;
    wire [31:0] redist372_sync_in_aunroll_vunroll_x_in_c1_eni67_372_344_mem_iq;
    wire [31:0] redist372_sync_in_aunroll_vunroll_x_in_c1_eni67_372_344_mem_q;
    wire [8:0] redist372_sync_in_aunroll_vunroll_x_in_c1_eni67_372_344_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist372_sync_in_aunroll_vunroll_x_in_c1_eni67_372_344_wraddr_i = 9'b111111111;
    wire [9:0] redist372_sync_in_aunroll_vunroll_x_in_c1_eni67_372_344_rdcnt_a;
    wire [9:0] redist372_sync_in_aunroll_vunroll_x_in_c1_eni67_372_344_rdcnt_b;
    logic [9:0] redist372_sync_in_aunroll_vunroll_x_in_c1_eni67_372_344_rdcnt_o;
    wire [9:0] redist372_sync_in_aunroll_vunroll_x_in_c1_eni67_372_344_rdcnt_q;
    reg [31:0] redist373_sync_in_aunroll_vunroll_x_in_c1_eni67_373_349_inputreg0_q;
    reg [31:0] redist373_sync_in_aunroll_vunroll_x_in_c1_eni67_373_349_outputreg0_q;
    wire redist373_sync_in_aunroll_vunroll_x_in_c1_eni67_373_349_mem_reset0;
    wire [31:0] redist373_sync_in_aunroll_vunroll_x_in_c1_eni67_373_349_mem_ia;
    wire [8:0] redist373_sync_in_aunroll_vunroll_x_in_c1_eni67_373_349_mem_aa;
    wire [8:0] redist373_sync_in_aunroll_vunroll_x_in_c1_eni67_373_349_mem_ab;
    wire [31:0] redist373_sync_in_aunroll_vunroll_x_in_c1_eni67_373_349_mem_iq;
    wire [31:0] redist373_sync_in_aunroll_vunroll_x_in_c1_eni67_373_349_mem_q;
    wire [8:0] redist373_sync_in_aunroll_vunroll_x_in_c1_eni67_373_349_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist373_sync_in_aunroll_vunroll_x_in_c1_eni67_373_349_wraddr_i = 9'b111111111;
    wire [9:0] redist373_sync_in_aunroll_vunroll_x_in_c1_eni67_373_349_rdcnt_a;
    wire [9:0] redist373_sync_in_aunroll_vunroll_x_in_c1_eni67_373_349_rdcnt_b;
    logic [9:0] redist373_sync_in_aunroll_vunroll_x_in_c1_eni67_373_349_rdcnt_o;
    wire [9:0] redist373_sync_in_aunroll_vunroll_x_in_c1_eni67_373_349_rdcnt_q;
    reg [31:0] redist374_sync_in_aunroll_vunroll_x_in_c1_eni67_374_350_inputreg0_q;
    reg [31:0] redist374_sync_in_aunroll_vunroll_x_in_c1_eni67_374_350_outputreg0_q;
    wire redist374_sync_in_aunroll_vunroll_x_in_c1_eni67_374_350_mem_reset0;
    wire [31:0] redist374_sync_in_aunroll_vunroll_x_in_c1_eni67_374_350_mem_ia;
    wire [8:0] redist374_sync_in_aunroll_vunroll_x_in_c1_eni67_374_350_mem_aa;
    wire [8:0] redist374_sync_in_aunroll_vunroll_x_in_c1_eni67_374_350_mem_ab;
    wire [31:0] redist374_sync_in_aunroll_vunroll_x_in_c1_eni67_374_350_mem_iq;
    wire [31:0] redist374_sync_in_aunroll_vunroll_x_in_c1_eni67_374_350_mem_q;
    wire [8:0] redist374_sync_in_aunroll_vunroll_x_in_c1_eni67_374_350_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist374_sync_in_aunroll_vunroll_x_in_c1_eni67_374_350_wraddr_i = 9'b111111111;
    wire [9:0] redist374_sync_in_aunroll_vunroll_x_in_c1_eni67_374_350_rdcnt_a;
    wire [9:0] redist374_sync_in_aunroll_vunroll_x_in_c1_eni67_374_350_rdcnt_b;
    logic [9:0] redist374_sync_in_aunroll_vunroll_x_in_c1_eni67_374_350_rdcnt_o;
    wire [9:0] redist374_sync_in_aunroll_vunroll_x_in_c1_eni67_374_350_rdcnt_q;
    reg [31:0] redist375_sync_in_aunroll_vunroll_x_in_c1_eni67_375_355_inputreg0_q;
    reg [31:0] redist375_sync_in_aunroll_vunroll_x_in_c1_eni67_375_355_outputreg0_q;
    wire redist375_sync_in_aunroll_vunroll_x_in_c1_eni67_375_355_mem_reset0;
    wire [31:0] redist375_sync_in_aunroll_vunroll_x_in_c1_eni67_375_355_mem_ia;
    wire [8:0] redist375_sync_in_aunroll_vunroll_x_in_c1_eni67_375_355_mem_aa;
    wire [8:0] redist375_sync_in_aunroll_vunroll_x_in_c1_eni67_375_355_mem_ab;
    wire [31:0] redist375_sync_in_aunroll_vunroll_x_in_c1_eni67_375_355_mem_iq;
    wire [31:0] redist375_sync_in_aunroll_vunroll_x_in_c1_eni67_375_355_mem_q;
    wire [8:0] redist375_sync_in_aunroll_vunroll_x_in_c1_eni67_375_355_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist375_sync_in_aunroll_vunroll_x_in_c1_eni67_375_355_wraddr_i = 9'b111111111;
    wire [9:0] redist375_sync_in_aunroll_vunroll_x_in_c1_eni67_375_355_rdcnt_a;
    wire [9:0] redist375_sync_in_aunroll_vunroll_x_in_c1_eni67_375_355_rdcnt_b;
    logic [9:0] redist375_sync_in_aunroll_vunroll_x_in_c1_eni67_375_355_rdcnt_o;
    wire [9:0] redist375_sync_in_aunroll_vunroll_x_in_c1_eni67_375_355_rdcnt_q;
    reg [31:0] redist376_sync_in_aunroll_vunroll_x_in_c1_eni67_376_356_inputreg0_q;
    reg [31:0] redist376_sync_in_aunroll_vunroll_x_in_c1_eni67_376_356_outputreg0_q;
    wire redist376_sync_in_aunroll_vunroll_x_in_c1_eni67_376_356_mem_reset0;
    wire [31:0] redist376_sync_in_aunroll_vunroll_x_in_c1_eni67_376_356_mem_ia;
    wire [8:0] redist376_sync_in_aunroll_vunroll_x_in_c1_eni67_376_356_mem_aa;
    wire [8:0] redist376_sync_in_aunroll_vunroll_x_in_c1_eni67_376_356_mem_ab;
    wire [31:0] redist376_sync_in_aunroll_vunroll_x_in_c1_eni67_376_356_mem_iq;
    wire [31:0] redist376_sync_in_aunroll_vunroll_x_in_c1_eni67_376_356_mem_q;
    wire [8:0] redist376_sync_in_aunroll_vunroll_x_in_c1_eni67_376_356_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist376_sync_in_aunroll_vunroll_x_in_c1_eni67_376_356_wraddr_i = 9'b111111111;
    wire [9:0] redist376_sync_in_aunroll_vunroll_x_in_c1_eni67_376_356_rdcnt_a;
    wire [9:0] redist376_sync_in_aunroll_vunroll_x_in_c1_eni67_376_356_rdcnt_b;
    logic [9:0] redist376_sync_in_aunroll_vunroll_x_in_c1_eni67_376_356_rdcnt_o;
    wire [9:0] redist376_sync_in_aunroll_vunroll_x_in_c1_eni67_376_356_rdcnt_q;
    reg [31:0] redist377_sync_in_aunroll_vunroll_x_in_c1_eni67_377_361_inputreg0_q;
    reg [31:0] redist377_sync_in_aunroll_vunroll_x_in_c1_eni67_377_361_outputreg0_q;
    wire redist377_sync_in_aunroll_vunroll_x_in_c1_eni67_377_361_mem_reset0;
    wire [31:0] redist377_sync_in_aunroll_vunroll_x_in_c1_eni67_377_361_mem_ia;
    wire [8:0] redist377_sync_in_aunroll_vunroll_x_in_c1_eni67_377_361_mem_aa;
    wire [8:0] redist377_sync_in_aunroll_vunroll_x_in_c1_eni67_377_361_mem_ab;
    wire [31:0] redist377_sync_in_aunroll_vunroll_x_in_c1_eni67_377_361_mem_iq;
    wire [31:0] redist377_sync_in_aunroll_vunroll_x_in_c1_eni67_377_361_mem_q;
    wire [8:0] redist377_sync_in_aunroll_vunroll_x_in_c1_eni67_377_361_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist377_sync_in_aunroll_vunroll_x_in_c1_eni67_377_361_wraddr_i = 9'b111111111;
    wire [9:0] redist377_sync_in_aunroll_vunroll_x_in_c1_eni67_377_361_rdcnt_a;
    wire [9:0] redist377_sync_in_aunroll_vunroll_x_in_c1_eni67_377_361_rdcnt_b;
    logic [9:0] redist377_sync_in_aunroll_vunroll_x_in_c1_eni67_377_361_rdcnt_o;
    wire [9:0] redist377_sync_in_aunroll_vunroll_x_in_c1_eni67_377_361_rdcnt_q;
    reg [31:0] redist378_sync_in_aunroll_vunroll_x_in_c1_eni67_378_362_inputreg0_q;
    reg [31:0] redist378_sync_in_aunroll_vunroll_x_in_c1_eni67_378_362_outputreg0_q;
    wire redist378_sync_in_aunroll_vunroll_x_in_c1_eni67_378_362_mem_reset0;
    wire [31:0] redist378_sync_in_aunroll_vunroll_x_in_c1_eni67_378_362_mem_ia;
    wire [8:0] redist378_sync_in_aunroll_vunroll_x_in_c1_eni67_378_362_mem_aa;
    wire [8:0] redist378_sync_in_aunroll_vunroll_x_in_c1_eni67_378_362_mem_ab;
    wire [31:0] redist378_sync_in_aunroll_vunroll_x_in_c1_eni67_378_362_mem_iq;
    wire [31:0] redist378_sync_in_aunroll_vunroll_x_in_c1_eni67_378_362_mem_q;
    wire [8:0] redist378_sync_in_aunroll_vunroll_x_in_c1_eni67_378_362_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist378_sync_in_aunroll_vunroll_x_in_c1_eni67_378_362_wraddr_i = 9'b111111111;
    wire [9:0] redist378_sync_in_aunroll_vunroll_x_in_c1_eni67_378_362_rdcnt_a;
    wire [9:0] redist378_sync_in_aunroll_vunroll_x_in_c1_eni67_378_362_rdcnt_b;
    logic [9:0] redist378_sync_in_aunroll_vunroll_x_in_c1_eni67_378_362_rdcnt_o;
    wire [9:0] redist378_sync_in_aunroll_vunroll_x_in_c1_eni67_378_362_rdcnt_q;
    reg [31:0] redist379_sync_in_aunroll_vunroll_x_in_c1_eni67_379_367_inputreg0_q;
    reg [31:0] redist379_sync_in_aunroll_vunroll_x_in_c1_eni67_379_367_outputreg0_q;
    wire redist379_sync_in_aunroll_vunroll_x_in_c1_eni67_379_367_mem_reset0;
    wire [31:0] redist379_sync_in_aunroll_vunroll_x_in_c1_eni67_379_367_mem_ia;
    wire [8:0] redist379_sync_in_aunroll_vunroll_x_in_c1_eni67_379_367_mem_aa;
    wire [8:0] redist379_sync_in_aunroll_vunroll_x_in_c1_eni67_379_367_mem_ab;
    wire [31:0] redist379_sync_in_aunroll_vunroll_x_in_c1_eni67_379_367_mem_iq;
    wire [31:0] redist379_sync_in_aunroll_vunroll_x_in_c1_eni67_379_367_mem_q;
    wire [8:0] redist379_sync_in_aunroll_vunroll_x_in_c1_eni67_379_367_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist379_sync_in_aunroll_vunroll_x_in_c1_eni67_379_367_wraddr_i = 9'b111111111;
    wire [9:0] redist379_sync_in_aunroll_vunroll_x_in_c1_eni67_379_367_rdcnt_a;
    wire [9:0] redist379_sync_in_aunroll_vunroll_x_in_c1_eni67_379_367_rdcnt_b;
    logic [9:0] redist379_sync_in_aunroll_vunroll_x_in_c1_eni67_379_367_rdcnt_o;
    wire [9:0] redist379_sync_in_aunroll_vunroll_x_in_c1_eni67_379_367_rdcnt_q;
    reg [31:0] redist380_sync_in_aunroll_vunroll_x_in_c1_eni67_380_368_inputreg0_q;
    reg [31:0] redist380_sync_in_aunroll_vunroll_x_in_c1_eni67_380_368_outputreg0_q;
    wire redist380_sync_in_aunroll_vunroll_x_in_c1_eni67_380_368_mem_reset0;
    wire [31:0] redist380_sync_in_aunroll_vunroll_x_in_c1_eni67_380_368_mem_ia;
    wire [8:0] redist380_sync_in_aunroll_vunroll_x_in_c1_eni67_380_368_mem_aa;
    wire [8:0] redist380_sync_in_aunroll_vunroll_x_in_c1_eni67_380_368_mem_ab;
    wire [31:0] redist380_sync_in_aunroll_vunroll_x_in_c1_eni67_380_368_mem_iq;
    wire [31:0] redist380_sync_in_aunroll_vunroll_x_in_c1_eni67_380_368_mem_q;
    wire [8:0] redist380_sync_in_aunroll_vunroll_x_in_c1_eni67_380_368_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist380_sync_in_aunroll_vunroll_x_in_c1_eni67_380_368_wraddr_i = 9'b111111111;
    wire [9:0] redist380_sync_in_aunroll_vunroll_x_in_c1_eni67_380_368_rdcnt_a;
    wire [9:0] redist380_sync_in_aunroll_vunroll_x_in_c1_eni67_380_368_rdcnt_b;
    logic [9:0] redist380_sync_in_aunroll_vunroll_x_in_c1_eni67_380_368_rdcnt_o;
    wire [9:0] redist380_sync_in_aunroll_vunroll_x_in_c1_eni67_380_368_rdcnt_q;
    reg [31:0] redist381_sync_in_aunroll_vunroll_x_in_c1_eni67_381_373_inputreg0_q;
    reg [31:0] redist381_sync_in_aunroll_vunroll_x_in_c1_eni67_381_373_outputreg0_q;
    wire redist381_sync_in_aunroll_vunroll_x_in_c1_eni67_381_373_mem_reset0;
    wire [31:0] redist381_sync_in_aunroll_vunroll_x_in_c1_eni67_381_373_mem_ia;
    wire [8:0] redist381_sync_in_aunroll_vunroll_x_in_c1_eni67_381_373_mem_aa;
    wire [8:0] redist381_sync_in_aunroll_vunroll_x_in_c1_eni67_381_373_mem_ab;
    wire [31:0] redist381_sync_in_aunroll_vunroll_x_in_c1_eni67_381_373_mem_iq;
    wire [31:0] redist381_sync_in_aunroll_vunroll_x_in_c1_eni67_381_373_mem_q;
    wire [8:0] redist381_sync_in_aunroll_vunroll_x_in_c1_eni67_381_373_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist381_sync_in_aunroll_vunroll_x_in_c1_eni67_381_373_wraddr_i = 9'b111111111;
    wire [9:0] redist381_sync_in_aunroll_vunroll_x_in_c1_eni67_381_373_rdcnt_a;
    wire [9:0] redist381_sync_in_aunroll_vunroll_x_in_c1_eni67_381_373_rdcnt_b;
    logic [9:0] redist381_sync_in_aunroll_vunroll_x_in_c1_eni67_381_373_rdcnt_o;
    wire [9:0] redist381_sync_in_aunroll_vunroll_x_in_c1_eni67_381_373_rdcnt_q;
    reg [31:0] redist382_sync_in_aunroll_vunroll_x_in_c1_eni67_382_374_inputreg0_q;
    reg [31:0] redist382_sync_in_aunroll_vunroll_x_in_c1_eni67_382_374_outputreg0_q;
    wire redist382_sync_in_aunroll_vunroll_x_in_c1_eni67_382_374_mem_reset0;
    wire [31:0] redist382_sync_in_aunroll_vunroll_x_in_c1_eni67_382_374_mem_ia;
    wire [8:0] redist382_sync_in_aunroll_vunroll_x_in_c1_eni67_382_374_mem_aa;
    wire [8:0] redist382_sync_in_aunroll_vunroll_x_in_c1_eni67_382_374_mem_ab;
    wire [31:0] redist382_sync_in_aunroll_vunroll_x_in_c1_eni67_382_374_mem_iq;
    wire [31:0] redist382_sync_in_aunroll_vunroll_x_in_c1_eni67_382_374_mem_q;
    wire [8:0] redist382_sync_in_aunroll_vunroll_x_in_c1_eni67_382_374_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist382_sync_in_aunroll_vunroll_x_in_c1_eni67_382_374_wraddr_i = 9'b111111111;
    wire [9:0] redist382_sync_in_aunroll_vunroll_x_in_c1_eni67_382_374_rdcnt_a;
    wire [9:0] redist382_sync_in_aunroll_vunroll_x_in_c1_eni67_382_374_rdcnt_b;
    logic [9:0] redist382_sync_in_aunroll_vunroll_x_in_c1_eni67_382_374_rdcnt_o;
    wire [9:0] redist382_sync_in_aunroll_vunroll_x_in_c1_eni67_382_374_rdcnt_q;
    reg [31:0] redist383_sync_in_aunroll_vunroll_x_in_c1_eni67_383_379_inputreg0_q;
    reg [31:0] redist383_sync_in_aunroll_vunroll_x_in_c1_eni67_383_379_outputreg0_q;
    wire redist383_sync_in_aunroll_vunroll_x_in_c1_eni67_383_379_mem_reset0;
    wire [31:0] redist383_sync_in_aunroll_vunroll_x_in_c1_eni67_383_379_mem_ia;
    wire [8:0] redist383_sync_in_aunroll_vunroll_x_in_c1_eni67_383_379_mem_aa;
    wire [8:0] redist383_sync_in_aunroll_vunroll_x_in_c1_eni67_383_379_mem_ab;
    wire [31:0] redist383_sync_in_aunroll_vunroll_x_in_c1_eni67_383_379_mem_iq;
    wire [31:0] redist383_sync_in_aunroll_vunroll_x_in_c1_eni67_383_379_mem_q;
    wire [8:0] redist383_sync_in_aunroll_vunroll_x_in_c1_eni67_383_379_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist383_sync_in_aunroll_vunroll_x_in_c1_eni67_383_379_wraddr_i = 9'b111111111;
    wire [9:0] redist383_sync_in_aunroll_vunroll_x_in_c1_eni67_383_379_rdcnt_a;
    wire [9:0] redist383_sync_in_aunroll_vunroll_x_in_c1_eni67_383_379_rdcnt_b;
    logic [9:0] redist383_sync_in_aunroll_vunroll_x_in_c1_eni67_383_379_rdcnt_o;
    wire [9:0] redist383_sync_in_aunroll_vunroll_x_in_c1_eni67_383_379_rdcnt_q;
    reg [31:0] redist384_sync_in_aunroll_vunroll_x_in_c1_eni67_384_380_inputreg0_q;
    reg [31:0] redist384_sync_in_aunroll_vunroll_x_in_c1_eni67_384_380_outputreg0_q;
    wire redist384_sync_in_aunroll_vunroll_x_in_c1_eni67_384_380_mem_reset0;
    wire [31:0] redist384_sync_in_aunroll_vunroll_x_in_c1_eni67_384_380_mem_ia;
    wire [8:0] redist384_sync_in_aunroll_vunroll_x_in_c1_eni67_384_380_mem_aa;
    wire [8:0] redist384_sync_in_aunroll_vunroll_x_in_c1_eni67_384_380_mem_ab;
    wire [31:0] redist384_sync_in_aunroll_vunroll_x_in_c1_eni67_384_380_mem_iq;
    wire [31:0] redist384_sync_in_aunroll_vunroll_x_in_c1_eni67_384_380_mem_q;
    wire [8:0] redist384_sync_in_aunroll_vunroll_x_in_c1_eni67_384_380_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist384_sync_in_aunroll_vunroll_x_in_c1_eni67_384_380_wraddr_i = 9'b111111111;
    wire [9:0] redist384_sync_in_aunroll_vunroll_x_in_c1_eni67_384_380_rdcnt_a;
    wire [9:0] redist384_sync_in_aunroll_vunroll_x_in_c1_eni67_384_380_rdcnt_b;
    logic [9:0] redist384_sync_in_aunroll_vunroll_x_in_c1_eni67_384_380_rdcnt_o;
    wire [9:0] redist384_sync_in_aunroll_vunroll_x_in_c1_eni67_384_380_rdcnt_q;
    reg [31:0] redist385_sync_in_aunroll_vunroll_x_in_c1_eni67_385_385_inputreg0_q;
    reg [31:0] redist385_sync_in_aunroll_vunroll_x_in_c1_eni67_385_385_outputreg0_q;
    wire redist385_sync_in_aunroll_vunroll_x_in_c1_eni67_385_385_mem_reset0;
    wire [31:0] redist385_sync_in_aunroll_vunroll_x_in_c1_eni67_385_385_mem_ia;
    wire [8:0] redist385_sync_in_aunroll_vunroll_x_in_c1_eni67_385_385_mem_aa;
    wire [8:0] redist385_sync_in_aunroll_vunroll_x_in_c1_eni67_385_385_mem_ab;
    wire [31:0] redist385_sync_in_aunroll_vunroll_x_in_c1_eni67_385_385_mem_iq;
    wire [31:0] redist385_sync_in_aunroll_vunroll_x_in_c1_eni67_385_385_mem_q;
    wire [8:0] redist385_sync_in_aunroll_vunroll_x_in_c1_eni67_385_385_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist385_sync_in_aunroll_vunroll_x_in_c1_eni67_385_385_wraddr_i = 9'b111111111;
    wire [9:0] redist385_sync_in_aunroll_vunroll_x_in_c1_eni67_385_385_rdcnt_a;
    wire [9:0] redist385_sync_in_aunroll_vunroll_x_in_c1_eni67_385_385_rdcnt_b;
    logic [9:0] redist385_sync_in_aunroll_vunroll_x_in_c1_eni67_385_385_rdcnt_o;
    wire [9:0] redist385_sync_in_aunroll_vunroll_x_in_c1_eni67_385_385_rdcnt_q;
    reg [31:0] redist386_sync_in_aunroll_vunroll_x_in_c1_eni67_386_386_inputreg0_q;
    reg [31:0] redist386_sync_in_aunroll_vunroll_x_in_c1_eni67_386_386_outputreg0_q;
    wire redist386_sync_in_aunroll_vunroll_x_in_c1_eni67_386_386_mem_reset0;
    wire [31:0] redist386_sync_in_aunroll_vunroll_x_in_c1_eni67_386_386_mem_ia;
    wire [8:0] redist386_sync_in_aunroll_vunroll_x_in_c1_eni67_386_386_mem_aa;
    wire [8:0] redist386_sync_in_aunroll_vunroll_x_in_c1_eni67_386_386_mem_ab;
    wire [31:0] redist386_sync_in_aunroll_vunroll_x_in_c1_eni67_386_386_mem_iq;
    wire [31:0] redist386_sync_in_aunroll_vunroll_x_in_c1_eni67_386_386_mem_q;
    wire [8:0] redist386_sync_in_aunroll_vunroll_x_in_c1_eni67_386_386_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist386_sync_in_aunroll_vunroll_x_in_c1_eni67_386_386_wraddr_i = 9'b111111111;
    wire [9:0] redist386_sync_in_aunroll_vunroll_x_in_c1_eni67_386_386_rdcnt_a;
    wire [9:0] redist386_sync_in_aunroll_vunroll_x_in_c1_eni67_386_386_rdcnt_b;
    logic [9:0] redist386_sync_in_aunroll_vunroll_x_in_c1_eni67_386_386_rdcnt_o;
    wire [9:0] redist386_sync_in_aunroll_vunroll_x_in_c1_eni67_386_386_rdcnt_q;
    reg [31:0] redist387_sync_in_aunroll_vunroll_x_in_c1_eni67_387_391_inputreg0_q;
    reg [31:0] redist387_sync_in_aunroll_vunroll_x_in_c1_eni67_387_391_outputreg0_q;
    wire redist387_sync_in_aunroll_vunroll_x_in_c1_eni67_387_391_mem_reset0;
    wire [31:0] redist387_sync_in_aunroll_vunroll_x_in_c1_eni67_387_391_mem_ia;
    wire [8:0] redist387_sync_in_aunroll_vunroll_x_in_c1_eni67_387_391_mem_aa;
    wire [8:0] redist387_sync_in_aunroll_vunroll_x_in_c1_eni67_387_391_mem_ab;
    wire [31:0] redist387_sync_in_aunroll_vunroll_x_in_c1_eni67_387_391_mem_iq;
    wire [31:0] redist387_sync_in_aunroll_vunroll_x_in_c1_eni67_387_391_mem_q;
    wire [8:0] redist387_sync_in_aunroll_vunroll_x_in_c1_eni67_387_391_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist387_sync_in_aunroll_vunroll_x_in_c1_eni67_387_391_wraddr_i = 9'b111111111;
    wire [9:0] redist387_sync_in_aunroll_vunroll_x_in_c1_eni67_387_391_rdcnt_a;
    wire [9:0] redist387_sync_in_aunroll_vunroll_x_in_c1_eni67_387_391_rdcnt_b;
    logic [9:0] redist387_sync_in_aunroll_vunroll_x_in_c1_eni67_387_391_rdcnt_o;
    wire [9:0] redist387_sync_in_aunroll_vunroll_x_in_c1_eni67_387_391_rdcnt_q;
    reg [31:0] redist388_sync_in_aunroll_vunroll_x_in_c1_eni67_388_392_inputreg0_q;
    reg [31:0] redist388_sync_in_aunroll_vunroll_x_in_c1_eni67_388_392_outputreg0_q;
    wire redist388_sync_in_aunroll_vunroll_x_in_c1_eni67_388_392_mem_reset0;
    wire [31:0] redist388_sync_in_aunroll_vunroll_x_in_c1_eni67_388_392_mem_ia;
    wire [8:0] redist388_sync_in_aunroll_vunroll_x_in_c1_eni67_388_392_mem_aa;
    wire [8:0] redist388_sync_in_aunroll_vunroll_x_in_c1_eni67_388_392_mem_ab;
    wire [31:0] redist388_sync_in_aunroll_vunroll_x_in_c1_eni67_388_392_mem_iq;
    wire [31:0] redist388_sync_in_aunroll_vunroll_x_in_c1_eni67_388_392_mem_q;
    wire [8:0] redist388_sync_in_aunroll_vunroll_x_in_c1_eni67_388_392_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist388_sync_in_aunroll_vunroll_x_in_c1_eni67_388_392_wraddr_i = 9'b111111111;
    wire [9:0] redist388_sync_in_aunroll_vunroll_x_in_c1_eni67_388_392_rdcnt_a;
    wire [9:0] redist388_sync_in_aunroll_vunroll_x_in_c1_eni67_388_392_rdcnt_b;
    logic [9:0] redist388_sync_in_aunroll_vunroll_x_in_c1_eni67_388_392_rdcnt_o;
    wire [9:0] redist388_sync_in_aunroll_vunroll_x_in_c1_eni67_388_392_rdcnt_q;
    reg [31:0] redist389_sync_in_aunroll_vunroll_x_in_c1_eni67_389_397_inputreg0_q;
    reg [31:0] redist389_sync_in_aunroll_vunroll_x_in_c1_eni67_389_397_outputreg0_q;
    wire redist389_sync_in_aunroll_vunroll_x_in_c1_eni67_389_397_mem_reset0;
    wire [31:0] redist389_sync_in_aunroll_vunroll_x_in_c1_eni67_389_397_mem_ia;
    wire [8:0] redist389_sync_in_aunroll_vunroll_x_in_c1_eni67_389_397_mem_aa;
    wire [8:0] redist389_sync_in_aunroll_vunroll_x_in_c1_eni67_389_397_mem_ab;
    wire [31:0] redist389_sync_in_aunroll_vunroll_x_in_c1_eni67_389_397_mem_iq;
    wire [31:0] redist389_sync_in_aunroll_vunroll_x_in_c1_eni67_389_397_mem_q;
    wire [8:0] redist389_sync_in_aunroll_vunroll_x_in_c1_eni67_389_397_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist389_sync_in_aunroll_vunroll_x_in_c1_eni67_389_397_wraddr_i = 9'b111111111;
    wire [9:0] redist389_sync_in_aunroll_vunroll_x_in_c1_eni67_389_397_rdcnt_a;
    wire [9:0] redist389_sync_in_aunroll_vunroll_x_in_c1_eni67_389_397_rdcnt_b;
    logic [9:0] redist389_sync_in_aunroll_vunroll_x_in_c1_eni67_389_397_rdcnt_o;
    wire [9:0] redist389_sync_in_aunroll_vunroll_x_in_c1_eni67_389_397_rdcnt_q;
    reg [31:0] redist390_sync_in_aunroll_vunroll_x_in_c1_eni67_390_398_inputreg0_q;
    reg [31:0] redist390_sync_in_aunroll_vunroll_x_in_c1_eni67_390_398_outputreg0_q;
    wire redist390_sync_in_aunroll_vunroll_x_in_c1_eni67_390_398_mem_reset0;
    wire [31:0] redist390_sync_in_aunroll_vunroll_x_in_c1_eni67_390_398_mem_ia;
    wire [8:0] redist390_sync_in_aunroll_vunroll_x_in_c1_eni67_390_398_mem_aa;
    wire [8:0] redist390_sync_in_aunroll_vunroll_x_in_c1_eni67_390_398_mem_ab;
    wire [31:0] redist390_sync_in_aunroll_vunroll_x_in_c1_eni67_390_398_mem_iq;
    wire [31:0] redist390_sync_in_aunroll_vunroll_x_in_c1_eni67_390_398_mem_q;
    wire [8:0] redist390_sync_in_aunroll_vunroll_x_in_c1_eni67_390_398_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist390_sync_in_aunroll_vunroll_x_in_c1_eni67_390_398_wraddr_i = 9'b111111111;
    wire [9:0] redist390_sync_in_aunroll_vunroll_x_in_c1_eni67_390_398_rdcnt_a;
    wire [9:0] redist390_sync_in_aunroll_vunroll_x_in_c1_eni67_390_398_rdcnt_b;
    logic [9:0] redist390_sync_in_aunroll_vunroll_x_in_c1_eni67_390_398_rdcnt_o;
    wire [9:0] redist390_sync_in_aunroll_vunroll_x_in_c1_eni67_390_398_rdcnt_q;
    reg [31:0] redist391_sync_in_aunroll_vunroll_x_in_c1_eni67_391_403_inputreg0_q;
    reg [31:0] redist391_sync_in_aunroll_vunroll_x_in_c1_eni67_391_403_outputreg0_q;
    wire redist391_sync_in_aunroll_vunroll_x_in_c1_eni67_391_403_mem_reset0;
    wire [31:0] redist391_sync_in_aunroll_vunroll_x_in_c1_eni67_391_403_mem_ia;
    wire [8:0] redist391_sync_in_aunroll_vunroll_x_in_c1_eni67_391_403_mem_aa;
    wire [8:0] redist391_sync_in_aunroll_vunroll_x_in_c1_eni67_391_403_mem_ab;
    wire [31:0] redist391_sync_in_aunroll_vunroll_x_in_c1_eni67_391_403_mem_iq;
    wire [31:0] redist391_sync_in_aunroll_vunroll_x_in_c1_eni67_391_403_mem_q;
    wire [8:0] redist391_sync_in_aunroll_vunroll_x_in_c1_eni67_391_403_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist391_sync_in_aunroll_vunroll_x_in_c1_eni67_391_403_wraddr_i = 9'b111111111;
    wire [9:0] redist391_sync_in_aunroll_vunroll_x_in_c1_eni67_391_403_rdcnt_a;
    wire [9:0] redist391_sync_in_aunroll_vunroll_x_in_c1_eni67_391_403_rdcnt_b;
    logic [9:0] redist391_sync_in_aunroll_vunroll_x_in_c1_eni67_391_403_rdcnt_o;
    wire [9:0] redist391_sync_in_aunroll_vunroll_x_in_c1_eni67_391_403_rdcnt_q;
    reg [31:0] redist392_sync_in_aunroll_vunroll_x_in_c1_eni67_392_404_inputreg0_q;
    reg [31:0] redist392_sync_in_aunroll_vunroll_x_in_c1_eni67_392_404_outputreg0_q;
    wire redist392_sync_in_aunroll_vunroll_x_in_c1_eni67_392_404_mem_reset0;
    wire [31:0] redist392_sync_in_aunroll_vunroll_x_in_c1_eni67_392_404_mem_ia;
    wire [8:0] redist392_sync_in_aunroll_vunroll_x_in_c1_eni67_392_404_mem_aa;
    wire [8:0] redist392_sync_in_aunroll_vunroll_x_in_c1_eni67_392_404_mem_ab;
    wire [31:0] redist392_sync_in_aunroll_vunroll_x_in_c1_eni67_392_404_mem_iq;
    wire [31:0] redist392_sync_in_aunroll_vunroll_x_in_c1_eni67_392_404_mem_q;
    wire [8:0] redist392_sync_in_aunroll_vunroll_x_in_c1_eni67_392_404_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist392_sync_in_aunroll_vunroll_x_in_c1_eni67_392_404_wraddr_i = 9'b111111111;
    wire [9:0] redist392_sync_in_aunroll_vunroll_x_in_c1_eni67_392_404_rdcnt_a;
    wire [9:0] redist392_sync_in_aunroll_vunroll_x_in_c1_eni67_392_404_rdcnt_b;
    logic [9:0] redist392_sync_in_aunroll_vunroll_x_in_c1_eni67_392_404_rdcnt_o;
    wire [9:0] redist392_sync_in_aunroll_vunroll_x_in_c1_eni67_392_404_rdcnt_q;
    reg [31:0] redist393_sync_in_aunroll_vunroll_x_in_c1_eni67_393_409_inputreg0_q;
    reg [31:0] redist393_sync_in_aunroll_vunroll_x_in_c1_eni67_393_409_outputreg0_q;
    wire redist393_sync_in_aunroll_vunroll_x_in_c1_eni67_393_409_mem_reset0;
    wire [31:0] redist393_sync_in_aunroll_vunroll_x_in_c1_eni67_393_409_mem_ia;
    wire [8:0] redist393_sync_in_aunroll_vunroll_x_in_c1_eni67_393_409_mem_aa;
    wire [8:0] redist393_sync_in_aunroll_vunroll_x_in_c1_eni67_393_409_mem_ab;
    wire [31:0] redist393_sync_in_aunroll_vunroll_x_in_c1_eni67_393_409_mem_iq;
    wire [31:0] redist393_sync_in_aunroll_vunroll_x_in_c1_eni67_393_409_mem_q;
    wire [8:0] redist393_sync_in_aunroll_vunroll_x_in_c1_eni67_393_409_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist393_sync_in_aunroll_vunroll_x_in_c1_eni67_393_409_wraddr_i = 9'b111111111;
    wire [9:0] redist393_sync_in_aunroll_vunroll_x_in_c1_eni67_393_409_rdcnt_a;
    wire [9:0] redist393_sync_in_aunroll_vunroll_x_in_c1_eni67_393_409_rdcnt_b;
    logic [9:0] redist393_sync_in_aunroll_vunroll_x_in_c1_eni67_393_409_rdcnt_o;
    wire [9:0] redist393_sync_in_aunroll_vunroll_x_in_c1_eni67_393_409_rdcnt_q;
    reg [31:0] redist394_sync_in_aunroll_vunroll_x_in_c1_eni67_394_410_inputreg0_q;
    reg [31:0] redist394_sync_in_aunroll_vunroll_x_in_c1_eni67_394_410_outputreg0_q;
    wire redist394_sync_in_aunroll_vunroll_x_in_c1_eni67_394_410_mem_reset0;
    wire [31:0] redist394_sync_in_aunroll_vunroll_x_in_c1_eni67_394_410_mem_ia;
    wire [8:0] redist394_sync_in_aunroll_vunroll_x_in_c1_eni67_394_410_mem_aa;
    wire [8:0] redist394_sync_in_aunroll_vunroll_x_in_c1_eni67_394_410_mem_ab;
    wire [31:0] redist394_sync_in_aunroll_vunroll_x_in_c1_eni67_394_410_mem_iq;
    wire [31:0] redist394_sync_in_aunroll_vunroll_x_in_c1_eni67_394_410_mem_q;
    wire [8:0] redist394_sync_in_aunroll_vunroll_x_in_c1_eni67_394_410_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist394_sync_in_aunroll_vunroll_x_in_c1_eni67_394_410_wraddr_i = 9'b111111111;
    wire [9:0] redist394_sync_in_aunroll_vunroll_x_in_c1_eni67_394_410_rdcnt_a;
    wire [9:0] redist394_sync_in_aunroll_vunroll_x_in_c1_eni67_394_410_rdcnt_b;
    logic [9:0] redist394_sync_in_aunroll_vunroll_x_in_c1_eni67_394_410_rdcnt_o;
    wire [9:0] redist394_sync_in_aunroll_vunroll_x_in_c1_eni67_394_410_rdcnt_q;
    reg [31:0] redist395_sync_in_aunroll_vunroll_x_in_c1_eni67_395_415_inputreg0_q;
    reg [31:0] redist395_sync_in_aunroll_vunroll_x_in_c1_eni67_395_415_outputreg0_q;
    wire redist395_sync_in_aunroll_vunroll_x_in_c1_eni67_395_415_mem_reset0;
    wire [31:0] redist395_sync_in_aunroll_vunroll_x_in_c1_eni67_395_415_mem_ia;
    wire [8:0] redist395_sync_in_aunroll_vunroll_x_in_c1_eni67_395_415_mem_aa;
    wire [8:0] redist395_sync_in_aunroll_vunroll_x_in_c1_eni67_395_415_mem_ab;
    wire [31:0] redist395_sync_in_aunroll_vunroll_x_in_c1_eni67_395_415_mem_iq;
    wire [31:0] redist395_sync_in_aunroll_vunroll_x_in_c1_eni67_395_415_mem_q;
    wire [8:0] redist395_sync_in_aunroll_vunroll_x_in_c1_eni67_395_415_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist395_sync_in_aunroll_vunroll_x_in_c1_eni67_395_415_wraddr_i = 9'b111111111;
    wire [9:0] redist395_sync_in_aunroll_vunroll_x_in_c1_eni67_395_415_rdcnt_a;
    wire [9:0] redist395_sync_in_aunroll_vunroll_x_in_c1_eni67_395_415_rdcnt_b;
    logic [9:0] redist395_sync_in_aunroll_vunroll_x_in_c1_eni67_395_415_rdcnt_o;
    wire [9:0] redist395_sync_in_aunroll_vunroll_x_in_c1_eni67_395_415_rdcnt_q;
    reg [31:0] redist396_sync_in_aunroll_vunroll_x_in_c1_eni67_396_416_inputreg0_q;
    reg [31:0] redist396_sync_in_aunroll_vunroll_x_in_c1_eni67_396_416_outputreg0_q;
    wire redist396_sync_in_aunroll_vunroll_x_in_c1_eni67_396_416_mem_reset0;
    wire [31:0] redist396_sync_in_aunroll_vunroll_x_in_c1_eni67_396_416_mem_ia;
    wire [8:0] redist396_sync_in_aunroll_vunroll_x_in_c1_eni67_396_416_mem_aa;
    wire [8:0] redist396_sync_in_aunroll_vunroll_x_in_c1_eni67_396_416_mem_ab;
    wire [31:0] redist396_sync_in_aunroll_vunroll_x_in_c1_eni67_396_416_mem_iq;
    wire [31:0] redist396_sync_in_aunroll_vunroll_x_in_c1_eni67_396_416_mem_q;
    wire [8:0] redist396_sync_in_aunroll_vunroll_x_in_c1_eni67_396_416_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist396_sync_in_aunroll_vunroll_x_in_c1_eni67_396_416_wraddr_i = 9'b111111111;
    wire [9:0] redist396_sync_in_aunroll_vunroll_x_in_c1_eni67_396_416_rdcnt_a;
    wire [9:0] redist396_sync_in_aunroll_vunroll_x_in_c1_eni67_396_416_rdcnt_b;
    logic [9:0] redist396_sync_in_aunroll_vunroll_x_in_c1_eni67_396_416_rdcnt_o;
    wire [9:0] redist396_sync_in_aunroll_vunroll_x_in_c1_eni67_396_416_rdcnt_q;
    reg [31:0] redist397_sync_in_aunroll_vunroll_x_in_c1_eni67_397_421_inputreg0_q;
    reg [31:0] redist397_sync_in_aunroll_vunroll_x_in_c1_eni67_397_421_outputreg0_q;
    wire redist397_sync_in_aunroll_vunroll_x_in_c1_eni67_397_421_mem_reset0;
    wire [31:0] redist397_sync_in_aunroll_vunroll_x_in_c1_eni67_397_421_mem_ia;
    wire [8:0] redist397_sync_in_aunroll_vunroll_x_in_c1_eni67_397_421_mem_aa;
    wire [8:0] redist397_sync_in_aunroll_vunroll_x_in_c1_eni67_397_421_mem_ab;
    wire [31:0] redist397_sync_in_aunroll_vunroll_x_in_c1_eni67_397_421_mem_iq;
    wire [31:0] redist397_sync_in_aunroll_vunroll_x_in_c1_eni67_397_421_mem_q;
    wire [8:0] redist397_sync_in_aunroll_vunroll_x_in_c1_eni67_397_421_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist397_sync_in_aunroll_vunroll_x_in_c1_eni67_397_421_wraddr_i = 9'b111111111;
    wire [9:0] redist397_sync_in_aunroll_vunroll_x_in_c1_eni67_397_421_rdcnt_a;
    wire [9:0] redist397_sync_in_aunroll_vunroll_x_in_c1_eni67_397_421_rdcnt_b;
    logic [9:0] redist397_sync_in_aunroll_vunroll_x_in_c1_eni67_397_421_rdcnt_o;
    wire [9:0] redist397_sync_in_aunroll_vunroll_x_in_c1_eni67_397_421_rdcnt_q;
    reg [31:0] redist398_sync_in_aunroll_vunroll_x_in_c1_eni67_398_422_inputreg0_q;
    reg [31:0] redist398_sync_in_aunroll_vunroll_x_in_c1_eni67_398_422_outputreg0_q;
    wire redist398_sync_in_aunroll_vunroll_x_in_c1_eni67_398_422_mem_reset0;
    wire [31:0] redist398_sync_in_aunroll_vunroll_x_in_c1_eni67_398_422_mem_ia;
    wire [8:0] redist398_sync_in_aunroll_vunroll_x_in_c1_eni67_398_422_mem_aa;
    wire [8:0] redist398_sync_in_aunroll_vunroll_x_in_c1_eni67_398_422_mem_ab;
    wire [31:0] redist398_sync_in_aunroll_vunroll_x_in_c1_eni67_398_422_mem_iq;
    wire [31:0] redist398_sync_in_aunroll_vunroll_x_in_c1_eni67_398_422_mem_q;
    wire [8:0] redist398_sync_in_aunroll_vunroll_x_in_c1_eni67_398_422_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist398_sync_in_aunroll_vunroll_x_in_c1_eni67_398_422_wraddr_i = 9'b111111111;
    wire [9:0] redist398_sync_in_aunroll_vunroll_x_in_c1_eni67_398_422_rdcnt_a;
    wire [9:0] redist398_sync_in_aunroll_vunroll_x_in_c1_eni67_398_422_rdcnt_b;
    logic [9:0] redist398_sync_in_aunroll_vunroll_x_in_c1_eni67_398_422_rdcnt_o;
    wire [9:0] redist398_sync_in_aunroll_vunroll_x_in_c1_eni67_398_422_rdcnt_q;
    reg [31:0] redist399_sync_in_aunroll_vunroll_x_in_c1_eni67_399_427_inputreg0_q;
    reg [31:0] redist399_sync_in_aunroll_vunroll_x_in_c1_eni67_399_427_outputreg0_q;
    wire redist399_sync_in_aunroll_vunroll_x_in_c1_eni67_399_427_mem_reset0;
    wire [31:0] redist399_sync_in_aunroll_vunroll_x_in_c1_eni67_399_427_mem_ia;
    wire [8:0] redist399_sync_in_aunroll_vunroll_x_in_c1_eni67_399_427_mem_aa;
    wire [8:0] redist399_sync_in_aunroll_vunroll_x_in_c1_eni67_399_427_mem_ab;
    wire [31:0] redist399_sync_in_aunroll_vunroll_x_in_c1_eni67_399_427_mem_iq;
    wire [31:0] redist399_sync_in_aunroll_vunroll_x_in_c1_eni67_399_427_mem_q;
    wire [8:0] redist399_sync_in_aunroll_vunroll_x_in_c1_eni67_399_427_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist399_sync_in_aunroll_vunroll_x_in_c1_eni67_399_427_wraddr_i = 9'b111111111;
    wire [9:0] redist399_sync_in_aunroll_vunroll_x_in_c1_eni67_399_427_rdcnt_a;
    wire [9:0] redist399_sync_in_aunroll_vunroll_x_in_c1_eni67_399_427_rdcnt_b;
    logic [9:0] redist399_sync_in_aunroll_vunroll_x_in_c1_eni67_399_427_rdcnt_o;
    wire [9:0] redist399_sync_in_aunroll_vunroll_x_in_c1_eni67_399_427_rdcnt_q;
    reg [31:0] redist400_sync_in_aunroll_vunroll_x_in_c1_eni67_400_428_inputreg0_q;
    reg [31:0] redist400_sync_in_aunroll_vunroll_x_in_c1_eni67_400_428_outputreg0_q;
    wire redist400_sync_in_aunroll_vunroll_x_in_c1_eni67_400_428_mem_reset0;
    wire [31:0] redist400_sync_in_aunroll_vunroll_x_in_c1_eni67_400_428_mem_ia;
    wire [8:0] redist400_sync_in_aunroll_vunroll_x_in_c1_eni67_400_428_mem_aa;
    wire [8:0] redist400_sync_in_aunroll_vunroll_x_in_c1_eni67_400_428_mem_ab;
    wire [31:0] redist400_sync_in_aunroll_vunroll_x_in_c1_eni67_400_428_mem_iq;
    wire [31:0] redist400_sync_in_aunroll_vunroll_x_in_c1_eni67_400_428_mem_q;
    wire [8:0] redist400_sync_in_aunroll_vunroll_x_in_c1_eni67_400_428_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist400_sync_in_aunroll_vunroll_x_in_c1_eni67_400_428_wraddr_i = 9'b111111111;
    wire [9:0] redist400_sync_in_aunroll_vunroll_x_in_c1_eni67_400_428_rdcnt_a;
    wire [9:0] redist400_sync_in_aunroll_vunroll_x_in_c1_eni67_400_428_rdcnt_b;
    logic [9:0] redist400_sync_in_aunroll_vunroll_x_in_c1_eni67_400_428_rdcnt_o;
    wire [9:0] redist400_sync_in_aunroll_vunroll_x_in_c1_eni67_400_428_rdcnt_q;
    reg [31:0] redist401_sync_in_aunroll_vunroll_x_in_c1_eni67_401_433_inputreg0_q;
    reg [31:0] redist401_sync_in_aunroll_vunroll_x_in_c1_eni67_401_433_outputreg0_q;
    wire redist401_sync_in_aunroll_vunroll_x_in_c1_eni67_401_433_mem_reset0;
    wire [31:0] redist401_sync_in_aunroll_vunroll_x_in_c1_eni67_401_433_mem_ia;
    wire [8:0] redist401_sync_in_aunroll_vunroll_x_in_c1_eni67_401_433_mem_aa;
    wire [8:0] redist401_sync_in_aunroll_vunroll_x_in_c1_eni67_401_433_mem_ab;
    wire [31:0] redist401_sync_in_aunroll_vunroll_x_in_c1_eni67_401_433_mem_iq;
    wire [31:0] redist401_sync_in_aunroll_vunroll_x_in_c1_eni67_401_433_mem_q;
    wire [8:0] redist401_sync_in_aunroll_vunroll_x_in_c1_eni67_401_433_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist401_sync_in_aunroll_vunroll_x_in_c1_eni67_401_433_wraddr_i = 9'b111111111;
    wire [9:0] redist401_sync_in_aunroll_vunroll_x_in_c1_eni67_401_433_rdcnt_a;
    wire [9:0] redist401_sync_in_aunroll_vunroll_x_in_c1_eni67_401_433_rdcnt_b;
    logic [9:0] redist401_sync_in_aunroll_vunroll_x_in_c1_eni67_401_433_rdcnt_o;
    wire [9:0] redist401_sync_in_aunroll_vunroll_x_in_c1_eni67_401_433_rdcnt_q;
    reg [31:0] redist402_sync_in_aunroll_vunroll_x_in_c1_eni67_402_434_inputreg0_q;
    reg [31:0] redist402_sync_in_aunroll_vunroll_x_in_c1_eni67_402_434_outputreg0_q;
    wire redist402_sync_in_aunroll_vunroll_x_in_c1_eni67_402_434_mem_reset0;
    wire [31:0] redist402_sync_in_aunroll_vunroll_x_in_c1_eni67_402_434_mem_ia;
    wire [8:0] redist402_sync_in_aunroll_vunroll_x_in_c1_eni67_402_434_mem_aa;
    wire [8:0] redist402_sync_in_aunroll_vunroll_x_in_c1_eni67_402_434_mem_ab;
    wire [31:0] redist402_sync_in_aunroll_vunroll_x_in_c1_eni67_402_434_mem_iq;
    wire [31:0] redist402_sync_in_aunroll_vunroll_x_in_c1_eni67_402_434_mem_q;
    wire [8:0] redist402_sync_in_aunroll_vunroll_x_in_c1_eni67_402_434_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist402_sync_in_aunroll_vunroll_x_in_c1_eni67_402_434_wraddr_i = 9'b111111111;
    wire [9:0] redist402_sync_in_aunroll_vunroll_x_in_c1_eni67_402_434_rdcnt_a;
    wire [9:0] redist402_sync_in_aunroll_vunroll_x_in_c1_eni67_402_434_rdcnt_b;
    logic [9:0] redist402_sync_in_aunroll_vunroll_x_in_c1_eni67_402_434_rdcnt_o;
    wire [9:0] redist402_sync_in_aunroll_vunroll_x_in_c1_eni67_402_434_rdcnt_q;
    reg [31:0] redist403_sync_in_aunroll_vunroll_x_in_c1_eni67_403_439_inputreg0_q;
    reg [31:0] redist403_sync_in_aunroll_vunroll_x_in_c1_eni67_403_439_outputreg0_q;
    wire redist403_sync_in_aunroll_vunroll_x_in_c1_eni67_403_439_mem_reset0;
    wire [31:0] redist403_sync_in_aunroll_vunroll_x_in_c1_eni67_403_439_mem_ia;
    wire [8:0] redist403_sync_in_aunroll_vunroll_x_in_c1_eni67_403_439_mem_aa;
    wire [8:0] redist403_sync_in_aunroll_vunroll_x_in_c1_eni67_403_439_mem_ab;
    wire [31:0] redist403_sync_in_aunroll_vunroll_x_in_c1_eni67_403_439_mem_iq;
    wire [31:0] redist403_sync_in_aunroll_vunroll_x_in_c1_eni67_403_439_mem_q;
    wire [8:0] redist403_sync_in_aunroll_vunroll_x_in_c1_eni67_403_439_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist403_sync_in_aunroll_vunroll_x_in_c1_eni67_403_439_wraddr_i = 9'b111111111;
    wire [9:0] redist403_sync_in_aunroll_vunroll_x_in_c1_eni67_403_439_rdcnt_a;
    wire [9:0] redist403_sync_in_aunroll_vunroll_x_in_c1_eni67_403_439_rdcnt_b;
    logic [9:0] redist403_sync_in_aunroll_vunroll_x_in_c1_eni67_403_439_rdcnt_o;
    wire [9:0] redist403_sync_in_aunroll_vunroll_x_in_c1_eni67_403_439_rdcnt_q;
    reg [31:0] redist404_sync_in_aunroll_vunroll_x_in_c1_eni67_404_440_inputreg0_q;
    reg [31:0] redist404_sync_in_aunroll_vunroll_x_in_c1_eni67_404_440_outputreg0_q;
    wire redist404_sync_in_aunroll_vunroll_x_in_c1_eni67_404_440_mem_reset0;
    wire [31:0] redist404_sync_in_aunroll_vunroll_x_in_c1_eni67_404_440_mem_ia;
    wire [8:0] redist404_sync_in_aunroll_vunroll_x_in_c1_eni67_404_440_mem_aa;
    wire [8:0] redist404_sync_in_aunroll_vunroll_x_in_c1_eni67_404_440_mem_ab;
    wire [31:0] redist404_sync_in_aunroll_vunroll_x_in_c1_eni67_404_440_mem_iq;
    wire [31:0] redist404_sync_in_aunroll_vunroll_x_in_c1_eni67_404_440_mem_q;
    wire [8:0] redist404_sync_in_aunroll_vunroll_x_in_c1_eni67_404_440_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist404_sync_in_aunroll_vunroll_x_in_c1_eni67_404_440_wraddr_i = 9'b111111111;
    wire [9:0] redist404_sync_in_aunroll_vunroll_x_in_c1_eni67_404_440_rdcnt_a;
    wire [9:0] redist404_sync_in_aunroll_vunroll_x_in_c1_eni67_404_440_rdcnt_b;
    logic [9:0] redist404_sync_in_aunroll_vunroll_x_in_c1_eni67_404_440_rdcnt_o;
    wire [9:0] redist404_sync_in_aunroll_vunroll_x_in_c1_eni67_404_440_rdcnt_q;
    reg [31:0] redist405_sync_in_aunroll_vunroll_x_in_c1_eni67_405_445_inputreg0_q;
    reg [31:0] redist405_sync_in_aunroll_vunroll_x_in_c1_eni67_405_445_outputreg0_q;
    wire redist405_sync_in_aunroll_vunroll_x_in_c1_eni67_405_445_mem_reset0;
    wire [31:0] redist405_sync_in_aunroll_vunroll_x_in_c1_eni67_405_445_mem_ia;
    wire [8:0] redist405_sync_in_aunroll_vunroll_x_in_c1_eni67_405_445_mem_aa;
    wire [8:0] redist405_sync_in_aunroll_vunroll_x_in_c1_eni67_405_445_mem_ab;
    wire [31:0] redist405_sync_in_aunroll_vunroll_x_in_c1_eni67_405_445_mem_iq;
    wire [31:0] redist405_sync_in_aunroll_vunroll_x_in_c1_eni67_405_445_mem_q;
    wire [8:0] redist405_sync_in_aunroll_vunroll_x_in_c1_eni67_405_445_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist405_sync_in_aunroll_vunroll_x_in_c1_eni67_405_445_wraddr_i = 9'b111111111;
    wire [9:0] redist405_sync_in_aunroll_vunroll_x_in_c1_eni67_405_445_rdcnt_a;
    wire [9:0] redist405_sync_in_aunroll_vunroll_x_in_c1_eni67_405_445_rdcnt_b;
    logic [9:0] redist405_sync_in_aunroll_vunroll_x_in_c1_eni67_405_445_rdcnt_o;
    wire [9:0] redist405_sync_in_aunroll_vunroll_x_in_c1_eni67_405_445_rdcnt_q;
    reg [31:0] redist406_sync_in_aunroll_vunroll_x_in_c1_eni67_406_446_inputreg0_q;
    reg [31:0] redist406_sync_in_aunroll_vunroll_x_in_c1_eni67_406_446_outputreg0_q;
    wire redist406_sync_in_aunroll_vunroll_x_in_c1_eni67_406_446_mem_reset0;
    wire [31:0] redist406_sync_in_aunroll_vunroll_x_in_c1_eni67_406_446_mem_ia;
    wire [8:0] redist406_sync_in_aunroll_vunroll_x_in_c1_eni67_406_446_mem_aa;
    wire [8:0] redist406_sync_in_aunroll_vunroll_x_in_c1_eni67_406_446_mem_ab;
    wire [31:0] redist406_sync_in_aunroll_vunroll_x_in_c1_eni67_406_446_mem_iq;
    wire [31:0] redist406_sync_in_aunroll_vunroll_x_in_c1_eni67_406_446_mem_q;
    wire [8:0] redist406_sync_in_aunroll_vunroll_x_in_c1_eni67_406_446_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist406_sync_in_aunroll_vunroll_x_in_c1_eni67_406_446_wraddr_i = 9'b111111111;
    wire [9:0] redist406_sync_in_aunroll_vunroll_x_in_c1_eni67_406_446_rdcnt_a;
    wire [9:0] redist406_sync_in_aunroll_vunroll_x_in_c1_eni67_406_446_rdcnt_b;
    logic [9:0] redist406_sync_in_aunroll_vunroll_x_in_c1_eni67_406_446_rdcnt_o;
    wire [9:0] redist406_sync_in_aunroll_vunroll_x_in_c1_eni67_406_446_rdcnt_q;
    reg [31:0] redist407_sync_in_aunroll_vunroll_x_in_c1_eni67_407_451_inputreg0_q;
    reg [31:0] redist407_sync_in_aunroll_vunroll_x_in_c1_eni67_407_451_outputreg0_q;
    wire redist407_sync_in_aunroll_vunroll_x_in_c1_eni67_407_451_mem_reset0;
    wire [31:0] redist407_sync_in_aunroll_vunroll_x_in_c1_eni67_407_451_mem_ia;
    wire [8:0] redist407_sync_in_aunroll_vunroll_x_in_c1_eni67_407_451_mem_aa;
    wire [8:0] redist407_sync_in_aunroll_vunroll_x_in_c1_eni67_407_451_mem_ab;
    wire [31:0] redist407_sync_in_aunroll_vunroll_x_in_c1_eni67_407_451_mem_iq;
    wire [31:0] redist407_sync_in_aunroll_vunroll_x_in_c1_eni67_407_451_mem_q;
    wire [8:0] redist407_sync_in_aunroll_vunroll_x_in_c1_eni67_407_451_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist407_sync_in_aunroll_vunroll_x_in_c1_eni67_407_451_wraddr_i = 9'b111111111;
    wire [9:0] redist407_sync_in_aunroll_vunroll_x_in_c1_eni67_407_451_rdcnt_a;
    wire [9:0] redist407_sync_in_aunroll_vunroll_x_in_c1_eni67_407_451_rdcnt_b;
    logic [9:0] redist407_sync_in_aunroll_vunroll_x_in_c1_eni67_407_451_rdcnt_o;
    wire [9:0] redist407_sync_in_aunroll_vunroll_x_in_c1_eni67_407_451_rdcnt_q;
    reg [31:0] redist408_sync_in_aunroll_vunroll_x_in_c1_eni67_408_452_inputreg0_q;
    reg [31:0] redist408_sync_in_aunroll_vunroll_x_in_c1_eni67_408_452_outputreg0_q;
    wire redist408_sync_in_aunroll_vunroll_x_in_c1_eni67_408_452_mem_reset0;
    wire [31:0] redist408_sync_in_aunroll_vunroll_x_in_c1_eni67_408_452_mem_ia;
    wire [8:0] redist408_sync_in_aunroll_vunroll_x_in_c1_eni67_408_452_mem_aa;
    wire [8:0] redist408_sync_in_aunroll_vunroll_x_in_c1_eni67_408_452_mem_ab;
    wire [31:0] redist408_sync_in_aunroll_vunroll_x_in_c1_eni67_408_452_mem_iq;
    wire [31:0] redist408_sync_in_aunroll_vunroll_x_in_c1_eni67_408_452_mem_q;
    wire [8:0] redist408_sync_in_aunroll_vunroll_x_in_c1_eni67_408_452_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist408_sync_in_aunroll_vunroll_x_in_c1_eni67_408_452_wraddr_i = 9'b111111111;
    wire [9:0] redist408_sync_in_aunroll_vunroll_x_in_c1_eni67_408_452_rdcnt_a;
    wire [9:0] redist408_sync_in_aunroll_vunroll_x_in_c1_eni67_408_452_rdcnt_b;
    logic [9:0] redist408_sync_in_aunroll_vunroll_x_in_c1_eni67_408_452_rdcnt_o;
    wire [9:0] redist408_sync_in_aunroll_vunroll_x_in_c1_eni67_408_452_rdcnt_q;
    reg [31:0] redist409_sync_in_aunroll_vunroll_x_in_c1_eni67_409_457_inputreg0_q;
    reg [31:0] redist409_sync_in_aunroll_vunroll_x_in_c1_eni67_409_457_outputreg0_q;
    wire redist409_sync_in_aunroll_vunroll_x_in_c1_eni67_409_457_mem_reset0;
    wire [31:0] redist409_sync_in_aunroll_vunroll_x_in_c1_eni67_409_457_mem_ia;
    wire [8:0] redist409_sync_in_aunroll_vunroll_x_in_c1_eni67_409_457_mem_aa;
    wire [8:0] redist409_sync_in_aunroll_vunroll_x_in_c1_eni67_409_457_mem_ab;
    wire [31:0] redist409_sync_in_aunroll_vunroll_x_in_c1_eni67_409_457_mem_iq;
    wire [31:0] redist409_sync_in_aunroll_vunroll_x_in_c1_eni67_409_457_mem_q;
    wire [8:0] redist409_sync_in_aunroll_vunroll_x_in_c1_eni67_409_457_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist409_sync_in_aunroll_vunroll_x_in_c1_eni67_409_457_wraddr_i = 9'b111111111;
    wire [9:0] redist409_sync_in_aunroll_vunroll_x_in_c1_eni67_409_457_rdcnt_a;
    wire [9:0] redist409_sync_in_aunroll_vunroll_x_in_c1_eni67_409_457_rdcnt_b;
    logic [9:0] redist409_sync_in_aunroll_vunroll_x_in_c1_eni67_409_457_rdcnt_o;
    wire [9:0] redist409_sync_in_aunroll_vunroll_x_in_c1_eni67_409_457_rdcnt_q;
    reg [31:0] redist410_sync_in_aunroll_vunroll_x_in_c1_eni67_410_458_inputreg0_q;
    reg [31:0] redist410_sync_in_aunroll_vunroll_x_in_c1_eni67_410_458_outputreg0_q;
    wire redist410_sync_in_aunroll_vunroll_x_in_c1_eni67_410_458_mem_reset0;
    wire [31:0] redist410_sync_in_aunroll_vunroll_x_in_c1_eni67_410_458_mem_ia;
    wire [8:0] redist410_sync_in_aunroll_vunroll_x_in_c1_eni67_410_458_mem_aa;
    wire [8:0] redist410_sync_in_aunroll_vunroll_x_in_c1_eni67_410_458_mem_ab;
    wire [31:0] redist410_sync_in_aunroll_vunroll_x_in_c1_eni67_410_458_mem_iq;
    wire [31:0] redist410_sync_in_aunroll_vunroll_x_in_c1_eni67_410_458_mem_q;
    wire [8:0] redist410_sync_in_aunroll_vunroll_x_in_c1_eni67_410_458_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist410_sync_in_aunroll_vunroll_x_in_c1_eni67_410_458_wraddr_i = 9'b111111111;
    wire [9:0] redist410_sync_in_aunroll_vunroll_x_in_c1_eni67_410_458_rdcnt_a;
    wire [9:0] redist410_sync_in_aunroll_vunroll_x_in_c1_eni67_410_458_rdcnt_b;
    logic [9:0] redist410_sync_in_aunroll_vunroll_x_in_c1_eni67_410_458_rdcnt_o;
    wire [9:0] redist410_sync_in_aunroll_vunroll_x_in_c1_eni67_410_458_rdcnt_q;
    reg [31:0] redist411_sync_in_aunroll_vunroll_x_in_c1_eni67_411_463_inputreg0_q;
    reg [31:0] redist411_sync_in_aunroll_vunroll_x_in_c1_eni67_411_463_outputreg0_q;
    wire redist411_sync_in_aunroll_vunroll_x_in_c1_eni67_411_463_mem_reset0;
    wire [31:0] redist411_sync_in_aunroll_vunroll_x_in_c1_eni67_411_463_mem_ia;
    wire [8:0] redist411_sync_in_aunroll_vunroll_x_in_c1_eni67_411_463_mem_aa;
    wire [8:0] redist411_sync_in_aunroll_vunroll_x_in_c1_eni67_411_463_mem_ab;
    wire [31:0] redist411_sync_in_aunroll_vunroll_x_in_c1_eni67_411_463_mem_iq;
    wire [31:0] redist411_sync_in_aunroll_vunroll_x_in_c1_eni67_411_463_mem_q;
    wire [8:0] redist411_sync_in_aunroll_vunroll_x_in_c1_eni67_411_463_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist411_sync_in_aunroll_vunroll_x_in_c1_eni67_411_463_wraddr_i = 9'b111111111;
    wire [9:0] redist411_sync_in_aunroll_vunroll_x_in_c1_eni67_411_463_rdcnt_a;
    wire [9:0] redist411_sync_in_aunroll_vunroll_x_in_c1_eni67_411_463_rdcnt_b;
    logic [9:0] redist411_sync_in_aunroll_vunroll_x_in_c1_eni67_411_463_rdcnt_o;
    wire [9:0] redist411_sync_in_aunroll_vunroll_x_in_c1_eni67_411_463_rdcnt_q;
    reg [31:0] redist412_sync_in_aunroll_vunroll_x_in_c1_eni67_412_464_inputreg0_q;
    reg [31:0] redist412_sync_in_aunroll_vunroll_x_in_c1_eni67_412_464_outputreg0_q;
    wire redist412_sync_in_aunroll_vunroll_x_in_c1_eni67_412_464_mem_reset0;
    wire [31:0] redist412_sync_in_aunroll_vunroll_x_in_c1_eni67_412_464_mem_ia;
    wire [8:0] redist412_sync_in_aunroll_vunroll_x_in_c1_eni67_412_464_mem_aa;
    wire [8:0] redist412_sync_in_aunroll_vunroll_x_in_c1_eni67_412_464_mem_ab;
    wire [31:0] redist412_sync_in_aunroll_vunroll_x_in_c1_eni67_412_464_mem_iq;
    wire [31:0] redist412_sync_in_aunroll_vunroll_x_in_c1_eni67_412_464_mem_q;
    wire [8:0] redist412_sync_in_aunroll_vunroll_x_in_c1_eni67_412_464_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist412_sync_in_aunroll_vunroll_x_in_c1_eni67_412_464_wraddr_i = 9'b111111111;
    wire [9:0] redist412_sync_in_aunroll_vunroll_x_in_c1_eni67_412_464_rdcnt_a;
    wire [9:0] redist412_sync_in_aunroll_vunroll_x_in_c1_eni67_412_464_rdcnt_b;
    logic [9:0] redist412_sync_in_aunroll_vunroll_x_in_c1_eni67_412_464_rdcnt_o;
    wire [9:0] redist412_sync_in_aunroll_vunroll_x_in_c1_eni67_412_464_rdcnt_q;
    reg [31:0] redist413_sync_in_aunroll_vunroll_x_in_c1_eni67_413_469_inputreg0_q;
    reg [31:0] redist413_sync_in_aunroll_vunroll_x_in_c1_eni67_413_469_outputreg0_q;
    wire redist413_sync_in_aunroll_vunroll_x_in_c1_eni67_413_469_mem_reset0;
    wire [31:0] redist413_sync_in_aunroll_vunroll_x_in_c1_eni67_413_469_mem_ia;
    wire [8:0] redist413_sync_in_aunroll_vunroll_x_in_c1_eni67_413_469_mem_aa;
    wire [8:0] redist413_sync_in_aunroll_vunroll_x_in_c1_eni67_413_469_mem_ab;
    wire [31:0] redist413_sync_in_aunroll_vunroll_x_in_c1_eni67_413_469_mem_iq;
    wire [31:0] redist413_sync_in_aunroll_vunroll_x_in_c1_eni67_413_469_mem_q;
    wire [8:0] redist413_sync_in_aunroll_vunroll_x_in_c1_eni67_413_469_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist413_sync_in_aunroll_vunroll_x_in_c1_eni67_413_469_wraddr_i = 9'b111111111;
    wire [9:0] redist413_sync_in_aunroll_vunroll_x_in_c1_eni67_413_469_rdcnt_a;
    wire [9:0] redist413_sync_in_aunroll_vunroll_x_in_c1_eni67_413_469_rdcnt_b;
    logic [9:0] redist413_sync_in_aunroll_vunroll_x_in_c1_eni67_413_469_rdcnt_o;
    wire [9:0] redist413_sync_in_aunroll_vunroll_x_in_c1_eni67_413_469_rdcnt_q;
    reg [31:0] redist414_sync_in_aunroll_vunroll_x_in_c1_eni67_414_470_inputreg0_q;
    reg [31:0] redist414_sync_in_aunroll_vunroll_x_in_c1_eni67_414_470_outputreg0_q;
    wire redist414_sync_in_aunroll_vunroll_x_in_c1_eni67_414_470_mem_reset0;
    wire [31:0] redist414_sync_in_aunroll_vunroll_x_in_c1_eni67_414_470_mem_ia;
    wire [8:0] redist414_sync_in_aunroll_vunroll_x_in_c1_eni67_414_470_mem_aa;
    wire [8:0] redist414_sync_in_aunroll_vunroll_x_in_c1_eni67_414_470_mem_ab;
    wire [31:0] redist414_sync_in_aunroll_vunroll_x_in_c1_eni67_414_470_mem_iq;
    wire [31:0] redist414_sync_in_aunroll_vunroll_x_in_c1_eni67_414_470_mem_q;
    wire [8:0] redist414_sync_in_aunroll_vunroll_x_in_c1_eni67_414_470_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist414_sync_in_aunroll_vunroll_x_in_c1_eni67_414_470_wraddr_i = 9'b111111111;
    wire [9:0] redist414_sync_in_aunroll_vunroll_x_in_c1_eni67_414_470_rdcnt_a;
    wire [9:0] redist414_sync_in_aunroll_vunroll_x_in_c1_eni67_414_470_rdcnt_b;
    logic [9:0] redist414_sync_in_aunroll_vunroll_x_in_c1_eni67_414_470_rdcnt_o;
    wire [9:0] redist414_sync_in_aunroll_vunroll_x_in_c1_eni67_414_470_rdcnt_q;
    reg [31:0] redist415_sync_in_aunroll_vunroll_x_in_c1_eni67_415_475_inputreg0_q;
    reg [31:0] redist415_sync_in_aunroll_vunroll_x_in_c1_eni67_415_475_outputreg0_q;
    wire redist415_sync_in_aunroll_vunroll_x_in_c1_eni67_415_475_mem_reset0;
    wire [31:0] redist415_sync_in_aunroll_vunroll_x_in_c1_eni67_415_475_mem_ia;
    wire [8:0] redist415_sync_in_aunroll_vunroll_x_in_c1_eni67_415_475_mem_aa;
    wire [8:0] redist415_sync_in_aunroll_vunroll_x_in_c1_eni67_415_475_mem_ab;
    wire [31:0] redist415_sync_in_aunroll_vunroll_x_in_c1_eni67_415_475_mem_iq;
    wire [31:0] redist415_sync_in_aunroll_vunroll_x_in_c1_eni67_415_475_mem_q;
    wire [8:0] redist415_sync_in_aunroll_vunroll_x_in_c1_eni67_415_475_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist415_sync_in_aunroll_vunroll_x_in_c1_eni67_415_475_wraddr_i = 9'b111111111;
    wire [9:0] redist415_sync_in_aunroll_vunroll_x_in_c1_eni67_415_475_rdcnt_a;
    wire [9:0] redist415_sync_in_aunroll_vunroll_x_in_c1_eni67_415_475_rdcnt_b;
    logic [9:0] redist415_sync_in_aunroll_vunroll_x_in_c1_eni67_415_475_rdcnt_o;
    wire [9:0] redist415_sync_in_aunroll_vunroll_x_in_c1_eni67_415_475_rdcnt_q;
    reg [31:0] redist416_sync_in_aunroll_vunroll_x_in_c1_eni67_416_476_inputreg0_q;
    reg [31:0] redist416_sync_in_aunroll_vunroll_x_in_c1_eni67_416_476_outputreg0_q;
    wire redist416_sync_in_aunroll_vunroll_x_in_c1_eni67_416_476_mem_reset0;
    wire [31:0] redist416_sync_in_aunroll_vunroll_x_in_c1_eni67_416_476_mem_ia;
    wire [8:0] redist416_sync_in_aunroll_vunroll_x_in_c1_eni67_416_476_mem_aa;
    wire [8:0] redist416_sync_in_aunroll_vunroll_x_in_c1_eni67_416_476_mem_ab;
    wire [31:0] redist416_sync_in_aunroll_vunroll_x_in_c1_eni67_416_476_mem_iq;
    wire [31:0] redist416_sync_in_aunroll_vunroll_x_in_c1_eni67_416_476_mem_q;
    wire [8:0] redist416_sync_in_aunroll_vunroll_x_in_c1_eni67_416_476_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist416_sync_in_aunroll_vunroll_x_in_c1_eni67_416_476_wraddr_i = 9'b111111111;
    wire [9:0] redist416_sync_in_aunroll_vunroll_x_in_c1_eni67_416_476_rdcnt_a;
    wire [9:0] redist416_sync_in_aunroll_vunroll_x_in_c1_eni67_416_476_rdcnt_b;
    logic [9:0] redist416_sync_in_aunroll_vunroll_x_in_c1_eni67_416_476_rdcnt_o;
    wire [9:0] redist416_sync_in_aunroll_vunroll_x_in_c1_eni67_416_476_rdcnt_q;
    reg [31:0] redist417_sync_in_aunroll_vunroll_x_in_c1_eni67_417_481_inputreg0_q;
    reg [31:0] redist417_sync_in_aunroll_vunroll_x_in_c1_eni67_417_481_outputreg0_q;
    wire redist417_sync_in_aunroll_vunroll_x_in_c1_eni67_417_481_mem_reset0;
    wire [31:0] redist417_sync_in_aunroll_vunroll_x_in_c1_eni67_417_481_mem_ia;
    wire [8:0] redist417_sync_in_aunroll_vunroll_x_in_c1_eni67_417_481_mem_aa;
    wire [8:0] redist417_sync_in_aunroll_vunroll_x_in_c1_eni67_417_481_mem_ab;
    wire [31:0] redist417_sync_in_aunroll_vunroll_x_in_c1_eni67_417_481_mem_iq;
    wire [31:0] redist417_sync_in_aunroll_vunroll_x_in_c1_eni67_417_481_mem_q;
    wire [8:0] redist417_sync_in_aunroll_vunroll_x_in_c1_eni67_417_481_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist417_sync_in_aunroll_vunroll_x_in_c1_eni67_417_481_wraddr_i = 9'b111111111;
    wire [9:0] redist417_sync_in_aunroll_vunroll_x_in_c1_eni67_417_481_rdcnt_a;
    wire [9:0] redist417_sync_in_aunroll_vunroll_x_in_c1_eni67_417_481_rdcnt_b;
    logic [9:0] redist417_sync_in_aunroll_vunroll_x_in_c1_eni67_417_481_rdcnt_o;
    wire [9:0] redist417_sync_in_aunroll_vunroll_x_in_c1_eni67_417_481_rdcnt_q;
    reg [31:0] redist418_sync_in_aunroll_vunroll_x_in_c1_eni67_418_482_inputreg0_q;
    reg [31:0] redist418_sync_in_aunroll_vunroll_x_in_c1_eni67_418_482_outputreg0_q;
    wire redist418_sync_in_aunroll_vunroll_x_in_c1_eni67_418_482_mem_reset0;
    wire [31:0] redist418_sync_in_aunroll_vunroll_x_in_c1_eni67_418_482_mem_ia;
    wire [8:0] redist418_sync_in_aunroll_vunroll_x_in_c1_eni67_418_482_mem_aa;
    wire [8:0] redist418_sync_in_aunroll_vunroll_x_in_c1_eni67_418_482_mem_ab;
    wire [31:0] redist418_sync_in_aunroll_vunroll_x_in_c1_eni67_418_482_mem_iq;
    wire [31:0] redist418_sync_in_aunroll_vunroll_x_in_c1_eni67_418_482_mem_q;
    wire [8:0] redist418_sync_in_aunroll_vunroll_x_in_c1_eni67_418_482_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist418_sync_in_aunroll_vunroll_x_in_c1_eni67_418_482_wraddr_i = 9'b111111111;
    wire [9:0] redist418_sync_in_aunroll_vunroll_x_in_c1_eni67_418_482_rdcnt_a;
    wire [9:0] redist418_sync_in_aunroll_vunroll_x_in_c1_eni67_418_482_rdcnt_b;
    logic [9:0] redist418_sync_in_aunroll_vunroll_x_in_c1_eni67_418_482_rdcnt_o;
    wire [9:0] redist418_sync_in_aunroll_vunroll_x_in_c1_eni67_418_482_rdcnt_q;
    reg [31:0] redist419_sync_in_aunroll_vunroll_x_in_c1_eni67_419_487_inputreg0_q;
    reg [31:0] redist419_sync_in_aunroll_vunroll_x_in_c1_eni67_419_487_outputreg0_q;
    wire redist419_sync_in_aunroll_vunroll_x_in_c1_eni67_419_487_mem_reset0;
    wire [31:0] redist419_sync_in_aunroll_vunroll_x_in_c1_eni67_419_487_mem_ia;
    wire [8:0] redist419_sync_in_aunroll_vunroll_x_in_c1_eni67_419_487_mem_aa;
    wire [8:0] redist419_sync_in_aunroll_vunroll_x_in_c1_eni67_419_487_mem_ab;
    wire [31:0] redist419_sync_in_aunroll_vunroll_x_in_c1_eni67_419_487_mem_iq;
    wire [31:0] redist419_sync_in_aunroll_vunroll_x_in_c1_eni67_419_487_mem_q;
    wire [8:0] redist419_sync_in_aunroll_vunroll_x_in_c1_eni67_419_487_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist419_sync_in_aunroll_vunroll_x_in_c1_eni67_419_487_wraddr_i = 9'b111111111;
    wire [9:0] redist419_sync_in_aunroll_vunroll_x_in_c1_eni67_419_487_rdcnt_a;
    wire [9:0] redist419_sync_in_aunroll_vunroll_x_in_c1_eni67_419_487_rdcnt_b;
    logic [9:0] redist419_sync_in_aunroll_vunroll_x_in_c1_eni67_419_487_rdcnt_o;
    wire [9:0] redist419_sync_in_aunroll_vunroll_x_in_c1_eni67_419_487_rdcnt_q;
    reg [31:0] redist420_sync_in_aunroll_vunroll_x_in_c1_eni67_420_488_inputreg0_q;
    reg [31:0] redist420_sync_in_aunroll_vunroll_x_in_c1_eni67_420_488_outputreg0_q;
    wire redist420_sync_in_aunroll_vunroll_x_in_c1_eni67_420_488_mem_reset0;
    wire [31:0] redist420_sync_in_aunroll_vunroll_x_in_c1_eni67_420_488_mem_ia;
    wire [8:0] redist420_sync_in_aunroll_vunroll_x_in_c1_eni67_420_488_mem_aa;
    wire [8:0] redist420_sync_in_aunroll_vunroll_x_in_c1_eni67_420_488_mem_ab;
    wire [31:0] redist420_sync_in_aunroll_vunroll_x_in_c1_eni67_420_488_mem_iq;
    wire [31:0] redist420_sync_in_aunroll_vunroll_x_in_c1_eni67_420_488_mem_q;
    wire [8:0] redist420_sync_in_aunroll_vunroll_x_in_c1_eni67_420_488_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist420_sync_in_aunroll_vunroll_x_in_c1_eni67_420_488_wraddr_i = 9'b111111111;
    wire [9:0] redist420_sync_in_aunroll_vunroll_x_in_c1_eni67_420_488_rdcnt_a;
    wire [9:0] redist420_sync_in_aunroll_vunroll_x_in_c1_eni67_420_488_rdcnt_b;
    logic [9:0] redist420_sync_in_aunroll_vunroll_x_in_c1_eni67_420_488_rdcnt_o;
    wire [9:0] redist420_sync_in_aunroll_vunroll_x_in_c1_eni67_420_488_rdcnt_q;
    reg [31:0] redist421_sync_in_aunroll_vunroll_x_in_c1_eni67_421_493_inputreg0_q;
    reg [31:0] redist421_sync_in_aunroll_vunroll_x_in_c1_eni67_421_493_outputreg0_q;
    wire redist421_sync_in_aunroll_vunroll_x_in_c1_eni67_421_493_mem_reset0;
    wire [31:0] redist421_sync_in_aunroll_vunroll_x_in_c1_eni67_421_493_mem_ia;
    wire [8:0] redist421_sync_in_aunroll_vunroll_x_in_c1_eni67_421_493_mem_aa;
    wire [8:0] redist421_sync_in_aunroll_vunroll_x_in_c1_eni67_421_493_mem_ab;
    wire [31:0] redist421_sync_in_aunroll_vunroll_x_in_c1_eni67_421_493_mem_iq;
    wire [31:0] redist421_sync_in_aunroll_vunroll_x_in_c1_eni67_421_493_mem_q;
    wire [8:0] redist421_sync_in_aunroll_vunroll_x_in_c1_eni67_421_493_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist421_sync_in_aunroll_vunroll_x_in_c1_eni67_421_493_wraddr_i = 9'b111111111;
    wire [9:0] redist421_sync_in_aunroll_vunroll_x_in_c1_eni67_421_493_rdcnt_a;
    wire [9:0] redist421_sync_in_aunroll_vunroll_x_in_c1_eni67_421_493_rdcnt_b;
    logic [9:0] redist421_sync_in_aunroll_vunroll_x_in_c1_eni67_421_493_rdcnt_o;
    wire [9:0] redist421_sync_in_aunroll_vunroll_x_in_c1_eni67_421_493_rdcnt_q;
    reg [31:0] redist422_sync_in_aunroll_vunroll_x_in_c1_eni67_422_494_inputreg0_q;
    reg [31:0] redist422_sync_in_aunroll_vunroll_x_in_c1_eni67_422_494_outputreg0_q;
    wire redist422_sync_in_aunroll_vunroll_x_in_c1_eni67_422_494_mem_reset0;
    wire [31:0] redist422_sync_in_aunroll_vunroll_x_in_c1_eni67_422_494_mem_ia;
    wire [8:0] redist422_sync_in_aunroll_vunroll_x_in_c1_eni67_422_494_mem_aa;
    wire [8:0] redist422_sync_in_aunroll_vunroll_x_in_c1_eni67_422_494_mem_ab;
    wire [31:0] redist422_sync_in_aunroll_vunroll_x_in_c1_eni67_422_494_mem_iq;
    wire [31:0] redist422_sync_in_aunroll_vunroll_x_in_c1_eni67_422_494_mem_q;
    wire [8:0] redist422_sync_in_aunroll_vunroll_x_in_c1_eni67_422_494_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist422_sync_in_aunroll_vunroll_x_in_c1_eni67_422_494_wraddr_i = 9'b111111111;
    wire [9:0] redist422_sync_in_aunroll_vunroll_x_in_c1_eni67_422_494_rdcnt_a;
    wire [9:0] redist422_sync_in_aunroll_vunroll_x_in_c1_eni67_422_494_rdcnt_b;
    logic [9:0] redist422_sync_in_aunroll_vunroll_x_in_c1_eni67_422_494_rdcnt_o;
    wire [9:0] redist422_sync_in_aunroll_vunroll_x_in_c1_eni67_422_494_rdcnt_q;
    reg [31:0] redist423_sync_in_aunroll_vunroll_x_in_c1_eni67_423_499_inputreg0_q;
    reg [31:0] redist423_sync_in_aunroll_vunroll_x_in_c1_eni67_423_499_outputreg0_q;
    wire redist423_sync_in_aunroll_vunroll_x_in_c1_eni67_423_499_mem_reset0;
    wire [31:0] redist423_sync_in_aunroll_vunroll_x_in_c1_eni67_423_499_mem_ia;
    wire [8:0] redist423_sync_in_aunroll_vunroll_x_in_c1_eni67_423_499_mem_aa;
    wire [8:0] redist423_sync_in_aunroll_vunroll_x_in_c1_eni67_423_499_mem_ab;
    wire [31:0] redist423_sync_in_aunroll_vunroll_x_in_c1_eni67_423_499_mem_iq;
    wire [31:0] redist423_sync_in_aunroll_vunroll_x_in_c1_eni67_423_499_mem_q;
    wire [8:0] redist423_sync_in_aunroll_vunroll_x_in_c1_eni67_423_499_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist423_sync_in_aunroll_vunroll_x_in_c1_eni67_423_499_wraddr_i = 9'b111111111;
    wire [9:0] redist423_sync_in_aunroll_vunroll_x_in_c1_eni67_423_499_rdcnt_a;
    wire [9:0] redist423_sync_in_aunroll_vunroll_x_in_c1_eni67_423_499_rdcnt_b;
    logic [9:0] redist423_sync_in_aunroll_vunroll_x_in_c1_eni67_423_499_rdcnt_o;
    wire [9:0] redist423_sync_in_aunroll_vunroll_x_in_c1_eni67_423_499_rdcnt_q;
    reg [31:0] redist424_sync_in_aunroll_vunroll_x_in_c1_eni67_424_500_inputreg0_q;
    reg [31:0] redist424_sync_in_aunroll_vunroll_x_in_c1_eni67_424_500_outputreg0_q;
    wire redist424_sync_in_aunroll_vunroll_x_in_c1_eni67_424_500_mem_reset0;
    wire [31:0] redist424_sync_in_aunroll_vunroll_x_in_c1_eni67_424_500_mem_ia;
    wire [8:0] redist424_sync_in_aunroll_vunroll_x_in_c1_eni67_424_500_mem_aa;
    wire [8:0] redist424_sync_in_aunroll_vunroll_x_in_c1_eni67_424_500_mem_ab;
    wire [31:0] redist424_sync_in_aunroll_vunroll_x_in_c1_eni67_424_500_mem_iq;
    wire [31:0] redist424_sync_in_aunroll_vunroll_x_in_c1_eni67_424_500_mem_q;
    wire [8:0] redist424_sync_in_aunroll_vunroll_x_in_c1_eni67_424_500_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist424_sync_in_aunroll_vunroll_x_in_c1_eni67_424_500_wraddr_i = 9'b111111111;
    wire [9:0] redist424_sync_in_aunroll_vunroll_x_in_c1_eni67_424_500_rdcnt_a;
    wire [9:0] redist424_sync_in_aunroll_vunroll_x_in_c1_eni67_424_500_rdcnt_b;
    logic [9:0] redist424_sync_in_aunroll_vunroll_x_in_c1_eni67_424_500_rdcnt_o;
    wire [9:0] redist424_sync_in_aunroll_vunroll_x_in_c1_eni67_424_500_rdcnt_q;
    reg [31:0] redist425_sync_in_aunroll_vunroll_x_in_c1_eni67_425_505_inputreg0_q;
    reg [31:0] redist425_sync_in_aunroll_vunroll_x_in_c1_eni67_425_505_outputreg0_q;
    wire redist425_sync_in_aunroll_vunroll_x_in_c1_eni67_425_505_mem_reset0;
    wire [31:0] redist425_sync_in_aunroll_vunroll_x_in_c1_eni67_425_505_mem_ia;
    wire [8:0] redist425_sync_in_aunroll_vunroll_x_in_c1_eni67_425_505_mem_aa;
    wire [8:0] redist425_sync_in_aunroll_vunroll_x_in_c1_eni67_425_505_mem_ab;
    wire [31:0] redist425_sync_in_aunroll_vunroll_x_in_c1_eni67_425_505_mem_iq;
    wire [31:0] redist425_sync_in_aunroll_vunroll_x_in_c1_eni67_425_505_mem_q;
    wire [8:0] redist425_sync_in_aunroll_vunroll_x_in_c1_eni67_425_505_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist425_sync_in_aunroll_vunroll_x_in_c1_eni67_425_505_wraddr_i = 9'b111111111;
    wire [9:0] redist425_sync_in_aunroll_vunroll_x_in_c1_eni67_425_505_rdcnt_a;
    wire [9:0] redist425_sync_in_aunroll_vunroll_x_in_c1_eni67_425_505_rdcnt_b;
    logic [9:0] redist425_sync_in_aunroll_vunroll_x_in_c1_eni67_425_505_rdcnt_o;
    wire [9:0] redist425_sync_in_aunroll_vunroll_x_in_c1_eni67_425_505_rdcnt_q;
    reg [31:0] redist426_sync_in_aunroll_vunroll_x_in_c1_eni67_426_506_inputreg0_q;
    reg [31:0] redist426_sync_in_aunroll_vunroll_x_in_c1_eni67_426_506_outputreg0_q;
    wire redist426_sync_in_aunroll_vunroll_x_in_c1_eni67_426_506_mem_reset0;
    wire [31:0] redist426_sync_in_aunroll_vunroll_x_in_c1_eni67_426_506_mem_ia;
    wire [8:0] redist426_sync_in_aunroll_vunroll_x_in_c1_eni67_426_506_mem_aa;
    wire [8:0] redist426_sync_in_aunroll_vunroll_x_in_c1_eni67_426_506_mem_ab;
    wire [31:0] redist426_sync_in_aunroll_vunroll_x_in_c1_eni67_426_506_mem_iq;
    wire [31:0] redist426_sync_in_aunroll_vunroll_x_in_c1_eni67_426_506_mem_q;
    wire [8:0] redist426_sync_in_aunroll_vunroll_x_in_c1_eni67_426_506_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist426_sync_in_aunroll_vunroll_x_in_c1_eni67_426_506_wraddr_i = 9'b111111111;
    wire [9:0] redist426_sync_in_aunroll_vunroll_x_in_c1_eni67_426_506_rdcnt_a;
    wire [9:0] redist426_sync_in_aunroll_vunroll_x_in_c1_eni67_426_506_rdcnt_b;
    logic [9:0] redist426_sync_in_aunroll_vunroll_x_in_c1_eni67_426_506_rdcnt_o;
    wire [9:0] redist426_sync_in_aunroll_vunroll_x_in_c1_eni67_426_506_rdcnt_q;
    reg [31:0] redist427_sync_in_aunroll_vunroll_x_in_c1_eni67_427_511_inputreg0_q;
    reg [31:0] redist427_sync_in_aunroll_vunroll_x_in_c1_eni67_427_511_outputreg0_q;
    wire redist427_sync_in_aunroll_vunroll_x_in_c1_eni67_427_511_mem_reset0;
    wire [31:0] redist427_sync_in_aunroll_vunroll_x_in_c1_eni67_427_511_mem_ia;
    wire [8:0] redist427_sync_in_aunroll_vunroll_x_in_c1_eni67_427_511_mem_aa;
    wire [8:0] redist427_sync_in_aunroll_vunroll_x_in_c1_eni67_427_511_mem_ab;
    wire [31:0] redist427_sync_in_aunroll_vunroll_x_in_c1_eni67_427_511_mem_iq;
    wire [31:0] redist427_sync_in_aunroll_vunroll_x_in_c1_eni67_427_511_mem_q;
    wire [8:0] redist427_sync_in_aunroll_vunroll_x_in_c1_eni67_427_511_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist427_sync_in_aunroll_vunroll_x_in_c1_eni67_427_511_wraddr_i = 9'b111111111;
    wire [9:0] redist427_sync_in_aunroll_vunroll_x_in_c1_eni67_427_511_rdcnt_a;
    wire [9:0] redist427_sync_in_aunroll_vunroll_x_in_c1_eni67_427_511_rdcnt_b;
    logic [9:0] redist427_sync_in_aunroll_vunroll_x_in_c1_eni67_427_511_rdcnt_o;
    wire [9:0] redist427_sync_in_aunroll_vunroll_x_in_c1_eni67_427_511_rdcnt_q;
    reg [31:0] redist428_sync_in_aunroll_vunroll_x_in_c1_eni67_428_512_inputreg0_q;
    reg [31:0] redist428_sync_in_aunroll_vunroll_x_in_c1_eni67_428_512_outputreg0_q;
    wire redist428_sync_in_aunroll_vunroll_x_in_c1_eni67_428_512_mem_reset0;
    wire [31:0] redist428_sync_in_aunroll_vunroll_x_in_c1_eni67_428_512_mem_ia;
    wire [8:0] redist428_sync_in_aunroll_vunroll_x_in_c1_eni67_428_512_mem_aa;
    wire [8:0] redist428_sync_in_aunroll_vunroll_x_in_c1_eni67_428_512_mem_ab;
    wire [31:0] redist428_sync_in_aunroll_vunroll_x_in_c1_eni67_428_512_mem_iq;
    wire [31:0] redist428_sync_in_aunroll_vunroll_x_in_c1_eni67_428_512_mem_q;
    wire [8:0] redist428_sync_in_aunroll_vunroll_x_in_c1_eni67_428_512_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [8:0] redist428_sync_in_aunroll_vunroll_x_in_c1_eni67_428_512_wraddr_i = 9'b111111111;
    wire [9:0] redist428_sync_in_aunroll_vunroll_x_in_c1_eni67_428_512_rdcnt_a;
    wire [9:0] redist428_sync_in_aunroll_vunroll_x_in_c1_eni67_428_512_rdcnt_b;
    logic [9:0] redist428_sync_in_aunroll_vunroll_x_in_c1_eni67_428_512_rdcnt_o;
    wire [9:0] redist428_sync_in_aunroll_vunroll_x_in_c1_eni67_428_512_rdcnt_q;
    reg [31:0] redist429_sync_in_aunroll_vunroll_x_in_c1_eni67_429_517_inputreg0_q;
    reg [31:0] redist429_sync_in_aunroll_vunroll_x_in_c1_eni67_429_517_outputreg0_q;
    wire redist429_sync_in_aunroll_vunroll_x_in_c1_eni67_429_517_mem_reset0;
    wire [31:0] redist429_sync_in_aunroll_vunroll_x_in_c1_eni67_429_517_mem_ia;
    wire [9:0] redist429_sync_in_aunroll_vunroll_x_in_c1_eni67_429_517_mem_aa;
    wire [9:0] redist429_sync_in_aunroll_vunroll_x_in_c1_eni67_429_517_mem_ab;
    wire [31:0] redist429_sync_in_aunroll_vunroll_x_in_c1_eni67_429_517_mem_iq;
    wire [31:0] redist429_sync_in_aunroll_vunroll_x_in_c1_eni67_429_517_mem_q;
    wire [9:0] redist429_sync_in_aunroll_vunroll_x_in_c1_eni67_429_517_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist429_sync_in_aunroll_vunroll_x_in_c1_eni67_429_517_wraddr_i = 10'b1111111111;
    wire [10:0] redist429_sync_in_aunroll_vunroll_x_in_c1_eni67_429_517_rdcnt_a;
    wire [10:0] redist429_sync_in_aunroll_vunroll_x_in_c1_eni67_429_517_rdcnt_b;
    logic [10:0] redist429_sync_in_aunroll_vunroll_x_in_c1_eni67_429_517_rdcnt_o;
    wire [10:0] redist429_sync_in_aunroll_vunroll_x_in_c1_eni67_429_517_rdcnt_q;
    reg [31:0] redist430_sync_in_aunroll_vunroll_x_in_c1_eni67_430_518_inputreg0_q;
    reg [31:0] redist430_sync_in_aunroll_vunroll_x_in_c1_eni67_430_518_outputreg0_q;
    wire redist430_sync_in_aunroll_vunroll_x_in_c1_eni67_430_518_mem_reset0;
    wire [31:0] redist430_sync_in_aunroll_vunroll_x_in_c1_eni67_430_518_mem_ia;
    wire [9:0] redist430_sync_in_aunroll_vunroll_x_in_c1_eni67_430_518_mem_aa;
    wire [9:0] redist430_sync_in_aunroll_vunroll_x_in_c1_eni67_430_518_mem_ab;
    wire [31:0] redist430_sync_in_aunroll_vunroll_x_in_c1_eni67_430_518_mem_iq;
    wire [31:0] redist430_sync_in_aunroll_vunroll_x_in_c1_eni67_430_518_mem_q;
    wire [9:0] redist430_sync_in_aunroll_vunroll_x_in_c1_eni67_430_518_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist430_sync_in_aunroll_vunroll_x_in_c1_eni67_430_518_wraddr_i = 10'b1111111111;
    wire [10:0] redist430_sync_in_aunroll_vunroll_x_in_c1_eni67_430_518_rdcnt_a;
    wire [10:0] redist430_sync_in_aunroll_vunroll_x_in_c1_eni67_430_518_rdcnt_b;
    logic [10:0] redist430_sync_in_aunroll_vunroll_x_in_c1_eni67_430_518_rdcnt_o;
    wire [10:0] redist430_sync_in_aunroll_vunroll_x_in_c1_eni67_430_518_rdcnt_q;
    reg [31:0] redist431_sync_in_aunroll_vunroll_x_in_c1_eni67_431_523_inputreg0_q;
    reg [31:0] redist431_sync_in_aunroll_vunroll_x_in_c1_eni67_431_523_outputreg0_q;
    wire redist431_sync_in_aunroll_vunroll_x_in_c1_eni67_431_523_mem_reset0;
    wire [31:0] redist431_sync_in_aunroll_vunroll_x_in_c1_eni67_431_523_mem_ia;
    wire [9:0] redist431_sync_in_aunroll_vunroll_x_in_c1_eni67_431_523_mem_aa;
    wire [9:0] redist431_sync_in_aunroll_vunroll_x_in_c1_eni67_431_523_mem_ab;
    wire [31:0] redist431_sync_in_aunroll_vunroll_x_in_c1_eni67_431_523_mem_iq;
    wire [31:0] redist431_sync_in_aunroll_vunroll_x_in_c1_eni67_431_523_mem_q;
    wire [9:0] redist431_sync_in_aunroll_vunroll_x_in_c1_eni67_431_523_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist431_sync_in_aunroll_vunroll_x_in_c1_eni67_431_523_wraddr_i = 10'b1111111111;
    wire [10:0] redist431_sync_in_aunroll_vunroll_x_in_c1_eni67_431_523_rdcnt_a;
    wire [10:0] redist431_sync_in_aunroll_vunroll_x_in_c1_eni67_431_523_rdcnt_b;
    logic [10:0] redist431_sync_in_aunroll_vunroll_x_in_c1_eni67_431_523_rdcnt_o;
    wire [10:0] redist431_sync_in_aunroll_vunroll_x_in_c1_eni67_431_523_rdcnt_q;
    reg [31:0] redist432_sync_in_aunroll_vunroll_x_in_c1_eni67_432_524_inputreg0_q;
    reg [31:0] redist432_sync_in_aunroll_vunroll_x_in_c1_eni67_432_524_outputreg0_q;
    wire redist432_sync_in_aunroll_vunroll_x_in_c1_eni67_432_524_mem_reset0;
    wire [31:0] redist432_sync_in_aunroll_vunroll_x_in_c1_eni67_432_524_mem_ia;
    wire [9:0] redist432_sync_in_aunroll_vunroll_x_in_c1_eni67_432_524_mem_aa;
    wire [9:0] redist432_sync_in_aunroll_vunroll_x_in_c1_eni67_432_524_mem_ab;
    wire [31:0] redist432_sync_in_aunroll_vunroll_x_in_c1_eni67_432_524_mem_iq;
    wire [31:0] redist432_sync_in_aunroll_vunroll_x_in_c1_eni67_432_524_mem_q;
    wire [9:0] redist432_sync_in_aunroll_vunroll_x_in_c1_eni67_432_524_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist432_sync_in_aunroll_vunroll_x_in_c1_eni67_432_524_wraddr_i = 10'b1111111111;
    wire [10:0] redist432_sync_in_aunroll_vunroll_x_in_c1_eni67_432_524_rdcnt_a;
    wire [10:0] redist432_sync_in_aunroll_vunroll_x_in_c1_eni67_432_524_rdcnt_b;
    logic [10:0] redist432_sync_in_aunroll_vunroll_x_in_c1_eni67_432_524_rdcnt_o;
    wire [10:0] redist432_sync_in_aunroll_vunroll_x_in_c1_eni67_432_524_rdcnt_q;
    reg [31:0] redist433_sync_in_aunroll_vunroll_x_in_c1_eni67_433_529_inputreg0_q;
    reg [31:0] redist433_sync_in_aunroll_vunroll_x_in_c1_eni67_433_529_outputreg0_q;
    wire redist433_sync_in_aunroll_vunroll_x_in_c1_eni67_433_529_mem_reset0;
    wire [31:0] redist433_sync_in_aunroll_vunroll_x_in_c1_eni67_433_529_mem_ia;
    wire [9:0] redist433_sync_in_aunroll_vunroll_x_in_c1_eni67_433_529_mem_aa;
    wire [9:0] redist433_sync_in_aunroll_vunroll_x_in_c1_eni67_433_529_mem_ab;
    wire [31:0] redist433_sync_in_aunroll_vunroll_x_in_c1_eni67_433_529_mem_iq;
    wire [31:0] redist433_sync_in_aunroll_vunroll_x_in_c1_eni67_433_529_mem_q;
    wire [9:0] redist433_sync_in_aunroll_vunroll_x_in_c1_eni67_433_529_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist433_sync_in_aunroll_vunroll_x_in_c1_eni67_433_529_wraddr_i = 10'b1111111111;
    wire [10:0] redist433_sync_in_aunroll_vunroll_x_in_c1_eni67_433_529_rdcnt_a;
    wire [10:0] redist433_sync_in_aunroll_vunroll_x_in_c1_eni67_433_529_rdcnt_b;
    logic [10:0] redist433_sync_in_aunroll_vunroll_x_in_c1_eni67_433_529_rdcnt_o;
    wire [10:0] redist433_sync_in_aunroll_vunroll_x_in_c1_eni67_433_529_rdcnt_q;
    reg [31:0] redist434_sync_in_aunroll_vunroll_x_in_c1_eni67_434_530_inputreg0_q;
    reg [31:0] redist434_sync_in_aunroll_vunroll_x_in_c1_eni67_434_530_outputreg0_q;
    wire redist434_sync_in_aunroll_vunroll_x_in_c1_eni67_434_530_mem_reset0;
    wire [31:0] redist434_sync_in_aunroll_vunroll_x_in_c1_eni67_434_530_mem_ia;
    wire [9:0] redist434_sync_in_aunroll_vunroll_x_in_c1_eni67_434_530_mem_aa;
    wire [9:0] redist434_sync_in_aunroll_vunroll_x_in_c1_eni67_434_530_mem_ab;
    wire [31:0] redist434_sync_in_aunroll_vunroll_x_in_c1_eni67_434_530_mem_iq;
    wire [31:0] redist434_sync_in_aunroll_vunroll_x_in_c1_eni67_434_530_mem_q;
    wire [9:0] redist434_sync_in_aunroll_vunroll_x_in_c1_eni67_434_530_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist434_sync_in_aunroll_vunroll_x_in_c1_eni67_434_530_wraddr_i = 10'b1111111111;
    wire [10:0] redist434_sync_in_aunroll_vunroll_x_in_c1_eni67_434_530_rdcnt_a;
    wire [10:0] redist434_sync_in_aunroll_vunroll_x_in_c1_eni67_434_530_rdcnt_b;
    logic [10:0] redist434_sync_in_aunroll_vunroll_x_in_c1_eni67_434_530_rdcnt_o;
    wire [10:0] redist434_sync_in_aunroll_vunroll_x_in_c1_eni67_434_530_rdcnt_q;
    reg [31:0] redist435_sync_in_aunroll_vunroll_x_in_c1_eni67_435_535_inputreg0_q;
    reg [31:0] redist435_sync_in_aunroll_vunroll_x_in_c1_eni67_435_535_outputreg0_q;
    wire redist435_sync_in_aunroll_vunroll_x_in_c1_eni67_435_535_mem_reset0;
    wire [31:0] redist435_sync_in_aunroll_vunroll_x_in_c1_eni67_435_535_mem_ia;
    wire [9:0] redist435_sync_in_aunroll_vunroll_x_in_c1_eni67_435_535_mem_aa;
    wire [9:0] redist435_sync_in_aunroll_vunroll_x_in_c1_eni67_435_535_mem_ab;
    wire [31:0] redist435_sync_in_aunroll_vunroll_x_in_c1_eni67_435_535_mem_iq;
    wire [31:0] redist435_sync_in_aunroll_vunroll_x_in_c1_eni67_435_535_mem_q;
    wire [9:0] redist435_sync_in_aunroll_vunroll_x_in_c1_eni67_435_535_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist435_sync_in_aunroll_vunroll_x_in_c1_eni67_435_535_wraddr_i = 10'b1111111111;
    wire [10:0] redist435_sync_in_aunroll_vunroll_x_in_c1_eni67_435_535_rdcnt_a;
    wire [10:0] redist435_sync_in_aunroll_vunroll_x_in_c1_eni67_435_535_rdcnt_b;
    logic [10:0] redist435_sync_in_aunroll_vunroll_x_in_c1_eni67_435_535_rdcnt_o;
    wire [10:0] redist435_sync_in_aunroll_vunroll_x_in_c1_eni67_435_535_rdcnt_q;
    reg [31:0] redist436_sync_in_aunroll_vunroll_x_in_c1_eni67_436_536_inputreg0_q;
    reg [31:0] redist436_sync_in_aunroll_vunroll_x_in_c1_eni67_436_536_outputreg0_q;
    wire redist436_sync_in_aunroll_vunroll_x_in_c1_eni67_436_536_mem_reset0;
    wire [31:0] redist436_sync_in_aunroll_vunroll_x_in_c1_eni67_436_536_mem_ia;
    wire [9:0] redist436_sync_in_aunroll_vunroll_x_in_c1_eni67_436_536_mem_aa;
    wire [9:0] redist436_sync_in_aunroll_vunroll_x_in_c1_eni67_436_536_mem_ab;
    wire [31:0] redist436_sync_in_aunroll_vunroll_x_in_c1_eni67_436_536_mem_iq;
    wire [31:0] redist436_sync_in_aunroll_vunroll_x_in_c1_eni67_436_536_mem_q;
    wire [9:0] redist436_sync_in_aunroll_vunroll_x_in_c1_eni67_436_536_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist436_sync_in_aunroll_vunroll_x_in_c1_eni67_436_536_wraddr_i = 10'b1111111111;
    wire [10:0] redist436_sync_in_aunroll_vunroll_x_in_c1_eni67_436_536_rdcnt_a;
    wire [10:0] redist436_sync_in_aunroll_vunroll_x_in_c1_eni67_436_536_rdcnt_b;
    logic [10:0] redist436_sync_in_aunroll_vunroll_x_in_c1_eni67_436_536_rdcnt_o;
    wire [10:0] redist436_sync_in_aunroll_vunroll_x_in_c1_eni67_436_536_rdcnt_q;
    reg [31:0] redist437_sync_in_aunroll_vunroll_x_in_c1_eni67_437_541_inputreg0_q;
    reg [31:0] redist437_sync_in_aunroll_vunroll_x_in_c1_eni67_437_541_outputreg0_q;
    wire redist437_sync_in_aunroll_vunroll_x_in_c1_eni67_437_541_mem_reset0;
    wire [31:0] redist437_sync_in_aunroll_vunroll_x_in_c1_eni67_437_541_mem_ia;
    wire [9:0] redist437_sync_in_aunroll_vunroll_x_in_c1_eni67_437_541_mem_aa;
    wire [9:0] redist437_sync_in_aunroll_vunroll_x_in_c1_eni67_437_541_mem_ab;
    wire [31:0] redist437_sync_in_aunroll_vunroll_x_in_c1_eni67_437_541_mem_iq;
    wire [31:0] redist437_sync_in_aunroll_vunroll_x_in_c1_eni67_437_541_mem_q;
    wire [9:0] redist437_sync_in_aunroll_vunroll_x_in_c1_eni67_437_541_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist437_sync_in_aunroll_vunroll_x_in_c1_eni67_437_541_wraddr_i = 10'b1111111111;
    wire [10:0] redist437_sync_in_aunroll_vunroll_x_in_c1_eni67_437_541_rdcnt_a;
    wire [10:0] redist437_sync_in_aunroll_vunroll_x_in_c1_eni67_437_541_rdcnt_b;
    logic [10:0] redist437_sync_in_aunroll_vunroll_x_in_c1_eni67_437_541_rdcnt_o;
    wire [10:0] redist437_sync_in_aunroll_vunroll_x_in_c1_eni67_437_541_rdcnt_q;
    reg [31:0] redist438_sync_in_aunroll_vunroll_x_in_c1_eni67_438_542_inputreg0_q;
    reg [31:0] redist438_sync_in_aunroll_vunroll_x_in_c1_eni67_438_542_outputreg0_q;
    wire redist438_sync_in_aunroll_vunroll_x_in_c1_eni67_438_542_mem_reset0;
    wire [31:0] redist438_sync_in_aunroll_vunroll_x_in_c1_eni67_438_542_mem_ia;
    wire [9:0] redist438_sync_in_aunroll_vunroll_x_in_c1_eni67_438_542_mem_aa;
    wire [9:0] redist438_sync_in_aunroll_vunroll_x_in_c1_eni67_438_542_mem_ab;
    wire [31:0] redist438_sync_in_aunroll_vunroll_x_in_c1_eni67_438_542_mem_iq;
    wire [31:0] redist438_sync_in_aunroll_vunroll_x_in_c1_eni67_438_542_mem_q;
    wire [9:0] redist438_sync_in_aunroll_vunroll_x_in_c1_eni67_438_542_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist438_sync_in_aunroll_vunroll_x_in_c1_eni67_438_542_wraddr_i = 10'b1111111111;
    wire [10:0] redist438_sync_in_aunroll_vunroll_x_in_c1_eni67_438_542_rdcnt_a;
    wire [10:0] redist438_sync_in_aunroll_vunroll_x_in_c1_eni67_438_542_rdcnt_b;
    logic [10:0] redist438_sync_in_aunroll_vunroll_x_in_c1_eni67_438_542_rdcnt_o;
    wire [10:0] redist438_sync_in_aunroll_vunroll_x_in_c1_eni67_438_542_rdcnt_q;
    reg [31:0] redist439_sync_in_aunroll_vunroll_x_in_c1_eni67_439_547_inputreg0_q;
    reg [31:0] redist439_sync_in_aunroll_vunroll_x_in_c1_eni67_439_547_outputreg0_q;
    wire redist439_sync_in_aunroll_vunroll_x_in_c1_eni67_439_547_mem_reset0;
    wire [31:0] redist439_sync_in_aunroll_vunroll_x_in_c1_eni67_439_547_mem_ia;
    wire [9:0] redist439_sync_in_aunroll_vunroll_x_in_c1_eni67_439_547_mem_aa;
    wire [9:0] redist439_sync_in_aunroll_vunroll_x_in_c1_eni67_439_547_mem_ab;
    wire [31:0] redist439_sync_in_aunroll_vunroll_x_in_c1_eni67_439_547_mem_iq;
    wire [31:0] redist439_sync_in_aunroll_vunroll_x_in_c1_eni67_439_547_mem_q;
    wire [9:0] redist439_sync_in_aunroll_vunroll_x_in_c1_eni67_439_547_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist439_sync_in_aunroll_vunroll_x_in_c1_eni67_439_547_wraddr_i = 10'b1111111111;
    wire [10:0] redist439_sync_in_aunroll_vunroll_x_in_c1_eni67_439_547_rdcnt_a;
    wire [10:0] redist439_sync_in_aunroll_vunroll_x_in_c1_eni67_439_547_rdcnt_b;
    logic [10:0] redist439_sync_in_aunroll_vunroll_x_in_c1_eni67_439_547_rdcnt_o;
    wire [10:0] redist439_sync_in_aunroll_vunroll_x_in_c1_eni67_439_547_rdcnt_q;
    reg [31:0] redist440_sync_in_aunroll_vunroll_x_in_c1_eni67_440_548_inputreg0_q;
    reg [31:0] redist440_sync_in_aunroll_vunroll_x_in_c1_eni67_440_548_outputreg0_q;
    wire redist440_sync_in_aunroll_vunroll_x_in_c1_eni67_440_548_mem_reset0;
    wire [31:0] redist440_sync_in_aunroll_vunroll_x_in_c1_eni67_440_548_mem_ia;
    wire [9:0] redist440_sync_in_aunroll_vunroll_x_in_c1_eni67_440_548_mem_aa;
    wire [9:0] redist440_sync_in_aunroll_vunroll_x_in_c1_eni67_440_548_mem_ab;
    wire [31:0] redist440_sync_in_aunroll_vunroll_x_in_c1_eni67_440_548_mem_iq;
    wire [31:0] redist440_sync_in_aunroll_vunroll_x_in_c1_eni67_440_548_mem_q;
    wire [9:0] redist440_sync_in_aunroll_vunroll_x_in_c1_eni67_440_548_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist440_sync_in_aunroll_vunroll_x_in_c1_eni67_440_548_wraddr_i = 10'b1111111111;
    wire [10:0] redist440_sync_in_aunroll_vunroll_x_in_c1_eni67_440_548_rdcnt_a;
    wire [10:0] redist440_sync_in_aunroll_vunroll_x_in_c1_eni67_440_548_rdcnt_b;
    logic [10:0] redist440_sync_in_aunroll_vunroll_x_in_c1_eni67_440_548_rdcnt_o;
    wire [10:0] redist440_sync_in_aunroll_vunroll_x_in_c1_eni67_440_548_rdcnt_q;
    reg [31:0] redist441_sync_in_aunroll_vunroll_x_in_c1_eni67_441_553_inputreg0_q;
    reg [31:0] redist441_sync_in_aunroll_vunroll_x_in_c1_eni67_441_553_outputreg0_q;
    wire redist441_sync_in_aunroll_vunroll_x_in_c1_eni67_441_553_mem_reset0;
    wire [31:0] redist441_sync_in_aunroll_vunroll_x_in_c1_eni67_441_553_mem_ia;
    wire [9:0] redist441_sync_in_aunroll_vunroll_x_in_c1_eni67_441_553_mem_aa;
    wire [9:0] redist441_sync_in_aunroll_vunroll_x_in_c1_eni67_441_553_mem_ab;
    wire [31:0] redist441_sync_in_aunroll_vunroll_x_in_c1_eni67_441_553_mem_iq;
    wire [31:0] redist441_sync_in_aunroll_vunroll_x_in_c1_eni67_441_553_mem_q;
    wire [9:0] redist441_sync_in_aunroll_vunroll_x_in_c1_eni67_441_553_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist441_sync_in_aunroll_vunroll_x_in_c1_eni67_441_553_wraddr_i = 10'b1111111111;
    wire [10:0] redist441_sync_in_aunroll_vunroll_x_in_c1_eni67_441_553_rdcnt_a;
    wire [10:0] redist441_sync_in_aunroll_vunroll_x_in_c1_eni67_441_553_rdcnt_b;
    logic [10:0] redist441_sync_in_aunroll_vunroll_x_in_c1_eni67_441_553_rdcnt_o;
    wire [10:0] redist441_sync_in_aunroll_vunroll_x_in_c1_eni67_441_553_rdcnt_q;
    reg [31:0] redist442_sync_in_aunroll_vunroll_x_in_c1_eni67_442_554_inputreg0_q;
    reg [31:0] redist442_sync_in_aunroll_vunroll_x_in_c1_eni67_442_554_outputreg0_q;
    wire redist442_sync_in_aunroll_vunroll_x_in_c1_eni67_442_554_mem_reset0;
    wire [31:0] redist442_sync_in_aunroll_vunroll_x_in_c1_eni67_442_554_mem_ia;
    wire [9:0] redist442_sync_in_aunroll_vunroll_x_in_c1_eni67_442_554_mem_aa;
    wire [9:0] redist442_sync_in_aunroll_vunroll_x_in_c1_eni67_442_554_mem_ab;
    wire [31:0] redist442_sync_in_aunroll_vunroll_x_in_c1_eni67_442_554_mem_iq;
    wire [31:0] redist442_sync_in_aunroll_vunroll_x_in_c1_eni67_442_554_mem_q;
    wire [9:0] redist442_sync_in_aunroll_vunroll_x_in_c1_eni67_442_554_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist442_sync_in_aunroll_vunroll_x_in_c1_eni67_442_554_wraddr_i = 10'b1111111111;
    wire [10:0] redist442_sync_in_aunroll_vunroll_x_in_c1_eni67_442_554_rdcnt_a;
    wire [10:0] redist442_sync_in_aunroll_vunroll_x_in_c1_eni67_442_554_rdcnt_b;
    logic [10:0] redist442_sync_in_aunroll_vunroll_x_in_c1_eni67_442_554_rdcnt_o;
    wire [10:0] redist442_sync_in_aunroll_vunroll_x_in_c1_eni67_442_554_rdcnt_q;
    reg [31:0] redist443_sync_in_aunroll_vunroll_x_in_c1_eni67_443_559_inputreg0_q;
    reg [31:0] redist443_sync_in_aunroll_vunroll_x_in_c1_eni67_443_559_outputreg0_q;
    wire redist443_sync_in_aunroll_vunroll_x_in_c1_eni67_443_559_mem_reset0;
    wire [31:0] redist443_sync_in_aunroll_vunroll_x_in_c1_eni67_443_559_mem_ia;
    wire [9:0] redist443_sync_in_aunroll_vunroll_x_in_c1_eni67_443_559_mem_aa;
    wire [9:0] redist443_sync_in_aunroll_vunroll_x_in_c1_eni67_443_559_mem_ab;
    wire [31:0] redist443_sync_in_aunroll_vunroll_x_in_c1_eni67_443_559_mem_iq;
    wire [31:0] redist443_sync_in_aunroll_vunroll_x_in_c1_eni67_443_559_mem_q;
    wire [9:0] redist443_sync_in_aunroll_vunroll_x_in_c1_eni67_443_559_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist443_sync_in_aunroll_vunroll_x_in_c1_eni67_443_559_wraddr_i = 10'b1111111111;
    wire [10:0] redist443_sync_in_aunroll_vunroll_x_in_c1_eni67_443_559_rdcnt_a;
    wire [10:0] redist443_sync_in_aunroll_vunroll_x_in_c1_eni67_443_559_rdcnt_b;
    logic [10:0] redist443_sync_in_aunroll_vunroll_x_in_c1_eni67_443_559_rdcnt_o;
    wire [10:0] redist443_sync_in_aunroll_vunroll_x_in_c1_eni67_443_559_rdcnt_q;
    reg [31:0] redist444_sync_in_aunroll_vunroll_x_in_c1_eni67_444_560_inputreg0_q;
    reg [31:0] redist444_sync_in_aunroll_vunroll_x_in_c1_eni67_444_560_outputreg0_q;
    wire redist444_sync_in_aunroll_vunroll_x_in_c1_eni67_444_560_mem_reset0;
    wire [31:0] redist444_sync_in_aunroll_vunroll_x_in_c1_eni67_444_560_mem_ia;
    wire [9:0] redist444_sync_in_aunroll_vunroll_x_in_c1_eni67_444_560_mem_aa;
    wire [9:0] redist444_sync_in_aunroll_vunroll_x_in_c1_eni67_444_560_mem_ab;
    wire [31:0] redist444_sync_in_aunroll_vunroll_x_in_c1_eni67_444_560_mem_iq;
    wire [31:0] redist444_sync_in_aunroll_vunroll_x_in_c1_eni67_444_560_mem_q;
    wire [9:0] redist444_sync_in_aunroll_vunroll_x_in_c1_eni67_444_560_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist444_sync_in_aunroll_vunroll_x_in_c1_eni67_444_560_wraddr_i = 10'b1111111111;
    wire [10:0] redist444_sync_in_aunroll_vunroll_x_in_c1_eni67_444_560_rdcnt_a;
    wire [10:0] redist444_sync_in_aunroll_vunroll_x_in_c1_eni67_444_560_rdcnt_b;
    logic [10:0] redist444_sync_in_aunroll_vunroll_x_in_c1_eni67_444_560_rdcnt_o;
    wire [10:0] redist444_sync_in_aunroll_vunroll_x_in_c1_eni67_444_560_rdcnt_q;
    reg [31:0] redist445_sync_in_aunroll_vunroll_x_in_c1_eni67_445_565_inputreg0_q;
    reg [31:0] redist445_sync_in_aunroll_vunroll_x_in_c1_eni67_445_565_outputreg0_q;
    wire redist445_sync_in_aunroll_vunroll_x_in_c1_eni67_445_565_mem_reset0;
    wire [31:0] redist445_sync_in_aunroll_vunroll_x_in_c1_eni67_445_565_mem_ia;
    wire [9:0] redist445_sync_in_aunroll_vunroll_x_in_c1_eni67_445_565_mem_aa;
    wire [9:0] redist445_sync_in_aunroll_vunroll_x_in_c1_eni67_445_565_mem_ab;
    wire [31:0] redist445_sync_in_aunroll_vunroll_x_in_c1_eni67_445_565_mem_iq;
    wire [31:0] redist445_sync_in_aunroll_vunroll_x_in_c1_eni67_445_565_mem_q;
    wire [9:0] redist445_sync_in_aunroll_vunroll_x_in_c1_eni67_445_565_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist445_sync_in_aunroll_vunroll_x_in_c1_eni67_445_565_wraddr_i = 10'b1111111111;
    wire [10:0] redist445_sync_in_aunroll_vunroll_x_in_c1_eni67_445_565_rdcnt_a;
    wire [10:0] redist445_sync_in_aunroll_vunroll_x_in_c1_eni67_445_565_rdcnt_b;
    logic [10:0] redist445_sync_in_aunroll_vunroll_x_in_c1_eni67_445_565_rdcnt_o;
    wire [10:0] redist445_sync_in_aunroll_vunroll_x_in_c1_eni67_445_565_rdcnt_q;
    reg [31:0] redist446_sync_in_aunroll_vunroll_x_in_c1_eni67_446_566_inputreg0_q;
    reg [31:0] redist446_sync_in_aunroll_vunroll_x_in_c1_eni67_446_566_outputreg0_q;
    wire redist446_sync_in_aunroll_vunroll_x_in_c1_eni67_446_566_mem_reset0;
    wire [31:0] redist446_sync_in_aunroll_vunroll_x_in_c1_eni67_446_566_mem_ia;
    wire [9:0] redist446_sync_in_aunroll_vunroll_x_in_c1_eni67_446_566_mem_aa;
    wire [9:0] redist446_sync_in_aunroll_vunroll_x_in_c1_eni67_446_566_mem_ab;
    wire [31:0] redist446_sync_in_aunroll_vunroll_x_in_c1_eni67_446_566_mem_iq;
    wire [31:0] redist446_sync_in_aunroll_vunroll_x_in_c1_eni67_446_566_mem_q;
    wire [9:0] redist446_sync_in_aunroll_vunroll_x_in_c1_eni67_446_566_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist446_sync_in_aunroll_vunroll_x_in_c1_eni67_446_566_wraddr_i = 10'b1111111111;
    wire [10:0] redist446_sync_in_aunroll_vunroll_x_in_c1_eni67_446_566_rdcnt_a;
    wire [10:0] redist446_sync_in_aunroll_vunroll_x_in_c1_eni67_446_566_rdcnt_b;
    logic [10:0] redist446_sync_in_aunroll_vunroll_x_in_c1_eni67_446_566_rdcnt_o;
    wire [10:0] redist446_sync_in_aunroll_vunroll_x_in_c1_eni67_446_566_rdcnt_q;
    reg [31:0] redist447_sync_in_aunroll_vunroll_x_in_c1_eni67_447_571_inputreg0_q;
    reg [31:0] redist447_sync_in_aunroll_vunroll_x_in_c1_eni67_447_571_outputreg0_q;
    wire redist447_sync_in_aunroll_vunroll_x_in_c1_eni67_447_571_mem_reset0;
    wire [31:0] redist447_sync_in_aunroll_vunroll_x_in_c1_eni67_447_571_mem_ia;
    wire [9:0] redist447_sync_in_aunroll_vunroll_x_in_c1_eni67_447_571_mem_aa;
    wire [9:0] redist447_sync_in_aunroll_vunroll_x_in_c1_eni67_447_571_mem_ab;
    wire [31:0] redist447_sync_in_aunroll_vunroll_x_in_c1_eni67_447_571_mem_iq;
    wire [31:0] redist447_sync_in_aunroll_vunroll_x_in_c1_eni67_447_571_mem_q;
    wire [9:0] redist447_sync_in_aunroll_vunroll_x_in_c1_eni67_447_571_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist447_sync_in_aunroll_vunroll_x_in_c1_eni67_447_571_wraddr_i = 10'b1111111111;
    wire [10:0] redist447_sync_in_aunroll_vunroll_x_in_c1_eni67_447_571_rdcnt_a;
    wire [10:0] redist447_sync_in_aunroll_vunroll_x_in_c1_eni67_447_571_rdcnt_b;
    logic [10:0] redist447_sync_in_aunroll_vunroll_x_in_c1_eni67_447_571_rdcnt_o;
    wire [10:0] redist447_sync_in_aunroll_vunroll_x_in_c1_eni67_447_571_rdcnt_q;
    reg [31:0] redist448_sync_in_aunroll_vunroll_x_in_c1_eni67_448_572_inputreg0_q;
    reg [31:0] redist448_sync_in_aunroll_vunroll_x_in_c1_eni67_448_572_outputreg0_q;
    wire redist448_sync_in_aunroll_vunroll_x_in_c1_eni67_448_572_mem_reset0;
    wire [31:0] redist448_sync_in_aunroll_vunroll_x_in_c1_eni67_448_572_mem_ia;
    wire [9:0] redist448_sync_in_aunroll_vunroll_x_in_c1_eni67_448_572_mem_aa;
    wire [9:0] redist448_sync_in_aunroll_vunroll_x_in_c1_eni67_448_572_mem_ab;
    wire [31:0] redist448_sync_in_aunroll_vunroll_x_in_c1_eni67_448_572_mem_iq;
    wire [31:0] redist448_sync_in_aunroll_vunroll_x_in_c1_eni67_448_572_mem_q;
    wire [9:0] redist448_sync_in_aunroll_vunroll_x_in_c1_eni67_448_572_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist448_sync_in_aunroll_vunroll_x_in_c1_eni67_448_572_wraddr_i = 10'b1111111111;
    wire [10:0] redist448_sync_in_aunroll_vunroll_x_in_c1_eni67_448_572_rdcnt_a;
    wire [10:0] redist448_sync_in_aunroll_vunroll_x_in_c1_eni67_448_572_rdcnt_b;
    logic [10:0] redist448_sync_in_aunroll_vunroll_x_in_c1_eni67_448_572_rdcnt_o;
    wire [10:0] redist448_sync_in_aunroll_vunroll_x_in_c1_eni67_448_572_rdcnt_q;
    reg [31:0] redist449_sync_in_aunroll_vunroll_x_in_c1_eni67_449_577_inputreg0_q;
    reg [31:0] redist449_sync_in_aunroll_vunroll_x_in_c1_eni67_449_577_outputreg0_q;
    wire redist449_sync_in_aunroll_vunroll_x_in_c1_eni67_449_577_mem_reset0;
    wire [31:0] redist449_sync_in_aunroll_vunroll_x_in_c1_eni67_449_577_mem_ia;
    wire [9:0] redist449_sync_in_aunroll_vunroll_x_in_c1_eni67_449_577_mem_aa;
    wire [9:0] redist449_sync_in_aunroll_vunroll_x_in_c1_eni67_449_577_mem_ab;
    wire [31:0] redist449_sync_in_aunroll_vunroll_x_in_c1_eni67_449_577_mem_iq;
    wire [31:0] redist449_sync_in_aunroll_vunroll_x_in_c1_eni67_449_577_mem_q;
    wire [9:0] redist449_sync_in_aunroll_vunroll_x_in_c1_eni67_449_577_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist449_sync_in_aunroll_vunroll_x_in_c1_eni67_449_577_wraddr_i = 10'b1111111111;
    wire [10:0] redist449_sync_in_aunroll_vunroll_x_in_c1_eni67_449_577_rdcnt_a;
    wire [10:0] redist449_sync_in_aunroll_vunroll_x_in_c1_eni67_449_577_rdcnt_b;
    logic [10:0] redist449_sync_in_aunroll_vunroll_x_in_c1_eni67_449_577_rdcnt_o;
    wire [10:0] redist449_sync_in_aunroll_vunroll_x_in_c1_eni67_449_577_rdcnt_q;
    reg [31:0] redist450_sync_in_aunroll_vunroll_x_in_c1_eni67_450_578_inputreg0_q;
    reg [31:0] redist450_sync_in_aunroll_vunroll_x_in_c1_eni67_450_578_outputreg0_q;
    wire redist450_sync_in_aunroll_vunroll_x_in_c1_eni67_450_578_mem_reset0;
    wire [31:0] redist450_sync_in_aunroll_vunroll_x_in_c1_eni67_450_578_mem_ia;
    wire [9:0] redist450_sync_in_aunroll_vunroll_x_in_c1_eni67_450_578_mem_aa;
    wire [9:0] redist450_sync_in_aunroll_vunroll_x_in_c1_eni67_450_578_mem_ab;
    wire [31:0] redist450_sync_in_aunroll_vunroll_x_in_c1_eni67_450_578_mem_iq;
    wire [31:0] redist450_sync_in_aunroll_vunroll_x_in_c1_eni67_450_578_mem_q;
    wire [9:0] redist450_sync_in_aunroll_vunroll_x_in_c1_eni67_450_578_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist450_sync_in_aunroll_vunroll_x_in_c1_eni67_450_578_wraddr_i = 10'b1111111111;
    wire [10:0] redist450_sync_in_aunroll_vunroll_x_in_c1_eni67_450_578_rdcnt_a;
    wire [10:0] redist450_sync_in_aunroll_vunroll_x_in_c1_eni67_450_578_rdcnt_b;
    logic [10:0] redist450_sync_in_aunroll_vunroll_x_in_c1_eni67_450_578_rdcnt_o;
    wire [10:0] redist450_sync_in_aunroll_vunroll_x_in_c1_eni67_450_578_rdcnt_q;
    reg [31:0] redist451_sync_in_aunroll_vunroll_x_in_c1_eni67_451_583_inputreg0_q;
    reg [31:0] redist451_sync_in_aunroll_vunroll_x_in_c1_eni67_451_583_outputreg0_q;
    wire redist451_sync_in_aunroll_vunroll_x_in_c1_eni67_451_583_mem_reset0;
    wire [31:0] redist451_sync_in_aunroll_vunroll_x_in_c1_eni67_451_583_mem_ia;
    wire [9:0] redist451_sync_in_aunroll_vunroll_x_in_c1_eni67_451_583_mem_aa;
    wire [9:0] redist451_sync_in_aunroll_vunroll_x_in_c1_eni67_451_583_mem_ab;
    wire [31:0] redist451_sync_in_aunroll_vunroll_x_in_c1_eni67_451_583_mem_iq;
    wire [31:0] redist451_sync_in_aunroll_vunroll_x_in_c1_eni67_451_583_mem_q;
    wire [9:0] redist451_sync_in_aunroll_vunroll_x_in_c1_eni67_451_583_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist451_sync_in_aunroll_vunroll_x_in_c1_eni67_451_583_wraddr_i = 10'b1111111111;
    wire [10:0] redist451_sync_in_aunroll_vunroll_x_in_c1_eni67_451_583_rdcnt_a;
    wire [10:0] redist451_sync_in_aunroll_vunroll_x_in_c1_eni67_451_583_rdcnt_b;
    logic [10:0] redist451_sync_in_aunroll_vunroll_x_in_c1_eni67_451_583_rdcnt_o;
    wire [10:0] redist451_sync_in_aunroll_vunroll_x_in_c1_eni67_451_583_rdcnt_q;
    reg [31:0] redist452_sync_in_aunroll_vunroll_x_in_c1_eni67_452_584_inputreg0_q;
    reg [31:0] redist452_sync_in_aunroll_vunroll_x_in_c1_eni67_452_584_outputreg0_q;
    wire redist452_sync_in_aunroll_vunroll_x_in_c1_eni67_452_584_mem_reset0;
    wire [31:0] redist452_sync_in_aunroll_vunroll_x_in_c1_eni67_452_584_mem_ia;
    wire [9:0] redist452_sync_in_aunroll_vunroll_x_in_c1_eni67_452_584_mem_aa;
    wire [9:0] redist452_sync_in_aunroll_vunroll_x_in_c1_eni67_452_584_mem_ab;
    wire [31:0] redist452_sync_in_aunroll_vunroll_x_in_c1_eni67_452_584_mem_iq;
    wire [31:0] redist452_sync_in_aunroll_vunroll_x_in_c1_eni67_452_584_mem_q;
    wire [9:0] redist452_sync_in_aunroll_vunroll_x_in_c1_eni67_452_584_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist452_sync_in_aunroll_vunroll_x_in_c1_eni67_452_584_wraddr_i = 10'b1111111111;
    wire [10:0] redist452_sync_in_aunroll_vunroll_x_in_c1_eni67_452_584_rdcnt_a;
    wire [10:0] redist452_sync_in_aunroll_vunroll_x_in_c1_eni67_452_584_rdcnt_b;
    logic [10:0] redist452_sync_in_aunroll_vunroll_x_in_c1_eni67_452_584_rdcnt_o;
    wire [10:0] redist452_sync_in_aunroll_vunroll_x_in_c1_eni67_452_584_rdcnt_q;
    reg [31:0] redist453_sync_in_aunroll_vunroll_x_in_c1_eni67_453_589_inputreg0_q;
    reg [31:0] redist453_sync_in_aunroll_vunroll_x_in_c1_eni67_453_589_outputreg0_q;
    wire redist453_sync_in_aunroll_vunroll_x_in_c1_eni67_453_589_mem_reset0;
    wire [31:0] redist453_sync_in_aunroll_vunroll_x_in_c1_eni67_453_589_mem_ia;
    wire [9:0] redist453_sync_in_aunroll_vunroll_x_in_c1_eni67_453_589_mem_aa;
    wire [9:0] redist453_sync_in_aunroll_vunroll_x_in_c1_eni67_453_589_mem_ab;
    wire [31:0] redist453_sync_in_aunroll_vunroll_x_in_c1_eni67_453_589_mem_iq;
    wire [31:0] redist453_sync_in_aunroll_vunroll_x_in_c1_eni67_453_589_mem_q;
    wire [9:0] redist453_sync_in_aunroll_vunroll_x_in_c1_eni67_453_589_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist453_sync_in_aunroll_vunroll_x_in_c1_eni67_453_589_wraddr_i = 10'b1111111111;
    wire [10:0] redist453_sync_in_aunroll_vunroll_x_in_c1_eni67_453_589_rdcnt_a;
    wire [10:0] redist453_sync_in_aunroll_vunroll_x_in_c1_eni67_453_589_rdcnt_b;
    logic [10:0] redist453_sync_in_aunroll_vunroll_x_in_c1_eni67_453_589_rdcnt_o;
    wire [10:0] redist453_sync_in_aunroll_vunroll_x_in_c1_eni67_453_589_rdcnt_q;
    reg [31:0] redist454_sync_in_aunroll_vunroll_x_in_c1_eni67_454_590_inputreg0_q;
    reg [31:0] redist454_sync_in_aunroll_vunroll_x_in_c1_eni67_454_590_outputreg0_q;
    wire redist454_sync_in_aunroll_vunroll_x_in_c1_eni67_454_590_mem_reset0;
    wire [31:0] redist454_sync_in_aunroll_vunroll_x_in_c1_eni67_454_590_mem_ia;
    wire [9:0] redist454_sync_in_aunroll_vunroll_x_in_c1_eni67_454_590_mem_aa;
    wire [9:0] redist454_sync_in_aunroll_vunroll_x_in_c1_eni67_454_590_mem_ab;
    wire [31:0] redist454_sync_in_aunroll_vunroll_x_in_c1_eni67_454_590_mem_iq;
    wire [31:0] redist454_sync_in_aunroll_vunroll_x_in_c1_eni67_454_590_mem_q;
    wire [9:0] redist454_sync_in_aunroll_vunroll_x_in_c1_eni67_454_590_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist454_sync_in_aunroll_vunroll_x_in_c1_eni67_454_590_wraddr_i = 10'b1111111111;
    wire [10:0] redist454_sync_in_aunroll_vunroll_x_in_c1_eni67_454_590_rdcnt_a;
    wire [10:0] redist454_sync_in_aunroll_vunroll_x_in_c1_eni67_454_590_rdcnt_b;
    logic [10:0] redist454_sync_in_aunroll_vunroll_x_in_c1_eni67_454_590_rdcnt_o;
    wire [10:0] redist454_sync_in_aunroll_vunroll_x_in_c1_eni67_454_590_rdcnt_q;
    reg [31:0] redist455_sync_in_aunroll_vunroll_x_in_c1_eni67_455_595_inputreg0_q;
    reg [31:0] redist455_sync_in_aunroll_vunroll_x_in_c1_eni67_455_595_outputreg0_q;
    wire redist455_sync_in_aunroll_vunroll_x_in_c1_eni67_455_595_mem_reset0;
    wire [31:0] redist455_sync_in_aunroll_vunroll_x_in_c1_eni67_455_595_mem_ia;
    wire [9:0] redist455_sync_in_aunroll_vunroll_x_in_c1_eni67_455_595_mem_aa;
    wire [9:0] redist455_sync_in_aunroll_vunroll_x_in_c1_eni67_455_595_mem_ab;
    wire [31:0] redist455_sync_in_aunroll_vunroll_x_in_c1_eni67_455_595_mem_iq;
    wire [31:0] redist455_sync_in_aunroll_vunroll_x_in_c1_eni67_455_595_mem_q;
    wire [9:0] redist455_sync_in_aunroll_vunroll_x_in_c1_eni67_455_595_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist455_sync_in_aunroll_vunroll_x_in_c1_eni67_455_595_wraddr_i = 10'b1111111111;
    wire [10:0] redist455_sync_in_aunroll_vunroll_x_in_c1_eni67_455_595_rdcnt_a;
    wire [10:0] redist455_sync_in_aunroll_vunroll_x_in_c1_eni67_455_595_rdcnt_b;
    logic [10:0] redist455_sync_in_aunroll_vunroll_x_in_c1_eni67_455_595_rdcnt_o;
    wire [10:0] redist455_sync_in_aunroll_vunroll_x_in_c1_eni67_455_595_rdcnt_q;
    reg [31:0] redist456_sync_in_aunroll_vunroll_x_in_c1_eni67_456_596_inputreg0_q;
    reg [31:0] redist456_sync_in_aunroll_vunroll_x_in_c1_eni67_456_596_outputreg0_q;
    wire redist456_sync_in_aunroll_vunroll_x_in_c1_eni67_456_596_mem_reset0;
    wire [31:0] redist456_sync_in_aunroll_vunroll_x_in_c1_eni67_456_596_mem_ia;
    wire [9:0] redist456_sync_in_aunroll_vunroll_x_in_c1_eni67_456_596_mem_aa;
    wire [9:0] redist456_sync_in_aunroll_vunroll_x_in_c1_eni67_456_596_mem_ab;
    wire [31:0] redist456_sync_in_aunroll_vunroll_x_in_c1_eni67_456_596_mem_iq;
    wire [31:0] redist456_sync_in_aunroll_vunroll_x_in_c1_eni67_456_596_mem_q;
    wire [9:0] redist456_sync_in_aunroll_vunroll_x_in_c1_eni67_456_596_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist456_sync_in_aunroll_vunroll_x_in_c1_eni67_456_596_wraddr_i = 10'b1111111111;
    wire [10:0] redist456_sync_in_aunroll_vunroll_x_in_c1_eni67_456_596_rdcnt_a;
    wire [10:0] redist456_sync_in_aunroll_vunroll_x_in_c1_eni67_456_596_rdcnt_b;
    logic [10:0] redist456_sync_in_aunroll_vunroll_x_in_c1_eni67_456_596_rdcnt_o;
    wire [10:0] redist456_sync_in_aunroll_vunroll_x_in_c1_eni67_456_596_rdcnt_q;
    reg [31:0] redist457_sync_in_aunroll_vunroll_x_in_c1_eni67_457_601_inputreg0_q;
    reg [31:0] redist457_sync_in_aunroll_vunroll_x_in_c1_eni67_457_601_outputreg0_q;
    wire redist457_sync_in_aunroll_vunroll_x_in_c1_eni67_457_601_mem_reset0;
    wire [31:0] redist457_sync_in_aunroll_vunroll_x_in_c1_eni67_457_601_mem_ia;
    wire [9:0] redist457_sync_in_aunroll_vunroll_x_in_c1_eni67_457_601_mem_aa;
    wire [9:0] redist457_sync_in_aunroll_vunroll_x_in_c1_eni67_457_601_mem_ab;
    wire [31:0] redist457_sync_in_aunroll_vunroll_x_in_c1_eni67_457_601_mem_iq;
    wire [31:0] redist457_sync_in_aunroll_vunroll_x_in_c1_eni67_457_601_mem_q;
    wire [9:0] redist457_sync_in_aunroll_vunroll_x_in_c1_eni67_457_601_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist457_sync_in_aunroll_vunroll_x_in_c1_eni67_457_601_wraddr_i = 10'b1111111111;
    wire [10:0] redist457_sync_in_aunroll_vunroll_x_in_c1_eni67_457_601_rdcnt_a;
    wire [10:0] redist457_sync_in_aunroll_vunroll_x_in_c1_eni67_457_601_rdcnt_b;
    logic [10:0] redist457_sync_in_aunroll_vunroll_x_in_c1_eni67_457_601_rdcnt_o;
    wire [10:0] redist457_sync_in_aunroll_vunroll_x_in_c1_eni67_457_601_rdcnt_q;
    reg [31:0] redist458_sync_in_aunroll_vunroll_x_in_c1_eni67_458_602_inputreg0_q;
    reg [31:0] redist458_sync_in_aunroll_vunroll_x_in_c1_eni67_458_602_outputreg0_q;
    wire redist458_sync_in_aunroll_vunroll_x_in_c1_eni67_458_602_mem_reset0;
    wire [31:0] redist458_sync_in_aunroll_vunroll_x_in_c1_eni67_458_602_mem_ia;
    wire [9:0] redist458_sync_in_aunroll_vunroll_x_in_c1_eni67_458_602_mem_aa;
    wire [9:0] redist458_sync_in_aunroll_vunroll_x_in_c1_eni67_458_602_mem_ab;
    wire [31:0] redist458_sync_in_aunroll_vunroll_x_in_c1_eni67_458_602_mem_iq;
    wire [31:0] redist458_sync_in_aunroll_vunroll_x_in_c1_eni67_458_602_mem_q;
    wire [9:0] redist458_sync_in_aunroll_vunroll_x_in_c1_eni67_458_602_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist458_sync_in_aunroll_vunroll_x_in_c1_eni67_458_602_wraddr_i = 10'b1111111111;
    wire [10:0] redist458_sync_in_aunroll_vunroll_x_in_c1_eni67_458_602_rdcnt_a;
    wire [10:0] redist458_sync_in_aunroll_vunroll_x_in_c1_eni67_458_602_rdcnt_b;
    logic [10:0] redist458_sync_in_aunroll_vunroll_x_in_c1_eni67_458_602_rdcnt_o;
    wire [10:0] redist458_sync_in_aunroll_vunroll_x_in_c1_eni67_458_602_rdcnt_q;
    reg [31:0] redist459_sync_in_aunroll_vunroll_x_in_c1_eni67_459_607_inputreg0_q;
    reg [31:0] redist459_sync_in_aunroll_vunroll_x_in_c1_eni67_459_607_outputreg0_q;
    wire redist459_sync_in_aunroll_vunroll_x_in_c1_eni67_459_607_mem_reset0;
    wire [31:0] redist459_sync_in_aunroll_vunroll_x_in_c1_eni67_459_607_mem_ia;
    wire [9:0] redist459_sync_in_aunroll_vunroll_x_in_c1_eni67_459_607_mem_aa;
    wire [9:0] redist459_sync_in_aunroll_vunroll_x_in_c1_eni67_459_607_mem_ab;
    wire [31:0] redist459_sync_in_aunroll_vunroll_x_in_c1_eni67_459_607_mem_iq;
    wire [31:0] redist459_sync_in_aunroll_vunroll_x_in_c1_eni67_459_607_mem_q;
    wire [9:0] redist459_sync_in_aunroll_vunroll_x_in_c1_eni67_459_607_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist459_sync_in_aunroll_vunroll_x_in_c1_eni67_459_607_wraddr_i = 10'b1111111111;
    wire [10:0] redist459_sync_in_aunroll_vunroll_x_in_c1_eni67_459_607_rdcnt_a;
    wire [10:0] redist459_sync_in_aunroll_vunroll_x_in_c1_eni67_459_607_rdcnt_b;
    logic [10:0] redist459_sync_in_aunroll_vunroll_x_in_c1_eni67_459_607_rdcnt_o;
    wire [10:0] redist459_sync_in_aunroll_vunroll_x_in_c1_eni67_459_607_rdcnt_q;
    reg [31:0] redist460_sync_in_aunroll_vunroll_x_in_c1_eni67_460_608_inputreg0_q;
    reg [31:0] redist460_sync_in_aunroll_vunroll_x_in_c1_eni67_460_608_outputreg0_q;
    wire redist460_sync_in_aunroll_vunroll_x_in_c1_eni67_460_608_mem_reset0;
    wire [31:0] redist460_sync_in_aunroll_vunroll_x_in_c1_eni67_460_608_mem_ia;
    wire [9:0] redist460_sync_in_aunroll_vunroll_x_in_c1_eni67_460_608_mem_aa;
    wire [9:0] redist460_sync_in_aunroll_vunroll_x_in_c1_eni67_460_608_mem_ab;
    wire [31:0] redist460_sync_in_aunroll_vunroll_x_in_c1_eni67_460_608_mem_iq;
    wire [31:0] redist460_sync_in_aunroll_vunroll_x_in_c1_eni67_460_608_mem_q;
    wire [9:0] redist460_sync_in_aunroll_vunroll_x_in_c1_eni67_460_608_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist460_sync_in_aunroll_vunroll_x_in_c1_eni67_460_608_wraddr_i = 10'b1111111111;
    wire [10:0] redist460_sync_in_aunroll_vunroll_x_in_c1_eni67_460_608_rdcnt_a;
    wire [10:0] redist460_sync_in_aunroll_vunroll_x_in_c1_eni67_460_608_rdcnt_b;
    logic [10:0] redist460_sync_in_aunroll_vunroll_x_in_c1_eni67_460_608_rdcnt_o;
    wire [10:0] redist460_sync_in_aunroll_vunroll_x_in_c1_eni67_460_608_rdcnt_q;
    reg [31:0] redist461_sync_in_aunroll_vunroll_x_in_c1_eni67_461_613_inputreg0_q;
    reg [31:0] redist461_sync_in_aunroll_vunroll_x_in_c1_eni67_461_613_outputreg0_q;
    wire redist461_sync_in_aunroll_vunroll_x_in_c1_eni67_461_613_mem_reset0;
    wire [31:0] redist461_sync_in_aunroll_vunroll_x_in_c1_eni67_461_613_mem_ia;
    wire [9:0] redist461_sync_in_aunroll_vunroll_x_in_c1_eni67_461_613_mem_aa;
    wire [9:0] redist461_sync_in_aunroll_vunroll_x_in_c1_eni67_461_613_mem_ab;
    wire [31:0] redist461_sync_in_aunroll_vunroll_x_in_c1_eni67_461_613_mem_iq;
    wire [31:0] redist461_sync_in_aunroll_vunroll_x_in_c1_eni67_461_613_mem_q;
    wire [9:0] redist461_sync_in_aunroll_vunroll_x_in_c1_eni67_461_613_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist461_sync_in_aunroll_vunroll_x_in_c1_eni67_461_613_wraddr_i = 10'b1111111111;
    wire [10:0] redist461_sync_in_aunroll_vunroll_x_in_c1_eni67_461_613_rdcnt_a;
    wire [10:0] redist461_sync_in_aunroll_vunroll_x_in_c1_eni67_461_613_rdcnt_b;
    logic [10:0] redist461_sync_in_aunroll_vunroll_x_in_c1_eni67_461_613_rdcnt_o;
    wire [10:0] redist461_sync_in_aunroll_vunroll_x_in_c1_eni67_461_613_rdcnt_q;
    reg [31:0] redist462_sync_in_aunroll_vunroll_x_in_c1_eni67_462_614_inputreg0_q;
    reg [31:0] redist462_sync_in_aunroll_vunroll_x_in_c1_eni67_462_614_outputreg0_q;
    wire redist462_sync_in_aunroll_vunroll_x_in_c1_eni67_462_614_mem_reset0;
    wire [31:0] redist462_sync_in_aunroll_vunroll_x_in_c1_eni67_462_614_mem_ia;
    wire [9:0] redist462_sync_in_aunroll_vunroll_x_in_c1_eni67_462_614_mem_aa;
    wire [9:0] redist462_sync_in_aunroll_vunroll_x_in_c1_eni67_462_614_mem_ab;
    wire [31:0] redist462_sync_in_aunroll_vunroll_x_in_c1_eni67_462_614_mem_iq;
    wire [31:0] redist462_sync_in_aunroll_vunroll_x_in_c1_eni67_462_614_mem_q;
    wire [9:0] redist462_sync_in_aunroll_vunroll_x_in_c1_eni67_462_614_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist462_sync_in_aunroll_vunroll_x_in_c1_eni67_462_614_wraddr_i = 10'b1111111111;
    wire [10:0] redist462_sync_in_aunroll_vunroll_x_in_c1_eni67_462_614_rdcnt_a;
    wire [10:0] redist462_sync_in_aunroll_vunroll_x_in_c1_eni67_462_614_rdcnt_b;
    logic [10:0] redist462_sync_in_aunroll_vunroll_x_in_c1_eni67_462_614_rdcnt_o;
    wire [10:0] redist462_sync_in_aunroll_vunroll_x_in_c1_eni67_462_614_rdcnt_q;
    reg [31:0] redist463_sync_in_aunroll_vunroll_x_in_c1_eni67_463_619_inputreg0_q;
    reg [31:0] redist463_sync_in_aunroll_vunroll_x_in_c1_eni67_463_619_outputreg0_q;
    wire redist463_sync_in_aunroll_vunroll_x_in_c1_eni67_463_619_mem_reset0;
    wire [31:0] redist463_sync_in_aunroll_vunroll_x_in_c1_eni67_463_619_mem_ia;
    wire [9:0] redist463_sync_in_aunroll_vunroll_x_in_c1_eni67_463_619_mem_aa;
    wire [9:0] redist463_sync_in_aunroll_vunroll_x_in_c1_eni67_463_619_mem_ab;
    wire [31:0] redist463_sync_in_aunroll_vunroll_x_in_c1_eni67_463_619_mem_iq;
    wire [31:0] redist463_sync_in_aunroll_vunroll_x_in_c1_eni67_463_619_mem_q;
    wire [9:0] redist463_sync_in_aunroll_vunroll_x_in_c1_eni67_463_619_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist463_sync_in_aunroll_vunroll_x_in_c1_eni67_463_619_wraddr_i = 10'b1111111111;
    wire [10:0] redist463_sync_in_aunroll_vunroll_x_in_c1_eni67_463_619_rdcnt_a;
    wire [10:0] redist463_sync_in_aunroll_vunroll_x_in_c1_eni67_463_619_rdcnt_b;
    logic [10:0] redist463_sync_in_aunroll_vunroll_x_in_c1_eni67_463_619_rdcnt_o;
    wire [10:0] redist463_sync_in_aunroll_vunroll_x_in_c1_eni67_463_619_rdcnt_q;
    reg [31:0] redist464_sync_in_aunroll_vunroll_x_in_c1_eni67_464_620_inputreg0_q;
    reg [31:0] redist464_sync_in_aunroll_vunroll_x_in_c1_eni67_464_620_outputreg0_q;
    wire redist464_sync_in_aunroll_vunroll_x_in_c1_eni67_464_620_mem_reset0;
    wire [31:0] redist464_sync_in_aunroll_vunroll_x_in_c1_eni67_464_620_mem_ia;
    wire [9:0] redist464_sync_in_aunroll_vunroll_x_in_c1_eni67_464_620_mem_aa;
    wire [9:0] redist464_sync_in_aunroll_vunroll_x_in_c1_eni67_464_620_mem_ab;
    wire [31:0] redist464_sync_in_aunroll_vunroll_x_in_c1_eni67_464_620_mem_iq;
    wire [31:0] redist464_sync_in_aunroll_vunroll_x_in_c1_eni67_464_620_mem_q;
    wire [9:0] redist464_sync_in_aunroll_vunroll_x_in_c1_eni67_464_620_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist464_sync_in_aunroll_vunroll_x_in_c1_eni67_464_620_wraddr_i = 10'b1111111111;
    wire [10:0] redist464_sync_in_aunroll_vunroll_x_in_c1_eni67_464_620_rdcnt_a;
    wire [10:0] redist464_sync_in_aunroll_vunroll_x_in_c1_eni67_464_620_rdcnt_b;
    logic [10:0] redist464_sync_in_aunroll_vunroll_x_in_c1_eni67_464_620_rdcnt_o;
    wire [10:0] redist464_sync_in_aunroll_vunroll_x_in_c1_eni67_464_620_rdcnt_q;
    reg [31:0] redist465_sync_in_aunroll_vunroll_x_in_c1_eni67_465_625_inputreg0_q;
    reg [31:0] redist465_sync_in_aunroll_vunroll_x_in_c1_eni67_465_625_outputreg0_q;
    wire redist465_sync_in_aunroll_vunroll_x_in_c1_eni67_465_625_mem_reset0;
    wire [31:0] redist465_sync_in_aunroll_vunroll_x_in_c1_eni67_465_625_mem_ia;
    wire [9:0] redist465_sync_in_aunroll_vunroll_x_in_c1_eni67_465_625_mem_aa;
    wire [9:0] redist465_sync_in_aunroll_vunroll_x_in_c1_eni67_465_625_mem_ab;
    wire [31:0] redist465_sync_in_aunroll_vunroll_x_in_c1_eni67_465_625_mem_iq;
    wire [31:0] redist465_sync_in_aunroll_vunroll_x_in_c1_eni67_465_625_mem_q;
    wire [9:0] redist465_sync_in_aunroll_vunroll_x_in_c1_eni67_465_625_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist465_sync_in_aunroll_vunroll_x_in_c1_eni67_465_625_wraddr_i = 10'b1111111111;
    wire [10:0] redist465_sync_in_aunroll_vunroll_x_in_c1_eni67_465_625_rdcnt_a;
    wire [10:0] redist465_sync_in_aunroll_vunroll_x_in_c1_eni67_465_625_rdcnt_b;
    logic [10:0] redist465_sync_in_aunroll_vunroll_x_in_c1_eni67_465_625_rdcnt_o;
    wire [10:0] redist465_sync_in_aunroll_vunroll_x_in_c1_eni67_465_625_rdcnt_q;
    reg [31:0] redist466_sync_in_aunroll_vunroll_x_in_c1_eni67_466_626_inputreg0_q;
    reg [31:0] redist466_sync_in_aunroll_vunroll_x_in_c1_eni67_466_626_outputreg0_q;
    wire redist466_sync_in_aunroll_vunroll_x_in_c1_eni67_466_626_mem_reset0;
    wire [31:0] redist466_sync_in_aunroll_vunroll_x_in_c1_eni67_466_626_mem_ia;
    wire [9:0] redist466_sync_in_aunroll_vunroll_x_in_c1_eni67_466_626_mem_aa;
    wire [9:0] redist466_sync_in_aunroll_vunroll_x_in_c1_eni67_466_626_mem_ab;
    wire [31:0] redist466_sync_in_aunroll_vunroll_x_in_c1_eni67_466_626_mem_iq;
    wire [31:0] redist466_sync_in_aunroll_vunroll_x_in_c1_eni67_466_626_mem_q;
    wire [9:0] redist466_sync_in_aunroll_vunroll_x_in_c1_eni67_466_626_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist466_sync_in_aunroll_vunroll_x_in_c1_eni67_466_626_wraddr_i = 10'b1111111111;
    wire [10:0] redist466_sync_in_aunroll_vunroll_x_in_c1_eni67_466_626_rdcnt_a;
    wire [10:0] redist466_sync_in_aunroll_vunroll_x_in_c1_eni67_466_626_rdcnt_b;
    logic [10:0] redist466_sync_in_aunroll_vunroll_x_in_c1_eni67_466_626_rdcnt_o;
    wire [10:0] redist466_sync_in_aunroll_vunroll_x_in_c1_eni67_466_626_rdcnt_q;
    reg [31:0] redist467_sync_in_aunroll_vunroll_x_in_c1_eni67_467_631_inputreg0_q;
    reg [31:0] redist467_sync_in_aunroll_vunroll_x_in_c1_eni67_467_631_outputreg0_q;
    wire redist467_sync_in_aunroll_vunroll_x_in_c1_eni67_467_631_mem_reset0;
    wire [31:0] redist467_sync_in_aunroll_vunroll_x_in_c1_eni67_467_631_mem_ia;
    wire [9:0] redist467_sync_in_aunroll_vunroll_x_in_c1_eni67_467_631_mem_aa;
    wire [9:0] redist467_sync_in_aunroll_vunroll_x_in_c1_eni67_467_631_mem_ab;
    wire [31:0] redist467_sync_in_aunroll_vunroll_x_in_c1_eni67_467_631_mem_iq;
    wire [31:0] redist467_sync_in_aunroll_vunroll_x_in_c1_eni67_467_631_mem_q;
    wire [9:0] redist467_sync_in_aunroll_vunroll_x_in_c1_eni67_467_631_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist467_sync_in_aunroll_vunroll_x_in_c1_eni67_467_631_wraddr_i = 10'b1111111111;
    wire [10:0] redist467_sync_in_aunroll_vunroll_x_in_c1_eni67_467_631_rdcnt_a;
    wire [10:0] redist467_sync_in_aunroll_vunroll_x_in_c1_eni67_467_631_rdcnt_b;
    logic [10:0] redist467_sync_in_aunroll_vunroll_x_in_c1_eni67_467_631_rdcnt_o;
    wire [10:0] redist467_sync_in_aunroll_vunroll_x_in_c1_eni67_467_631_rdcnt_q;
    reg [31:0] redist468_sync_in_aunroll_vunroll_x_in_c1_eni67_468_632_inputreg0_q;
    reg [31:0] redist468_sync_in_aunroll_vunroll_x_in_c1_eni67_468_632_outputreg0_q;
    wire redist468_sync_in_aunroll_vunroll_x_in_c1_eni67_468_632_mem_reset0;
    wire [31:0] redist468_sync_in_aunroll_vunroll_x_in_c1_eni67_468_632_mem_ia;
    wire [9:0] redist468_sync_in_aunroll_vunroll_x_in_c1_eni67_468_632_mem_aa;
    wire [9:0] redist468_sync_in_aunroll_vunroll_x_in_c1_eni67_468_632_mem_ab;
    wire [31:0] redist468_sync_in_aunroll_vunroll_x_in_c1_eni67_468_632_mem_iq;
    wire [31:0] redist468_sync_in_aunroll_vunroll_x_in_c1_eni67_468_632_mem_q;
    wire [9:0] redist468_sync_in_aunroll_vunroll_x_in_c1_eni67_468_632_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist468_sync_in_aunroll_vunroll_x_in_c1_eni67_468_632_wraddr_i = 10'b1111111111;
    wire [10:0] redist468_sync_in_aunroll_vunroll_x_in_c1_eni67_468_632_rdcnt_a;
    wire [10:0] redist468_sync_in_aunroll_vunroll_x_in_c1_eni67_468_632_rdcnt_b;
    logic [10:0] redist468_sync_in_aunroll_vunroll_x_in_c1_eni67_468_632_rdcnt_o;
    wire [10:0] redist468_sync_in_aunroll_vunroll_x_in_c1_eni67_468_632_rdcnt_q;
    reg [31:0] redist469_sync_in_aunroll_vunroll_x_in_c1_eni67_469_637_inputreg0_q;
    reg [31:0] redist469_sync_in_aunroll_vunroll_x_in_c1_eni67_469_637_outputreg0_q;
    wire redist469_sync_in_aunroll_vunroll_x_in_c1_eni67_469_637_mem_reset0;
    wire [31:0] redist469_sync_in_aunroll_vunroll_x_in_c1_eni67_469_637_mem_ia;
    wire [9:0] redist469_sync_in_aunroll_vunroll_x_in_c1_eni67_469_637_mem_aa;
    wire [9:0] redist469_sync_in_aunroll_vunroll_x_in_c1_eni67_469_637_mem_ab;
    wire [31:0] redist469_sync_in_aunroll_vunroll_x_in_c1_eni67_469_637_mem_iq;
    wire [31:0] redist469_sync_in_aunroll_vunroll_x_in_c1_eni67_469_637_mem_q;
    wire [9:0] redist469_sync_in_aunroll_vunroll_x_in_c1_eni67_469_637_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist469_sync_in_aunroll_vunroll_x_in_c1_eni67_469_637_wraddr_i = 10'b1111111111;
    wire [10:0] redist469_sync_in_aunroll_vunroll_x_in_c1_eni67_469_637_rdcnt_a;
    wire [10:0] redist469_sync_in_aunroll_vunroll_x_in_c1_eni67_469_637_rdcnt_b;
    logic [10:0] redist469_sync_in_aunroll_vunroll_x_in_c1_eni67_469_637_rdcnt_o;
    wire [10:0] redist469_sync_in_aunroll_vunroll_x_in_c1_eni67_469_637_rdcnt_q;
    reg [31:0] redist470_sync_in_aunroll_vunroll_x_in_c1_eni67_470_638_inputreg0_q;
    reg [31:0] redist470_sync_in_aunroll_vunroll_x_in_c1_eni67_470_638_outputreg0_q;
    wire redist470_sync_in_aunroll_vunroll_x_in_c1_eni67_470_638_mem_reset0;
    wire [31:0] redist470_sync_in_aunroll_vunroll_x_in_c1_eni67_470_638_mem_ia;
    wire [9:0] redist470_sync_in_aunroll_vunroll_x_in_c1_eni67_470_638_mem_aa;
    wire [9:0] redist470_sync_in_aunroll_vunroll_x_in_c1_eni67_470_638_mem_ab;
    wire [31:0] redist470_sync_in_aunroll_vunroll_x_in_c1_eni67_470_638_mem_iq;
    wire [31:0] redist470_sync_in_aunroll_vunroll_x_in_c1_eni67_470_638_mem_q;
    wire [9:0] redist470_sync_in_aunroll_vunroll_x_in_c1_eni67_470_638_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist470_sync_in_aunroll_vunroll_x_in_c1_eni67_470_638_wraddr_i = 10'b1111111111;
    wire [10:0] redist470_sync_in_aunroll_vunroll_x_in_c1_eni67_470_638_rdcnt_a;
    wire [10:0] redist470_sync_in_aunroll_vunroll_x_in_c1_eni67_470_638_rdcnt_b;
    logic [10:0] redist470_sync_in_aunroll_vunroll_x_in_c1_eni67_470_638_rdcnt_o;
    wire [10:0] redist470_sync_in_aunroll_vunroll_x_in_c1_eni67_470_638_rdcnt_q;
    reg [31:0] redist471_sync_in_aunroll_vunroll_x_in_c1_eni67_471_643_inputreg0_q;
    reg [31:0] redist471_sync_in_aunroll_vunroll_x_in_c1_eni67_471_643_outputreg0_q;
    wire redist471_sync_in_aunroll_vunroll_x_in_c1_eni67_471_643_mem_reset0;
    wire [31:0] redist471_sync_in_aunroll_vunroll_x_in_c1_eni67_471_643_mem_ia;
    wire [9:0] redist471_sync_in_aunroll_vunroll_x_in_c1_eni67_471_643_mem_aa;
    wire [9:0] redist471_sync_in_aunroll_vunroll_x_in_c1_eni67_471_643_mem_ab;
    wire [31:0] redist471_sync_in_aunroll_vunroll_x_in_c1_eni67_471_643_mem_iq;
    wire [31:0] redist471_sync_in_aunroll_vunroll_x_in_c1_eni67_471_643_mem_q;
    wire [9:0] redist471_sync_in_aunroll_vunroll_x_in_c1_eni67_471_643_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist471_sync_in_aunroll_vunroll_x_in_c1_eni67_471_643_wraddr_i = 10'b1111111111;
    wire [10:0] redist471_sync_in_aunroll_vunroll_x_in_c1_eni67_471_643_rdcnt_a;
    wire [10:0] redist471_sync_in_aunroll_vunroll_x_in_c1_eni67_471_643_rdcnt_b;
    logic [10:0] redist471_sync_in_aunroll_vunroll_x_in_c1_eni67_471_643_rdcnt_o;
    wire [10:0] redist471_sync_in_aunroll_vunroll_x_in_c1_eni67_471_643_rdcnt_q;
    reg [31:0] redist472_sync_in_aunroll_vunroll_x_in_c1_eni67_472_644_inputreg0_q;
    reg [31:0] redist472_sync_in_aunroll_vunroll_x_in_c1_eni67_472_644_outputreg0_q;
    wire redist472_sync_in_aunroll_vunroll_x_in_c1_eni67_472_644_mem_reset0;
    wire [31:0] redist472_sync_in_aunroll_vunroll_x_in_c1_eni67_472_644_mem_ia;
    wire [9:0] redist472_sync_in_aunroll_vunroll_x_in_c1_eni67_472_644_mem_aa;
    wire [9:0] redist472_sync_in_aunroll_vunroll_x_in_c1_eni67_472_644_mem_ab;
    wire [31:0] redist472_sync_in_aunroll_vunroll_x_in_c1_eni67_472_644_mem_iq;
    wire [31:0] redist472_sync_in_aunroll_vunroll_x_in_c1_eni67_472_644_mem_q;
    wire [9:0] redist472_sync_in_aunroll_vunroll_x_in_c1_eni67_472_644_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist472_sync_in_aunroll_vunroll_x_in_c1_eni67_472_644_wraddr_i = 10'b1111111111;
    wire [10:0] redist472_sync_in_aunroll_vunroll_x_in_c1_eni67_472_644_rdcnt_a;
    wire [10:0] redist472_sync_in_aunroll_vunroll_x_in_c1_eni67_472_644_rdcnt_b;
    logic [10:0] redist472_sync_in_aunroll_vunroll_x_in_c1_eni67_472_644_rdcnt_o;
    wire [10:0] redist472_sync_in_aunroll_vunroll_x_in_c1_eni67_472_644_rdcnt_q;
    reg [31:0] redist473_sync_in_aunroll_vunroll_x_in_c1_eni67_473_649_inputreg0_q;
    reg [31:0] redist473_sync_in_aunroll_vunroll_x_in_c1_eni67_473_649_outputreg0_q;
    wire redist473_sync_in_aunroll_vunroll_x_in_c1_eni67_473_649_mem_reset0;
    wire [31:0] redist473_sync_in_aunroll_vunroll_x_in_c1_eni67_473_649_mem_ia;
    wire [9:0] redist473_sync_in_aunroll_vunroll_x_in_c1_eni67_473_649_mem_aa;
    wire [9:0] redist473_sync_in_aunroll_vunroll_x_in_c1_eni67_473_649_mem_ab;
    wire [31:0] redist473_sync_in_aunroll_vunroll_x_in_c1_eni67_473_649_mem_iq;
    wire [31:0] redist473_sync_in_aunroll_vunroll_x_in_c1_eni67_473_649_mem_q;
    wire [9:0] redist473_sync_in_aunroll_vunroll_x_in_c1_eni67_473_649_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist473_sync_in_aunroll_vunroll_x_in_c1_eni67_473_649_wraddr_i = 10'b1111111111;
    wire [10:0] redist473_sync_in_aunroll_vunroll_x_in_c1_eni67_473_649_rdcnt_a;
    wire [10:0] redist473_sync_in_aunroll_vunroll_x_in_c1_eni67_473_649_rdcnt_b;
    logic [10:0] redist473_sync_in_aunroll_vunroll_x_in_c1_eni67_473_649_rdcnt_o;
    wire [10:0] redist473_sync_in_aunroll_vunroll_x_in_c1_eni67_473_649_rdcnt_q;
    reg [31:0] redist474_sync_in_aunroll_vunroll_x_in_c1_eni67_474_650_inputreg0_q;
    reg [31:0] redist474_sync_in_aunroll_vunroll_x_in_c1_eni67_474_650_outputreg0_q;
    wire redist474_sync_in_aunroll_vunroll_x_in_c1_eni67_474_650_mem_reset0;
    wire [31:0] redist474_sync_in_aunroll_vunroll_x_in_c1_eni67_474_650_mem_ia;
    wire [9:0] redist474_sync_in_aunroll_vunroll_x_in_c1_eni67_474_650_mem_aa;
    wire [9:0] redist474_sync_in_aunroll_vunroll_x_in_c1_eni67_474_650_mem_ab;
    wire [31:0] redist474_sync_in_aunroll_vunroll_x_in_c1_eni67_474_650_mem_iq;
    wire [31:0] redist474_sync_in_aunroll_vunroll_x_in_c1_eni67_474_650_mem_q;
    wire [9:0] redist474_sync_in_aunroll_vunroll_x_in_c1_eni67_474_650_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist474_sync_in_aunroll_vunroll_x_in_c1_eni67_474_650_wraddr_i = 10'b1111111111;
    wire [10:0] redist474_sync_in_aunroll_vunroll_x_in_c1_eni67_474_650_rdcnt_a;
    wire [10:0] redist474_sync_in_aunroll_vunroll_x_in_c1_eni67_474_650_rdcnt_b;
    logic [10:0] redist474_sync_in_aunroll_vunroll_x_in_c1_eni67_474_650_rdcnt_o;
    wire [10:0] redist474_sync_in_aunroll_vunroll_x_in_c1_eni67_474_650_rdcnt_q;
    reg [31:0] redist475_sync_in_aunroll_vunroll_x_in_c1_eni67_475_655_inputreg0_q;
    reg [31:0] redist475_sync_in_aunroll_vunroll_x_in_c1_eni67_475_655_outputreg0_q;
    wire redist475_sync_in_aunroll_vunroll_x_in_c1_eni67_475_655_mem_reset0;
    wire [31:0] redist475_sync_in_aunroll_vunroll_x_in_c1_eni67_475_655_mem_ia;
    wire [9:0] redist475_sync_in_aunroll_vunroll_x_in_c1_eni67_475_655_mem_aa;
    wire [9:0] redist475_sync_in_aunroll_vunroll_x_in_c1_eni67_475_655_mem_ab;
    wire [31:0] redist475_sync_in_aunroll_vunroll_x_in_c1_eni67_475_655_mem_iq;
    wire [31:0] redist475_sync_in_aunroll_vunroll_x_in_c1_eni67_475_655_mem_q;
    wire [9:0] redist475_sync_in_aunroll_vunroll_x_in_c1_eni67_475_655_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist475_sync_in_aunroll_vunroll_x_in_c1_eni67_475_655_wraddr_i = 10'b1111111111;
    wire [10:0] redist475_sync_in_aunroll_vunroll_x_in_c1_eni67_475_655_rdcnt_a;
    wire [10:0] redist475_sync_in_aunroll_vunroll_x_in_c1_eni67_475_655_rdcnt_b;
    logic [10:0] redist475_sync_in_aunroll_vunroll_x_in_c1_eni67_475_655_rdcnt_o;
    wire [10:0] redist475_sync_in_aunroll_vunroll_x_in_c1_eni67_475_655_rdcnt_q;
    reg [31:0] redist476_sync_in_aunroll_vunroll_x_in_c1_eni67_476_656_inputreg0_q;
    reg [31:0] redist476_sync_in_aunroll_vunroll_x_in_c1_eni67_476_656_outputreg0_q;
    wire redist476_sync_in_aunroll_vunroll_x_in_c1_eni67_476_656_mem_reset0;
    wire [31:0] redist476_sync_in_aunroll_vunroll_x_in_c1_eni67_476_656_mem_ia;
    wire [9:0] redist476_sync_in_aunroll_vunroll_x_in_c1_eni67_476_656_mem_aa;
    wire [9:0] redist476_sync_in_aunroll_vunroll_x_in_c1_eni67_476_656_mem_ab;
    wire [31:0] redist476_sync_in_aunroll_vunroll_x_in_c1_eni67_476_656_mem_iq;
    wire [31:0] redist476_sync_in_aunroll_vunroll_x_in_c1_eni67_476_656_mem_q;
    wire [9:0] redist476_sync_in_aunroll_vunroll_x_in_c1_eni67_476_656_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist476_sync_in_aunroll_vunroll_x_in_c1_eni67_476_656_wraddr_i = 10'b1111111111;
    wire [10:0] redist476_sync_in_aunroll_vunroll_x_in_c1_eni67_476_656_rdcnt_a;
    wire [10:0] redist476_sync_in_aunroll_vunroll_x_in_c1_eni67_476_656_rdcnt_b;
    logic [10:0] redist476_sync_in_aunroll_vunroll_x_in_c1_eni67_476_656_rdcnt_o;
    wire [10:0] redist476_sync_in_aunroll_vunroll_x_in_c1_eni67_476_656_rdcnt_q;
    reg [31:0] redist477_sync_in_aunroll_vunroll_x_in_c1_eni67_477_661_inputreg0_q;
    reg [31:0] redist477_sync_in_aunroll_vunroll_x_in_c1_eni67_477_661_outputreg0_q;
    wire redist477_sync_in_aunroll_vunroll_x_in_c1_eni67_477_661_mem_reset0;
    wire [31:0] redist477_sync_in_aunroll_vunroll_x_in_c1_eni67_477_661_mem_ia;
    wire [9:0] redist477_sync_in_aunroll_vunroll_x_in_c1_eni67_477_661_mem_aa;
    wire [9:0] redist477_sync_in_aunroll_vunroll_x_in_c1_eni67_477_661_mem_ab;
    wire [31:0] redist477_sync_in_aunroll_vunroll_x_in_c1_eni67_477_661_mem_iq;
    wire [31:0] redist477_sync_in_aunroll_vunroll_x_in_c1_eni67_477_661_mem_q;
    wire [9:0] redist477_sync_in_aunroll_vunroll_x_in_c1_eni67_477_661_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist477_sync_in_aunroll_vunroll_x_in_c1_eni67_477_661_wraddr_i = 10'b1111111111;
    wire [10:0] redist477_sync_in_aunroll_vunroll_x_in_c1_eni67_477_661_rdcnt_a;
    wire [10:0] redist477_sync_in_aunroll_vunroll_x_in_c1_eni67_477_661_rdcnt_b;
    logic [10:0] redist477_sync_in_aunroll_vunroll_x_in_c1_eni67_477_661_rdcnt_o;
    wire [10:0] redist477_sync_in_aunroll_vunroll_x_in_c1_eni67_477_661_rdcnt_q;
    reg [31:0] redist478_sync_in_aunroll_vunroll_x_in_c1_eni67_478_662_inputreg0_q;
    reg [31:0] redist478_sync_in_aunroll_vunroll_x_in_c1_eni67_478_662_outputreg0_q;
    wire redist478_sync_in_aunroll_vunroll_x_in_c1_eni67_478_662_mem_reset0;
    wire [31:0] redist478_sync_in_aunroll_vunroll_x_in_c1_eni67_478_662_mem_ia;
    wire [9:0] redist478_sync_in_aunroll_vunroll_x_in_c1_eni67_478_662_mem_aa;
    wire [9:0] redist478_sync_in_aunroll_vunroll_x_in_c1_eni67_478_662_mem_ab;
    wire [31:0] redist478_sync_in_aunroll_vunroll_x_in_c1_eni67_478_662_mem_iq;
    wire [31:0] redist478_sync_in_aunroll_vunroll_x_in_c1_eni67_478_662_mem_q;
    wire [9:0] redist478_sync_in_aunroll_vunroll_x_in_c1_eni67_478_662_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist478_sync_in_aunroll_vunroll_x_in_c1_eni67_478_662_wraddr_i = 10'b1111111111;
    wire [10:0] redist478_sync_in_aunroll_vunroll_x_in_c1_eni67_478_662_rdcnt_a;
    wire [10:0] redist478_sync_in_aunroll_vunroll_x_in_c1_eni67_478_662_rdcnt_b;
    logic [10:0] redist478_sync_in_aunroll_vunroll_x_in_c1_eni67_478_662_rdcnt_o;
    wire [10:0] redist478_sync_in_aunroll_vunroll_x_in_c1_eni67_478_662_rdcnt_q;
    reg [31:0] redist479_sync_in_aunroll_vunroll_x_in_c1_eni67_479_667_inputreg0_q;
    reg [31:0] redist479_sync_in_aunroll_vunroll_x_in_c1_eni67_479_667_outputreg0_q;
    wire redist479_sync_in_aunroll_vunroll_x_in_c1_eni67_479_667_mem_reset0;
    wire [31:0] redist479_sync_in_aunroll_vunroll_x_in_c1_eni67_479_667_mem_ia;
    wire [9:0] redist479_sync_in_aunroll_vunroll_x_in_c1_eni67_479_667_mem_aa;
    wire [9:0] redist479_sync_in_aunroll_vunroll_x_in_c1_eni67_479_667_mem_ab;
    wire [31:0] redist479_sync_in_aunroll_vunroll_x_in_c1_eni67_479_667_mem_iq;
    wire [31:0] redist479_sync_in_aunroll_vunroll_x_in_c1_eni67_479_667_mem_q;
    wire [9:0] redist479_sync_in_aunroll_vunroll_x_in_c1_eni67_479_667_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist479_sync_in_aunroll_vunroll_x_in_c1_eni67_479_667_wraddr_i = 10'b1111111111;
    wire [10:0] redist479_sync_in_aunroll_vunroll_x_in_c1_eni67_479_667_rdcnt_a;
    wire [10:0] redist479_sync_in_aunroll_vunroll_x_in_c1_eni67_479_667_rdcnt_b;
    logic [10:0] redist479_sync_in_aunroll_vunroll_x_in_c1_eni67_479_667_rdcnt_o;
    wire [10:0] redist479_sync_in_aunroll_vunroll_x_in_c1_eni67_479_667_rdcnt_q;
    reg [31:0] redist480_sync_in_aunroll_vunroll_x_in_c1_eni67_480_668_inputreg0_q;
    reg [31:0] redist480_sync_in_aunroll_vunroll_x_in_c1_eni67_480_668_outputreg0_q;
    wire redist480_sync_in_aunroll_vunroll_x_in_c1_eni67_480_668_mem_reset0;
    wire [31:0] redist480_sync_in_aunroll_vunroll_x_in_c1_eni67_480_668_mem_ia;
    wire [9:0] redist480_sync_in_aunroll_vunroll_x_in_c1_eni67_480_668_mem_aa;
    wire [9:0] redist480_sync_in_aunroll_vunroll_x_in_c1_eni67_480_668_mem_ab;
    wire [31:0] redist480_sync_in_aunroll_vunroll_x_in_c1_eni67_480_668_mem_iq;
    wire [31:0] redist480_sync_in_aunroll_vunroll_x_in_c1_eni67_480_668_mem_q;
    wire [9:0] redist480_sync_in_aunroll_vunroll_x_in_c1_eni67_480_668_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist480_sync_in_aunroll_vunroll_x_in_c1_eni67_480_668_wraddr_i = 10'b1111111111;
    wire [10:0] redist480_sync_in_aunroll_vunroll_x_in_c1_eni67_480_668_rdcnt_a;
    wire [10:0] redist480_sync_in_aunroll_vunroll_x_in_c1_eni67_480_668_rdcnt_b;
    logic [10:0] redist480_sync_in_aunroll_vunroll_x_in_c1_eni67_480_668_rdcnt_o;
    wire [10:0] redist480_sync_in_aunroll_vunroll_x_in_c1_eni67_480_668_rdcnt_q;
    reg [31:0] redist481_sync_in_aunroll_vunroll_x_in_c1_eni67_481_673_inputreg0_q;
    reg [31:0] redist481_sync_in_aunroll_vunroll_x_in_c1_eni67_481_673_outputreg0_q;
    wire redist481_sync_in_aunroll_vunroll_x_in_c1_eni67_481_673_mem_reset0;
    wire [31:0] redist481_sync_in_aunroll_vunroll_x_in_c1_eni67_481_673_mem_ia;
    wire [9:0] redist481_sync_in_aunroll_vunroll_x_in_c1_eni67_481_673_mem_aa;
    wire [9:0] redist481_sync_in_aunroll_vunroll_x_in_c1_eni67_481_673_mem_ab;
    wire [31:0] redist481_sync_in_aunroll_vunroll_x_in_c1_eni67_481_673_mem_iq;
    wire [31:0] redist481_sync_in_aunroll_vunroll_x_in_c1_eni67_481_673_mem_q;
    wire [9:0] redist481_sync_in_aunroll_vunroll_x_in_c1_eni67_481_673_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist481_sync_in_aunroll_vunroll_x_in_c1_eni67_481_673_wraddr_i = 10'b1111111111;
    wire [10:0] redist481_sync_in_aunroll_vunroll_x_in_c1_eni67_481_673_rdcnt_a;
    wire [10:0] redist481_sync_in_aunroll_vunroll_x_in_c1_eni67_481_673_rdcnt_b;
    logic [10:0] redist481_sync_in_aunroll_vunroll_x_in_c1_eni67_481_673_rdcnt_o;
    wire [10:0] redist481_sync_in_aunroll_vunroll_x_in_c1_eni67_481_673_rdcnt_q;
    reg [31:0] redist482_sync_in_aunroll_vunroll_x_in_c1_eni67_482_674_inputreg0_q;
    reg [31:0] redist482_sync_in_aunroll_vunroll_x_in_c1_eni67_482_674_outputreg0_q;
    wire redist482_sync_in_aunroll_vunroll_x_in_c1_eni67_482_674_mem_reset0;
    wire [31:0] redist482_sync_in_aunroll_vunroll_x_in_c1_eni67_482_674_mem_ia;
    wire [9:0] redist482_sync_in_aunroll_vunroll_x_in_c1_eni67_482_674_mem_aa;
    wire [9:0] redist482_sync_in_aunroll_vunroll_x_in_c1_eni67_482_674_mem_ab;
    wire [31:0] redist482_sync_in_aunroll_vunroll_x_in_c1_eni67_482_674_mem_iq;
    wire [31:0] redist482_sync_in_aunroll_vunroll_x_in_c1_eni67_482_674_mem_q;
    wire [9:0] redist482_sync_in_aunroll_vunroll_x_in_c1_eni67_482_674_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist482_sync_in_aunroll_vunroll_x_in_c1_eni67_482_674_wraddr_i = 10'b1111111111;
    wire [10:0] redist482_sync_in_aunroll_vunroll_x_in_c1_eni67_482_674_rdcnt_a;
    wire [10:0] redist482_sync_in_aunroll_vunroll_x_in_c1_eni67_482_674_rdcnt_b;
    logic [10:0] redist482_sync_in_aunroll_vunroll_x_in_c1_eni67_482_674_rdcnt_o;
    wire [10:0] redist482_sync_in_aunroll_vunroll_x_in_c1_eni67_482_674_rdcnt_q;
    reg [31:0] redist483_sync_in_aunroll_vunroll_x_in_c1_eni67_483_679_inputreg0_q;
    reg [31:0] redist483_sync_in_aunroll_vunroll_x_in_c1_eni67_483_679_outputreg0_q;
    wire redist483_sync_in_aunroll_vunroll_x_in_c1_eni67_483_679_mem_reset0;
    wire [31:0] redist483_sync_in_aunroll_vunroll_x_in_c1_eni67_483_679_mem_ia;
    wire [9:0] redist483_sync_in_aunroll_vunroll_x_in_c1_eni67_483_679_mem_aa;
    wire [9:0] redist483_sync_in_aunroll_vunroll_x_in_c1_eni67_483_679_mem_ab;
    wire [31:0] redist483_sync_in_aunroll_vunroll_x_in_c1_eni67_483_679_mem_iq;
    wire [31:0] redist483_sync_in_aunroll_vunroll_x_in_c1_eni67_483_679_mem_q;
    wire [9:0] redist483_sync_in_aunroll_vunroll_x_in_c1_eni67_483_679_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist483_sync_in_aunroll_vunroll_x_in_c1_eni67_483_679_wraddr_i = 10'b1111111111;
    wire [10:0] redist483_sync_in_aunroll_vunroll_x_in_c1_eni67_483_679_rdcnt_a;
    wire [10:0] redist483_sync_in_aunroll_vunroll_x_in_c1_eni67_483_679_rdcnt_b;
    logic [10:0] redist483_sync_in_aunroll_vunroll_x_in_c1_eni67_483_679_rdcnt_o;
    wire [10:0] redist483_sync_in_aunroll_vunroll_x_in_c1_eni67_483_679_rdcnt_q;
    reg [31:0] redist484_sync_in_aunroll_vunroll_x_in_c1_eni67_484_680_inputreg0_q;
    reg [31:0] redist484_sync_in_aunroll_vunroll_x_in_c1_eni67_484_680_outputreg0_q;
    wire redist484_sync_in_aunroll_vunroll_x_in_c1_eni67_484_680_mem_reset0;
    wire [31:0] redist484_sync_in_aunroll_vunroll_x_in_c1_eni67_484_680_mem_ia;
    wire [9:0] redist484_sync_in_aunroll_vunroll_x_in_c1_eni67_484_680_mem_aa;
    wire [9:0] redist484_sync_in_aunroll_vunroll_x_in_c1_eni67_484_680_mem_ab;
    wire [31:0] redist484_sync_in_aunroll_vunroll_x_in_c1_eni67_484_680_mem_iq;
    wire [31:0] redist484_sync_in_aunroll_vunroll_x_in_c1_eni67_484_680_mem_q;
    wire [9:0] redist484_sync_in_aunroll_vunroll_x_in_c1_eni67_484_680_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist484_sync_in_aunroll_vunroll_x_in_c1_eni67_484_680_wraddr_i = 10'b1111111111;
    wire [10:0] redist484_sync_in_aunroll_vunroll_x_in_c1_eni67_484_680_rdcnt_a;
    wire [10:0] redist484_sync_in_aunroll_vunroll_x_in_c1_eni67_484_680_rdcnt_b;
    logic [10:0] redist484_sync_in_aunroll_vunroll_x_in_c1_eni67_484_680_rdcnt_o;
    wire [10:0] redist484_sync_in_aunroll_vunroll_x_in_c1_eni67_484_680_rdcnt_q;
    reg [31:0] redist485_sync_in_aunroll_vunroll_x_in_c1_eni67_485_685_inputreg0_q;
    reg [31:0] redist485_sync_in_aunroll_vunroll_x_in_c1_eni67_485_685_outputreg0_q;
    wire redist485_sync_in_aunroll_vunroll_x_in_c1_eni67_485_685_mem_reset0;
    wire [31:0] redist485_sync_in_aunroll_vunroll_x_in_c1_eni67_485_685_mem_ia;
    wire [9:0] redist485_sync_in_aunroll_vunroll_x_in_c1_eni67_485_685_mem_aa;
    wire [9:0] redist485_sync_in_aunroll_vunroll_x_in_c1_eni67_485_685_mem_ab;
    wire [31:0] redist485_sync_in_aunroll_vunroll_x_in_c1_eni67_485_685_mem_iq;
    wire [31:0] redist485_sync_in_aunroll_vunroll_x_in_c1_eni67_485_685_mem_q;
    wire [9:0] redist485_sync_in_aunroll_vunroll_x_in_c1_eni67_485_685_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist485_sync_in_aunroll_vunroll_x_in_c1_eni67_485_685_wraddr_i = 10'b1111111111;
    wire [10:0] redist485_sync_in_aunroll_vunroll_x_in_c1_eni67_485_685_rdcnt_a;
    wire [10:0] redist485_sync_in_aunroll_vunroll_x_in_c1_eni67_485_685_rdcnt_b;
    logic [10:0] redist485_sync_in_aunroll_vunroll_x_in_c1_eni67_485_685_rdcnt_o;
    wire [10:0] redist485_sync_in_aunroll_vunroll_x_in_c1_eni67_485_685_rdcnt_q;
    reg [31:0] redist486_sync_in_aunroll_vunroll_x_in_c1_eni67_486_686_inputreg0_q;
    reg [31:0] redist486_sync_in_aunroll_vunroll_x_in_c1_eni67_486_686_outputreg0_q;
    wire redist486_sync_in_aunroll_vunroll_x_in_c1_eni67_486_686_mem_reset0;
    wire [31:0] redist486_sync_in_aunroll_vunroll_x_in_c1_eni67_486_686_mem_ia;
    wire [9:0] redist486_sync_in_aunroll_vunroll_x_in_c1_eni67_486_686_mem_aa;
    wire [9:0] redist486_sync_in_aunroll_vunroll_x_in_c1_eni67_486_686_mem_ab;
    wire [31:0] redist486_sync_in_aunroll_vunroll_x_in_c1_eni67_486_686_mem_iq;
    wire [31:0] redist486_sync_in_aunroll_vunroll_x_in_c1_eni67_486_686_mem_q;
    wire [9:0] redist486_sync_in_aunroll_vunroll_x_in_c1_eni67_486_686_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist486_sync_in_aunroll_vunroll_x_in_c1_eni67_486_686_wraddr_i = 10'b1111111111;
    wire [10:0] redist486_sync_in_aunroll_vunroll_x_in_c1_eni67_486_686_rdcnt_a;
    wire [10:0] redist486_sync_in_aunroll_vunroll_x_in_c1_eni67_486_686_rdcnt_b;
    logic [10:0] redist486_sync_in_aunroll_vunroll_x_in_c1_eni67_486_686_rdcnt_o;
    wire [10:0] redist486_sync_in_aunroll_vunroll_x_in_c1_eni67_486_686_rdcnt_q;
    reg [31:0] redist487_sync_in_aunroll_vunroll_x_in_c1_eni67_487_691_inputreg0_q;
    reg [31:0] redist487_sync_in_aunroll_vunroll_x_in_c1_eni67_487_691_outputreg0_q;
    wire redist487_sync_in_aunroll_vunroll_x_in_c1_eni67_487_691_mem_reset0;
    wire [31:0] redist487_sync_in_aunroll_vunroll_x_in_c1_eni67_487_691_mem_ia;
    wire [9:0] redist487_sync_in_aunroll_vunroll_x_in_c1_eni67_487_691_mem_aa;
    wire [9:0] redist487_sync_in_aunroll_vunroll_x_in_c1_eni67_487_691_mem_ab;
    wire [31:0] redist487_sync_in_aunroll_vunroll_x_in_c1_eni67_487_691_mem_iq;
    wire [31:0] redist487_sync_in_aunroll_vunroll_x_in_c1_eni67_487_691_mem_q;
    wire [9:0] redist487_sync_in_aunroll_vunroll_x_in_c1_eni67_487_691_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist487_sync_in_aunroll_vunroll_x_in_c1_eni67_487_691_wraddr_i = 10'b1111111111;
    wire [10:0] redist487_sync_in_aunroll_vunroll_x_in_c1_eni67_487_691_rdcnt_a;
    wire [10:0] redist487_sync_in_aunroll_vunroll_x_in_c1_eni67_487_691_rdcnt_b;
    logic [10:0] redist487_sync_in_aunroll_vunroll_x_in_c1_eni67_487_691_rdcnt_o;
    wire [10:0] redist487_sync_in_aunroll_vunroll_x_in_c1_eni67_487_691_rdcnt_q;
    reg [31:0] redist488_sync_in_aunroll_vunroll_x_in_c1_eni67_488_692_inputreg0_q;
    reg [31:0] redist488_sync_in_aunroll_vunroll_x_in_c1_eni67_488_692_outputreg0_q;
    wire redist488_sync_in_aunroll_vunroll_x_in_c1_eni67_488_692_mem_reset0;
    wire [31:0] redist488_sync_in_aunroll_vunroll_x_in_c1_eni67_488_692_mem_ia;
    wire [9:0] redist488_sync_in_aunroll_vunroll_x_in_c1_eni67_488_692_mem_aa;
    wire [9:0] redist488_sync_in_aunroll_vunroll_x_in_c1_eni67_488_692_mem_ab;
    wire [31:0] redist488_sync_in_aunroll_vunroll_x_in_c1_eni67_488_692_mem_iq;
    wire [31:0] redist488_sync_in_aunroll_vunroll_x_in_c1_eni67_488_692_mem_q;
    wire [9:0] redist488_sync_in_aunroll_vunroll_x_in_c1_eni67_488_692_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist488_sync_in_aunroll_vunroll_x_in_c1_eni67_488_692_wraddr_i = 10'b1111111111;
    wire [10:0] redist488_sync_in_aunroll_vunroll_x_in_c1_eni67_488_692_rdcnt_a;
    wire [10:0] redist488_sync_in_aunroll_vunroll_x_in_c1_eni67_488_692_rdcnt_b;
    logic [10:0] redist488_sync_in_aunroll_vunroll_x_in_c1_eni67_488_692_rdcnt_o;
    wire [10:0] redist488_sync_in_aunroll_vunroll_x_in_c1_eni67_488_692_rdcnt_q;
    reg [31:0] redist489_sync_in_aunroll_vunroll_x_in_c1_eni67_489_697_inputreg0_q;
    reg [31:0] redist489_sync_in_aunroll_vunroll_x_in_c1_eni67_489_697_outputreg0_q;
    wire redist489_sync_in_aunroll_vunroll_x_in_c1_eni67_489_697_mem_reset0;
    wire [31:0] redist489_sync_in_aunroll_vunroll_x_in_c1_eni67_489_697_mem_ia;
    wire [9:0] redist489_sync_in_aunroll_vunroll_x_in_c1_eni67_489_697_mem_aa;
    wire [9:0] redist489_sync_in_aunroll_vunroll_x_in_c1_eni67_489_697_mem_ab;
    wire [31:0] redist489_sync_in_aunroll_vunroll_x_in_c1_eni67_489_697_mem_iq;
    wire [31:0] redist489_sync_in_aunroll_vunroll_x_in_c1_eni67_489_697_mem_q;
    wire [9:0] redist489_sync_in_aunroll_vunroll_x_in_c1_eni67_489_697_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist489_sync_in_aunroll_vunroll_x_in_c1_eni67_489_697_wraddr_i = 10'b1111111111;
    wire [10:0] redist489_sync_in_aunroll_vunroll_x_in_c1_eni67_489_697_rdcnt_a;
    wire [10:0] redist489_sync_in_aunroll_vunroll_x_in_c1_eni67_489_697_rdcnt_b;
    logic [10:0] redist489_sync_in_aunroll_vunroll_x_in_c1_eni67_489_697_rdcnt_o;
    wire [10:0] redist489_sync_in_aunroll_vunroll_x_in_c1_eni67_489_697_rdcnt_q;
    reg [31:0] redist490_sync_in_aunroll_vunroll_x_in_c1_eni67_490_698_inputreg0_q;
    reg [31:0] redist490_sync_in_aunroll_vunroll_x_in_c1_eni67_490_698_outputreg0_q;
    wire redist490_sync_in_aunroll_vunroll_x_in_c1_eni67_490_698_mem_reset0;
    wire [31:0] redist490_sync_in_aunroll_vunroll_x_in_c1_eni67_490_698_mem_ia;
    wire [9:0] redist490_sync_in_aunroll_vunroll_x_in_c1_eni67_490_698_mem_aa;
    wire [9:0] redist490_sync_in_aunroll_vunroll_x_in_c1_eni67_490_698_mem_ab;
    wire [31:0] redist490_sync_in_aunroll_vunroll_x_in_c1_eni67_490_698_mem_iq;
    wire [31:0] redist490_sync_in_aunroll_vunroll_x_in_c1_eni67_490_698_mem_q;
    wire [9:0] redist490_sync_in_aunroll_vunroll_x_in_c1_eni67_490_698_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist490_sync_in_aunroll_vunroll_x_in_c1_eni67_490_698_wraddr_i = 10'b1111111111;
    wire [10:0] redist490_sync_in_aunroll_vunroll_x_in_c1_eni67_490_698_rdcnt_a;
    wire [10:0] redist490_sync_in_aunroll_vunroll_x_in_c1_eni67_490_698_rdcnt_b;
    logic [10:0] redist490_sync_in_aunroll_vunroll_x_in_c1_eni67_490_698_rdcnt_o;
    wire [10:0] redist490_sync_in_aunroll_vunroll_x_in_c1_eni67_490_698_rdcnt_q;
    reg [31:0] redist491_sync_in_aunroll_vunroll_x_in_c1_eni67_491_703_inputreg0_q;
    reg [31:0] redist491_sync_in_aunroll_vunroll_x_in_c1_eni67_491_703_outputreg0_q;
    wire redist491_sync_in_aunroll_vunroll_x_in_c1_eni67_491_703_mem_reset0;
    wire [31:0] redist491_sync_in_aunroll_vunroll_x_in_c1_eni67_491_703_mem_ia;
    wire [9:0] redist491_sync_in_aunroll_vunroll_x_in_c1_eni67_491_703_mem_aa;
    wire [9:0] redist491_sync_in_aunroll_vunroll_x_in_c1_eni67_491_703_mem_ab;
    wire [31:0] redist491_sync_in_aunroll_vunroll_x_in_c1_eni67_491_703_mem_iq;
    wire [31:0] redist491_sync_in_aunroll_vunroll_x_in_c1_eni67_491_703_mem_q;
    wire [9:0] redist491_sync_in_aunroll_vunroll_x_in_c1_eni67_491_703_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist491_sync_in_aunroll_vunroll_x_in_c1_eni67_491_703_wraddr_i = 10'b1111111111;
    wire [10:0] redist491_sync_in_aunroll_vunroll_x_in_c1_eni67_491_703_rdcnt_a;
    wire [10:0] redist491_sync_in_aunroll_vunroll_x_in_c1_eni67_491_703_rdcnt_b;
    logic [10:0] redist491_sync_in_aunroll_vunroll_x_in_c1_eni67_491_703_rdcnt_o;
    wire [10:0] redist491_sync_in_aunroll_vunroll_x_in_c1_eni67_491_703_rdcnt_q;
    reg [31:0] redist492_sync_in_aunroll_vunroll_x_in_c1_eni67_492_704_inputreg0_q;
    reg [31:0] redist492_sync_in_aunroll_vunroll_x_in_c1_eni67_492_704_outputreg0_q;
    wire redist492_sync_in_aunroll_vunroll_x_in_c1_eni67_492_704_mem_reset0;
    wire [31:0] redist492_sync_in_aunroll_vunroll_x_in_c1_eni67_492_704_mem_ia;
    wire [9:0] redist492_sync_in_aunroll_vunroll_x_in_c1_eni67_492_704_mem_aa;
    wire [9:0] redist492_sync_in_aunroll_vunroll_x_in_c1_eni67_492_704_mem_ab;
    wire [31:0] redist492_sync_in_aunroll_vunroll_x_in_c1_eni67_492_704_mem_iq;
    wire [31:0] redist492_sync_in_aunroll_vunroll_x_in_c1_eni67_492_704_mem_q;
    wire [9:0] redist492_sync_in_aunroll_vunroll_x_in_c1_eni67_492_704_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist492_sync_in_aunroll_vunroll_x_in_c1_eni67_492_704_wraddr_i = 10'b1111111111;
    wire [10:0] redist492_sync_in_aunroll_vunroll_x_in_c1_eni67_492_704_rdcnt_a;
    wire [10:0] redist492_sync_in_aunroll_vunroll_x_in_c1_eni67_492_704_rdcnt_b;
    logic [10:0] redist492_sync_in_aunroll_vunroll_x_in_c1_eni67_492_704_rdcnt_o;
    wire [10:0] redist492_sync_in_aunroll_vunroll_x_in_c1_eni67_492_704_rdcnt_q;
    reg [31:0] redist493_sync_in_aunroll_vunroll_x_in_c1_eni67_493_709_inputreg0_q;
    reg [31:0] redist493_sync_in_aunroll_vunroll_x_in_c1_eni67_493_709_outputreg0_q;
    wire redist493_sync_in_aunroll_vunroll_x_in_c1_eni67_493_709_mem_reset0;
    wire [31:0] redist493_sync_in_aunroll_vunroll_x_in_c1_eni67_493_709_mem_ia;
    wire [9:0] redist493_sync_in_aunroll_vunroll_x_in_c1_eni67_493_709_mem_aa;
    wire [9:0] redist493_sync_in_aunroll_vunroll_x_in_c1_eni67_493_709_mem_ab;
    wire [31:0] redist493_sync_in_aunroll_vunroll_x_in_c1_eni67_493_709_mem_iq;
    wire [31:0] redist493_sync_in_aunroll_vunroll_x_in_c1_eni67_493_709_mem_q;
    wire [9:0] redist493_sync_in_aunroll_vunroll_x_in_c1_eni67_493_709_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist493_sync_in_aunroll_vunroll_x_in_c1_eni67_493_709_wraddr_i = 10'b1111111111;
    wire [10:0] redist493_sync_in_aunroll_vunroll_x_in_c1_eni67_493_709_rdcnt_a;
    wire [10:0] redist493_sync_in_aunroll_vunroll_x_in_c1_eni67_493_709_rdcnt_b;
    logic [10:0] redist493_sync_in_aunroll_vunroll_x_in_c1_eni67_493_709_rdcnt_o;
    wire [10:0] redist493_sync_in_aunroll_vunroll_x_in_c1_eni67_493_709_rdcnt_q;
    reg [31:0] redist494_sync_in_aunroll_vunroll_x_in_c1_eni67_494_710_inputreg0_q;
    reg [31:0] redist494_sync_in_aunroll_vunroll_x_in_c1_eni67_494_710_outputreg0_q;
    wire redist494_sync_in_aunroll_vunroll_x_in_c1_eni67_494_710_mem_reset0;
    wire [31:0] redist494_sync_in_aunroll_vunroll_x_in_c1_eni67_494_710_mem_ia;
    wire [9:0] redist494_sync_in_aunroll_vunroll_x_in_c1_eni67_494_710_mem_aa;
    wire [9:0] redist494_sync_in_aunroll_vunroll_x_in_c1_eni67_494_710_mem_ab;
    wire [31:0] redist494_sync_in_aunroll_vunroll_x_in_c1_eni67_494_710_mem_iq;
    wire [31:0] redist494_sync_in_aunroll_vunroll_x_in_c1_eni67_494_710_mem_q;
    wire [9:0] redist494_sync_in_aunroll_vunroll_x_in_c1_eni67_494_710_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist494_sync_in_aunroll_vunroll_x_in_c1_eni67_494_710_wraddr_i = 10'b1111111111;
    wire [10:0] redist494_sync_in_aunroll_vunroll_x_in_c1_eni67_494_710_rdcnt_a;
    wire [10:0] redist494_sync_in_aunroll_vunroll_x_in_c1_eni67_494_710_rdcnt_b;
    logic [10:0] redist494_sync_in_aunroll_vunroll_x_in_c1_eni67_494_710_rdcnt_o;
    wire [10:0] redist494_sync_in_aunroll_vunroll_x_in_c1_eni67_494_710_rdcnt_q;
    reg [31:0] redist495_sync_in_aunroll_vunroll_x_in_c1_eni67_495_715_inputreg0_q;
    reg [31:0] redist495_sync_in_aunroll_vunroll_x_in_c1_eni67_495_715_outputreg0_q;
    wire redist495_sync_in_aunroll_vunroll_x_in_c1_eni67_495_715_mem_reset0;
    wire [31:0] redist495_sync_in_aunroll_vunroll_x_in_c1_eni67_495_715_mem_ia;
    wire [9:0] redist495_sync_in_aunroll_vunroll_x_in_c1_eni67_495_715_mem_aa;
    wire [9:0] redist495_sync_in_aunroll_vunroll_x_in_c1_eni67_495_715_mem_ab;
    wire [31:0] redist495_sync_in_aunroll_vunroll_x_in_c1_eni67_495_715_mem_iq;
    wire [31:0] redist495_sync_in_aunroll_vunroll_x_in_c1_eni67_495_715_mem_q;
    wire [9:0] redist495_sync_in_aunroll_vunroll_x_in_c1_eni67_495_715_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist495_sync_in_aunroll_vunroll_x_in_c1_eni67_495_715_wraddr_i = 10'b1111111111;
    wire [10:0] redist495_sync_in_aunroll_vunroll_x_in_c1_eni67_495_715_rdcnt_a;
    wire [10:0] redist495_sync_in_aunroll_vunroll_x_in_c1_eni67_495_715_rdcnt_b;
    logic [10:0] redist495_sync_in_aunroll_vunroll_x_in_c1_eni67_495_715_rdcnt_o;
    wire [10:0] redist495_sync_in_aunroll_vunroll_x_in_c1_eni67_495_715_rdcnt_q;
    reg [31:0] redist496_sync_in_aunroll_vunroll_x_in_c1_eni67_496_716_inputreg0_q;
    reg [31:0] redist496_sync_in_aunroll_vunroll_x_in_c1_eni67_496_716_outputreg0_q;
    wire redist496_sync_in_aunroll_vunroll_x_in_c1_eni67_496_716_mem_reset0;
    wire [31:0] redist496_sync_in_aunroll_vunroll_x_in_c1_eni67_496_716_mem_ia;
    wire [9:0] redist496_sync_in_aunroll_vunroll_x_in_c1_eni67_496_716_mem_aa;
    wire [9:0] redist496_sync_in_aunroll_vunroll_x_in_c1_eni67_496_716_mem_ab;
    wire [31:0] redist496_sync_in_aunroll_vunroll_x_in_c1_eni67_496_716_mem_iq;
    wire [31:0] redist496_sync_in_aunroll_vunroll_x_in_c1_eni67_496_716_mem_q;
    wire [9:0] redist496_sync_in_aunroll_vunroll_x_in_c1_eni67_496_716_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist496_sync_in_aunroll_vunroll_x_in_c1_eni67_496_716_wraddr_i = 10'b1111111111;
    wire [10:0] redist496_sync_in_aunroll_vunroll_x_in_c1_eni67_496_716_rdcnt_a;
    wire [10:0] redist496_sync_in_aunroll_vunroll_x_in_c1_eni67_496_716_rdcnt_b;
    logic [10:0] redist496_sync_in_aunroll_vunroll_x_in_c1_eni67_496_716_rdcnt_o;
    wire [10:0] redist496_sync_in_aunroll_vunroll_x_in_c1_eni67_496_716_rdcnt_q;
    reg [31:0] redist497_sync_in_aunroll_vunroll_x_in_c1_eni67_497_721_inputreg0_q;
    reg [31:0] redist497_sync_in_aunroll_vunroll_x_in_c1_eni67_497_721_outputreg0_q;
    wire redist497_sync_in_aunroll_vunroll_x_in_c1_eni67_497_721_mem_reset0;
    wire [31:0] redist497_sync_in_aunroll_vunroll_x_in_c1_eni67_497_721_mem_ia;
    wire [9:0] redist497_sync_in_aunroll_vunroll_x_in_c1_eni67_497_721_mem_aa;
    wire [9:0] redist497_sync_in_aunroll_vunroll_x_in_c1_eni67_497_721_mem_ab;
    wire [31:0] redist497_sync_in_aunroll_vunroll_x_in_c1_eni67_497_721_mem_iq;
    wire [31:0] redist497_sync_in_aunroll_vunroll_x_in_c1_eni67_497_721_mem_q;
    wire [9:0] redist497_sync_in_aunroll_vunroll_x_in_c1_eni67_497_721_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist497_sync_in_aunroll_vunroll_x_in_c1_eni67_497_721_wraddr_i = 10'b1111111111;
    wire [10:0] redist497_sync_in_aunroll_vunroll_x_in_c1_eni67_497_721_rdcnt_a;
    wire [10:0] redist497_sync_in_aunroll_vunroll_x_in_c1_eni67_497_721_rdcnt_b;
    logic [10:0] redist497_sync_in_aunroll_vunroll_x_in_c1_eni67_497_721_rdcnt_o;
    wire [10:0] redist497_sync_in_aunroll_vunroll_x_in_c1_eni67_497_721_rdcnt_q;
    reg [31:0] redist498_sync_in_aunroll_vunroll_x_in_c1_eni67_498_722_inputreg0_q;
    reg [31:0] redist498_sync_in_aunroll_vunroll_x_in_c1_eni67_498_722_outputreg0_q;
    wire redist498_sync_in_aunroll_vunroll_x_in_c1_eni67_498_722_mem_reset0;
    wire [31:0] redist498_sync_in_aunroll_vunroll_x_in_c1_eni67_498_722_mem_ia;
    wire [9:0] redist498_sync_in_aunroll_vunroll_x_in_c1_eni67_498_722_mem_aa;
    wire [9:0] redist498_sync_in_aunroll_vunroll_x_in_c1_eni67_498_722_mem_ab;
    wire [31:0] redist498_sync_in_aunroll_vunroll_x_in_c1_eni67_498_722_mem_iq;
    wire [31:0] redist498_sync_in_aunroll_vunroll_x_in_c1_eni67_498_722_mem_q;
    wire [9:0] redist498_sync_in_aunroll_vunroll_x_in_c1_eni67_498_722_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist498_sync_in_aunroll_vunroll_x_in_c1_eni67_498_722_wraddr_i = 10'b1111111111;
    wire [10:0] redist498_sync_in_aunroll_vunroll_x_in_c1_eni67_498_722_rdcnt_a;
    wire [10:0] redist498_sync_in_aunroll_vunroll_x_in_c1_eni67_498_722_rdcnt_b;
    logic [10:0] redist498_sync_in_aunroll_vunroll_x_in_c1_eni67_498_722_rdcnt_o;
    wire [10:0] redist498_sync_in_aunroll_vunroll_x_in_c1_eni67_498_722_rdcnt_q;
    reg [31:0] redist499_sync_in_aunroll_vunroll_x_in_c1_eni67_499_727_inputreg0_q;
    reg [31:0] redist499_sync_in_aunroll_vunroll_x_in_c1_eni67_499_727_outputreg0_q;
    wire redist499_sync_in_aunroll_vunroll_x_in_c1_eni67_499_727_mem_reset0;
    wire [31:0] redist499_sync_in_aunroll_vunroll_x_in_c1_eni67_499_727_mem_ia;
    wire [9:0] redist499_sync_in_aunroll_vunroll_x_in_c1_eni67_499_727_mem_aa;
    wire [9:0] redist499_sync_in_aunroll_vunroll_x_in_c1_eni67_499_727_mem_ab;
    wire [31:0] redist499_sync_in_aunroll_vunroll_x_in_c1_eni67_499_727_mem_iq;
    wire [31:0] redist499_sync_in_aunroll_vunroll_x_in_c1_eni67_499_727_mem_q;
    wire [9:0] redist499_sync_in_aunroll_vunroll_x_in_c1_eni67_499_727_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist499_sync_in_aunroll_vunroll_x_in_c1_eni67_499_727_wraddr_i = 10'b1111111111;
    wire [10:0] redist499_sync_in_aunroll_vunroll_x_in_c1_eni67_499_727_rdcnt_a;
    wire [10:0] redist499_sync_in_aunroll_vunroll_x_in_c1_eni67_499_727_rdcnt_b;
    logic [10:0] redist499_sync_in_aunroll_vunroll_x_in_c1_eni67_499_727_rdcnt_o;
    wire [10:0] redist499_sync_in_aunroll_vunroll_x_in_c1_eni67_499_727_rdcnt_q;
    reg [31:0] redist500_sync_in_aunroll_vunroll_x_in_c1_eni67_500_728_inputreg0_q;
    reg [31:0] redist500_sync_in_aunroll_vunroll_x_in_c1_eni67_500_728_outputreg0_q;
    wire redist500_sync_in_aunroll_vunroll_x_in_c1_eni67_500_728_mem_reset0;
    wire [31:0] redist500_sync_in_aunroll_vunroll_x_in_c1_eni67_500_728_mem_ia;
    wire [9:0] redist500_sync_in_aunroll_vunroll_x_in_c1_eni67_500_728_mem_aa;
    wire [9:0] redist500_sync_in_aunroll_vunroll_x_in_c1_eni67_500_728_mem_ab;
    wire [31:0] redist500_sync_in_aunroll_vunroll_x_in_c1_eni67_500_728_mem_iq;
    wire [31:0] redist500_sync_in_aunroll_vunroll_x_in_c1_eni67_500_728_mem_q;
    wire [9:0] redist500_sync_in_aunroll_vunroll_x_in_c1_eni67_500_728_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist500_sync_in_aunroll_vunroll_x_in_c1_eni67_500_728_wraddr_i = 10'b1111111111;
    wire [10:0] redist500_sync_in_aunroll_vunroll_x_in_c1_eni67_500_728_rdcnt_a;
    wire [10:0] redist500_sync_in_aunroll_vunroll_x_in_c1_eni67_500_728_rdcnt_b;
    logic [10:0] redist500_sync_in_aunroll_vunroll_x_in_c1_eni67_500_728_rdcnt_o;
    wire [10:0] redist500_sync_in_aunroll_vunroll_x_in_c1_eni67_500_728_rdcnt_q;
    reg [31:0] redist501_sync_in_aunroll_vunroll_x_in_c1_eni67_501_733_inputreg0_q;
    reg [31:0] redist501_sync_in_aunroll_vunroll_x_in_c1_eni67_501_733_outputreg0_q;
    wire redist501_sync_in_aunroll_vunroll_x_in_c1_eni67_501_733_mem_reset0;
    wire [31:0] redist501_sync_in_aunroll_vunroll_x_in_c1_eni67_501_733_mem_ia;
    wire [9:0] redist501_sync_in_aunroll_vunroll_x_in_c1_eni67_501_733_mem_aa;
    wire [9:0] redist501_sync_in_aunroll_vunroll_x_in_c1_eni67_501_733_mem_ab;
    wire [31:0] redist501_sync_in_aunroll_vunroll_x_in_c1_eni67_501_733_mem_iq;
    wire [31:0] redist501_sync_in_aunroll_vunroll_x_in_c1_eni67_501_733_mem_q;
    wire [9:0] redist501_sync_in_aunroll_vunroll_x_in_c1_eni67_501_733_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist501_sync_in_aunroll_vunroll_x_in_c1_eni67_501_733_wraddr_i = 10'b1111111111;
    wire [10:0] redist501_sync_in_aunroll_vunroll_x_in_c1_eni67_501_733_rdcnt_a;
    wire [10:0] redist501_sync_in_aunroll_vunroll_x_in_c1_eni67_501_733_rdcnt_b;
    logic [10:0] redist501_sync_in_aunroll_vunroll_x_in_c1_eni67_501_733_rdcnt_o;
    wire [10:0] redist501_sync_in_aunroll_vunroll_x_in_c1_eni67_501_733_rdcnt_q;
    reg [31:0] redist502_sync_in_aunroll_vunroll_x_in_c1_eni67_502_734_inputreg0_q;
    reg [31:0] redist502_sync_in_aunroll_vunroll_x_in_c1_eni67_502_734_outputreg0_q;
    wire redist502_sync_in_aunroll_vunroll_x_in_c1_eni67_502_734_mem_reset0;
    wire [31:0] redist502_sync_in_aunroll_vunroll_x_in_c1_eni67_502_734_mem_ia;
    wire [9:0] redist502_sync_in_aunroll_vunroll_x_in_c1_eni67_502_734_mem_aa;
    wire [9:0] redist502_sync_in_aunroll_vunroll_x_in_c1_eni67_502_734_mem_ab;
    wire [31:0] redist502_sync_in_aunroll_vunroll_x_in_c1_eni67_502_734_mem_iq;
    wire [31:0] redist502_sync_in_aunroll_vunroll_x_in_c1_eni67_502_734_mem_q;
    wire [9:0] redist502_sync_in_aunroll_vunroll_x_in_c1_eni67_502_734_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist502_sync_in_aunroll_vunroll_x_in_c1_eni67_502_734_wraddr_i = 10'b1111111111;
    wire [10:0] redist502_sync_in_aunroll_vunroll_x_in_c1_eni67_502_734_rdcnt_a;
    wire [10:0] redist502_sync_in_aunroll_vunroll_x_in_c1_eni67_502_734_rdcnt_b;
    logic [10:0] redist502_sync_in_aunroll_vunroll_x_in_c1_eni67_502_734_rdcnt_o;
    wire [10:0] redist502_sync_in_aunroll_vunroll_x_in_c1_eni67_502_734_rdcnt_q;
    reg [31:0] redist503_sync_in_aunroll_vunroll_x_in_c1_eni67_503_739_inputreg0_q;
    reg [31:0] redist503_sync_in_aunroll_vunroll_x_in_c1_eni67_503_739_outputreg0_q;
    wire redist503_sync_in_aunroll_vunroll_x_in_c1_eni67_503_739_mem_reset0;
    wire [31:0] redist503_sync_in_aunroll_vunroll_x_in_c1_eni67_503_739_mem_ia;
    wire [9:0] redist503_sync_in_aunroll_vunroll_x_in_c1_eni67_503_739_mem_aa;
    wire [9:0] redist503_sync_in_aunroll_vunroll_x_in_c1_eni67_503_739_mem_ab;
    wire [31:0] redist503_sync_in_aunroll_vunroll_x_in_c1_eni67_503_739_mem_iq;
    wire [31:0] redist503_sync_in_aunroll_vunroll_x_in_c1_eni67_503_739_mem_q;
    wire [9:0] redist503_sync_in_aunroll_vunroll_x_in_c1_eni67_503_739_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist503_sync_in_aunroll_vunroll_x_in_c1_eni67_503_739_wraddr_i = 10'b1111111111;
    wire [10:0] redist503_sync_in_aunroll_vunroll_x_in_c1_eni67_503_739_rdcnt_a;
    wire [10:0] redist503_sync_in_aunroll_vunroll_x_in_c1_eni67_503_739_rdcnt_b;
    logic [10:0] redist503_sync_in_aunroll_vunroll_x_in_c1_eni67_503_739_rdcnt_o;
    wire [10:0] redist503_sync_in_aunroll_vunroll_x_in_c1_eni67_503_739_rdcnt_q;
    reg [31:0] redist504_sync_in_aunroll_vunroll_x_in_c1_eni67_504_740_inputreg0_q;
    reg [31:0] redist504_sync_in_aunroll_vunroll_x_in_c1_eni67_504_740_outputreg0_q;
    wire redist504_sync_in_aunroll_vunroll_x_in_c1_eni67_504_740_mem_reset0;
    wire [31:0] redist504_sync_in_aunroll_vunroll_x_in_c1_eni67_504_740_mem_ia;
    wire [9:0] redist504_sync_in_aunroll_vunroll_x_in_c1_eni67_504_740_mem_aa;
    wire [9:0] redist504_sync_in_aunroll_vunroll_x_in_c1_eni67_504_740_mem_ab;
    wire [31:0] redist504_sync_in_aunroll_vunroll_x_in_c1_eni67_504_740_mem_iq;
    wire [31:0] redist504_sync_in_aunroll_vunroll_x_in_c1_eni67_504_740_mem_q;
    wire [9:0] redist504_sync_in_aunroll_vunroll_x_in_c1_eni67_504_740_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist504_sync_in_aunroll_vunroll_x_in_c1_eni67_504_740_wraddr_i = 10'b1111111111;
    wire [10:0] redist504_sync_in_aunroll_vunroll_x_in_c1_eni67_504_740_rdcnt_a;
    wire [10:0] redist504_sync_in_aunroll_vunroll_x_in_c1_eni67_504_740_rdcnt_b;
    logic [10:0] redist504_sync_in_aunroll_vunroll_x_in_c1_eni67_504_740_rdcnt_o;
    wire [10:0] redist504_sync_in_aunroll_vunroll_x_in_c1_eni67_504_740_rdcnt_q;
    reg [31:0] redist505_sync_in_aunroll_vunroll_x_in_c1_eni67_505_745_inputreg0_q;
    reg [31:0] redist505_sync_in_aunroll_vunroll_x_in_c1_eni67_505_745_outputreg0_q;
    wire redist505_sync_in_aunroll_vunroll_x_in_c1_eni67_505_745_mem_reset0;
    wire [31:0] redist505_sync_in_aunroll_vunroll_x_in_c1_eni67_505_745_mem_ia;
    wire [9:0] redist505_sync_in_aunroll_vunroll_x_in_c1_eni67_505_745_mem_aa;
    wire [9:0] redist505_sync_in_aunroll_vunroll_x_in_c1_eni67_505_745_mem_ab;
    wire [31:0] redist505_sync_in_aunroll_vunroll_x_in_c1_eni67_505_745_mem_iq;
    wire [31:0] redist505_sync_in_aunroll_vunroll_x_in_c1_eni67_505_745_mem_q;
    wire [9:0] redist505_sync_in_aunroll_vunroll_x_in_c1_eni67_505_745_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist505_sync_in_aunroll_vunroll_x_in_c1_eni67_505_745_wraddr_i = 10'b1111111111;
    wire [10:0] redist505_sync_in_aunroll_vunroll_x_in_c1_eni67_505_745_rdcnt_a;
    wire [10:0] redist505_sync_in_aunroll_vunroll_x_in_c1_eni67_505_745_rdcnt_b;
    logic [10:0] redist505_sync_in_aunroll_vunroll_x_in_c1_eni67_505_745_rdcnt_o;
    wire [10:0] redist505_sync_in_aunroll_vunroll_x_in_c1_eni67_505_745_rdcnt_q;
    reg [31:0] redist506_sync_in_aunroll_vunroll_x_in_c1_eni67_506_746_inputreg0_q;
    reg [31:0] redist506_sync_in_aunroll_vunroll_x_in_c1_eni67_506_746_outputreg0_q;
    wire redist506_sync_in_aunroll_vunroll_x_in_c1_eni67_506_746_mem_reset0;
    wire [31:0] redist506_sync_in_aunroll_vunroll_x_in_c1_eni67_506_746_mem_ia;
    wire [9:0] redist506_sync_in_aunroll_vunroll_x_in_c1_eni67_506_746_mem_aa;
    wire [9:0] redist506_sync_in_aunroll_vunroll_x_in_c1_eni67_506_746_mem_ab;
    wire [31:0] redist506_sync_in_aunroll_vunroll_x_in_c1_eni67_506_746_mem_iq;
    wire [31:0] redist506_sync_in_aunroll_vunroll_x_in_c1_eni67_506_746_mem_q;
    wire [9:0] redist506_sync_in_aunroll_vunroll_x_in_c1_eni67_506_746_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist506_sync_in_aunroll_vunroll_x_in_c1_eni67_506_746_wraddr_i = 10'b1111111111;
    wire [10:0] redist506_sync_in_aunroll_vunroll_x_in_c1_eni67_506_746_rdcnt_a;
    wire [10:0] redist506_sync_in_aunroll_vunroll_x_in_c1_eni67_506_746_rdcnt_b;
    logic [10:0] redist506_sync_in_aunroll_vunroll_x_in_c1_eni67_506_746_rdcnt_o;
    wire [10:0] redist506_sync_in_aunroll_vunroll_x_in_c1_eni67_506_746_rdcnt_q;
    reg [31:0] redist507_sync_in_aunroll_vunroll_x_in_c1_eni67_507_751_inputreg0_q;
    reg [31:0] redist507_sync_in_aunroll_vunroll_x_in_c1_eni67_507_751_outputreg0_q;
    wire redist507_sync_in_aunroll_vunroll_x_in_c1_eni67_507_751_mem_reset0;
    wire [31:0] redist507_sync_in_aunroll_vunroll_x_in_c1_eni67_507_751_mem_ia;
    wire [9:0] redist507_sync_in_aunroll_vunroll_x_in_c1_eni67_507_751_mem_aa;
    wire [9:0] redist507_sync_in_aunroll_vunroll_x_in_c1_eni67_507_751_mem_ab;
    wire [31:0] redist507_sync_in_aunroll_vunroll_x_in_c1_eni67_507_751_mem_iq;
    wire [31:0] redist507_sync_in_aunroll_vunroll_x_in_c1_eni67_507_751_mem_q;
    wire [9:0] redist507_sync_in_aunroll_vunroll_x_in_c1_eni67_507_751_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist507_sync_in_aunroll_vunroll_x_in_c1_eni67_507_751_wraddr_i = 10'b1111111111;
    wire [10:0] redist507_sync_in_aunroll_vunroll_x_in_c1_eni67_507_751_rdcnt_a;
    wire [10:0] redist507_sync_in_aunroll_vunroll_x_in_c1_eni67_507_751_rdcnt_b;
    logic [10:0] redist507_sync_in_aunroll_vunroll_x_in_c1_eni67_507_751_rdcnt_o;
    wire [10:0] redist507_sync_in_aunroll_vunroll_x_in_c1_eni67_507_751_rdcnt_q;
    reg [31:0] redist508_sync_in_aunroll_vunroll_x_in_c1_eni67_508_752_inputreg0_q;
    reg [31:0] redist508_sync_in_aunroll_vunroll_x_in_c1_eni67_508_752_outputreg0_q;
    wire redist508_sync_in_aunroll_vunroll_x_in_c1_eni67_508_752_mem_reset0;
    wire [31:0] redist508_sync_in_aunroll_vunroll_x_in_c1_eni67_508_752_mem_ia;
    wire [9:0] redist508_sync_in_aunroll_vunroll_x_in_c1_eni67_508_752_mem_aa;
    wire [9:0] redist508_sync_in_aunroll_vunroll_x_in_c1_eni67_508_752_mem_ab;
    wire [31:0] redist508_sync_in_aunroll_vunroll_x_in_c1_eni67_508_752_mem_iq;
    wire [31:0] redist508_sync_in_aunroll_vunroll_x_in_c1_eni67_508_752_mem_q;
    wire [9:0] redist508_sync_in_aunroll_vunroll_x_in_c1_eni67_508_752_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist508_sync_in_aunroll_vunroll_x_in_c1_eni67_508_752_wraddr_i = 10'b1111111111;
    wire [10:0] redist508_sync_in_aunroll_vunroll_x_in_c1_eni67_508_752_rdcnt_a;
    wire [10:0] redist508_sync_in_aunroll_vunroll_x_in_c1_eni67_508_752_rdcnt_b;
    logic [10:0] redist508_sync_in_aunroll_vunroll_x_in_c1_eni67_508_752_rdcnt_o;
    wire [10:0] redist508_sync_in_aunroll_vunroll_x_in_c1_eni67_508_752_rdcnt_q;
    reg [31:0] redist509_sync_in_aunroll_vunroll_x_in_c1_eni67_509_757_inputreg0_q;
    reg [31:0] redist509_sync_in_aunroll_vunroll_x_in_c1_eni67_509_757_outputreg0_q;
    wire redist509_sync_in_aunroll_vunroll_x_in_c1_eni67_509_757_mem_reset0;
    wire [31:0] redist509_sync_in_aunroll_vunroll_x_in_c1_eni67_509_757_mem_ia;
    wire [9:0] redist509_sync_in_aunroll_vunroll_x_in_c1_eni67_509_757_mem_aa;
    wire [9:0] redist509_sync_in_aunroll_vunroll_x_in_c1_eni67_509_757_mem_ab;
    wire [31:0] redist509_sync_in_aunroll_vunroll_x_in_c1_eni67_509_757_mem_iq;
    wire [31:0] redist509_sync_in_aunroll_vunroll_x_in_c1_eni67_509_757_mem_q;
    wire [9:0] redist509_sync_in_aunroll_vunroll_x_in_c1_eni67_509_757_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist509_sync_in_aunroll_vunroll_x_in_c1_eni67_509_757_wraddr_i = 10'b1111111111;
    wire [10:0] redist509_sync_in_aunroll_vunroll_x_in_c1_eni67_509_757_rdcnt_a;
    wire [10:0] redist509_sync_in_aunroll_vunroll_x_in_c1_eni67_509_757_rdcnt_b;
    logic [10:0] redist509_sync_in_aunroll_vunroll_x_in_c1_eni67_509_757_rdcnt_o;
    wire [10:0] redist509_sync_in_aunroll_vunroll_x_in_c1_eni67_509_757_rdcnt_q;
    reg [31:0] redist510_sync_in_aunroll_vunroll_x_in_c1_eni67_0_510_758_inputreg0_q;
    reg [31:0] redist510_sync_in_aunroll_vunroll_x_in_c1_eni67_0_510_758_outputreg0_q;
    wire redist510_sync_in_aunroll_vunroll_x_in_c1_eni67_0_510_758_mem_reset0;
    wire [31:0] redist510_sync_in_aunroll_vunroll_x_in_c1_eni67_0_510_758_mem_ia;
    wire [9:0] redist510_sync_in_aunroll_vunroll_x_in_c1_eni67_0_510_758_mem_aa;
    wire [9:0] redist510_sync_in_aunroll_vunroll_x_in_c1_eni67_0_510_758_mem_ab;
    wire [31:0] redist510_sync_in_aunroll_vunroll_x_in_c1_eni67_0_510_758_mem_iq;
    wire [31:0] redist510_sync_in_aunroll_vunroll_x_in_c1_eni67_0_510_758_mem_q;
    wire [9:0] redist510_sync_in_aunroll_vunroll_x_in_c1_eni67_0_510_758_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist510_sync_in_aunroll_vunroll_x_in_c1_eni67_0_510_758_wraddr_i = 10'b1111111111;
    wire [10:0] redist510_sync_in_aunroll_vunroll_x_in_c1_eni67_0_510_758_rdcnt_a;
    wire [10:0] redist510_sync_in_aunroll_vunroll_x_in_c1_eni67_0_510_758_rdcnt_b;
    logic [10:0] redist510_sync_in_aunroll_vunroll_x_in_c1_eni67_0_510_758_rdcnt_o;
    wire [10:0] redist510_sync_in_aunroll_vunroll_x_in_c1_eni67_0_510_758_rdcnt_q;
    reg [31:0] redist511_sync_in_aunroll_vunroll_x_in_c1_eni67_1_510_763_inputreg0_q;
    reg [31:0] redist511_sync_in_aunroll_vunroll_x_in_c1_eni67_1_510_763_outputreg0_q;
    wire redist511_sync_in_aunroll_vunroll_x_in_c1_eni67_1_510_763_mem_reset0;
    wire [31:0] redist511_sync_in_aunroll_vunroll_x_in_c1_eni67_1_510_763_mem_ia;
    wire [9:0] redist511_sync_in_aunroll_vunroll_x_in_c1_eni67_1_510_763_mem_aa;
    wire [9:0] redist511_sync_in_aunroll_vunroll_x_in_c1_eni67_1_510_763_mem_ab;
    wire [31:0] redist511_sync_in_aunroll_vunroll_x_in_c1_eni67_1_510_763_mem_iq;
    wire [31:0] redist511_sync_in_aunroll_vunroll_x_in_c1_eni67_1_510_763_mem_q;
    wire [9:0] redist511_sync_in_aunroll_vunroll_x_in_c1_eni67_1_510_763_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist511_sync_in_aunroll_vunroll_x_in_c1_eni67_1_510_763_wraddr_i = 10'b1111111111;
    wire [10:0] redist511_sync_in_aunroll_vunroll_x_in_c1_eni67_1_510_763_rdcnt_a;
    wire [10:0] redist511_sync_in_aunroll_vunroll_x_in_c1_eni67_1_510_763_rdcnt_b;
    logic [10:0] redist511_sync_in_aunroll_vunroll_x_in_c1_eni67_1_510_763_rdcnt_o;
    wire [10:0] redist511_sync_in_aunroll_vunroll_x_in_c1_eni67_1_510_763_rdcnt_q;
    reg [31:0] redist512_sync_in_aunroll_vunroll_x_in_c1_eni67_511_764_inputreg0_q;
    reg [31:0] redist512_sync_in_aunroll_vunroll_x_in_c1_eni67_511_764_outputreg0_q;
    wire redist512_sync_in_aunroll_vunroll_x_in_c1_eni67_511_764_mem_reset0;
    wire [31:0] redist512_sync_in_aunroll_vunroll_x_in_c1_eni67_511_764_mem_ia;
    wire [9:0] redist512_sync_in_aunroll_vunroll_x_in_c1_eni67_511_764_mem_aa;
    wire [9:0] redist512_sync_in_aunroll_vunroll_x_in_c1_eni67_511_764_mem_ab;
    wire [31:0] redist512_sync_in_aunroll_vunroll_x_in_c1_eni67_511_764_mem_iq;
    wire [31:0] redist512_sync_in_aunroll_vunroll_x_in_c1_eni67_511_764_mem_q;
    wire [9:0] redist512_sync_in_aunroll_vunroll_x_in_c1_eni67_511_764_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [9:0] redist512_sync_in_aunroll_vunroll_x_in_c1_eni67_511_764_wraddr_i = 10'b1111111111;
    wire [10:0] redist512_sync_in_aunroll_vunroll_x_in_c1_eni67_511_764_rdcnt_a;
    wire [10:0] redist512_sync_in_aunroll_vunroll_x_in_c1_eni67_511_764_rdcnt_b;
    logic [10:0] redist512_sync_in_aunroll_vunroll_x_in_c1_eni67_511_764_rdcnt_o;
    wire [10:0] redist512_sync_in_aunroll_vunroll_x_in_c1_eni67_511_764_rdcnt_q;
    reg [31:0] redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_split_0_inputreg0_q;
    reg [31:0] redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_split_0_outputreg0_q;
    wire redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_split_0_mem_reset0;
    wire [31:0] redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_split_0_mem_ia;
    wire [4:0] redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_split_0_mem_aa;
    wire [4:0] redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_split_0_mem_ab;
    wire [31:0] redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_split_0_mem_iq;
    wire [31:0] redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_split_0_mem_q;
    wire [4:0] redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_split_0_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [4:0] redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_split_0_wraddr_i = 5'b11111;
    wire [4:0] redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_split_0_offset_q;
    wire [5:0] redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_split_0_rdcnt_a;
    wire [5:0] redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_split_0_rdcnt_b;
    logic [5:0] redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_split_0_rdcnt_o;
    wire [5:0] redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_split_0_rdcnt_q;
    reg [31:0] redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_split_0_inputreg0_q;
    reg [31:0] redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_split_0_outputreg0_q;
    wire redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_split_0_mem_reset0;
    wire [31:0] redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_split_0_mem_ia;
    wire [4:0] redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_split_0_mem_aa;
    wire [4:0] redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_split_0_mem_ab;
    wire [31:0] redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_split_0_mem_iq;
    wire [31:0] redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_split_0_mem_q;
    wire [4:0] redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_split_0_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [4:0] redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_split_0_wraddr_i = 5'b11111;
    wire [5:0] redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_split_0_rdcnt_a;
    wire [5:0] redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_split_0_rdcnt_b;
    logic [5:0] redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_split_0_rdcnt_o;
    wire [5:0] redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_split_0_rdcnt_q;
    reg [31:0] redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_split_0_inputreg0_q;
    reg [31:0] redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_split_0_outputreg0_q;
    wire redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_split_0_mem_reset0;
    wire [31:0] redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_split_0_mem_ia;
    wire [4:0] redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_split_0_mem_aa;
    wire [4:0] redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_split_0_mem_ab;
    wire [31:0] redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_split_0_mem_iq;
    wire [31:0] redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_split_0_mem_q;
    wire [4:0] redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_split_0_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [4:0] redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_split_0_wraddr_i = 5'b11111;
    wire [5:0] redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_split_0_rdcnt_a;
    wire [5:0] redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_split_0_rdcnt_b;
    logic [5:0] redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_split_0_rdcnt_o;
    wire [5:0] redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_split_0_rdcnt_q;
    reg [31:0] redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_split_0_inputreg0_q;
    reg [31:0] redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_split_0_outputreg0_q;
    wire redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_split_0_mem_reset0;
    wire [31:0] redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_split_0_mem_ia;
    wire [4:0] redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_split_0_mem_aa;
    wire [4:0] redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_split_0_mem_ab;
    wire [31:0] redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_split_0_mem_iq;
    wire [31:0] redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_split_0_mem_q;
    wire [4:0] redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_split_0_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [4:0] redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_split_0_wraddr_i = 5'b11111;
    wire [5:0] redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_split_0_rdcnt_a;
    wire [5:0] redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_split_0_rdcnt_b;
    logic [5:0] redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_split_0_rdcnt_o;
    wire [5:0] redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_split_0_rdcnt_q;


    // VCC(CONSTANT,1)
    assign VCC_q = 1'b1;

    // redist514_sync_in_aunroll_vunroll_x_in_i_valid_768(DELAY,655)
    dspba_delay_ver #( .width(1), .depth(768), .reset_kind("SYNC"), .phase(0), .modulus(2), .reset_high(1'b0) )
    redist514_sync_in_aunroll_vunroll_x_in_i_valid_768 ( .xin(in_i_valid), .xout(redist514_sync_in_aunroll_vunroll_x_in_i_valid_768_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // valid_fanout_reg0(REG,138)@1860 + 1
    always @ (posedge clock)
    begin
        if (!resetn)
        begin
            valid_fanout_reg0_q <= 1'b0;
        end
        else
        begin
            valid_fanout_reg0_q <= redist514_sync_in_aunroll_vunroll_x_in_i_valid_768_q;
        end
    end

    // valid_fanout_reg1(REG,139)@1092 + 1
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            valid_fanout_reg1_q <= in_i_valid;
        end
    end

    // valid_fanout_reg2(REG,140)@1860 + 1
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            valid_fanout_reg2_q <= redist514_sync_in_aunroll_vunroll_x_in_i_valid_768_q;
        end
    end

    // redist513_sync_in_aunroll_vunroll_x_in_c1_eni67_512_769(DELAY,654)
    dspba_delay_ver #( .width(1), .depth(769), .reset_kind("NONE"), .phase(0), .modulus(2), .reset_high(1'b0) )
    redist513_sync_in_aunroll_vunroll_x_in_c1_eni67_512_769 ( .xin(in_c1_eni67_512), .xout(redist513_sync_in_aunroll_vunroll_x_in_c1_eni67_512_769_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_llvm_fpga_push_f32_running_sum_056_push33_cnn2508(BLACKBOX,4)@1861
    // out out_feedback_out_33@20000000
    // out out_feedback_valid_out_33@20000000
    cnn_i_llvm_fpga_push_f32_running_sum_056_push33_2509 thei_llvm_fpga_push_f32_running_sum_056_push33_cnn2508 (
        .in_c1_ene67(redist513_sync_in_aunroll_vunroll_x_in_c1_eni67_512_769_q),
        .in_data_in(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod748_cnn2507_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .in_feedback_stall_in_33(i_llvm_fpga_pop_f32_running_sum_056_pop33_cnn1672_out_feedback_stall_out_33),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg2_q),
        .out_data_out(),
        .out_feedback_out_33(i_llvm_fpga_push_f32_running_sum_056_push33_cnn2508_out_feedback_out_33),
        .out_feedback_valid_out_33(i_llvm_fpga_push_f32_running_sum_056_push33_cnn2508_out_feedback_valid_out_33),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist260_sync_in_aunroll_vunroll_x_in_c1_eni67_260_1(DELAY,401)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist260_sync_in_aunroll_vunroll_x_in_c1_eni67_260_1_q <= in_c1_eni67_260;
        end
    end

    // dupName_254_c_float_0_000000e_00_x(FLOATCONSTANT,7)
    assign dupName_254_c_float_0_000000e_00_x_q = 32'b00000000000000000000000000000000;

    // i_llvm_fpga_pop_f32_running_sum_056_pop33_cnn1672(BLACKBOX,3)@1093
    // out out_feedback_stall_out_33@20000000
    cnn_i_llvm_fpga_pop_f32_running_sum_056_pop33_1673 thei_llvm_fpga_pop_f32_running_sum_056_pop33_cnn1672 (
        .in_data_in(dupName_254_c_float_0_000000e_00_x_q),
        .in_dir(redist260_sync_in_aunroll_vunroll_x_in_c1_eni67_260_1_q),
        .in_feedback_in_33(i_llvm_fpga_push_f32_running_sum_056_push33_cnn2508_out_feedback_out_33),
        .in_feedback_valid_in_33(i_llvm_fpga_push_f32_running_sum_056_push33_cnn2508_out_feedback_valid_out_33),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg1_q),
        .out_data_out(i_llvm_fpga_pop_f32_running_sum_056_pop33_cnn1672_out_data_out),
        .out_feedback_stall_out_33(i_llvm_fpga_pop_f32_running_sum_056_pop33_cnn1672_out_feedback_stall_out_33),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // redist642_i_llvm_fpga_pop_f32_running_sum_056_pop33_cnn1672_out_data_out_1(DELAY,783)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist642_i_llvm_fpga_pop_f32_running_sum_056_pop33_cnn1672_out_data_out_1_q <= i_llvm_fpga_pop_f32_running_sum_056_pop33_cnn1672_out_data_out;
        end
    end

    // redist256_sync_in_aunroll_vunroll_x_in_c1_eni67_256_1(DELAY,397)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist256_sync_in_aunroll_vunroll_x_in_c1_eni67_256_1_q <= in_c1_eni67_256;
        end
    end

    // redist0_sync_in_aunroll_vunroll_x_in_c1_eni67_1_1(DELAY,141)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist0_sync_in_aunroll_vunroll_x_in_c1_eni67_1_1_q <= in_c1_eni67_1;
        end
    end

    // redist257_sync_in_aunroll_vunroll_x_in_c1_eni67_257_2(DELAY,398)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist257_sync_in_aunroll_vunroll_x_in_c1_eni67_257_2_delay_0 <= in_c1_eni67_257;
            redist257_sync_in_aunroll_vunroll_x_in_c1_eni67_257_2_q <= redist257_sync_in_aunroll_vunroll_x_in_c1_eni67_257_2_delay_0;
        end
    end

    // redist1_sync_in_aunroll_vunroll_x_in_c1_eni67_2_2(DELAY,142)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist1_sync_in_aunroll_vunroll_x_in_c1_eni67_2_2_delay_0 <= in_c1_eni67_2;
            redist1_sync_in_aunroll_vunroll_x_in_c1_eni67_2_2_q <= redist1_sync_in_aunroll_vunroll_x_in_c1_eni67_2_2_delay_0;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod_cnn1680_dspb_native_dot_product_vunroll_x(BLACKBOX,135)@1093
    // in in_0@1094
    // in in_1@1094
    // in in_scalarProductPortChainin@1094
    // out out_primWireOut@1099
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000127Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod_cnn1680_dspb_native_dot_product_vunroll_x (
        .in_0(redist1_sync_in_aunroll_vunroll_x_in_c1_eni67_2_2_q),
        .in_1(redist257_sync_in_aunroll_vunroll_x_in_c1_eni67_257_2_q),
        .in_2(redist0_sync_in_aunroll_vunroll_x_in_c1_eni67_1_1_q),
        .in_3(redist256_sync_in_aunroll_vunroll_x_in_c1_eni67_256_1_q),
        .in_scalarProductPortChainin(redist642_i_llvm_fpga_pop_f32_running_sum_056_pop33_cnn1672_out_data_out_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod_cnn1680_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist515_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod_cnn1680_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,656)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist515_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod_cnn1680_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod_cnn1680_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist2_sync_in_aunroll_vunroll_x_in_c1_eni67_3_7_offset(CONSTANT,792)
    assign redist2_sync_in_aunroll_vunroll_x_in_c1_eni67_3_7_offset_q = 2'b10;

    // redist258_sync_in_aunroll_vunroll_x_in_c1_eni67_258_7_rdcnt(ADD,2308)
    assign redist258_sync_in_aunroll_vunroll_x_in_c1_eni67_258_7_rdcnt_a = {1'b0, redist258_sync_in_aunroll_vunroll_x_in_c1_eni67_258_7_wraddr_q};
    assign redist258_sync_in_aunroll_vunroll_x_in_c1_eni67_258_7_rdcnt_b = {1'b0, redist2_sync_in_aunroll_vunroll_x_in_c1_eni67_3_7_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist258_sync_in_aunroll_vunroll_x_in_c1_eni67_258_7_rdcnt_o <= $unsigned(redist258_sync_in_aunroll_vunroll_x_in_c1_eni67_258_7_rdcnt_a) + $unsigned(redist258_sync_in_aunroll_vunroll_x_in_c1_eni67_258_7_rdcnt_b);
        end
    end
    assign redist258_sync_in_aunroll_vunroll_x_in_c1_eni67_258_7_rdcnt_q = redist258_sync_in_aunroll_vunroll_x_in_c1_eni67_258_7_rdcnt_o[2:0];

    // redist258_sync_in_aunroll_vunroll_x_in_c1_eni67_258_7_inputreg0(DELAY,2303)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist258_sync_in_aunroll_vunroll_x_in_c1_eni67_258_7_inputreg0_q <= in_c1_eni67_258;
        end
    end

    // redist258_sync_in_aunroll_vunroll_x_in_c1_eni67_258_7_wraddr(COUNTER,2306)
    // low=0, high=3, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist258_sync_in_aunroll_vunroll_x_in_c1_eni67_258_7_wraddr_i <= $unsigned(redist258_sync_in_aunroll_vunroll_x_in_c1_eni67_258_7_wraddr_i) + $unsigned(2'd1);
        end
    end
    assign redist258_sync_in_aunroll_vunroll_x_in_c1_eni67_258_7_wraddr_q = redist258_sync_in_aunroll_vunroll_x_in_c1_eni67_258_7_wraddr_i[1:0];

    // redist258_sync_in_aunroll_vunroll_x_in_c1_eni67_258_7_mem(DUALMEM,2305)
    assign redist258_sync_in_aunroll_vunroll_x_in_c1_eni67_258_7_mem_ia = redist258_sync_in_aunroll_vunroll_x_in_c1_eni67_258_7_inputreg0_q;
    assign redist258_sync_in_aunroll_vunroll_x_in_c1_eni67_258_7_mem_aa = redist258_sync_in_aunroll_vunroll_x_in_c1_eni67_258_7_wraddr_q;
    assign redist258_sync_in_aunroll_vunroll_x_in_c1_eni67_258_7_mem_ab = redist258_sync_in_aunroll_vunroll_x_in_c1_eni67_258_7_rdcnt_q[1:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(2),
        .numwords_a(4),
        .width_b(32),
        .widthad_b(2),
        .numwords_b(4),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist258_sync_in_aunroll_vunroll_x_in_c1_eni67_258_7_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist258_sync_in_aunroll_vunroll_x_in_c1_eni67_258_7_mem_aa),
        .data_a(redist258_sync_in_aunroll_vunroll_x_in_c1_eni67_258_7_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist258_sync_in_aunroll_vunroll_x_in_c1_eni67_258_7_mem_ab),
        .q_b(redist258_sync_in_aunroll_vunroll_x_in_c1_eni67_258_7_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist258_sync_in_aunroll_vunroll_x_in_c1_eni67_258_7_mem_q = redist258_sync_in_aunroll_vunroll_x_in_c1_eni67_258_7_mem_iq[31:0];

    // redist258_sync_in_aunroll_vunroll_x_in_c1_eni67_258_7_outputreg0(DELAY,2304)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist258_sync_in_aunroll_vunroll_x_in_c1_eni67_258_7_outputreg0_q <= redist258_sync_in_aunroll_vunroll_x_in_c1_eni67_258_7_mem_q;
        end
    end

    // redist2_sync_in_aunroll_vunroll_x_in_c1_eni67_3_7_rdcnt(ADD,793)
    assign redist2_sync_in_aunroll_vunroll_x_in_c1_eni67_3_7_rdcnt_a = {1'b0, redist2_sync_in_aunroll_vunroll_x_in_c1_eni67_3_7_wraddr_q};
    assign redist2_sync_in_aunroll_vunroll_x_in_c1_eni67_3_7_rdcnt_b = {1'b0, redist2_sync_in_aunroll_vunroll_x_in_c1_eni67_3_7_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist2_sync_in_aunroll_vunroll_x_in_c1_eni67_3_7_rdcnt_o <= $unsigned(redist2_sync_in_aunroll_vunroll_x_in_c1_eni67_3_7_rdcnt_a) + $unsigned(redist2_sync_in_aunroll_vunroll_x_in_c1_eni67_3_7_rdcnt_b);
        end
    end
    assign redist2_sync_in_aunroll_vunroll_x_in_c1_eni67_3_7_rdcnt_q = redist2_sync_in_aunroll_vunroll_x_in_c1_eni67_3_7_rdcnt_o[2:0];

    // redist2_sync_in_aunroll_vunroll_x_in_c1_eni67_3_7_inputreg0(DELAY,788)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist2_sync_in_aunroll_vunroll_x_in_c1_eni67_3_7_inputreg0_q <= in_c1_eni67_3;
        end
    end

    // redist2_sync_in_aunroll_vunroll_x_in_c1_eni67_3_7_wraddr(COUNTER,791)
    // low=0, high=3, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist2_sync_in_aunroll_vunroll_x_in_c1_eni67_3_7_wraddr_i <= $unsigned(redist2_sync_in_aunroll_vunroll_x_in_c1_eni67_3_7_wraddr_i) + $unsigned(2'd1);
        end
    end
    assign redist2_sync_in_aunroll_vunroll_x_in_c1_eni67_3_7_wraddr_q = redist2_sync_in_aunroll_vunroll_x_in_c1_eni67_3_7_wraddr_i[1:0];

    // redist2_sync_in_aunroll_vunroll_x_in_c1_eni67_3_7_mem(DUALMEM,790)
    assign redist2_sync_in_aunroll_vunroll_x_in_c1_eni67_3_7_mem_ia = redist2_sync_in_aunroll_vunroll_x_in_c1_eni67_3_7_inputreg0_q;
    assign redist2_sync_in_aunroll_vunroll_x_in_c1_eni67_3_7_mem_aa = redist2_sync_in_aunroll_vunroll_x_in_c1_eni67_3_7_wraddr_q;
    assign redist2_sync_in_aunroll_vunroll_x_in_c1_eni67_3_7_mem_ab = redist2_sync_in_aunroll_vunroll_x_in_c1_eni67_3_7_rdcnt_q[1:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(2),
        .numwords_a(4),
        .width_b(32),
        .widthad_b(2),
        .numwords_b(4),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist2_sync_in_aunroll_vunroll_x_in_c1_eni67_3_7_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist2_sync_in_aunroll_vunroll_x_in_c1_eni67_3_7_mem_aa),
        .data_a(redist2_sync_in_aunroll_vunroll_x_in_c1_eni67_3_7_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist2_sync_in_aunroll_vunroll_x_in_c1_eni67_3_7_mem_ab),
        .q_b(redist2_sync_in_aunroll_vunroll_x_in_c1_eni67_3_7_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist2_sync_in_aunroll_vunroll_x_in_c1_eni67_3_7_mem_q = redist2_sync_in_aunroll_vunroll_x_in_c1_eni67_3_7_mem_iq[31:0];

    // redist2_sync_in_aunroll_vunroll_x_in_c1_eni67_3_7_outputreg0(DELAY,789)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist2_sync_in_aunroll_vunroll_x_in_c1_eni67_3_7_outputreg0_q <= redist2_sync_in_aunroll_vunroll_x_in_c1_eni67_3_7_mem_q;
        end
    end

    // redist3_sync_in_aunroll_vunroll_x_in_c1_eni67_4_8_offset(CONSTANT,798)
    assign redist3_sync_in_aunroll_vunroll_x_in_c1_eni67_4_8_offset_q = 3'b101;

    // redist259_sync_in_aunroll_vunroll_x_in_c1_eni67_259_8_rdcnt(ADD,2314)
    assign redist259_sync_in_aunroll_vunroll_x_in_c1_eni67_259_8_rdcnt_a = {1'b0, redist259_sync_in_aunroll_vunroll_x_in_c1_eni67_259_8_wraddr_q};
    assign redist259_sync_in_aunroll_vunroll_x_in_c1_eni67_259_8_rdcnt_b = {1'b0, redist3_sync_in_aunroll_vunroll_x_in_c1_eni67_4_8_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist259_sync_in_aunroll_vunroll_x_in_c1_eni67_259_8_rdcnt_o <= $unsigned(redist259_sync_in_aunroll_vunroll_x_in_c1_eni67_259_8_rdcnt_a) + $unsigned(redist259_sync_in_aunroll_vunroll_x_in_c1_eni67_259_8_rdcnt_b);
        end
    end
    assign redist259_sync_in_aunroll_vunroll_x_in_c1_eni67_259_8_rdcnt_q = redist259_sync_in_aunroll_vunroll_x_in_c1_eni67_259_8_rdcnt_o[3:0];

    // redist259_sync_in_aunroll_vunroll_x_in_c1_eni67_259_8_inputreg0(DELAY,2309)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist259_sync_in_aunroll_vunroll_x_in_c1_eni67_259_8_inputreg0_q <= in_c1_eni67_259;
        end
    end

    // redist259_sync_in_aunroll_vunroll_x_in_c1_eni67_259_8_wraddr(COUNTER,2312)
    // low=0, high=7, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist259_sync_in_aunroll_vunroll_x_in_c1_eni67_259_8_wraddr_i <= $unsigned(redist259_sync_in_aunroll_vunroll_x_in_c1_eni67_259_8_wraddr_i) + $unsigned(3'd1);
        end
    end
    assign redist259_sync_in_aunroll_vunroll_x_in_c1_eni67_259_8_wraddr_q = redist259_sync_in_aunroll_vunroll_x_in_c1_eni67_259_8_wraddr_i[2:0];

    // redist259_sync_in_aunroll_vunroll_x_in_c1_eni67_259_8_mem(DUALMEM,2311)
    assign redist259_sync_in_aunroll_vunroll_x_in_c1_eni67_259_8_mem_ia = redist259_sync_in_aunroll_vunroll_x_in_c1_eni67_259_8_inputreg0_q;
    assign redist259_sync_in_aunroll_vunroll_x_in_c1_eni67_259_8_mem_aa = redist259_sync_in_aunroll_vunroll_x_in_c1_eni67_259_8_wraddr_q;
    assign redist259_sync_in_aunroll_vunroll_x_in_c1_eni67_259_8_mem_ab = redist259_sync_in_aunroll_vunroll_x_in_c1_eni67_259_8_rdcnt_q[2:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(8),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(8),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist259_sync_in_aunroll_vunroll_x_in_c1_eni67_259_8_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist259_sync_in_aunroll_vunroll_x_in_c1_eni67_259_8_mem_aa),
        .data_a(redist259_sync_in_aunroll_vunroll_x_in_c1_eni67_259_8_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist259_sync_in_aunroll_vunroll_x_in_c1_eni67_259_8_mem_ab),
        .q_b(redist259_sync_in_aunroll_vunroll_x_in_c1_eni67_259_8_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist259_sync_in_aunroll_vunroll_x_in_c1_eni67_259_8_mem_q = redist259_sync_in_aunroll_vunroll_x_in_c1_eni67_259_8_mem_iq[31:0];

    // redist259_sync_in_aunroll_vunroll_x_in_c1_eni67_259_8_outputreg0(DELAY,2310)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist259_sync_in_aunroll_vunroll_x_in_c1_eni67_259_8_outputreg0_q <= redist259_sync_in_aunroll_vunroll_x_in_c1_eni67_259_8_mem_q;
        end
    end

    // redist3_sync_in_aunroll_vunroll_x_in_c1_eni67_4_8_rdcnt(ADD,799)
    assign redist3_sync_in_aunroll_vunroll_x_in_c1_eni67_4_8_rdcnt_a = {1'b0, redist3_sync_in_aunroll_vunroll_x_in_c1_eni67_4_8_wraddr_q};
    assign redist3_sync_in_aunroll_vunroll_x_in_c1_eni67_4_8_rdcnt_b = {1'b0, redist3_sync_in_aunroll_vunroll_x_in_c1_eni67_4_8_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist3_sync_in_aunroll_vunroll_x_in_c1_eni67_4_8_rdcnt_o <= $unsigned(redist3_sync_in_aunroll_vunroll_x_in_c1_eni67_4_8_rdcnt_a) + $unsigned(redist3_sync_in_aunroll_vunroll_x_in_c1_eni67_4_8_rdcnt_b);
        end
    end
    assign redist3_sync_in_aunroll_vunroll_x_in_c1_eni67_4_8_rdcnt_q = redist3_sync_in_aunroll_vunroll_x_in_c1_eni67_4_8_rdcnt_o[3:0];

    // redist3_sync_in_aunroll_vunroll_x_in_c1_eni67_4_8_inputreg0(DELAY,794)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist3_sync_in_aunroll_vunroll_x_in_c1_eni67_4_8_inputreg0_q <= in_c1_eni67_4;
        end
    end

    // redist3_sync_in_aunroll_vunroll_x_in_c1_eni67_4_8_wraddr(COUNTER,797)
    // low=0, high=7, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist3_sync_in_aunroll_vunroll_x_in_c1_eni67_4_8_wraddr_i <= $unsigned(redist3_sync_in_aunroll_vunroll_x_in_c1_eni67_4_8_wraddr_i) + $unsigned(3'd1);
        end
    end
    assign redist3_sync_in_aunroll_vunroll_x_in_c1_eni67_4_8_wraddr_q = redist3_sync_in_aunroll_vunroll_x_in_c1_eni67_4_8_wraddr_i[2:0];

    // redist3_sync_in_aunroll_vunroll_x_in_c1_eni67_4_8_mem(DUALMEM,796)
    assign redist3_sync_in_aunroll_vunroll_x_in_c1_eni67_4_8_mem_ia = redist3_sync_in_aunroll_vunroll_x_in_c1_eni67_4_8_inputreg0_q;
    assign redist3_sync_in_aunroll_vunroll_x_in_c1_eni67_4_8_mem_aa = redist3_sync_in_aunroll_vunroll_x_in_c1_eni67_4_8_wraddr_q;
    assign redist3_sync_in_aunroll_vunroll_x_in_c1_eni67_4_8_mem_ab = redist3_sync_in_aunroll_vunroll_x_in_c1_eni67_4_8_rdcnt_q[2:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(8),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(8),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist3_sync_in_aunroll_vunroll_x_in_c1_eni67_4_8_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist3_sync_in_aunroll_vunroll_x_in_c1_eni67_4_8_mem_aa),
        .data_a(redist3_sync_in_aunroll_vunroll_x_in_c1_eni67_4_8_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist3_sync_in_aunroll_vunroll_x_in_c1_eni67_4_8_mem_ab),
        .q_b(redist3_sync_in_aunroll_vunroll_x_in_c1_eni67_4_8_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist3_sync_in_aunroll_vunroll_x_in_c1_eni67_4_8_mem_q = redist3_sync_in_aunroll_vunroll_x_in_c1_eni67_4_8_mem_iq[31:0];

    // redist3_sync_in_aunroll_vunroll_x_in_c1_eni67_4_8_outputreg0(DELAY,795)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist3_sync_in_aunroll_vunroll_x_in_c1_eni67_4_8_outputreg0_q <= redist3_sync_in_aunroll_vunroll_x_in_c1_eni67_4_8_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod118_cnn1686_dspb_native_dot_product_vunroll_x(BLACKBOX,8)@1099
    // in in_0@1100
    // in in_1@1100
    // in in_scalarProductPortChainin@1100
    // out out_primWireOut@1105
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000000Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod118_cnn1686_dspb_native_dot_product_vunroll_x (
        .in_0(redist3_sync_in_aunroll_vunroll_x_in_c1_eni67_4_8_outputreg0_q),
        .in_1(redist259_sync_in_aunroll_vunroll_x_in_c1_eni67_259_8_outputreg0_q),
        .in_2(redist2_sync_in_aunroll_vunroll_x_in_c1_eni67_3_7_outputreg0_q),
        .in_3(redist258_sync_in_aunroll_vunroll_x_in_c1_eni67_258_7_outputreg0_q),
        .in_scalarProductPortChainin(redist515_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod_cnn1680_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod118_cnn1686_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist641_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod118_cnn1686_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,782)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist641_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod118_cnn1686_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod118_cnn1686_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist4_sync_in_aunroll_vunroll_x_in_c1_eni67_5_13_offset(CONSTANT,804)
    assign redist4_sync_in_aunroll_vunroll_x_in_c1_eni67_5_13_offset_q = 4'b1000;

    // redist261_sync_in_aunroll_vunroll_x_in_c1_eni67_261_13_rdcnt(ADD,2320)
    assign redist261_sync_in_aunroll_vunroll_x_in_c1_eni67_261_13_rdcnt_a = {1'b0, redist261_sync_in_aunroll_vunroll_x_in_c1_eni67_261_13_wraddr_q};
    assign redist261_sync_in_aunroll_vunroll_x_in_c1_eni67_261_13_rdcnt_b = {1'b0, redist4_sync_in_aunroll_vunroll_x_in_c1_eni67_5_13_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist261_sync_in_aunroll_vunroll_x_in_c1_eni67_261_13_rdcnt_o <= $unsigned(redist261_sync_in_aunroll_vunroll_x_in_c1_eni67_261_13_rdcnt_a) + $unsigned(redist261_sync_in_aunroll_vunroll_x_in_c1_eni67_261_13_rdcnt_b);
        end
    end
    assign redist261_sync_in_aunroll_vunroll_x_in_c1_eni67_261_13_rdcnt_q = redist261_sync_in_aunroll_vunroll_x_in_c1_eni67_261_13_rdcnt_o[4:0];

    // redist261_sync_in_aunroll_vunroll_x_in_c1_eni67_261_13_inputreg0(DELAY,2315)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist261_sync_in_aunroll_vunroll_x_in_c1_eni67_261_13_inputreg0_q <= in_c1_eni67_261;
        end
    end

    // redist261_sync_in_aunroll_vunroll_x_in_c1_eni67_261_13_wraddr(COUNTER,2318)
    // low=0, high=15, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist261_sync_in_aunroll_vunroll_x_in_c1_eni67_261_13_wraddr_i <= $unsigned(redist261_sync_in_aunroll_vunroll_x_in_c1_eni67_261_13_wraddr_i) + $unsigned(4'd1);
        end
    end
    assign redist261_sync_in_aunroll_vunroll_x_in_c1_eni67_261_13_wraddr_q = redist261_sync_in_aunroll_vunroll_x_in_c1_eni67_261_13_wraddr_i[3:0];

    // redist261_sync_in_aunroll_vunroll_x_in_c1_eni67_261_13_mem(DUALMEM,2317)
    assign redist261_sync_in_aunroll_vunroll_x_in_c1_eni67_261_13_mem_ia = redist261_sync_in_aunroll_vunroll_x_in_c1_eni67_261_13_inputreg0_q;
    assign redist261_sync_in_aunroll_vunroll_x_in_c1_eni67_261_13_mem_aa = redist261_sync_in_aunroll_vunroll_x_in_c1_eni67_261_13_wraddr_q;
    assign redist261_sync_in_aunroll_vunroll_x_in_c1_eni67_261_13_mem_ab = redist261_sync_in_aunroll_vunroll_x_in_c1_eni67_261_13_rdcnt_q[3:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(16),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(16),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist261_sync_in_aunroll_vunroll_x_in_c1_eni67_261_13_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist261_sync_in_aunroll_vunroll_x_in_c1_eni67_261_13_mem_aa),
        .data_a(redist261_sync_in_aunroll_vunroll_x_in_c1_eni67_261_13_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist261_sync_in_aunroll_vunroll_x_in_c1_eni67_261_13_mem_ab),
        .q_b(redist261_sync_in_aunroll_vunroll_x_in_c1_eni67_261_13_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist261_sync_in_aunroll_vunroll_x_in_c1_eni67_261_13_mem_q = redist261_sync_in_aunroll_vunroll_x_in_c1_eni67_261_13_mem_iq[31:0];

    // redist261_sync_in_aunroll_vunroll_x_in_c1_eni67_261_13_outputreg0(DELAY,2316)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist261_sync_in_aunroll_vunroll_x_in_c1_eni67_261_13_outputreg0_q <= redist261_sync_in_aunroll_vunroll_x_in_c1_eni67_261_13_mem_q;
        end
    end

    // redist4_sync_in_aunroll_vunroll_x_in_c1_eni67_5_13_rdcnt(ADD,805)
    assign redist4_sync_in_aunroll_vunroll_x_in_c1_eni67_5_13_rdcnt_a = {1'b0, redist4_sync_in_aunroll_vunroll_x_in_c1_eni67_5_13_wraddr_q};
    assign redist4_sync_in_aunroll_vunroll_x_in_c1_eni67_5_13_rdcnt_b = {1'b0, redist4_sync_in_aunroll_vunroll_x_in_c1_eni67_5_13_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist4_sync_in_aunroll_vunroll_x_in_c1_eni67_5_13_rdcnt_o <= $unsigned(redist4_sync_in_aunroll_vunroll_x_in_c1_eni67_5_13_rdcnt_a) + $unsigned(redist4_sync_in_aunroll_vunroll_x_in_c1_eni67_5_13_rdcnt_b);
        end
    end
    assign redist4_sync_in_aunroll_vunroll_x_in_c1_eni67_5_13_rdcnt_q = redist4_sync_in_aunroll_vunroll_x_in_c1_eni67_5_13_rdcnt_o[4:0];

    // redist4_sync_in_aunroll_vunroll_x_in_c1_eni67_5_13_inputreg0(DELAY,800)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist4_sync_in_aunroll_vunroll_x_in_c1_eni67_5_13_inputreg0_q <= in_c1_eni67_5;
        end
    end

    // redist4_sync_in_aunroll_vunroll_x_in_c1_eni67_5_13_wraddr(COUNTER,803)
    // low=0, high=15, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist4_sync_in_aunroll_vunroll_x_in_c1_eni67_5_13_wraddr_i <= $unsigned(redist4_sync_in_aunroll_vunroll_x_in_c1_eni67_5_13_wraddr_i) + $unsigned(4'd1);
        end
    end
    assign redist4_sync_in_aunroll_vunroll_x_in_c1_eni67_5_13_wraddr_q = redist4_sync_in_aunroll_vunroll_x_in_c1_eni67_5_13_wraddr_i[3:0];

    // redist4_sync_in_aunroll_vunroll_x_in_c1_eni67_5_13_mem(DUALMEM,802)
    assign redist4_sync_in_aunroll_vunroll_x_in_c1_eni67_5_13_mem_ia = redist4_sync_in_aunroll_vunroll_x_in_c1_eni67_5_13_inputreg0_q;
    assign redist4_sync_in_aunroll_vunroll_x_in_c1_eni67_5_13_mem_aa = redist4_sync_in_aunroll_vunroll_x_in_c1_eni67_5_13_wraddr_q;
    assign redist4_sync_in_aunroll_vunroll_x_in_c1_eni67_5_13_mem_ab = redist4_sync_in_aunroll_vunroll_x_in_c1_eni67_5_13_rdcnt_q[3:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(16),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(16),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist4_sync_in_aunroll_vunroll_x_in_c1_eni67_5_13_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist4_sync_in_aunroll_vunroll_x_in_c1_eni67_5_13_mem_aa),
        .data_a(redist4_sync_in_aunroll_vunroll_x_in_c1_eni67_5_13_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist4_sync_in_aunroll_vunroll_x_in_c1_eni67_5_13_mem_ab),
        .q_b(redist4_sync_in_aunroll_vunroll_x_in_c1_eni67_5_13_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist4_sync_in_aunroll_vunroll_x_in_c1_eni67_5_13_mem_q = redist4_sync_in_aunroll_vunroll_x_in_c1_eni67_5_13_mem_iq[31:0];

    // redist4_sync_in_aunroll_vunroll_x_in_c1_eni67_5_13_outputreg0(DELAY,801)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist4_sync_in_aunroll_vunroll_x_in_c1_eni67_5_13_outputreg0_q <= redist4_sync_in_aunroll_vunroll_x_in_c1_eni67_5_13_mem_q;
        end
    end

    // redist5_sync_in_aunroll_vunroll_x_in_c1_eni67_6_14_offset(CONSTANT,810)
    assign redist5_sync_in_aunroll_vunroll_x_in_c1_eni67_6_14_offset_q = 4'b0111;

    // redist262_sync_in_aunroll_vunroll_x_in_c1_eni67_262_14_rdcnt(ADD,2326)
    assign redist262_sync_in_aunroll_vunroll_x_in_c1_eni67_262_14_rdcnt_a = {1'b0, redist262_sync_in_aunroll_vunroll_x_in_c1_eni67_262_14_wraddr_q};
    assign redist262_sync_in_aunroll_vunroll_x_in_c1_eni67_262_14_rdcnt_b = {1'b0, redist5_sync_in_aunroll_vunroll_x_in_c1_eni67_6_14_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist262_sync_in_aunroll_vunroll_x_in_c1_eni67_262_14_rdcnt_o <= $unsigned(redist262_sync_in_aunroll_vunroll_x_in_c1_eni67_262_14_rdcnt_a) + $unsigned(redist262_sync_in_aunroll_vunroll_x_in_c1_eni67_262_14_rdcnt_b);
        end
    end
    assign redist262_sync_in_aunroll_vunroll_x_in_c1_eni67_262_14_rdcnt_q = redist262_sync_in_aunroll_vunroll_x_in_c1_eni67_262_14_rdcnt_o[4:0];

    // redist262_sync_in_aunroll_vunroll_x_in_c1_eni67_262_14_inputreg0(DELAY,2321)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist262_sync_in_aunroll_vunroll_x_in_c1_eni67_262_14_inputreg0_q <= in_c1_eni67_262;
        end
    end

    // redist262_sync_in_aunroll_vunroll_x_in_c1_eni67_262_14_wraddr(COUNTER,2324)
    // low=0, high=15, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist262_sync_in_aunroll_vunroll_x_in_c1_eni67_262_14_wraddr_i <= $unsigned(redist262_sync_in_aunroll_vunroll_x_in_c1_eni67_262_14_wraddr_i) + $unsigned(4'd1);
        end
    end
    assign redist262_sync_in_aunroll_vunroll_x_in_c1_eni67_262_14_wraddr_q = redist262_sync_in_aunroll_vunroll_x_in_c1_eni67_262_14_wraddr_i[3:0];

    // redist262_sync_in_aunroll_vunroll_x_in_c1_eni67_262_14_mem(DUALMEM,2323)
    assign redist262_sync_in_aunroll_vunroll_x_in_c1_eni67_262_14_mem_ia = redist262_sync_in_aunroll_vunroll_x_in_c1_eni67_262_14_inputreg0_q;
    assign redist262_sync_in_aunroll_vunroll_x_in_c1_eni67_262_14_mem_aa = redist262_sync_in_aunroll_vunroll_x_in_c1_eni67_262_14_wraddr_q;
    assign redist262_sync_in_aunroll_vunroll_x_in_c1_eni67_262_14_mem_ab = redist262_sync_in_aunroll_vunroll_x_in_c1_eni67_262_14_rdcnt_q[3:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(16),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(16),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist262_sync_in_aunroll_vunroll_x_in_c1_eni67_262_14_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist262_sync_in_aunroll_vunroll_x_in_c1_eni67_262_14_mem_aa),
        .data_a(redist262_sync_in_aunroll_vunroll_x_in_c1_eni67_262_14_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist262_sync_in_aunroll_vunroll_x_in_c1_eni67_262_14_mem_ab),
        .q_b(redist262_sync_in_aunroll_vunroll_x_in_c1_eni67_262_14_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist262_sync_in_aunroll_vunroll_x_in_c1_eni67_262_14_mem_q = redist262_sync_in_aunroll_vunroll_x_in_c1_eni67_262_14_mem_iq[31:0];

    // redist262_sync_in_aunroll_vunroll_x_in_c1_eni67_262_14_outputreg0(DELAY,2322)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist262_sync_in_aunroll_vunroll_x_in_c1_eni67_262_14_outputreg0_q <= redist262_sync_in_aunroll_vunroll_x_in_c1_eni67_262_14_mem_q;
        end
    end

    // redist5_sync_in_aunroll_vunroll_x_in_c1_eni67_6_14_rdcnt(ADD,811)
    assign redist5_sync_in_aunroll_vunroll_x_in_c1_eni67_6_14_rdcnt_a = {1'b0, redist5_sync_in_aunroll_vunroll_x_in_c1_eni67_6_14_wraddr_q};
    assign redist5_sync_in_aunroll_vunroll_x_in_c1_eni67_6_14_rdcnt_b = {1'b0, redist5_sync_in_aunroll_vunroll_x_in_c1_eni67_6_14_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist5_sync_in_aunroll_vunroll_x_in_c1_eni67_6_14_rdcnt_o <= $unsigned(redist5_sync_in_aunroll_vunroll_x_in_c1_eni67_6_14_rdcnt_a) + $unsigned(redist5_sync_in_aunroll_vunroll_x_in_c1_eni67_6_14_rdcnt_b);
        end
    end
    assign redist5_sync_in_aunroll_vunroll_x_in_c1_eni67_6_14_rdcnt_q = redist5_sync_in_aunroll_vunroll_x_in_c1_eni67_6_14_rdcnt_o[4:0];

    // redist5_sync_in_aunroll_vunroll_x_in_c1_eni67_6_14_inputreg0(DELAY,806)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist5_sync_in_aunroll_vunroll_x_in_c1_eni67_6_14_inputreg0_q <= in_c1_eni67_6;
        end
    end

    // redist5_sync_in_aunroll_vunroll_x_in_c1_eni67_6_14_wraddr(COUNTER,809)
    // low=0, high=15, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist5_sync_in_aunroll_vunroll_x_in_c1_eni67_6_14_wraddr_i <= $unsigned(redist5_sync_in_aunroll_vunroll_x_in_c1_eni67_6_14_wraddr_i) + $unsigned(4'd1);
        end
    end
    assign redist5_sync_in_aunroll_vunroll_x_in_c1_eni67_6_14_wraddr_q = redist5_sync_in_aunroll_vunroll_x_in_c1_eni67_6_14_wraddr_i[3:0];

    // redist5_sync_in_aunroll_vunroll_x_in_c1_eni67_6_14_mem(DUALMEM,808)
    assign redist5_sync_in_aunroll_vunroll_x_in_c1_eni67_6_14_mem_ia = redist5_sync_in_aunroll_vunroll_x_in_c1_eni67_6_14_inputreg0_q;
    assign redist5_sync_in_aunroll_vunroll_x_in_c1_eni67_6_14_mem_aa = redist5_sync_in_aunroll_vunroll_x_in_c1_eni67_6_14_wraddr_q;
    assign redist5_sync_in_aunroll_vunroll_x_in_c1_eni67_6_14_mem_ab = redist5_sync_in_aunroll_vunroll_x_in_c1_eni67_6_14_rdcnt_q[3:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(16),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(16),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist5_sync_in_aunroll_vunroll_x_in_c1_eni67_6_14_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist5_sync_in_aunroll_vunroll_x_in_c1_eni67_6_14_mem_aa),
        .data_a(redist5_sync_in_aunroll_vunroll_x_in_c1_eni67_6_14_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist5_sync_in_aunroll_vunroll_x_in_c1_eni67_6_14_mem_ab),
        .q_b(redist5_sync_in_aunroll_vunroll_x_in_c1_eni67_6_14_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist5_sync_in_aunroll_vunroll_x_in_c1_eni67_6_14_mem_q = redist5_sync_in_aunroll_vunroll_x_in_c1_eni67_6_14_mem_iq[31:0];

    // redist5_sync_in_aunroll_vunroll_x_in_c1_eni67_6_14_outputreg0(DELAY,807)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist5_sync_in_aunroll_vunroll_x_in_c1_eni67_6_14_outputreg0_q <= redist5_sync_in_aunroll_vunroll_x_in_c1_eni67_6_14_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod123_cnn1693_dspb_native_dot_product_vunroll_x(BLACKBOX,9)@1105
    // in in_0@1106
    // in in_1@1106
    // in in_scalarProductPortChainin@1106
    // out out_primWireOut@1111
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000001Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod123_cnn1693_dspb_native_dot_product_vunroll_x (
        .in_0(redist5_sync_in_aunroll_vunroll_x_in_c1_eni67_6_14_outputreg0_q),
        .in_1(redist262_sync_in_aunroll_vunroll_x_in_c1_eni67_262_14_outputreg0_q),
        .in_2(redist4_sync_in_aunroll_vunroll_x_in_c1_eni67_5_13_outputreg0_q),
        .in_3(redist261_sync_in_aunroll_vunroll_x_in_c1_eni67_261_13_outputreg0_q),
        .in_scalarProductPortChainin(redist641_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod118_cnn1686_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod123_cnn1693_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist640_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod123_cnn1693_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,781)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist640_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod123_cnn1693_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod123_cnn1693_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist6_sync_in_aunroll_vunroll_x_in_c1_eni67_7_19_offset(CONSTANT,816)
    assign redist6_sync_in_aunroll_vunroll_x_in_c1_eni67_7_19_offset_q = 4'b0010;

    // redist263_sync_in_aunroll_vunroll_x_in_c1_eni67_263_19_rdcnt(ADD,2332)
    assign redist263_sync_in_aunroll_vunroll_x_in_c1_eni67_263_19_rdcnt_a = {1'b0, redist263_sync_in_aunroll_vunroll_x_in_c1_eni67_263_19_wraddr_q};
    assign redist263_sync_in_aunroll_vunroll_x_in_c1_eni67_263_19_rdcnt_b = {1'b0, redist6_sync_in_aunroll_vunroll_x_in_c1_eni67_7_19_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist263_sync_in_aunroll_vunroll_x_in_c1_eni67_263_19_rdcnt_o <= $unsigned(redist263_sync_in_aunroll_vunroll_x_in_c1_eni67_263_19_rdcnt_a) + $unsigned(redist263_sync_in_aunroll_vunroll_x_in_c1_eni67_263_19_rdcnt_b);
        end
    end
    assign redist263_sync_in_aunroll_vunroll_x_in_c1_eni67_263_19_rdcnt_q = redist263_sync_in_aunroll_vunroll_x_in_c1_eni67_263_19_rdcnt_o[4:0];

    // redist263_sync_in_aunroll_vunroll_x_in_c1_eni67_263_19_inputreg0(DELAY,2327)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist263_sync_in_aunroll_vunroll_x_in_c1_eni67_263_19_inputreg0_q <= in_c1_eni67_263;
        end
    end

    // redist263_sync_in_aunroll_vunroll_x_in_c1_eni67_263_19_wraddr(COUNTER,2330)
    // low=0, high=15, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist263_sync_in_aunroll_vunroll_x_in_c1_eni67_263_19_wraddr_i <= $unsigned(redist263_sync_in_aunroll_vunroll_x_in_c1_eni67_263_19_wraddr_i) + $unsigned(4'd1);
        end
    end
    assign redist263_sync_in_aunroll_vunroll_x_in_c1_eni67_263_19_wraddr_q = redist263_sync_in_aunroll_vunroll_x_in_c1_eni67_263_19_wraddr_i[3:0];

    // redist263_sync_in_aunroll_vunroll_x_in_c1_eni67_263_19_mem(DUALMEM,2329)
    assign redist263_sync_in_aunroll_vunroll_x_in_c1_eni67_263_19_mem_ia = redist263_sync_in_aunroll_vunroll_x_in_c1_eni67_263_19_inputreg0_q;
    assign redist263_sync_in_aunroll_vunroll_x_in_c1_eni67_263_19_mem_aa = redist263_sync_in_aunroll_vunroll_x_in_c1_eni67_263_19_wraddr_q;
    assign redist263_sync_in_aunroll_vunroll_x_in_c1_eni67_263_19_mem_ab = redist263_sync_in_aunroll_vunroll_x_in_c1_eni67_263_19_rdcnt_q[3:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(16),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(16),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist263_sync_in_aunroll_vunroll_x_in_c1_eni67_263_19_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist263_sync_in_aunroll_vunroll_x_in_c1_eni67_263_19_mem_aa),
        .data_a(redist263_sync_in_aunroll_vunroll_x_in_c1_eni67_263_19_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist263_sync_in_aunroll_vunroll_x_in_c1_eni67_263_19_mem_ab),
        .q_b(redist263_sync_in_aunroll_vunroll_x_in_c1_eni67_263_19_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist263_sync_in_aunroll_vunroll_x_in_c1_eni67_263_19_mem_q = redist263_sync_in_aunroll_vunroll_x_in_c1_eni67_263_19_mem_iq[31:0];

    // redist263_sync_in_aunroll_vunroll_x_in_c1_eni67_263_19_outputreg0(DELAY,2328)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist263_sync_in_aunroll_vunroll_x_in_c1_eni67_263_19_outputreg0_q <= redist263_sync_in_aunroll_vunroll_x_in_c1_eni67_263_19_mem_q;
        end
    end

    // redist6_sync_in_aunroll_vunroll_x_in_c1_eni67_7_19_rdcnt(ADD,817)
    assign redist6_sync_in_aunroll_vunroll_x_in_c1_eni67_7_19_rdcnt_a = {1'b0, redist6_sync_in_aunroll_vunroll_x_in_c1_eni67_7_19_wraddr_q};
    assign redist6_sync_in_aunroll_vunroll_x_in_c1_eni67_7_19_rdcnt_b = {1'b0, redist6_sync_in_aunroll_vunroll_x_in_c1_eni67_7_19_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist6_sync_in_aunroll_vunroll_x_in_c1_eni67_7_19_rdcnt_o <= $unsigned(redist6_sync_in_aunroll_vunroll_x_in_c1_eni67_7_19_rdcnt_a) + $unsigned(redist6_sync_in_aunroll_vunroll_x_in_c1_eni67_7_19_rdcnt_b);
        end
    end
    assign redist6_sync_in_aunroll_vunroll_x_in_c1_eni67_7_19_rdcnt_q = redist6_sync_in_aunroll_vunroll_x_in_c1_eni67_7_19_rdcnt_o[4:0];

    // redist6_sync_in_aunroll_vunroll_x_in_c1_eni67_7_19_inputreg0(DELAY,812)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist6_sync_in_aunroll_vunroll_x_in_c1_eni67_7_19_inputreg0_q <= in_c1_eni67_7;
        end
    end

    // redist6_sync_in_aunroll_vunroll_x_in_c1_eni67_7_19_wraddr(COUNTER,815)
    // low=0, high=15, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist6_sync_in_aunroll_vunroll_x_in_c1_eni67_7_19_wraddr_i <= $unsigned(redist6_sync_in_aunroll_vunroll_x_in_c1_eni67_7_19_wraddr_i) + $unsigned(4'd1);
        end
    end
    assign redist6_sync_in_aunroll_vunroll_x_in_c1_eni67_7_19_wraddr_q = redist6_sync_in_aunroll_vunroll_x_in_c1_eni67_7_19_wraddr_i[3:0];

    // redist6_sync_in_aunroll_vunroll_x_in_c1_eni67_7_19_mem(DUALMEM,814)
    assign redist6_sync_in_aunroll_vunroll_x_in_c1_eni67_7_19_mem_ia = redist6_sync_in_aunroll_vunroll_x_in_c1_eni67_7_19_inputreg0_q;
    assign redist6_sync_in_aunroll_vunroll_x_in_c1_eni67_7_19_mem_aa = redist6_sync_in_aunroll_vunroll_x_in_c1_eni67_7_19_wraddr_q;
    assign redist6_sync_in_aunroll_vunroll_x_in_c1_eni67_7_19_mem_ab = redist6_sync_in_aunroll_vunroll_x_in_c1_eni67_7_19_rdcnt_q[3:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(16),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(16),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist6_sync_in_aunroll_vunroll_x_in_c1_eni67_7_19_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist6_sync_in_aunroll_vunroll_x_in_c1_eni67_7_19_mem_aa),
        .data_a(redist6_sync_in_aunroll_vunroll_x_in_c1_eni67_7_19_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist6_sync_in_aunroll_vunroll_x_in_c1_eni67_7_19_mem_ab),
        .q_b(redist6_sync_in_aunroll_vunroll_x_in_c1_eni67_7_19_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist6_sync_in_aunroll_vunroll_x_in_c1_eni67_7_19_mem_q = redist6_sync_in_aunroll_vunroll_x_in_c1_eni67_7_19_mem_iq[31:0];

    // redist6_sync_in_aunroll_vunroll_x_in_c1_eni67_7_19_outputreg0(DELAY,813)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist6_sync_in_aunroll_vunroll_x_in_c1_eni67_7_19_outputreg0_q <= redist6_sync_in_aunroll_vunroll_x_in_c1_eni67_7_19_mem_q;
        end
    end

    // redist7_sync_in_aunroll_vunroll_x_in_c1_eni67_8_20_offset(CONSTANT,822)
    assign redist7_sync_in_aunroll_vunroll_x_in_c1_eni67_8_20_offset_q = 5'b10001;

    // redist264_sync_in_aunroll_vunroll_x_in_c1_eni67_264_20_rdcnt(ADD,2338)
    assign redist264_sync_in_aunroll_vunroll_x_in_c1_eni67_264_20_rdcnt_a = {1'b0, redist264_sync_in_aunroll_vunroll_x_in_c1_eni67_264_20_wraddr_q};
    assign redist264_sync_in_aunroll_vunroll_x_in_c1_eni67_264_20_rdcnt_b = {1'b0, redist7_sync_in_aunroll_vunroll_x_in_c1_eni67_8_20_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist264_sync_in_aunroll_vunroll_x_in_c1_eni67_264_20_rdcnt_o <= $unsigned(redist264_sync_in_aunroll_vunroll_x_in_c1_eni67_264_20_rdcnt_a) + $unsigned(redist264_sync_in_aunroll_vunroll_x_in_c1_eni67_264_20_rdcnt_b);
        end
    end
    assign redist264_sync_in_aunroll_vunroll_x_in_c1_eni67_264_20_rdcnt_q = redist264_sync_in_aunroll_vunroll_x_in_c1_eni67_264_20_rdcnt_o[5:0];

    // redist264_sync_in_aunroll_vunroll_x_in_c1_eni67_264_20_inputreg0(DELAY,2333)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist264_sync_in_aunroll_vunroll_x_in_c1_eni67_264_20_inputreg0_q <= in_c1_eni67_264;
        end
    end

    // redist264_sync_in_aunroll_vunroll_x_in_c1_eni67_264_20_wraddr(COUNTER,2336)
    // low=0, high=31, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist264_sync_in_aunroll_vunroll_x_in_c1_eni67_264_20_wraddr_i <= $unsigned(redist264_sync_in_aunroll_vunroll_x_in_c1_eni67_264_20_wraddr_i) + $unsigned(5'd1);
        end
    end
    assign redist264_sync_in_aunroll_vunroll_x_in_c1_eni67_264_20_wraddr_q = redist264_sync_in_aunroll_vunroll_x_in_c1_eni67_264_20_wraddr_i[4:0];

    // redist264_sync_in_aunroll_vunroll_x_in_c1_eni67_264_20_mem(DUALMEM,2335)
    assign redist264_sync_in_aunroll_vunroll_x_in_c1_eni67_264_20_mem_ia = redist264_sync_in_aunroll_vunroll_x_in_c1_eni67_264_20_inputreg0_q;
    assign redist264_sync_in_aunroll_vunroll_x_in_c1_eni67_264_20_mem_aa = redist264_sync_in_aunroll_vunroll_x_in_c1_eni67_264_20_wraddr_q;
    assign redist264_sync_in_aunroll_vunroll_x_in_c1_eni67_264_20_mem_ab = redist264_sync_in_aunroll_vunroll_x_in_c1_eni67_264_20_rdcnt_q[4:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(32),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist264_sync_in_aunroll_vunroll_x_in_c1_eni67_264_20_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist264_sync_in_aunroll_vunroll_x_in_c1_eni67_264_20_mem_aa),
        .data_a(redist264_sync_in_aunroll_vunroll_x_in_c1_eni67_264_20_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist264_sync_in_aunroll_vunroll_x_in_c1_eni67_264_20_mem_ab),
        .q_b(redist264_sync_in_aunroll_vunroll_x_in_c1_eni67_264_20_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist264_sync_in_aunroll_vunroll_x_in_c1_eni67_264_20_mem_q = redist264_sync_in_aunroll_vunroll_x_in_c1_eni67_264_20_mem_iq[31:0];

    // redist264_sync_in_aunroll_vunroll_x_in_c1_eni67_264_20_outputreg0(DELAY,2334)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist264_sync_in_aunroll_vunroll_x_in_c1_eni67_264_20_outputreg0_q <= redist264_sync_in_aunroll_vunroll_x_in_c1_eni67_264_20_mem_q;
        end
    end

    // redist7_sync_in_aunroll_vunroll_x_in_c1_eni67_8_20_rdcnt(ADD,823)
    assign redist7_sync_in_aunroll_vunroll_x_in_c1_eni67_8_20_rdcnt_a = {1'b0, redist7_sync_in_aunroll_vunroll_x_in_c1_eni67_8_20_wraddr_q};
    assign redist7_sync_in_aunroll_vunroll_x_in_c1_eni67_8_20_rdcnt_b = {1'b0, redist7_sync_in_aunroll_vunroll_x_in_c1_eni67_8_20_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist7_sync_in_aunroll_vunroll_x_in_c1_eni67_8_20_rdcnt_o <= $unsigned(redist7_sync_in_aunroll_vunroll_x_in_c1_eni67_8_20_rdcnt_a) + $unsigned(redist7_sync_in_aunroll_vunroll_x_in_c1_eni67_8_20_rdcnt_b);
        end
    end
    assign redist7_sync_in_aunroll_vunroll_x_in_c1_eni67_8_20_rdcnt_q = redist7_sync_in_aunroll_vunroll_x_in_c1_eni67_8_20_rdcnt_o[5:0];

    // redist7_sync_in_aunroll_vunroll_x_in_c1_eni67_8_20_inputreg0(DELAY,818)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist7_sync_in_aunroll_vunroll_x_in_c1_eni67_8_20_inputreg0_q <= in_c1_eni67_8;
        end
    end

    // redist7_sync_in_aunroll_vunroll_x_in_c1_eni67_8_20_wraddr(COUNTER,821)
    // low=0, high=31, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist7_sync_in_aunroll_vunroll_x_in_c1_eni67_8_20_wraddr_i <= $unsigned(redist7_sync_in_aunroll_vunroll_x_in_c1_eni67_8_20_wraddr_i) + $unsigned(5'd1);
        end
    end
    assign redist7_sync_in_aunroll_vunroll_x_in_c1_eni67_8_20_wraddr_q = redist7_sync_in_aunroll_vunroll_x_in_c1_eni67_8_20_wraddr_i[4:0];

    // redist7_sync_in_aunroll_vunroll_x_in_c1_eni67_8_20_mem(DUALMEM,820)
    assign redist7_sync_in_aunroll_vunroll_x_in_c1_eni67_8_20_mem_ia = redist7_sync_in_aunroll_vunroll_x_in_c1_eni67_8_20_inputreg0_q;
    assign redist7_sync_in_aunroll_vunroll_x_in_c1_eni67_8_20_mem_aa = redist7_sync_in_aunroll_vunroll_x_in_c1_eni67_8_20_wraddr_q;
    assign redist7_sync_in_aunroll_vunroll_x_in_c1_eni67_8_20_mem_ab = redist7_sync_in_aunroll_vunroll_x_in_c1_eni67_8_20_rdcnt_q[4:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(32),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist7_sync_in_aunroll_vunroll_x_in_c1_eni67_8_20_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist7_sync_in_aunroll_vunroll_x_in_c1_eni67_8_20_mem_aa),
        .data_a(redist7_sync_in_aunroll_vunroll_x_in_c1_eni67_8_20_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist7_sync_in_aunroll_vunroll_x_in_c1_eni67_8_20_mem_ab),
        .q_b(redist7_sync_in_aunroll_vunroll_x_in_c1_eni67_8_20_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist7_sync_in_aunroll_vunroll_x_in_c1_eni67_8_20_mem_q = redist7_sync_in_aunroll_vunroll_x_in_c1_eni67_8_20_mem_iq[31:0];

    // redist7_sync_in_aunroll_vunroll_x_in_c1_eni67_8_20_outputreg0(DELAY,819)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist7_sync_in_aunroll_vunroll_x_in_c1_eni67_8_20_outputreg0_q <= redist7_sync_in_aunroll_vunroll_x_in_c1_eni67_8_20_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod128_cnn1699_dspb_native_dot_product_vunroll_x(BLACKBOX,10)@1111
    // in in_0@1112
    // in in_1@1112
    // in in_scalarProductPortChainin@1112
    // out out_primWireOut@1117
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000002Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod128_cnn1699_dspb_native_dot_product_vunroll_x (
        .in_0(redist7_sync_in_aunroll_vunroll_x_in_c1_eni67_8_20_outputreg0_q),
        .in_1(redist264_sync_in_aunroll_vunroll_x_in_c1_eni67_264_20_outputreg0_q),
        .in_2(redist6_sync_in_aunroll_vunroll_x_in_c1_eni67_7_19_outputreg0_q),
        .in_3(redist263_sync_in_aunroll_vunroll_x_in_c1_eni67_263_19_outputreg0_q),
        .in_scalarProductPortChainin(redist640_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod123_cnn1693_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod128_cnn1699_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist639_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod128_cnn1699_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,780)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist639_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod128_cnn1699_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod128_cnn1699_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist8_sync_in_aunroll_vunroll_x_in_c1_eni67_9_25_offset(CONSTANT,828)
    assign redist8_sync_in_aunroll_vunroll_x_in_c1_eni67_9_25_offset_q = 5'b01100;

    // redist265_sync_in_aunroll_vunroll_x_in_c1_eni67_265_25_rdcnt(ADD,2344)
    assign redist265_sync_in_aunroll_vunroll_x_in_c1_eni67_265_25_rdcnt_a = {1'b0, redist265_sync_in_aunroll_vunroll_x_in_c1_eni67_265_25_wraddr_q};
    assign redist265_sync_in_aunroll_vunroll_x_in_c1_eni67_265_25_rdcnt_b = {1'b0, redist8_sync_in_aunroll_vunroll_x_in_c1_eni67_9_25_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist265_sync_in_aunroll_vunroll_x_in_c1_eni67_265_25_rdcnt_o <= $unsigned(redist265_sync_in_aunroll_vunroll_x_in_c1_eni67_265_25_rdcnt_a) + $unsigned(redist265_sync_in_aunroll_vunroll_x_in_c1_eni67_265_25_rdcnt_b);
        end
    end
    assign redist265_sync_in_aunroll_vunroll_x_in_c1_eni67_265_25_rdcnt_q = redist265_sync_in_aunroll_vunroll_x_in_c1_eni67_265_25_rdcnt_o[5:0];

    // redist265_sync_in_aunroll_vunroll_x_in_c1_eni67_265_25_inputreg0(DELAY,2339)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist265_sync_in_aunroll_vunroll_x_in_c1_eni67_265_25_inputreg0_q <= in_c1_eni67_265;
        end
    end

    // redist265_sync_in_aunroll_vunroll_x_in_c1_eni67_265_25_wraddr(COUNTER,2342)
    // low=0, high=31, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist265_sync_in_aunroll_vunroll_x_in_c1_eni67_265_25_wraddr_i <= $unsigned(redist265_sync_in_aunroll_vunroll_x_in_c1_eni67_265_25_wraddr_i) + $unsigned(5'd1);
        end
    end
    assign redist265_sync_in_aunroll_vunroll_x_in_c1_eni67_265_25_wraddr_q = redist265_sync_in_aunroll_vunroll_x_in_c1_eni67_265_25_wraddr_i[4:0];

    // redist265_sync_in_aunroll_vunroll_x_in_c1_eni67_265_25_mem(DUALMEM,2341)
    assign redist265_sync_in_aunroll_vunroll_x_in_c1_eni67_265_25_mem_ia = redist265_sync_in_aunroll_vunroll_x_in_c1_eni67_265_25_inputreg0_q;
    assign redist265_sync_in_aunroll_vunroll_x_in_c1_eni67_265_25_mem_aa = redist265_sync_in_aunroll_vunroll_x_in_c1_eni67_265_25_wraddr_q;
    assign redist265_sync_in_aunroll_vunroll_x_in_c1_eni67_265_25_mem_ab = redist265_sync_in_aunroll_vunroll_x_in_c1_eni67_265_25_rdcnt_q[4:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(32),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist265_sync_in_aunroll_vunroll_x_in_c1_eni67_265_25_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist265_sync_in_aunroll_vunroll_x_in_c1_eni67_265_25_mem_aa),
        .data_a(redist265_sync_in_aunroll_vunroll_x_in_c1_eni67_265_25_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist265_sync_in_aunroll_vunroll_x_in_c1_eni67_265_25_mem_ab),
        .q_b(redist265_sync_in_aunroll_vunroll_x_in_c1_eni67_265_25_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist265_sync_in_aunroll_vunroll_x_in_c1_eni67_265_25_mem_q = redist265_sync_in_aunroll_vunroll_x_in_c1_eni67_265_25_mem_iq[31:0];

    // redist265_sync_in_aunroll_vunroll_x_in_c1_eni67_265_25_outputreg0(DELAY,2340)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist265_sync_in_aunroll_vunroll_x_in_c1_eni67_265_25_outputreg0_q <= redist265_sync_in_aunroll_vunroll_x_in_c1_eni67_265_25_mem_q;
        end
    end

    // redist8_sync_in_aunroll_vunroll_x_in_c1_eni67_9_25_rdcnt(ADD,829)
    assign redist8_sync_in_aunroll_vunroll_x_in_c1_eni67_9_25_rdcnt_a = {1'b0, redist8_sync_in_aunroll_vunroll_x_in_c1_eni67_9_25_wraddr_q};
    assign redist8_sync_in_aunroll_vunroll_x_in_c1_eni67_9_25_rdcnt_b = {1'b0, redist8_sync_in_aunroll_vunroll_x_in_c1_eni67_9_25_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist8_sync_in_aunroll_vunroll_x_in_c1_eni67_9_25_rdcnt_o <= $unsigned(redist8_sync_in_aunroll_vunroll_x_in_c1_eni67_9_25_rdcnt_a) + $unsigned(redist8_sync_in_aunroll_vunroll_x_in_c1_eni67_9_25_rdcnt_b);
        end
    end
    assign redist8_sync_in_aunroll_vunroll_x_in_c1_eni67_9_25_rdcnt_q = redist8_sync_in_aunroll_vunroll_x_in_c1_eni67_9_25_rdcnt_o[5:0];

    // redist8_sync_in_aunroll_vunroll_x_in_c1_eni67_9_25_inputreg0(DELAY,824)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist8_sync_in_aunroll_vunroll_x_in_c1_eni67_9_25_inputreg0_q <= in_c1_eni67_9;
        end
    end

    // redist8_sync_in_aunroll_vunroll_x_in_c1_eni67_9_25_wraddr(COUNTER,827)
    // low=0, high=31, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist8_sync_in_aunroll_vunroll_x_in_c1_eni67_9_25_wraddr_i <= $unsigned(redist8_sync_in_aunroll_vunroll_x_in_c1_eni67_9_25_wraddr_i) + $unsigned(5'd1);
        end
    end
    assign redist8_sync_in_aunroll_vunroll_x_in_c1_eni67_9_25_wraddr_q = redist8_sync_in_aunroll_vunroll_x_in_c1_eni67_9_25_wraddr_i[4:0];

    // redist8_sync_in_aunroll_vunroll_x_in_c1_eni67_9_25_mem(DUALMEM,826)
    assign redist8_sync_in_aunroll_vunroll_x_in_c1_eni67_9_25_mem_ia = redist8_sync_in_aunroll_vunroll_x_in_c1_eni67_9_25_inputreg0_q;
    assign redist8_sync_in_aunroll_vunroll_x_in_c1_eni67_9_25_mem_aa = redist8_sync_in_aunroll_vunroll_x_in_c1_eni67_9_25_wraddr_q;
    assign redist8_sync_in_aunroll_vunroll_x_in_c1_eni67_9_25_mem_ab = redist8_sync_in_aunroll_vunroll_x_in_c1_eni67_9_25_rdcnt_q[4:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(32),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist8_sync_in_aunroll_vunroll_x_in_c1_eni67_9_25_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist8_sync_in_aunroll_vunroll_x_in_c1_eni67_9_25_mem_aa),
        .data_a(redist8_sync_in_aunroll_vunroll_x_in_c1_eni67_9_25_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist8_sync_in_aunroll_vunroll_x_in_c1_eni67_9_25_mem_ab),
        .q_b(redist8_sync_in_aunroll_vunroll_x_in_c1_eni67_9_25_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist8_sync_in_aunroll_vunroll_x_in_c1_eni67_9_25_mem_q = redist8_sync_in_aunroll_vunroll_x_in_c1_eni67_9_25_mem_iq[31:0];

    // redist8_sync_in_aunroll_vunroll_x_in_c1_eni67_9_25_outputreg0(DELAY,825)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist8_sync_in_aunroll_vunroll_x_in_c1_eni67_9_25_outputreg0_q <= redist8_sync_in_aunroll_vunroll_x_in_c1_eni67_9_25_mem_q;
        end
    end

    // redist9_sync_in_aunroll_vunroll_x_in_c1_eni67_10_26_offset(CONSTANT,834)
    assign redist9_sync_in_aunroll_vunroll_x_in_c1_eni67_10_26_offset_q = 5'b01011;

    // redist266_sync_in_aunroll_vunroll_x_in_c1_eni67_266_26_rdcnt(ADD,2350)
    assign redist266_sync_in_aunroll_vunroll_x_in_c1_eni67_266_26_rdcnt_a = {1'b0, redist266_sync_in_aunroll_vunroll_x_in_c1_eni67_266_26_wraddr_q};
    assign redist266_sync_in_aunroll_vunroll_x_in_c1_eni67_266_26_rdcnt_b = {1'b0, redist9_sync_in_aunroll_vunroll_x_in_c1_eni67_10_26_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist266_sync_in_aunroll_vunroll_x_in_c1_eni67_266_26_rdcnt_o <= $unsigned(redist266_sync_in_aunroll_vunroll_x_in_c1_eni67_266_26_rdcnt_a) + $unsigned(redist266_sync_in_aunroll_vunroll_x_in_c1_eni67_266_26_rdcnt_b);
        end
    end
    assign redist266_sync_in_aunroll_vunroll_x_in_c1_eni67_266_26_rdcnt_q = redist266_sync_in_aunroll_vunroll_x_in_c1_eni67_266_26_rdcnt_o[5:0];

    // redist266_sync_in_aunroll_vunroll_x_in_c1_eni67_266_26_inputreg0(DELAY,2345)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist266_sync_in_aunroll_vunroll_x_in_c1_eni67_266_26_inputreg0_q <= in_c1_eni67_266;
        end
    end

    // redist266_sync_in_aunroll_vunroll_x_in_c1_eni67_266_26_wraddr(COUNTER,2348)
    // low=0, high=31, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist266_sync_in_aunroll_vunroll_x_in_c1_eni67_266_26_wraddr_i <= $unsigned(redist266_sync_in_aunroll_vunroll_x_in_c1_eni67_266_26_wraddr_i) + $unsigned(5'd1);
        end
    end
    assign redist266_sync_in_aunroll_vunroll_x_in_c1_eni67_266_26_wraddr_q = redist266_sync_in_aunroll_vunroll_x_in_c1_eni67_266_26_wraddr_i[4:0];

    // redist266_sync_in_aunroll_vunroll_x_in_c1_eni67_266_26_mem(DUALMEM,2347)
    assign redist266_sync_in_aunroll_vunroll_x_in_c1_eni67_266_26_mem_ia = redist266_sync_in_aunroll_vunroll_x_in_c1_eni67_266_26_inputreg0_q;
    assign redist266_sync_in_aunroll_vunroll_x_in_c1_eni67_266_26_mem_aa = redist266_sync_in_aunroll_vunroll_x_in_c1_eni67_266_26_wraddr_q;
    assign redist266_sync_in_aunroll_vunroll_x_in_c1_eni67_266_26_mem_ab = redist266_sync_in_aunroll_vunroll_x_in_c1_eni67_266_26_rdcnt_q[4:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(32),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist266_sync_in_aunroll_vunroll_x_in_c1_eni67_266_26_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist266_sync_in_aunroll_vunroll_x_in_c1_eni67_266_26_mem_aa),
        .data_a(redist266_sync_in_aunroll_vunroll_x_in_c1_eni67_266_26_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist266_sync_in_aunroll_vunroll_x_in_c1_eni67_266_26_mem_ab),
        .q_b(redist266_sync_in_aunroll_vunroll_x_in_c1_eni67_266_26_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist266_sync_in_aunroll_vunroll_x_in_c1_eni67_266_26_mem_q = redist266_sync_in_aunroll_vunroll_x_in_c1_eni67_266_26_mem_iq[31:0];

    // redist266_sync_in_aunroll_vunroll_x_in_c1_eni67_266_26_outputreg0(DELAY,2346)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist266_sync_in_aunroll_vunroll_x_in_c1_eni67_266_26_outputreg0_q <= redist266_sync_in_aunroll_vunroll_x_in_c1_eni67_266_26_mem_q;
        end
    end

    // redist9_sync_in_aunroll_vunroll_x_in_c1_eni67_10_26_rdcnt(ADD,835)
    assign redist9_sync_in_aunroll_vunroll_x_in_c1_eni67_10_26_rdcnt_a = {1'b0, redist9_sync_in_aunroll_vunroll_x_in_c1_eni67_10_26_wraddr_q};
    assign redist9_sync_in_aunroll_vunroll_x_in_c1_eni67_10_26_rdcnt_b = {1'b0, redist9_sync_in_aunroll_vunroll_x_in_c1_eni67_10_26_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist9_sync_in_aunroll_vunroll_x_in_c1_eni67_10_26_rdcnt_o <= $unsigned(redist9_sync_in_aunroll_vunroll_x_in_c1_eni67_10_26_rdcnt_a) + $unsigned(redist9_sync_in_aunroll_vunroll_x_in_c1_eni67_10_26_rdcnt_b);
        end
    end
    assign redist9_sync_in_aunroll_vunroll_x_in_c1_eni67_10_26_rdcnt_q = redist9_sync_in_aunroll_vunroll_x_in_c1_eni67_10_26_rdcnt_o[5:0];

    // redist9_sync_in_aunroll_vunroll_x_in_c1_eni67_10_26_inputreg0(DELAY,830)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist9_sync_in_aunroll_vunroll_x_in_c1_eni67_10_26_inputreg0_q <= in_c1_eni67_10;
        end
    end

    // redist9_sync_in_aunroll_vunroll_x_in_c1_eni67_10_26_wraddr(COUNTER,833)
    // low=0, high=31, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist9_sync_in_aunroll_vunroll_x_in_c1_eni67_10_26_wraddr_i <= $unsigned(redist9_sync_in_aunroll_vunroll_x_in_c1_eni67_10_26_wraddr_i) + $unsigned(5'd1);
        end
    end
    assign redist9_sync_in_aunroll_vunroll_x_in_c1_eni67_10_26_wraddr_q = redist9_sync_in_aunroll_vunroll_x_in_c1_eni67_10_26_wraddr_i[4:0];

    // redist9_sync_in_aunroll_vunroll_x_in_c1_eni67_10_26_mem(DUALMEM,832)
    assign redist9_sync_in_aunroll_vunroll_x_in_c1_eni67_10_26_mem_ia = redist9_sync_in_aunroll_vunroll_x_in_c1_eni67_10_26_inputreg0_q;
    assign redist9_sync_in_aunroll_vunroll_x_in_c1_eni67_10_26_mem_aa = redist9_sync_in_aunroll_vunroll_x_in_c1_eni67_10_26_wraddr_q;
    assign redist9_sync_in_aunroll_vunroll_x_in_c1_eni67_10_26_mem_ab = redist9_sync_in_aunroll_vunroll_x_in_c1_eni67_10_26_rdcnt_q[4:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(32),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist9_sync_in_aunroll_vunroll_x_in_c1_eni67_10_26_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist9_sync_in_aunroll_vunroll_x_in_c1_eni67_10_26_mem_aa),
        .data_a(redist9_sync_in_aunroll_vunroll_x_in_c1_eni67_10_26_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist9_sync_in_aunroll_vunroll_x_in_c1_eni67_10_26_mem_ab),
        .q_b(redist9_sync_in_aunroll_vunroll_x_in_c1_eni67_10_26_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist9_sync_in_aunroll_vunroll_x_in_c1_eni67_10_26_mem_q = redist9_sync_in_aunroll_vunroll_x_in_c1_eni67_10_26_mem_iq[31:0];

    // redist9_sync_in_aunroll_vunroll_x_in_c1_eni67_10_26_outputreg0(DELAY,831)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist9_sync_in_aunroll_vunroll_x_in_c1_eni67_10_26_outputreg0_q <= redist9_sync_in_aunroll_vunroll_x_in_c1_eni67_10_26_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod133_cnn1706_dspb_native_dot_product_vunroll_x(BLACKBOX,11)@1117
    // in in_0@1118
    // in in_1@1118
    // in in_scalarProductPortChainin@1118
    // out out_primWireOut@1123
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000003Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod133_cnn1706_dspb_native_dot_product_vunroll_x (
        .in_0(redist9_sync_in_aunroll_vunroll_x_in_c1_eni67_10_26_outputreg0_q),
        .in_1(redist266_sync_in_aunroll_vunroll_x_in_c1_eni67_266_26_outputreg0_q),
        .in_2(redist8_sync_in_aunroll_vunroll_x_in_c1_eni67_9_25_outputreg0_q),
        .in_3(redist265_sync_in_aunroll_vunroll_x_in_c1_eni67_265_25_outputreg0_q),
        .in_scalarProductPortChainin(redist639_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod128_cnn1699_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod133_cnn1706_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist638_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod133_cnn1706_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,779)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist638_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod133_cnn1706_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod133_cnn1706_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist10_sync_in_aunroll_vunroll_x_in_c1_eni67_11_31_offset(CONSTANT,840)
    assign redist10_sync_in_aunroll_vunroll_x_in_c1_eni67_11_31_offset_q = 5'b00110;

    // redist267_sync_in_aunroll_vunroll_x_in_c1_eni67_267_31_rdcnt(ADD,2356)
    assign redist267_sync_in_aunroll_vunroll_x_in_c1_eni67_267_31_rdcnt_a = {1'b0, redist267_sync_in_aunroll_vunroll_x_in_c1_eni67_267_31_wraddr_q};
    assign redist267_sync_in_aunroll_vunroll_x_in_c1_eni67_267_31_rdcnt_b = {1'b0, redist10_sync_in_aunroll_vunroll_x_in_c1_eni67_11_31_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist267_sync_in_aunroll_vunroll_x_in_c1_eni67_267_31_rdcnt_o <= $unsigned(redist267_sync_in_aunroll_vunroll_x_in_c1_eni67_267_31_rdcnt_a) + $unsigned(redist267_sync_in_aunroll_vunroll_x_in_c1_eni67_267_31_rdcnt_b);
        end
    end
    assign redist267_sync_in_aunroll_vunroll_x_in_c1_eni67_267_31_rdcnt_q = redist267_sync_in_aunroll_vunroll_x_in_c1_eni67_267_31_rdcnt_o[5:0];

    // redist267_sync_in_aunroll_vunroll_x_in_c1_eni67_267_31_inputreg0(DELAY,2351)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist267_sync_in_aunroll_vunroll_x_in_c1_eni67_267_31_inputreg0_q <= in_c1_eni67_267;
        end
    end

    // redist267_sync_in_aunroll_vunroll_x_in_c1_eni67_267_31_wraddr(COUNTER,2354)
    // low=0, high=31, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist267_sync_in_aunroll_vunroll_x_in_c1_eni67_267_31_wraddr_i <= $unsigned(redist267_sync_in_aunroll_vunroll_x_in_c1_eni67_267_31_wraddr_i) + $unsigned(5'd1);
        end
    end
    assign redist267_sync_in_aunroll_vunroll_x_in_c1_eni67_267_31_wraddr_q = redist267_sync_in_aunroll_vunroll_x_in_c1_eni67_267_31_wraddr_i[4:0];

    // redist267_sync_in_aunroll_vunroll_x_in_c1_eni67_267_31_mem(DUALMEM,2353)
    assign redist267_sync_in_aunroll_vunroll_x_in_c1_eni67_267_31_mem_ia = redist267_sync_in_aunroll_vunroll_x_in_c1_eni67_267_31_inputreg0_q;
    assign redist267_sync_in_aunroll_vunroll_x_in_c1_eni67_267_31_mem_aa = redist267_sync_in_aunroll_vunroll_x_in_c1_eni67_267_31_wraddr_q;
    assign redist267_sync_in_aunroll_vunroll_x_in_c1_eni67_267_31_mem_ab = redist267_sync_in_aunroll_vunroll_x_in_c1_eni67_267_31_rdcnt_q[4:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(32),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist267_sync_in_aunroll_vunroll_x_in_c1_eni67_267_31_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist267_sync_in_aunroll_vunroll_x_in_c1_eni67_267_31_mem_aa),
        .data_a(redist267_sync_in_aunroll_vunroll_x_in_c1_eni67_267_31_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist267_sync_in_aunroll_vunroll_x_in_c1_eni67_267_31_mem_ab),
        .q_b(redist267_sync_in_aunroll_vunroll_x_in_c1_eni67_267_31_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist267_sync_in_aunroll_vunroll_x_in_c1_eni67_267_31_mem_q = redist267_sync_in_aunroll_vunroll_x_in_c1_eni67_267_31_mem_iq[31:0];

    // redist267_sync_in_aunroll_vunroll_x_in_c1_eni67_267_31_outputreg0(DELAY,2352)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist267_sync_in_aunroll_vunroll_x_in_c1_eni67_267_31_outputreg0_q <= redist267_sync_in_aunroll_vunroll_x_in_c1_eni67_267_31_mem_q;
        end
    end

    // redist10_sync_in_aunroll_vunroll_x_in_c1_eni67_11_31_rdcnt(ADD,841)
    assign redist10_sync_in_aunroll_vunroll_x_in_c1_eni67_11_31_rdcnt_a = {1'b0, redist10_sync_in_aunroll_vunroll_x_in_c1_eni67_11_31_wraddr_q};
    assign redist10_sync_in_aunroll_vunroll_x_in_c1_eni67_11_31_rdcnt_b = {1'b0, redist10_sync_in_aunroll_vunroll_x_in_c1_eni67_11_31_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist10_sync_in_aunroll_vunroll_x_in_c1_eni67_11_31_rdcnt_o <= $unsigned(redist10_sync_in_aunroll_vunroll_x_in_c1_eni67_11_31_rdcnt_a) + $unsigned(redist10_sync_in_aunroll_vunroll_x_in_c1_eni67_11_31_rdcnt_b);
        end
    end
    assign redist10_sync_in_aunroll_vunroll_x_in_c1_eni67_11_31_rdcnt_q = redist10_sync_in_aunroll_vunroll_x_in_c1_eni67_11_31_rdcnt_o[5:0];

    // redist10_sync_in_aunroll_vunroll_x_in_c1_eni67_11_31_inputreg0(DELAY,836)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist10_sync_in_aunroll_vunroll_x_in_c1_eni67_11_31_inputreg0_q <= in_c1_eni67_11;
        end
    end

    // redist10_sync_in_aunroll_vunroll_x_in_c1_eni67_11_31_wraddr(COUNTER,839)
    // low=0, high=31, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist10_sync_in_aunroll_vunroll_x_in_c1_eni67_11_31_wraddr_i <= $unsigned(redist10_sync_in_aunroll_vunroll_x_in_c1_eni67_11_31_wraddr_i) + $unsigned(5'd1);
        end
    end
    assign redist10_sync_in_aunroll_vunroll_x_in_c1_eni67_11_31_wraddr_q = redist10_sync_in_aunroll_vunroll_x_in_c1_eni67_11_31_wraddr_i[4:0];

    // redist10_sync_in_aunroll_vunroll_x_in_c1_eni67_11_31_mem(DUALMEM,838)
    assign redist10_sync_in_aunroll_vunroll_x_in_c1_eni67_11_31_mem_ia = redist10_sync_in_aunroll_vunroll_x_in_c1_eni67_11_31_inputreg0_q;
    assign redist10_sync_in_aunroll_vunroll_x_in_c1_eni67_11_31_mem_aa = redist10_sync_in_aunroll_vunroll_x_in_c1_eni67_11_31_wraddr_q;
    assign redist10_sync_in_aunroll_vunroll_x_in_c1_eni67_11_31_mem_ab = redist10_sync_in_aunroll_vunroll_x_in_c1_eni67_11_31_rdcnt_q[4:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(32),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist10_sync_in_aunroll_vunroll_x_in_c1_eni67_11_31_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist10_sync_in_aunroll_vunroll_x_in_c1_eni67_11_31_mem_aa),
        .data_a(redist10_sync_in_aunroll_vunroll_x_in_c1_eni67_11_31_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist10_sync_in_aunroll_vunroll_x_in_c1_eni67_11_31_mem_ab),
        .q_b(redist10_sync_in_aunroll_vunroll_x_in_c1_eni67_11_31_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist10_sync_in_aunroll_vunroll_x_in_c1_eni67_11_31_mem_q = redist10_sync_in_aunroll_vunroll_x_in_c1_eni67_11_31_mem_iq[31:0];

    // redist10_sync_in_aunroll_vunroll_x_in_c1_eni67_11_31_outputreg0(DELAY,837)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist10_sync_in_aunroll_vunroll_x_in_c1_eni67_11_31_outputreg0_q <= redist10_sync_in_aunroll_vunroll_x_in_c1_eni67_11_31_mem_q;
        end
    end

    // redist11_sync_in_aunroll_vunroll_x_in_c1_eni67_12_32_offset(CONSTANT,846)
    assign redist11_sync_in_aunroll_vunroll_x_in_c1_eni67_12_32_offset_q = 5'b00101;

    // redist268_sync_in_aunroll_vunroll_x_in_c1_eni67_268_32_rdcnt(ADD,2362)
    assign redist268_sync_in_aunroll_vunroll_x_in_c1_eni67_268_32_rdcnt_a = {1'b0, redist268_sync_in_aunroll_vunroll_x_in_c1_eni67_268_32_wraddr_q};
    assign redist268_sync_in_aunroll_vunroll_x_in_c1_eni67_268_32_rdcnt_b = {1'b0, redist11_sync_in_aunroll_vunroll_x_in_c1_eni67_12_32_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist268_sync_in_aunroll_vunroll_x_in_c1_eni67_268_32_rdcnt_o <= $unsigned(redist268_sync_in_aunroll_vunroll_x_in_c1_eni67_268_32_rdcnt_a) + $unsigned(redist268_sync_in_aunroll_vunroll_x_in_c1_eni67_268_32_rdcnt_b);
        end
    end
    assign redist268_sync_in_aunroll_vunroll_x_in_c1_eni67_268_32_rdcnt_q = redist268_sync_in_aunroll_vunroll_x_in_c1_eni67_268_32_rdcnt_o[5:0];

    // redist268_sync_in_aunroll_vunroll_x_in_c1_eni67_268_32_inputreg0(DELAY,2357)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist268_sync_in_aunroll_vunroll_x_in_c1_eni67_268_32_inputreg0_q <= in_c1_eni67_268;
        end
    end

    // redist268_sync_in_aunroll_vunroll_x_in_c1_eni67_268_32_wraddr(COUNTER,2360)
    // low=0, high=31, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist268_sync_in_aunroll_vunroll_x_in_c1_eni67_268_32_wraddr_i <= $unsigned(redist268_sync_in_aunroll_vunroll_x_in_c1_eni67_268_32_wraddr_i) + $unsigned(5'd1);
        end
    end
    assign redist268_sync_in_aunroll_vunroll_x_in_c1_eni67_268_32_wraddr_q = redist268_sync_in_aunroll_vunroll_x_in_c1_eni67_268_32_wraddr_i[4:0];

    // redist268_sync_in_aunroll_vunroll_x_in_c1_eni67_268_32_mem(DUALMEM,2359)
    assign redist268_sync_in_aunroll_vunroll_x_in_c1_eni67_268_32_mem_ia = redist268_sync_in_aunroll_vunroll_x_in_c1_eni67_268_32_inputreg0_q;
    assign redist268_sync_in_aunroll_vunroll_x_in_c1_eni67_268_32_mem_aa = redist268_sync_in_aunroll_vunroll_x_in_c1_eni67_268_32_wraddr_q;
    assign redist268_sync_in_aunroll_vunroll_x_in_c1_eni67_268_32_mem_ab = redist268_sync_in_aunroll_vunroll_x_in_c1_eni67_268_32_rdcnt_q[4:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(32),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist268_sync_in_aunroll_vunroll_x_in_c1_eni67_268_32_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist268_sync_in_aunroll_vunroll_x_in_c1_eni67_268_32_mem_aa),
        .data_a(redist268_sync_in_aunroll_vunroll_x_in_c1_eni67_268_32_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist268_sync_in_aunroll_vunroll_x_in_c1_eni67_268_32_mem_ab),
        .q_b(redist268_sync_in_aunroll_vunroll_x_in_c1_eni67_268_32_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist268_sync_in_aunroll_vunroll_x_in_c1_eni67_268_32_mem_q = redist268_sync_in_aunroll_vunroll_x_in_c1_eni67_268_32_mem_iq[31:0];

    // redist268_sync_in_aunroll_vunroll_x_in_c1_eni67_268_32_outputreg0(DELAY,2358)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist268_sync_in_aunroll_vunroll_x_in_c1_eni67_268_32_outputreg0_q <= redist268_sync_in_aunroll_vunroll_x_in_c1_eni67_268_32_mem_q;
        end
    end

    // redist11_sync_in_aunroll_vunroll_x_in_c1_eni67_12_32_rdcnt(ADD,847)
    assign redist11_sync_in_aunroll_vunroll_x_in_c1_eni67_12_32_rdcnt_a = {1'b0, redist11_sync_in_aunroll_vunroll_x_in_c1_eni67_12_32_wraddr_q};
    assign redist11_sync_in_aunroll_vunroll_x_in_c1_eni67_12_32_rdcnt_b = {1'b0, redist11_sync_in_aunroll_vunroll_x_in_c1_eni67_12_32_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist11_sync_in_aunroll_vunroll_x_in_c1_eni67_12_32_rdcnt_o <= $unsigned(redist11_sync_in_aunroll_vunroll_x_in_c1_eni67_12_32_rdcnt_a) + $unsigned(redist11_sync_in_aunroll_vunroll_x_in_c1_eni67_12_32_rdcnt_b);
        end
    end
    assign redist11_sync_in_aunroll_vunroll_x_in_c1_eni67_12_32_rdcnt_q = redist11_sync_in_aunroll_vunroll_x_in_c1_eni67_12_32_rdcnt_o[5:0];

    // redist11_sync_in_aunroll_vunroll_x_in_c1_eni67_12_32_inputreg0(DELAY,842)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist11_sync_in_aunroll_vunroll_x_in_c1_eni67_12_32_inputreg0_q <= in_c1_eni67_12;
        end
    end

    // redist11_sync_in_aunroll_vunroll_x_in_c1_eni67_12_32_wraddr(COUNTER,845)
    // low=0, high=31, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist11_sync_in_aunroll_vunroll_x_in_c1_eni67_12_32_wraddr_i <= $unsigned(redist11_sync_in_aunroll_vunroll_x_in_c1_eni67_12_32_wraddr_i) + $unsigned(5'd1);
        end
    end
    assign redist11_sync_in_aunroll_vunroll_x_in_c1_eni67_12_32_wraddr_q = redist11_sync_in_aunroll_vunroll_x_in_c1_eni67_12_32_wraddr_i[4:0];

    // redist11_sync_in_aunroll_vunroll_x_in_c1_eni67_12_32_mem(DUALMEM,844)
    assign redist11_sync_in_aunroll_vunroll_x_in_c1_eni67_12_32_mem_ia = redist11_sync_in_aunroll_vunroll_x_in_c1_eni67_12_32_inputreg0_q;
    assign redist11_sync_in_aunroll_vunroll_x_in_c1_eni67_12_32_mem_aa = redist11_sync_in_aunroll_vunroll_x_in_c1_eni67_12_32_wraddr_q;
    assign redist11_sync_in_aunroll_vunroll_x_in_c1_eni67_12_32_mem_ab = redist11_sync_in_aunroll_vunroll_x_in_c1_eni67_12_32_rdcnt_q[4:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(32),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist11_sync_in_aunroll_vunroll_x_in_c1_eni67_12_32_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist11_sync_in_aunroll_vunroll_x_in_c1_eni67_12_32_mem_aa),
        .data_a(redist11_sync_in_aunroll_vunroll_x_in_c1_eni67_12_32_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist11_sync_in_aunroll_vunroll_x_in_c1_eni67_12_32_mem_ab),
        .q_b(redist11_sync_in_aunroll_vunroll_x_in_c1_eni67_12_32_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist11_sync_in_aunroll_vunroll_x_in_c1_eni67_12_32_mem_q = redist11_sync_in_aunroll_vunroll_x_in_c1_eni67_12_32_mem_iq[31:0];

    // redist11_sync_in_aunroll_vunroll_x_in_c1_eni67_12_32_outputreg0(DELAY,843)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist11_sync_in_aunroll_vunroll_x_in_c1_eni67_12_32_outputreg0_q <= redist11_sync_in_aunroll_vunroll_x_in_c1_eni67_12_32_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod138_cnn1712_dspb_native_dot_product_vunroll_x(BLACKBOX,12)@1123
    // in in_0@1124
    // in in_1@1124
    // in in_scalarProductPortChainin@1124
    // out out_primWireOut@1129
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000004Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod138_cnn1712_dspb_native_dot_product_vunroll_x (
        .in_0(redist11_sync_in_aunroll_vunroll_x_in_c1_eni67_12_32_outputreg0_q),
        .in_1(redist268_sync_in_aunroll_vunroll_x_in_c1_eni67_268_32_outputreg0_q),
        .in_2(redist10_sync_in_aunroll_vunroll_x_in_c1_eni67_11_31_outputreg0_q),
        .in_3(redist267_sync_in_aunroll_vunroll_x_in_c1_eni67_267_31_outputreg0_q),
        .in_scalarProductPortChainin(redist638_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod133_cnn1706_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod138_cnn1712_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist637_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod138_cnn1712_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,778)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist637_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod138_cnn1712_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod138_cnn1712_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_split_0_offset(CONSTANT,3822)
    assign redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_split_0_offset_q = 5'b00100;

    // redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_split_0_rdcnt(ADD,3835)
    assign redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_split_0_rdcnt_a = {1'b0, redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_split_0_wraddr_q};
    assign redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_split_0_rdcnt_b = {1'b0, redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_split_0_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_split_0_rdcnt_o <= $unsigned(redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_split_0_rdcnt_a) + $unsigned(redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_split_0_rdcnt_b);
        end
    end
    assign redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_split_0_rdcnt_q = redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_split_0_rdcnt_o[5:0];

    // redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_split_0_inputreg0(DELAY,3830)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_split_0_inputreg0_q <= in_c1_eni67_269;
        end
    end

    // redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_split_0_wraddr(COUNTER,3833)
    // low=0, high=31, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_split_0_wraddr_i <= $unsigned(redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_split_0_wraddr_i) + $unsigned(5'd1);
        end
    end
    assign redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_split_0_wraddr_q = redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_split_0_wraddr_i[4:0];

    // redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_split_0_mem(DUALMEM,3832)
    assign redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_split_0_mem_ia = redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_split_0_inputreg0_q;
    assign redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_split_0_mem_aa = redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_split_0_wraddr_q;
    assign redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_split_0_mem_ab = redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_split_0_rdcnt_q[4:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(32),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_split_0_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_split_0_mem_aa),
        .data_a(redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_split_0_mem_ab),
        .q_b(redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_split_0_mem_q = redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_split_0_mem_iq[31:0];

    // redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_split_0_outputreg0(DELAY,3831)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_split_0_outputreg0_q <= redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_split_0_mem_q;
        end
    end

    // redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_inputreg0(DELAY,2363)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_inputreg0_q <= redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_split_0_outputreg0_q;
        end
    end

    // redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37(DELAY,410)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_delay_0 <= redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_inputreg0_q;
            redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_delay_1 <= redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_delay_0;
            redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_q <= redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_delay_1;
        end
    end

    // redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_split_0_rdcnt(ADD,3823)
    assign redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_split_0_rdcnt_a = {1'b0, redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_split_0_wraddr_q};
    assign redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_split_0_rdcnt_b = {1'b0, redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_split_0_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_split_0_rdcnt_o <= $unsigned(redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_split_0_rdcnt_a) + $unsigned(redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_split_0_rdcnt_b);
        end
    end
    assign redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_split_0_rdcnt_q = redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_split_0_rdcnt_o[5:0];

    // redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_split_0_inputreg0(DELAY,3818)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_split_0_inputreg0_q <= in_c1_eni67_13;
        end
    end

    // redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_split_0_wraddr(COUNTER,3821)
    // low=0, high=31, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_split_0_wraddr_i <= $unsigned(redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_split_0_wraddr_i) + $unsigned(5'd1);
        end
    end
    assign redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_split_0_wraddr_q = redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_split_0_wraddr_i[4:0];

    // redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_split_0_mem(DUALMEM,3820)
    assign redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_split_0_mem_ia = redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_split_0_inputreg0_q;
    assign redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_split_0_mem_aa = redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_split_0_wraddr_q;
    assign redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_split_0_mem_ab = redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_split_0_rdcnt_q[4:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(32),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_split_0_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_split_0_mem_aa),
        .data_a(redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_split_0_mem_ab),
        .q_b(redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_split_0_mem_q = redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_split_0_mem_iq[31:0];

    // redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_split_0_outputreg0(DELAY,3819)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_split_0_outputreg0_q <= redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_split_0_mem_q;
        end
    end

    // redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_inputreg0(DELAY,848)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_inputreg0_q <= redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_split_0_outputreg0_q;
        end
    end

    // redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37(DELAY,153)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_delay_0 <= redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_inputreg0_q;
            redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_delay_1 <= redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_delay_0;
            redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_q <= redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_delay_1;
        end
    end

    // redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_split_0_rdcnt(ADD,3841)
    assign redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_split_0_rdcnt_a = {1'b0, redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_split_0_wraddr_q};
    assign redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_split_0_rdcnt_b = {1'b0, redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_split_0_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_split_0_rdcnt_o <= $unsigned(redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_split_0_rdcnt_a) + $unsigned(redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_split_0_rdcnt_b);
        end
    end
    assign redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_split_0_rdcnt_q = redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_split_0_rdcnt_o[5:0];

    // redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_split_0_inputreg0(DELAY,3836)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_split_0_inputreg0_q <= in_c1_eni67_270;
        end
    end

    // redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_split_0_wraddr(COUNTER,3839)
    // low=0, high=31, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_split_0_wraddr_i <= $unsigned(redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_split_0_wraddr_i) + $unsigned(5'd1);
        end
    end
    assign redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_split_0_wraddr_q = redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_split_0_wraddr_i[4:0];

    // redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_split_0_mem(DUALMEM,3838)
    assign redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_split_0_mem_ia = redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_split_0_inputreg0_q;
    assign redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_split_0_mem_aa = redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_split_0_wraddr_q;
    assign redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_split_0_mem_ab = redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_split_0_rdcnt_q[4:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(32),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_split_0_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_split_0_mem_aa),
        .data_a(redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_split_0_mem_ab),
        .q_b(redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_split_0_mem_q = redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_split_0_mem_iq[31:0];

    // redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_split_0_outputreg0(DELAY,3837)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_split_0_outputreg0_q <= redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_split_0_mem_q;
        end
    end

    // redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_inputreg0(DELAY,2364)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_inputreg0_q <= redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_split_0_outputreg0_q;
        end
    end

    // redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38(DELAY,411)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_delay_0 <= redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_inputreg0_q;
            redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_delay_1 <= redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_delay_0;
            redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_q <= redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_delay_1;
        end
    end

    // redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_outputreg0(DELAY,2365)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_outputreg0_q <= redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_q;
        end
    end

    // redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_split_0_rdcnt(ADD,3829)
    assign redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_split_0_rdcnt_a = {1'b0, redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_split_0_wraddr_q};
    assign redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_split_0_rdcnt_b = {1'b0, redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_split_0_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_split_0_rdcnt_o <= $unsigned(redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_split_0_rdcnt_a) + $unsigned(redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_split_0_rdcnt_b);
        end
    end
    assign redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_split_0_rdcnt_q = redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_split_0_rdcnt_o[5:0];

    // redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_split_0_inputreg0(DELAY,3824)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_split_0_inputreg0_q <= in_c1_eni67_14;
        end
    end

    // redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_split_0_wraddr(COUNTER,3827)
    // low=0, high=31, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_split_0_wraddr_i <= $unsigned(redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_split_0_wraddr_i) + $unsigned(5'd1);
        end
    end
    assign redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_split_0_wraddr_q = redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_split_0_wraddr_i[4:0];

    // redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_split_0_mem(DUALMEM,3826)
    assign redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_split_0_mem_ia = redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_split_0_inputreg0_q;
    assign redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_split_0_mem_aa = redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_split_0_wraddr_q;
    assign redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_split_0_mem_ab = redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_split_0_rdcnt_q[4:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(32),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_split_0_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_split_0_mem_aa),
        .data_a(redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_split_0_mem_ab),
        .q_b(redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_split_0_mem_q = redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_split_0_mem_iq[31:0];

    // redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_split_0_outputreg0(DELAY,3825)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_split_0_outputreg0_q <= redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_split_0_mem_q;
        end
    end

    // redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_inputreg0(DELAY,849)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_inputreg0_q <= redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_split_0_outputreg0_q;
        end
    end

    // redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38(DELAY,154)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_delay_0 <= redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_inputreg0_q;
            redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_delay_1 <= redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_delay_0;
            redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_q <= redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_delay_1;
        end
    end

    // redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_outputreg0(DELAY,850)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_outputreg0_q <= redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod143_cnn1719_dspb_native_dot_product_vunroll_x(BLACKBOX,13)@1129
    // in in_0@1130
    // in in_1@1130
    // in in_scalarProductPortChainin@1130
    // out out_primWireOut@1135
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000005Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod143_cnn1719_dspb_native_dot_product_vunroll_x (
        .in_0(redist13_sync_in_aunroll_vunroll_x_in_c1_eni67_14_38_outputreg0_q),
        .in_1(redist270_sync_in_aunroll_vunroll_x_in_c1_eni67_270_38_outputreg0_q),
        .in_2(redist12_sync_in_aunroll_vunroll_x_in_c1_eni67_13_37_q),
        .in_3(redist269_sync_in_aunroll_vunroll_x_in_c1_eni67_269_37_q),
        .in_scalarProductPortChainin(redist637_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod138_cnn1712_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod143_cnn1719_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist636_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod143_cnn1719_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,777)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist636_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod143_cnn1719_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod143_cnn1719_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist14_sync_in_aunroll_vunroll_x_in_c1_eni67_15_43_offset(CONSTANT,855)
    assign redist14_sync_in_aunroll_vunroll_x_in_c1_eni67_15_43_offset_q = 6'b011010;

    // redist271_sync_in_aunroll_vunroll_x_in_c1_eni67_271_43_rdcnt(ADD,2371)
    assign redist271_sync_in_aunroll_vunroll_x_in_c1_eni67_271_43_rdcnt_a = {1'b0, redist271_sync_in_aunroll_vunroll_x_in_c1_eni67_271_43_wraddr_q};
    assign redist271_sync_in_aunroll_vunroll_x_in_c1_eni67_271_43_rdcnt_b = {1'b0, redist14_sync_in_aunroll_vunroll_x_in_c1_eni67_15_43_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist271_sync_in_aunroll_vunroll_x_in_c1_eni67_271_43_rdcnt_o <= $unsigned(redist271_sync_in_aunroll_vunroll_x_in_c1_eni67_271_43_rdcnt_a) + $unsigned(redist271_sync_in_aunroll_vunroll_x_in_c1_eni67_271_43_rdcnt_b);
        end
    end
    assign redist271_sync_in_aunroll_vunroll_x_in_c1_eni67_271_43_rdcnt_q = redist271_sync_in_aunroll_vunroll_x_in_c1_eni67_271_43_rdcnt_o[6:0];

    // redist271_sync_in_aunroll_vunroll_x_in_c1_eni67_271_43_inputreg0(DELAY,2366)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist271_sync_in_aunroll_vunroll_x_in_c1_eni67_271_43_inputreg0_q <= in_c1_eni67_271;
        end
    end

    // redist271_sync_in_aunroll_vunroll_x_in_c1_eni67_271_43_wraddr(COUNTER,2369)
    // low=0, high=63, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist271_sync_in_aunroll_vunroll_x_in_c1_eni67_271_43_wraddr_i <= $unsigned(redist271_sync_in_aunroll_vunroll_x_in_c1_eni67_271_43_wraddr_i) + $unsigned(6'd1);
        end
    end
    assign redist271_sync_in_aunroll_vunroll_x_in_c1_eni67_271_43_wraddr_q = redist271_sync_in_aunroll_vunroll_x_in_c1_eni67_271_43_wraddr_i[5:0];

    // redist271_sync_in_aunroll_vunroll_x_in_c1_eni67_271_43_mem(DUALMEM,2368)
    assign redist271_sync_in_aunroll_vunroll_x_in_c1_eni67_271_43_mem_ia = redist271_sync_in_aunroll_vunroll_x_in_c1_eni67_271_43_inputreg0_q;
    assign redist271_sync_in_aunroll_vunroll_x_in_c1_eni67_271_43_mem_aa = redist271_sync_in_aunroll_vunroll_x_in_c1_eni67_271_43_wraddr_q;
    assign redist271_sync_in_aunroll_vunroll_x_in_c1_eni67_271_43_mem_ab = redist271_sync_in_aunroll_vunroll_x_in_c1_eni67_271_43_rdcnt_q[5:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(6),
        .numwords_a(64),
        .width_b(32),
        .widthad_b(6),
        .numwords_b(64),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist271_sync_in_aunroll_vunroll_x_in_c1_eni67_271_43_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist271_sync_in_aunroll_vunroll_x_in_c1_eni67_271_43_mem_aa),
        .data_a(redist271_sync_in_aunroll_vunroll_x_in_c1_eni67_271_43_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist271_sync_in_aunroll_vunroll_x_in_c1_eni67_271_43_mem_ab),
        .q_b(redist271_sync_in_aunroll_vunroll_x_in_c1_eni67_271_43_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist271_sync_in_aunroll_vunroll_x_in_c1_eni67_271_43_mem_q = redist271_sync_in_aunroll_vunroll_x_in_c1_eni67_271_43_mem_iq[31:0];

    // redist271_sync_in_aunroll_vunroll_x_in_c1_eni67_271_43_outputreg0(DELAY,2367)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist271_sync_in_aunroll_vunroll_x_in_c1_eni67_271_43_outputreg0_q <= redist271_sync_in_aunroll_vunroll_x_in_c1_eni67_271_43_mem_q;
        end
    end

    // redist14_sync_in_aunroll_vunroll_x_in_c1_eni67_15_43_rdcnt(ADD,856)
    assign redist14_sync_in_aunroll_vunroll_x_in_c1_eni67_15_43_rdcnt_a = {1'b0, redist14_sync_in_aunroll_vunroll_x_in_c1_eni67_15_43_wraddr_q};
    assign redist14_sync_in_aunroll_vunroll_x_in_c1_eni67_15_43_rdcnt_b = {1'b0, redist14_sync_in_aunroll_vunroll_x_in_c1_eni67_15_43_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist14_sync_in_aunroll_vunroll_x_in_c1_eni67_15_43_rdcnt_o <= $unsigned(redist14_sync_in_aunroll_vunroll_x_in_c1_eni67_15_43_rdcnt_a) + $unsigned(redist14_sync_in_aunroll_vunroll_x_in_c1_eni67_15_43_rdcnt_b);
        end
    end
    assign redist14_sync_in_aunroll_vunroll_x_in_c1_eni67_15_43_rdcnt_q = redist14_sync_in_aunroll_vunroll_x_in_c1_eni67_15_43_rdcnt_o[6:0];

    // redist14_sync_in_aunroll_vunroll_x_in_c1_eni67_15_43_inputreg0(DELAY,851)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist14_sync_in_aunroll_vunroll_x_in_c1_eni67_15_43_inputreg0_q <= in_c1_eni67_15;
        end
    end

    // redist14_sync_in_aunroll_vunroll_x_in_c1_eni67_15_43_wraddr(COUNTER,854)
    // low=0, high=63, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist14_sync_in_aunroll_vunroll_x_in_c1_eni67_15_43_wraddr_i <= $unsigned(redist14_sync_in_aunroll_vunroll_x_in_c1_eni67_15_43_wraddr_i) + $unsigned(6'd1);
        end
    end
    assign redist14_sync_in_aunroll_vunroll_x_in_c1_eni67_15_43_wraddr_q = redist14_sync_in_aunroll_vunroll_x_in_c1_eni67_15_43_wraddr_i[5:0];

    // redist14_sync_in_aunroll_vunroll_x_in_c1_eni67_15_43_mem(DUALMEM,853)
    assign redist14_sync_in_aunroll_vunroll_x_in_c1_eni67_15_43_mem_ia = redist14_sync_in_aunroll_vunroll_x_in_c1_eni67_15_43_inputreg0_q;
    assign redist14_sync_in_aunroll_vunroll_x_in_c1_eni67_15_43_mem_aa = redist14_sync_in_aunroll_vunroll_x_in_c1_eni67_15_43_wraddr_q;
    assign redist14_sync_in_aunroll_vunroll_x_in_c1_eni67_15_43_mem_ab = redist14_sync_in_aunroll_vunroll_x_in_c1_eni67_15_43_rdcnt_q[5:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(6),
        .numwords_a(64),
        .width_b(32),
        .widthad_b(6),
        .numwords_b(64),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist14_sync_in_aunroll_vunroll_x_in_c1_eni67_15_43_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist14_sync_in_aunroll_vunroll_x_in_c1_eni67_15_43_mem_aa),
        .data_a(redist14_sync_in_aunroll_vunroll_x_in_c1_eni67_15_43_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist14_sync_in_aunroll_vunroll_x_in_c1_eni67_15_43_mem_ab),
        .q_b(redist14_sync_in_aunroll_vunroll_x_in_c1_eni67_15_43_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist14_sync_in_aunroll_vunroll_x_in_c1_eni67_15_43_mem_q = redist14_sync_in_aunroll_vunroll_x_in_c1_eni67_15_43_mem_iq[31:0];

    // redist14_sync_in_aunroll_vunroll_x_in_c1_eni67_15_43_outputreg0(DELAY,852)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist14_sync_in_aunroll_vunroll_x_in_c1_eni67_15_43_outputreg0_q <= redist14_sync_in_aunroll_vunroll_x_in_c1_eni67_15_43_mem_q;
        end
    end

    // redist15_sync_in_aunroll_vunroll_x_in_c1_eni67_16_44_offset(CONSTANT,861)
    assign redist15_sync_in_aunroll_vunroll_x_in_c1_eni67_16_44_offset_q = 6'b011001;

    // redist272_sync_in_aunroll_vunroll_x_in_c1_eni67_272_44_rdcnt(ADD,2377)
    assign redist272_sync_in_aunroll_vunroll_x_in_c1_eni67_272_44_rdcnt_a = {1'b0, redist272_sync_in_aunroll_vunroll_x_in_c1_eni67_272_44_wraddr_q};
    assign redist272_sync_in_aunroll_vunroll_x_in_c1_eni67_272_44_rdcnt_b = {1'b0, redist15_sync_in_aunroll_vunroll_x_in_c1_eni67_16_44_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist272_sync_in_aunroll_vunroll_x_in_c1_eni67_272_44_rdcnt_o <= $unsigned(redist272_sync_in_aunroll_vunroll_x_in_c1_eni67_272_44_rdcnt_a) + $unsigned(redist272_sync_in_aunroll_vunroll_x_in_c1_eni67_272_44_rdcnt_b);
        end
    end
    assign redist272_sync_in_aunroll_vunroll_x_in_c1_eni67_272_44_rdcnt_q = redist272_sync_in_aunroll_vunroll_x_in_c1_eni67_272_44_rdcnt_o[6:0];

    // redist272_sync_in_aunroll_vunroll_x_in_c1_eni67_272_44_inputreg0(DELAY,2372)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist272_sync_in_aunroll_vunroll_x_in_c1_eni67_272_44_inputreg0_q <= in_c1_eni67_272;
        end
    end

    // redist272_sync_in_aunroll_vunroll_x_in_c1_eni67_272_44_wraddr(COUNTER,2375)
    // low=0, high=63, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist272_sync_in_aunroll_vunroll_x_in_c1_eni67_272_44_wraddr_i <= $unsigned(redist272_sync_in_aunroll_vunroll_x_in_c1_eni67_272_44_wraddr_i) + $unsigned(6'd1);
        end
    end
    assign redist272_sync_in_aunroll_vunroll_x_in_c1_eni67_272_44_wraddr_q = redist272_sync_in_aunroll_vunroll_x_in_c1_eni67_272_44_wraddr_i[5:0];

    // redist272_sync_in_aunroll_vunroll_x_in_c1_eni67_272_44_mem(DUALMEM,2374)
    assign redist272_sync_in_aunroll_vunroll_x_in_c1_eni67_272_44_mem_ia = redist272_sync_in_aunroll_vunroll_x_in_c1_eni67_272_44_inputreg0_q;
    assign redist272_sync_in_aunroll_vunroll_x_in_c1_eni67_272_44_mem_aa = redist272_sync_in_aunroll_vunroll_x_in_c1_eni67_272_44_wraddr_q;
    assign redist272_sync_in_aunroll_vunroll_x_in_c1_eni67_272_44_mem_ab = redist272_sync_in_aunroll_vunroll_x_in_c1_eni67_272_44_rdcnt_q[5:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(6),
        .numwords_a(64),
        .width_b(32),
        .widthad_b(6),
        .numwords_b(64),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist272_sync_in_aunroll_vunroll_x_in_c1_eni67_272_44_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist272_sync_in_aunroll_vunroll_x_in_c1_eni67_272_44_mem_aa),
        .data_a(redist272_sync_in_aunroll_vunroll_x_in_c1_eni67_272_44_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist272_sync_in_aunroll_vunroll_x_in_c1_eni67_272_44_mem_ab),
        .q_b(redist272_sync_in_aunroll_vunroll_x_in_c1_eni67_272_44_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist272_sync_in_aunroll_vunroll_x_in_c1_eni67_272_44_mem_q = redist272_sync_in_aunroll_vunroll_x_in_c1_eni67_272_44_mem_iq[31:0];

    // redist272_sync_in_aunroll_vunroll_x_in_c1_eni67_272_44_outputreg0(DELAY,2373)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist272_sync_in_aunroll_vunroll_x_in_c1_eni67_272_44_outputreg0_q <= redist272_sync_in_aunroll_vunroll_x_in_c1_eni67_272_44_mem_q;
        end
    end

    // redist15_sync_in_aunroll_vunroll_x_in_c1_eni67_16_44_rdcnt(ADD,862)
    assign redist15_sync_in_aunroll_vunroll_x_in_c1_eni67_16_44_rdcnt_a = {1'b0, redist15_sync_in_aunroll_vunroll_x_in_c1_eni67_16_44_wraddr_q};
    assign redist15_sync_in_aunroll_vunroll_x_in_c1_eni67_16_44_rdcnt_b = {1'b0, redist15_sync_in_aunroll_vunroll_x_in_c1_eni67_16_44_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist15_sync_in_aunroll_vunroll_x_in_c1_eni67_16_44_rdcnt_o <= $unsigned(redist15_sync_in_aunroll_vunroll_x_in_c1_eni67_16_44_rdcnt_a) + $unsigned(redist15_sync_in_aunroll_vunroll_x_in_c1_eni67_16_44_rdcnt_b);
        end
    end
    assign redist15_sync_in_aunroll_vunroll_x_in_c1_eni67_16_44_rdcnt_q = redist15_sync_in_aunroll_vunroll_x_in_c1_eni67_16_44_rdcnt_o[6:0];

    // redist15_sync_in_aunroll_vunroll_x_in_c1_eni67_16_44_inputreg0(DELAY,857)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist15_sync_in_aunroll_vunroll_x_in_c1_eni67_16_44_inputreg0_q <= in_c1_eni67_16;
        end
    end

    // redist15_sync_in_aunroll_vunroll_x_in_c1_eni67_16_44_wraddr(COUNTER,860)
    // low=0, high=63, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist15_sync_in_aunroll_vunroll_x_in_c1_eni67_16_44_wraddr_i <= $unsigned(redist15_sync_in_aunroll_vunroll_x_in_c1_eni67_16_44_wraddr_i) + $unsigned(6'd1);
        end
    end
    assign redist15_sync_in_aunroll_vunroll_x_in_c1_eni67_16_44_wraddr_q = redist15_sync_in_aunroll_vunroll_x_in_c1_eni67_16_44_wraddr_i[5:0];

    // redist15_sync_in_aunroll_vunroll_x_in_c1_eni67_16_44_mem(DUALMEM,859)
    assign redist15_sync_in_aunroll_vunroll_x_in_c1_eni67_16_44_mem_ia = redist15_sync_in_aunroll_vunroll_x_in_c1_eni67_16_44_inputreg0_q;
    assign redist15_sync_in_aunroll_vunroll_x_in_c1_eni67_16_44_mem_aa = redist15_sync_in_aunroll_vunroll_x_in_c1_eni67_16_44_wraddr_q;
    assign redist15_sync_in_aunroll_vunroll_x_in_c1_eni67_16_44_mem_ab = redist15_sync_in_aunroll_vunroll_x_in_c1_eni67_16_44_rdcnt_q[5:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(6),
        .numwords_a(64),
        .width_b(32),
        .widthad_b(6),
        .numwords_b(64),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist15_sync_in_aunroll_vunroll_x_in_c1_eni67_16_44_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist15_sync_in_aunroll_vunroll_x_in_c1_eni67_16_44_mem_aa),
        .data_a(redist15_sync_in_aunroll_vunroll_x_in_c1_eni67_16_44_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist15_sync_in_aunroll_vunroll_x_in_c1_eni67_16_44_mem_ab),
        .q_b(redist15_sync_in_aunroll_vunroll_x_in_c1_eni67_16_44_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist15_sync_in_aunroll_vunroll_x_in_c1_eni67_16_44_mem_q = redist15_sync_in_aunroll_vunroll_x_in_c1_eni67_16_44_mem_iq[31:0];

    // redist15_sync_in_aunroll_vunroll_x_in_c1_eni67_16_44_outputreg0(DELAY,858)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist15_sync_in_aunroll_vunroll_x_in_c1_eni67_16_44_outputreg0_q <= redist15_sync_in_aunroll_vunroll_x_in_c1_eni67_16_44_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod148_cnn1725_dspb_native_dot_product_vunroll_x(BLACKBOX,14)@1135
    // in in_0@1136
    // in in_1@1136
    // in in_scalarProductPortChainin@1136
    // out out_primWireOut@1141
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000006Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod148_cnn1725_dspb_native_dot_product_vunroll_x (
        .in_0(redist15_sync_in_aunroll_vunroll_x_in_c1_eni67_16_44_outputreg0_q),
        .in_1(redist272_sync_in_aunroll_vunroll_x_in_c1_eni67_272_44_outputreg0_q),
        .in_2(redist14_sync_in_aunroll_vunroll_x_in_c1_eni67_15_43_outputreg0_q),
        .in_3(redist271_sync_in_aunroll_vunroll_x_in_c1_eni67_271_43_outputreg0_q),
        .in_scalarProductPortChainin(redist636_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod143_cnn1719_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod148_cnn1725_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist635_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod148_cnn1725_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,776)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist635_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod148_cnn1725_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod148_cnn1725_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist16_sync_in_aunroll_vunroll_x_in_c1_eni67_17_49_offset(CONSTANT,867)
    assign redist16_sync_in_aunroll_vunroll_x_in_c1_eni67_17_49_offset_q = 6'b010100;

    // redist273_sync_in_aunroll_vunroll_x_in_c1_eni67_273_49_rdcnt(ADD,2383)
    assign redist273_sync_in_aunroll_vunroll_x_in_c1_eni67_273_49_rdcnt_a = {1'b0, redist273_sync_in_aunroll_vunroll_x_in_c1_eni67_273_49_wraddr_q};
    assign redist273_sync_in_aunroll_vunroll_x_in_c1_eni67_273_49_rdcnt_b = {1'b0, redist16_sync_in_aunroll_vunroll_x_in_c1_eni67_17_49_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist273_sync_in_aunroll_vunroll_x_in_c1_eni67_273_49_rdcnt_o <= $unsigned(redist273_sync_in_aunroll_vunroll_x_in_c1_eni67_273_49_rdcnt_a) + $unsigned(redist273_sync_in_aunroll_vunroll_x_in_c1_eni67_273_49_rdcnt_b);
        end
    end
    assign redist273_sync_in_aunroll_vunroll_x_in_c1_eni67_273_49_rdcnt_q = redist273_sync_in_aunroll_vunroll_x_in_c1_eni67_273_49_rdcnt_o[6:0];

    // redist273_sync_in_aunroll_vunroll_x_in_c1_eni67_273_49_inputreg0(DELAY,2378)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist273_sync_in_aunroll_vunroll_x_in_c1_eni67_273_49_inputreg0_q <= in_c1_eni67_273;
        end
    end

    // redist273_sync_in_aunroll_vunroll_x_in_c1_eni67_273_49_wraddr(COUNTER,2381)
    // low=0, high=63, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist273_sync_in_aunroll_vunroll_x_in_c1_eni67_273_49_wraddr_i <= $unsigned(redist273_sync_in_aunroll_vunroll_x_in_c1_eni67_273_49_wraddr_i) + $unsigned(6'd1);
        end
    end
    assign redist273_sync_in_aunroll_vunroll_x_in_c1_eni67_273_49_wraddr_q = redist273_sync_in_aunroll_vunroll_x_in_c1_eni67_273_49_wraddr_i[5:0];

    // redist273_sync_in_aunroll_vunroll_x_in_c1_eni67_273_49_mem(DUALMEM,2380)
    assign redist273_sync_in_aunroll_vunroll_x_in_c1_eni67_273_49_mem_ia = redist273_sync_in_aunroll_vunroll_x_in_c1_eni67_273_49_inputreg0_q;
    assign redist273_sync_in_aunroll_vunroll_x_in_c1_eni67_273_49_mem_aa = redist273_sync_in_aunroll_vunroll_x_in_c1_eni67_273_49_wraddr_q;
    assign redist273_sync_in_aunroll_vunroll_x_in_c1_eni67_273_49_mem_ab = redist273_sync_in_aunroll_vunroll_x_in_c1_eni67_273_49_rdcnt_q[5:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(6),
        .numwords_a(64),
        .width_b(32),
        .widthad_b(6),
        .numwords_b(64),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist273_sync_in_aunroll_vunroll_x_in_c1_eni67_273_49_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist273_sync_in_aunroll_vunroll_x_in_c1_eni67_273_49_mem_aa),
        .data_a(redist273_sync_in_aunroll_vunroll_x_in_c1_eni67_273_49_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist273_sync_in_aunroll_vunroll_x_in_c1_eni67_273_49_mem_ab),
        .q_b(redist273_sync_in_aunroll_vunroll_x_in_c1_eni67_273_49_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist273_sync_in_aunroll_vunroll_x_in_c1_eni67_273_49_mem_q = redist273_sync_in_aunroll_vunroll_x_in_c1_eni67_273_49_mem_iq[31:0];

    // redist273_sync_in_aunroll_vunroll_x_in_c1_eni67_273_49_outputreg0(DELAY,2379)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist273_sync_in_aunroll_vunroll_x_in_c1_eni67_273_49_outputreg0_q <= redist273_sync_in_aunroll_vunroll_x_in_c1_eni67_273_49_mem_q;
        end
    end

    // redist16_sync_in_aunroll_vunroll_x_in_c1_eni67_17_49_rdcnt(ADD,868)
    assign redist16_sync_in_aunroll_vunroll_x_in_c1_eni67_17_49_rdcnt_a = {1'b0, redist16_sync_in_aunroll_vunroll_x_in_c1_eni67_17_49_wraddr_q};
    assign redist16_sync_in_aunroll_vunroll_x_in_c1_eni67_17_49_rdcnt_b = {1'b0, redist16_sync_in_aunroll_vunroll_x_in_c1_eni67_17_49_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist16_sync_in_aunroll_vunroll_x_in_c1_eni67_17_49_rdcnt_o <= $unsigned(redist16_sync_in_aunroll_vunroll_x_in_c1_eni67_17_49_rdcnt_a) + $unsigned(redist16_sync_in_aunroll_vunroll_x_in_c1_eni67_17_49_rdcnt_b);
        end
    end
    assign redist16_sync_in_aunroll_vunroll_x_in_c1_eni67_17_49_rdcnt_q = redist16_sync_in_aunroll_vunroll_x_in_c1_eni67_17_49_rdcnt_o[6:0];

    // redist16_sync_in_aunroll_vunroll_x_in_c1_eni67_17_49_inputreg0(DELAY,863)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist16_sync_in_aunroll_vunroll_x_in_c1_eni67_17_49_inputreg0_q <= in_c1_eni67_17;
        end
    end

    // redist16_sync_in_aunroll_vunroll_x_in_c1_eni67_17_49_wraddr(COUNTER,866)
    // low=0, high=63, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist16_sync_in_aunroll_vunroll_x_in_c1_eni67_17_49_wraddr_i <= $unsigned(redist16_sync_in_aunroll_vunroll_x_in_c1_eni67_17_49_wraddr_i) + $unsigned(6'd1);
        end
    end
    assign redist16_sync_in_aunroll_vunroll_x_in_c1_eni67_17_49_wraddr_q = redist16_sync_in_aunroll_vunroll_x_in_c1_eni67_17_49_wraddr_i[5:0];

    // redist16_sync_in_aunroll_vunroll_x_in_c1_eni67_17_49_mem(DUALMEM,865)
    assign redist16_sync_in_aunroll_vunroll_x_in_c1_eni67_17_49_mem_ia = redist16_sync_in_aunroll_vunroll_x_in_c1_eni67_17_49_inputreg0_q;
    assign redist16_sync_in_aunroll_vunroll_x_in_c1_eni67_17_49_mem_aa = redist16_sync_in_aunroll_vunroll_x_in_c1_eni67_17_49_wraddr_q;
    assign redist16_sync_in_aunroll_vunroll_x_in_c1_eni67_17_49_mem_ab = redist16_sync_in_aunroll_vunroll_x_in_c1_eni67_17_49_rdcnt_q[5:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(6),
        .numwords_a(64),
        .width_b(32),
        .widthad_b(6),
        .numwords_b(64),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist16_sync_in_aunroll_vunroll_x_in_c1_eni67_17_49_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist16_sync_in_aunroll_vunroll_x_in_c1_eni67_17_49_mem_aa),
        .data_a(redist16_sync_in_aunroll_vunroll_x_in_c1_eni67_17_49_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist16_sync_in_aunroll_vunroll_x_in_c1_eni67_17_49_mem_ab),
        .q_b(redist16_sync_in_aunroll_vunroll_x_in_c1_eni67_17_49_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist16_sync_in_aunroll_vunroll_x_in_c1_eni67_17_49_mem_q = redist16_sync_in_aunroll_vunroll_x_in_c1_eni67_17_49_mem_iq[31:0];

    // redist16_sync_in_aunroll_vunroll_x_in_c1_eni67_17_49_outputreg0(DELAY,864)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist16_sync_in_aunroll_vunroll_x_in_c1_eni67_17_49_outputreg0_q <= redist16_sync_in_aunroll_vunroll_x_in_c1_eni67_17_49_mem_q;
        end
    end

    // redist17_sync_in_aunroll_vunroll_x_in_c1_eni67_18_50_offset(CONSTANT,873)
    assign redist17_sync_in_aunroll_vunroll_x_in_c1_eni67_18_50_offset_q = 6'b010011;

    // redist274_sync_in_aunroll_vunroll_x_in_c1_eni67_274_50_rdcnt(ADD,2389)
    assign redist274_sync_in_aunroll_vunroll_x_in_c1_eni67_274_50_rdcnt_a = {1'b0, redist274_sync_in_aunroll_vunroll_x_in_c1_eni67_274_50_wraddr_q};
    assign redist274_sync_in_aunroll_vunroll_x_in_c1_eni67_274_50_rdcnt_b = {1'b0, redist17_sync_in_aunroll_vunroll_x_in_c1_eni67_18_50_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist274_sync_in_aunroll_vunroll_x_in_c1_eni67_274_50_rdcnt_o <= $unsigned(redist274_sync_in_aunroll_vunroll_x_in_c1_eni67_274_50_rdcnt_a) + $unsigned(redist274_sync_in_aunroll_vunroll_x_in_c1_eni67_274_50_rdcnt_b);
        end
    end
    assign redist274_sync_in_aunroll_vunroll_x_in_c1_eni67_274_50_rdcnt_q = redist274_sync_in_aunroll_vunroll_x_in_c1_eni67_274_50_rdcnt_o[6:0];

    // redist274_sync_in_aunroll_vunroll_x_in_c1_eni67_274_50_inputreg0(DELAY,2384)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist274_sync_in_aunroll_vunroll_x_in_c1_eni67_274_50_inputreg0_q <= in_c1_eni67_274;
        end
    end

    // redist274_sync_in_aunroll_vunroll_x_in_c1_eni67_274_50_wraddr(COUNTER,2387)
    // low=0, high=63, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist274_sync_in_aunroll_vunroll_x_in_c1_eni67_274_50_wraddr_i <= $unsigned(redist274_sync_in_aunroll_vunroll_x_in_c1_eni67_274_50_wraddr_i) + $unsigned(6'd1);
        end
    end
    assign redist274_sync_in_aunroll_vunroll_x_in_c1_eni67_274_50_wraddr_q = redist274_sync_in_aunroll_vunroll_x_in_c1_eni67_274_50_wraddr_i[5:0];

    // redist274_sync_in_aunroll_vunroll_x_in_c1_eni67_274_50_mem(DUALMEM,2386)
    assign redist274_sync_in_aunroll_vunroll_x_in_c1_eni67_274_50_mem_ia = redist274_sync_in_aunroll_vunroll_x_in_c1_eni67_274_50_inputreg0_q;
    assign redist274_sync_in_aunroll_vunroll_x_in_c1_eni67_274_50_mem_aa = redist274_sync_in_aunroll_vunroll_x_in_c1_eni67_274_50_wraddr_q;
    assign redist274_sync_in_aunroll_vunroll_x_in_c1_eni67_274_50_mem_ab = redist274_sync_in_aunroll_vunroll_x_in_c1_eni67_274_50_rdcnt_q[5:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(6),
        .numwords_a(64),
        .width_b(32),
        .widthad_b(6),
        .numwords_b(64),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist274_sync_in_aunroll_vunroll_x_in_c1_eni67_274_50_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist274_sync_in_aunroll_vunroll_x_in_c1_eni67_274_50_mem_aa),
        .data_a(redist274_sync_in_aunroll_vunroll_x_in_c1_eni67_274_50_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist274_sync_in_aunroll_vunroll_x_in_c1_eni67_274_50_mem_ab),
        .q_b(redist274_sync_in_aunroll_vunroll_x_in_c1_eni67_274_50_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist274_sync_in_aunroll_vunroll_x_in_c1_eni67_274_50_mem_q = redist274_sync_in_aunroll_vunroll_x_in_c1_eni67_274_50_mem_iq[31:0];

    // redist274_sync_in_aunroll_vunroll_x_in_c1_eni67_274_50_outputreg0(DELAY,2385)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist274_sync_in_aunroll_vunroll_x_in_c1_eni67_274_50_outputreg0_q <= redist274_sync_in_aunroll_vunroll_x_in_c1_eni67_274_50_mem_q;
        end
    end

    // redist17_sync_in_aunroll_vunroll_x_in_c1_eni67_18_50_rdcnt(ADD,874)
    assign redist17_sync_in_aunroll_vunroll_x_in_c1_eni67_18_50_rdcnt_a = {1'b0, redist17_sync_in_aunroll_vunroll_x_in_c1_eni67_18_50_wraddr_q};
    assign redist17_sync_in_aunroll_vunroll_x_in_c1_eni67_18_50_rdcnt_b = {1'b0, redist17_sync_in_aunroll_vunroll_x_in_c1_eni67_18_50_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist17_sync_in_aunroll_vunroll_x_in_c1_eni67_18_50_rdcnt_o <= $unsigned(redist17_sync_in_aunroll_vunroll_x_in_c1_eni67_18_50_rdcnt_a) + $unsigned(redist17_sync_in_aunroll_vunroll_x_in_c1_eni67_18_50_rdcnt_b);
        end
    end
    assign redist17_sync_in_aunroll_vunroll_x_in_c1_eni67_18_50_rdcnt_q = redist17_sync_in_aunroll_vunroll_x_in_c1_eni67_18_50_rdcnt_o[6:0];

    // redist17_sync_in_aunroll_vunroll_x_in_c1_eni67_18_50_inputreg0(DELAY,869)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist17_sync_in_aunroll_vunroll_x_in_c1_eni67_18_50_inputreg0_q <= in_c1_eni67_18;
        end
    end

    // redist17_sync_in_aunroll_vunroll_x_in_c1_eni67_18_50_wraddr(COUNTER,872)
    // low=0, high=63, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist17_sync_in_aunroll_vunroll_x_in_c1_eni67_18_50_wraddr_i <= $unsigned(redist17_sync_in_aunroll_vunroll_x_in_c1_eni67_18_50_wraddr_i) + $unsigned(6'd1);
        end
    end
    assign redist17_sync_in_aunroll_vunroll_x_in_c1_eni67_18_50_wraddr_q = redist17_sync_in_aunroll_vunroll_x_in_c1_eni67_18_50_wraddr_i[5:0];

    // redist17_sync_in_aunroll_vunroll_x_in_c1_eni67_18_50_mem(DUALMEM,871)
    assign redist17_sync_in_aunroll_vunroll_x_in_c1_eni67_18_50_mem_ia = redist17_sync_in_aunroll_vunroll_x_in_c1_eni67_18_50_inputreg0_q;
    assign redist17_sync_in_aunroll_vunroll_x_in_c1_eni67_18_50_mem_aa = redist17_sync_in_aunroll_vunroll_x_in_c1_eni67_18_50_wraddr_q;
    assign redist17_sync_in_aunroll_vunroll_x_in_c1_eni67_18_50_mem_ab = redist17_sync_in_aunroll_vunroll_x_in_c1_eni67_18_50_rdcnt_q[5:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(6),
        .numwords_a(64),
        .width_b(32),
        .widthad_b(6),
        .numwords_b(64),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist17_sync_in_aunroll_vunroll_x_in_c1_eni67_18_50_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist17_sync_in_aunroll_vunroll_x_in_c1_eni67_18_50_mem_aa),
        .data_a(redist17_sync_in_aunroll_vunroll_x_in_c1_eni67_18_50_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist17_sync_in_aunroll_vunroll_x_in_c1_eni67_18_50_mem_ab),
        .q_b(redist17_sync_in_aunroll_vunroll_x_in_c1_eni67_18_50_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist17_sync_in_aunroll_vunroll_x_in_c1_eni67_18_50_mem_q = redist17_sync_in_aunroll_vunroll_x_in_c1_eni67_18_50_mem_iq[31:0];

    // redist17_sync_in_aunroll_vunroll_x_in_c1_eni67_18_50_outputreg0(DELAY,870)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist17_sync_in_aunroll_vunroll_x_in_c1_eni67_18_50_outputreg0_q <= redist17_sync_in_aunroll_vunroll_x_in_c1_eni67_18_50_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod153_cnn1732_dspb_native_dot_product_vunroll_x(BLACKBOX,15)@1141
    // in in_0@1142
    // in in_1@1142
    // in in_scalarProductPortChainin@1142
    // out out_primWireOut@1147
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000007Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod153_cnn1732_dspb_native_dot_product_vunroll_x (
        .in_0(redist17_sync_in_aunroll_vunroll_x_in_c1_eni67_18_50_outputreg0_q),
        .in_1(redist274_sync_in_aunroll_vunroll_x_in_c1_eni67_274_50_outputreg0_q),
        .in_2(redist16_sync_in_aunroll_vunroll_x_in_c1_eni67_17_49_outputreg0_q),
        .in_3(redist273_sync_in_aunroll_vunroll_x_in_c1_eni67_273_49_outputreg0_q),
        .in_scalarProductPortChainin(redist635_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod148_cnn1725_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod153_cnn1732_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist634_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod153_cnn1732_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,775)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist634_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod153_cnn1732_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod153_cnn1732_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist18_sync_in_aunroll_vunroll_x_in_c1_eni67_19_55_offset(CONSTANT,879)
    assign redist18_sync_in_aunroll_vunroll_x_in_c1_eni67_19_55_offset_q = 6'b001110;

    // redist275_sync_in_aunroll_vunroll_x_in_c1_eni67_275_55_rdcnt(ADD,2395)
    assign redist275_sync_in_aunroll_vunroll_x_in_c1_eni67_275_55_rdcnt_a = {1'b0, redist275_sync_in_aunroll_vunroll_x_in_c1_eni67_275_55_wraddr_q};
    assign redist275_sync_in_aunroll_vunroll_x_in_c1_eni67_275_55_rdcnt_b = {1'b0, redist18_sync_in_aunroll_vunroll_x_in_c1_eni67_19_55_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist275_sync_in_aunroll_vunroll_x_in_c1_eni67_275_55_rdcnt_o <= $unsigned(redist275_sync_in_aunroll_vunroll_x_in_c1_eni67_275_55_rdcnt_a) + $unsigned(redist275_sync_in_aunroll_vunroll_x_in_c1_eni67_275_55_rdcnt_b);
        end
    end
    assign redist275_sync_in_aunroll_vunroll_x_in_c1_eni67_275_55_rdcnt_q = redist275_sync_in_aunroll_vunroll_x_in_c1_eni67_275_55_rdcnt_o[6:0];

    // redist275_sync_in_aunroll_vunroll_x_in_c1_eni67_275_55_inputreg0(DELAY,2390)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist275_sync_in_aunroll_vunroll_x_in_c1_eni67_275_55_inputreg0_q <= in_c1_eni67_275;
        end
    end

    // redist275_sync_in_aunroll_vunroll_x_in_c1_eni67_275_55_wraddr(COUNTER,2393)
    // low=0, high=63, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist275_sync_in_aunroll_vunroll_x_in_c1_eni67_275_55_wraddr_i <= $unsigned(redist275_sync_in_aunroll_vunroll_x_in_c1_eni67_275_55_wraddr_i) + $unsigned(6'd1);
        end
    end
    assign redist275_sync_in_aunroll_vunroll_x_in_c1_eni67_275_55_wraddr_q = redist275_sync_in_aunroll_vunroll_x_in_c1_eni67_275_55_wraddr_i[5:0];

    // redist275_sync_in_aunroll_vunroll_x_in_c1_eni67_275_55_mem(DUALMEM,2392)
    assign redist275_sync_in_aunroll_vunroll_x_in_c1_eni67_275_55_mem_ia = redist275_sync_in_aunroll_vunroll_x_in_c1_eni67_275_55_inputreg0_q;
    assign redist275_sync_in_aunroll_vunroll_x_in_c1_eni67_275_55_mem_aa = redist275_sync_in_aunroll_vunroll_x_in_c1_eni67_275_55_wraddr_q;
    assign redist275_sync_in_aunroll_vunroll_x_in_c1_eni67_275_55_mem_ab = redist275_sync_in_aunroll_vunroll_x_in_c1_eni67_275_55_rdcnt_q[5:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(6),
        .numwords_a(64),
        .width_b(32),
        .widthad_b(6),
        .numwords_b(64),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist275_sync_in_aunroll_vunroll_x_in_c1_eni67_275_55_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist275_sync_in_aunroll_vunroll_x_in_c1_eni67_275_55_mem_aa),
        .data_a(redist275_sync_in_aunroll_vunroll_x_in_c1_eni67_275_55_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist275_sync_in_aunroll_vunroll_x_in_c1_eni67_275_55_mem_ab),
        .q_b(redist275_sync_in_aunroll_vunroll_x_in_c1_eni67_275_55_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist275_sync_in_aunroll_vunroll_x_in_c1_eni67_275_55_mem_q = redist275_sync_in_aunroll_vunroll_x_in_c1_eni67_275_55_mem_iq[31:0];

    // redist275_sync_in_aunroll_vunroll_x_in_c1_eni67_275_55_outputreg0(DELAY,2391)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist275_sync_in_aunroll_vunroll_x_in_c1_eni67_275_55_outputreg0_q <= redist275_sync_in_aunroll_vunroll_x_in_c1_eni67_275_55_mem_q;
        end
    end

    // redist18_sync_in_aunroll_vunroll_x_in_c1_eni67_19_55_rdcnt(ADD,880)
    assign redist18_sync_in_aunroll_vunroll_x_in_c1_eni67_19_55_rdcnt_a = {1'b0, redist18_sync_in_aunroll_vunroll_x_in_c1_eni67_19_55_wraddr_q};
    assign redist18_sync_in_aunroll_vunroll_x_in_c1_eni67_19_55_rdcnt_b = {1'b0, redist18_sync_in_aunroll_vunroll_x_in_c1_eni67_19_55_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist18_sync_in_aunroll_vunroll_x_in_c1_eni67_19_55_rdcnt_o <= $unsigned(redist18_sync_in_aunroll_vunroll_x_in_c1_eni67_19_55_rdcnt_a) + $unsigned(redist18_sync_in_aunroll_vunroll_x_in_c1_eni67_19_55_rdcnt_b);
        end
    end
    assign redist18_sync_in_aunroll_vunroll_x_in_c1_eni67_19_55_rdcnt_q = redist18_sync_in_aunroll_vunroll_x_in_c1_eni67_19_55_rdcnt_o[6:0];

    // redist18_sync_in_aunroll_vunroll_x_in_c1_eni67_19_55_inputreg0(DELAY,875)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist18_sync_in_aunroll_vunroll_x_in_c1_eni67_19_55_inputreg0_q <= in_c1_eni67_19;
        end
    end

    // redist18_sync_in_aunroll_vunroll_x_in_c1_eni67_19_55_wraddr(COUNTER,878)
    // low=0, high=63, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist18_sync_in_aunroll_vunroll_x_in_c1_eni67_19_55_wraddr_i <= $unsigned(redist18_sync_in_aunroll_vunroll_x_in_c1_eni67_19_55_wraddr_i) + $unsigned(6'd1);
        end
    end
    assign redist18_sync_in_aunroll_vunroll_x_in_c1_eni67_19_55_wraddr_q = redist18_sync_in_aunroll_vunroll_x_in_c1_eni67_19_55_wraddr_i[5:0];

    // redist18_sync_in_aunroll_vunroll_x_in_c1_eni67_19_55_mem(DUALMEM,877)
    assign redist18_sync_in_aunroll_vunroll_x_in_c1_eni67_19_55_mem_ia = redist18_sync_in_aunroll_vunroll_x_in_c1_eni67_19_55_inputreg0_q;
    assign redist18_sync_in_aunroll_vunroll_x_in_c1_eni67_19_55_mem_aa = redist18_sync_in_aunroll_vunroll_x_in_c1_eni67_19_55_wraddr_q;
    assign redist18_sync_in_aunroll_vunroll_x_in_c1_eni67_19_55_mem_ab = redist18_sync_in_aunroll_vunroll_x_in_c1_eni67_19_55_rdcnt_q[5:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(6),
        .numwords_a(64),
        .width_b(32),
        .widthad_b(6),
        .numwords_b(64),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist18_sync_in_aunroll_vunroll_x_in_c1_eni67_19_55_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist18_sync_in_aunroll_vunroll_x_in_c1_eni67_19_55_mem_aa),
        .data_a(redist18_sync_in_aunroll_vunroll_x_in_c1_eni67_19_55_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist18_sync_in_aunroll_vunroll_x_in_c1_eni67_19_55_mem_ab),
        .q_b(redist18_sync_in_aunroll_vunroll_x_in_c1_eni67_19_55_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist18_sync_in_aunroll_vunroll_x_in_c1_eni67_19_55_mem_q = redist18_sync_in_aunroll_vunroll_x_in_c1_eni67_19_55_mem_iq[31:0];

    // redist18_sync_in_aunroll_vunroll_x_in_c1_eni67_19_55_outputreg0(DELAY,876)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist18_sync_in_aunroll_vunroll_x_in_c1_eni67_19_55_outputreg0_q <= redist18_sync_in_aunroll_vunroll_x_in_c1_eni67_19_55_mem_q;
        end
    end

    // redist19_sync_in_aunroll_vunroll_x_in_c1_eni67_20_56_offset(CONSTANT,885)
    assign redist19_sync_in_aunroll_vunroll_x_in_c1_eni67_20_56_offset_q = 6'b001101;

    // redist276_sync_in_aunroll_vunroll_x_in_c1_eni67_276_56_rdcnt(ADD,2401)
    assign redist276_sync_in_aunroll_vunroll_x_in_c1_eni67_276_56_rdcnt_a = {1'b0, redist276_sync_in_aunroll_vunroll_x_in_c1_eni67_276_56_wraddr_q};
    assign redist276_sync_in_aunroll_vunroll_x_in_c1_eni67_276_56_rdcnt_b = {1'b0, redist19_sync_in_aunroll_vunroll_x_in_c1_eni67_20_56_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist276_sync_in_aunroll_vunroll_x_in_c1_eni67_276_56_rdcnt_o <= $unsigned(redist276_sync_in_aunroll_vunroll_x_in_c1_eni67_276_56_rdcnt_a) + $unsigned(redist276_sync_in_aunroll_vunroll_x_in_c1_eni67_276_56_rdcnt_b);
        end
    end
    assign redist276_sync_in_aunroll_vunroll_x_in_c1_eni67_276_56_rdcnt_q = redist276_sync_in_aunroll_vunroll_x_in_c1_eni67_276_56_rdcnt_o[6:0];

    // redist276_sync_in_aunroll_vunroll_x_in_c1_eni67_276_56_inputreg0(DELAY,2396)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist276_sync_in_aunroll_vunroll_x_in_c1_eni67_276_56_inputreg0_q <= in_c1_eni67_276;
        end
    end

    // redist276_sync_in_aunroll_vunroll_x_in_c1_eni67_276_56_wraddr(COUNTER,2399)
    // low=0, high=63, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist276_sync_in_aunroll_vunroll_x_in_c1_eni67_276_56_wraddr_i <= $unsigned(redist276_sync_in_aunroll_vunroll_x_in_c1_eni67_276_56_wraddr_i) + $unsigned(6'd1);
        end
    end
    assign redist276_sync_in_aunroll_vunroll_x_in_c1_eni67_276_56_wraddr_q = redist276_sync_in_aunroll_vunroll_x_in_c1_eni67_276_56_wraddr_i[5:0];

    // redist276_sync_in_aunroll_vunroll_x_in_c1_eni67_276_56_mem(DUALMEM,2398)
    assign redist276_sync_in_aunroll_vunroll_x_in_c1_eni67_276_56_mem_ia = redist276_sync_in_aunroll_vunroll_x_in_c1_eni67_276_56_inputreg0_q;
    assign redist276_sync_in_aunroll_vunroll_x_in_c1_eni67_276_56_mem_aa = redist276_sync_in_aunroll_vunroll_x_in_c1_eni67_276_56_wraddr_q;
    assign redist276_sync_in_aunroll_vunroll_x_in_c1_eni67_276_56_mem_ab = redist276_sync_in_aunroll_vunroll_x_in_c1_eni67_276_56_rdcnt_q[5:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(6),
        .numwords_a(64),
        .width_b(32),
        .widthad_b(6),
        .numwords_b(64),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist276_sync_in_aunroll_vunroll_x_in_c1_eni67_276_56_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist276_sync_in_aunroll_vunroll_x_in_c1_eni67_276_56_mem_aa),
        .data_a(redist276_sync_in_aunroll_vunroll_x_in_c1_eni67_276_56_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist276_sync_in_aunroll_vunroll_x_in_c1_eni67_276_56_mem_ab),
        .q_b(redist276_sync_in_aunroll_vunroll_x_in_c1_eni67_276_56_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist276_sync_in_aunroll_vunroll_x_in_c1_eni67_276_56_mem_q = redist276_sync_in_aunroll_vunroll_x_in_c1_eni67_276_56_mem_iq[31:0];

    // redist276_sync_in_aunroll_vunroll_x_in_c1_eni67_276_56_outputreg0(DELAY,2397)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist276_sync_in_aunroll_vunroll_x_in_c1_eni67_276_56_outputreg0_q <= redist276_sync_in_aunroll_vunroll_x_in_c1_eni67_276_56_mem_q;
        end
    end

    // redist19_sync_in_aunroll_vunroll_x_in_c1_eni67_20_56_rdcnt(ADD,886)
    assign redist19_sync_in_aunroll_vunroll_x_in_c1_eni67_20_56_rdcnt_a = {1'b0, redist19_sync_in_aunroll_vunroll_x_in_c1_eni67_20_56_wraddr_q};
    assign redist19_sync_in_aunroll_vunroll_x_in_c1_eni67_20_56_rdcnt_b = {1'b0, redist19_sync_in_aunroll_vunroll_x_in_c1_eni67_20_56_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist19_sync_in_aunroll_vunroll_x_in_c1_eni67_20_56_rdcnt_o <= $unsigned(redist19_sync_in_aunroll_vunroll_x_in_c1_eni67_20_56_rdcnt_a) + $unsigned(redist19_sync_in_aunroll_vunroll_x_in_c1_eni67_20_56_rdcnt_b);
        end
    end
    assign redist19_sync_in_aunroll_vunroll_x_in_c1_eni67_20_56_rdcnt_q = redist19_sync_in_aunroll_vunroll_x_in_c1_eni67_20_56_rdcnt_o[6:0];

    // redist19_sync_in_aunroll_vunroll_x_in_c1_eni67_20_56_inputreg0(DELAY,881)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist19_sync_in_aunroll_vunroll_x_in_c1_eni67_20_56_inputreg0_q <= in_c1_eni67_20;
        end
    end

    // redist19_sync_in_aunroll_vunroll_x_in_c1_eni67_20_56_wraddr(COUNTER,884)
    // low=0, high=63, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist19_sync_in_aunroll_vunroll_x_in_c1_eni67_20_56_wraddr_i <= $unsigned(redist19_sync_in_aunroll_vunroll_x_in_c1_eni67_20_56_wraddr_i) + $unsigned(6'd1);
        end
    end
    assign redist19_sync_in_aunroll_vunroll_x_in_c1_eni67_20_56_wraddr_q = redist19_sync_in_aunroll_vunroll_x_in_c1_eni67_20_56_wraddr_i[5:0];

    // redist19_sync_in_aunroll_vunroll_x_in_c1_eni67_20_56_mem(DUALMEM,883)
    assign redist19_sync_in_aunroll_vunroll_x_in_c1_eni67_20_56_mem_ia = redist19_sync_in_aunroll_vunroll_x_in_c1_eni67_20_56_inputreg0_q;
    assign redist19_sync_in_aunroll_vunroll_x_in_c1_eni67_20_56_mem_aa = redist19_sync_in_aunroll_vunroll_x_in_c1_eni67_20_56_wraddr_q;
    assign redist19_sync_in_aunroll_vunroll_x_in_c1_eni67_20_56_mem_ab = redist19_sync_in_aunroll_vunroll_x_in_c1_eni67_20_56_rdcnt_q[5:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(6),
        .numwords_a(64),
        .width_b(32),
        .widthad_b(6),
        .numwords_b(64),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist19_sync_in_aunroll_vunroll_x_in_c1_eni67_20_56_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist19_sync_in_aunroll_vunroll_x_in_c1_eni67_20_56_mem_aa),
        .data_a(redist19_sync_in_aunroll_vunroll_x_in_c1_eni67_20_56_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist19_sync_in_aunroll_vunroll_x_in_c1_eni67_20_56_mem_ab),
        .q_b(redist19_sync_in_aunroll_vunroll_x_in_c1_eni67_20_56_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist19_sync_in_aunroll_vunroll_x_in_c1_eni67_20_56_mem_q = redist19_sync_in_aunroll_vunroll_x_in_c1_eni67_20_56_mem_iq[31:0];

    // redist19_sync_in_aunroll_vunroll_x_in_c1_eni67_20_56_outputreg0(DELAY,882)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist19_sync_in_aunroll_vunroll_x_in_c1_eni67_20_56_outputreg0_q <= redist19_sync_in_aunroll_vunroll_x_in_c1_eni67_20_56_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod158_cnn1738_dspb_native_dot_product_vunroll_x(BLACKBOX,16)@1147
    // in in_0@1148
    // in in_1@1148
    // in in_scalarProductPortChainin@1148
    // out out_primWireOut@1153
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000008Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod158_cnn1738_dspb_native_dot_product_vunroll_x (
        .in_0(redist19_sync_in_aunroll_vunroll_x_in_c1_eni67_20_56_outputreg0_q),
        .in_1(redist276_sync_in_aunroll_vunroll_x_in_c1_eni67_276_56_outputreg0_q),
        .in_2(redist18_sync_in_aunroll_vunroll_x_in_c1_eni67_19_55_outputreg0_q),
        .in_3(redist275_sync_in_aunroll_vunroll_x_in_c1_eni67_275_55_outputreg0_q),
        .in_scalarProductPortChainin(redist634_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod153_cnn1732_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod158_cnn1738_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist633_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod158_cnn1738_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,774)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist633_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod158_cnn1738_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod158_cnn1738_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist20_sync_in_aunroll_vunroll_x_in_c1_eni67_21_61_offset(CONSTANT,891)
    assign redist20_sync_in_aunroll_vunroll_x_in_c1_eni67_21_61_offset_q = 6'b001000;

    // redist277_sync_in_aunroll_vunroll_x_in_c1_eni67_277_61_rdcnt(ADD,2407)
    assign redist277_sync_in_aunroll_vunroll_x_in_c1_eni67_277_61_rdcnt_a = {1'b0, redist277_sync_in_aunroll_vunroll_x_in_c1_eni67_277_61_wraddr_q};
    assign redist277_sync_in_aunroll_vunroll_x_in_c1_eni67_277_61_rdcnt_b = {1'b0, redist20_sync_in_aunroll_vunroll_x_in_c1_eni67_21_61_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist277_sync_in_aunroll_vunroll_x_in_c1_eni67_277_61_rdcnt_o <= $unsigned(redist277_sync_in_aunroll_vunroll_x_in_c1_eni67_277_61_rdcnt_a) + $unsigned(redist277_sync_in_aunroll_vunroll_x_in_c1_eni67_277_61_rdcnt_b);
        end
    end
    assign redist277_sync_in_aunroll_vunroll_x_in_c1_eni67_277_61_rdcnt_q = redist277_sync_in_aunroll_vunroll_x_in_c1_eni67_277_61_rdcnt_o[6:0];

    // redist277_sync_in_aunroll_vunroll_x_in_c1_eni67_277_61_inputreg0(DELAY,2402)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist277_sync_in_aunroll_vunroll_x_in_c1_eni67_277_61_inputreg0_q <= in_c1_eni67_277;
        end
    end

    // redist277_sync_in_aunroll_vunroll_x_in_c1_eni67_277_61_wraddr(COUNTER,2405)
    // low=0, high=63, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist277_sync_in_aunroll_vunroll_x_in_c1_eni67_277_61_wraddr_i <= $unsigned(redist277_sync_in_aunroll_vunroll_x_in_c1_eni67_277_61_wraddr_i) + $unsigned(6'd1);
        end
    end
    assign redist277_sync_in_aunroll_vunroll_x_in_c1_eni67_277_61_wraddr_q = redist277_sync_in_aunroll_vunroll_x_in_c1_eni67_277_61_wraddr_i[5:0];

    // redist277_sync_in_aunroll_vunroll_x_in_c1_eni67_277_61_mem(DUALMEM,2404)
    assign redist277_sync_in_aunroll_vunroll_x_in_c1_eni67_277_61_mem_ia = redist277_sync_in_aunroll_vunroll_x_in_c1_eni67_277_61_inputreg0_q;
    assign redist277_sync_in_aunroll_vunroll_x_in_c1_eni67_277_61_mem_aa = redist277_sync_in_aunroll_vunroll_x_in_c1_eni67_277_61_wraddr_q;
    assign redist277_sync_in_aunroll_vunroll_x_in_c1_eni67_277_61_mem_ab = redist277_sync_in_aunroll_vunroll_x_in_c1_eni67_277_61_rdcnt_q[5:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(6),
        .numwords_a(64),
        .width_b(32),
        .widthad_b(6),
        .numwords_b(64),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist277_sync_in_aunroll_vunroll_x_in_c1_eni67_277_61_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist277_sync_in_aunroll_vunroll_x_in_c1_eni67_277_61_mem_aa),
        .data_a(redist277_sync_in_aunroll_vunroll_x_in_c1_eni67_277_61_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist277_sync_in_aunroll_vunroll_x_in_c1_eni67_277_61_mem_ab),
        .q_b(redist277_sync_in_aunroll_vunroll_x_in_c1_eni67_277_61_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist277_sync_in_aunroll_vunroll_x_in_c1_eni67_277_61_mem_q = redist277_sync_in_aunroll_vunroll_x_in_c1_eni67_277_61_mem_iq[31:0];

    // redist277_sync_in_aunroll_vunroll_x_in_c1_eni67_277_61_outputreg0(DELAY,2403)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist277_sync_in_aunroll_vunroll_x_in_c1_eni67_277_61_outputreg0_q <= redist277_sync_in_aunroll_vunroll_x_in_c1_eni67_277_61_mem_q;
        end
    end

    // redist20_sync_in_aunroll_vunroll_x_in_c1_eni67_21_61_rdcnt(ADD,892)
    assign redist20_sync_in_aunroll_vunroll_x_in_c1_eni67_21_61_rdcnt_a = {1'b0, redist20_sync_in_aunroll_vunroll_x_in_c1_eni67_21_61_wraddr_q};
    assign redist20_sync_in_aunroll_vunroll_x_in_c1_eni67_21_61_rdcnt_b = {1'b0, redist20_sync_in_aunroll_vunroll_x_in_c1_eni67_21_61_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist20_sync_in_aunroll_vunroll_x_in_c1_eni67_21_61_rdcnt_o <= $unsigned(redist20_sync_in_aunroll_vunroll_x_in_c1_eni67_21_61_rdcnt_a) + $unsigned(redist20_sync_in_aunroll_vunroll_x_in_c1_eni67_21_61_rdcnt_b);
        end
    end
    assign redist20_sync_in_aunroll_vunroll_x_in_c1_eni67_21_61_rdcnt_q = redist20_sync_in_aunroll_vunroll_x_in_c1_eni67_21_61_rdcnt_o[6:0];

    // redist20_sync_in_aunroll_vunroll_x_in_c1_eni67_21_61_inputreg0(DELAY,887)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist20_sync_in_aunroll_vunroll_x_in_c1_eni67_21_61_inputreg0_q <= in_c1_eni67_21;
        end
    end

    // redist20_sync_in_aunroll_vunroll_x_in_c1_eni67_21_61_wraddr(COUNTER,890)
    // low=0, high=63, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist20_sync_in_aunroll_vunroll_x_in_c1_eni67_21_61_wraddr_i <= $unsigned(redist20_sync_in_aunroll_vunroll_x_in_c1_eni67_21_61_wraddr_i) + $unsigned(6'd1);
        end
    end
    assign redist20_sync_in_aunroll_vunroll_x_in_c1_eni67_21_61_wraddr_q = redist20_sync_in_aunroll_vunroll_x_in_c1_eni67_21_61_wraddr_i[5:0];

    // redist20_sync_in_aunroll_vunroll_x_in_c1_eni67_21_61_mem(DUALMEM,889)
    assign redist20_sync_in_aunroll_vunroll_x_in_c1_eni67_21_61_mem_ia = redist20_sync_in_aunroll_vunroll_x_in_c1_eni67_21_61_inputreg0_q;
    assign redist20_sync_in_aunroll_vunroll_x_in_c1_eni67_21_61_mem_aa = redist20_sync_in_aunroll_vunroll_x_in_c1_eni67_21_61_wraddr_q;
    assign redist20_sync_in_aunroll_vunroll_x_in_c1_eni67_21_61_mem_ab = redist20_sync_in_aunroll_vunroll_x_in_c1_eni67_21_61_rdcnt_q[5:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(6),
        .numwords_a(64),
        .width_b(32),
        .widthad_b(6),
        .numwords_b(64),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist20_sync_in_aunroll_vunroll_x_in_c1_eni67_21_61_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist20_sync_in_aunroll_vunroll_x_in_c1_eni67_21_61_mem_aa),
        .data_a(redist20_sync_in_aunroll_vunroll_x_in_c1_eni67_21_61_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist20_sync_in_aunroll_vunroll_x_in_c1_eni67_21_61_mem_ab),
        .q_b(redist20_sync_in_aunroll_vunroll_x_in_c1_eni67_21_61_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist20_sync_in_aunroll_vunroll_x_in_c1_eni67_21_61_mem_q = redist20_sync_in_aunroll_vunroll_x_in_c1_eni67_21_61_mem_iq[31:0];

    // redist20_sync_in_aunroll_vunroll_x_in_c1_eni67_21_61_outputreg0(DELAY,888)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist20_sync_in_aunroll_vunroll_x_in_c1_eni67_21_61_outputreg0_q <= redist20_sync_in_aunroll_vunroll_x_in_c1_eni67_21_61_mem_q;
        end
    end

    // redist21_sync_in_aunroll_vunroll_x_in_c1_eni67_22_62_offset(CONSTANT,897)
    assign redist21_sync_in_aunroll_vunroll_x_in_c1_eni67_22_62_offset_q = 6'b000111;

    // redist278_sync_in_aunroll_vunroll_x_in_c1_eni67_278_62_rdcnt(ADD,2413)
    assign redist278_sync_in_aunroll_vunroll_x_in_c1_eni67_278_62_rdcnt_a = {1'b0, redist278_sync_in_aunroll_vunroll_x_in_c1_eni67_278_62_wraddr_q};
    assign redist278_sync_in_aunroll_vunroll_x_in_c1_eni67_278_62_rdcnt_b = {1'b0, redist21_sync_in_aunroll_vunroll_x_in_c1_eni67_22_62_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist278_sync_in_aunroll_vunroll_x_in_c1_eni67_278_62_rdcnt_o <= $unsigned(redist278_sync_in_aunroll_vunroll_x_in_c1_eni67_278_62_rdcnt_a) + $unsigned(redist278_sync_in_aunroll_vunroll_x_in_c1_eni67_278_62_rdcnt_b);
        end
    end
    assign redist278_sync_in_aunroll_vunroll_x_in_c1_eni67_278_62_rdcnt_q = redist278_sync_in_aunroll_vunroll_x_in_c1_eni67_278_62_rdcnt_o[6:0];

    // redist278_sync_in_aunroll_vunroll_x_in_c1_eni67_278_62_inputreg0(DELAY,2408)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist278_sync_in_aunroll_vunroll_x_in_c1_eni67_278_62_inputreg0_q <= in_c1_eni67_278;
        end
    end

    // redist278_sync_in_aunroll_vunroll_x_in_c1_eni67_278_62_wraddr(COUNTER,2411)
    // low=0, high=63, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist278_sync_in_aunroll_vunroll_x_in_c1_eni67_278_62_wraddr_i <= $unsigned(redist278_sync_in_aunroll_vunroll_x_in_c1_eni67_278_62_wraddr_i) + $unsigned(6'd1);
        end
    end
    assign redist278_sync_in_aunroll_vunroll_x_in_c1_eni67_278_62_wraddr_q = redist278_sync_in_aunroll_vunroll_x_in_c1_eni67_278_62_wraddr_i[5:0];

    // redist278_sync_in_aunroll_vunroll_x_in_c1_eni67_278_62_mem(DUALMEM,2410)
    assign redist278_sync_in_aunroll_vunroll_x_in_c1_eni67_278_62_mem_ia = redist278_sync_in_aunroll_vunroll_x_in_c1_eni67_278_62_inputreg0_q;
    assign redist278_sync_in_aunroll_vunroll_x_in_c1_eni67_278_62_mem_aa = redist278_sync_in_aunroll_vunroll_x_in_c1_eni67_278_62_wraddr_q;
    assign redist278_sync_in_aunroll_vunroll_x_in_c1_eni67_278_62_mem_ab = redist278_sync_in_aunroll_vunroll_x_in_c1_eni67_278_62_rdcnt_q[5:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(6),
        .numwords_a(64),
        .width_b(32),
        .widthad_b(6),
        .numwords_b(64),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist278_sync_in_aunroll_vunroll_x_in_c1_eni67_278_62_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist278_sync_in_aunroll_vunroll_x_in_c1_eni67_278_62_mem_aa),
        .data_a(redist278_sync_in_aunroll_vunroll_x_in_c1_eni67_278_62_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist278_sync_in_aunroll_vunroll_x_in_c1_eni67_278_62_mem_ab),
        .q_b(redist278_sync_in_aunroll_vunroll_x_in_c1_eni67_278_62_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist278_sync_in_aunroll_vunroll_x_in_c1_eni67_278_62_mem_q = redist278_sync_in_aunroll_vunroll_x_in_c1_eni67_278_62_mem_iq[31:0];

    // redist278_sync_in_aunroll_vunroll_x_in_c1_eni67_278_62_outputreg0(DELAY,2409)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist278_sync_in_aunroll_vunroll_x_in_c1_eni67_278_62_outputreg0_q <= redist278_sync_in_aunroll_vunroll_x_in_c1_eni67_278_62_mem_q;
        end
    end

    // redist21_sync_in_aunroll_vunroll_x_in_c1_eni67_22_62_rdcnt(ADD,898)
    assign redist21_sync_in_aunroll_vunroll_x_in_c1_eni67_22_62_rdcnt_a = {1'b0, redist21_sync_in_aunroll_vunroll_x_in_c1_eni67_22_62_wraddr_q};
    assign redist21_sync_in_aunroll_vunroll_x_in_c1_eni67_22_62_rdcnt_b = {1'b0, redist21_sync_in_aunroll_vunroll_x_in_c1_eni67_22_62_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist21_sync_in_aunroll_vunroll_x_in_c1_eni67_22_62_rdcnt_o <= $unsigned(redist21_sync_in_aunroll_vunroll_x_in_c1_eni67_22_62_rdcnt_a) + $unsigned(redist21_sync_in_aunroll_vunroll_x_in_c1_eni67_22_62_rdcnt_b);
        end
    end
    assign redist21_sync_in_aunroll_vunroll_x_in_c1_eni67_22_62_rdcnt_q = redist21_sync_in_aunroll_vunroll_x_in_c1_eni67_22_62_rdcnt_o[6:0];

    // redist21_sync_in_aunroll_vunroll_x_in_c1_eni67_22_62_inputreg0(DELAY,893)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist21_sync_in_aunroll_vunroll_x_in_c1_eni67_22_62_inputreg0_q <= in_c1_eni67_22;
        end
    end

    // redist21_sync_in_aunroll_vunroll_x_in_c1_eni67_22_62_wraddr(COUNTER,896)
    // low=0, high=63, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist21_sync_in_aunroll_vunroll_x_in_c1_eni67_22_62_wraddr_i <= $unsigned(redist21_sync_in_aunroll_vunroll_x_in_c1_eni67_22_62_wraddr_i) + $unsigned(6'd1);
        end
    end
    assign redist21_sync_in_aunroll_vunroll_x_in_c1_eni67_22_62_wraddr_q = redist21_sync_in_aunroll_vunroll_x_in_c1_eni67_22_62_wraddr_i[5:0];

    // redist21_sync_in_aunroll_vunroll_x_in_c1_eni67_22_62_mem(DUALMEM,895)
    assign redist21_sync_in_aunroll_vunroll_x_in_c1_eni67_22_62_mem_ia = redist21_sync_in_aunroll_vunroll_x_in_c1_eni67_22_62_inputreg0_q;
    assign redist21_sync_in_aunroll_vunroll_x_in_c1_eni67_22_62_mem_aa = redist21_sync_in_aunroll_vunroll_x_in_c1_eni67_22_62_wraddr_q;
    assign redist21_sync_in_aunroll_vunroll_x_in_c1_eni67_22_62_mem_ab = redist21_sync_in_aunroll_vunroll_x_in_c1_eni67_22_62_rdcnt_q[5:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(6),
        .numwords_a(64),
        .width_b(32),
        .widthad_b(6),
        .numwords_b(64),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist21_sync_in_aunroll_vunroll_x_in_c1_eni67_22_62_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist21_sync_in_aunroll_vunroll_x_in_c1_eni67_22_62_mem_aa),
        .data_a(redist21_sync_in_aunroll_vunroll_x_in_c1_eni67_22_62_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist21_sync_in_aunroll_vunroll_x_in_c1_eni67_22_62_mem_ab),
        .q_b(redist21_sync_in_aunroll_vunroll_x_in_c1_eni67_22_62_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist21_sync_in_aunroll_vunroll_x_in_c1_eni67_22_62_mem_q = redist21_sync_in_aunroll_vunroll_x_in_c1_eni67_22_62_mem_iq[31:0];

    // redist21_sync_in_aunroll_vunroll_x_in_c1_eni67_22_62_outputreg0(DELAY,894)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist21_sync_in_aunroll_vunroll_x_in_c1_eni67_22_62_outputreg0_q <= redist21_sync_in_aunroll_vunroll_x_in_c1_eni67_22_62_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod163_cnn1745_dspb_native_dot_product_vunroll_x(BLACKBOX,17)@1153
    // in in_0@1154
    // in in_1@1154
    // in in_scalarProductPortChainin@1154
    // out out_primWireOut@1159
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000009Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod163_cnn1745_dspb_native_dot_product_vunroll_x (
        .in_0(redist21_sync_in_aunroll_vunroll_x_in_c1_eni67_22_62_outputreg0_q),
        .in_1(redist278_sync_in_aunroll_vunroll_x_in_c1_eni67_278_62_outputreg0_q),
        .in_2(redist20_sync_in_aunroll_vunroll_x_in_c1_eni67_21_61_outputreg0_q),
        .in_3(redist277_sync_in_aunroll_vunroll_x_in_c1_eni67_277_61_outputreg0_q),
        .in_scalarProductPortChainin(redist633_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod158_cnn1738_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod163_cnn1745_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist632_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod163_cnn1745_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,773)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist632_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod163_cnn1745_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod163_cnn1745_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist22_sync_in_aunroll_vunroll_x_in_c1_eni67_23_67_offset(CONSTANT,903)
    assign redist22_sync_in_aunroll_vunroll_x_in_c1_eni67_23_67_offset_q = 6'b000010;

    // redist279_sync_in_aunroll_vunroll_x_in_c1_eni67_279_67_rdcnt(ADD,2419)
    assign redist279_sync_in_aunroll_vunroll_x_in_c1_eni67_279_67_rdcnt_a = {1'b0, redist279_sync_in_aunroll_vunroll_x_in_c1_eni67_279_67_wraddr_q};
    assign redist279_sync_in_aunroll_vunroll_x_in_c1_eni67_279_67_rdcnt_b = {1'b0, redist22_sync_in_aunroll_vunroll_x_in_c1_eni67_23_67_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist279_sync_in_aunroll_vunroll_x_in_c1_eni67_279_67_rdcnt_o <= $unsigned(redist279_sync_in_aunroll_vunroll_x_in_c1_eni67_279_67_rdcnt_a) + $unsigned(redist279_sync_in_aunroll_vunroll_x_in_c1_eni67_279_67_rdcnt_b);
        end
    end
    assign redist279_sync_in_aunroll_vunroll_x_in_c1_eni67_279_67_rdcnt_q = redist279_sync_in_aunroll_vunroll_x_in_c1_eni67_279_67_rdcnt_o[6:0];

    // redist279_sync_in_aunroll_vunroll_x_in_c1_eni67_279_67_inputreg0(DELAY,2414)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist279_sync_in_aunroll_vunroll_x_in_c1_eni67_279_67_inputreg0_q <= in_c1_eni67_279;
        end
    end

    // redist279_sync_in_aunroll_vunroll_x_in_c1_eni67_279_67_wraddr(COUNTER,2417)
    // low=0, high=63, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist279_sync_in_aunroll_vunroll_x_in_c1_eni67_279_67_wraddr_i <= $unsigned(redist279_sync_in_aunroll_vunroll_x_in_c1_eni67_279_67_wraddr_i) + $unsigned(6'd1);
        end
    end
    assign redist279_sync_in_aunroll_vunroll_x_in_c1_eni67_279_67_wraddr_q = redist279_sync_in_aunroll_vunroll_x_in_c1_eni67_279_67_wraddr_i[5:0];

    // redist279_sync_in_aunroll_vunroll_x_in_c1_eni67_279_67_mem(DUALMEM,2416)
    assign redist279_sync_in_aunroll_vunroll_x_in_c1_eni67_279_67_mem_ia = redist279_sync_in_aunroll_vunroll_x_in_c1_eni67_279_67_inputreg0_q;
    assign redist279_sync_in_aunroll_vunroll_x_in_c1_eni67_279_67_mem_aa = redist279_sync_in_aunroll_vunroll_x_in_c1_eni67_279_67_wraddr_q;
    assign redist279_sync_in_aunroll_vunroll_x_in_c1_eni67_279_67_mem_ab = redist279_sync_in_aunroll_vunroll_x_in_c1_eni67_279_67_rdcnt_q[5:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(6),
        .numwords_a(64),
        .width_b(32),
        .widthad_b(6),
        .numwords_b(64),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist279_sync_in_aunroll_vunroll_x_in_c1_eni67_279_67_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist279_sync_in_aunroll_vunroll_x_in_c1_eni67_279_67_mem_aa),
        .data_a(redist279_sync_in_aunroll_vunroll_x_in_c1_eni67_279_67_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist279_sync_in_aunroll_vunroll_x_in_c1_eni67_279_67_mem_ab),
        .q_b(redist279_sync_in_aunroll_vunroll_x_in_c1_eni67_279_67_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist279_sync_in_aunroll_vunroll_x_in_c1_eni67_279_67_mem_q = redist279_sync_in_aunroll_vunroll_x_in_c1_eni67_279_67_mem_iq[31:0];

    // redist279_sync_in_aunroll_vunroll_x_in_c1_eni67_279_67_outputreg0(DELAY,2415)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist279_sync_in_aunroll_vunroll_x_in_c1_eni67_279_67_outputreg0_q <= redist279_sync_in_aunroll_vunroll_x_in_c1_eni67_279_67_mem_q;
        end
    end

    // redist22_sync_in_aunroll_vunroll_x_in_c1_eni67_23_67_rdcnt(ADD,904)
    assign redist22_sync_in_aunroll_vunroll_x_in_c1_eni67_23_67_rdcnt_a = {1'b0, redist22_sync_in_aunroll_vunroll_x_in_c1_eni67_23_67_wraddr_q};
    assign redist22_sync_in_aunroll_vunroll_x_in_c1_eni67_23_67_rdcnt_b = {1'b0, redist22_sync_in_aunroll_vunroll_x_in_c1_eni67_23_67_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist22_sync_in_aunroll_vunroll_x_in_c1_eni67_23_67_rdcnt_o <= $unsigned(redist22_sync_in_aunroll_vunroll_x_in_c1_eni67_23_67_rdcnt_a) + $unsigned(redist22_sync_in_aunroll_vunroll_x_in_c1_eni67_23_67_rdcnt_b);
        end
    end
    assign redist22_sync_in_aunroll_vunroll_x_in_c1_eni67_23_67_rdcnt_q = redist22_sync_in_aunroll_vunroll_x_in_c1_eni67_23_67_rdcnt_o[6:0];

    // redist22_sync_in_aunroll_vunroll_x_in_c1_eni67_23_67_inputreg0(DELAY,899)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist22_sync_in_aunroll_vunroll_x_in_c1_eni67_23_67_inputreg0_q <= in_c1_eni67_23;
        end
    end

    // redist22_sync_in_aunroll_vunroll_x_in_c1_eni67_23_67_wraddr(COUNTER,902)
    // low=0, high=63, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist22_sync_in_aunroll_vunroll_x_in_c1_eni67_23_67_wraddr_i <= $unsigned(redist22_sync_in_aunroll_vunroll_x_in_c1_eni67_23_67_wraddr_i) + $unsigned(6'd1);
        end
    end
    assign redist22_sync_in_aunroll_vunroll_x_in_c1_eni67_23_67_wraddr_q = redist22_sync_in_aunroll_vunroll_x_in_c1_eni67_23_67_wraddr_i[5:0];

    // redist22_sync_in_aunroll_vunroll_x_in_c1_eni67_23_67_mem(DUALMEM,901)
    assign redist22_sync_in_aunroll_vunroll_x_in_c1_eni67_23_67_mem_ia = redist22_sync_in_aunroll_vunroll_x_in_c1_eni67_23_67_inputreg0_q;
    assign redist22_sync_in_aunroll_vunroll_x_in_c1_eni67_23_67_mem_aa = redist22_sync_in_aunroll_vunroll_x_in_c1_eni67_23_67_wraddr_q;
    assign redist22_sync_in_aunroll_vunroll_x_in_c1_eni67_23_67_mem_ab = redist22_sync_in_aunroll_vunroll_x_in_c1_eni67_23_67_rdcnt_q[5:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(6),
        .numwords_a(64),
        .width_b(32),
        .widthad_b(6),
        .numwords_b(64),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist22_sync_in_aunroll_vunroll_x_in_c1_eni67_23_67_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist22_sync_in_aunroll_vunroll_x_in_c1_eni67_23_67_mem_aa),
        .data_a(redist22_sync_in_aunroll_vunroll_x_in_c1_eni67_23_67_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist22_sync_in_aunroll_vunroll_x_in_c1_eni67_23_67_mem_ab),
        .q_b(redist22_sync_in_aunroll_vunroll_x_in_c1_eni67_23_67_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist22_sync_in_aunroll_vunroll_x_in_c1_eni67_23_67_mem_q = redist22_sync_in_aunroll_vunroll_x_in_c1_eni67_23_67_mem_iq[31:0];

    // redist22_sync_in_aunroll_vunroll_x_in_c1_eni67_23_67_outputreg0(DELAY,900)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist22_sync_in_aunroll_vunroll_x_in_c1_eni67_23_67_outputreg0_q <= redist22_sync_in_aunroll_vunroll_x_in_c1_eni67_23_67_mem_q;
        end
    end

    // redist23_sync_in_aunroll_vunroll_x_in_c1_eni67_24_68_offset(CONSTANT,909)
    assign redist23_sync_in_aunroll_vunroll_x_in_c1_eni67_24_68_offset_q = 7'b1000001;

    // redist280_sync_in_aunroll_vunroll_x_in_c1_eni67_280_68_rdcnt(ADD,2425)
    assign redist280_sync_in_aunroll_vunroll_x_in_c1_eni67_280_68_rdcnt_a = {1'b0, redist280_sync_in_aunroll_vunroll_x_in_c1_eni67_280_68_wraddr_q};
    assign redist280_sync_in_aunroll_vunroll_x_in_c1_eni67_280_68_rdcnt_b = {1'b0, redist23_sync_in_aunroll_vunroll_x_in_c1_eni67_24_68_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist280_sync_in_aunroll_vunroll_x_in_c1_eni67_280_68_rdcnt_o <= $unsigned(redist280_sync_in_aunroll_vunroll_x_in_c1_eni67_280_68_rdcnt_a) + $unsigned(redist280_sync_in_aunroll_vunroll_x_in_c1_eni67_280_68_rdcnt_b);
        end
    end
    assign redist280_sync_in_aunroll_vunroll_x_in_c1_eni67_280_68_rdcnt_q = redist280_sync_in_aunroll_vunroll_x_in_c1_eni67_280_68_rdcnt_o[7:0];

    // redist280_sync_in_aunroll_vunroll_x_in_c1_eni67_280_68_inputreg0(DELAY,2420)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist280_sync_in_aunroll_vunroll_x_in_c1_eni67_280_68_inputreg0_q <= in_c1_eni67_280;
        end
    end

    // redist280_sync_in_aunroll_vunroll_x_in_c1_eni67_280_68_wraddr(COUNTER,2423)
    // low=0, high=127, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist280_sync_in_aunroll_vunroll_x_in_c1_eni67_280_68_wraddr_i <= $unsigned(redist280_sync_in_aunroll_vunroll_x_in_c1_eni67_280_68_wraddr_i) + $unsigned(7'd1);
        end
    end
    assign redist280_sync_in_aunroll_vunroll_x_in_c1_eni67_280_68_wraddr_q = redist280_sync_in_aunroll_vunroll_x_in_c1_eni67_280_68_wraddr_i[6:0];

    // redist280_sync_in_aunroll_vunroll_x_in_c1_eni67_280_68_mem(DUALMEM,2422)
    assign redist280_sync_in_aunroll_vunroll_x_in_c1_eni67_280_68_mem_ia = redist280_sync_in_aunroll_vunroll_x_in_c1_eni67_280_68_inputreg0_q;
    assign redist280_sync_in_aunroll_vunroll_x_in_c1_eni67_280_68_mem_aa = redist280_sync_in_aunroll_vunroll_x_in_c1_eni67_280_68_wraddr_q;
    assign redist280_sync_in_aunroll_vunroll_x_in_c1_eni67_280_68_mem_ab = redist280_sync_in_aunroll_vunroll_x_in_c1_eni67_280_68_rdcnt_q[6:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(7),
        .numwords_a(128),
        .width_b(32),
        .widthad_b(7),
        .numwords_b(128),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist280_sync_in_aunroll_vunroll_x_in_c1_eni67_280_68_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist280_sync_in_aunroll_vunroll_x_in_c1_eni67_280_68_mem_aa),
        .data_a(redist280_sync_in_aunroll_vunroll_x_in_c1_eni67_280_68_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist280_sync_in_aunroll_vunroll_x_in_c1_eni67_280_68_mem_ab),
        .q_b(redist280_sync_in_aunroll_vunroll_x_in_c1_eni67_280_68_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist280_sync_in_aunroll_vunroll_x_in_c1_eni67_280_68_mem_q = redist280_sync_in_aunroll_vunroll_x_in_c1_eni67_280_68_mem_iq[31:0];

    // redist280_sync_in_aunroll_vunroll_x_in_c1_eni67_280_68_outputreg0(DELAY,2421)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist280_sync_in_aunroll_vunroll_x_in_c1_eni67_280_68_outputreg0_q <= redist280_sync_in_aunroll_vunroll_x_in_c1_eni67_280_68_mem_q;
        end
    end

    // redist23_sync_in_aunroll_vunroll_x_in_c1_eni67_24_68_rdcnt(ADD,910)
    assign redist23_sync_in_aunroll_vunroll_x_in_c1_eni67_24_68_rdcnt_a = {1'b0, redist23_sync_in_aunroll_vunroll_x_in_c1_eni67_24_68_wraddr_q};
    assign redist23_sync_in_aunroll_vunroll_x_in_c1_eni67_24_68_rdcnt_b = {1'b0, redist23_sync_in_aunroll_vunroll_x_in_c1_eni67_24_68_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist23_sync_in_aunroll_vunroll_x_in_c1_eni67_24_68_rdcnt_o <= $unsigned(redist23_sync_in_aunroll_vunroll_x_in_c1_eni67_24_68_rdcnt_a) + $unsigned(redist23_sync_in_aunroll_vunroll_x_in_c1_eni67_24_68_rdcnt_b);
        end
    end
    assign redist23_sync_in_aunroll_vunroll_x_in_c1_eni67_24_68_rdcnt_q = redist23_sync_in_aunroll_vunroll_x_in_c1_eni67_24_68_rdcnt_o[7:0];

    // redist23_sync_in_aunroll_vunroll_x_in_c1_eni67_24_68_inputreg0(DELAY,905)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist23_sync_in_aunroll_vunroll_x_in_c1_eni67_24_68_inputreg0_q <= in_c1_eni67_24;
        end
    end

    // redist23_sync_in_aunroll_vunroll_x_in_c1_eni67_24_68_wraddr(COUNTER,908)
    // low=0, high=127, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist23_sync_in_aunroll_vunroll_x_in_c1_eni67_24_68_wraddr_i <= $unsigned(redist23_sync_in_aunroll_vunroll_x_in_c1_eni67_24_68_wraddr_i) + $unsigned(7'd1);
        end
    end
    assign redist23_sync_in_aunroll_vunroll_x_in_c1_eni67_24_68_wraddr_q = redist23_sync_in_aunroll_vunroll_x_in_c1_eni67_24_68_wraddr_i[6:0];

    // redist23_sync_in_aunroll_vunroll_x_in_c1_eni67_24_68_mem(DUALMEM,907)
    assign redist23_sync_in_aunroll_vunroll_x_in_c1_eni67_24_68_mem_ia = redist23_sync_in_aunroll_vunroll_x_in_c1_eni67_24_68_inputreg0_q;
    assign redist23_sync_in_aunroll_vunroll_x_in_c1_eni67_24_68_mem_aa = redist23_sync_in_aunroll_vunroll_x_in_c1_eni67_24_68_wraddr_q;
    assign redist23_sync_in_aunroll_vunroll_x_in_c1_eni67_24_68_mem_ab = redist23_sync_in_aunroll_vunroll_x_in_c1_eni67_24_68_rdcnt_q[6:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(7),
        .numwords_a(128),
        .width_b(32),
        .widthad_b(7),
        .numwords_b(128),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist23_sync_in_aunroll_vunroll_x_in_c1_eni67_24_68_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist23_sync_in_aunroll_vunroll_x_in_c1_eni67_24_68_mem_aa),
        .data_a(redist23_sync_in_aunroll_vunroll_x_in_c1_eni67_24_68_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist23_sync_in_aunroll_vunroll_x_in_c1_eni67_24_68_mem_ab),
        .q_b(redist23_sync_in_aunroll_vunroll_x_in_c1_eni67_24_68_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist23_sync_in_aunroll_vunroll_x_in_c1_eni67_24_68_mem_q = redist23_sync_in_aunroll_vunroll_x_in_c1_eni67_24_68_mem_iq[31:0];

    // redist23_sync_in_aunroll_vunroll_x_in_c1_eni67_24_68_outputreg0(DELAY,906)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist23_sync_in_aunroll_vunroll_x_in_c1_eni67_24_68_outputreg0_q <= redist23_sync_in_aunroll_vunroll_x_in_c1_eni67_24_68_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod168_cnn1751_dspb_native_dot_product_vunroll_x(BLACKBOX,18)@1159
    // in in_0@1160
    // in in_1@1160
    // in in_scalarProductPortChainin@1160
    // out out_primWireOut@1165
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000010Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod168_cnn1751_dspb_native_dot_product_vunroll_x (
        .in_0(redist23_sync_in_aunroll_vunroll_x_in_c1_eni67_24_68_outputreg0_q),
        .in_1(redist280_sync_in_aunroll_vunroll_x_in_c1_eni67_280_68_outputreg0_q),
        .in_2(redist22_sync_in_aunroll_vunroll_x_in_c1_eni67_23_67_outputreg0_q),
        .in_3(redist279_sync_in_aunroll_vunroll_x_in_c1_eni67_279_67_outputreg0_q),
        .in_scalarProductPortChainin(redist632_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod163_cnn1745_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod168_cnn1751_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist631_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod168_cnn1751_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,772)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist631_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod168_cnn1751_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod168_cnn1751_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist24_sync_in_aunroll_vunroll_x_in_c1_eni67_25_73_offset(CONSTANT,915)
    assign redist24_sync_in_aunroll_vunroll_x_in_c1_eni67_25_73_offset_q = 7'b0111100;

    // redist281_sync_in_aunroll_vunroll_x_in_c1_eni67_281_73_rdcnt(ADD,2431)
    assign redist281_sync_in_aunroll_vunroll_x_in_c1_eni67_281_73_rdcnt_a = {1'b0, redist281_sync_in_aunroll_vunroll_x_in_c1_eni67_281_73_wraddr_q};
    assign redist281_sync_in_aunroll_vunroll_x_in_c1_eni67_281_73_rdcnt_b = {1'b0, redist24_sync_in_aunroll_vunroll_x_in_c1_eni67_25_73_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist281_sync_in_aunroll_vunroll_x_in_c1_eni67_281_73_rdcnt_o <= $unsigned(redist281_sync_in_aunroll_vunroll_x_in_c1_eni67_281_73_rdcnt_a) + $unsigned(redist281_sync_in_aunroll_vunroll_x_in_c1_eni67_281_73_rdcnt_b);
        end
    end
    assign redist281_sync_in_aunroll_vunroll_x_in_c1_eni67_281_73_rdcnt_q = redist281_sync_in_aunroll_vunroll_x_in_c1_eni67_281_73_rdcnt_o[7:0];

    // redist281_sync_in_aunroll_vunroll_x_in_c1_eni67_281_73_inputreg0(DELAY,2426)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist281_sync_in_aunroll_vunroll_x_in_c1_eni67_281_73_inputreg0_q <= in_c1_eni67_281;
        end
    end

    // redist281_sync_in_aunroll_vunroll_x_in_c1_eni67_281_73_wraddr(COUNTER,2429)
    // low=0, high=127, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist281_sync_in_aunroll_vunroll_x_in_c1_eni67_281_73_wraddr_i <= $unsigned(redist281_sync_in_aunroll_vunroll_x_in_c1_eni67_281_73_wraddr_i) + $unsigned(7'd1);
        end
    end
    assign redist281_sync_in_aunroll_vunroll_x_in_c1_eni67_281_73_wraddr_q = redist281_sync_in_aunroll_vunroll_x_in_c1_eni67_281_73_wraddr_i[6:0];

    // redist281_sync_in_aunroll_vunroll_x_in_c1_eni67_281_73_mem(DUALMEM,2428)
    assign redist281_sync_in_aunroll_vunroll_x_in_c1_eni67_281_73_mem_ia = redist281_sync_in_aunroll_vunroll_x_in_c1_eni67_281_73_inputreg0_q;
    assign redist281_sync_in_aunroll_vunroll_x_in_c1_eni67_281_73_mem_aa = redist281_sync_in_aunroll_vunroll_x_in_c1_eni67_281_73_wraddr_q;
    assign redist281_sync_in_aunroll_vunroll_x_in_c1_eni67_281_73_mem_ab = redist281_sync_in_aunroll_vunroll_x_in_c1_eni67_281_73_rdcnt_q[6:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(7),
        .numwords_a(128),
        .width_b(32),
        .widthad_b(7),
        .numwords_b(128),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist281_sync_in_aunroll_vunroll_x_in_c1_eni67_281_73_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist281_sync_in_aunroll_vunroll_x_in_c1_eni67_281_73_mem_aa),
        .data_a(redist281_sync_in_aunroll_vunroll_x_in_c1_eni67_281_73_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist281_sync_in_aunroll_vunroll_x_in_c1_eni67_281_73_mem_ab),
        .q_b(redist281_sync_in_aunroll_vunroll_x_in_c1_eni67_281_73_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist281_sync_in_aunroll_vunroll_x_in_c1_eni67_281_73_mem_q = redist281_sync_in_aunroll_vunroll_x_in_c1_eni67_281_73_mem_iq[31:0];

    // redist281_sync_in_aunroll_vunroll_x_in_c1_eni67_281_73_outputreg0(DELAY,2427)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist281_sync_in_aunroll_vunroll_x_in_c1_eni67_281_73_outputreg0_q <= redist281_sync_in_aunroll_vunroll_x_in_c1_eni67_281_73_mem_q;
        end
    end

    // redist24_sync_in_aunroll_vunroll_x_in_c1_eni67_25_73_rdcnt(ADD,916)
    assign redist24_sync_in_aunroll_vunroll_x_in_c1_eni67_25_73_rdcnt_a = {1'b0, redist24_sync_in_aunroll_vunroll_x_in_c1_eni67_25_73_wraddr_q};
    assign redist24_sync_in_aunroll_vunroll_x_in_c1_eni67_25_73_rdcnt_b = {1'b0, redist24_sync_in_aunroll_vunroll_x_in_c1_eni67_25_73_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist24_sync_in_aunroll_vunroll_x_in_c1_eni67_25_73_rdcnt_o <= $unsigned(redist24_sync_in_aunroll_vunroll_x_in_c1_eni67_25_73_rdcnt_a) + $unsigned(redist24_sync_in_aunroll_vunroll_x_in_c1_eni67_25_73_rdcnt_b);
        end
    end
    assign redist24_sync_in_aunroll_vunroll_x_in_c1_eni67_25_73_rdcnt_q = redist24_sync_in_aunroll_vunroll_x_in_c1_eni67_25_73_rdcnt_o[7:0];

    // redist24_sync_in_aunroll_vunroll_x_in_c1_eni67_25_73_inputreg0(DELAY,911)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist24_sync_in_aunroll_vunroll_x_in_c1_eni67_25_73_inputreg0_q <= in_c1_eni67_25;
        end
    end

    // redist24_sync_in_aunroll_vunroll_x_in_c1_eni67_25_73_wraddr(COUNTER,914)
    // low=0, high=127, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist24_sync_in_aunroll_vunroll_x_in_c1_eni67_25_73_wraddr_i <= $unsigned(redist24_sync_in_aunroll_vunroll_x_in_c1_eni67_25_73_wraddr_i) + $unsigned(7'd1);
        end
    end
    assign redist24_sync_in_aunroll_vunroll_x_in_c1_eni67_25_73_wraddr_q = redist24_sync_in_aunroll_vunroll_x_in_c1_eni67_25_73_wraddr_i[6:0];

    // redist24_sync_in_aunroll_vunroll_x_in_c1_eni67_25_73_mem(DUALMEM,913)
    assign redist24_sync_in_aunroll_vunroll_x_in_c1_eni67_25_73_mem_ia = redist24_sync_in_aunroll_vunroll_x_in_c1_eni67_25_73_inputreg0_q;
    assign redist24_sync_in_aunroll_vunroll_x_in_c1_eni67_25_73_mem_aa = redist24_sync_in_aunroll_vunroll_x_in_c1_eni67_25_73_wraddr_q;
    assign redist24_sync_in_aunroll_vunroll_x_in_c1_eni67_25_73_mem_ab = redist24_sync_in_aunroll_vunroll_x_in_c1_eni67_25_73_rdcnt_q[6:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(7),
        .numwords_a(128),
        .width_b(32),
        .widthad_b(7),
        .numwords_b(128),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist24_sync_in_aunroll_vunroll_x_in_c1_eni67_25_73_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist24_sync_in_aunroll_vunroll_x_in_c1_eni67_25_73_mem_aa),
        .data_a(redist24_sync_in_aunroll_vunroll_x_in_c1_eni67_25_73_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist24_sync_in_aunroll_vunroll_x_in_c1_eni67_25_73_mem_ab),
        .q_b(redist24_sync_in_aunroll_vunroll_x_in_c1_eni67_25_73_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist24_sync_in_aunroll_vunroll_x_in_c1_eni67_25_73_mem_q = redist24_sync_in_aunroll_vunroll_x_in_c1_eni67_25_73_mem_iq[31:0];

    // redist24_sync_in_aunroll_vunroll_x_in_c1_eni67_25_73_outputreg0(DELAY,912)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist24_sync_in_aunroll_vunroll_x_in_c1_eni67_25_73_outputreg0_q <= redist24_sync_in_aunroll_vunroll_x_in_c1_eni67_25_73_mem_q;
        end
    end

    // redist25_sync_in_aunroll_vunroll_x_in_c1_eni67_26_74_offset(CONSTANT,921)
    assign redist25_sync_in_aunroll_vunroll_x_in_c1_eni67_26_74_offset_q = 7'b0111011;

    // redist282_sync_in_aunroll_vunroll_x_in_c1_eni67_282_74_rdcnt(ADD,2437)
    assign redist282_sync_in_aunroll_vunroll_x_in_c1_eni67_282_74_rdcnt_a = {1'b0, redist282_sync_in_aunroll_vunroll_x_in_c1_eni67_282_74_wraddr_q};
    assign redist282_sync_in_aunroll_vunroll_x_in_c1_eni67_282_74_rdcnt_b = {1'b0, redist25_sync_in_aunroll_vunroll_x_in_c1_eni67_26_74_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist282_sync_in_aunroll_vunroll_x_in_c1_eni67_282_74_rdcnt_o <= $unsigned(redist282_sync_in_aunroll_vunroll_x_in_c1_eni67_282_74_rdcnt_a) + $unsigned(redist282_sync_in_aunroll_vunroll_x_in_c1_eni67_282_74_rdcnt_b);
        end
    end
    assign redist282_sync_in_aunroll_vunroll_x_in_c1_eni67_282_74_rdcnt_q = redist282_sync_in_aunroll_vunroll_x_in_c1_eni67_282_74_rdcnt_o[7:0];

    // redist282_sync_in_aunroll_vunroll_x_in_c1_eni67_282_74_inputreg0(DELAY,2432)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist282_sync_in_aunroll_vunroll_x_in_c1_eni67_282_74_inputreg0_q <= in_c1_eni67_282;
        end
    end

    // redist282_sync_in_aunroll_vunroll_x_in_c1_eni67_282_74_wraddr(COUNTER,2435)
    // low=0, high=127, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist282_sync_in_aunroll_vunroll_x_in_c1_eni67_282_74_wraddr_i <= $unsigned(redist282_sync_in_aunroll_vunroll_x_in_c1_eni67_282_74_wraddr_i) + $unsigned(7'd1);
        end
    end
    assign redist282_sync_in_aunroll_vunroll_x_in_c1_eni67_282_74_wraddr_q = redist282_sync_in_aunroll_vunroll_x_in_c1_eni67_282_74_wraddr_i[6:0];

    // redist282_sync_in_aunroll_vunroll_x_in_c1_eni67_282_74_mem(DUALMEM,2434)
    assign redist282_sync_in_aunroll_vunroll_x_in_c1_eni67_282_74_mem_ia = redist282_sync_in_aunroll_vunroll_x_in_c1_eni67_282_74_inputreg0_q;
    assign redist282_sync_in_aunroll_vunroll_x_in_c1_eni67_282_74_mem_aa = redist282_sync_in_aunroll_vunroll_x_in_c1_eni67_282_74_wraddr_q;
    assign redist282_sync_in_aunroll_vunroll_x_in_c1_eni67_282_74_mem_ab = redist282_sync_in_aunroll_vunroll_x_in_c1_eni67_282_74_rdcnt_q[6:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(7),
        .numwords_a(128),
        .width_b(32),
        .widthad_b(7),
        .numwords_b(128),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist282_sync_in_aunroll_vunroll_x_in_c1_eni67_282_74_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist282_sync_in_aunroll_vunroll_x_in_c1_eni67_282_74_mem_aa),
        .data_a(redist282_sync_in_aunroll_vunroll_x_in_c1_eni67_282_74_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist282_sync_in_aunroll_vunroll_x_in_c1_eni67_282_74_mem_ab),
        .q_b(redist282_sync_in_aunroll_vunroll_x_in_c1_eni67_282_74_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist282_sync_in_aunroll_vunroll_x_in_c1_eni67_282_74_mem_q = redist282_sync_in_aunroll_vunroll_x_in_c1_eni67_282_74_mem_iq[31:0];

    // redist282_sync_in_aunroll_vunroll_x_in_c1_eni67_282_74_outputreg0(DELAY,2433)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist282_sync_in_aunroll_vunroll_x_in_c1_eni67_282_74_outputreg0_q <= redist282_sync_in_aunroll_vunroll_x_in_c1_eni67_282_74_mem_q;
        end
    end

    // redist25_sync_in_aunroll_vunroll_x_in_c1_eni67_26_74_rdcnt(ADD,922)
    assign redist25_sync_in_aunroll_vunroll_x_in_c1_eni67_26_74_rdcnt_a = {1'b0, redist25_sync_in_aunroll_vunroll_x_in_c1_eni67_26_74_wraddr_q};
    assign redist25_sync_in_aunroll_vunroll_x_in_c1_eni67_26_74_rdcnt_b = {1'b0, redist25_sync_in_aunroll_vunroll_x_in_c1_eni67_26_74_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist25_sync_in_aunroll_vunroll_x_in_c1_eni67_26_74_rdcnt_o <= $unsigned(redist25_sync_in_aunroll_vunroll_x_in_c1_eni67_26_74_rdcnt_a) + $unsigned(redist25_sync_in_aunroll_vunroll_x_in_c1_eni67_26_74_rdcnt_b);
        end
    end
    assign redist25_sync_in_aunroll_vunroll_x_in_c1_eni67_26_74_rdcnt_q = redist25_sync_in_aunroll_vunroll_x_in_c1_eni67_26_74_rdcnt_o[7:0];

    // redist25_sync_in_aunroll_vunroll_x_in_c1_eni67_26_74_inputreg0(DELAY,917)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist25_sync_in_aunroll_vunroll_x_in_c1_eni67_26_74_inputreg0_q <= in_c1_eni67_26;
        end
    end

    // redist25_sync_in_aunroll_vunroll_x_in_c1_eni67_26_74_wraddr(COUNTER,920)
    // low=0, high=127, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist25_sync_in_aunroll_vunroll_x_in_c1_eni67_26_74_wraddr_i <= $unsigned(redist25_sync_in_aunroll_vunroll_x_in_c1_eni67_26_74_wraddr_i) + $unsigned(7'd1);
        end
    end
    assign redist25_sync_in_aunroll_vunroll_x_in_c1_eni67_26_74_wraddr_q = redist25_sync_in_aunroll_vunroll_x_in_c1_eni67_26_74_wraddr_i[6:0];

    // redist25_sync_in_aunroll_vunroll_x_in_c1_eni67_26_74_mem(DUALMEM,919)
    assign redist25_sync_in_aunroll_vunroll_x_in_c1_eni67_26_74_mem_ia = redist25_sync_in_aunroll_vunroll_x_in_c1_eni67_26_74_inputreg0_q;
    assign redist25_sync_in_aunroll_vunroll_x_in_c1_eni67_26_74_mem_aa = redist25_sync_in_aunroll_vunroll_x_in_c1_eni67_26_74_wraddr_q;
    assign redist25_sync_in_aunroll_vunroll_x_in_c1_eni67_26_74_mem_ab = redist25_sync_in_aunroll_vunroll_x_in_c1_eni67_26_74_rdcnt_q[6:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(7),
        .numwords_a(128),
        .width_b(32),
        .widthad_b(7),
        .numwords_b(128),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist25_sync_in_aunroll_vunroll_x_in_c1_eni67_26_74_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist25_sync_in_aunroll_vunroll_x_in_c1_eni67_26_74_mem_aa),
        .data_a(redist25_sync_in_aunroll_vunroll_x_in_c1_eni67_26_74_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist25_sync_in_aunroll_vunroll_x_in_c1_eni67_26_74_mem_ab),
        .q_b(redist25_sync_in_aunroll_vunroll_x_in_c1_eni67_26_74_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist25_sync_in_aunroll_vunroll_x_in_c1_eni67_26_74_mem_q = redist25_sync_in_aunroll_vunroll_x_in_c1_eni67_26_74_mem_iq[31:0];

    // redist25_sync_in_aunroll_vunroll_x_in_c1_eni67_26_74_outputreg0(DELAY,918)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist25_sync_in_aunroll_vunroll_x_in_c1_eni67_26_74_outputreg0_q <= redist25_sync_in_aunroll_vunroll_x_in_c1_eni67_26_74_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod173_cnn1758_dspb_native_dot_product_vunroll_x(BLACKBOX,19)@1165
    // in in_0@1166
    // in in_1@1166
    // in in_scalarProductPortChainin@1166
    // out out_primWireOut@1171
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000011Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod173_cnn1758_dspb_native_dot_product_vunroll_x (
        .in_0(redist25_sync_in_aunroll_vunroll_x_in_c1_eni67_26_74_outputreg0_q),
        .in_1(redist282_sync_in_aunroll_vunroll_x_in_c1_eni67_282_74_outputreg0_q),
        .in_2(redist24_sync_in_aunroll_vunroll_x_in_c1_eni67_25_73_outputreg0_q),
        .in_3(redist281_sync_in_aunroll_vunroll_x_in_c1_eni67_281_73_outputreg0_q),
        .in_scalarProductPortChainin(redist631_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod168_cnn1751_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod173_cnn1758_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist630_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod173_cnn1758_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,771)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist630_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod173_cnn1758_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod173_cnn1758_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist26_sync_in_aunroll_vunroll_x_in_c1_eni67_27_79_offset(CONSTANT,927)
    assign redist26_sync_in_aunroll_vunroll_x_in_c1_eni67_27_79_offset_q = 7'b0110110;

    // redist283_sync_in_aunroll_vunroll_x_in_c1_eni67_283_79_rdcnt(ADD,2443)
    assign redist283_sync_in_aunroll_vunroll_x_in_c1_eni67_283_79_rdcnt_a = {1'b0, redist283_sync_in_aunroll_vunroll_x_in_c1_eni67_283_79_wraddr_q};
    assign redist283_sync_in_aunroll_vunroll_x_in_c1_eni67_283_79_rdcnt_b = {1'b0, redist26_sync_in_aunroll_vunroll_x_in_c1_eni67_27_79_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist283_sync_in_aunroll_vunroll_x_in_c1_eni67_283_79_rdcnt_o <= $unsigned(redist283_sync_in_aunroll_vunroll_x_in_c1_eni67_283_79_rdcnt_a) + $unsigned(redist283_sync_in_aunroll_vunroll_x_in_c1_eni67_283_79_rdcnt_b);
        end
    end
    assign redist283_sync_in_aunroll_vunroll_x_in_c1_eni67_283_79_rdcnt_q = redist283_sync_in_aunroll_vunroll_x_in_c1_eni67_283_79_rdcnt_o[7:0];

    // redist283_sync_in_aunroll_vunroll_x_in_c1_eni67_283_79_inputreg0(DELAY,2438)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist283_sync_in_aunroll_vunroll_x_in_c1_eni67_283_79_inputreg0_q <= in_c1_eni67_283;
        end
    end

    // redist283_sync_in_aunroll_vunroll_x_in_c1_eni67_283_79_wraddr(COUNTER,2441)
    // low=0, high=127, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist283_sync_in_aunroll_vunroll_x_in_c1_eni67_283_79_wraddr_i <= $unsigned(redist283_sync_in_aunroll_vunroll_x_in_c1_eni67_283_79_wraddr_i) + $unsigned(7'd1);
        end
    end
    assign redist283_sync_in_aunroll_vunroll_x_in_c1_eni67_283_79_wraddr_q = redist283_sync_in_aunroll_vunroll_x_in_c1_eni67_283_79_wraddr_i[6:0];

    // redist283_sync_in_aunroll_vunroll_x_in_c1_eni67_283_79_mem(DUALMEM,2440)
    assign redist283_sync_in_aunroll_vunroll_x_in_c1_eni67_283_79_mem_ia = redist283_sync_in_aunroll_vunroll_x_in_c1_eni67_283_79_inputreg0_q;
    assign redist283_sync_in_aunroll_vunroll_x_in_c1_eni67_283_79_mem_aa = redist283_sync_in_aunroll_vunroll_x_in_c1_eni67_283_79_wraddr_q;
    assign redist283_sync_in_aunroll_vunroll_x_in_c1_eni67_283_79_mem_ab = redist283_sync_in_aunroll_vunroll_x_in_c1_eni67_283_79_rdcnt_q[6:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(7),
        .numwords_a(128),
        .width_b(32),
        .widthad_b(7),
        .numwords_b(128),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist283_sync_in_aunroll_vunroll_x_in_c1_eni67_283_79_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist283_sync_in_aunroll_vunroll_x_in_c1_eni67_283_79_mem_aa),
        .data_a(redist283_sync_in_aunroll_vunroll_x_in_c1_eni67_283_79_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist283_sync_in_aunroll_vunroll_x_in_c1_eni67_283_79_mem_ab),
        .q_b(redist283_sync_in_aunroll_vunroll_x_in_c1_eni67_283_79_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist283_sync_in_aunroll_vunroll_x_in_c1_eni67_283_79_mem_q = redist283_sync_in_aunroll_vunroll_x_in_c1_eni67_283_79_mem_iq[31:0];

    // redist283_sync_in_aunroll_vunroll_x_in_c1_eni67_283_79_outputreg0(DELAY,2439)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist283_sync_in_aunroll_vunroll_x_in_c1_eni67_283_79_outputreg0_q <= redist283_sync_in_aunroll_vunroll_x_in_c1_eni67_283_79_mem_q;
        end
    end

    // redist26_sync_in_aunroll_vunroll_x_in_c1_eni67_27_79_rdcnt(ADD,928)
    assign redist26_sync_in_aunroll_vunroll_x_in_c1_eni67_27_79_rdcnt_a = {1'b0, redist26_sync_in_aunroll_vunroll_x_in_c1_eni67_27_79_wraddr_q};
    assign redist26_sync_in_aunroll_vunroll_x_in_c1_eni67_27_79_rdcnt_b = {1'b0, redist26_sync_in_aunroll_vunroll_x_in_c1_eni67_27_79_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist26_sync_in_aunroll_vunroll_x_in_c1_eni67_27_79_rdcnt_o <= $unsigned(redist26_sync_in_aunroll_vunroll_x_in_c1_eni67_27_79_rdcnt_a) + $unsigned(redist26_sync_in_aunroll_vunroll_x_in_c1_eni67_27_79_rdcnt_b);
        end
    end
    assign redist26_sync_in_aunroll_vunroll_x_in_c1_eni67_27_79_rdcnt_q = redist26_sync_in_aunroll_vunroll_x_in_c1_eni67_27_79_rdcnt_o[7:0];

    // redist26_sync_in_aunroll_vunroll_x_in_c1_eni67_27_79_inputreg0(DELAY,923)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist26_sync_in_aunroll_vunroll_x_in_c1_eni67_27_79_inputreg0_q <= in_c1_eni67_27;
        end
    end

    // redist26_sync_in_aunroll_vunroll_x_in_c1_eni67_27_79_wraddr(COUNTER,926)
    // low=0, high=127, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist26_sync_in_aunroll_vunroll_x_in_c1_eni67_27_79_wraddr_i <= $unsigned(redist26_sync_in_aunroll_vunroll_x_in_c1_eni67_27_79_wraddr_i) + $unsigned(7'd1);
        end
    end
    assign redist26_sync_in_aunroll_vunroll_x_in_c1_eni67_27_79_wraddr_q = redist26_sync_in_aunroll_vunroll_x_in_c1_eni67_27_79_wraddr_i[6:0];

    // redist26_sync_in_aunroll_vunroll_x_in_c1_eni67_27_79_mem(DUALMEM,925)
    assign redist26_sync_in_aunroll_vunroll_x_in_c1_eni67_27_79_mem_ia = redist26_sync_in_aunroll_vunroll_x_in_c1_eni67_27_79_inputreg0_q;
    assign redist26_sync_in_aunroll_vunroll_x_in_c1_eni67_27_79_mem_aa = redist26_sync_in_aunroll_vunroll_x_in_c1_eni67_27_79_wraddr_q;
    assign redist26_sync_in_aunroll_vunroll_x_in_c1_eni67_27_79_mem_ab = redist26_sync_in_aunroll_vunroll_x_in_c1_eni67_27_79_rdcnt_q[6:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(7),
        .numwords_a(128),
        .width_b(32),
        .widthad_b(7),
        .numwords_b(128),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist26_sync_in_aunroll_vunroll_x_in_c1_eni67_27_79_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist26_sync_in_aunroll_vunroll_x_in_c1_eni67_27_79_mem_aa),
        .data_a(redist26_sync_in_aunroll_vunroll_x_in_c1_eni67_27_79_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist26_sync_in_aunroll_vunroll_x_in_c1_eni67_27_79_mem_ab),
        .q_b(redist26_sync_in_aunroll_vunroll_x_in_c1_eni67_27_79_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist26_sync_in_aunroll_vunroll_x_in_c1_eni67_27_79_mem_q = redist26_sync_in_aunroll_vunroll_x_in_c1_eni67_27_79_mem_iq[31:0];

    // redist26_sync_in_aunroll_vunroll_x_in_c1_eni67_27_79_outputreg0(DELAY,924)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist26_sync_in_aunroll_vunroll_x_in_c1_eni67_27_79_outputreg0_q <= redist26_sync_in_aunroll_vunroll_x_in_c1_eni67_27_79_mem_q;
        end
    end

    // redist27_sync_in_aunroll_vunroll_x_in_c1_eni67_28_80_offset(CONSTANT,933)
    assign redist27_sync_in_aunroll_vunroll_x_in_c1_eni67_28_80_offset_q = 7'b0110101;

    // redist284_sync_in_aunroll_vunroll_x_in_c1_eni67_284_80_rdcnt(ADD,2449)
    assign redist284_sync_in_aunroll_vunroll_x_in_c1_eni67_284_80_rdcnt_a = {1'b0, redist284_sync_in_aunroll_vunroll_x_in_c1_eni67_284_80_wraddr_q};
    assign redist284_sync_in_aunroll_vunroll_x_in_c1_eni67_284_80_rdcnt_b = {1'b0, redist27_sync_in_aunroll_vunroll_x_in_c1_eni67_28_80_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist284_sync_in_aunroll_vunroll_x_in_c1_eni67_284_80_rdcnt_o <= $unsigned(redist284_sync_in_aunroll_vunroll_x_in_c1_eni67_284_80_rdcnt_a) + $unsigned(redist284_sync_in_aunroll_vunroll_x_in_c1_eni67_284_80_rdcnt_b);
        end
    end
    assign redist284_sync_in_aunroll_vunroll_x_in_c1_eni67_284_80_rdcnt_q = redist284_sync_in_aunroll_vunroll_x_in_c1_eni67_284_80_rdcnt_o[7:0];

    // redist284_sync_in_aunroll_vunroll_x_in_c1_eni67_284_80_inputreg0(DELAY,2444)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist284_sync_in_aunroll_vunroll_x_in_c1_eni67_284_80_inputreg0_q <= in_c1_eni67_284;
        end
    end

    // redist284_sync_in_aunroll_vunroll_x_in_c1_eni67_284_80_wraddr(COUNTER,2447)
    // low=0, high=127, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist284_sync_in_aunroll_vunroll_x_in_c1_eni67_284_80_wraddr_i <= $unsigned(redist284_sync_in_aunroll_vunroll_x_in_c1_eni67_284_80_wraddr_i) + $unsigned(7'd1);
        end
    end
    assign redist284_sync_in_aunroll_vunroll_x_in_c1_eni67_284_80_wraddr_q = redist284_sync_in_aunroll_vunroll_x_in_c1_eni67_284_80_wraddr_i[6:0];

    // redist284_sync_in_aunroll_vunroll_x_in_c1_eni67_284_80_mem(DUALMEM,2446)
    assign redist284_sync_in_aunroll_vunroll_x_in_c1_eni67_284_80_mem_ia = redist284_sync_in_aunroll_vunroll_x_in_c1_eni67_284_80_inputreg0_q;
    assign redist284_sync_in_aunroll_vunroll_x_in_c1_eni67_284_80_mem_aa = redist284_sync_in_aunroll_vunroll_x_in_c1_eni67_284_80_wraddr_q;
    assign redist284_sync_in_aunroll_vunroll_x_in_c1_eni67_284_80_mem_ab = redist284_sync_in_aunroll_vunroll_x_in_c1_eni67_284_80_rdcnt_q[6:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(7),
        .numwords_a(128),
        .width_b(32),
        .widthad_b(7),
        .numwords_b(128),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist284_sync_in_aunroll_vunroll_x_in_c1_eni67_284_80_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist284_sync_in_aunroll_vunroll_x_in_c1_eni67_284_80_mem_aa),
        .data_a(redist284_sync_in_aunroll_vunroll_x_in_c1_eni67_284_80_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist284_sync_in_aunroll_vunroll_x_in_c1_eni67_284_80_mem_ab),
        .q_b(redist284_sync_in_aunroll_vunroll_x_in_c1_eni67_284_80_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist284_sync_in_aunroll_vunroll_x_in_c1_eni67_284_80_mem_q = redist284_sync_in_aunroll_vunroll_x_in_c1_eni67_284_80_mem_iq[31:0];

    // redist284_sync_in_aunroll_vunroll_x_in_c1_eni67_284_80_outputreg0(DELAY,2445)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist284_sync_in_aunroll_vunroll_x_in_c1_eni67_284_80_outputreg0_q <= redist284_sync_in_aunroll_vunroll_x_in_c1_eni67_284_80_mem_q;
        end
    end

    // redist27_sync_in_aunroll_vunroll_x_in_c1_eni67_28_80_rdcnt(ADD,934)
    assign redist27_sync_in_aunroll_vunroll_x_in_c1_eni67_28_80_rdcnt_a = {1'b0, redist27_sync_in_aunroll_vunroll_x_in_c1_eni67_28_80_wraddr_q};
    assign redist27_sync_in_aunroll_vunroll_x_in_c1_eni67_28_80_rdcnt_b = {1'b0, redist27_sync_in_aunroll_vunroll_x_in_c1_eni67_28_80_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist27_sync_in_aunroll_vunroll_x_in_c1_eni67_28_80_rdcnt_o <= $unsigned(redist27_sync_in_aunroll_vunroll_x_in_c1_eni67_28_80_rdcnt_a) + $unsigned(redist27_sync_in_aunroll_vunroll_x_in_c1_eni67_28_80_rdcnt_b);
        end
    end
    assign redist27_sync_in_aunroll_vunroll_x_in_c1_eni67_28_80_rdcnt_q = redist27_sync_in_aunroll_vunroll_x_in_c1_eni67_28_80_rdcnt_o[7:0];

    // redist27_sync_in_aunroll_vunroll_x_in_c1_eni67_28_80_inputreg0(DELAY,929)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist27_sync_in_aunroll_vunroll_x_in_c1_eni67_28_80_inputreg0_q <= in_c1_eni67_28;
        end
    end

    // redist27_sync_in_aunroll_vunroll_x_in_c1_eni67_28_80_wraddr(COUNTER,932)
    // low=0, high=127, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist27_sync_in_aunroll_vunroll_x_in_c1_eni67_28_80_wraddr_i <= $unsigned(redist27_sync_in_aunroll_vunroll_x_in_c1_eni67_28_80_wraddr_i) + $unsigned(7'd1);
        end
    end
    assign redist27_sync_in_aunroll_vunroll_x_in_c1_eni67_28_80_wraddr_q = redist27_sync_in_aunroll_vunroll_x_in_c1_eni67_28_80_wraddr_i[6:0];

    // redist27_sync_in_aunroll_vunroll_x_in_c1_eni67_28_80_mem(DUALMEM,931)
    assign redist27_sync_in_aunroll_vunroll_x_in_c1_eni67_28_80_mem_ia = redist27_sync_in_aunroll_vunroll_x_in_c1_eni67_28_80_inputreg0_q;
    assign redist27_sync_in_aunroll_vunroll_x_in_c1_eni67_28_80_mem_aa = redist27_sync_in_aunroll_vunroll_x_in_c1_eni67_28_80_wraddr_q;
    assign redist27_sync_in_aunroll_vunroll_x_in_c1_eni67_28_80_mem_ab = redist27_sync_in_aunroll_vunroll_x_in_c1_eni67_28_80_rdcnt_q[6:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(7),
        .numwords_a(128),
        .width_b(32),
        .widthad_b(7),
        .numwords_b(128),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist27_sync_in_aunroll_vunroll_x_in_c1_eni67_28_80_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist27_sync_in_aunroll_vunroll_x_in_c1_eni67_28_80_mem_aa),
        .data_a(redist27_sync_in_aunroll_vunroll_x_in_c1_eni67_28_80_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist27_sync_in_aunroll_vunroll_x_in_c1_eni67_28_80_mem_ab),
        .q_b(redist27_sync_in_aunroll_vunroll_x_in_c1_eni67_28_80_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist27_sync_in_aunroll_vunroll_x_in_c1_eni67_28_80_mem_q = redist27_sync_in_aunroll_vunroll_x_in_c1_eni67_28_80_mem_iq[31:0];

    // redist27_sync_in_aunroll_vunroll_x_in_c1_eni67_28_80_outputreg0(DELAY,930)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist27_sync_in_aunroll_vunroll_x_in_c1_eni67_28_80_outputreg0_q <= redist27_sync_in_aunroll_vunroll_x_in_c1_eni67_28_80_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod178_cnn1764_dspb_native_dot_product_vunroll_x(BLACKBOX,20)@1171
    // in in_0@1172
    // in in_1@1172
    // in in_scalarProductPortChainin@1172
    // out out_primWireOut@1177
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000012Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod178_cnn1764_dspb_native_dot_product_vunroll_x (
        .in_0(redist27_sync_in_aunroll_vunroll_x_in_c1_eni67_28_80_outputreg0_q),
        .in_1(redist284_sync_in_aunroll_vunroll_x_in_c1_eni67_284_80_outputreg0_q),
        .in_2(redist26_sync_in_aunroll_vunroll_x_in_c1_eni67_27_79_outputreg0_q),
        .in_3(redist283_sync_in_aunroll_vunroll_x_in_c1_eni67_283_79_outputreg0_q),
        .in_scalarProductPortChainin(redist630_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod173_cnn1758_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod178_cnn1764_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist629_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod178_cnn1764_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,770)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist629_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod178_cnn1764_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod178_cnn1764_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist28_sync_in_aunroll_vunroll_x_in_c1_eni67_29_85_offset(CONSTANT,939)
    assign redist28_sync_in_aunroll_vunroll_x_in_c1_eni67_29_85_offset_q = 7'b0110000;

    // redist285_sync_in_aunroll_vunroll_x_in_c1_eni67_285_85_rdcnt(ADD,2455)
    assign redist285_sync_in_aunroll_vunroll_x_in_c1_eni67_285_85_rdcnt_a = {1'b0, redist285_sync_in_aunroll_vunroll_x_in_c1_eni67_285_85_wraddr_q};
    assign redist285_sync_in_aunroll_vunroll_x_in_c1_eni67_285_85_rdcnt_b = {1'b0, redist28_sync_in_aunroll_vunroll_x_in_c1_eni67_29_85_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist285_sync_in_aunroll_vunroll_x_in_c1_eni67_285_85_rdcnt_o <= $unsigned(redist285_sync_in_aunroll_vunroll_x_in_c1_eni67_285_85_rdcnt_a) + $unsigned(redist285_sync_in_aunroll_vunroll_x_in_c1_eni67_285_85_rdcnt_b);
        end
    end
    assign redist285_sync_in_aunroll_vunroll_x_in_c1_eni67_285_85_rdcnt_q = redist285_sync_in_aunroll_vunroll_x_in_c1_eni67_285_85_rdcnt_o[7:0];

    // redist285_sync_in_aunroll_vunroll_x_in_c1_eni67_285_85_inputreg0(DELAY,2450)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist285_sync_in_aunroll_vunroll_x_in_c1_eni67_285_85_inputreg0_q <= in_c1_eni67_285;
        end
    end

    // redist285_sync_in_aunroll_vunroll_x_in_c1_eni67_285_85_wraddr(COUNTER,2453)
    // low=0, high=127, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist285_sync_in_aunroll_vunroll_x_in_c1_eni67_285_85_wraddr_i <= $unsigned(redist285_sync_in_aunroll_vunroll_x_in_c1_eni67_285_85_wraddr_i) + $unsigned(7'd1);
        end
    end
    assign redist285_sync_in_aunroll_vunroll_x_in_c1_eni67_285_85_wraddr_q = redist285_sync_in_aunroll_vunroll_x_in_c1_eni67_285_85_wraddr_i[6:0];

    // redist285_sync_in_aunroll_vunroll_x_in_c1_eni67_285_85_mem(DUALMEM,2452)
    assign redist285_sync_in_aunroll_vunroll_x_in_c1_eni67_285_85_mem_ia = redist285_sync_in_aunroll_vunroll_x_in_c1_eni67_285_85_inputreg0_q;
    assign redist285_sync_in_aunroll_vunroll_x_in_c1_eni67_285_85_mem_aa = redist285_sync_in_aunroll_vunroll_x_in_c1_eni67_285_85_wraddr_q;
    assign redist285_sync_in_aunroll_vunroll_x_in_c1_eni67_285_85_mem_ab = redist285_sync_in_aunroll_vunroll_x_in_c1_eni67_285_85_rdcnt_q[6:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(7),
        .numwords_a(128),
        .width_b(32),
        .widthad_b(7),
        .numwords_b(128),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist285_sync_in_aunroll_vunroll_x_in_c1_eni67_285_85_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist285_sync_in_aunroll_vunroll_x_in_c1_eni67_285_85_mem_aa),
        .data_a(redist285_sync_in_aunroll_vunroll_x_in_c1_eni67_285_85_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist285_sync_in_aunroll_vunroll_x_in_c1_eni67_285_85_mem_ab),
        .q_b(redist285_sync_in_aunroll_vunroll_x_in_c1_eni67_285_85_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist285_sync_in_aunroll_vunroll_x_in_c1_eni67_285_85_mem_q = redist285_sync_in_aunroll_vunroll_x_in_c1_eni67_285_85_mem_iq[31:0];

    // redist285_sync_in_aunroll_vunroll_x_in_c1_eni67_285_85_outputreg0(DELAY,2451)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist285_sync_in_aunroll_vunroll_x_in_c1_eni67_285_85_outputreg0_q <= redist285_sync_in_aunroll_vunroll_x_in_c1_eni67_285_85_mem_q;
        end
    end

    // redist28_sync_in_aunroll_vunroll_x_in_c1_eni67_29_85_rdcnt(ADD,940)
    assign redist28_sync_in_aunroll_vunroll_x_in_c1_eni67_29_85_rdcnt_a = {1'b0, redist28_sync_in_aunroll_vunroll_x_in_c1_eni67_29_85_wraddr_q};
    assign redist28_sync_in_aunroll_vunroll_x_in_c1_eni67_29_85_rdcnt_b = {1'b0, redist28_sync_in_aunroll_vunroll_x_in_c1_eni67_29_85_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist28_sync_in_aunroll_vunroll_x_in_c1_eni67_29_85_rdcnt_o <= $unsigned(redist28_sync_in_aunroll_vunroll_x_in_c1_eni67_29_85_rdcnt_a) + $unsigned(redist28_sync_in_aunroll_vunroll_x_in_c1_eni67_29_85_rdcnt_b);
        end
    end
    assign redist28_sync_in_aunroll_vunroll_x_in_c1_eni67_29_85_rdcnt_q = redist28_sync_in_aunroll_vunroll_x_in_c1_eni67_29_85_rdcnt_o[7:0];

    // redist28_sync_in_aunroll_vunroll_x_in_c1_eni67_29_85_inputreg0(DELAY,935)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist28_sync_in_aunroll_vunroll_x_in_c1_eni67_29_85_inputreg0_q <= in_c1_eni67_29;
        end
    end

    // redist28_sync_in_aunroll_vunroll_x_in_c1_eni67_29_85_wraddr(COUNTER,938)
    // low=0, high=127, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist28_sync_in_aunroll_vunroll_x_in_c1_eni67_29_85_wraddr_i <= $unsigned(redist28_sync_in_aunroll_vunroll_x_in_c1_eni67_29_85_wraddr_i) + $unsigned(7'd1);
        end
    end
    assign redist28_sync_in_aunroll_vunroll_x_in_c1_eni67_29_85_wraddr_q = redist28_sync_in_aunroll_vunroll_x_in_c1_eni67_29_85_wraddr_i[6:0];

    // redist28_sync_in_aunroll_vunroll_x_in_c1_eni67_29_85_mem(DUALMEM,937)
    assign redist28_sync_in_aunroll_vunroll_x_in_c1_eni67_29_85_mem_ia = redist28_sync_in_aunroll_vunroll_x_in_c1_eni67_29_85_inputreg0_q;
    assign redist28_sync_in_aunroll_vunroll_x_in_c1_eni67_29_85_mem_aa = redist28_sync_in_aunroll_vunroll_x_in_c1_eni67_29_85_wraddr_q;
    assign redist28_sync_in_aunroll_vunroll_x_in_c1_eni67_29_85_mem_ab = redist28_sync_in_aunroll_vunroll_x_in_c1_eni67_29_85_rdcnt_q[6:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(7),
        .numwords_a(128),
        .width_b(32),
        .widthad_b(7),
        .numwords_b(128),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist28_sync_in_aunroll_vunroll_x_in_c1_eni67_29_85_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist28_sync_in_aunroll_vunroll_x_in_c1_eni67_29_85_mem_aa),
        .data_a(redist28_sync_in_aunroll_vunroll_x_in_c1_eni67_29_85_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist28_sync_in_aunroll_vunroll_x_in_c1_eni67_29_85_mem_ab),
        .q_b(redist28_sync_in_aunroll_vunroll_x_in_c1_eni67_29_85_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist28_sync_in_aunroll_vunroll_x_in_c1_eni67_29_85_mem_q = redist28_sync_in_aunroll_vunroll_x_in_c1_eni67_29_85_mem_iq[31:0];

    // redist28_sync_in_aunroll_vunroll_x_in_c1_eni67_29_85_outputreg0(DELAY,936)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist28_sync_in_aunroll_vunroll_x_in_c1_eni67_29_85_outputreg0_q <= redist28_sync_in_aunroll_vunroll_x_in_c1_eni67_29_85_mem_q;
        end
    end

    // redist29_sync_in_aunroll_vunroll_x_in_c1_eni67_30_86_offset(CONSTANT,945)
    assign redist29_sync_in_aunroll_vunroll_x_in_c1_eni67_30_86_offset_q = 7'b0101111;

    // redist286_sync_in_aunroll_vunroll_x_in_c1_eni67_286_86_rdcnt(ADD,2461)
    assign redist286_sync_in_aunroll_vunroll_x_in_c1_eni67_286_86_rdcnt_a = {1'b0, redist286_sync_in_aunroll_vunroll_x_in_c1_eni67_286_86_wraddr_q};
    assign redist286_sync_in_aunroll_vunroll_x_in_c1_eni67_286_86_rdcnt_b = {1'b0, redist29_sync_in_aunroll_vunroll_x_in_c1_eni67_30_86_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist286_sync_in_aunroll_vunroll_x_in_c1_eni67_286_86_rdcnt_o <= $unsigned(redist286_sync_in_aunroll_vunroll_x_in_c1_eni67_286_86_rdcnt_a) + $unsigned(redist286_sync_in_aunroll_vunroll_x_in_c1_eni67_286_86_rdcnt_b);
        end
    end
    assign redist286_sync_in_aunroll_vunroll_x_in_c1_eni67_286_86_rdcnt_q = redist286_sync_in_aunroll_vunroll_x_in_c1_eni67_286_86_rdcnt_o[7:0];

    // redist286_sync_in_aunroll_vunroll_x_in_c1_eni67_286_86_inputreg0(DELAY,2456)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist286_sync_in_aunroll_vunroll_x_in_c1_eni67_286_86_inputreg0_q <= in_c1_eni67_286;
        end
    end

    // redist286_sync_in_aunroll_vunroll_x_in_c1_eni67_286_86_wraddr(COUNTER,2459)
    // low=0, high=127, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist286_sync_in_aunroll_vunroll_x_in_c1_eni67_286_86_wraddr_i <= $unsigned(redist286_sync_in_aunroll_vunroll_x_in_c1_eni67_286_86_wraddr_i) + $unsigned(7'd1);
        end
    end
    assign redist286_sync_in_aunroll_vunroll_x_in_c1_eni67_286_86_wraddr_q = redist286_sync_in_aunroll_vunroll_x_in_c1_eni67_286_86_wraddr_i[6:0];

    // redist286_sync_in_aunroll_vunroll_x_in_c1_eni67_286_86_mem(DUALMEM,2458)
    assign redist286_sync_in_aunroll_vunroll_x_in_c1_eni67_286_86_mem_ia = redist286_sync_in_aunroll_vunroll_x_in_c1_eni67_286_86_inputreg0_q;
    assign redist286_sync_in_aunroll_vunroll_x_in_c1_eni67_286_86_mem_aa = redist286_sync_in_aunroll_vunroll_x_in_c1_eni67_286_86_wraddr_q;
    assign redist286_sync_in_aunroll_vunroll_x_in_c1_eni67_286_86_mem_ab = redist286_sync_in_aunroll_vunroll_x_in_c1_eni67_286_86_rdcnt_q[6:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(7),
        .numwords_a(128),
        .width_b(32),
        .widthad_b(7),
        .numwords_b(128),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist286_sync_in_aunroll_vunroll_x_in_c1_eni67_286_86_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist286_sync_in_aunroll_vunroll_x_in_c1_eni67_286_86_mem_aa),
        .data_a(redist286_sync_in_aunroll_vunroll_x_in_c1_eni67_286_86_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist286_sync_in_aunroll_vunroll_x_in_c1_eni67_286_86_mem_ab),
        .q_b(redist286_sync_in_aunroll_vunroll_x_in_c1_eni67_286_86_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist286_sync_in_aunroll_vunroll_x_in_c1_eni67_286_86_mem_q = redist286_sync_in_aunroll_vunroll_x_in_c1_eni67_286_86_mem_iq[31:0];

    // redist286_sync_in_aunroll_vunroll_x_in_c1_eni67_286_86_outputreg0(DELAY,2457)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist286_sync_in_aunroll_vunroll_x_in_c1_eni67_286_86_outputreg0_q <= redist286_sync_in_aunroll_vunroll_x_in_c1_eni67_286_86_mem_q;
        end
    end

    // redist29_sync_in_aunroll_vunroll_x_in_c1_eni67_30_86_rdcnt(ADD,946)
    assign redist29_sync_in_aunroll_vunroll_x_in_c1_eni67_30_86_rdcnt_a = {1'b0, redist29_sync_in_aunroll_vunroll_x_in_c1_eni67_30_86_wraddr_q};
    assign redist29_sync_in_aunroll_vunroll_x_in_c1_eni67_30_86_rdcnt_b = {1'b0, redist29_sync_in_aunroll_vunroll_x_in_c1_eni67_30_86_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist29_sync_in_aunroll_vunroll_x_in_c1_eni67_30_86_rdcnt_o <= $unsigned(redist29_sync_in_aunroll_vunroll_x_in_c1_eni67_30_86_rdcnt_a) + $unsigned(redist29_sync_in_aunroll_vunroll_x_in_c1_eni67_30_86_rdcnt_b);
        end
    end
    assign redist29_sync_in_aunroll_vunroll_x_in_c1_eni67_30_86_rdcnt_q = redist29_sync_in_aunroll_vunroll_x_in_c1_eni67_30_86_rdcnt_o[7:0];

    // redist29_sync_in_aunroll_vunroll_x_in_c1_eni67_30_86_inputreg0(DELAY,941)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist29_sync_in_aunroll_vunroll_x_in_c1_eni67_30_86_inputreg0_q <= in_c1_eni67_30;
        end
    end

    // redist29_sync_in_aunroll_vunroll_x_in_c1_eni67_30_86_wraddr(COUNTER,944)
    // low=0, high=127, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist29_sync_in_aunroll_vunroll_x_in_c1_eni67_30_86_wraddr_i <= $unsigned(redist29_sync_in_aunroll_vunroll_x_in_c1_eni67_30_86_wraddr_i) + $unsigned(7'd1);
        end
    end
    assign redist29_sync_in_aunroll_vunroll_x_in_c1_eni67_30_86_wraddr_q = redist29_sync_in_aunroll_vunroll_x_in_c1_eni67_30_86_wraddr_i[6:0];

    // redist29_sync_in_aunroll_vunroll_x_in_c1_eni67_30_86_mem(DUALMEM,943)
    assign redist29_sync_in_aunroll_vunroll_x_in_c1_eni67_30_86_mem_ia = redist29_sync_in_aunroll_vunroll_x_in_c1_eni67_30_86_inputreg0_q;
    assign redist29_sync_in_aunroll_vunroll_x_in_c1_eni67_30_86_mem_aa = redist29_sync_in_aunroll_vunroll_x_in_c1_eni67_30_86_wraddr_q;
    assign redist29_sync_in_aunroll_vunroll_x_in_c1_eni67_30_86_mem_ab = redist29_sync_in_aunroll_vunroll_x_in_c1_eni67_30_86_rdcnt_q[6:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(7),
        .numwords_a(128),
        .width_b(32),
        .widthad_b(7),
        .numwords_b(128),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist29_sync_in_aunroll_vunroll_x_in_c1_eni67_30_86_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist29_sync_in_aunroll_vunroll_x_in_c1_eni67_30_86_mem_aa),
        .data_a(redist29_sync_in_aunroll_vunroll_x_in_c1_eni67_30_86_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist29_sync_in_aunroll_vunroll_x_in_c1_eni67_30_86_mem_ab),
        .q_b(redist29_sync_in_aunroll_vunroll_x_in_c1_eni67_30_86_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist29_sync_in_aunroll_vunroll_x_in_c1_eni67_30_86_mem_q = redist29_sync_in_aunroll_vunroll_x_in_c1_eni67_30_86_mem_iq[31:0];

    // redist29_sync_in_aunroll_vunroll_x_in_c1_eni67_30_86_outputreg0(DELAY,942)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist29_sync_in_aunroll_vunroll_x_in_c1_eni67_30_86_outputreg0_q <= redist29_sync_in_aunroll_vunroll_x_in_c1_eni67_30_86_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod183_cnn1771_dspb_native_dot_product_vunroll_x(BLACKBOX,21)@1177
    // in in_0@1178
    // in in_1@1178
    // in in_scalarProductPortChainin@1178
    // out out_primWireOut@1183
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000013Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod183_cnn1771_dspb_native_dot_product_vunroll_x (
        .in_0(redist29_sync_in_aunroll_vunroll_x_in_c1_eni67_30_86_outputreg0_q),
        .in_1(redist286_sync_in_aunroll_vunroll_x_in_c1_eni67_286_86_outputreg0_q),
        .in_2(redist28_sync_in_aunroll_vunroll_x_in_c1_eni67_29_85_outputreg0_q),
        .in_3(redist285_sync_in_aunroll_vunroll_x_in_c1_eni67_285_85_outputreg0_q),
        .in_scalarProductPortChainin(redist629_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod178_cnn1764_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod183_cnn1771_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist628_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod183_cnn1771_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,769)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist628_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod183_cnn1771_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod183_cnn1771_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist30_sync_in_aunroll_vunroll_x_in_c1_eni67_31_91_offset(CONSTANT,951)
    assign redist30_sync_in_aunroll_vunroll_x_in_c1_eni67_31_91_offset_q = 7'b0101010;

    // redist287_sync_in_aunroll_vunroll_x_in_c1_eni67_287_91_rdcnt(ADD,2467)
    assign redist287_sync_in_aunroll_vunroll_x_in_c1_eni67_287_91_rdcnt_a = {1'b0, redist287_sync_in_aunroll_vunroll_x_in_c1_eni67_287_91_wraddr_q};
    assign redist287_sync_in_aunroll_vunroll_x_in_c1_eni67_287_91_rdcnt_b = {1'b0, redist30_sync_in_aunroll_vunroll_x_in_c1_eni67_31_91_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist287_sync_in_aunroll_vunroll_x_in_c1_eni67_287_91_rdcnt_o <= $unsigned(redist287_sync_in_aunroll_vunroll_x_in_c1_eni67_287_91_rdcnt_a) + $unsigned(redist287_sync_in_aunroll_vunroll_x_in_c1_eni67_287_91_rdcnt_b);
        end
    end
    assign redist287_sync_in_aunroll_vunroll_x_in_c1_eni67_287_91_rdcnt_q = redist287_sync_in_aunroll_vunroll_x_in_c1_eni67_287_91_rdcnt_o[7:0];

    // redist287_sync_in_aunroll_vunroll_x_in_c1_eni67_287_91_inputreg0(DELAY,2462)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist287_sync_in_aunroll_vunroll_x_in_c1_eni67_287_91_inputreg0_q <= in_c1_eni67_287;
        end
    end

    // redist287_sync_in_aunroll_vunroll_x_in_c1_eni67_287_91_wraddr(COUNTER,2465)
    // low=0, high=127, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist287_sync_in_aunroll_vunroll_x_in_c1_eni67_287_91_wraddr_i <= $unsigned(redist287_sync_in_aunroll_vunroll_x_in_c1_eni67_287_91_wraddr_i) + $unsigned(7'd1);
        end
    end
    assign redist287_sync_in_aunroll_vunroll_x_in_c1_eni67_287_91_wraddr_q = redist287_sync_in_aunroll_vunroll_x_in_c1_eni67_287_91_wraddr_i[6:0];

    // redist287_sync_in_aunroll_vunroll_x_in_c1_eni67_287_91_mem(DUALMEM,2464)
    assign redist287_sync_in_aunroll_vunroll_x_in_c1_eni67_287_91_mem_ia = redist287_sync_in_aunroll_vunroll_x_in_c1_eni67_287_91_inputreg0_q;
    assign redist287_sync_in_aunroll_vunroll_x_in_c1_eni67_287_91_mem_aa = redist287_sync_in_aunroll_vunroll_x_in_c1_eni67_287_91_wraddr_q;
    assign redist287_sync_in_aunroll_vunroll_x_in_c1_eni67_287_91_mem_ab = redist287_sync_in_aunroll_vunroll_x_in_c1_eni67_287_91_rdcnt_q[6:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(7),
        .numwords_a(128),
        .width_b(32),
        .widthad_b(7),
        .numwords_b(128),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist287_sync_in_aunroll_vunroll_x_in_c1_eni67_287_91_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist287_sync_in_aunroll_vunroll_x_in_c1_eni67_287_91_mem_aa),
        .data_a(redist287_sync_in_aunroll_vunroll_x_in_c1_eni67_287_91_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist287_sync_in_aunroll_vunroll_x_in_c1_eni67_287_91_mem_ab),
        .q_b(redist287_sync_in_aunroll_vunroll_x_in_c1_eni67_287_91_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist287_sync_in_aunroll_vunroll_x_in_c1_eni67_287_91_mem_q = redist287_sync_in_aunroll_vunroll_x_in_c1_eni67_287_91_mem_iq[31:0];

    // redist287_sync_in_aunroll_vunroll_x_in_c1_eni67_287_91_outputreg0(DELAY,2463)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist287_sync_in_aunroll_vunroll_x_in_c1_eni67_287_91_outputreg0_q <= redist287_sync_in_aunroll_vunroll_x_in_c1_eni67_287_91_mem_q;
        end
    end

    // redist30_sync_in_aunroll_vunroll_x_in_c1_eni67_31_91_rdcnt(ADD,952)
    assign redist30_sync_in_aunroll_vunroll_x_in_c1_eni67_31_91_rdcnt_a = {1'b0, redist30_sync_in_aunroll_vunroll_x_in_c1_eni67_31_91_wraddr_q};
    assign redist30_sync_in_aunroll_vunroll_x_in_c1_eni67_31_91_rdcnt_b = {1'b0, redist30_sync_in_aunroll_vunroll_x_in_c1_eni67_31_91_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist30_sync_in_aunroll_vunroll_x_in_c1_eni67_31_91_rdcnt_o <= $unsigned(redist30_sync_in_aunroll_vunroll_x_in_c1_eni67_31_91_rdcnt_a) + $unsigned(redist30_sync_in_aunroll_vunroll_x_in_c1_eni67_31_91_rdcnt_b);
        end
    end
    assign redist30_sync_in_aunroll_vunroll_x_in_c1_eni67_31_91_rdcnt_q = redist30_sync_in_aunroll_vunroll_x_in_c1_eni67_31_91_rdcnt_o[7:0];

    // redist30_sync_in_aunroll_vunroll_x_in_c1_eni67_31_91_inputreg0(DELAY,947)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist30_sync_in_aunroll_vunroll_x_in_c1_eni67_31_91_inputreg0_q <= in_c1_eni67_31;
        end
    end

    // redist30_sync_in_aunroll_vunroll_x_in_c1_eni67_31_91_wraddr(COUNTER,950)
    // low=0, high=127, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist30_sync_in_aunroll_vunroll_x_in_c1_eni67_31_91_wraddr_i <= $unsigned(redist30_sync_in_aunroll_vunroll_x_in_c1_eni67_31_91_wraddr_i) + $unsigned(7'd1);
        end
    end
    assign redist30_sync_in_aunroll_vunroll_x_in_c1_eni67_31_91_wraddr_q = redist30_sync_in_aunroll_vunroll_x_in_c1_eni67_31_91_wraddr_i[6:0];

    // redist30_sync_in_aunroll_vunroll_x_in_c1_eni67_31_91_mem(DUALMEM,949)
    assign redist30_sync_in_aunroll_vunroll_x_in_c1_eni67_31_91_mem_ia = redist30_sync_in_aunroll_vunroll_x_in_c1_eni67_31_91_inputreg0_q;
    assign redist30_sync_in_aunroll_vunroll_x_in_c1_eni67_31_91_mem_aa = redist30_sync_in_aunroll_vunroll_x_in_c1_eni67_31_91_wraddr_q;
    assign redist30_sync_in_aunroll_vunroll_x_in_c1_eni67_31_91_mem_ab = redist30_sync_in_aunroll_vunroll_x_in_c1_eni67_31_91_rdcnt_q[6:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(7),
        .numwords_a(128),
        .width_b(32),
        .widthad_b(7),
        .numwords_b(128),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist30_sync_in_aunroll_vunroll_x_in_c1_eni67_31_91_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist30_sync_in_aunroll_vunroll_x_in_c1_eni67_31_91_mem_aa),
        .data_a(redist30_sync_in_aunroll_vunroll_x_in_c1_eni67_31_91_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist30_sync_in_aunroll_vunroll_x_in_c1_eni67_31_91_mem_ab),
        .q_b(redist30_sync_in_aunroll_vunroll_x_in_c1_eni67_31_91_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist30_sync_in_aunroll_vunroll_x_in_c1_eni67_31_91_mem_q = redist30_sync_in_aunroll_vunroll_x_in_c1_eni67_31_91_mem_iq[31:0];

    // redist30_sync_in_aunroll_vunroll_x_in_c1_eni67_31_91_outputreg0(DELAY,948)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist30_sync_in_aunroll_vunroll_x_in_c1_eni67_31_91_outputreg0_q <= redist30_sync_in_aunroll_vunroll_x_in_c1_eni67_31_91_mem_q;
        end
    end

    // redist31_sync_in_aunroll_vunroll_x_in_c1_eni67_32_92_offset(CONSTANT,957)
    assign redist31_sync_in_aunroll_vunroll_x_in_c1_eni67_32_92_offset_q = 7'b0101001;

    // redist288_sync_in_aunroll_vunroll_x_in_c1_eni67_288_92_rdcnt(ADD,2473)
    assign redist288_sync_in_aunroll_vunroll_x_in_c1_eni67_288_92_rdcnt_a = {1'b0, redist288_sync_in_aunroll_vunroll_x_in_c1_eni67_288_92_wraddr_q};
    assign redist288_sync_in_aunroll_vunroll_x_in_c1_eni67_288_92_rdcnt_b = {1'b0, redist31_sync_in_aunroll_vunroll_x_in_c1_eni67_32_92_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist288_sync_in_aunroll_vunroll_x_in_c1_eni67_288_92_rdcnt_o <= $unsigned(redist288_sync_in_aunroll_vunroll_x_in_c1_eni67_288_92_rdcnt_a) + $unsigned(redist288_sync_in_aunroll_vunroll_x_in_c1_eni67_288_92_rdcnt_b);
        end
    end
    assign redist288_sync_in_aunroll_vunroll_x_in_c1_eni67_288_92_rdcnt_q = redist288_sync_in_aunroll_vunroll_x_in_c1_eni67_288_92_rdcnt_o[7:0];

    // redist288_sync_in_aunroll_vunroll_x_in_c1_eni67_288_92_inputreg0(DELAY,2468)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist288_sync_in_aunroll_vunroll_x_in_c1_eni67_288_92_inputreg0_q <= in_c1_eni67_288;
        end
    end

    // redist288_sync_in_aunroll_vunroll_x_in_c1_eni67_288_92_wraddr(COUNTER,2471)
    // low=0, high=127, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist288_sync_in_aunroll_vunroll_x_in_c1_eni67_288_92_wraddr_i <= $unsigned(redist288_sync_in_aunroll_vunroll_x_in_c1_eni67_288_92_wraddr_i) + $unsigned(7'd1);
        end
    end
    assign redist288_sync_in_aunroll_vunroll_x_in_c1_eni67_288_92_wraddr_q = redist288_sync_in_aunroll_vunroll_x_in_c1_eni67_288_92_wraddr_i[6:0];

    // redist288_sync_in_aunroll_vunroll_x_in_c1_eni67_288_92_mem(DUALMEM,2470)
    assign redist288_sync_in_aunroll_vunroll_x_in_c1_eni67_288_92_mem_ia = redist288_sync_in_aunroll_vunroll_x_in_c1_eni67_288_92_inputreg0_q;
    assign redist288_sync_in_aunroll_vunroll_x_in_c1_eni67_288_92_mem_aa = redist288_sync_in_aunroll_vunroll_x_in_c1_eni67_288_92_wraddr_q;
    assign redist288_sync_in_aunroll_vunroll_x_in_c1_eni67_288_92_mem_ab = redist288_sync_in_aunroll_vunroll_x_in_c1_eni67_288_92_rdcnt_q[6:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(7),
        .numwords_a(128),
        .width_b(32),
        .widthad_b(7),
        .numwords_b(128),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist288_sync_in_aunroll_vunroll_x_in_c1_eni67_288_92_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist288_sync_in_aunroll_vunroll_x_in_c1_eni67_288_92_mem_aa),
        .data_a(redist288_sync_in_aunroll_vunroll_x_in_c1_eni67_288_92_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist288_sync_in_aunroll_vunroll_x_in_c1_eni67_288_92_mem_ab),
        .q_b(redist288_sync_in_aunroll_vunroll_x_in_c1_eni67_288_92_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist288_sync_in_aunroll_vunroll_x_in_c1_eni67_288_92_mem_q = redist288_sync_in_aunroll_vunroll_x_in_c1_eni67_288_92_mem_iq[31:0];

    // redist288_sync_in_aunroll_vunroll_x_in_c1_eni67_288_92_outputreg0(DELAY,2469)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist288_sync_in_aunroll_vunroll_x_in_c1_eni67_288_92_outputreg0_q <= redist288_sync_in_aunroll_vunroll_x_in_c1_eni67_288_92_mem_q;
        end
    end

    // redist31_sync_in_aunroll_vunroll_x_in_c1_eni67_32_92_rdcnt(ADD,958)
    assign redist31_sync_in_aunroll_vunroll_x_in_c1_eni67_32_92_rdcnt_a = {1'b0, redist31_sync_in_aunroll_vunroll_x_in_c1_eni67_32_92_wraddr_q};
    assign redist31_sync_in_aunroll_vunroll_x_in_c1_eni67_32_92_rdcnt_b = {1'b0, redist31_sync_in_aunroll_vunroll_x_in_c1_eni67_32_92_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist31_sync_in_aunroll_vunroll_x_in_c1_eni67_32_92_rdcnt_o <= $unsigned(redist31_sync_in_aunroll_vunroll_x_in_c1_eni67_32_92_rdcnt_a) + $unsigned(redist31_sync_in_aunroll_vunroll_x_in_c1_eni67_32_92_rdcnt_b);
        end
    end
    assign redist31_sync_in_aunroll_vunroll_x_in_c1_eni67_32_92_rdcnt_q = redist31_sync_in_aunroll_vunroll_x_in_c1_eni67_32_92_rdcnt_o[7:0];

    // redist31_sync_in_aunroll_vunroll_x_in_c1_eni67_32_92_inputreg0(DELAY,953)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist31_sync_in_aunroll_vunroll_x_in_c1_eni67_32_92_inputreg0_q <= in_c1_eni67_32;
        end
    end

    // redist31_sync_in_aunroll_vunroll_x_in_c1_eni67_32_92_wraddr(COUNTER,956)
    // low=0, high=127, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist31_sync_in_aunroll_vunroll_x_in_c1_eni67_32_92_wraddr_i <= $unsigned(redist31_sync_in_aunroll_vunroll_x_in_c1_eni67_32_92_wraddr_i) + $unsigned(7'd1);
        end
    end
    assign redist31_sync_in_aunroll_vunroll_x_in_c1_eni67_32_92_wraddr_q = redist31_sync_in_aunroll_vunroll_x_in_c1_eni67_32_92_wraddr_i[6:0];

    // redist31_sync_in_aunroll_vunroll_x_in_c1_eni67_32_92_mem(DUALMEM,955)
    assign redist31_sync_in_aunroll_vunroll_x_in_c1_eni67_32_92_mem_ia = redist31_sync_in_aunroll_vunroll_x_in_c1_eni67_32_92_inputreg0_q;
    assign redist31_sync_in_aunroll_vunroll_x_in_c1_eni67_32_92_mem_aa = redist31_sync_in_aunroll_vunroll_x_in_c1_eni67_32_92_wraddr_q;
    assign redist31_sync_in_aunroll_vunroll_x_in_c1_eni67_32_92_mem_ab = redist31_sync_in_aunroll_vunroll_x_in_c1_eni67_32_92_rdcnt_q[6:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(7),
        .numwords_a(128),
        .width_b(32),
        .widthad_b(7),
        .numwords_b(128),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist31_sync_in_aunroll_vunroll_x_in_c1_eni67_32_92_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist31_sync_in_aunroll_vunroll_x_in_c1_eni67_32_92_mem_aa),
        .data_a(redist31_sync_in_aunroll_vunroll_x_in_c1_eni67_32_92_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist31_sync_in_aunroll_vunroll_x_in_c1_eni67_32_92_mem_ab),
        .q_b(redist31_sync_in_aunroll_vunroll_x_in_c1_eni67_32_92_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist31_sync_in_aunroll_vunroll_x_in_c1_eni67_32_92_mem_q = redist31_sync_in_aunroll_vunroll_x_in_c1_eni67_32_92_mem_iq[31:0];

    // redist31_sync_in_aunroll_vunroll_x_in_c1_eni67_32_92_outputreg0(DELAY,954)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist31_sync_in_aunroll_vunroll_x_in_c1_eni67_32_92_outputreg0_q <= redist31_sync_in_aunroll_vunroll_x_in_c1_eni67_32_92_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod188_cnn1777_dspb_native_dot_product_vunroll_x(BLACKBOX,22)@1183
    // in in_0@1184
    // in in_1@1184
    // in in_scalarProductPortChainin@1184
    // out out_primWireOut@1189
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000014Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod188_cnn1777_dspb_native_dot_product_vunroll_x (
        .in_0(redist31_sync_in_aunroll_vunroll_x_in_c1_eni67_32_92_outputreg0_q),
        .in_1(redist288_sync_in_aunroll_vunroll_x_in_c1_eni67_288_92_outputreg0_q),
        .in_2(redist30_sync_in_aunroll_vunroll_x_in_c1_eni67_31_91_outputreg0_q),
        .in_3(redist287_sync_in_aunroll_vunroll_x_in_c1_eni67_287_91_outputreg0_q),
        .in_scalarProductPortChainin(redist628_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod183_cnn1771_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod188_cnn1777_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist627_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod188_cnn1777_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,768)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist627_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod188_cnn1777_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod188_cnn1777_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist32_sync_in_aunroll_vunroll_x_in_c1_eni67_33_97_offset(CONSTANT,963)
    assign redist32_sync_in_aunroll_vunroll_x_in_c1_eni67_33_97_offset_q = 7'b0100100;

    // redist289_sync_in_aunroll_vunroll_x_in_c1_eni67_289_97_rdcnt(ADD,2479)
    assign redist289_sync_in_aunroll_vunroll_x_in_c1_eni67_289_97_rdcnt_a = {1'b0, redist289_sync_in_aunroll_vunroll_x_in_c1_eni67_289_97_wraddr_q};
    assign redist289_sync_in_aunroll_vunroll_x_in_c1_eni67_289_97_rdcnt_b = {1'b0, redist32_sync_in_aunroll_vunroll_x_in_c1_eni67_33_97_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist289_sync_in_aunroll_vunroll_x_in_c1_eni67_289_97_rdcnt_o <= $unsigned(redist289_sync_in_aunroll_vunroll_x_in_c1_eni67_289_97_rdcnt_a) + $unsigned(redist289_sync_in_aunroll_vunroll_x_in_c1_eni67_289_97_rdcnt_b);
        end
    end
    assign redist289_sync_in_aunroll_vunroll_x_in_c1_eni67_289_97_rdcnt_q = redist289_sync_in_aunroll_vunroll_x_in_c1_eni67_289_97_rdcnt_o[7:0];

    // redist289_sync_in_aunroll_vunroll_x_in_c1_eni67_289_97_inputreg0(DELAY,2474)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist289_sync_in_aunroll_vunroll_x_in_c1_eni67_289_97_inputreg0_q <= in_c1_eni67_289;
        end
    end

    // redist289_sync_in_aunroll_vunroll_x_in_c1_eni67_289_97_wraddr(COUNTER,2477)
    // low=0, high=127, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist289_sync_in_aunroll_vunroll_x_in_c1_eni67_289_97_wraddr_i <= $unsigned(redist289_sync_in_aunroll_vunroll_x_in_c1_eni67_289_97_wraddr_i) + $unsigned(7'd1);
        end
    end
    assign redist289_sync_in_aunroll_vunroll_x_in_c1_eni67_289_97_wraddr_q = redist289_sync_in_aunroll_vunroll_x_in_c1_eni67_289_97_wraddr_i[6:0];

    // redist289_sync_in_aunroll_vunroll_x_in_c1_eni67_289_97_mem(DUALMEM,2476)
    assign redist289_sync_in_aunroll_vunroll_x_in_c1_eni67_289_97_mem_ia = redist289_sync_in_aunroll_vunroll_x_in_c1_eni67_289_97_inputreg0_q;
    assign redist289_sync_in_aunroll_vunroll_x_in_c1_eni67_289_97_mem_aa = redist289_sync_in_aunroll_vunroll_x_in_c1_eni67_289_97_wraddr_q;
    assign redist289_sync_in_aunroll_vunroll_x_in_c1_eni67_289_97_mem_ab = redist289_sync_in_aunroll_vunroll_x_in_c1_eni67_289_97_rdcnt_q[6:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(7),
        .numwords_a(128),
        .width_b(32),
        .widthad_b(7),
        .numwords_b(128),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist289_sync_in_aunroll_vunroll_x_in_c1_eni67_289_97_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist289_sync_in_aunroll_vunroll_x_in_c1_eni67_289_97_mem_aa),
        .data_a(redist289_sync_in_aunroll_vunroll_x_in_c1_eni67_289_97_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist289_sync_in_aunroll_vunroll_x_in_c1_eni67_289_97_mem_ab),
        .q_b(redist289_sync_in_aunroll_vunroll_x_in_c1_eni67_289_97_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist289_sync_in_aunroll_vunroll_x_in_c1_eni67_289_97_mem_q = redist289_sync_in_aunroll_vunroll_x_in_c1_eni67_289_97_mem_iq[31:0];

    // redist289_sync_in_aunroll_vunroll_x_in_c1_eni67_289_97_outputreg0(DELAY,2475)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist289_sync_in_aunroll_vunroll_x_in_c1_eni67_289_97_outputreg0_q <= redist289_sync_in_aunroll_vunroll_x_in_c1_eni67_289_97_mem_q;
        end
    end

    // redist32_sync_in_aunroll_vunroll_x_in_c1_eni67_33_97_rdcnt(ADD,964)
    assign redist32_sync_in_aunroll_vunroll_x_in_c1_eni67_33_97_rdcnt_a = {1'b0, redist32_sync_in_aunroll_vunroll_x_in_c1_eni67_33_97_wraddr_q};
    assign redist32_sync_in_aunroll_vunroll_x_in_c1_eni67_33_97_rdcnt_b = {1'b0, redist32_sync_in_aunroll_vunroll_x_in_c1_eni67_33_97_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist32_sync_in_aunroll_vunroll_x_in_c1_eni67_33_97_rdcnt_o <= $unsigned(redist32_sync_in_aunroll_vunroll_x_in_c1_eni67_33_97_rdcnt_a) + $unsigned(redist32_sync_in_aunroll_vunroll_x_in_c1_eni67_33_97_rdcnt_b);
        end
    end
    assign redist32_sync_in_aunroll_vunroll_x_in_c1_eni67_33_97_rdcnt_q = redist32_sync_in_aunroll_vunroll_x_in_c1_eni67_33_97_rdcnt_o[7:0];

    // redist32_sync_in_aunroll_vunroll_x_in_c1_eni67_33_97_inputreg0(DELAY,959)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist32_sync_in_aunroll_vunroll_x_in_c1_eni67_33_97_inputreg0_q <= in_c1_eni67_33;
        end
    end

    // redist32_sync_in_aunroll_vunroll_x_in_c1_eni67_33_97_wraddr(COUNTER,962)
    // low=0, high=127, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist32_sync_in_aunroll_vunroll_x_in_c1_eni67_33_97_wraddr_i <= $unsigned(redist32_sync_in_aunroll_vunroll_x_in_c1_eni67_33_97_wraddr_i) + $unsigned(7'd1);
        end
    end
    assign redist32_sync_in_aunroll_vunroll_x_in_c1_eni67_33_97_wraddr_q = redist32_sync_in_aunroll_vunroll_x_in_c1_eni67_33_97_wraddr_i[6:0];

    // redist32_sync_in_aunroll_vunroll_x_in_c1_eni67_33_97_mem(DUALMEM,961)
    assign redist32_sync_in_aunroll_vunroll_x_in_c1_eni67_33_97_mem_ia = redist32_sync_in_aunroll_vunroll_x_in_c1_eni67_33_97_inputreg0_q;
    assign redist32_sync_in_aunroll_vunroll_x_in_c1_eni67_33_97_mem_aa = redist32_sync_in_aunroll_vunroll_x_in_c1_eni67_33_97_wraddr_q;
    assign redist32_sync_in_aunroll_vunroll_x_in_c1_eni67_33_97_mem_ab = redist32_sync_in_aunroll_vunroll_x_in_c1_eni67_33_97_rdcnt_q[6:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(7),
        .numwords_a(128),
        .width_b(32),
        .widthad_b(7),
        .numwords_b(128),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist32_sync_in_aunroll_vunroll_x_in_c1_eni67_33_97_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist32_sync_in_aunroll_vunroll_x_in_c1_eni67_33_97_mem_aa),
        .data_a(redist32_sync_in_aunroll_vunroll_x_in_c1_eni67_33_97_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist32_sync_in_aunroll_vunroll_x_in_c1_eni67_33_97_mem_ab),
        .q_b(redist32_sync_in_aunroll_vunroll_x_in_c1_eni67_33_97_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist32_sync_in_aunroll_vunroll_x_in_c1_eni67_33_97_mem_q = redist32_sync_in_aunroll_vunroll_x_in_c1_eni67_33_97_mem_iq[31:0];

    // redist32_sync_in_aunroll_vunroll_x_in_c1_eni67_33_97_outputreg0(DELAY,960)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist32_sync_in_aunroll_vunroll_x_in_c1_eni67_33_97_outputreg0_q <= redist32_sync_in_aunroll_vunroll_x_in_c1_eni67_33_97_mem_q;
        end
    end

    // redist33_sync_in_aunroll_vunroll_x_in_c1_eni67_34_98_offset(CONSTANT,969)
    assign redist33_sync_in_aunroll_vunroll_x_in_c1_eni67_34_98_offset_q = 7'b0100011;

    // redist290_sync_in_aunroll_vunroll_x_in_c1_eni67_290_98_rdcnt(ADD,2485)
    assign redist290_sync_in_aunroll_vunroll_x_in_c1_eni67_290_98_rdcnt_a = {1'b0, redist290_sync_in_aunroll_vunroll_x_in_c1_eni67_290_98_wraddr_q};
    assign redist290_sync_in_aunroll_vunroll_x_in_c1_eni67_290_98_rdcnt_b = {1'b0, redist33_sync_in_aunroll_vunroll_x_in_c1_eni67_34_98_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist290_sync_in_aunroll_vunroll_x_in_c1_eni67_290_98_rdcnt_o <= $unsigned(redist290_sync_in_aunroll_vunroll_x_in_c1_eni67_290_98_rdcnt_a) + $unsigned(redist290_sync_in_aunroll_vunroll_x_in_c1_eni67_290_98_rdcnt_b);
        end
    end
    assign redist290_sync_in_aunroll_vunroll_x_in_c1_eni67_290_98_rdcnt_q = redist290_sync_in_aunroll_vunroll_x_in_c1_eni67_290_98_rdcnt_o[7:0];

    // redist290_sync_in_aunroll_vunroll_x_in_c1_eni67_290_98_inputreg0(DELAY,2480)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist290_sync_in_aunroll_vunroll_x_in_c1_eni67_290_98_inputreg0_q <= in_c1_eni67_290;
        end
    end

    // redist290_sync_in_aunroll_vunroll_x_in_c1_eni67_290_98_wraddr(COUNTER,2483)
    // low=0, high=127, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist290_sync_in_aunroll_vunroll_x_in_c1_eni67_290_98_wraddr_i <= $unsigned(redist290_sync_in_aunroll_vunroll_x_in_c1_eni67_290_98_wraddr_i) + $unsigned(7'd1);
        end
    end
    assign redist290_sync_in_aunroll_vunroll_x_in_c1_eni67_290_98_wraddr_q = redist290_sync_in_aunroll_vunroll_x_in_c1_eni67_290_98_wraddr_i[6:0];

    // redist290_sync_in_aunroll_vunroll_x_in_c1_eni67_290_98_mem(DUALMEM,2482)
    assign redist290_sync_in_aunroll_vunroll_x_in_c1_eni67_290_98_mem_ia = redist290_sync_in_aunroll_vunroll_x_in_c1_eni67_290_98_inputreg0_q;
    assign redist290_sync_in_aunroll_vunroll_x_in_c1_eni67_290_98_mem_aa = redist290_sync_in_aunroll_vunroll_x_in_c1_eni67_290_98_wraddr_q;
    assign redist290_sync_in_aunroll_vunroll_x_in_c1_eni67_290_98_mem_ab = redist290_sync_in_aunroll_vunroll_x_in_c1_eni67_290_98_rdcnt_q[6:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(7),
        .numwords_a(128),
        .width_b(32),
        .widthad_b(7),
        .numwords_b(128),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist290_sync_in_aunroll_vunroll_x_in_c1_eni67_290_98_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist290_sync_in_aunroll_vunroll_x_in_c1_eni67_290_98_mem_aa),
        .data_a(redist290_sync_in_aunroll_vunroll_x_in_c1_eni67_290_98_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist290_sync_in_aunroll_vunroll_x_in_c1_eni67_290_98_mem_ab),
        .q_b(redist290_sync_in_aunroll_vunroll_x_in_c1_eni67_290_98_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist290_sync_in_aunroll_vunroll_x_in_c1_eni67_290_98_mem_q = redist290_sync_in_aunroll_vunroll_x_in_c1_eni67_290_98_mem_iq[31:0];

    // redist290_sync_in_aunroll_vunroll_x_in_c1_eni67_290_98_outputreg0(DELAY,2481)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist290_sync_in_aunroll_vunroll_x_in_c1_eni67_290_98_outputreg0_q <= redist290_sync_in_aunroll_vunroll_x_in_c1_eni67_290_98_mem_q;
        end
    end

    // redist33_sync_in_aunroll_vunroll_x_in_c1_eni67_34_98_rdcnt(ADD,970)
    assign redist33_sync_in_aunroll_vunroll_x_in_c1_eni67_34_98_rdcnt_a = {1'b0, redist33_sync_in_aunroll_vunroll_x_in_c1_eni67_34_98_wraddr_q};
    assign redist33_sync_in_aunroll_vunroll_x_in_c1_eni67_34_98_rdcnt_b = {1'b0, redist33_sync_in_aunroll_vunroll_x_in_c1_eni67_34_98_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist33_sync_in_aunroll_vunroll_x_in_c1_eni67_34_98_rdcnt_o <= $unsigned(redist33_sync_in_aunroll_vunroll_x_in_c1_eni67_34_98_rdcnt_a) + $unsigned(redist33_sync_in_aunroll_vunroll_x_in_c1_eni67_34_98_rdcnt_b);
        end
    end
    assign redist33_sync_in_aunroll_vunroll_x_in_c1_eni67_34_98_rdcnt_q = redist33_sync_in_aunroll_vunroll_x_in_c1_eni67_34_98_rdcnt_o[7:0];

    // redist33_sync_in_aunroll_vunroll_x_in_c1_eni67_34_98_inputreg0(DELAY,965)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist33_sync_in_aunroll_vunroll_x_in_c1_eni67_34_98_inputreg0_q <= in_c1_eni67_34;
        end
    end

    // redist33_sync_in_aunroll_vunroll_x_in_c1_eni67_34_98_wraddr(COUNTER,968)
    // low=0, high=127, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist33_sync_in_aunroll_vunroll_x_in_c1_eni67_34_98_wraddr_i <= $unsigned(redist33_sync_in_aunroll_vunroll_x_in_c1_eni67_34_98_wraddr_i) + $unsigned(7'd1);
        end
    end
    assign redist33_sync_in_aunroll_vunroll_x_in_c1_eni67_34_98_wraddr_q = redist33_sync_in_aunroll_vunroll_x_in_c1_eni67_34_98_wraddr_i[6:0];

    // redist33_sync_in_aunroll_vunroll_x_in_c1_eni67_34_98_mem(DUALMEM,967)
    assign redist33_sync_in_aunroll_vunroll_x_in_c1_eni67_34_98_mem_ia = redist33_sync_in_aunroll_vunroll_x_in_c1_eni67_34_98_inputreg0_q;
    assign redist33_sync_in_aunroll_vunroll_x_in_c1_eni67_34_98_mem_aa = redist33_sync_in_aunroll_vunroll_x_in_c1_eni67_34_98_wraddr_q;
    assign redist33_sync_in_aunroll_vunroll_x_in_c1_eni67_34_98_mem_ab = redist33_sync_in_aunroll_vunroll_x_in_c1_eni67_34_98_rdcnt_q[6:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(7),
        .numwords_a(128),
        .width_b(32),
        .widthad_b(7),
        .numwords_b(128),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist33_sync_in_aunroll_vunroll_x_in_c1_eni67_34_98_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist33_sync_in_aunroll_vunroll_x_in_c1_eni67_34_98_mem_aa),
        .data_a(redist33_sync_in_aunroll_vunroll_x_in_c1_eni67_34_98_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist33_sync_in_aunroll_vunroll_x_in_c1_eni67_34_98_mem_ab),
        .q_b(redist33_sync_in_aunroll_vunroll_x_in_c1_eni67_34_98_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist33_sync_in_aunroll_vunroll_x_in_c1_eni67_34_98_mem_q = redist33_sync_in_aunroll_vunroll_x_in_c1_eni67_34_98_mem_iq[31:0];

    // redist33_sync_in_aunroll_vunroll_x_in_c1_eni67_34_98_outputreg0(DELAY,966)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist33_sync_in_aunroll_vunroll_x_in_c1_eni67_34_98_outputreg0_q <= redist33_sync_in_aunroll_vunroll_x_in_c1_eni67_34_98_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod193_cnn1784_dspb_native_dot_product_vunroll_x(BLACKBOX,23)@1189
    // in in_0@1190
    // in in_1@1190
    // in in_scalarProductPortChainin@1190
    // out out_primWireOut@1195
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000015Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod193_cnn1784_dspb_native_dot_product_vunroll_x (
        .in_0(redist33_sync_in_aunroll_vunroll_x_in_c1_eni67_34_98_outputreg0_q),
        .in_1(redist290_sync_in_aunroll_vunroll_x_in_c1_eni67_290_98_outputreg0_q),
        .in_2(redist32_sync_in_aunroll_vunroll_x_in_c1_eni67_33_97_outputreg0_q),
        .in_3(redist289_sync_in_aunroll_vunroll_x_in_c1_eni67_289_97_outputreg0_q),
        .in_scalarProductPortChainin(redist627_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod188_cnn1777_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod193_cnn1784_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist626_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod193_cnn1784_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,767)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist626_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod193_cnn1784_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod193_cnn1784_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist34_sync_in_aunroll_vunroll_x_in_c1_eni67_35_103_offset(CONSTANT,975)
    assign redist34_sync_in_aunroll_vunroll_x_in_c1_eni67_35_103_offset_q = 7'b0011110;

    // redist291_sync_in_aunroll_vunroll_x_in_c1_eni67_291_103_rdcnt(ADD,2491)
    assign redist291_sync_in_aunroll_vunroll_x_in_c1_eni67_291_103_rdcnt_a = {1'b0, redist291_sync_in_aunroll_vunroll_x_in_c1_eni67_291_103_wraddr_q};
    assign redist291_sync_in_aunroll_vunroll_x_in_c1_eni67_291_103_rdcnt_b = {1'b0, redist34_sync_in_aunroll_vunroll_x_in_c1_eni67_35_103_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist291_sync_in_aunroll_vunroll_x_in_c1_eni67_291_103_rdcnt_o <= $unsigned(redist291_sync_in_aunroll_vunroll_x_in_c1_eni67_291_103_rdcnt_a) + $unsigned(redist291_sync_in_aunroll_vunroll_x_in_c1_eni67_291_103_rdcnt_b);
        end
    end
    assign redist291_sync_in_aunroll_vunroll_x_in_c1_eni67_291_103_rdcnt_q = redist291_sync_in_aunroll_vunroll_x_in_c1_eni67_291_103_rdcnt_o[7:0];

    // redist291_sync_in_aunroll_vunroll_x_in_c1_eni67_291_103_inputreg0(DELAY,2486)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist291_sync_in_aunroll_vunroll_x_in_c1_eni67_291_103_inputreg0_q <= in_c1_eni67_291;
        end
    end

    // redist291_sync_in_aunroll_vunroll_x_in_c1_eni67_291_103_wraddr(COUNTER,2489)
    // low=0, high=127, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist291_sync_in_aunroll_vunroll_x_in_c1_eni67_291_103_wraddr_i <= $unsigned(redist291_sync_in_aunroll_vunroll_x_in_c1_eni67_291_103_wraddr_i) + $unsigned(7'd1);
        end
    end
    assign redist291_sync_in_aunroll_vunroll_x_in_c1_eni67_291_103_wraddr_q = redist291_sync_in_aunroll_vunroll_x_in_c1_eni67_291_103_wraddr_i[6:0];

    // redist291_sync_in_aunroll_vunroll_x_in_c1_eni67_291_103_mem(DUALMEM,2488)
    assign redist291_sync_in_aunroll_vunroll_x_in_c1_eni67_291_103_mem_ia = redist291_sync_in_aunroll_vunroll_x_in_c1_eni67_291_103_inputreg0_q;
    assign redist291_sync_in_aunroll_vunroll_x_in_c1_eni67_291_103_mem_aa = redist291_sync_in_aunroll_vunroll_x_in_c1_eni67_291_103_wraddr_q;
    assign redist291_sync_in_aunroll_vunroll_x_in_c1_eni67_291_103_mem_ab = redist291_sync_in_aunroll_vunroll_x_in_c1_eni67_291_103_rdcnt_q[6:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(7),
        .numwords_a(128),
        .width_b(32),
        .widthad_b(7),
        .numwords_b(128),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist291_sync_in_aunroll_vunroll_x_in_c1_eni67_291_103_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist291_sync_in_aunroll_vunroll_x_in_c1_eni67_291_103_mem_aa),
        .data_a(redist291_sync_in_aunroll_vunroll_x_in_c1_eni67_291_103_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist291_sync_in_aunroll_vunroll_x_in_c1_eni67_291_103_mem_ab),
        .q_b(redist291_sync_in_aunroll_vunroll_x_in_c1_eni67_291_103_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist291_sync_in_aunroll_vunroll_x_in_c1_eni67_291_103_mem_q = redist291_sync_in_aunroll_vunroll_x_in_c1_eni67_291_103_mem_iq[31:0];

    // redist291_sync_in_aunroll_vunroll_x_in_c1_eni67_291_103_outputreg0(DELAY,2487)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist291_sync_in_aunroll_vunroll_x_in_c1_eni67_291_103_outputreg0_q <= redist291_sync_in_aunroll_vunroll_x_in_c1_eni67_291_103_mem_q;
        end
    end

    // redist34_sync_in_aunroll_vunroll_x_in_c1_eni67_35_103_rdcnt(ADD,976)
    assign redist34_sync_in_aunroll_vunroll_x_in_c1_eni67_35_103_rdcnt_a = {1'b0, redist34_sync_in_aunroll_vunroll_x_in_c1_eni67_35_103_wraddr_q};
    assign redist34_sync_in_aunroll_vunroll_x_in_c1_eni67_35_103_rdcnt_b = {1'b0, redist34_sync_in_aunroll_vunroll_x_in_c1_eni67_35_103_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist34_sync_in_aunroll_vunroll_x_in_c1_eni67_35_103_rdcnt_o <= $unsigned(redist34_sync_in_aunroll_vunroll_x_in_c1_eni67_35_103_rdcnt_a) + $unsigned(redist34_sync_in_aunroll_vunroll_x_in_c1_eni67_35_103_rdcnt_b);
        end
    end
    assign redist34_sync_in_aunroll_vunroll_x_in_c1_eni67_35_103_rdcnt_q = redist34_sync_in_aunroll_vunroll_x_in_c1_eni67_35_103_rdcnt_o[7:0];

    // redist34_sync_in_aunroll_vunroll_x_in_c1_eni67_35_103_inputreg0(DELAY,971)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist34_sync_in_aunroll_vunroll_x_in_c1_eni67_35_103_inputreg0_q <= in_c1_eni67_35;
        end
    end

    // redist34_sync_in_aunroll_vunroll_x_in_c1_eni67_35_103_wraddr(COUNTER,974)
    // low=0, high=127, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist34_sync_in_aunroll_vunroll_x_in_c1_eni67_35_103_wraddr_i <= $unsigned(redist34_sync_in_aunroll_vunroll_x_in_c1_eni67_35_103_wraddr_i) + $unsigned(7'd1);
        end
    end
    assign redist34_sync_in_aunroll_vunroll_x_in_c1_eni67_35_103_wraddr_q = redist34_sync_in_aunroll_vunroll_x_in_c1_eni67_35_103_wraddr_i[6:0];

    // redist34_sync_in_aunroll_vunroll_x_in_c1_eni67_35_103_mem(DUALMEM,973)
    assign redist34_sync_in_aunroll_vunroll_x_in_c1_eni67_35_103_mem_ia = redist34_sync_in_aunroll_vunroll_x_in_c1_eni67_35_103_inputreg0_q;
    assign redist34_sync_in_aunroll_vunroll_x_in_c1_eni67_35_103_mem_aa = redist34_sync_in_aunroll_vunroll_x_in_c1_eni67_35_103_wraddr_q;
    assign redist34_sync_in_aunroll_vunroll_x_in_c1_eni67_35_103_mem_ab = redist34_sync_in_aunroll_vunroll_x_in_c1_eni67_35_103_rdcnt_q[6:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(7),
        .numwords_a(128),
        .width_b(32),
        .widthad_b(7),
        .numwords_b(128),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist34_sync_in_aunroll_vunroll_x_in_c1_eni67_35_103_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist34_sync_in_aunroll_vunroll_x_in_c1_eni67_35_103_mem_aa),
        .data_a(redist34_sync_in_aunroll_vunroll_x_in_c1_eni67_35_103_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist34_sync_in_aunroll_vunroll_x_in_c1_eni67_35_103_mem_ab),
        .q_b(redist34_sync_in_aunroll_vunroll_x_in_c1_eni67_35_103_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist34_sync_in_aunroll_vunroll_x_in_c1_eni67_35_103_mem_q = redist34_sync_in_aunroll_vunroll_x_in_c1_eni67_35_103_mem_iq[31:0];

    // redist34_sync_in_aunroll_vunroll_x_in_c1_eni67_35_103_outputreg0(DELAY,972)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist34_sync_in_aunroll_vunroll_x_in_c1_eni67_35_103_outputreg0_q <= redist34_sync_in_aunroll_vunroll_x_in_c1_eni67_35_103_mem_q;
        end
    end

    // redist35_sync_in_aunroll_vunroll_x_in_c1_eni67_36_104_offset(CONSTANT,981)
    assign redist35_sync_in_aunroll_vunroll_x_in_c1_eni67_36_104_offset_q = 7'b0011101;

    // redist292_sync_in_aunroll_vunroll_x_in_c1_eni67_292_104_rdcnt(ADD,2497)
    assign redist292_sync_in_aunroll_vunroll_x_in_c1_eni67_292_104_rdcnt_a = {1'b0, redist292_sync_in_aunroll_vunroll_x_in_c1_eni67_292_104_wraddr_q};
    assign redist292_sync_in_aunroll_vunroll_x_in_c1_eni67_292_104_rdcnt_b = {1'b0, redist35_sync_in_aunroll_vunroll_x_in_c1_eni67_36_104_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist292_sync_in_aunroll_vunroll_x_in_c1_eni67_292_104_rdcnt_o <= $unsigned(redist292_sync_in_aunroll_vunroll_x_in_c1_eni67_292_104_rdcnt_a) + $unsigned(redist292_sync_in_aunroll_vunroll_x_in_c1_eni67_292_104_rdcnt_b);
        end
    end
    assign redist292_sync_in_aunroll_vunroll_x_in_c1_eni67_292_104_rdcnt_q = redist292_sync_in_aunroll_vunroll_x_in_c1_eni67_292_104_rdcnt_o[7:0];

    // redist292_sync_in_aunroll_vunroll_x_in_c1_eni67_292_104_inputreg0(DELAY,2492)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist292_sync_in_aunroll_vunroll_x_in_c1_eni67_292_104_inputreg0_q <= in_c1_eni67_292;
        end
    end

    // redist292_sync_in_aunroll_vunroll_x_in_c1_eni67_292_104_wraddr(COUNTER,2495)
    // low=0, high=127, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist292_sync_in_aunroll_vunroll_x_in_c1_eni67_292_104_wraddr_i <= $unsigned(redist292_sync_in_aunroll_vunroll_x_in_c1_eni67_292_104_wraddr_i) + $unsigned(7'd1);
        end
    end
    assign redist292_sync_in_aunroll_vunroll_x_in_c1_eni67_292_104_wraddr_q = redist292_sync_in_aunroll_vunroll_x_in_c1_eni67_292_104_wraddr_i[6:0];

    // redist292_sync_in_aunroll_vunroll_x_in_c1_eni67_292_104_mem(DUALMEM,2494)
    assign redist292_sync_in_aunroll_vunroll_x_in_c1_eni67_292_104_mem_ia = redist292_sync_in_aunroll_vunroll_x_in_c1_eni67_292_104_inputreg0_q;
    assign redist292_sync_in_aunroll_vunroll_x_in_c1_eni67_292_104_mem_aa = redist292_sync_in_aunroll_vunroll_x_in_c1_eni67_292_104_wraddr_q;
    assign redist292_sync_in_aunroll_vunroll_x_in_c1_eni67_292_104_mem_ab = redist292_sync_in_aunroll_vunroll_x_in_c1_eni67_292_104_rdcnt_q[6:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(7),
        .numwords_a(128),
        .width_b(32),
        .widthad_b(7),
        .numwords_b(128),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist292_sync_in_aunroll_vunroll_x_in_c1_eni67_292_104_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist292_sync_in_aunroll_vunroll_x_in_c1_eni67_292_104_mem_aa),
        .data_a(redist292_sync_in_aunroll_vunroll_x_in_c1_eni67_292_104_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist292_sync_in_aunroll_vunroll_x_in_c1_eni67_292_104_mem_ab),
        .q_b(redist292_sync_in_aunroll_vunroll_x_in_c1_eni67_292_104_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist292_sync_in_aunroll_vunroll_x_in_c1_eni67_292_104_mem_q = redist292_sync_in_aunroll_vunroll_x_in_c1_eni67_292_104_mem_iq[31:0];

    // redist292_sync_in_aunroll_vunroll_x_in_c1_eni67_292_104_outputreg0(DELAY,2493)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist292_sync_in_aunroll_vunroll_x_in_c1_eni67_292_104_outputreg0_q <= redist292_sync_in_aunroll_vunroll_x_in_c1_eni67_292_104_mem_q;
        end
    end

    // redist35_sync_in_aunroll_vunroll_x_in_c1_eni67_36_104_rdcnt(ADD,982)
    assign redist35_sync_in_aunroll_vunroll_x_in_c1_eni67_36_104_rdcnt_a = {1'b0, redist35_sync_in_aunroll_vunroll_x_in_c1_eni67_36_104_wraddr_q};
    assign redist35_sync_in_aunroll_vunroll_x_in_c1_eni67_36_104_rdcnt_b = {1'b0, redist35_sync_in_aunroll_vunroll_x_in_c1_eni67_36_104_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist35_sync_in_aunroll_vunroll_x_in_c1_eni67_36_104_rdcnt_o <= $unsigned(redist35_sync_in_aunroll_vunroll_x_in_c1_eni67_36_104_rdcnt_a) + $unsigned(redist35_sync_in_aunroll_vunroll_x_in_c1_eni67_36_104_rdcnt_b);
        end
    end
    assign redist35_sync_in_aunroll_vunroll_x_in_c1_eni67_36_104_rdcnt_q = redist35_sync_in_aunroll_vunroll_x_in_c1_eni67_36_104_rdcnt_o[7:0];

    // redist35_sync_in_aunroll_vunroll_x_in_c1_eni67_36_104_inputreg0(DELAY,977)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist35_sync_in_aunroll_vunroll_x_in_c1_eni67_36_104_inputreg0_q <= in_c1_eni67_36;
        end
    end

    // redist35_sync_in_aunroll_vunroll_x_in_c1_eni67_36_104_wraddr(COUNTER,980)
    // low=0, high=127, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist35_sync_in_aunroll_vunroll_x_in_c1_eni67_36_104_wraddr_i <= $unsigned(redist35_sync_in_aunroll_vunroll_x_in_c1_eni67_36_104_wraddr_i) + $unsigned(7'd1);
        end
    end
    assign redist35_sync_in_aunroll_vunroll_x_in_c1_eni67_36_104_wraddr_q = redist35_sync_in_aunroll_vunroll_x_in_c1_eni67_36_104_wraddr_i[6:0];

    // redist35_sync_in_aunroll_vunroll_x_in_c1_eni67_36_104_mem(DUALMEM,979)
    assign redist35_sync_in_aunroll_vunroll_x_in_c1_eni67_36_104_mem_ia = redist35_sync_in_aunroll_vunroll_x_in_c1_eni67_36_104_inputreg0_q;
    assign redist35_sync_in_aunroll_vunroll_x_in_c1_eni67_36_104_mem_aa = redist35_sync_in_aunroll_vunroll_x_in_c1_eni67_36_104_wraddr_q;
    assign redist35_sync_in_aunroll_vunroll_x_in_c1_eni67_36_104_mem_ab = redist35_sync_in_aunroll_vunroll_x_in_c1_eni67_36_104_rdcnt_q[6:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(7),
        .numwords_a(128),
        .width_b(32),
        .widthad_b(7),
        .numwords_b(128),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist35_sync_in_aunroll_vunroll_x_in_c1_eni67_36_104_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist35_sync_in_aunroll_vunroll_x_in_c1_eni67_36_104_mem_aa),
        .data_a(redist35_sync_in_aunroll_vunroll_x_in_c1_eni67_36_104_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist35_sync_in_aunroll_vunroll_x_in_c1_eni67_36_104_mem_ab),
        .q_b(redist35_sync_in_aunroll_vunroll_x_in_c1_eni67_36_104_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist35_sync_in_aunroll_vunroll_x_in_c1_eni67_36_104_mem_q = redist35_sync_in_aunroll_vunroll_x_in_c1_eni67_36_104_mem_iq[31:0];

    // redist35_sync_in_aunroll_vunroll_x_in_c1_eni67_36_104_outputreg0(DELAY,978)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist35_sync_in_aunroll_vunroll_x_in_c1_eni67_36_104_outputreg0_q <= redist35_sync_in_aunroll_vunroll_x_in_c1_eni67_36_104_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod198_cnn1790_dspb_native_dot_product_vunroll_x(BLACKBOX,24)@1195
    // in in_0@1196
    // in in_1@1196
    // in in_scalarProductPortChainin@1196
    // out out_primWireOut@1201
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000016Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod198_cnn1790_dspb_native_dot_product_vunroll_x (
        .in_0(redist35_sync_in_aunroll_vunroll_x_in_c1_eni67_36_104_outputreg0_q),
        .in_1(redist292_sync_in_aunroll_vunroll_x_in_c1_eni67_292_104_outputreg0_q),
        .in_2(redist34_sync_in_aunroll_vunroll_x_in_c1_eni67_35_103_outputreg0_q),
        .in_3(redist291_sync_in_aunroll_vunroll_x_in_c1_eni67_291_103_outputreg0_q),
        .in_scalarProductPortChainin(redist626_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod193_cnn1784_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod198_cnn1790_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist625_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod198_cnn1790_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,766)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist625_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod198_cnn1790_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod198_cnn1790_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist36_sync_in_aunroll_vunroll_x_in_c1_eni67_37_109_offset(CONSTANT,987)
    assign redist36_sync_in_aunroll_vunroll_x_in_c1_eni67_37_109_offset_q = 7'b0011000;

    // redist293_sync_in_aunroll_vunroll_x_in_c1_eni67_293_109_rdcnt(ADD,2503)
    assign redist293_sync_in_aunroll_vunroll_x_in_c1_eni67_293_109_rdcnt_a = {1'b0, redist293_sync_in_aunroll_vunroll_x_in_c1_eni67_293_109_wraddr_q};
    assign redist293_sync_in_aunroll_vunroll_x_in_c1_eni67_293_109_rdcnt_b = {1'b0, redist36_sync_in_aunroll_vunroll_x_in_c1_eni67_37_109_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist293_sync_in_aunroll_vunroll_x_in_c1_eni67_293_109_rdcnt_o <= $unsigned(redist293_sync_in_aunroll_vunroll_x_in_c1_eni67_293_109_rdcnt_a) + $unsigned(redist293_sync_in_aunroll_vunroll_x_in_c1_eni67_293_109_rdcnt_b);
        end
    end
    assign redist293_sync_in_aunroll_vunroll_x_in_c1_eni67_293_109_rdcnt_q = redist293_sync_in_aunroll_vunroll_x_in_c1_eni67_293_109_rdcnt_o[7:0];

    // redist293_sync_in_aunroll_vunroll_x_in_c1_eni67_293_109_inputreg0(DELAY,2498)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist293_sync_in_aunroll_vunroll_x_in_c1_eni67_293_109_inputreg0_q <= in_c1_eni67_293;
        end
    end

    // redist293_sync_in_aunroll_vunroll_x_in_c1_eni67_293_109_wraddr(COUNTER,2501)
    // low=0, high=127, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist293_sync_in_aunroll_vunroll_x_in_c1_eni67_293_109_wraddr_i <= $unsigned(redist293_sync_in_aunroll_vunroll_x_in_c1_eni67_293_109_wraddr_i) + $unsigned(7'd1);
        end
    end
    assign redist293_sync_in_aunroll_vunroll_x_in_c1_eni67_293_109_wraddr_q = redist293_sync_in_aunroll_vunroll_x_in_c1_eni67_293_109_wraddr_i[6:0];

    // redist293_sync_in_aunroll_vunroll_x_in_c1_eni67_293_109_mem(DUALMEM,2500)
    assign redist293_sync_in_aunroll_vunroll_x_in_c1_eni67_293_109_mem_ia = redist293_sync_in_aunroll_vunroll_x_in_c1_eni67_293_109_inputreg0_q;
    assign redist293_sync_in_aunroll_vunroll_x_in_c1_eni67_293_109_mem_aa = redist293_sync_in_aunroll_vunroll_x_in_c1_eni67_293_109_wraddr_q;
    assign redist293_sync_in_aunroll_vunroll_x_in_c1_eni67_293_109_mem_ab = redist293_sync_in_aunroll_vunroll_x_in_c1_eni67_293_109_rdcnt_q[6:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(7),
        .numwords_a(128),
        .width_b(32),
        .widthad_b(7),
        .numwords_b(128),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist293_sync_in_aunroll_vunroll_x_in_c1_eni67_293_109_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist293_sync_in_aunroll_vunroll_x_in_c1_eni67_293_109_mem_aa),
        .data_a(redist293_sync_in_aunroll_vunroll_x_in_c1_eni67_293_109_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist293_sync_in_aunroll_vunroll_x_in_c1_eni67_293_109_mem_ab),
        .q_b(redist293_sync_in_aunroll_vunroll_x_in_c1_eni67_293_109_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist293_sync_in_aunroll_vunroll_x_in_c1_eni67_293_109_mem_q = redist293_sync_in_aunroll_vunroll_x_in_c1_eni67_293_109_mem_iq[31:0];

    // redist293_sync_in_aunroll_vunroll_x_in_c1_eni67_293_109_outputreg0(DELAY,2499)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist293_sync_in_aunroll_vunroll_x_in_c1_eni67_293_109_outputreg0_q <= redist293_sync_in_aunroll_vunroll_x_in_c1_eni67_293_109_mem_q;
        end
    end

    // redist36_sync_in_aunroll_vunroll_x_in_c1_eni67_37_109_rdcnt(ADD,988)
    assign redist36_sync_in_aunroll_vunroll_x_in_c1_eni67_37_109_rdcnt_a = {1'b0, redist36_sync_in_aunroll_vunroll_x_in_c1_eni67_37_109_wraddr_q};
    assign redist36_sync_in_aunroll_vunroll_x_in_c1_eni67_37_109_rdcnt_b = {1'b0, redist36_sync_in_aunroll_vunroll_x_in_c1_eni67_37_109_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist36_sync_in_aunroll_vunroll_x_in_c1_eni67_37_109_rdcnt_o <= $unsigned(redist36_sync_in_aunroll_vunroll_x_in_c1_eni67_37_109_rdcnt_a) + $unsigned(redist36_sync_in_aunroll_vunroll_x_in_c1_eni67_37_109_rdcnt_b);
        end
    end
    assign redist36_sync_in_aunroll_vunroll_x_in_c1_eni67_37_109_rdcnt_q = redist36_sync_in_aunroll_vunroll_x_in_c1_eni67_37_109_rdcnt_o[7:0];

    // redist36_sync_in_aunroll_vunroll_x_in_c1_eni67_37_109_inputreg0(DELAY,983)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist36_sync_in_aunroll_vunroll_x_in_c1_eni67_37_109_inputreg0_q <= in_c1_eni67_37;
        end
    end

    // redist36_sync_in_aunroll_vunroll_x_in_c1_eni67_37_109_wraddr(COUNTER,986)
    // low=0, high=127, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist36_sync_in_aunroll_vunroll_x_in_c1_eni67_37_109_wraddr_i <= $unsigned(redist36_sync_in_aunroll_vunroll_x_in_c1_eni67_37_109_wraddr_i) + $unsigned(7'd1);
        end
    end
    assign redist36_sync_in_aunroll_vunroll_x_in_c1_eni67_37_109_wraddr_q = redist36_sync_in_aunroll_vunroll_x_in_c1_eni67_37_109_wraddr_i[6:0];

    // redist36_sync_in_aunroll_vunroll_x_in_c1_eni67_37_109_mem(DUALMEM,985)
    assign redist36_sync_in_aunroll_vunroll_x_in_c1_eni67_37_109_mem_ia = redist36_sync_in_aunroll_vunroll_x_in_c1_eni67_37_109_inputreg0_q;
    assign redist36_sync_in_aunroll_vunroll_x_in_c1_eni67_37_109_mem_aa = redist36_sync_in_aunroll_vunroll_x_in_c1_eni67_37_109_wraddr_q;
    assign redist36_sync_in_aunroll_vunroll_x_in_c1_eni67_37_109_mem_ab = redist36_sync_in_aunroll_vunroll_x_in_c1_eni67_37_109_rdcnt_q[6:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(7),
        .numwords_a(128),
        .width_b(32),
        .widthad_b(7),
        .numwords_b(128),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist36_sync_in_aunroll_vunroll_x_in_c1_eni67_37_109_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist36_sync_in_aunroll_vunroll_x_in_c1_eni67_37_109_mem_aa),
        .data_a(redist36_sync_in_aunroll_vunroll_x_in_c1_eni67_37_109_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist36_sync_in_aunroll_vunroll_x_in_c1_eni67_37_109_mem_ab),
        .q_b(redist36_sync_in_aunroll_vunroll_x_in_c1_eni67_37_109_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist36_sync_in_aunroll_vunroll_x_in_c1_eni67_37_109_mem_q = redist36_sync_in_aunroll_vunroll_x_in_c1_eni67_37_109_mem_iq[31:0];

    // redist36_sync_in_aunroll_vunroll_x_in_c1_eni67_37_109_outputreg0(DELAY,984)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist36_sync_in_aunroll_vunroll_x_in_c1_eni67_37_109_outputreg0_q <= redist36_sync_in_aunroll_vunroll_x_in_c1_eni67_37_109_mem_q;
        end
    end

    // redist37_sync_in_aunroll_vunroll_x_in_c1_eni67_38_110_offset(CONSTANT,993)
    assign redist37_sync_in_aunroll_vunroll_x_in_c1_eni67_38_110_offset_q = 7'b0010111;

    // redist294_sync_in_aunroll_vunroll_x_in_c1_eni67_294_110_rdcnt(ADD,2509)
    assign redist294_sync_in_aunroll_vunroll_x_in_c1_eni67_294_110_rdcnt_a = {1'b0, redist294_sync_in_aunroll_vunroll_x_in_c1_eni67_294_110_wraddr_q};
    assign redist294_sync_in_aunroll_vunroll_x_in_c1_eni67_294_110_rdcnt_b = {1'b0, redist37_sync_in_aunroll_vunroll_x_in_c1_eni67_38_110_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist294_sync_in_aunroll_vunroll_x_in_c1_eni67_294_110_rdcnt_o <= $unsigned(redist294_sync_in_aunroll_vunroll_x_in_c1_eni67_294_110_rdcnt_a) + $unsigned(redist294_sync_in_aunroll_vunroll_x_in_c1_eni67_294_110_rdcnt_b);
        end
    end
    assign redist294_sync_in_aunroll_vunroll_x_in_c1_eni67_294_110_rdcnt_q = redist294_sync_in_aunroll_vunroll_x_in_c1_eni67_294_110_rdcnt_o[7:0];

    // redist294_sync_in_aunroll_vunroll_x_in_c1_eni67_294_110_inputreg0(DELAY,2504)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist294_sync_in_aunroll_vunroll_x_in_c1_eni67_294_110_inputreg0_q <= in_c1_eni67_294;
        end
    end

    // redist294_sync_in_aunroll_vunroll_x_in_c1_eni67_294_110_wraddr(COUNTER,2507)
    // low=0, high=127, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist294_sync_in_aunroll_vunroll_x_in_c1_eni67_294_110_wraddr_i <= $unsigned(redist294_sync_in_aunroll_vunroll_x_in_c1_eni67_294_110_wraddr_i) + $unsigned(7'd1);
        end
    end
    assign redist294_sync_in_aunroll_vunroll_x_in_c1_eni67_294_110_wraddr_q = redist294_sync_in_aunroll_vunroll_x_in_c1_eni67_294_110_wraddr_i[6:0];

    // redist294_sync_in_aunroll_vunroll_x_in_c1_eni67_294_110_mem(DUALMEM,2506)
    assign redist294_sync_in_aunroll_vunroll_x_in_c1_eni67_294_110_mem_ia = redist294_sync_in_aunroll_vunroll_x_in_c1_eni67_294_110_inputreg0_q;
    assign redist294_sync_in_aunroll_vunroll_x_in_c1_eni67_294_110_mem_aa = redist294_sync_in_aunroll_vunroll_x_in_c1_eni67_294_110_wraddr_q;
    assign redist294_sync_in_aunroll_vunroll_x_in_c1_eni67_294_110_mem_ab = redist294_sync_in_aunroll_vunroll_x_in_c1_eni67_294_110_rdcnt_q[6:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(7),
        .numwords_a(128),
        .width_b(32),
        .widthad_b(7),
        .numwords_b(128),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist294_sync_in_aunroll_vunroll_x_in_c1_eni67_294_110_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist294_sync_in_aunroll_vunroll_x_in_c1_eni67_294_110_mem_aa),
        .data_a(redist294_sync_in_aunroll_vunroll_x_in_c1_eni67_294_110_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist294_sync_in_aunroll_vunroll_x_in_c1_eni67_294_110_mem_ab),
        .q_b(redist294_sync_in_aunroll_vunroll_x_in_c1_eni67_294_110_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist294_sync_in_aunroll_vunroll_x_in_c1_eni67_294_110_mem_q = redist294_sync_in_aunroll_vunroll_x_in_c1_eni67_294_110_mem_iq[31:0];

    // redist294_sync_in_aunroll_vunroll_x_in_c1_eni67_294_110_outputreg0(DELAY,2505)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist294_sync_in_aunroll_vunroll_x_in_c1_eni67_294_110_outputreg0_q <= redist294_sync_in_aunroll_vunroll_x_in_c1_eni67_294_110_mem_q;
        end
    end

    // redist37_sync_in_aunroll_vunroll_x_in_c1_eni67_38_110_rdcnt(ADD,994)
    assign redist37_sync_in_aunroll_vunroll_x_in_c1_eni67_38_110_rdcnt_a = {1'b0, redist37_sync_in_aunroll_vunroll_x_in_c1_eni67_38_110_wraddr_q};
    assign redist37_sync_in_aunroll_vunroll_x_in_c1_eni67_38_110_rdcnt_b = {1'b0, redist37_sync_in_aunroll_vunroll_x_in_c1_eni67_38_110_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist37_sync_in_aunroll_vunroll_x_in_c1_eni67_38_110_rdcnt_o <= $unsigned(redist37_sync_in_aunroll_vunroll_x_in_c1_eni67_38_110_rdcnt_a) + $unsigned(redist37_sync_in_aunroll_vunroll_x_in_c1_eni67_38_110_rdcnt_b);
        end
    end
    assign redist37_sync_in_aunroll_vunroll_x_in_c1_eni67_38_110_rdcnt_q = redist37_sync_in_aunroll_vunroll_x_in_c1_eni67_38_110_rdcnt_o[7:0];

    // redist37_sync_in_aunroll_vunroll_x_in_c1_eni67_38_110_inputreg0(DELAY,989)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist37_sync_in_aunroll_vunroll_x_in_c1_eni67_38_110_inputreg0_q <= in_c1_eni67_38;
        end
    end

    // redist37_sync_in_aunroll_vunroll_x_in_c1_eni67_38_110_wraddr(COUNTER,992)
    // low=0, high=127, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist37_sync_in_aunroll_vunroll_x_in_c1_eni67_38_110_wraddr_i <= $unsigned(redist37_sync_in_aunroll_vunroll_x_in_c1_eni67_38_110_wraddr_i) + $unsigned(7'd1);
        end
    end
    assign redist37_sync_in_aunroll_vunroll_x_in_c1_eni67_38_110_wraddr_q = redist37_sync_in_aunroll_vunroll_x_in_c1_eni67_38_110_wraddr_i[6:0];

    // redist37_sync_in_aunroll_vunroll_x_in_c1_eni67_38_110_mem(DUALMEM,991)
    assign redist37_sync_in_aunroll_vunroll_x_in_c1_eni67_38_110_mem_ia = redist37_sync_in_aunroll_vunroll_x_in_c1_eni67_38_110_inputreg0_q;
    assign redist37_sync_in_aunroll_vunroll_x_in_c1_eni67_38_110_mem_aa = redist37_sync_in_aunroll_vunroll_x_in_c1_eni67_38_110_wraddr_q;
    assign redist37_sync_in_aunroll_vunroll_x_in_c1_eni67_38_110_mem_ab = redist37_sync_in_aunroll_vunroll_x_in_c1_eni67_38_110_rdcnt_q[6:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(7),
        .numwords_a(128),
        .width_b(32),
        .widthad_b(7),
        .numwords_b(128),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist37_sync_in_aunroll_vunroll_x_in_c1_eni67_38_110_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist37_sync_in_aunroll_vunroll_x_in_c1_eni67_38_110_mem_aa),
        .data_a(redist37_sync_in_aunroll_vunroll_x_in_c1_eni67_38_110_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist37_sync_in_aunroll_vunroll_x_in_c1_eni67_38_110_mem_ab),
        .q_b(redist37_sync_in_aunroll_vunroll_x_in_c1_eni67_38_110_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist37_sync_in_aunroll_vunroll_x_in_c1_eni67_38_110_mem_q = redist37_sync_in_aunroll_vunroll_x_in_c1_eni67_38_110_mem_iq[31:0];

    // redist37_sync_in_aunroll_vunroll_x_in_c1_eni67_38_110_outputreg0(DELAY,990)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist37_sync_in_aunroll_vunroll_x_in_c1_eni67_38_110_outputreg0_q <= redist37_sync_in_aunroll_vunroll_x_in_c1_eni67_38_110_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod203_cnn1797_dspb_native_dot_product_vunroll_x(BLACKBOX,25)@1201
    // in in_0@1202
    // in in_1@1202
    // in in_scalarProductPortChainin@1202
    // out out_primWireOut@1207
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000017Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod203_cnn1797_dspb_native_dot_product_vunroll_x (
        .in_0(redist37_sync_in_aunroll_vunroll_x_in_c1_eni67_38_110_outputreg0_q),
        .in_1(redist294_sync_in_aunroll_vunroll_x_in_c1_eni67_294_110_outputreg0_q),
        .in_2(redist36_sync_in_aunroll_vunroll_x_in_c1_eni67_37_109_outputreg0_q),
        .in_3(redist293_sync_in_aunroll_vunroll_x_in_c1_eni67_293_109_outputreg0_q),
        .in_scalarProductPortChainin(redist625_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod198_cnn1790_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod203_cnn1797_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist624_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod203_cnn1797_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,765)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist624_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod203_cnn1797_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod203_cnn1797_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist38_sync_in_aunroll_vunroll_x_in_c1_eni67_39_115_offset(CONSTANT,999)
    assign redist38_sync_in_aunroll_vunroll_x_in_c1_eni67_39_115_offset_q = 7'b0010010;

    // redist295_sync_in_aunroll_vunroll_x_in_c1_eni67_295_115_rdcnt(ADD,2515)
    assign redist295_sync_in_aunroll_vunroll_x_in_c1_eni67_295_115_rdcnt_a = {1'b0, redist295_sync_in_aunroll_vunroll_x_in_c1_eni67_295_115_wraddr_q};
    assign redist295_sync_in_aunroll_vunroll_x_in_c1_eni67_295_115_rdcnt_b = {1'b0, redist38_sync_in_aunroll_vunroll_x_in_c1_eni67_39_115_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist295_sync_in_aunroll_vunroll_x_in_c1_eni67_295_115_rdcnt_o <= $unsigned(redist295_sync_in_aunroll_vunroll_x_in_c1_eni67_295_115_rdcnt_a) + $unsigned(redist295_sync_in_aunroll_vunroll_x_in_c1_eni67_295_115_rdcnt_b);
        end
    end
    assign redist295_sync_in_aunroll_vunroll_x_in_c1_eni67_295_115_rdcnt_q = redist295_sync_in_aunroll_vunroll_x_in_c1_eni67_295_115_rdcnt_o[7:0];

    // redist295_sync_in_aunroll_vunroll_x_in_c1_eni67_295_115_inputreg0(DELAY,2510)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist295_sync_in_aunroll_vunroll_x_in_c1_eni67_295_115_inputreg0_q <= in_c1_eni67_295;
        end
    end

    // redist295_sync_in_aunroll_vunroll_x_in_c1_eni67_295_115_wraddr(COUNTER,2513)
    // low=0, high=127, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist295_sync_in_aunroll_vunroll_x_in_c1_eni67_295_115_wraddr_i <= $unsigned(redist295_sync_in_aunroll_vunroll_x_in_c1_eni67_295_115_wraddr_i) + $unsigned(7'd1);
        end
    end
    assign redist295_sync_in_aunroll_vunroll_x_in_c1_eni67_295_115_wraddr_q = redist295_sync_in_aunroll_vunroll_x_in_c1_eni67_295_115_wraddr_i[6:0];

    // redist295_sync_in_aunroll_vunroll_x_in_c1_eni67_295_115_mem(DUALMEM,2512)
    assign redist295_sync_in_aunroll_vunroll_x_in_c1_eni67_295_115_mem_ia = redist295_sync_in_aunroll_vunroll_x_in_c1_eni67_295_115_inputreg0_q;
    assign redist295_sync_in_aunroll_vunroll_x_in_c1_eni67_295_115_mem_aa = redist295_sync_in_aunroll_vunroll_x_in_c1_eni67_295_115_wraddr_q;
    assign redist295_sync_in_aunroll_vunroll_x_in_c1_eni67_295_115_mem_ab = redist295_sync_in_aunroll_vunroll_x_in_c1_eni67_295_115_rdcnt_q[6:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(7),
        .numwords_a(128),
        .width_b(32),
        .widthad_b(7),
        .numwords_b(128),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist295_sync_in_aunroll_vunroll_x_in_c1_eni67_295_115_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist295_sync_in_aunroll_vunroll_x_in_c1_eni67_295_115_mem_aa),
        .data_a(redist295_sync_in_aunroll_vunroll_x_in_c1_eni67_295_115_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist295_sync_in_aunroll_vunroll_x_in_c1_eni67_295_115_mem_ab),
        .q_b(redist295_sync_in_aunroll_vunroll_x_in_c1_eni67_295_115_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist295_sync_in_aunroll_vunroll_x_in_c1_eni67_295_115_mem_q = redist295_sync_in_aunroll_vunroll_x_in_c1_eni67_295_115_mem_iq[31:0];

    // redist295_sync_in_aunroll_vunroll_x_in_c1_eni67_295_115_outputreg0(DELAY,2511)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist295_sync_in_aunroll_vunroll_x_in_c1_eni67_295_115_outputreg0_q <= redist295_sync_in_aunroll_vunroll_x_in_c1_eni67_295_115_mem_q;
        end
    end

    // redist38_sync_in_aunroll_vunroll_x_in_c1_eni67_39_115_rdcnt(ADD,1000)
    assign redist38_sync_in_aunroll_vunroll_x_in_c1_eni67_39_115_rdcnt_a = {1'b0, redist38_sync_in_aunroll_vunroll_x_in_c1_eni67_39_115_wraddr_q};
    assign redist38_sync_in_aunroll_vunroll_x_in_c1_eni67_39_115_rdcnt_b = {1'b0, redist38_sync_in_aunroll_vunroll_x_in_c1_eni67_39_115_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist38_sync_in_aunroll_vunroll_x_in_c1_eni67_39_115_rdcnt_o <= $unsigned(redist38_sync_in_aunroll_vunroll_x_in_c1_eni67_39_115_rdcnt_a) + $unsigned(redist38_sync_in_aunroll_vunroll_x_in_c1_eni67_39_115_rdcnt_b);
        end
    end
    assign redist38_sync_in_aunroll_vunroll_x_in_c1_eni67_39_115_rdcnt_q = redist38_sync_in_aunroll_vunroll_x_in_c1_eni67_39_115_rdcnt_o[7:0];

    // redist38_sync_in_aunroll_vunroll_x_in_c1_eni67_39_115_inputreg0(DELAY,995)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist38_sync_in_aunroll_vunroll_x_in_c1_eni67_39_115_inputreg0_q <= in_c1_eni67_39;
        end
    end

    // redist38_sync_in_aunroll_vunroll_x_in_c1_eni67_39_115_wraddr(COUNTER,998)
    // low=0, high=127, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist38_sync_in_aunroll_vunroll_x_in_c1_eni67_39_115_wraddr_i <= $unsigned(redist38_sync_in_aunroll_vunroll_x_in_c1_eni67_39_115_wraddr_i) + $unsigned(7'd1);
        end
    end
    assign redist38_sync_in_aunroll_vunroll_x_in_c1_eni67_39_115_wraddr_q = redist38_sync_in_aunroll_vunroll_x_in_c1_eni67_39_115_wraddr_i[6:0];

    // redist38_sync_in_aunroll_vunroll_x_in_c1_eni67_39_115_mem(DUALMEM,997)
    assign redist38_sync_in_aunroll_vunroll_x_in_c1_eni67_39_115_mem_ia = redist38_sync_in_aunroll_vunroll_x_in_c1_eni67_39_115_inputreg0_q;
    assign redist38_sync_in_aunroll_vunroll_x_in_c1_eni67_39_115_mem_aa = redist38_sync_in_aunroll_vunroll_x_in_c1_eni67_39_115_wraddr_q;
    assign redist38_sync_in_aunroll_vunroll_x_in_c1_eni67_39_115_mem_ab = redist38_sync_in_aunroll_vunroll_x_in_c1_eni67_39_115_rdcnt_q[6:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(7),
        .numwords_a(128),
        .width_b(32),
        .widthad_b(7),
        .numwords_b(128),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist38_sync_in_aunroll_vunroll_x_in_c1_eni67_39_115_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist38_sync_in_aunroll_vunroll_x_in_c1_eni67_39_115_mem_aa),
        .data_a(redist38_sync_in_aunroll_vunroll_x_in_c1_eni67_39_115_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist38_sync_in_aunroll_vunroll_x_in_c1_eni67_39_115_mem_ab),
        .q_b(redist38_sync_in_aunroll_vunroll_x_in_c1_eni67_39_115_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist38_sync_in_aunroll_vunroll_x_in_c1_eni67_39_115_mem_q = redist38_sync_in_aunroll_vunroll_x_in_c1_eni67_39_115_mem_iq[31:0];

    // redist38_sync_in_aunroll_vunroll_x_in_c1_eni67_39_115_outputreg0(DELAY,996)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist38_sync_in_aunroll_vunroll_x_in_c1_eni67_39_115_outputreg0_q <= redist38_sync_in_aunroll_vunroll_x_in_c1_eni67_39_115_mem_q;
        end
    end

    // redist39_sync_in_aunroll_vunroll_x_in_c1_eni67_40_116_offset(CONSTANT,1005)
    assign redist39_sync_in_aunroll_vunroll_x_in_c1_eni67_40_116_offset_q = 7'b0010001;

    // redist296_sync_in_aunroll_vunroll_x_in_c1_eni67_296_116_rdcnt(ADD,2521)
    assign redist296_sync_in_aunroll_vunroll_x_in_c1_eni67_296_116_rdcnt_a = {1'b0, redist296_sync_in_aunroll_vunroll_x_in_c1_eni67_296_116_wraddr_q};
    assign redist296_sync_in_aunroll_vunroll_x_in_c1_eni67_296_116_rdcnt_b = {1'b0, redist39_sync_in_aunroll_vunroll_x_in_c1_eni67_40_116_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist296_sync_in_aunroll_vunroll_x_in_c1_eni67_296_116_rdcnt_o <= $unsigned(redist296_sync_in_aunroll_vunroll_x_in_c1_eni67_296_116_rdcnt_a) + $unsigned(redist296_sync_in_aunroll_vunroll_x_in_c1_eni67_296_116_rdcnt_b);
        end
    end
    assign redist296_sync_in_aunroll_vunroll_x_in_c1_eni67_296_116_rdcnt_q = redist296_sync_in_aunroll_vunroll_x_in_c1_eni67_296_116_rdcnt_o[7:0];

    // redist296_sync_in_aunroll_vunroll_x_in_c1_eni67_296_116_inputreg0(DELAY,2516)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist296_sync_in_aunroll_vunroll_x_in_c1_eni67_296_116_inputreg0_q <= in_c1_eni67_296;
        end
    end

    // redist296_sync_in_aunroll_vunroll_x_in_c1_eni67_296_116_wraddr(COUNTER,2519)
    // low=0, high=127, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist296_sync_in_aunroll_vunroll_x_in_c1_eni67_296_116_wraddr_i <= $unsigned(redist296_sync_in_aunroll_vunroll_x_in_c1_eni67_296_116_wraddr_i) + $unsigned(7'd1);
        end
    end
    assign redist296_sync_in_aunroll_vunroll_x_in_c1_eni67_296_116_wraddr_q = redist296_sync_in_aunroll_vunroll_x_in_c1_eni67_296_116_wraddr_i[6:0];

    // redist296_sync_in_aunroll_vunroll_x_in_c1_eni67_296_116_mem(DUALMEM,2518)
    assign redist296_sync_in_aunroll_vunroll_x_in_c1_eni67_296_116_mem_ia = redist296_sync_in_aunroll_vunroll_x_in_c1_eni67_296_116_inputreg0_q;
    assign redist296_sync_in_aunroll_vunroll_x_in_c1_eni67_296_116_mem_aa = redist296_sync_in_aunroll_vunroll_x_in_c1_eni67_296_116_wraddr_q;
    assign redist296_sync_in_aunroll_vunroll_x_in_c1_eni67_296_116_mem_ab = redist296_sync_in_aunroll_vunroll_x_in_c1_eni67_296_116_rdcnt_q[6:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(7),
        .numwords_a(128),
        .width_b(32),
        .widthad_b(7),
        .numwords_b(128),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist296_sync_in_aunroll_vunroll_x_in_c1_eni67_296_116_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist296_sync_in_aunroll_vunroll_x_in_c1_eni67_296_116_mem_aa),
        .data_a(redist296_sync_in_aunroll_vunroll_x_in_c1_eni67_296_116_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist296_sync_in_aunroll_vunroll_x_in_c1_eni67_296_116_mem_ab),
        .q_b(redist296_sync_in_aunroll_vunroll_x_in_c1_eni67_296_116_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist296_sync_in_aunroll_vunroll_x_in_c1_eni67_296_116_mem_q = redist296_sync_in_aunroll_vunroll_x_in_c1_eni67_296_116_mem_iq[31:0];

    // redist296_sync_in_aunroll_vunroll_x_in_c1_eni67_296_116_outputreg0(DELAY,2517)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist296_sync_in_aunroll_vunroll_x_in_c1_eni67_296_116_outputreg0_q <= redist296_sync_in_aunroll_vunroll_x_in_c1_eni67_296_116_mem_q;
        end
    end

    // redist39_sync_in_aunroll_vunroll_x_in_c1_eni67_40_116_rdcnt(ADD,1006)
    assign redist39_sync_in_aunroll_vunroll_x_in_c1_eni67_40_116_rdcnt_a = {1'b0, redist39_sync_in_aunroll_vunroll_x_in_c1_eni67_40_116_wraddr_q};
    assign redist39_sync_in_aunroll_vunroll_x_in_c1_eni67_40_116_rdcnt_b = {1'b0, redist39_sync_in_aunroll_vunroll_x_in_c1_eni67_40_116_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist39_sync_in_aunroll_vunroll_x_in_c1_eni67_40_116_rdcnt_o <= $unsigned(redist39_sync_in_aunroll_vunroll_x_in_c1_eni67_40_116_rdcnt_a) + $unsigned(redist39_sync_in_aunroll_vunroll_x_in_c1_eni67_40_116_rdcnt_b);
        end
    end
    assign redist39_sync_in_aunroll_vunroll_x_in_c1_eni67_40_116_rdcnt_q = redist39_sync_in_aunroll_vunroll_x_in_c1_eni67_40_116_rdcnt_o[7:0];

    // redist39_sync_in_aunroll_vunroll_x_in_c1_eni67_40_116_inputreg0(DELAY,1001)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist39_sync_in_aunroll_vunroll_x_in_c1_eni67_40_116_inputreg0_q <= in_c1_eni67_40;
        end
    end

    // redist39_sync_in_aunroll_vunroll_x_in_c1_eni67_40_116_wraddr(COUNTER,1004)
    // low=0, high=127, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist39_sync_in_aunroll_vunroll_x_in_c1_eni67_40_116_wraddr_i <= $unsigned(redist39_sync_in_aunroll_vunroll_x_in_c1_eni67_40_116_wraddr_i) + $unsigned(7'd1);
        end
    end
    assign redist39_sync_in_aunroll_vunroll_x_in_c1_eni67_40_116_wraddr_q = redist39_sync_in_aunroll_vunroll_x_in_c1_eni67_40_116_wraddr_i[6:0];

    // redist39_sync_in_aunroll_vunroll_x_in_c1_eni67_40_116_mem(DUALMEM,1003)
    assign redist39_sync_in_aunroll_vunroll_x_in_c1_eni67_40_116_mem_ia = redist39_sync_in_aunroll_vunroll_x_in_c1_eni67_40_116_inputreg0_q;
    assign redist39_sync_in_aunroll_vunroll_x_in_c1_eni67_40_116_mem_aa = redist39_sync_in_aunroll_vunroll_x_in_c1_eni67_40_116_wraddr_q;
    assign redist39_sync_in_aunroll_vunroll_x_in_c1_eni67_40_116_mem_ab = redist39_sync_in_aunroll_vunroll_x_in_c1_eni67_40_116_rdcnt_q[6:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(7),
        .numwords_a(128),
        .width_b(32),
        .widthad_b(7),
        .numwords_b(128),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist39_sync_in_aunroll_vunroll_x_in_c1_eni67_40_116_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist39_sync_in_aunroll_vunroll_x_in_c1_eni67_40_116_mem_aa),
        .data_a(redist39_sync_in_aunroll_vunroll_x_in_c1_eni67_40_116_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist39_sync_in_aunroll_vunroll_x_in_c1_eni67_40_116_mem_ab),
        .q_b(redist39_sync_in_aunroll_vunroll_x_in_c1_eni67_40_116_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist39_sync_in_aunroll_vunroll_x_in_c1_eni67_40_116_mem_q = redist39_sync_in_aunroll_vunroll_x_in_c1_eni67_40_116_mem_iq[31:0];

    // redist39_sync_in_aunroll_vunroll_x_in_c1_eni67_40_116_outputreg0(DELAY,1002)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist39_sync_in_aunroll_vunroll_x_in_c1_eni67_40_116_outputreg0_q <= redist39_sync_in_aunroll_vunroll_x_in_c1_eni67_40_116_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod208_cnn1803_dspb_native_dot_product_vunroll_x(BLACKBOX,26)@1207
    // in in_0@1208
    // in in_1@1208
    // in in_scalarProductPortChainin@1208
    // out out_primWireOut@1213
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000018Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod208_cnn1803_dspb_native_dot_product_vunroll_x (
        .in_0(redist39_sync_in_aunroll_vunroll_x_in_c1_eni67_40_116_outputreg0_q),
        .in_1(redist296_sync_in_aunroll_vunroll_x_in_c1_eni67_296_116_outputreg0_q),
        .in_2(redist38_sync_in_aunroll_vunroll_x_in_c1_eni67_39_115_outputreg0_q),
        .in_3(redist295_sync_in_aunroll_vunroll_x_in_c1_eni67_295_115_outputreg0_q),
        .in_scalarProductPortChainin(redist624_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod203_cnn1797_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod208_cnn1803_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist623_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod208_cnn1803_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,764)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist623_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod208_cnn1803_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod208_cnn1803_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist40_sync_in_aunroll_vunroll_x_in_c1_eni67_41_121_offset(CONSTANT,1011)
    assign redist40_sync_in_aunroll_vunroll_x_in_c1_eni67_41_121_offset_q = 7'b0001100;

    // redist297_sync_in_aunroll_vunroll_x_in_c1_eni67_297_121_rdcnt(ADD,2527)
    assign redist297_sync_in_aunroll_vunroll_x_in_c1_eni67_297_121_rdcnt_a = {1'b0, redist297_sync_in_aunroll_vunroll_x_in_c1_eni67_297_121_wraddr_q};
    assign redist297_sync_in_aunroll_vunroll_x_in_c1_eni67_297_121_rdcnt_b = {1'b0, redist40_sync_in_aunroll_vunroll_x_in_c1_eni67_41_121_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist297_sync_in_aunroll_vunroll_x_in_c1_eni67_297_121_rdcnt_o <= $unsigned(redist297_sync_in_aunroll_vunroll_x_in_c1_eni67_297_121_rdcnt_a) + $unsigned(redist297_sync_in_aunroll_vunroll_x_in_c1_eni67_297_121_rdcnt_b);
        end
    end
    assign redist297_sync_in_aunroll_vunroll_x_in_c1_eni67_297_121_rdcnt_q = redist297_sync_in_aunroll_vunroll_x_in_c1_eni67_297_121_rdcnt_o[7:0];

    // redist297_sync_in_aunroll_vunroll_x_in_c1_eni67_297_121_inputreg0(DELAY,2522)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist297_sync_in_aunroll_vunroll_x_in_c1_eni67_297_121_inputreg0_q <= in_c1_eni67_297;
        end
    end

    // redist297_sync_in_aunroll_vunroll_x_in_c1_eni67_297_121_wraddr(COUNTER,2525)
    // low=0, high=127, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist297_sync_in_aunroll_vunroll_x_in_c1_eni67_297_121_wraddr_i <= $unsigned(redist297_sync_in_aunroll_vunroll_x_in_c1_eni67_297_121_wraddr_i) + $unsigned(7'd1);
        end
    end
    assign redist297_sync_in_aunroll_vunroll_x_in_c1_eni67_297_121_wraddr_q = redist297_sync_in_aunroll_vunroll_x_in_c1_eni67_297_121_wraddr_i[6:0];

    // redist297_sync_in_aunroll_vunroll_x_in_c1_eni67_297_121_mem(DUALMEM,2524)
    assign redist297_sync_in_aunroll_vunroll_x_in_c1_eni67_297_121_mem_ia = redist297_sync_in_aunroll_vunroll_x_in_c1_eni67_297_121_inputreg0_q;
    assign redist297_sync_in_aunroll_vunroll_x_in_c1_eni67_297_121_mem_aa = redist297_sync_in_aunroll_vunroll_x_in_c1_eni67_297_121_wraddr_q;
    assign redist297_sync_in_aunroll_vunroll_x_in_c1_eni67_297_121_mem_ab = redist297_sync_in_aunroll_vunroll_x_in_c1_eni67_297_121_rdcnt_q[6:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(7),
        .numwords_a(128),
        .width_b(32),
        .widthad_b(7),
        .numwords_b(128),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist297_sync_in_aunroll_vunroll_x_in_c1_eni67_297_121_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist297_sync_in_aunroll_vunroll_x_in_c1_eni67_297_121_mem_aa),
        .data_a(redist297_sync_in_aunroll_vunroll_x_in_c1_eni67_297_121_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist297_sync_in_aunroll_vunroll_x_in_c1_eni67_297_121_mem_ab),
        .q_b(redist297_sync_in_aunroll_vunroll_x_in_c1_eni67_297_121_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist297_sync_in_aunroll_vunroll_x_in_c1_eni67_297_121_mem_q = redist297_sync_in_aunroll_vunroll_x_in_c1_eni67_297_121_mem_iq[31:0];

    // redist297_sync_in_aunroll_vunroll_x_in_c1_eni67_297_121_outputreg0(DELAY,2523)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist297_sync_in_aunroll_vunroll_x_in_c1_eni67_297_121_outputreg0_q <= redist297_sync_in_aunroll_vunroll_x_in_c1_eni67_297_121_mem_q;
        end
    end

    // redist40_sync_in_aunroll_vunroll_x_in_c1_eni67_41_121_rdcnt(ADD,1012)
    assign redist40_sync_in_aunroll_vunroll_x_in_c1_eni67_41_121_rdcnt_a = {1'b0, redist40_sync_in_aunroll_vunroll_x_in_c1_eni67_41_121_wraddr_q};
    assign redist40_sync_in_aunroll_vunroll_x_in_c1_eni67_41_121_rdcnt_b = {1'b0, redist40_sync_in_aunroll_vunroll_x_in_c1_eni67_41_121_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist40_sync_in_aunroll_vunroll_x_in_c1_eni67_41_121_rdcnt_o <= $unsigned(redist40_sync_in_aunroll_vunroll_x_in_c1_eni67_41_121_rdcnt_a) + $unsigned(redist40_sync_in_aunroll_vunroll_x_in_c1_eni67_41_121_rdcnt_b);
        end
    end
    assign redist40_sync_in_aunroll_vunroll_x_in_c1_eni67_41_121_rdcnt_q = redist40_sync_in_aunroll_vunroll_x_in_c1_eni67_41_121_rdcnt_o[7:0];

    // redist40_sync_in_aunroll_vunroll_x_in_c1_eni67_41_121_inputreg0(DELAY,1007)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist40_sync_in_aunroll_vunroll_x_in_c1_eni67_41_121_inputreg0_q <= in_c1_eni67_41;
        end
    end

    // redist40_sync_in_aunroll_vunroll_x_in_c1_eni67_41_121_wraddr(COUNTER,1010)
    // low=0, high=127, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist40_sync_in_aunroll_vunroll_x_in_c1_eni67_41_121_wraddr_i <= $unsigned(redist40_sync_in_aunroll_vunroll_x_in_c1_eni67_41_121_wraddr_i) + $unsigned(7'd1);
        end
    end
    assign redist40_sync_in_aunroll_vunroll_x_in_c1_eni67_41_121_wraddr_q = redist40_sync_in_aunroll_vunroll_x_in_c1_eni67_41_121_wraddr_i[6:0];

    // redist40_sync_in_aunroll_vunroll_x_in_c1_eni67_41_121_mem(DUALMEM,1009)
    assign redist40_sync_in_aunroll_vunroll_x_in_c1_eni67_41_121_mem_ia = redist40_sync_in_aunroll_vunroll_x_in_c1_eni67_41_121_inputreg0_q;
    assign redist40_sync_in_aunroll_vunroll_x_in_c1_eni67_41_121_mem_aa = redist40_sync_in_aunroll_vunroll_x_in_c1_eni67_41_121_wraddr_q;
    assign redist40_sync_in_aunroll_vunroll_x_in_c1_eni67_41_121_mem_ab = redist40_sync_in_aunroll_vunroll_x_in_c1_eni67_41_121_rdcnt_q[6:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(7),
        .numwords_a(128),
        .width_b(32),
        .widthad_b(7),
        .numwords_b(128),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist40_sync_in_aunroll_vunroll_x_in_c1_eni67_41_121_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist40_sync_in_aunroll_vunroll_x_in_c1_eni67_41_121_mem_aa),
        .data_a(redist40_sync_in_aunroll_vunroll_x_in_c1_eni67_41_121_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist40_sync_in_aunroll_vunroll_x_in_c1_eni67_41_121_mem_ab),
        .q_b(redist40_sync_in_aunroll_vunroll_x_in_c1_eni67_41_121_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist40_sync_in_aunroll_vunroll_x_in_c1_eni67_41_121_mem_q = redist40_sync_in_aunroll_vunroll_x_in_c1_eni67_41_121_mem_iq[31:0];

    // redist40_sync_in_aunroll_vunroll_x_in_c1_eni67_41_121_outputreg0(DELAY,1008)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist40_sync_in_aunroll_vunroll_x_in_c1_eni67_41_121_outputreg0_q <= redist40_sync_in_aunroll_vunroll_x_in_c1_eni67_41_121_mem_q;
        end
    end

    // redist41_sync_in_aunroll_vunroll_x_in_c1_eni67_42_122_offset(CONSTANT,1017)
    assign redist41_sync_in_aunroll_vunroll_x_in_c1_eni67_42_122_offset_q = 7'b0001011;

    // redist298_sync_in_aunroll_vunroll_x_in_c1_eni67_298_122_rdcnt(ADD,2533)
    assign redist298_sync_in_aunroll_vunroll_x_in_c1_eni67_298_122_rdcnt_a = {1'b0, redist298_sync_in_aunroll_vunroll_x_in_c1_eni67_298_122_wraddr_q};
    assign redist298_sync_in_aunroll_vunroll_x_in_c1_eni67_298_122_rdcnt_b = {1'b0, redist41_sync_in_aunroll_vunroll_x_in_c1_eni67_42_122_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist298_sync_in_aunroll_vunroll_x_in_c1_eni67_298_122_rdcnt_o <= $unsigned(redist298_sync_in_aunroll_vunroll_x_in_c1_eni67_298_122_rdcnt_a) + $unsigned(redist298_sync_in_aunroll_vunroll_x_in_c1_eni67_298_122_rdcnt_b);
        end
    end
    assign redist298_sync_in_aunroll_vunroll_x_in_c1_eni67_298_122_rdcnt_q = redist298_sync_in_aunroll_vunroll_x_in_c1_eni67_298_122_rdcnt_o[7:0];

    // redist298_sync_in_aunroll_vunroll_x_in_c1_eni67_298_122_inputreg0(DELAY,2528)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist298_sync_in_aunroll_vunroll_x_in_c1_eni67_298_122_inputreg0_q <= in_c1_eni67_298;
        end
    end

    // redist298_sync_in_aunroll_vunroll_x_in_c1_eni67_298_122_wraddr(COUNTER,2531)
    // low=0, high=127, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist298_sync_in_aunroll_vunroll_x_in_c1_eni67_298_122_wraddr_i <= $unsigned(redist298_sync_in_aunroll_vunroll_x_in_c1_eni67_298_122_wraddr_i) + $unsigned(7'd1);
        end
    end
    assign redist298_sync_in_aunroll_vunroll_x_in_c1_eni67_298_122_wraddr_q = redist298_sync_in_aunroll_vunroll_x_in_c1_eni67_298_122_wraddr_i[6:0];

    // redist298_sync_in_aunroll_vunroll_x_in_c1_eni67_298_122_mem(DUALMEM,2530)
    assign redist298_sync_in_aunroll_vunroll_x_in_c1_eni67_298_122_mem_ia = redist298_sync_in_aunroll_vunroll_x_in_c1_eni67_298_122_inputreg0_q;
    assign redist298_sync_in_aunroll_vunroll_x_in_c1_eni67_298_122_mem_aa = redist298_sync_in_aunroll_vunroll_x_in_c1_eni67_298_122_wraddr_q;
    assign redist298_sync_in_aunroll_vunroll_x_in_c1_eni67_298_122_mem_ab = redist298_sync_in_aunroll_vunroll_x_in_c1_eni67_298_122_rdcnt_q[6:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(7),
        .numwords_a(128),
        .width_b(32),
        .widthad_b(7),
        .numwords_b(128),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist298_sync_in_aunroll_vunroll_x_in_c1_eni67_298_122_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist298_sync_in_aunroll_vunroll_x_in_c1_eni67_298_122_mem_aa),
        .data_a(redist298_sync_in_aunroll_vunroll_x_in_c1_eni67_298_122_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist298_sync_in_aunroll_vunroll_x_in_c1_eni67_298_122_mem_ab),
        .q_b(redist298_sync_in_aunroll_vunroll_x_in_c1_eni67_298_122_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist298_sync_in_aunroll_vunroll_x_in_c1_eni67_298_122_mem_q = redist298_sync_in_aunroll_vunroll_x_in_c1_eni67_298_122_mem_iq[31:0];

    // redist298_sync_in_aunroll_vunroll_x_in_c1_eni67_298_122_outputreg0(DELAY,2529)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist298_sync_in_aunroll_vunroll_x_in_c1_eni67_298_122_outputreg0_q <= redist298_sync_in_aunroll_vunroll_x_in_c1_eni67_298_122_mem_q;
        end
    end

    // redist41_sync_in_aunroll_vunroll_x_in_c1_eni67_42_122_rdcnt(ADD,1018)
    assign redist41_sync_in_aunroll_vunroll_x_in_c1_eni67_42_122_rdcnt_a = {1'b0, redist41_sync_in_aunroll_vunroll_x_in_c1_eni67_42_122_wraddr_q};
    assign redist41_sync_in_aunroll_vunroll_x_in_c1_eni67_42_122_rdcnt_b = {1'b0, redist41_sync_in_aunroll_vunroll_x_in_c1_eni67_42_122_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist41_sync_in_aunroll_vunroll_x_in_c1_eni67_42_122_rdcnt_o <= $unsigned(redist41_sync_in_aunroll_vunroll_x_in_c1_eni67_42_122_rdcnt_a) + $unsigned(redist41_sync_in_aunroll_vunroll_x_in_c1_eni67_42_122_rdcnt_b);
        end
    end
    assign redist41_sync_in_aunroll_vunroll_x_in_c1_eni67_42_122_rdcnt_q = redist41_sync_in_aunroll_vunroll_x_in_c1_eni67_42_122_rdcnt_o[7:0];

    // redist41_sync_in_aunroll_vunroll_x_in_c1_eni67_42_122_inputreg0(DELAY,1013)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist41_sync_in_aunroll_vunroll_x_in_c1_eni67_42_122_inputreg0_q <= in_c1_eni67_42;
        end
    end

    // redist41_sync_in_aunroll_vunroll_x_in_c1_eni67_42_122_wraddr(COUNTER,1016)
    // low=0, high=127, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist41_sync_in_aunroll_vunroll_x_in_c1_eni67_42_122_wraddr_i <= $unsigned(redist41_sync_in_aunroll_vunroll_x_in_c1_eni67_42_122_wraddr_i) + $unsigned(7'd1);
        end
    end
    assign redist41_sync_in_aunroll_vunroll_x_in_c1_eni67_42_122_wraddr_q = redist41_sync_in_aunroll_vunroll_x_in_c1_eni67_42_122_wraddr_i[6:0];

    // redist41_sync_in_aunroll_vunroll_x_in_c1_eni67_42_122_mem(DUALMEM,1015)
    assign redist41_sync_in_aunroll_vunroll_x_in_c1_eni67_42_122_mem_ia = redist41_sync_in_aunroll_vunroll_x_in_c1_eni67_42_122_inputreg0_q;
    assign redist41_sync_in_aunroll_vunroll_x_in_c1_eni67_42_122_mem_aa = redist41_sync_in_aunroll_vunroll_x_in_c1_eni67_42_122_wraddr_q;
    assign redist41_sync_in_aunroll_vunroll_x_in_c1_eni67_42_122_mem_ab = redist41_sync_in_aunroll_vunroll_x_in_c1_eni67_42_122_rdcnt_q[6:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(7),
        .numwords_a(128),
        .width_b(32),
        .widthad_b(7),
        .numwords_b(128),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist41_sync_in_aunroll_vunroll_x_in_c1_eni67_42_122_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist41_sync_in_aunroll_vunroll_x_in_c1_eni67_42_122_mem_aa),
        .data_a(redist41_sync_in_aunroll_vunroll_x_in_c1_eni67_42_122_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist41_sync_in_aunroll_vunroll_x_in_c1_eni67_42_122_mem_ab),
        .q_b(redist41_sync_in_aunroll_vunroll_x_in_c1_eni67_42_122_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist41_sync_in_aunroll_vunroll_x_in_c1_eni67_42_122_mem_q = redist41_sync_in_aunroll_vunroll_x_in_c1_eni67_42_122_mem_iq[31:0];

    // redist41_sync_in_aunroll_vunroll_x_in_c1_eni67_42_122_outputreg0(DELAY,1014)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist41_sync_in_aunroll_vunroll_x_in_c1_eni67_42_122_outputreg0_q <= redist41_sync_in_aunroll_vunroll_x_in_c1_eni67_42_122_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod213_cnn1810_dspb_native_dot_product_vunroll_x(BLACKBOX,27)@1213
    // in in_0@1214
    // in in_1@1214
    // in in_scalarProductPortChainin@1214
    // out out_primWireOut@1219
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000019Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod213_cnn1810_dspb_native_dot_product_vunroll_x (
        .in_0(redist41_sync_in_aunroll_vunroll_x_in_c1_eni67_42_122_outputreg0_q),
        .in_1(redist298_sync_in_aunroll_vunroll_x_in_c1_eni67_298_122_outputreg0_q),
        .in_2(redist40_sync_in_aunroll_vunroll_x_in_c1_eni67_41_121_outputreg0_q),
        .in_3(redist297_sync_in_aunroll_vunroll_x_in_c1_eni67_297_121_outputreg0_q),
        .in_scalarProductPortChainin(redist623_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod208_cnn1803_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod213_cnn1810_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist622_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod213_cnn1810_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,763)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist622_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod213_cnn1810_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod213_cnn1810_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist42_sync_in_aunroll_vunroll_x_in_c1_eni67_43_127_offset(CONSTANT,1023)
    assign redist42_sync_in_aunroll_vunroll_x_in_c1_eni67_43_127_offset_q = 7'b0000110;

    // redist299_sync_in_aunroll_vunroll_x_in_c1_eni67_299_127_rdcnt(ADD,2539)
    assign redist299_sync_in_aunroll_vunroll_x_in_c1_eni67_299_127_rdcnt_a = {1'b0, redist299_sync_in_aunroll_vunroll_x_in_c1_eni67_299_127_wraddr_q};
    assign redist299_sync_in_aunroll_vunroll_x_in_c1_eni67_299_127_rdcnt_b = {1'b0, redist42_sync_in_aunroll_vunroll_x_in_c1_eni67_43_127_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist299_sync_in_aunroll_vunroll_x_in_c1_eni67_299_127_rdcnt_o <= $unsigned(redist299_sync_in_aunroll_vunroll_x_in_c1_eni67_299_127_rdcnt_a) + $unsigned(redist299_sync_in_aunroll_vunroll_x_in_c1_eni67_299_127_rdcnt_b);
        end
    end
    assign redist299_sync_in_aunroll_vunroll_x_in_c1_eni67_299_127_rdcnt_q = redist299_sync_in_aunroll_vunroll_x_in_c1_eni67_299_127_rdcnt_o[7:0];

    // redist299_sync_in_aunroll_vunroll_x_in_c1_eni67_299_127_inputreg0(DELAY,2534)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist299_sync_in_aunroll_vunroll_x_in_c1_eni67_299_127_inputreg0_q <= in_c1_eni67_299;
        end
    end

    // redist299_sync_in_aunroll_vunroll_x_in_c1_eni67_299_127_wraddr(COUNTER,2537)
    // low=0, high=127, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist299_sync_in_aunroll_vunroll_x_in_c1_eni67_299_127_wraddr_i <= $unsigned(redist299_sync_in_aunroll_vunroll_x_in_c1_eni67_299_127_wraddr_i) + $unsigned(7'd1);
        end
    end
    assign redist299_sync_in_aunroll_vunroll_x_in_c1_eni67_299_127_wraddr_q = redist299_sync_in_aunroll_vunroll_x_in_c1_eni67_299_127_wraddr_i[6:0];

    // redist299_sync_in_aunroll_vunroll_x_in_c1_eni67_299_127_mem(DUALMEM,2536)
    assign redist299_sync_in_aunroll_vunroll_x_in_c1_eni67_299_127_mem_ia = redist299_sync_in_aunroll_vunroll_x_in_c1_eni67_299_127_inputreg0_q;
    assign redist299_sync_in_aunroll_vunroll_x_in_c1_eni67_299_127_mem_aa = redist299_sync_in_aunroll_vunroll_x_in_c1_eni67_299_127_wraddr_q;
    assign redist299_sync_in_aunroll_vunroll_x_in_c1_eni67_299_127_mem_ab = redist299_sync_in_aunroll_vunroll_x_in_c1_eni67_299_127_rdcnt_q[6:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(7),
        .numwords_a(128),
        .width_b(32),
        .widthad_b(7),
        .numwords_b(128),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist299_sync_in_aunroll_vunroll_x_in_c1_eni67_299_127_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist299_sync_in_aunroll_vunroll_x_in_c1_eni67_299_127_mem_aa),
        .data_a(redist299_sync_in_aunroll_vunroll_x_in_c1_eni67_299_127_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist299_sync_in_aunroll_vunroll_x_in_c1_eni67_299_127_mem_ab),
        .q_b(redist299_sync_in_aunroll_vunroll_x_in_c1_eni67_299_127_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist299_sync_in_aunroll_vunroll_x_in_c1_eni67_299_127_mem_q = redist299_sync_in_aunroll_vunroll_x_in_c1_eni67_299_127_mem_iq[31:0];

    // redist299_sync_in_aunroll_vunroll_x_in_c1_eni67_299_127_outputreg0(DELAY,2535)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist299_sync_in_aunroll_vunroll_x_in_c1_eni67_299_127_outputreg0_q <= redist299_sync_in_aunroll_vunroll_x_in_c1_eni67_299_127_mem_q;
        end
    end

    // redist42_sync_in_aunroll_vunroll_x_in_c1_eni67_43_127_rdcnt(ADD,1024)
    assign redist42_sync_in_aunroll_vunroll_x_in_c1_eni67_43_127_rdcnt_a = {1'b0, redist42_sync_in_aunroll_vunroll_x_in_c1_eni67_43_127_wraddr_q};
    assign redist42_sync_in_aunroll_vunroll_x_in_c1_eni67_43_127_rdcnt_b = {1'b0, redist42_sync_in_aunroll_vunroll_x_in_c1_eni67_43_127_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist42_sync_in_aunroll_vunroll_x_in_c1_eni67_43_127_rdcnt_o <= $unsigned(redist42_sync_in_aunroll_vunroll_x_in_c1_eni67_43_127_rdcnt_a) + $unsigned(redist42_sync_in_aunroll_vunroll_x_in_c1_eni67_43_127_rdcnt_b);
        end
    end
    assign redist42_sync_in_aunroll_vunroll_x_in_c1_eni67_43_127_rdcnt_q = redist42_sync_in_aunroll_vunroll_x_in_c1_eni67_43_127_rdcnt_o[7:0];

    // redist42_sync_in_aunroll_vunroll_x_in_c1_eni67_43_127_inputreg0(DELAY,1019)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist42_sync_in_aunroll_vunroll_x_in_c1_eni67_43_127_inputreg0_q <= in_c1_eni67_43;
        end
    end

    // redist42_sync_in_aunroll_vunroll_x_in_c1_eni67_43_127_wraddr(COUNTER,1022)
    // low=0, high=127, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist42_sync_in_aunroll_vunroll_x_in_c1_eni67_43_127_wraddr_i <= $unsigned(redist42_sync_in_aunroll_vunroll_x_in_c1_eni67_43_127_wraddr_i) + $unsigned(7'd1);
        end
    end
    assign redist42_sync_in_aunroll_vunroll_x_in_c1_eni67_43_127_wraddr_q = redist42_sync_in_aunroll_vunroll_x_in_c1_eni67_43_127_wraddr_i[6:0];

    // redist42_sync_in_aunroll_vunroll_x_in_c1_eni67_43_127_mem(DUALMEM,1021)
    assign redist42_sync_in_aunroll_vunroll_x_in_c1_eni67_43_127_mem_ia = redist42_sync_in_aunroll_vunroll_x_in_c1_eni67_43_127_inputreg0_q;
    assign redist42_sync_in_aunroll_vunroll_x_in_c1_eni67_43_127_mem_aa = redist42_sync_in_aunroll_vunroll_x_in_c1_eni67_43_127_wraddr_q;
    assign redist42_sync_in_aunroll_vunroll_x_in_c1_eni67_43_127_mem_ab = redist42_sync_in_aunroll_vunroll_x_in_c1_eni67_43_127_rdcnt_q[6:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(7),
        .numwords_a(128),
        .width_b(32),
        .widthad_b(7),
        .numwords_b(128),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist42_sync_in_aunroll_vunroll_x_in_c1_eni67_43_127_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist42_sync_in_aunroll_vunroll_x_in_c1_eni67_43_127_mem_aa),
        .data_a(redist42_sync_in_aunroll_vunroll_x_in_c1_eni67_43_127_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist42_sync_in_aunroll_vunroll_x_in_c1_eni67_43_127_mem_ab),
        .q_b(redist42_sync_in_aunroll_vunroll_x_in_c1_eni67_43_127_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist42_sync_in_aunroll_vunroll_x_in_c1_eni67_43_127_mem_q = redist42_sync_in_aunroll_vunroll_x_in_c1_eni67_43_127_mem_iq[31:0];

    // redist42_sync_in_aunroll_vunroll_x_in_c1_eni67_43_127_outputreg0(DELAY,1020)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist42_sync_in_aunroll_vunroll_x_in_c1_eni67_43_127_outputreg0_q <= redist42_sync_in_aunroll_vunroll_x_in_c1_eni67_43_127_mem_q;
        end
    end

    // redist43_sync_in_aunroll_vunroll_x_in_c1_eni67_44_128_offset(CONSTANT,1029)
    assign redist43_sync_in_aunroll_vunroll_x_in_c1_eni67_44_128_offset_q = 7'b0000101;

    // redist300_sync_in_aunroll_vunroll_x_in_c1_eni67_300_128_rdcnt(ADD,2545)
    assign redist300_sync_in_aunroll_vunroll_x_in_c1_eni67_300_128_rdcnt_a = {1'b0, redist300_sync_in_aunroll_vunroll_x_in_c1_eni67_300_128_wraddr_q};
    assign redist300_sync_in_aunroll_vunroll_x_in_c1_eni67_300_128_rdcnt_b = {1'b0, redist43_sync_in_aunroll_vunroll_x_in_c1_eni67_44_128_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist300_sync_in_aunroll_vunroll_x_in_c1_eni67_300_128_rdcnt_o <= $unsigned(redist300_sync_in_aunroll_vunroll_x_in_c1_eni67_300_128_rdcnt_a) + $unsigned(redist300_sync_in_aunroll_vunroll_x_in_c1_eni67_300_128_rdcnt_b);
        end
    end
    assign redist300_sync_in_aunroll_vunroll_x_in_c1_eni67_300_128_rdcnt_q = redist300_sync_in_aunroll_vunroll_x_in_c1_eni67_300_128_rdcnt_o[7:0];

    // redist300_sync_in_aunroll_vunroll_x_in_c1_eni67_300_128_inputreg0(DELAY,2540)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist300_sync_in_aunroll_vunroll_x_in_c1_eni67_300_128_inputreg0_q <= in_c1_eni67_300;
        end
    end

    // redist300_sync_in_aunroll_vunroll_x_in_c1_eni67_300_128_wraddr(COUNTER,2543)
    // low=0, high=127, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist300_sync_in_aunroll_vunroll_x_in_c1_eni67_300_128_wraddr_i <= $unsigned(redist300_sync_in_aunroll_vunroll_x_in_c1_eni67_300_128_wraddr_i) + $unsigned(7'd1);
        end
    end
    assign redist300_sync_in_aunroll_vunroll_x_in_c1_eni67_300_128_wraddr_q = redist300_sync_in_aunroll_vunroll_x_in_c1_eni67_300_128_wraddr_i[6:0];

    // redist300_sync_in_aunroll_vunroll_x_in_c1_eni67_300_128_mem(DUALMEM,2542)
    assign redist300_sync_in_aunroll_vunroll_x_in_c1_eni67_300_128_mem_ia = redist300_sync_in_aunroll_vunroll_x_in_c1_eni67_300_128_inputreg0_q;
    assign redist300_sync_in_aunroll_vunroll_x_in_c1_eni67_300_128_mem_aa = redist300_sync_in_aunroll_vunroll_x_in_c1_eni67_300_128_wraddr_q;
    assign redist300_sync_in_aunroll_vunroll_x_in_c1_eni67_300_128_mem_ab = redist300_sync_in_aunroll_vunroll_x_in_c1_eni67_300_128_rdcnt_q[6:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(7),
        .numwords_a(128),
        .width_b(32),
        .widthad_b(7),
        .numwords_b(128),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist300_sync_in_aunroll_vunroll_x_in_c1_eni67_300_128_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist300_sync_in_aunroll_vunroll_x_in_c1_eni67_300_128_mem_aa),
        .data_a(redist300_sync_in_aunroll_vunroll_x_in_c1_eni67_300_128_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist300_sync_in_aunroll_vunroll_x_in_c1_eni67_300_128_mem_ab),
        .q_b(redist300_sync_in_aunroll_vunroll_x_in_c1_eni67_300_128_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist300_sync_in_aunroll_vunroll_x_in_c1_eni67_300_128_mem_q = redist300_sync_in_aunroll_vunroll_x_in_c1_eni67_300_128_mem_iq[31:0];

    // redist300_sync_in_aunroll_vunroll_x_in_c1_eni67_300_128_outputreg0(DELAY,2541)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist300_sync_in_aunroll_vunroll_x_in_c1_eni67_300_128_outputreg0_q <= redist300_sync_in_aunroll_vunroll_x_in_c1_eni67_300_128_mem_q;
        end
    end

    // redist43_sync_in_aunroll_vunroll_x_in_c1_eni67_44_128_rdcnt(ADD,1030)
    assign redist43_sync_in_aunroll_vunroll_x_in_c1_eni67_44_128_rdcnt_a = {1'b0, redist43_sync_in_aunroll_vunroll_x_in_c1_eni67_44_128_wraddr_q};
    assign redist43_sync_in_aunroll_vunroll_x_in_c1_eni67_44_128_rdcnt_b = {1'b0, redist43_sync_in_aunroll_vunroll_x_in_c1_eni67_44_128_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist43_sync_in_aunroll_vunroll_x_in_c1_eni67_44_128_rdcnt_o <= $unsigned(redist43_sync_in_aunroll_vunroll_x_in_c1_eni67_44_128_rdcnt_a) + $unsigned(redist43_sync_in_aunroll_vunroll_x_in_c1_eni67_44_128_rdcnt_b);
        end
    end
    assign redist43_sync_in_aunroll_vunroll_x_in_c1_eni67_44_128_rdcnt_q = redist43_sync_in_aunroll_vunroll_x_in_c1_eni67_44_128_rdcnt_o[7:0];

    // redist43_sync_in_aunroll_vunroll_x_in_c1_eni67_44_128_inputreg0(DELAY,1025)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist43_sync_in_aunroll_vunroll_x_in_c1_eni67_44_128_inputreg0_q <= in_c1_eni67_44;
        end
    end

    // redist43_sync_in_aunroll_vunroll_x_in_c1_eni67_44_128_wraddr(COUNTER,1028)
    // low=0, high=127, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist43_sync_in_aunroll_vunroll_x_in_c1_eni67_44_128_wraddr_i <= $unsigned(redist43_sync_in_aunroll_vunroll_x_in_c1_eni67_44_128_wraddr_i) + $unsigned(7'd1);
        end
    end
    assign redist43_sync_in_aunroll_vunroll_x_in_c1_eni67_44_128_wraddr_q = redist43_sync_in_aunroll_vunroll_x_in_c1_eni67_44_128_wraddr_i[6:0];

    // redist43_sync_in_aunroll_vunroll_x_in_c1_eni67_44_128_mem(DUALMEM,1027)
    assign redist43_sync_in_aunroll_vunroll_x_in_c1_eni67_44_128_mem_ia = redist43_sync_in_aunroll_vunroll_x_in_c1_eni67_44_128_inputreg0_q;
    assign redist43_sync_in_aunroll_vunroll_x_in_c1_eni67_44_128_mem_aa = redist43_sync_in_aunroll_vunroll_x_in_c1_eni67_44_128_wraddr_q;
    assign redist43_sync_in_aunroll_vunroll_x_in_c1_eni67_44_128_mem_ab = redist43_sync_in_aunroll_vunroll_x_in_c1_eni67_44_128_rdcnt_q[6:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(7),
        .numwords_a(128),
        .width_b(32),
        .widthad_b(7),
        .numwords_b(128),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist43_sync_in_aunroll_vunroll_x_in_c1_eni67_44_128_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist43_sync_in_aunroll_vunroll_x_in_c1_eni67_44_128_mem_aa),
        .data_a(redist43_sync_in_aunroll_vunroll_x_in_c1_eni67_44_128_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist43_sync_in_aunroll_vunroll_x_in_c1_eni67_44_128_mem_ab),
        .q_b(redist43_sync_in_aunroll_vunroll_x_in_c1_eni67_44_128_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist43_sync_in_aunroll_vunroll_x_in_c1_eni67_44_128_mem_q = redist43_sync_in_aunroll_vunroll_x_in_c1_eni67_44_128_mem_iq[31:0];

    // redist43_sync_in_aunroll_vunroll_x_in_c1_eni67_44_128_outputreg0(DELAY,1026)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist43_sync_in_aunroll_vunroll_x_in_c1_eni67_44_128_outputreg0_q <= redist43_sync_in_aunroll_vunroll_x_in_c1_eni67_44_128_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod218_cnn1816_dspb_native_dot_product_vunroll_x(BLACKBOX,28)@1219
    // in in_0@1220
    // in in_1@1220
    // in in_scalarProductPortChainin@1220
    // out out_primWireOut@1225
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000020Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod218_cnn1816_dspb_native_dot_product_vunroll_x (
        .in_0(redist43_sync_in_aunroll_vunroll_x_in_c1_eni67_44_128_outputreg0_q),
        .in_1(redist300_sync_in_aunroll_vunroll_x_in_c1_eni67_300_128_outputreg0_q),
        .in_2(redist42_sync_in_aunroll_vunroll_x_in_c1_eni67_43_127_outputreg0_q),
        .in_3(redist299_sync_in_aunroll_vunroll_x_in_c1_eni67_299_127_outputreg0_q),
        .in_scalarProductPortChainin(redist622_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod213_cnn1810_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod218_cnn1816_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist621_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod218_cnn1816_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,762)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist621_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod218_cnn1816_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod218_cnn1816_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist44_sync_in_aunroll_vunroll_x_in_c1_eni67_45_133_offset(CONSTANT,1035)
    assign redist44_sync_in_aunroll_vunroll_x_in_c1_eni67_45_133_offset_q = 8'b10000000;

    // redist301_sync_in_aunroll_vunroll_x_in_c1_eni67_301_133_rdcnt(ADD,2551)
    assign redist301_sync_in_aunroll_vunroll_x_in_c1_eni67_301_133_rdcnt_a = {1'b0, redist301_sync_in_aunroll_vunroll_x_in_c1_eni67_301_133_wraddr_q};
    assign redist301_sync_in_aunroll_vunroll_x_in_c1_eni67_301_133_rdcnt_b = {1'b0, redist44_sync_in_aunroll_vunroll_x_in_c1_eni67_45_133_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist301_sync_in_aunroll_vunroll_x_in_c1_eni67_301_133_rdcnt_o <= $unsigned(redist301_sync_in_aunroll_vunroll_x_in_c1_eni67_301_133_rdcnt_a) + $unsigned(redist301_sync_in_aunroll_vunroll_x_in_c1_eni67_301_133_rdcnt_b);
        end
    end
    assign redist301_sync_in_aunroll_vunroll_x_in_c1_eni67_301_133_rdcnt_q = redist301_sync_in_aunroll_vunroll_x_in_c1_eni67_301_133_rdcnt_o[8:0];

    // redist301_sync_in_aunroll_vunroll_x_in_c1_eni67_301_133_inputreg0(DELAY,2546)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist301_sync_in_aunroll_vunroll_x_in_c1_eni67_301_133_inputreg0_q <= in_c1_eni67_301;
        end
    end

    // redist301_sync_in_aunroll_vunroll_x_in_c1_eni67_301_133_wraddr(COUNTER,2549)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist301_sync_in_aunroll_vunroll_x_in_c1_eni67_301_133_wraddr_i <= $unsigned(redist301_sync_in_aunroll_vunroll_x_in_c1_eni67_301_133_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist301_sync_in_aunroll_vunroll_x_in_c1_eni67_301_133_wraddr_q = redist301_sync_in_aunroll_vunroll_x_in_c1_eni67_301_133_wraddr_i[7:0];

    // redist301_sync_in_aunroll_vunroll_x_in_c1_eni67_301_133_mem(DUALMEM,2548)
    assign redist301_sync_in_aunroll_vunroll_x_in_c1_eni67_301_133_mem_ia = redist301_sync_in_aunroll_vunroll_x_in_c1_eni67_301_133_inputreg0_q;
    assign redist301_sync_in_aunroll_vunroll_x_in_c1_eni67_301_133_mem_aa = redist301_sync_in_aunroll_vunroll_x_in_c1_eni67_301_133_wraddr_q;
    assign redist301_sync_in_aunroll_vunroll_x_in_c1_eni67_301_133_mem_ab = redist301_sync_in_aunroll_vunroll_x_in_c1_eni67_301_133_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist301_sync_in_aunroll_vunroll_x_in_c1_eni67_301_133_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist301_sync_in_aunroll_vunroll_x_in_c1_eni67_301_133_mem_aa),
        .data_a(redist301_sync_in_aunroll_vunroll_x_in_c1_eni67_301_133_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist301_sync_in_aunroll_vunroll_x_in_c1_eni67_301_133_mem_ab),
        .q_b(redist301_sync_in_aunroll_vunroll_x_in_c1_eni67_301_133_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist301_sync_in_aunroll_vunroll_x_in_c1_eni67_301_133_mem_q = redist301_sync_in_aunroll_vunroll_x_in_c1_eni67_301_133_mem_iq[31:0];

    // redist301_sync_in_aunroll_vunroll_x_in_c1_eni67_301_133_outputreg0(DELAY,2547)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist301_sync_in_aunroll_vunroll_x_in_c1_eni67_301_133_outputreg0_q <= redist301_sync_in_aunroll_vunroll_x_in_c1_eni67_301_133_mem_q;
        end
    end

    // redist44_sync_in_aunroll_vunroll_x_in_c1_eni67_45_133_rdcnt(ADD,1036)
    assign redist44_sync_in_aunroll_vunroll_x_in_c1_eni67_45_133_rdcnt_a = {1'b0, redist44_sync_in_aunroll_vunroll_x_in_c1_eni67_45_133_wraddr_q};
    assign redist44_sync_in_aunroll_vunroll_x_in_c1_eni67_45_133_rdcnt_b = {1'b0, redist44_sync_in_aunroll_vunroll_x_in_c1_eni67_45_133_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist44_sync_in_aunroll_vunroll_x_in_c1_eni67_45_133_rdcnt_o <= $unsigned(redist44_sync_in_aunroll_vunroll_x_in_c1_eni67_45_133_rdcnt_a) + $unsigned(redist44_sync_in_aunroll_vunroll_x_in_c1_eni67_45_133_rdcnt_b);
        end
    end
    assign redist44_sync_in_aunroll_vunroll_x_in_c1_eni67_45_133_rdcnt_q = redist44_sync_in_aunroll_vunroll_x_in_c1_eni67_45_133_rdcnt_o[8:0];

    // redist44_sync_in_aunroll_vunroll_x_in_c1_eni67_45_133_inputreg0(DELAY,1031)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist44_sync_in_aunroll_vunroll_x_in_c1_eni67_45_133_inputreg0_q <= in_c1_eni67_45;
        end
    end

    // redist44_sync_in_aunroll_vunroll_x_in_c1_eni67_45_133_wraddr(COUNTER,1034)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist44_sync_in_aunroll_vunroll_x_in_c1_eni67_45_133_wraddr_i <= $unsigned(redist44_sync_in_aunroll_vunroll_x_in_c1_eni67_45_133_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist44_sync_in_aunroll_vunroll_x_in_c1_eni67_45_133_wraddr_q = redist44_sync_in_aunroll_vunroll_x_in_c1_eni67_45_133_wraddr_i[7:0];

    // redist44_sync_in_aunroll_vunroll_x_in_c1_eni67_45_133_mem(DUALMEM,1033)
    assign redist44_sync_in_aunroll_vunroll_x_in_c1_eni67_45_133_mem_ia = redist44_sync_in_aunroll_vunroll_x_in_c1_eni67_45_133_inputreg0_q;
    assign redist44_sync_in_aunroll_vunroll_x_in_c1_eni67_45_133_mem_aa = redist44_sync_in_aunroll_vunroll_x_in_c1_eni67_45_133_wraddr_q;
    assign redist44_sync_in_aunroll_vunroll_x_in_c1_eni67_45_133_mem_ab = redist44_sync_in_aunroll_vunroll_x_in_c1_eni67_45_133_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist44_sync_in_aunroll_vunroll_x_in_c1_eni67_45_133_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist44_sync_in_aunroll_vunroll_x_in_c1_eni67_45_133_mem_aa),
        .data_a(redist44_sync_in_aunroll_vunroll_x_in_c1_eni67_45_133_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist44_sync_in_aunroll_vunroll_x_in_c1_eni67_45_133_mem_ab),
        .q_b(redist44_sync_in_aunroll_vunroll_x_in_c1_eni67_45_133_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist44_sync_in_aunroll_vunroll_x_in_c1_eni67_45_133_mem_q = redist44_sync_in_aunroll_vunroll_x_in_c1_eni67_45_133_mem_iq[31:0];

    // redist44_sync_in_aunroll_vunroll_x_in_c1_eni67_45_133_outputreg0(DELAY,1032)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist44_sync_in_aunroll_vunroll_x_in_c1_eni67_45_133_outputreg0_q <= redist44_sync_in_aunroll_vunroll_x_in_c1_eni67_45_133_mem_q;
        end
    end

    // redist45_sync_in_aunroll_vunroll_x_in_c1_eni67_46_134_offset(CONSTANT,1041)
    assign redist45_sync_in_aunroll_vunroll_x_in_c1_eni67_46_134_offset_q = 8'b01111111;

    // redist302_sync_in_aunroll_vunroll_x_in_c1_eni67_302_134_rdcnt(ADD,2557)
    assign redist302_sync_in_aunroll_vunroll_x_in_c1_eni67_302_134_rdcnt_a = {1'b0, redist302_sync_in_aunroll_vunroll_x_in_c1_eni67_302_134_wraddr_q};
    assign redist302_sync_in_aunroll_vunroll_x_in_c1_eni67_302_134_rdcnt_b = {1'b0, redist45_sync_in_aunroll_vunroll_x_in_c1_eni67_46_134_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist302_sync_in_aunroll_vunroll_x_in_c1_eni67_302_134_rdcnt_o <= $unsigned(redist302_sync_in_aunroll_vunroll_x_in_c1_eni67_302_134_rdcnt_a) + $unsigned(redist302_sync_in_aunroll_vunroll_x_in_c1_eni67_302_134_rdcnt_b);
        end
    end
    assign redist302_sync_in_aunroll_vunroll_x_in_c1_eni67_302_134_rdcnt_q = redist302_sync_in_aunroll_vunroll_x_in_c1_eni67_302_134_rdcnt_o[8:0];

    // redist302_sync_in_aunroll_vunroll_x_in_c1_eni67_302_134_inputreg0(DELAY,2552)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist302_sync_in_aunroll_vunroll_x_in_c1_eni67_302_134_inputreg0_q <= in_c1_eni67_302;
        end
    end

    // redist302_sync_in_aunroll_vunroll_x_in_c1_eni67_302_134_wraddr(COUNTER,2555)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist302_sync_in_aunroll_vunroll_x_in_c1_eni67_302_134_wraddr_i <= $unsigned(redist302_sync_in_aunroll_vunroll_x_in_c1_eni67_302_134_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist302_sync_in_aunroll_vunroll_x_in_c1_eni67_302_134_wraddr_q = redist302_sync_in_aunroll_vunroll_x_in_c1_eni67_302_134_wraddr_i[7:0];

    // redist302_sync_in_aunroll_vunroll_x_in_c1_eni67_302_134_mem(DUALMEM,2554)
    assign redist302_sync_in_aunroll_vunroll_x_in_c1_eni67_302_134_mem_ia = redist302_sync_in_aunroll_vunroll_x_in_c1_eni67_302_134_inputreg0_q;
    assign redist302_sync_in_aunroll_vunroll_x_in_c1_eni67_302_134_mem_aa = redist302_sync_in_aunroll_vunroll_x_in_c1_eni67_302_134_wraddr_q;
    assign redist302_sync_in_aunroll_vunroll_x_in_c1_eni67_302_134_mem_ab = redist302_sync_in_aunroll_vunroll_x_in_c1_eni67_302_134_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist302_sync_in_aunroll_vunroll_x_in_c1_eni67_302_134_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist302_sync_in_aunroll_vunroll_x_in_c1_eni67_302_134_mem_aa),
        .data_a(redist302_sync_in_aunroll_vunroll_x_in_c1_eni67_302_134_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist302_sync_in_aunroll_vunroll_x_in_c1_eni67_302_134_mem_ab),
        .q_b(redist302_sync_in_aunroll_vunroll_x_in_c1_eni67_302_134_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist302_sync_in_aunroll_vunroll_x_in_c1_eni67_302_134_mem_q = redist302_sync_in_aunroll_vunroll_x_in_c1_eni67_302_134_mem_iq[31:0];

    // redist302_sync_in_aunroll_vunroll_x_in_c1_eni67_302_134_outputreg0(DELAY,2553)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist302_sync_in_aunroll_vunroll_x_in_c1_eni67_302_134_outputreg0_q <= redist302_sync_in_aunroll_vunroll_x_in_c1_eni67_302_134_mem_q;
        end
    end

    // redist45_sync_in_aunroll_vunroll_x_in_c1_eni67_46_134_rdcnt(ADD,1042)
    assign redist45_sync_in_aunroll_vunroll_x_in_c1_eni67_46_134_rdcnt_a = {1'b0, redist45_sync_in_aunroll_vunroll_x_in_c1_eni67_46_134_wraddr_q};
    assign redist45_sync_in_aunroll_vunroll_x_in_c1_eni67_46_134_rdcnt_b = {1'b0, redist45_sync_in_aunroll_vunroll_x_in_c1_eni67_46_134_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist45_sync_in_aunroll_vunroll_x_in_c1_eni67_46_134_rdcnt_o <= $unsigned(redist45_sync_in_aunroll_vunroll_x_in_c1_eni67_46_134_rdcnt_a) + $unsigned(redist45_sync_in_aunroll_vunroll_x_in_c1_eni67_46_134_rdcnt_b);
        end
    end
    assign redist45_sync_in_aunroll_vunroll_x_in_c1_eni67_46_134_rdcnt_q = redist45_sync_in_aunroll_vunroll_x_in_c1_eni67_46_134_rdcnt_o[8:0];

    // redist45_sync_in_aunroll_vunroll_x_in_c1_eni67_46_134_inputreg0(DELAY,1037)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist45_sync_in_aunroll_vunroll_x_in_c1_eni67_46_134_inputreg0_q <= in_c1_eni67_46;
        end
    end

    // redist45_sync_in_aunroll_vunroll_x_in_c1_eni67_46_134_wraddr(COUNTER,1040)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist45_sync_in_aunroll_vunroll_x_in_c1_eni67_46_134_wraddr_i <= $unsigned(redist45_sync_in_aunroll_vunroll_x_in_c1_eni67_46_134_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist45_sync_in_aunroll_vunroll_x_in_c1_eni67_46_134_wraddr_q = redist45_sync_in_aunroll_vunroll_x_in_c1_eni67_46_134_wraddr_i[7:0];

    // redist45_sync_in_aunroll_vunroll_x_in_c1_eni67_46_134_mem(DUALMEM,1039)
    assign redist45_sync_in_aunroll_vunroll_x_in_c1_eni67_46_134_mem_ia = redist45_sync_in_aunroll_vunroll_x_in_c1_eni67_46_134_inputreg0_q;
    assign redist45_sync_in_aunroll_vunroll_x_in_c1_eni67_46_134_mem_aa = redist45_sync_in_aunroll_vunroll_x_in_c1_eni67_46_134_wraddr_q;
    assign redist45_sync_in_aunroll_vunroll_x_in_c1_eni67_46_134_mem_ab = redist45_sync_in_aunroll_vunroll_x_in_c1_eni67_46_134_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist45_sync_in_aunroll_vunroll_x_in_c1_eni67_46_134_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist45_sync_in_aunroll_vunroll_x_in_c1_eni67_46_134_mem_aa),
        .data_a(redist45_sync_in_aunroll_vunroll_x_in_c1_eni67_46_134_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist45_sync_in_aunroll_vunroll_x_in_c1_eni67_46_134_mem_ab),
        .q_b(redist45_sync_in_aunroll_vunroll_x_in_c1_eni67_46_134_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist45_sync_in_aunroll_vunroll_x_in_c1_eni67_46_134_mem_q = redist45_sync_in_aunroll_vunroll_x_in_c1_eni67_46_134_mem_iq[31:0];

    // redist45_sync_in_aunroll_vunroll_x_in_c1_eni67_46_134_outputreg0(DELAY,1038)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist45_sync_in_aunroll_vunroll_x_in_c1_eni67_46_134_outputreg0_q <= redist45_sync_in_aunroll_vunroll_x_in_c1_eni67_46_134_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod223_cnn1823_dspb_native_dot_product_vunroll_x(BLACKBOX,29)@1225
    // in in_0@1226
    // in in_1@1226
    // in in_scalarProductPortChainin@1226
    // out out_primWireOut@1231
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000021Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod223_cnn1823_dspb_native_dot_product_vunroll_x (
        .in_0(redist45_sync_in_aunroll_vunroll_x_in_c1_eni67_46_134_outputreg0_q),
        .in_1(redist302_sync_in_aunroll_vunroll_x_in_c1_eni67_302_134_outputreg0_q),
        .in_2(redist44_sync_in_aunroll_vunroll_x_in_c1_eni67_45_133_outputreg0_q),
        .in_3(redist301_sync_in_aunroll_vunroll_x_in_c1_eni67_301_133_outputreg0_q),
        .in_scalarProductPortChainin(redist621_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod218_cnn1816_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod223_cnn1823_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist620_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod223_cnn1823_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,761)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist620_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod223_cnn1823_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod223_cnn1823_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist46_sync_in_aunroll_vunroll_x_in_c1_eni67_47_139_offset(CONSTANT,1047)
    assign redist46_sync_in_aunroll_vunroll_x_in_c1_eni67_47_139_offset_q = 8'b01111010;

    // redist303_sync_in_aunroll_vunroll_x_in_c1_eni67_303_139_rdcnt(ADD,2563)
    assign redist303_sync_in_aunroll_vunroll_x_in_c1_eni67_303_139_rdcnt_a = {1'b0, redist303_sync_in_aunroll_vunroll_x_in_c1_eni67_303_139_wraddr_q};
    assign redist303_sync_in_aunroll_vunroll_x_in_c1_eni67_303_139_rdcnt_b = {1'b0, redist46_sync_in_aunroll_vunroll_x_in_c1_eni67_47_139_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist303_sync_in_aunroll_vunroll_x_in_c1_eni67_303_139_rdcnt_o <= $unsigned(redist303_sync_in_aunroll_vunroll_x_in_c1_eni67_303_139_rdcnt_a) + $unsigned(redist303_sync_in_aunroll_vunroll_x_in_c1_eni67_303_139_rdcnt_b);
        end
    end
    assign redist303_sync_in_aunroll_vunroll_x_in_c1_eni67_303_139_rdcnt_q = redist303_sync_in_aunroll_vunroll_x_in_c1_eni67_303_139_rdcnt_o[8:0];

    // redist303_sync_in_aunroll_vunroll_x_in_c1_eni67_303_139_inputreg0(DELAY,2558)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist303_sync_in_aunroll_vunroll_x_in_c1_eni67_303_139_inputreg0_q <= in_c1_eni67_303;
        end
    end

    // redist303_sync_in_aunroll_vunroll_x_in_c1_eni67_303_139_wraddr(COUNTER,2561)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist303_sync_in_aunroll_vunroll_x_in_c1_eni67_303_139_wraddr_i <= $unsigned(redist303_sync_in_aunroll_vunroll_x_in_c1_eni67_303_139_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist303_sync_in_aunroll_vunroll_x_in_c1_eni67_303_139_wraddr_q = redist303_sync_in_aunroll_vunroll_x_in_c1_eni67_303_139_wraddr_i[7:0];

    // redist303_sync_in_aunroll_vunroll_x_in_c1_eni67_303_139_mem(DUALMEM,2560)
    assign redist303_sync_in_aunroll_vunroll_x_in_c1_eni67_303_139_mem_ia = redist303_sync_in_aunroll_vunroll_x_in_c1_eni67_303_139_inputreg0_q;
    assign redist303_sync_in_aunroll_vunroll_x_in_c1_eni67_303_139_mem_aa = redist303_sync_in_aunroll_vunroll_x_in_c1_eni67_303_139_wraddr_q;
    assign redist303_sync_in_aunroll_vunroll_x_in_c1_eni67_303_139_mem_ab = redist303_sync_in_aunroll_vunroll_x_in_c1_eni67_303_139_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist303_sync_in_aunroll_vunroll_x_in_c1_eni67_303_139_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist303_sync_in_aunroll_vunroll_x_in_c1_eni67_303_139_mem_aa),
        .data_a(redist303_sync_in_aunroll_vunroll_x_in_c1_eni67_303_139_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist303_sync_in_aunroll_vunroll_x_in_c1_eni67_303_139_mem_ab),
        .q_b(redist303_sync_in_aunroll_vunroll_x_in_c1_eni67_303_139_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist303_sync_in_aunroll_vunroll_x_in_c1_eni67_303_139_mem_q = redist303_sync_in_aunroll_vunroll_x_in_c1_eni67_303_139_mem_iq[31:0];

    // redist303_sync_in_aunroll_vunroll_x_in_c1_eni67_303_139_outputreg0(DELAY,2559)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist303_sync_in_aunroll_vunroll_x_in_c1_eni67_303_139_outputreg0_q <= redist303_sync_in_aunroll_vunroll_x_in_c1_eni67_303_139_mem_q;
        end
    end

    // redist46_sync_in_aunroll_vunroll_x_in_c1_eni67_47_139_rdcnt(ADD,1048)
    assign redist46_sync_in_aunroll_vunroll_x_in_c1_eni67_47_139_rdcnt_a = {1'b0, redist46_sync_in_aunroll_vunroll_x_in_c1_eni67_47_139_wraddr_q};
    assign redist46_sync_in_aunroll_vunroll_x_in_c1_eni67_47_139_rdcnt_b = {1'b0, redist46_sync_in_aunroll_vunroll_x_in_c1_eni67_47_139_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist46_sync_in_aunroll_vunroll_x_in_c1_eni67_47_139_rdcnt_o <= $unsigned(redist46_sync_in_aunroll_vunroll_x_in_c1_eni67_47_139_rdcnt_a) + $unsigned(redist46_sync_in_aunroll_vunroll_x_in_c1_eni67_47_139_rdcnt_b);
        end
    end
    assign redist46_sync_in_aunroll_vunroll_x_in_c1_eni67_47_139_rdcnt_q = redist46_sync_in_aunroll_vunroll_x_in_c1_eni67_47_139_rdcnt_o[8:0];

    // redist46_sync_in_aunroll_vunroll_x_in_c1_eni67_47_139_inputreg0(DELAY,1043)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist46_sync_in_aunroll_vunroll_x_in_c1_eni67_47_139_inputreg0_q <= in_c1_eni67_47;
        end
    end

    // redist46_sync_in_aunroll_vunroll_x_in_c1_eni67_47_139_wraddr(COUNTER,1046)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist46_sync_in_aunroll_vunroll_x_in_c1_eni67_47_139_wraddr_i <= $unsigned(redist46_sync_in_aunroll_vunroll_x_in_c1_eni67_47_139_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist46_sync_in_aunroll_vunroll_x_in_c1_eni67_47_139_wraddr_q = redist46_sync_in_aunroll_vunroll_x_in_c1_eni67_47_139_wraddr_i[7:0];

    // redist46_sync_in_aunroll_vunroll_x_in_c1_eni67_47_139_mem(DUALMEM,1045)
    assign redist46_sync_in_aunroll_vunroll_x_in_c1_eni67_47_139_mem_ia = redist46_sync_in_aunroll_vunroll_x_in_c1_eni67_47_139_inputreg0_q;
    assign redist46_sync_in_aunroll_vunroll_x_in_c1_eni67_47_139_mem_aa = redist46_sync_in_aunroll_vunroll_x_in_c1_eni67_47_139_wraddr_q;
    assign redist46_sync_in_aunroll_vunroll_x_in_c1_eni67_47_139_mem_ab = redist46_sync_in_aunroll_vunroll_x_in_c1_eni67_47_139_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist46_sync_in_aunroll_vunroll_x_in_c1_eni67_47_139_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist46_sync_in_aunroll_vunroll_x_in_c1_eni67_47_139_mem_aa),
        .data_a(redist46_sync_in_aunroll_vunroll_x_in_c1_eni67_47_139_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist46_sync_in_aunroll_vunroll_x_in_c1_eni67_47_139_mem_ab),
        .q_b(redist46_sync_in_aunroll_vunroll_x_in_c1_eni67_47_139_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist46_sync_in_aunroll_vunroll_x_in_c1_eni67_47_139_mem_q = redist46_sync_in_aunroll_vunroll_x_in_c1_eni67_47_139_mem_iq[31:0];

    // redist46_sync_in_aunroll_vunroll_x_in_c1_eni67_47_139_outputreg0(DELAY,1044)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist46_sync_in_aunroll_vunroll_x_in_c1_eni67_47_139_outputreg0_q <= redist46_sync_in_aunroll_vunroll_x_in_c1_eni67_47_139_mem_q;
        end
    end

    // redist47_sync_in_aunroll_vunroll_x_in_c1_eni67_48_140_offset(CONSTANT,1053)
    assign redist47_sync_in_aunroll_vunroll_x_in_c1_eni67_48_140_offset_q = 8'b01111001;

    // redist304_sync_in_aunroll_vunroll_x_in_c1_eni67_304_140_rdcnt(ADD,2569)
    assign redist304_sync_in_aunroll_vunroll_x_in_c1_eni67_304_140_rdcnt_a = {1'b0, redist304_sync_in_aunroll_vunroll_x_in_c1_eni67_304_140_wraddr_q};
    assign redist304_sync_in_aunroll_vunroll_x_in_c1_eni67_304_140_rdcnt_b = {1'b0, redist47_sync_in_aunroll_vunroll_x_in_c1_eni67_48_140_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist304_sync_in_aunroll_vunroll_x_in_c1_eni67_304_140_rdcnt_o <= $unsigned(redist304_sync_in_aunroll_vunroll_x_in_c1_eni67_304_140_rdcnt_a) + $unsigned(redist304_sync_in_aunroll_vunroll_x_in_c1_eni67_304_140_rdcnt_b);
        end
    end
    assign redist304_sync_in_aunroll_vunroll_x_in_c1_eni67_304_140_rdcnt_q = redist304_sync_in_aunroll_vunroll_x_in_c1_eni67_304_140_rdcnt_o[8:0];

    // redist304_sync_in_aunroll_vunroll_x_in_c1_eni67_304_140_inputreg0(DELAY,2564)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist304_sync_in_aunroll_vunroll_x_in_c1_eni67_304_140_inputreg0_q <= in_c1_eni67_304;
        end
    end

    // redist304_sync_in_aunroll_vunroll_x_in_c1_eni67_304_140_wraddr(COUNTER,2567)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist304_sync_in_aunroll_vunroll_x_in_c1_eni67_304_140_wraddr_i <= $unsigned(redist304_sync_in_aunroll_vunroll_x_in_c1_eni67_304_140_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist304_sync_in_aunroll_vunroll_x_in_c1_eni67_304_140_wraddr_q = redist304_sync_in_aunroll_vunroll_x_in_c1_eni67_304_140_wraddr_i[7:0];

    // redist304_sync_in_aunroll_vunroll_x_in_c1_eni67_304_140_mem(DUALMEM,2566)
    assign redist304_sync_in_aunroll_vunroll_x_in_c1_eni67_304_140_mem_ia = redist304_sync_in_aunroll_vunroll_x_in_c1_eni67_304_140_inputreg0_q;
    assign redist304_sync_in_aunroll_vunroll_x_in_c1_eni67_304_140_mem_aa = redist304_sync_in_aunroll_vunroll_x_in_c1_eni67_304_140_wraddr_q;
    assign redist304_sync_in_aunroll_vunroll_x_in_c1_eni67_304_140_mem_ab = redist304_sync_in_aunroll_vunroll_x_in_c1_eni67_304_140_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist304_sync_in_aunroll_vunroll_x_in_c1_eni67_304_140_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist304_sync_in_aunroll_vunroll_x_in_c1_eni67_304_140_mem_aa),
        .data_a(redist304_sync_in_aunroll_vunroll_x_in_c1_eni67_304_140_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist304_sync_in_aunroll_vunroll_x_in_c1_eni67_304_140_mem_ab),
        .q_b(redist304_sync_in_aunroll_vunroll_x_in_c1_eni67_304_140_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist304_sync_in_aunroll_vunroll_x_in_c1_eni67_304_140_mem_q = redist304_sync_in_aunroll_vunroll_x_in_c1_eni67_304_140_mem_iq[31:0];

    // redist304_sync_in_aunroll_vunroll_x_in_c1_eni67_304_140_outputreg0(DELAY,2565)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist304_sync_in_aunroll_vunroll_x_in_c1_eni67_304_140_outputreg0_q <= redist304_sync_in_aunroll_vunroll_x_in_c1_eni67_304_140_mem_q;
        end
    end

    // redist47_sync_in_aunroll_vunroll_x_in_c1_eni67_48_140_rdcnt(ADD,1054)
    assign redist47_sync_in_aunroll_vunroll_x_in_c1_eni67_48_140_rdcnt_a = {1'b0, redist47_sync_in_aunroll_vunroll_x_in_c1_eni67_48_140_wraddr_q};
    assign redist47_sync_in_aunroll_vunroll_x_in_c1_eni67_48_140_rdcnt_b = {1'b0, redist47_sync_in_aunroll_vunroll_x_in_c1_eni67_48_140_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist47_sync_in_aunroll_vunroll_x_in_c1_eni67_48_140_rdcnt_o <= $unsigned(redist47_sync_in_aunroll_vunroll_x_in_c1_eni67_48_140_rdcnt_a) + $unsigned(redist47_sync_in_aunroll_vunroll_x_in_c1_eni67_48_140_rdcnt_b);
        end
    end
    assign redist47_sync_in_aunroll_vunroll_x_in_c1_eni67_48_140_rdcnt_q = redist47_sync_in_aunroll_vunroll_x_in_c1_eni67_48_140_rdcnt_o[8:0];

    // redist47_sync_in_aunroll_vunroll_x_in_c1_eni67_48_140_inputreg0(DELAY,1049)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist47_sync_in_aunroll_vunroll_x_in_c1_eni67_48_140_inputreg0_q <= in_c1_eni67_48;
        end
    end

    // redist47_sync_in_aunroll_vunroll_x_in_c1_eni67_48_140_wraddr(COUNTER,1052)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist47_sync_in_aunroll_vunroll_x_in_c1_eni67_48_140_wraddr_i <= $unsigned(redist47_sync_in_aunroll_vunroll_x_in_c1_eni67_48_140_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist47_sync_in_aunroll_vunroll_x_in_c1_eni67_48_140_wraddr_q = redist47_sync_in_aunroll_vunroll_x_in_c1_eni67_48_140_wraddr_i[7:0];

    // redist47_sync_in_aunroll_vunroll_x_in_c1_eni67_48_140_mem(DUALMEM,1051)
    assign redist47_sync_in_aunroll_vunroll_x_in_c1_eni67_48_140_mem_ia = redist47_sync_in_aunroll_vunroll_x_in_c1_eni67_48_140_inputreg0_q;
    assign redist47_sync_in_aunroll_vunroll_x_in_c1_eni67_48_140_mem_aa = redist47_sync_in_aunroll_vunroll_x_in_c1_eni67_48_140_wraddr_q;
    assign redist47_sync_in_aunroll_vunroll_x_in_c1_eni67_48_140_mem_ab = redist47_sync_in_aunroll_vunroll_x_in_c1_eni67_48_140_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist47_sync_in_aunroll_vunroll_x_in_c1_eni67_48_140_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist47_sync_in_aunroll_vunroll_x_in_c1_eni67_48_140_mem_aa),
        .data_a(redist47_sync_in_aunroll_vunroll_x_in_c1_eni67_48_140_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist47_sync_in_aunroll_vunroll_x_in_c1_eni67_48_140_mem_ab),
        .q_b(redist47_sync_in_aunroll_vunroll_x_in_c1_eni67_48_140_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist47_sync_in_aunroll_vunroll_x_in_c1_eni67_48_140_mem_q = redist47_sync_in_aunroll_vunroll_x_in_c1_eni67_48_140_mem_iq[31:0];

    // redist47_sync_in_aunroll_vunroll_x_in_c1_eni67_48_140_outputreg0(DELAY,1050)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist47_sync_in_aunroll_vunroll_x_in_c1_eni67_48_140_outputreg0_q <= redist47_sync_in_aunroll_vunroll_x_in_c1_eni67_48_140_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod228_cnn1829_dspb_native_dot_product_vunroll_x(BLACKBOX,30)@1231
    // in in_0@1232
    // in in_1@1232
    // in in_scalarProductPortChainin@1232
    // out out_primWireOut@1237
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000022Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod228_cnn1829_dspb_native_dot_product_vunroll_x (
        .in_0(redist47_sync_in_aunroll_vunroll_x_in_c1_eni67_48_140_outputreg0_q),
        .in_1(redist304_sync_in_aunroll_vunroll_x_in_c1_eni67_304_140_outputreg0_q),
        .in_2(redist46_sync_in_aunroll_vunroll_x_in_c1_eni67_47_139_outputreg0_q),
        .in_3(redist303_sync_in_aunroll_vunroll_x_in_c1_eni67_303_139_outputreg0_q),
        .in_scalarProductPortChainin(redist620_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod223_cnn1823_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod228_cnn1829_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist619_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod228_cnn1829_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,760)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist619_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod228_cnn1829_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod228_cnn1829_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist48_sync_in_aunroll_vunroll_x_in_c1_eni67_49_145_offset(CONSTANT,1059)
    assign redist48_sync_in_aunroll_vunroll_x_in_c1_eni67_49_145_offset_q = 8'b01110100;

    // redist305_sync_in_aunroll_vunroll_x_in_c1_eni67_305_145_rdcnt(ADD,2575)
    assign redist305_sync_in_aunroll_vunroll_x_in_c1_eni67_305_145_rdcnt_a = {1'b0, redist305_sync_in_aunroll_vunroll_x_in_c1_eni67_305_145_wraddr_q};
    assign redist305_sync_in_aunroll_vunroll_x_in_c1_eni67_305_145_rdcnt_b = {1'b0, redist48_sync_in_aunroll_vunroll_x_in_c1_eni67_49_145_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist305_sync_in_aunroll_vunroll_x_in_c1_eni67_305_145_rdcnt_o <= $unsigned(redist305_sync_in_aunroll_vunroll_x_in_c1_eni67_305_145_rdcnt_a) + $unsigned(redist305_sync_in_aunroll_vunroll_x_in_c1_eni67_305_145_rdcnt_b);
        end
    end
    assign redist305_sync_in_aunroll_vunroll_x_in_c1_eni67_305_145_rdcnt_q = redist305_sync_in_aunroll_vunroll_x_in_c1_eni67_305_145_rdcnt_o[8:0];

    // redist305_sync_in_aunroll_vunroll_x_in_c1_eni67_305_145_inputreg0(DELAY,2570)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist305_sync_in_aunroll_vunroll_x_in_c1_eni67_305_145_inputreg0_q <= in_c1_eni67_305;
        end
    end

    // redist305_sync_in_aunroll_vunroll_x_in_c1_eni67_305_145_wraddr(COUNTER,2573)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist305_sync_in_aunroll_vunroll_x_in_c1_eni67_305_145_wraddr_i <= $unsigned(redist305_sync_in_aunroll_vunroll_x_in_c1_eni67_305_145_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist305_sync_in_aunroll_vunroll_x_in_c1_eni67_305_145_wraddr_q = redist305_sync_in_aunroll_vunroll_x_in_c1_eni67_305_145_wraddr_i[7:0];

    // redist305_sync_in_aunroll_vunroll_x_in_c1_eni67_305_145_mem(DUALMEM,2572)
    assign redist305_sync_in_aunroll_vunroll_x_in_c1_eni67_305_145_mem_ia = redist305_sync_in_aunroll_vunroll_x_in_c1_eni67_305_145_inputreg0_q;
    assign redist305_sync_in_aunroll_vunroll_x_in_c1_eni67_305_145_mem_aa = redist305_sync_in_aunroll_vunroll_x_in_c1_eni67_305_145_wraddr_q;
    assign redist305_sync_in_aunroll_vunroll_x_in_c1_eni67_305_145_mem_ab = redist305_sync_in_aunroll_vunroll_x_in_c1_eni67_305_145_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist305_sync_in_aunroll_vunroll_x_in_c1_eni67_305_145_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist305_sync_in_aunroll_vunroll_x_in_c1_eni67_305_145_mem_aa),
        .data_a(redist305_sync_in_aunroll_vunroll_x_in_c1_eni67_305_145_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist305_sync_in_aunroll_vunroll_x_in_c1_eni67_305_145_mem_ab),
        .q_b(redist305_sync_in_aunroll_vunroll_x_in_c1_eni67_305_145_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist305_sync_in_aunroll_vunroll_x_in_c1_eni67_305_145_mem_q = redist305_sync_in_aunroll_vunroll_x_in_c1_eni67_305_145_mem_iq[31:0];

    // redist305_sync_in_aunroll_vunroll_x_in_c1_eni67_305_145_outputreg0(DELAY,2571)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist305_sync_in_aunroll_vunroll_x_in_c1_eni67_305_145_outputreg0_q <= redist305_sync_in_aunroll_vunroll_x_in_c1_eni67_305_145_mem_q;
        end
    end

    // redist48_sync_in_aunroll_vunroll_x_in_c1_eni67_49_145_rdcnt(ADD,1060)
    assign redist48_sync_in_aunroll_vunroll_x_in_c1_eni67_49_145_rdcnt_a = {1'b0, redist48_sync_in_aunroll_vunroll_x_in_c1_eni67_49_145_wraddr_q};
    assign redist48_sync_in_aunroll_vunroll_x_in_c1_eni67_49_145_rdcnt_b = {1'b0, redist48_sync_in_aunroll_vunroll_x_in_c1_eni67_49_145_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist48_sync_in_aunroll_vunroll_x_in_c1_eni67_49_145_rdcnt_o <= $unsigned(redist48_sync_in_aunroll_vunroll_x_in_c1_eni67_49_145_rdcnt_a) + $unsigned(redist48_sync_in_aunroll_vunroll_x_in_c1_eni67_49_145_rdcnt_b);
        end
    end
    assign redist48_sync_in_aunroll_vunroll_x_in_c1_eni67_49_145_rdcnt_q = redist48_sync_in_aunroll_vunroll_x_in_c1_eni67_49_145_rdcnt_o[8:0];

    // redist48_sync_in_aunroll_vunroll_x_in_c1_eni67_49_145_inputreg0(DELAY,1055)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist48_sync_in_aunroll_vunroll_x_in_c1_eni67_49_145_inputreg0_q <= in_c1_eni67_49;
        end
    end

    // redist48_sync_in_aunroll_vunroll_x_in_c1_eni67_49_145_wraddr(COUNTER,1058)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist48_sync_in_aunroll_vunroll_x_in_c1_eni67_49_145_wraddr_i <= $unsigned(redist48_sync_in_aunroll_vunroll_x_in_c1_eni67_49_145_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist48_sync_in_aunroll_vunroll_x_in_c1_eni67_49_145_wraddr_q = redist48_sync_in_aunroll_vunroll_x_in_c1_eni67_49_145_wraddr_i[7:0];

    // redist48_sync_in_aunroll_vunroll_x_in_c1_eni67_49_145_mem(DUALMEM,1057)
    assign redist48_sync_in_aunroll_vunroll_x_in_c1_eni67_49_145_mem_ia = redist48_sync_in_aunroll_vunroll_x_in_c1_eni67_49_145_inputreg0_q;
    assign redist48_sync_in_aunroll_vunroll_x_in_c1_eni67_49_145_mem_aa = redist48_sync_in_aunroll_vunroll_x_in_c1_eni67_49_145_wraddr_q;
    assign redist48_sync_in_aunroll_vunroll_x_in_c1_eni67_49_145_mem_ab = redist48_sync_in_aunroll_vunroll_x_in_c1_eni67_49_145_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist48_sync_in_aunroll_vunroll_x_in_c1_eni67_49_145_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist48_sync_in_aunroll_vunroll_x_in_c1_eni67_49_145_mem_aa),
        .data_a(redist48_sync_in_aunroll_vunroll_x_in_c1_eni67_49_145_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist48_sync_in_aunroll_vunroll_x_in_c1_eni67_49_145_mem_ab),
        .q_b(redist48_sync_in_aunroll_vunroll_x_in_c1_eni67_49_145_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist48_sync_in_aunroll_vunroll_x_in_c1_eni67_49_145_mem_q = redist48_sync_in_aunroll_vunroll_x_in_c1_eni67_49_145_mem_iq[31:0];

    // redist48_sync_in_aunroll_vunroll_x_in_c1_eni67_49_145_outputreg0(DELAY,1056)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist48_sync_in_aunroll_vunroll_x_in_c1_eni67_49_145_outputreg0_q <= redist48_sync_in_aunroll_vunroll_x_in_c1_eni67_49_145_mem_q;
        end
    end

    // redist49_sync_in_aunroll_vunroll_x_in_c1_eni67_50_146_offset(CONSTANT,1065)
    assign redist49_sync_in_aunroll_vunroll_x_in_c1_eni67_50_146_offset_q = 8'b01110011;

    // redist306_sync_in_aunroll_vunroll_x_in_c1_eni67_306_146_rdcnt(ADD,2581)
    assign redist306_sync_in_aunroll_vunroll_x_in_c1_eni67_306_146_rdcnt_a = {1'b0, redist306_sync_in_aunroll_vunroll_x_in_c1_eni67_306_146_wraddr_q};
    assign redist306_sync_in_aunroll_vunroll_x_in_c1_eni67_306_146_rdcnt_b = {1'b0, redist49_sync_in_aunroll_vunroll_x_in_c1_eni67_50_146_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist306_sync_in_aunroll_vunroll_x_in_c1_eni67_306_146_rdcnt_o <= $unsigned(redist306_sync_in_aunroll_vunroll_x_in_c1_eni67_306_146_rdcnt_a) + $unsigned(redist306_sync_in_aunroll_vunroll_x_in_c1_eni67_306_146_rdcnt_b);
        end
    end
    assign redist306_sync_in_aunroll_vunroll_x_in_c1_eni67_306_146_rdcnt_q = redist306_sync_in_aunroll_vunroll_x_in_c1_eni67_306_146_rdcnt_o[8:0];

    // redist306_sync_in_aunroll_vunroll_x_in_c1_eni67_306_146_inputreg0(DELAY,2576)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist306_sync_in_aunroll_vunroll_x_in_c1_eni67_306_146_inputreg0_q <= in_c1_eni67_306;
        end
    end

    // redist306_sync_in_aunroll_vunroll_x_in_c1_eni67_306_146_wraddr(COUNTER,2579)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist306_sync_in_aunroll_vunroll_x_in_c1_eni67_306_146_wraddr_i <= $unsigned(redist306_sync_in_aunroll_vunroll_x_in_c1_eni67_306_146_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist306_sync_in_aunroll_vunroll_x_in_c1_eni67_306_146_wraddr_q = redist306_sync_in_aunroll_vunroll_x_in_c1_eni67_306_146_wraddr_i[7:0];

    // redist306_sync_in_aunroll_vunroll_x_in_c1_eni67_306_146_mem(DUALMEM,2578)
    assign redist306_sync_in_aunroll_vunroll_x_in_c1_eni67_306_146_mem_ia = redist306_sync_in_aunroll_vunroll_x_in_c1_eni67_306_146_inputreg0_q;
    assign redist306_sync_in_aunroll_vunroll_x_in_c1_eni67_306_146_mem_aa = redist306_sync_in_aunroll_vunroll_x_in_c1_eni67_306_146_wraddr_q;
    assign redist306_sync_in_aunroll_vunroll_x_in_c1_eni67_306_146_mem_ab = redist306_sync_in_aunroll_vunroll_x_in_c1_eni67_306_146_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist306_sync_in_aunroll_vunroll_x_in_c1_eni67_306_146_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist306_sync_in_aunroll_vunroll_x_in_c1_eni67_306_146_mem_aa),
        .data_a(redist306_sync_in_aunroll_vunroll_x_in_c1_eni67_306_146_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist306_sync_in_aunroll_vunroll_x_in_c1_eni67_306_146_mem_ab),
        .q_b(redist306_sync_in_aunroll_vunroll_x_in_c1_eni67_306_146_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist306_sync_in_aunroll_vunroll_x_in_c1_eni67_306_146_mem_q = redist306_sync_in_aunroll_vunroll_x_in_c1_eni67_306_146_mem_iq[31:0];

    // redist306_sync_in_aunroll_vunroll_x_in_c1_eni67_306_146_outputreg0(DELAY,2577)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist306_sync_in_aunroll_vunroll_x_in_c1_eni67_306_146_outputreg0_q <= redist306_sync_in_aunroll_vunroll_x_in_c1_eni67_306_146_mem_q;
        end
    end

    // redist49_sync_in_aunroll_vunroll_x_in_c1_eni67_50_146_rdcnt(ADD,1066)
    assign redist49_sync_in_aunroll_vunroll_x_in_c1_eni67_50_146_rdcnt_a = {1'b0, redist49_sync_in_aunroll_vunroll_x_in_c1_eni67_50_146_wraddr_q};
    assign redist49_sync_in_aunroll_vunroll_x_in_c1_eni67_50_146_rdcnt_b = {1'b0, redist49_sync_in_aunroll_vunroll_x_in_c1_eni67_50_146_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist49_sync_in_aunroll_vunroll_x_in_c1_eni67_50_146_rdcnt_o <= $unsigned(redist49_sync_in_aunroll_vunroll_x_in_c1_eni67_50_146_rdcnt_a) + $unsigned(redist49_sync_in_aunroll_vunroll_x_in_c1_eni67_50_146_rdcnt_b);
        end
    end
    assign redist49_sync_in_aunroll_vunroll_x_in_c1_eni67_50_146_rdcnt_q = redist49_sync_in_aunroll_vunroll_x_in_c1_eni67_50_146_rdcnt_o[8:0];

    // redist49_sync_in_aunroll_vunroll_x_in_c1_eni67_50_146_inputreg0(DELAY,1061)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist49_sync_in_aunroll_vunroll_x_in_c1_eni67_50_146_inputreg0_q <= in_c1_eni67_50;
        end
    end

    // redist49_sync_in_aunroll_vunroll_x_in_c1_eni67_50_146_wraddr(COUNTER,1064)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist49_sync_in_aunroll_vunroll_x_in_c1_eni67_50_146_wraddr_i <= $unsigned(redist49_sync_in_aunroll_vunroll_x_in_c1_eni67_50_146_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist49_sync_in_aunroll_vunroll_x_in_c1_eni67_50_146_wraddr_q = redist49_sync_in_aunroll_vunroll_x_in_c1_eni67_50_146_wraddr_i[7:0];

    // redist49_sync_in_aunroll_vunroll_x_in_c1_eni67_50_146_mem(DUALMEM,1063)
    assign redist49_sync_in_aunroll_vunroll_x_in_c1_eni67_50_146_mem_ia = redist49_sync_in_aunroll_vunroll_x_in_c1_eni67_50_146_inputreg0_q;
    assign redist49_sync_in_aunroll_vunroll_x_in_c1_eni67_50_146_mem_aa = redist49_sync_in_aunroll_vunroll_x_in_c1_eni67_50_146_wraddr_q;
    assign redist49_sync_in_aunroll_vunroll_x_in_c1_eni67_50_146_mem_ab = redist49_sync_in_aunroll_vunroll_x_in_c1_eni67_50_146_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist49_sync_in_aunroll_vunroll_x_in_c1_eni67_50_146_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist49_sync_in_aunroll_vunroll_x_in_c1_eni67_50_146_mem_aa),
        .data_a(redist49_sync_in_aunroll_vunroll_x_in_c1_eni67_50_146_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist49_sync_in_aunroll_vunroll_x_in_c1_eni67_50_146_mem_ab),
        .q_b(redist49_sync_in_aunroll_vunroll_x_in_c1_eni67_50_146_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist49_sync_in_aunroll_vunroll_x_in_c1_eni67_50_146_mem_q = redist49_sync_in_aunroll_vunroll_x_in_c1_eni67_50_146_mem_iq[31:0];

    // redist49_sync_in_aunroll_vunroll_x_in_c1_eni67_50_146_outputreg0(DELAY,1062)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist49_sync_in_aunroll_vunroll_x_in_c1_eni67_50_146_outputreg0_q <= redist49_sync_in_aunroll_vunroll_x_in_c1_eni67_50_146_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod233_cnn1836_dspb_native_dot_product_vunroll_x(BLACKBOX,31)@1237
    // in in_0@1238
    // in in_1@1238
    // in in_scalarProductPortChainin@1238
    // out out_primWireOut@1243
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000023Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod233_cnn1836_dspb_native_dot_product_vunroll_x (
        .in_0(redist49_sync_in_aunroll_vunroll_x_in_c1_eni67_50_146_outputreg0_q),
        .in_1(redist306_sync_in_aunroll_vunroll_x_in_c1_eni67_306_146_outputreg0_q),
        .in_2(redist48_sync_in_aunroll_vunroll_x_in_c1_eni67_49_145_outputreg0_q),
        .in_3(redist305_sync_in_aunroll_vunroll_x_in_c1_eni67_305_145_outputreg0_q),
        .in_scalarProductPortChainin(redist619_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod228_cnn1829_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod233_cnn1836_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist618_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod233_cnn1836_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,759)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist618_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod233_cnn1836_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod233_cnn1836_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist50_sync_in_aunroll_vunroll_x_in_c1_eni67_51_151_offset(CONSTANT,1071)
    assign redist50_sync_in_aunroll_vunroll_x_in_c1_eni67_51_151_offset_q = 8'b01101110;

    // redist307_sync_in_aunroll_vunroll_x_in_c1_eni67_307_151_rdcnt(ADD,2587)
    assign redist307_sync_in_aunroll_vunroll_x_in_c1_eni67_307_151_rdcnt_a = {1'b0, redist307_sync_in_aunroll_vunroll_x_in_c1_eni67_307_151_wraddr_q};
    assign redist307_sync_in_aunroll_vunroll_x_in_c1_eni67_307_151_rdcnt_b = {1'b0, redist50_sync_in_aunroll_vunroll_x_in_c1_eni67_51_151_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist307_sync_in_aunroll_vunroll_x_in_c1_eni67_307_151_rdcnt_o <= $unsigned(redist307_sync_in_aunroll_vunroll_x_in_c1_eni67_307_151_rdcnt_a) + $unsigned(redist307_sync_in_aunroll_vunroll_x_in_c1_eni67_307_151_rdcnt_b);
        end
    end
    assign redist307_sync_in_aunroll_vunroll_x_in_c1_eni67_307_151_rdcnt_q = redist307_sync_in_aunroll_vunroll_x_in_c1_eni67_307_151_rdcnt_o[8:0];

    // redist307_sync_in_aunroll_vunroll_x_in_c1_eni67_307_151_inputreg0(DELAY,2582)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist307_sync_in_aunroll_vunroll_x_in_c1_eni67_307_151_inputreg0_q <= in_c1_eni67_307;
        end
    end

    // redist307_sync_in_aunroll_vunroll_x_in_c1_eni67_307_151_wraddr(COUNTER,2585)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist307_sync_in_aunroll_vunroll_x_in_c1_eni67_307_151_wraddr_i <= $unsigned(redist307_sync_in_aunroll_vunroll_x_in_c1_eni67_307_151_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist307_sync_in_aunroll_vunroll_x_in_c1_eni67_307_151_wraddr_q = redist307_sync_in_aunroll_vunroll_x_in_c1_eni67_307_151_wraddr_i[7:0];

    // redist307_sync_in_aunroll_vunroll_x_in_c1_eni67_307_151_mem(DUALMEM,2584)
    assign redist307_sync_in_aunroll_vunroll_x_in_c1_eni67_307_151_mem_ia = redist307_sync_in_aunroll_vunroll_x_in_c1_eni67_307_151_inputreg0_q;
    assign redist307_sync_in_aunroll_vunroll_x_in_c1_eni67_307_151_mem_aa = redist307_sync_in_aunroll_vunroll_x_in_c1_eni67_307_151_wraddr_q;
    assign redist307_sync_in_aunroll_vunroll_x_in_c1_eni67_307_151_mem_ab = redist307_sync_in_aunroll_vunroll_x_in_c1_eni67_307_151_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist307_sync_in_aunroll_vunroll_x_in_c1_eni67_307_151_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist307_sync_in_aunroll_vunroll_x_in_c1_eni67_307_151_mem_aa),
        .data_a(redist307_sync_in_aunroll_vunroll_x_in_c1_eni67_307_151_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist307_sync_in_aunroll_vunroll_x_in_c1_eni67_307_151_mem_ab),
        .q_b(redist307_sync_in_aunroll_vunroll_x_in_c1_eni67_307_151_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist307_sync_in_aunroll_vunroll_x_in_c1_eni67_307_151_mem_q = redist307_sync_in_aunroll_vunroll_x_in_c1_eni67_307_151_mem_iq[31:0];

    // redist307_sync_in_aunroll_vunroll_x_in_c1_eni67_307_151_outputreg0(DELAY,2583)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist307_sync_in_aunroll_vunroll_x_in_c1_eni67_307_151_outputreg0_q <= redist307_sync_in_aunroll_vunroll_x_in_c1_eni67_307_151_mem_q;
        end
    end

    // redist50_sync_in_aunroll_vunroll_x_in_c1_eni67_51_151_rdcnt(ADD,1072)
    assign redist50_sync_in_aunroll_vunroll_x_in_c1_eni67_51_151_rdcnt_a = {1'b0, redist50_sync_in_aunroll_vunroll_x_in_c1_eni67_51_151_wraddr_q};
    assign redist50_sync_in_aunroll_vunroll_x_in_c1_eni67_51_151_rdcnt_b = {1'b0, redist50_sync_in_aunroll_vunroll_x_in_c1_eni67_51_151_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist50_sync_in_aunroll_vunroll_x_in_c1_eni67_51_151_rdcnt_o <= $unsigned(redist50_sync_in_aunroll_vunroll_x_in_c1_eni67_51_151_rdcnt_a) + $unsigned(redist50_sync_in_aunroll_vunroll_x_in_c1_eni67_51_151_rdcnt_b);
        end
    end
    assign redist50_sync_in_aunroll_vunroll_x_in_c1_eni67_51_151_rdcnt_q = redist50_sync_in_aunroll_vunroll_x_in_c1_eni67_51_151_rdcnt_o[8:0];

    // redist50_sync_in_aunroll_vunroll_x_in_c1_eni67_51_151_inputreg0(DELAY,1067)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist50_sync_in_aunroll_vunroll_x_in_c1_eni67_51_151_inputreg0_q <= in_c1_eni67_51;
        end
    end

    // redist50_sync_in_aunroll_vunroll_x_in_c1_eni67_51_151_wraddr(COUNTER,1070)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist50_sync_in_aunroll_vunroll_x_in_c1_eni67_51_151_wraddr_i <= $unsigned(redist50_sync_in_aunroll_vunroll_x_in_c1_eni67_51_151_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist50_sync_in_aunroll_vunroll_x_in_c1_eni67_51_151_wraddr_q = redist50_sync_in_aunroll_vunroll_x_in_c1_eni67_51_151_wraddr_i[7:0];

    // redist50_sync_in_aunroll_vunroll_x_in_c1_eni67_51_151_mem(DUALMEM,1069)
    assign redist50_sync_in_aunroll_vunroll_x_in_c1_eni67_51_151_mem_ia = redist50_sync_in_aunroll_vunroll_x_in_c1_eni67_51_151_inputreg0_q;
    assign redist50_sync_in_aunroll_vunroll_x_in_c1_eni67_51_151_mem_aa = redist50_sync_in_aunroll_vunroll_x_in_c1_eni67_51_151_wraddr_q;
    assign redist50_sync_in_aunroll_vunroll_x_in_c1_eni67_51_151_mem_ab = redist50_sync_in_aunroll_vunroll_x_in_c1_eni67_51_151_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist50_sync_in_aunroll_vunroll_x_in_c1_eni67_51_151_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist50_sync_in_aunroll_vunroll_x_in_c1_eni67_51_151_mem_aa),
        .data_a(redist50_sync_in_aunroll_vunroll_x_in_c1_eni67_51_151_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist50_sync_in_aunroll_vunroll_x_in_c1_eni67_51_151_mem_ab),
        .q_b(redist50_sync_in_aunroll_vunroll_x_in_c1_eni67_51_151_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist50_sync_in_aunroll_vunroll_x_in_c1_eni67_51_151_mem_q = redist50_sync_in_aunroll_vunroll_x_in_c1_eni67_51_151_mem_iq[31:0];

    // redist50_sync_in_aunroll_vunroll_x_in_c1_eni67_51_151_outputreg0(DELAY,1068)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist50_sync_in_aunroll_vunroll_x_in_c1_eni67_51_151_outputreg0_q <= redist50_sync_in_aunroll_vunroll_x_in_c1_eni67_51_151_mem_q;
        end
    end

    // redist51_sync_in_aunroll_vunroll_x_in_c1_eni67_52_152_offset(CONSTANT,1077)
    assign redist51_sync_in_aunroll_vunroll_x_in_c1_eni67_52_152_offset_q = 8'b01101101;

    // redist308_sync_in_aunroll_vunroll_x_in_c1_eni67_308_152_rdcnt(ADD,2593)
    assign redist308_sync_in_aunroll_vunroll_x_in_c1_eni67_308_152_rdcnt_a = {1'b0, redist308_sync_in_aunroll_vunroll_x_in_c1_eni67_308_152_wraddr_q};
    assign redist308_sync_in_aunroll_vunroll_x_in_c1_eni67_308_152_rdcnt_b = {1'b0, redist51_sync_in_aunroll_vunroll_x_in_c1_eni67_52_152_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist308_sync_in_aunroll_vunroll_x_in_c1_eni67_308_152_rdcnt_o <= $unsigned(redist308_sync_in_aunroll_vunroll_x_in_c1_eni67_308_152_rdcnt_a) + $unsigned(redist308_sync_in_aunroll_vunroll_x_in_c1_eni67_308_152_rdcnt_b);
        end
    end
    assign redist308_sync_in_aunroll_vunroll_x_in_c1_eni67_308_152_rdcnt_q = redist308_sync_in_aunroll_vunroll_x_in_c1_eni67_308_152_rdcnt_o[8:0];

    // redist308_sync_in_aunroll_vunroll_x_in_c1_eni67_308_152_inputreg0(DELAY,2588)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist308_sync_in_aunroll_vunroll_x_in_c1_eni67_308_152_inputreg0_q <= in_c1_eni67_308;
        end
    end

    // redist308_sync_in_aunroll_vunroll_x_in_c1_eni67_308_152_wraddr(COUNTER,2591)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist308_sync_in_aunroll_vunroll_x_in_c1_eni67_308_152_wraddr_i <= $unsigned(redist308_sync_in_aunroll_vunroll_x_in_c1_eni67_308_152_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist308_sync_in_aunroll_vunroll_x_in_c1_eni67_308_152_wraddr_q = redist308_sync_in_aunroll_vunroll_x_in_c1_eni67_308_152_wraddr_i[7:0];

    // redist308_sync_in_aunroll_vunroll_x_in_c1_eni67_308_152_mem(DUALMEM,2590)
    assign redist308_sync_in_aunroll_vunroll_x_in_c1_eni67_308_152_mem_ia = redist308_sync_in_aunroll_vunroll_x_in_c1_eni67_308_152_inputreg0_q;
    assign redist308_sync_in_aunroll_vunroll_x_in_c1_eni67_308_152_mem_aa = redist308_sync_in_aunroll_vunroll_x_in_c1_eni67_308_152_wraddr_q;
    assign redist308_sync_in_aunroll_vunroll_x_in_c1_eni67_308_152_mem_ab = redist308_sync_in_aunroll_vunroll_x_in_c1_eni67_308_152_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist308_sync_in_aunroll_vunroll_x_in_c1_eni67_308_152_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist308_sync_in_aunroll_vunroll_x_in_c1_eni67_308_152_mem_aa),
        .data_a(redist308_sync_in_aunroll_vunroll_x_in_c1_eni67_308_152_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist308_sync_in_aunroll_vunroll_x_in_c1_eni67_308_152_mem_ab),
        .q_b(redist308_sync_in_aunroll_vunroll_x_in_c1_eni67_308_152_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist308_sync_in_aunroll_vunroll_x_in_c1_eni67_308_152_mem_q = redist308_sync_in_aunroll_vunroll_x_in_c1_eni67_308_152_mem_iq[31:0];

    // redist308_sync_in_aunroll_vunroll_x_in_c1_eni67_308_152_outputreg0(DELAY,2589)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist308_sync_in_aunroll_vunroll_x_in_c1_eni67_308_152_outputreg0_q <= redist308_sync_in_aunroll_vunroll_x_in_c1_eni67_308_152_mem_q;
        end
    end

    // redist51_sync_in_aunroll_vunroll_x_in_c1_eni67_52_152_rdcnt(ADD,1078)
    assign redist51_sync_in_aunroll_vunroll_x_in_c1_eni67_52_152_rdcnt_a = {1'b0, redist51_sync_in_aunroll_vunroll_x_in_c1_eni67_52_152_wraddr_q};
    assign redist51_sync_in_aunroll_vunroll_x_in_c1_eni67_52_152_rdcnt_b = {1'b0, redist51_sync_in_aunroll_vunroll_x_in_c1_eni67_52_152_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist51_sync_in_aunroll_vunroll_x_in_c1_eni67_52_152_rdcnt_o <= $unsigned(redist51_sync_in_aunroll_vunroll_x_in_c1_eni67_52_152_rdcnt_a) + $unsigned(redist51_sync_in_aunroll_vunroll_x_in_c1_eni67_52_152_rdcnt_b);
        end
    end
    assign redist51_sync_in_aunroll_vunroll_x_in_c1_eni67_52_152_rdcnt_q = redist51_sync_in_aunroll_vunroll_x_in_c1_eni67_52_152_rdcnt_o[8:0];

    // redist51_sync_in_aunroll_vunroll_x_in_c1_eni67_52_152_inputreg0(DELAY,1073)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist51_sync_in_aunroll_vunroll_x_in_c1_eni67_52_152_inputreg0_q <= in_c1_eni67_52;
        end
    end

    // redist51_sync_in_aunroll_vunroll_x_in_c1_eni67_52_152_wraddr(COUNTER,1076)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist51_sync_in_aunroll_vunroll_x_in_c1_eni67_52_152_wraddr_i <= $unsigned(redist51_sync_in_aunroll_vunroll_x_in_c1_eni67_52_152_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist51_sync_in_aunroll_vunroll_x_in_c1_eni67_52_152_wraddr_q = redist51_sync_in_aunroll_vunroll_x_in_c1_eni67_52_152_wraddr_i[7:0];

    // redist51_sync_in_aunroll_vunroll_x_in_c1_eni67_52_152_mem(DUALMEM,1075)
    assign redist51_sync_in_aunroll_vunroll_x_in_c1_eni67_52_152_mem_ia = redist51_sync_in_aunroll_vunroll_x_in_c1_eni67_52_152_inputreg0_q;
    assign redist51_sync_in_aunroll_vunroll_x_in_c1_eni67_52_152_mem_aa = redist51_sync_in_aunroll_vunroll_x_in_c1_eni67_52_152_wraddr_q;
    assign redist51_sync_in_aunroll_vunroll_x_in_c1_eni67_52_152_mem_ab = redist51_sync_in_aunroll_vunroll_x_in_c1_eni67_52_152_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist51_sync_in_aunroll_vunroll_x_in_c1_eni67_52_152_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist51_sync_in_aunroll_vunroll_x_in_c1_eni67_52_152_mem_aa),
        .data_a(redist51_sync_in_aunroll_vunroll_x_in_c1_eni67_52_152_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist51_sync_in_aunroll_vunroll_x_in_c1_eni67_52_152_mem_ab),
        .q_b(redist51_sync_in_aunroll_vunroll_x_in_c1_eni67_52_152_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist51_sync_in_aunroll_vunroll_x_in_c1_eni67_52_152_mem_q = redist51_sync_in_aunroll_vunroll_x_in_c1_eni67_52_152_mem_iq[31:0];

    // redist51_sync_in_aunroll_vunroll_x_in_c1_eni67_52_152_outputreg0(DELAY,1074)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist51_sync_in_aunroll_vunroll_x_in_c1_eni67_52_152_outputreg0_q <= redist51_sync_in_aunroll_vunroll_x_in_c1_eni67_52_152_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod238_cnn1842_dspb_native_dot_product_vunroll_x(BLACKBOX,32)@1243
    // in in_0@1244
    // in in_1@1244
    // in in_scalarProductPortChainin@1244
    // out out_primWireOut@1249
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000024Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod238_cnn1842_dspb_native_dot_product_vunroll_x (
        .in_0(redist51_sync_in_aunroll_vunroll_x_in_c1_eni67_52_152_outputreg0_q),
        .in_1(redist308_sync_in_aunroll_vunroll_x_in_c1_eni67_308_152_outputreg0_q),
        .in_2(redist50_sync_in_aunroll_vunroll_x_in_c1_eni67_51_151_outputreg0_q),
        .in_3(redist307_sync_in_aunroll_vunroll_x_in_c1_eni67_307_151_outputreg0_q),
        .in_scalarProductPortChainin(redist618_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod233_cnn1836_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod238_cnn1842_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist617_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod238_cnn1842_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,758)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist617_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod238_cnn1842_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod238_cnn1842_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist52_sync_in_aunroll_vunroll_x_in_c1_eni67_53_157_offset(CONSTANT,1083)
    assign redist52_sync_in_aunroll_vunroll_x_in_c1_eni67_53_157_offset_q = 8'b01101000;

    // redist309_sync_in_aunroll_vunroll_x_in_c1_eni67_309_157_rdcnt(ADD,2599)
    assign redist309_sync_in_aunroll_vunroll_x_in_c1_eni67_309_157_rdcnt_a = {1'b0, redist309_sync_in_aunroll_vunroll_x_in_c1_eni67_309_157_wraddr_q};
    assign redist309_sync_in_aunroll_vunroll_x_in_c1_eni67_309_157_rdcnt_b = {1'b0, redist52_sync_in_aunroll_vunroll_x_in_c1_eni67_53_157_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist309_sync_in_aunroll_vunroll_x_in_c1_eni67_309_157_rdcnt_o <= $unsigned(redist309_sync_in_aunroll_vunroll_x_in_c1_eni67_309_157_rdcnt_a) + $unsigned(redist309_sync_in_aunroll_vunroll_x_in_c1_eni67_309_157_rdcnt_b);
        end
    end
    assign redist309_sync_in_aunroll_vunroll_x_in_c1_eni67_309_157_rdcnt_q = redist309_sync_in_aunroll_vunroll_x_in_c1_eni67_309_157_rdcnt_o[8:0];

    // redist309_sync_in_aunroll_vunroll_x_in_c1_eni67_309_157_inputreg0(DELAY,2594)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist309_sync_in_aunroll_vunroll_x_in_c1_eni67_309_157_inputreg0_q <= in_c1_eni67_309;
        end
    end

    // redist309_sync_in_aunroll_vunroll_x_in_c1_eni67_309_157_wraddr(COUNTER,2597)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist309_sync_in_aunroll_vunroll_x_in_c1_eni67_309_157_wraddr_i <= $unsigned(redist309_sync_in_aunroll_vunroll_x_in_c1_eni67_309_157_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist309_sync_in_aunroll_vunroll_x_in_c1_eni67_309_157_wraddr_q = redist309_sync_in_aunroll_vunroll_x_in_c1_eni67_309_157_wraddr_i[7:0];

    // redist309_sync_in_aunroll_vunroll_x_in_c1_eni67_309_157_mem(DUALMEM,2596)
    assign redist309_sync_in_aunroll_vunroll_x_in_c1_eni67_309_157_mem_ia = redist309_sync_in_aunroll_vunroll_x_in_c1_eni67_309_157_inputreg0_q;
    assign redist309_sync_in_aunroll_vunroll_x_in_c1_eni67_309_157_mem_aa = redist309_sync_in_aunroll_vunroll_x_in_c1_eni67_309_157_wraddr_q;
    assign redist309_sync_in_aunroll_vunroll_x_in_c1_eni67_309_157_mem_ab = redist309_sync_in_aunroll_vunroll_x_in_c1_eni67_309_157_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist309_sync_in_aunroll_vunroll_x_in_c1_eni67_309_157_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist309_sync_in_aunroll_vunroll_x_in_c1_eni67_309_157_mem_aa),
        .data_a(redist309_sync_in_aunroll_vunroll_x_in_c1_eni67_309_157_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist309_sync_in_aunroll_vunroll_x_in_c1_eni67_309_157_mem_ab),
        .q_b(redist309_sync_in_aunroll_vunroll_x_in_c1_eni67_309_157_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist309_sync_in_aunroll_vunroll_x_in_c1_eni67_309_157_mem_q = redist309_sync_in_aunroll_vunroll_x_in_c1_eni67_309_157_mem_iq[31:0];

    // redist309_sync_in_aunroll_vunroll_x_in_c1_eni67_309_157_outputreg0(DELAY,2595)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist309_sync_in_aunroll_vunroll_x_in_c1_eni67_309_157_outputreg0_q <= redist309_sync_in_aunroll_vunroll_x_in_c1_eni67_309_157_mem_q;
        end
    end

    // redist52_sync_in_aunroll_vunroll_x_in_c1_eni67_53_157_rdcnt(ADD,1084)
    assign redist52_sync_in_aunroll_vunroll_x_in_c1_eni67_53_157_rdcnt_a = {1'b0, redist52_sync_in_aunroll_vunroll_x_in_c1_eni67_53_157_wraddr_q};
    assign redist52_sync_in_aunroll_vunroll_x_in_c1_eni67_53_157_rdcnt_b = {1'b0, redist52_sync_in_aunroll_vunroll_x_in_c1_eni67_53_157_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist52_sync_in_aunroll_vunroll_x_in_c1_eni67_53_157_rdcnt_o <= $unsigned(redist52_sync_in_aunroll_vunroll_x_in_c1_eni67_53_157_rdcnt_a) + $unsigned(redist52_sync_in_aunroll_vunroll_x_in_c1_eni67_53_157_rdcnt_b);
        end
    end
    assign redist52_sync_in_aunroll_vunroll_x_in_c1_eni67_53_157_rdcnt_q = redist52_sync_in_aunroll_vunroll_x_in_c1_eni67_53_157_rdcnt_o[8:0];

    // redist52_sync_in_aunroll_vunroll_x_in_c1_eni67_53_157_inputreg0(DELAY,1079)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist52_sync_in_aunroll_vunroll_x_in_c1_eni67_53_157_inputreg0_q <= in_c1_eni67_53;
        end
    end

    // redist52_sync_in_aunroll_vunroll_x_in_c1_eni67_53_157_wraddr(COUNTER,1082)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist52_sync_in_aunroll_vunroll_x_in_c1_eni67_53_157_wraddr_i <= $unsigned(redist52_sync_in_aunroll_vunroll_x_in_c1_eni67_53_157_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist52_sync_in_aunroll_vunroll_x_in_c1_eni67_53_157_wraddr_q = redist52_sync_in_aunroll_vunroll_x_in_c1_eni67_53_157_wraddr_i[7:0];

    // redist52_sync_in_aunroll_vunroll_x_in_c1_eni67_53_157_mem(DUALMEM,1081)
    assign redist52_sync_in_aunroll_vunroll_x_in_c1_eni67_53_157_mem_ia = redist52_sync_in_aunroll_vunroll_x_in_c1_eni67_53_157_inputreg0_q;
    assign redist52_sync_in_aunroll_vunroll_x_in_c1_eni67_53_157_mem_aa = redist52_sync_in_aunroll_vunroll_x_in_c1_eni67_53_157_wraddr_q;
    assign redist52_sync_in_aunroll_vunroll_x_in_c1_eni67_53_157_mem_ab = redist52_sync_in_aunroll_vunroll_x_in_c1_eni67_53_157_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist52_sync_in_aunroll_vunroll_x_in_c1_eni67_53_157_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist52_sync_in_aunroll_vunroll_x_in_c1_eni67_53_157_mem_aa),
        .data_a(redist52_sync_in_aunroll_vunroll_x_in_c1_eni67_53_157_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist52_sync_in_aunroll_vunroll_x_in_c1_eni67_53_157_mem_ab),
        .q_b(redist52_sync_in_aunroll_vunroll_x_in_c1_eni67_53_157_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist52_sync_in_aunroll_vunroll_x_in_c1_eni67_53_157_mem_q = redist52_sync_in_aunroll_vunroll_x_in_c1_eni67_53_157_mem_iq[31:0];

    // redist52_sync_in_aunroll_vunroll_x_in_c1_eni67_53_157_outputreg0(DELAY,1080)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist52_sync_in_aunroll_vunroll_x_in_c1_eni67_53_157_outputreg0_q <= redist52_sync_in_aunroll_vunroll_x_in_c1_eni67_53_157_mem_q;
        end
    end

    // redist53_sync_in_aunroll_vunroll_x_in_c1_eni67_54_158_offset(CONSTANT,1089)
    assign redist53_sync_in_aunroll_vunroll_x_in_c1_eni67_54_158_offset_q = 8'b01100111;

    // redist310_sync_in_aunroll_vunroll_x_in_c1_eni67_310_158_rdcnt(ADD,2605)
    assign redist310_sync_in_aunroll_vunroll_x_in_c1_eni67_310_158_rdcnt_a = {1'b0, redist310_sync_in_aunroll_vunroll_x_in_c1_eni67_310_158_wraddr_q};
    assign redist310_sync_in_aunroll_vunroll_x_in_c1_eni67_310_158_rdcnt_b = {1'b0, redist53_sync_in_aunroll_vunroll_x_in_c1_eni67_54_158_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist310_sync_in_aunroll_vunroll_x_in_c1_eni67_310_158_rdcnt_o <= $unsigned(redist310_sync_in_aunroll_vunroll_x_in_c1_eni67_310_158_rdcnt_a) + $unsigned(redist310_sync_in_aunroll_vunroll_x_in_c1_eni67_310_158_rdcnt_b);
        end
    end
    assign redist310_sync_in_aunroll_vunroll_x_in_c1_eni67_310_158_rdcnt_q = redist310_sync_in_aunroll_vunroll_x_in_c1_eni67_310_158_rdcnt_o[8:0];

    // redist310_sync_in_aunroll_vunroll_x_in_c1_eni67_310_158_inputreg0(DELAY,2600)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist310_sync_in_aunroll_vunroll_x_in_c1_eni67_310_158_inputreg0_q <= in_c1_eni67_310;
        end
    end

    // redist310_sync_in_aunroll_vunroll_x_in_c1_eni67_310_158_wraddr(COUNTER,2603)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist310_sync_in_aunroll_vunroll_x_in_c1_eni67_310_158_wraddr_i <= $unsigned(redist310_sync_in_aunroll_vunroll_x_in_c1_eni67_310_158_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist310_sync_in_aunroll_vunroll_x_in_c1_eni67_310_158_wraddr_q = redist310_sync_in_aunroll_vunroll_x_in_c1_eni67_310_158_wraddr_i[7:0];

    // redist310_sync_in_aunroll_vunroll_x_in_c1_eni67_310_158_mem(DUALMEM,2602)
    assign redist310_sync_in_aunroll_vunroll_x_in_c1_eni67_310_158_mem_ia = redist310_sync_in_aunroll_vunroll_x_in_c1_eni67_310_158_inputreg0_q;
    assign redist310_sync_in_aunroll_vunroll_x_in_c1_eni67_310_158_mem_aa = redist310_sync_in_aunroll_vunroll_x_in_c1_eni67_310_158_wraddr_q;
    assign redist310_sync_in_aunroll_vunroll_x_in_c1_eni67_310_158_mem_ab = redist310_sync_in_aunroll_vunroll_x_in_c1_eni67_310_158_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist310_sync_in_aunroll_vunroll_x_in_c1_eni67_310_158_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist310_sync_in_aunroll_vunroll_x_in_c1_eni67_310_158_mem_aa),
        .data_a(redist310_sync_in_aunroll_vunroll_x_in_c1_eni67_310_158_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist310_sync_in_aunroll_vunroll_x_in_c1_eni67_310_158_mem_ab),
        .q_b(redist310_sync_in_aunroll_vunroll_x_in_c1_eni67_310_158_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist310_sync_in_aunroll_vunroll_x_in_c1_eni67_310_158_mem_q = redist310_sync_in_aunroll_vunroll_x_in_c1_eni67_310_158_mem_iq[31:0];

    // redist310_sync_in_aunroll_vunroll_x_in_c1_eni67_310_158_outputreg0(DELAY,2601)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist310_sync_in_aunroll_vunroll_x_in_c1_eni67_310_158_outputreg0_q <= redist310_sync_in_aunroll_vunroll_x_in_c1_eni67_310_158_mem_q;
        end
    end

    // redist53_sync_in_aunroll_vunroll_x_in_c1_eni67_54_158_rdcnt(ADD,1090)
    assign redist53_sync_in_aunroll_vunroll_x_in_c1_eni67_54_158_rdcnt_a = {1'b0, redist53_sync_in_aunroll_vunroll_x_in_c1_eni67_54_158_wraddr_q};
    assign redist53_sync_in_aunroll_vunroll_x_in_c1_eni67_54_158_rdcnt_b = {1'b0, redist53_sync_in_aunroll_vunroll_x_in_c1_eni67_54_158_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist53_sync_in_aunroll_vunroll_x_in_c1_eni67_54_158_rdcnt_o <= $unsigned(redist53_sync_in_aunroll_vunroll_x_in_c1_eni67_54_158_rdcnt_a) + $unsigned(redist53_sync_in_aunroll_vunroll_x_in_c1_eni67_54_158_rdcnt_b);
        end
    end
    assign redist53_sync_in_aunroll_vunroll_x_in_c1_eni67_54_158_rdcnt_q = redist53_sync_in_aunroll_vunroll_x_in_c1_eni67_54_158_rdcnt_o[8:0];

    // redist53_sync_in_aunroll_vunroll_x_in_c1_eni67_54_158_inputreg0(DELAY,1085)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist53_sync_in_aunroll_vunroll_x_in_c1_eni67_54_158_inputreg0_q <= in_c1_eni67_54;
        end
    end

    // redist53_sync_in_aunroll_vunroll_x_in_c1_eni67_54_158_wraddr(COUNTER,1088)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist53_sync_in_aunroll_vunroll_x_in_c1_eni67_54_158_wraddr_i <= $unsigned(redist53_sync_in_aunroll_vunroll_x_in_c1_eni67_54_158_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist53_sync_in_aunroll_vunroll_x_in_c1_eni67_54_158_wraddr_q = redist53_sync_in_aunroll_vunroll_x_in_c1_eni67_54_158_wraddr_i[7:0];

    // redist53_sync_in_aunroll_vunroll_x_in_c1_eni67_54_158_mem(DUALMEM,1087)
    assign redist53_sync_in_aunroll_vunroll_x_in_c1_eni67_54_158_mem_ia = redist53_sync_in_aunroll_vunroll_x_in_c1_eni67_54_158_inputreg0_q;
    assign redist53_sync_in_aunroll_vunroll_x_in_c1_eni67_54_158_mem_aa = redist53_sync_in_aunroll_vunroll_x_in_c1_eni67_54_158_wraddr_q;
    assign redist53_sync_in_aunroll_vunroll_x_in_c1_eni67_54_158_mem_ab = redist53_sync_in_aunroll_vunroll_x_in_c1_eni67_54_158_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist53_sync_in_aunroll_vunroll_x_in_c1_eni67_54_158_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist53_sync_in_aunroll_vunroll_x_in_c1_eni67_54_158_mem_aa),
        .data_a(redist53_sync_in_aunroll_vunroll_x_in_c1_eni67_54_158_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist53_sync_in_aunroll_vunroll_x_in_c1_eni67_54_158_mem_ab),
        .q_b(redist53_sync_in_aunroll_vunroll_x_in_c1_eni67_54_158_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist53_sync_in_aunroll_vunroll_x_in_c1_eni67_54_158_mem_q = redist53_sync_in_aunroll_vunroll_x_in_c1_eni67_54_158_mem_iq[31:0];

    // redist53_sync_in_aunroll_vunroll_x_in_c1_eni67_54_158_outputreg0(DELAY,1086)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist53_sync_in_aunroll_vunroll_x_in_c1_eni67_54_158_outputreg0_q <= redist53_sync_in_aunroll_vunroll_x_in_c1_eni67_54_158_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod243_cnn1849_dspb_native_dot_product_vunroll_x(BLACKBOX,33)@1249
    // in in_0@1250
    // in in_1@1250
    // in in_scalarProductPortChainin@1250
    // out out_primWireOut@1255
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000025Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod243_cnn1849_dspb_native_dot_product_vunroll_x (
        .in_0(redist53_sync_in_aunroll_vunroll_x_in_c1_eni67_54_158_outputreg0_q),
        .in_1(redist310_sync_in_aunroll_vunroll_x_in_c1_eni67_310_158_outputreg0_q),
        .in_2(redist52_sync_in_aunroll_vunroll_x_in_c1_eni67_53_157_outputreg0_q),
        .in_3(redist309_sync_in_aunroll_vunroll_x_in_c1_eni67_309_157_outputreg0_q),
        .in_scalarProductPortChainin(redist617_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod238_cnn1842_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod243_cnn1849_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist616_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod243_cnn1849_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,757)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist616_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod243_cnn1849_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod243_cnn1849_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist54_sync_in_aunroll_vunroll_x_in_c1_eni67_55_163_offset(CONSTANT,1095)
    assign redist54_sync_in_aunroll_vunroll_x_in_c1_eni67_55_163_offset_q = 8'b01100010;

    // redist311_sync_in_aunroll_vunroll_x_in_c1_eni67_311_163_rdcnt(ADD,2611)
    assign redist311_sync_in_aunroll_vunroll_x_in_c1_eni67_311_163_rdcnt_a = {1'b0, redist311_sync_in_aunroll_vunroll_x_in_c1_eni67_311_163_wraddr_q};
    assign redist311_sync_in_aunroll_vunroll_x_in_c1_eni67_311_163_rdcnt_b = {1'b0, redist54_sync_in_aunroll_vunroll_x_in_c1_eni67_55_163_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist311_sync_in_aunroll_vunroll_x_in_c1_eni67_311_163_rdcnt_o <= $unsigned(redist311_sync_in_aunroll_vunroll_x_in_c1_eni67_311_163_rdcnt_a) + $unsigned(redist311_sync_in_aunroll_vunroll_x_in_c1_eni67_311_163_rdcnt_b);
        end
    end
    assign redist311_sync_in_aunroll_vunroll_x_in_c1_eni67_311_163_rdcnt_q = redist311_sync_in_aunroll_vunroll_x_in_c1_eni67_311_163_rdcnt_o[8:0];

    // redist311_sync_in_aunroll_vunroll_x_in_c1_eni67_311_163_inputreg0(DELAY,2606)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist311_sync_in_aunroll_vunroll_x_in_c1_eni67_311_163_inputreg0_q <= in_c1_eni67_311;
        end
    end

    // redist311_sync_in_aunroll_vunroll_x_in_c1_eni67_311_163_wraddr(COUNTER,2609)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist311_sync_in_aunroll_vunroll_x_in_c1_eni67_311_163_wraddr_i <= $unsigned(redist311_sync_in_aunroll_vunroll_x_in_c1_eni67_311_163_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist311_sync_in_aunroll_vunroll_x_in_c1_eni67_311_163_wraddr_q = redist311_sync_in_aunroll_vunroll_x_in_c1_eni67_311_163_wraddr_i[7:0];

    // redist311_sync_in_aunroll_vunroll_x_in_c1_eni67_311_163_mem(DUALMEM,2608)
    assign redist311_sync_in_aunroll_vunroll_x_in_c1_eni67_311_163_mem_ia = redist311_sync_in_aunroll_vunroll_x_in_c1_eni67_311_163_inputreg0_q;
    assign redist311_sync_in_aunroll_vunroll_x_in_c1_eni67_311_163_mem_aa = redist311_sync_in_aunroll_vunroll_x_in_c1_eni67_311_163_wraddr_q;
    assign redist311_sync_in_aunroll_vunroll_x_in_c1_eni67_311_163_mem_ab = redist311_sync_in_aunroll_vunroll_x_in_c1_eni67_311_163_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist311_sync_in_aunroll_vunroll_x_in_c1_eni67_311_163_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist311_sync_in_aunroll_vunroll_x_in_c1_eni67_311_163_mem_aa),
        .data_a(redist311_sync_in_aunroll_vunroll_x_in_c1_eni67_311_163_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist311_sync_in_aunroll_vunroll_x_in_c1_eni67_311_163_mem_ab),
        .q_b(redist311_sync_in_aunroll_vunroll_x_in_c1_eni67_311_163_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist311_sync_in_aunroll_vunroll_x_in_c1_eni67_311_163_mem_q = redist311_sync_in_aunroll_vunroll_x_in_c1_eni67_311_163_mem_iq[31:0];

    // redist311_sync_in_aunroll_vunroll_x_in_c1_eni67_311_163_outputreg0(DELAY,2607)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist311_sync_in_aunroll_vunroll_x_in_c1_eni67_311_163_outputreg0_q <= redist311_sync_in_aunroll_vunroll_x_in_c1_eni67_311_163_mem_q;
        end
    end

    // redist54_sync_in_aunroll_vunroll_x_in_c1_eni67_55_163_rdcnt(ADD,1096)
    assign redist54_sync_in_aunroll_vunroll_x_in_c1_eni67_55_163_rdcnt_a = {1'b0, redist54_sync_in_aunroll_vunroll_x_in_c1_eni67_55_163_wraddr_q};
    assign redist54_sync_in_aunroll_vunroll_x_in_c1_eni67_55_163_rdcnt_b = {1'b0, redist54_sync_in_aunroll_vunroll_x_in_c1_eni67_55_163_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist54_sync_in_aunroll_vunroll_x_in_c1_eni67_55_163_rdcnt_o <= $unsigned(redist54_sync_in_aunroll_vunroll_x_in_c1_eni67_55_163_rdcnt_a) + $unsigned(redist54_sync_in_aunroll_vunroll_x_in_c1_eni67_55_163_rdcnt_b);
        end
    end
    assign redist54_sync_in_aunroll_vunroll_x_in_c1_eni67_55_163_rdcnt_q = redist54_sync_in_aunroll_vunroll_x_in_c1_eni67_55_163_rdcnt_o[8:0];

    // redist54_sync_in_aunroll_vunroll_x_in_c1_eni67_55_163_inputreg0(DELAY,1091)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist54_sync_in_aunroll_vunroll_x_in_c1_eni67_55_163_inputreg0_q <= in_c1_eni67_55;
        end
    end

    // redist54_sync_in_aunroll_vunroll_x_in_c1_eni67_55_163_wraddr(COUNTER,1094)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist54_sync_in_aunroll_vunroll_x_in_c1_eni67_55_163_wraddr_i <= $unsigned(redist54_sync_in_aunroll_vunroll_x_in_c1_eni67_55_163_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist54_sync_in_aunroll_vunroll_x_in_c1_eni67_55_163_wraddr_q = redist54_sync_in_aunroll_vunroll_x_in_c1_eni67_55_163_wraddr_i[7:0];

    // redist54_sync_in_aunroll_vunroll_x_in_c1_eni67_55_163_mem(DUALMEM,1093)
    assign redist54_sync_in_aunroll_vunroll_x_in_c1_eni67_55_163_mem_ia = redist54_sync_in_aunroll_vunroll_x_in_c1_eni67_55_163_inputreg0_q;
    assign redist54_sync_in_aunroll_vunroll_x_in_c1_eni67_55_163_mem_aa = redist54_sync_in_aunroll_vunroll_x_in_c1_eni67_55_163_wraddr_q;
    assign redist54_sync_in_aunroll_vunroll_x_in_c1_eni67_55_163_mem_ab = redist54_sync_in_aunroll_vunroll_x_in_c1_eni67_55_163_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist54_sync_in_aunroll_vunroll_x_in_c1_eni67_55_163_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist54_sync_in_aunroll_vunroll_x_in_c1_eni67_55_163_mem_aa),
        .data_a(redist54_sync_in_aunroll_vunroll_x_in_c1_eni67_55_163_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist54_sync_in_aunroll_vunroll_x_in_c1_eni67_55_163_mem_ab),
        .q_b(redist54_sync_in_aunroll_vunroll_x_in_c1_eni67_55_163_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist54_sync_in_aunroll_vunroll_x_in_c1_eni67_55_163_mem_q = redist54_sync_in_aunroll_vunroll_x_in_c1_eni67_55_163_mem_iq[31:0];

    // redist54_sync_in_aunroll_vunroll_x_in_c1_eni67_55_163_outputreg0(DELAY,1092)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist54_sync_in_aunroll_vunroll_x_in_c1_eni67_55_163_outputreg0_q <= redist54_sync_in_aunroll_vunroll_x_in_c1_eni67_55_163_mem_q;
        end
    end

    // redist55_sync_in_aunroll_vunroll_x_in_c1_eni67_56_164_offset(CONSTANT,1101)
    assign redist55_sync_in_aunroll_vunroll_x_in_c1_eni67_56_164_offset_q = 8'b01100001;

    // redist312_sync_in_aunroll_vunroll_x_in_c1_eni67_312_164_rdcnt(ADD,2617)
    assign redist312_sync_in_aunroll_vunroll_x_in_c1_eni67_312_164_rdcnt_a = {1'b0, redist312_sync_in_aunroll_vunroll_x_in_c1_eni67_312_164_wraddr_q};
    assign redist312_sync_in_aunroll_vunroll_x_in_c1_eni67_312_164_rdcnt_b = {1'b0, redist55_sync_in_aunroll_vunroll_x_in_c1_eni67_56_164_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist312_sync_in_aunroll_vunroll_x_in_c1_eni67_312_164_rdcnt_o <= $unsigned(redist312_sync_in_aunroll_vunroll_x_in_c1_eni67_312_164_rdcnt_a) + $unsigned(redist312_sync_in_aunroll_vunroll_x_in_c1_eni67_312_164_rdcnt_b);
        end
    end
    assign redist312_sync_in_aunroll_vunroll_x_in_c1_eni67_312_164_rdcnt_q = redist312_sync_in_aunroll_vunroll_x_in_c1_eni67_312_164_rdcnt_o[8:0];

    // redist312_sync_in_aunroll_vunroll_x_in_c1_eni67_312_164_inputreg0(DELAY,2612)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist312_sync_in_aunroll_vunroll_x_in_c1_eni67_312_164_inputreg0_q <= in_c1_eni67_312;
        end
    end

    // redist312_sync_in_aunroll_vunroll_x_in_c1_eni67_312_164_wraddr(COUNTER,2615)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist312_sync_in_aunroll_vunroll_x_in_c1_eni67_312_164_wraddr_i <= $unsigned(redist312_sync_in_aunroll_vunroll_x_in_c1_eni67_312_164_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist312_sync_in_aunroll_vunroll_x_in_c1_eni67_312_164_wraddr_q = redist312_sync_in_aunroll_vunroll_x_in_c1_eni67_312_164_wraddr_i[7:0];

    // redist312_sync_in_aunroll_vunroll_x_in_c1_eni67_312_164_mem(DUALMEM,2614)
    assign redist312_sync_in_aunroll_vunroll_x_in_c1_eni67_312_164_mem_ia = redist312_sync_in_aunroll_vunroll_x_in_c1_eni67_312_164_inputreg0_q;
    assign redist312_sync_in_aunroll_vunroll_x_in_c1_eni67_312_164_mem_aa = redist312_sync_in_aunroll_vunroll_x_in_c1_eni67_312_164_wraddr_q;
    assign redist312_sync_in_aunroll_vunroll_x_in_c1_eni67_312_164_mem_ab = redist312_sync_in_aunroll_vunroll_x_in_c1_eni67_312_164_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist312_sync_in_aunroll_vunroll_x_in_c1_eni67_312_164_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist312_sync_in_aunroll_vunroll_x_in_c1_eni67_312_164_mem_aa),
        .data_a(redist312_sync_in_aunroll_vunroll_x_in_c1_eni67_312_164_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist312_sync_in_aunroll_vunroll_x_in_c1_eni67_312_164_mem_ab),
        .q_b(redist312_sync_in_aunroll_vunroll_x_in_c1_eni67_312_164_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist312_sync_in_aunroll_vunroll_x_in_c1_eni67_312_164_mem_q = redist312_sync_in_aunroll_vunroll_x_in_c1_eni67_312_164_mem_iq[31:0];

    // redist312_sync_in_aunroll_vunroll_x_in_c1_eni67_312_164_outputreg0(DELAY,2613)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist312_sync_in_aunroll_vunroll_x_in_c1_eni67_312_164_outputreg0_q <= redist312_sync_in_aunroll_vunroll_x_in_c1_eni67_312_164_mem_q;
        end
    end

    // redist55_sync_in_aunroll_vunroll_x_in_c1_eni67_56_164_rdcnt(ADD,1102)
    assign redist55_sync_in_aunroll_vunroll_x_in_c1_eni67_56_164_rdcnt_a = {1'b0, redist55_sync_in_aunroll_vunroll_x_in_c1_eni67_56_164_wraddr_q};
    assign redist55_sync_in_aunroll_vunroll_x_in_c1_eni67_56_164_rdcnt_b = {1'b0, redist55_sync_in_aunroll_vunroll_x_in_c1_eni67_56_164_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist55_sync_in_aunroll_vunroll_x_in_c1_eni67_56_164_rdcnt_o <= $unsigned(redist55_sync_in_aunroll_vunroll_x_in_c1_eni67_56_164_rdcnt_a) + $unsigned(redist55_sync_in_aunroll_vunroll_x_in_c1_eni67_56_164_rdcnt_b);
        end
    end
    assign redist55_sync_in_aunroll_vunroll_x_in_c1_eni67_56_164_rdcnt_q = redist55_sync_in_aunroll_vunroll_x_in_c1_eni67_56_164_rdcnt_o[8:0];

    // redist55_sync_in_aunroll_vunroll_x_in_c1_eni67_56_164_inputreg0(DELAY,1097)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist55_sync_in_aunroll_vunroll_x_in_c1_eni67_56_164_inputreg0_q <= in_c1_eni67_56;
        end
    end

    // redist55_sync_in_aunroll_vunroll_x_in_c1_eni67_56_164_wraddr(COUNTER,1100)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist55_sync_in_aunroll_vunroll_x_in_c1_eni67_56_164_wraddr_i <= $unsigned(redist55_sync_in_aunroll_vunroll_x_in_c1_eni67_56_164_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist55_sync_in_aunroll_vunroll_x_in_c1_eni67_56_164_wraddr_q = redist55_sync_in_aunroll_vunroll_x_in_c1_eni67_56_164_wraddr_i[7:0];

    // redist55_sync_in_aunroll_vunroll_x_in_c1_eni67_56_164_mem(DUALMEM,1099)
    assign redist55_sync_in_aunroll_vunroll_x_in_c1_eni67_56_164_mem_ia = redist55_sync_in_aunroll_vunroll_x_in_c1_eni67_56_164_inputreg0_q;
    assign redist55_sync_in_aunroll_vunroll_x_in_c1_eni67_56_164_mem_aa = redist55_sync_in_aunroll_vunroll_x_in_c1_eni67_56_164_wraddr_q;
    assign redist55_sync_in_aunroll_vunroll_x_in_c1_eni67_56_164_mem_ab = redist55_sync_in_aunroll_vunroll_x_in_c1_eni67_56_164_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist55_sync_in_aunroll_vunroll_x_in_c1_eni67_56_164_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist55_sync_in_aunroll_vunroll_x_in_c1_eni67_56_164_mem_aa),
        .data_a(redist55_sync_in_aunroll_vunroll_x_in_c1_eni67_56_164_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist55_sync_in_aunroll_vunroll_x_in_c1_eni67_56_164_mem_ab),
        .q_b(redist55_sync_in_aunroll_vunroll_x_in_c1_eni67_56_164_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist55_sync_in_aunroll_vunroll_x_in_c1_eni67_56_164_mem_q = redist55_sync_in_aunroll_vunroll_x_in_c1_eni67_56_164_mem_iq[31:0];

    // redist55_sync_in_aunroll_vunroll_x_in_c1_eni67_56_164_outputreg0(DELAY,1098)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist55_sync_in_aunroll_vunroll_x_in_c1_eni67_56_164_outputreg0_q <= redist55_sync_in_aunroll_vunroll_x_in_c1_eni67_56_164_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod248_cnn1855_dspb_native_dot_product_vunroll_x(BLACKBOX,34)@1255
    // in in_0@1256
    // in in_1@1256
    // in in_scalarProductPortChainin@1256
    // out out_primWireOut@1261
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000026Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod248_cnn1855_dspb_native_dot_product_vunroll_x (
        .in_0(redist55_sync_in_aunroll_vunroll_x_in_c1_eni67_56_164_outputreg0_q),
        .in_1(redist312_sync_in_aunroll_vunroll_x_in_c1_eni67_312_164_outputreg0_q),
        .in_2(redist54_sync_in_aunroll_vunroll_x_in_c1_eni67_55_163_outputreg0_q),
        .in_3(redist311_sync_in_aunroll_vunroll_x_in_c1_eni67_311_163_outputreg0_q),
        .in_scalarProductPortChainin(redist616_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod243_cnn1849_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod248_cnn1855_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist615_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod248_cnn1855_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,756)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist615_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod248_cnn1855_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod248_cnn1855_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist56_sync_in_aunroll_vunroll_x_in_c1_eni67_57_169_offset(CONSTANT,1107)
    assign redist56_sync_in_aunroll_vunroll_x_in_c1_eni67_57_169_offset_q = 8'b01011100;

    // redist313_sync_in_aunroll_vunroll_x_in_c1_eni67_313_169_rdcnt(ADD,2623)
    assign redist313_sync_in_aunroll_vunroll_x_in_c1_eni67_313_169_rdcnt_a = {1'b0, redist313_sync_in_aunroll_vunroll_x_in_c1_eni67_313_169_wraddr_q};
    assign redist313_sync_in_aunroll_vunroll_x_in_c1_eni67_313_169_rdcnt_b = {1'b0, redist56_sync_in_aunroll_vunroll_x_in_c1_eni67_57_169_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist313_sync_in_aunroll_vunroll_x_in_c1_eni67_313_169_rdcnt_o <= $unsigned(redist313_sync_in_aunroll_vunroll_x_in_c1_eni67_313_169_rdcnt_a) + $unsigned(redist313_sync_in_aunroll_vunroll_x_in_c1_eni67_313_169_rdcnt_b);
        end
    end
    assign redist313_sync_in_aunroll_vunroll_x_in_c1_eni67_313_169_rdcnt_q = redist313_sync_in_aunroll_vunroll_x_in_c1_eni67_313_169_rdcnt_o[8:0];

    // redist313_sync_in_aunroll_vunroll_x_in_c1_eni67_313_169_inputreg0(DELAY,2618)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist313_sync_in_aunroll_vunroll_x_in_c1_eni67_313_169_inputreg0_q <= in_c1_eni67_313;
        end
    end

    // redist313_sync_in_aunroll_vunroll_x_in_c1_eni67_313_169_wraddr(COUNTER,2621)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist313_sync_in_aunroll_vunroll_x_in_c1_eni67_313_169_wraddr_i <= $unsigned(redist313_sync_in_aunroll_vunroll_x_in_c1_eni67_313_169_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist313_sync_in_aunroll_vunroll_x_in_c1_eni67_313_169_wraddr_q = redist313_sync_in_aunroll_vunroll_x_in_c1_eni67_313_169_wraddr_i[7:0];

    // redist313_sync_in_aunroll_vunroll_x_in_c1_eni67_313_169_mem(DUALMEM,2620)
    assign redist313_sync_in_aunroll_vunroll_x_in_c1_eni67_313_169_mem_ia = redist313_sync_in_aunroll_vunroll_x_in_c1_eni67_313_169_inputreg0_q;
    assign redist313_sync_in_aunroll_vunroll_x_in_c1_eni67_313_169_mem_aa = redist313_sync_in_aunroll_vunroll_x_in_c1_eni67_313_169_wraddr_q;
    assign redist313_sync_in_aunroll_vunroll_x_in_c1_eni67_313_169_mem_ab = redist313_sync_in_aunroll_vunroll_x_in_c1_eni67_313_169_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist313_sync_in_aunroll_vunroll_x_in_c1_eni67_313_169_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist313_sync_in_aunroll_vunroll_x_in_c1_eni67_313_169_mem_aa),
        .data_a(redist313_sync_in_aunroll_vunroll_x_in_c1_eni67_313_169_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist313_sync_in_aunroll_vunroll_x_in_c1_eni67_313_169_mem_ab),
        .q_b(redist313_sync_in_aunroll_vunroll_x_in_c1_eni67_313_169_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist313_sync_in_aunroll_vunroll_x_in_c1_eni67_313_169_mem_q = redist313_sync_in_aunroll_vunroll_x_in_c1_eni67_313_169_mem_iq[31:0];

    // redist313_sync_in_aunroll_vunroll_x_in_c1_eni67_313_169_outputreg0(DELAY,2619)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist313_sync_in_aunroll_vunroll_x_in_c1_eni67_313_169_outputreg0_q <= redist313_sync_in_aunroll_vunroll_x_in_c1_eni67_313_169_mem_q;
        end
    end

    // redist56_sync_in_aunroll_vunroll_x_in_c1_eni67_57_169_rdcnt(ADD,1108)
    assign redist56_sync_in_aunroll_vunroll_x_in_c1_eni67_57_169_rdcnt_a = {1'b0, redist56_sync_in_aunroll_vunroll_x_in_c1_eni67_57_169_wraddr_q};
    assign redist56_sync_in_aunroll_vunroll_x_in_c1_eni67_57_169_rdcnt_b = {1'b0, redist56_sync_in_aunroll_vunroll_x_in_c1_eni67_57_169_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist56_sync_in_aunroll_vunroll_x_in_c1_eni67_57_169_rdcnt_o <= $unsigned(redist56_sync_in_aunroll_vunroll_x_in_c1_eni67_57_169_rdcnt_a) + $unsigned(redist56_sync_in_aunroll_vunroll_x_in_c1_eni67_57_169_rdcnt_b);
        end
    end
    assign redist56_sync_in_aunroll_vunroll_x_in_c1_eni67_57_169_rdcnt_q = redist56_sync_in_aunroll_vunroll_x_in_c1_eni67_57_169_rdcnt_o[8:0];

    // redist56_sync_in_aunroll_vunroll_x_in_c1_eni67_57_169_inputreg0(DELAY,1103)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist56_sync_in_aunroll_vunroll_x_in_c1_eni67_57_169_inputreg0_q <= in_c1_eni67_57;
        end
    end

    // redist56_sync_in_aunroll_vunroll_x_in_c1_eni67_57_169_wraddr(COUNTER,1106)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist56_sync_in_aunroll_vunroll_x_in_c1_eni67_57_169_wraddr_i <= $unsigned(redist56_sync_in_aunroll_vunroll_x_in_c1_eni67_57_169_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist56_sync_in_aunroll_vunroll_x_in_c1_eni67_57_169_wraddr_q = redist56_sync_in_aunroll_vunroll_x_in_c1_eni67_57_169_wraddr_i[7:0];

    // redist56_sync_in_aunroll_vunroll_x_in_c1_eni67_57_169_mem(DUALMEM,1105)
    assign redist56_sync_in_aunroll_vunroll_x_in_c1_eni67_57_169_mem_ia = redist56_sync_in_aunroll_vunroll_x_in_c1_eni67_57_169_inputreg0_q;
    assign redist56_sync_in_aunroll_vunroll_x_in_c1_eni67_57_169_mem_aa = redist56_sync_in_aunroll_vunroll_x_in_c1_eni67_57_169_wraddr_q;
    assign redist56_sync_in_aunroll_vunroll_x_in_c1_eni67_57_169_mem_ab = redist56_sync_in_aunroll_vunroll_x_in_c1_eni67_57_169_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist56_sync_in_aunroll_vunroll_x_in_c1_eni67_57_169_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist56_sync_in_aunroll_vunroll_x_in_c1_eni67_57_169_mem_aa),
        .data_a(redist56_sync_in_aunroll_vunroll_x_in_c1_eni67_57_169_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist56_sync_in_aunroll_vunroll_x_in_c1_eni67_57_169_mem_ab),
        .q_b(redist56_sync_in_aunroll_vunroll_x_in_c1_eni67_57_169_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist56_sync_in_aunroll_vunroll_x_in_c1_eni67_57_169_mem_q = redist56_sync_in_aunroll_vunroll_x_in_c1_eni67_57_169_mem_iq[31:0];

    // redist56_sync_in_aunroll_vunroll_x_in_c1_eni67_57_169_outputreg0(DELAY,1104)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist56_sync_in_aunroll_vunroll_x_in_c1_eni67_57_169_outputreg0_q <= redist56_sync_in_aunroll_vunroll_x_in_c1_eni67_57_169_mem_q;
        end
    end

    // redist57_sync_in_aunroll_vunroll_x_in_c1_eni67_58_170_offset(CONSTANT,1113)
    assign redist57_sync_in_aunroll_vunroll_x_in_c1_eni67_58_170_offset_q = 8'b01011011;

    // redist314_sync_in_aunroll_vunroll_x_in_c1_eni67_314_170_rdcnt(ADD,2629)
    assign redist314_sync_in_aunroll_vunroll_x_in_c1_eni67_314_170_rdcnt_a = {1'b0, redist314_sync_in_aunroll_vunroll_x_in_c1_eni67_314_170_wraddr_q};
    assign redist314_sync_in_aunroll_vunroll_x_in_c1_eni67_314_170_rdcnt_b = {1'b0, redist57_sync_in_aunroll_vunroll_x_in_c1_eni67_58_170_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist314_sync_in_aunroll_vunroll_x_in_c1_eni67_314_170_rdcnt_o <= $unsigned(redist314_sync_in_aunroll_vunroll_x_in_c1_eni67_314_170_rdcnt_a) + $unsigned(redist314_sync_in_aunroll_vunroll_x_in_c1_eni67_314_170_rdcnt_b);
        end
    end
    assign redist314_sync_in_aunroll_vunroll_x_in_c1_eni67_314_170_rdcnt_q = redist314_sync_in_aunroll_vunroll_x_in_c1_eni67_314_170_rdcnt_o[8:0];

    // redist314_sync_in_aunroll_vunroll_x_in_c1_eni67_314_170_inputreg0(DELAY,2624)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist314_sync_in_aunroll_vunroll_x_in_c1_eni67_314_170_inputreg0_q <= in_c1_eni67_314;
        end
    end

    // redist314_sync_in_aunroll_vunroll_x_in_c1_eni67_314_170_wraddr(COUNTER,2627)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist314_sync_in_aunroll_vunroll_x_in_c1_eni67_314_170_wraddr_i <= $unsigned(redist314_sync_in_aunroll_vunroll_x_in_c1_eni67_314_170_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist314_sync_in_aunroll_vunroll_x_in_c1_eni67_314_170_wraddr_q = redist314_sync_in_aunroll_vunroll_x_in_c1_eni67_314_170_wraddr_i[7:0];

    // redist314_sync_in_aunroll_vunroll_x_in_c1_eni67_314_170_mem(DUALMEM,2626)
    assign redist314_sync_in_aunroll_vunroll_x_in_c1_eni67_314_170_mem_ia = redist314_sync_in_aunroll_vunroll_x_in_c1_eni67_314_170_inputreg0_q;
    assign redist314_sync_in_aunroll_vunroll_x_in_c1_eni67_314_170_mem_aa = redist314_sync_in_aunroll_vunroll_x_in_c1_eni67_314_170_wraddr_q;
    assign redist314_sync_in_aunroll_vunroll_x_in_c1_eni67_314_170_mem_ab = redist314_sync_in_aunroll_vunroll_x_in_c1_eni67_314_170_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist314_sync_in_aunroll_vunroll_x_in_c1_eni67_314_170_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist314_sync_in_aunroll_vunroll_x_in_c1_eni67_314_170_mem_aa),
        .data_a(redist314_sync_in_aunroll_vunroll_x_in_c1_eni67_314_170_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist314_sync_in_aunroll_vunroll_x_in_c1_eni67_314_170_mem_ab),
        .q_b(redist314_sync_in_aunroll_vunroll_x_in_c1_eni67_314_170_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist314_sync_in_aunroll_vunroll_x_in_c1_eni67_314_170_mem_q = redist314_sync_in_aunroll_vunroll_x_in_c1_eni67_314_170_mem_iq[31:0];

    // redist314_sync_in_aunroll_vunroll_x_in_c1_eni67_314_170_outputreg0(DELAY,2625)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist314_sync_in_aunroll_vunroll_x_in_c1_eni67_314_170_outputreg0_q <= redist314_sync_in_aunroll_vunroll_x_in_c1_eni67_314_170_mem_q;
        end
    end

    // redist57_sync_in_aunroll_vunroll_x_in_c1_eni67_58_170_rdcnt(ADD,1114)
    assign redist57_sync_in_aunroll_vunroll_x_in_c1_eni67_58_170_rdcnt_a = {1'b0, redist57_sync_in_aunroll_vunroll_x_in_c1_eni67_58_170_wraddr_q};
    assign redist57_sync_in_aunroll_vunroll_x_in_c1_eni67_58_170_rdcnt_b = {1'b0, redist57_sync_in_aunroll_vunroll_x_in_c1_eni67_58_170_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist57_sync_in_aunroll_vunroll_x_in_c1_eni67_58_170_rdcnt_o <= $unsigned(redist57_sync_in_aunroll_vunroll_x_in_c1_eni67_58_170_rdcnt_a) + $unsigned(redist57_sync_in_aunroll_vunroll_x_in_c1_eni67_58_170_rdcnt_b);
        end
    end
    assign redist57_sync_in_aunroll_vunroll_x_in_c1_eni67_58_170_rdcnt_q = redist57_sync_in_aunroll_vunroll_x_in_c1_eni67_58_170_rdcnt_o[8:0];

    // redist57_sync_in_aunroll_vunroll_x_in_c1_eni67_58_170_inputreg0(DELAY,1109)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist57_sync_in_aunroll_vunroll_x_in_c1_eni67_58_170_inputreg0_q <= in_c1_eni67_58;
        end
    end

    // redist57_sync_in_aunroll_vunroll_x_in_c1_eni67_58_170_wraddr(COUNTER,1112)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist57_sync_in_aunroll_vunroll_x_in_c1_eni67_58_170_wraddr_i <= $unsigned(redist57_sync_in_aunroll_vunroll_x_in_c1_eni67_58_170_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist57_sync_in_aunroll_vunroll_x_in_c1_eni67_58_170_wraddr_q = redist57_sync_in_aunroll_vunroll_x_in_c1_eni67_58_170_wraddr_i[7:0];

    // redist57_sync_in_aunroll_vunroll_x_in_c1_eni67_58_170_mem(DUALMEM,1111)
    assign redist57_sync_in_aunroll_vunroll_x_in_c1_eni67_58_170_mem_ia = redist57_sync_in_aunroll_vunroll_x_in_c1_eni67_58_170_inputreg0_q;
    assign redist57_sync_in_aunroll_vunroll_x_in_c1_eni67_58_170_mem_aa = redist57_sync_in_aunroll_vunroll_x_in_c1_eni67_58_170_wraddr_q;
    assign redist57_sync_in_aunroll_vunroll_x_in_c1_eni67_58_170_mem_ab = redist57_sync_in_aunroll_vunroll_x_in_c1_eni67_58_170_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist57_sync_in_aunroll_vunroll_x_in_c1_eni67_58_170_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist57_sync_in_aunroll_vunroll_x_in_c1_eni67_58_170_mem_aa),
        .data_a(redist57_sync_in_aunroll_vunroll_x_in_c1_eni67_58_170_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist57_sync_in_aunroll_vunroll_x_in_c1_eni67_58_170_mem_ab),
        .q_b(redist57_sync_in_aunroll_vunroll_x_in_c1_eni67_58_170_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist57_sync_in_aunroll_vunroll_x_in_c1_eni67_58_170_mem_q = redist57_sync_in_aunroll_vunroll_x_in_c1_eni67_58_170_mem_iq[31:0];

    // redist57_sync_in_aunroll_vunroll_x_in_c1_eni67_58_170_outputreg0(DELAY,1110)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist57_sync_in_aunroll_vunroll_x_in_c1_eni67_58_170_outputreg0_q <= redist57_sync_in_aunroll_vunroll_x_in_c1_eni67_58_170_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod253_cnn1862_dspb_native_dot_product_vunroll_x(BLACKBOX,35)@1261
    // in in_0@1262
    // in in_1@1262
    // in in_scalarProductPortChainin@1262
    // out out_primWireOut@1267
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000027Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod253_cnn1862_dspb_native_dot_product_vunroll_x (
        .in_0(redist57_sync_in_aunroll_vunroll_x_in_c1_eni67_58_170_outputreg0_q),
        .in_1(redist314_sync_in_aunroll_vunroll_x_in_c1_eni67_314_170_outputreg0_q),
        .in_2(redist56_sync_in_aunroll_vunroll_x_in_c1_eni67_57_169_outputreg0_q),
        .in_3(redist313_sync_in_aunroll_vunroll_x_in_c1_eni67_313_169_outputreg0_q),
        .in_scalarProductPortChainin(redist615_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod248_cnn1855_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod253_cnn1862_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist614_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod253_cnn1862_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,755)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist614_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod253_cnn1862_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod253_cnn1862_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist58_sync_in_aunroll_vunroll_x_in_c1_eni67_59_175_offset(CONSTANT,1119)
    assign redist58_sync_in_aunroll_vunroll_x_in_c1_eni67_59_175_offset_q = 8'b01010110;

    // redist315_sync_in_aunroll_vunroll_x_in_c1_eni67_315_175_rdcnt(ADD,2635)
    assign redist315_sync_in_aunroll_vunroll_x_in_c1_eni67_315_175_rdcnt_a = {1'b0, redist315_sync_in_aunroll_vunroll_x_in_c1_eni67_315_175_wraddr_q};
    assign redist315_sync_in_aunroll_vunroll_x_in_c1_eni67_315_175_rdcnt_b = {1'b0, redist58_sync_in_aunroll_vunroll_x_in_c1_eni67_59_175_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist315_sync_in_aunroll_vunroll_x_in_c1_eni67_315_175_rdcnt_o <= $unsigned(redist315_sync_in_aunroll_vunroll_x_in_c1_eni67_315_175_rdcnt_a) + $unsigned(redist315_sync_in_aunroll_vunroll_x_in_c1_eni67_315_175_rdcnt_b);
        end
    end
    assign redist315_sync_in_aunroll_vunroll_x_in_c1_eni67_315_175_rdcnt_q = redist315_sync_in_aunroll_vunroll_x_in_c1_eni67_315_175_rdcnt_o[8:0];

    // redist315_sync_in_aunroll_vunroll_x_in_c1_eni67_315_175_inputreg0(DELAY,2630)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist315_sync_in_aunroll_vunroll_x_in_c1_eni67_315_175_inputreg0_q <= in_c1_eni67_315;
        end
    end

    // redist315_sync_in_aunroll_vunroll_x_in_c1_eni67_315_175_wraddr(COUNTER,2633)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist315_sync_in_aunroll_vunroll_x_in_c1_eni67_315_175_wraddr_i <= $unsigned(redist315_sync_in_aunroll_vunroll_x_in_c1_eni67_315_175_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist315_sync_in_aunroll_vunroll_x_in_c1_eni67_315_175_wraddr_q = redist315_sync_in_aunroll_vunroll_x_in_c1_eni67_315_175_wraddr_i[7:0];

    // redist315_sync_in_aunroll_vunroll_x_in_c1_eni67_315_175_mem(DUALMEM,2632)
    assign redist315_sync_in_aunroll_vunroll_x_in_c1_eni67_315_175_mem_ia = redist315_sync_in_aunroll_vunroll_x_in_c1_eni67_315_175_inputreg0_q;
    assign redist315_sync_in_aunroll_vunroll_x_in_c1_eni67_315_175_mem_aa = redist315_sync_in_aunroll_vunroll_x_in_c1_eni67_315_175_wraddr_q;
    assign redist315_sync_in_aunroll_vunroll_x_in_c1_eni67_315_175_mem_ab = redist315_sync_in_aunroll_vunroll_x_in_c1_eni67_315_175_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist315_sync_in_aunroll_vunroll_x_in_c1_eni67_315_175_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist315_sync_in_aunroll_vunroll_x_in_c1_eni67_315_175_mem_aa),
        .data_a(redist315_sync_in_aunroll_vunroll_x_in_c1_eni67_315_175_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist315_sync_in_aunroll_vunroll_x_in_c1_eni67_315_175_mem_ab),
        .q_b(redist315_sync_in_aunroll_vunroll_x_in_c1_eni67_315_175_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist315_sync_in_aunroll_vunroll_x_in_c1_eni67_315_175_mem_q = redist315_sync_in_aunroll_vunroll_x_in_c1_eni67_315_175_mem_iq[31:0];

    // redist315_sync_in_aunroll_vunroll_x_in_c1_eni67_315_175_outputreg0(DELAY,2631)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist315_sync_in_aunroll_vunroll_x_in_c1_eni67_315_175_outputreg0_q <= redist315_sync_in_aunroll_vunroll_x_in_c1_eni67_315_175_mem_q;
        end
    end

    // redist58_sync_in_aunroll_vunroll_x_in_c1_eni67_59_175_rdcnt(ADD,1120)
    assign redist58_sync_in_aunroll_vunroll_x_in_c1_eni67_59_175_rdcnt_a = {1'b0, redist58_sync_in_aunroll_vunroll_x_in_c1_eni67_59_175_wraddr_q};
    assign redist58_sync_in_aunroll_vunroll_x_in_c1_eni67_59_175_rdcnt_b = {1'b0, redist58_sync_in_aunroll_vunroll_x_in_c1_eni67_59_175_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist58_sync_in_aunroll_vunroll_x_in_c1_eni67_59_175_rdcnt_o <= $unsigned(redist58_sync_in_aunroll_vunroll_x_in_c1_eni67_59_175_rdcnt_a) + $unsigned(redist58_sync_in_aunroll_vunroll_x_in_c1_eni67_59_175_rdcnt_b);
        end
    end
    assign redist58_sync_in_aunroll_vunroll_x_in_c1_eni67_59_175_rdcnt_q = redist58_sync_in_aunroll_vunroll_x_in_c1_eni67_59_175_rdcnt_o[8:0];

    // redist58_sync_in_aunroll_vunroll_x_in_c1_eni67_59_175_inputreg0(DELAY,1115)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist58_sync_in_aunroll_vunroll_x_in_c1_eni67_59_175_inputreg0_q <= in_c1_eni67_59;
        end
    end

    // redist58_sync_in_aunroll_vunroll_x_in_c1_eni67_59_175_wraddr(COUNTER,1118)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist58_sync_in_aunroll_vunroll_x_in_c1_eni67_59_175_wraddr_i <= $unsigned(redist58_sync_in_aunroll_vunroll_x_in_c1_eni67_59_175_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist58_sync_in_aunroll_vunroll_x_in_c1_eni67_59_175_wraddr_q = redist58_sync_in_aunroll_vunroll_x_in_c1_eni67_59_175_wraddr_i[7:0];

    // redist58_sync_in_aunroll_vunroll_x_in_c1_eni67_59_175_mem(DUALMEM,1117)
    assign redist58_sync_in_aunroll_vunroll_x_in_c1_eni67_59_175_mem_ia = redist58_sync_in_aunroll_vunroll_x_in_c1_eni67_59_175_inputreg0_q;
    assign redist58_sync_in_aunroll_vunroll_x_in_c1_eni67_59_175_mem_aa = redist58_sync_in_aunroll_vunroll_x_in_c1_eni67_59_175_wraddr_q;
    assign redist58_sync_in_aunroll_vunroll_x_in_c1_eni67_59_175_mem_ab = redist58_sync_in_aunroll_vunroll_x_in_c1_eni67_59_175_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist58_sync_in_aunroll_vunroll_x_in_c1_eni67_59_175_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist58_sync_in_aunroll_vunroll_x_in_c1_eni67_59_175_mem_aa),
        .data_a(redist58_sync_in_aunroll_vunroll_x_in_c1_eni67_59_175_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist58_sync_in_aunroll_vunroll_x_in_c1_eni67_59_175_mem_ab),
        .q_b(redist58_sync_in_aunroll_vunroll_x_in_c1_eni67_59_175_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist58_sync_in_aunroll_vunroll_x_in_c1_eni67_59_175_mem_q = redist58_sync_in_aunroll_vunroll_x_in_c1_eni67_59_175_mem_iq[31:0];

    // redist58_sync_in_aunroll_vunroll_x_in_c1_eni67_59_175_outputreg0(DELAY,1116)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist58_sync_in_aunroll_vunroll_x_in_c1_eni67_59_175_outputreg0_q <= redist58_sync_in_aunroll_vunroll_x_in_c1_eni67_59_175_mem_q;
        end
    end

    // redist59_sync_in_aunroll_vunroll_x_in_c1_eni67_60_176_offset(CONSTANT,1125)
    assign redist59_sync_in_aunroll_vunroll_x_in_c1_eni67_60_176_offset_q = 8'b01010101;

    // redist316_sync_in_aunroll_vunroll_x_in_c1_eni67_316_176_rdcnt(ADD,2641)
    assign redist316_sync_in_aunroll_vunroll_x_in_c1_eni67_316_176_rdcnt_a = {1'b0, redist316_sync_in_aunroll_vunroll_x_in_c1_eni67_316_176_wraddr_q};
    assign redist316_sync_in_aunroll_vunroll_x_in_c1_eni67_316_176_rdcnt_b = {1'b0, redist59_sync_in_aunroll_vunroll_x_in_c1_eni67_60_176_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist316_sync_in_aunroll_vunroll_x_in_c1_eni67_316_176_rdcnt_o <= $unsigned(redist316_sync_in_aunroll_vunroll_x_in_c1_eni67_316_176_rdcnt_a) + $unsigned(redist316_sync_in_aunroll_vunroll_x_in_c1_eni67_316_176_rdcnt_b);
        end
    end
    assign redist316_sync_in_aunroll_vunroll_x_in_c1_eni67_316_176_rdcnt_q = redist316_sync_in_aunroll_vunroll_x_in_c1_eni67_316_176_rdcnt_o[8:0];

    // redist316_sync_in_aunroll_vunroll_x_in_c1_eni67_316_176_inputreg0(DELAY,2636)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist316_sync_in_aunroll_vunroll_x_in_c1_eni67_316_176_inputreg0_q <= in_c1_eni67_316;
        end
    end

    // redist316_sync_in_aunroll_vunroll_x_in_c1_eni67_316_176_wraddr(COUNTER,2639)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist316_sync_in_aunroll_vunroll_x_in_c1_eni67_316_176_wraddr_i <= $unsigned(redist316_sync_in_aunroll_vunroll_x_in_c1_eni67_316_176_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist316_sync_in_aunroll_vunroll_x_in_c1_eni67_316_176_wraddr_q = redist316_sync_in_aunroll_vunroll_x_in_c1_eni67_316_176_wraddr_i[7:0];

    // redist316_sync_in_aunroll_vunroll_x_in_c1_eni67_316_176_mem(DUALMEM,2638)
    assign redist316_sync_in_aunroll_vunroll_x_in_c1_eni67_316_176_mem_ia = redist316_sync_in_aunroll_vunroll_x_in_c1_eni67_316_176_inputreg0_q;
    assign redist316_sync_in_aunroll_vunroll_x_in_c1_eni67_316_176_mem_aa = redist316_sync_in_aunroll_vunroll_x_in_c1_eni67_316_176_wraddr_q;
    assign redist316_sync_in_aunroll_vunroll_x_in_c1_eni67_316_176_mem_ab = redist316_sync_in_aunroll_vunroll_x_in_c1_eni67_316_176_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist316_sync_in_aunroll_vunroll_x_in_c1_eni67_316_176_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist316_sync_in_aunroll_vunroll_x_in_c1_eni67_316_176_mem_aa),
        .data_a(redist316_sync_in_aunroll_vunroll_x_in_c1_eni67_316_176_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist316_sync_in_aunroll_vunroll_x_in_c1_eni67_316_176_mem_ab),
        .q_b(redist316_sync_in_aunroll_vunroll_x_in_c1_eni67_316_176_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist316_sync_in_aunroll_vunroll_x_in_c1_eni67_316_176_mem_q = redist316_sync_in_aunroll_vunroll_x_in_c1_eni67_316_176_mem_iq[31:0];

    // redist316_sync_in_aunroll_vunroll_x_in_c1_eni67_316_176_outputreg0(DELAY,2637)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist316_sync_in_aunroll_vunroll_x_in_c1_eni67_316_176_outputreg0_q <= redist316_sync_in_aunroll_vunroll_x_in_c1_eni67_316_176_mem_q;
        end
    end

    // redist59_sync_in_aunroll_vunroll_x_in_c1_eni67_60_176_rdcnt(ADD,1126)
    assign redist59_sync_in_aunroll_vunroll_x_in_c1_eni67_60_176_rdcnt_a = {1'b0, redist59_sync_in_aunroll_vunroll_x_in_c1_eni67_60_176_wraddr_q};
    assign redist59_sync_in_aunroll_vunroll_x_in_c1_eni67_60_176_rdcnt_b = {1'b0, redist59_sync_in_aunroll_vunroll_x_in_c1_eni67_60_176_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist59_sync_in_aunroll_vunroll_x_in_c1_eni67_60_176_rdcnt_o <= $unsigned(redist59_sync_in_aunroll_vunroll_x_in_c1_eni67_60_176_rdcnt_a) + $unsigned(redist59_sync_in_aunroll_vunroll_x_in_c1_eni67_60_176_rdcnt_b);
        end
    end
    assign redist59_sync_in_aunroll_vunroll_x_in_c1_eni67_60_176_rdcnt_q = redist59_sync_in_aunroll_vunroll_x_in_c1_eni67_60_176_rdcnt_o[8:0];

    // redist59_sync_in_aunroll_vunroll_x_in_c1_eni67_60_176_inputreg0(DELAY,1121)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist59_sync_in_aunroll_vunroll_x_in_c1_eni67_60_176_inputreg0_q <= in_c1_eni67_60;
        end
    end

    // redist59_sync_in_aunroll_vunroll_x_in_c1_eni67_60_176_wraddr(COUNTER,1124)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist59_sync_in_aunroll_vunroll_x_in_c1_eni67_60_176_wraddr_i <= $unsigned(redist59_sync_in_aunroll_vunroll_x_in_c1_eni67_60_176_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist59_sync_in_aunroll_vunroll_x_in_c1_eni67_60_176_wraddr_q = redist59_sync_in_aunroll_vunroll_x_in_c1_eni67_60_176_wraddr_i[7:0];

    // redist59_sync_in_aunroll_vunroll_x_in_c1_eni67_60_176_mem(DUALMEM,1123)
    assign redist59_sync_in_aunroll_vunroll_x_in_c1_eni67_60_176_mem_ia = redist59_sync_in_aunroll_vunroll_x_in_c1_eni67_60_176_inputreg0_q;
    assign redist59_sync_in_aunroll_vunroll_x_in_c1_eni67_60_176_mem_aa = redist59_sync_in_aunroll_vunroll_x_in_c1_eni67_60_176_wraddr_q;
    assign redist59_sync_in_aunroll_vunroll_x_in_c1_eni67_60_176_mem_ab = redist59_sync_in_aunroll_vunroll_x_in_c1_eni67_60_176_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist59_sync_in_aunroll_vunroll_x_in_c1_eni67_60_176_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist59_sync_in_aunroll_vunroll_x_in_c1_eni67_60_176_mem_aa),
        .data_a(redist59_sync_in_aunroll_vunroll_x_in_c1_eni67_60_176_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist59_sync_in_aunroll_vunroll_x_in_c1_eni67_60_176_mem_ab),
        .q_b(redist59_sync_in_aunroll_vunroll_x_in_c1_eni67_60_176_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist59_sync_in_aunroll_vunroll_x_in_c1_eni67_60_176_mem_q = redist59_sync_in_aunroll_vunroll_x_in_c1_eni67_60_176_mem_iq[31:0];

    // redist59_sync_in_aunroll_vunroll_x_in_c1_eni67_60_176_outputreg0(DELAY,1122)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist59_sync_in_aunroll_vunroll_x_in_c1_eni67_60_176_outputreg0_q <= redist59_sync_in_aunroll_vunroll_x_in_c1_eni67_60_176_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod258_cnn1868_dspb_native_dot_product_vunroll_x(BLACKBOX,36)@1267
    // in in_0@1268
    // in in_1@1268
    // in in_scalarProductPortChainin@1268
    // out out_primWireOut@1273
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000028Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod258_cnn1868_dspb_native_dot_product_vunroll_x (
        .in_0(redist59_sync_in_aunroll_vunroll_x_in_c1_eni67_60_176_outputreg0_q),
        .in_1(redist316_sync_in_aunroll_vunroll_x_in_c1_eni67_316_176_outputreg0_q),
        .in_2(redist58_sync_in_aunroll_vunroll_x_in_c1_eni67_59_175_outputreg0_q),
        .in_3(redist315_sync_in_aunroll_vunroll_x_in_c1_eni67_315_175_outputreg0_q),
        .in_scalarProductPortChainin(redist614_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod253_cnn1862_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod258_cnn1868_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist613_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod258_cnn1868_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,754)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist613_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod258_cnn1868_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod258_cnn1868_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist60_sync_in_aunroll_vunroll_x_in_c1_eni67_61_181_offset(CONSTANT,1131)
    assign redist60_sync_in_aunroll_vunroll_x_in_c1_eni67_61_181_offset_q = 8'b01010000;

    // redist317_sync_in_aunroll_vunroll_x_in_c1_eni67_317_181_rdcnt(ADD,2647)
    assign redist317_sync_in_aunroll_vunroll_x_in_c1_eni67_317_181_rdcnt_a = {1'b0, redist317_sync_in_aunroll_vunroll_x_in_c1_eni67_317_181_wraddr_q};
    assign redist317_sync_in_aunroll_vunroll_x_in_c1_eni67_317_181_rdcnt_b = {1'b0, redist60_sync_in_aunroll_vunroll_x_in_c1_eni67_61_181_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist317_sync_in_aunroll_vunroll_x_in_c1_eni67_317_181_rdcnt_o <= $unsigned(redist317_sync_in_aunroll_vunroll_x_in_c1_eni67_317_181_rdcnt_a) + $unsigned(redist317_sync_in_aunroll_vunroll_x_in_c1_eni67_317_181_rdcnt_b);
        end
    end
    assign redist317_sync_in_aunroll_vunroll_x_in_c1_eni67_317_181_rdcnt_q = redist317_sync_in_aunroll_vunroll_x_in_c1_eni67_317_181_rdcnt_o[8:0];

    // redist317_sync_in_aunroll_vunroll_x_in_c1_eni67_317_181_inputreg0(DELAY,2642)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist317_sync_in_aunroll_vunroll_x_in_c1_eni67_317_181_inputreg0_q <= in_c1_eni67_317;
        end
    end

    // redist317_sync_in_aunroll_vunroll_x_in_c1_eni67_317_181_wraddr(COUNTER,2645)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist317_sync_in_aunroll_vunroll_x_in_c1_eni67_317_181_wraddr_i <= $unsigned(redist317_sync_in_aunroll_vunroll_x_in_c1_eni67_317_181_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist317_sync_in_aunroll_vunroll_x_in_c1_eni67_317_181_wraddr_q = redist317_sync_in_aunroll_vunroll_x_in_c1_eni67_317_181_wraddr_i[7:0];

    // redist317_sync_in_aunroll_vunroll_x_in_c1_eni67_317_181_mem(DUALMEM,2644)
    assign redist317_sync_in_aunroll_vunroll_x_in_c1_eni67_317_181_mem_ia = redist317_sync_in_aunroll_vunroll_x_in_c1_eni67_317_181_inputreg0_q;
    assign redist317_sync_in_aunroll_vunroll_x_in_c1_eni67_317_181_mem_aa = redist317_sync_in_aunroll_vunroll_x_in_c1_eni67_317_181_wraddr_q;
    assign redist317_sync_in_aunroll_vunroll_x_in_c1_eni67_317_181_mem_ab = redist317_sync_in_aunroll_vunroll_x_in_c1_eni67_317_181_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist317_sync_in_aunroll_vunroll_x_in_c1_eni67_317_181_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist317_sync_in_aunroll_vunroll_x_in_c1_eni67_317_181_mem_aa),
        .data_a(redist317_sync_in_aunroll_vunroll_x_in_c1_eni67_317_181_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist317_sync_in_aunroll_vunroll_x_in_c1_eni67_317_181_mem_ab),
        .q_b(redist317_sync_in_aunroll_vunroll_x_in_c1_eni67_317_181_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist317_sync_in_aunroll_vunroll_x_in_c1_eni67_317_181_mem_q = redist317_sync_in_aunroll_vunroll_x_in_c1_eni67_317_181_mem_iq[31:0];

    // redist317_sync_in_aunroll_vunroll_x_in_c1_eni67_317_181_outputreg0(DELAY,2643)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist317_sync_in_aunroll_vunroll_x_in_c1_eni67_317_181_outputreg0_q <= redist317_sync_in_aunroll_vunroll_x_in_c1_eni67_317_181_mem_q;
        end
    end

    // redist60_sync_in_aunroll_vunroll_x_in_c1_eni67_61_181_rdcnt(ADD,1132)
    assign redist60_sync_in_aunroll_vunroll_x_in_c1_eni67_61_181_rdcnt_a = {1'b0, redist60_sync_in_aunroll_vunroll_x_in_c1_eni67_61_181_wraddr_q};
    assign redist60_sync_in_aunroll_vunroll_x_in_c1_eni67_61_181_rdcnt_b = {1'b0, redist60_sync_in_aunroll_vunroll_x_in_c1_eni67_61_181_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist60_sync_in_aunroll_vunroll_x_in_c1_eni67_61_181_rdcnt_o <= $unsigned(redist60_sync_in_aunroll_vunroll_x_in_c1_eni67_61_181_rdcnt_a) + $unsigned(redist60_sync_in_aunroll_vunroll_x_in_c1_eni67_61_181_rdcnt_b);
        end
    end
    assign redist60_sync_in_aunroll_vunroll_x_in_c1_eni67_61_181_rdcnt_q = redist60_sync_in_aunroll_vunroll_x_in_c1_eni67_61_181_rdcnt_o[8:0];

    // redist60_sync_in_aunroll_vunroll_x_in_c1_eni67_61_181_inputreg0(DELAY,1127)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist60_sync_in_aunroll_vunroll_x_in_c1_eni67_61_181_inputreg0_q <= in_c1_eni67_61;
        end
    end

    // redist60_sync_in_aunroll_vunroll_x_in_c1_eni67_61_181_wraddr(COUNTER,1130)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist60_sync_in_aunroll_vunroll_x_in_c1_eni67_61_181_wraddr_i <= $unsigned(redist60_sync_in_aunroll_vunroll_x_in_c1_eni67_61_181_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist60_sync_in_aunroll_vunroll_x_in_c1_eni67_61_181_wraddr_q = redist60_sync_in_aunroll_vunroll_x_in_c1_eni67_61_181_wraddr_i[7:0];

    // redist60_sync_in_aunroll_vunroll_x_in_c1_eni67_61_181_mem(DUALMEM,1129)
    assign redist60_sync_in_aunroll_vunroll_x_in_c1_eni67_61_181_mem_ia = redist60_sync_in_aunroll_vunroll_x_in_c1_eni67_61_181_inputreg0_q;
    assign redist60_sync_in_aunroll_vunroll_x_in_c1_eni67_61_181_mem_aa = redist60_sync_in_aunroll_vunroll_x_in_c1_eni67_61_181_wraddr_q;
    assign redist60_sync_in_aunroll_vunroll_x_in_c1_eni67_61_181_mem_ab = redist60_sync_in_aunroll_vunroll_x_in_c1_eni67_61_181_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist60_sync_in_aunroll_vunroll_x_in_c1_eni67_61_181_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist60_sync_in_aunroll_vunroll_x_in_c1_eni67_61_181_mem_aa),
        .data_a(redist60_sync_in_aunroll_vunroll_x_in_c1_eni67_61_181_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist60_sync_in_aunroll_vunroll_x_in_c1_eni67_61_181_mem_ab),
        .q_b(redist60_sync_in_aunroll_vunroll_x_in_c1_eni67_61_181_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist60_sync_in_aunroll_vunroll_x_in_c1_eni67_61_181_mem_q = redist60_sync_in_aunroll_vunroll_x_in_c1_eni67_61_181_mem_iq[31:0];

    // redist60_sync_in_aunroll_vunroll_x_in_c1_eni67_61_181_outputreg0(DELAY,1128)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist60_sync_in_aunroll_vunroll_x_in_c1_eni67_61_181_outputreg0_q <= redist60_sync_in_aunroll_vunroll_x_in_c1_eni67_61_181_mem_q;
        end
    end

    // redist61_sync_in_aunroll_vunroll_x_in_c1_eni67_62_182_offset(CONSTANT,1137)
    assign redist61_sync_in_aunroll_vunroll_x_in_c1_eni67_62_182_offset_q = 8'b01001111;

    // redist318_sync_in_aunroll_vunroll_x_in_c1_eni67_318_182_rdcnt(ADD,2653)
    assign redist318_sync_in_aunroll_vunroll_x_in_c1_eni67_318_182_rdcnt_a = {1'b0, redist318_sync_in_aunroll_vunroll_x_in_c1_eni67_318_182_wraddr_q};
    assign redist318_sync_in_aunroll_vunroll_x_in_c1_eni67_318_182_rdcnt_b = {1'b0, redist61_sync_in_aunroll_vunroll_x_in_c1_eni67_62_182_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist318_sync_in_aunroll_vunroll_x_in_c1_eni67_318_182_rdcnt_o <= $unsigned(redist318_sync_in_aunroll_vunroll_x_in_c1_eni67_318_182_rdcnt_a) + $unsigned(redist318_sync_in_aunroll_vunroll_x_in_c1_eni67_318_182_rdcnt_b);
        end
    end
    assign redist318_sync_in_aunroll_vunroll_x_in_c1_eni67_318_182_rdcnt_q = redist318_sync_in_aunroll_vunroll_x_in_c1_eni67_318_182_rdcnt_o[8:0];

    // redist318_sync_in_aunroll_vunroll_x_in_c1_eni67_318_182_inputreg0(DELAY,2648)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist318_sync_in_aunroll_vunroll_x_in_c1_eni67_318_182_inputreg0_q <= in_c1_eni67_318;
        end
    end

    // redist318_sync_in_aunroll_vunroll_x_in_c1_eni67_318_182_wraddr(COUNTER,2651)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist318_sync_in_aunroll_vunroll_x_in_c1_eni67_318_182_wraddr_i <= $unsigned(redist318_sync_in_aunroll_vunroll_x_in_c1_eni67_318_182_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist318_sync_in_aunroll_vunroll_x_in_c1_eni67_318_182_wraddr_q = redist318_sync_in_aunroll_vunroll_x_in_c1_eni67_318_182_wraddr_i[7:0];

    // redist318_sync_in_aunroll_vunroll_x_in_c1_eni67_318_182_mem(DUALMEM,2650)
    assign redist318_sync_in_aunroll_vunroll_x_in_c1_eni67_318_182_mem_ia = redist318_sync_in_aunroll_vunroll_x_in_c1_eni67_318_182_inputreg0_q;
    assign redist318_sync_in_aunroll_vunroll_x_in_c1_eni67_318_182_mem_aa = redist318_sync_in_aunroll_vunroll_x_in_c1_eni67_318_182_wraddr_q;
    assign redist318_sync_in_aunroll_vunroll_x_in_c1_eni67_318_182_mem_ab = redist318_sync_in_aunroll_vunroll_x_in_c1_eni67_318_182_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist318_sync_in_aunroll_vunroll_x_in_c1_eni67_318_182_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist318_sync_in_aunroll_vunroll_x_in_c1_eni67_318_182_mem_aa),
        .data_a(redist318_sync_in_aunroll_vunroll_x_in_c1_eni67_318_182_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist318_sync_in_aunroll_vunroll_x_in_c1_eni67_318_182_mem_ab),
        .q_b(redist318_sync_in_aunroll_vunroll_x_in_c1_eni67_318_182_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist318_sync_in_aunroll_vunroll_x_in_c1_eni67_318_182_mem_q = redist318_sync_in_aunroll_vunroll_x_in_c1_eni67_318_182_mem_iq[31:0];

    // redist318_sync_in_aunroll_vunroll_x_in_c1_eni67_318_182_outputreg0(DELAY,2649)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist318_sync_in_aunroll_vunroll_x_in_c1_eni67_318_182_outputreg0_q <= redist318_sync_in_aunroll_vunroll_x_in_c1_eni67_318_182_mem_q;
        end
    end

    // redist61_sync_in_aunroll_vunroll_x_in_c1_eni67_62_182_rdcnt(ADD,1138)
    assign redist61_sync_in_aunroll_vunroll_x_in_c1_eni67_62_182_rdcnt_a = {1'b0, redist61_sync_in_aunroll_vunroll_x_in_c1_eni67_62_182_wraddr_q};
    assign redist61_sync_in_aunroll_vunroll_x_in_c1_eni67_62_182_rdcnt_b = {1'b0, redist61_sync_in_aunroll_vunroll_x_in_c1_eni67_62_182_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist61_sync_in_aunroll_vunroll_x_in_c1_eni67_62_182_rdcnt_o <= $unsigned(redist61_sync_in_aunroll_vunroll_x_in_c1_eni67_62_182_rdcnt_a) + $unsigned(redist61_sync_in_aunroll_vunroll_x_in_c1_eni67_62_182_rdcnt_b);
        end
    end
    assign redist61_sync_in_aunroll_vunroll_x_in_c1_eni67_62_182_rdcnt_q = redist61_sync_in_aunroll_vunroll_x_in_c1_eni67_62_182_rdcnt_o[8:0];

    // redist61_sync_in_aunroll_vunroll_x_in_c1_eni67_62_182_inputreg0(DELAY,1133)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist61_sync_in_aunroll_vunroll_x_in_c1_eni67_62_182_inputreg0_q <= in_c1_eni67_62;
        end
    end

    // redist61_sync_in_aunroll_vunroll_x_in_c1_eni67_62_182_wraddr(COUNTER,1136)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist61_sync_in_aunroll_vunroll_x_in_c1_eni67_62_182_wraddr_i <= $unsigned(redist61_sync_in_aunroll_vunroll_x_in_c1_eni67_62_182_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist61_sync_in_aunroll_vunroll_x_in_c1_eni67_62_182_wraddr_q = redist61_sync_in_aunroll_vunroll_x_in_c1_eni67_62_182_wraddr_i[7:0];

    // redist61_sync_in_aunroll_vunroll_x_in_c1_eni67_62_182_mem(DUALMEM,1135)
    assign redist61_sync_in_aunroll_vunroll_x_in_c1_eni67_62_182_mem_ia = redist61_sync_in_aunroll_vunroll_x_in_c1_eni67_62_182_inputreg0_q;
    assign redist61_sync_in_aunroll_vunroll_x_in_c1_eni67_62_182_mem_aa = redist61_sync_in_aunroll_vunroll_x_in_c1_eni67_62_182_wraddr_q;
    assign redist61_sync_in_aunroll_vunroll_x_in_c1_eni67_62_182_mem_ab = redist61_sync_in_aunroll_vunroll_x_in_c1_eni67_62_182_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist61_sync_in_aunroll_vunroll_x_in_c1_eni67_62_182_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist61_sync_in_aunroll_vunroll_x_in_c1_eni67_62_182_mem_aa),
        .data_a(redist61_sync_in_aunroll_vunroll_x_in_c1_eni67_62_182_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist61_sync_in_aunroll_vunroll_x_in_c1_eni67_62_182_mem_ab),
        .q_b(redist61_sync_in_aunroll_vunroll_x_in_c1_eni67_62_182_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist61_sync_in_aunroll_vunroll_x_in_c1_eni67_62_182_mem_q = redist61_sync_in_aunroll_vunroll_x_in_c1_eni67_62_182_mem_iq[31:0];

    // redist61_sync_in_aunroll_vunroll_x_in_c1_eni67_62_182_outputreg0(DELAY,1134)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist61_sync_in_aunroll_vunroll_x_in_c1_eni67_62_182_outputreg0_q <= redist61_sync_in_aunroll_vunroll_x_in_c1_eni67_62_182_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod263_cnn1875_dspb_native_dot_product_vunroll_x(BLACKBOX,37)@1273
    // in in_0@1274
    // in in_1@1274
    // in in_scalarProductPortChainin@1274
    // out out_primWireOut@1279
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000029Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod263_cnn1875_dspb_native_dot_product_vunroll_x (
        .in_0(redist61_sync_in_aunroll_vunroll_x_in_c1_eni67_62_182_outputreg0_q),
        .in_1(redist318_sync_in_aunroll_vunroll_x_in_c1_eni67_318_182_outputreg0_q),
        .in_2(redist60_sync_in_aunroll_vunroll_x_in_c1_eni67_61_181_outputreg0_q),
        .in_3(redist317_sync_in_aunroll_vunroll_x_in_c1_eni67_317_181_outputreg0_q),
        .in_scalarProductPortChainin(redist613_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod258_cnn1868_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod263_cnn1875_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist612_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod263_cnn1875_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,753)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist612_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod263_cnn1875_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod263_cnn1875_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist62_sync_in_aunroll_vunroll_x_in_c1_eni67_63_187_offset(CONSTANT,1143)
    assign redist62_sync_in_aunroll_vunroll_x_in_c1_eni67_63_187_offset_q = 8'b01001010;

    // redist319_sync_in_aunroll_vunroll_x_in_c1_eni67_319_187_rdcnt(ADD,2659)
    assign redist319_sync_in_aunroll_vunroll_x_in_c1_eni67_319_187_rdcnt_a = {1'b0, redist319_sync_in_aunroll_vunroll_x_in_c1_eni67_319_187_wraddr_q};
    assign redist319_sync_in_aunroll_vunroll_x_in_c1_eni67_319_187_rdcnt_b = {1'b0, redist62_sync_in_aunroll_vunroll_x_in_c1_eni67_63_187_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist319_sync_in_aunroll_vunroll_x_in_c1_eni67_319_187_rdcnt_o <= $unsigned(redist319_sync_in_aunroll_vunroll_x_in_c1_eni67_319_187_rdcnt_a) + $unsigned(redist319_sync_in_aunroll_vunroll_x_in_c1_eni67_319_187_rdcnt_b);
        end
    end
    assign redist319_sync_in_aunroll_vunroll_x_in_c1_eni67_319_187_rdcnt_q = redist319_sync_in_aunroll_vunroll_x_in_c1_eni67_319_187_rdcnt_o[8:0];

    // redist319_sync_in_aunroll_vunroll_x_in_c1_eni67_319_187_inputreg0(DELAY,2654)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist319_sync_in_aunroll_vunroll_x_in_c1_eni67_319_187_inputreg0_q <= in_c1_eni67_319;
        end
    end

    // redist319_sync_in_aunroll_vunroll_x_in_c1_eni67_319_187_wraddr(COUNTER,2657)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist319_sync_in_aunroll_vunroll_x_in_c1_eni67_319_187_wraddr_i <= $unsigned(redist319_sync_in_aunroll_vunroll_x_in_c1_eni67_319_187_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist319_sync_in_aunroll_vunroll_x_in_c1_eni67_319_187_wraddr_q = redist319_sync_in_aunroll_vunroll_x_in_c1_eni67_319_187_wraddr_i[7:0];

    // redist319_sync_in_aunroll_vunroll_x_in_c1_eni67_319_187_mem(DUALMEM,2656)
    assign redist319_sync_in_aunroll_vunroll_x_in_c1_eni67_319_187_mem_ia = redist319_sync_in_aunroll_vunroll_x_in_c1_eni67_319_187_inputreg0_q;
    assign redist319_sync_in_aunroll_vunroll_x_in_c1_eni67_319_187_mem_aa = redist319_sync_in_aunroll_vunroll_x_in_c1_eni67_319_187_wraddr_q;
    assign redist319_sync_in_aunroll_vunroll_x_in_c1_eni67_319_187_mem_ab = redist319_sync_in_aunroll_vunroll_x_in_c1_eni67_319_187_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist319_sync_in_aunroll_vunroll_x_in_c1_eni67_319_187_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist319_sync_in_aunroll_vunroll_x_in_c1_eni67_319_187_mem_aa),
        .data_a(redist319_sync_in_aunroll_vunroll_x_in_c1_eni67_319_187_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist319_sync_in_aunroll_vunroll_x_in_c1_eni67_319_187_mem_ab),
        .q_b(redist319_sync_in_aunroll_vunroll_x_in_c1_eni67_319_187_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist319_sync_in_aunroll_vunroll_x_in_c1_eni67_319_187_mem_q = redist319_sync_in_aunroll_vunroll_x_in_c1_eni67_319_187_mem_iq[31:0];

    // redist319_sync_in_aunroll_vunroll_x_in_c1_eni67_319_187_outputreg0(DELAY,2655)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist319_sync_in_aunroll_vunroll_x_in_c1_eni67_319_187_outputreg0_q <= redist319_sync_in_aunroll_vunroll_x_in_c1_eni67_319_187_mem_q;
        end
    end

    // redist62_sync_in_aunroll_vunroll_x_in_c1_eni67_63_187_rdcnt(ADD,1144)
    assign redist62_sync_in_aunroll_vunroll_x_in_c1_eni67_63_187_rdcnt_a = {1'b0, redist62_sync_in_aunroll_vunroll_x_in_c1_eni67_63_187_wraddr_q};
    assign redist62_sync_in_aunroll_vunroll_x_in_c1_eni67_63_187_rdcnt_b = {1'b0, redist62_sync_in_aunroll_vunroll_x_in_c1_eni67_63_187_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist62_sync_in_aunroll_vunroll_x_in_c1_eni67_63_187_rdcnt_o <= $unsigned(redist62_sync_in_aunroll_vunroll_x_in_c1_eni67_63_187_rdcnt_a) + $unsigned(redist62_sync_in_aunroll_vunroll_x_in_c1_eni67_63_187_rdcnt_b);
        end
    end
    assign redist62_sync_in_aunroll_vunroll_x_in_c1_eni67_63_187_rdcnt_q = redist62_sync_in_aunroll_vunroll_x_in_c1_eni67_63_187_rdcnt_o[8:0];

    // redist62_sync_in_aunroll_vunroll_x_in_c1_eni67_63_187_inputreg0(DELAY,1139)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist62_sync_in_aunroll_vunroll_x_in_c1_eni67_63_187_inputreg0_q <= in_c1_eni67_63;
        end
    end

    // redist62_sync_in_aunroll_vunroll_x_in_c1_eni67_63_187_wraddr(COUNTER,1142)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist62_sync_in_aunroll_vunroll_x_in_c1_eni67_63_187_wraddr_i <= $unsigned(redist62_sync_in_aunroll_vunroll_x_in_c1_eni67_63_187_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist62_sync_in_aunroll_vunroll_x_in_c1_eni67_63_187_wraddr_q = redist62_sync_in_aunroll_vunroll_x_in_c1_eni67_63_187_wraddr_i[7:0];

    // redist62_sync_in_aunroll_vunroll_x_in_c1_eni67_63_187_mem(DUALMEM,1141)
    assign redist62_sync_in_aunroll_vunroll_x_in_c1_eni67_63_187_mem_ia = redist62_sync_in_aunroll_vunroll_x_in_c1_eni67_63_187_inputreg0_q;
    assign redist62_sync_in_aunroll_vunroll_x_in_c1_eni67_63_187_mem_aa = redist62_sync_in_aunroll_vunroll_x_in_c1_eni67_63_187_wraddr_q;
    assign redist62_sync_in_aunroll_vunroll_x_in_c1_eni67_63_187_mem_ab = redist62_sync_in_aunroll_vunroll_x_in_c1_eni67_63_187_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist62_sync_in_aunroll_vunroll_x_in_c1_eni67_63_187_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist62_sync_in_aunroll_vunroll_x_in_c1_eni67_63_187_mem_aa),
        .data_a(redist62_sync_in_aunroll_vunroll_x_in_c1_eni67_63_187_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist62_sync_in_aunroll_vunroll_x_in_c1_eni67_63_187_mem_ab),
        .q_b(redist62_sync_in_aunroll_vunroll_x_in_c1_eni67_63_187_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist62_sync_in_aunroll_vunroll_x_in_c1_eni67_63_187_mem_q = redist62_sync_in_aunroll_vunroll_x_in_c1_eni67_63_187_mem_iq[31:0];

    // redist62_sync_in_aunroll_vunroll_x_in_c1_eni67_63_187_outputreg0(DELAY,1140)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist62_sync_in_aunroll_vunroll_x_in_c1_eni67_63_187_outputreg0_q <= redist62_sync_in_aunroll_vunroll_x_in_c1_eni67_63_187_mem_q;
        end
    end

    // redist63_sync_in_aunroll_vunroll_x_in_c1_eni67_64_188_offset(CONSTANT,1149)
    assign redist63_sync_in_aunroll_vunroll_x_in_c1_eni67_64_188_offset_q = 8'b01001001;

    // redist320_sync_in_aunroll_vunroll_x_in_c1_eni67_320_188_rdcnt(ADD,2665)
    assign redist320_sync_in_aunroll_vunroll_x_in_c1_eni67_320_188_rdcnt_a = {1'b0, redist320_sync_in_aunroll_vunroll_x_in_c1_eni67_320_188_wraddr_q};
    assign redist320_sync_in_aunroll_vunroll_x_in_c1_eni67_320_188_rdcnt_b = {1'b0, redist63_sync_in_aunroll_vunroll_x_in_c1_eni67_64_188_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist320_sync_in_aunroll_vunroll_x_in_c1_eni67_320_188_rdcnt_o <= $unsigned(redist320_sync_in_aunroll_vunroll_x_in_c1_eni67_320_188_rdcnt_a) + $unsigned(redist320_sync_in_aunroll_vunroll_x_in_c1_eni67_320_188_rdcnt_b);
        end
    end
    assign redist320_sync_in_aunroll_vunroll_x_in_c1_eni67_320_188_rdcnt_q = redist320_sync_in_aunroll_vunroll_x_in_c1_eni67_320_188_rdcnt_o[8:0];

    // redist320_sync_in_aunroll_vunroll_x_in_c1_eni67_320_188_inputreg0(DELAY,2660)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist320_sync_in_aunroll_vunroll_x_in_c1_eni67_320_188_inputreg0_q <= in_c1_eni67_320;
        end
    end

    // redist320_sync_in_aunroll_vunroll_x_in_c1_eni67_320_188_wraddr(COUNTER,2663)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist320_sync_in_aunroll_vunroll_x_in_c1_eni67_320_188_wraddr_i <= $unsigned(redist320_sync_in_aunroll_vunroll_x_in_c1_eni67_320_188_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist320_sync_in_aunroll_vunroll_x_in_c1_eni67_320_188_wraddr_q = redist320_sync_in_aunroll_vunroll_x_in_c1_eni67_320_188_wraddr_i[7:0];

    // redist320_sync_in_aunroll_vunroll_x_in_c1_eni67_320_188_mem(DUALMEM,2662)
    assign redist320_sync_in_aunroll_vunroll_x_in_c1_eni67_320_188_mem_ia = redist320_sync_in_aunroll_vunroll_x_in_c1_eni67_320_188_inputreg0_q;
    assign redist320_sync_in_aunroll_vunroll_x_in_c1_eni67_320_188_mem_aa = redist320_sync_in_aunroll_vunroll_x_in_c1_eni67_320_188_wraddr_q;
    assign redist320_sync_in_aunroll_vunroll_x_in_c1_eni67_320_188_mem_ab = redist320_sync_in_aunroll_vunroll_x_in_c1_eni67_320_188_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist320_sync_in_aunroll_vunroll_x_in_c1_eni67_320_188_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist320_sync_in_aunroll_vunroll_x_in_c1_eni67_320_188_mem_aa),
        .data_a(redist320_sync_in_aunroll_vunroll_x_in_c1_eni67_320_188_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist320_sync_in_aunroll_vunroll_x_in_c1_eni67_320_188_mem_ab),
        .q_b(redist320_sync_in_aunroll_vunroll_x_in_c1_eni67_320_188_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist320_sync_in_aunroll_vunroll_x_in_c1_eni67_320_188_mem_q = redist320_sync_in_aunroll_vunroll_x_in_c1_eni67_320_188_mem_iq[31:0];

    // redist320_sync_in_aunroll_vunroll_x_in_c1_eni67_320_188_outputreg0(DELAY,2661)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist320_sync_in_aunroll_vunroll_x_in_c1_eni67_320_188_outputreg0_q <= redist320_sync_in_aunroll_vunroll_x_in_c1_eni67_320_188_mem_q;
        end
    end

    // redist63_sync_in_aunroll_vunroll_x_in_c1_eni67_64_188_rdcnt(ADD,1150)
    assign redist63_sync_in_aunroll_vunroll_x_in_c1_eni67_64_188_rdcnt_a = {1'b0, redist63_sync_in_aunroll_vunroll_x_in_c1_eni67_64_188_wraddr_q};
    assign redist63_sync_in_aunroll_vunroll_x_in_c1_eni67_64_188_rdcnt_b = {1'b0, redist63_sync_in_aunroll_vunroll_x_in_c1_eni67_64_188_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist63_sync_in_aunroll_vunroll_x_in_c1_eni67_64_188_rdcnt_o <= $unsigned(redist63_sync_in_aunroll_vunroll_x_in_c1_eni67_64_188_rdcnt_a) + $unsigned(redist63_sync_in_aunroll_vunroll_x_in_c1_eni67_64_188_rdcnt_b);
        end
    end
    assign redist63_sync_in_aunroll_vunroll_x_in_c1_eni67_64_188_rdcnt_q = redist63_sync_in_aunroll_vunroll_x_in_c1_eni67_64_188_rdcnt_o[8:0];

    // redist63_sync_in_aunroll_vunroll_x_in_c1_eni67_64_188_inputreg0(DELAY,1145)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist63_sync_in_aunroll_vunroll_x_in_c1_eni67_64_188_inputreg0_q <= in_c1_eni67_64;
        end
    end

    // redist63_sync_in_aunroll_vunroll_x_in_c1_eni67_64_188_wraddr(COUNTER,1148)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist63_sync_in_aunroll_vunroll_x_in_c1_eni67_64_188_wraddr_i <= $unsigned(redist63_sync_in_aunroll_vunroll_x_in_c1_eni67_64_188_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist63_sync_in_aunroll_vunroll_x_in_c1_eni67_64_188_wraddr_q = redist63_sync_in_aunroll_vunroll_x_in_c1_eni67_64_188_wraddr_i[7:0];

    // redist63_sync_in_aunroll_vunroll_x_in_c1_eni67_64_188_mem(DUALMEM,1147)
    assign redist63_sync_in_aunroll_vunroll_x_in_c1_eni67_64_188_mem_ia = redist63_sync_in_aunroll_vunroll_x_in_c1_eni67_64_188_inputreg0_q;
    assign redist63_sync_in_aunroll_vunroll_x_in_c1_eni67_64_188_mem_aa = redist63_sync_in_aunroll_vunroll_x_in_c1_eni67_64_188_wraddr_q;
    assign redist63_sync_in_aunroll_vunroll_x_in_c1_eni67_64_188_mem_ab = redist63_sync_in_aunroll_vunroll_x_in_c1_eni67_64_188_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist63_sync_in_aunroll_vunroll_x_in_c1_eni67_64_188_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist63_sync_in_aunroll_vunroll_x_in_c1_eni67_64_188_mem_aa),
        .data_a(redist63_sync_in_aunroll_vunroll_x_in_c1_eni67_64_188_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist63_sync_in_aunroll_vunroll_x_in_c1_eni67_64_188_mem_ab),
        .q_b(redist63_sync_in_aunroll_vunroll_x_in_c1_eni67_64_188_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist63_sync_in_aunroll_vunroll_x_in_c1_eni67_64_188_mem_q = redist63_sync_in_aunroll_vunroll_x_in_c1_eni67_64_188_mem_iq[31:0];

    // redist63_sync_in_aunroll_vunroll_x_in_c1_eni67_64_188_outputreg0(DELAY,1146)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist63_sync_in_aunroll_vunroll_x_in_c1_eni67_64_188_outputreg0_q <= redist63_sync_in_aunroll_vunroll_x_in_c1_eni67_64_188_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod268_cnn1881_dspb_native_dot_product_vunroll_x(BLACKBOX,38)@1279
    // in in_0@1280
    // in in_1@1280
    // in in_scalarProductPortChainin@1280
    // out out_primWireOut@1285
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000030Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod268_cnn1881_dspb_native_dot_product_vunroll_x (
        .in_0(redist63_sync_in_aunroll_vunroll_x_in_c1_eni67_64_188_outputreg0_q),
        .in_1(redist320_sync_in_aunroll_vunroll_x_in_c1_eni67_320_188_outputreg0_q),
        .in_2(redist62_sync_in_aunroll_vunroll_x_in_c1_eni67_63_187_outputreg0_q),
        .in_3(redist319_sync_in_aunroll_vunroll_x_in_c1_eni67_319_187_outputreg0_q),
        .in_scalarProductPortChainin(redist612_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod263_cnn1875_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod268_cnn1881_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist611_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod268_cnn1881_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,752)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist611_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod268_cnn1881_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod268_cnn1881_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist64_sync_in_aunroll_vunroll_x_in_c1_eni67_65_193_offset(CONSTANT,1155)
    assign redist64_sync_in_aunroll_vunroll_x_in_c1_eni67_65_193_offset_q = 8'b01000100;

    // redist321_sync_in_aunroll_vunroll_x_in_c1_eni67_321_193_rdcnt(ADD,2671)
    assign redist321_sync_in_aunroll_vunroll_x_in_c1_eni67_321_193_rdcnt_a = {1'b0, redist321_sync_in_aunroll_vunroll_x_in_c1_eni67_321_193_wraddr_q};
    assign redist321_sync_in_aunroll_vunroll_x_in_c1_eni67_321_193_rdcnt_b = {1'b0, redist64_sync_in_aunroll_vunroll_x_in_c1_eni67_65_193_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist321_sync_in_aunroll_vunroll_x_in_c1_eni67_321_193_rdcnt_o <= $unsigned(redist321_sync_in_aunroll_vunroll_x_in_c1_eni67_321_193_rdcnt_a) + $unsigned(redist321_sync_in_aunroll_vunroll_x_in_c1_eni67_321_193_rdcnt_b);
        end
    end
    assign redist321_sync_in_aunroll_vunroll_x_in_c1_eni67_321_193_rdcnt_q = redist321_sync_in_aunroll_vunroll_x_in_c1_eni67_321_193_rdcnt_o[8:0];

    // redist321_sync_in_aunroll_vunroll_x_in_c1_eni67_321_193_inputreg0(DELAY,2666)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist321_sync_in_aunroll_vunroll_x_in_c1_eni67_321_193_inputreg0_q <= in_c1_eni67_321;
        end
    end

    // redist321_sync_in_aunroll_vunroll_x_in_c1_eni67_321_193_wraddr(COUNTER,2669)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist321_sync_in_aunroll_vunroll_x_in_c1_eni67_321_193_wraddr_i <= $unsigned(redist321_sync_in_aunroll_vunroll_x_in_c1_eni67_321_193_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist321_sync_in_aunroll_vunroll_x_in_c1_eni67_321_193_wraddr_q = redist321_sync_in_aunroll_vunroll_x_in_c1_eni67_321_193_wraddr_i[7:0];

    // redist321_sync_in_aunroll_vunroll_x_in_c1_eni67_321_193_mem(DUALMEM,2668)
    assign redist321_sync_in_aunroll_vunroll_x_in_c1_eni67_321_193_mem_ia = redist321_sync_in_aunroll_vunroll_x_in_c1_eni67_321_193_inputreg0_q;
    assign redist321_sync_in_aunroll_vunroll_x_in_c1_eni67_321_193_mem_aa = redist321_sync_in_aunroll_vunroll_x_in_c1_eni67_321_193_wraddr_q;
    assign redist321_sync_in_aunroll_vunroll_x_in_c1_eni67_321_193_mem_ab = redist321_sync_in_aunroll_vunroll_x_in_c1_eni67_321_193_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist321_sync_in_aunroll_vunroll_x_in_c1_eni67_321_193_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist321_sync_in_aunroll_vunroll_x_in_c1_eni67_321_193_mem_aa),
        .data_a(redist321_sync_in_aunroll_vunroll_x_in_c1_eni67_321_193_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist321_sync_in_aunroll_vunroll_x_in_c1_eni67_321_193_mem_ab),
        .q_b(redist321_sync_in_aunroll_vunroll_x_in_c1_eni67_321_193_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist321_sync_in_aunroll_vunroll_x_in_c1_eni67_321_193_mem_q = redist321_sync_in_aunroll_vunroll_x_in_c1_eni67_321_193_mem_iq[31:0];

    // redist321_sync_in_aunroll_vunroll_x_in_c1_eni67_321_193_outputreg0(DELAY,2667)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist321_sync_in_aunroll_vunroll_x_in_c1_eni67_321_193_outputreg0_q <= redist321_sync_in_aunroll_vunroll_x_in_c1_eni67_321_193_mem_q;
        end
    end

    // redist64_sync_in_aunroll_vunroll_x_in_c1_eni67_65_193_rdcnt(ADD,1156)
    assign redist64_sync_in_aunroll_vunroll_x_in_c1_eni67_65_193_rdcnt_a = {1'b0, redist64_sync_in_aunroll_vunroll_x_in_c1_eni67_65_193_wraddr_q};
    assign redist64_sync_in_aunroll_vunroll_x_in_c1_eni67_65_193_rdcnt_b = {1'b0, redist64_sync_in_aunroll_vunroll_x_in_c1_eni67_65_193_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist64_sync_in_aunroll_vunroll_x_in_c1_eni67_65_193_rdcnt_o <= $unsigned(redist64_sync_in_aunroll_vunroll_x_in_c1_eni67_65_193_rdcnt_a) + $unsigned(redist64_sync_in_aunroll_vunroll_x_in_c1_eni67_65_193_rdcnt_b);
        end
    end
    assign redist64_sync_in_aunroll_vunroll_x_in_c1_eni67_65_193_rdcnt_q = redist64_sync_in_aunroll_vunroll_x_in_c1_eni67_65_193_rdcnt_o[8:0];

    // redist64_sync_in_aunroll_vunroll_x_in_c1_eni67_65_193_inputreg0(DELAY,1151)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist64_sync_in_aunroll_vunroll_x_in_c1_eni67_65_193_inputreg0_q <= in_c1_eni67_65;
        end
    end

    // redist64_sync_in_aunroll_vunroll_x_in_c1_eni67_65_193_wraddr(COUNTER,1154)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist64_sync_in_aunroll_vunroll_x_in_c1_eni67_65_193_wraddr_i <= $unsigned(redist64_sync_in_aunroll_vunroll_x_in_c1_eni67_65_193_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist64_sync_in_aunroll_vunroll_x_in_c1_eni67_65_193_wraddr_q = redist64_sync_in_aunroll_vunroll_x_in_c1_eni67_65_193_wraddr_i[7:0];

    // redist64_sync_in_aunroll_vunroll_x_in_c1_eni67_65_193_mem(DUALMEM,1153)
    assign redist64_sync_in_aunroll_vunroll_x_in_c1_eni67_65_193_mem_ia = redist64_sync_in_aunroll_vunroll_x_in_c1_eni67_65_193_inputreg0_q;
    assign redist64_sync_in_aunroll_vunroll_x_in_c1_eni67_65_193_mem_aa = redist64_sync_in_aunroll_vunroll_x_in_c1_eni67_65_193_wraddr_q;
    assign redist64_sync_in_aunroll_vunroll_x_in_c1_eni67_65_193_mem_ab = redist64_sync_in_aunroll_vunroll_x_in_c1_eni67_65_193_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist64_sync_in_aunroll_vunroll_x_in_c1_eni67_65_193_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist64_sync_in_aunroll_vunroll_x_in_c1_eni67_65_193_mem_aa),
        .data_a(redist64_sync_in_aunroll_vunroll_x_in_c1_eni67_65_193_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist64_sync_in_aunroll_vunroll_x_in_c1_eni67_65_193_mem_ab),
        .q_b(redist64_sync_in_aunroll_vunroll_x_in_c1_eni67_65_193_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist64_sync_in_aunroll_vunroll_x_in_c1_eni67_65_193_mem_q = redist64_sync_in_aunroll_vunroll_x_in_c1_eni67_65_193_mem_iq[31:0];

    // redist64_sync_in_aunroll_vunroll_x_in_c1_eni67_65_193_outputreg0(DELAY,1152)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist64_sync_in_aunroll_vunroll_x_in_c1_eni67_65_193_outputreg0_q <= redist64_sync_in_aunroll_vunroll_x_in_c1_eni67_65_193_mem_q;
        end
    end

    // redist65_sync_in_aunroll_vunroll_x_in_c1_eni67_66_194_offset(CONSTANT,1161)
    assign redist65_sync_in_aunroll_vunroll_x_in_c1_eni67_66_194_offset_q = 8'b01000011;

    // redist322_sync_in_aunroll_vunroll_x_in_c1_eni67_322_194_rdcnt(ADD,2677)
    assign redist322_sync_in_aunroll_vunroll_x_in_c1_eni67_322_194_rdcnt_a = {1'b0, redist322_sync_in_aunroll_vunroll_x_in_c1_eni67_322_194_wraddr_q};
    assign redist322_sync_in_aunroll_vunroll_x_in_c1_eni67_322_194_rdcnt_b = {1'b0, redist65_sync_in_aunroll_vunroll_x_in_c1_eni67_66_194_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist322_sync_in_aunroll_vunroll_x_in_c1_eni67_322_194_rdcnt_o <= $unsigned(redist322_sync_in_aunroll_vunroll_x_in_c1_eni67_322_194_rdcnt_a) + $unsigned(redist322_sync_in_aunroll_vunroll_x_in_c1_eni67_322_194_rdcnt_b);
        end
    end
    assign redist322_sync_in_aunroll_vunroll_x_in_c1_eni67_322_194_rdcnt_q = redist322_sync_in_aunroll_vunroll_x_in_c1_eni67_322_194_rdcnt_o[8:0];

    // redist322_sync_in_aunroll_vunroll_x_in_c1_eni67_322_194_inputreg0(DELAY,2672)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist322_sync_in_aunroll_vunroll_x_in_c1_eni67_322_194_inputreg0_q <= in_c1_eni67_322;
        end
    end

    // redist322_sync_in_aunroll_vunroll_x_in_c1_eni67_322_194_wraddr(COUNTER,2675)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist322_sync_in_aunroll_vunroll_x_in_c1_eni67_322_194_wraddr_i <= $unsigned(redist322_sync_in_aunroll_vunroll_x_in_c1_eni67_322_194_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist322_sync_in_aunroll_vunroll_x_in_c1_eni67_322_194_wraddr_q = redist322_sync_in_aunroll_vunroll_x_in_c1_eni67_322_194_wraddr_i[7:0];

    // redist322_sync_in_aunroll_vunroll_x_in_c1_eni67_322_194_mem(DUALMEM,2674)
    assign redist322_sync_in_aunroll_vunroll_x_in_c1_eni67_322_194_mem_ia = redist322_sync_in_aunroll_vunroll_x_in_c1_eni67_322_194_inputreg0_q;
    assign redist322_sync_in_aunroll_vunroll_x_in_c1_eni67_322_194_mem_aa = redist322_sync_in_aunroll_vunroll_x_in_c1_eni67_322_194_wraddr_q;
    assign redist322_sync_in_aunroll_vunroll_x_in_c1_eni67_322_194_mem_ab = redist322_sync_in_aunroll_vunroll_x_in_c1_eni67_322_194_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist322_sync_in_aunroll_vunroll_x_in_c1_eni67_322_194_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist322_sync_in_aunroll_vunroll_x_in_c1_eni67_322_194_mem_aa),
        .data_a(redist322_sync_in_aunroll_vunroll_x_in_c1_eni67_322_194_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist322_sync_in_aunroll_vunroll_x_in_c1_eni67_322_194_mem_ab),
        .q_b(redist322_sync_in_aunroll_vunroll_x_in_c1_eni67_322_194_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist322_sync_in_aunroll_vunroll_x_in_c1_eni67_322_194_mem_q = redist322_sync_in_aunroll_vunroll_x_in_c1_eni67_322_194_mem_iq[31:0];

    // redist322_sync_in_aunroll_vunroll_x_in_c1_eni67_322_194_outputreg0(DELAY,2673)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist322_sync_in_aunroll_vunroll_x_in_c1_eni67_322_194_outputreg0_q <= redist322_sync_in_aunroll_vunroll_x_in_c1_eni67_322_194_mem_q;
        end
    end

    // redist65_sync_in_aunroll_vunroll_x_in_c1_eni67_66_194_rdcnt(ADD,1162)
    assign redist65_sync_in_aunroll_vunroll_x_in_c1_eni67_66_194_rdcnt_a = {1'b0, redist65_sync_in_aunroll_vunroll_x_in_c1_eni67_66_194_wraddr_q};
    assign redist65_sync_in_aunroll_vunroll_x_in_c1_eni67_66_194_rdcnt_b = {1'b0, redist65_sync_in_aunroll_vunroll_x_in_c1_eni67_66_194_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist65_sync_in_aunroll_vunroll_x_in_c1_eni67_66_194_rdcnt_o <= $unsigned(redist65_sync_in_aunroll_vunroll_x_in_c1_eni67_66_194_rdcnt_a) + $unsigned(redist65_sync_in_aunroll_vunroll_x_in_c1_eni67_66_194_rdcnt_b);
        end
    end
    assign redist65_sync_in_aunroll_vunroll_x_in_c1_eni67_66_194_rdcnt_q = redist65_sync_in_aunroll_vunroll_x_in_c1_eni67_66_194_rdcnt_o[8:0];

    // redist65_sync_in_aunroll_vunroll_x_in_c1_eni67_66_194_inputreg0(DELAY,1157)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist65_sync_in_aunroll_vunroll_x_in_c1_eni67_66_194_inputreg0_q <= in_c1_eni67_66;
        end
    end

    // redist65_sync_in_aunroll_vunroll_x_in_c1_eni67_66_194_wraddr(COUNTER,1160)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist65_sync_in_aunroll_vunroll_x_in_c1_eni67_66_194_wraddr_i <= $unsigned(redist65_sync_in_aunroll_vunroll_x_in_c1_eni67_66_194_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist65_sync_in_aunroll_vunroll_x_in_c1_eni67_66_194_wraddr_q = redist65_sync_in_aunroll_vunroll_x_in_c1_eni67_66_194_wraddr_i[7:0];

    // redist65_sync_in_aunroll_vunroll_x_in_c1_eni67_66_194_mem(DUALMEM,1159)
    assign redist65_sync_in_aunroll_vunroll_x_in_c1_eni67_66_194_mem_ia = redist65_sync_in_aunroll_vunroll_x_in_c1_eni67_66_194_inputreg0_q;
    assign redist65_sync_in_aunroll_vunroll_x_in_c1_eni67_66_194_mem_aa = redist65_sync_in_aunroll_vunroll_x_in_c1_eni67_66_194_wraddr_q;
    assign redist65_sync_in_aunroll_vunroll_x_in_c1_eni67_66_194_mem_ab = redist65_sync_in_aunroll_vunroll_x_in_c1_eni67_66_194_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist65_sync_in_aunroll_vunroll_x_in_c1_eni67_66_194_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist65_sync_in_aunroll_vunroll_x_in_c1_eni67_66_194_mem_aa),
        .data_a(redist65_sync_in_aunroll_vunroll_x_in_c1_eni67_66_194_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist65_sync_in_aunroll_vunroll_x_in_c1_eni67_66_194_mem_ab),
        .q_b(redist65_sync_in_aunroll_vunroll_x_in_c1_eni67_66_194_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist65_sync_in_aunroll_vunroll_x_in_c1_eni67_66_194_mem_q = redist65_sync_in_aunroll_vunroll_x_in_c1_eni67_66_194_mem_iq[31:0];

    // redist65_sync_in_aunroll_vunroll_x_in_c1_eni67_66_194_outputreg0(DELAY,1158)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist65_sync_in_aunroll_vunroll_x_in_c1_eni67_66_194_outputreg0_q <= redist65_sync_in_aunroll_vunroll_x_in_c1_eni67_66_194_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod273_cnn1888_dspb_native_dot_product_vunroll_x(BLACKBOX,39)@1285
    // in in_0@1286
    // in in_1@1286
    // in in_scalarProductPortChainin@1286
    // out out_primWireOut@1291
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000031Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod273_cnn1888_dspb_native_dot_product_vunroll_x (
        .in_0(redist65_sync_in_aunroll_vunroll_x_in_c1_eni67_66_194_outputreg0_q),
        .in_1(redist322_sync_in_aunroll_vunroll_x_in_c1_eni67_322_194_outputreg0_q),
        .in_2(redist64_sync_in_aunroll_vunroll_x_in_c1_eni67_65_193_outputreg0_q),
        .in_3(redist321_sync_in_aunroll_vunroll_x_in_c1_eni67_321_193_outputreg0_q),
        .in_scalarProductPortChainin(redist611_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod268_cnn1881_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod273_cnn1888_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist610_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod273_cnn1888_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,751)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist610_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod273_cnn1888_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod273_cnn1888_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist66_sync_in_aunroll_vunroll_x_in_c1_eni67_67_199_offset(CONSTANT,1167)
    assign redist66_sync_in_aunroll_vunroll_x_in_c1_eni67_67_199_offset_q = 8'b00111110;

    // redist323_sync_in_aunroll_vunroll_x_in_c1_eni67_323_199_rdcnt(ADD,2683)
    assign redist323_sync_in_aunroll_vunroll_x_in_c1_eni67_323_199_rdcnt_a = {1'b0, redist323_sync_in_aunroll_vunroll_x_in_c1_eni67_323_199_wraddr_q};
    assign redist323_sync_in_aunroll_vunroll_x_in_c1_eni67_323_199_rdcnt_b = {1'b0, redist66_sync_in_aunroll_vunroll_x_in_c1_eni67_67_199_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist323_sync_in_aunroll_vunroll_x_in_c1_eni67_323_199_rdcnt_o <= $unsigned(redist323_sync_in_aunroll_vunroll_x_in_c1_eni67_323_199_rdcnt_a) + $unsigned(redist323_sync_in_aunroll_vunroll_x_in_c1_eni67_323_199_rdcnt_b);
        end
    end
    assign redist323_sync_in_aunroll_vunroll_x_in_c1_eni67_323_199_rdcnt_q = redist323_sync_in_aunroll_vunroll_x_in_c1_eni67_323_199_rdcnt_o[8:0];

    // redist323_sync_in_aunroll_vunroll_x_in_c1_eni67_323_199_inputreg0(DELAY,2678)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist323_sync_in_aunroll_vunroll_x_in_c1_eni67_323_199_inputreg0_q <= in_c1_eni67_323;
        end
    end

    // redist323_sync_in_aunroll_vunroll_x_in_c1_eni67_323_199_wraddr(COUNTER,2681)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist323_sync_in_aunroll_vunroll_x_in_c1_eni67_323_199_wraddr_i <= $unsigned(redist323_sync_in_aunroll_vunroll_x_in_c1_eni67_323_199_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist323_sync_in_aunroll_vunroll_x_in_c1_eni67_323_199_wraddr_q = redist323_sync_in_aunroll_vunroll_x_in_c1_eni67_323_199_wraddr_i[7:0];

    // redist323_sync_in_aunroll_vunroll_x_in_c1_eni67_323_199_mem(DUALMEM,2680)
    assign redist323_sync_in_aunroll_vunroll_x_in_c1_eni67_323_199_mem_ia = redist323_sync_in_aunroll_vunroll_x_in_c1_eni67_323_199_inputreg0_q;
    assign redist323_sync_in_aunroll_vunroll_x_in_c1_eni67_323_199_mem_aa = redist323_sync_in_aunroll_vunroll_x_in_c1_eni67_323_199_wraddr_q;
    assign redist323_sync_in_aunroll_vunroll_x_in_c1_eni67_323_199_mem_ab = redist323_sync_in_aunroll_vunroll_x_in_c1_eni67_323_199_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist323_sync_in_aunroll_vunroll_x_in_c1_eni67_323_199_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist323_sync_in_aunroll_vunroll_x_in_c1_eni67_323_199_mem_aa),
        .data_a(redist323_sync_in_aunroll_vunroll_x_in_c1_eni67_323_199_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist323_sync_in_aunroll_vunroll_x_in_c1_eni67_323_199_mem_ab),
        .q_b(redist323_sync_in_aunroll_vunroll_x_in_c1_eni67_323_199_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist323_sync_in_aunroll_vunroll_x_in_c1_eni67_323_199_mem_q = redist323_sync_in_aunroll_vunroll_x_in_c1_eni67_323_199_mem_iq[31:0];

    // redist323_sync_in_aunroll_vunroll_x_in_c1_eni67_323_199_outputreg0(DELAY,2679)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist323_sync_in_aunroll_vunroll_x_in_c1_eni67_323_199_outputreg0_q <= redist323_sync_in_aunroll_vunroll_x_in_c1_eni67_323_199_mem_q;
        end
    end

    // redist66_sync_in_aunroll_vunroll_x_in_c1_eni67_67_199_rdcnt(ADD,1168)
    assign redist66_sync_in_aunroll_vunroll_x_in_c1_eni67_67_199_rdcnt_a = {1'b0, redist66_sync_in_aunroll_vunroll_x_in_c1_eni67_67_199_wraddr_q};
    assign redist66_sync_in_aunroll_vunroll_x_in_c1_eni67_67_199_rdcnt_b = {1'b0, redist66_sync_in_aunroll_vunroll_x_in_c1_eni67_67_199_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist66_sync_in_aunroll_vunroll_x_in_c1_eni67_67_199_rdcnt_o <= $unsigned(redist66_sync_in_aunroll_vunroll_x_in_c1_eni67_67_199_rdcnt_a) + $unsigned(redist66_sync_in_aunroll_vunroll_x_in_c1_eni67_67_199_rdcnt_b);
        end
    end
    assign redist66_sync_in_aunroll_vunroll_x_in_c1_eni67_67_199_rdcnt_q = redist66_sync_in_aunroll_vunroll_x_in_c1_eni67_67_199_rdcnt_o[8:0];

    // redist66_sync_in_aunroll_vunroll_x_in_c1_eni67_67_199_inputreg0(DELAY,1163)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist66_sync_in_aunroll_vunroll_x_in_c1_eni67_67_199_inputreg0_q <= in_c1_eni67_67;
        end
    end

    // redist66_sync_in_aunroll_vunroll_x_in_c1_eni67_67_199_wraddr(COUNTER,1166)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist66_sync_in_aunroll_vunroll_x_in_c1_eni67_67_199_wraddr_i <= $unsigned(redist66_sync_in_aunroll_vunroll_x_in_c1_eni67_67_199_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist66_sync_in_aunroll_vunroll_x_in_c1_eni67_67_199_wraddr_q = redist66_sync_in_aunroll_vunroll_x_in_c1_eni67_67_199_wraddr_i[7:0];

    // redist66_sync_in_aunroll_vunroll_x_in_c1_eni67_67_199_mem(DUALMEM,1165)
    assign redist66_sync_in_aunroll_vunroll_x_in_c1_eni67_67_199_mem_ia = redist66_sync_in_aunroll_vunroll_x_in_c1_eni67_67_199_inputreg0_q;
    assign redist66_sync_in_aunroll_vunroll_x_in_c1_eni67_67_199_mem_aa = redist66_sync_in_aunroll_vunroll_x_in_c1_eni67_67_199_wraddr_q;
    assign redist66_sync_in_aunroll_vunroll_x_in_c1_eni67_67_199_mem_ab = redist66_sync_in_aunroll_vunroll_x_in_c1_eni67_67_199_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist66_sync_in_aunroll_vunroll_x_in_c1_eni67_67_199_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist66_sync_in_aunroll_vunroll_x_in_c1_eni67_67_199_mem_aa),
        .data_a(redist66_sync_in_aunroll_vunroll_x_in_c1_eni67_67_199_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist66_sync_in_aunroll_vunroll_x_in_c1_eni67_67_199_mem_ab),
        .q_b(redist66_sync_in_aunroll_vunroll_x_in_c1_eni67_67_199_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist66_sync_in_aunroll_vunroll_x_in_c1_eni67_67_199_mem_q = redist66_sync_in_aunroll_vunroll_x_in_c1_eni67_67_199_mem_iq[31:0];

    // redist66_sync_in_aunroll_vunroll_x_in_c1_eni67_67_199_outputreg0(DELAY,1164)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist66_sync_in_aunroll_vunroll_x_in_c1_eni67_67_199_outputreg0_q <= redist66_sync_in_aunroll_vunroll_x_in_c1_eni67_67_199_mem_q;
        end
    end

    // redist67_sync_in_aunroll_vunroll_x_in_c1_eni67_68_200_offset(CONSTANT,1173)
    assign redist67_sync_in_aunroll_vunroll_x_in_c1_eni67_68_200_offset_q = 8'b00111101;

    // redist324_sync_in_aunroll_vunroll_x_in_c1_eni67_324_200_rdcnt(ADD,2689)
    assign redist324_sync_in_aunroll_vunroll_x_in_c1_eni67_324_200_rdcnt_a = {1'b0, redist324_sync_in_aunroll_vunroll_x_in_c1_eni67_324_200_wraddr_q};
    assign redist324_sync_in_aunroll_vunroll_x_in_c1_eni67_324_200_rdcnt_b = {1'b0, redist67_sync_in_aunroll_vunroll_x_in_c1_eni67_68_200_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist324_sync_in_aunroll_vunroll_x_in_c1_eni67_324_200_rdcnt_o <= $unsigned(redist324_sync_in_aunroll_vunroll_x_in_c1_eni67_324_200_rdcnt_a) + $unsigned(redist324_sync_in_aunroll_vunroll_x_in_c1_eni67_324_200_rdcnt_b);
        end
    end
    assign redist324_sync_in_aunroll_vunroll_x_in_c1_eni67_324_200_rdcnt_q = redist324_sync_in_aunroll_vunroll_x_in_c1_eni67_324_200_rdcnt_o[8:0];

    // redist324_sync_in_aunroll_vunroll_x_in_c1_eni67_324_200_inputreg0(DELAY,2684)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist324_sync_in_aunroll_vunroll_x_in_c1_eni67_324_200_inputreg0_q <= in_c1_eni67_324;
        end
    end

    // redist324_sync_in_aunroll_vunroll_x_in_c1_eni67_324_200_wraddr(COUNTER,2687)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist324_sync_in_aunroll_vunroll_x_in_c1_eni67_324_200_wraddr_i <= $unsigned(redist324_sync_in_aunroll_vunroll_x_in_c1_eni67_324_200_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist324_sync_in_aunroll_vunroll_x_in_c1_eni67_324_200_wraddr_q = redist324_sync_in_aunroll_vunroll_x_in_c1_eni67_324_200_wraddr_i[7:0];

    // redist324_sync_in_aunroll_vunroll_x_in_c1_eni67_324_200_mem(DUALMEM,2686)
    assign redist324_sync_in_aunroll_vunroll_x_in_c1_eni67_324_200_mem_ia = redist324_sync_in_aunroll_vunroll_x_in_c1_eni67_324_200_inputreg0_q;
    assign redist324_sync_in_aunroll_vunroll_x_in_c1_eni67_324_200_mem_aa = redist324_sync_in_aunroll_vunroll_x_in_c1_eni67_324_200_wraddr_q;
    assign redist324_sync_in_aunroll_vunroll_x_in_c1_eni67_324_200_mem_ab = redist324_sync_in_aunroll_vunroll_x_in_c1_eni67_324_200_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist324_sync_in_aunroll_vunroll_x_in_c1_eni67_324_200_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist324_sync_in_aunroll_vunroll_x_in_c1_eni67_324_200_mem_aa),
        .data_a(redist324_sync_in_aunroll_vunroll_x_in_c1_eni67_324_200_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist324_sync_in_aunroll_vunroll_x_in_c1_eni67_324_200_mem_ab),
        .q_b(redist324_sync_in_aunroll_vunroll_x_in_c1_eni67_324_200_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist324_sync_in_aunroll_vunroll_x_in_c1_eni67_324_200_mem_q = redist324_sync_in_aunroll_vunroll_x_in_c1_eni67_324_200_mem_iq[31:0];

    // redist324_sync_in_aunroll_vunroll_x_in_c1_eni67_324_200_outputreg0(DELAY,2685)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist324_sync_in_aunroll_vunroll_x_in_c1_eni67_324_200_outputreg0_q <= redist324_sync_in_aunroll_vunroll_x_in_c1_eni67_324_200_mem_q;
        end
    end

    // redist67_sync_in_aunroll_vunroll_x_in_c1_eni67_68_200_rdcnt(ADD,1174)
    assign redist67_sync_in_aunroll_vunroll_x_in_c1_eni67_68_200_rdcnt_a = {1'b0, redist67_sync_in_aunroll_vunroll_x_in_c1_eni67_68_200_wraddr_q};
    assign redist67_sync_in_aunroll_vunroll_x_in_c1_eni67_68_200_rdcnt_b = {1'b0, redist67_sync_in_aunroll_vunroll_x_in_c1_eni67_68_200_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist67_sync_in_aunroll_vunroll_x_in_c1_eni67_68_200_rdcnt_o <= $unsigned(redist67_sync_in_aunroll_vunroll_x_in_c1_eni67_68_200_rdcnt_a) + $unsigned(redist67_sync_in_aunroll_vunroll_x_in_c1_eni67_68_200_rdcnt_b);
        end
    end
    assign redist67_sync_in_aunroll_vunroll_x_in_c1_eni67_68_200_rdcnt_q = redist67_sync_in_aunroll_vunroll_x_in_c1_eni67_68_200_rdcnt_o[8:0];

    // redist67_sync_in_aunroll_vunroll_x_in_c1_eni67_68_200_inputreg0(DELAY,1169)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist67_sync_in_aunroll_vunroll_x_in_c1_eni67_68_200_inputreg0_q <= in_c1_eni67_68;
        end
    end

    // redist67_sync_in_aunroll_vunroll_x_in_c1_eni67_68_200_wraddr(COUNTER,1172)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist67_sync_in_aunroll_vunroll_x_in_c1_eni67_68_200_wraddr_i <= $unsigned(redist67_sync_in_aunroll_vunroll_x_in_c1_eni67_68_200_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist67_sync_in_aunroll_vunroll_x_in_c1_eni67_68_200_wraddr_q = redist67_sync_in_aunroll_vunroll_x_in_c1_eni67_68_200_wraddr_i[7:0];

    // redist67_sync_in_aunroll_vunroll_x_in_c1_eni67_68_200_mem(DUALMEM,1171)
    assign redist67_sync_in_aunroll_vunroll_x_in_c1_eni67_68_200_mem_ia = redist67_sync_in_aunroll_vunroll_x_in_c1_eni67_68_200_inputreg0_q;
    assign redist67_sync_in_aunroll_vunroll_x_in_c1_eni67_68_200_mem_aa = redist67_sync_in_aunroll_vunroll_x_in_c1_eni67_68_200_wraddr_q;
    assign redist67_sync_in_aunroll_vunroll_x_in_c1_eni67_68_200_mem_ab = redist67_sync_in_aunroll_vunroll_x_in_c1_eni67_68_200_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist67_sync_in_aunroll_vunroll_x_in_c1_eni67_68_200_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist67_sync_in_aunroll_vunroll_x_in_c1_eni67_68_200_mem_aa),
        .data_a(redist67_sync_in_aunroll_vunroll_x_in_c1_eni67_68_200_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist67_sync_in_aunroll_vunroll_x_in_c1_eni67_68_200_mem_ab),
        .q_b(redist67_sync_in_aunroll_vunroll_x_in_c1_eni67_68_200_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist67_sync_in_aunroll_vunroll_x_in_c1_eni67_68_200_mem_q = redist67_sync_in_aunroll_vunroll_x_in_c1_eni67_68_200_mem_iq[31:0];

    // redist67_sync_in_aunroll_vunroll_x_in_c1_eni67_68_200_outputreg0(DELAY,1170)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist67_sync_in_aunroll_vunroll_x_in_c1_eni67_68_200_outputreg0_q <= redist67_sync_in_aunroll_vunroll_x_in_c1_eni67_68_200_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod278_cnn1894_dspb_native_dot_product_vunroll_x(BLACKBOX,40)@1291
    // in in_0@1292
    // in in_1@1292
    // in in_scalarProductPortChainin@1292
    // out out_primWireOut@1297
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000032Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod278_cnn1894_dspb_native_dot_product_vunroll_x (
        .in_0(redist67_sync_in_aunroll_vunroll_x_in_c1_eni67_68_200_outputreg0_q),
        .in_1(redist324_sync_in_aunroll_vunroll_x_in_c1_eni67_324_200_outputreg0_q),
        .in_2(redist66_sync_in_aunroll_vunroll_x_in_c1_eni67_67_199_outputreg0_q),
        .in_3(redist323_sync_in_aunroll_vunroll_x_in_c1_eni67_323_199_outputreg0_q),
        .in_scalarProductPortChainin(redist610_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod273_cnn1888_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod278_cnn1894_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist609_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod278_cnn1894_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,750)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist609_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod278_cnn1894_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod278_cnn1894_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist68_sync_in_aunroll_vunroll_x_in_c1_eni67_69_205_offset(CONSTANT,1179)
    assign redist68_sync_in_aunroll_vunroll_x_in_c1_eni67_69_205_offset_q = 8'b00111000;

    // redist325_sync_in_aunroll_vunroll_x_in_c1_eni67_325_205_rdcnt(ADD,2695)
    assign redist325_sync_in_aunroll_vunroll_x_in_c1_eni67_325_205_rdcnt_a = {1'b0, redist325_sync_in_aunroll_vunroll_x_in_c1_eni67_325_205_wraddr_q};
    assign redist325_sync_in_aunroll_vunroll_x_in_c1_eni67_325_205_rdcnt_b = {1'b0, redist68_sync_in_aunroll_vunroll_x_in_c1_eni67_69_205_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist325_sync_in_aunroll_vunroll_x_in_c1_eni67_325_205_rdcnt_o <= $unsigned(redist325_sync_in_aunroll_vunroll_x_in_c1_eni67_325_205_rdcnt_a) + $unsigned(redist325_sync_in_aunroll_vunroll_x_in_c1_eni67_325_205_rdcnt_b);
        end
    end
    assign redist325_sync_in_aunroll_vunroll_x_in_c1_eni67_325_205_rdcnt_q = redist325_sync_in_aunroll_vunroll_x_in_c1_eni67_325_205_rdcnt_o[8:0];

    // redist325_sync_in_aunroll_vunroll_x_in_c1_eni67_325_205_inputreg0(DELAY,2690)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist325_sync_in_aunroll_vunroll_x_in_c1_eni67_325_205_inputreg0_q <= in_c1_eni67_325;
        end
    end

    // redist325_sync_in_aunroll_vunroll_x_in_c1_eni67_325_205_wraddr(COUNTER,2693)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist325_sync_in_aunroll_vunroll_x_in_c1_eni67_325_205_wraddr_i <= $unsigned(redist325_sync_in_aunroll_vunroll_x_in_c1_eni67_325_205_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist325_sync_in_aunroll_vunroll_x_in_c1_eni67_325_205_wraddr_q = redist325_sync_in_aunroll_vunroll_x_in_c1_eni67_325_205_wraddr_i[7:0];

    // redist325_sync_in_aunroll_vunroll_x_in_c1_eni67_325_205_mem(DUALMEM,2692)
    assign redist325_sync_in_aunroll_vunroll_x_in_c1_eni67_325_205_mem_ia = redist325_sync_in_aunroll_vunroll_x_in_c1_eni67_325_205_inputreg0_q;
    assign redist325_sync_in_aunroll_vunroll_x_in_c1_eni67_325_205_mem_aa = redist325_sync_in_aunroll_vunroll_x_in_c1_eni67_325_205_wraddr_q;
    assign redist325_sync_in_aunroll_vunroll_x_in_c1_eni67_325_205_mem_ab = redist325_sync_in_aunroll_vunroll_x_in_c1_eni67_325_205_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist325_sync_in_aunroll_vunroll_x_in_c1_eni67_325_205_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist325_sync_in_aunroll_vunroll_x_in_c1_eni67_325_205_mem_aa),
        .data_a(redist325_sync_in_aunroll_vunroll_x_in_c1_eni67_325_205_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist325_sync_in_aunroll_vunroll_x_in_c1_eni67_325_205_mem_ab),
        .q_b(redist325_sync_in_aunroll_vunroll_x_in_c1_eni67_325_205_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist325_sync_in_aunroll_vunroll_x_in_c1_eni67_325_205_mem_q = redist325_sync_in_aunroll_vunroll_x_in_c1_eni67_325_205_mem_iq[31:0];

    // redist325_sync_in_aunroll_vunroll_x_in_c1_eni67_325_205_outputreg0(DELAY,2691)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist325_sync_in_aunroll_vunroll_x_in_c1_eni67_325_205_outputreg0_q <= redist325_sync_in_aunroll_vunroll_x_in_c1_eni67_325_205_mem_q;
        end
    end

    // redist68_sync_in_aunroll_vunroll_x_in_c1_eni67_69_205_rdcnt(ADD,1180)
    assign redist68_sync_in_aunroll_vunroll_x_in_c1_eni67_69_205_rdcnt_a = {1'b0, redist68_sync_in_aunroll_vunroll_x_in_c1_eni67_69_205_wraddr_q};
    assign redist68_sync_in_aunroll_vunroll_x_in_c1_eni67_69_205_rdcnt_b = {1'b0, redist68_sync_in_aunroll_vunroll_x_in_c1_eni67_69_205_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist68_sync_in_aunroll_vunroll_x_in_c1_eni67_69_205_rdcnt_o <= $unsigned(redist68_sync_in_aunroll_vunroll_x_in_c1_eni67_69_205_rdcnt_a) + $unsigned(redist68_sync_in_aunroll_vunroll_x_in_c1_eni67_69_205_rdcnt_b);
        end
    end
    assign redist68_sync_in_aunroll_vunroll_x_in_c1_eni67_69_205_rdcnt_q = redist68_sync_in_aunroll_vunroll_x_in_c1_eni67_69_205_rdcnt_o[8:0];

    // redist68_sync_in_aunroll_vunroll_x_in_c1_eni67_69_205_inputreg0(DELAY,1175)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist68_sync_in_aunroll_vunroll_x_in_c1_eni67_69_205_inputreg0_q <= in_c1_eni67_69;
        end
    end

    // redist68_sync_in_aunroll_vunroll_x_in_c1_eni67_69_205_wraddr(COUNTER,1178)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist68_sync_in_aunroll_vunroll_x_in_c1_eni67_69_205_wraddr_i <= $unsigned(redist68_sync_in_aunroll_vunroll_x_in_c1_eni67_69_205_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist68_sync_in_aunroll_vunroll_x_in_c1_eni67_69_205_wraddr_q = redist68_sync_in_aunroll_vunroll_x_in_c1_eni67_69_205_wraddr_i[7:0];

    // redist68_sync_in_aunroll_vunroll_x_in_c1_eni67_69_205_mem(DUALMEM,1177)
    assign redist68_sync_in_aunroll_vunroll_x_in_c1_eni67_69_205_mem_ia = redist68_sync_in_aunroll_vunroll_x_in_c1_eni67_69_205_inputreg0_q;
    assign redist68_sync_in_aunroll_vunroll_x_in_c1_eni67_69_205_mem_aa = redist68_sync_in_aunroll_vunroll_x_in_c1_eni67_69_205_wraddr_q;
    assign redist68_sync_in_aunroll_vunroll_x_in_c1_eni67_69_205_mem_ab = redist68_sync_in_aunroll_vunroll_x_in_c1_eni67_69_205_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist68_sync_in_aunroll_vunroll_x_in_c1_eni67_69_205_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist68_sync_in_aunroll_vunroll_x_in_c1_eni67_69_205_mem_aa),
        .data_a(redist68_sync_in_aunroll_vunroll_x_in_c1_eni67_69_205_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist68_sync_in_aunroll_vunroll_x_in_c1_eni67_69_205_mem_ab),
        .q_b(redist68_sync_in_aunroll_vunroll_x_in_c1_eni67_69_205_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist68_sync_in_aunroll_vunroll_x_in_c1_eni67_69_205_mem_q = redist68_sync_in_aunroll_vunroll_x_in_c1_eni67_69_205_mem_iq[31:0];

    // redist68_sync_in_aunroll_vunroll_x_in_c1_eni67_69_205_outputreg0(DELAY,1176)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist68_sync_in_aunroll_vunroll_x_in_c1_eni67_69_205_outputreg0_q <= redist68_sync_in_aunroll_vunroll_x_in_c1_eni67_69_205_mem_q;
        end
    end

    // redist69_sync_in_aunroll_vunroll_x_in_c1_eni67_70_206_offset(CONSTANT,1185)
    assign redist69_sync_in_aunroll_vunroll_x_in_c1_eni67_70_206_offset_q = 8'b00110111;

    // redist326_sync_in_aunroll_vunroll_x_in_c1_eni67_326_206_rdcnt(ADD,2701)
    assign redist326_sync_in_aunroll_vunroll_x_in_c1_eni67_326_206_rdcnt_a = {1'b0, redist326_sync_in_aunroll_vunroll_x_in_c1_eni67_326_206_wraddr_q};
    assign redist326_sync_in_aunroll_vunroll_x_in_c1_eni67_326_206_rdcnt_b = {1'b0, redist69_sync_in_aunroll_vunroll_x_in_c1_eni67_70_206_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist326_sync_in_aunroll_vunroll_x_in_c1_eni67_326_206_rdcnt_o <= $unsigned(redist326_sync_in_aunroll_vunroll_x_in_c1_eni67_326_206_rdcnt_a) + $unsigned(redist326_sync_in_aunroll_vunroll_x_in_c1_eni67_326_206_rdcnt_b);
        end
    end
    assign redist326_sync_in_aunroll_vunroll_x_in_c1_eni67_326_206_rdcnt_q = redist326_sync_in_aunroll_vunroll_x_in_c1_eni67_326_206_rdcnt_o[8:0];

    // redist326_sync_in_aunroll_vunroll_x_in_c1_eni67_326_206_inputreg0(DELAY,2696)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist326_sync_in_aunroll_vunroll_x_in_c1_eni67_326_206_inputreg0_q <= in_c1_eni67_326;
        end
    end

    // redist326_sync_in_aunroll_vunroll_x_in_c1_eni67_326_206_wraddr(COUNTER,2699)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist326_sync_in_aunroll_vunroll_x_in_c1_eni67_326_206_wraddr_i <= $unsigned(redist326_sync_in_aunroll_vunroll_x_in_c1_eni67_326_206_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist326_sync_in_aunroll_vunroll_x_in_c1_eni67_326_206_wraddr_q = redist326_sync_in_aunroll_vunroll_x_in_c1_eni67_326_206_wraddr_i[7:0];

    // redist326_sync_in_aunroll_vunroll_x_in_c1_eni67_326_206_mem(DUALMEM,2698)
    assign redist326_sync_in_aunroll_vunroll_x_in_c1_eni67_326_206_mem_ia = redist326_sync_in_aunroll_vunroll_x_in_c1_eni67_326_206_inputreg0_q;
    assign redist326_sync_in_aunroll_vunroll_x_in_c1_eni67_326_206_mem_aa = redist326_sync_in_aunroll_vunroll_x_in_c1_eni67_326_206_wraddr_q;
    assign redist326_sync_in_aunroll_vunroll_x_in_c1_eni67_326_206_mem_ab = redist326_sync_in_aunroll_vunroll_x_in_c1_eni67_326_206_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist326_sync_in_aunroll_vunroll_x_in_c1_eni67_326_206_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist326_sync_in_aunroll_vunroll_x_in_c1_eni67_326_206_mem_aa),
        .data_a(redist326_sync_in_aunroll_vunroll_x_in_c1_eni67_326_206_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist326_sync_in_aunroll_vunroll_x_in_c1_eni67_326_206_mem_ab),
        .q_b(redist326_sync_in_aunroll_vunroll_x_in_c1_eni67_326_206_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist326_sync_in_aunroll_vunroll_x_in_c1_eni67_326_206_mem_q = redist326_sync_in_aunroll_vunroll_x_in_c1_eni67_326_206_mem_iq[31:0];

    // redist326_sync_in_aunroll_vunroll_x_in_c1_eni67_326_206_outputreg0(DELAY,2697)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist326_sync_in_aunroll_vunroll_x_in_c1_eni67_326_206_outputreg0_q <= redist326_sync_in_aunroll_vunroll_x_in_c1_eni67_326_206_mem_q;
        end
    end

    // redist69_sync_in_aunroll_vunroll_x_in_c1_eni67_70_206_rdcnt(ADD,1186)
    assign redist69_sync_in_aunroll_vunroll_x_in_c1_eni67_70_206_rdcnt_a = {1'b0, redist69_sync_in_aunroll_vunroll_x_in_c1_eni67_70_206_wraddr_q};
    assign redist69_sync_in_aunroll_vunroll_x_in_c1_eni67_70_206_rdcnt_b = {1'b0, redist69_sync_in_aunroll_vunroll_x_in_c1_eni67_70_206_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist69_sync_in_aunroll_vunroll_x_in_c1_eni67_70_206_rdcnt_o <= $unsigned(redist69_sync_in_aunroll_vunroll_x_in_c1_eni67_70_206_rdcnt_a) + $unsigned(redist69_sync_in_aunroll_vunroll_x_in_c1_eni67_70_206_rdcnt_b);
        end
    end
    assign redist69_sync_in_aunroll_vunroll_x_in_c1_eni67_70_206_rdcnt_q = redist69_sync_in_aunroll_vunroll_x_in_c1_eni67_70_206_rdcnt_o[8:0];

    // redist69_sync_in_aunroll_vunroll_x_in_c1_eni67_70_206_inputreg0(DELAY,1181)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist69_sync_in_aunroll_vunroll_x_in_c1_eni67_70_206_inputreg0_q <= in_c1_eni67_70;
        end
    end

    // redist69_sync_in_aunroll_vunroll_x_in_c1_eni67_70_206_wraddr(COUNTER,1184)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist69_sync_in_aunroll_vunroll_x_in_c1_eni67_70_206_wraddr_i <= $unsigned(redist69_sync_in_aunroll_vunroll_x_in_c1_eni67_70_206_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist69_sync_in_aunroll_vunroll_x_in_c1_eni67_70_206_wraddr_q = redist69_sync_in_aunroll_vunroll_x_in_c1_eni67_70_206_wraddr_i[7:0];

    // redist69_sync_in_aunroll_vunroll_x_in_c1_eni67_70_206_mem(DUALMEM,1183)
    assign redist69_sync_in_aunroll_vunroll_x_in_c1_eni67_70_206_mem_ia = redist69_sync_in_aunroll_vunroll_x_in_c1_eni67_70_206_inputreg0_q;
    assign redist69_sync_in_aunroll_vunroll_x_in_c1_eni67_70_206_mem_aa = redist69_sync_in_aunroll_vunroll_x_in_c1_eni67_70_206_wraddr_q;
    assign redist69_sync_in_aunroll_vunroll_x_in_c1_eni67_70_206_mem_ab = redist69_sync_in_aunroll_vunroll_x_in_c1_eni67_70_206_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist69_sync_in_aunroll_vunroll_x_in_c1_eni67_70_206_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist69_sync_in_aunroll_vunroll_x_in_c1_eni67_70_206_mem_aa),
        .data_a(redist69_sync_in_aunroll_vunroll_x_in_c1_eni67_70_206_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist69_sync_in_aunroll_vunroll_x_in_c1_eni67_70_206_mem_ab),
        .q_b(redist69_sync_in_aunroll_vunroll_x_in_c1_eni67_70_206_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist69_sync_in_aunroll_vunroll_x_in_c1_eni67_70_206_mem_q = redist69_sync_in_aunroll_vunroll_x_in_c1_eni67_70_206_mem_iq[31:0];

    // redist69_sync_in_aunroll_vunroll_x_in_c1_eni67_70_206_outputreg0(DELAY,1182)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist69_sync_in_aunroll_vunroll_x_in_c1_eni67_70_206_outputreg0_q <= redist69_sync_in_aunroll_vunroll_x_in_c1_eni67_70_206_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod283_cnn1901_dspb_native_dot_product_vunroll_x(BLACKBOX,41)@1297
    // in in_0@1298
    // in in_1@1298
    // in in_scalarProductPortChainin@1298
    // out out_primWireOut@1303
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000033Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod283_cnn1901_dspb_native_dot_product_vunroll_x (
        .in_0(redist69_sync_in_aunroll_vunroll_x_in_c1_eni67_70_206_outputreg0_q),
        .in_1(redist326_sync_in_aunroll_vunroll_x_in_c1_eni67_326_206_outputreg0_q),
        .in_2(redist68_sync_in_aunroll_vunroll_x_in_c1_eni67_69_205_outputreg0_q),
        .in_3(redist325_sync_in_aunroll_vunroll_x_in_c1_eni67_325_205_outputreg0_q),
        .in_scalarProductPortChainin(redist609_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod278_cnn1894_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod283_cnn1901_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist608_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod283_cnn1901_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,749)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist608_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod283_cnn1901_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod283_cnn1901_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist70_sync_in_aunroll_vunroll_x_in_c1_eni67_71_211_offset(CONSTANT,1191)
    assign redist70_sync_in_aunroll_vunroll_x_in_c1_eni67_71_211_offset_q = 8'b00110010;

    // redist327_sync_in_aunroll_vunroll_x_in_c1_eni67_327_211_rdcnt(ADD,2707)
    assign redist327_sync_in_aunroll_vunroll_x_in_c1_eni67_327_211_rdcnt_a = {1'b0, redist327_sync_in_aunroll_vunroll_x_in_c1_eni67_327_211_wraddr_q};
    assign redist327_sync_in_aunroll_vunroll_x_in_c1_eni67_327_211_rdcnt_b = {1'b0, redist70_sync_in_aunroll_vunroll_x_in_c1_eni67_71_211_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist327_sync_in_aunroll_vunroll_x_in_c1_eni67_327_211_rdcnt_o <= $unsigned(redist327_sync_in_aunroll_vunroll_x_in_c1_eni67_327_211_rdcnt_a) + $unsigned(redist327_sync_in_aunroll_vunroll_x_in_c1_eni67_327_211_rdcnt_b);
        end
    end
    assign redist327_sync_in_aunroll_vunroll_x_in_c1_eni67_327_211_rdcnt_q = redist327_sync_in_aunroll_vunroll_x_in_c1_eni67_327_211_rdcnt_o[8:0];

    // redist327_sync_in_aunroll_vunroll_x_in_c1_eni67_327_211_inputreg0(DELAY,2702)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist327_sync_in_aunroll_vunroll_x_in_c1_eni67_327_211_inputreg0_q <= in_c1_eni67_327;
        end
    end

    // redist327_sync_in_aunroll_vunroll_x_in_c1_eni67_327_211_wraddr(COUNTER,2705)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist327_sync_in_aunroll_vunroll_x_in_c1_eni67_327_211_wraddr_i <= $unsigned(redist327_sync_in_aunroll_vunroll_x_in_c1_eni67_327_211_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist327_sync_in_aunroll_vunroll_x_in_c1_eni67_327_211_wraddr_q = redist327_sync_in_aunroll_vunroll_x_in_c1_eni67_327_211_wraddr_i[7:0];

    // redist327_sync_in_aunroll_vunroll_x_in_c1_eni67_327_211_mem(DUALMEM,2704)
    assign redist327_sync_in_aunroll_vunroll_x_in_c1_eni67_327_211_mem_ia = redist327_sync_in_aunroll_vunroll_x_in_c1_eni67_327_211_inputreg0_q;
    assign redist327_sync_in_aunroll_vunroll_x_in_c1_eni67_327_211_mem_aa = redist327_sync_in_aunroll_vunroll_x_in_c1_eni67_327_211_wraddr_q;
    assign redist327_sync_in_aunroll_vunroll_x_in_c1_eni67_327_211_mem_ab = redist327_sync_in_aunroll_vunroll_x_in_c1_eni67_327_211_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist327_sync_in_aunroll_vunroll_x_in_c1_eni67_327_211_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist327_sync_in_aunroll_vunroll_x_in_c1_eni67_327_211_mem_aa),
        .data_a(redist327_sync_in_aunroll_vunroll_x_in_c1_eni67_327_211_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist327_sync_in_aunroll_vunroll_x_in_c1_eni67_327_211_mem_ab),
        .q_b(redist327_sync_in_aunroll_vunroll_x_in_c1_eni67_327_211_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist327_sync_in_aunroll_vunroll_x_in_c1_eni67_327_211_mem_q = redist327_sync_in_aunroll_vunroll_x_in_c1_eni67_327_211_mem_iq[31:0];

    // redist327_sync_in_aunroll_vunroll_x_in_c1_eni67_327_211_outputreg0(DELAY,2703)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist327_sync_in_aunroll_vunroll_x_in_c1_eni67_327_211_outputreg0_q <= redist327_sync_in_aunroll_vunroll_x_in_c1_eni67_327_211_mem_q;
        end
    end

    // redist70_sync_in_aunroll_vunroll_x_in_c1_eni67_71_211_rdcnt(ADD,1192)
    assign redist70_sync_in_aunroll_vunroll_x_in_c1_eni67_71_211_rdcnt_a = {1'b0, redist70_sync_in_aunroll_vunroll_x_in_c1_eni67_71_211_wraddr_q};
    assign redist70_sync_in_aunroll_vunroll_x_in_c1_eni67_71_211_rdcnt_b = {1'b0, redist70_sync_in_aunroll_vunroll_x_in_c1_eni67_71_211_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist70_sync_in_aunroll_vunroll_x_in_c1_eni67_71_211_rdcnt_o <= $unsigned(redist70_sync_in_aunroll_vunroll_x_in_c1_eni67_71_211_rdcnt_a) + $unsigned(redist70_sync_in_aunroll_vunroll_x_in_c1_eni67_71_211_rdcnt_b);
        end
    end
    assign redist70_sync_in_aunroll_vunroll_x_in_c1_eni67_71_211_rdcnt_q = redist70_sync_in_aunroll_vunroll_x_in_c1_eni67_71_211_rdcnt_o[8:0];

    // redist70_sync_in_aunroll_vunroll_x_in_c1_eni67_71_211_inputreg0(DELAY,1187)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist70_sync_in_aunroll_vunroll_x_in_c1_eni67_71_211_inputreg0_q <= in_c1_eni67_71;
        end
    end

    // redist70_sync_in_aunroll_vunroll_x_in_c1_eni67_71_211_wraddr(COUNTER,1190)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist70_sync_in_aunroll_vunroll_x_in_c1_eni67_71_211_wraddr_i <= $unsigned(redist70_sync_in_aunroll_vunroll_x_in_c1_eni67_71_211_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist70_sync_in_aunroll_vunroll_x_in_c1_eni67_71_211_wraddr_q = redist70_sync_in_aunroll_vunroll_x_in_c1_eni67_71_211_wraddr_i[7:0];

    // redist70_sync_in_aunroll_vunroll_x_in_c1_eni67_71_211_mem(DUALMEM,1189)
    assign redist70_sync_in_aunroll_vunroll_x_in_c1_eni67_71_211_mem_ia = redist70_sync_in_aunroll_vunroll_x_in_c1_eni67_71_211_inputreg0_q;
    assign redist70_sync_in_aunroll_vunroll_x_in_c1_eni67_71_211_mem_aa = redist70_sync_in_aunroll_vunroll_x_in_c1_eni67_71_211_wraddr_q;
    assign redist70_sync_in_aunroll_vunroll_x_in_c1_eni67_71_211_mem_ab = redist70_sync_in_aunroll_vunroll_x_in_c1_eni67_71_211_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist70_sync_in_aunroll_vunroll_x_in_c1_eni67_71_211_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist70_sync_in_aunroll_vunroll_x_in_c1_eni67_71_211_mem_aa),
        .data_a(redist70_sync_in_aunroll_vunroll_x_in_c1_eni67_71_211_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist70_sync_in_aunroll_vunroll_x_in_c1_eni67_71_211_mem_ab),
        .q_b(redist70_sync_in_aunroll_vunroll_x_in_c1_eni67_71_211_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist70_sync_in_aunroll_vunroll_x_in_c1_eni67_71_211_mem_q = redist70_sync_in_aunroll_vunroll_x_in_c1_eni67_71_211_mem_iq[31:0];

    // redist70_sync_in_aunroll_vunroll_x_in_c1_eni67_71_211_outputreg0(DELAY,1188)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist70_sync_in_aunroll_vunroll_x_in_c1_eni67_71_211_outputreg0_q <= redist70_sync_in_aunroll_vunroll_x_in_c1_eni67_71_211_mem_q;
        end
    end

    // redist71_sync_in_aunroll_vunroll_x_in_c1_eni67_72_212_offset(CONSTANT,1197)
    assign redist71_sync_in_aunroll_vunroll_x_in_c1_eni67_72_212_offset_q = 8'b00110001;

    // redist328_sync_in_aunroll_vunroll_x_in_c1_eni67_328_212_rdcnt(ADD,2713)
    assign redist328_sync_in_aunroll_vunroll_x_in_c1_eni67_328_212_rdcnt_a = {1'b0, redist328_sync_in_aunroll_vunroll_x_in_c1_eni67_328_212_wraddr_q};
    assign redist328_sync_in_aunroll_vunroll_x_in_c1_eni67_328_212_rdcnt_b = {1'b0, redist71_sync_in_aunroll_vunroll_x_in_c1_eni67_72_212_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist328_sync_in_aunroll_vunroll_x_in_c1_eni67_328_212_rdcnt_o <= $unsigned(redist328_sync_in_aunroll_vunroll_x_in_c1_eni67_328_212_rdcnt_a) + $unsigned(redist328_sync_in_aunroll_vunroll_x_in_c1_eni67_328_212_rdcnt_b);
        end
    end
    assign redist328_sync_in_aunroll_vunroll_x_in_c1_eni67_328_212_rdcnt_q = redist328_sync_in_aunroll_vunroll_x_in_c1_eni67_328_212_rdcnt_o[8:0];

    // redist328_sync_in_aunroll_vunroll_x_in_c1_eni67_328_212_inputreg0(DELAY,2708)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist328_sync_in_aunroll_vunroll_x_in_c1_eni67_328_212_inputreg0_q <= in_c1_eni67_328;
        end
    end

    // redist328_sync_in_aunroll_vunroll_x_in_c1_eni67_328_212_wraddr(COUNTER,2711)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist328_sync_in_aunroll_vunroll_x_in_c1_eni67_328_212_wraddr_i <= $unsigned(redist328_sync_in_aunroll_vunroll_x_in_c1_eni67_328_212_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist328_sync_in_aunroll_vunroll_x_in_c1_eni67_328_212_wraddr_q = redist328_sync_in_aunroll_vunroll_x_in_c1_eni67_328_212_wraddr_i[7:0];

    // redist328_sync_in_aunroll_vunroll_x_in_c1_eni67_328_212_mem(DUALMEM,2710)
    assign redist328_sync_in_aunroll_vunroll_x_in_c1_eni67_328_212_mem_ia = redist328_sync_in_aunroll_vunroll_x_in_c1_eni67_328_212_inputreg0_q;
    assign redist328_sync_in_aunroll_vunroll_x_in_c1_eni67_328_212_mem_aa = redist328_sync_in_aunroll_vunroll_x_in_c1_eni67_328_212_wraddr_q;
    assign redist328_sync_in_aunroll_vunroll_x_in_c1_eni67_328_212_mem_ab = redist328_sync_in_aunroll_vunroll_x_in_c1_eni67_328_212_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist328_sync_in_aunroll_vunroll_x_in_c1_eni67_328_212_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist328_sync_in_aunroll_vunroll_x_in_c1_eni67_328_212_mem_aa),
        .data_a(redist328_sync_in_aunroll_vunroll_x_in_c1_eni67_328_212_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist328_sync_in_aunroll_vunroll_x_in_c1_eni67_328_212_mem_ab),
        .q_b(redist328_sync_in_aunroll_vunroll_x_in_c1_eni67_328_212_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist328_sync_in_aunroll_vunroll_x_in_c1_eni67_328_212_mem_q = redist328_sync_in_aunroll_vunroll_x_in_c1_eni67_328_212_mem_iq[31:0];

    // redist328_sync_in_aunroll_vunroll_x_in_c1_eni67_328_212_outputreg0(DELAY,2709)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist328_sync_in_aunroll_vunroll_x_in_c1_eni67_328_212_outputreg0_q <= redist328_sync_in_aunroll_vunroll_x_in_c1_eni67_328_212_mem_q;
        end
    end

    // redist71_sync_in_aunroll_vunroll_x_in_c1_eni67_72_212_rdcnt(ADD,1198)
    assign redist71_sync_in_aunroll_vunroll_x_in_c1_eni67_72_212_rdcnt_a = {1'b0, redist71_sync_in_aunroll_vunroll_x_in_c1_eni67_72_212_wraddr_q};
    assign redist71_sync_in_aunroll_vunroll_x_in_c1_eni67_72_212_rdcnt_b = {1'b0, redist71_sync_in_aunroll_vunroll_x_in_c1_eni67_72_212_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist71_sync_in_aunroll_vunroll_x_in_c1_eni67_72_212_rdcnt_o <= $unsigned(redist71_sync_in_aunroll_vunroll_x_in_c1_eni67_72_212_rdcnt_a) + $unsigned(redist71_sync_in_aunroll_vunroll_x_in_c1_eni67_72_212_rdcnt_b);
        end
    end
    assign redist71_sync_in_aunroll_vunroll_x_in_c1_eni67_72_212_rdcnt_q = redist71_sync_in_aunroll_vunroll_x_in_c1_eni67_72_212_rdcnt_o[8:0];

    // redist71_sync_in_aunroll_vunroll_x_in_c1_eni67_72_212_inputreg0(DELAY,1193)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist71_sync_in_aunroll_vunroll_x_in_c1_eni67_72_212_inputreg0_q <= in_c1_eni67_72;
        end
    end

    // redist71_sync_in_aunroll_vunroll_x_in_c1_eni67_72_212_wraddr(COUNTER,1196)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist71_sync_in_aunroll_vunroll_x_in_c1_eni67_72_212_wraddr_i <= $unsigned(redist71_sync_in_aunroll_vunroll_x_in_c1_eni67_72_212_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist71_sync_in_aunroll_vunroll_x_in_c1_eni67_72_212_wraddr_q = redist71_sync_in_aunroll_vunroll_x_in_c1_eni67_72_212_wraddr_i[7:0];

    // redist71_sync_in_aunroll_vunroll_x_in_c1_eni67_72_212_mem(DUALMEM,1195)
    assign redist71_sync_in_aunroll_vunroll_x_in_c1_eni67_72_212_mem_ia = redist71_sync_in_aunroll_vunroll_x_in_c1_eni67_72_212_inputreg0_q;
    assign redist71_sync_in_aunroll_vunroll_x_in_c1_eni67_72_212_mem_aa = redist71_sync_in_aunroll_vunroll_x_in_c1_eni67_72_212_wraddr_q;
    assign redist71_sync_in_aunroll_vunroll_x_in_c1_eni67_72_212_mem_ab = redist71_sync_in_aunroll_vunroll_x_in_c1_eni67_72_212_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist71_sync_in_aunroll_vunroll_x_in_c1_eni67_72_212_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist71_sync_in_aunroll_vunroll_x_in_c1_eni67_72_212_mem_aa),
        .data_a(redist71_sync_in_aunroll_vunroll_x_in_c1_eni67_72_212_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist71_sync_in_aunroll_vunroll_x_in_c1_eni67_72_212_mem_ab),
        .q_b(redist71_sync_in_aunroll_vunroll_x_in_c1_eni67_72_212_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist71_sync_in_aunroll_vunroll_x_in_c1_eni67_72_212_mem_q = redist71_sync_in_aunroll_vunroll_x_in_c1_eni67_72_212_mem_iq[31:0];

    // redist71_sync_in_aunroll_vunroll_x_in_c1_eni67_72_212_outputreg0(DELAY,1194)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist71_sync_in_aunroll_vunroll_x_in_c1_eni67_72_212_outputreg0_q <= redist71_sync_in_aunroll_vunroll_x_in_c1_eni67_72_212_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod288_cnn1907_dspb_native_dot_product_vunroll_x(BLACKBOX,42)@1303
    // in in_0@1304
    // in in_1@1304
    // in in_scalarProductPortChainin@1304
    // out out_primWireOut@1309
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000034Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod288_cnn1907_dspb_native_dot_product_vunroll_x (
        .in_0(redist71_sync_in_aunroll_vunroll_x_in_c1_eni67_72_212_outputreg0_q),
        .in_1(redist328_sync_in_aunroll_vunroll_x_in_c1_eni67_328_212_outputreg0_q),
        .in_2(redist70_sync_in_aunroll_vunroll_x_in_c1_eni67_71_211_outputreg0_q),
        .in_3(redist327_sync_in_aunroll_vunroll_x_in_c1_eni67_327_211_outputreg0_q),
        .in_scalarProductPortChainin(redist608_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod283_cnn1901_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod288_cnn1907_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist607_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod288_cnn1907_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,748)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist607_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod288_cnn1907_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod288_cnn1907_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist72_sync_in_aunroll_vunroll_x_in_c1_eni67_73_217_offset(CONSTANT,1203)
    assign redist72_sync_in_aunroll_vunroll_x_in_c1_eni67_73_217_offset_q = 8'b00101100;

    // redist329_sync_in_aunroll_vunroll_x_in_c1_eni67_329_217_rdcnt(ADD,2719)
    assign redist329_sync_in_aunroll_vunroll_x_in_c1_eni67_329_217_rdcnt_a = {1'b0, redist329_sync_in_aunroll_vunroll_x_in_c1_eni67_329_217_wraddr_q};
    assign redist329_sync_in_aunroll_vunroll_x_in_c1_eni67_329_217_rdcnt_b = {1'b0, redist72_sync_in_aunroll_vunroll_x_in_c1_eni67_73_217_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist329_sync_in_aunroll_vunroll_x_in_c1_eni67_329_217_rdcnt_o <= $unsigned(redist329_sync_in_aunroll_vunroll_x_in_c1_eni67_329_217_rdcnt_a) + $unsigned(redist329_sync_in_aunroll_vunroll_x_in_c1_eni67_329_217_rdcnt_b);
        end
    end
    assign redist329_sync_in_aunroll_vunroll_x_in_c1_eni67_329_217_rdcnt_q = redist329_sync_in_aunroll_vunroll_x_in_c1_eni67_329_217_rdcnt_o[8:0];

    // redist329_sync_in_aunroll_vunroll_x_in_c1_eni67_329_217_inputreg0(DELAY,2714)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist329_sync_in_aunroll_vunroll_x_in_c1_eni67_329_217_inputreg0_q <= in_c1_eni67_329;
        end
    end

    // redist329_sync_in_aunroll_vunroll_x_in_c1_eni67_329_217_wraddr(COUNTER,2717)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist329_sync_in_aunroll_vunroll_x_in_c1_eni67_329_217_wraddr_i <= $unsigned(redist329_sync_in_aunroll_vunroll_x_in_c1_eni67_329_217_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist329_sync_in_aunroll_vunroll_x_in_c1_eni67_329_217_wraddr_q = redist329_sync_in_aunroll_vunroll_x_in_c1_eni67_329_217_wraddr_i[7:0];

    // redist329_sync_in_aunroll_vunroll_x_in_c1_eni67_329_217_mem(DUALMEM,2716)
    assign redist329_sync_in_aunroll_vunroll_x_in_c1_eni67_329_217_mem_ia = redist329_sync_in_aunroll_vunroll_x_in_c1_eni67_329_217_inputreg0_q;
    assign redist329_sync_in_aunroll_vunroll_x_in_c1_eni67_329_217_mem_aa = redist329_sync_in_aunroll_vunroll_x_in_c1_eni67_329_217_wraddr_q;
    assign redist329_sync_in_aunroll_vunroll_x_in_c1_eni67_329_217_mem_ab = redist329_sync_in_aunroll_vunroll_x_in_c1_eni67_329_217_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist329_sync_in_aunroll_vunroll_x_in_c1_eni67_329_217_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist329_sync_in_aunroll_vunroll_x_in_c1_eni67_329_217_mem_aa),
        .data_a(redist329_sync_in_aunroll_vunroll_x_in_c1_eni67_329_217_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist329_sync_in_aunroll_vunroll_x_in_c1_eni67_329_217_mem_ab),
        .q_b(redist329_sync_in_aunroll_vunroll_x_in_c1_eni67_329_217_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist329_sync_in_aunroll_vunroll_x_in_c1_eni67_329_217_mem_q = redist329_sync_in_aunroll_vunroll_x_in_c1_eni67_329_217_mem_iq[31:0];

    // redist329_sync_in_aunroll_vunroll_x_in_c1_eni67_329_217_outputreg0(DELAY,2715)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist329_sync_in_aunroll_vunroll_x_in_c1_eni67_329_217_outputreg0_q <= redist329_sync_in_aunroll_vunroll_x_in_c1_eni67_329_217_mem_q;
        end
    end

    // redist72_sync_in_aunroll_vunroll_x_in_c1_eni67_73_217_rdcnt(ADD,1204)
    assign redist72_sync_in_aunroll_vunroll_x_in_c1_eni67_73_217_rdcnt_a = {1'b0, redist72_sync_in_aunroll_vunroll_x_in_c1_eni67_73_217_wraddr_q};
    assign redist72_sync_in_aunroll_vunroll_x_in_c1_eni67_73_217_rdcnt_b = {1'b0, redist72_sync_in_aunroll_vunroll_x_in_c1_eni67_73_217_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist72_sync_in_aunroll_vunroll_x_in_c1_eni67_73_217_rdcnt_o <= $unsigned(redist72_sync_in_aunroll_vunroll_x_in_c1_eni67_73_217_rdcnt_a) + $unsigned(redist72_sync_in_aunroll_vunroll_x_in_c1_eni67_73_217_rdcnt_b);
        end
    end
    assign redist72_sync_in_aunroll_vunroll_x_in_c1_eni67_73_217_rdcnt_q = redist72_sync_in_aunroll_vunroll_x_in_c1_eni67_73_217_rdcnt_o[8:0];

    // redist72_sync_in_aunroll_vunroll_x_in_c1_eni67_73_217_inputreg0(DELAY,1199)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist72_sync_in_aunroll_vunroll_x_in_c1_eni67_73_217_inputreg0_q <= in_c1_eni67_73;
        end
    end

    // redist72_sync_in_aunroll_vunroll_x_in_c1_eni67_73_217_wraddr(COUNTER,1202)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist72_sync_in_aunroll_vunroll_x_in_c1_eni67_73_217_wraddr_i <= $unsigned(redist72_sync_in_aunroll_vunroll_x_in_c1_eni67_73_217_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist72_sync_in_aunroll_vunroll_x_in_c1_eni67_73_217_wraddr_q = redist72_sync_in_aunroll_vunroll_x_in_c1_eni67_73_217_wraddr_i[7:0];

    // redist72_sync_in_aunroll_vunroll_x_in_c1_eni67_73_217_mem(DUALMEM,1201)
    assign redist72_sync_in_aunroll_vunroll_x_in_c1_eni67_73_217_mem_ia = redist72_sync_in_aunroll_vunroll_x_in_c1_eni67_73_217_inputreg0_q;
    assign redist72_sync_in_aunroll_vunroll_x_in_c1_eni67_73_217_mem_aa = redist72_sync_in_aunroll_vunroll_x_in_c1_eni67_73_217_wraddr_q;
    assign redist72_sync_in_aunroll_vunroll_x_in_c1_eni67_73_217_mem_ab = redist72_sync_in_aunroll_vunroll_x_in_c1_eni67_73_217_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist72_sync_in_aunroll_vunroll_x_in_c1_eni67_73_217_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist72_sync_in_aunroll_vunroll_x_in_c1_eni67_73_217_mem_aa),
        .data_a(redist72_sync_in_aunroll_vunroll_x_in_c1_eni67_73_217_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist72_sync_in_aunroll_vunroll_x_in_c1_eni67_73_217_mem_ab),
        .q_b(redist72_sync_in_aunroll_vunroll_x_in_c1_eni67_73_217_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist72_sync_in_aunroll_vunroll_x_in_c1_eni67_73_217_mem_q = redist72_sync_in_aunroll_vunroll_x_in_c1_eni67_73_217_mem_iq[31:0];

    // redist72_sync_in_aunroll_vunroll_x_in_c1_eni67_73_217_outputreg0(DELAY,1200)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist72_sync_in_aunroll_vunroll_x_in_c1_eni67_73_217_outputreg0_q <= redist72_sync_in_aunroll_vunroll_x_in_c1_eni67_73_217_mem_q;
        end
    end

    // redist73_sync_in_aunroll_vunroll_x_in_c1_eni67_74_218_offset(CONSTANT,1209)
    assign redist73_sync_in_aunroll_vunroll_x_in_c1_eni67_74_218_offset_q = 8'b00101011;

    // redist330_sync_in_aunroll_vunroll_x_in_c1_eni67_330_218_rdcnt(ADD,2725)
    assign redist330_sync_in_aunroll_vunroll_x_in_c1_eni67_330_218_rdcnt_a = {1'b0, redist330_sync_in_aunroll_vunroll_x_in_c1_eni67_330_218_wraddr_q};
    assign redist330_sync_in_aunroll_vunroll_x_in_c1_eni67_330_218_rdcnt_b = {1'b0, redist73_sync_in_aunroll_vunroll_x_in_c1_eni67_74_218_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist330_sync_in_aunroll_vunroll_x_in_c1_eni67_330_218_rdcnt_o <= $unsigned(redist330_sync_in_aunroll_vunroll_x_in_c1_eni67_330_218_rdcnt_a) + $unsigned(redist330_sync_in_aunroll_vunroll_x_in_c1_eni67_330_218_rdcnt_b);
        end
    end
    assign redist330_sync_in_aunroll_vunroll_x_in_c1_eni67_330_218_rdcnt_q = redist330_sync_in_aunroll_vunroll_x_in_c1_eni67_330_218_rdcnt_o[8:0];

    // redist330_sync_in_aunroll_vunroll_x_in_c1_eni67_330_218_inputreg0(DELAY,2720)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist330_sync_in_aunroll_vunroll_x_in_c1_eni67_330_218_inputreg0_q <= in_c1_eni67_330;
        end
    end

    // redist330_sync_in_aunroll_vunroll_x_in_c1_eni67_330_218_wraddr(COUNTER,2723)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist330_sync_in_aunroll_vunroll_x_in_c1_eni67_330_218_wraddr_i <= $unsigned(redist330_sync_in_aunroll_vunroll_x_in_c1_eni67_330_218_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist330_sync_in_aunroll_vunroll_x_in_c1_eni67_330_218_wraddr_q = redist330_sync_in_aunroll_vunroll_x_in_c1_eni67_330_218_wraddr_i[7:0];

    // redist330_sync_in_aunroll_vunroll_x_in_c1_eni67_330_218_mem(DUALMEM,2722)
    assign redist330_sync_in_aunroll_vunroll_x_in_c1_eni67_330_218_mem_ia = redist330_sync_in_aunroll_vunroll_x_in_c1_eni67_330_218_inputreg0_q;
    assign redist330_sync_in_aunroll_vunroll_x_in_c1_eni67_330_218_mem_aa = redist330_sync_in_aunroll_vunroll_x_in_c1_eni67_330_218_wraddr_q;
    assign redist330_sync_in_aunroll_vunroll_x_in_c1_eni67_330_218_mem_ab = redist330_sync_in_aunroll_vunroll_x_in_c1_eni67_330_218_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist330_sync_in_aunroll_vunroll_x_in_c1_eni67_330_218_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist330_sync_in_aunroll_vunroll_x_in_c1_eni67_330_218_mem_aa),
        .data_a(redist330_sync_in_aunroll_vunroll_x_in_c1_eni67_330_218_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist330_sync_in_aunroll_vunroll_x_in_c1_eni67_330_218_mem_ab),
        .q_b(redist330_sync_in_aunroll_vunroll_x_in_c1_eni67_330_218_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist330_sync_in_aunroll_vunroll_x_in_c1_eni67_330_218_mem_q = redist330_sync_in_aunroll_vunroll_x_in_c1_eni67_330_218_mem_iq[31:0];

    // redist330_sync_in_aunroll_vunroll_x_in_c1_eni67_330_218_outputreg0(DELAY,2721)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist330_sync_in_aunroll_vunroll_x_in_c1_eni67_330_218_outputreg0_q <= redist330_sync_in_aunroll_vunroll_x_in_c1_eni67_330_218_mem_q;
        end
    end

    // redist73_sync_in_aunroll_vunroll_x_in_c1_eni67_74_218_rdcnt(ADD,1210)
    assign redist73_sync_in_aunroll_vunroll_x_in_c1_eni67_74_218_rdcnt_a = {1'b0, redist73_sync_in_aunroll_vunroll_x_in_c1_eni67_74_218_wraddr_q};
    assign redist73_sync_in_aunroll_vunroll_x_in_c1_eni67_74_218_rdcnt_b = {1'b0, redist73_sync_in_aunroll_vunroll_x_in_c1_eni67_74_218_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist73_sync_in_aunroll_vunroll_x_in_c1_eni67_74_218_rdcnt_o <= $unsigned(redist73_sync_in_aunroll_vunroll_x_in_c1_eni67_74_218_rdcnt_a) + $unsigned(redist73_sync_in_aunroll_vunroll_x_in_c1_eni67_74_218_rdcnt_b);
        end
    end
    assign redist73_sync_in_aunroll_vunroll_x_in_c1_eni67_74_218_rdcnt_q = redist73_sync_in_aunroll_vunroll_x_in_c1_eni67_74_218_rdcnt_o[8:0];

    // redist73_sync_in_aunroll_vunroll_x_in_c1_eni67_74_218_inputreg0(DELAY,1205)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist73_sync_in_aunroll_vunroll_x_in_c1_eni67_74_218_inputreg0_q <= in_c1_eni67_74;
        end
    end

    // redist73_sync_in_aunroll_vunroll_x_in_c1_eni67_74_218_wraddr(COUNTER,1208)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist73_sync_in_aunroll_vunroll_x_in_c1_eni67_74_218_wraddr_i <= $unsigned(redist73_sync_in_aunroll_vunroll_x_in_c1_eni67_74_218_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist73_sync_in_aunroll_vunroll_x_in_c1_eni67_74_218_wraddr_q = redist73_sync_in_aunroll_vunroll_x_in_c1_eni67_74_218_wraddr_i[7:0];

    // redist73_sync_in_aunroll_vunroll_x_in_c1_eni67_74_218_mem(DUALMEM,1207)
    assign redist73_sync_in_aunroll_vunroll_x_in_c1_eni67_74_218_mem_ia = redist73_sync_in_aunroll_vunroll_x_in_c1_eni67_74_218_inputreg0_q;
    assign redist73_sync_in_aunroll_vunroll_x_in_c1_eni67_74_218_mem_aa = redist73_sync_in_aunroll_vunroll_x_in_c1_eni67_74_218_wraddr_q;
    assign redist73_sync_in_aunroll_vunroll_x_in_c1_eni67_74_218_mem_ab = redist73_sync_in_aunroll_vunroll_x_in_c1_eni67_74_218_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist73_sync_in_aunroll_vunroll_x_in_c1_eni67_74_218_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist73_sync_in_aunroll_vunroll_x_in_c1_eni67_74_218_mem_aa),
        .data_a(redist73_sync_in_aunroll_vunroll_x_in_c1_eni67_74_218_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist73_sync_in_aunroll_vunroll_x_in_c1_eni67_74_218_mem_ab),
        .q_b(redist73_sync_in_aunroll_vunroll_x_in_c1_eni67_74_218_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist73_sync_in_aunroll_vunroll_x_in_c1_eni67_74_218_mem_q = redist73_sync_in_aunroll_vunroll_x_in_c1_eni67_74_218_mem_iq[31:0];

    // redist73_sync_in_aunroll_vunroll_x_in_c1_eni67_74_218_outputreg0(DELAY,1206)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist73_sync_in_aunroll_vunroll_x_in_c1_eni67_74_218_outputreg0_q <= redist73_sync_in_aunroll_vunroll_x_in_c1_eni67_74_218_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod293_cnn1914_dspb_native_dot_product_vunroll_x(BLACKBOX,43)@1309
    // in in_0@1310
    // in in_1@1310
    // in in_scalarProductPortChainin@1310
    // out out_primWireOut@1315
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000035Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod293_cnn1914_dspb_native_dot_product_vunroll_x (
        .in_0(redist73_sync_in_aunroll_vunroll_x_in_c1_eni67_74_218_outputreg0_q),
        .in_1(redist330_sync_in_aunroll_vunroll_x_in_c1_eni67_330_218_outputreg0_q),
        .in_2(redist72_sync_in_aunroll_vunroll_x_in_c1_eni67_73_217_outputreg0_q),
        .in_3(redist329_sync_in_aunroll_vunroll_x_in_c1_eni67_329_217_outputreg0_q),
        .in_scalarProductPortChainin(redist607_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod288_cnn1907_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod293_cnn1914_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist606_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod293_cnn1914_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,747)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist606_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod293_cnn1914_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod293_cnn1914_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist74_sync_in_aunroll_vunroll_x_in_c1_eni67_75_223_offset(CONSTANT,1215)
    assign redist74_sync_in_aunroll_vunroll_x_in_c1_eni67_75_223_offset_q = 8'b00100110;

    // redist331_sync_in_aunroll_vunroll_x_in_c1_eni67_331_223_rdcnt(ADD,2731)
    assign redist331_sync_in_aunroll_vunroll_x_in_c1_eni67_331_223_rdcnt_a = {1'b0, redist331_sync_in_aunroll_vunroll_x_in_c1_eni67_331_223_wraddr_q};
    assign redist331_sync_in_aunroll_vunroll_x_in_c1_eni67_331_223_rdcnt_b = {1'b0, redist74_sync_in_aunroll_vunroll_x_in_c1_eni67_75_223_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist331_sync_in_aunroll_vunroll_x_in_c1_eni67_331_223_rdcnt_o <= $unsigned(redist331_sync_in_aunroll_vunroll_x_in_c1_eni67_331_223_rdcnt_a) + $unsigned(redist331_sync_in_aunroll_vunroll_x_in_c1_eni67_331_223_rdcnt_b);
        end
    end
    assign redist331_sync_in_aunroll_vunroll_x_in_c1_eni67_331_223_rdcnt_q = redist331_sync_in_aunroll_vunroll_x_in_c1_eni67_331_223_rdcnt_o[8:0];

    // redist331_sync_in_aunroll_vunroll_x_in_c1_eni67_331_223_inputreg0(DELAY,2726)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist331_sync_in_aunroll_vunroll_x_in_c1_eni67_331_223_inputreg0_q <= in_c1_eni67_331;
        end
    end

    // redist331_sync_in_aunroll_vunroll_x_in_c1_eni67_331_223_wraddr(COUNTER,2729)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist331_sync_in_aunroll_vunroll_x_in_c1_eni67_331_223_wraddr_i <= $unsigned(redist331_sync_in_aunroll_vunroll_x_in_c1_eni67_331_223_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist331_sync_in_aunroll_vunroll_x_in_c1_eni67_331_223_wraddr_q = redist331_sync_in_aunroll_vunroll_x_in_c1_eni67_331_223_wraddr_i[7:0];

    // redist331_sync_in_aunroll_vunroll_x_in_c1_eni67_331_223_mem(DUALMEM,2728)
    assign redist331_sync_in_aunroll_vunroll_x_in_c1_eni67_331_223_mem_ia = redist331_sync_in_aunroll_vunroll_x_in_c1_eni67_331_223_inputreg0_q;
    assign redist331_sync_in_aunroll_vunroll_x_in_c1_eni67_331_223_mem_aa = redist331_sync_in_aunroll_vunroll_x_in_c1_eni67_331_223_wraddr_q;
    assign redist331_sync_in_aunroll_vunroll_x_in_c1_eni67_331_223_mem_ab = redist331_sync_in_aunroll_vunroll_x_in_c1_eni67_331_223_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist331_sync_in_aunroll_vunroll_x_in_c1_eni67_331_223_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist331_sync_in_aunroll_vunroll_x_in_c1_eni67_331_223_mem_aa),
        .data_a(redist331_sync_in_aunroll_vunroll_x_in_c1_eni67_331_223_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist331_sync_in_aunroll_vunroll_x_in_c1_eni67_331_223_mem_ab),
        .q_b(redist331_sync_in_aunroll_vunroll_x_in_c1_eni67_331_223_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist331_sync_in_aunroll_vunroll_x_in_c1_eni67_331_223_mem_q = redist331_sync_in_aunroll_vunroll_x_in_c1_eni67_331_223_mem_iq[31:0];

    // redist331_sync_in_aunroll_vunroll_x_in_c1_eni67_331_223_outputreg0(DELAY,2727)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist331_sync_in_aunroll_vunroll_x_in_c1_eni67_331_223_outputreg0_q <= redist331_sync_in_aunroll_vunroll_x_in_c1_eni67_331_223_mem_q;
        end
    end

    // redist74_sync_in_aunroll_vunroll_x_in_c1_eni67_75_223_rdcnt(ADD,1216)
    assign redist74_sync_in_aunroll_vunroll_x_in_c1_eni67_75_223_rdcnt_a = {1'b0, redist74_sync_in_aunroll_vunroll_x_in_c1_eni67_75_223_wraddr_q};
    assign redist74_sync_in_aunroll_vunroll_x_in_c1_eni67_75_223_rdcnt_b = {1'b0, redist74_sync_in_aunroll_vunroll_x_in_c1_eni67_75_223_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist74_sync_in_aunroll_vunroll_x_in_c1_eni67_75_223_rdcnt_o <= $unsigned(redist74_sync_in_aunroll_vunroll_x_in_c1_eni67_75_223_rdcnt_a) + $unsigned(redist74_sync_in_aunroll_vunroll_x_in_c1_eni67_75_223_rdcnt_b);
        end
    end
    assign redist74_sync_in_aunroll_vunroll_x_in_c1_eni67_75_223_rdcnt_q = redist74_sync_in_aunroll_vunroll_x_in_c1_eni67_75_223_rdcnt_o[8:0];

    // redist74_sync_in_aunroll_vunroll_x_in_c1_eni67_75_223_inputreg0(DELAY,1211)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist74_sync_in_aunroll_vunroll_x_in_c1_eni67_75_223_inputreg0_q <= in_c1_eni67_75;
        end
    end

    // redist74_sync_in_aunroll_vunroll_x_in_c1_eni67_75_223_wraddr(COUNTER,1214)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist74_sync_in_aunroll_vunroll_x_in_c1_eni67_75_223_wraddr_i <= $unsigned(redist74_sync_in_aunroll_vunroll_x_in_c1_eni67_75_223_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist74_sync_in_aunroll_vunroll_x_in_c1_eni67_75_223_wraddr_q = redist74_sync_in_aunroll_vunroll_x_in_c1_eni67_75_223_wraddr_i[7:0];

    // redist74_sync_in_aunroll_vunroll_x_in_c1_eni67_75_223_mem(DUALMEM,1213)
    assign redist74_sync_in_aunroll_vunroll_x_in_c1_eni67_75_223_mem_ia = redist74_sync_in_aunroll_vunroll_x_in_c1_eni67_75_223_inputreg0_q;
    assign redist74_sync_in_aunroll_vunroll_x_in_c1_eni67_75_223_mem_aa = redist74_sync_in_aunroll_vunroll_x_in_c1_eni67_75_223_wraddr_q;
    assign redist74_sync_in_aunroll_vunroll_x_in_c1_eni67_75_223_mem_ab = redist74_sync_in_aunroll_vunroll_x_in_c1_eni67_75_223_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist74_sync_in_aunroll_vunroll_x_in_c1_eni67_75_223_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist74_sync_in_aunroll_vunroll_x_in_c1_eni67_75_223_mem_aa),
        .data_a(redist74_sync_in_aunroll_vunroll_x_in_c1_eni67_75_223_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist74_sync_in_aunroll_vunroll_x_in_c1_eni67_75_223_mem_ab),
        .q_b(redist74_sync_in_aunroll_vunroll_x_in_c1_eni67_75_223_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist74_sync_in_aunroll_vunroll_x_in_c1_eni67_75_223_mem_q = redist74_sync_in_aunroll_vunroll_x_in_c1_eni67_75_223_mem_iq[31:0];

    // redist74_sync_in_aunroll_vunroll_x_in_c1_eni67_75_223_outputreg0(DELAY,1212)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist74_sync_in_aunroll_vunroll_x_in_c1_eni67_75_223_outputreg0_q <= redist74_sync_in_aunroll_vunroll_x_in_c1_eni67_75_223_mem_q;
        end
    end

    // redist75_sync_in_aunroll_vunroll_x_in_c1_eni67_76_224_offset(CONSTANT,1221)
    assign redist75_sync_in_aunroll_vunroll_x_in_c1_eni67_76_224_offset_q = 8'b00100101;

    // redist332_sync_in_aunroll_vunroll_x_in_c1_eni67_332_224_rdcnt(ADD,2737)
    assign redist332_sync_in_aunroll_vunroll_x_in_c1_eni67_332_224_rdcnt_a = {1'b0, redist332_sync_in_aunroll_vunroll_x_in_c1_eni67_332_224_wraddr_q};
    assign redist332_sync_in_aunroll_vunroll_x_in_c1_eni67_332_224_rdcnt_b = {1'b0, redist75_sync_in_aunroll_vunroll_x_in_c1_eni67_76_224_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist332_sync_in_aunroll_vunroll_x_in_c1_eni67_332_224_rdcnt_o <= $unsigned(redist332_sync_in_aunroll_vunroll_x_in_c1_eni67_332_224_rdcnt_a) + $unsigned(redist332_sync_in_aunroll_vunroll_x_in_c1_eni67_332_224_rdcnt_b);
        end
    end
    assign redist332_sync_in_aunroll_vunroll_x_in_c1_eni67_332_224_rdcnt_q = redist332_sync_in_aunroll_vunroll_x_in_c1_eni67_332_224_rdcnt_o[8:0];

    // redist332_sync_in_aunroll_vunroll_x_in_c1_eni67_332_224_inputreg0(DELAY,2732)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist332_sync_in_aunroll_vunroll_x_in_c1_eni67_332_224_inputreg0_q <= in_c1_eni67_332;
        end
    end

    // redist332_sync_in_aunroll_vunroll_x_in_c1_eni67_332_224_wraddr(COUNTER,2735)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist332_sync_in_aunroll_vunroll_x_in_c1_eni67_332_224_wraddr_i <= $unsigned(redist332_sync_in_aunroll_vunroll_x_in_c1_eni67_332_224_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist332_sync_in_aunroll_vunroll_x_in_c1_eni67_332_224_wraddr_q = redist332_sync_in_aunroll_vunroll_x_in_c1_eni67_332_224_wraddr_i[7:0];

    // redist332_sync_in_aunroll_vunroll_x_in_c1_eni67_332_224_mem(DUALMEM,2734)
    assign redist332_sync_in_aunroll_vunroll_x_in_c1_eni67_332_224_mem_ia = redist332_sync_in_aunroll_vunroll_x_in_c1_eni67_332_224_inputreg0_q;
    assign redist332_sync_in_aunroll_vunroll_x_in_c1_eni67_332_224_mem_aa = redist332_sync_in_aunroll_vunroll_x_in_c1_eni67_332_224_wraddr_q;
    assign redist332_sync_in_aunroll_vunroll_x_in_c1_eni67_332_224_mem_ab = redist332_sync_in_aunroll_vunroll_x_in_c1_eni67_332_224_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist332_sync_in_aunroll_vunroll_x_in_c1_eni67_332_224_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist332_sync_in_aunroll_vunroll_x_in_c1_eni67_332_224_mem_aa),
        .data_a(redist332_sync_in_aunroll_vunroll_x_in_c1_eni67_332_224_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist332_sync_in_aunroll_vunroll_x_in_c1_eni67_332_224_mem_ab),
        .q_b(redist332_sync_in_aunroll_vunroll_x_in_c1_eni67_332_224_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist332_sync_in_aunroll_vunroll_x_in_c1_eni67_332_224_mem_q = redist332_sync_in_aunroll_vunroll_x_in_c1_eni67_332_224_mem_iq[31:0];

    // redist332_sync_in_aunroll_vunroll_x_in_c1_eni67_332_224_outputreg0(DELAY,2733)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist332_sync_in_aunroll_vunroll_x_in_c1_eni67_332_224_outputreg0_q <= redist332_sync_in_aunroll_vunroll_x_in_c1_eni67_332_224_mem_q;
        end
    end

    // redist75_sync_in_aunroll_vunroll_x_in_c1_eni67_76_224_rdcnt(ADD,1222)
    assign redist75_sync_in_aunroll_vunroll_x_in_c1_eni67_76_224_rdcnt_a = {1'b0, redist75_sync_in_aunroll_vunroll_x_in_c1_eni67_76_224_wraddr_q};
    assign redist75_sync_in_aunroll_vunroll_x_in_c1_eni67_76_224_rdcnt_b = {1'b0, redist75_sync_in_aunroll_vunroll_x_in_c1_eni67_76_224_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist75_sync_in_aunroll_vunroll_x_in_c1_eni67_76_224_rdcnt_o <= $unsigned(redist75_sync_in_aunroll_vunroll_x_in_c1_eni67_76_224_rdcnt_a) + $unsigned(redist75_sync_in_aunroll_vunroll_x_in_c1_eni67_76_224_rdcnt_b);
        end
    end
    assign redist75_sync_in_aunroll_vunroll_x_in_c1_eni67_76_224_rdcnt_q = redist75_sync_in_aunroll_vunroll_x_in_c1_eni67_76_224_rdcnt_o[8:0];

    // redist75_sync_in_aunroll_vunroll_x_in_c1_eni67_76_224_inputreg0(DELAY,1217)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist75_sync_in_aunroll_vunroll_x_in_c1_eni67_76_224_inputreg0_q <= in_c1_eni67_76;
        end
    end

    // redist75_sync_in_aunroll_vunroll_x_in_c1_eni67_76_224_wraddr(COUNTER,1220)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist75_sync_in_aunroll_vunroll_x_in_c1_eni67_76_224_wraddr_i <= $unsigned(redist75_sync_in_aunroll_vunroll_x_in_c1_eni67_76_224_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist75_sync_in_aunroll_vunroll_x_in_c1_eni67_76_224_wraddr_q = redist75_sync_in_aunroll_vunroll_x_in_c1_eni67_76_224_wraddr_i[7:0];

    // redist75_sync_in_aunroll_vunroll_x_in_c1_eni67_76_224_mem(DUALMEM,1219)
    assign redist75_sync_in_aunroll_vunroll_x_in_c1_eni67_76_224_mem_ia = redist75_sync_in_aunroll_vunroll_x_in_c1_eni67_76_224_inputreg0_q;
    assign redist75_sync_in_aunroll_vunroll_x_in_c1_eni67_76_224_mem_aa = redist75_sync_in_aunroll_vunroll_x_in_c1_eni67_76_224_wraddr_q;
    assign redist75_sync_in_aunroll_vunroll_x_in_c1_eni67_76_224_mem_ab = redist75_sync_in_aunroll_vunroll_x_in_c1_eni67_76_224_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist75_sync_in_aunroll_vunroll_x_in_c1_eni67_76_224_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist75_sync_in_aunroll_vunroll_x_in_c1_eni67_76_224_mem_aa),
        .data_a(redist75_sync_in_aunroll_vunroll_x_in_c1_eni67_76_224_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist75_sync_in_aunroll_vunroll_x_in_c1_eni67_76_224_mem_ab),
        .q_b(redist75_sync_in_aunroll_vunroll_x_in_c1_eni67_76_224_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist75_sync_in_aunroll_vunroll_x_in_c1_eni67_76_224_mem_q = redist75_sync_in_aunroll_vunroll_x_in_c1_eni67_76_224_mem_iq[31:0];

    // redist75_sync_in_aunroll_vunroll_x_in_c1_eni67_76_224_outputreg0(DELAY,1218)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist75_sync_in_aunroll_vunroll_x_in_c1_eni67_76_224_outputreg0_q <= redist75_sync_in_aunroll_vunroll_x_in_c1_eni67_76_224_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod298_cnn1920_dspb_native_dot_product_vunroll_x(BLACKBOX,44)@1315
    // in in_0@1316
    // in in_1@1316
    // in in_scalarProductPortChainin@1316
    // out out_primWireOut@1321
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000036Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod298_cnn1920_dspb_native_dot_product_vunroll_x (
        .in_0(redist75_sync_in_aunroll_vunroll_x_in_c1_eni67_76_224_outputreg0_q),
        .in_1(redist332_sync_in_aunroll_vunroll_x_in_c1_eni67_332_224_outputreg0_q),
        .in_2(redist74_sync_in_aunroll_vunroll_x_in_c1_eni67_75_223_outputreg0_q),
        .in_3(redist331_sync_in_aunroll_vunroll_x_in_c1_eni67_331_223_outputreg0_q),
        .in_scalarProductPortChainin(redist606_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod293_cnn1914_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod298_cnn1920_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist605_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod298_cnn1920_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,746)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist605_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod298_cnn1920_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod298_cnn1920_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist76_sync_in_aunroll_vunroll_x_in_c1_eni67_77_229_offset(CONSTANT,1227)
    assign redist76_sync_in_aunroll_vunroll_x_in_c1_eni67_77_229_offset_q = 8'b00100000;

    // redist333_sync_in_aunroll_vunroll_x_in_c1_eni67_333_229_rdcnt(ADD,2743)
    assign redist333_sync_in_aunroll_vunroll_x_in_c1_eni67_333_229_rdcnt_a = {1'b0, redist333_sync_in_aunroll_vunroll_x_in_c1_eni67_333_229_wraddr_q};
    assign redist333_sync_in_aunroll_vunroll_x_in_c1_eni67_333_229_rdcnt_b = {1'b0, redist76_sync_in_aunroll_vunroll_x_in_c1_eni67_77_229_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist333_sync_in_aunroll_vunroll_x_in_c1_eni67_333_229_rdcnt_o <= $unsigned(redist333_sync_in_aunroll_vunroll_x_in_c1_eni67_333_229_rdcnt_a) + $unsigned(redist333_sync_in_aunroll_vunroll_x_in_c1_eni67_333_229_rdcnt_b);
        end
    end
    assign redist333_sync_in_aunroll_vunroll_x_in_c1_eni67_333_229_rdcnt_q = redist333_sync_in_aunroll_vunroll_x_in_c1_eni67_333_229_rdcnt_o[8:0];

    // redist333_sync_in_aunroll_vunroll_x_in_c1_eni67_333_229_inputreg0(DELAY,2738)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist333_sync_in_aunroll_vunroll_x_in_c1_eni67_333_229_inputreg0_q <= in_c1_eni67_333;
        end
    end

    // redist333_sync_in_aunroll_vunroll_x_in_c1_eni67_333_229_wraddr(COUNTER,2741)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist333_sync_in_aunroll_vunroll_x_in_c1_eni67_333_229_wraddr_i <= $unsigned(redist333_sync_in_aunroll_vunroll_x_in_c1_eni67_333_229_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist333_sync_in_aunroll_vunroll_x_in_c1_eni67_333_229_wraddr_q = redist333_sync_in_aunroll_vunroll_x_in_c1_eni67_333_229_wraddr_i[7:0];

    // redist333_sync_in_aunroll_vunroll_x_in_c1_eni67_333_229_mem(DUALMEM,2740)
    assign redist333_sync_in_aunroll_vunroll_x_in_c1_eni67_333_229_mem_ia = redist333_sync_in_aunroll_vunroll_x_in_c1_eni67_333_229_inputreg0_q;
    assign redist333_sync_in_aunroll_vunroll_x_in_c1_eni67_333_229_mem_aa = redist333_sync_in_aunroll_vunroll_x_in_c1_eni67_333_229_wraddr_q;
    assign redist333_sync_in_aunroll_vunroll_x_in_c1_eni67_333_229_mem_ab = redist333_sync_in_aunroll_vunroll_x_in_c1_eni67_333_229_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist333_sync_in_aunroll_vunroll_x_in_c1_eni67_333_229_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist333_sync_in_aunroll_vunroll_x_in_c1_eni67_333_229_mem_aa),
        .data_a(redist333_sync_in_aunroll_vunroll_x_in_c1_eni67_333_229_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist333_sync_in_aunroll_vunroll_x_in_c1_eni67_333_229_mem_ab),
        .q_b(redist333_sync_in_aunroll_vunroll_x_in_c1_eni67_333_229_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist333_sync_in_aunroll_vunroll_x_in_c1_eni67_333_229_mem_q = redist333_sync_in_aunroll_vunroll_x_in_c1_eni67_333_229_mem_iq[31:0];

    // redist333_sync_in_aunroll_vunroll_x_in_c1_eni67_333_229_outputreg0(DELAY,2739)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist333_sync_in_aunroll_vunroll_x_in_c1_eni67_333_229_outputreg0_q <= redist333_sync_in_aunroll_vunroll_x_in_c1_eni67_333_229_mem_q;
        end
    end

    // redist76_sync_in_aunroll_vunroll_x_in_c1_eni67_77_229_rdcnt(ADD,1228)
    assign redist76_sync_in_aunroll_vunroll_x_in_c1_eni67_77_229_rdcnt_a = {1'b0, redist76_sync_in_aunroll_vunroll_x_in_c1_eni67_77_229_wraddr_q};
    assign redist76_sync_in_aunroll_vunroll_x_in_c1_eni67_77_229_rdcnt_b = {1'b0, redist76_sync_in_aunroll_vunroll_x_in_c1_eni67_77_229_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist76_sync_in_aunroll_vunroll_x_in_c1_eni67_77_229_rdcnt_o <= $unsigned(redist76_sync_in_aunroll_vunroll_x_in_c1_eni67_77_229_rdcnt_a) + $unsigned(redist76_sync_in_aunroll_vunroll_x_in_c1_eni67_77_229_rdcnt_b);
        end
    end
    assign redist76_sync_in_aunroll_vunroll_x_in_c1_eni67_77_229_rdcnt_q = redist76_sync_in_aunroll_vunroll_x_in_c1_eni67_77_229_rdcnt_o[8:0];

    // redist76_sync_in_aunroll_vunroll_x_in_c1_eni67_77_229_inputreg0(DELAY,1223)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist76_sync_in_aunroll_vunroll_x_in_c1_eni67_77_229_inputreg0_q <= in_c1_eni67_77;
        end
    end

    // redist76_sync_in_aunroll_vunroll_x_in_c1_eni67_77_229_wraddr(COUNTER,1226)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist76_sync_in_aunroll_vunroll_x_in_c1_eni67_77_229_wraddr_i <= $unsigned(redist76_sync_in_aunroll_vunroll_x_in_c1_eni67_77_229_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist76_sync_in_aunroll_vunroll_x_in_c1_eni67_77_229_wraddr_q = redist76_sync_in_aunroll_vunroll_x_in_c1_eni67_77_229_wraddr_i[7:0];

    // redist76_sync_in_aunroll_vunroll_x_in_c1_eni67_77_229_mem(DUALMEM,1225)
    assign redist76_sync_in_aunroll_vunroll_x_in_c1_eni67_77_229_mem_ia = redist76_sync_in_aunroll_vunroll_x_in_c1_eni67_77_229_inputreg0_q;
    assign redist76_sync_in_aunroll_vunroll_x_in_c1_eni67_77_229_mem_aa = redist76_sync_in_aunroll_vunroll_x_in_c1_eni67_77_229_wraddr_q;
    assign redist76_sync_in_aunroll_vunroll_x_in_c1_eni67_77_229_mem_ab = redist76_sync_in_aunroll_vunroll_x_in_c1_eni67_77_229_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist76_sync_in_aunroll_vunroll_x_in_c1_eni67_77_229_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist76_sync_in_aunroll_vunroll_x_in_c1_eni67_77_229_mem_aa),
        .data_a(redist76_sync_in_aunroll_vunroll_x_in_c1_eni67_77_229_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist76_sync_in_aunroll_vunroll_x_in_c1_eni67_77_229_mem_ab),
        .q_b(redist76_sync_in_aunroll_vunroll_x_in_c1_eni67_77_229_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist76_sync_in_aunroll_vunroll_x_in_c1_eni67_77_229_mem_q = redist76_sync_in_aunroll_vunroll_x_in_c1_eni67_77_229_mem_iq[31:0];

    // redist76_sync_in_aunroll_vunroll_x_in_c1_eni67_77_229_outputreg0(DELAY,1224)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist76_sync_in_aunroll_vunroll_x_in_c1_eni67_77_229_outputreg0_q <= redist76_sync_in_aunroll_vunroll_x_in_c1_eni67_77_229_mem_q;
        end
    end

    // redist77_sync_in_aunroll_vunroll_x_in_c1_eni67_78_230_offset(CONSTANT,1233)
    assign redist77_sync_in_aunroll_vunroll_x_in_c1_eni67_78_230_offset_q = 8'b00011111;

    // redist334_sync_in_aunroll_vunroll_x_in_c1_eni67_334_230_rdcnt(ADD,2749)
    assign redist334_sync_in_aunroll_vunroll_x_in_c1_eni67_334_230_rdcnt_a = {1'b0, redist334_sync_in_aunroll_vunroll_x_in_c1_eni67_334_230_wraddr_q};
    assign redist334_sync_in_aunroll_vunroll_x_in_c1_eni67_334_230_rdcnt_b = {1'b0, redist77_sync_in_aunroll_vunroll_x_in_c1_eni67_78_230_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist334_sync_in_aunroll_vunroll_x_in_c1_eni67_334_230_rdcnt_o <= $unsigned(redist334_sync_in_aunroll_vunroll_x_in_c1_eni67_334_230_rdcnt_a) + $unsigned(redist334_sync_in_aunroll_vunroll_x_in_c1_eni67_334_230_rdcnt_b);
        end
    end
    assign redist334_sync_in_aunroll_vunroll_x_in_c1_eni67_334_230_rdcnt_q = redist334_sync_in_aunroll_vunroll_x_in_c1_eni67_334_230_rdcnt_o[8:0];

    // redist334_sync_in_aunroll_vunroll_x_in_c1_eni67_334_230_inputreg0(DELAY,2744)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist334_sync_in_aunroll_vunroll_x_in_c1_eni67_334_230_inputreg0_q <= in_c1_eni67_334;
        end
    end

    // redist334_sync_in_aunroll_vunroll_x_in_c1_eni67_334_230_wraddr(COUNTER,2747)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist334_sync_in_aunroll_vunroll_x_in_c1_eni67_334_230_wraddr_i <= $unsigned(redist334_sync_in_aunroll_vunroll_x_in_c1_eni67_334_230_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist334_sync_in_aunroll_vunroll_x_in_c1_eni67_334_230_wraddr_q = redist334_sync_in_aunroll_vunroll_x_in_c1_eni67_334_230_wraddr_i[7:0];

    // redist334_sync_in_aunroll_vunroll_x_in_c1_eni67_334_230_mem(DUALMEM,2746)
    assign redist334_sync_in_aunroll_vunroll_x_in_c1_eni67_334_230_mem_ia = redist334_sync_in_aunroll_vunroll_x_in_c1_eni67_334_230_inputreg0_q;
    assign redist334_sync_in_aunroll_vunroll_x_in_c1_eni67_334_230_mem_aa = redist334_sync_in_aunroll_vunroll_x_in_c1_eni67_334_230_wraddr_q;
    assign redist334_sync_in_aunroll_vunroll_x_in_c1_eni67_334_230_mem_ab = redist334_sync_in_aunroll_vunroll_x_in_c1_eni67_334_230_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist334_sync_in_aunroll_vunroll_x_in_c1_eni67_334_230_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist334_sync_in_aunroll_vunroll_x_in_c1_eni67_334_230_mem_aa),
        .data_a(redist334_sync_in_aunroll_vunroll_x_in_c1_eni67_334_230_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist334_sync_in_aunroll_vunroll_x_in_c1_eni67_334_230_mem_ab),
        .q_b(redist334_sync_in_aunroll_vunroll_x_in_c1_eni67_334_230_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist334_sync_in_aunroll_vunroll_x_in_c1_eni67_334_230_mem_q = redist334_sync_in_aunroll_vunroll_x_in_c1_eni67_334_230_mem_iq[31:0];

    // redist334_sync_in_aunroll_vunroll_x_in_c1_eni67_334_230_outputreg0(DELAY,2745)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist334_sync_in_aunroll_vunroll_x_in_c1_eni67_334_230_outputreg0_q <= redist334_sync_in_aunroll_vunroll_x_in_c1_eni67_334_230_mem_q;
        end
    end

    // redist77_sync_in_aunroll_vunroll_x_in_c1_eni67_78_230_rdcnt(ADD,1234)
    assign redist77_sync_in_aunroll_vunroll_x_in_c1_eni67_78_230_rdcnt_a = {1'b0, redist77_sync_in_aunroll_vunroll_x_in_c1_eni67_78_230_wraddr_q};
    assign redist77_sync_in_aunroll_vunroll_x_in_c1_eni67_78_230_rdcnt_b = {1'b0, redist77_sync_in_aunroll_vunroll_x_in_c1_eni67_78_230_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist77_sync_in_aunroll_vunroll_x_in_c1_eni67_78_230_rdcnt_o <= $unsigned(redist77_sync_in_aunroll_vunroll_x_in_c1_eni67_78_230_rdcnt_a) + $unsigned(redist77_sync_in_aunroll_vunroll_x_in_c1_eni67_78_230_rdcnt_b);
        end
    end
    assign redist77_sync_in_aunroll_vunroll_x_in_c1_eni67_78_230_rdcnt_q = redist77_sync_in_aunroll_vunroll_x_in_c1_eni67_78_230_rdcnt_o[8:0];

    // redist77_sync_in_aunroll_vunroll_x_in_c1_eni67_78_230_inputreg0(DELAY,1229)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist77_sync_in_aunroll_vunroll_x_in_c1_eni67_78_230_inputreg0_q <= in_c1_eni67_78;
        end
    end

    // redist77_sync_in_aunroll_vunroll_x_in_c1_eni67_78_230_wraddr(COUNTER,1232)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist77_sync_in_aunroll_vunroll_x_in_c1_eni67_78_230_wraddr_i <= $unsigned(redist77_sync_in_aunroll_vunroll_x_in_c1_eni67_78_230_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist77_sync_in_aunroll_vunroll_x_in_c1_eni67_78_230_wraddr_q = redist77_sync_in_aunroll_vunroll_x_in_c1_eni67_78_230_wraddr_i[7:0];

    // redist77_sync_in_aunroll_vunroll_x_in_c1_eni67_78_230_mem(DUALMEM,1231)
    assign redist77_sync_in_aunroll_vunroll_x_in_c1_eni67_78_230_mem_ia = redist77_sync_in_aunroll_vunroll_x_in_c1_eni67_78_230_inputreg0_q;
    assign redist77_sync_in_aunroll_vunroll_x_in_c1_eni67_78_230_mem_aa = redist77_sync_in_aunroll_vunroll_x_in_c1_eni67_78_230_wraddr_q;
    assign redist77_sync_in_aunroll_vunroll_x_in_c1_eni67_78_230_mem_ab = redist77_sync_in_aunroll_vunroll_x_in_c1_eni67_78_230_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist77_sync_in_aunroll_vunroll_x_in_c1_eni67_78_230_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist77_sync_in_aunroll_vunroll_x_in_c1_eni67_78_230_mem_aa),
        .data_a(redist77_sync_in_aunroll_vunroll_x_in_c1_eni67_78_230_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist77_sync_in_aunroll_vunroll_x_in_c1_eni67_78_230_mem_ab),
        .q_b(redist77_sync_in_aunroll_vunroll_x_in_c1_eni67_78_230_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist77_sync_in_aunroll_vunroll_x_in_c1_eni67_78_230_mem_q = redist77_sync_in_aunroll_vunroll_x_in_c1_eni67_78_230_mem_iq[31:0];

    // redist77_sync_in_aunroll_vunroll_x_in_c1_eni67_78_230_outputreg0(DELAY,1230)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist77_sync_in_aunroll_vunroll_x_in_c1_eni67_78_230_outputreg0_q <= redist77_sync_in_aunroll_vunroll_x_in_c1_eni67_78_230_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod303_cnn1927_dspb_native_dot_product_vunroll_x(BLACKBOX,45)@1321
    // in in_0@1322
    // in in_1@1322
    // in in_scalarProductPortChainin@1322
    // out out_primWireOut@1327
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000037Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod303_cnn1927_dspb_native_dot_product_vunroll_x (
        .in_0(redist77_sync_in_aunroll_vunroll_x_in_c1_eni67_78_230_outputreg0_q),
        .in_1(redist334_sync_in_aunroll_vunroll_x_in_c1_eni67_334_230_outputreg0_q),
        .in_2(redist76_sync_in_aunroll_vunroll_x_in_c1_eni67_77_229_outputreg0_q),
        .in_3(redist333_sync_in_aunroll_vunroll_x_in_c1_eni67_333_229_outputreg0_q),
        .in_scalarProductPortChainin(redist605_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod298_cnn1920_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod303_cnn1927_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist604_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod303_cnn1927_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,745)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist604_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod303_cnn1927_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod303_cnn1927_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist78_sync_in_aunroll_vunroll_x_in_c1_eni67_79_235_offset(CONSTANT,1239)
    assign redist78_sync_in_aunroll_vunroll_x_in_c1_eni67_79_235_offset_q = 8'b00011010;

    // redist335_sync_in_aunroll_vunroll_x_in_c1_eni67_335_235_rdcnt(ADD,2755)
    assign redist335_sync_in_aunroll_vunroll_x_in_c1_eni67_335_235_rdcnt_a = {1'b0, redist335_sync_in_aunroll_vunroll_x_in_c1_eni67_335_235_wraddr_q};
    assign redist335_sync_in_aunroll_vunroll_x_in_c1_eni67_335_235_rdcnt_b = {1'b0, redist78_sync_in_aunroll_vunroll_x_in_c1_eni67_79_235_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist335_sync_in_aunroll_vunroll_x_in_c1_eni67_335_235_rdcnt_o <= $unsigned(redist335_sync_in_aunroll_vunroll_x_in_c1_eni67_335_235_rdcnt_a) + $unsigned(redist335_sync_in_aunroll_vunroll_x_in_c1_eni67_335_235_rdcnt_b);
        end
    end
    assign redist335_sync_in_aunroll_vunroll_x_in_c1_eni67_335_235_rdcnt_q = redist335_sync_in_aunroll_vunroll_x_in_c1_eni67_335_235_rdcnt_o[8:0];

    // redist335_sync_in_aunroll_vunroll_x_in_c1_eni67_335_235_inputreg0(DELAY,2750)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist335_sync_in_aunroll_vunroll_x_in_c1_eni67_335_235_inputreg0_q <= in_c1_eni67_335;
        end
    end

    // redist335_sync_in_aunroll_vunroll_x_in_c1_eni67_335_235_wraddr(COUNTER,2753)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist335_sync_in_aunroll_vunroll_x_in_c1_eni67_335_235_wraddr_i <= $unsigned(redist335_sync_in_aunroll_vunroll_x_in_c1_eni67_335_235_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist335_sync_in_aunroll_vunroll_x_in_c1_eni67_335_235_wraddr_q = redist335_sync_in_aunroll_vunroll_x_in_c1_eni67_335_235_wraddr_i[7:0];

    // redist335_sync_in_aunroll_vunroll_x_in_c1_eni67_335_235_mem(DUALMEM,2752)
    assign redist335_sync_in_aunroll_vunroll_x_in_c1_eni67_335_235_mem_ia = redist335_sync_in_aunroll_vunroll_x_in_c1_eni67_335_235_inputreg0_q;
    assign redist335_sync_in_aunroll_vunroll_x_in_c1_eni67_335_235_mem_aa = redist335_sync_in_aunroll_vunroll_x_in_c1_eni67_335_235_wraddr_q;
    assign redist335_sync_in_aunroll_vunroll_x_in_c1_eni67_335_235_mem_ab = redist335_sync_in_aunroll_vunroll_x_in_c1_eni67_335_235_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist335_sync_in_aunroll_vunroll_x_in_c1_eni67_335_235_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist335_sync_in_aunroll_vunroll_x_in_c1_eni67_335_235_mem_aa),
        .data_a(redist335_sync_in_aunroll_vunroll_x_in_c1_eni67_335_235_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist335_sync_in_aunroll_vunroll_x_in_c1_eni67_335_235_mem_ab),
        .q_b(redist335_sync_in_aunroll_vunroll_x_in_c1_eni67_335_235_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist335_sync_in_aunroll_vunroll_x_in_c1_eni67_335_235_mem_q = redist335_sync_in_aunroll_vunroll_x_in_c1_eni67_335_235_mem_iq[31:0];

    // redist335_sync_in_aunroll_vunroll_x_in_c1_eni67_335_235_outputreg0(DELAY,2751)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist335_sync_in_aunroll_vunroll_x_in_c1_eni67_335_235_outputreg0_q <= redist335_sync_in_aunroll_vunroll_x_in_c1_eni67_335_235_mem_q;
        end
    end

    // redist78_sync_in_aunroll_vunroll_x_in_c1_eni67_79_235_rdcnt(ADD,1240)
    assign redist78_sync_in_aunroll_vunroll_x_in_c1_eni67_79_235_rdcnt_a = {1'b0, redist78_sync_in_aunroll_vunroll_x_in_c1_eni67_79_235_wraddr_q};
    assign redist78_sync_in_aunroll_vunroll_x_in_c1_eni67_79_235_rdcnt_b = {1'b0, redist78_sync_in_aunroll_vunroll_x_in_c1_eni67_79_235_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist78_sync_in_aunroll_vunroll_x_in_c1_eni67_79_235_rdcnt_o <= $unsigned(redist78_sync_in_aunroll_vunroll_x_in_c1_eni67_79_235_rdcnt_a) + $unsigned(redist78_sync_in_aunroll_vunroll_x_in_c1_eni67_79_235_rdcnt_b);
        end
    end
    assign redist78_sync_in_aunroll_vunroll_x_in_c1_eni67_79_235_rdcnt_q = redist78_sync_in_aunroll_vunroll_x_in_c1_eni67_79_235_rdcnt_o[8:0];

    // redist78_sync_in_aunroll_vunroll_x_in_c1_eni67_79_235_inputreg0(DELAY,1235)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist78_sync_in_aunroll_vunroll_x_in_c1_eni67_79_235_inputreg0_q <= in_c1_eni67_79;
        end
    end

    // redist78_sync_in_aunroll_vunroll_x_in_c1_eni67_79_235_wraddr(COUNTER,1238)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist78_sync_in_aunroll_vunroll_x_in_c1_eni67_79_235_wraddr_i <= $unsigned(redist78_sync_in_aunroll_vunroll_x_in_c1_eni67_79_235_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist78_sync_in_aunroll_vunroll_x_in_c1_eni67_79_235_wraddr_q = redist78_sync_in_aunroll_vunroll_x_in_c1_eni67_79_235_wraddr_i[7:0];

    // redist78_sync_in_aunroll_vunroll_x_in_c1_eni67_79_235_mem(DUALMEM,1237)
    assign redist78_sync_in_aunroll_vunroll_x_in_c1_eni67_79_235_mem_ia = redist78_sync_in_aunroll_vunroll_x_in_c1_eni67_79_235_inputreg0_q;
    assign redist78_sync_in_aunroll_vunroll_x_in_c1_eni67_79_235_mem_aa = redist78_sync_in_aunroll_vunroll_x_in_c1_eni67_79_235_wraddr_q;
    assign redist78_sync_in_aunroll_vunroll_x_in_c1_eni67_79_235_mem_ab = redist78_sync_in_aunroll_vunroll_x_in_c1_eni67_79_235_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist78_sync_in_aunroll_vunroll_x_in_c1_eni67_79_235_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist78_sync_in_aunroll_vunroll_x_in_c1_eni67_79_235_mem_aa),
        .data_a(redist78_sync_in_aunroll_vunroll_x_in_c1_eni67_79_235_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist78_sync_in_aunroll_vunroll_x_in_c1_eni67_79_235_mem_ab),
        .q_b(redist78_sync_in_aunroll_vunroll_x_in_c1_eni67_79_235_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist78_sync_in_aunroll_vunroll_x_in_c1_eni67_79_235_mem_q = redist78_sync_in_aunroll_vunroll_x_in_c1_eni67_79_235_mem_iq[31:0];

    // redist78_sync_in_aunroll_vunroll_x_in_c1_eni67_79_235_outputreg0(DELAY,1236)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist78_sync_in_aunroll_vunroll_x_in_c1_eni67_79_235_outputreg0_q <= redist78_sync_in_aunroll_vunroll_x_in_c1_eni67_79_235_mem_q;
        end
    end

    // redist79_sync_in_aunroll_vunroll_x_in_c1_eni67_80_236_offset(CONSTANT,1245)
    assign redist79_sync_in_aunroll_vunroll_x_in_c1_eni67_80_236_offset_q = 8'b00011001;

    // redist336_sync_in_aunroll_vunroll_x_in_c1_eni67_336_236_rdcnt(ADD,2761)
    assign redist336_sync_in_aunroll_vunroll_x_in_c1_eni67_336_236_rdcnt_a = {1'b0, redist336_sync_in_aunroll_vunroll_x_in_c1_eni67_336_236_wraddr_q};
    assign redist336_sync_in_aunroll_vunroll_x_in_c1_eni67_336_236_rdcnt_b = {1'b0, redist79_sync_in_aunroll_vunroll_x_in_c1_eni67_80_236_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist336_sync_in_aunroll_vunroll_x_in_c1_eni67_336_236_rdcnt_o <= $unsigned(redist336_sync_in_aunroll_vunroll_x_in_c1_eni67_336_236_rdcnt_a) + $unsigned(redist336_sync_in_aunroll_vunroll_x_in_c1_eni67_336_236_rdcnt_b);
        end
    end
    assign redist336_sync_in_aunroll_vunroll_x_in_c1_eni67_336_236_rdcnt_q = redist336_sync_in_aunroll_vunroll_x_in_c1_eni67_336_236_rdcnt_o[8:0];

    // redist336_sync_in_aunroll_vunroll_x_in_c1_eni67_336_236_inputreg0(DELAY,2756)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist336_sync_in_aunroll_vunroll_x_in_c1_eni67_336_236_inputreg0_q <= in_c1_eni67_336;
        end
    end

    // redist336_sync_in_aunroll_vunroll_x_in_c1_eni67_336_236_wraddr(COUNTER,2759)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist336_sync_in_aunroll_vunroll_x_in_c1_eni67_336_236_wraddr_i <= $unsigned(redist336_sync_in_aunroll_vunroll_x_in_c1_eni67_336_236_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist336_sync_in_aunroll_vunroll_x_in_c1_eni67_336_236_wraddr_q = redist336_sync_in_aunroll_vunroll_x_in_c1_eni67_336_236_wraddr_i[7:0];

    // redist336_sync_in_aunroll_vunroll_x_in_c1_eni67_336_236_mem(DUALMEM,2758)
    assign redist336_sync_in_aunroll_vunroll_x_in_c1_eni67_336_236_mem_ia = redist336_sync_in_aunroll_vunroll_x_in_c1_eni67_336_236_inputreg0_q;
    assign redist336_sync_in_aunroll_vunroll_x_in_c1_eni67_336_236_mem_aa = redist336_sync_in_aunroll_vunroll_x_in_c1_eni67_336_236_wraddr_q;
    assign redist336_sync_in_aunroll_vunroll_x_in_c1_eni67_336_236_mem_ab = redist336_sync_in_aunroll_vunroll_x_in_c1_eni67_336_236_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist336_sync_in_aunroll_vunroll_x_in_c1_eni67_336_236_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist336_sync_in_aunroll_vunroll_x_in_c1_eni67_336_236_mem_aa),
        .data_a(redist336_sync_in_aunroll_vunroll_x_in_c1_eni67_336_236_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist336_sync_in_aunroll_vunroll_x_in_c1_eni67_336_236_mem_ab),
        .q_b(redist336_sync_in_aunroll_vunroll_x_in_c1_eni67_336_236_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist336_sync_in_aunroll_vunroll_x_in_c1_eni67_336_236_mem_q = redist336_sync_in_aunroll_vunroll_x_in_c1_eni67_336_236_mem_iq[31:0];

    // redist336_sync_in_aunroll_vunroll_x_in_c1_eni67_336_236_outputreg0(DELAY,2757)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist336_sync_in_aunroll_vunroll_x_in_c1_eni67_336_236_outputreg0_q <= redist336_sync_in_aunroll_vunroll_x_in_c1_eni67_336_236_mem_q;
        end
    end

    // redist79_sync_in_aunroll_vunroll_x_in_c1_eni67_80_236_rdcnt(ADD,1246)
    assign redist79_sync_in_aunroll_vunroll_x_in_c1_eni67_80_236_rdcnt_a = {1'b0, redist79_sync_in_aunroll_vunroll_x_in_c1_eni67_80_236_wraddr_q};
    assign redist79_sync_in_aunroll_vunroll_x_in_c1_eni67_80_236_rdcnt_b = {1'b0, redist79_sync_in_aunroll_vunroll_x_in_c1_eni67_80_236_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist79_sync_in_aunroll_vunroll_x_in_c1_eni67_80_236_rdcnt_o <= $unsigned(redist79_sync_in_aunroll_vunroll_x_in_c1_eni67_80_236_rdcnt_a) + $unsigned(redist79_sync_in_aunroll_vunroll_x_in_c1_eni67_80_236_rdcnt_b);
        end
    end
    assign redist79_sync_in_aunroll_vunroll_x_in_c1_eni67_80_236_rdcnt_q = redist79_sync_in_aunroll_vunroll_x_in_c1_eni67_80_236_rdcnt_o[8:0];

    // redist79_sync_in_aunroll_vunroll_x_in_c1_eni67_80_236_inputreg0(DELAY,1241)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist79_sync_in_aunroll_vunroll_x_in_c1_eni67_80_236_inputreg0_q <= in_c1_eni67_80;
        end
    end

    // redist79_sync_in_aunroll_vunroll_x_in_c1_eni67_80_236_wraddr(COUNTER,1244)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist79_sync_in_aunroll_vunroll_x_in_c1_eni67_80_236_wraddr_i <= $unsigned(redist79_sync_in_aunroll_vunroll_x_in_c1_eni67_80_236_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist79_sync_in_aunroll_vunroll_x_in_c1_eni67_80_236_wraddr_q = redist79_sync_in_aunroll_vunroll_x_in_c1_eni67_80_236_wraddr_i[7:0];

    // redist79_sync_in_aunroll_vunroll_x_in_c1_eni67_80_236_mem(DUALMEM,1243)
    assign redist79_sync_in_aunroll_vunroll_x_in_c1_eni67_80_236_mem_ia = redist79_sync_in_aunroll_vunroll_x_in_c1_eni67_80_236_inputreg0_q;
    assign redist79_sync_in_aunroll_vunroll_x_in_c1_eni67_80_236_mem_aa = redist79_sync_in_aunroll_vunroll_x_in_c1_eni67_80_236_wraddr_q;
    assign redist79_sync_in_aunroll_vunroll_x_in_c1_eni67_80_236_mem_ab = redist79_sync_in_aunroll_vunroll_x_in_c1_eni67_80_236_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist79_sync_in_aunroll_vunroll_x_in_c1_eni67_80_236_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist79_sync_in_aunroll_vunroll_x_in_c1_eni67_80_236_mem_aa),
        .data_a(redist79_sync_in_aunroll_vunroll_x_in_c1_eni67_80_236_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist79_sync_in_aunroll_vunroll_x_in_c1_eni67_80_236_mem_ab),
        .q_b(redist79_sync_in_aunroll_vunroll_x_in_c1_eni67_80_236_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist79_sync_in_aunroll_vunroll_x_in_c1_eni67_80_236_mem_q = redist79_sync_in_aunroll_vunroll_x_in_c1_eni67_80_236_mem_iq[31:0];

    // redist79_sync_in_aunroll_vunroll_x_in_c1_eni67_80_236_outputreg0(DELAY,1242)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist79_sync_in_aunroll_vunroll_x_in_c1_eni67_80_236_outputreg0_q <= redist79_sync_in_aunroll_vunroll_x_in_c1_eni67_80_236_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod308_cnn1933_dspb_native_dot_product_vunroll_x(BLACKBOX,46)@1327
    // in in_0@1328
    // in in_1@1328
    // in in_scalarProductPortChainin@1328
    // out out_primWireOut@1333
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000038Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod308_cnn1933_dspb_native_dot_product_vunroll_x (
        .in_0(redist79_sync_in_aunroll_vunroll_x_in_c1_eni67_80_236_outputreg0_q),
        .in_1(redist336_sync_in_aunroll_vunroll_x_in_c1_eni67_336_236_outputreg0_q),
        .in_2(redist78_sync_in_aunroll_vunroll_x_in_c1_eni67_79_235_outputreg0_q),
        .in_3(redist335_sync_in_aunroll_vunroll_x_in_c1_eni67_335_235_outputreg0_q),
        .in_scalarProductPortChainin(redist604_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod303_cnn1927_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod308_cnn1933_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist603_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod308_cnn1933_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,744)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist603_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod308_cnn1933_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod308_cnn1933_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist80_sync_in_aunroll_vunroll_x_in_c1_eni67_81_241_offset(CONSTANT,1251)
    assign redist80_sync_in_aunroll_vunroll_x_in_c1_eni67_81_241_offset_q = 8'b00010100;

    // redist337_sync_in_aunroll_vunroll_x_in_c1_eni67_337_241_rdcnt(ADD,2767)
    assign redist337_sync_in_aunroll_vunroll_x_in_c1_eni67_337_241_rdcnt_a = {1'b0, redist337_sync_in_aunroll_vunroll_x_in_c1_eni67_337_241_wraddr_q};
    assign redist337_sync_in_aunroll_vunroll_x_in_c1_eni67_337_241_rdcnt_b = {1'b0, redist80_sync_in_aunroll_vunroll_x_in_c1_eni67_81_241_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist337_sync_in_aunroll_vunroll_x_in_c1_eni67_337_241_rdcnt_o <= $unsigned(redist337_sync_in_aunroll_vunroll_x_in_c1_eni67_337_241_rdcnt_a) + $unsigned(redist337_sync_in_aunroll_vunroll_x_in_c1_eni67_337_241_rdcnt_b);
        end
    end
    assign redist337_sync_in_aunroll_vunroll_x_in_c1_eni67_337_241_rdcnt_q = redist337_sync_in_aunroll_vunroll_x_in_c1_eni67_337_241_rdcnt_o[8:0];

    // redist337_sync_in_aunroll_vunroll_x_in_c1_eni67_337_241_inputreg0(DELAY,2762)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist337_sync_in_aunroll_vunroll_x_in_c1_eni67_337_241_inputreg0_q <= in_c1_eni67_337;
        end
    end

    // redist337_sync_in_aunroll_vunroll_x_in_c1_eni67_337_241_wraddr(COUNTER,2765)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist337_sync_in_aunroll_vunroll_x_in_c1_eni67_337_241_wraddr_i <= $unsigned(redist337_sync_in_aunroll_vunroll_x_in_c1_eni67_337_241_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist337_sync_in_aunroll_vunroll_x_in_c1_eni67_337_241_wraddr_q = redist337_sync_in_aunroll_vunroll_x_in_c1_eni67_337_241_wraddr_i[7:0];

    // redist337_sync_in_aunroll_vunroll_x_in_c1_eni67_337_241_mem(DUALMEM,2764)
    assign redist337_sync_in_aunroll_vunroll_x_in_c1_eni67_337_241_mem_ia = redist337_sync_in_aunroll_vunroll_x_in_c1_eni67_337_241_inputreg0_q;
    assign redist337_sync_in_aunroll_vunroll_x_in_c1_eni67_337_241_mem_aa = redist337_sync_in_aunroll_vunroll_x_in_c1_eni67_337_241_wraddr_q;
    assign redist337_sync_in_aunroll_vunroll_x_in_c1_eni67_337_241_mem_ab = redist337_sync_in_aunroll_vunroll_x_in_c1_eni67_337_241_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist337_sync_in_aunroll_vunroll_x_in_c1_eni67_337_241_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist337_sync_in_aunroll_vunroll_x_in_c1_eni67_337_241_mem_aa),
        .data_a(redist337_sync_in_aunroll_vunroll_x_in_c1_eni67_337_241_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist337_sync_in_aunroll_vunroll_x_in_c1_eni67_337_241_mem_ab),
        .q_b(redist337_sync_in_aunroll_vunroll_x_in_c1_eni67_337_241_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist337_sync_in_aunroll_vunroll_x_in_c1_eni67_337_241_mem_q = redist337_sync_in_aunroll_vunroll_x_in_c1_eni67_337_241_mem_iq[31:0];

    // redist337_sync_in_aunroll_vunroll_x_in_c1_eni67_337_241_outputreg0(DELAY,2763)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist337_sync_in_aunroll_vunroll_x_in_c1_eni67_337_241_outputreg0_q <= redist337_sync_in_aunroll_vunroll_x_in_c1_eni67_337_241_mem_q;
        end
    end

    // redist80_sync_in_aunroll_vunroll_x_in_c1_eni67_81_241_rdcnt(ADD,1252)
    assign redist80_sync_in_aunroll_vunroll_x_in_c1_eni67_81_241_rdcnt_a = {1'b0, redist80_sync_in_aunroll_vunroll_x_in_c1_eni67_81_241_wraddr_q};
    assign redist80_sync_in_aunroll_vunroll_x_in_c1_eni67_81_241_rdcnt_b = {1'b0, redist80_sync_in_aunroll_vunroll_x_in_c1_eni67_81_241_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist80_sync_in_aunroll_vunroll_x_in_c1_eni67_81_241_rdcnt_o <= $unsigned(redist80_sync_in_aunroll_vunroll_x_in_c1_eni67_81_241_rdcnt_a) + $unsigned(redist80_sync_in_aunroll_vunroll_x_in_c1_eni67_81_241_rdcnt_b);
        end
    end
    assign redist80_sync_in_aunroll_vunroll_x_in_c1_eni67_81_241_rdcnt_q = redist80_sync_in_aunroll_vunroll_x_in_c1_eni67_81_241_rdcnt_o[8:0];

    // redist80_sync_in_aunroll_vunroll_x_in_c1_eni67_81_241_inputreg0(DELAY,1247)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist80_sync_in_aunroll_vunroll_x_in_c1_eni67_81_241_inputreg0_q <= in_c1_eni67_81;
        end
    end

    // redist80_sync_in_aunroll_vunroll_x_in_c1_eni67_81_241_wraddr(COUNTER,1250)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist80_sync_in_aunroll_vunroll_x_in_c1_eni67_81_241_wraddr_i <= $unsigned(redist80_sync_in_aunroll_vunroll_x_in_c1_eni67_81_241_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist80_sync_in_aunroll_vunroll_x_in_c1_eni67_81_241_wraddr_q = redist80_sync_in_aunroll_vunroll_x_in_c1_eni67_81_241_wraddr_i[7:0];

    // redist80_sync_in_aunroll_vunroll_x_in_c1_eni67_81_241_mem(DUALMEM,1249)
    assign redist80_sync_in_aunroll_vunroll_x_in_c1_eni67_81_241_mem_ia = redist80_sync_in_aunroll_vunroll_x_in_c1_eni67_81_241_inputreg0_q;
    assign redist80_sync_in_aunroll_vunroll_x_in_c1_eni67_81_241_mem_aa = redist80_sync_in_aunroll_vunroll_x_in_c1_eni67_81_241_wraddr_q;
    assign redist80_sync_in_aunroll_vunroll_x_in_c1_eni67_81_241_mem_ab = redist80_sync_in_aunroll_vunroll_x_in_c1_eni67_81_241_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist80_sync_in_aunroll_vunroll_x_in_c1_eni67_81_241_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist80_sync_in_aunroll_vunroll_x_in_c1_eni67_81_241_mem_aa),
        .data_a(redist80_sync_in_aunroll_vunroll_x_in_c1_eni67_81_241_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist80_sync_in_aunroll_vunroll_x_in_c1_eni67_81_241_mem_ab),
        .q_b(redist80_sync_in_aunroll_vunroll_x_in_c1_eni67_81_241_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist80_sync_in_aunroll_vunroll_x_in_c1_eni67_81_241_mem_q = redist80_sync_in_aunroll_vunroll_x_in_c1_eni67_81_241_mem_iq[31:0];

    // redist80_sync_in_aunroll_vunroll_x_in_c1_eni67_81_241_outputreg0(DELAY,1248)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist80_sync_in_aunroll_vunroll_x_in_c1_eni67_81_241_outputreg0_q <= redist80_sync_in_aunroll_vunroll_x_in_c1_eni67_81_241_mem_q;
        end
    end

    // redist81_sync_in_aunroll_vunroll_x_in_c1_eni67_82_242_offset(CONSTANT,1257)
    assign redist81_sync_in_aunroll_vunroll_x_in_c1_eni67_82_242_offset_q = 8'b00010011;

    // redist338_sync_in_aunroll_vunroll_x_in_c1_eni67_338_242_rdcnt(ADD,2773)
    assign redist338_sync_in_aunroll_vunroll_x_in_c1_eni67_338_242_rdcnt_a = {1'b0, redist338_sync_in_aunroll_vunroll_x_in_c1_eni67_338_242_wraddr_q};
    assign redist338_sync_in_aunroll_vunroll_x_in_c1_eni67_338_242_rdcnt_b = {1'b0, redist81_sync_in_aunroll_vunroll_x_in_c1_eni67_82_242_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist338_sync_in_aunroll_vunroll_x_in_c1_eni67_338_242_rdcnt_o <= $unsigned(redist338_sync_in_aunroll_vunroll_x_in_c1_eni67_338_242_rdcnt_a) + $unsigned(redist338_sync_in_aunroll_vunroll_x_in_c1_eni67_338_242_rdcnt_b);
        end
    end
    assign redist338_sync_in_aunroll_vunroll_x_in_c1_eni67_338_242_rdcnt_q = redist338_sync_in_aunroll_vunroll_x_in_c1_eni67_338_242_rdcnt_o[8:0];

    // redist338_sync_in_aunroll_vunroll_x_in_c1_eni67_338_242_inputreg0(DELAY,2768)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist338_sync_in_aunroll_vunroll_x_in_c1_eni67_338_242_inputreg0_q <= in_c1_eni67_338;
        end
    end

    // redist338_sync_in_aunroll_vunroll_x_in_c1_eni67_338_242_wraddr(COUNTER,2771)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist338_sync_in_aunroll_vunroll_x_in_c1_eni67_338_242_wraddr_i <= $unsigned(redist338_sync_in_aunroll_vunroll_x_in_c1_eni67_338_242_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist338_sync_in_aunroll_vunroll_x_in_c1_eni67_338_242_wraddr_q = redist338_sync_in_aunroll_vunroll_x_in_c1_eni67_338_242_wraddr_i[7:0];

    // redist338_sync_in_aunroll_vunroll_x_in_c1_eni67_338_242_mem(DUALMEM,2770)
    assign redist338_sync_in_aunroll_vunroll_x_in_c1_eni67_338_242_mem_ia = redist338_sync_in_aunroll_vunroll_x_in_c1_eni67_338_242_inputreg0_q;
    assign redist338_sync_in_aunroll_vunroll_x_in_c1_eni67_338_242_mem_aa = redist338_sync_in_aunroll_vunroll_x_in_c1_eni67_338_242_wraddr_q;
    assign redist338_sync_in_aunroll_vunroll_x_in_c1_eni67_338_242_mem_ab = redist338_sync_in_aunroll_vunroll_x_in_c1_eni67_338_242_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist338_sync_in_aunroll_vunroll_x_in_c1_eni67_338_242_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist338_sync_in_aunroll_vunroll_x_in_c1_eni67_338_242_mem_aa),
        .data_a(redist338_sync_in_aunroll_vunroll_x_in_c1_eni67_338_242_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist338_sync_in_aunroll_vunroll_x_in_c1_eni67_338_242_mem_ab),
        .q_b(redist338_sync_in_aunroll_vunroll_x_in_c1_eni67_338_242_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist338_sync_in_aunroll_vunroll_x_in_c1_eni67_338_242_mem_q = redist338_sync_in_aunroll_vunroll_x_in_c1_eni67_338_242_mem_iq[31:0];

    // redist338_sync_in_aunroll_vunroll_x_in_c1_eni67_338_242_outputreg0(DELAY,2769)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist338_sync_in_aunroll_vunroll_x_in_c1_eni67_338_242_outputreg0_q <= redist338_sync_in_aunroll_vunroll_x_in_c1_eni67_338_242_mem_q;
        end
    end

    // redist81_sync_in_aunroll_vunroll_x_in_c1_eni67_82_242_rdcnt(ADD,1258)
    assign redist81_sync_in_aunroll_vunroll_x_in_c1_eni67_82_242_rdcnt_a = {1'b0, redist81_sync_in_aunroll_vunroll_x_in_c1_eni67_82_242_wraddr_q};
    assign redist81_sync_in_aunroll_vunroll_x_in_c1_eni67_82_242_rdcnt_b = {1'b0, redist81_sync_in_aunroll_vunroll_x_in_c1_eni67_82_242_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist81_sync_in_aunroll_vunroll_x_in_c1_eni67_82_242_rdcnt_o <= $unsigned(redist81_sync_in_aunroll_vunroll_x_in_c1_eni67_82_242_rdcnt_a) + $unsigned(redist81_sync_in_aunroll_vunroll_x_in_c1_eni67_82_242_rdcnt_b);
        end
    end
    assign redist81_sync_in_aunroll_vunroll_x_in_c1_eni67_82_242_rdcnt_q = redist81_sync_in_aunroll_vunroll_x_in_c1_eni67_82_242_rdcnt_o[8:0];

    // redist81_sync_in_aunroll_vunroll_x_in_c1_eni67_82_242_inputreg0(DELAY,1253)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist81_sync_in_aunroll_vunroll_x_in_c1_eni67_82_242_inputreg0_q <= in_c1_eni67_82;
        end
    end

    // redist81_sync_in_aunroll_vunroll_x_in_c1_eni67_82_242_wraddr(COUNTER,1256)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist81_sync_in_aunroll_vunroll_x_in_c1_eni67_82_242_wraddr_i <= $unsigned(redist81_sync_in_aunroll_vunroll_x_in_c1_eni67_82_242_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist81_sync_in_aunroll_vunroll_x_in_c1_eni67_82_242_wraddr_q = redist81_sync_in_aunroll_vunroll_x_in_c1_eni67_82_242_wraddr_i[7:0];

    // redist81_sync_in_aunroll_vunroll_x_in_c1_eni67_82_242_mem(DUALMEM,1255)
    assign redist81_sync_in_aunroll_vunroll_x_in_c1_eni67_82_242_mem_ia = redist81_sync_in_aunroll_vunroll_x_in_c1_eni67_82_242_inputreg0_q;
    assign redist81_sync_in_aunroll_vunroll_x_in_c1_eni67_82_242_mem_aa = redist81_sync_in_aunroll_vunroll_x_in_c1_eni67_82_242_wraddr_q;
    assign redist81_sync_in_aunroll_vunroll_x_in_c1_eni67_82_242_mem_ab = redist81_sync_in_aunroll_vunroll_x_in_c1_eni67_82_242_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist81_sync_in_aunroll_vunroll_x_in_c1_eni67_82_242_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist81_sync_in_aunroll_vunroll_x_in_c1_eni67_82_242_mem_aa),
        .data_a(redist81_sync_in_aunroll_vunroll_x_in_c1_eni67_82_242_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist81_sync_in_aunroll_vunroll_x_in_c1_eni67_82_242_mem_ab),
        .q_b(redist81_sync_in_aunroll_vunroll_x_in_c1_eni67_82_242_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist81_sync_in_aunroll_vunroll_x_in_c1_eni67_82_242_mem_q = redist81_sync_in_aunroll_vunroll_x_in_c1_eni67_82_242_mem_iq[31:0];

    // redist81_sync_in_aunroll_vunroll_x_in_c1_eni67_82_242_outputreg0(DELAY,1254)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist81_sync_in_aunroll_vunroll_x_in_c1_eni67_82_242_outputreg0_q <= redist81_sync_in_aunroll_vunroll_x_in_c1_eni67_82_242_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod313_cnn1940_dspb_native_dot_product_vunroll_x(BLACKBOX,47)@1333
    // in in_0@1334
    // in in_1@1334
    // in in_scalarProductPortChainin@1334
    // out out_primWireOut@1339
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000039Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod313_cnn1940_dspb_native_dot_product_vunroll_x (
        .in_0(redist81_sync_in_aunroll_vunroll_x_in_c1_eni67_82_242_outputreg0_q),
        .in_1(redist338_sync_in_aunroll_vunroll_x_in_c1_eni67_338_242_outputreg0_q),
        .in_2(redist80_sync_in_aunroll_vunroll_x_in_c1_eni67_81_241_outputreg0_q),
        .in_3(redist337_sync_in_aunroll_vunroll_x_in_c1_eni67_337_241_outputreg0_q),
        .in_scalarProductPortChainin(redist603_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod308_cnn1933_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod313_cnn1940_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist602_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod313_cnn1940_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,743)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist602_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod313_cnn1940_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod313_cnn1940_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist82_sync_in_aunroll_vunroll_x_in_c1_eni67_83_247_offset(CONSTANT,1263)
    assign redist82_sync_in_aunroll_vunroll_x_in_c1_eni67_83_247_offset_q = 8'b00001110;

    // redist339_sync_in_aunroll_vunroll_x_in_c1_eni67_339_247_rdcnt(ADD,2779)
    assign redist339_sync_in_aunroll_vunroll_x_in_c1_eni67_339_247_rdcnt_a = {1'b0, redist339_sync_in_aunroll_vunroll_x_in_c1_eni67_339_247_wraddr_q};
    assign redist339_sync_in_aunroll_vunroll_x_in_c1_eni67_339_247_rdcnt_b = {1'b0, redist82_sync_in_aunroll_vunroll_x_in_c1_eni67_83_247_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist339_sync_in_aunroll_vunroll_x_in_c1_eni67_339_247_rdcnt_o <= $unsigned(redist339_sync_in_aunroll_vunroll_x_in_c1_eni67_339_247_rdcnt_a) + $unsigned(redist339_sync_in_aunroll_vunroll_x_in_c1_eni67_339_247_rdcnt_b);
        end
    end
    assign redist339_sync_in_aunroll_vunroll_x_in_c1_eni67_339_247_rdcnt_q = redist339_sync_in_aunroll_vunroll_x_in_c1_eni67_339_247_rdcnt_o[8:0];

    // redist339_sync_in_aunroll_vunroll_x_in_c1_eni67_339_247_inputreg0(DELAY,2774)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist339_sync_in_aunroll_vunroll_x_in_c1_eni67_339_247_inputreg0_q <= in_c1_eni67_339;
        end
    end

    // redist339_sync_in_aunroll_vunroll_x_in_c1_eni67_339_247_wraddr(COUNTER,2777)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist339_sync_in_aunroll_vunroll_x_in_c1_eni67_339_247_wraddr_i <= $unsigned(redist339_sync_in_aunroll_vunroll_x_in_c1_eni67_339_247_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist339_sync_in_aunroll_vunroll_x_in_c1_eni67_339_247_wraddr_q = redist339_sync_in_aunroll_vunroll_x_in_c1_eni67_339_247_wraddr_i[7:0];

    // redist339_sync_in_aunroll_vunroll_x_in_c1_eni67_339_247_mem(DUALMEM,2776)
    assign redist339_sync_in_aunroll_vunroll_x_in_c1_eni67_339_247_mem_ia = redist339_sync_in_aunroll_vunroll_x_in_c1_eni67_339_247_inputreg0_q;
    assign redist339_sync_in_aunroll_vunroll_x_in_c1_eni67_339_247_mem_aa = redist339_sync_in_aunroll_vunroll_x_in_c1_eni67_339_247_wraddr_q;
    assign redist339_sync_in_aunroll_vunroll_x_in_c1_eni67_339_247_mem_ab = redist339_sync_in_aunroll_vunroll_x_in_c1_eni67_339_247_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist339_sync_in_aunroll_vunroll_x_in_c1_eni67_339_247_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist339_sync_in_aunroll_vunroll_x_in_c1_eni67_339_247_mem_aa),
        .data_a(redist339_sync_in_aunroll_vunroll_x_in_c1_eni67_339_247_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist339_sync_in_aunroll_vunroll_x_in_c1_eni67_339_247_mem_ab),
        .q_b(redist339_sync_in_aunroll_vunroll_x_in_c1_eni67_339_247_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist339_sync_in_aunroll_vunroll_x_in_c1_eni67_339_247_mem_q = redist339_sync_in_aunroll_vunroll_x_in_c1_eni67_339_247_mem_iq[31:0];

    // redist339_sync_in_aunroll_vunroll_x_in_c1_eni67_339_247_outputreg0(DELAY,2775)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist339_sync_in_aunroll_vunroll_x_in_c1_eni67_339_247_outputreg0_q <= redist339_sync_in_aunroll_vunroll_x_in_c1_eni67_339_247_mem_q;
        end
    end

    // redist82_sync_in_aunroll_vunroll_x_in_c1_eni67_83_247_rdcnt(ADD,1264)
    assign redist82_sync_in_aunroll_vunroll_x_in_c1_eni67_83_247_rdcnt_a = {1'b0, redist82_sync_in_aunroll_vunroll_x_in_c1_eni67_83_247_wraddr_q};
    assign redist82_sync_in_aunroll_vunroll_x_in_c1_eni67_83_247_rdcnt_b = {1'b0, redist82_sync_in_aunroll_vunroll_x_in_c1_eni67_83_247_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist82_sync_in_aunroll_vunroll_x_in_c1_eni67_83_247_rdcnt_o <= $unsigned(redist82_sync_in_aunroll_vunroll_x_in_c1_eni67_83_247_rdcnt_a) + $unsigned(redist82_sync_in_aunroll_vunroll_x_in_c1_eni67_83_247_rdcnt_b);
        end
    end
    assign redist82_sync_in_aunroll_vunroll_x_in_c1_eni67_83_247_rdcnt_q = redist82_sync_in_aunroll_vunroll_x_in_c1_eni67_83_247_rdcnt_o[8:0];

    // redist82_sync_in_aunroll_vunroll_x_in_c1_eni67_83_247_inputreg0(DELAY,1259)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist82_sync_in_aunroll_vunroll_x_in_c1_eni67_83_247_inputreg0_q <= in_c1_eni67_83;
        end
    end

    // redist82_sync_in_aunroll_vunroll_x_in_c1_eni67_83_247_wraddr(COUNTER,1262)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist82_sync_in_aunroll_vunroll_x_in_c1_eni67_83_247_wraddr_i <= $unsigned(redist82_sync_in_aunroll_vunroll_x_in_c1_eni67_83_247_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist82_sync_in_aunroll_vunroll_x_in_c1_eni67_83_247_wraddr_q = redist82_sync_in_aunroll_vunroll_x_in_c1_eni67_83_247_wraddr_i[7:0];

    // redist82_sync_in_aunroll_vunroll_x_in_c1_eni67_83_247_mem(DUALMEM,1261)
    assign redist82_sync_in_aunroll_vunroll_x_in_c1_eni67_83_247_mem_ia = redist82_sync_in_aunroll_vunroll_x_in_c1_eni67_83_247_inputreg0_q;
    assign redist82_sync_in_aunroll_vunroll_x_in_c1_eni67_83_247_mem_aa = redist82_sync_in_aunroll_vunroll_x_in_c1_eni67_83_247_wraddr_q;
    assign redist82_sync_in_aunroll_vunroll_x_in_c1_eni67_83_247_mem_ab = redist82_sync_in_aunroll_vunroll_x_in_c1_eni67_83_247_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist82_sync_in_aunroll_vunroll_x_in_c1_eni67_83_247_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist82_sync_in_aunroll_vunroll_x_in_c1_eni67_83_247_mem_aa),
        .data_a(redist82_sync_in_aunroll_vunroll_x_in_c1_eni67_83_247_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist82_sync_in_aunroll_vunroll_x_in_c1_eni67_83_247_mem_ab),
        .q_b(redist82_sync_in_aunroll_vunroll_x_in_c1_eni67_83_247_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist82_sync_in_aunroll_vunroll_x_in_c1_eni67_83_247_mem_q = redist82_sync_in_aunroll_vunroll_x_in_c1_eni67_83_247_mem_iq[31:0];

    // redist82_sync_in_aunroll_vunroll_x_in_c1_eni67_83_247_outputreg0(DELAY,1260)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist82_sync_in_aunroll_vunroll_x_in_c1_eni67_83_247_outputreg0_q <= redist82_sync_in_aunroll_vunroll_x_in_c1_eni67_83_247_mem_q;
        end
    end

    // redist83_sync_in_aunroll_vunroll_x_in_c1_eni67_84_248_offset(CONSTANT,1269)
    assign redist83_sync_in_aunroll_vunroll_x_in_c1_eni67_84_248_offset_q = 8'b00001101;

    // redist340_sync_in_aunroll_vunroll_x_in_c1_eni67_340_248_rdcnt(ADD,2785)
    assign redist340_sync_in_aunroll_vunroll_x_in_c1_eni67_340_248_rdcnt_a = {1'b0, redist340_sync_in_aunroll_vunroll_x_in_c1_eni67_340_248_wraddr_q};
    assign redist340_sync_in_aunroll_vunroll_x_in_c1_eni67_340_248_rdcnt_b = {1'b0, redist83_sync_in_aunroll_vunroll_x_in_c1_eni67_84_248_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist340_sync_in_aunroll_vunroll_x_in_c1_eni67_340_248_rdcnt_o <= $unsigned(redist340_sync_in_aunroll_vunroll_x_in_c1_eni67_340_248_rdcnt_a) + $unsigned(redist340_sync_in_aunroll_vunroll_x_in_c1_eni67_340_248_rdcnt_b);
        end
    end
    assign redist340_sync_in_aunroll_vunroll_x_in_c1_eni67_340_248_rdcnt_q = redist340_sync_in_aunroll_vunroll_x_in_c1_eni67_340_248_rdcnt_o[8:0];

    // redist340_sync_in_aunroll_vunroll_x_in_c1_eni67_340_248_inputreg0(DELAY,2780)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist340_sync_in_aunroll_vunroll_x_in_c1_eni67_340_248_inputreg0_q <= in_c1_eni67_340;
        end
    end

    // redist340_sync_in_aunroll_vunroll_x_in_c1_eni67_340_248_wraddr(COUNTER,2783)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist340_sync_in_aunroll_vunroll_x_in_c1_eni67_340_248_wraddr_i <= $unsigned(redist340_sync_in_aunroll_vunroll_x_in_c1_eni67_340_248_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist340_sync_in_aunroll_vunroll_x_in_c1_eni67_340_248_wraddr_q = redist340_sync_in_aunroll_vunroll_x_in_c1_eni67_340_248_wraddr_i[7:0];

    // redist340_sync_in_aunroll_vunroll_x_in_c1_eni67_340_248_mem(DUALMEM,2782)
    assign redist340_sync_in_aunroll_vunroll_x_in_c1_eni67_340_248_mem_ia = redist340_sync_in_aunroll_vunroll_x_in_c1_eni67_340_248_inputreg0_q;
    assign redist340_sync_in_aunroll_vunroll_x_in_c1_eni67_340_248_mem_aa = redist340_sync_in_aunroll_vunroll_x_in_c1_eni67_340_248_wraddr_q;
    assign redist340_sync_in_aunroll_vunroll_x_in_c1_eni67_340_248_mem_ab = redist340_sync_in_aunroll_vunroll_x_in_c1_eni67_340_248_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist340_sync_in_aunroll_vunroll_x_in_c1_eni67_340_248_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist340_sync_in_aunroll_vunroll_x_in_c1_eni67_340_248_mem_aa),
        .data_a(redist340_sync_in_aunroll_vunroll_x_in_c1_eni67_340_248_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist340_sync_in_aunroll_vunroll_x_in_c1_eni67_340_248_mem_ab),
        .q_b(redist340_sync_in_aunroll_vunroll_x_in_c1_eni67_340_248_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist340_sync_in_aunroll_vunroll_x_in_c1_eni67_340_248_mem_q = redist340_sync_in_aunroll_vunroll_x_in_c1_eni67_340_248_mem_iq[31:0];

    // redist340_sync_in_aunroll_vunroll_x_in_c1_eni67_340_248_outputreg0(DELAY,2781)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist340_sync_in_aunroll_vunroll_x_in_c1_eni67_340_248_outputreg0_q <= redist340_sync_in_aunroll_vunroll_x_in_c1_eni67_340_248_mem_q;
        end
    end

    // redist83_sync_in_aunroll_vunroll_x_in_c1_eni67_84_248_rdcnt(ADD,1270)
    assign redist83_sync_in_aunroll_vunroll_x_in_c1_eni67_84_248_rdcnt_a = {1'b0, redist83_sync_in_aunroll_vunroll_x_in_c1_eni67_84_248_wraddr_q};
    assign redist83_sync_in_aunroll_vunroll_x_in_c1_eni67_84_248_rdcnt_b = {1'b0, redist83_sync_in_aunroll_vunroll_x_in_c1_eni67_84_248_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist83_sync_in_aunroll_vunroll_x_in_c1_eni67_84_248_rdcnt_o <= $unsigned(redist83_sync_in_aunroll_vunroll_x_in_c1_eni67_84_248_rdcnt_a) + $unsigned(redist83_sync_in_aunroll_vunroll_x_in_c1_eni67_84_248_rdcnt_b);
        end
    end
    assign redist83_sync_in_aunroll_vunroll_x_in_c1_eni67_84_248_rdcnt_q = redist83_sync_in_aunroll_vunroll_x_in_c1_eni67_84_248_rdcnt_o[8:0];

    // redist83_sync_in_aunroll_vunroll_x_in_c1_eni67_84_248_inputreg0(DELAY,1265)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist83_sync_in_aunroll_vunroll_x_in_c1_eni67_84_248_inputreg0_q <= in_c1_eni67_84;
        end
    end

    // redist83_sync_in_aunroll_vunroll_x_in_c1_eni67_84_248_wraddr(COUNTER,1268)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist83_sync_in_aunroll_vunroll_x_in_c1_eni67_84_248_wraddr_i <= $unsigned(redist83_sync_in_aunroll_vunroll_x_in_c1_eni67_84_248_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist83_sync_in_aunroll_vunroll_x_in_c1_eni67_84_248_wraddr_q = redist83_sync_in_aunroll_vunroll_x_in_c1_eni67_84_248_wraddr_i[7:0];

    // redist83_sync_in_aunroll_vunroll_x_in_c1_eni67_84_248_mem(DUALMEM,1267)
    assign redist83_sync_in_aunroll_vunroll_x_in_c1_eni67_84_248_mem_ia = redist83_sync_in_aunroll_vunroll_x_in_c1_eni67_84_248_inputreg0_q;
    assign redist83_sync_in_aunroll_vunroll_x_in_c1_eni67_84_248_mem_aa = redist83_sync_in_aunroll_vunroll_x_in_c1_eni67_84_248_wraddr_q;
    assign redist83_sync_in_aunroll_vunroll_x_in_c1_eni67_84_248_mem_ab = redist83_sync_in_aunroll_vunroll_x_in_c1_eni67_84_248_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist83_sync_in_aunroll_vunroll_x_in_c1_eni67_84_248_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist83_sync_in_aunroll_vunroll_x_in_c1_eni67_84_248_mem_aa),
        .data_a(redist83_sync_in_aunroll_vunroll_x_in_c1_eni67_84_248_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist83_sync_in_aunroll_vunroll_x_in_c1_eni67_84_248_mem_ab),
        .q_b(redist83_sync_in_aunroll_vunroll_x_in_c1_eni67_84_248_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist83_sync_in_aunroll_vunroll_x_in_c1_eni67_84_248_mem_q = redist83_sync_in_aunroll_vunroll_x_in_c1_eni67_84_248_mem_iq[31:0];

    // redist83_sync_in_aunroll_vunroll_x_in_c1_eni67_84_248_outputreg0(DELAY,1266)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist83_sync_in_aunroll_vunroll_x_in_c1_eni67_84_248_outputreg0_q <= redist83_sync_in_aunroll_vunroll_x_in_c1_eni67_84_248_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod318_cnn1946_dspb_native_dot_product_vunroll_x(BLACKBOX,48)@1339
    // in in_0@1340
    // in in_1@1340
    // in in_scalarProductPortChainin@1340
    // out out_primWireOut@1345
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000040Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod318_cnn1946_dspb_native_dot_product_vunroll_x (
        .in_0(redist83_sync_in_aunroll_vunroll_x_in_c1_eni67_84_248_outputreg0_q),
        .in_1(redist340_sync_in_aunroll_vunroll_x_in_c1_eni67_340_248_outputreg0_q),
        .in_2(redist82_sync_in_aunroll_vunroll_x_in_c1_eni67_83_247_outputreg0_q),
        .in_3(redist339_sync_in_aunroll_vunroll_x_in_c1_eni67_339_247_outputreg0_q),
        .in_scalarProductPortChainin(redist602_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod313_cnn1940_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod318_cnn1946_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist601_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod318_cnn1946_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,742)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist601_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod318_cnn1946_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod318_cnn1946_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist84_sync_in_aunroll_vunroll_x_in_c1_eni67_85_253_offset(CONSTANT,1275)
    assign redist84_sync_in_aunroll_vunroll_x_in_c1_eni67_85_253_offset_q = 8'b00001000;

    // redist341_sync_in_aunroll_vunroll_x_in_c1_eni67_341_253_rdcnt(ADD,2791)
    assign redist341_sync_in_aunroll_vunroll_x_in_c1_eni67_341_253_rdcnt_a = {1'b0, redist341_sync_in_aunroll_vunroll_x_in_c1_eni67_341_253_wraddr_q};
    assign redist341_sync_in_aunroll_vunroll_x_in_c1_eni67_341_253_rdcnt_b = {1'b0, redist84_sync_in_aunroll_vunroll_x_in_c1_eni67_85_253_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist341_sync_in_aunroll_vunroll_x_in_c1_eni67_341_253_rdcnt_o <= $unsigned(redist341_sync_in_aunroll_vunroll_x_in_c1_eni67_341_253_rdcnt_a) + $unsigned(redist341_sync_in_aunroll_vunroll_x_in_c1_eni67_341_253_rdcnt_b);
        end
    end
    assign redist341_sync_in_aunroll_vunroll_x_in_c1_eni67_341_253_rdcnt_q = redist341_sync_in_aunroll_vunroll_x_in_c1_eni67_341_253_rdcnt_o[8:0];

    // redist341_sync_in_aunroll_vunroll_x_in_c1_eni67_341_253_inputreg0(DELAY,2786)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist341_sync_in_aunroll_vunroll_x_in_c1_eni67_341_253_inputreg0_q <= in_c1_eni67_341;
        end
    end

    // redist341_sync_in_aunroll_vunroll_x_in_c1_eni67_341_253_wraddr(COUNTER,2789)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist341_sync_in_aunroll_vunroll_x_in_c1_eni67_341_253_wraddr_i <= $unsigned(redist341_sync_in_aunroll_vunroll_x_in_c1_eni67_341_253_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist341_sync_in_aunroll_vunroll_x_in_c1_eni67_341_253_wraddr_q = redist341_sync_in_aunroll_vunroll_x_in_c1_eni67_341_253_wraddr_i[7:0];

    // redist341_sync_in_aunroll_vunroll_x_in_c1_eni67_341_253_mem(DUALMEM,2788)
    assign redist341_sync_in_aunroll_vunroll_x_in_c1_eni67_341_253_mem_ia = redist341_sync_in_aunroll_vunroll_x_in_c1_eni67_341_253_inputreg0_q;
    assign redist341_sync_in_aunroll_vunroll_x_in_c1_eni67_341_253_mem_aa = redist341_sync_in_aunroll_vunroll_x_in_c1_eni67_341_253_wraddr_q;
    assign redist341_sync_in_aunroll_vunroll_x_in_c1_eni67_341_253_mem_ab = redist341_sync_in_aunroll_vunroll_x_in_c1_eni67_341_253_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist341_sync_in_aunroll_vunroll_x_in_c1_eni67_341_253_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist341_sync_in_aunroll_vunroll_x_in_c1_eni67_341_253_mem_aa),
        .data_a(redist341_sync_in_aunroll_vunroll_x_in_c1_eni67_341_253_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist341_sync_in_aunroll_vunroll_x_in_c1_eni67_341_253_mem_ab),
        .q_b(redist341_sync_in_aunroll_vunroll_x_in_c1_eni67_341_253_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist341_sync_in_aunroll_vunroll_x_in_c1_eni67_341_253_mem_q = redist341_sync_in_aunroll_vunroll_x_in_c1_eni67_341_253_mem_iq[31:0];

    // redist341_sync_in_aunroll_vunroll_x_in_c1_eni67_341_253_outputreg0(DELAY,2787)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist341_sync_in_aunroll_vunroll_x_in_c1_eni67_341_253_outputreg0_q <= redist341_sync_in_aunroll_vunroll_x_in_c1_eni67_341_253_mem_q;
        end
    end

    // redist84_sync_in_aunroll_vunroll_x_in_c1_eni67_85_253_rdcnt(ADD,1276)
    assign redist84_sync_in_aunroll_vunroll_x_in_c1_eni67_85_253_rdcnt_a = {1'b0, redist84_sync_in_aunroll_vunroll_x_in_c1_eni67_85_253_wraddr_q};
    assign redist84_sync_in_aunroll_vunroll_x_in_c1_eni67_85_253_rdcnt_b = {1'b0, redist84_sync_in_aunroll_vunroll_x_in_c1_eni67_85_253_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist84_sync_in_aunroll_vunroll_x_in_c1_eni67_85_253_rdcnt_o <= $unsigned(redist84_sync_in_aunroll_vunroll_x_in_c1_eni67_85_253_rdcnt_a) + $unsigned(redist84_sync_in_aunroll_vunroll_x_in_c1_eni67_85_253_rdcnt_b);
        end
    end
    assign redist84_sync_in_aunroll_vunroll_x_in_c1_eni67_85_253_rdcnt_q = redist84_sync_in_aunroll_vunroll_x_in_c1_eni67_85_253_rdcnt_o[8:0];

    // redist84_sync_in_aunroll_vunroll_x_in_c1_eni67_85_253_inputreg0(DELAY,1271)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist84_sync_in_aunroll_vunroll_x_in_c1_eni67_85_253_inputreg0_q <= in_c1_eni67_85;
        end
    end

    // redist84_sync_in_aunroll_vunroll_x_in_c1_eni67_85_253_wraddr(COUNTER,1274)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist84_sync_in_aunroll_vunroll_x_in_c1_eni67_85_253_wraddr_i <= $unsigned(redist84_sync_in_aunroll_vunroll_x_in_c1_eni67_85_253_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist84_sync_in_aunroll_vunroll_x_in_c1_eni67_85_253_wraddr_q = redist84_sync_in_aunroll_vunroll_x_in_c1_eni67_85_253_wraddr_i[7:0];

    // redist84_sync_in_aunroll_vunroll_x_in_c1_eni67_85_253_mem(DUALMEM,1273)
    assign redist84_sync_in_aunroll_vunroll_x_in_c1_eni67_85_253_mem_ia = redist84_sync_in_aunroll_vunroll_x_in_c1_eni67_85_253_inputreg0_q;
    assign redist84_sync_in_aunroll_vunroll_x_in_c1_eni67_85_253_mem_aa = redist84_sync_in_aunroll_vunroll_x_in_c1_eni67_85_253_wraddr_q;
    assign redist84_sync_in_aunroll_vunroll_x_in_c1_eni67_85_253_mem_ab = redist84_sync_in_aunroll_vunroll_x_in_c1_eni67_85_253_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist84_sync_in_aunroll_vunroll_x_in_c1_eni67_85_253_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist84_sync_in_aunroll_vunroll_x_in_c1_eni67_85_253_mem_aa),
        .data_a(redist84_sync_in_aunroll_vunroll_x_in_c1_eni67_85_253_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist84_sync_in_aunroll_vunroll_x_in_c1_eni67_85_253_mem_ab),
        .q_b(redist84_sync_in_aunroll_vunroll_x_in_c1_eni67_85_253_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist84_sync_in_aunroll_vunroll_x_in_c1_eni67_85_253_mem_q = redist84_sync_in_aunroll_vunroll_x_in_c1_eni67_85_253_mem_iq[31:0];

    // redist84_sync_in_aunroll_vunroll_x_in_c1_eni67_85_253_outputreg0(DELAY,1272)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist84_sync_in_aunroll_vunroll_x_in_c1_eni67_85_253_outputreg0_q <= redist84_sync_in_aunroll_vunroll_x_in_c1_eni67_85_253_mem_q;
        end
    end

    // redist85_sync_in_aunroll_vunroll_x_in_c1_eni67_86_254_offset(CONSTANT,1281)
    assign redist85_sync_in_aunroll_vunroll_x_in_c1_eni67_86_254_offset_q = 8'b00000111;

    // redist342_sync_in_aunroll_vunroll_x_in_c1_eni67_342_254_rdcnt(ADD,2797)
    assign redist342_sync_in_aunroll_vunroll_x_in_c1_eni67_342_254_rdcnt_a = {1'b0, redist342_sync_in_aunroll_vunroll_x_in_c1_eni67_342_254_wraddr_q};
    assign redist342_sync_in_aunroll_vunroll_x_in_c1_eni67_342_254_rdcnt_b = {1'b0, redist85_sync_in_aunroll_vunroll_x_in_c1_eni67_86_254_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist342_sync_in_aunroll_vunroll_x_in_c1_eni67_342_254_rdcnt_o <= $unsigned(redist342_sync_in_aunroll_vunroll_x_in_c1_eni67_342_254_rdcnt_a) + $unsigned(redist342_sync_in_aunroll_vunroll_x_in_c1_eni67_342_254_rdcnt_b);
        end
    end
    assign redist342_sync_in_aunroll_vunroll_x_in_c1_eni67_342_254_rdcnt_q = redist342_sync_in_aunroll_vunroll_x_in_c1_eni67_342_254_rdcnt_o[8:0];

    // redist342_sync_in_aunroll_vunroll_x_in_c1_eni67_342_254_inputreg0(DELAY,2792)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist342_sync_in_aunroll_vunroll_x_in_c1_eni67_342_254_inputreg0_q <= in_c1_eni67_342;
        end
    end

    // redist342_sync_in_aunroll_vunroll_x_in_c1_eni67_342_254_wraddr(COUNTER,2795)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist342_sync_in_aunroll_vunroll_x_in_c1_eni67_342_254_wraddr_i <= $unsigned(redist342_sync_in_aunroll_vunroll_x_in_c1_eni67_342_254_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist342_sync_in_aunroll_vunroll_x_in_c1_eni67_342_254_wraddr_q = redist342_sync_in_aunroll_vunroll_x_in_c1_eni67_342_254_wraddr_i[7:0];

    // redist342_sync_in_aunroll_vunroll_x_in_c1_eni67_342_254_mem(DUALMEM,2794)
    assign redist342_sync_in_aunroll_vunroll_x_in_c1_eni67_342_254_mem_ia = redist342_sync_in_aunroll_vunroll_x_in_c1_eni67_342_254_inputreg0_q;
    assign redist342_sync_in_aunroll_vunroll_x_in_c1_eni67_342_254_mem_aa = redist342_sync_in_aunroll_vunroll_x_in_c1_eni67_342_254_wraddr_q;
    assign redist342_sync_in_aunroll_vunroll_x_in_c1_eni67_342_254_mem_ab = redist342_sync_in_aunroll_vunroll_x_in_c1_eni67_342_254_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist342_sync_in_aunroll_vunroll_x_in_c1_eni67_342_254_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist342_sync_in_aunroll_vunroll_x_in_c1_eni67_342_254_mem_aa),
        .data_a(redist342_sync_in_aunroll_vunroll_x_in_c1_eni67_342_254_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist342_sync_in_aunroll_vunroll_x_in_c1_eni67_342_254_mem_ab),
        .q_b(redist342_sync_in_aunroll_vunroll_x_in_c1_eni67_342_254_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist342_sync_in_aunroll_vunroll_x_in_c1_eni67_342_254_mem_q = redist342_sync_in_aunroll_vunroll_x_in_c1_eni67_342_254_mem_iq[31:0];

    // redist342_sync_in_aunroll_vunroll_x_in_c1_eni67_342_254_outputreg0(DELAY,2793)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist342_sync_in_aunroll_vunroll_x_in_c1_eni67_342_254_outputreg0_q <= redist342_sync_in_aunroll_vunroll_x_in_c1_eni67_342_254_mem_q;
        end
    end

    // redist85_sync_in_aunroll_vunroll_x_in_c1_eni67_86_254_rdcnt(ADD,1282)
    assign redist85_sync_in_aunroll_vunroll_x_in_c1_eni67_86_254_rdcnt_a = {1'b0, redist85_sync_in_aunroll_vunroll_x_in_c1_eni67_86_254_wraddr_q};
    assign redist85_sync_in_aunroll_vunroll_x_in_c1_eni67_86_254_rdcnt_b = {1'b0, redist85_sync_in_aunroll_vunroll_x_in_c1_eni67_86_254_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist85_sync_in_aunroll_vunroll_x_in_c1_eni67_86_254_rdcnt_o <= $unsigned(redist85_sync_in_aunroll_vunroll_x_in_c1_eni67_86_254_rdcnt_a) + $unsigned(redist85_sync_in_aunroll_vunroll_x_in_c1_eni67_86_254_rdcnt_b);
        end
    end
    assign redist85_sync_in_aunroll_vunroll_x_in_c1_eni67_86_254_rdcnt_q = redist85_sync_in_aunroll_vunroll_x_in_c1_eni67_86_254_rdcnt_o[8:0];

    // redist85_sync_in_aunroll_vunroll_x_in_c1_eni67_86_254_inputreg0(DELAY,1277)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist85_sync_in_aunroll_vunroll_x_in_c1_eni67_86_254_inputreg0_q <= in_c1_eni67_86;
        end
    end

    // redist85_sync_in_aunroll_vunroll_x_in_c1_eni67_86_254_wraddr(COUNTER,1280)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist85_sync_in_aunroll_vunroll_x_in_c1_eni67_86_254_wraddr_i <= $unsigned(redist85_sync_in_aunroll_vunroll_x_in_c1_eni67_86_254_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist85_sync_in_aunroll_vunroll_x_in_c1_eni67_86_254_wraddr_q = redist85_sync_in_aunroll_vunroll_x_in_c1_eni67_86_254_wraddr_i[7:0];

    // redist85_sync_in_aunroll_vunroll_x_in_c1_eni67_86_254_mem(DUALMEM,1279)
    assign redist85_sync_in_aunroll_vunroll_x_in_c1_eni67_86_254_mem_ia = redist85_sync_in_aunroll_vunroll_x_in_c1_eni67_86_254_inputreg0_q;
    assign redist85_sync_in_aunroll_vunroll_x_in_c1_eni67_86_254_mem_aa = redist85_sync_in_aunroll_vunroll_x_in_c1_eni67_86_254_wraddr_q;
    assign redist85_sync_in_aunroll_vunroll_x_in_c1_eni67_86_254_mem_ab = redist85_sync_in_aunroll_vunroll_x_in_c1_eni67_86_254_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist85_sync_in_aunroll_vunroll_x_in_c1_eni67_86_254_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist85_sync_in_aunroll_vunroll_x_in_c1_eni67_86_254_mem_aa),
        .data_a(redist85_sync_in_aunroll_vunroll_x_in_c1_eni67_86_254_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist85_sync_in_aunroll_vunroll_x_in_c1_eni67_86_254_mem_ab),
        .q_b(redist85_sync_in_aunroll_vunroll_x_in_c1_eni67_86_254_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist85_sync_in_aunroll_vunroll_x_in_c1_eni67_86_254_mem_q = redist85_sync_in_aunroll_vunroll_x_in_c1_eni67_86_254_mem_iq[31:0];

    // redist85_sync_in_aunroll_vunroll_x_in_c1_eni67_86_254_outputreg0(DELAY,1278)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist85_sync_in_aunroll_vunroll_x_in_c1_eni67_86_254_outputreg0_q <= redist85_sync_in_aunroll_vunroll_x_in_c1_eni67_86_254_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod323_cnn1953_dspb_native_dot_product_vunroll_x(BLACKBOX,49)@1345
    // in in_0@1346
    // in in_1@1346
    // in in_scalarProductPortChainin@1346
    // out out_primWireOut@1351
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000041Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod323_cnn1953_dspb_native_dot_product_vunroll_x (
        .in_0(redist85_sync_in_aunroll_vunroll_x_in_c1_eni67_86_254_outputreg0_q),
        .in_1(redist342_sync_in_aunroll_vunroll_x_in_c1_eni67_342_254_outputreg0_q),
        .in_2(redist84_sync_in_aunroll_vunroll_x_in_c1_eni67_85_253_outputreg0_q),
        .in_3(redist341_sync_in_aunroll_vunroll_x_in_c1_eni67_341_253_outputreg0_q),
        .in_scalarProductPortChainin(redist601_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod318_cnn1946_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod323_cnn1953_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist600_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod323_cnn1953_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,741)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist600_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod323_cnn1953_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod323_cnn1953_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist86_sync_in_aunroll_vunroll_x_in_c1_eni67_87_259_offset(CONSTANT,1287)
    assign redist86_sync_in_aunroll_vunroll_x_in_c1_eni67_87_259_offset_q = 8'b00000010;

    // redist343_sync_in_aunroll_vunroll_x_in_c1_eni67_343_259_rdcnt(ADD,2803)
    assign redist343_sync_in_aunroll_vunroll_x_in_c1_eni67_343_259_rdcnt_a = {1'b0, redist343_sync_in_aunroll_vunroll_x_in_c1_eni67_343_259_wraddr_q};
    assign redist343_sync_in_aunroll_vunroll_x_in_c1_eni67_343_259_rdcnt_b = {1'b0, redist86_sync_in_aunroll_vunroll_x_in_c1_eni67_87_259_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist343_sync_in_aunroll_vunroll_x_in_c1_eni67_343_259_rdcnt_o <= $unsigned(redist343_sync_in_aunroll_vunroll_x_in_c1_eni67_343_259_rdcnt_a) + $unsigned(redist343_sync_in_aunroll_vunroll_x_in_c1_eni67_343_259_rdcnt_b);
        end
    end
    assign redist343_sync_in_aunroll_vunroll_x_in_c1_eni67_343_259_rdcnt_q = redist343_sync_in_aunroll_vunroll_x_in_c1_eni67_343_259_rdcnt_o[8:0];

    // redist343_sync_in_aunroll_vunroll_x_in_c1_eni67_343_259_inputreg0(DELAY,2798)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist343_sync_in_aunroll_vunroll_x_in_c1_eni67_343_259_inputreg0_q <= in_c1_eni67_343;
        end
    end

    // redist343_sync_in_aunroll_vunroll_x_in_c1_eni67_343_259_wraddr(COUNTER,2801)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist343_sync_in_aunroll_vunroll_x_in_c1_eni67_343_259_wraddr_i <= $unsigned(redist343_sync_in_aunroll_vunroll_x_in_c1_eni67_343_259_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist343_sync_in_aunroll_vunroll_x_in_c1_eni67_343_259_wraddr_q = redist343_sync_in_aunroll_vunroll_x_in_c1_eni67_343_259_wraddr_i[7:0];

    // redist343_sync_in_aunroll_vunroll_x_in_c1_eni67_343_259_mem(DUALMEM,2800)
    assign redist343_sync_in_aunroll_vunroll_x_in_c1_eni67_343_259_mem_ia = redist343_sync_in_aunroll_vunroll_x_in_c1_eni67_343_259_inputreg0_q;
    assign redist343_sync_in_aunroll_vunroll_x_in_c1_eni67_343_259_mem_aa = redist343_sync_in_aunroll_vunroll_x_in_c1_eni67_343_259_wraddr_q;
    assign redist343_sync_in_aunroll_vunroll_x_in_c1_eni67_343_259_mem_ab = redist343_sync_in_aunroll_vunroll_x_in_c1_eni67_343_259_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist343_sync_in_aunroll_vunroll_x_in_c1_eni67_343_259_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist343_sync_in_aunroll_vunroll_x_in_c1_eni67_343_259_mem_aa),
        .data_a(redist343_sync_in_aunroll_vunroll_x_in_c1_eni67_343_259_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist343_sync_in_aunroll_vunroll_x_in_c1_eni67_343_259_mem_ab),
        .q_b(redist343_sync_in_aunroll_vunroll_x_in_c1_eni67_343_259_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist343_sync_in_aunroll_vunroll_x_in_c1_eni67_343_259_mem_q = redist343_sync_in_aunroll_vunroll_x_in_c1_eni67_343_259_mem_iq[31:0];

    // redist343_sync_in_aunroll_vunroll_x_in_c1_eni67_343_259_outputreg0(DELAY,2799)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist343_sync_in_aunroll_vunroll_x_in_c1_eni67_343_259_outputreg0_q <= redist343_sync_in_aunroll_vunroll_x_in_c1_eni67_343_259_mem_q;
        end
    end

    // redist86_sync_in_aunroll_vunroll_x_in_c1_eni67_87_259_rdcnt(ADD,1288)
    assign redist86_sync_in_aunroll_vunroll_x_in_c1_eni67_87_259_rdcnt_a = {1'b0, redist86_sync_in_aunroll_vunroll_x_in_c1_eni67_87_259_wraddr_q};
    assign redist86_sync_in_aunroll_vunroll_x_in_c1_eni67_87_259_rdcnt_b = {1'b0, redist86_sync_in_aunroll_vunroll_x_in_c1_eni67_87_259_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist86_sync_in_aunroll_vunroll_x_in_c1_eni67_87_259_rdcnt_o <= $unsigned(redist86_sync_in_aunroll_vunroll_x_in_c1_eni67_87_259_rdcnt_a) + $unsigned(redist86_sync_in_aunroll_vunroll_x_in_c1_eni67_87_259_rdcnt_b);
        end
    end
    assign redist86_sync_in_aunroll_vunroll_x_in_c1_eni67_87_259_rdcnt_q = redist86_sync_in_aunroll_vunroll_x_in_c1_eni67_87_259_rdcnt_o[8:0];

    // redist86_sync_in_aunroll_vunroll_x_in_c1_eni67_87_259_inputreg0(DELAY,1283)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist86_sync_in_aunroll_vunroll_x_in_c1_eni67_87_259_inputreg0_q <= in_c1_eni67_87;
        end
    end

    // redist86_sync_in_aunroll_vunroll_x_in_c1_eni67_87_259_wraddr(COUNTER,1286)
    // low=0, high=255, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist86_sync_in_aunroll_vunroll_x_in_c1_eni67_87_259_wraddr_i <= $unsigned(redist86_sync_in_aunroll_vunroll_x_in_c1_eni67_87_259_wraddr_i) + $unsigned(8'd1);
        end
    end
    assign redist86_sync_in_aunroll_vunroll_x_in_c1_eni67_87_259_wraddr_q = redist86_sync_in_aunroll_vunroll_x_in_c1_eni67_87_259_wraddr_i[7:0];

    // redist86_sync_in_aunroll_vunroll_x_in_c1_eni67_87_259_mem(DUALMEM,1285)
    assign redist86_sync_in_aunroll_vunroll_x_in_c1_eni67_87_259_mem_ia = redist86_sync_in_aunroll_vunroll_x_in_c1_eni67_87_259_inputreg0_q;
    assign redist86_sync_in_aunroll_vunroll_x_in_c1_eni67_87_259_mem_aa = redist86_sync_in_aunroll_vunroll_x_in_c1_eni67_87_259_wraddr_q;
    assign redist86_sync_in_aunroll_vunroll_x_in_c1_eni67_87_259_mem_ab = redist86_sync_in_aunroll_vunroll_x_in_c1_eni67_87_259_rdcnt_q[7:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(8),
        .numwords_a(256),
        .width_b(32),
        .widthad_b(8),
        .numwords_b(256),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist86_sync_in_aunroll_vunroll_x_in_c1_eni67_87_259_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist86_sync_in_aunroll_vunroll_x_in_c1_eni67_87_259_mem_aa),
        .data_a(redist86_sync_in_aunroll_vunroll_x_in_c1_eni67_87_259_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist86_sync_in_aunroll_vunroll_x_in_c1_eni67_87_259_mem_ab),
        .q_b(redist86_sync_in_aunroll_vunroll_x_in_c1_eni67_87_259_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist86_sync_in_aunroll_vunroll_x_in_c1_eni67_87_259_mem_q = redist86_sync_in_aunroll_vunroll_x_in_c1_eni67_87_259_mem_iq[31:0];

    // redist86_sync_in_aunroll_vunroll_x_in_c1_eni67_87_259_outputreg0(DELAY,1284)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist86_sync_in_aunroll_vunroll_x_in_c1_eni67_87_259_outputreg0_q <= redist86_sync_in_aunroll_vunroll_x_in_c1_eni67_87_259_mem_q;
        end
    end

    // redist87_sync_in_aunroll_vunroll_x_in_c1_eni67_88_260_offset(CONSTANT,1293)
    assign redist87_sync_in_aunroll_vunroll_x_in_c1_eni67_88_260_offset_q = 9'b100000001;

    // redist344_sync_in_aunroll_vunroll_x_in_c1_eni67_344_260_rdcnt(ADD,2809)
    assign redist344_sync_in_aunroll_vunroll_x_in_c1_eni67_344_260_rdcnt_a = {1'b0, redist344_sync_in_aunroll_vunroll_x_in_c1_eni67_344_260_wraddr_q};
    assign redist344_sync_in_aunroll_vunroll_x_in_c1_eni67_344_260_rdcnt_b = {1'b0, redist87_sync_in_aunroll_vunroll_x_in_c1_eni67_88_260_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist344_sync_in_aunroll_vunroll_x_in_c1_eni67_344_260_rdcnt_o <= $unsigned(redist344_sync_in_aunroll_vunroll_x_in_c1_eni67_344_260_rdcnt_a) + $unsigned(redist344_sync_in_aunroll_vunroll_x_in_c1_eni67_344_260_rdcnt_b);
        end
    end
    assign redist344_sync_in_aunroll_vunroll_x_in_c1_eni67_344_260_rdcnt_q = redist344_sync_in_aunroll_vunroll_x_in_c1_eni67_344_260_rdcnt_o[9:0];

    // redist344_sync_in_aunroll_vunroll_x_in_c1_eni67_344_260_inputreg0(DELAY,2804)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist344_sync_in_aunroll_vunroll_x_in_c1_eni67_344_260_inputreg0_q <= in_c1_eni67_344;
        end
    end

    // redist344_sync_in_aunroll_vunroll_x_in_c1_eni67_344_260_wraddr(COUNTER,2807)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist344_sync_in_aunroll_vunroll_x_in_c1_eni67_344_260_wraddr_i <= $unsigned(redist344_sync_in_aunroll_vunroll_x_in_c1_eni67_344_260_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist344_sync_in_aunroll_vunroll_x_in_c1_eni67_344_260_wraddr_q = redist344_sync_in_aunroll_vunroll_x_in_c1_eni67_344_260_wraddr_i[8:0];

    // redist344_sync_in_aunroll_vunroll_x_in_c1_eni67_344_260_mem(DUALMEM,2806)
    assign redist344_sync_in_aunroll_vunroll_x_in_c1_eni67_344_260_mem_ia = redist344_sync_in_aunroll_vunroll_x_in_c1_eni67_344_260_inputreg0_q;
    assign redist344_sync_in_aunroll_vunroll_x_in_c1_eni67_344_260_mem_aa = redist344_sync_in_aunroll_vunroll_x_in_c1_eni67_344_260_wraddr_q;
    assign redist344_sync_in_aunroll_vunroll_x_in_c1_eni67_344_260_mem_ab = redist344_sync_in_aunroll_vunroll_x_in_c1_eni67_344_260_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist344_sync_in_aunroll_vunroll_x_in_c1_eni67_344_260_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist344_sync_in_aunroll_vunroll_x_in_c1_eni67_344_260_mem_aa),
        .data_a(redist344_sync_in_aunroll_vunroll_x_in_c1_eni67_344_260_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist344_sync_in_aunroll_vunroll_x_in_c1_eni67_344_260_mem_ab),
        .q_b(redist344_sync_in_aunroll_vunroll_x_in_c1_eni67_344_260_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist344_sync_in_aunroll_vunroll_x_in_c1_eni67_344_260_mem_q = redist344_sync_in_aunroll_vunroll_x_in_c1_eni67_344_260_mem_iq[31:0];

    // redist344_sync_in_aunroll_vunroll_x_in_c1_eni67_344_260_outputreg0(DELAY,2805)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist344_sync_in_aunroll_vunroll_x_in_c1_eni67_344_260_outputreg0_q <= redist344_sync_in_aunroll_vunroll_x_in_c1_eni67_344_260_mem_q;
        end
    end

    // redist87_sync_in_aunroll_vunroll_x_in_c1_eni67_88_260_rdcnt(ADD,1294)
    assign redist87_sync_in_aunroll_vunroll_x_in_c1_eni67_88_260_rdcnt_a = {1'b0, redist87_sync_in_aunroll_vunroll_x_in_c1_eni67_88_260_wraddr_q};
    assign redist87_sync_in_aunroll_vunroll_x_in_c1_eni67_88_260_rdcnt_b = {1'b0, redist87_sync_in_aunroll_vunroll_x_in_c1_eni67_88_260_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist87_sync_in_aunroll_vunroll_x_in_c1_eni67_88_260_rdcnt_o <= $unsigned(redist87_sync_in_aunroll_vunroll_x_in_c1_eni67_88_260_rdcnt_a) + $unsigned(redist87_sync_in_aunroll_vunroll_x_in_c1_eni67_88_260_rdcnt_b);
        end
    end
    assign redist87_sync_in_aunroll_vunroll_x_in_c1_eni67_88_260_rdcnt_q = redist87_sync_in_aunroll_vunroll_x_in_c1_eni67_88_260_rdcnt_o[9:0];

    // redist87_sync_in_aunroll_vunroll_x_in_c1_eni67_88_260_inputreg0(DELAY,1289)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist87_sync_in_aunroll_vunroll_x_in_c1_eni67_88_260_inputreg0_q <= in_c1_eni67_88;
        end
    end

    // redist87_sync_in_aunroll_vunroll_x_in_c1_eni67_88_260_wraddr(COUNTER,1292)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist87_sync_in_aunroll_vunroll_x_in_c1_eni67_88_260_wraddr_i <= $unsigned(redist87_sync_in_aunroll_vunroll_x_in_c1_eni67_88_260_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist87_sync_in_aunroll_vunroll_x_in_c1_eni67_88_260_wraddr_q = redist87_sync_in_aunroll_vunroll_x_in_c1_eni67_88_260_wraddr_i[8:0];

    // redist87_sync_in_aunroll_vunroll_x_in_c1_eni67_88_260_mem(DUALMEM,1291)
    assign redist87_sync_in_aunroll_vunroll_x_in_c1_eni67_88_260_mem_ia = redist87_sync_in_aunroll_vunroll_x_in_c1_eni67_88_260_inputreg0_q;
    assign redist87_sync_in_aunroll_vunroll_x_in_c1_eni67_88_260_mem_aa = redist87_sync_in_aunroll_vunroll_x_in_c1_eni67_88_260_wraddr_q;
    assign redist87_sync_in_aunroll_vunroll_x_in_c1_eni67_88_260_mem_ab = redist87_sync_in_aunroll_vunroll_x_in_c1_eni67_88_260_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist87_sync_in_aunroll_vunroll_x_in_c1_eni67_88_260_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist87_sync_in_aunroll_vunroll_x_in_c1_eni67_88_260_mem_aa),
        .data_a(redist87_sync_in_aunroll_vunroll_x_in_c1_eni67_88_260_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist87_sync_in_aunroll_vunroll_x_in_c1_eni67_88_260_mem_ab),
        .q_b(redist87_sync_in_aunroll_vunroll_x_in_c1_eni67_88_260_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist87_sync_in_aunroll_vunroll_x_in_c1_eni67_88_260_mem_q = redist87_sync_in_aunroll_vunroll_x_in_c1_eni67_88_260_mem_iq[31:0];

    // redist87_sync_in_aunroll_vunroll_x_in_c1_eni67_88_260_outputreg0(DELAY,1290)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist87_sync_in_aunroll_vunroll_x_in_c1_eni67_88_260_outputreg0_q <= redist87_sync_in_aunroll_vunroll_x_in_c1_eni67_88_260_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod328_cnn1959_dspb_native_dot_product_vunroll_x(BLACKBOX,50)@1351
    // in in_0@1352
    // in in_1@1352
    // in in_scalarProductPortChainin@1352
    // out out_primWireOut@1357
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000042Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod328_cnn1959_dspb_native_dot_product_vunroll_x (
        .in_0(redist87_sync_in_aunroll_vunroll_x_in_c1_eni67_88_260_outputreg0_q),
        .in_1(redist344_sync_in_aunroll_vunroll_x_in_c1_eni67_344_260_outputreg0_q),
        .in_2(redist86_sync_in_aunroll_vunroll_x_in_c1_eni67_87_259_outputreg0_q),
        .in_3(redist343_sync_in_aunroll_vunroll_x_in_c1_eni67_343_259_outputreg0_q),
        .in_scalarProductPortChainin(redist600_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod323_cnn1953_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod328_cnn1959_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist599_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod328_cnn1959_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,740)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist599_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod328_cnn1959_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod328_cnn1959_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist88_sync_in_aunroll_vunroll_x_in_c1_eni67_89_265_offset(CONSTANT,1299)
    assign redist88_sync_in_aunroll_vunroll_x_in_c1_eni67_89_265_offset_q = 9'b011111100;

    // redist345_sync_in_aunroll_vunroll_x_in_c1_eni67_345_265_rdcnt(ADD,2815)
    assign redist345_sync_in_aunroll_vunroll_x_in_c1_eni67_345_265_rdcnt_a = {1'b0, redist345_sync_in_aunroll_vunroll_x_in_c1_eni67_345_265_wraddr_q};
    assign redist345_sync_in_aunroll_vunroll_x_in_c1_eni67_345_265_rdcnt_b = {1'b0, redist88_sync_in_aunroll_vunroll_x_in_c1_eni67_89_265_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist345_sync_in_aunroll_vunroll_x_in_c1_eni67_345_265_rdcnt_o <= $unsigned(redist345_sync_in_aunroll_vunroll_x_in_c1_eni67_345_265_rdcnt_a) + $unsigned(redist345_sync_in_aunroll_vunroll_x_in_c1_eni67_345_265_rdcnt_b);
        end
    end
    assign redist345_sync_in_aunroll_vunroll_x_in_c1_eni67_345_265_rdcnt_q = redist345_sync_in_aunroll_vunroll_x_in_c1_eni67_345_265_rdcnt_o[9:0];

    // redist345_sync_in_aunroll_vunroll_x_in_c1_eni67_345_265_inputreg0(DELAY,2810)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist345_sync_in_aunroll_vunroll_x_in_c1_eni67_345_265_inputreg0_q <= in_c1_eni67_345;
        end
    end

    // redist345_sync_in_aunroll_vunroll_x_in_c1_eni67_345_265_wraddr(COUNTER,2813)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist345_sync_in_aunroll_vunroll_x_in_c1_eni67_345_265_wraddr_i <= $unsigned(redist345_sync_in_aunroll_vunroll_x_in_c1_eni67_345_265_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist345_sync_in_aunroll_vunroll_x_in_c1_eni67_345_265_wraddr_q = redist345_sync_in_aunroll_vunroll_x_in_c1_eni67_345_265_wraddr_i[8:0];

    // redist345_sync_in_aunroll_vunroll_x_in_c1_eni67_345_265_mem(DUALMEM,2812)
    assign redist345_sync_in_aunroll_vunroll_x_in_c1_eni67_345_265_mem_ia = redist345_sync_in_aunroll_vunroll_x_in_c1_eni67_345_265_inputreg0_q;
    assign redist345_sync_in_aunroll_vunroll_x_in_c1_eni67_345_265_mem_aa = redist345_sync_in_aunroll_vunroll_x_in_c1_eni67_345_265_wraddr_q;
    assign redist345_sync_in_aunroll_vunroll_x_in_c1_eni67_345_265_mem_ab = redist345_sync_in_aunroll_vunroll_x_in_c1_eni67_345_265_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist345_sync_in_aunroll_vunroll_x_in_c1_eni67_345_265_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist345_sync_in_aunroll_vunroll_x_in_c1_eni67_345_265_mem_aa),
        .data_a(redist345_sync_in_aunroll_vunroll_x_in_c1_eni67_345_265_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist345_sync_in_aunroll_vunroll_x_in_c1_eni67_345_265_mem_ab),
        .q_b(redist345_sync_in_aunroll_vunroll_x_in_c1_eni67_345_265_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist345_sync_in_aunroll_vunroll_x_in_c1_eni67_345_265_mem_q = redist345_sync_in_aunroll_vunroll_x_in_c1_eni67_345_265_mem_iq[31:0];

    // redist345_sync_in_aunroll_vunroll_x_in_c1_eni67_345_265_outputreg0(DELAY,2811)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist345_sync_in_aunroll_vunroll_x_in_c1_eni67_345_265_outputreg0_q <= redist345_sync_in_aunroll_vunroll_x_in_c1_eni67_345_265_mem_q;
        end
    end

    // redist88_sync_in_aunroll_vunroll_x_in_c1_eni67_89_265_rdcnt(ADD,1300)
    assign redist88_sync_in_aunroll_vunroll_x_in_c1_eni67_89_265_rdcnt_a = {1'b0, redist88_sync_in_aunroll_vunroll_x_in_c1_eni67_89_265_wraddr_q};
    assign redist88_sync_in_aunroll_vunroll_x_in_c1_eni67_89_265_rdcnt_b = {1'b0, redist88_sync_in_aunroll_vunroll_x_in_c1_eni67_89_265_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist88_sync_in_aunroll_vunroll_x_in_c1_eni67_89_265_rdcnt_o <= $unsigned(redist88_sync_in_aunroll_vunroll_x_in_c1_eni67_89_265_rdcnt_a) + $unsigned(redist88_sync_in_aunroll_vunroll_x_in_c1_eni67_89_265_rdcnt_b);
        end
    end
    assign redist88_sync_in_aunroll_vunroll_x_in_c1_eni67_89_265_rdcnt_q = redist88_sync_in_aunroll_vunroll_x_in_c1_eni67_89_265_rdcnt_o[9:0];

    // redist88_sync_in_aunroll_vunroll_x_in_c1_eni67_89_265_inputreg0(DELAY,1295)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist88_sync_in_aunroll_vunroll_x_in_c1_eni67_89_265_inputreg0_q <= in_c1_eni67_89;
        end
    end

    // redist88_sync_in_aunroll_vunroll_x_in_c1_eni67_89_265_wraddr(COUNTER,1298)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist88_sync_in_aunroll_vunroll_x_in_c1_eni67_89_265_wraddr_i <= $unsigned(redist88_sync_in_aunroll_vunroll_x_in_c1_eni67_89_265_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist88_sync_in_aunroll_vunroll_x_in_c1_eni67_89_265_wraddr_q = redist88_sync_in_aunroll_vunroll_x_in_c1_eni67_89_265_wraddr_i[8:0];

    // redist88_sync_in_aunroll_vunroll_x_in_c1_eni67_89_265_mem(DUALMEM,1297)
    assign redist88_sync_in_aunroll_vunroll_x_in_c1_eni67_89_265_mem_ia = redist88_sync_in_aunroll_vunroll_x_in_c1_eni67_89_265_inputreg0_q;
    assign redist88_sync_in_aunroll_vunroll_x_in_c1_eni67_89_265_mem_aa = redist88_sync_in_aunroll_vunroll_x_in_c1_eni67_89_265_wraddr_q;
    assign redist88_sync_in_aunroll_vunroll_x_in_c1_eni67_89_265_mem_ab = redist88_sync_in_aunroll_vunroll_x_in_c1_eni67_89_265_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist88_sync_in_aunroll_vunroll_x_in_c1_eni67_89_265_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist88_sync_in_aunroll_vunroll_x_in_c1_eni67_89_265_mem_aa),
        .data_a(redist88_sync_in_aunroll_vunroll_x_in_c1_eni67_89_265_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist88_sync_in_aunroll_vunroll_x_in_c1_eni67_89_265_mem_ab),
        .q_b(redist88_sync_in_aunroll_vunroll_x_in_c1_eni67_89_265_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist88_sync_in_aunroll_vunroll_x_in_c1_eni67_89_265_mem_q = redist88_sync_in_aunroll_vunroll_x_in_c1_eni67_89_265_mem_iq[31:0];

    // redist88_sync_in_aunroll_vunroll_x_in_c1_eni67_89_265_outputreg0(DELAY,1296)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist88_sync_in_aunroll_vunroll_x_in_c1_eni67_89_265_outputreg0_q <= redist88_sync_in_aunroll_vunroll_x_in_c1_eni67_89_265_mem_q;
        end
    end

    // redist89_sync_in_aunroll_vunroll_x_in_c1_eni67_90_266_offset(CONSTANT,1305)
    assign redist89_sync_in_aunroll_vunroll_x_in_c1_eni67_90_266_offset_q = 9'b011111011;

    // redist346_sync_in_aunroll_vunroll_x_in_c1_eni67_346_266_rdcnt(ADD,2821)
    assign redist346_sync_in_aunroll_vunroll_x_in_c1_eni67_346_266_rdcnt_a = {1'b0, redist346_sync_in_aunroll_vunroll_x_in_c1_eni67_346_266_wraddr_q};
    assign redist346_sync_in_aunroll_vunroll_x_in_c1_eni67_346_266_rdcnt_b = {1'b0, redist89_sync_in_aunroll_vunroll_x_in_c1_eni67_90_266_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist346_sync_in_aunroll_vunroll_x_in_c1_eni67_346_266_rdcnt_o <= $unsigned(redist346_sync_in_aunroll_vunroll_x_in_c1_eni67_346_266_rdcnt_a) + $unsigned(redist346_sync_in_aunroll_vunroll_x_in_c1_eni67_346_266_rdcnt_b);
        end
    end
    assign redist346_sync_in_aunroll_vunroll_x_in_c1_eni67_346_266_rdcnt_q = redist346_sync_in_aunroll_vunroll_x_in_c1_eni67_346_266_rdcnt_o[9:0];

    // redist346_sync_in_aunroll_vunroll_x_in_c1_eni67_346_266_inputreg0(DELAY,2816)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist346_sync_in_aunroll_vunroll_x_in_c1_eni67_346_266_inputreg0_q <= in_c1_eni67_346;
        end
    end

    // redist346_sync_in_aunroll_vunroll_x_in_c1_eni67_346_266_wraddr(COUNTER,2819)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist346_sync_in_aunroll_vunroll_x_in_c1_eni67_346_266_wraddr_i <= $unsigned(redist346_sync_in_aunroll_vunroll_x_in_c1_eni67_346_266_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist346_sync_in_aunroll_vunroll_x_in_c1_eni67_346_266_wraddr_q = redist346_sync_in_aunroll_vunroll_x_in_c1_eni67_346_266_wraddr_i[8:0];

    // redist346_sync_in_aunroll_vunroll_x_in_c1_eni67_346_266_mem(DUALMEM,2818)
    assign redist346_sync_in_aunroll_vunroll_x_in_c1_eni67_346_266_mem_ia = redist346_sync_in_aunroll_vunroll_x_in_c1_eni67_346_266_inputreg0_q;
    assign redist346_sync_in_aunroll_vunroll_x_in_c1_eni67_346_266_mem_aa = redist346_sync_in_aunroll_vunroll_x_in_c1_eni67_346_266_wraddr_q;
    assign redist346_sync_in_aunroll_vunroll_x_in_c1_eni67_346_266_mem_ab = redist346_sync_in_aunroll_vunroll_x_in_c1_eni67_346_266_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist346_sync_in_aunroll_vunroll_x_in_c1_eni67_346_266_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist346_sync_in_aunroll_vunroll_x_in_c1_eni67_346_266_mem_aa),
        .data_a(redist346_sync_in_aunroll_vunroll_x_in_c1_eni67_346_266_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist346_sync_in_aunroll_vunroll_x_in_c1_eni67_346_266_mem_ab),
        .q_b(redist346_sync_in_aunroll_vunroll_x_in_c1_eni67_346_266_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist346_sync_in_aunroll_vunroll_x_in_c1_eni67_346_266_mem_q = redist346_sync_in_aunroll_vunroll_x_in_c1_eni67_346_266_mem_iq[31:0];

    // redist346_sync_in_aunroll_vunroll_x_in_c1_eni67_346_266_outputreg0(DELAY,2817)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist346_sync_in_aunroll_vunroll_x_in_c1_eni67_346_266_outputreg0_q <= redist346_sync_in_aunroll_vunroll_x_in_c1_eni67_346_266_mem_q;
        end
    end

    // redist89_sync_in_aunroll_vunroll_x_in_c1_eni67_90_266_rdcnt(ADD,1306)
    assign redist89_sync_in_aunroll_vunroll_x_in_c1_eni67_90_266_rdcnt_a = {1'b0, redist89_sync_in_aunroll_vunroll_x_in_c1_eni67_90_266_wraddr_q};
    assign redist89_sync_in_aunroll_vunroll_x_in_c1_eni67_90_266_rdcnt_b = {1'b0, redist89_sync_in_aunroll_vunroll_x_in_c1_eni67_90_266_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist89_sync_in_aunroll_vunroll_x_in_c1_eni67_90_266_rdcnt_o <= $unsigned(redist89_sync_in_aunroll_vunroll_x_in_c1_eni67_90_266_rdcnt_a) + $unsigned(redist89_sync_in_aunroll_vunroll_x_in_c1_eni67_90_266_rdcnt_b);
        end
    end
    assign redist89_sync_in_aunroll_vunroll_x_in_c1_eni67_90_266_rdcnt_q = redist89_sync_in_aunroll_vunroll_x_in_c1_eni67_90_266_rdcnt_o[9:0];

    // redist89_sync_in_aunroll_vunroll_x_in_c1_eni67_90_266_inputreg0(DELAY,1301)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist89_sync_in_aunroll_vunroll_x_in_c1_eni67_90_266_inputreg0_q <= in_c1_eni67_90;
        end
    end

    // redist89_sync_in_aunroll_vunroll_x_in_c1_eni67_90_266_wraddr(COUNTER,1304)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist89_sync_in_aunroll_vunroll_x_in_c1_eni67_90_266_wraddr_i <= $unsigned(redist89_sync_in_aunroll_vunroll_x_in_c1_eni67_90_266_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist89_sync_in_aunroll_vunroll_x_in_c1_eni67_90_266_wraddr_q = redist89_sync_in_aunroll_vunroll_x_in_c1_eni67_90_266_wraddr_i[8:0];

    // redist89_sync_in_aunroll_vunroll_x_in_c1_eni67_90_266_mem(DUALMEM,1303)
    assign redist89_sync_in_aunroll_vunroll_x_in_c1_eni67_90_266_mem_ia = redist89_sync_in_aunroll_vunroll_x_in_c1_eni67_90_266_inputreg0_q;
    assign redist89_sync_in_aunroll_vunroll_x_in_c1_eni67_90_266_mem_aa = redist89_sync_in_aunroll_vunroll_x_in_c1_eni67_90_266_wraddr_q;
    assign redist89_sync_in_aunroll_vunroll_x_in_c1_eni67_90_266_mem_ab = redist89_sync_in_aunroll_vunroll_x_in_c1_eni67_90_266_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist89_sync_in_aunroll_vunroll_x_in_c1_eni67_90_266_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist89_sync_in_aunroll_vunroll_x_in_c1_eni67_90_266_mem_aa),
        .data_a(redist89_sync_in_aunroll_vunroll_x_in_c1_eni67_90_266_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist89_sync_in_aunroll_vunroll_x_in_c1_eni67_90_266_mem_ab),
        .q_b(redist89_sync_in_aunroll_vunroll_x_in_c1_eni67_90_266_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist89_sync_in_aunroll_vunroll_x_in_c1_eni67_90_266_mem_q = redist89_sync_in_aunroll_vunroll_x_in_c1_eni67_90_266_mem_iq[31:0];

    // redist89_sync_in_aunroll_vunroll_x_in_c1_eni67_90_266_outputreg0(DELAY,1302)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist89_sync_in_aunroll_vunroll_x_in_c1_eni67_90_266_outputreg0_q <= redist89_sync_in_aunroll_vunroll_x_in_c1_eni67_90_266_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod333_cnn1966_dspb_native_dot_product_vunroll_x(BLACKBOX,51)@1357
    // in in_0@1358
    // in in_1@1358
    // in in_scalarProductPortChainin@1358
    // out out_primWireOut@1363
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000043Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod333_cnn1966_dspb_native_dot_product_vunroll_x (
        .in_0(redist89_sync_in_aunroll_vunroll_x_in_c1_eni67_90_266_outputreg0_q),
        .in_1(redist346_sync_in_aunroll_vunroll_x_in_c1_eni67_346_266_outputreg0_q),
        .in_2(redist88_sync_in_aunroll_vunroll_x_in_c1_eni67_89_265_outputreg0_q),
        .in_3(redist345_sync_in_aunroll_vunroll_x_in_c1_eni67_345_265_outputreg0_q),
        .in_scalarProductPortChainin(redist599_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod328_cnn1959_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod333_cnn1966_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist598_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod333_cnn1966_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,739)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist598_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod333_cnn1966_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod333_cnn1966_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist90_sync_in_aunroll_vunroll_x_in_c1_eni67_91_271_offset(CONSTANT,1311)
    assign redist90_sync_in_aunroll_vunroll_x_in_c1_eni67_91_271_offset_q = 9'b011110110;

    // redist347_sync_in_aunroll_vunroll_x_in_c1_eni67_347_271_rdcnt(ADD,2827)
    assign redist347_sync_in_aunroll_vunroll_x_in_c1_eni67_347_271_rdcnt_a = {1'b0, redist347_sync_in_aunroll_vunroll_x_in_c1_eni67_347_271_wraddr_q};
    assign redist347_sync_in_aunroll_vunroll_x_in_c1_eni67_347_271_rdcnt_b = {1'b0, redist90_sync_in_aunroll_vunroll_x_in_c1_eni67_91_271_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist347_sync_in_aunroll_vunroll_x_in_c1_eni67_347_271_rdcnt_o <= $unsigned(redist347_sync_in_aunroll_vunroll_x_in_c1_eni67_347_271_rdcnt_a) + $unsigned(redist347_sync_in_aunroll_vunroll_x_in_c1_eni67_347_271_rdcnt_b);
        end
    end
    assign redist347_sync_in_aunroll_vunroll_x_in_c1_eni67_347_271_rdcnt_q = redist347_sync_in_aunroll_vunroll_x_in_c1_eni67_347_271_rdcnt_o[9:0];

    // redist347_sync_in_aunroll_vunroll_x_in_c1_eni67_347_271_inputreg0(DELAY,2822)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist347_sync_in_aunroll_vunroll_x_in_c1_eni67_347_271_inputreg0_q <= in_c1_eni67_347;
        end
    end

    // redist347_sync_in_aunroll_vunroll_x_in_c1_eni67_347_271_wraddr(COUNTER,2825)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist347_sync_in_aunroll_vunroll_x_in_c1_eni67_347_271_wraddr_i <= $unsigned(redist347_sync_in_aunroll_vunroll_x_in_c1_eni67_347_271_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist347_sync_in_aunroll_vunroll_x_in_c1_eni67_347_271_wraddr_q = redist347_sync_in_aunroll_vunroll_x_in_c1_eni67_347_271_wraddr_i[8:0];

    // redist347_sync_in_aunroll_vunroll_x_in_c1_eni67_347_271_mem(DUALMEM,2824)
    assign redist347_sync_in_aunroll_vunroll_x_in_c1_eni67_347_271_mem_ia = redist347_sync_in_aunroll_vunroll_x_in_c1_eni67_347_271_inputreg0_q;
    assign redist347_sync_in_aunroll_vunroll_x_in_c1_eni67_347_271_mem_aa = redist347_sync_in_aunroll_vunroll_x_in_c1_eni67_347_271_wraddr_q;
    assign redist347_sync_in_aunroll_vunroll_x_in_c1_eni67_347_271_mem_ab = redist347_sync_in_aunroll_vunroll_x_in_c1_eni67_347_271_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist347_sync_in_aunroll_vunroll_x_in_c1_eni67_347_271_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist347_sync_in_aunroll_vunroll_x_in_c1_eni67_347_271_mem_aa),
        .data_a(redist347_sync_in_aunroll_vunroll_x_in_c1_eni67_347_271_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist347_sync_in_aunroll_vunroll_x_in_c1_eni67_347_271_mem_ab),
        .q_b(redist347_sync_in_aunroll_vunroll_x_in_c1_eni67_347_271_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist347_sync_in_aunroll_vunroll_x_in_c1_eni67_347_271_mem_q = redist347_sync_in_aunroll_vunroll_x_in_c1_eni67_347_271_mem_iq[31:0];

    // redist347_sync_in_aunroll_vunroll_x_in_c1_eni67_347_271_outputreg0(DELAY,2823)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist347_sync_in_aunroll_vunroll_x_in_c1_eni67_347_271_outputreg0_q <= redist347_sync_in_aunroll_vunroll_x_in_c1_eni67_347_271_mem_q;
        end
    end

    // redist90_sync_in_aunroll_vunroll_x_in_c1_eni67_91_271_rdcnt(ADD,1312)
    assign redist90_sync_in_aunroll_vunroll_x_in_c1_eni67_91_271_rdcnt_a = {1'b0, redist90_sync_in_aunroll_vunroll_x_in_c1_eni67_91_271_wraddr_q};
    assign redist90_sync_in_aunroll_vunroll_x_in_c1_eni67_91_271_rdcnt_b = {1'b0, redist90_sync_in_aunroll_vunroll_x_in_c1_eni67_91_271_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist90_sync_in_aunroll_vunroll_x_in_c1_eni67_91_271_rdcnt_o <= $unsigned(redist90_sync_in_aunroll_vunroll_x_in_c1_eni67_91_271_rdcnt_a) + $unsigned(redist90_sync_in_aunroll_vunroll_x_in_c1_eni67_91_271_rdcnt_b);
        end
    end
    assign redist90_sync_in_aunroll_vunroll_x_in_c1_eni67_91_271_rdcnt_q = redist90_sync_in_aunroll_vunroll_x_in_c1_eni67_91_271_rdcnt_o[9:0];

    // redist90_sync_in_aunroll_vunroll_x_in_c1_eni67_91_271_inputreg0(DELAY,1307)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist90_sync_in_aunroll_vunroll_x_in_c1_eni67_91_271_inputreg0_q <= in_c1_eni67_91;
        end
    end

    // redist90_sync_in_aunroll_vunroll_x_in_c1_eni67_91_271_wraddr(COUNTER,1310)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist90_sync_in_aunroll_vunroll_x_in_c1_eni67_91_271_wraddr_i <= $unsigned(redist90_sync_in_aunroll_vunroll_x_in_c1_eni67_91_271_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist90_sync_in_aunroll_vunroll_x_in_c1_eni67_91_271_wraddr_q = redist90_sync_in_aunroll_vunroll_x_in_c1_eni67_91_271_wraddr_i[8:0];

    // redist90_sync_in_aunroll_vunroll_x_in_c1_eni67_91_271_mem(DUALMEM,1309)
    assign redist90_sync_in_aunroll_vunroll_x_in_c1_eni67_91_271_mem_ia = redist90_sync_in_aunroll_vunroll_x_in_c1_eni67_91_271_inputreg0_q;
    assign redist90_sync_in_aunroll_vunroll_x_in_c1_eni67_91_271_mem_aa = redist90_sync_in_aunroll_vunroll_x_in_c1_eni67_91_271_wraddr_q;
    assign redist90_sync_in_aunroll_vunroll_x_in_c1_eni67_91_271_mem_ab = redist90_sync_in_aunroll_vunroll_x_in_c1_eni67_91_271_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist90_sync_in_aunroll_vunroll_x_in_c1_eni67_91_271_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist90_sync_in_aunroll_vunroll_x_in_c1_eni67_91_271_mem_aa),
        .data_a(redist90_sync_in_aunroll_vunroll_x_in_c1_eni67_91_271_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist90_sync_in_aunroll_vunroll_x_in_c1_eni67_91_271_mem_ab),
        .q_b(redist90_sync_in_aunroll_vunroll_x_in_c1_eni67_91_271_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist90_sync_in_aunroll_vunroll_x_in_c1_eni67_91_271_mem_q = redist90_sync_in_aunroll_vunroll_x_in_c1_eni67_91_271_mem_iq[31:0];

    // redist90_sync_in_aunroll_vunroll_x_in_c1_eni67_91_271_outputreg0(DELAY,1308)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist90_sync_in_aunroll_vunroll_x_in_c1_eni67_91_271_outputreg0_q <= redist90_sync_in_aunroll_vunroll_x_in_c1_eni67_91_271_mem_q;
        end
    end

    // redist91_sync_in_aunroll_vunroll_x_in_c1_eni67_92_272_offset(CONSTANT,1317)
    assign redist91_sync_in_aunroll_vunroll_x_in_c1_eni67_92_272_offset_q = 9'b011110101;

    // redist348_sync_in_aunroll_vunroll_x_in_c1_eni67_348_272_rdcnt(ADD,2833)
    assign redist348_sync_in_aunroll_vunroll_x_in_c1_eni67_348_272_rdcnt_a = {1'b0, redist348_sync_in_aunroll_vunroll_x_in_c1_eni67_348_272_wraddr_q};
    assign redist348_sync_in_aunroll_vunroll_x_in_c1_eni67_348_272_rdcnt_b = {1'b0, redist91_sync_in_aunroll_vunroll_x_in_c1_eni67_92_272_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist348_sync_in_aunroll_vunroll_x_in_c1_eni67_348_272_rdcnt_o <= $unsigned(redist348_sync_in_aunroll_vunroll_x_in_c1_eni67_348_272_rdcnt_a) + $unsigned(redist348_sync_in_aunroll_vunroll_x_in_c1_eni67_348_272_rdcnt_b);
        end
    end
    assign redist348_sync_in_aunroll_vunroll_x_in_c1_eni67_348_272_rdcnt_q = redist348_sync_in_aunroll_vunroll_x_in_c1_eni67_348_272_rdcnt_o[9:0];

    // redist348_sync_in_aunroll_vunroll_x_in_c1_eni67_348_272_inputreg0(DELAY,2828)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist348_sync_in_aunroll_vunroll_x_in_c1_eni67_348_272_inputreg0_q <= in_c1_eni67_348;
        end
    end

    // redist348_sync_in_aunroll_vunroll_x_in_c1_eni67_348_272_wraddr(COUNTER,2831)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist348_sync_in_aunroll_vunroll_x_in_c1_eni67_348_272_wraddr_i <= $unsigned(redist348_sync_in_aunroll_vunroll_x_in_c1_eni67_348_272_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist348_sync_in_aunroll_vunroll_x_in_c1_eni67_348_272_wraddr_q = redist348_sync_in_aunroll_vunroll_x_in_c1_eni67_348_272_wraddr_i[8:0];

    // redist348_sync_in_aunroll_vunroll_x_in_c1_eni67_348_272_mem(DUALMEM,2830)
    assign redist348_sync_in_aunroll_vunroll_x_in_c1_eni67_348_272_mem_ia = redist348_sync_in_aunroll_vunroll_x_in_c1_eni67_348_272_inputreg0_q;
    assign redist348_sync_in_aunroll_vunroll_x_in_c1_eni67_348_272_mem_aa = redist348_sync_in_aunroll_vunroll_x_in_c1_eni67_348_272_wraddr_q;
    assign redist348_sync_in_aunroll_vunroll_x_in_c1_eni67_348_272_mem_ab = redist348_sync_in_aunroll_vunroll_x_in_c1_eni67_348_272_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist348_sync_in_aunroll_vunroll_x_in_c1_eni67_348_272_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist348_sync_in_aunroll_vunroll_x_in_c1_eni67_348_272_mem_aa),
        .data_a(redist348_sync_in_aunroll_vunroll_x_in_c1_eni67_348_272_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist348_sync_in_aunroll_vunroll_x_in_c1_eni67_348_272_mem_ab),
        .q_b(redist348_sync_in_aunroll_vunroll_x_in_c1_eni67_348_272_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist348_sync_in_aunroll_vunroll_x_in_c1_eni67_348_272_mem_q = redist348_sync_in_aunroll_vunroll_x_in_c1_eni67_348_272_mem_iq[31:0];

    // redist348_sync_in_aunroll_vunroll_x_in_c1_eni67_348_272_outputreg0(DELAY,2829)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist348_sync_in_aunroll_vunroll_x_in_c1_eni67_348_272_outputreg0_q <= redist348_sync_in_aunroll_vunroll_x_in_c1_eni67_348_272_mem_q;
        end
    end

    // redist91_sync_in_aunroll_vunroll_x_in_c1_eni67_92_272_rdcnt(ADD,1318)
    assign redist91_sync_in_aunroll_vunroll_x_in_c1_eni67_92_272_rdcnt_a = {1'b0, redist91_sync_in_aunroll_vunroll_x_in_c1_eni67_92_272_wraddr_q};
    assign redist91_sync_in_aunroll_vunroll_x_in_c1_eni67_92_272_rdcnt_b = {1'b0, redist91_sync_in_aunroll_vunroll_x_in_c1_eni67_92_272_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist91_sync_in_aunroll_vunroll_x_in_c1_eni67_92_272_rdcnt_o <= $unsigned(redist91_sync_in_aunroll_vunroll_x_in_c1_eni67_92_272_rdcnt_a) + $unsigned(redist91_sync_in_aunroll_vunroll_x_in_c1_eni67_92_272_rdcnt_b);
        end
    end
    assign redist91_sync_in_aunroll_vunroll_x_in_c1_eni67_92_272_rdcnt_q = redist91_sync_in_aunroll_vunroll_x_in_c1_eni67_92_272_rdcnt_o[9:0];

    // redist91_sync_in_aunroll_vunroll_x_in_c1_eni67_92_272_inputreg0(DELAY,1313)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist91_sync_in_aunroll_vunroll_x_in_c1_eni67_92_272_inputreg0_q <= in_c1_eni67_92;
        end
    end

    // redist91_sync_in_aunroll_vunroll_x_in_c1_eni67_92_272_wraddr(COUNTER,1316)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist91_sync_in_aunroll_vunroll_x_in_c1_eni67_92_272_wraddr_i <= $unsigned(redist91_sync_in_aunroll_vunroll_x_in_c1_eni67_92_272_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist91_sync_in_aunroll_vunroll_x_in_c1_eni67_92_272_wraddr_q = redist91_sync_in_aunroll_vunroll_x_in_c1_eni67_92_272_wraddr_i[8:0];

    // redist91_sync_in_aunroll_vunroll_x_in_c1_eni67_92_272_mem(DUALMEM,1315)
    assign redist91_sync_in_aunroll_vunroll_x_in_c1_eni67_92_272_mem_ia = redist91_sync_in_aunroll_vunroll_x_in_c1_eni67_92_272_inputreg0_q;
    assign redist91_sync_in_aunroll_vunroll_x_in_c1_eni67_92_272_mem_aa = redist91_sync_in_aunroll_vunroll_x_in_c1_eni67_92_272_wraddr_q;
    assign redist91_sync_in_aunroll_vunroll_x_in_c1_eni67_92_272_mem_ab = redist91_sync_in_aunroll_vunroll_x_in_c1_eni67_92_272_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist91_sync_in_aunroll_vunroll_x_in_c1_eni67_92_272_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist91_sync_in_aunroll_vunroll_x_in_c1_eni67_92_272_mem_aa),
        .data_a(redist91_sync_in_aunroll_vunroll_x_in_c1_eni67_92_272_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist91_sync_in_aunroll_vunroll_x_in_c1_eni67_92_272_mem_ab),
        .q_b(redist91_sync_in_aunroll_vunroll_x_in_c1_eni67_92_272_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist91_sync_in_aunroll_vunroll_x_in_c1_eni67_92_272_mem_q = redist91_sync_in_aunroll_vunroll_x_in_c1_eni67_92_272_mem_iq[31:0];

    // redist91_sync_in_aunroll_vunroll_x_in_c1_eni67_92_272_outputreg0(DELAY,1314)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist91_sync_in_aunroll_vunroll_x_in_c1_eni67_92_272_outputreg0_q <= redist91_sync_in_aunroll_vunroll_x_in_c1_eni67_92_272_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod338_cnn1972_dspb_native_dot_product_vunroll_x(BLACKBOX,52)@1363
    // in in_0@1364
    // in in_1@1364
    // in in_scalarProductPortChainin@1364
    // out out_primWireOut@1369
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000044Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod338_cnn1972_dspb_native_dot_product_vunroll_x (
        .in_0(redist91_sync_in_aunroll_vunroll_x_in_c1_eni67_92_272_outputreg0_q),
        .in_1(redist348_sync_in_aunroll_vunroll_x_in_c1_eni67_348_272_outputreg0_q),
        .in_2(redist90_sync_in_aunroll_vunroll_x_in_c1_eni67_91_271_outputreg0_q),
        .in_3(redist347_sync_in_aunroll_vunroll_x_in_c1_eni67_347_271_outputreg0_q),
        .in_scalarProductPortChainin(redist598_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod333_cnn1966_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod338_cnn1972_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist597_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod338_cnn1972_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,738)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist597_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod338_cnn1972_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod338_cnn1972_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist92_sync_in_aunroll_vunroll_x_in_c1_eni67_93_277_offset(CONSTANT,1323)
    assign redist92_sync_in_aunroll_vunroll_x_in_c1_eni67_93_277_offset_q = 9'b011110000;

    // redist349_sync_in_aunroll_vunroll_x_in_c1_eni67_349_277_rdcnt(ADD,2839)
    assign redist349_sync_in_aunroll_vunroll_x_in_c1_eni67_349_277_rdcnt_a = {1'b0, redist349_sync_in_aunroll_vunroll_x_in_c1_eni67_349_277_wraddr_q};
    assign redist349_sync_in_aunroll_vunroll_x_in_c1_eni67_349_277_rdcnt_b = {1'b0, redist92_sync_in_aunroll_vunroll_x_in_c1_eni67_93_277_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist349_sync_in_aunroll_vunroll_x_in_c1_eni67_349_277_rdcnt_o <= $unsigned(redist349_sync_in_aunroll_vunroll_x_in_c1_eni67_349_277_rdcnt_a) + $unsigned(redist349_sync_in_aunroll_vunroll_x_in_c1_eni67_349_277_rdcnt_b);
        end
    end
    assign redist349_sync_in_aunroll_vunroll_x_in_c1_eni67_349_277_rdcnt_q = redist349_sync_in_aunroll_vunroll_x_in_c1_eni67_349_277_rdcnt_o[9:0];

    // redist349_sync_in_aunroll_vunroll_x_in_c1_eni67_349_277_inputreg0(DELAY,2834)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist349_sync_in_aunroll_vunroll_x_in_c1_eni67_349_277_inputreg0_q <= in_c1_eni67_349;
        end
    end

    // redist349_sync_in_aunroll_vunroll_x_in_c1_eni67_349_277_wraddr(COUNTER,2837)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist349_sync_in_aunroll_vunroll_x_in_c1_eni67_349_277_wraddr_i <= $unsigned(redist349_sync_in_aunroll_vunroll_x_in_c1_eni67_349_277_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist349_sync_in_aunroll_vunroll_x_in_c1_eni67_349_277_wraddr_q = redist349_sync_in_aunroll_vunroll_x_in_c1_eni67_349_277_wraddr_i[8:0];

    // redist349_sync_in_aunroll_vunroll_x_in_c1_eni67_349_277_mem(DUALMEM,2836)
    assign redist349_sync_in_aunroll_vunroll_x_in_c1_eni67_349_277_mem_ia = redist349_sync_in_aunroll_vunroll_x_in_c1_eni67_349_277_inputreg0_q;
    assign redist349_sync_in_aunroll_vunroll_x_in_c1_eni67_349_277_mem_aa = redist349_sync_in_aunroll_vunroll_x_in_c1_eni67_349_277_wraddr_q;
    assign redist349_sync_in_aunroll_vunroll_x_in_c1_eni67_349_277_mem_ab = redist349_sync_in_aunroll_vunroll_x_in_c1_eni67_349_277_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist349_sync_in_aunroll_vunroll_x_in_c1_eni67_349_277_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist349_sync_in_aunroll_vunroll_x_in_c1_eni67_349_277_mem_aa),
        .data_a(redist349_sync_in_aunroll_vunroll_x_in_c1_eni67_349_277_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist349_sync_in_aunroll_vunroll_x_in_c1_eni67_349_277_mem_ab),
        .q_b(redist349_sync_in_aunroll_vunroll_x_in_c1_eni67_349_277_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist349_sync_in_aunroll_vunroll_x_in_c1_eni67_349_277_mem_q = redist349_sync_in_aunroll_vunroll_x_in_c1_eni67_349_277_mem_iq[31:0];

    // redist349_sync_in_aunroll_vunroll_x_in_c1_eni67_349_277_outputreg0(DELAY,2835)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist349_sync_in_aunroll_vunroll_x_in_c1_eni67_349_277_outputreg0_q <= redist349_sync_in_aunroll_vunroll_x_in_c1_eni67_349_277_mem_q;
        end
    end

    // redist92_sync_in_aunroll_vunroll_x_in_c1_eni67_93_277_rdcnt(ADD,1324)
    assign redist92_sync_in_aunroll_vunroll_x_in_c1_eni67_93_277_rdcnt_a = {1'b0, redist92_sync_in_aunroll_vunroll_x_in_c1_eni67_93_277_wraddr_q};
    assign redist92_sync_in_aunroll_vunroll_x_in_c1_eni67_93_277_rdcnt_b = {1'b0, redist92_sync_in_aunroll_vunroll_x_in_c1_eni67_93_277_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist92_sync_in_aunroll_vunroll_x_in_c1_eni67_93_277_rdcnt_o <= $unsigned(redist92_sync_in_aunroll_vunroll_x_in_c1_eni67_93_277_rdcnt_a) + $unsigned(redist92_sync_in_aunroll_vunroll_x_in_c1_eni67_93_277_rdcnt_b);
        end
    end
    assign redist92_sync_in_aunroll_vunroll_x_in_c1_eni67_93_277_rdcnt_q = redist92_sync_in_aunroll_vunroll_x_in_c1_eni67_93_277_rdcnt_o[9:0];

    // redist92_sync_in_aunroll_vunroll_x_in_c1_eni67_93_277_inputreg0(DELAY,1319)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist92_sync_in_aunroll_vunroll_x_in_c1_eni67_93_277_inputreg0_q <= in_c1_eni67_93;
        end
    end

    // redist92_sync_in_aunroll_vunroll_x_in_c1_eni67_93_277_wraddr(COUNTER,1322)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist92_sync_in_aunroll_vunroll_x_in_c1_eni67_93_277_wraddr_i <= $unsigned(redist92_sync_in_aunroll_vunroll_x_in_c1_eni67_93_277_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist92_sync_in_aunroll_vunroll_x_in_c1_eni67_93_277_wraddr_q = redist92_sync_in_aunroll_vunroll_x_in_c1_eni67_93_277_wraddr_i[8:0];

    // redist92_sync_in_aunroll_vunroll_x_in_c1_eni67_93_277_mem(DUALMEM,1321)
    assign redist92_sync_in_aunroll_vunroll_x_in_c1_eni67_93_277_mem_ia = redist92_sync_in_aunroll_vunroll_x_in_c1_eni67_93_277_inputreg0_q;
    assign redist92_sync_in_aunroll_vunroll_x_in_c1_eni67_93_277_mem_aa = redist92_sync_in_aunroll_vunroll_x_in_c1_eni67_93_277_wraddr_q;
    assign redist92_sync_in_aunroll_vunroll_x_in_c1_eni67_93_277_mem_ab = redist92_sync_in_aunroll_vunroll_x_in_c1_eni67_93_277_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist92_sync_in_aunroll_vunroll_x_in_c1_eni67_93_277_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist92_sync_in_aunroll_vunroll_x_in_c1_eni67_93_277_mem_aa),
        .data_a(redist92_sync_in_aunroll_vunroll_x_in_c1_eni67_93_277_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist92_sync_in_aunroll_vunroll_x_in_c1_eni67_93_277_mem_ab),
        .q_b(redist92_sync_in_aunroll_vunroll_x_in_c1_eni67_93_277_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist92_sync_in_aunroll_vunroll_x_in_c1_eni67_93_277_mem_q = redist92_sync_in_aunroll_vunroll_x_in_c1_eni67_93_277_mem_iq[31:0];

    // redist92_sync_in_aunroll_vunroll_x_in_c1_eni67_93_277_outputreg0(DELAY,1320)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist92_sync_in_aunroll_vunroll_x_in_c1_eni67_93_277_outputreg0_q <= redist92_sync_in_aunroll_vunroll_x_in_c1_eni67_93_277_mem_q;
        end
    end

    // redist93_sync_in_aunroll_vunroll_x_in_c1_eni67_94_278_offset(CONSTANT,1329)
    assign redist93_sync_in_aunroll_vunroll_x_in_c1_eni67_94_278_offset_q = 9'b011101111;

    // redist350_sync_in_aunroll_vunroll_x_in_c1_eni67_350_278_rdcnt(ADD,2845)
    assign redist350_sync_in_aunroll_vunroll_x_in_c1_eni67_350_278_rdcnt_a = {1'b0, redist350_sync_in_aunroll_vunroll_x_in_c1_eni67_350_278_wraddr_q};
    assign redist350_sync_in_aunroll_vunroll_x_in_c1_eni67_350_278_rdcnt_b = {1'b0, redist93_sync_in_aunroll_vunroll_x_in_c1_eni67_94_278_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist350_sync_in_aunroll_vunroll_x_in_c1_eni67_350_278_rdcnt_o <= $unsigned(redist350_sync_in_aunroll_vunroll_x_in_c1_eni67_350_278_rdcnt_a) + $unsigned(redist350_sync_in_aunroll_vunroll_x_in_c1_eni67_350_278_rdcnt_b);
        end
    end
    assign redist350_sync_in_aunroll_vunroll_x_in_c1_eni67_350_278_rdcnt_q = redist350_sync_in_aunroll_vunroll_x_in_c1_eni67_350_278_rdcnt_o[9:0];

    // redist350_sync_in_aunroll_vunroll_x_in_c1_eni67_350_278_inputreg0(DELAY,2840)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist350_sync_in_aunroll_vunroll_x_in_c1_eni67_350_278_inputreg0_q <= in_c1_eni67_350;
        end
    end

    // redist350_sync_in_aunroll_vunroll_x_in_c1_eni67_350_278_wraddr(COUNTER,2843)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist350_sync_in_aunroll_vunroll_x_in_c1_eni67_350_278_wraddr_i <= $unsigned(redist350_sync_in_aunroll_vunroll_x_in_c1_eni67_350_278_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist350_sync_in_aunroll_vunroll_x_in_c1_eni67_350_278_wraddr_q = redist350_sync_in_aunroll_vunroll_x_in_c1_eni67_350_278_wraddr_i[8:0];

    // redist350_sync_in_aunroll_vunroll_x_in_c1_eni67_350_278_mem(DUALMEM,2842)
    assign redist350_sync_in_aunroll_vunroll_x_in_c1_eni67_350_278_mem_ia = redist350_sync_in_aunroll_vunroll_x_in_c1_eni67_350_278_inputreg0_q;
    assign redist350_sync_in_aunroll_vunroll_x_in_c1_eni67_350_278_mem_aa = redist350_sync_in_aunroll_vunroll_x_in_c1_eni67_350_278_wraddr_q;
    assign redist350_sync_in_aunroll_vunroll_x_in_c1_eni67_350_278_mem_ab = redist350_sync_in_aunroll_vunroll_x_in_c1_eni67_350_278_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist350_sync_in_aunroll_vunroll_x_in_c1_eni67_350_278_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist350_sync_in_aunroll_vunroll_x_in_c1_eni67_350_278_mem_aa),
        .data_a(redist350_sync_in_aunroll_vunroll_x_in_c1_eni67_350_278_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist350_sync_in_aunroll_vunroll_x_in_c1_eni67_350_278_mem_ab),
        .q_b(redist350_sync_in_aunroll_vunroll_x_in_c1_eni67_350_278_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist350_sync_in_aunroll_vunroll_x_in_c1_eni67_350_278_mem_q = redist350_sync_in_aunroll_vunroll_x_in_c1_eni67_350_278_mem_iq[31:0];

    // redist350_sync_in_aunroll_vunroll_x_in_c1_eni67_350_278_outputreg0(DELAY,2841)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist350_sync_in_aunroll_vunroll_x_in_c1_eni67_350_278_outputreg0_q <= redist350_sync_in_aunroll_vunroll_x_in_c1_eni67_350_278_mem_q;
        end
    end

    // redist93_sync_in_aunroll_vunroll_x_in_c1_eni67_94_278_rdcnt(ADD,1330)
    assign redist93_sync_in_aunroll_vunroll_x_in_c1_eni67_94_278_rdcnt_a = {1'b0, redist93_sync_in_aunroll_vunroll_x_in_c1_eni67_94_278_wraddr_q};
    assign redist93_sync_in_aunroll_vunroll_x_in_c1_eni67_94_278_rdcnt_b = {1'b0, redist93_sync_in_aunroll_vunroll_x_in_c1_eni67_94_278_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist93_sync_in_aunroll_vunroll_x_in_c1_eni67_94_278_rdcnt_o <= $unsigned(redist93_sync_in_aunroll_vunroll_x_in_c1_eni67_94_278_rdcnt_a) + $unsigned(redist93_sync_in_aunroll_vunroll_x_in_c1_eni67_94_278_rdcnt_b);
        end
    end
    assign redist93_sync_in_aunroll_vunroll_x_in_c1_eni67_94_278_rdcnt_q = redist93_sync_in_aunroll_vunroll_x_in_c1_eni67_94_278_rdcnt_o[9:0];

    // redist93_sync_in_aunroll_vunroll_x_in_c1_eni67_94_278_inputreg0(DELAY,1325)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist93_sync_in_aunroll_vunroll_x_in_c1_eni67_94_278_inputreg0_q <= in_c1_eni67_94;
        end
    end

    // redist93_sync_in_aunroll_vunroll_x_in_c1_eni67_94_278_wraddr(COUNTER,1328)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist93_sync_in_aunroll_vunroll_x_in_c1_eni67_94_278_wraddr_i <= $unsigned(redist93_sync_in_aunroll_vunroll_x_in_c1_eni67_94_278_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist93_sync_in_aunroll_vunroll_x_in_c1_eni67_94_278_wraddr_q = redist93_sync_in_aunroll_vunroll_x_in_c1_eni67_94_278_wraddr_i[8:0];

    // redist93_sync_in_aunroll_vunroll_x_in_c1_eni67_94_278_mem(DUALMEM,1327)
    assign redist93_sync_in_aunroll_vunroll_x_in_c1_eni67_94_278_mem_ia = redist93_sync_in_aunroll_vunroll_x_in_c1_eni67_94_278_inputreg0_q;
    assign redist93_sync_in_aunroll_vunroll_x_in_c1_eni67_94_278_mem_aa = redist93_sync_in_aunroll_vunroll_x_in_c1_eni67_94_278_wraddr_q;
    assign redist93_sync_in_aunroll_vunroll_x_in_c1_eni67_94_278_mem_ab = redist93_sync_in_aunroll_vunroll_x_in_c1_eni67_94_278_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist93_sync_in_aunroll_vunroll_x_in_c1_eni67_94_278_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist93_sync_in_aunroll_vunroll_x_in_c1_eni67_94_278_mem_aa),
        .data_a(redist93_sync_in_aunroll_vunroll_x_in_c1_eni67_94_278_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist93_sync_in_aunroll_vunroll_x_in_c1_eni67_94_278_mem_ab),
        .q_b(redist93_sync_in_aunroll_vunroll_x_in_c1_eni67_94_278_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist93_sync_in_aunroll_vunroll_x_in_c1_eni67_94_278_mem_q = redist93_sync_in_aunroll_vunroll_x_in_c1_eni67_94_278_mem_iq[31:0];

    // redist93_sync_in_aunroll_vunroll_x_in_c1_eni67_94_278_outputreg0(DELAY,1326)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist93_sync_in_aunroll_vunroll_x_in_c1_eni67_94_278_outputreg0_q <= redist93_sync_in_aunroll_vunroll_x_in_c1_eni67_94_278_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod343_cnn1979_dspb_native_dot_product_vunroll_x(BLACKBOX,53)@1369
    // in in_0@1370
    // in in_1@1370
    // in in_scalarProductPortChainin@1370
    // out out_primWireOut@1375
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000045Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod343_cnn1979_dspb_native_dot_product_vunroll_x (
        .in_0(redist93_sync_in_aunroll_vunroll_x_in_c1_eni67_94_278_outputreg0_q),
        .in_1(redist350_sync_in_aunroll_vunroll_x_in_c1_eni67_350_278_outputreg0_q),
        .in_2(redist92_sync_in_aunroll_vunroll_x_in_c1_eni67_93_277_outputreg0_q),
        .in_3(redist349_sync_in_aunroll_vunroll_x_in_c1_eni67_349_277_outputreg0_q),
        .in_scalarProductPortChainin(redist597_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod338_cnn1972_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod343_cnn1979_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist596_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod343_cnn1979_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,737)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist596_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod343_cnn1979_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod343_cnn1979_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist94_sync_in_aunroll_vunroll_x_in_c1_eni67_95_283_offset(CONSTANT,1335)
    assign redist94_sync_in_aunroll_vunroll_x_in_c1_eni67_95_283_offset_q = 9'b011101010;

    // redist351_sync_in_aunroll_vunroll_x_in_c1_eni67_351_283_rdcnt(ADD,2851)
    assign redist351_sync_in_aunroll_vunroll_x_in_c1_eni67_351_283_rdcnt_a = {1'b0, redist351_sync_in_aunroll_vunroll_x_in_c1_eni67_351_283_wraddr_q};
    assign redist351_sync_in_aunroll_vunroll_x_in_c1_eni67_351_283_rdcnt_b = {1'b0, redist94_sync_in_aunroll_vunroll_x_in_c1_eni67_95_283_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist351_sync_in_aunroll_vunroll_x_in_c1_eni67_351_283_rdcnt_o <= $unsigned(redist351_sync_in_aunroll_vunroll_x_in_c1_eni67_351_283_rdcnt_a) + $unsigned(redist351_sync_in_aunroll_vunroll_x_in_c1_eni67_351_283_rdcnt_b);
        end
    end
    assign redist351_sync_in_aunroll_vunroll_x_in_c1_eni67_351_283_rdcnt_q = redist351_sync_in_aunroll_vunroll_x_in_c1_eni67_351_283_rdcnt_o[9:0];

    // redist351_sync_in_aunroll_vunroll_x_in_c1_eni67_351_283_inputreg0(DELAY,2846)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist351_sync_in_aunroll_vunroll_x_in_c1_eni67_351_283_inputreg0_q <= in_c1_eni67_351;
        end
    end

    // redist351_sync_in_aunroll_vunroll_x_in_c1_eni67_351_283_wraddr(COUNTER,2849)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist351_sync_in_aunroll_vunroll_x_in_c1_eni67_351_283_wraddr_i <= $unsigned(redist351_sync_in_aunroll_vunroll_x_in_c1_eni67_351_283_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist351_sync_in_aunroll_vunroll_x_in_c1_eni67_351_283_wraddr_q = redist351_sync_in_aunroll_vunroll_x_in_c1_eni67_351_283_wraddr_i[8:0];

    // redist351_sync_in_aunroll_vunroll_x_in_c1_eni67_351_283_mem(DUALMEM,2848)
    assign redist351_sync_in_aunroll_vunroll_x_in_c1_eni67_351_283_mem_ia = redist351_sync_in_aunroll_vunroll_x_in_c1_eni67_351_283_inputreg0_q;
    assign redist351_sync_in_aunroll_vunroll_x_in_c1_eni67_351_283_mem_aa = redist351_sync_in_aunroll_vunroll_x_in_c1_eni67_351_283_wraddr_q;
    assign redist351_sync_in_aunroll_vunroll_x_in_c1_eni67_351_283_mem_ab = redist351_sync_in_aunroll_vunroll_x_in_c1_eni67_351_283_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist351_sync_in_aunroll_vunroll_x_in_c1_eni67_351_283_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist351_sync_in_aunroll_vunroll_x_in_c1_eni67_351_283_mem_aa),
        .data_a(redist351_sync_in_aunroll_vunroll_x_in_c1_eni67_351_283_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist351_sync_in_aunroll_vunroll_x_in_c1_eni67_351_283_mem_ab),
        .q_b(redist351_sync_in_aunroll_vunroll_x_in_c1_eni67_351_283_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist351_sync_in_aunroll_vunroll_x_in_c1_eni67_351_283_mem_q = redist351_sync_in_aunroll_vunroll_x_in_c1_eni67_351_283_mem_iq[31:0];

    // redist351_sync_in_aunroll_vunroll_x_in_c1_eni67_351_283_outputreg0(DELAY,2847)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist351_sync_in_aunroll_vunroll_x_in_c1_eni67_351_283_outputreg0_q <= redist351_sync_in_aunroll_vunroll_x_in_c1_eni67_351_283_mem_q;
        end
    end

    // redist94_sync_in_aunroll_vunroll_x_in_c1_eni67_95_283_rdcnt(ADD,1336)
    assign redist94_sync_in_aunroll_vunroll_x_in_c1_eni67_95_283_rdcnt_a = {1'b0, redist94_sync_in_aunroll_vunroll_x_in_c1_eni67_95_283_wraddr_q};
    assign redist94_sync_in_aunroll_vunroll_x_in_c1_eni67_95_283_rdcnt_b = {1'b0, redist94_sync_in_aunroll_vunroll_x_in_c1_eni67_95_283_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist94_sync_in_aunroll_vunroll_x_in_c1_eni67_95_283_rdcnt_o <= $unsigned(redist94_sync_in_aunroll_vunroll_x_in_c1_eni67_95_283_rdcnt_a) + $unsigned(redist94_sync_in_aunroll_vunroll_x_in_c1_eni67_95_283_rdcnt_b);
        end
    end
    assign redist94_sync_in_aunroll_vunroll_x_in_c1_eni67_95_283_rdcnt_q = redist94_sync_in_aunroll_vunroll_x_in_c1_eni67_95_283_rdcnt_o[9:0];

    // redist94_sync_in_aunroll_vunroll_x_in_c1_eni67_95_283_inputreg0(DELAY,1331)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist94_sync_in_aunroll_vunroll_x_in_c1_eni67_95_283_inputreg0_q <= in_c1_eni67_95;
        end
    end

    // redist94_sync_in_aunroll_vunroll_x_in_c1_eni67_95_283_wraddr(COUNTER,1334)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist94_sync_in_aunroll_vunroll_x_in_c1_eni67_95_283_wraddr_i <= $unsigned(redist94_sync_in_aunroll_vunroll_x_in_c1_eni67_95_283_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist94_sync_in_aunroll_vunroll_x_in_c1_eni67_95_283_wraddr_q = redist94_sync_in_aunroll_vunroll_x_in_c1_eni67_95_283_wraddr_i[8:0];

    // redist94_sync_in_aunroll_vunroll_x_in_c1_eni67_95_283_mem(DUALMEM,1333)
    assign redist94_sync_in_aunroll_vunroll_x_in_c1_eni67_95_283_mem_ia = redist94_sync_in_aunroll_vunroll_x_in_c1_eni67_95_283_inputreg0_q;
    assign redist94_sync_in_aunroll_vunroll_x_in_c1_eni67_95_283_mem_aa = redist94_sync_in_aunroll_vunroll_x_in_c1_eni67_95_283_wraddr_q;
    assign redist94_sync_in_aunroll_vunroll_x_in_c1_eni67_95_283_mem_ab = redist94_sync_in_aunroll_vunroll_x_in_c1_eni67_95_283_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist94_sync_in_aunroll_vunroll_x_in_c1_eni67_95_283_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist94_sync_in_aunroll_vunroll_x_in_c1_eni67_95_283_mem_aa),
        .data_a(redist94_sync_in_aunroll_vunroll_x_in_c1_eni67_95_283_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist94_sync_in_aunroll_vunroll_x_in_c1_eni67_95_283_mem_ab),
        .q_b(redist94_sync_in_aunroll_vunroll_x_in_c1_eni67_95_283_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist94_sync_in_aunroll_vunroll_x_in_c1_eni67_95_283_mem_q = redist94_sync_in_aunroll_vunroll_x_in_c1_eni67_95_283_mem_iq[31:0];

    // redist94_sync_in_aunroll_vunroll_x_in_c1_eni67_95_283_outputreg0(DELAY,1332)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist94_sync_in_aunroll_vunroll_x_in_c1_eni67_95_283_outputreg0_q <= redist94_sync_in_aunroll_vunroll_x_in_c1_eni67_95_283_mem_q;
        end
    end

    // redist95_sync_in_aunroll_vunroll_x_in_c1_eni67_96_284_offset(CONSTANT,1341)
    assign redist95_sync_in_aunroll_vunroll_x_in_c1_eni67_96_284_offset_q = 9'b011101001;

    // redist352_sync_in_aunroll_vunroll_x_in_c1_eni67_352_284_rdcnt(ADD,2857)
    assign redist352_sync_in_aunroll_vunroll_x_in_c1_eni67_352_284_rdcnt_a = {1'b0, redist352_sync_in_aunroll_vunroll_x_in_c1_eni67_352_284_wraddr_q};
    assign redist352_sync_in_aunroll_vunroll_x_in_c1_eni67_352_284_rdcnt_b = {1'b0, redist95_sync_in_aunroll_vunroll_x_in_c1_eni67_96_284_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist352_sync_in_aunroll_vunroll_x_in_c1_eni67_352_284_rdcnt_o <= $unsigned(redist352_sync_in_aunroll_vunroll_x_in_c1_eni67_352_284_rdcnt_a) + $unsigned(redist352_sync_in_aunroll_vunroll_x_in_c1_eni67_352_284_rdcnt_b);
        end
    end
    assign redist352_sync_in_aunroll_vunroll_x_in_c1_eni67_352_284_rdcnt_q = redist352_sync_in_aunroll_vunroll_x_in_c1_eni67_352_284_rdcnt_o[9:0];

    // redist352_sync_in_aunroll_vunroll_x_in_c1_eni67_352_284_inputreg0(DELAY,2852)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist352_sync_in_aunroll_vunroll_x_in_c1_eni67_352_284_inputreg0_q <= in_c1_eni67_352;
        end
    end

    // redist352_sync_in_aunroll_vunroll_x_in_c1_eni67_352_284_wraddr(COUNTER,2855)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist352_sync_in_aunroll_vunroll_x_in_c1_eni67_352_284_wraddr_i <= $unsigned(redist352_sync_in_aunroll_vunroll_x_in_c1_eni67_352_284_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist352_sync_in_aunroll_vunroll_x_in_c1_eni67_352_284_wraddr_q = redist352_sync_in_aunroll_vunroll_x_in_c1_eni67_352_284_wraddr_i[8:0];

    // redist352_sync_in_aunroll_vunroll_x_in_c1_eni67_352_284_mem(DUALMEM,2854)
    assign redist352_sync_in_aunroll_vunroll_x_in_c1_eni67_352_284_mem_ia = redist352_sync_in_aunroll_vunroll_x_in_c1_eni67_352_284_inputreg0_q;
    assign redist352_sync_in_aunroll_vunroll_x_in_c1_eni67_352_284_mem_aa = redist352_sync_in_aunroll_vunroll_x_in_c1_eni67_352_284_wraddr_q;
    assign redist352_sync_in_aunroll_vunroll_x_in_c1_eni67_352_284_mem_ab = redist352_sync_in_aunroll_vunroll_x_in_c1_eni67_352_284_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist352_sync_in_aunroll_vunroll_x_in_c1_eni67_352_284_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist352_sync_in_aunroll_vunroll_x_in_c1_eni67_352_284_mem_aa),
        .data_a(redist352_sync_in_aunroll_vunroll_x_in_c1_eni67_352_284_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist352_sync_in_aunroll_vunroll_x_in_c1_eni67_352_284_mem_ab),
        .q_b(redist352_sync_in_aunroll_vunroll_x_in_c1_eni67_352_284_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist352_sync_in_aunroll_vunroll_x_in_c1_eni67_352_284_mem_q = redist352_sync_in_aunroll_vunroll_x_in_c1_eni67_352_284_mem_iq[31:0];

    // redist352_sync_in_aunroll_vunroll_x_in_c1_eni67_352_284_outputreg0(DELAY,2853)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist352_sync_in_aunroll_vunroll_x_in_c1_eni67_352_284_outputreg0_q <= redist352_sync_in_aunroll_vunroll_x_in_c1_eni67_352_284_mem_q;
        end
    end

    // redist95_sync_in_aunroll_vunroll_x_in_c1_eni67_96_284_rdcnt(ADD,1342)
    assign redist95_sync_in_aunroll_vunroll_x_in_c1_eni67_96_284_rdcnt_a = {1'b0, redist95_sync_in_aunroll_vunroll_x_in_c1_eni67_96_284_wraddr_q};
    assign redist95_sync_in_aunroll_vunroll_x_in_c1_eni67_96_284_rdcnt_b = {1'b0, redist95_sync_in_aunroll_vunroll_x_in_c1_eni67_96_284_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist95_sync_in_aunroll_vunroll_x_in_c1_eni67_96_284_rdcnt_o <= $unsigned(redist95_sync_in_aunroll_vunroll_x_in_c1_eni67_96_284_rdcnt_a) + $unsigned(redist95_sync_in_aunroll_vunroll_x_in_c1_eni67_96_284_rdcnt_b);
        end
    end
    assign redist95_sync_in_aunroll_vunroll_x_in_c1_eni67_96_284_rdcnt_q = redist95_sync_in_aunroll_vunroll_x_in_c1_eni67_96_284_rdcnt_o[9:0];

    // redist95_sync_in_aunroll_vunroll_x_in_c1_eni67_96_284_inputreg0(DELAY,1337)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist95_sync_in_aunroll_vunroll_x_in_c1_eni67_96_284_inputreg0_q <= in_c1_eni67_96;
        end
    end

    // redist95_sync_in_aunroll_vunroll_x_in_c1_eni67_96_284_wraddr(COUNTER,1340)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist95_sync_in_aunroll_vunroll_x_in_c1_eni67_96_284_wraddr_i <= $unsigned(redist95_sync_in_aunroll_vunroll_x_in_c1_eni67_96_284_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist95_sync_in_aunroll_vunroll_x_in_c1_eni67_96_284_wraddr_q = redist95_sync_in_aunroll_vunroll_x_in_c1_eni67_96_284_wraddr_i[8:0];

    // redist95_sync_in_aunroll_vunroll_x_in_c1_eni67_96_284_mem(DUALMEM,1339)
    assign redist95_sync_in_aunroll_vunroll_x_in_c1_eni67_96_284_mem_ia = redist95_sync_in_aunroll_vunroll_x_in_c1_eni67_96_284_inputreg0_q;
    assign redist95_sync_in_aunroll_vunroll_x_in_c1_eni67_96_284_mem_aa = redist95_sync_in_aunroll_vunroll_x_in_c1_eni67_96_284_wraddr_q;
    assign redist95_sync_in_aunroll_vunroll_x_in_c1_eni67_96_284_mem_ab = redist95_sync_in_aunroll_vunroll_x_in_c1_eni67_96_284_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist95_sync_in_aunroll_vunroll_x_in_c1_eni67_96_284_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist95_sync_in_aunroll_vunroll_x_in_c1_eni67_96_284_mem_aa),
        .data_a(redist95_sync_in_aunroll_vunroll_x_in_c1_eni67_96_284_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist95_sync_in_aunroll_vunroll_x_in_c1_eni67_96_284_mem_ab),
        .q_b(redist95_sync_in_aunroll_vunroll_x_in_c1_eni67_96_284_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist95_sync_in_aunroll_vunroll_x_in_c1_eni67_96_284_mem_q = redist95_sync_in_aunroll_vunroll_x_in_c1_eni67_96_284_mem_iq[31:0];

    // redist95_sync_in_aunroll_vunroll_x_in_c1_eni67_96_284_outputreg0(DELAY,1338)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist95_sync_in_aunroll_vunroll_x_in_c1_eni67_96_284_outputreg0_q <= redist95_sync_in_aunroll_vunroll_x_in_c1_eni67_96_284_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod348_cnn1985_dspb_native_dot_product_vunroll_x(BLACKBOX,54)@1375
    // in in_0@1376
    // in in_1@1376
    // in in_scalarProductPortChainin@1376
    // out out_primWireOut@1381
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000046Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod348_cnn1985_dspb_native_dot_product_vunroll_x (
        .in_0(redist95_sync_in_aunroll_vunroll_x_in_c1_eni67_96_284_outputreg0_q),
        .in_1(redist352_sync_in_aunroll_vunroll_x_in_c1_eni67_352_284_outputreg0_q),
        .in_2(redist94_sync_in_aunroll_vunroll_x_in_c1_eni67_95_283_outputreg0_q),
        .in_3(redist351_sync_in_aunroll_vunroll_x_in_c1_eni67_351_283_outputreg0_q),
        .in_scalarProductPortChainin(redist596_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod343_cnn1979_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod348_cnn1985_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist595_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod348_cnn1985_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,736)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist595_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod348_cnn1985_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod348_cnn1985_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist96_sync_in_aunroll_vunroll_x_in_c1_eni67_97_289_offset(CONSTANT,1347)
    assign redist96_sync_in_aunroll_vunroll_x_in_c1_eni67_97_289_offset_q = 9'b011100100;

    // redist353_sync_in_aunroll_vunroll_x_in_c1_eni67_353_289_rdcnt(ADD,2863)
    assign redist353_sync_in_aunroll_vunroll_x_in_c1_eni67_353_289_rdcnt_a = {1'b0, redist353_sync_in_aunroll_vunroll_x_in_c1_eni67_353_289_wraddr_q};
    assign redist353_sync_in_aunroll_vunroll_x_in_c1_eni67_353_289_rdcnt_b = {1'b0, redist96_sync_in_aunroll_vunroll_x_in_c1_eni67_97_289_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist353_sync_in_aunroll_vunroll_x_in_c1_eni67_353_289_rdcnt_o <= $unsigned(redist353_sync_in_aunroll_vunroll_x_in_c1_eni67_353_289_rdcnt_a) + $unsigned(redist353_sync_in_aunroll_vunroll_x_in_c1_eni67_353_289_rdcnt_b);
        end
    end
    assign redist353_sync_in_aunroll_vunroll_x_in_c1_eni67_353_289_rdcnt_q = redist353_sync_in_aunroll_vunroll_x_in_c1_eni67_353_289_rdcnt_o[9:0];

    // redist353_sync_in_aunroll_vunroll_x_in_c1_eni67_353_289_inputreg0(DELAY,2858)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist353_sync_in_aunroll_vunroll_x_in_c1_eni67_353_289_inputreg0_q <= in_c1_eni67_353;
        end
    end

    // redist353_sync_in_aunroll_vunroll_x_in_c1_eni67_353_289_wraddr(COUNTER,2861)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist353_sync_in_aunroll_vunroll_x_in_c1_eni67_353_289_wraddr_i <= $unsigned(redist353_sync_in_aunroll_vunroll_x_in_c1_eni67_353_289_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist353_sync_in_aunroll_vunroll_x_in_c1_eni67_353_289_wraddr_q = redist353_sync_in_aunroll_vunroll_x_in_c1_eni67_353_289_wraddr_i[8:0];

    // redist353_sync_in_aunroll_vunroll_x_in_c1_eni67_353_289_mem(DUALMEM,2860)
    assign redist353_sync_in_aunroll_vunroll_x_in_c1_eni67_353_289_mem_ia = redist353_sync_in_aunroll_vunroll_x_in_c1_eni67_353_289_inputreg0_q;
    assign redist353_sync_in_aunroll_vunroll_x_in_c1_eni67_353_289_mem_aa = redist353_sync_in_aunroll_vunroll_x_in_c1_eni67_353_289_wraddr_q;
    assign redist353_sync_in_aunroll_vunroll_x_in_c1_eni67_353_289_mem_ab = redist353_sync_in_aunroll_vunroll_x_in_c1_eni67_353_289_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist353_sync_in_aunroll_vunroll_x_in_c1_eni67_353_289_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist353_sync_in_aunroll_vunroll_x_in_c1_eni67_353_289_mem_aa),
        .data_a(redist353_sync_in_aunroll_vunroll_x_in_c1_eni67_353_289_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist353_sync_in_aunroll_vunroll_x_in_c1_eni67_353_289_mem_ab),
        .q_b(redist353_sync_in_aunroll_vunroll_x_in_c1_eni67_353_289_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist353_sync_in_aunroll_vunroll_x_in_c1_eni67_353_289_mem_q = redist353_sync_in_aunroll_vunroll_x_in_c1_eni67_353_289_mem_iq[31:0];

    // redist353_sync_in_aunroll_vunroll_x_in_c1_eni67_353_289_outputreg0(DELAY,2859)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist353_sync_in_aunroll_vunroll_x_in_c1_eni67_353_289_outputreg0_q <= redist353_sync_in_aunroll_vunroll_x_in_c1_eni67_353_289_mem_q;
        end
    end

    // redist96_sync_in_aunroll_vunroll_x_in_c1_eni67_97_289_rdcnt(ADD,1348)
    assign redist96_sync_in_aunroll_vunroll_x_in_c1_eni67_97_289_rdcnt_a = {1'b0, redist96_sync_in_aunroll_vunroll_x_in_c1_eni67_97_289_wraddr_q};
    assign redist96_sync_in_aunroll_vunroll_x_in_c1_eni67_97_289_rdcnt_b = {1'b0, redist96_sync_in_aunroll_vunroll_x_in_c1_eni67_97_289_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist96_sync_in_aunroll_vunroll_x_in_c1_eni67_97_289_rdcnt_o <= $unsigned(redist96_sync_in_aunroll_vunroll_x_in_c1_eni67_97_289_rdcnt_a) + $unsigned(redist96_sync_in_aunroll_vunroll_x_in_c1_eni67_97_289_rdcnt_b);
        end
    end
    assign redist96_sync_in_aunroll_vunroll_x_in_c1_eni67_97_289_rdcnt_q = redist96_sync_in_aunroll_vunroll_x_in_c1_eni67_97_289_rdcnt_o[9:0];

    // redist96_sync_in_aunroll_vunroll_x_in_c1_eni67_97_289_inputreg0(DELAY,1343)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist96_sync_in_aunroll_vunroll_x_in_c1_eni67_97_289_inputreg0_q <= in_c1_eni67_97;
        end
    end

    // redist96_sync_in_aunroll_vunroll_x_in_c1_eni67_97_289_wraddr(COUNTER,1346)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist96_sync_in_aunroll_vunroll_x_in_c1_eni67_97_289_wraddr_i <= $unsigned(redist96_sync_in_aunroll_vunroll_x_in_c1_eni67_97_289_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist96_sync_in_aunroll_vunroll_x_in_c1_eni67_97_289_wraddr_q = redist96_sync_in_aunroll_vunroll_x_in_c1_eni67_97_289_wraddr_i[8:0];

    // redist96_sync_in_aunroll_vunroll_x_in_c1_eni67_97_289_mem(DUALMEM,1345)
    assign redist96_sync_in_aunroll_vunroll_x_in_c1_eni67_97_289_mem_ia = redist96_sync_in_aunroll_vunroll_x_in_c1_eni67_97_289_inputreg0_q;
    assign redist96_sync_in_aunroll_vunroll_x_in_c1_eni67_97_289_mem_aa = redist96_sync_in_aunroll_vunroll_x_in_c1_eni67_97_289_wraddr_q;
    assign redist96_sync_in_aunroll_vunroll_x_in_c1_eni67_97_289_mem_ab = redist96_sync_in_aunroll_vunroll_x_in_c1_eni67_97_289_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist96_sync_in_aunroll_vunroll_x_in_c1_eni67_97_289_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist96_sync_in_aunroll_vunroll_x_in_c1_eni67_97_289_mem_aa),
        .data_a(redist96_sync_in_aunroll_vunroll_x_in_c1_eni67_97_289_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist96_sync_in_aunroll_vunroll_x_in_c1_eni67_97_289_mem_ab),
        .q_b(redist96_sync_in_aunroll_vunroll_x_in_c1_eni67_97_289_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist96_sync_in_aunroll_vunroll_x_in_c1_eni67_97_289_mem_q = redist96_sync_in_aunroll_vunroll_x_in_c1_eni67_97_289_mem_iq[31:0];

    // redist96_sync_in_aunroll_vunroll_x_in_c1_eni67_97_289_outputreg0(DELAY,1344)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist96_sync_in_aunroll_vunroll_x_in_c1_eni67_97_289_outputreg0_q <= redist96_sync_in_aunroll_vunroll_x_in_c1_eni67_97_289_mem_q;
        end
    end

    // redist97_sync_in_aunroll_vunroll_x_in_c1_eni67_98_290_offset(CONSTANT,1353)
    assign redist97_sync_in_aunroll_vunroll_x_in_c1_eni67_98_290_offset_q = 9'b011100011;

    // redist354_sync_in_aunroll_vunroll_x_in_c1_eni67_354_290_rdcnt(ADD,2869)
    assign redist354_sync_in_aunroll_vunroll_x_in_c1_eni67_354_290_rdcnt_a = {1'b0, redist354_sync_in_aunroll_vunroll_x_in_c1_eni67_354_290_wraddr_q};
    assign redist354_sync_in_aunroll_vunroll_x_in_c1_eni67_354_290_rdcnt_b = {1'b0, redist97_sync_in_aunroll_vunroll_x_in_c1_eni67_98_290_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist354_sync_in_aunroll_vunroll_x_in_c1_eni67_354_290_rdcnt_o <= $unsigned(redist354_sync_in_aunroll_vunroll_x_in_c1_eni67_354_290_rdcnt_a) + $unsigned(redist354_sync_in_aunroll_vunroll_x_in_c1_eni67_354_290_rdcnt_b);
        end
    end
    assign redist354_sync_in_aunroll_vunroll_x_in_c1_eni67_354_290_rdcnt_q = redist354_sync_in_aunroll_vunroll_x_in_c1_eni67_354_290_rdcnt_o[9:0];

    // redist354_sync_in_aunroll_vunroll_x_in_c1_eni67_354_290_inputreg0(DELAY,2864)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist354_sync_in_aunroll_vunroll_x_in_c1_eni67_354_290_inputreg0_q <= in_c1_eni67_354;
        end
    end

    // redist354_sync_in_aunroll_vunroll_x_in_c1_eni67_354_290_wraddr(COUNTER,2867)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist354_sync_in_aunroll_vunroll_x_in_c1_eni67_354_290_wraddr_i <= $unsigned(redist354_sync_in_aunroll_vunroll_x_in_c1_eni67_354_290_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist354_sync_in_aunroll_vunroll_x_in_c1_eni67_354_290_wraddr_q = redist354_sync_in_aunroll_vunroll_x_in_c1_eni67_354_290_wraddr_i[8:0];

    // redist354_sync_in_aunroll_vunroll_x_in_c1_eni67_354_290_mem(DUALMEM,2866)
    assign redist354_sync_in_aunroll_vunroll_x_in_c1_eni67_354_290_mem_ia = redist354_sync_in_aunroll_vunroll_x_in_c1_eni67_354_290_inputreg0_q;
    assign redist354_sync_in_aunroll_vunroll_x_in_c1_eni67_354_290_mem_aa = redist354_sync_in_aunroll_vunroll_x_in_c1_eni67_354_290_wraddr_q;
    assign redist354_sync_in_aunroll_vunroll_x_in_c1_eni67_354_290_mem_ab = redist354_sync_in_aunroll_vunroll_x_in_c1_eni67_354_290_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist354_sync_in_aunroll_vunroll_x_in_c1_eni67_354_290_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist354_sync_in_aunroll_vunroll_x_in_c1_eni67_354_290_mem_aa),
        .data_a(redist354_sync_in_aunroll_vunroll_x_in_c1_eni67_354_290_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist354_sync_in_aunroll_vunroll_x_in_c1_eni67_354_290_mem_ab),
        .q_b(redist354_sync_in_aunroll_vunroll_x_in_c1_eni67_354_290_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist354_sync_in_aunroll_vunroll_x_in_c1_eni67_354_290_mem_q = redist354_sync_in_aunroll_vunroll_x_in_c1_eni67_354_290_mem_iq[31:0];

    // redist354_sync_in_aunroll_vunroll_x_in_c1_eni67_354_290_outputreg0(DELAY,2865)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist354_sync_in_aunroll_vunroll_x_in_c1_eni67_354_290_outputreg0_q <= redist354_sync_in_aunroll_vunroll_x_in_c1_eni67_354_290_mem_q;
        end
    end

    // redist97_sync_in_aunroll_vunroll_x_in_c1_eni67_98_290_rdcnt(ADD,1354)
    assign redist97_sync_in_aunroll_vunroll_x_in_c1_eni67_98_290_rdcnt_a = {1'b0, redist97_sync_in_aunroll_vunroll_x_in_c1_eni67_98_290_wraddr_q};
    assign redist97_sync_in_aunroll_vunroll_x_in_c1_eni67_98_290_rdcnt_b = {1'b0, redist97_sync_in_aunroll_vunroll_x_in_c1_eni67_98_290_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist97_sync_in_aunroll_vunroll_x_in_c1_eni67_98_290_rdcnt_o <= $unsigned(redist97_sync_in_aunroll_vunroll_x_in_c1_eni67_98_290_rdcnt_a) + $unsigned(redist97_sync_in_aunroll_vunroll_x_in_c1_eni67_98_290_rdcnt_b);
        end
    end
    assign redist97_sync_in_aunroll_vunroll_x_in_c1_eni67_98_290_rdcnt_q = redist97_sync_in_aunroll_vunroll_x_in_c1_eni67_98_290_rdcnt_o[9:0];

    // redist97_sync_in_aunroll_vunroll_x_in_c1_eni67_98_290_inputreg0(DELAY,1349)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist97_sync_in_aunroll_vunroll_x_in_c1_eni67_98_290_inputreg0_q <= in_c1_eni67_98;
        end
    end

    // redist97_sync_in_aunroll_vunroll_x_in_c1_eni67_98_290_wraddr(COUNTER,1352)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist97_sync_in_aunroll_vunroll_x_in_c1_eni67_98_290_wraddr_i <= $unsigned(redist97_sync_in_aunroll_vunroll_x_in_c1_eni67_98_290_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist97_sync_in_aunroll_vunroll_x_in_c1_eni67_98_290_wraddr_q = redist97_sync_in_aunroll_vunroll_x_in_c1_eni67_98_290_wraddr_i[8:0];

    // redist97_sync_in_aunroll_vunroll_x_in_c1_eni67_98_290_mem(DUALMEM,1351)
    assign redist97_sync_in_aunroll_vunroll_x_in_c1_eni67_98_290_mem_ia = redist97_sync_in_aunroll_vunroll_x_in_c1_eni67_98_290_inputreg0_q;
    assign redist97_sync_in_aunroll_vunroll_x_in_c1_eni67_98_290_mem_aa = redist97_sync_in_aunroll_vunroll_x_in_c1_eni67_98_290_wraddr_q;
    assign redist97_sync_in_aunroll_vunroll_x_in_c1_eni67_98_290_mem_ab = redist97_sync_in_aunroll_vunroll_x_in_c1_eni67_98_290_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist97_sync_in_aunroll_vunroll_x_in_c1_eni67_98_290_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist97_sync_in_aunroll_vunroll_x_in_c1_eni67_98_290_mem_aa),
        .data_a(redist97_sync_in_aunroll_vunroll_x_in_c1_eni67_98_290_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist97_sync_in_aunroll_vunroll_x_in_c1_eni67_98_290_mem_ab),
        .q_b(redist97_sync_in_aunroll_vunroll_x_in_c1_eni67_98_290_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist97_sync_in_aunroll_vunroll_x_in_c1_eni67_98_290_mem_q = redist97_sync_in_aunroll_vunroll_x_in_c1_eni67_98_290_mem_iq[31:0];

    // redist97_sync_in_aunroll_vunroll_x_in_c1_eni67_98_290_outputreg0(DELAY,1350)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist97_sync_in_aunroll_vunroll_x_in_c1_eni67_98_290_outputreg0_q <= redist97_sync_in_aunroll_vunroll_x_in_c1_eni67_98_290_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod353_cnn1992_dspb_native_dot_product_vunroll_x(BLACKBOX,55)@1381
    // in in_0@1382
    // in in_1@1382
    // in in_scalarProductPortChainin@1382
    // out out_primWireOut@1387
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000047Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod353_cnn1992_dspb_native_dot_product_vunroll_x (
        .in_0(redist97_sync_in_aunroll_vunroll_x_in_c1_eni67_98_290_outputreg0_q),
        .in_1(redist354_sync_in_aunroll_vunroll_x_in_c1_eni67_354_290_outputreg0_q),
        .in_2(redist96_sync_in_aunroll_vunroll_x_in_c1_eni67_97_289_outputreg0_q),
        .in_3(redist353_sync_in_aunroll_vunroll_x_in_c1_eni67_353_289_outputreg0_q),
        .in_scalarProductPortChainin(redist595_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod348_cnn1985_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod353_cnn1992_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist594_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod353_cnn1992_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,735)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist594_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod353_cnn1992_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod353_cnn1992_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist98_sync_in_aunroll_vunroll_x_in_c1_eni67_99_295_offset(CONSTANT,1359)
    assign redist98_sync_in_aunroll_vunroll_x_in_c1_eni67_99_295_offset_q = 9'b011011110;

    // redist355_sync_in_aunroll_vunroll_x_in_c1_eni67_355_295_rdcnt(ADD,2875)
    assign redist355_sync_in_aunroll_vunroll_x_in_c1_eni67_355_295_rdcnt_a = {1'b0, redist355_sync_in_aunroll_vunroll_x_in_c1_eni67_355_295_wraddr_q};
    assign redist355_sync_in_aunroll_vunroll_x_in_c1_eni67_355_295_rdcnt_b = {1'b0, redist98_sync_in_aunroll_vunroll_x_in_c1_eni67_99_295_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist355_sync_in_aunroll_vunroll_x_in_c1_eni67_355_295_rdcnt_o <= $unsigned(redist355_sync_in_aunroll_vunroll_x_in_c1_eni67_355_295_rdcnt_a) + $unsigned(redist355_sync_in_aunroll_vunroll_x_in_c1_eni67_355_295_rdcnt_b);
        end
    end
    assign redist355_sync_in_aunroll_vunroll_x_in_c1_eni67_355_295_rdcnt_q = redist355_sync_in_aunroll_vunroll_x_in_c1_eni67_355_295_rdcnt_o[9:0];

    // redist355_sync_in_aunroll_vunroll_x_in_c1_eni67_355_295_inputreg0(DELAY,2870)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist355_sync_in_aunroll_vunroll_x_in_c1_eni67_355_295_inputreg0_q <= in_c1_eni67_355;
        end
    end

    // redist355_sync_in_aunroll_vunroll_x_in_c1_eni67_355_295_wraddr(COUNTER,2873)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist355_sync_in_aunroll_vunroll_x_in_c1_eni67_355_295_wraddr_i <= $unsigned(redist355_sync_in_aunroll_vunroll_x_in_c1_eni67_355_295_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist355_sync_in_aunroll_vunroll_x_in_c1_eni67_355_295_wraddr_q = redist355_sync_in_aunroll_vunroll_x_in_c1_eni67_355_295_wraddr_i[8:0];

    // redist355_sync_in_aunroll_vunroll_x_in_c1_eni67_355_295_mem(DUALMEM,2872)
    assign redist355_sync_in_aunroll_vunroll_x_in_c1_eni67_355_295_mem_ia = redist355_sync_in_aunroll_vunroll_x_in_c1_eni67_355_295_inputreg0_q;
    assign redist355_sync_in_aunroll_vunroll_x_in_c1_eni67_355_295_mem_aa = redist355_sync_in_aunroll_vunroll_x_in_c1_eni67_355_295_wraddr_q;
    assign redist355_sync_in_aunroll_vunroll_x_in_c1_eni67_355_295_mem_ab = redist355_sync_in_aunroll_vunroll_x_in_c1_eni67_355_295_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist355_sync_in_aunroll_vunroll_x_in_c1_eni67_355_295_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist355_sync_in_aunroll_vunroll_x_in_c1_eni67_355_295_mem_aa),
        .data_a(redist355_sync_in_aunroll_vunroll_x_in_c1_eni67_355_295_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist355_sync_in_aunroll_vunroll_x_in_c1_eni67_355_295_mem_ab),
        .q_b(redist355_sync_in_aunroll_vunroll_x_in_c1_eni67_355_295_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist355_sync_in_aunroll_vunroll_x_in_c1_eni67_355_295_mem_q = redist355_sync_in_aunroll_vunroll_x_in_c1_eni67_355_295_mem_iq[31:0];

    // redist355_sync_in_aunroll_vunroll_x_in_c1_eni67_355_295_outputreg0(DELAY,2871)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist355_sync_in_aunroll_vunroll_x_in_c1_eni67_355_295_outputreg0_q <= redist355_sync_in_aunroll_vunroll_x_in_c1_eni67_355_295_mem_q;
        end
    end

    // redist98_sync_in_aunroll_vunroll_x_in_c1_eni67_99_295_rdcnt(ADD,1360)
    assign redist98_sync_in_aunroll_vunroll_x_in_c1_eni67_99_295_rdcnt_a = {1'b0, redist98_sync_in_aunroll_vunroll_x_in_c1_eni67_99_295_wraddr_q};
    assign redist98_sync_in_aunroll_vunroll_x_in_c1_eni67_99_295_rdcnt_b = {1'b0, redist98_sync_in_aunroll_vunroll_x_in_c1_eni67_99_295_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist98_sync_in_aunroll_vunroll_x_in_c1_eni67_99_295_rdcnt_o <= $unsigned(redist98_sync_in_aunroll_vunroll_x_in_c1_eni67_99_295_rdcnt_a) + $unsigned(redist98_sync_in_aunroll_vunroll_x_in_c1_eni67_99_295_rdcnt_b);
        end
    end
    assign redist98_sync_in_aunroll_vunroll_x_in_c1_eni67_99_295_rdcnt_q = redist98_sync_in_aunroll_vunroll_x_in_c1_eni67_99_295_rdcnt_o[9:0];

    // redist98_sync_in_aunroll_vunroll_x_in_c1_eni67_99_295_inputreg0(DELAY,1355)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist98_sync_in_aunroll_vunroll_x_in_c1_eni67_99_295_inputreg0_q <= in_c1_eni67_99;
        end
    end

    // redist98_sync_in_aunroll_vunroll_x_in_c1_eni67_99_295_wraddr(COUNTER,1358)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist98_sync_in_aunroll_vunroll_x_in_c1_eni67_99_295_wraddr_i <= $unsigned(redist98_sync_in_aunroll_vunroll_x_in_c1_eni67_99_295_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist98_sync_in_aunroll_vunroll_x_in_c1_eni67_99_295_wraddr_q = redist98_sync_in_aunroll_vunroll_x_in_c1_eni67_99_295_wraddr_i[8:0];

    // redist98_sync_in_aunroll_vunroll_x_in_c1_eni67_99_295_mem(DUALMEM,1357)
    assign redist98_sync_in_aunroll_vunroll_x_in_c1_eni67_99_295_mem_ia = redist98_sync_in_aunroll_vunroll_x_in_c1_eni67_99_295_inputreg0_q;
    assign redist98_sync_in_aunroll_vunroll_x_in_c1_eni67_99_295_mem_aa = redist98_sync_in_aunroll_vunroll_x_in_c1_eni67_99_295_wraddr_q;
    assign redist98_sync_in_aunroll_vunroll_x_in_c1_eni67_99_295_mem_ab = redist98_sync_in_aunroll_vunroll_x_in_c1_eni67_99_295_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist98_sync_in_aunroll_vunroll_x_in_c1_eni67_99_295_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist98_sync_in_aunroll_vunroll_x_in_c1_eni67_99_295_mem_aa),
        .data_a(redist98_sync_in_aunroll_vunroll_x_in_c1_eni67_99_295_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist98_sync_in_aunroll_vunroll_x_in_c1_eni67_99_295_mem_ab),
        .q_b(redist98_sync_in_aunroll_vunroll_x_in_c1_eni67_99_295_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist98_sync_in_aunroll_vunroll_x_in_c1_eni67_99_295_mem_q = redist98_sync_in_aunroll_vunroll_x_in_c1_eni67_99_295_mem_iq[31:0];

    // redist98_sync_in_aunroll_vunroll_x_in_c1_eni67_99_295_outputreg0(DELAY,1356)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist98_sync_in_aunroll_vunroll_x_in_c1_eni67_99_295_outputreg0_q <= redist98_sync_in_aunroll_vunroll_x_in_c1_eni67_99_295_mem_q;
        end
    end

    // redist99_sync_in_aunroll_vunroll_x_in_c1_eni67_100_296_offset(CONSTANT,1365)
    assign redist99_sync_in_aunroll_vunroll_x_in_c1_eni67_100_296_offset_q = 9'b011011101;

    // redist356_sync_in_aunroll_vunroll_x_in_c1_eni67_356_296_rdcnt(ADD,2881)
    assign redist356_sync_in_aunroll_vunroll_x_in_c1_eni67_356_296_rdcnt_a = {1'b0, redist356_sync_in_aunroll_vunroll_x_in_c1_eni67_356_296_wraddr_q};
    assign redist356_sync_in_aunroll_vunroll_x_in_c1_eni67_356_296_rdcnt_b = {1'b0, redist99_sync_in_aunroll_vunroll_x_in_c1_eni67_100_296_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist356_sync_in_aunroll_vunroll_x_in_c1_eni67_356_296_rdcnt_o <= $unsigned(redist356_sync_in_aunroll_vunroll_x_in_c1_eni67_356_296_rdcnt_a) + $unsigned(redist356_sync_in_aunroll_vunroll_x_in_c1_eni67_356_296_rdcnt_b);
        end
    end
    assign redist356_sync_in_aunroll_vunroll_x_in_c1_eni67_356_296_rdcnt_q = redist356_sync_in_aunroll_vunroll_x_in_c1_eni67_356_296_rdcnt_o[9:0];

    // redist356_sync_in_aunroll_vunroll_x_in_c1_eni67_356_296_inputreg0(DELAY,2876)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist356_sync_in_aunroll_vunroll_x_in_c1_eni67_356_296_inputreg0_q <= in_c1_eni67_356;
        end
    end

    // redist356_sync_in_aunroll_vunroll_x_in_c1_eni67_356_296_wraddr(COUNTER,2879)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist356_sync_in_aunroll_vunroll_x_in_c1_eni67_356_296_wraddr_i <= $unsigned(redist356_sync_in_aunroll_vunroll_x_in_c1_eni67_356_296_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist356_sync_in_aunroll_vunroll_x_in_c1_eni67_356_296_wraddr_q = redist356_sync_in_aunroll_vunroll_x_in_c1_eni67_356_296_wraddr_i[8:0];

    // redist356_sync_in_aunroll_vunroll_x_in_c1_eni67_356_296_mem(DUALMEM,2878)
    assign redist356_sync_in_aunroll_vunroll_x_in_c1_eni67_356_296_mem_ia = redist356_sync_in_aunroll_vunroll_x_in_c1_eni67_356_296_inputreg0_q;
    assign redist356_sync_in_aunroll_vunroll_x_in_c1_eni67_356_296_mem_aa = redist356_sync_in_aunroll_vunroll_x_in_c1_eni67_356_296_wraddr_q;
    assign redist356_sync_in_aunroll_vunroll_x_in_c1_eni67_356_296_mem_ab = redist356_sync_in_aunroll_vunroll_x_in_c1_eni67_356_296_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist356_sync_in_aunroll_vunroll_x_in_c1_eni67_356_296_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist356_sync_in_aunroll_vunroll_x_in_c1_eni67_356_296_mem_aa),
        .data_a(redist356_sync_in_aunroll_vunroll_x_in_c1_eni67_356_296_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist356_sync_in_aunroll_vunroll_x_in_c1_eni67_356_296_mem_ab),
        .q_b(redist356_sync_in_aunroll_vunroll_x_in_c1_eni67_356_296_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist356_sync_in_aunroll_vunroll_x_in_c1_eni67_356_296_mem_q = redist356_sync_in_aunroll_vunroll_x_in_c1_eni67_356_296_mem_iq[31:0];

    // redist356_sync_in_aunroll_vunroll_x_in_c1_eni67_356_296_outputreg0(DELAY,2877)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist356_sync_in_aunroll_vunroll_x_in_c1_eni67_356_296_outputreg0_q <= redist356_sync_in_aunroll_vunroll_x_in_c1_eni67_356_296_mem_q;
        end
    end

    // redist99_sync_in_aunroll_vunroll_x_in_c1_eni67_100_296_rdcnt(ADD,1366)
    assign redist99_sync_in_aunroll_vunroll_x_in_c1_eni67_100_296_rdcnt_a = {1'b0, redist99_sync_in_aunroll_vunroll_x_in_c1_eni67_100_296_wraddr_q};
    assign redist99_sync_in_aunroll_vunroll_x_in_c1_eni67_100_296_rdcnt_b = {1'b0, redist99_sync_in_aunroll_vunroll_x_in_c1_eni67_100_296_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist99_sync_in_aunroll_vunroll_x_in_c1_eni67_100_296_rdcnt_o <= $unsigned(redist99_sync_in_aunroll_vunroll_x_in_c1_eni67_100_296_rdcnt_a) + $unsigned(redist99_sync_in_aunroll_vunroll_x_in_c1_eni67_100_296_rdcnt_b);
        end
    end
    assign redist99_sync_in_aunroll_vunroll_x_in_c1_eni67_100_296_rdcnt_q = redist99_sync_in_aunroll_vunroll_x_in_c1_eni67_100_296_rdcnt_o[9:0];

    // redist99_sync_in_aunroll_vunroll_x_in_c1_eni67_100_296_inputreg0(DELAY,1361)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist99_sync_in_aunroll_vunroll_x_in_c1_eni67_100_296_inputreg0_q <= in_c1_eni67_100;
        end
    end

    // redist99_sync_in_aunroll_vunroll_x_in_c1_eni67_100_296_wraddr(COUNTER,1364)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist99_sync_in_aunroll_vunroll_x_in_c1_eni67_100_296_wraddr_i <= $unsigned(redist99_sync_in_aunroll_vunroll_x_in_c1_eni67_100_296_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist99_sync_in_aunroll_vunroll_x_in_c1_eni67_100_296_wraddr_q = redist99_sync_in_aunroll_vunroll_x_in_c1_eni67_100_296_wraddr_i[8:0];

    // redist99_sync_in_aunroll_vunroll_x_in_c1_eni67_100_296_mem(DUALMEM,1363)
    assign redist99_sync_in_aunroll_vunroll_x_in_c1_eni67_100_296_mem_ia = redist99_sync_in_aunroll_vunroll_x_in_c1_eni67_100_296_inputreg0_q;
    assign redist99_sync_in_aunroll_vunroll_x_in_c1_eni67_100_296_mem_aa = redist99_sync_in_aunroll_vunroll_x_in_c1_eni67_100_296_wraddr_q;
    assign redist99_sync_in_aunroll_vunroll_x_in_c1_eni67_100_296_mem_ab = redist99_sync_in_aunroll_vunroll_x_in_c1_eni67_100_296_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist99_sync_in_aunroll_vunroll_x_in_c1_eni67_100_296_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist99_sync_in_aunroll_vunroll_x_in_c1_eni67_100_296_mem_aa),
        .data_a(redist99_sync_in_aunroll_vunroll_x_in_c1_eni67_100_296_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist99_sync_in_aunroll_vunroll_x_in_c1_eni67_100_296_mem_ab),
        .q_b(redist99_sync_in_aunroll_vunroll_x_in_c1_eni67_100_296_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist99_sync_in_aunroll_vunroll_x_in_c1_eni67_100_296_mem_q = redist99_sync_in_aunroll_vunroll_x_in_c1_eni67_100_296_mem_iq[31:0];

    // redist99_sync_in_aunroll_vunroll_x_in_c1_eni67_100_296_outputreg0(DELAY,1362)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist99_sync_in_aunroll_vunroll_x_in_c1_eni67_100_296_outputreg0_q <= redist99_sync_in_aunroll_vunroll_x_in_c1_eni67_100_296_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod358_cnn1998_dspb_native_dot_product_vunroll_x(BLACKBOX,56)@1387
    // in in_0@1388
    // in in_1@1388
    // in in_scalarProductPortChainin@1388
    // out out_primWireOut@1393
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000048Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod358_cnn1998_dspb_native_dot_product_vunroll_x (
        .in_0(redist99_sync_in_aunroll_vunroll_x_in_c1_eni67_100_296_outputreg0_q),
        .in_1(redist356_sync_in_aunroll_vunroll_x_in_c1_eni67_356_296_outputreg0_q),
        .in_2(redist98_sync_in_aunroll_vunroll_x_in_c1_eni67_99_295_outputreg0_q),
        .in_3(redist355_sync_in_aunroll_vunroll_x_in_c1_eni67_355_295_outputreg0_q),
        .in_scalarProductPortChainin(redist594_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod353_cnn1992_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod358_cnn1998_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist593_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod358_cnn1998_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,734)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist593_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod358_cnn1998_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod358_cnn1998_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist100_sync_in_aunroll_vunroll_x_in_c1_eni67_101_301_offset(CONSTANT,1371)
    assign redist100_sync_in_aunroll_vunroll_x_in_c1_eni67_101_301_offset_q = 9'b011011000;

    // redist357_sync_in_aunroll_vunroll_x_in_c1_eni67_357_301_rdcnt(ADD,2887)
    assign redist357_sync_in_aunroll_vunroll_x_in_c1_eni67_357_301_rdcnt_a = {1'b0, redist357_sync_in_aunroll_vunroll_x_in_c1_eni67_357_301_wraddr_q};
    assign redist357_sync_in_aunroll_vunroll_x_in_c1_eni67_357_301_rdcnt_b = {1'b0, redist100_sync_in_aunroll_vunroll_x_in_c1_eni67_101_301_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist357_sync_in_aunroll_vunroll_x_in_c1_eni67_357_301_rdcnt_o <= $unsigned(redist357_sync_in_aunroll_vunroll_x_in_c1_eni67_357_301_rdcnt_a) + $unsigned(redist357_sync_in_aunroll_vunroll_x_in_c1_eni67_357_301_rdcnt_b);
        end
    end
    assign redist357_sync_in_aunroll_vunroll_x_in_c1_eni67_357_301_rdcnt_q = redist357_sync_in_aunroll_vunroll_x_in_c1_eni67_357_301_rdcnt_o[9:0];

    // redist357_sync_in_aunroll_vunroll_x_in_c1_eni67_357_301_inputreg0(DELAY,2882)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist357_sync_in_aunroll_vunroll_x_in_c1_eni67_357_301_inputreg0_q <= in_c1_eni67_357;
        end
    end

    // redist357_sync_in_aunroll_vunroll_x_in_c1_eni67_357_301_wraddr(COUNTER,2885)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist357_sync_in_aunroll_vunroll_x_in_c1_eni67_357_301_wraddr_i <= $unsigned(redist357_sync_in_aunroll_vunroll_x_in_c1_eni67_357_301_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist357_sync_in_aunroll_vunroll_x_in_c1_eni67_357_301_wraddr_q = redist357_sync_in_aunroll_vunroll_x_in_c1_eni67_357_301_wraddr_i[8:0];

    // redist357_sync_in_aunroll_vunroll_x_in_c1_eni67_357_301_mem(DUALMEM,2884)
    assign redist357_sync_in_aunroll_vunroll_x_in_c1_eni67_357_301_mem_ia = redist357_sync_in_aunroll_vunroll_x_in_c1_eni67_357_301_inputreg0_q;
    assign redist357_sync_in_aunroll_vunroll_x_in_c1_eni67_357_301_mem_aa = redist357_sync_in_aunroll_vunroll_x_in_c1_eni67_357_301_wraddr_q;
    assign redist357_sync_in_aunroll_vunroll_x_in_c1_eni67_357_301_mem_ab = redist357_sync_in_aunroll_vunroll_x_in_c1_eni67_357_301_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist357_sync_in_aunroll_vunroll_x_in_c1_eni67_357_301_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist357_sync_in_aunroll_vunroll_x_in_c1_eni67_357_301_mem_aa),
        .data_a(redist357_sync_in_aunroll_vunroll_x_in_c1_eni67_357_301_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist357_sync_in_aunroll_vunroll_x_in_c1_eni67_357_301_mem_ab),
        .q_b(redist357_sync_in_aunroll_vunroll_x_in_c1_eni67_357_301_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist357_sync_in_aunroll_vunroll_x_in_c1_eni67_357_301_mem_q = redist357_sync_in_aunroll_vunroll_x_in_c1_eni67_357_301_mem_iq[31:0];

    // redist357_sync_in_aunroll_vunroll_x_in_c1_eni67_357_301_outputreg0(DELAY,2883)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist357_sync_in_aunroll_vunroll_x_in_c1_eni67_357_301_outputreg0_q <= redist357_sync_in_aunroll_vunroll_x_in_c1_eni67_357_301_mem_q;
        end
    end

    // redist100_sync_in_aunroll_vunroll_x_in_c1_eni67_101_301_rdcnt(ADD,1372)
    assign redist100_sync_in_aunroll_vunroll_x_in_c1_eni67_101_301_rdcnt_a = {1'b0, redist100_sync_in_aunroll_vunroll_x_in_c1_eni67_101_301_wraddr_q};
    assign redist100_sync_in_aunroll_vunroll_x_in_c1_eni67_101_301_rdcnt_b = {1'b0, redist100_sync_in_aunroll_vunroll_x_in_c1_eni67_101_301_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist100_sync_in_aunroll_vunroll_x_in_c1_eni67_101_301_rdcnt_o <= $unsigned(redist100_sync_in_aunroll_vunroll_x_in_c1_eni67_101_301_rdcnt_a) + $unsigned(redist100_sync_in_aunroll_vunroll_x_in_c1_eni67_101_301_rdcnt_b);
        end
    end
    assign redist100_sync_in_aunroll_vunroll_x_in_c1_eni67_101_301_rdcnt_q = redist100_sync_in_aunroll_vunroll_x_in_c1_eni67_101_301_rdcnt_o[9:0];

    // redist100_sync_in_aunroll_vunroll_x_in_c1_eni67_101_301_inputreg0(DELAY,1367)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist100_sync_in_aunroll_vunroll_x_in_c1_eni67_101_301_inputreg0_q <= in_c1_eni67_101;
        end
    end

    // redist100_sync_in_aunroll_vunroll_x_in_c1_eni67_101_301_wraddr(COUNTER,1370)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist100_sync_in_aunroll_vunroll_x_in_c1_eni67_101_301_wraddr_i <= $unsigned(redist100_sync_in_aunroll_vunroll_x_in_c1_eni67_101_301_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist100_sync_in_aunroll_vunroll_x_in_c1_eni67_101_301_wraddr_q = redist100_sync_in_aunroll_vunroll_x_in_c1_eni67_101_301_wraddr_i[8:0];

    // redist100_sync_in_aunroll_vunroll_x_in_c1_eni67_101_301_mem(DUALMEM,1369)
    assign redist100_sync_in_aunroll_vunroll_x_in_c1_eni67_101_301_mem_ia = redist100_sync_in_aunroll_vunroll_x_in_c1_eni67_101_301_inputreg0_q;
    assign redist100_sync_in_aunroll_vunroll_x_in_c1_eni67_101_301_mem_aa = redist100_sync_in_aunroll_vunroll_x_in_c1_eni67_101_301_wraddr_q;
    assign redist100_sync_in_aunroll_vunroll_x_in_c1_eni67_101_301_mem_ab = redist100_sync_in_aunroll_vunroll_x_in_c1_eni67_101_301_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist100_sync_in_aunroll_vunroll_x_in_c1_eni67_101_301_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist100_sync_in_aunroll_vunroll_x_in_c1_eni67_101_301_mem_aa),
        .data_a(redist100_sync_in_aunroll_vunroll_x_in_c1_eni67_101_301_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist100_sync_in_aunroll_vunroll_x_in_c1_eni67_101_301_mem_ab),
        .q_b(redist100_sync_in_aunroll_vunroll_x_in_c1_eni67_101_301_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist100_sync_in_aunroll_vunroll_x_in_c1_eni67_101_301_mem_q = redist100_sync_in_aunroll_vunroll_x_in_c1_eni67_101_301_mem_iq[31:0];

    // redist100_sync_in_aunroll_vunroll_x_in_c1_eni67_101_301_outputreg0(DELAY,1368)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist100_sync_in_aunroll_vunroll_x_in_c1_eni67_101_301_outputreg0_q <= redist100_sync_in_aunroll_vunroll_x_in_c1_eni67_101_301_mem_q;
        end
    end

    // redist101_sync_in_aunroll_vunroll_x_in_c1_eni67_102_302_offset(CONSTANT,1377)
    assign redist101_sync_in_aunroll_vunroll_x_in_c1_eni67_102_302_offset_q = 9'b011010111;

    // redist358_sync_in_aunroll_vunroll_x_in_c1_eni67_358_302_rdcnt(ADD,2893)
    assign redist358_sync_in_aunroll_vunroll_x_in_c1_eni67_358_302_rdcnt_a = {1'b0, redist358_sync_in_aunroll_vunroll_x_in_c1_eni67_358_302_wraddr_q};
    assign redist358_sync_in_aunroll_vunroll_x_in_c1_eni67_358_302_rdcnt_b = {1'b0, redist101_sync_in_aunroll_vunroll_x_in_c1_eni67_102_302_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist358_sync_in_aunroll_vunroll_x_in_c1_eni67_358_302_rdcnt_o <= $unsigned(redist358_sync_in_aunroll_vunroll_x_in_c1_eni67_358_302_rdcnt_a) + $unsigned(redist358_sync_in_aunroll_vunroll_x_in_c1_eni67_358_302_rdcnt_b);
        end
    end
    assign redist358_sync_in_aunroll_vunroll_x_in_c1_eni67_358_302_rdcnt_q = redist358_sync_in_aunroll_vunroll_x_in_c1_eni67_358_302_rdcnt_o[9:0];

    // redist358_sync_in_aunroll_vunroll_x_in_c1_eni67_358_302_inputreg0(DELAY,2888)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist358_sync_in_aunroll_vunroll_x_in_c1_eni67_358_302_inputreg0_q <= in_c1_eni67_358;
        end
    end

    // redist358_sync_in_aunroll_vunroll_x_in_c1_eni67_358_302_wraddr(COUNTER,2891)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist358_sync_in_aunroll_vunroll_x_in_c1_eni67_358_302_wraddr_i <= $unsigned(redist358_sync_in_aunroll_vunroll_x_in_c1_eni67_358_302_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist358_sync_in_aunroll_vunroll_x_in_c1_eni67_358_302_wraddr_q = redist358_sync_in_aunroll_vunroll_x_in_c1_eni67_358_302_wraddr_i[8:0];

    // redist358_sync_in_aunroll_vunroll_x_in_c1_eni67_358_302_mem(DUALMEM,2890)
    assign redist358_sync_in_aunroll_vunroll_x_in_c1_eni67_358_302_mem_ia = redist358_sync_in_aunroll_vunroll_x_in_c1_eni67_358_302_inputreg0_q;
    assign redist358_sync_in_aunroll_vunroll_x_in_c1_eni67_358_302_mem_aa = redist358_sync_in_aunroll_vunroll_x_in_c1_eni67_358_302_wraddr_q;
    assign redist358_sync_in_aunroll_vunroll_x_in_c1_eni67_358_302_mem_ab = redist358_sync_in_aunroll_vunroll_x_in_c1_eni67_358_302_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist358_sync_in_aunroll_vunroll_x_in_c1_eni67_358_302_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist358_sync_in_aunroll_vunroll_x_in_c1_eni67_358_302_mem_aa),
        .data_a(redist358_sync_in_aunroll_vunroll_x_in_c1_eni67_358_302_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist358_sync_in_aunroll_vunroll_x_in_c1_eni67_358_302_mem_ab),
        .q_b(redist358_sync_in_aunroll_vunroll_x_in_c1_eni67_358_302_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist358_sync_in_aunroll_vunroll_x_in_c1_eni67_358_302_mem_q = redist358_sync_in_aunroll_vunroll_x_in_c1_eni67_358_302_mem_iq[31:0];

    // redist358_sync_in_aunroll_vunroll_x_in_c1_eni67_358_302_outputreg0(DELAY,2889)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist358_sync_in_aunroll_vunroll_x_in_c1_eni67_358_302_outputreg0_q <= redist358_sync_in_aunroll_vunroll_x_in_c1_eni67_358_302_mem_q;
        end
    end

    // redist101_sync_in_aunroll_vunroll_x_in_c1_eni67_102_302_rdcnt(ADD,1378)
    assign redist101_sync_in_aunroll_vunroll_x_in_c1_eni67_102_302_rdcnt_a = {1'b0, redist101_sync_in_aunroll_vunroll_x_in_c1_eni67_102_302_wraddr_q};
    assign redist101_sync_in_aunroll_vunroll_x_in_c1_eni67_102_302_rdcnt_b = {1'b0, redist101_sync_in_aunroll_vunroll_x_in_c1_eni67_102_302_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist101_sync_in_aunroll_vunroll_x_in_c1_eni67_102_302_rdcnt_o <= $unsigned(redist101_sync_in_aunroll_vunroll_x_in_c1_eni67_102_302_rdcnt_a) + $unsigned(redist101_sync_in_aunroll_vunroll_x_in_c1_eni67_102_302_rdcnt_b);
        end
    end
    assign redist101_sync_in_aunroll_vunroll_x_in_c1_eni67_102_302_rdcnt_q = redist101_sync_in_aunroll_vunroll_x_in_c1_eni67_102_302_rdcnt_o[9:0];

    // redist101_sync_in_aunroll_vunroll_x_in_c1_eni67_102_302_inputreg0(DELAY,1373)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist101_sync_in_aunroll_vunroll_x_in_c1_eni67_102_302_inputreg0_q <= in_c1_eni67_102;
        end
    end

    // redist101_sync_in_aunroll_vunroll_x_in_c1_eni67_102_302_wraddr(COUNTER,1376)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist101_sync_in_aunroll_vunroll_x_in_c1_eni67_102_302_wraddr_i <= $unsigned(redist101_sync_in_aunroll_vunroll_x_in_c1_eni67_102_302_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist101_sync_in_aunroll_vunroll_x_in_c1_eni67_102_302_wraddr_q = redist101_sync_in_aunroll_vunroll_x_in_c1_eni67_102_302_wraddr_i[8:0];

    // redist101_sync_in_aunroll_vunroll_x_in_c1_eni67_102_302_mem(DUALMEM,1375)
    assign redist101_sync_in_aunroll_vunroll_x_in_c1_eni67_102_302_mem_ia = redist101_sync_in_aunroll_vunroll_x_in_c1_eni67_102_302_inputreg0_q;
    assign redist101_sync_in_aunroll_vunroll_x_in_c1_eni67_102_302_mem_aa = redist101_sync_in_aunroll_vunroll_x_in_c1_eni67_102_302_wraddr_q;
    assign redist101_sync_in_aunroll_vunroll_x_in_c1_eni67_102_302_mem_ab = redist101_sync_in_aunroll_vunroll_x_in_c1_eni67_102_302_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist101_sync_in_aunroll_vunroll_x_in_c1_eni67_102_302_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist101_sync_in_aunroll_vunroll_x_in_c1_eni67_102_302_mem_aa),
        .data_a(redist101_sync_in_aunroll_vunroll_x_in_c1_eni67_102_302_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist101_sync_in_aunroll_vunroll_x_in_c1_eni67_102_302_mem_ab),
        .q_b(redist101_sync_in_aunroll_vunroll_x_in_c1_eni67_102_302_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist101_sync_in_aunroll_vunroll_x_in_c1_eni67_102_302_mem_q = redist101_sync_in_aunroll_vunroll_x_in_c1_eni67_102_302_mem_iq[31:0];

    // redist101_sync_in_aunroll_vunroll_x_in_c1_eni67_102_302_outputreg0(DELAY,1374)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist101_sync_in_aunroll_vunroll_x_in_c1_eni67_102_302_outputreg0_q <= redist101_sync_in_aunroll_vunroll_x_in_c1_eni67_102_302_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod363_cnn2005_dspb_native_dot_product_vunroll_x(BLACKBOX,57)@1393
    // in in_0@1394
    // in in_1@1394
    // in in_scalarProductPortChainin@1394
    // out out_primWireOut@1399
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000049Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod363_cnn2005_dspb_native_dot_product_vunroll_x (
        .in_0(redist101_sync_in_aunroll_vunroll_x_in_c1_eni67_102_302_outputreg0_q),
        .in_1(redist358_sync_in_aunroll_vunroll_x_in_c1_eni67_358_302_outputreg0_q),
        .in_2(redist100_sync_in_aunroll_vunroll_x_in_c1_eni67_101_301_outputreg0_q),
        .in_3(redist357_sync_in_aunroll_vunroll_x_in_c1_eni67_357_301_outputreg0_q),
        .in_scalarProductPortChainin(redist593_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod358_cnn1998_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod363_cnn2005_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist592_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod363_cnn2005_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,733)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist592_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod363_cnn2005_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod363_cnn2005_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist102_sync_in_aunroll_vunroll_x_in_c1_eni67_103_307_offset(CONSTANT,1383)
    assign redist102_sync_in_aunroll_vunroll_x_in_c1_eni67_103_307_offset_q = 9'b011010010;

    // redist359_sync_in_aunroll_vunroll_x_in_c1_eni67_359_307_rdcnt(ADD,2899)
    assign redist359_sync_in_aunroll_vunroll_x_in_c1_eni67_359_307_rdcnt_a = {1'b0, redist359_sync_in_aunroll_vunroll_x_in_c1_eni67_359_307_wraddr_q};
    assign redist359_sync_in_aunroll_vunroll_x_in_c1_eni67_359_307_rdcnt_b = {1'b0, redist102_sync_in_aunroll_vunroll_x_in_c1_eni67_103_307_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist359_sync_in_aunroll_vunroll_x_in_c1_eni67_359_307_rdcnt_o <= $unsigned(redist359_sync_in_aunroll_vunroll_x_in_c1_eni67_359_307_rdcnt_a) + $unsigned(redist359_sync_in_aunroll_vunroll_x_in_c1_eni67_359_307_rdcnt_b);
        end
    end
    assign redist359_sync_in_aunroll_vunroll_x_in_c1_eni67_359_307_rdcnt_q = redist359_sync_in_aunroll_vunroll_x_in_c1_eni67_359_307_rdcnt_o[9:0];

    // redist359_sync_in_aunroll_vunroll_x_in_c1_eni67_359_307_inputreg0(DELAY,2894)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist359_sync_in_aunroll_vunroll_x_in_c1_eni67_359_307_inputreg0_q <= in_c1_eni67_359;
        end
    end

    // redist359_sync_in_aunroll_vunroll_x_in_c1_eni67_359_307_wraddr(COUNTER,2897)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist359_sync_in_aunroll_vunroll_x_in_c1_eni67_359_307_wraddr_i <= $unsigned(redist359_sync_in_aunroll_vunroll_x_in_c1_eni67_359_307_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist359_sync_in_aunroll_vunroll_x_in_c1_eni67_359_307_wraddr_q = redist359_sync_in_aunroll_vunroll_x_in_c1_eni67_359_307_wraddr_i[8:0];

    // redist359_sync_in_aunroll_vunroll_x_in_c1_eni67_359_307_mem(DUALMEM,2896)
    assign redist359_sync_in_aunroll_vunroll_x_in_c1_eni67_359_307_mem_ia = redist359_sync_in_aunroll_vunroll_x_in_c1_eni67_359_307_inputreg0_q;
    assign redist359_sync_in_aunroll_vunroll_x_in_c1_eni67_359_307_mem_aa = redist359_sync_in_aunroll_vunroll_x_in_c1_eni67_359_307_wraddr_q;
    assign redist359_sync_in_aunroll_vunroll_x_in_c1_eni67_359_307_mem_ab = redist359_sync_in_aunroll_vunroll_x_in_c1_eni67_359_307_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist359_sync_in_aunroll_vunroll_x_in_c1_eni67_359_307_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist359_sync_in_aunroll_vunroll_x_in_c1_eni67_359_307_mem_aa),
        .data_a(redist359_sync_in_aunroll_vunroll_x_in_c1_eni67_359_307_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist359_sync_in_aunroll_vunroll_x_in_c1_eni67_359_307_mem_ab),
        .q_b(redist359_sync_in_aunroll_vunroll_x_in_c1_eni67_359_307_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist359_sync_in_aunroll_vunroll_x_in_c1_eni67_359_307_mem_q = redist359_sync_in_aunroll_vunroll_x_in_c1_eni67_359_307_mem_iq[31:0];

    // redist359_sync_in_aunroll_vunroll_x_in_c1_eni67_359_307_outputreg0(DELAY,2895)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist359_sync_in_aunroll_vunroll_x_in_c1_eni67_359_307_outputreg0_q <= redist359_sync_in_aunroll_vunroll_x_in_c1_eni67_359_307_mem_q;
        end
    end

    // redist102_sync_in_aunroll_vunroll_x_in_c1_eni67_103_307_rdcnt(ADD,1384)
    assign redist102_sync_in_aunroll_vunroll_x_in_c1_eni67_103_307_rdcnt_a = {1'b0, redist102_sync_in_aunroll_vunroll_x_in_c1_eni67_103_307_wraddr_q};
    assign redist102_sync_in_aunroll_vunroll_x_in_c1_eni67_103_307_rdcnt_b = {1'b0, redist102_sync_in_aunroll_vunroll_x_in_c1_eni67_103_307_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist102_sync_in_aunroll_vunroll_x_in_c1_eni67_103_307_rdcnt_o <= $unsigned(redist102_sync_in_aunroll_vunroll_x_in_c1_eni67_103_307_rdcnt_a) + $unsigned(redist102_sync_in_aunroll_vunroll_x_in_c1_eni67_103_307_rdcnt_b);
        end
    end
    assign redist102_sync_in_aunroll_vunroll_x_in_c1_eni67_103_307_rdcnt_q = redist102_sync_in_aunroll_vunroll_x_in_c1_eni67_103_307_rdcnt_o[9:0];

    // redist102_sync_in_aunroll_vunroll_x_in_c1_eni67_103_307_inputreg0(DELAY,1379)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist102_sync_in_aunroll_vunroll_x_in_c1_eni67_103_307_inputreg0_q <= in_c1_eni67_103;
        end
    end

    // redist102_sync_in_aunroll_vunroll_x_in_c1_eni67_103_307_wraddr(COUNTER,1382)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist102_sync_in_aunroll_vunroll_x_in_c1_eni67_103_307_wraddr_i <= $unsigned(redist102_sync_in_aunroll_vunroll_x_in_c1_eni67_103_307_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist102_sync_in_aunroll_vunroll_x_in_c1_eni67_103_307_wraddr_q = redist102_sync_in_aunroll_vunroll_x_in_c1_eni67_103_307_wraddr_i[8:0];

    // redist102_sync_in_aunroll_vunroll_x_in_c1_eni67_103_307_mem(DUALMEM,1381)
    assign redist102_sync_in_aunroll_vunroll_x_in_c1_eni67_103_307_mem_ia = redist102_sync_in_aunroll_vunroll_x_in_c1_eni67_103_307_inputreg0_q;
    assign redist102_sync_in_aunroll_vunroll_x_in_c1_eni67_103_307_mem_aa = redist102_sync_in_aunroll_vunroll_x_in_c1_eni67_103_307_wraddr_q;
    assign redist102_sync_in_aunroll_vunroll_x_in_c1_eni67_103_307_mem_ab = redist102_sync_in_aunroll_vunroll_x_in_c1_eni67_103_307_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist102_sync_in_aunroll_vunroll_x_in_c1_eni67_103_307_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist102_sync_in_aunroll_vunroll_x_in_c1_eni67_103_307_mem_aa),
        .data_a(redist102_sync_in_aunroll_vunroll_x_in_c1_eni67_103_307_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist102_sync_in_aunroll_vunroll_x_in_c1_eni67_103_307_mem_ab),
        .q_b(redist102_sync_in_aunroll_vunroll_x_in_c1_eni67_103_307_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist102_sync_in_aunroll_vunroll_x_in_c1_eni67_103_307_mem_q = redist102_sync_in_aunroll_vunroll_x_in_c1_eni67_103_307_mem_iq[31:0];

    // redist102_sync_in_aunroll_vunroll_x_in_c1_eni67_103_307_outputreg0(DELAY,1380)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist102_sync_in_aunroll_vunroll_x_in_c1_eni67_103_307_outputreg0_q <= redist102_sync_in_aunroll_vunroll_x_in_c1_eni67_103_307_mem_q;
        end
    end

    // redist103_sync_in_aunroll_vunroll_x_in_c1_eni67_104_308_offset(CONSTANT,1389)
    assign redist103_sync_in_aunroll_vunroll_x_in_c1_eni67_104_308_offset_q = 9'b011010001;

    // redist360_sync_in_aunroll_vunroll_x_in_c1_eni67_360_308_rdcnt(ADD,2905)
    assign redist360_sync_in_aunroll_vunroll_x_in_c1_eni67_360_308_rdcnt_a = {1'b0, redist360_sync_in_aunroll_vunroll_x_in_c1_eni67_360_308_wraddr_q};
    assign redist360_sync_in_aunroll_vunroll_x_in_c1_eni67_360_308_rdcnt_b = {1'b0, redist103_sync_in_aunroll_vunroll_x_in_c1_eni67_104_308_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist360_sync_in_aunroll_vunroll_x_in_c1_eni67_360_308_rdcnt_o <= $unsigned(redist360_sync_in_aunroll_vunroll_x_in_c1_eni67_360_308_rdcnt_a) + $unsigned(redist360_sync_in_aunroll_vunroll_x_in_c1_eni67_360_308_rdcnt_b);
        end
    end
    assign redist360_sync_in_aunroll_vunroll_x_in_c1_eni67_360_308_rdcnt_q = redist360_sync_in_aunroll_vunroll_x_in_c1_eni67_360_308_rdcnt_o[9:0];

    // redist360_sync_in_aunroll_vunroll_x_in_c1_eni67_360_308_inputreg0(DELAY,2900)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist360_sync_in_aunroll_vunroll_x_in_c1_eni67_360_308_inputreg0_q <= in_c1_eni67_360;
        end
    end

    // redist360_sync_in_aunroll_vunroll_x_in_c1_eni67_360_308_wraddr(COUNTER,2903)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist360_sync_in_aunroll_vunroll_x_in_c1_eni67_360_308_wraddr_i <= $unsigned(redist360_sync_in_aunroll_vunroll_x_in_c1_eni67_360_308_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist360_sync_in_aunroll_vunroll_x_in_c1_eni67_360_308_wraddr_q = redist360_sync_in_aunroll_vunroll_x_in_c1_eni67_360_308_wraddr_i[8:0];

    // redist360_sync_in_aunroll_vunroll_x_in_c1_eni67_360_308_mem(DUALMEM,2902)
    assign redist360_sync_in_aunroll_vunroll_x_in_c1_eni67_360_308_mem_ia = redist360_sync_in_aunroll_vunroll_x_in_c1_eni67_360_308_inputreg0_q;
    assign redist360_sync_in_aunroll_vunroll_x_in_c1_eni67_360_308_mem_aa = redist360_sync_in_aunroll_vunroll_x_in_c1_eni67_360_308_wraddr_q;
    assign redist360_sync_in_aunroll_vunroll_x_in_c1_eni67_360_308_mem_ab = redist360_sync_in_aunroll_vunroll_x_in_c1_eni67_360_308_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist360_sync_in_aunroll_vunroll_x_in_c1_eni67_360_308_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist360_sync_in_aunroll_vunroll_x_in_c1_eni67_360_308_mem_aa),
        .data_a(redist360_sync_in_aunroll_vunroll_x_in_c1_eni67_360_308_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist360_sync_in_aunroll_vunroll_x_in_c1_eni67_360_308_mem_ab),
        .q_b(redist360_sync_in_aunroll_vunroll_x_in_c1_eni67_360_308_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist360_sync_in_aunroll_vunroll_x_in_c1_eni67_360_308_mem_q = redist360_sync_in_aunroll_vunroll_x_in_c1_eni67_360_308_mem_iq[31:0];

    // redist360_sync_in_aunroll_vunroll_x_in_c1_eni67_360_308_outputreg0(DELAY,2901)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist360_sync_in_aunroll_vunroll_x_in_c1_eni67_360_308_outputreg0_q <= redist360_sync_in_aunroll_vunroll_x_in_c1_eni67_360_308_mem_q;
        end
    end

    // redist103_sync_in_aunroll_vunroll_x_in_c1_eni67_104_308_rdcnt(ADD,1390)
    assign redist103_sync_in_aunroll_vunroll_x_in_c1_eni67_104_308_rdcnt_a = {1'b0, redist103_sync_in_aunroll_vunroll_x_in_c1_eni67_104_308_wraddr_q};
    assign redist103_sync_in_aunroll_vunroll_x_in_c1_eni67_104_308_rdcnt_b = {1'b0, redist103_sync_in_aunroll_vunroll_x_in_c1_eni67_104_308_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist103_sync_in_aunroll_vunroll_x_in_c1_eni67_104_308_rdcnt_o <= $unsigned(redist103_sync_in_aunroll_vunroll_x_in_c1_eni67_104_308_rdcnt_a) + $unsigned(redist103_sync_in_aunroll_vunroll_x_in_c1_eni67_104_308_rdcnt_b);
        end
    end
    assign redist103_sync_in_aunroll_vunroll_x_in_c1_eni67_104_308_rdcnt_q = redist103_sync_in_aunroll_vunroll_x_in_c1_eni67_104_308_rdcnt_o[9:0];

    // redist103_sync_in_aunroll_vunroll_x_in_c1_eni67_104_308_inputreg0(DELAY,1385)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist103_sync_in_aunroll_vunroll_x_in_c1_eni67_104_308_inputreg0_q <= in_c1_eni67_104;
        end
    end

    // redist103_sync_in_aunroll_vunroll_x_in_c1_eni67_104_308_wraddr(COUNTER,1388)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist103_sync_in_aunroll_vunroll_x_in_c1_eni67_104_308_wraddr_i <= $unsigned(redist103_sync_in_aunroll_vunroll_x_in_c1_eni67_104_308_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist103_sync_in_aunroll_vunroll_x_in_c1_eni67_104_308_wraddr_q = redist103_sync_in_aunroll_vunroll_x_in_c1_eni67_104_308_wraddr_i[8:0];

    // redist103_sync_in_aunroll_vunroll_x_in_c1_eni67_104_308_mem(DUALMEM,1387)
    assign redist103_sync_in_aunroll_vunroll_x_in_c1_eni67_104_308_mem_ia = redist103_sync_in_aunroll_vunroll_x_in_c1_eni67_104_308_inputreg0_q;
    assign redist103_sync_in_aunroll_vunroll_x_in_c1_eni67_104_308_mem_aa = redist103_sync_in_aunroll_vunroll_x_in_c1_eni67_104_308_wraddr_q;
    assign redist103_sync_in_aunroll_vunroll_x_in_c1_eni67_104_308_mem_ab = redist103_sync_in_aunroll_vunroll_x_in_c1_eni67_104_308_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist103_sync_in_aunroll_vunroll_x_in_c1_eni67_104_308_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist103_sync_in_aunroll_vunroll_x_in_c1_eni67_104_308_mem_aa),
        .data_a(redist103_sync_in_aunroll_vunroll_x_in_c1_eni67_104_308_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist103_sync_in_aunroll_vunroll_x_in_c1_eni67_104_308_mem_ab),
        .q_b(redist103_sync_in_aunroll_vunroll_x_in_c1_eni67_104_308_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist103_sync_in_aunroll_vunroll_x_in_c1_eni67_104_308_mem_q = redist103_sync_in_aunroll_vunroll_x_in_c1_eni67_104_308_mem_iq[31:0];

    // redist103_sync_in_aunroll_vunroll_x_in_c1_eni67_104_308_outputreg0(DELAY,1386)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist103_sync_in_aunroll_vunroll_x_in_c1_eni67_104_308_outputreg0_q <= redist103_sync_in_aunroll_vunroll_x_in_c1_eni67_104_308_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod368_cnn2011_dspb_native_dot_product_vunroll_x(BLACKBOX,58)@1399
    // in in_0@1400
    // in in_1@1400
    // in in_scalarProductPortChainin@1400
    // out out_primWireOut@1405
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000050Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod368_cnn2011_dspb_native_dot_product_vunroll_x (
        .in_0(redist103_sync_in_aunroll_vunroll_x_in_c1_eni67_104_308_outputreg0_q),
        .in_1(redist360_sync_in_aunroll_vunroll_x_in_c1_eni67_360_308_outputreg0_q),
        .in_2(redist102_sync_in_aunroll_vunroll_x_in_c1_eni67_103_307_outputreg0_q),
        .in_3(redist359_sync_in_aunroll_vunroll_x_in_c1_eni67_359_307_outputreg0_q),
        .in_scalarProductPortChainin(redist592_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod363_cnn2005_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod368_cnn2011_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist591_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod368_cnn2011_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,732)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist591_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod368_cnn2011_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod368_cnn2011_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist104_sync_in_aunroll_vunroll_x_in_c1_eni67_105_313_offset(CONSTANT,1395)
    assign redist104_sync_in_aunroll_vunroll_x_in_c1_eni67_105_313_offset_q = 9'b011001100;

    // redist361_sync_in_aunroll_vunroll_x_in_c1_eni67_361_313_rdcnt(ADD,2911)
    assign redist361_sync_in_aunroll_vunroll_x_in_c1_eni67_361_313_rdcnt_a = {1'b0, redist361_sync_in_aunroll_vunroll_x_in_c1_eni67_361_313_wraddr_q};
    assign redist361_sync_in_aunroll_vunroll_x_in_c1_eni67_361_313_rdcnt_b = {1'b0, redist104_sync_in_aunroll_vunroll_x_in_c1_eni67_105_313_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist361_sync_in_aunroll_vunroll_x_in_c1_eni67_361_313_rdcnt_o <= $unsigned(redist361_sync_in_aunroll_vunroll_x_in_c1_eni67_361_313_rdcnt_a) + $unsigned(redist361_sync_in_aunroll_vunroll_x_in_c1_eni67_361_313_rdcnt_b);
        end
    end
    assign redist361_sync_in_aunroll_vunroll_x_in_c1_eni67_361_313_rdcnt_q = redist361_sync_in_aunroll_vunroll_x_in_c1_eni67_361_313_rdcnt_o[9:0];

    // redist361_sync_in_aunroll_vunroll_x_in_c1_eni67_361_313_inputreg0(DELAY,2906)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist361_sync_in_aunroll_vunroll_x_in_c1_eni67_361_313_inputreg0_q <= in_c1_eni67_361;
        end
    end

    // redist361_sync_in_aunroll_vunroll_x_in_c1_eni67_361_313_wraddr(COUNTER,2909)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist361_sync_in_aunroll_vunroll_x_in_c1_eni67_361_313_wraddr_i <= $unsigned(redist361_sync_in_aunroll_vunroll_x_in_c1_eni67_361_313_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist361_sync_in_aunroll_vunroll_x_in_c1_eni67_361_313_wraddr_q = redist361_sync_in_aunroll_vunroll_x_in_c1_eni67_361_313_wraddr_i[8:0];

    // redist361_sync_in_aunroll_vunroll_x_in_c1_eni67_361_313_mem(DUALMEM,2908)
    assign redist361_sync_in_aunroll_vunroll_x_in_c1_eni67_361_313_mem_ia = redist361_sync_in_aunroll_vunroll_x_in_c1_eni67_361_313_inputreg0_q;
    assign redist361_sync_in_aunroll_vunroll_x_in_c1_eni67_361_313_mem_aa = redist361_sync_in_aunroll_vunroll_x_in_c1_eni67_361_313_wraddr_q;
    assign redist361_sync_in_aunroll_vunroll_x_in_c1_eni67_361_313_mem_ab = redist361_sync_in_aunroll_vunroll_x_in_c1_eni67_361_313_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist361_sync_in_aunroll_vunroll_x_in_c1_eni67_361_313_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist361_sync_in_aunroll_vunroll_x_in_c1_eni67_361_313_mem_aa),
        .data_a(redist361_sync_in_aunroll_vunroll_x_in_c1_eni67_361_313_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist361_sync_in_aunroll_vunroll_x_in_c1_eni67_361_313_mem_ab),
        .q_b(redist361_sync_in_aunroll_vunroll_x_in_c1_eni67_361_313_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist361_sync_in_aunroll_vunroll_x_in_c1_eni67_361_313_mem_q = redist361_sync_in_aunroll_vunroll_x_in_c1_eni67_361_313_mem_iq[31:0];

    // redist361_sync_in_aunroll_vunroll_x_in_c1_eni67_361_313_outputreg0(DELAY,2907)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist361_sync_in_aunroll_vunroll_x_in_c1_eni67_361_313_outputreg0_q <= redist361_sync_in_aunroll_vunroll_x_in_c1_eni67_361_313_mem_q;
        end
    end

    // redist104_sync_in_aunroll_vunroll_x_in_c1_eni67_105_313_rdcnt(ADD,1396)
    assign redist104_sync_in_aunroll_vunroll_x_in_c1_eni67_105_313_rdcnt_a = {1'b0, redist104_sync_in_aunroll_vunroll_x_in_c1_eni67_105_313_wraddr_q};
    assign redist104_sync_in_aunroll_vunroll_x_in_c1_eni67_105_313_rdcnt_b = {1'b0, redist104_sync_in_aunroll_vunroll_x_in_c1_eni67_105_313_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist104_sync_in_aunroll_vunroll_x_in_c1_eni67_105_313_rdcnt_o <= $unsigned(redist104_sync_in_aunroll_vunroll_x_in_c1_eni67_105_313_rdcnt_a) + $unsigned(redist104_sync_in_aunroll_vunroll_x_in_c1_eni67_105_313_rdcnt_b);
        end
    end
    assign redist104_sync_in_aunroll_vunroll_x_in_c1_eni67_105_313_rdcnt_q = redist104_sync_in_aunroll_vunroll_x_in_c1_eni67_105_313_rdcnt_o[9:0];

    // redist104_sync_in_aunroll_vunroll_x_in_c1_eni67_105_313_inputreg0(DELAY,1391)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist104_sync_in_aunroll_vunroll_x_in_c1_eni67_105_313_inputreg0_q <= in_c1_eni67_105;
        end
    end

    // redist104_sync_in_aunroll_vunroll_x_in_c1_eni67_105_313_wraddr(COUNTER,1394)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist104_sync_in_aunroll_vunroll_x_in_c1_eni67_105_313_wraddr_i <= $unsigned(redist104_sync_in_aunroll_vunroll_x_in_c1_eni67_105_313_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist104_sync_in_aunroll_vunroll_x_in_c1_eni67_105_313_wraddr_q = redist104_sync_in_aunroll_vunroll_x_in_c1_eni67_105_313_wraddr_i[8:0];

    // redist104_sync_in_aunroll_vunroll_x_in_c1_eni67_105_313_mem(DUALMEM,1393)
    assign redist104_sync_in_aunroll_vunroll_x_in_c1_eni67_105_313_mem_ia = redist104_sync_in_aunroll_vunroll_x_in_c1_eni67_105_313_inputreg0_q;
    assign redist104_sync_in_aunroll_vunroll_x_in_c1_eni67_105_313_mem_aa = redist104_sync_in_aunroll_vunroll_x_in_c1_eni67_105_313_wraddr_q;
    assign redist104_sync_in_aunroll_vunroll_x_in_c1_eni67_105_313_mem_ab = redist104_sync_in_aunroll_vunroll_x_in_c1_eni67_105_313_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist104_sync_in_aunroll_vunroll_x_in_c1_eni67_105_313_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist104_sync_in_aunroll_vunroll_x_in_c1_eni67_105_313_mem_aa),
        .data_a(redist104_sync_in_aunroll_vunroll_x_in_c1_eni67_105_313_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist104_sync_in_aunroll_vunroll_x_in_c1_eni67_105_313_mem_ab),
        .q_b(redist104_sync_in_aunroll_vunroll_x_in_c1_eni67_105_313_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist104_sync_in_aunroll_vunroll_x_in_c1_eni67_105_313_mem_q = redist104_sync_in_aunroll_vunroll_x_in_c1_eni67_105_313_mem_iq[31:0];

    // redist104_sync_in_aunroll_vunroll_x_in_c1_eni67_105_313_outputreg0(DELAY,1392)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist104_sync_in_aunroll_vunroll_x_in_c1_eni67_105_313_outputreg0_q <= redist104_sync_in_aunroll_vunroll_x_in_c1_eni67_105_313_mem_q;
        end
    end

    // redist105_sync_in_aunroll_vunroll_x_in_c1_eni67_106_314_offset(CONSTANT,1401)
    assign redist105_sync_in_aunroll_vunroll_x_in_c1_eni67_106_314_offset_q = 9'b011001011;

    // redist362_sync_in_aunroll_vunroll_x_in_c1_eni67_362_314_rdcnt(ADD,2917)
    assign redist362_sync_in_aunroll_vunroll_x_in_c1_eni67_362_314_rdcnt_a = {1'b0, redist362_sync_in_aunroll_vunroll_x_in_c1_eni67_362_314_wraddr_q};
    assign redist362_sync_in_aunroll_vunroll_x_in_c1_eni67_362_314_rdcnt_b = {1'b0, redist105_sync_in_aunroll_vunroll_x_in_c1_eni67_106_314_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist362_sync_in_aunroll_vunroll_x_in_c1_eni67_362_314_rdcnt_o <= $unsigned(redist362_sync_in_aunroll_vunroll_x_in_c1_eni67_362_314_rdcnt_a) + $unsigned(redist362_sync_in_aunroll_vunroll_x_in_c1_eni67_362_314_rdcnt_b);
        end
    end
    assign redist362_sync_in_aunroll_vunroll_x_in_c1_eni67_362_314_rdcnt_q = redist362_sync_in_aunroll_vunroll_x_in_c1_eni67_362_314_rdcnt_o[9:0];

    // redist362_sync_in_aunroll_vunroll_x_in_c1_eni67_362_314_inputreg0(DELAY,2912)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist362_sync_in_aunroll_vunroll_x_in_c1_eni67_362_314_inputreg0_q <= in_c1_eni67_362;
        end
    end

    // redist362_sync_in_aunroll_vunroll_x_in_c1_eni67_362_314_wraddr(COUNTER,2915)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist362_sync_in_aunroll_vunroll_x_in_c1_eni67_362_314_wraddr_i <= $unsigned(redist362_sync_in_aunroll_vunroll_x_in_c1_eni67_362_314_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist362_sync_in_aunroll_vunroll_x_in_c1_eni67_362_314_wraddr_q = redist362_sync_in_aunroll_vunroll_x_in_c1_eni67_362_314_wraddr_i[8:0];

    // redist362_sync_in_aunroll_vunroll_x_in_c1_eni67_362_314_mem(DUALMEM,2914)
    assign redist362_sync_in_aunroll_vunroll_x_in_c1_eni67_362_314_mem_ia = redist362_sync_in_aunroll_vunroll_x_in_c1_eni67_362_314_inputreg0_q;
    assign redist362_sync_in_aunroll_vunroll_x_in_c1_eni67_362_314_mem_aa = redist362_sync_in_aunroll_vunroll_x_in_c1_eni67_362_314_wraddr_q;
    assign redist362_sync_in_aunroll_vunroll_x_in_c1_eni67_362_314_mem_ab = redist362_sync_in_aunroll_vunroll_x_in_c1_eni67_362_314_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist362_sync_in_aunroll_vunroll_x_in_c1_eni67_362_314_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist362_sync_in_aunroll_vunroll_x_in_c1_eni67_362_314_mem_aa),
        .data_a(redist362_sync_in_aunroll_vunroll_x_in_c1_eni67_362_314_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist362_sync_in_aunroll_vunroll_x_in_c1_eni67_362_314_mem_ab),
        .q_b(redist362_sync_in_aunroll_vunroll_x_in_c1_eni67_362_314_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist362_sync_in_aunroll_vunroll_x_in_c1_eni67_362_314_mem_q = redist362_sync_in_aunroll_vunroll_x_in_c1_eni67_362_314_mem_iq[31:0];

    // redist362_sync_in_aunroll_vunroll_x_in_c1_eni67_362_314_outputreg0(DELAY,2913)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist362_sync_in_aunroll_vunroll_x_in_c1_eni67_362_314_outputreg0_q <= redist362_sync_in_aunroll_vunroll_x_in_c1_eni67_362_314_mem_q;
        end
    end

    // redist105_sync_in_aunroll_vunroll_x_in_c1_eni67_106_314_rdcnt(ADD,1402)
    assign redist105_sync_in_aunroll_vunroll_x_in_c1_eni67_106_314_rdcnt_a = {1'b0, redist105_sync_in_aunroll_vunroll_x_in_c1_eni67_106_314_wraddr_q};
    assign redist105_sync_in_aunroll_vunroll_x_in_c1_eni67_106_314_rdcnt_b = {1'b0, redist105_sync_in_aunroll_vunroll_x_in_c1_eni67_106_314_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist105_sync_in_aunroll_vunroll_x_in_c1_eni67_106_314_rdcnt_o <= $unsigned(redist105_sync_in_aunroll_vunroll_x_in_c1_eni67_106_314_rdcnt_a) + $unsigned(redist105_sync_in_aunroll_vunroll_x_in_c1_eni67_106_314_rdcnt_b);
        end
    end
    assign redist105_sync_in_aunroll_vunroll_x_in_c1_eni67_106_314_rdcnt_q = redist105_sync_in_aunroll_vunroll_x_in_c1_eni67_106_314_rdcnt_o[9:0];

    // redist105_sync_in_aunroll_vunroll_x_in_c1_eni67_106_314_inputreg0(DELAY,1397)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist105_sync_in_aunroll_vunroll_x_in_c1_eni67_106_314_inputreg0_q <= in_c1_eni67_106;
        end
    end

    // redist105_sync_in_aunroll_vunroll_x_in_c1_eni67_106_314_wraddr(COUNTER,1400)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist105_sync_in_aunroll_vunroll_x_in_c1_eni67_106_314_wraddr_i <= $unsigned(redist105_sync_in_aunroll_vunroll_x_in_c1_eni67_106_314_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist105_sync_in_aunroll_vunroll_x_in_c1_eni67_106_314_wraddr_q = redist105_sync_in_aunroll_vunroll_x_in_c1_eni67_106_314_wraddr_i[8:0];

    // redist105_sync_in_aunroll_vunroll_x_in_c1_eni67_106_314_mem(DUALMEM,1399)
    assign redist105_sync_in_aunroll_vunroll_x_in_c1_eni67_106_314_mem_ia = redist105_sync_in_aunroll_vunroll_x_in_c1_eni67_106_314_inputreg0_q;
    assign redist105_sync_in_aunroll_vunroll_x_in_c1_eni67_106_314_mem_aa = redist105_sync_in_aunroll_vunroll_x_in_c1_eni67_106_314_wraddr_q;
    assign redist105_sync_in_aunroll_vunroll_x_in_c1_eni67_106_314_mem_ab = redist105_sync_in_aunroll_vunroll_x_in_c1_eni67_106_314_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist105_sync_in_aunroll_vunroll_x_in_c1_eni67_106_314_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist105_sync_in_aunroll_vunroll_x_in_c1_eni67_106_314_mem_aa),
        .data_a(redist105_sync_in_aunroll_vunroll_x_in_c1_eni67_106_314_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist105_sync_in_aunroll_vunroll_x_in_c1_eni67_106_314_mem_ab),
        .q_b(redist105_sync_in_aunroll_vunroll_x_in_c1_eni67_106_314_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist105_sync_in_aunroll_vunroll_x_in_c1_eni67_106_314_mem_q = redist105_sync_in_aunroll_vunroll_x_in_c1_eni67_106_314_mem_iq[31:0];

    // redist105_sync_in_aunroll_vunroll_x_in_c1_eni67_106_314_outputreg0(DELAY,1398)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist105_sync_in_aunroll_vunroll_x_in_c1_eni67_106_314_outputreg0_q <= redist105_sync_in_aunroll_vunroll_x_in_c1_eni67_106_314_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod373_cnn2018_dspb_native_dot_product_vunroll_x(BLACKBOX,59)@1405
    // in in_0@1406
    // in in_1@1406
    // in in_scalarProductPortChainin@1406
    // out out_primWireOut@1411
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000051Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod373_cnn2018_dspb_native_dot_product_vunroll_x (
        .in_0(redist105_sync_in_aunroll_vunroll_x_in_c1_eni67_106_314_outputreg0_q),
        .in_1(redist362_sync_in_aunroll_vunroll_x_in_c1_eni67_362_314_outputreg0_q),
        .in_2(redist104_sync_in_aunroll_vunroll_x_in_c1_eni67_105_313_outputreg0_q),
        .in_3(redist361_sync_in_aunroll_vunroll_x_in_c1_eni67_361_313_outputreg0_q),
        .in_scalarProductPortChainin(redist591_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod368_cnn2011_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod373_cnn2018_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist590_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod373_cnn2018_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,731)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist590_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod373_cnn2018_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod373_cnn2018_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist106_sync_in_aunroll_vunroll_x_in_c1_eni67_107_319_offset(CONSTANT,1407)
    assign redist106_sync_in_aunroll_vunroll_x_in_c1_eni67_107_319_offset_q = 9'b011000110;

    // redist363_sync_in_aunroll_vunroll_x_in_c1_eni67_363_319_rdcnt(ADD,2923)
    assign redist363_sync_in_aunroll_vunroll_x_in_c1_eni67_363_319_rdcnt_a = {1'b0, redist363_sync_in_aunroll_vunroll_x_in_c1_eni67_363_319_wraddr_q};
    assign redist363_sync_in_aunroll_vunroll_x_in_c1_eni67_363_319_rdcnt_b = {1'b0, redist106_sync_in_aunroll_vunroll_x_in_c1_eni67_107_319_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist363_sync_in_aunroll_vunroll_x_in_c1_eni67_363_319_rdcnt_o <= $unsigned(redist363_sync_in_aunroll_vunroll_x_in_c1_eni67_363_319_rdcnt_a) + $unsigned(redist363_sync_in_aunroll_vunroll_x_in_c1_eni67_363_319_rdcnt_b);
        end
    end
    assign redist363_sync_in_aunroll_vunroll_x_in_c1_eni67_363_319_rdcnt_q = redist363_sync_in_aunroll_vunroll_x_in_c1_eni67_363_319_rdcnt_o[9:0];

    // redist363_sync_in_aunroll_vunroll_x_in_c1_eni67_363_319_inputreg0(DELAY,2918)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist363_sync_in_aunroll_vunroll_x_in_c1_eni67_363_319_inputreg0_q <= in_c1_eni67_363;
        end
    end

    // redist363_sync_in_aunroll_vunroll_x_in_c1_eni67_363_319_wraddr(COUNTER,2921)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist363_sync_in_aunroll_vunroll_x_in_c1_eni67_363_319_wraddr_i <= $unsigned(redist363_sync_in_aunroll_vunroll_x_in_c1_eni67_363_319_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist363_sync_in_aunroll_vunroll_x_in_c1_eni67_363_319_wraddr_q = redist363_sync_in_aunroll_vunroll_x_in_c1_eni67_363_319_wraddr_i[8:0];

    // redist363_sync_in_aunroll_vunroll_x_in_c1_eni67_363_319_mem(DUALMEM,2920)
    assign redist363_sync_in_aunroll_vunroll_x_in_c1_eni67_363_319_mem_ia = redist363_sync_in_aunroll_vunroll_x_in_c1_eni67_363_319_inputreg0_q;
    assign redist363_sync_in_aunroll_vunroll_x_in_c1_eni67_363_319_mem_aa = redist363_sync_in_aunroll_vunroll_x_in_c1_eni67_363_319_wraddr_q;
    assign redist363_sync_in_aunroll_vunroll_x_in_c1_eni67_363_319_mem_ab = redist363_sync_in_aunroll_vunroll_x_in_c1_eni67_363_319_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist363_sync_in_aunroll_vunroll_x_in_c1_eni67_363_319_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist363_sync_in_aunroll_vunroll_x_in_c1_eni67_363_319_mem_aa),
        .data_a(redist363_sync_in_aunroll_vunroll_x_in_c1_eni67_363_319_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist363_sync_in_aunroll_vunroll_x_in_c1_eni67_363_319_mem_ab),
        .q_b(redist363_sync_in_aunroll_vunroll_x_in_c1_eni67_363_319_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist363_sync_in_aunroll_vunroll_x_in_c1_eni67_363_319_mem_q = redist363_sync_in_aunroll_vunroll_x_in_c1_eni67_363_319_mem_iq[31:0];

    // redist363_sync_in_aunroll_vunroll_x_in_c1_eni67_363_319_outputreg0(DELAY,2919)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist363_sync_in_aunroll_vunroll_x_in_c1_eni67_363_319_outputreg0_q <= redist363_sync_in_aunroll_vunroll_x_in_c1_eni67_363_319_mem_q;
        end
    end

    // redist106_sync_in_aunroll_vunroll_x_in_c1_eni67_107_319_rdcnt(ADD,1408)
    assign redist106_sync_in_aunroll_vunroll_x_in_c1_eni67_107_319_rdcnt_a = {1'b0, redist106_sync_in_aunroll_vunroll_x_in_c1_eni67_107_319_wraddr_q};
    assign redist106_sync_in_aunroll_vunroll_x_in_c1_eni67_107_319_rdcnt_b = {1'b0, redist106_sync_in_aunroll_vunroll_x_in_c1_eni67_107_319_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist106_sync_in_aunroll_vunroll_x_in_c1_eni67_107_319_rdcnt_o <= $unsigned(redist106_sync_in_aunroll_vunroll_x_in_c1_eni67_107_319_rdcnt_a) + $unsigned(redist106_sync_in_aunroll_vunroll_x_in_c1_eni67_107_319_rdcnt_b);
        end
    end
    assign redist106_sync_in_aunroll_vunroll_x_in_c1_eni67_107_319_rdcnt_q = redist106_sync_in_aunroll_vunroll_x_in_c1_eni67_107_319_rdcnt_o[9:0];

    // redist106_sync_in_aunroll_vunroll_x_in_c1_eni67_107_319_inputreg0(DELAY,1403)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist106_sync_in_aunroll_vunroll_x_in_c1_eni67_107_319_inputreg0_q <= in_c1_eni67_107;
        end
    end

    // redist106_sync_in_aunroll_vunroll_x_in_c1_eni67_107_319_wraddr(COUNTER,1406)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist106_sync_in_aunroll_vunroll_x_in_c1_eni67_107_319_wraddr_i <= $unsigned(redist106_sync_in_aunroll_vunroll_x_in_c1_eni67_107_319_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist106_sync_in_aunroll_vunroll_x_in_c1_eni67_107_319_wraddr_q = redist106_sync_in_aunroll_vunroll_x_in_c1_eni67_107_319_wraddr_i[8:0];

    // redist106_sync_in_aunroll_vunroll_x_in_c1_eni67_107_319_mem(DUALMEM,1405)
    assign redist106_sync_in_aunroll_vunroll_x_in_c1_eni67_107_319_mem_ia = redist106_sync_in_aunroll_vunroll_x_in_c1_eni67_107_319_inputreg0_q;
    assign redist106_sync_in_aunroll_vunroll_x_in_c1_eni67_107_319_mem_aa = redist106_sync_in_aunroll_vunroll_x_in_c1_eni67_107_319_wraddr_q;
    assign redist106_sync_in_aunroll_vunroll_x_in_c1_eni67_107_319_mem_ab = redist106_sync_in_aunroll_vunroll_x_in_c1_eni67_107_319_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist106_sync_in_aunroll_vunroll_x_in_c1_eni67_107_319_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist106_sync_in_aunroll_vunroll_x_in_c1_eni67_107_319_mem_aa),
        .data_a(redist106_sync_in_aunroll_vunroll_x_in_c1_eni67_107_319_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist106_sync_in_aunroll_vunroll_x_in_c1_eni67_107_319_mem_ab),
        .q_b(redist106_sync_in_aunroll_vunroll_x_in_c1_eni67_107_319_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist106_sync_in_aunroll_vunroll_x_in_c1_eni67_107_319_mem_q = redist106_sync_in_aunroll_vunroll_x_in_c1_eni67_107_319_mem_iq[31:0];

    // redist106_sync_in_aunroll_vunroll_x_in_c1_eni67_107_319_outputreg0(DELAY,1404)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist106_sync_in_aunroll_vunroll_x_in_c1_eni67_107_319_outputreg0_q <= redist106_sync_in_aunroll_vunroll_x_in_c1_eni67_107_319_mem_q;
        end
    end

    // redist107_sync_in_aunroll_vunroll_x_in_c1_eni67_108_320_offset(CONSTANT,1413)
    assign redist107_sync_in_aunroll_vunroll_x_in_c1_eni67_108_320_offset_q = 9'b011000101;

    // redist364_sync_in_aunroll_vunroll_x_in_c1_eni67_364_320_rdcnt(ADD,2929)
    assign redist364_sync_in_aunroll_vunroll_x_in_c1_eni67_364_320_rdcnt_a = {1'b0, redist364_sync_in_aunroll_vunroll_x_in_c1_eni67_364_320_wraddr_q};
    assign redist364_sync_in_aunroll_vunroll_x_in_c1_eni67_364_320_rdcnt_b = {1'b0, redist107_sync_in_aunroll_vunroll_x_in_c1_eni67_108_320_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist364_sync_in_aunroll_vunroll_x_in_c1_eni67_364_320_rdcnt_o <= $unsigned(redist364_sync_in_aunroll_vunroll_x_in_c1_eni67_364_320_rdcnt_a) + $unsigned(redist364_sync_in_aunroll_vunroll_x_in_c1_eni67_364_320_rdcnt_b);
        end
    end
    assign redist364_sync_in_aunroll_vunroll_x_in_c1_eni67_364_320_rdcnt_q = redist364_sync_in_aunroll_vunroll_x_in_c1_eni67_364_320_rdcnt_o[9:0];

    // redist364_sync_in_aunroll_vunroll_x_in_c1_eni67_364_320_inputreg0(DELAY,2924)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist364_sync_in_aunroll_vunroll_x_in_c1_eni67_364_320_inputreg0_q <= in_c1_eni67_364;
        end
    end

    // redist364_sync_in_aunroll_vunroll_x_in_c1_eni67_364_320_wraddr(COUNTER,2927)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist364_sync_in_aunroll_vunroll_x_in_c1_eni67_364_320_wraddr_i <= $unsigned(redist364_sync_in_aunroll_vunroll_x_in_c1_eni67_364_320_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist364_sync_in_aunroll_vunroll_x_in_c1_eni67_364_320_wraddr_q = redist364_sync_in_aunroll_vunroll_x_in_c1_eni67_364_320_wraddr_i[8:0];

    // redist364_sync_in_aunroll_vunroll_x_in_c1_eni67_364_320_mem(DUALMEM,2926)
    assign redist364_sync_in_aunroll_vunroll_x_in_c1_eni67_364_320_mem_ia = redist364_sync_in_aunroll_vunroll_x_in_c1_eni67_364_320_inputreg0_q;
    assign redist364_sync_in_aunroll_vunroll_x_in_c1_eni67_364_320_mem_aa = redist364_sync_in_aunroll_vunroll_x_in_c1_eni67_364_320_wraddr_q;
    assign redist364_sync_in_aunroll_vunroll_x_in_c1_eni67_364_320_mem_ab = redist364_sync_in_aunroll_vunroll_x_in_c1_eni67_364_320_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist364_sync_in_aunroll_vunroll_x_in_c1_eni67_364_320_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist364_sync_in_aunroll_vunroll_x_in_c1_eni67_364_320_mem_aa),
        .data_a(redist364_sync_in_aunroll_vunroll_x_in_c1_eni67_364_320_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist364_sync_in_aunroll_vunroll_x_in_c1_eni67_364_320_mem_ab),
        .q_b(redist364_sync_in_aunroll_vunroll_x_in_c1_eni67_364_320_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist364_sync_in_aunroll_vunroll_x_in_c1_eni67_364_320_mem_q = redist364_sync_in_aunroll_vunroll_x_in_c1_eni67_364_320_mem_iq[31:0];

    // redist364_sync_in_aunroll_vunroll_x_in_c1_eni67_364_320_outputreg0(DELAY,2925)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist364_sync_in_aunroll_vunroll_x_in_c1_eni67_364_320_outputreg0_q <= redist364_sync_in_aunroll_vunroll_x_in_c1_eni67_364_320_mem_q;
        end
    end

    // redist107_sync_in_aunroll_vunroll_x_in_c1_eni67_108_320_rdcnt(ADD,1414)
    assign redist107_sync_in_aunroll_vunroll_x_in_c1_eni67_108_320_rdcnt_a = {1'b0, redist107_sync_in_aunroll_vunroll_x_in_c1_eni67_108_320_wraddr_q};
    assign redist107_sync_in_aunroll_vunroll_x_in_c1_eni67_108_320_rdcnt_b = {1'b0, redist107_sync_in_aunroll_vunroll_x_in_c1_eni67_108_320_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist107_sync_in_aunroll_vunroll_x_in_c1_eni67_108_320_rdcnt_o <= $unsigned(redist107_sync_in_aunroll_vunroll_x_in_c1_eni67_108_320_rdcnt_a) + $unsigned(redist107_sync_in_aunroll_vunroll_x_in_c1_eni67_108_320_rdcnt_b);
        end
    end
    assign redist107_sync_in_aunroll_vunroll_x_in_c1_eni67_108_320_rdcnt_q = redist107_sync_in_aunroll_vunroll_x_in_c1_eni67_108_320_rdcnt_o[9:0];

    // redist107_sync_in_aunroll_vunroll_x_in_c1_eni67_108_320_inputreg0(DELAY,1409)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist107_sync_in_aunroll_vunroll_x_in_c1_eni67_108_320_inputreg0_q <= in_c1_eni67_108;
        end
    end

    // redist107_sync_in_aunroll_vunroll_x_in_c1_eni67_108_320_wraddr(COUNTER,1412)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist107_sync_in_aunroll_vunroll_x_in_c1_eni67_108_320_wraddr_i <= $unsigned(redist107_sync_in_aunroll_vunroll_x_in_c1_eni67_108_320_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist107_sync_in_aunroll_vunroll_x_in_c1_eni67_108_320_wraddr_q = redist107_sync_in_aunroll_vunroll_x_in_c1_eni67_108_320_wraddr_i[8:0];

    // redist107_sync_in_aunroll_vunroll_x_in_c1_eni67_108_320_mem(DUALMEM,1411)
    assign redist107_sync_in_aunroll_vunroll_x_in_c1_eni67_108_320_mem_ia = redist107_sync_in_aunroll_vunroll_x_in_c1_eni67_108_320_inputreg0_q;
    assign redist107_sync_in_aunroll_vunroll_x_in_c1_eni67_108_320_mem_aa = redist107_sync_in_aunroll_vunroll_x_in_c1_eni67_108_320_wraddr_q;
    assign redist107_sync_in_aunroll_vunroll_x_in_c1_eni67_108_320_mem_ab = redist107_sync_in_aunroll_vunroll_x_in_c1_eni67_108_320_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist107_sync_in_aunroll_vunroll_x_in_c1_eni67_108_320_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist107_sync_in_aunroll_vunroll_x_in_c1_eni67_108_320_mem_aa),
        .data_a(redist107_sync_in_aunroll_vunroll_x_in_c1_eni67_108_320_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist107_sync_in_aunroll_vunroll_x_in_c1_eni67_108_320_mem_ab),
        .q_b(redist107_sync_in_aunroll_vunroll_x_in_c1_eni67_108_320_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist107_sync_in_aunroll_vunroll_x_in_c1_eni67_108_320_mem_q = redist107_sync_in_aunroll_vunroll_x_in_c1_eni67_108_320_mem_iq[31:0];

    // redist107_sync_in_aunroll_vunroll_x_in_c1_eni67_108_320_outputreg0(DELAY,1410)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist107_sync_in_aunroll_vunroll_x_in_c1_eni67_108_320_outputreg0_q <= redist107_sync_in_aunroll_vunroll_x_in_c1_eni67_108_320_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod378_cnn2024_dspb_native_dot_product_vunroll_x(BLACKBOX,60)@1411
    // in in_0@1412
    // in in_1@1412
    // in in_scalarProductPortChainin@1412
    // out out_primWireOut@1417
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000052Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod378_cnn2024_dspb_native_dot_product_vunroll_x (
        .in_0(redist107_sync_in_aunroll_vunroll_x_in_c1_eni67_108_320_outputreg0_q),
        .in_1(redist364_sync_in_aunroll_vunroll_x_in_c1_eni67_364_320_outputreg0_q),
        .in_2(redist106_sync_in_aunroll_vunroll_x_in_c1_eni67_107_319_outputreg0_q),
        .in_3(redist363_sync_in_aunroll_vunroll_x_in_c1_eni67_363_319_outputreg0_q),
        .in_scalarProductPortChainin(redist590_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod373_cnn2018_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod378_cnn2024_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist589_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod378_cnn2024_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,730)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist589_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod378_cnn2024_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod378_cnn2024_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist108_sync_in_aunroll_vunroll_x_in_c1_eni67_109_325_offset(CONSTANT,1419)
    assign redist108_sync_in_aunroll_vunroll_x_in_c1_eni67_109_325_offset_q = 9'b011000000;

    // redist365_sync_in_aunroll_vunroll_x_in_c1_eni67_365_325_rdcnt(ADD,2935)
    assign redist365_sync_in_aunroll_vunroll_x_in_c1_eni67_365_325_rdcnt_a = {1'b0, redist365_sync_in_aunroll_vunroll_x_in_c1_eni67_365_325_wraddr_q};
    assign redist365_sync_in_aunroll_vunroll_x_in_c1_eni67_365_325_rdcnt_b = {1'b0, redist108_sync_in_aunroll_vunroll_x_in_c1_eni67_109_325_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist365_sync_in_aunroll_vunroll_x_in_c1_eni67_365_325_rdcnt_o <= $unsigned(redist365_sync_in_aunroll_vunroll_x_in_c1_eni67_365_325_rdcnt_a) + $unsigned(redist365_sync_in_aunroll_vunroll_x_in_c1_eni67_365_325_rdcnt_b);
        end
    end
    assign redist365_sync_in_aunroll_vunroll_x_in_c1_eni67_365_325_rdcnt_q = redist365_sync_in_aunroll_vunroll_x_in_c1_eni67_365_325_rdcnt_o[9:0];

    // redist365_sync_in_aunroll_vunroll_x_in_c1_eni67_365_325_inputreg0(DELAY,2930)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist365_sync_in_aunroll_vunroll_x_in_c1_eni67_365_325_inputreg0_q <= in_c1_eni67_365;
        end
    end

    // redist365_sync_in_aunroll_vunroll_x_in_c1_eni67_365_325_wraddr(COUNTER,2933)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist365_sync_in_aunroll_vunroll_x_in_c1_eni67_365_325_wraddr_i <= $unsigned(redist365_sync_in_aunroll_vunroll_x_in_c1_eni67_365_325_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist365_sync_in_aunroll_vunroll_x_in_c1_eni67_365_325_wraddr_q = redist365_sync_in_aunroll_vunroll_x_in_c1_eni67_365_325_wraddr_i[8:0];

    // redist365_sync_in_aunroll_vunroll_x_in_c1_eni67_365_325_mem(DUALMEM,2932)
    assign redist365_sync_in_aunroll_vunroll_x_in_c1_eni67_365_325_mem_ia = redist365_sync_in_aunroll_vunroll_x_in_c1_eni67_365_325_inputreg0_q;
    assign redist365_sync_in_aunroll_vunroll_x_in_c1_eni67_365_325_mem_aa = redist365_sync_in_aunroll_vunroll_x_in_c1_eni67_365_325_wraddr_q;
    assign redist365_sync_in_aunroll_vunroll_x_in_c1_eni67_365_325_mem_ab = redist365_sync_in_aunroll_vunroll_x_in_c1_eni67_365_325_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist365_sync_in_aunroll_vunroll_x_in_c1_eni67_365_325_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist365_sync_in_aunroll_vunroll_x_in_c1_eni67_365_325_mem_aa),
        .data_a(redist365_sync_in_aunroll_vunroll_x_in_c1_eni67_365_325_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist365_sync_in_aunroll_vunroll_x_in_c1_eni67_365_325_mem_ab),
        .q_b(redist365_sync_in_aunroll_vunroll_x_in_c1_eni67_365_325_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist365_sync_in_aunroll_vunroll_x_in_c1_eni67_365_325_mem_q = redist365_sync_in_aunroll_vunroll_x_in_c1_eni67_365_325_mem_iq[31:0];

    // redist365_sync_in_aunroll_vunroll_x_in_c1_eni67_365_325_outputreg0(DELAY,2931)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist365_sync_in_aunroll_vunroll_x_in_c1_eni67_365_325_outputreg0_q <= redist365_sync_in_aunroll_vunroll_x_in_c1_eni67_365_325_mem_q;
        end
    end

    // redist108_sync_in_aunroll_vunroll_x_in_c1_eni67_109_325_rdcnt(ADD,1420)
    assign redist108_sync_in_aunroll_vunroll_x_in_c1_eni67_109_325_rdcnt_a = {1'b0, redist108_sync_in_aunroll_vunroll_x_in_c1_eni67_109_325_wraddr_q};
    assign redist108_sync_in_aunroll_vunroll_x_in_c1_eni67_109_325_rdcnt_b = {1'b0, redist108_sync_in_aunroll_vunroll_x_in_c1_eni67_109_325_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist108_sync_in_aunroll_vunroll_x_in_c1_eni67_109_325_rdcnt_o <= $unsigned(redist108_sync_in_aunroll_vunroll_x_in_c1_eni67_109_325_rdcnt_a) + $unsigned(redist108_sync_in_aunroll_vunroll_x_in_c1_eni67_109_325_rdcnt_b);
        end
    end
    assign redist108_sync_in_aunroll_vunroll_x_in_c1_eni67_109_325_rdcnt_q = redist108_sync_in_aunroll_vunroll_x_in_c1_eni67_109_325_rdcnt_o[9:0];

    // redist108_sync_in_aunroll_vunroll_x_in_c1_eni67_109_325_inputreg0(DELAY,1415)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist108_sync_in_aunroll_vunroll_x_in_c1_eni67_109_325_inputreg0_q <= in_c1_eni67_109;
        end
    end

    // redist108_sync_in_aunroll_vunroll_x_in_c1_eni67_109_325_wraddr(COUNTER,1418)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist108_sync_in_aunroll_vunroll_x_in_c1_eni67_109_325_wraddr_i <= $unsigned(redist108_sync_in_aunroll_vunroll_x_in_c1_eni67_109_325_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist108_sync_in_aunroll_vunroll_x_in_c1_eni67_109_325_wraddr_q = redist108_sync_in_aunroll_vunroll_x_in_c1_eni67_109_325_wraddr_i[8:0];

    // redist108_sync_in_aunroll_vunroll_x_in_c1_eni67_109_325_mem(DUALMEM,1417)
    assign redist108_sync_in_aunroll_vunroll_x_in_c1_eni67_109_325_mem_ia = redist108_sync_in_aunroll_vunroll_x_in_c1_eni67_109_325_inputreg0_q;
    assign redist108_sync_in_aunroll_vunroll_x_in_c1_eni67_109_325_mem_aa = redist108_sync_in_aunroll_vunroll_x_in_c1_eni67_109_325_wraddr_q;
    assign redist108_sync_in_aunroll_vunroll_x_in_c1_eni67_109_325_mem_ab = redist108_sync_in_aunroll_vunroll_x_in_c1_eni67_109_325_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist108_sync_in_aunroll_vunroll_x_in_c1_eni67_109_325_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist108_sync_in_aunroll_vunroll_x_in_c1_eni67_109_325_mem_aa),
        .data_a(redist108_sync_in_aunroll_vunroll_x_in_c1_eni67_109_325_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist108_sync_in_aunroll_vunroll_x_in_c1_eni67_109_325_mem_ab),
        .q_b(redist108_sync_in_aunroll_vunroll_x_in_c1_eni67_109_325_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist108_sync_in_aunroll_vunroll_x_in_c1_eni67_109_325_mem_q = redist108_sync_in_aunroll_vunroll_x_in_c1_eni67_109_325_mem_iq[31:0];

    // redist108_sync_in_aunroll_vunroll_x_in_c1_eni67_109_325_outputreg0(DELAY,1416)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist108_sync_in_aunroll_vunroll_x_in_c1_eni67_109_325_outputreg0_q <= redist108_sync_in_aunroll_vunroll_x_in_c1_eni67_109_325_mem_q;
        end
    end

    // redist109_sync_in_aunroll_vunroll_x_in_c1_eni67_110_326_offset(CONSTANT,1425)
    assign redist109_sync_in_aunroll_vunroll_x_in_c1_eni67_110_326_offset_q = 9'b010111111;

    // redist366_sync_in_aunroll_vunroll_x_in_c1_eni67_366_326_rdcnt(ADD,2941)
    assign redist366_sync_in_aunroll_vunroll_x_in_c1_eni67_366_326_rdcnt_a = {1'b0, redist366_sync_in_aunroll_vunroll_x_in_c1_eni67_366_326_wraddr_q};
    assign redist366_sync_in_aunroll_vunroll_x_in_c1_eni67_366_326_rdcnt_b = {1'b0, redist109_sync_in_aunroll_vunroll_x_in_c1_eni67_110_326_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist366_sync_in_aunroll_vunroll_x_in_c1_eni67_366_326_rdcnt_o <= $unsigned(redist366_sync_in_aunroll_vunroll_x_in_c1_eni67_366_326_rdcnt_a) + $unsigned(redist366_sync_in_aunroll_vunroll_x_in_c1_eni67_366_326_rdcnt_b);
        end
    end
    assign redist366_sync_in_aunroll_vunroll_x_in_c1_eni67_366_326_rdcnt_q = redist366_sync_in_aunroll_vunroll_x_in_c1_eni67_366_326_rdcnt_o[9:0];

    // redist366_sync_in_aunroll_vunroll_x_in_c1_eni67_366_326_inputreg0(DELAY,2936)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist366_sync_in_aunroll_vunroll_x_in_c1_eni67_366_326_inputreg0_q <= in_c1_eni67_366;
        end
    end

    // redist366_sync_in_aunroll_vunroll_x_in_c1_eni67_366_326_wraddr(COUNTER,2939)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist366_sync_in_aunroll_vunroll_x_in_c1_eni67_366_326_wraddr_i <= $unsigned(redist366_sync_in_aunroll_vunroll_x_in_c1_eni67_366_326_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist366_sync_in_aunroll_vunroll_x_in_c1_eni67_366_326_wraddr_q = redist366_sync_in_aunroll_vunroll_x_in_c1_eni67_366_326_wraddr_i[8:0];

    // redist366_sync_in_aunroll_vunroll_x_in_c1_eni67_366_326_mem(DUALMEM,2938)
    assign redist366_sync_in_aunroll_vunroll_x_in_c1_eni67_366_326_mem_ia = redist366_sync_in_aunroll_vunroll_x_in_c1_eni67_366_326_inputreg0_q;
    assign redist366_sync_in_aunroll_vunroll_x_in_c1_eni67_366_326_mem_aa = redist366_sync_in_aunroll_vunroll_x_in_c1_eni67_366_326_wraddr_q;
    assign redist366_sync_in_aunroll_vunroll_x_in_c1_eni67_366_326_mem_ab = redist366_sync_in_aunroll_vunroll_x_in_c1_eni67_366_326_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist366_sync_in_aunroll_vunroll_x_in_c1_eni67_366_326_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist366_sync_in_aunroll_vunroll_x_in_c1_eni67_366_326_mem_aa),
        .data_a(redist366_sync_in_aunroll_vunroll_x_in_c1_eni67_366_326_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist366_sync_in_aunroll_vunroll_x_in_c1_eni67_366_326_mem_ab),
        .q_b(redist366_sync_in_aunroll_vunroll_x_in_c1_eni67_366_326_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist366_sync_in_aunroll_vunroll_x_in_c1_eni67_366_326_mem_q = redist366_sync_in_aunroll_vunroll_x_in_c1_eni67_366_326_mem_iq[31:0];

    // redist366_sync_in_aunroll_vunroll_x_in_c1_eni67_366_326_outputreg0(DELAY,2937)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist366_sync_in_aunroll_vunroll_x_in_c1_eni67_366_326_outputreg0_q <= redist366_sync_in_aunroll_vunroll_x_in_c1_eni67_366_326_mem_q;
        end
    end

    // redist109_sync_in_aunroll_vunroll_x_in_c1_eni67_110_326_rdcnt(ADD,1426)
    assign redist109_sync_in_aunroll_vunroll_x_in_c1_eni67_110_326_rdcnt_a = {1'b0, redist109_sync_in_aunroll_vunroll_x_in_c1_eni67_110_326_wraddr_q};
    assign redist109_sync_in_aunroll_vunroll_x_in_c1_eni67_110_326_rdcnt_b = {1'b0, redist109_sync_in_aunroll_vunroll_x_in_c1_eni67_110_326_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist109_sync_in_aunroll_vunroll_x_in_c1_eni67_110_326_rdcnt_o <= $unsigned(redist109_sync_in_aunroll_vunroll_x_in_c1_eni67_110_326_rdcnt_a) + $unsigned(redist109_sync_in_aunroll_vunroll_x_in_c1_eni67_110_326_rdcnt_b);
        end
    end
    assign redist109_sync_in_aunroll_vunroll_x_in_c1_eni67_110_326_rdcnt_q = redist109_sync_in_aunroll_vunroll_x_in_c1_eni67_110_326_rdcnt_o[9:0];

    // redist109_sync_in_aunroll_vunroll_x_in_c1_eni67_110_326_inputreg0(DELAY,1421)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist109_sync_in_aunroll_vunroll_x_in_c1_eni67_110_326_inputreg0_q <= in_c1_eni67_110;
        end
    end

    // redist109_sync_in_aunroll_vunroll_x_in_c1_eni67_110_326_wraddr(COUNTER,1424)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist109_sync_in_aunroll_vunroll_x_in_c1_eni67_110_326_wraddr_i <= $unsigned(redist109_sync_in_aunroll_vunroll_x_in_c1_eni67_110_326_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist109_sync_in_aunroll_vunroll_x_in_c1_eni67_110_326_wraddr_q = redist109_sync_in_aunroll_vunroll_x_in_c1_eni67_110_326_wraddr_i[8:0];

    // redist109_sync_in_aunroll_vunroll_x_in_c1_eni67_110_326_mem(DUALMEM,1423)
    assign redist109_sync_in_aunroll_vunroll_x_in_c1_eni67_110_326_mem_ia = redist109_sync_in_aunroll_vunroll_x_in_c1_eni67_110_326_inputreg0_q;
    assign redist109_sync_in_aunroll_vunroll_x_in_c1_eni67_110_326_mem_aa = redist109_sync_in_aunroll_vunroll_x_in_c1_eni67_110_326_wraddr_q;
    assign redist109_sync_in_aunroll_vunroll_x_in_c1_eni67_110_326_mem_ab = redist109_sync_in_aunroll_vunroll_x_in_c1_eni67_110_326_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist109_sync_in_aunroll_vunroll_x_in_c1_eni67_110_326_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist109_sync_in_aunroll_vunroll_x_in_c1_eni67_110_326_mem_aa),
        .data_a(redist109_sync_in_aunroll_vunroll_x_in_c1_eni67_110_326_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist109_sync_in_aunroll_vunroll_x_in_c1_eni67_110_326_mem_ab),
        .q_b(redist109_sync_in_aunroll_vunroll_x_in_c1_eni67_110_326_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist109_sync_in_aunroll_vunroll_x_in_c1_eni67_110_326_mem_q = redist109_sync_in_aunroll_vunroll_x_in_c1_eni67_110_326_mem_iq[31:0];

    // redist109_sync_in_aunroll_vunroll_x_in_c1_eni67_110_326_outputreg0(DELAY,1422)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist109_sync_in_aunroll_vunroll_x_in_c1_eni67_110_326_outputreg0_q <= redist109_sync_in_aunroll_vunroll_x_in_c1_eni67_110_326_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod383_cnn2031_dspb_native_dot_product_vunroll_x(BLACKBOX,61)@1417
    // in in_0@1418
    // in in_1@1418
    // in in_scalarProductPortChainin@1418
    // out out_primWireOut@1423
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000053Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod383_cnn2031_dspb_native_dot_product_vunroll_x (
        .in_0(redist109_sync_in_aunroll_vunroll_x_in_c1_eni67_110_326_outputreg0_q),
        .in_1(redist366_sync_in_aunroll_vunroll_x_in_c1_eni67_366_326_outputreg0_q),
        .in_2(redist108_sync_in_aunroll_vunroll_x_in_c1_eni67_109_325_outputreg0_q),
        .in_3(redist365_sync_in_aunroll_vunroll_x_in_c1_eni67_365_325_outputreg0_q),
        .in_scalarProductPortChainin(redist589_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod378_cnn2024_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod383_cnn2031_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist588_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod383_cnn2031_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,729)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist588_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod383_cnn2031_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod383_cnn2031_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist110_sync_in_aunroll_vunroll_x_in_c1_eni67_111_331_offset(CONSTANT,1431)
    assign redist110_sync_in_aunroll_vunroll_x_in_c1_eni67_111_331_offset_q = 9'b010111010;

    // redist367_sync_in_aunroll_vunroll_x_in_c1_eni67_367_331_rdcnt(ADD,2947)
    assign redist367_sync_in_aunroll_vunroll_x_in_c1_eni67_367_331_rdcnt_a = {1'b0, redist367_sync_in_aunroll_vunroll_x_in_c1_eni67_367_331_wraddr_q};
    assign redist367_sync_in_aunroll_vunroll_x_in_c1_eni67_367_331_rdcnt_b = {1'b0, redist110_sync_in_aunroll_vunroll_x_in_c1_eni67_111_331_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist367_sync_in_aunroll_vunroll_x_in_c1_eni67_367_331_rdcnt_o <= $unsigned(redist367_sync_in_aunroll_vunroll_x_in_c1_eni67_367_331_rdcnt_a) + $unsigned(redist367_sync_in_aunroll_vunroll_x_in_c1_eni67_367_331_rdcnt_b);
        end
    end
    assign redist367_sync_in_aunroll_vunroll_x_in_c1_eni67_367_331_rdcnt_q = redist367_sync_in_aunroll_vunroll_x_in_c1_eni67_367_331_rdcnt_o[9:0];

    // redist367_sync_in_aunroll_vunroll_x_in_c1_eni67_367_331_inputreg0(DELAY,2942)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist367_sync_in_aunroll_vunroll_x_in_c1_eni67_367_331_inputreg0_q <= in_c1_eni67_367;
        end
    end

    // redist367_sync_in_aunroll_vunroll_x_in_c1_eni67_367_331_wraddr(COUNTER,2945)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist367_sync_in_aunroll_vunroll_x_in_c1_eni67_367_331_wraddr_i <= $unsigned(redist367_sync_in_aunroll_vunroll_x_in_c1_eni67_367_331_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist367_sync_in_aunroll_vunroll_x_in_c1_eni67_367_331_wraddr_q = redist367_sync_in_aunroll_vunroll_x_in_c1_eni67_367_331_wraddr_i[8:0];

    // redist367_sync_in_aunroll_vunroll_x_in_c1_eni67_367_331_mem(DUALMEM,2944)
    assign redist367_sync_in_aunroll_vunroll_x_in_c1_eni67_367_331_mem_ia = redist367_sync_in_aunroll_vunroll_x_in_c1_eni67_367_331_inputreg0_q;
    assign redist367_sync_in_aunroll_vunroll_x_in_c1_eni67_367_331_mem_aa = redist367_sync_in_aunroll_vunroll_x_in_c1_eni67_367_331_wraddr_q;
    assign redist367_sync_in_aunroll_vunroll_x_in_c1_eni67_367_331_mem_ab = redist367_sync_in_aunroll_vunroll_x_in_c1_eni67_367_331_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist367_sync_in_aunroll_vunroll_x_in_c1_eni67_367_331_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist367_sync_in_aunroll_vunroll_x_in_c1_eni67_367_331_mem_aa),
        .data_a(redist367_sync_in_aunroll_vunroll_x_in_c1_eni67_367_331_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist367_sync_in_aunroll_vunroll_x_in_c1_eni67_367_331_mem_ab),
        .q_b(redist367_sync_in_aunroll_vunroll_x_in_c1_eni67_367_331_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist367_sync_in_aunroll_vunroll_x_in_c1_eni67_367_331_mem_q = redist367_sync_in_aunroll_vunroll_x_in_c1_eni67_367_331_mem_iq[31:0];

    // redist367_sync_in_aunroll_vunroll_x_in_c1_eni67_367_331_outputreg0(DELAY,2943)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist367_sync_in_aunroll_vunroll_x_in_c1_eni67_367_331_outputreg0_q <= redist367_sync_in_aunroll_vunroll_x_in_c1_eni67_367_331_mem_q;
        end
    end

    // redist110_sync_in_aunroll_vunroll_x_in_c1_eni67_111_331_rdcnt(ADD,1432)
    assign redist110_sync_in_aunroll_vunroll_x_in_c1_eni67_111_331_rdcnt_a = {1'b0, redist110_sync_in_aunroll_vunroll_x_in_c1_eni67_111_331_wraddr_q};
    assign redist110_sync_in_aunroll_vunroll_x_in_c1_eni67_111_331_rdcnt_b = {1'b0, redist110_sync_in_aunroll_vunroll_x_in_c1_eni67_111_331_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist110_sync_in_aunroll_vunroll_x_in_c1_eni67_111_331_rdcnt_o <= $unsigned(redist110_sync_in_aunroll_vunroll_x_in_c1_eni67_111_331_rdcnt_a) + $unsigned(redist110_sync_in_aunroll_vunroll_x_in_c1_eni67_111_331_rdcnt_b);
        end
    end
    assign redist110_sync_in_aunroll_vunroll_x_in_c1_eni67_111_331_rdcnt_q = redist110_sync_in_aunroll_vunroll_x_in_c1_eni67_111_331_rdcnt_o[9:0];

    // redist110_sync_in_aunroll_vunroll_x_in_c1_eni67_111_331_inputreg0(DELAY,1427)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist110_sync_in_aunroll_vunroll_x_in_c1_eni67_111_331_inputreg0_q <= in_c1_eni67_111;
        end
    end

    // redist110_sync_in_aunroll_vunroll_x_in_c1_eni67_111_331_wraddr(COUNTER,1430)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist110_sync_in_aunroll_vunroll_x_in_c1_eni67_111_331_wraddr_i <= $unsigned(redist110_sync_in_aunroll_vunroll_x_in_c1_eni67_111_331_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist110_sync_in_aunroll_vunroll_x_in_c1_eni67_111_331_wraddr_q = redist110_sync_in_aunroll_vunroll_x_in_c1_eni67_111_331_wraddr_i[8:0];

    // redist110_sync_in_aunroll_vunroll_x_in_c1_eni67_111_331_mem(DUALMEM,1429)
    assign redist110_sync_in_aunroll_vunroll_x_in_c1_eni67_111_331_mem_ia = redist110_sync_in_aunroll_vunroll_x_in_c1_eni67_111_331_inputreg0_q;
    assign redist110_sync_in_aunroll_vunroll_x_in_c1_eni67_111_331_mem_aa = redist110_sync_in_aunroll_vunroll_x_in_c1_eni67_111_331_wraddr_q;
    assign redist110_sync_in_aunroll_vunroll_x_in_c1_eni67_111_331_mem_ab = redist110_sync_in_aunroll_vunroll_x_in_c1_eni67_111_331_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist110_sync_in_aunroll_vunroll_x_in_c1_eni67_111_331_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist110_sync_in_aunroll_vunroll_x_in_c1_eni67_111_331_mem_aa),
        .data_a(redist110_sync_in_aunroll_vunroll_x_in_c1_eni67_111_331_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist110_sync_in_aunroll_vunroll_x_in_c1_eni67_111_331_mem_ab),
        .q_b(redist110_sync_in_aunroll_vunroll_x_in_c1_eni67_111_331_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist110_sync_in_aunroll_vunroll_x_in_c1_eni67_111_331_mem_q = redist110_sync_in_aunroll_vunroll_x_in_c1_eni67_111_331_mem_iq[31:0];

    // redist110_sync_in_aunroll_vunroll_x_in_c1_eni67_111_331_outputreg0(DELAY,1428)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist110_sync_in_aunroll_vunroll_x_in_c1_eni67_111_331_outputreg0_q <= redist110_sync_in_aunroll_vunroll_x_in_c1_eni67_111_331_mem_q;
        end
    end

    // redist111_sync_in_aunroll_vunroll_x_in_c1_eni67_112_332_offset(CONSTANT,1437)
    assign redist111_sync_in_aunroll_vunroll_x_in_c1_eni67_112_332_offset_q = 9'b010111001;

    // redist368_sync_in_aunroll_vunroll_x_in_c1_eni67_368_332_rdcnt(ADD,2953)
    assign redist368_sync_in_aunroll_vunroll_x_in_c1_eni67_368_332_rdcnt_a = {1'b0, redist368_sync_in_aunroll_vunroll_x_in_c1_eni67_368_332_wraddr_q};
    assign redist368_sync_in_aunroll_vunroll_x_in_c1_eni67_368_332_rdcnt_b = {1'b0, redist111_sync_in_aunroll_vunroll_x_in_c1_eni67_112_332_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist368_sync_in_aunroll_vunroll_x_in_c1_eni67_368_332_rdcnt_o <= $unsigned(redist368_sync_in_aunroll_vunroll_x_in_c1_eni67_368_332_rdcnt_a) + $unsigned(redist368_sync_in_aunroll_vunroll_x_in_c1_eni67_368_332_rdcnt_b);
        end
    end
    assign redist368_sync_in_aunroll_vunroll_x_in_c1_eni67_368_332_rdcnt_q = redist368_sync_in_aunroll_vunroll_x_in_c1_eni67_368_332_rdcnt_o[9:0];

    // redist368_sync_in_aunroll_vunroll_x_in_c1_eni67_368_332_inputreg0(DELAY,2948)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist368_sync_in_aunroll_vunroll_x_in_c1_eni67_368_332_inputreg0_q <= in_c1_eni67_368;
        end
    end

    // redist368_sync_in_aunroll_vunroll_x_in_c1_eni67_368_332_wraddr(COUNTER,2951)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist368_sync_in_aunroll_vunroll_x_in_c1_eni67_368_332_wraddr_i <= $unsigned(redist368_sync_in_aunroll_vunroll_x_in_c1_eni67_368_332_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist368_sync_in_aunroll_vunroll_x_in_c1_eni67_368_332_wraddr_q = redist368_sync_in_aunroll_vunroll_x_in_c1_eni67_368_332_wraddr_i[8:0];

    // redist368_sync_in_aunroll_vunroll_x_in_c1_eni67_368_332_mem(DUALMEM,2950)
    assign redist368_sync_in_aunroll_vunroll_x_in_c1_eni67_368_332_mem_ia = redist368_sync_in_aunroll_vunroll_x_in_c1_eni67_368_332_inputreg0_q;
    assign redist368_sync_in_aunroll_vunroll_x_in_c1_eni67_368_332_mem_aa = redist368_sync_in_aunroll_vunroll_x_in_c1_eni67_368_332_wraddr_q;
    assign redist368_sync_in_aunroll_vunroll_x_in_c1_eni67_368_332_mem_ab = redist368_sync_in_aunroll_vunroll_x_in_c1_eni67_368_332_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist368_sync_in_aunroll_vunroll_x_in_c1_eni67_368_332_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist368_sync_in_aunroll_vunroll_x_in_c1_eni67_368_332_mem_aa),
        .data_a(redist368_sync_in_aunroll_vunroll_x_in_c1_eni67_368_332_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist368_sync_in_aunroll_vunroll_x_in_c1_eni67_368_332_mem_ab),
        .q_b(redist368_sync_in_aunroll_vunroll_x_in_c1_eni67_368_332_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist368_sync_in_aunroll_vunroll_x_in_c1_eni67_368_332_mem_q = redist368_sync_in_aunroll_vunroll_x_in_c1_eni67_368_332_mem_iq[31:0];

    // redist368_sync_in_aunroll_vunroll_x_in_c1_eni67_368_332_outputreg0(DELAY,2949)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist368_sync_in_aunroll_vunroll_x_in_c1_eni67_368_332_outputreg0_q <= redist368_sync_in_aunroll_vunroll_x_in_c1_eni67_368_332_mem_q;
        end
    end

    // redist111_sync_in_aunroll_vunroll_x_in_c1_eni67_112_332_rdcnt(ADD,1438)
    assign redist111_sync_in_aunroll_vunroll_x_in_c1_eni67_112_332_rdcnt_a = {1'b0, redist111_sync_in_aunroll_vunroll_x_in_c1_eni67_112_332_wraddr_q};
    assign redist111_sync_in_aunroll_vunroll_x_in_c1_eni67_112_332_rdcnt_b = {1'b0, redist111_sync_in_aunroll_vunroll_x_in_c1_eni67_112_332_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist111_sync_in_aunroll_vunroll_x_in_c1_eni67_112_332_rdcnt_o <= $unsigned(redist111_sync_in_aunroll_vunroll_x_in_c1_eni67_112_332_rdcnt_a) + $unsigned(redist111_sync_in_aunroll_vunroll_x_in_c1_eni67_112_332_rdcnt_b);
        end
    end
    assign redist111_sync_in_aunroll_vunroll_x_in_c1_eni67_112_332_rdcnt_q = redist111_sync_in_aunroll_vunroll_x_in_c1_eni67_112_332_rdcnt_o[9:0];

    // redist111_sync_in_aunroll_vunroll_x_in_c1_eni67_112_332_inputreg0(DELAY,1433)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist111_sync_in_aunroll_vunroll_x_in_c1_eni67_112_332_inputreg0_q <= in_c1_eni67_112;
        end
    end

    // redist111_sync_in_aunroll_vunroll_x_in_c1_eni67_112_332_wraddr(COUNTER,1436)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist111_sync_in_aunroll_vunroll_x_in_c1_eni67_112_332_wraddr_i <= $unsigned(redist111_sync_in_aunroll_vunroll_x_in_c1_eni67_112_332_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist111_sync_in_aunroll_vunroll_x_in_c1_eni67_112_332_wraddr_q = redist111_sync_in_aunroll_vunroll_x_in_c1_eni67_112_332_wraddr_i[8:0];

    // redist111_sync_in_aunroll_vunroll_x_in_c1_eni67_112_332_mem(DUALMEM,1435)
    assign redist111_sync_in_aunroll_vunroll_x_in_c1_eni67_112_332_mem_ia = redist111_sync_in_aunroll_vunroll_x_in_c1_eni67_112_332_inputreg0_q;
    assign redist111_sync_in_aunroll_vunroll_x_in_c1_eni67_112_332_mem_aa = redist111_sync_in_aunroll_vunroll_x_in_c1_eni67_112_332_wraddr_q;
    assign redist111_sync_in_aunroll_vunroll_x_in_c1_eni67_112_332_mem_ab = redist111_sync_in_aunroll_vunroll_x_in_c1_eni67_112_332_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist111_sync_in_aunroll_vunroll_x_in_c1_eni67_112_332_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist111_sync_in_aunroll_vunroll_x_in_c1_eni67_112_332_mem_aa),
        .data_a(redist111_sync_in_aunroll_vunroll_x_in_c1_eni67_112_332_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist111_sync_in_aunroll_vunroll_x_in_c1_eni67_112_332_mem_ab),
        .q_b(redist111_sync_in_aunroll_vunroll_x_in_c1_eni67_112_332_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist111_sync_in_aunroll_vunroll_x_in_c1_eni67_112_332_mem_q = redist111_sync_in_aunroll_vunroll_x_in_c1_eni67_112_332_mem_iq[31:0];

    // redist111_sync_in_aunroll_vunroll_x_in_c1_eni67_112_332_outputreg0(DELAY,1434)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist111_sync_in_aunroll_vunroll_x_in_c1_eni67_112_332_outputreg0_q <= redist111_sync_in_aunroll_vunroll_x_in_c1_eni67_112_332_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod388_cnn2037_dspb_native_dot_product_vunroll_x(BLACKBOX,62)@1423
    // in in_0@1424
    // in in_1@1424
    // in in_scalarProductPortChainin@1424
    // out out_primWireOut@1429
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000054Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod388_cnn2037_dspb_native_dot_product_vunroll_x (
        .in_0(redist111_sync_in_aunroll_vunroll_x_in_c1_eni67_112_332_outputreg0_q),
        .in_1(redist368_sync_in_aunroll_vunroll_x_in_c1_eni67_368_332_outputreg0_q),
        .in_2(redist110_sync_in_aunroll_vunroll_x_in_c1_eni67_111_331_outputreg0_q),
        .in_3(redist367_sync_in_aunroll_vunroll_x_in_c1_eni67_367_331_outputreg0_q),
        .in_scalarProductPortChainin(redist588_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod383_cnn2031_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod388_cnn2037_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist587_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod388_cnn2037_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,728)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist587_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod388_cnn2037_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod388_cnn2037_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist112_sync_in_aunroll_vunroll_x_in_c1_eni67_113_337_offset(CONSTANT,1443)
    assign redist112_sync_in_aunroll_vunroll_x_in_c1_eni67_113_337_offset_q = 9'b010110100;

    // redist369_sync_in_aunroll_vunroll_x_in_c1_eni67_369_337_rdcnt(ADD,2959)
    assign redist369_sync_in_aunroll_vunroll_x_in_c1_eni67_369_337_rdcnt_a = {1'b0, redist369_sync_in_aunroll_vunroll_x_in_c1_eni67_369_337_wraddr_q};
    assign redist369_sync_in_aunroll_vunroll_x_in_c1_eni67_369_337_rdcnt_b = {1'b0, redist112_sync_in_aunroll_vunroll_x_in_c1_eni67_113_337_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist369_sync_in_aunroll_vunroll_x_in_c1_eni67_369_337_rdcnt_o <= $unsigned(redist369_sync_in_aunroll_vunroll_x_in_c1_eni67_369_337_rdcnt_a) + $unsigned(redist369_sync_in_aunroll_vunroll_x_in_c1_eni67_369_337_rdcnt_b);
        end
    end
    assign redist369_sync_in_aunroll_vunroll_x_in_c1_eni67_369_337_rdcnt_q = redist369_sync_in_aunroll_vunroll_x_in_c1_eni67_369_337_rdcnt_o[9:0];

    // redist369_sync_in_aunroll_vunroll_x_in_c1_eni67_369_337_inputreg0(DELAY,2954)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist369_sync_in_aunroll_vunroll_x_in_c1_eni67_369_337_inputreg0_q <= in_c1_eni67_369;
        end
    end

    // redist369_sync_in_aunroll_vunroll_x_in_c1_eni67_369_337_wraddr(COUNTER,2957)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist369_sync_in_aunroll_vunroll_x_in_c1_eni67_369_337_wraddr_i <= $unsigned(redist369_sync_in_aunroll_vunroll_x_in_c1_eni67_369_337_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist369_sync_in_aunroll_vunroll_x_in_c1_eni67_369_337_wraddr_q = redist369_sync_in_aunroll_vunroll_x_in_c1_eni67_369_337_wraddr_i[8:0];

    // redist369_sync_in_aunroll_vunroll_x_in_c1_eni67_369_337_mem(DUALMEM,2956)
    assign redist369_sync_in_aunroll_vunroll_x_in_c1_eni67_369_337_mem_ia = redist369_sync_in_aunroll_vunroll_x_in_c1_eni67_369_337_inputreg0_q;
    assign redist369_sync_in_aunroll_vunroll_x_in_c1_eni67_369_337_mem_aa = redist369_sync_in_aunroll_vunroll_x_in_c1_eni67_369_337_wraddr_q;
    assign redist369_sync_in_aunroll_vunroll_x_in_c1_eni67_369_337_mem_ab = redist369_sync_in_aunroll_vunroll_x_in_c1_eni67_369_337_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist369_sync_in_aunroll_vunroll_x_in_c1_eni67_369_337_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist369_sync_in_aunroll_vunroll_x_in_c1_eni67_369_337_mem_aa),
        .data_a(redist369_sync_in_aunroll_vunroll_x_in_c1_eni67_369_337_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist369_sync_in_aunroll_vunroll_x_in_c1_eni67_369_337_mem_ab),
        .q_b(redist369_sync_in_aunroll_vunroll_x_in_c1_eni67_369_337_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist369_sync_in_aunroll_vunroll_x_in_c1_eni67_369_337_mem_q = redist369_sync_in_aunroll_vunroll_x_in_c1_eni67_369_337_mem_iq[31:0];

    // redist369_sync_in_aunroll_vunroll_x_in_c1_eni67_369_337_outputreg0(DELAY,2955)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist369_sync_in_aunroll_vunroll_x_in_c1_eni67_369_337_outputreg0_q <= redist369_sync_in_aunroll_vunroll_x_in_c1_eni67_369_337_mem_q;
        end
    end

    // redist112_sync_in_aunroll_vunroll_x_in_c1_eni67_113_337_rdcnt(ADD,1444)
    assign redist112_sync_in_aunroll_vunroll_x_in_c1_eni67_113_337_rdcnt_a = {1'b0, redist112_sync_in_aunroll_vunroll_x_in_c1_eni67_113_337_wraddr_q};
    assign redist112_sync_in_aunroll_vunroll_x_in_c1_eni67_113_337_rdcnt_b = {1'b0, redist112_sync_in_aunroll_vunroll_x_in_c1_eni67_113_337_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist112_sync_in_aunroll_vunroll_x_in_c1_eni67_113_337_rdcnt_o <= $unsigned(redist112_sync_in_aunroll_vunroll_x_in_c1_eni67_113_337_rdcnt_a) + $unsigned(redist112_sync_in_aunroll_vunroll_x_in_c1_eni67_113_337_rdcnt_b);
        end
    end
    assign redist112_sync_in_aunroll_vunroll_x_in_c1_eni67_113_337_rdcnt_q = redist112_sync_in_aunroll_vunroll_x_in_c1_eni67_113_337_rdcnt_o[9:0];

    // redist112_sync_in_aunroll_vunroll_x_in_c1_eni67_113_337_inputreg0(DELAY,1439)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist112_sync_in_aunroll_vunroll_x_in_c1_eni67_113_337_inputreg0_q <= in_c1_eni67_113;
        end
    end

    // redist112_sync_in_aunroll_vunroll_x_in_c1_eni67_113_337_wraddr(COUNTER,1442)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist112_sync_in_aunroll_vunroll_x_in_c1_eni67_113_337_wraddr_i <= $unsigned(redist112_sync_in_aunroll_vunroll_x_in_c1_eni67_113_337_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist112_sync_in_aunroll_vunroll_x_in_c1_eni67_113_337_wraddr_q = redist112_sync_in_aunroll_vunroll_x_in_c1_eni67_113_337_wraddr_i[8:0];

    // redist112_sync_in_aunroll_vunroll_x_in_c1_eni67_113_337_mem(DUALMEM,1441)
    assign redist112_sync_in_aunroll_vunroll_x_in_c1_eni67_113_337_mem_ia = redist112_sync_in_aunroll_vunroll_x_in_c1_eni67_113_337_inputreg0_q;
    assign redist112_sync_in_aunroll_vunroll_x_in_c1_eni67_113_337_mem_aa = redist112_sync_in_aunroll_vunroll_x_in_c1_eni67_113_337_wraddr_q;
    assign redist112_sync_in_aunroll_vunroll_x_in_c1_eni67_113_337_mem_ab = redist112_sync_in_aunroll_vunroll_x_in_c1_eni67_113_337_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist112_sync_in_aunroll_vunroll_x_in_c1_eni67_113_337_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist112_sync_in_aunroll_vunroll_x_in_c1_eni67_113_337_mem_aa),
        .data_a(redist112_sync_in_aunroll_vunroll_x_in_c1_eni67_113_337_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist112_sync_in_aunroll_vunroll_x_in_c1_eni67_113_337_mem_ab),
        .q_b(redist112_sync_in_aunroll_vunroll_x_in_c1_eni67_113_337_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist112_sync_in_aunroll_vunroll_x_in_c1_eni67_113_337_mem_q = redist112_sync_in_aunroll_vunroll_x_in_c1_eni67_113_337_mem_iq[31:0];

    // redist112_sync_in_aunroll_vunroll_x_in_c1_eni67_113_337_outputreg0(DELAY,1440)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist112_sync_in_aunroll_vunroll_x_in_c1_eni67_113_337_outputreg0_q <= redist112_sync_in_aunroll_vunroll_x_in_c1_eni67_113_337_mem_q;
        end
    end

    // redist113_sync_in_aunroll_vunroll_x_in_c1_eni67_114_338_offset(CONSTANT,1449)
    assign redist113_sync_in_aunroll_vunroll_x_in_c1_eni67_114_338_offset_q = 9'b010110011;

    // redist370_sync_in_aunroll_vunroll_x_in_c1_eni67_370_338_rdcnt(ADD,2965)
    assign redist370_sync_in_aunroll_vunroll_x_in_c1_eni67_370_338_rdcnt_a = {1'b0, redist370_sync_in_aunroll_vunroll_x_in_c1_eni67_370_338_wraddr_q};
    assign redist370_sync_in_aunroll_vunroll_x_in_c1_eni67_370_338_rdcnt_b = {1'b0, redist113_sync_in_aunroll_vunroll_x_in_c1_eni67_114_338_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist370_sync_in_aunroll_vunroll_x_in_c1_eni67_370_338_rdcnt_o <= $unsigned(redist370_sync_in_aunroll_vunroll_x_in_c1_eni67_370_338_rdcnt_a) + $unsigned(redist370_sync_in_aunroll_vunroll_x_in_c1_eni67_370_338_rdcnt_b);
        end
    end
    assign redist370_sync_in_aunroll_vunroll_x_in_c1_eni67_370_338_rdcnt_q = redist370_sync_in_aunroll_vunroll_x_in_c1_eni67_370_338_rdcnt_o[9:0];

    // redist370_sync_in_aunroll_vunroll_x_in_c1_eni67_370_338_inputreg0(DELAY,2960)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist370_sync_in_aunroll_vunroll_x_in_c1_eni67_370_338_inputreg0_q <= in_c1_eni67_370;
        end
    end

    // redist370_sync_in_aunroll_vunroll_x_in_c1_eni67_370_338_wraddr(COUNTER,2963)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist370_sync_in_aunroll_vunroll_x_in_c1_eni67_370_338_wraddr_i <= $unsigned(redist370_sync_in_aunroll_vunroll_x_in_c1_eni67_370_338_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist370_sync_in_aunroll_vunroll_x_in_c1_eni67_370_338_wraddr_q = redist370_sync_in_aunroll_vunroll_x_in_c1_eni67_370_338_wraddr_i[8:0];

    // redist370_sync_in_aunroll_vunroll_x_in_c1_eni67_370_338_mem(DUALMEM,2962)
    assign redist370_sync_in_aunroll_vunroll_x_in_c1_eni67_370_338_mem_ia = redist370_sync_in_aunroll_vunroll_x_in_c1_eni67_370_338_inputreg0_q;
    assign redist370_sync_in_aunroll_vunroll_x_in_c1_eni67_370_338_mem_aa = redist370_sync_in_aunroll_vunroll_x_in_c1_eni67_370_338_wraddr_q;
    assign redist370_sync_in_aunroll_vunroll_x_in_c1_eni67_370_338_mem_ab = redist370_sync_in_aunroll_vunroll_x_in_c1_eni67_370_338_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist370_sync_in_aunroll_vunroll_x_in_c1_eni67_370_338_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist370_sync_in_aunroll_vunroll_x_in_c1_eni67_370_338_mem_aa),
        .data_a(redist370_sync_in_aunroll_vunroll_x_in_c1_eni67_370_338_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist370_sync_in_aunroll_vunroll_x_in_c1_eni67_370_338_mem_ab),
        .q_b(redist370_sync_in_aunroll_vunroll_x_in_c1_eni67_370_338_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist370_sync_in_aunroll_vunroll_x_in_c1_eni67_370_338_mem_q = redist370_sync_in_aunroll_vunroll_x_in_c1_eni67_370_338_mem_iq[31:0];

    // redist370_sync_in_aunroll_vunroll_x_in_c1_eni67_370_338_outputreg0(DELAY,2961)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist370_sync_in_aunroll_vunroll_x_in_c1_eni67_370_338_outputreg0_q <= redist370_sync_in_aunroll_vunroll_x_in_c1_eni67_370_338_mem_q;
        end
    end

    // redist113_sync_in_aunroll_vunroll_x_in_c1_eni67_114_338_rdcnt(ADD,1450)
    assign redist113_sync_in_aunroll_vunroll_x_in_c1_eni67_114_338_rdcnt_a = {1'b0, redist113_sync_in_aunroll_vunroll_x_in_c1_eni67_114_338_wraddr_q};
    assign redist113_sync_in_aunroll_vunroll_x_in_c1_eni67_114_338_rdcnt_b = {1'b0, redist113_sync_in_aunroll_vunroll_x_in_c1_eni67_114_338_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist113_sync_in_aunroll_vunroll_x_in_c1_eni67_114_338_rdcnt_o <= $unsigned(redist113_sync_in_aunroll_vunroll_x_in_c1_eni67_114_338_rdcnt_a) + $unsigned(redist113_sync_in_aunroll_vunroll_x_in_c1_eni67_114_338_rdcnt_b);
        end
    end
    assign redist113_sync_in_aunroll_vunroll_x_in_c1_eni67_114_338_rdcnt_q = redist113_sync_in_aunroll_vunroll_x_in_c1_eni67_114_338_rdcnt_o[9:0];

    // redist113_sync_in_aunroll_vunroll_x_in_c1_eni67_114_338_inputreg0(DELAY,1445)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist113_sync_in_aunroll_vunroll_x_in_c1_eni67_114_338_inputreg0_q <= in_c1_eni67_114;
        end
    end

    // redist113_sync_in_aunroll_vunroll_x_in_c1_eni67_114_338_wraddr(COUNTER,1448)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist113_sync_in_aunroll_vunroll_x_in_c1_eni67_114_338_wraddr_i <= $unsigned(redist113_sync_in_aunroll_vunroll_x_in_c1_eni67_114_338_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist113_sync_in_aunroll_vunroll_x_in_c1_eni67_114_338_wraddr_q = redist113_sync_in_aunroll_vunroll_x_in_c1_eni67_114_338_wraddr_i[8:0];

    // redist113_sync_in_aunroll_vunroll_x_in_c1_eni67_114_338_mem(DUALMEM,1447)
    assign redist113_sync_in_aunroll_vunroll_x_in_c1_eni67_114_338_mem_ia = redist113_sync_in_aunroll_vunroll_x_in_c1_eni67_114_338_inputreg0_q;
    assign redist113_sync_in_aunroll_vunroll_x_in_c1_eni67_114_338_mem_aa = redist113_sync_in_aunroll_vunroll_x_in_c1_eni67_114_338_wraddr_q;
    assign redist113_sync_in_aunroll_vunroll_x_in_c1_eni67_114_338_mem_ab = redist113_sync_in_aunroll_vunroll_x_in_c1_eni67_114_338_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist113_sync_in_aunroll_vunroll_x_in_c1_eni67_114_338_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist113_sync_in_aunroll_vunroll_x_in_c1_eni67_114_338_mem_aa),
        .data_a(redist113_sync_in_aunroll_vunroll_x_in_c1_eni67_114_338_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist113_sync_in_aunroll_vunroll_x_in_c1_eni67_114_338_mem_ab),
        .q_b(redist113_sync_in_aunroll_vunroll_x_in_c1_eni67_114_338_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist113_sync_in_aunroll_vunroll_x_in_c1_eni67_114_338_mem_q = redist113_sync_in_aunroll_vunroll_x_in_c1_eni67_114_338_mem_iq[31:0];

    // redist113_sync_in_aunroll_vunroll_x_in_c1_eni67_114_338_outputreg0(DELAY,1446)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist113_sync_in_aunroll_vunroll_x_in_c1_eni67_114_338_outputreg0_q <= redist113_sync_in_aunroll_vunroll_x_in_c1_eni67_114_338_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod393_cnn2044_dspb_native_dot_product_vunroll_x(BLACKBOX,63)@1429
    // in in_0@1430
    // in in_1@1430
    // in in_scalarProductPortChainin@1430
    // out out_primWireOut@1435
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000055Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod393_cnn2044_dspb_native_dot_product_vunroll_x (
        .in_0(redist113_sync_in_aunroll_vunroll_x_in_c1_eni67_114_338_outputreg0_q),
        .in_1(redist370_sync_in_aunroll_vunroll_x_in_c1_eni67_370_338_outputreg0_q),
        .in_2(redist112_sync_in_aunroll_vunroll_x_in_c1_eni67_113_337_outputreg0_q),
        .in_3(redist369_sync_in_aunroll_vunroll_x_in_c1_eni67_369_337_outputreg0_q),
        .in_scalarProductPortChainin(redist587_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod388_cnn2037_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod393_cnn2044_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist586_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod393_cnn2044_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,727)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist586_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod393_cnn2044_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod393_cnn2044_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist114_sync_in_aunroll_vunroll_x_in_c1_eni67_115_343_offset(CONSTANT,1455)
    assign redist114_sync_in_aunroll_vunroll_x_in_c1_eni67_115_343_offset_q = 9'b010101110;

    // redist371_sync_in_aunroll_vunroll_x_in_c1_eni67_371_343_rdcnt(ADD,2971)
    assign redist371_sync_in_aunroll_vunroll_x_in_c1_eni67_371_343_rdcnt_a = {1'b0, redist371_sync_in_aunroll_vunroll_x_in_c1_eni67_371_343_wraddr_q};
    assign redist371_sync_in_aunroll_vunroll_x_in_c1_eni67_371_343_rdcnt_b = {1'b0, redist114_sync_in_aunroll_vunroll_x_in_c1_eni67_115_343_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist371_sync_in_aunroll_vunroll_x_in_c1_eni67_371_343_rdcnt_o <= $unsigned(redist371_sync_in_aunroll_vunroll_x_in_c1_eni67_371_343_rdcnt_a) + $unsigned(redist371_sync_in_aunroll_vunroll_x_in_c1_eni67_371_343_rdcnt_b);
        end
    end
    assign redist371_sync_in_aunroll_vunroll_x_in_c1_eni67_371_343_rdcnt_q = redist371_sync_in_aunroll_vunroll_x_in_c1_eni67_371_343_rdcnt_o[9:0];

    // redist371_sync_in_aunroll_vunroll_x_in_c1_eni67_371_343_inputreg0(DELAY,2966)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist371_sync_in_aunroll_vunroll_x_in_c1_eni67_371_343_inputreg0_q <= in_c1_eni67_371;
        end
    end

    // redist371_sync_in_aunroll_vunroll_x_in_c1_eni67_371_343_wraddr(COUNTER,2969)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist371_sync_in_aunroll_vunroll_x_in_c1_eni67_371_343_wraddr_i <= $unsigned(redist371_sync_in_aunroll_vunroll_x_in_c1_eni67_371_343_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist371_sync_in_aunroll_vunroll_x_in_c1_eni67_371_343_wraddr_q = redist371_sync_in_aunroll_vunroll_x_in_c1_eni67_371_343_wraddr_i[8:0];

    // redist371_sync_in_aunroll_vunroll_x_in_c1_eni67_371_343_mem(DUALMEM,2968)
    assign redist371_sync_in_aunroll_vunroll_x_in_c1_eni67_371_343_mem_ia = redist371_sync_in_aunroll_vunroll_x_in_c1_eni67_371_343_inputreg0_q;
    assign redist371_sync_in_aunroll_vunroll_x_in_c1_eni67_371_343_mem_aa = redist371_sync_in_aunroll_vunroll_x_in_c1_eni67_371_343_wraddr_q;
    assign redist371_sync_in_aunroll_vunroll_x_in_c1_eni67_371_343_mem_ab = redist371_sync_in_aunroll_vunroll_x_in_c1_eni67_371_343_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist371_sync_in_aunroll_vunroll_x_in_c1_eni67_371_343_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist371_sync_in_aunroll_vunroll_x_in_c1_eni67_371_343_mem_aa),
        .data_a(redist371_sync_in_aunroll_vunroll_x_in_c1_eni67_371_343_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist371_sync_in_aunroll_vunroll_x_in_c1_eni67_371_343_mem_ab),
        .q_b(redist371_sync_in_aunroll_vunroll_x_in_c1_eni67_371_343_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist371_sync_in_aunroll_vunroll_x_in_c1_eni67_371_343_mem_q = redist371_sync_in_aunroll_vunroll_x_in_c1_eni67_371_343_mem_iq[31:0];

    // redist371_sync_in_aunroll_vunroll_x_in_c1_eni67_371_343_outputreg0(DELAY,2967)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist371_sync_in_aunroll_vunroll_x_in_c1_eni67_371_343_outputreg0_q <= redist371_sync_in_aunroll_vunroll_x_in_c1_eni67_371_343_mem_q;
        end
    end

    // redist114_sync_in_aunroll_vunroll_x_in_c1_eni67_115_343_rdcnt(ADD,1456)
    assign redist114_sync_in_aunroll_vunroll_x_in_c1_eni67_115_343_rdcnt_a = {1'b0, redist114_sync_in_aunroll_vunroll_x_in_c1_eni67_115_343_wraddr_q};
    assign redist114_sync_in_aunroll_vunroll_x_in_c1_eni67_115_343_rdcnt_b = {1'b0, redist114_sync_in_aunroll_vunroll_x_in_c1_eni67_115_343_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist114_sync_in_aunroll_vunroll_x_in_c1_eni67_115_343_rdcnt_o <= $unsigned(redist114_sync_in_aunroll_vunroll_x_in_c1_eni67_115_343_rdcnt_a) + $unsigned(redist114_sync_in_aunroll_vunroll_x_in_c1_eni67_115_343_rdcnt_b);
        end
    end
    assign redist114_sync_in_aunroll_vunroll_x_in_c1_eni67_115_343_rdcnt_q = redist114_sync_in_aunroll_vunroll_x_in_c1_eni67_115_343_rdcnt_o[9:0];

    // redist114_sync_in_aunroll_vunroll_x_in_c1_eni67_115_343_inputreg0(DELAY,1451)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist114_sync_in_aunroll_vunroll_x_in_c1_eni67_115_343_inputreg0_q <= in_c1_eni67_115;
        end
    end

    // redist114_sync_in_aunroll_vunroll_x_in_c1_eni67_115_343_wraddr(COUNTER,1454)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist114_sync_in_aunroll_vunroll_x_in_c1_eni67_115_343_wraddr_i <= $unsigned(redist114_sync_in_aunroll_vunroll_x_in_c1_eni67_115_343_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist114_sync_in_aunroll_vunroll_x_in_c1_eni67_115_343_wraddr_q = redist114_sync_in_aunroll_vunroll_x_in_c1_eni67_115_343_wraddr_i[8:0];

    // redist114_sync_in_aunroll_vunroll_x_in_c1_eni67_115_343_mem(DUALMEM,1453)
    assign redist114_sync_in_aunroll_vunroll_x_in_c1_eni67_115_343_mem_ia = redist114_sync_in_aunroll_vunroll_x_in_c1_eni67_115_343_inputreg0_q;
    assign redist114_sync_in_aunroll_vunroll_x_in_c1_eni67_115_343_mem_aa = redist114_sync_in_aunroll_vunroll_x_in_c1_eni67_115_343_wraddr_q;
    assign redist114_sync_in_aunroll_vunroll_x_in_c1_eni67_115_343_mem_ab = redist114_sync_in_aunroll_vunroll_x_in_c1_eni67_115_343_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist114_sync_in_aunroll_vunroll_x_in_c1_eni67_115_343_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist114_sync_in_aunroll_vunroll_x_in_c1_eni67_115_343_mem_aa),
        .data_a(redist114_sync_in_aunroll_vunroll_x_in_c1_eni67_115_343_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist114_sync_in_aunroll_vunroll_x_in_c1_eni67_115_343_mem_ab),
        .q_b(redist114_sync_in_aunroll_vunroll_x_in_c1_eni67_115_343_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist114_sync_in_aunroll_vunroll_x_in_c1_eni67_115_343_mem_q = redist114_sync_in_aunroll_vunroll_x_in_c1_eni67_115_343_mem_iq[31:0];

    // redist114_sync_in_aunroll_vunroll_x_in_c1_eni67_115_343_outputreg0(DELAY,1452)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist114_sync_in_aunroll_vunroll_x_in_c1_eni67_115_343_outputreg0_q <= redist114_sync_in_aunroll_vunroll_x_in_c1_eni67_115_343_mem_q;
        end
    end

    // redist115_sync_in_aunroll_vunroll_x_in_c1_eni67_116_344_offset(CONSTANT,1461)
    assign redist115_sync_in_aunroll_vunroll_x_in_c1_eni67_116_344_offset_q = 9'b010101101;

    // redist372_sync_in_aunroll_vunroll_x_in_c1_eni67_372_344_rdcnt(ADD,2977)
    assign redist372_sync_in_aunroll_vunroll_x_in_c1_eni67_372_344_rdcnt_a = {1'b0, redist372_sync_in_aunroll_vunroll_x_in_c1_eni67_372_344_wraddr_q};
    assign redist372_sync_in_aunroll_vunroll_x_in_c1_eni67_372_344_rdcnt_b = {1'b0, redist115_sync_in_aunroll_vunroll_x_in_c1_eni67_116_344_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist372_sync_in_aunroll_vunroll_x_in_c1_eni67_372_344_rdcnt_o <= $unsigned(redist372_sync_in_aunroll_vunroll_x_in_c1_eni67_372_344_rdcnt_a) + $unsigned(redist372_sync_in_aunroll_vunroll_x_in_c1_eni67_372_344_rdcnt_b);
        end
    end
    assign redist372_sync_in_aunroll_vunroll_x_in_c1_eni67_372_344_rdcnt_q = redist372_sync_in_aunroll_vunroll_x_in_c1_eni67_372_344_rdcnt_o[9:0];

    // redist372_sync_in_aunroll_vunroll_x_in_c1_eni67_372_344_inputreg0(DELAY,2972)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist372_sync_in_aunroll_vunroll_x_in_c1_eni67_372_344_inputreg0_q <= in_c1_eni67_372;
        end
    end

    // redist372_sync_in_aunroll_vunroll_x_in_c1_eni67_372_344_wraddr(COUNTER,2975)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist372_sync_in_aunroll_vunroll_x_in_c1_eni67_372_344_wraddr_i <= $unsigned(redist372_sync_in_aunroll_vunroll_x_in_c1_eni67_372_344_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist372_sync_in_aunroll_vunroll_x_in_c1_eni67_372_344_wraddr_q = redist372_sync_in_aunroll_vunroll_x_in_c1_eni67_372_344_wraddr_i[8:0];

    // redist372_sync_in_aunroll_vunroll_x_in_c1_eni67_372_344_mem(DUALMEM,2974)
    assign redist372_sync_in_aunroll_vunroll_x_in_c1_eni67_372_344_mem_ia = redist372_sync_in_aunroll_vunroll_x_in_c1_eni67_372_344_inputreg0_q;
    assign redist372_sync_in_aunroll_vunroll_x_in_c1_eni67_372_344_mem_aa = redist372_sync_in_aunroll_vunroll_x_in_c1_eni67_372_344_wraddr_q;
    assign redist372_sync_in_aunroll_vunroll_x_in_c1_eni67_372_344_mem_ab = redist372_sync_in_aunroll_vunroll_x_in_c1_eni67_372_344_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist372_sync_in_aunroll_vunroll_x_in_c1_eni67_372_344_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist372_sync_in_aunroll_vunroll_x_in_c1_eni67_372_344_mem_aa),
        .data_a(redist372_sync_in_aunroll_vunroll_x_in_c1_eni67_372_344_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist372_sync_in_aunroll_vunroll_x_in_c1_eni67_372_344_mem_ab),
        .q_b(redist372_sync_in_aunroll_vunroll_x_in_c1_eni67_372_344_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist372_sync_in_aunroll_vunroll_x_in_c1_eni67_372_344_mem_q = redist372_sync_in_aunroll_vunroll_x_in_c1_eni67_372_344_mem_iq[31:0];

    // redist372_sync_in_aunroll_vunroll_x_in_c1_eni67_372_344_outputreg0(DELAY,2973)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist372_sync_in_aunroll_vunroll_x_in_c1_eni67_372_344_outputreg0_q <= redist372_sync_in_aunroll_vunroll_x_in_c1_eni67_372_344_mem_q;
        end
    end

    // redist115_sync_in_aunroll_vunroll_x_in_c1_eni67_116_344_rdcnt(ADD,1462)
    assign redist115_sync_in_aunroll_vunroll_x_in_c1_eni67_116_344_rdcnt_a = {1'b0, redist115_sync_in_aunroll_vunroll_x_in_c1_eni67_116_344_wraddr_q};
    assign redist115_sync_in_aunroll_vunroll_x_in_c1_eni67_116_344_rdcnt_b = {1'b0, redist115_sync_in_aunroll_vunroll_x_in_c1_eni67_116_344_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist115_sync_in_aunroll_vunroll_x_in_c1_eni67_116_344_rdcnt_o <= $unsigned(redist115_sync_in_aunroll_vunroll_x_in_c1_eni67_116_344_rdcnt_a) + $unsigned(redist115_sync_in_aunroll_vunroll_x_in_c1_eni67_116_344_rdcnt_b);
        end
    end
    assign redist115_sync_in_aunroll_vunroll_x_in_c1_eni67_116_344_rdcnt_q = redist115_sync_in_aunroll_vunroll_x_in_c1_eni67_116_344_rdcnt_o[9:0];

    // redist115_sync_in_aunroll_vunroll_x_in_c1_eni67_116_344_inputreg0(DELAY,1457)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist115_sync_in_aunroll_vunroll_x_in_c1_eni67_116_344_inputreg0_q <= in_c1_eni67_116;
        end
    end

    // redist115_sync_in_aunroll_vunroll_x_in_c1_eni67_116_344_wraddr(COUNTER,1460)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist115_sync_in_aunroll_vunroll_x_in_c1_eni67_116_344_wraddr_i <= $unsigned(redist115_sync_in_aunroll_vunroll_x_in_c1_eni67_116_344_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist115_sync_in_aunroll_vunroll_x_in_c1_eni67_116_344_wraddr_q = redist115_sync_in_aunroll_vunroll_x_in_c1_eni67_116_344_wraddr_i[8:0];

    // redist115_sync_in_aunroll_vunroll_x_in_c1_eni67_116_344_mem(DUALMEM,1459)
    assign redist115_sync_in_aunroll_vunroll_x_in_c1_eni67_116_344_mem_ia = redist115_sync_in_aunroll_vunroll_x_in_c1_eni67_116_344_inputreg0_q;
    assign redist115_sync_in_aunroll_vunroll_x_in_c1_eni67_116_344_mem_aa = redist115_sync_in_aunroll_vunroll_x_in_c1_eni67_116_344_wraddr_q;
    assign redist115_sync_in_aunroll_vunroll_x_in_c1_eni67_116_344_mem_ab = redist115_sync_in_aunroll_vunroll_x_in_c1_eni67_116_344_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist115_sync_in_aunroll_vunroll_x_in_c1_eni67_116_344_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist115_sync_in_aunroll_vunroll_x_in_c1_eni67_116_344_mem_aa),
        .data_a(redist115_sync_in_aunroll_vunroll_x_in_c1_eni67_116_344_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist115_sync_in_aunroll_vunroll_x_in_c1_eni67_116_344_mem_ab),
        .q_b(redist115_sync_in_aunroll_vunroll_x_in_c1_eni67_116_344_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist115_sync_in_aunroll_vunroll_x_in_c1_eni67_116_344_mem_q = redist115_sync_in_aunroll_vunroll_x_in_c1_eni67_116_344_mem_iq[31:0];

    // redist115_sync_in_aunroll_vunroll_x_in_c1_eni67_116_344_outputreg0(DELAY,1458)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist115_sync_in_aunroll_vunroll_x_in_c1_eni67_116_344_outputreg0_q <= redist115_sync_in_aunroll_vunroll_x_in_c1_eni67_116_344_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod398_cnn2050_dspb_native_dot_product_vunroll_x(BLACKBOX,64)@1435
    // in in_0@1436
    // in in_1@1436
    // in in_scalarProductPortChainin@1436
    // out out_primWireOut@1441
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000056Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod398_cnn2050_dspb_native_dot_product_vunroll_x (
        .in_0(redist115_sync_in_aunroll_vunroll_x_in_c1_eni67_116_344_outputreg0_q),
        .in_1(redist372_sync_in_aunroll_vunroll_x_in_c1_eni67_372_344_outputreg0_q),
        .in_2(redist114_sync_in_aunroll_vunroll_x_in_c1_eni67_115_343_outputreg0_q),
        .in_3(redist371_sync_in_aunroll_vunroll_x_in_c1_eni67_371_343_outputreg0_q),
        .in_scalarProductPortChainin(redist586_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod393_cnn2044_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod398_cnn2050_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist585_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod398_cnn2050_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,726)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist585_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod398_cnn2050_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod398_cnn2050_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist116_sync_in_aunroll_vunroll_x_in_c1_eni67_117_349_offset(CONSTANT,1467)
    assign redist116_sync_in_aunroll_vunroll_x_in_c1_eni67_117_349_offset_q = 9'b010101000;

    // redist373_sync_in_aunroll_vunroll_x_in_c1_eni67_373_349_rdcnt(ADD,2983)
    assign redist373_sync_in_aunroll_vunroll_x_in_c1_eni67_373_349_rdcnt_a = {1'b0, redist373_sync_in_aunroll_vunroll_x_in_c1_eni67_373_349_wraddr_q};
    assign redist373_sync_in_aunroll_vunroll_x_in_c1_eni67_373_349_rdcnt_b = {1'b0, redist116_sync_in_aunroll_vunroll_x_in_c1_eni67_117_349_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist373_sync_in_aunroll_vunroll_x_in_c1_eni67_373_349_rdcnt_o <= $unsigned(redist373_sync_in_aunroll_vunroll_x_in_c1_eni67_373_349_rdcnt_a) + $unsigned(redist373_sync_in_aunroll_vunroll_x_in_c1_eni67_373_349_rdcnt_b);
        end
    end
    assign redist373_sync_in_aunroll_vunroll_x_in_c1_eni67_373_349_rdcnt_q = redist373_sync_in_aunroll_vunroll_x_in_c1_eni67_373_349_rdcnt_o[9:0];

    // redist373_sync_in_aunroll_vunroll_x_in_c1_eni67_373_349_inputreg0(DELAY,2978)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist373_sync_in_aunroll_vunroll_x_in_c1_eni67_373_349_inputreg0_q <= in_c1_eni67_373;
        end
    end

    // redist373_sync_in_aunroll_vunroll_x_in_c1_eni67_373_349_wraddr(COUNTER,2981)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist373_sync_in_aunroll_vunroll_x_in_c1_eni67_373_349_wraddr_i <= $unsigned(redist373_sync_in_aunroll_vunroll_x_in_c1_eni67_373_349_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist373_sync_in_aunroll_vunroll_x_in_c1_eni67_373_349_wraddr_q = redist373_sync_in_aunroll_vunroll_x_in_c1_eni67_373_349_wraddr_i[8:0];

    // redist373_sync_in_aunroll_vunroll_x_in_c1_eni67_373_349_mem(DUALMEM,2980)
    assign redist373_sync_in_aunroll_vunroll_x_in_c1_eni67_373_349_mem_ia = redist373_sync_in_aunroll_vunroll_x_in_c1_eni67_373_349_inputreg0_q;
    assign redist373_sync_in_aunroll_vunroll_x_in_c1_eni67_373_349_mem_aa = redist373_sync_in_aunroll_vunroll_x_in_c1_eni67_373_349_wraddr_q;
    assign redist373_sync_in_aunroll_vunroll_x_in_c1_eni67_373_349_mem_ab = redist373_sync_in_aunroll_vunroll_x_in_c1_eni67_373_349_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist373_sync_in_aunroll_vunroll_x_in_c1_eni67_373_349_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist373_sync_in_aunroll_vunroll_x_in_c1_eni67_373_349_mem_aa),
        .data_a(redist373_sync_in_aunroll_vunroll_x_in_c1_eni67_373_349_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist373_sync_in_aunroll_vunroll_x_in_c1_eni67_373_349_mem_ab),
        .q_b(redist373_sync_in_aunroll_vunroll_x_in_c1_eni67_373_349_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist373_sync_in_aunroll_vunroll_x_in_c1_eni67_373_349_mem_q = redist373_sync_in_aunroll_vunroll_x_in_c1_eni67_373_349_mem_iq[31:0];

    // redist373_sync_in_aunroll_vunroll_x_in_c1_eni67_373_349_outputreg0(DELAY,2979)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist373_sync_in_aunroll_vunroll_x_in_c1_eni67_373_349_outputreg0_q <= redist373_sync_in_aunroll_vunroll_x_in_c1_eni67_373_349_mem_q;
        end
    end

    // redist116_sync_in_aunroll_vunroll_x_in_c1_eni67_117_349_rdcnt(ADD,1468)
    assign redist116_sync_in_aunroll_vunroll_x_in_c1_eni67_117_349_rdcnt_a = {1'b0, redist116_sync_in_aunroll_vunroll_x_in_c1_eni67_117_349_wraddr_q};
    assign redist116_sync_in_aunroll_vunroll_x_in_c1_eni67_117_349_rdcnt_b = {1'b0, redist116_sync_in_aunroll_vunroll_x_in_c1_eni67_117_349_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist116_sync_in_aunroll_vunroll_x_in_c1_eni67_117_349_rdcnt_o <= $unsigned(redist116_sync_in_aunroll_vunroll_x_in_c1_eni67_117_349_rdcnt_a) + $unsigned(redist116_sync_in_aunroll_vunroll_x_in_c1_eni67_117_349_rdcnt_b);
        end
    end
    assign redist116_sync_in_aunroll_vunroll_x_in_c1_eni67_117_349_rdcnt_q = redist116_sync_in_aunroll_vunroll_x_in_c1_eni67_117_349_rdcnt_o[9:0];

    // redist116_sync_in_aunroll_vunroll_x_in_c1_eni67_117_349_inputreg0(DELAY,1463)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist116_sync_in_aunroll_vunroll_x_in_c1_eni67_117_349_inputreg0_q <= in_c1_eni67_117;
        end
    end

    // redist116_sync_in_aunroll_vunroll_x_in_c1_eni67_117_349_wraddr(COUNTER,1466)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist116_sync_in_aunroll_vunroll_x_in_c1_eni67_117_349_wraddr_i <= $unsigned(redist116_sync_in_aunroll_vunroll_x_in_c1_eni67_117_349_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist116_sync_in_aunroll_vunroll_x_in_c1_eni67_117_349_wraddr_q = redist116_sync_in_aunroll_vunroll_x_in_c1_eni67_117_349_wraddr_i[8:0];

    // redist116_sync_in_aunroll_vunroll_x_in_c1_eni67_117_349_mem(DUALMEM,1465)
    assign redist116_sync_in_aunroll_vunroll_x_in_c1_eni67_117_349_mem_ia = redist116_sync_in_aunroll_vunroll_x_in_c1_eni67_117_349_inputreg0_q;
    assign redist116_sync_in_aunroll_vunroll_x_in_c1_eni67_117_349_mem_aa = redist116_sync_in_aunroll_vunroll_x_in_c1_eni67_117_349_wraddr_q;
    assign redist116_sync_in_aunroll_vunroll_x_in_c1_eni67_117_349_mem_ab = redist116_sync_in_aunroll_vunroll_x_in_c1_eni67_117_349_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist116_sync_in_aunroll_vunroll_x_in_c1_eni67_117_349_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist116_sync_in_aunroll_vunroll_x_in_c1_eni67_117_349_mem_aa),
        .data_a(redist116_sync_in_aunroll_vunroll_x_in_c1_eni67_117_349_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist116_sync_in_aunroll_vunroll_x_in_c1_eni67_117_349_mem_ab),
        .q_b(redist116_sync_in_aunroll_vunroll_x_in_c1_eni67_117_349_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist116_sync_in_aunroll_vunroll_x_in_c1_eni67_117_349_mem_q = redist116_sync_in_aunroll_vunroll_x_in_c1_eni67_117_349_mem_iq[31:0];

    // redist116_sync_in_aunroll_vunroll_x_in_c1_eni67_117_349_outputreg0(DELAY,1464)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist116_sync_in_aunroll_vunroll_x_in_c1_eni67_117_349_outputreg0_q <= redist116_sync_in_aunroll_vunroll_x_in_c1_eni67_117_349_mem_q;
        end
    end

    // redist117_sync_in_aunroll_vunroll_x_in_c1_eni67_118_350_offset(CONSTANT,1473)
    assign redist117_sync_in_aunroll_vunroll_x_in_c1_eni67_118_350_offset_q = 9'b010100111;

    // redist374_sync_in_aunroll_vunroll_x_in_c1_eni67_374_350_rdcnt(ADD,2989)
    assign redist374_sync_in_aunroll_vunroll_x_in_c1_eni67_374_350_rdcnt_a = {1'b0, redist374_sync_in_aunroll_vunroll_x_in_c1_eni67_374_350_wraddr_q};
    assign redist374_sync_in_aunroll_vunroll_x_in_c1_eni67_374_350_rdcnt_b = {1'b0, redist117_sync_in_aunroll_vunroll_x_in_c1_eni67_118_350_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist374_sync_in_aunroll_vunroll_x_in_c1_eni67_374_350_rdcnt_o <= $unsigned(redist374_sync_in_aunroll_vunroll_x_in_c1_eni67_374_350_rdcnt_a) + $unsigned(redist374_sync_in_aunroll_vunroll_x_in_c1_eni67_374_350_rdcnt_b);
        end
    end
    assign redist374_sync_in_aunroll_vunroll_x_in_c1_eni67_374_350_rdcnt_q = redist374_sync_in_aunroll_vunroll_x_in_c1_eni67_374_350_rdcnt_o[9:0];

    // redist374_sync_in_aunroll_vunroll_x_in_c1_eni67_374_350_inputreg0(DELAY,2984)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist374_sync_in_aunroll_vunroll_x_in_c1_eni67_374_350_inputreg0_q <= in_c1_eni67_374;
        end
    end

    // redist374_sync_in_aunroll_vunroll_x_in_c1_eni67_374_350_wraddr(COUNTER,2987)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist374_sync_in_aunroll_vunroll_x_in_c1_eni67_374_350_wraddr_i <= $unsigned(redist374_sync_in_aunroll_vunroll_x_in_c1_eni67_374_350_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist374_sync_in_aunroll_vunroll_x_in_c1_eni67_374_350_wraddr_q = redist374_sync_in_aunroll_vunroll_x_in_c1_eni67_374_350_wraddr_i[8:0];

    // redist374_sync_in_aunroll_vunroll_x_in_c1_eni67_374_350_mem(DUALMEM,2986)
    assign redist374_sync_in_aunroll_vunroll_x_in_c1_eni67_374_350_mem_ia = redist374_sync_in_aunroll_vunroll_x_in_c1_eni67_374_350_inputreg0_q;
    assign redist374_sync_in_aunroll_vunroll_x_in_c1_eni67_374_350_mem_aa = redist374_sync_in_aunroll_vunroll_x_in_c1_eni67_374_350_wraddr_q;
    assign redist374_sync_in_aunroll_vunroll_x_in_c1_eni67_374_350_mem_ab = redist374_sync_in_aunroll_vunroll_x_in_c1_eni67_374_350_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist374_sync_in_aunroll_vunroll_x_in_c1_eni67_374_350_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist374_sync_in_aunroll_vunroll_x_in_c1_eni67_374_350_mem_aa),
        .data_a(redist374_sync_in_aunroll_vunroll_x_in_c1_eni67_374_350_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist374_sync_in_aunroll_vunroll_x_in_c1_eni67_374_350_mem_ab),
        .q_b(redist374_sync_in_aunroll_vunroll_x_in_c1_eni67_374_350_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist374_sync_in_aunroll_vunroll_x_in_c1_eni67_374_350_mem_q = redist374_sync_in_aunroll_vunroll_x_in_c1_eni67_374_350_mem_iq[31:0];

    // redist374_sync_in_aunroll_vunroll_x_in_c1_eni67_374_350_outputreg0(DELAY,2985)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist374_sync_in_aunroll_vunroll_x_in_c1_eni67_374_350_outputreg0_q <= redist374_sync_in_aunroll_vunroll_x_in_c1_eni67_374_350_mem_q;
        end
    end

    // redist117_sync_in_aunroll_vunroll_x_in_c1_eni67_118_350_rdcnt(ADD,1474)
    assign redist117_sync_in_aunroll_vunroll_x_in_c1_eni67_118_350_rdcnt_a = {1'b0, redist117_sync_in_aunroll_vunroll_x_in_c1_eni67_118_350_wraddr_q};
    assign redist117_sync_in_aunroll_vunroll_x_in_c1_eni67_118_350_rdcnt_b = {1'b0, redist117_sync_in_aunroll_vunroll_x_in_c1_eni67_118_350_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist117_sync_in_aunroll_vunroll_x_in_c1_eni67_118_350_rdcnt_o <= $unsigned(redist117_sync_in_aunroll_vunroll_x_in_c1_eni67_118_350_rdcnt_a) + $unsigned(redist117_sync_in_aunroll_vunroll_x_in_c1_eni67_118_350_rdcnt_b);
        end
    end
    assign redist117_sync_in_aunroll_vunroll_x_in_c1_eni67_118_350_rdcnt_q = redist117_sync_in_aunroll_vunroll_x_in_c1_eni67_118_350_rdcnt_o[9:0];

    // redist117_sync_in_aunroll_vunroll_x_in_c1_eni67_118_350_inputreg0(DELAY,1469)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist117_sync_in_aunroll_vunroll_x_in_c1_eni67_118_350_inputreg0_q <= in_c1_eni67_118;
        end
    end

    // redist117_sync_in_aunroll_vunroll_x_in_c1_eni67_118_350_wraddr(COUNTER,1472)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist117_sync_in_aunroll_vunroll_x_in_c1_eni67_118_350_wraddr_i <= $unsigned(redist117_sync_in_aunroll_vunroll_x_in_c1_eni67_118_350_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist117_sync_in_aunroll_vunroll_x_in_c1_eni67_118_350_wraddr_q = redist117_sync_in_aunroll_vunroll_x_in_c1_eni67_118_350_wraddr_i[8:0];

    // redist117_sync_in_aunroll_vunroll_x_in_c1_eni67_118_350_mem(DUALMEM,1471)
    assign redist117_sync_in_aunroll_vunroll_x_in_c1_eni67_118_350_mem_ia = redist117_sync_in_aunroll_vunroll_x_in_c1_eni67_118_350_inputreg0_q;
    assign redist117_sync_in_aunroll_vunroll_x_in_c1_eni67_118_350_mem_aa = redist117_sync_in_aunroll_vunroll_x_in_c1_eni67_118_350_wraddr_q;
    assign redist117_sync_in_aunroll_vunroll_x_in_c1_eni67_118_350_mem_ab = redist117_sync_in_aunroll_vunroll_x_in_c1_eni67_118_350_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist117_sync_in_aunroll_vunroll_x_in_c1_eni67_118_350_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist117_sync_in_aunroll_vunroll_x_in_c1_eni67_118_350_mem_aa),
        .data_a(redist117_sync_in_aunroll_vunroll_x_in_c1_eni67_118_350_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist117_sync_in_aunroll_vunroll_x_in_c1_eni67_118_350_mem_ab),
        .q_b(redist117_sync_in_aunroll_vunroll_x_in_c1_eni67_118_350_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist117_sync_in_aunroll_vunroll_x_in_c1_eni67_118_350_mem_q = redist117_sync_in_aunroll_vunroll_x_in_c1_eni67_118_350_mem_iq[31:0];

    // redist117_sync_in_aunroll_vunroll_x_in_c1_eni67_118_350_outputreg0(DELAY,1470)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist117_sync_in_aunroll_vunroll_x_in_c1_eni67_118_350_outputreg0_q <= redist117_sync_in_aunroll_vunroll_x_in_c1_eni67_118_350_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod403_cnn2057_dspb_native_dot_product_vunroll_x(BLACKBOX,65)@1441
    // in in_0@1442
    // in in_1@1442
    // in in_scalarProductPortChainin@1442
    // out out_primWireOut@1447
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000057Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod403_cnn2057_dspb_native_dot_product_vunroll_x (
        .in_0(redist117_sync_in_aunroll_vunroll_x_in_c1_eni67_118_350_outputreg0_q),
        .in_1(redist374_sync_in_aunroll_vunroll_x_in_c1_eni67_374_350_outputreg0_q),
        .in_2(redist116_sync_in_aunroll_vunroll_x_in_c1_eni67_117_349_outputreg0_q),
        .in_3(redist373_sync_in_aunroll_vunroll_x_in_c1_eni67_373_349_outputreg0_q),
        .in_scalarProductPortChainin(redist585_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod398_cnn2050_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod403_cnn2057_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist584_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod403_cnn2057_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,725)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist584_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod403_cnn2057_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod403_cnn2057_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist118_sync_in_aunroll_vunroll_x_in_c1_eni67_119_355_offset(CONSTANT,1479)
    assign redist118_sync_in_aunroll_vunroll_x_in_c1_eni67_119_355_offset_q = 9'b010100010;

    // redist375_sync_in_aunroll_vunroll_x_in_c1_eni67_375_355_rdcnt(ADD,2995)
    assign redist375_sync_in_aunroll_vunroll_x_in_c1_eni67_375_355_rdcnt_a = {1'b0, redist375_sync_in_aunroll_vunroll_x_in_c1_eni67_375_355_wraddr_q};
    assign redist375_sync_in_aunroll_vunroll_x_in_c1_eni67_375_355_rdcnt_b = {1'b0, redist118_sync_in_aunroll_vunroll_x_in_c1_eni67_119_355_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist375_sync_in_aunroll_vunroll_x_in_c1_eni67_375_355_rdcnt_o <= $unsigned(redist375_sync_in_aunroll_vunroll_x_in_c1_eni67_375_355_rdcnt_a) + $unsigned(redist375_sync_in_aunroll_vunroll_x_in_c1_eni67_375_355_rdcnt_b);
        end
    end
    assign redist375_sync_in_aunroll_vunroll_x_in_c1_eni67_375_355_rdcnt_q = redist375_sync_in_aunroll_vunroll_x_in_c1_eni67_375_355_rdcnt_o[9:0];

    // redist375_sync_in_aunroll_vunroll_x_in_c1_eni67_375_355_inputreg0(DELAY,2990)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist375_sync_in_aunroll_vunroll_x_in_c1_eni67_375_355_inputreg0_q <= in_c1_eni67_375;
        end
    end

    // redist375_sync_in_aunroll_vunroll_x_in_c1_eni67_375_355_wraddr(COUNTER,2993)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist375_sync_in_aunroll_vunroll_x_in_c1_eni67_375_355_wraddr_i <= $unsigned(redist375_sync_in_aunroll_vunroll_x_in_c1_eni67_375_355_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist375_sync_in_aunroll_vunroll_x_in_c1_eni67_375_355_wraddr_q = redist375_sync_in_aunroll_vunroll_x_in_c1_eni67_375_355_wraddr_i[8:0];

    // redist375_sync_in_aunroll_vunroll_x_in_c1_eni67_375_355_mem(DUALMEM,2992)
    assign redist375_sync_in_aunroll_vunroll_x_in_c1_eni67_375_355_mem_ia = redist375_sync_in_aunroll_vunroll_x_in_c1_eni67_375_355_inputreg0_q;
    assign redist375_sync_in_aunroll_vunroll_x_in_c1_eni67_375_355_mem_aa = redist375_sync_in_aunroll_vunroll_x_in_c1_eni67_375_355_wraddr_q;
    assign redist375_sync_in_aunroll_vunroll_x_in_c1_eni67_375_355_mem_ab = redist375_sync_in_aunroll_vunroll_x_in_c1_eni67_375_355_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist375_sync_in_aunroll_vunroll_x_in_c1_eni67_375_355_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist375_sync_in_aunroll_vunroll_x_in_c1_eni67_375_355_mem_aa),
        .data_a(redist375_sync_in_aunroll_vunroll_x_in_c1_eni67_375_355_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist375_sync_in_aunroll_vunroll_x_in_c1_eni67_375_355_mem_ab),
        .q_b(redist375_sync_in_aunroll_vunroll_x_in_c1_eni67_375_355_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist375_sync_in_aunroll_vunroll_x_in_c1_eni67_375_355_mem_q = redist375_sync_in_aunroll_vunroll_x_in_c1_eni67_375_355_mem_iq[31:0];

    // redist375_sync_in_aunroll_vunroll_x_in_c1_eni67_375_355_outputreg0(DELAY,2991)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist375_sync_in_aunroll_vunroll_x_in_c1_eni67_375_355_outputreg0_q <= redist375_sync_in_aunroll_vunroll_x_in_c1_eni67_375_355_mem_q;
        end
    end

    // redist118_sync_in_aunroll_vunroll_x_in_c1_eni67_119_355_rdcnt(ADD,1480)
    assign redist118_sync_in_aunroll_vunroll_x_in_c1_eni67_119_355_rdcnt_a = {1'b0, redist118_sync_in_aunroll_vunroll_x_in_c1_eni67_119_355_wraddr_q};
    assign redist118_sync_in_aunroll_vunroll_x_in_c1_eni67_119_355_rdcnt_b = {1'b0, redist118_sync_in_aunroll_vunroll_x_in_c1_eni67_119_355_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist118_sync_in_aunroll_vunroll_x_in_c1_eni67_119_355_rdcnt_o <= $unsigned(redist118_sync_in_aunroll_vunroll_x_in_c1_eni67_119_355_rdcnt_a) + $unsigned(redist118_sync_in_aunroll_vunroll_x_in_c1_eni67_119_355_rdcnt_b);
        end
    end
    assign redist118_sync_in_aunroll_vunroll_x_in_c1_eni67_119_355_rdcnt_q = redist118_sync_in_aunroll_vunroll_x_in_c1_eni67_119_355_rdcnt_o[9:0];

    // redist118_sync_in_aunroll_vunroll_x_in_c1_eni67_119_355_inputreg0(DELAY,1475)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist118_sync_in_aunroll_vunroll_x_in_c1_eni67_119_355_inputreg0_q <= in_c1_eni67_119;
        end
    end

    // redist118_sync_in_aunroll_vunroll_x_in_c1_eni67_119_355_wraddr(COUNTER,1478)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist118_sync_in_aunroll_vunroll_x_in_c1_eni67_119_355_wraddr_i <= $unsigned(redist118_sync_in_aunroll_vunroll_x_in_c1_eni67_119_355_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist118_sync_in_aunroll_vunroll_x_in_c1_eni67_119_355_wraddr_q = redist118_sync_in_aunroll_vunroll_x_in_c1_eni67_119_355_wraddr_i[8:0];

    // redist118_sync_in_aunroll_vunroll_x_in_c1_eni67_119_355_mem(DUALMEM,1477)
    assign redist118_sync_in_aunroll_vunroll_x_in_c1_eni67_119_355_mem_ia = redist118_sync_in_aunroll_vunroll_x_in_c1_eni67_119_355_inputreg0_q;
    assign redist118_sync_in_aunroll_vunroll_x_in_c1_eni67_119_355_mem_aa = redist118_sync_in_aunroll_vunroll_x_in_c1_eni67_119_355_wraddr_q;
    assign redist118_sync_in_aunroll_vunroll_x_in_c1_eni67_119_355_mem_ab = redist118_sync_in_aunroll_vunroll_x_in_c1_eni67_119_355_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist118_sync_in_aunroll_vunroll_x_in_c1_eni67_119_355_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist118_sync_in_aunroll_vunroll_x_in_c1_eni67_119_355_mem_aa),
        .data_a(redist118_sync_in_aunroll_vunroll_x_in_c1_eni67_119_355_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist118_sync_in_aunroll_vunroll_x_in_c1_eni67_119_355_mem_ab),
        .q_b(redist118_sync_in_aunroll_vunroll_x_in_c1_eni67_119_355_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist118_sync_in_aunroll_vunroll_x_in_c1_eni67_119_355_mem_q = redist118_sync_in_aunroll_vunroll_x_in_c1_eni67_119_355_mem_iq[31:0];

    // redist118_sync_in_aunroll_vunroll_x_in_c1_eni67_119_355_outputreg0(DELAY,1476)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist118_sync_in_aunroll_vunroll_x_in_c1_eni67_119_355_outputreg0_q <= redist118_sync_in_aunroll_vunroll_x_in_c1_eni67_119_355_mem_q;
        end
    end

    // redist119_sync_in_aunroll_vunroll_x_in_c1_eni67_120_356_offset(CONSTANT,1485)
    assign redist119_sync_in_aunroll_vunroll_x_in_c1_eni67_120_356_offset_q = 9'b010100001;

    // redist376_sync_in_aunroll_vunroll_x_in_c1_eni67_376_356_rdcnt(ADD,3001)
    assign redist376_sync_in_aunroll_vunroll_x_in_c1_eni67_376_356_rdcnt_a = {1'b0, redist376_sync_in_aunroll_vunroll_x_in_c1_eni67_376_356_wraddr_q};
    assign redist376_sync_in_aunroll_vunroll_x_in_c1_eni67_376_356_rdcnt_b = {1'b0, redist119_sync_in_aunroll_vunroll_x_in_c1_eni67_120_356_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist376_sync_in_aunroll_vunroll_x_in_c1_eni67_376_356_rdcnt_o <= $unsigned(redist376_sync_in_aunroll_vunroll_x_in_c1_eni67_376_356_rdcnt_a) + $unsigned(redist376_sync_in_aunroll_vunroll_x_in_c1_eni67_376_356_rdcnt_b);
        end
    end
    assign redist376_sync_in_aunroll_vunroll_x_in_c1_eni67_376_356_rdcnt_q = redist376_sync_in_aunroll_vunroll_x_in_c1_eni67_376_356_rdcnt_o[9:0];

    // redist376_sync_in_aunroll_vunroll_x_in_c1_eni67_376_356_inputreg0(DELAY,2996)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist376_sync_in_aunroll_vunroll_x_in_c1_eni67_376_356_inputreg0_q <= in_c1_eni67_376;
        end
    end

    // redist376_sync_in_aunroll_vunroll_x_in_c1_eni67_376_356_wraddr(COUNTER,2999)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist376_sync_in_aunroll_vunroll_x_in_c1_eni67_376_356_wraddr_i <= $unsigned(redist376_sync_in_aunroll_vunroll_x_in_c1_eni67_376_356_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist376_sync_in_aunroll_vunroll_x_in_c1_eni67_376_356_wraddr_q = redist376_sync_in_aunroll_vunroll_x_in_c1_eni67_376_356_wraddr_i[8:0];

    // redist376_sync_in_aunroll_vunroll_x_in_c1_eni67_376_356_mem(DUALMEM,2998)
    assign redist376_sync_in_aunroll_vunroll_x_in_c1_eni67_376_356_mem_ia = redist376_sync_in_aunroll_vunroll_x_in_c1_eni67_376_356_inputreg0_q;
    assign redist376_sync_in_aunroll_vunroll_x_in_c1_eni67_376_356_mem_aa = redist376_sync_in_aunroll_vunroll_x_in_c1_eni67_376_356_wraddr_q;
    assign redist376_sync_in_aunroll_vunroll_x_in_c1_eni67_376_356_mem_ab = redist376_sync_in_aunroll_vunroll_x_in_c1_eni67_376_356_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist376_sync_in_aunroll_vunroll_x_in_c1_eni67_376_356_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist376_sync_in_aunroll_vunroll_x_in_c1_eni67_376_356_mem_aa),
        .data_a(redist376_sync_in_aunroll_vunroll_x_in_c1_eni67_376_356_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist376_sync_in_aunroll_vunroll_x_in_c1_eni67_376_356_mem_ab),
        .q_b(redist376_sync_in_aunroll_vunroll_x_in_c1_eni67_376_356_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist376_sync_in_aunroll_vunroll_x_in_c1_eni67_376_356_mem_q = redist376_sync_in_aunroll_vunroll_x_in_c1_eni67_376_356_mem_iq[31:0];

    // redist376_sync_in_aunroll_vunroll_x_in_c1_eni67_376_356_outputreg0(DELAY,2997)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist376_sync_in_aunroll_vunroll_x_in_c1_eni67_376_356_outputreg0_q <= redist376_sync_in_aunroll_vunroll_x_in_c1_eni67_376_356_mem_q;
        end
    end

    // redist119_sync_in_aunroll_vunroll_x_in_c1_eni67_120_356_rdcnt(ADD,1486)
    assign redist119_sync_in_aunroll_vunroll_x_in_c1_eni67_120_356_rdcnt_a = {1'b0, redist119_sync_in_aunroll_vunroll_x_in_c1_eni67_120_356_wraddr_q};
    assign redist119_sync_in_aunroll_vunroll_x_in_c1_eni67_120_356_rdcnt_b = {1'b0, redist119_sync_in_aunroll_vunroll_x_in_c1_eni67_120_356_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist119_sync_in_aunroll_vunroll_x_in_c1_eni67_120_356_rdcnt_o <= $unsigned(redist119_sync_in_aunroll_vunroll_x_in_c1_eni67_120_356_rdcnt_a) + $unsigned(redist119_sync_in_aunroll_vunroll_x_in_c1_eni67_120_356_rdcnt_b);
        end
    end
    assign redist119_sync_in_aunroll_vunroll_x_in_c1_eni67_120_356_rdcnt_q = redist119_sync_in_aunroll_vunroll_x_in_c1_eni67_120_356_rdcnt_o[9:0];

    // redist119_sync_in_aunroll_vunroll_x_in_c1_eni67_120_356_inputreg0(DELAY,1481)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist119_sync_in_aunroll_vunroll_x_in_c1_eni67_120_356_inputreg0_q <= in_c1_eni67_120;
        end
    end

    // redist119_sync_in_aunroll_vunroll_x_in_c1_eni67_120_356_wraddr(COUNTER,1484)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist119_sync_in_aunroll_vunroll_x_in_c1_eni67_120_356_wraddr_i <= $unsigned(redist119_sync_in_aunroll_vunroll_x_in_c1_eni67_120_356_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist119_sync_in_aunroll_vunroll_x_in_c1_eni67_120_356_wraddr_q = redist119_sync_in_aunroll_vunroll_x_in_c1_eni67_120_356_wraddr_i[8:0];

    // redist119_sync_in_aunroll_vunroll_x_in_c1_eni67_120_356_mem(DUALMEM,1483)
    assign redist119_sync_in_aunroll_vunroll_x_in_c1_eni67_120_356_mem_ia = redist119_sync_in_aunroll_vunroll_x_in_c1_eni67_120_356_inputreg0_q;
    assign redist119_sync_in_aunroll_vunroll_x_in_c1_eni67_120_356_mem_aa = redist119_sync_in_aunroll_vunroll_x_in_c1_eni67_120_356_wraddr_q;
    assign redist119_sync_in_aunroll_vunroll_x_in_c1_eni67_120_356_mem_ab = redist119_sync_in_aunroll_vunroll_x_in_c1_eni67_120_356_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist119_sync_in_aunroll_vunroll_x_in_c1_eni67_120_356_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist119_sync_in_aunroll_vunroll_x_in_c1_eni67_120_356_mem_aa),
        .data_a(redist119_sync_in_aunroll_vunroll_x_in_c1_eni67_120_356_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist119_sync_in_aunroll_vunroll_x_in_c1_eni67_120_356_mem_ab),
        .q_b(redist119_sync_in_aunroll_vunroll_x_in_c1_eni67_120_356_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist119_sync_in_aunroll_vunroll_x_in_c1_eni67_120_356_mem_q = redist119_sync_in_aunroll_vunroll_x_in_c1_eni67_120_356_mem_iq[31:0];

    // redist119_sync_in_aunroll_vunroll_x_in_c1_eni67_120_356_outputreg0(DELAY,1482)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist119_sync_in_aunroll_vunroll_x_in_c1_eni67_120_356_outputreg0_q <= redist119_sync_in_aunroll_vunroll_x_in_c1_eni67_120_356_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod408_cnn2063_dspb_native_dot_product_vunroll_x(BLACKBOX,66)@1447
    // in in_0@1448
    // in in_1@1448
    // in in_scalarProductPortChainin@1448
    // out out_primWireOut@1453
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000058Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod408_cnn2063_dspb_native_dot_product_vunroll_x (
        .in_0(redist119_sync_in_aunroll_vunroll_x_in_c1_eni67_120_356_outputreg0_q),
        .in_1(redist376_sync_in_aunroll_vunroll_x_in_c1_eni67_376_356_outputreg0_q),
        .in_2(redist118_sync_in_aunroll_vunroll_x_in_c1_eni67_119_355_outputreg0_q),
        .in_3(redist375_sync_in_aunroll_vunroll_x_in_c1_eni67_375_355_outputreg0_q),
        .in_scalarProductPortChainin(redist584_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod403_cnn2057_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod408_cnn2063_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist583_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod408_cnn2063_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,724)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist583_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod408_cnn2063_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod408_cnn2063_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist120_sync_in_aunroll_vunroll_x_in_c1_eni67_121_361_offset(CONSTANT,1491)
    assign redist120_sync_in_aunroll_vunroll_x_in_c1_eni67_121_361_offset_q = 9'b010011100;

    // redist377_sync_in_aunroll_vunroll_x_in_c1_eni67_377_361_rdcnt(ADD,3007)
    assign redist377_sync_in_aunroll_vunroll_x_in_c1_eni67_377_361_rdcnt_a = {1'b0, redist377_sync_in_aunroll_vunroll_x_in_c1_eni67_377_361_wraddr_q};
    assign redist377_sync_in_aunroll_vunroll_x_in_c1_eni67_377_361_rdcnt_b = {1'b0, redist120_sync_in_aunroll_vunroll_x_in_c1_eni67_121_361_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist377_sync_in_aunroll_vunroll_x_in_c1_eni67_377_361_rdcnt_o <= $unsigned(redist377_sync_in_aunroll_vunroll_x_in_c1_eni67_377_361_rdcnt_a) + $unsigned(redist377_sync_in_aunroll_vunroll_x_in_c1_eni67_377_361_rdcnt_b);
        end
    end
    assign redist377_sync_in_aunroll_vunroll_x_in_c1_eni67_377_361_rdcnt_q = redist377_sync_in_aunroll_vunroll_x_in_c1_eni67_377_361_rdcnt_o[9:0];

    // redist377_sync_in_aunroll_vunroll_x_in_c1_eni67_377_361_inputreg0(DELAY,3002)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist377_sync_in_aunroll_vunroll_x_in_c1_eni67_377_361_inputreg0_q <= in_c1_eni67_377;
        end
    end

    // redist377_sync_in_aunroll_vunroll_x_in_c1_eni67_377_361_wraddr(COUNTER,3005)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist377_sync_in_aunroll_vunroll_x_in_c1_eni67_377_361_wraddr_i <= $unsigned(redist377_sync_in_aunroll_vunroll_x_in_c1_eni67_377_361_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist377_sync_in_aunroll_vunroll_x_in_c1_eni67_377_361_wraddr_q = redist377_sync_in_aunroll_vunroll_x_in_c1_eni67_377_361_wraddr_i[8:0];

    // redist377_sync_in_aunroll_vunroll_x_in_c1_eni67_377_361_mem(DUALMEM,3004)
    assign redist377_sync_in_aunroll_vunroll_x_in_c1_eni67_377_361_mem_ia = redist377_sync_in_aunroll_vunroll_x_in_c1_eni67_377_361_inputreg0_q;
    assign redist377_sync_in_aunroll_vunroll_x_in_c1_eni67_377_361_mem_aa = redist377_sync_in_aunroll_vunroll_x_in_c1_eni67_377_361_wraddr_q;
    assign redist377_sync_in_aunroll_vunroll_x_in_c1_eni67_377_361_mem_ab = redist377_sync_in_aunroll_vunroll_x_in_c1_eni67_377_361_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist377_sync_in_aunroll_vunroll_x_in_c1_eni67_377_361_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist377_sync_in_aunroll_vunroll_x_in_c1_eni67_377_361_mem_aa),
        .data_a(redist377_sync_in_aunroll_vunroll_x_in_c1_eni67_377_361_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist377_sync_in_aunroll_vunroll_x_in_c1_eni67_377_361_mem_ab),
        .q_b(redist377_sync_in_aunroll_vunroll_x_in_c1_eni67_377_361_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist377_sync_in_aunroll_vunroll_x_in_c1_eni67_377_361_mem_q = redist377_sync_in_aunroll_vunroll_x_in_c1_eni67_377_361_mem_iq[31:0];

    // redist377_sync_in_aunroll_vunroll_x_in_c1_eni67_377_361_outputreg0(DELAY,3003)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist377_sync_in_aunroll_vunroll_x_in_c1_eni67_377_361_outputreg0_q <= redist377_sync_in_aunroll_vunroll_x_in_c1_eni67_377_361_mem_q;
        end
    end

    // redist120_sync_in_aunroll_vunroll_x_in_c1_eni67_121_361_rdcnt(ADD,1492)
    assign redist120_sync_in_aunroll_vunroll_x_in_c1_eni67_121_361_rdcnt_a = {1'b0, redist120_sync_in_aunroll_vunroll_x_in_c1_eni67_121_361_wraddr_q};
    assign redist120_sync_in_aunroll_vunroll_x_in_c1_eni67_121_361_rdcnt_b = {1'b0, redist120_sync_in_aunroll_vunroll_x_in_c1_eni67_121_361_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist120_sync_in_aunroll_vunroll_x_in_c1_eni67_121_361_rdcnt_o <= $unsigned(redist120_sync_in_aunroll_vunroll_x_in_c1_eni67_121_361_rdcnt_a) + $unsigned(redist120_sync_in_aunroll_vunroll_x_in_c1_eni67_121_361_rdcnt_b);
        end
    end
    assign redist120_sync_in_aunroll_vunroll_x_in_c1_eni67_121_361_rdcnt_q = redist120_sync_in_aunroll_vunroll_x_in_c1_eni67_121_361_rdcnt_o[9:0];

    // redist120_sync_in_aunroll_vunroll_x_in_c1_eni67_121_361_inputreg0(DELAY,1487)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist120_sync_in_aunroll_vunroll_x_in_c1_eni67_121_361_inputreg0_q <= in_c1_eni67_121;
        end
    end

    // redist120_sync_in_aunroll_vunroll_x_in_c1_eni67_121_361_wraddr(COUNTER,1490)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist120_sync_in_aunroll_vunroll_x_in_c1_eni67_121_361_wraddr_i <= $unsigned(redist120_sync_in_aunroll_vunroll_x_in_c1_eni67_121_361_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist120_sync_in_aunroll_vunroll_x_in_c1_eni67_121_361_wraddr_q = redist120_sync_in_aunroll_vunroll_x_in_c1_eni67_121_361_wraddr_i[8:0];

    // redist120_sync_in_aunroll_vunroll_x_in_c1_eni67_121_361_mem(DUALMEM,1489)
    assign redist120_sync_in_aunroll_vunroll_x_in_c1_eni67_121_361_mem_ia = redist120_sync_in_aunroll_vunroll_x_in_c1_eni67_121_361_inputreg0_q;
    assign redist120_sync_in_aunroll_vunroll_x_in_c1_eni67_121_361_mem_aa = redist120_sync_in_aunroll_vunroll_x_in_c1_eni67_121_361_wraddr_q;
    assign redist120_sync_in_aunroll_vunroll_x_in_c1_eni67_121_361_mem_ab = redist120_sync_in_aunroll_vunroll_x_in_c1_eni67_121_361_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist120_sync_in_aunroll_vunroll_x_in_c1_eni67_121_361_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist120_sync_in_aunroll_vunroll_x_in_c1_eni67_121_361_mem_aa),
        .data_a(redist120_sync_in_aunroll_vunroll_x_in_c1_eni67_121_361_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist120_sync_in_aunroll_vunroll_x_in_c1_eni67_121_361_mem_ab),
        .q_b(redist120_sync_in_aunroll_vunroll_x_in_c1_eni67_121_361_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist120_sync_in_aunroll_vunroll_x_in_c1_eni67_121_361_mem_q = redist120_sync_in_aunroll_vunroll_x_in_c1_eni67_121_361_mem_iq[31:0];

    // redist120_sync_in_aunroll_vunroll_x_in_c1_eni67_121_361_outputreg0(DELAY,1488)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist120_sync_in_aunroll_vunroll_x_in_c1_eni67_121_361_outputreg0_q <= redist120_sync_in_aunroll_vunroll_x_in_c1_eni67_121_361_mem_q;
        end
    end

    // redist121_sync_in_aunroll_vunroll_x_in_c1_eni67_122_362_offset(CONSTANT,1497)
    assign redist121_sync_in_aunroll_vunroll_x_in_c1_eni67_122_362_offset_q = 9'b010011011;

    // redist378_sync_in_aunroll_vunroll_x_in_c1_eni67_378_362_rdcnt(ADD,3013)
    assign redist378_sync_in_aunroll_vunroll_x_in_c1_eni67_378_362_rdcnt_a = {1'b0, redist378_sync_in_aunroll_vunroll_x_in_c1_eni67_378_362_wraddr_q};
    assign redist378_sync_in_aunroll_vunroll_x_in_c1_eni67_378_362_rdcnt_b = {1'b0, redist121_sync_in_aunroll_vunroll_x_in_c1_eni67_122_362_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist378_sync_in_aunroll_vunroll_x_in_c1_eni67_378_362_rdcnt_o <= $unsigned(redist378_sync_in_aunroll_vunroll_x_in_c1_eni67_378_362_rdcnt_a) + $unsigned(redist378_sync_in_aunroll_vunroll_x_in_c1_eni67_378_362_rdcnt_b);
        end
    end
    assign redist378_sync_in_aunroll_vunroll_x_in_c1_eni67_378_362_rdcnt_q = redist378_sync_in_aunroll_vunroll_x_in_c1_eni67_378_362_rdcnt_o[9:0];

    // redist378_sync_in_aunroll_vunroll_x_in_c1_eni67_378_362_inputreg0(DELAY,3008)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist378_sync_in_aunroll_vunroll_x_in_c1_eni67_378_362_inputreg0_q <= in_c1_eni67_378;
        end
    end

    // redist378_sync_in_aunroll_vunroll_x_in_c1_eni67_378_362_wraddr(COUNTER,3011)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist378_sync_in_aunroll_vunroll_x_in_c1_eni67_378_362_wraddr_i <= $unsigned(redist378_sync_in_aunroll_vunroll_x_in_c1_eni67_378_362_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist378_sync_in_aunroll_vunroll_x_in_c1_eni67_378_362_wraddr_q = redist378_sync_in_aunroll_vunroll_x_in_c1_eni67_378_362_wraddr_i[8:0];

    // redist378_sync_in_aunroll_vunroll_x_in_c1_eni67_378_362_mem(DUALMEM,3010)
    assign redist378_sync_in_aunroll_vunroll_x_in_c1_eni67_378_362_mem_ia = redist378_sync_in_aunroll_vunroll_x_in_c1_eni67_378_362_inputreg0_q;
    assign redist378_sync_in_aunroll_vunroll_x_in_c1_eni67_378_362_mem_aa = redist378_sync_in_aunroll_vunroll_x_in_c1_eni67_378_362_wraddr_q;
    assign redist378_sync_in_aunroll_vunroll_x_in_c1_eni67_378_362_mem_ab = redist378_sync_in_aunroll_vunroll_x_in_c1_eni67_378_362_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist378_sync_in_aunroll_vunroll_x_in_c1_eni67_378_362_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist378_sync_in_aunroll_vunroll_x_in_c1_eni67_378_362_mem_aa),
        .data_a(redist378_sync_in_aunroll_vunroll_x_in_c1_eni67_378_362_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist378_sync_in_aunroll_vunroll_x_in_c1_eni67_378_362_mem_ab),
        .q_b(redist378_sync_in_aunroll_vunroll_x_in_c1_eni67_378_362_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist378_sync_in_aunroll_vunroll_x_in_c1_eni67_378_362_mem_q = redist378_sync_in_aunroll_vunroll_x_in_c1_eni67_378_362_mem_iq[31:0];

    // redist378_sync_in_aunroll_vunroll_x_in_c1_eni67_378_362_outputreg0(DELAY,3009)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist378_sync_in_aunroll_vunroll_x_in_c1_eni67_378_362_outputreg0_q <= redist378_sync_in_aunroll_vunroll_x_in_c1_eni67_378_362_mem_q;
        end
    end

    // redist121_sync_in_aunroll_vunroll_x_in_c1_eni67_122_362_rdcnt(ADD,1498)
    assign redist121_sync_in_aunroll_vunroll_x_in_c1_eni67_122_362_rdcnt_a = {1'b0, redist121_sync_in_aunroll_vunroll_x_in_c1_eni67_122_362_wraddr_q};
    assign redist121_sync_in_aunroll_vunroll_x_in_c1_eni67_122_362_rdcnt_b = {1'b0, redist121_sync_in_aunroll_vunroll_x_in_c1_eni67_122_362_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist121_sync_in_aunroll_vunroll_x_in_c1_eni67_122_362_rdcnt_o <= $unsigned(redist121_sync_in_aunroll_vunroll_x_in_c1_eni67_122_362_rdcnt_a) + $unsigned(redist121_sync_in_aunroll_vunroll_x_in_c1_eni67_122_362_rdcnt_b);
        end
    end
    assign redist121_sync_in_aunroll_vunroll_x_in_c1_eni67_122_362_rdcnt_q = redist121_sync_in_aunroll_vunroll_x_in_c1_eni67_122_362_rdcnt_o[9:0];

    // redist121_sync_in_aunroll_vunroll_x_in_c1_eni67_122_362_inputreg0(DELAY,1493)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist121_sync_in_aunroll_vunroll_x_in_c1_eni67_122_362_inputreg0_q <= in_c1_eni67_122;
        end
    end

    // redist121_sync_in_aunroll_vunroll_x_in_c1_eni67_122_362_wraddr(COUNTER,1496)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist121_sync_in_aunroll_vunroll_x_in_c1_eni67_122_362_wraddr_i <= $unsigned(redist121_sync_in_aunroll_vunroll_x_in_c1_eni67_122_362_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist121_sync_in_aunroll_vunroll_x_in_c1_eni67_122_362_wraddr_q = redist121_sync_in_aunroll_vunroll_x_in_c1_eni67_122_362_wraddr_i[8:0];

    // redist121_sync_in_aunroll_vunroll_x_in_c1_eni67_122_362_mem(DUALMEM,1495)
    assign redist121_sync_in_aunroll_vunroll_x_in_c1_eni67_122_362_mem_ia = redist121_sync_in_aunroll_vunroll_x_in_c1_eni67_122_362_inputreg0_q;
    assign redist121_sync_in_aunroll_vunroll_x_in_c1_eni67_122_362_mem_aa = redist121_sync_in_aunroll_vunroll_x_in_c1_eni67_122_362_wraddr_q;
    assign redist121_sync_in_aunroll_vunroll_x_in_c1_eni67_122_362_mem_ab = redist121_sync_in_aunroll_vunroll_x_in_c1_eni67_122_362_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist121_sync_in_aunroll_vunroll_x_in_c1_eni67_122_362_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist121_sync_in_aunroll_vunroll_x_in_c1_eni67_122_362_mem_aa),
        .data_a(redist121_sync_in_aunroll_vunroll_x_in_c1_eni67_122_362_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist121_sync_in_aunroll_vunroll_x_in_c1_eni67_122_362_mem_ab),
        .q_b(redist121_sync_in_aunroll_vunroll_x_in_c1_eni67_122_362_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist121_sync_in_aunroll_vunroll_x_in_c1_eni67_122_362_mem_q = redist121_sync_in_aunroll_vunroll_x_in_c1_eni67_122_362_mem_iq[31:0];

    // redist121_sync_in_aunroll_vunroll_x_in_c1_eni67_122_362_outputreg0(DELAY,1494)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist121_sync_in_aunroll_vunroll_x_in_c1_eni67_122_362_outputreg0_q <= redist121_sync_in_aunroll_vunroll_x_in_c1_eni67_122_362_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod413_cnn2070_dspb_native_dot_product_vunroll_x(BLACKBOX,67)@1453
    // in in_0@1454
    // in in_1@1454
    // in in_scalarProductPortChainin@1454
    // out out_primWireOut@1459
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000059Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod413_cnn2070_dspb_native_dot_product_vunroll_x (
        .in_0(redist121_sync_in_aunroll_vunroll_x_in_c1_eni67_122_362_outputreg0_q),
        .in_1(redist378_sync_in_aunroll_vunroll_x_in_c1_eni67_378_362_outputreg0_q),
        .in_2(redist120_sync_in_aunroll_vunroll_x_in_c1_eni67_121_361_outputreg0_q),
        .in_3(redist377_sync_in_aunroll_vunroll_x_in_c1_eni67_377_361_outputreg0_q),
        .in_scalarProductPortChainin(redist583_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod408_cnn2063_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod413_cnn2070_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist582_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod413_cnn2070_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,723)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist582_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod413_cnn2070_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod413_cnn2070_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist122_sync_in_aunroll_vunroll_x_in_c1_eni67_123_367_offset(CONSTANT,1503)
    assign redist122_sync_in_aunroll_vunroll_x_in_c1_eni67_123_367_offset_q = 9'b010010110;

    // redist379_sync_in_aunroll_vunroll_x_in_c1_eni67_379_367_rdcnt(ADD,3019)
    assign redist379_sync_in_aunroll_vunroll_x_in_c1_eni67_379_367_rdcnt_a = {1'b0, redist379_sync_in_aunroll_vunroll_x_in_c1_eni67_379_367_wraddr_q};
    assign redist379_sync_in_aunroll_vunroll_x_in_c1_eni67_379_367_rdcnt_b = {1'b0, redist122_sync_in_aunroll_vunroll_x_in_c1_eni67_123_367_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist379_sync_in_aunroll_vunroll_x_in_c1_eni67_379_367_rdcnt_o <= $unsigned(redist379_sync_in_aunroll_vunroll_x_in_c1_eni67_379_367_rdcnt_a) + $unsigned(redist379_sync_in_aunroll_vunroll_x_in_c1_eni67_379_367_rdcnt_b);
        end
    end
    assign redist379_sync_in_aunroll_vunroll_x_in_c1_eni67_379_367_rdcnt_q = redist379_sync_in_aunroll_vunroll_x_in_c1_eni67_379_367_rdcnt_o[9:0];

    // redist379_sync_in_aunroll_vunroll_x_in_c1_eni67_379_367_inputreg0(DELAY,3014)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist379_sync_in_aunroll_vunroll_x_in_c1_eni67_379_367_inputreg0_q <= in_c1_eni67_379;
        end
    end

    // redist379_sync_in_aunroll_vunroll_x_in_c1_eni67_379_367_wraddr(COUNTER,3017)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist379_sync_in_aunroll_vunroll_x_in_c1_eni67_379_367_wraddr_i <= $unsigned(redist379_sync_in_aunroll_vunroll_x_in_c1_eni67_379_367_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist379_sync_in_aunroll_vunroll_x_in_c1_eni67_379_367_wraddr_q = redist379_sync_in_aunroll_vunroll_x_in_c1_eni67_379_367_wraddr_i[8:0];

    // redist379_sync_in_aunroll_vunroll_x_in_c1_eni67_379_367_mem(DUALMEM,3016)
    assign redist379_sync_in_aunroll_vunroll_x_in_c1_eni67_379_367_mem_ia = redist379_sync_in_aunroll_vunroll_x_in_c1_eni67_379_367_inputreg0_q;
    assign redist379_sync_in_aunroll_vunroll_x_in_c1_eni67_379_367_mem_aa = redist379_sync_in_aunroll_vunroll_x_in_c1_eni67_379_367_wraddr_q;
    assign redist379_sync_in_aunroll_vunroll_x_in_c1_eni67_379_367_mem_ab = redist379_sync_in_aunroll_vunroll_x_in_c1_eni67_379_367_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist379_sync_in_aunroll_vunroll_x_in_c1_eni67_379_367_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist379_sync_in_aunroll_vunroll_x_in_c1_eni67_379_367_mem_aa),
        .data_a(redist379_sync_in_aunroll_vunroll_x_in_c1_eni67_379_367_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist379_sync_in_aunroll_vunroll_x_in_c1_eni67_379_367_mem_ab),
        .q_b(redist379_sync_in_aunroll_vunroll_x_in_c1_eni67_379_367_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist379_sync_in_aunroll_vunroll_x_in_c1_eni67_379_367_mem_q = redist379_sync_in_aunroll_vunroll_x_in_c1_eni67_379_367_mem_iq[31:0];

    // redist379_sync_in_aunroll_vunroll_x_in_c1_eni67_379_367_outputreg0(DELAY,3015)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist379_sync_in_aunroll_vunroll_x_in_c1_eni67_379_367_outputreg0_q <= redist379_sync_in_aunroll_vunroll_x_in_c1_eni67_379_367_mem_q;
        end
    end

    // redist122_sync_in_aunroll_vunroll_x_in_c1_eni67_123_367_rdcnt(ADD,1504)
    assign redist122_sync_in_aunroll_vunroll_x_in_c1_eni67_123_367_rdcnt_a = {1'b0, redist122_sync_in_aunroll_vunroll_x_in_c1_eni67_123_367_wraddr_q};
    assign redist122_sync_in_aunroll_vunroll_x_in_c1_eni67_123_367_rdcnt_b = {1'b0, redist122_sync_in_aunroll_vunroll_x_in_c1_eni67_123_367_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist122_sync_in_aunroll_vunroll_x_in_c1_eni67_123_367_rdcnt_o <= $unsigned(redist122_sync_in_aunroll_vunroll_x_in_c1_eni67_123_367_rdcnt_a) + $unsigned(redist122_sync_in_aunroll_vunroll_x_in_c1_eni67_123_367_rdcnt_b);
        end
    end
    assign redist122_sync_in_aunroll_vunroll_x_in_c1_eni67_123_367_rdcnt_q = redist122_sync_in_aunroll_vunroll_x_in_c1_eni67_123_367_rdcnt_o[9:0];

    // redist122_sync_in_aunroll_vunroll_x_in_c1_eni67_123_367_inputreg0(DELAY,1499)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist122_sync_in_aunroll_vunroll_x_in_c1_eni67_123_367_inputreg0_q <= in_c1_eni67_123;
        end
    end

    // redist122_sync_in_aunroll_vunroll_x_in_c1_eni67_123_367_wraddr(COUNTER,1502)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist122_sync_in_aunroll_vunroll_x_in_c1_eni67_123_367_wraddr_i <= $unsigned(redist122_sync_in_aunroll_vunroll_x_in_c1_eni67_123_367_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist122_sync_in_aunroll_vunroll_x_in_c1_eni67_123_367_wraddr_q = redist122_sync_in_aunroll_vunroll_x_in_c1_eni67_123_367_wraddr_i[8:0];

    // redist122_sync_in_aunroll_vunroll_x_in_c1_eni67_123_367_mem(DUALMEM,1501)
    assign redist122_sync_in_aunroll_vunroll_x_in_c1_eni67_123_367_mem_ia = redist122_sync_in_aunroll_vunroll_x_in_c1_eni67_123_367_inputreg0_q;
    assign redist122_sync_in_aunroll_vunroll_x_in_c1_eni67_123_367_mem_aa = redist122_sync_in_aunroll_vunroll_x_in_c1_eni67_123_367_wraddr_q;
    assign redist122_sync_in_aunroll_vunroll_x_in_c1_eni67_123_367_mem_ab = redist122_sync_in_aunroll_vunroll_x_in_c1_eni67_123_367_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist122_sync_in_aunroll_vunroll_x_in_c1_eni67_123_367_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist122_sync_in_aunroll_vunroll_x_in_c1_eni67_123_367_mem_aa),
        .data_a(redist122_sync_in_aunroll_vunroll_x_in_c1_eni67_123_367_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist122_sync_in_aunroll_vunroll_x_in_c1_eni67_123_367_mem_ab),
        .q_b(redist122_sync_in_aunroll_vunroll_x_in_c1_eni67_123_367_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist122_sync_in_aunroll_vunroll_x_in_c1_eni67_123_367_mem_q = redist122_sync_in_aunroll_vunroll_x_in_c1_eni67_123_367_mem_iq[31:0];

    // redist122_sync_in_aunroll_vunroll_x_in_c1_eni67_123_367_outputreg0(DELAY,1500)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist122_sync_in_aunroll_vunroll_x_in_c1_eni67_123_367_outputreg0_q <= redist122_sync_in_aunroll_vunroll_x_in_c1_eni67_123_367_mem_q;
        end
    end

    // redist123_sync_in_aunroll_vunroll_x_in_c1_eni67_124_368_offset(CONSTANT,1509)
    assign redist123_sync_in_aunroll_vunroll_x_in_c1_eni67_124_368_offset_q = 9'b010010101;

    // redist380_sync_in_aunroll_vunroll_x_in_c1_eni67_380_368_rdcnt(ADD,3025)
    assign redist380_sync_in_aunroll_vunroll_x_in_c1_eni67_380_368_rdcnt_a = {1'b0, redist380_sync_in_aunroll_vunroll_x_in_c1_eni67_380_368_wraddr_q};
    assign redist380_sync_in_aunroll_vunroll_x_in_c1_eni67_380_368_rdcnt_b = {1'b0, redist123_sync_in_aunroll_vunroll_x_in_c1_eni67_124_368_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist380_sync_in_aunroll_vunroll_x_in_c1_eni67_380_368_rdcnt_o <= $unsigned(redist380_sync_in_aunroll_vunroll_x_in_c1_eni67_380_368_rdcnt_a) + $unsigned(redist380_sync_in_aunroll_vunroll_x_in_c1_eni67_380_368_rdcnt_b);
        end
    end
    assign redist380_sync_in_aunroll_vunroll_x_in_c1_eni67_380_368_rdcnt_q = redist380_sync_in_aunroll_vunroll_x_in_c1_eni67_380_368_rdcnt_o[9:0];

    // redist380_sync_in_aunroll_vunroll_x_in_c1_eni67_380_368_inputreg0(DELAY,3020)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist380_sync_in_aunroll_vunroll_x_in_c1_eni67_380_368_inputreg0_q <= in_c1_eni67_380;
        end
    end

    // redist380_sync_in_aunroll_vunroll_x_in_c1_eni67_380_368_wraddr(COUNTER,3023)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist380_sync_in_aunroll_vunroll_x_in_c1_eni67_380_368_wraddr_i <= $unsigned(redist380_sync_in_aunroll_vunroll_x_in_c1_eni67_380_368_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist380_sync_in_aunroll_vunroll_x_in_c1_eni67_380_368_wraddr_q = redist380_sync_in_aunroll_vunroll_x_in_c1_eni67_380_368_wraddr_i[8:0];

    // redist380_sync_in_aunroll_vunroll_x_in_c1_eni67_380_368_mem(DUALMEM,3022)
    assign redist380_sync_in_aunroll_vunroll_x_in_c1_eni67_380_368_mem_ia = redist380_sync_in_aunroll_vunroll_x_in_c1_eni67_380_368_inputreg0_q;
    assign redist380_sync_in_aunroll_vunroll_x_in_c1_eni67_380_368_mem_aa = redist380_sync_in_aunroll_vunroll_x_in_c1_eni67_380_368_wraddr_q;
    assign redist380_sync_in_aunroll_vunroll_x_in_c1_eni67_380_368_mem_ab = redist380_sync_in_aunroll_vunroll_x_in_c1_eni67_380_368_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist380_sync_in_aunroll_vunroll_x_in_c1_eni67_380_368_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist380_sync_in_aunroll_vunroll_x_in_c1_eni67_380_368_mem_aa),
        .data_a(redist380_sync_in_aunroll_vunroll_x_in_c1_eni67_380_368_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist380_sync_in_aunroll_vunroll_x_in_c1_eni67_380_368_mem_ab),
        .q_b(redist380_sync_in_aunroll_vunroll_x_in_c1_eni67_380_368_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist380_sync_in_aunroll_vunroll_x_in_c1_eni67_380_368_mem_q = redist380_sync_in_aunroll_vunroll_x_in_c1_eni67_380_368_mem_iq[31:0];

    // redist380_sync_in_aunroll_vunroll_x_in_c1_eni67_380_368_outputreg0(DELAY,3021)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist380_sync_in_aunroll_vunroll_x_in_c1_eni67_380_368_outputreg0_q <= redist380_sync_in_aunroll_vunroll_x_in_c1_eni67_380_368_mem_q;
        end
    end

    // redist123_sync_in_aunroll_vunroll_x_in_c1_eni67_124_368_rdcnt(ADD,1510)
    assign redist123_sync_in_aunroll_vunroll_x_in_c1_eni67_124_368_rdcnt_a = {1'b0, redist123_sync_in_aunroll_vunroll_x_in_c1_eni67_124_368_wraddr_q};
    assign redist123_sync_in_aunroll_vunroll_x_in_c1_eni67_124_368_rdcnt_b = {1'b0, redist123_sync_in_aunroll_vunroll_x_in_c1_eni67_124_368_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist123_sync_in_aunroll_vunroll_x_in_c1_eni67_124_368_rdcnt_o <= $unsigned(redist123_sync_in_aunroll_vunroll_x_in_c1_eni67_124_368_rdcnt_a) + $unsigned(redist123_sync_in_aunroll_vunroll_x_in_c1_eni67_124_368_rdcnt_b);
        end
    end
    assign redist123_sync_in_aunroll_vunroll_x_in_c1_eni67_124_368_rdcnt_q = redist123_sync_in_aunroll_vunroll_x_in_c1_eni67_124_368_rdcnt_o[9:0];

    // redist123_sync_in_aunroll_vunroll_x_in_c1_eni67_124_368_inputreg0(DELAY,1505)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist123_sync_in_aunroll_vunroll_x_in_c1_eni67_124_368_inputreg0_q <= in_c1_eni67_124;
        end
    end

    // redist123_sync_in_aunroll_vunroll_x_in_c1_eni67_124_368_wraddr(COUNTER,1508)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist123_sync_in_aunroll_vunroll_x_in_c1_eni67_124_368_wraddr_i <= $unsigned(redist123_sync_in_aunroll_vunroll_x_in_c1_eni67_124_368_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist123_sync_in_aunroll_vunroll_x_in_c1_eni67_124_368_wraddr_q = redist123_sync_in_aunroll_vunroll_x_in_c1_eni67_124_368_wraddr_i[8:0];

    // redist123_sync_in_aunroll_vunroll_x_in_c1_eni67_124_368_mem(DUALMEM,1507)
    assign redist123_sync_in_aunroll_vunroll_x_in_c1_eni67_124_368_mem_ia = redist123_sync_in_aunroll_vunroll_x_in_c1_eni67_124_368_inputreg0_q;
    assign redist123_sync_in_aunroll_vunroll_x_in_c1_eni67_124_368_mem_aa = redist123_sync_in_aunroll_vunroll_x_in_c1_eni67_124_368_wraddr_q;
    assign redist123_sync_in_aunroll_vunroll_x_in_c1_eni67_124_368_mem_ab = redist123_sync_in_aunroll_vunroll_x_in_c1_eni67_124_368_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist123_sync_in_aunroll_vunroll_x_in_c1_eni67_124_368_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist123_sync_in_aunroll_vunroll_x_in_c1_eni67_124_368_mem_aa),
        .data_a(redist123_sync_in_aunroll_vunroll_x_in_c1_eni67_124_368_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist123_sync_in_aunroll_vunroll_x_in_c1_eni67_124_368_mem_ab),
        .q_b(redist123_sync_in_aunroll_vunroll_x_in_c1_eni67_124_368_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist123_sync_in_aunroll_vunroll_x_in_c1_eni67_124_368_mem_q = redist123_sync_in_aunroll_vunroll_x_in_c1_eni67_124_368_mem_iq[31:0];

    // redist123_sync_in_aunroll_vunroll_x_in_c1_eni67_124_368_outputreg0(DELAY,1506)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist123_sync_in_aunroll_vunroll_x_in_c1_eni67_124_368_outputreg0_q <= redist123_sync_in_aunroll_vunroll_x_in_c1_eni67_124_368_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod418_cnn2076_dspb_native_dot_product_vunroll_x(BLACKBOX,68)@1459
    // in in_0@1460
    // in in_1@1460
    // in in_scalarProductPortChainin@1460
    // out out_primWireOut@1465
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000060Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod418_cnn2076_dspb_native_dot_product_vunroll_x (
        .in_0(redist123_sync_in_aunroll_vunroll_x_in_c1_eni67_124_368_outputreg0_q),
        .in_1(redist380_sync_in_aunroll_vunroll_x_in_c1_eni67_380_368_outputreg0_q),
        .in_2(redist122_sync_in_aunroll_vunroll_x_in_c1_eni67_123_367_outputreg0_q),
        .in_3(redist379_sync_in_aunroll_vunroll_x_in_c1_eni67_379_367_outputreg0_q),
        .in_scalarProductPortChainin(redist582_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod413_cnn2070_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod418_cnn2076_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist581_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod418_cnn2076_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,722)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist581_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod418_cnn2076_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod418_cnn2076_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist124_sync_in_aunroll_vunroll_x_in_c1_eni67_125_373_offset(CONSTANT,1515)
    assign redist124_sync_in_aunroll_vunroll_x_in_c1_eni67_125_373_offset_q = 9'b010010000;

    // redist381_sync_in_aunroll_vunroll_x_in_c1_eni67_381_373_rdcnt(ADD,3031)
    assign redist381_sync_in_aunroll_vunroll_x_in_c1_eni67_381_373_rdcnt_a = {1'b0, redist381_sync_in_aunroll_vunroll_x_in_c1_eni67_381_373_wraddr_q};
    assign redist381_sync_in_aunroll_vunroll_x_in_c1_eni67_381_373_rdcnt_b = {1'b0, redist124_sync_in_aunroll_vunroll_x_in_c1_eni67_125_373_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist381_sync_in_aunroll_vunroll_x_in_c1_eni67_381_373_rdcnt_o <= $unsigned(redist381_sync_in_aunroll_vunroll_x_in_c1_eni67_381_373_rdcnt_a) + $unsigned(redist381_sync_in_aunroll_vunroll_x_in_c1_eni67_381_373_rdcnt_b);
        end
    end
    assign redist381_sync_in_aunroll_vunroll_x_in_c1_eni67_381_373_rdcnt_q = redist381_sync_in_aunroll_vunroll_x_in_c1_eni67_381_373_rdcnt_o[9:0];

    // redist381_sync_in_aunroll_vunroll_x_in_c1_eni67_381_373_inputreg0(DELAY,3026)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist381_sync_in_aunroll_vunroll_x_in_c1_eni67_381_373_inputreg0_q <= in_c1_eni67_381;
        end
    end

    // redist381_sync_in_aunroll_vunroll_x_in_c1_eni67_381_373_wraddr(COUNTER,3029)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist381_sync_in_aunroll_vunroll_x_in_c1_eni67_381_373_wraddr_i <= $unsigned(redist381_sync_in_aunroll_vunroll_x_in_c1_eni67_381_373_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist381_sync_in_aunroll_vunroll_x_in_c1_eni67_381_373_wraddr_q = redist381_sync_in_aunroll_vunroll_x_in_c1_eni67_381_373_wraddr_i[8:0];

    // redist381_sync_in_aunroll_vunroll_x_in_c1_eni67_381_373_mem(DUALMEM,3028)
    assign redist381_sync_in_aunroll_vunroll_x_in_c1_eni67_381_373_mem_ia = redist381_sync_in_aunroll_vunroll_x_in_c1_eni67_381_373_inputreg0_q;
    assign redist381_sync_in_aunroll_vunroll_x_in_c1_eni67_381_373_mem_aa = redist381_sync_in_aunroll_vunroll_x_in_c1_eni67_381_373_wraddr_q;
    assign redist381_sync_in_aunroll_vunroll_x_in_c1_eni67_381_373_mem_ab = redist381_sync_in_aunroll_vunroll_x_in_c1_eni67_381_373_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist381_sync_in_aunroll_vunroll_x_in_c1_eni67_381_373_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist381_sync_in_aunroll_vunroll_x_in_c1_eni67_381_373_mem_aa),
        .data_a(redist381_sync_in_aunroll_vunroll_x_in_c1_eni67_381_373_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist381_sync_in_aunroll_vunroll_x_in_c1_eni67_381_373_mem_ab),
        .q_b(redist381_sync_in_aunroll_vunroll_x_in_c1_eni67_381_373_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist381_sync_in_aunroll_vunroll_x_in_c1_eni67_381_373_mem_q = redist381_sync_in_aunroll_vunroll_x_in_c1_eni67_381_373_mem_iq[31:0];

    // redist381_sync_in_aunroll_vunroll_x_in_c1_eni67_381_373_outputreg0(DELAY,3027)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist381_sync_in_aunroll_vunroll_x_in_c1_eni67_381_373_outputreg0_q <= redist381_sync_in_aunroll_vunroll_x_in_c1_eni67_381_373_mem_q;
        end
    end

    // redist124_sync_in_aunroll_vunroll_x_in_c1_eni67_125_373_rdcnt(ADD,1516)
    assign redist124_sync_in_aunroll_vunroll_x_in_c1_eni67_125_373_rdcnt_a = {1'b0, redist124_sync_in_aunroll_vunroll_x_in_c1_eni67_125_373_wraddr_q};
    assign redist124_sync_in_aunroll_vunroll_x_in_c1_eni67_125_373_rdcnt_b = {1'b0, redist124_sync_in_aunroll_vunroll_x_in_c1_eni67_125_373_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist124_sync_in_aunroll_vunroll_x_in_c1_eni67_125_373_rdcnt_o <= $unsigned(redist124_sync_in_aunroll_vunroll_x_in_c1_eni67_125_373_rdcnt_a) + $unsigned(redist124_sync_in_aunroll_vunroll_x_in_c1_eni67_125_373_rdcnt_b);
        end
    end
    assign redist124_sync_in_aunroll_vunroll_x_in_c1_eni67_125_373_rdcnt_q = redist124_sync_in_aunroll_vunroll_x_in_c1_eni67_125_373_rdcnt_o[9:0];

    // redist124_sync_in_aunroll_vunroll_x_in_c1_eni67_125_373_inputreg0(DELAY,1511)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist124_sync_in_aunroll_vunroll_x_in_c1_eni67_125_373_inputreg0_q <= in_c1_eni67_125;
        end
    end

    // redist124_sync_in_aunroll_vunroll_x_in_c1_eni67_125_373_wraddr(COUNTER,1514)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist124_sync_in_aunroll_vunroll_x_in_c1_eni67_125_373_wraddr_i <= $unsigned(redist124_sync_in_aunroll_vunroll_x_in_c1_eni67_125_373_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist124_sync_in_aunroll_vunroll_x_in_c1_eni67_125_373_wraddr_q = redist124_sync_in_aunroll_vunroll_x_in_c1_eni67_125_373_wraddr_i[8:0];

    // redist124_sync_in_aunroll_vunroll_x_in_c1_eni67_125_373_mem(DUALMEM,1513)
    assign redist124_sync_in_aunroll_vunroll_x_in_c1_eni67_125_373_mem_ia = redist124_sync_in_aunroll_vunroll_x_in_c1_eni67_125_373_inputreg0_q;
    assign redist124_sync_in_aunroll_vunroll_x_in_c1_eni67_125_373_mem_aa = redist124_sync_in_aunroll_vunroll_x_in_c1_eni67_125_373_wraddr_q;
    assign redist124_sync_in_aunroll_vunroll_x_in_c1_eni67_125_373_mem_ab = redist124_sync_in_aunroll_vunroll_x_in_c1_eni67_125_373_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist124_sync_in_aunroll_vunroll_x_in_c1_eni67_125_373_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist124_sync_in_aunroll_vunroll_x_in_c1_eni67_125_373_mem_aa),
        .data_a(redist124_sync_in_aunroll_vunroll_x_in_c1_eni67_125_373_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist124_sync_in_aunroll_vunroll_x_in_c1_eni67_125_373_mem_ab),
        .q_b(redist124_sync_in_aunroll_vunroll_x_in_c1_eni67_125_373_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist124_sync_in_aunroll_vunroll_x_in_c1_eni67_125_373_mem_q = redist124_sync_in_aunroll_vunroll_x_in_c1_eni67_125_373_mem_iq[31:0];

    // redist124_sync_in_aunroll_vunroll_x_in_c1_eni67_125_373_outputreg0(DELAY,1512)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist124_sync_in_aunroll_vunroll_x_in_c1_eni67_125_373_outputreg0_q <= redist124_sync_in_aunroll_vunroll_x_in_c1_eni67_125_373_mem_q;
        end
    end

    // redist125_sync_in_aunroll_vunroll_x_in_c1_eni67_126_374_offset(CONSTANT,1521)
    assign redist125_sync_in_aunroll_vunroll_x_in_c1_eni67_126_374_offset_q = 9'b010001111;

    // redist382_sync_in_aunroll_vunroll_x_in_c1_eni67_382_374_rdcnt(ADD,3037)
    assign redist382_sync_in_aunroll_vunroll_x_in_c1_eni67_382_374_rdcnt_a = {1'b0, redist382_sync_in_aunroll_vunroll_x_in_c1_eni67_382_374_wraddr_q};
    assign redist382_sync_in_aunroll_vunroll_x_in_c1_eni67_382_374_rdcnt_b = {1'b0, redist125_sync_in_aunroll_vunroll_x_in_c1_eni67_126_374_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist382_sync_in_aunroll_vunroll_x_in_c1_eni67_382_374_rdcnt_o <= $unsigned(redist382_sync_in_aunroll_vunroll_x_in_c1_eni67_382_374_rdcnt_a) + $unsigned(redist382_sync_in_aunroll_vunroll_x_in_c1_eni67_382_374_rdcnt_b);
        end
    end
    assign redist382_sync_in_aunroll_vunroll_x_in_c1_eni67_382_374_rdcnt_q = redist382_sync_in_aunroll_vunroll_x_in_c1_eni67_382_374_rdcnt_o[9:0];

    // redist382_sync_in_aunroll_vunroll_x_in_c1_eni67_382_374_inputreg0(DELAY,3032)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist382_sync_in_aunroll_vunroll_x_in_c1_eni67_382_374_inputreg0_q <= in_c1_eni67_382;
        end
    end

    // redist382_sync_in_aunroll_vunroll_x_in_c1_eni67_382_374_wraddr(COUNTER,3035)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist382_sync_in_aunroll_vunroll_x_in_c1_eni67_382_374_wraddr_i <= $unsigned(redist382_sync_in_aunroll_vunroll_x_in_c1_eni67_382_374_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist382_sync_in_aunroll_vunroll_x_in_c1_eni67_382_374_wraddr_q = redist382_sync_in_aunroll_vunroll_x_in_c1_eni67_382_374_wraddr_i[8:0];

    // redist382_sync_in_aunroll_vunroll_x_in_c1_eni67_382_374_mem(DUALMEM,3034)
    assign redist382_sync_in_aunroll_vunroll_x_in_c1_eni67_382_374_mem_ia = redist382_sync_in_aunroll_vunroll_x_in_c1_eni67_382_374_inputreg0_q;
    assign redist382_sync_in_aunroll_vunroll_x_in_c1_eni67_382_374_mem_aa = redist382_sync_in_aunroll_vunroll_x_in_c1_eni67_382_374_wraddr_q;
    assign redist382_sync_in_aunroll_vunroll_x_in_c1_eni67_382_374_mem_ab = redist382_sync_in_aunroll_vunroll_x_in_c1_eni67_382_374_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist382_sync_in_aunroll_vunroll_x_in_c1_eni67_382_374_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist382_sync_in_aunroll_vunroll_x_in_c1_eni67_382_374_mem_aa),
        .data_a(redist382_sync_in_aunroll_vunroll_x_in_c1_eni67_382_374_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist382_sync_in_aunroll_vunroll_x_in_c1_eni67_382_374_mem_ab),
        .q_b(redist382_sync_in_aunroll_vunroll_x_in_c1_eni67_382_374_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist382_sync_in_aunroll_vunroll_x_in_c1_eni67_382_374_mem_q = redist382_sync_in_aunroll_vunroll_x_in_c1_eni67_382_374_mem_iq[31:0];

    // redist382_sync_in_aunroll_vunroll_x_in_c1_eni67_382_374_outputreg0(DELAY,3033)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist382_sync_in_aunroll_vunroll_x_in_c1_eni67_382_374_outputreg0_q <= redist382_sync_in_aunroll_vunroll_x_in_c1_eni67_382_374_mem_q;
        end
    end

    // redist125_sync_in_aunroll_vunroll_x_in_c1_eni67_126_374_rdcnt(ADD,1522)
    assign redist125_sync_in_aunroll_vunroll_x_in_c1_eni67_126_374_rdcnt_a = {1'b0, redist125_sync_in_aunroll_vunroll_x_in_c1_eni67_126_374_wraddr_q};
    assign redist125_sync_in_aunroll_vunroll_x_in_c1_eni67_126_374_rdcnt_b = {1'b0, redist125_sync_in_aunroll_vunroll_x_in_c1_eni67_126_374_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist125_sync_in_aunroll_vunroll_x_in_c1_eni67_126_374_rdcnt_o <= $unsigned(redist125_sync_in_aunroll_vunroll_x_in_c1_eni67_126_374_rdcnt_a) + $unsigned(redist125_sync_in_aunroll_vunroll_x_in_c1_eni67_126_374_rdcnt_b);
        end
    end
    assign redist125_sync_in_aunroll_vunroll_x_in_c1_eni67_126_374_rdcnt_q = redist125_sync_in_aunroll_vunroll_x_in_c1_eni67_126_374_rdcnt_o[9:0];

    // redist125_sync_in_aunroll_vunroll_x_in_c1_eni67_126_374_inputreg0(DELAY,1517)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist125_sync_in_aunroll_vunroll_x_in_c1_eni67_126_374_inputreg0_q <= in_c1_eni67_126;
        end
    end

    // redist125_sync_in_aunroll_vunroll_x_in_c1_eni67_126_374_wraddr(COUNTER,1520)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist125_sync_in_aunroll_vunroll_x_in_c1_eni67_126_374_wraddr_i <= $unsigned(redist125_sync_in_aunroll_vunroll_x_in_c1_eni67_126_374_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist125_sync_in_aunroll_vunroll_x_in_c1_eni67_126_374_wraddr_q = redist125_sync_in_aunroll_vunroll_x_in_c1_eni67_126_374_wraddr_i[8:0];

    // redist125_sync_in_aunroll_vunroll_x_in_c1_eni67_126_374_mem(DUALMEM,1519)
    assign redist125_sync_in_aunroll_vunroll_x_in_c1_eni67_126_374_mem_ia = redist125_sync_in_aunroll_vunroll_x_in_c1_eni67_126_374_inputreg0_q;
    assign redist125_sync_in_aunroll_vunroll_x_in_c1_eni67_126_374_mem_aa = redist125_sync_in_aunroll_vunroll_x_in_c1_eni67_126_374_wraddr_q;
    assign redist125_sync_in_aunroll_vunroll_x_in_c1_eni67_126_374_mem_ab = redist125_sync_in_aunroll_vunroll_x_in_c1_eni67_126_374_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist125_sync_in_aunroll_vunroll_x_in_c1_eni67_126_374_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist125_sync_in_aunroll_vunroll_x_in_c1_eni67_126_374_mem_aa),
        .data_a(redist125_sync_in_aunroll_vunroll_x_in_c1_eni67_126_374_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist125_sync_in_aunroll_vunroll_x_in_c1_eni67_126_374_mem_ab),
        .q_b(redist125_sync_in_aunroll_vunroll_x_in_c1_eni67_126_374_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist125_sync_in_aunroll_vunroll_x_in_c1_eni67_126_374_mem_q = redist125_sync_in_aunroll_vunroll_x_in_c1_eni67_126_374_mem_iq[31:0];

    // redist125_sync_in_aunroll_vunroll_x_in_c1_eni67_126_374_outputreg0(DELAY,1518)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist125_sync_in_aunroll_vunroll_x_in_c1_eni67_126_374_outputreg0_q <= redist125_sync_in_aunroll_vunroll_x_in_c1_eni67_126_374_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod423_cnn2083_dspb_native_dot_product_vunroll_x(BLACKBOX,69)@1465
    // in in_0@1466
    // in in_1@1466
    // in in_scalarProductPortChainin@1466
    // out out_primWireOut@1471
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000061Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod423_cnn2083_dspb_native_dot_product_vunroll_x (
        .in_0(redist125_sync_in_aunroll_vunroll_x_in_c1_eni67_126_374_outputreg0_q),
        .in_1(redist382_sync_in_aunroll_vunroll_x_in_c1_eni67_382_374_outputreg0_q),
        .in_2(redist124_sync_in_aunroll_vunroll_x_in_c1_eni67_125_373_outputreg0_q),
        .in_3(redist381_sync_in_aunroll_vunroll_x_in_c1_eni67_381_373_outputreg0_q),
        .in_scalarProductPortChainin(redist581_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod418_cnn2076_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod423_cnn2083_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist580_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod423_cnn2083_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,721)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist580_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod423_cnn2083_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod423_cnn2083_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist126_sync_in_aunroll_vunroll_x_in_c1_eni67_127_379_offset(CONSTANT,1527)
    assign redist126_sync_in_aunroll_vunroll_x_in_c1_eni67_127_379_offset_q = 9'b010001010;

    // redist383_sync_in_aunroll_vunroll_x_in_c1_eni67_383_379_rdcnt(ADD,3043)
    assign redist383_sync_in_aunroll_vunroll_x_in_c1_eni67_383_379_rdcnt_a = {1'b0, redist383_sync_in_aunroll_vunroll_x_in_c1_eni67_383_379_wraddr_q};
    assign redist383_sync_in_aunroll_vunroll_x_in_c1_eni67_383_379_rdcnt_b = {1'b0, redist126_sync_in_aunroll_vunroll_x_in_c1_eni67_127_379_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist383_sync_in_aunroll_vunroll_x_in_c1_eni67_383_379_rdcnt_o <= $unsigned(redist383_sync_in_aunroll_vunroll_x_in_c1_eni67_383_379_rdcnt_a) + $unsigned(redist383_sync_in_aunroll_vunroll_x_in_c1_eni67_383_379_rdcnt_b);
        end
    end
    assign redist383_sync_in_aunroll_vunroll_x_in_c1_eni67_383_379_rdcnt_q = redist383_sync_in_aunroll_vunroll_x_in_c1_eni67_383_379_rdcnt_o[9:0];

    // redist383_sync_in_aunroll_vunroll_x_in_c1_eni67_383_379_inputreg0(DELAY,3038)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist383_sync_in_aunroll_vunroll_x_in_c1_eni67_383_379_inputreg0_q <= in_c1_eni67_383;
        end
    end

    // redist383_sync_in_aunroll_vunroll_x_in_c1_eni67_383_379_wraddr(COUNTER,3041)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist383_sync_in_aunroll_vunroll_x_in_c1_eni67_383_379_wraddr_i <= $unsigned(redist383_sync_in_aunroll_vunroll_x_in_c1_eni67_383_379_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist383_sync_in_aunroll_vunroll_x_in_c1_eni67_383_379_wraddr_q = redist383_sync_in_aunroll_vunroll_x_in_c1_eni67_383_379_wraddr_i[8:0];

    // redist383_sync_in_aunroll_vunroll_x_in_c1_eni67_383_379_mem(DUALMEM,3040)
    assign redist383_sync_in_aunroll_vunroll_x_in_c1_eni67_383_379_mem_ia = redist383_sync_in_aunroll_vunroll_x_in_c1_eni67_383_379_inputreg0_q;
    assign redist383_sync_in_aunroll_vunroll_x_in_c1_eni67_383_379_mem_aa = redist383_sync_in_aunroll_vunroll_x_in_c1_eni67_383_379_wraddr_q;
    assign redist383_sync_in_aunroll_vunroll_x_in_c1_eni67_383_379_mem_ab = redist383_sync_in_aunroll_vunroll_x_in_c1_eni67_383_379_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist383_sync_in_aunroll_vunroll_x_in_c1_eni67_383_379_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist383_sync_in_aunroll_vunroll_x_in_c1_eni67_383_379_mem_aa),
        .data_a(redist383_sync_in_aunroll_vunroll_x_in_c1_eni67_383_379_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist383_sync_in_aunroll_vunroll_x_in_c1_eni67_383_379_mem_ab),
        .q_b(redist383_sync_in_aunroll_vunroll_x_in_c1_eni67_383_379_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist383_sync_in_aunroll_vunroll_x_in_c1_eni67_383_379_mem_q = redist383_sync_in_aunroll_vunroll_x_in_c1_eni67_383_379_mem_iq[31:0];

    // redist383_sync_in_aunroll_vunroll_x_in_c1_eni67_383_379_outputreg0(DELAY,3039)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist383_sync_in_aunroll_vunroll_x_in_c1_eni67_383_379_outputreg0_q <= redist383_sync_in_aunroll_vunroll_x_in_c1_eni67_383_379_mem_q;
        end
    end

    // redist126_sync_in_aunroll_vunroll_x_in_c1_eni67_127_379_rdcnt(ADD,1528)
    assign redist126_sync_in_aunroll_vunroll_x_in_c1_eni67_127_379_rdcnt_a = {1'b0, redist126_sync_in_aunroll_vunroll_x_in_c1_eni67_127_379_wraddr_q};
    assign redist126_sync_in_aunroll_vunroll_x_in_c1_eni67_127_379_rdcnt_b = {1'b0, redist126_sync_in_aunroll_vunroll_x_in_c1_eni67_127_379_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist126_sync_in_aunroll_vunroll_x_in_c1_eni67_127_379_rdcnt_o <= $unsigned(redist126_sync_in_aunroll_vunroll_x_in_c1_eni67_127_379_rdcnt_a) + $unsigned(redist126_sync_in_aunroll_vunroll_x_in_c1_eni67_127_379_rdcnt_b);
        end
    end
    assign redist126_sync_in_aunroll_vunroll_x_in_c1_eni67_127_379_rdcnt_q = redist126_sync_in_aunroll_vunroll_x_in_c1_eni67_127_379_rdcnt_o[9:0];

    // redist126_sync_in_aunroll_vunroll_x_in_c1_eni67_127_379_inputreg0(DELAY,1523)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist126_sync_in_aunroll_vunroll_x_in_c1_eni67_127_379_inputreg0_q <= in_c1_eni67_127;
        end
    end

    // redist126_sync_in_aunroll_vunroll_x_in_c1_eni67_127_379_wraddr(COUNTER,1526)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist126_sync_in_aunroll_vunroll_x_in_c1_eni67_127_379_wraddr_i <= $unsigned(redist126_sync_in_aunroll_vunroll_x_in_c1_eni67_127_379_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist126_sync_in_aunroll_vunroll_x_in_c1_eni67_127_379_wraddr_q = redist126_sync_in_aunroll_vunroll_x_in_c1_eni67_127_379_wraddr_i[8:0];

    // redist126_sync_in_aunroll_vunroll_x_in_c1_eni67_127_379_mem(DUALMEM,1525)
    assign redist126_sync_in_aunroll_vunroll_x_in_c1_eni67_127_379_mem_ia = redist126_sync_in_aunroll_vunroll_x_in_c1_eni67_127_379_inputreg0_q;
    assign redist126_sync_in_aunroll_vunroll_x_in_c1_eni67_127_379_mem_aa = redist126_sync_in_aunroll_vunroll_x_in_c1_eni67_127_379_wraddr_q;
    assign redist126_sync_in_aunroll_vunroll_x_in_c1_eni67_127_379_mem_ab = redist126_sync_in_aunroll_vunroll_x_in_c1_eni67_127_379_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist126_sync_in_aunroll_vunroll_x_in_c1_eni67_127_379_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist126_sync_in_aunroll_vunroll_x_in_c1_eni67_127_379_mem_aa),
        .data_a(redist126_sync_in_aunroll_vunroll_x_in_c1_eni67_127_379_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist126_sync_in_aunroll_vunroll_x_in_c1_eni67_127_379_mem_ab),
        .q_b(redist126_sync_in_aunroll_vunroll_x_in_c1_eni67_127_379_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist126_sync_in_aunroll_vunroll_x_in_c1_eni67_127_379_mem_q = redist126_sync_in_aunroll_vunroll_x_in_c1_eni67_127_379_mem_iq[31:0];

    // redist126_sync_in_aunroll_vunroll_x_in_c1_eni67_127_379_outputreg0(DELAY,1524)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist126_sync_in_aunroll_vunroll_x_in_c1_eni67_127_379_outputreg0_q <= redist126_sync_in_aunroll_vunroll_x_in_c1_eni67_127_379_mem_q;
        end
    end

    // redist127_sync_in_aunroll_vunroll_x_in_c1_eni67_128_380_offset(CONSTANT,1533)
    assign redist127_sync_in_aunroll_vunroll_x_in_c1_eni67_128_380_offset_q = 9'b010001001;

    // redist384_sync_in_aunroll_vunroll_x_in_c1_eni67_384_380_rdcnt(ADD,3049)
    assign redist384_sync_in_aunroll_vunroll_x_in_c1_eni67_384_380_rdcnt_a = {1'b0, redist384_sync_in_aunroll_vunroll_x_in_c1_eni67_384_380_wraddr_q};
    assign redist384_sync_in_aunroll_vunroll_x_in_c1_eni67_384_380_rdcnt_b = {1'b0, redist127_sync_in_aunroll_vunroll_x_in_c1_eni67_128_380_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist384_sync_in_aunroll_vunroll_x_in_c1_eni67_384_380_rdcnt_o <= $unsigned(redist384_sync_in_aunroll_vunroll_x_in_c1_eni67_384_380_rdcnt_a) + $unsigned(redist384_sync_in_aunroll_vunroll_x_in_c1_eni67_384_380_rdcnt_b);
        end
    end
    assign redist384_sync_in_aunroll_vunroll_x_in_c1_eni67_384_380_rdcnt_q = redist384_sync_in_aunroll_vunroll_x_in_c1_eni67_384_380_rdcnt_o[9:0];

    // redist384_sync_in_aunroll_vunroll_x_in_c1_eni67_384_380_inputreg0(DELAY,3044)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist384_sync_in_aunroll_vunroll_x_in_c1_eni67_384_380_inputreg0_q <= in_c1_eni67_384;
        end
    end

    // redist384_sync_in_aunroll_vunroll_x_in_c1_eni67_384_380_wraddr(COUNTER,3047)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist384_sync_in_aunroll_vunroll_x_in_c1_eni67_384_380_wraddr_i <= $unsigned(redist384_sync_in_aunroll_vunroll_x_in_c1_eni67_384_380_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist384_sync_in_aunroll_vunroll_x_in_c1_eni67_384_380_wraddr_q = redist384_sync_in_aunroll_vunroll_x_in_c1_eni67_384_380_wraddr_i[8:0];

    // redist384_sync_in_aunroll_vunroll_x_in_c1_eni67_384_380_mem(DUALMEM,3046)
    assign redist384_sync_in_aunroll_vunroll_x_in_c1_eni67_384_380_mem_ia = redist384_sync_in_aunroll_vunroll_x_in_c1_eni67_384_380_inputreg0_q;
    assign redist384_sync_in_aunroll_vunroll_x_in_c1_eni67_384_380_mem_aa = redist384_sync_in_aunroll_vunroll_x_in_c1_eni67_384_380_wraddr_q;
    assign redist384_sync_in_aunroll_vunroll_x_in_c1_eni67_384_380_mem_ab = redist384_sync_in_aunroll_vunroll_x_in_c1_eni67_384_380_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist384_sync_in_aunroll_vunroll_x_in_c1_eni67_384_380_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist384_sync_in_aunroll_vunroll_x_in_c1_eni67_384_380_mem_aa),
        .data_a(redist384_sync_in_aunroll_vunroll_x_in_c1_eni67_384_380_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist384_sync_in_aunroll_vunroll_x_in_c1_eni67_384_380_mem_ab),
        .q_b(redist384_sync_in_aunroll_vunroll_x_in_c1_eni67_384_380_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist384_sync_in_aunroll_vunroll_x_in_c1_eni67_384_380_mem_q = redist384_sync_in_aunroll_vunroll_x_in_c1_eni67_384_380_mem_iq[31:0];

    // redist384_sync_in_aunroll_vunroll_x_in_c1_eni67_384_380_outputreg0(DELAY,3045)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist384_sync_in_aunroll_vunroll_x_in_c1_eni67_384_380_outputreg0_q <= redist384_sync_in_aunroll_vunroll_x_in_c1_eni67_384_380_mem_q;
        end
    end

    // redist127_sync_in_aunroll_vunroll_x_in_c1_eni67_128_380_rdcnt(ADD,1534)
    assign redist127_sync_in_aunroll_vunroll_x_in_c1_eni67_128_380_rdcnt_a = {1'b0, redist127_sync_in_aunroll_vunroll_x_in_c1_eni67_128_380_wraddr_q};
    assign redist127_sync_in_aunroll_vunroll_x_in_c1_eni67_128_380_rdcnt_b = {1'b0, redist127_sync_in_aunroll_vunroll_x_in_c1_eni67_128_380_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist127_sync_in_aunroll_vunroll_x_in_c1_eni67_128_380_rdcnt_o <= $unsigned(redist127_sync_in_aunroll_vunroll_x_in_c1_eni67_128_380_rdcnt_a) + $unsigned(redist127_sync_in_aunroll_vunroll_x_in_c1_eni67_128_380_rdcnt_b);
        end
    end
    assign redist127_sync_in_aunroll_vunroll_x_in_c1_eni67_128_380_rdcnt_q = redist127_sync_in_aunroll_vunroll_x_in_c1_eni67_128_380_rdcnt_o[9:0];

    // redist127_sync_in_aunroll_vunroll_x_in_c1_eni67_128_380_inputreg0(DELAY,1529)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist127_sync_in_aunroll_vunroll_x_in_c1_eni67_128_380_inputreg0_q <= in_c1_eni67_128;
        end
    end

    // redist127_sync_in_aunroll_vunroll_x_in_c1_eni67_128_380_wraddr(COUNTER,1532)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist127_sync_in_aunroll_vunroll_x_in_c1_eni67_128_380_wraddr_i <= $unsigned(redist127_sync_in_aunroll_vunroll_x_in_c1_eni67_128_380_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist127_sync_in_aunroll_vunroll_x_in_c1_eni67_128_380_wraddr_q = redist127_sync_in_aunroll_vunroll_x_in_c1_eni67_128_380_wraddr_i[8:0];

    // redist127_sync_in_aunroll_vunroll_x_in_c1_eni67_128_380_mem(DUALMEM,1531)
    assign redist127_sync_in_aunroll_vunroll_x_in_c1_eni67_128_380_mem_ia = redist127_sync_in_aunroll_vunroll_x_in_c1_eni67_128_380_inputreg0_q;
    assign redist127_sync_in_aunroll_vunroll_x_in_c1_eni67_128_380_mem_aa = redist127_sync_in_aunroll_vunroll_x_in_c1_eni67_128_380_wraddr_q;
    assign redist127_sync_in_aunroll_vunroll_x_in_c1_eni67_128_380_mem_ab = redist127_sync_in_aunroll_vunroll_x_in_c1_eni67_128_380_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist127_sync_in_aunroll_vunroll_x_in_c1_eni67_128_380_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist127_sync_in_aunroll_vunroll_x_in_c1_eni67_128_380_mem_aa),
        .data_a(redist127_sync_in_aunroll_vunroll_x_in_c1_eni67_128_380_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist127_sync_in_aunroll_vunroll_x_in_c1_eni67_128_380_mem_ab),
        .q_b(redist127_sync_in_aunroll_vunroll_x_in_c1_eni67_128_380_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist127_sync_in_aunroll_vunroll_x_in_c1_eni67_128_380_mem_q = redist127_sync_in_aunroll_vunroll_x_in_c1_eni67_128_380_mem_iq[31:0];

    // redist127_sync_in_aunroll_vunroll_x_in_c1_eni67_128_380_outputreg0(DELAY,1530)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist127_sync_in_aunroll_vunroll_x_in_c1_eni67_128_380_outputreg0_q <= redist127_sync_in_aunroll_vunroll_x_in_c1_eni67_128_380_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod428_cnn2089_dspb_native_dot_product_vunroll_x(BLACKBOX,70)@1471
    // in in_0@1472
    // in in_1@1472
    // in in_scalarProductPortChainin@1472
    // out out_primWireOut@1477
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000062Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod428_cnn2089_dspb_native_dot_product_vunroll_x (
        .in_0(redist127_sync_in_aunroll_vunroll_x_in_c1_eni67_128_380_outputreg0_q),
        .in_1(redist384_sync_in_aunroll_vunroll_x_in_c1_eni67_384_380_outputreg0_q),
        .in_2(redist126_sync_in_aunroll_vunroll_x_in_c1_eni67_127_379_outputreg0_q),
        .in_3(redist383_sync_in_aunroll_vunroll_x_in_c1_eni67_383_379_outputreg0_q),
        .in_scalarProductPortChainin(redist580_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod423_cnn2083_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod428_cnn2089_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist579_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod428_cnn2089_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,720)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist579_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod428_cnn2089_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod428_cnn2089_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist128_sync_in_aunroll_vunroll_x_in_c1_eni67_129_385_offset(CONSTANT,1539)
    assign redist128_sync_in_aunroll_vunroll_x_in_c1_eni67_129_385_offset_q = 9'b010000100;

    // redist385_sync_in_aunroll_vunroll_x_in_c1_eni67_385_385_rdcnt(ADD,3055)
    assign redist385_sync_in_aunroll_vunroll_x_in_c1_eni67_385_385_rdcnt_a = {1'b0, redist385_sync_in_aunroll_vunroll_x_in_c1_eni67_385_385_wraddr_q};
    assign redist385_sync_in_aunroll_vunroll_x_in_c1_eni67_385_385_rdcnt_b = {1'b0, redist128_sync_in_aunroll_vunroll_x_in_c1_eni67_129_385_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist385_sync_in_aunroll_vunroll_x_in_c1_eni67_385_385_rdcnt_o <= $unsigned(redist385_sync_in_aunroll_vunroll_x_in_c1_eni67_385_385_rdcnt_a) + $unsigned(redist385_sync_in_aunroll_vunroll_x_in_c1_eni67_385_385_rdcnt_b);
        end
    end
    assign redist385_sync_in_aunroll_vunroll_x_in_c1_eni67_385_385_rdcnt_q = redist385_sync_in_aunroll_vunroll_x_in_c1_eni67_385_385_rdcnt_o[9:0];

    // redist385_sync_in_aunroll_vunroll_x_in_c1_eni67_385_385_inputreg0(DELAY,3050)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist385_sync_in_aunroll_vunroll_x_in_c1_eni67_385_385_inputreg0_q <= in_c1_eni67_385;
        end
    end

    // redist385_sync_in_aunroll_vunroll_x_in_c1_eni67_385_385_wraddr(COUNTER,3053)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist385_sync_in_aunroll_vunroll_x_in_c1_eni67_385_385_wraddr_i <= $unsigned(redist385_sync_in_aunroll_vunroll_x_in_c1_eni67_385_385_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist385_sync_in_aunroll_vunroll_x_in_c1_eni67_385_385_wraddr_q = redist385_sync_in_aunroll_vunroll_x_in_c1_eni67_385_385_wraddr_i[8:0];

    // redist385_sync_in_aunroll_vunroll_x_in_c1_eni67_385_385_mem(DUALMEM,3052)
    assign redist385_sync_in_aunroll_vunroll_x_in_c1_eni67_385_385_mem_ia = redist385_sync_in_aunroll_vunroll_x_in_c1_eni67_385_385_inputreg0_q;
    assign redist385_sync_in_aunroll_vunroll_x_in_c1_eni67_385_385_mem_aa = redist385_sync_in_aunroll_vunroll_x_in_c1_eni67_385_385_wraddr_q;
    assign redist385_sync_in_aunroll_vunroll_x_in_c1_eni67_385_385_mem_ab = redist385_sync_in_aunroll_vunroll_x_in_c1_eni67_385_385_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist385_sync_in_aunroll_vunroll_x_in_c1_eni67_385_385_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist385_sync_in_aunroll_vunroll_x_in_c1_eni67_385_385_mem_aa),
        .data_a(redist385_sync_in_aunroll_vunroll_x_in_c1_eni67_385_385_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist385_sync_in_aunroll_vunroll_x_in_c1_eni67_385_385_mem_ab),
        .q_b(redist385_sync_in_aunroll_vunroll_x_in_c1_eni67_385_385_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist385_sync_in_aunroll_vunroll_x_in_c1_eni67_385_385_mem_q = redist385_sync_in_aunroll_vunroll_x_in_c1_eni67_385_385_mem_iq[31:0];

    // redist385_sync_in_aunroll_vunroll_x_in_c1_eni67_385_385_outputreg0(DELAY,3051)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist385_sync_in_aunroll_vunroll_x_in_c1_eni67_385_385_outputreg0_q <= redist385_sync_in_aunroll_vunroll_x_in_c1_eni67_385_385_mem_q;
        end
    end

    // redist128_sync_in_aunroll_vunroll_x_in_c1_eni67_129_385_rdcnt(ADD,1540)
    assign redist128_sync_in_aunroll_vunroll_x_in_c1_eni67_129_385_rdcnt_a = {1'b0, redist128_sync_in_aunroll_vunroll_x_in_c1_eni67_129_385_wraddr_q};
    assign redist128_sync_in_aunroll_vunroll_x_in_c1_eni67_129_385_rdcnt_b = {1'b0, redist128_sync_in_aunroll_vunroll_x_in_c1_eni67_129_385_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist128_sync_in_aunroll_vunroll_x_in_c1_eni67_129_385_rdcnt_o <= $unsigned(redist128_sync_in_aunroll_vunroll_x_in_c1_eni67_129_385_rdcnt_a) + $unsigned(redist128_sync_in_aunroll_vunroll_x_in_c1_eni67_129_385_rdcnt_b);
        end
    end
    assign redist128_sync_in_aunroll_vunroll_x_in_c1_eni67_129_385_rdcnt_q = redist128_sync_in_aunroll_vunroll_x_in_c1_eni67_129_385_rdcnt_o[9:0];

    // redist128_sync_in_aunroll_vunroll_x_in_c1_eni67_129_385_inputreg0(DELAY,1535)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist128_sync_in_aunroll_vunroll_x_in_c1_eni67_129_385_inputreg0_q <= in_c1_eni67_129;
        end
    end

    // redist128_sync_in_aunroll_vunroll_x_in_c1_eni67_129_385_wraddr(COUNTER,1538)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist128_sync_in_aunroll_vunroll_x_in_c1_eni67_129_385_wraddr_i <= $unsigned(redist128_sync_in_aunroll_vunroll_x_in_c1_eni67_129_385_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist128_sync_in_aunroll_vunroll_x_in_c1_eni67_129_385_wraddr_q = redist128_sync_in_aunroll_vunroll_x_in_c1_eni67_129_385_wraddr_i[8:0];

    // redist128_sync_in_aunroll_vunroll_x_in_c1_eni67_129_385_mem(DUALMEM,1537)
    assign redist128_sync_in_aunroll_vunroll_x_in_c1_eni67_129_385_mem_ia = redist128_sync_in_aunroll_vunroll_x_in_c1_eni67_129_385_inputreg0_q;
    assign redist128_sync_in_aunroll_vunroll_x_in_c1_eni67_129_385_mem_aa = redist128_sync_in_aunroll_vunroll_x_in_c1_eni67_129_385_wraddr_q;
    assign redist128_sync_in_aunroll_vunroll_x_in_c1_eni67_129_385_mem_ab = redist128_sync_in_aunroll_vunroll_x_in_c1_eni67_129_385_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist128_sync_in_aunroll_vunroll_x_in_c1_eni67_129_385_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist128_sync_in_aunroll_vunroll_x_in_c1_eni67_129_385_mem_aa),
        .data_a(redist128_sync_in_aunroll_vunroll_x_in_c1_eni67_129_385_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist128_sync_in_aunroll_vunroll_x_in_c1_eni67_129_385_mem_ab),
        .q_b(redist128_sync_in_aunroll_vunroll_x_in_c1_eni67_129_385_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist128_sync_in_aunroll_vunroll_x_in_c1_eni67_129_385_mem_q = redist128_sync_in_aunroll_vunroll_x_in_c1_eni67_129_385_mem_iq[31:0];

    // redist128_sync_in_aunroll_vunroll_x_in_c1_eni67_129_385_outputreg0(DELAY,1536)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist128_sync_in_aunroll_vunroll_x_in_c1_eni67_129_385_outputreg0_q <= redist128_sync_in_aunroll_vunroll_x_in_c1_eni67_129_385_mem_q;
        end
    end

    // redist129_sync_in_aunroll_vunroll_x_in_c1_eni67_130_386_offset(CONSTANT,1545)
    assign redist129_sync_in_aunroll_vunroll_x_in_c1_eni67_130_386_offset_q = 9'b010000011;

    // redist386_sync_in_aunroll_vunroll_x_in_c1_eni67_386_386_rdcnt(ADD,3061)
    assign redist386_sync_in_aunroll_vunroll_x_in_c1_eni67_386_386_rdcnt_a = {1'b0, redist386_sync_in_aunroll_vunroll_x_in_c1_eni67_386_386_wraddr_q};
    assign redist386_sync_in_aunroll_vunroll_x_in_c1_eni67_386_386_rdcnt_b = {1'b0, redist129_sync_in_aunroll_vunroll_x_in_c1_eni67_130_386_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist386_sync_in_aunroll_vunroll_x_in_c1_eni67_386_386_rdcnt_o <= $unsigned(redist386_sync_in_aunroll_vunroll_x_in_c1_eni67_386_386_rdcnt_a) + $unsigned(redist386_sync_in_aunroll_vunroll_x_in_c1_eni67_386_386_rdcnt_b);
        end
    end
    assign redist386_sync_in_aunroll_vunroll_x_in_c1_eni67_386_386_rdcnt_q = redist386_sync_in_aunroll_vunroll_x_in_c1_eni67_386_386_rdcnt_o[9:0];

    // redist386_sync_in_aunroll_vunroll_x_in_c1_eni67_386_386_inputreg0(DELAY,3056)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist386_sync_in_aunroll_vunroll_x_in_c1_eni67_386_386_inputreg0_q <= in_c1_eni67_386;
        end
    end

    // redist386_sync_in_aunroll_vunroll_x_in_c1_eni67_386_386_wraddr(COUNTER,3059)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist386_sync_in_aunroll_vunroll_x_in_c1_eni67_386_386_wraddr_i <= $unsigned(redist386_sync_in_aunroll_vunroll_x_in_c1_eni67_386_386_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist386_sync_in_aunroll_vunroll_x_in_c1_eni67_386_386_wraddr_q = redist386_sync_in_aunroll_vunroll_x_in_c1_eni67_386_386_wraddr_i[8:0];

    // redist386_sync_in_aunroll_vunroll_x_in_c1_eni67_386_386_mem(DUALMEM,3058)
    assign redist386_sync_in_aunroll_vunroll_x_in_c1_eni67_386_386_mem_ia = redist386_sync_in_aunroll_vunroll_x_in_c1_eni67_386_386_inputreg0_q;
    assign redist386_sync_in_aunroll_vunroll_x_in_c1_eni67_386_386_mem_aa = redist386_sync_in_aunroll_vunroll_x_in_c1_eni67_386_386_wraddr_q;
    assign redist386_sync_in_aunroll_vunroll_x_in_c1_eni67_386_386_mem_ab = redist386_sync_in_aunroll_vunroll_x_in_c1_eni67_386_386_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist386_sync_in_aunroll_vunroll_x_in_c1_eni67_386_386_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist386_sync_in_aunroll_vunroll_x_in_c1_eni67_386_386_mem_aa),
        .data_a(redist386_sync_in_aunroll_vunroll_x_in_c1_eni67_386_386_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist386_sync_in_aunroll_vunroll_x_in_c1_eni67_386_386_mem_ab),
        .q_b(redist386_sync_in_aunroll_vunroll_x_in_c1_eni67_386_386_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist386_sync_in_aunroll_vunroll_x_in_c1_eni67_386_386_mem_q = redist386_sync_in_aunroll_vunroll_x_in_c1_eni67_386_386_mem_iq[31:0];

    // redist386_sync_in_aunroll_vunroll_x_in_c1_eni67_386_386_outputreg0(DELAY,3057)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist386_sync_in_aunroll_vunroll_x_in_c1_eni67_386_386_outputreg0_q <= redist386_sync_in_aunroll_vunroll_x_in_c1_eni67_386_386_mem_q;
        end
    end

    // redist129_sync_in_aunroll_vunroll_x_in_c1_eni67_130_386_rdcnt(ADD,1546)
    assign redist129_sync_in_aunroll_vunroll_x_in_c1_eni67_130_386_rdcnt_a = {1'b0, redist129_sync_in_aunroll_vunroll_x_in_c1_eni67_130_386_wraddr_q};
    assign redist129_sync_in_aunroll_vunroll_x_in_c1_eni67_130_386_rdcnt_b = {1'b0, redist129_sync_in_aunroll_vunroll_x_in_c1_eni67_130_386_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist129_sync_in_aunroll_vunroll_x_in_c1_eni67_130_386_rdcnt_o <= $unsigned(redist129_sync_in_aunroll_vunroll_x_in_c1_eni67_130_386_rdcnt_a) + $unsigned(redist129_sync_in_aunroll_vunroll_x_in_c1_eni67_130_386_rdcnt_b);
        end
    end
    assign redist129_sync_in_aunroll_vunroll_x_in_c1_eni67_130_386_rdcnt_q = redist129_sync_in_aunroll_vunroll_x_in_c1_eni67_130_386_rdcnt_o[9:0];

    // redist129_sync_in_aunroll_vunroll_x_in_c1_eni67_130_386_inputreg0(DELAY,1541)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist129_sync_in_aunroll_vunroll_x_in_c1_eni67_130_386_inputreg0_q <= in_c1_eni67_130;
        end
    end

    // redist129_sync_in_aunroll_vunroll_x_in_c1_eni67_130_386_wraddr(COUNTER,1544)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist129_sync_in_aunroll_vunroll_x_in_c1_eni67_130_386_wraddr_i <= $unsigned(redist129_sync_in_aunroll_vunroll_x_in_c1_eni67_130_386_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist129_sync_in_aunroll_vunroll_x_in_c1_eni67_130_386_wraddr_q = redist129_sync_in_aunroll_vunroll_x_in_c1_eni67_130_386_wraddr_i[8:0];

    // redist129_sync_in_aunroll_vunroll_x_in_c1_eni67_130_386_mem(DUALMEM,1543)
    assign redist129_sync_in_aunroll_vunroll_x_in_c1_eni67_130_386_mem_ia = redist129_sync_in_aunroll_vunroll_x_in_c1_eni67_130_386_inputreg0_q;
    assign redist129_sync_in_aunroll_vunroll_x_in_c1_eni67_130_386_mem_aa = redist129_sync_in_aunroll_vunroll_x_in_c1_eni67_130_386_wraddr_q;
    assign redist129_sync_in_aunroll_vunroll_x_in_c1_eni67_130_386_mem_ab = redist129_sync_in_aunroll_vunroll_x_in_c1_eni67_130_386_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist129_sync_in_aunroll_vunroll_x_in_c1_eni67_130_386_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist129_sync_in_aunroll_vunroll_x_in_c1_eni67_130_386_mem_aa),
        .data_a(redist129_sync_in_aunroll_vunroll_x_in_c1_eni67_130_386_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist129_sync_in_aunroll_vunroll_x_in_c1_eni67_130_386_mem_ab),
        .q_b(redist129_sync_in_aunroll_vunroll_x_in_c1_eni67_130_386_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist129_sync_in_aunroll_vunroll_x_in_c1_eni67_130_386_mem_q = redist129_sync_in_aunroll_vunroll_x_in_c1_eni67_130_386_mem_iq[31:0];

    // redist129_sync_in_aunroll_vunroll_x_in_c1_eni67_130_386_outputreg0(DELAY,1542)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist129_sync_in_aunroll_vunroll_x_in_c1_eni67_130_386_outputreg0_q <= redist129_sync_in_aunroll_vunroll_x_in_c1_eni67_130_386_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod433_cnn2096_dspb_native_dot_product_vunroll_x(BLACKBOX,71)@1477
    // in in_0@1478
    // in in_1@1478
    // in in_scalarProductPortChainin@1478
    // out out_primWireOut@1483
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000063Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod433_cnn2096_dspb_native_dot_product_vunroll_x (
        .in_0(redist129_sync_in_aunroll_vunroll_x_in_c1_eni67_130_386_outputreg0_q),
        .in_1(redist386_sync_in_aunroll_vunroll_x_in_c1_eni67_386_386_outputreg0_q),
        .in_2(redist128_sync_in_aunroll_vunroll_x_in_c1_eni67_129_385_outputreg0_q),
        .in_3(redist385_sync_in_aunroll_vunroll_x_in_c1_eni67_385_385_outputreg0_q),
        .in_scalarProductPortChainin(redist579_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod428_cnn2089_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod433_cnn2096_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist578_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod433_cnn2096_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,719)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist578_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod433_cnn2096_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod433_cnn2096_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist130_sync_in_aunroll_vunroll_x_in_c1_eni67_131_391_offset(CONSTANT,1551)
    assign redist130_sync_in_aunroll_vunroll_x_in_c1_eni67_131_391_offset_q = 9'b001111110;

    // redist387_sync_in_aunroll_vunroll_x_in_c1_eni67_387_391_rdcnt(ADD,3067)
    assign redist387_sync_in_aunroll_vunroll_x_in_c1_eni67_387_391_rdcnt_a = {1'b0, redist387_sync_in_aunroll_vunroll_x_in_c1_eni67_387_391_wraddr_q};
    assign redist387_sync_in_aunroll_vunroll_x_in_c1_eni67_387_391_rdcnt_b = {1'b0, redist130_sync_in_aunroll_vunroll_x_in_c1_eni67_131_391_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist387_sync_in_aunroll_vunroll_x_in_c1_eni67_387_391_rdcnt_o <= $unsigned(redist387_sync_in_aunroll_vunroll_x_in_c1_eni67_387_391_rdcnt_a) + $unsigned(redist387_sync_in_aunroll_vunroll_x_in_c1_eni67_387_391_rdcnt_b);
        end
    end
    assign redist387_sync_in_aunroll_vunroll_x_in_c1_eni67_387_391_rdcnt_q = redist387_sync_in_aunroll_vunroll_x_in_c1_eni67_387_391_rdcnt_o[9:0];

    // redist387_sync_in_aunroll_vunroll_x_in_c1_eni67_387_391_inputreg0(DELAY,3062)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist387_sync_in_aunroll_vunroll_x_in_c1_eni67_387_391_inputreg0_q <= in_c1_eni67_387;
        end
    end

    // redist387_sync_in_aunroll_vunroll_x_in_c1_eni67_387_391_wraddr(COUNTER,3065)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist387_sync_in_aunroll_vunroll_x_in_c1_eni67_387_391_wraddr_i <= $unsigned(redist387_sync_in_aunroll_vunroll_x_in_c1_eni67_387_391_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist387_sync_in_aunroll_vunroll_x_in_c1_eni67_387_391_wraddr_q = redist387_sync_in_aunroll_vunroll_x_in_c1_eni67_387_391_wraddr_i[8:0];

    // redist387_sync_in_aunroll_vunroll_x_in_c1_eni67_387_391_mem(DUALMEM,3064)
    assign redist387_sync_in_aunroll_vunroll_x_in_c1_eni67_387_391_mem_ia = redist387_sync_in_aunroll_vunroll_x_in_c1_eni67_387_391_inputreg0_q;
    assign redist387_sync_in_aunroll_vunroll_x_in_c1_eni67_387_391_mem_aa = redist387_sync_in_aunroll_vunroll_x_in_c1_eni67_387_391_wraddr_q;
    assign redist387_sync_in_aunroll_vunroll_x_in_c1_eni67_387_391_mem_ab = redist387_sync_in_aunroll_vunroll_x_in_c1_eni67_387_391_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist387_sync_in_aunroll_vunroll_x_in_c1_eni67_387_391_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist387_sync_in_aunroll_vunroll_x_in_c1_eni67_387_391_mem_aa),
        .data_a(redist387_sync_in_aunroll_vunroll_x_in_c1_eni67_387_391_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist387_sync_in_aunroll_vunroll_x_in_c1_eni67_387_391_mem_ab),
        .q_b(redist387_sync_in_aunroll_vunroll_x_in_c1_eni67_387_391_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist387_sync_in_aunroll_vunroll_x_in_c1_eni67_387_391_mem_q = redist387_sync_in_aunroll_vunroll_x_in_c1_eni67_387_391_mem_iq[31:0];

    // redist387_sync_in_aunroll_vunroll_x_in_c1_eni67_387_391_outputreg0(DELAY,3063)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist387_sync_in_aunroll_vunroll_x_in_c1_eni67_387_391_outputreg0_q <= redist387_sync_in_aunroll_vunroll_x_in_c1_eni67_387_391_mem_q;
        end
    end

    // redist130_sync_in_aunroll_vunroll_x_in_c1_eni67_131_391_rdcnt(ADD,1552)
    assign redist130_sync_in_aunroll_vunroll_x_in_c1_eni67_131_391_rdcnt_a = {1'b0, redist130_sync_in_aunroll_vunroll_x_in_c1_eni67_131_391_wraddr_q};
    assign redist130_sync_in_aunroll_vunroll_x_in_c1_eni67_131_391_rdcnt_b = {1'b0, redist130_sync_in_aunroll_vunroll_x_in_c1_eni67_131_391_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist130_sync_in_aunroll_vunroll_x_in_c1_eni67_131_391_rdcnt_o <= $unsigned(redist130_sync_in_aunroll_vunroll_x_in_c1_eni67_131_391_rdcnt_a) + $unsigned(redist130_sync_in_aunroll_vunroll_x_in_c1_eni67_131_391_rdcnt_b);
        end
    end
    assign redist130_sync_in_aunroll_vunroll_x_in_c1_eni67_131_391_rdcnt_q = redist130_sync_in_aunroll_vunroll_x_in_c1_eni67_131_391_rdcnt_o[9:0];

    // redist130_sync_in_aunroll_vunroll_x_in_c1_eni67_131_391_inputreg0(DELAY,1547)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist130_sync_in_aunroll_vunroll_x_in_c1_eni67_131_391_inputreg0_q <= in_c1_eni67_131;
        end
    end

    // redist130_sync_in_aunroll_vunroll_x_in_c1_eni67_131_391_wraddr(COUNTER,1550)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist130_sync_in_aunroll_vunroll_x_in_c1_eni67_131_391_wraddr_i <= $unsigned(redist130_sync_in_aunroll_vunroll_x_in_c1_eni67_131_391_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist130_sync_in_aunroll_vunroll_x_in_c1_eni67_131_391_wraddr_q = redist130_sync_in_aunroll_vunroll_x_in_c1_eni67_131_391_wraddr_i[8:0];

    // redist130_sync_in_aunroll_vunroll_x_in_c1_eni67_131_391_mem(DUALMEM,1549)
    assign redist130_sync_in_aunroll_vunroll_x_in_c1_eni67_131_391_mem_ia = redist130_sync_in_aunroll_vunroll_x_in_c1_eni67_131_391_inputreg0_q;
    assign redist130_sync_in_aunroll_vunroll_x_in_c1_eni67_131_391_mem_aa = redist130_sync_in_aunroll_vunroll_x_in_c1_eni67_131_391_wraddr_q;
    assign redist130_sync_in_aunroll_vunroll_x_in_c1_eni67_131_391_mem_ab = redist130_sync_in_aunroll_vunroll_x_in_c1_eni67_131_391_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist130_sync_in_aunroll_vunroll_x_in_c1_eni67_131_391_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist130_sync_in_aunroll_vunroll_x_in_c1_eni67_131_391_mem_aa),
        .data_a(redist130_sync_in_aunroll_vunroll_x_in_c1_eni67_131_391_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist130_sync_in_aunroll_vunroll_x_in_c1_eni67_131_391_mem_ab),
        .q_b(redist130_sync_in_aunroll_vunroll_x_in_c1_eni67_131_391_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist130_sync_in_aunroll_vunroll_x_in_c1_eni67_131_391_mem_q = redist130_sync_in_aunroll_vunroll_x_in_c1_eni67_131_391_mem_iq[31:0];

    // redist130_sync_in_aunroll_vunroll_x_in_c1_eni67_131_391_outputreg0(DELAY,1548)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist130_sync_in_aunroll_vunroll_x_in_c1_eni67_131_391_outputreg0_q <= redist130_sync_in_aunroll_vunroll_x_in_c1_eni67_131_391_mem_q;
        end
    end

    // redist131_sync_in_aunroll_vunroll_x_in_c1_eni67_132_392_offset(CONSTANT,1557)
    assign redist131_sync_in_aunroll_vunroll_x_in_c1_eni67_132_392_offset_q = 9'b001111101;

    // redist388_sync_in_aunroll_vunroll_x_in_c1_eni67_388_392_rdcnt(ADD,3073)
    assign redist388_sync_in_aunroll_vunroll_x_in_c1_eni67_388_392_rdcnt_a = {1'b0, redist388_sync_in_aunroll_vunroll_x_in_c1_eni67_388_392_wraddr_q};
    assign redist388_sync_in_aunroll_vunroll_x_in_c1_eni67_388_392_rdcnt_b = {1'b0, redist131_sync_in_aunroll_vunroll_x_in_c1_eni67_132_392_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist388_sync_in_aunroll_vunroll_x_in_c1_eni67_388_392_rdcnt_o <= $unsigned(redist388_sync_in_aunroll_vunroll_x_in_c1_eni67_388_392_rdcnt_a) + $unsigned(redist388_sync_in_aunroll_vunroll_x_in_c1_eni67_388_392_rdcnt_b);
        end
    end
    assign redist388_sync_in_aunroll_vunroll_x_in_c1_eni67_388_392_rdcnt_q = redist388_sync_in_aunroll_vunroll_x_in_c1_eni67_388_392_rdcnt_o[9:0];

    // redist388_sync_in_aunroll_vunroll_x_in_c1_eni67_388_392_inputreg0(DELAY,3068)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist388_sync_in_aunroll_vunroll_x_in_c1_eni67_388_392_inputreg0_q <= in_c1_eni67_388;
        end
    end

    // redist388_sync_in_aunroll_vunroll_x_in_c1_eni67_388_392_wraddr(COUNTER,3071)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist388_sync_in_aunroll_vunroll_x_in_c1_eni67_388_392_wraddr_i <= $unsigned(redist388_sync_in_aunroll_vunroll_x_in_c1_eni67_388_392_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist388_sync_in_aunroll_vunroll_x_in_c1_eni67_388_392_wraddr_q = redist388_sync_in_aunroll_vunroll_x_in_c1_eni67_388_392_wraddr_i[8:0];

    // redist388_sync_in_aunroll_vunroll_x_in_c1_eni67_388_392_mem(DUALMEM,3070)
    assign redist388_sync_in_aunroll_vunroll_x_in_c1_eni67_388_392_mem_ia = redist388_sync_in_aunroll_vunroll_x_in_c1_eni67_388_392_inputreg0_q;
    assign redist388_sync_in_aunroll_vunroll_x_in_c1_eni67_388_392_mem_aa = redist388_sync_in_aunroll_vunroll_x_in_c1_eni67_388_392_wraddr_q;
    assign redist388_sync_in_aunroll_vunroll_x_in_c1_eni67_388_392_mem_ab = redist388_sync_in_aunroll_vunroll_x_in_c1_eni67_388_392_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist388_sync_in_aunroll_vunroll_x_in_c1_eni67_388_392_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist388_sync_in_aunroll_vunroll_x_in_c1_eni67_388_392_mem_aa),
        .data_a(redist388_sync_in_aunroll_vunroll_x_in_c1_eni67_388_392_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist388_sync_in_aunroll_vunroll_x_in_c1_eni67_388_392_mem_ab),
        .q_b(redist388_sync_in_aunroll_vunroll_x_in_c1_eni67_388_392_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist388_sync_in_aunroll_vunroll_x_in_c1_eni67_388_392_mem_q = redist388_sync_in_aunroll_vunroll_x_in_c1_eni67_388_392_mem_iq[31:0];

    // redist388_sync_in_aunroll_vunroll_x_in_c1_eni67_388_392_outputreg0(DELAY,3069)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist388_sync_in_aunroll_vunroll_x_in_c1_eni67_388_392_outputreg0_q <= redist388_sync_in_aunroll_vunroll_x_in_c1_eni67_388_392_mem_q;
        end
    end

    // redist131_sync_in_aunroll_vunroll_x_in_c1_eni67_132_392_rdcnt(ADD,1558)
    assign redist131_sync_in_aunroll_vunroll_x_in_c1_eni67_132_392_rdcnt_a = {1'b0, redist131_sync_in_aunroll_vunroll_x_in_c1_eni67_132_392_wraddr_q};
    assign redist131_sync_in_aunroll_vunroll_x_in_c1_eni67_132_392_rdcnt_b = {1'b0, redist131_sync_in_aunroll_vunroll_x_in_c1_eni67_132_392_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist131_sync_in_aunroll_vunroll_x_in_c1_eni67_132_392_rdcnt_o <= $unsigned(redist131_sync_in_aunroll_vunroll_x_in_c1_eni67_132_392_rdcnt_a) + $unsigned(redist131_sync_in_aunroll_vunroll_x_in_c1_eni67_132_392_rdcnt_b);
        end
    end
    assign redist131_sync_in_aunroll_vunroll_x_in_c1_eni67_132_392_rdcnt_q = redist131_sync_in_aunroll_vunroll_x_in_c1_eni67_132_392_rdcnt_o[9:0];

    // redist131_sync_in_aunroll_vunroll_x_in_c1_eni67_132_392_inputreg0(DELAY,1553)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist131_sync_in_aunroll_vunroll_x_in_c1_eni67_132_392_inputreg0_q <= in_c1_eni67_132;
        end
    end

    // redist131_sync_in_aunroll_vunroll_x_in_c1_eni67_132_392_wraddr(COUNTER,1556)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist131_sync_in_aunroll_vunroll_x_in_c1_eni67_132_392_wraddr_i <= $unsigned(redist131_sync_in_aunroll_vunroll_x_in_c1_eni67_132_392_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist131_sync_in_aunroll_vunroll_x_in_c1_eni67_132_392_wraddr_q = redist131_sync_in_aunroll_vunroll_x_in_c1_eni67_132_392_wraddr_i[8:0];

    // redist131_sync_in_aunroll_vunroll_x_in_c1_eni67_132_392_mem(DUALMEM,1555)
    assign redist131_sync_in_aunroll_vunroll_x_in_c1_eni67_132_392_mem_ia = redist131_sync_in_aunroll_vunroll_x_in_c1_eni67_132_392_inputreg0_q;
    assign redist131_sync_in_aunroll_vunroll_x_in_c1_eni67_132_392_mem_aa = redist131_sync_in_aunroll_vunroll_x_in_c1_eni67_132_392_wraddr_q;
    assign redist131_sync_in_aunroll_vunroll_x_in_c1_eni67_132_392_mem_ab = redist131_sync_in_aunroll_vunroll_x_in_c1_eni67_132_392_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist131_sync_in_aunroll_vunroll_x_in_c1_eni67_132_392_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist131_sync_in_aunroll_vunroll_x_in_c1_eni67_132_392_mem_aa),
        .data_a(redist131_sync_in_aunroll_vunroll_x_in_c1_eni67_132_392_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist131_sync_in_aunroll_vunroll_x_in_c1_eni67_132_392_mem_ab),
        .q_b(redist131_sync_in_aunroll_vunroll_x_in_c1_eni67_132_392_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist131_sync_in_aunroll_vunroll_x_in_c1_eni67_132_392_mem_q = redist131_sync_in_aunroll_vunroll_x_in_c1_eni67_132_392_mem_iq[31:0];

    // redist131_sync_in_aunroll_vunroll_x_in_c1_eni67_132_392_outputreg0(DELAY,1554)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist131_sync_in_aunroll_vunroll_x_in_c1_eni67_132_392_outputreg0_q <= redist131_sync_in_aunroll_vunroll_x_in_c1_eni67_132_392_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod438_cnn2102_dspb_native_dot_product_vunroll_x(BLACKBOX,72)@1483
    // in in_0@1484
    // in in_1@1484
    // in in_scalarProductPortChainin@1484
    // out out_primWireOut@1489
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000064Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod438_cnn2102_dspb_native_dot_product_vunroll_x (
        .in_0(redist131_sync_in_aunroll_vunroll_x_in_c1_eni67_132_392_outputreg0_q),
        .in_1(redist388_sync_in_aunroll_vunroll_x_in_c1_eni67_388_392_outputreg0_q),
        .in_2(redist130_sync_in_aunroll_vunroll_x_in_c1_eni67_131_391_outputreg0_q),
        .in_3(redist387_sync_in_aunroll_vunroll_x_in_c1_eni67_387_391_outputreg0_q),
        .in_scalarProductPortChainin(redist578_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod433_cnn2096_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod438_cnn2102_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist577_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod438_cnn2102_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,718)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist577_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod438_cnn2102_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod438_cnn2102_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist132_sync_in_aunroll_vunroll_x_in_c1_eni67_133_397_offset(CONSTANT,1563)
    assign redist132_sync_in_aunroll_vunroll_x_in_c1_eni67_133_397_offset_q = 9'b001111000;

    // redist389_sync_in_aunroll_vunroll_x_in_c1_eni67_389_397_rdcnt(ADD,3079)
    assign redist389_sync_in_aunroll_vunroll_x_in_c1_eni67_389_397_rdcnt_a = {1'b0, redist389_sync_in_aunroll_vunroll_x_in_c1_eni67_389_397_wraddr_q};
    assign redist389_sync_in_aunroll_vunroll_x_in_c1_eni67_389_397_rdcnt_b = {1'b0, redist132_sync_in_aunroll_vunroll_x_in_c1_eni67_133_397_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist389_sync_in_aunroll_vunroll_x_in_c1_eni67_389_397_rdcnt_o <= $unsigned(redist389_sync_in_aunroll_vunroll_x_in_c1_eni67_389_397_rdcnt_a) + $unsigned(redist389_sync_in_aunroll_vunroll_x_in_c1_eni67_389_397_rdcnt_b);
        end
    end
    assign redist389_sync_in_aunroll_vunroll_x_in_c1_eni67_389_397_rdcnt_q = redist389_sync_in_aunroll_vunroll_x_in_c1_eni67_389_397_rdcnt_o[9:0];

    // redist389_sync_in_aunroll_vunroll_x_in_c1_eni67_389_397_inputreg0(DELAY,3074)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist389_sync_in_aunroll_vunroll_x_in_c1_eni67_389_397_inputreg0_q <= in_c1_eni67_389;
        end
    end

    // redist389_sync_in_aunroll_vunroll_x_in_c1_eni67_389_397_wraddr(COUNTER,3077)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist389_sync_in_aunroll_vunroll_x_in_c1_eni67_389_397_wraddr_i <= $unsigned(redist389_sync_in_aunroll_vunroll_x_in_c1_eni67_389_397_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist389_sync_in_aunroll_vunroll_x_in_c1_eni67_389_397_wraddr_q = redist389_sync_in_aunroll_vunroll_x_in_c1_eni67_389_397_wraddr_i[8:0];

    // redist389_sync_in_aunroll_vunroll_x_in_c1_eni67_389_397_mem(DUALMEM,3076)
    assign redist389_sync_in_aunroll_vunroll_x_in_c1_eni67_389_397_mem_ia = redist389_sync_in_aunroll_vunroll_x_in_c1_eni67_389_397_inputreg0_q;
    assign redist389_sync_in_aunroll_vunroll_x_in_c1_eni67_389_397_mem_aa = redist389_sync_in_aunroll_vunroll_x_in_c1_eni67_389_397_wraddr_q;
    assign redist389_sync_in_aunroll_vunroll_x_in_c1_eni67_389_397_mem_ab = redist389_sync_in_aunroll_vunroll_x_in_c1_eni67_389_397_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist389_sync_in_aunroll_vunroll_x_in_c1_eni67_389_397_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist389_sync_in_aunroll_vunroll_x_in_c1_eni67_389_397_mem_aa),
        .data_a(redist389_sync_in_aunroll_vunroll_x_in_c1_eni67_389_397_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist389_sync_in_aunroll_vunroll_x_in_c1_eni67_389_397_mem_ab),
        .q_b(redist389_sync_in_aunroll_vunroll_x_in_c1_eni67_389_397_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist389_sync_in_aunroll_vunroll_x_in_c1_eni67_389_397_mem_q = redist389_sync_in_aunroll_vunroll_x_in_c1_eni67_389_397_mem_iq[31:0];

    // redist389_sync_in_aunroll_vunroll_x_in_c1_eni67_389_397_outputreg0(DELAY,3075)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist389_sync_in_aunroll_vunroll_x_in_c1_eni67_389_397_outputreg0_q <= redist389_sync_in_aunroll_vunroll_x_in_c1_eni67_389_397_mem_q;
        end
    end

    // redist132_sync_in_aunroll_vunroll_x_in_c1_eni67_133_397_rdcnt(ADD,1564)
    assign redist132_sync_in_aunroll_vunroll_x_in_c1_eni67_133_397_rdcnt_a = {1'b0, redist132_sync_in_aunroll_vunroll_x_in_c1_eni67_133_397_wraddr_q};
    assign redist132_sync_in_aunroll_vunroll_x_in_c1_eni67_133_397_rdcnt_b = {1'b0, redist132_sync_in_aunroll_vunroll_x_in_c1_eni67_133_397_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist132_sync_in_aunroll_vunroll_x_in_c1_eni67_133_397_rdcnt_o <= $unsigned(redist132_sync_in_aunroll_vunroll_x_in_c1_eni67_133_397_rdcnt_a) + $unsigned(redist132_sync_in_aunroll_vunroll_x_in_c1_eni67_133_397_rdcnt_b);
        end
    end
    assign redist132_sync_in_aunroll_vunroll_x_in_c1_eni67_133_397_rdcnt_q = redist132_sync_in_aunroll_vunroll_x_in_c1_eni67_133_397_rdcnt_o[9:0];

    // redist132_sync_in_aunroll_vunroll_x_in_c1_eni67_133_397_inputreg0(DELAY,1559)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist132_sync_in_aunroll_vunroll_x_in_c1_eni67_133_397_inputreg0_q <= in_c1_eni67_133;
        end
    end

    // redist132_sync_in_aunroll_vunroll_x_in_c1_eni67_133_397_wraddr(COUNTER,1562)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist132_sync_in_aunroll_vunroll_x_in_c1_eni67_133_397_wraddr_i <= $unsigned(redist132_sync_in_aunroll_vunroll_x_in_c1_eni67_133_397_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist132_sync_in_aunroll_vunroll_x_in_c1_eni67_133_397_wraddr_q = redist132_sync_in_aunroll_vunroll_x_in_c1_eni67_133_397_wraddr_i[8:0];

    // redist132_sync_in_aunroll_vunroll_x_in_c1_eni67_133_397_mem(DUALMEM,1561)
    assign redist132_sync_in_aunroll_vunroll_x_in_c1_eni67_133_397_mem_ia = redist132_sync_in_aunroll_vunroll_x_in_c1_eni67_133_397_inputreg0_q;
    assign redist132_sync_in_aunroll_vunroll_x_in_c1_eni67_133_397_mem_aa = redist132_sync_in_aunroll_vunroll_x_in_c1_eni67_133_397_wraddr_q;
    assign redist132_sync_in_aunroll_vunroll_x_in_c1_eni67_133_397_mem_ab = redist132_sync_in_aunroll_vunroll_x_in_c1_eni67_133_397_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist132_sync_in_aunroll_vunroll_x_in_c1_eni67_133_397_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist132_sync_in_aunroll_vunroll_x_in_c1_eni67_133_397_mem_aa),
        .data_a(redist132_sync_in_aunroll_vunroll_x_in_c1_eni67_133_397_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist132_sync_in_aunroll_vunroll_x_in_c1_eni67_133_397_mem_ab),
        .q_b(redist132_sync_in_aunroll_vunroll_x_in_c1_eni67_133_397_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist132_sync_in_aunroll_vunroll_x_in_c1_eni67_133_397_mem_q = redist132_sync_in_aunroll_vunroll_x_in_c1_eni67_133_397_mem_iq[31:0];

    // redist132_sync_in_aunroll_vunroll_x_in_c1_eni67_133_397_outputreg0(DELAY,1560)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist132_sync_in_aunroll_vunroll_x_in_c1_eni67_133_397_outputreg0_q <= redist132_sync_in_aunroll_vunroll_x_in_c1_eni67_133_397_mem_q;
        end
    end

    // redist133_sync_in_aunroll_vunroll_x_in_c1_eni67_134_398_offset(CONSTANT,1569)
    assign redist133_sync_in_aunroll_vunroll_x_in_c1_eni67_134_398_offset_q = 9'b001110111;

    // redist390_sync_in_aunroll_vunroll_x_in_c1_eni67_390_398_rdcnt(ADD,3085)
    assign redist390_sync_in_aunroll_vunroll_x_in_c1_eni67_390_398_rdcnt_a = {1'b0, redist390_sync_in_aunroll_vunroll_x_in_c1_eni67_390_398_wraddr_q};
    assign redist390_sync_in_aunroll_vunroll_x_in_c1_eni67_390_398_rdcnt_b = {1'b0, redist133_sync_in_aunroll_vunroll_x_in_c1_eni67_134_398_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist390_sync_in_aunroll_vunroll_x_in_c1_eni67_390_398_rdcnt_o <= $unsigned(redist390_sync_in_aunroll_vunroll_x_in_c1_eni67_390_398_rdcnt_a) + $unsigned(redist390_sync_in_aunroll_vunroll_x_in_c1_eni67_390_398_rdcnt_b);
        end
    end
    assign redist390_sync_in_aunroll_vunroll_x_in_c1_eni67_390_398_rdcnt_q = redist390_sync_in_aunroll_vunroll_x_in_c1_eni67_390_398_rdcnt_o[9:0];

    // redist390_sync_in_aunroll_vunroll_x_in_c1_eni67_390_398_inputreg0(DELAY,3080)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist390_sync_in_aunroll_vunroll_x_in_c1_eni67_390_398_inputreg0_q <= in_c1_eni67_390;
        end
    end

    // redist390_sync_in_aunroll_vunroll_x_in_c1_eni67_390_398_wraddr(COUNTER,3083)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist390_sync_in_aunroll_vunroll_x_in_c1_eni67_390_398_wraddr_i <= $unsigned(redist390_sync_in_aunroll_vunroll_x_in_c1_eni67_390_398_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist390_sync_in_aunroll_vunroll_x_in_c1_eni67_390_398_wraddr_q = redist390_sync_in_aunroll_vunroll_x_in_c1_eni67_390_398_wraddr_i[8:0];

    // redist390_sync_in_aunroll_vunroll_x_in_c1_eni67_390_398_mem(DUALMEM,3082)
    assign redist390_sync_in_aunroll_vunroll_x_in_c1_eni67_390_398_mem_ia = redist390_sync_in_aunroll_vunroll_x_in_c1_eni67_390_398_inputreg0_q;
    assign redist390_sync_in_aunroll_vunroll_x_in_c1_eni67_390_398_mem_aa = redist390_sync_in_aunroll_vunroll_x_in_c1_eni67_390_398_wraddr_q;
    assign redist390_sync_in_aunroll_vunroll_x_in_c1_eni67_390_398_mem_ab = redist390_sync_in_aunroll_vunroll_x_in_c1_eni67_390_398_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist390_sync_in_aunroll_vunroll_x_in_c1_eni67_390_398_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist390_sync_in_aunroll_vunroll_x_in_c1_eni67_390_398_mem_aa),
        .data_a(redist390_sync_in_aunroll_vunroll_x_in_c1_eni67_390_398_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist390_sync_in_aunroll_vunroll_x_in_c1_eni67_390_398_mem_ab),
        .q_b(redist390_sync_in_aunroll_vunroll_x_in_c1_eni67_390_398_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist390_sync_in_aunroll_vunroll_x_in_c1_eni67_390_398_mem_q = redist390_sync_in_aunroll_vunroll_x_in_c1_eni67_390_398_mem_iq[31:0];

    // redist390_sync_in_aunroll_vunroll_x_in_c1_eni67_390_398_outputreg0(DELAY,3081)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist390_sync_in_aunroll_vunroll_x_in_c1_eni67_390_398_outputreg0_q <= redist390_sync_in_aunroll_vunroll_x_in_c1_eni67_390_398_mem_q;
        end
    end

    // redist133_sync_in_aunroll_vunroll_x_in_c1_eni67_134_398_rdcnt(ADD,1570)
    assign redist133_sync_in_aunroll_vunroll_x_in_c1_eni67_134_398_rdcnt_a = {1'b0, redist133_sync_in_aunroll_vunroll_x_in_c1_eni67_134_398_wraddr_q};
    assign redist133_sync_in_aunroll_vunroll_x_in_c1_eni67_134_398_rdcnt_b = {1'b0, redist133_sync_in_aunroll_vunroll_x_in_c1_eni67_134_398_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist133_sync_in_aunroll_vunroll_x_in_c1_eni67_134_398_rdcnt_o <= $unsigned(redist133_sync_in_aunroll_vunroll_x_in_c1_eni67_134_398_rdcnt_a) + $unsigned(redist133_sync_in_aunroll_vunroll_x_in_c1_eni67_134_398_rdcnt_b);
        end
    end
    assign redist133_sync_in_aunroll_vunroll_x_in_c1_eni67_134_398_rdcnt_q = redist133_sync_in_aunroll_vunroll_x_in_c1_eni67_134_398_rdcnt_o[9:0];

    // redist133_sync_in_aunroll_vunroll_x_in_c1_eni67_134_398_inputreg0(DELAY,1565)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist133_sync_in_aunroll_vunroll_x_in_c1_eni67_134_398_inputreg0_q <= in_c1_eni67_134;
        end
    end

    // redist133_sync_in_aunroll_vunroll_x_in_c1_eni67_134_398_wraddr(COUNTER,1568)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist133_sync_in_aunroll_vunroll_x_in_c1_eni67_134_398_wraddr_i <= $unsigned(redist133_sync_in_aunroll_vunroll_x_in_c1_eni67_134_398_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist133_sync_in_aunroll_vunroll_x_in_c1_eni67_134_398_wraddr_q = redist133_sync_in_aunroll_vunroll_x_in_c1_eni67_134_398_wraddr_i[8:0];

    // redist133_sync_in_aunroll_vunroll_x_in_c1_eni67_134_398_mem(DUALMEM,1567)
    assign redist133_sync_in_aunroll_vunroll_x_in_c1_eni67_134_398_mem_ia = redist133_sync_in_aunroll_vunroll_x_in_c1_eni67_134_398_inputreg0_q;
    assign redist133_sync_in_aunroll_vunroll_x_in_c1_eni67_134_398_mem_aa = redist133_sync_in_aunroll_vunroll_x_in_c1_eni67_134_398_wraddr_q;
    assign redist133_sync_in_aunroll_vunroll_x_in_c1_eni67_134_398_mem_ab = redist133_sync_in_aunroll_vunroll_x_in_c1_eni67_134_398_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist133_sync_in_aunroll_vunroll_x_in_c1_eni67_134_398_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist133_sync_in_aunroll_vunroll_x_in_c1_eni67_134_398_mem_aa),
        .data_a(redist133_sync_in_aunroll_vunroll_x_in_c1_eni67_134_398_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist133_sync_in_aunroll_vunroll_x_in_c1_eni67_134_398_mem_ab),
        .q_b(redist133_sync_in_aunroll_vunroll_x_in_c1_eni67_134_398_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist133_sync_in_aunroll_vunroll_x_in_c1_eni67_134_398_mem_q = redist133_sync_in_aunroll_vunroll_x_in_c1_eni67_134_398_mem_iq[31:0];

    // redist133_sync_in_aunroll_vunroll_x_in_c1_eni67_134_398_outputreg0(DELAY,1566)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist133_sync_in_aunroll_vunroll_x_in_c1_eni67_134_398_outputreg0_q <= redist133_sync_in_aunroll_vunroll_x_in_c1_eni67_134_398_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod443_cnn2109_dspb_native_dot_product_vunroll_x(BLACKBOX,73)@1489
    // in in_0@1490
    // in in_1@1490
    // in in_scalarProductPortChainin@1490
    // out out_primWireOut@1495
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000065Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod443_cnn2109_dspb_native_dot_product_vunroll_x (
        .in_0(redist133_sync_in_aunroll_vunroll_x_in_c1_eni67_134_398_outputreg0_q),
        .in_1(redist390_sync_in_aunroll_vunroll_x_in_c1_eni67_390_398_outputreg0_q),
        .in_2(redist132_sync_in_aunroll_vunroll_x_in_c1_eni67_133_397_outputreg0_q),
        .in_3(redist389_sync_in_aunroll_vunroll_x_in_c1_eni67_389_397_outputreg0_q),
        .in_scalarProductPortChainin(redist577_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod438_cnn2102_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod443_cnn2109_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist576_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod443_cnn2109_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,717)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist576_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod443_cnn2109_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod443_cnn2109_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist134_sync_in_aunroll_vunroll_x_in_c1_eni67_135_403_offset(CONSTANT,1575)
    assign redist134_sync_in_aunroll_vunroll_x_in_c1_eni67_135_403_offset_q = 9'b001110010;

    // redist391_sync_in_aunroll_vunroll_x_in_c1_eni67_391_403_rdcnt(ADD,3091)
    assign redist391_sync_in_aunroll_vunroll_x_in_c1_eni67_391_403_rdcnt_a = {1'b0, redist391_sync_in_aunroll_vunroll_x_in_c1_eni67_391_403_wraddr_q};
    assign redist391_sync_in_aunroll_vunroll_x_in_c1_eni67_391_403_rdcnt_b = {1'b0, redist134_sync_in_aunroll_vunroll_x_in_c1_eni67_135_403_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist391_sync_in_aunroll_vunroll_x_in_c1_eni67_391_403_rdcnt_o <= $unsigned(redist391_sync_in_aunroll_vunroll_x_in_c1_eni67_391_403_rdcnt_a) + $unsigned(redist391_sync_in_aunroll_vunroll_x_in_c1_eni67_391_403_rdcnt_b);
        end
    end
    assign redist391_sync_in_aunroll_vunroll_x_in_c1_eni67_391_403_rdcnt_q = redist391_sync_in_aunroll_vunroll_x_in_c1_eni67_391_403_rdcnt_o[9:0];

    // redist391_sync_in_aunroll_vunroll_x_in_c1_eni67_391_403_inputreg0(DELAY,3086)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist391_sync_in_aunroll_vunroll_x_in_c1_eni67_391_403_inputreg0_q <= in_c1_eni67_391;
        end
    end

    // redist391_sync_in_aunroll_vunroll_x_in_c1_eni67_391_403_wraddr(COUNTER,3089)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist391_sync_in_aunroll_vunroll_x_in_c1_eni67_391_403_wraddr_i <= $unsigned(redist391_sync_in_aunroll_vunroll_x_in_c1_eni67_391_403_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist391_sync_in_aunroll_vunroll_x_in_c1_eni67_391_403_wraddr_q = redist391_sync_in_aunroll_vunroll_x_in_c1_eni67_391_403_wraddr_i[8:0];

    // redist391_sync_in_aunroll_vunroll_x_in_c1_eni67_391_403_mem(DUALMEM,3088)
    assign redist391_sync_in_aunroll_vunroll_x_in_c1_eni67_391_403_mem_ia = redist391_sync_in_aunroll_vunroll_x_in_c1_eni67_391_403_inputreg0_q;
    assign redist391_sync_in_aunroll_vunroll_x_in_c1_eni67_391_403_mem_aa = redist391_sync_in_aunroll_vunroll_x_in_c1_eni67_391_403_wraddr_q;
    assign redist391_sync_in_aunroll_vunroll_x_in_c1_eni67_391_403_mem_ab = redist391_sync_in_aunroll_vunroll_x_in_c1_eni67_391_403_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist391_sync_in_aunroll_vunroll_x_in_c1_eni67_391_403_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist391_sync_in_aunroll_vunroll_x_in_c1_eni67_391_403_mem_aa),
        .data_a(redist391_sync_in_aunroll_vunroll_x_in_c1_eni67_391_403_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist391_sync_in_aunroll_vunroll_x_in_c1_eni67_391_403_mem_ab),
        .q_b(redist391_sync_in_aunroll_vunroll_x_in_c1_eni67_391_403_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist391_sync_in_aunroll_vunroll_x_in_c1_eni67_391_403_mem_q = redist391_sync_in_aunroll_vunroll_x_in_c1_eni67_391_403_mem_iq[31:0];

    // redist391_sync_in_aunroll_vunroll_x_in_c1_eni67_391_403_outputreg0(DELAY,3087)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist391_sync_in_aunroll_vunroll_x_in_c1_eni67_391_403_outputreg0_q <= redist391_sync_in_aunroll_vunroll_x_in_c1_eni67_391_403_mem_q;
        end
    end

    // redist134_sync_in_aunroll_vunroll_x_in_c1_eni67_135_403_rdcnt(ADD,1576)
    assign redist134_sync_in_aunroll_vunroll_x_in_c1_eni67_135_403_rdcnt_a = {1'b0, redist134_sync_in_aunroll_vunroll_x_in_c1_eni67_135_403_wraddr_q};
    assign redist134_sync_in_aunroll_vunroll_x_in_c1_eni67_135_403_rdcnt_b = {1'b0, redist134_sync_in_aunroll_vunroll_x_in_c1_eni67_135_403_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist134_sync_in_aunroll_vunroll_x_in_c1_eni67_135_403_rdcnt_o <= $unsigned(redist134_sync_in_aunroll_vunroll_x_in_c1_eni67_135_403_rdcnt_a) + $unsigned(redist134_sync_in_aunroll_vunroll_x_in_c1_eni67_135_403_rdcnt_b);
        end
    end
    assign redist134_sync_in_aunroll_vunroll_x_in_c1_eni67_135_403_rdcnt_q = redist134_sync_in_aunroll_vunroll_x_in_c1_eni67_135_403_rdcnt_o[9:0];

    // redist134_sync_in_aunroll_vunroll_x_in_c1_eni67_135_403_inputreg0(DELAY,1571)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist134_sync_in_aunroll_vunroll_x_in_c1_eni67_135_403_inputreg0_q <= in_c1_eni67_135;
        end
    end

    // redist134_sync_in_aunroll_vunroll_x_in_c1_eni67_135_403_wraddr(COUNTER,1574)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist134_sync_in_aunroll_vunroll_x_in_c1_eni67_135_403_wraddr_i <= $unsigned(redist134_sync_in_aunroll_vunroll_x_in_c1_eni67_135_403_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist134_sync_in_aunroll_vunroll_x_in_c1_eni67_135_403_wraddr_q = redist134_sync_in_aunroll_vunroll_x_in_c1_eni67_135_403_wraddr_i[8:0];

    // redist134_sync_in_aunroll_vunroll_x_in_c1_eni67_135_403_mem(DUALMEM,1573)
    assign redist134_sync_in_aunroll_vunroll_x_in_c1_eni67_135_403_mem_ia = redist134_sync_in_aunroll_vunroll_x_in_c1_eni67_135_403_inputreg0_q;
    assign redist134_sync_in_aunroll_vunroll_x_in_c1_eni67_135_403_mem_aa = redist134_sync_in_aunroll_vunroll_x_in_c1_eni67_135_403_wraddr_q;
    assign redist134_sync_in_aunroll_vunroll_x_in_c1_eni67_135_403_mem_ab = redist134_sync_in_aunroll_vunroll_x_in_c1_eni67_135_403_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist134_sync_in_aunroll_vunroll_x_in_c1_eni67_135_403_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist134_sync_in_aunroll_vunroll_x_in_c1_eni67_135_403_mem_aa),
        .data_a(redist134_sync_in_aunroll_vunroll_x_in_c1_eni67_135_403_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist134_sync_in_aunroll_vunroll_x_in_c1_eni67_135_403_mem_ab),
        .q_b(redist134_sync_in_aunroll_vunroll_x_in_c1_eni67_135_403_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist134_sync_in_aunroll_vunroll_x_in_c1_eni67_135_403_mem_q = redist134_sync_in_aunroll_vunroll_x_in_c1_eni67_135_403_mem_iq[31:0];

    // redist134_sync_in_aunroll_vunroll_x_in_c1_eni67_135_403_outputreg0(DELAY,1572)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist134_sync_in_aunroll_vunroll_x_in_c1_eni67_135_403_outputreg0_q <= redist134_sync_in_aunroll_vunroll_x_in_c1_eni67_135_403_mem_q;
        end
    end

    // redist135_sync_in_aunroll_vunroll_x_in_c1_eni67_136_404_offset(CONSTANT,1581)
    assign redist135_sync_in_aunroll_vunroll_x_in_c1_eni67_136_404_offset_q = 9'b001110001;

    // redist392_sync_in_aunroll_vunroll_x_in_c1_eni67_392_404_rdcnt(ADD,3097)
    assign redist392_sync_in_aunroll_vunroll_x_in_c1_eni67_392_404_rdcnt_a = {1'b0, redist392_sync_in_aunroll_vunroll_x_in_c1_eni67_392_404_wraddr_q};
    assign redist392_sync_in_aunroll_vunroll_x_in_c1_eni67_392_404_rdcnt_b = {1'b0, redist135_sync_in_aunroll_vunroll_x_in_c1_eni67_136_404_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist392_sync_in_aunroll_vunroll_x_in_c1_eni67_392_404_rdcnt_o <= $unsigned(redist392_sync_in_aunroll_vunroll_x_in_c1_eni67_392_404_rdcnt_a) + $unsigned(redist392_sync_in_aunroll_vunroll_x_in_c1_eni67_392_404_rdcnt_b);
        end
    end
    assign redist392_sync_in_aunroll_vunroll_x_in_c1_eni67_392_404_rdcnt_q = redist392_sync_in_aunroll_vunroll_x_in_c1_eni67_392_404_rdcnt_o[9:0];

    // redist392_sync_in_aunroll_vunroll_x_in_c1_eni67_392_404_inputreg0(DELAY,3092)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist392_sync_in_aunroll_vunroll_x_in_c1_eni67_392_404_inputreg0_q <= in_c1_eni67_392;
        end
    end

    // redist392_sync_in_aunroll_vunroll_x_in_c1_eni67_392_404_wraddr(COUNTER,3095)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist392_sync_in_aunroll_vunroll_x_in_c1_eni67_392_404_wraddr_i <= $unsigned(redist392_sync_in_aunroll_vunroll_x_in_c1_eni67_392_404_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist392_sync_in_aunroll_vunroll_x_in_c1_eni67_392_404_wraddr_q = redist392_sync_in_aunroll_vunroll_x_in_c1_eni67_392_404_wraddr_i[8:0];

    // redist392_sync_in_aunroll_vunroll_x_in_c1_eni67_392_404_mem(DUALMEM,3094)
    assign redist392_sync_in_aunroll_vunroll_x_in_c1_eni67_392_404_mem_ia = redist392_sync_in_aunroll_vunroll_x_in_c1_eni67_392_404_inputreg0_q;
    assign redist392_sync_in_aunroll_vunroll_x_in_c1_eni67_392_404_mem_aa = redist392_sync_in_aunroll_vunroll_x_in_c1_eni67_392_404_wraddr_q;
    assign redist392_sync_in_aunroll_vunroll_x_in_c1_eni67_392_404_mem_ab = redist392_sync_in_aunroll_vunroll_x_in_c1_eni67_392_404_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist392_sync_in_aunroll_vunroll_x_in_c1_eni67_392_404_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist392_sync_in_aunroll_vunroll_x_in_c1_eni67_392_404_mem_aa),
        .data_a(redist392_sync_in_aunroll_vunroll_x_in_c1_eni67_392_404_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist392_sync_in_aunroll_vunroll_x_in_c1_eni67_392_404_mem_ab),
        .q_b(redist392_sync_in_aunroll_vunroll_x_in_c1_eni67_392_404_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist392_sync_in_aunroll_vunroll_x_in_c1_eni67_392_404_mem_q = redist392_sync_in_aunroll_vunroll_x_in_c1_eni67_392_404_mem_iq[31:0];

    // redist392_sync_in_aunroll_vunroll_x_in_c1_eni67_392_404_outputreg0(DELAY,3093)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist392_sync_in_aunroll_vunroll_x_in_c1_eni67_392_404_outputreg0_q <= redist392_sync_in_aunroll_vunroll_x_in_c1_eni67_392_404_mem_q;
        end
    end

    // redist135_sync_in_aunroll_vunroll_x_in_c1_eni67_136_404_rdcnt(ADD,1582)
    assign redist135_sync_in_aunroll_vunroll_x_in_c1_eni67_136_404_rdcnt_a = {1'b0, redist135_sync_in_aunroll_vunroll_x_in_c1_eni67_136_404_wraddr_q};
    assign redist135_sync_in_aunroll_vunroll_x_in_c1_eni67_136_404_rdcnt_b = {1'b0, redist135_sync_in_aunroll_vunroll_x_in_c1_eni67_136_404_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist135_sync_in_aunroll_vunroll_x_in_c1_eni67_136_404_rdcnt_o <= $unsigned(redist135_sync_in_aunroll_vunroll_x_in_c1_eni67_136_404_rdcnt_a) + $unsigned(redist135_sync_in_aunroll_vunroll_x_in_c1_eni67_136_404_rdcnt_b);
        end
    end
    assign redist135_sync_in_aunroll_vunroll_x_in_c1_eni67_136_404_rdcnt_q = redist135_sync_in_aunroll_vunroll_x_in_c1_eni67_136_404_rdcnt_o[9:0];

    // redist135_sync_in_aunroll_vunroll_x_in_c1_eni67_136_404_inputreg0(DELAY,1577)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist135_sync_in_aunroll_vunroll_x_in_c1_eni67_136_404_inputreg0_q <= in_c1_eni67_136;
        end
    end

    // redist135_sync_in_aunroll_vunroll_x_in_c1_eni67_136_404_wraddr(COUNTER,1580)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist135_sync_in_aunroll_vunroll_x_in_c1_eni67_136_404_wraddr_i <= $unsigned(redist135_sync_in_aunroll_vunroll_x_in_c1_eni67_136_404_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist135_sync_in_aunroll_vunroll_x_in_c1_eni67_136_404_wraddr_q = redist135_sync_in_aunroll_vunroll_x_in_c1_eni67_136_404_wraddr_i[8:0];

    // redist135_sync_in_aunroll_vunroll_x_in_c1_eni67_136_404_mem(DUALMEM,1579)
    assign redist135_sync_in_aunroll_vunroll_x_in_c1_eni67_136_404_mem_ia = redist135_sync_in_aunroll_vunroll_x_in_c1_eni67_136_404_inputreg0_q;
    assign redist135_sync_in_aunroll_vunroll_x_in_c1_eni67_136_404_mem_aa = redist135_sync_in_aunroll_vunroll_x_in_c1_eni67_136_404_wraddr_q;
    assign redist135_sync_in_aunroll_vunroll_x_in_c1_eni67_136_404_mem_ab = redist135_sync_in_aunroll_vunroll_x_in_c1_eni67_136_404_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist135_sync_in_aunroll_vunroll_x_in_c1_eni67_136_404_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist135_sync_in_aunroll_vunroll_x_in_c1_eni67_136_404_mem_aa),
        .data_a(redist135_sync_in_aunroll_vunroll_x_in_c1_eni67_136_404_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist135_sync_in_aunroll_vunroll_x_in_c1_eni67_136_404_mem_ab),
        .q_b(redist135_sync_in_aunroll_vunroll_x_in_c1_eni67_136_404_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist135_sync_in_aunroll_vunroll_x_in_c1_eni67_136_404_mem_q = redist135_sync_in_aunroll_vunroll_x_in_c1_eni67_136_404_mem_iq[31:0];

    // redist135_sync_in_aunroll_vunroll_x_in_c1_eni67_136_404_outputreg0(DELAY,1578)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist135_sync_in_aunroll_vunroll_x_in_c1_eni67_136_404_outputreg0_q <= redist135_sync_in_aunroll_vunroll_x_in_c1_eni67_136_404_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod448_cnn2115_dspb_native_dot_product_vunroll_x(BLACKBOX,74)@1495
    // in in_0@1496
    // in in_1@1496
    // in in_scalarProductPortChainin@1496
    // out out_primWireOut@1501
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000066Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod448_cnn2115_dspb_native_dot_product_vunroll_x (
        .in_0(redist135_sync_in_aunroll_vunroll_x_in_c1_eni67_136_404_outputreg0_q),
        .in_1(redist392_sync_in_aunroll_vunroll_x_in_c1_eni67_392_404_outputreg0_q),
        .in_2(redist134_sync_in_aunroll_vunroll_x_in_c1_eni67_135_403_outputreg0_q),
        .in_3(redist391_sync_in_aunroll_vunroll_x_in_c1_eni67_391_403_outputreg0_q),
        .in_scalarProductPortChainin(redist576_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod443_cnn2109_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod448_cnn2115_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist575_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod448_cnn2115_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,716)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist575_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod448_cnn2115_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod448_cnn2115_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist136_sync_in_aunroll_vunroll_x_in_c1_eni67_137_409_offset(CONSTANT,1587)
    assign redist136_sync_in_aunroll_vunroll_x_in_c1_eni67_137_409_offset_q = 9'b001101100;

    // redist393_sync_in_aunroll_vunroll_x_in_c1_eni67_393_409_rdcnt(ADD,3103)
    assign redist393_sync_in_aunroll_vunroll_x_in_c1_eni67_393_409_rdcnt_a = {1'b0, redist393_sync_in_aunroll_vunroll_x_in_c1_eni67_393_409_wraddr_q};
    assign redist393_sync_in_aunroll_vunroll_x_in_c1_eni67_393_409_rdcnt_b = {1'b0, redist136_sync_in_aunroll_vunroll_x_in_c1_eni67_137_409_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist393_sync_in_aunroll_vunroll_x_in_c1_eni67_393_409_rdcnt_o <= $unsigned(redist393_sync_in_aunroll_vunroll_x_in_c1_eni67_393_409_rdcnt_a) + $unsigned(redist393_sync_in_aunroll_vunroll_x_in_c1_eni67_393_409_rdcnt_b);
        end
    end
    assign redist393_sync_in_aunroll_vunroll_x_in_c1_eni67_393_409_rdcnt_q = redist393_sync_in_aunroll_vunroll_x_in_c1_eni67_393_409_rdcnt_o[9:0];

    // redist393_sync_in_aunroll_vunroll_x_in_c1_eni67_393_409_inputreg0(DELAY,3098)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist393_sync_in_aunroll_vunroll_x_in_c1_eni67_393_409_inputreg0_q <= in_c1_eni67_393;
        end
    end

    // redist393_sync_in_aunroll_vunroll_x_in_c1_eni67_393_409_wraddr(COUNTER,3101)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist393_sync_in_aunroll_vunroll_x_in_c1_eni67_393_409_wraddr_i <= $unsigned(redist393_sync_in_aunroll_vunroll_x_in_c1_eni67_393_409_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist393_sync_in_aunroll_vunroll_x_in_c1_eni67_393_409_wraddr_q = redist393_sync_in_aunroll_vunroll_x_in_c1_eni67_393_409_wraddr_i[8:0];

    // redist393_sync_in_aunroll_vunroll_x_in_c1_eni67_393_409_mem(DUALMEM,3100)
    assign redist393_sync_in_aunroll_vunroll_x_in_c1_eni67_393_409_mem_ia = redist393_sync_in_aunroll_vunroll_x_in_c1_eni67_393_409_inputreg0_q;
    assign redist393_sync_in_aunroll_vunroll_x_in_c1_eni67_393_409_mem_aa = redist393_sync_in_aunroll_vunroll_x_in_c1_eni67_393_409_wraddr_q;
    assign redist393_sync_in_aunroll_vunroll_x_in_c1_eni67_393_409_mem_ab = redist393_sync_in_aunroll_vunroll_x_in_c1_eni67_393_409_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist393_sync_in_aunroll_vunroll_x_in_c1_eni67_393_409_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist393_sync_in_aunroll_vunroll_x_in_c1_eni67_393_409_mem_aa),
        .data_a(redist393_sync_in_aunroll_vunroll_x_in_c1_eni67_393_409_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist393_sync_in_aunroll_vunroll_x_in_c1_eni67_393_409_mem_ab),
        .q_b(redist393_sync_in_aunroll_vunroll_x_in_c1_eni67_393_409_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist393_sync_in_aunroll_vunroll_x_in_c1_eni67_393_409_mem_q = redist393_sync_in_aunroll_vunroll_x_in_c1_eni67_393_409_mem_iq[31:0];

    // redist393_sync_in_aunroll_vunroll_x_in_c1_eni67_393_409_outputreg0(DELAY,3099)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist393_sync_in_aunroll_vunroll_x_in_c1_eni67_393_409_outputreg0_q <= redist393_sync_in_aunroll_vunroll_x_in_c1_eni67_393_409_mem_q;
        end
    end

    // redist136_sync_in_aunroll_vunroll_x_in_c1_eni67_137_409_rdcnt(ADD,1588)
    assign redist136_sync_in_aunroll_vunroll_x_in_c1_eni67_137_409_rdcnt_a = {1'b0, redist136_sync_in_aunroll_vunroll_x_in_c1_eni67_137_409_wraddr_q};
    assign redist136_sync_in_aunroll_vunroll_x_in_c1_eni67_137_409_rdcnt_b = {1'b0, redist136_sync_in_aunroll_vunroll_x_in_c1_eni67_137_409_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist136_sync_in_aunroll_vunroll_x_in_c1_eni67_137_409_rdcnt_o <= $unsigned(redist136_sync_in_aunroll_vunroll_x_in_c1_eni67_137_409_rdcnt_a) + $unsigned(redist136_sync_in_aunroll_vunroll_x_in_c1_eni67_137_409_rdcnt_b);
        end
    end
    assign redist136_sync_in_aunroll_vunroll_x_in_c1_eni67_137_409_rdcnt_q = redist136_sync_in_aunroll_vunroll_x_in_c1_eni67_137_409_rdcnt_o[9:0];

    // redist136_sync_in_aunroll_vunroll_x_in_c1_eni67_137_409_inputreg0(DELAY,1583)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist136_sync_in_aunroll_vunroll_x_in_c1_eni67_137_409_inputreg0_q <= in_c1_eni67_137;
        end
    end

    // redist136_sync_in_aunroll_vunroll_x_in_c1_eni67_137_409_wraddr(COUNTER,1586)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist136_sync_in_aunroll_vunroll_x_in_c1_eni67_137_409_wraddr_i <= $unsigned(redist136_sync_in_aunroll_vunroll_x_in_c1_eni67_137_409_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist136_sync_in_aunroll_vunroll_x_in_c1_eni67_137_409_wraddr_q = redist136_sync_in_aunroll_vunroll_x_in_c1_eni67_137_409_wraddr_i[8:0];

    // redist136_sync_in_aunroll_vunroll_x_in_c1_eni67_137_409_mem(DUALMEM,1585)
    assign redist136_sync_in_aunroll_vunroll_x_in_c1_eni67_137_409_mem_ia = redist136_sync_in_aunroll_vunroll_x_in_c1_eni67_137_409_inputreg0_q;
    assign redist136_sync_in_aunroll_vunroll_x_in_c1_eni67_137_409_mem_aa = redist136_sync_in_aunroll_vunroll_x_in_c1_eni67_137_409_wraddr_q;
    assign redist136_sync_in_aunroll_vunroll_x_in_c1_eni67_137_409_mem_ab = redist136_sync_in_aunroll_vunroll_x_in_c1_eni67_137_409_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist136_sync_in_aunroll_vunroll_x_in_c1_eni67_137_409_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist136_sync_in_aunroll_vunroll_x_in_c1_eni67_137_409_mem_aa),
        .data_a(redist136_sync_in_aunroll_vunroll_x_in_c1_eni67_137_409_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist136_sync_in_aunroll_vunroll_x_in_c1_eni67_137_409_mem_ab),
        .q_b(redist136_sync_in_aunroll_vunroll_x_in_c1_eni67_137_409_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist136_sync_in_aunroll_vunroll_x_in_c1_eni67_137_409_mem_q = redist136_sync_in_aunroll_vunroll_x_in_c1_eni67_137_409_mem_iq[31:0];

    // redist136_sync_in_aunroll_vunroll_x_in_c1_eni67_137_409_outputreg0(DELAY,1584)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist136_sync_in_aunroll_vunroll_x_in_c1_eni67_137_409_outputreg0_q <= redist136_sync_in_aunroll_vunroll_x_in_c1_eni67_137_409_mem_q;
        end
    end

    // redist137_sync_in_aunroll_vunroll_x_in_c1_eni67_138_410_offset(CONSTANT,1593)
    assign redist137_sync_in_aunroll_vunroll_x_in_c1_eni67_138_410_offset_q = 9'b001101011;

    // redist394_sync_in_aunroll_vunroll_x_in_c1_eni67_394_410_rdcnt(ADD,3109)
    assign redist394_sync_in_aunroll_vunroll_x_in_c1_eni67_394_410_rdcnt_a = {1'b0, redist394_sync_in_aunroll_vunroll_x_in_c1_eni67_394_410_wraddr_q};
    assign redist394_sync_in_aunroll_vunroll_x_in_c1_eni67_394_410_rdcnt_b = {1'b0, redist137_sync_in_aunroll_vunroll_x_in_c1_eni67_138_410_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist394_sync_in_aunroll_vunroll_x_in_c1_eni67_394_410_rdcnt_o <= $unsigned(redist394_sync_in_aunroll_vunroll_x_in_c1_eni67_394_410_rdcnt_a) + $unsigned(redist394_sync_in_aunroll_vunroll_x_in_c1_eni67_394_410_rdcnt_b);
        end
    end
    assign redist394_sync_in_aunroll_vunroll_x_in_c1_eni67_394_410_rdcnt_q = redist394_sync_in_aunroll_vunroll_x_in_c1_eni67_394_410_rdcnt_o[9:0];

    // redist394_sync_in_aunroll_vunroll_x_in_c1_eni67_394_410_inputreg0(DELAY,3104)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist394_sync_in_aunroll_vunroll_x_in_c1_eni67_394_410_inputreg0_q <= in_c1_eni67_394;
        end
    end

    // redist394_sync_in_aunroll_vunroll_x_in_c1_eni67_394_410_wraddr(COUNTER,3107)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist394_sync_in_aunroll_vunroll_x_in_c1_eni67_394_410_wraddr_i <= $unsigned(redist394_sync_in_aunroll_vunroll_x_in_c1_eni67_394_410_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist394_sync_in_aunroll_vunroll_x_in_c1_eni67_394_410_wraddr_q = redist394_sync_in_aunroll_vunroll_x_in_c1_eni67_394_410_wraddr_i[8:0];

    // redist394_sync_in_aunroll_vunroll_x_in_c1_eni67_394_410_mem(DUALMEM,3106)
    assign redist394_sync_in_aunroll_vunroll_x_in_c1_eni67_394_410_mem_ia = redist394_sync_in_aunroll_vunroll_x_in_c1_eni67_394_410_inputreg0_q;
    assign redist394_sync_in_aunroll_vunroll_x_in_c1_eni67_394_410_mem_aa = redist394_sync_in_aunroll_vunroll_x_in_c1_eni67_394_410_wraddr_q;
    assign redist394_sync_in_aunroll_vunroll_x_in_c1_eni67_394_410_mem_ab = redist394_sync_in_aunroll_vunroll_x_in_c1_eni67_394_410_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist394_sync_in_aunroll_vunroll_x_in_c1_eni67_394_410_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist394_sync_in_aunroll_vunroll_x_in_c1_eni67_394_410_mem_aa),
        .data_a(redist394_sync_in_aunroll_vunroll_x_in_c1_eni67_394_410_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist394_sync_in_aunroll_vunroll_x_in_c1_eni67_394_410_mem_ab),
        .q_b(redist394_sync_in_aunroll_vunroll_x_in_c1_eni67_394_410_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist394_sync_in_aunroll_vunroll_x_in_c1_eni67_394_410_mem_q = redist394_sync_in_aunroll_vunroll_x_in_c1_eni67_394_410_mem_iq[31:0];

    // redist394_sync_in_aunroll_vunroll_x_in_c1_eni67_394_410_outputreg0(DELAY,3105)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist394_sync_in_aunroll_vunroll_x_in_c1_eni67_394_410_outputreg0_q <= redist394_sync_in_aunroll_vunroll_x_in_c1_eni67_394_410_mem_q;
        end
    end

    // redist137_sync_in_aunroll_vunroll_x_in_c1_eni67_138_410_rdcnt(ADD,1594)
    assign redist137_sync_in_aunroll_vunroll_x_in_c1_eni67_138_410_rdcnt_a = {1'b0, redist137_sync_in_aunroll_vunroll_x_in_c1_eni67_138_410_wraddr_q};
    assign redist137_sync_in_aunroll_vunroll_x_in_c1_eni67_138_410_rdcnt_b = {1'b0, redist137_sync_in_aunroll_vunroll_x_in_c1_eni67_138_410_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist137_sync_in_aunroll_vunroll_x_in_c1_eni67_138_410_rdcnt_o <= $unsigned(redist137_sync_in_aunroll_vunroll_x_in_c1_eni67_138_410_rdcnt_a) + $unsigned(redist137_sync_in_aunroll_vunroll_x_in_c1_eni67_138_410_rdcnt_b);
        end
    end
    assign redist137_sync_in_aunroll_vunroll_x_in_c1_eni67_138_410_rdcnt_q = redist137_sync_in_aunroll_vunroll_x_in_c1_eni67_138_410_rdcnt_o[9:0];

    // redist137_sync_in_aunroll_vunroll_x_in_c1_eni67_138_410_inputreg0(DELAY,1589)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist137_sync_in_aunroll_vunroll_x_in_c1_eni67_138_410_inputreg0_q <= in_c1_eni67_138;
        end
    end

    // redist137_sync_in_aunroll_vunroll_x_in_c1_eni67_138_410_wraddr(COUNTER,1592)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist137_sync_in_aunroll_vunroll_x_in_c1_eni67_138_410_wraddr_i <= $unsigned(redist137_sync_in_aunroll_vunroll_x_in_c1_eni67_138_410_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist137_sync_in_aunroll_vunroll_x_in_c1_eni67_138_410_wraddr_q = redist137_sync_in_aunroll_vunroll_x_in_c1_eni67_138_410_wraddr_i[8:0];

    // redist137_sync_in_aunroll_vunroll_x_in_c1_eni67_138_410_mem(DUALMEM,1591)
    assign redist137_sync_in_aunroll_vunroll_x_in_c1_eni67_138_410_mem_ia = redist137_sync_in_aunroll_vunroll_x_in_c1_eni67_138_410_inputreg0_q;
    assign redist137_sync_in_aunroll_vunroll_x_in_c1_eni67_138_410_mem_aa = redist137_sync_in_aunroll_vunroll_x_in_c1_eni67_138_410_wraddr_q;
    assign redist137_sync_in_aunroll_vunroll_x_in_c1_eni67_138_410_mem_ab = redist137_sync_in_aunroll_vunroll_x_in_c1_eni67_138_410_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist137_sync_in_aunroll_vunroll_x_in_c1_eni67_138_410_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist137_sync_in_aunroll_vunroll_x_in_c1_eni67_138_410_mem_aa),
        .data_a(redist137_sync_in_aunroll_vunroll_x_in_c1_eni67_138_410_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist137_sync_in_aunroll_vunroll_x_in_c1_eni67_138_410_mem_ab),
        .q_b(redist137_sync_in_aunroll_vunroll_x_in_c1_eni67_138_410_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist137_sync_in_aunroll_vunroll_x_in_c1_eni67_138_410_mem_q = redist137_sync_in_aunroll_vunroll_x_in_c1_eni67_138_410_mem_iq[31:0];

    // redist137_sync_in_aunroll_vunroll_x_in_c1_eni67_138_410_outputreg0(DELAY,1590)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist137_sync_in_aunroll_vunroll_x_in_c1_eni67_138_410_outputreg0_q <= redist137_sync_in_aunroll_vunroll_x_in_c1_eni67_138_410_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod453_cnn2122_dspb_native_dot_product_vunroll_x(BLACKBOX,75)@1501
    // in in_0@1502
    // in in_1@1502
    // in in_scalarProductPortChainin@1502
    // out out_primWireOut@1507
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000067Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod453_cnn2122_dspb_native_dot_product_vunroll_x (
        .in_0(redist137_sync_in_aunroll_vunroll_x_in_c1_eni67_138_410_outputreg0_q),
        .in_1(redist394_sync_in_aunroll_vunroll_x_in_c1_eni67_394_410_outputreg0_q),
        .in_2(redist136_sync_in_aunroll_vunroll_x_in_c1_eni67_137_409_outputreg0_q),
        .in_3(redist393_sync_in_aunroll_vunroll_x_in_c1_eni67_393_409_outputreg0_q),
        .in_scalarProductPortChainin(redist575_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod448_cnn2115_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod453_cnn2122_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist574_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod453_cnn2122_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,715)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist574_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod453_cnn2122_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod453_cnn2122_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist138_sync_in_aunroll_vunroll_x_in_c1_eni67_139_415_offset(CONSTANT,1599)
    assign redist138_sync_in_aunroll_vunroll_x_in_c1_eni67_139_415_offset_q = 9'b001100110;

    // redist395_sync_in_aunroll_vunroll_x_in_c1_eni67_395_415_rdcnt(ADD,3115)
    assign redist395_sync_in_aunroll_vunroll_x_in_c1_eni67_395_415_rdcnt_a = {1'b0, redist395_sync_in_aunroll_vunroll_x_in_c1_eni67_395_415_wraddr_q};
    assign redist395_sync_in_aunroll_vunroll_x_in_c1_eni67_395_415_rdcnt_b = {1'b0, redist138_sync_in_aunroll_vunroll_x_in_c1_eni67_139_415_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist395_sync_in_aunroll_vunroll_x_in_c1_eni67_395_415_rdcnt_o <= $unsigned(redist395_sync_in_aunroll_vunroll_x_in_c1_eni67_395_415_rdcnt_a) + $unsigned(redist395_sync_in_aunroll_vunroll_x_in_c1_eni67_395_415_rdcnt_b);
        end
    end
    assign redist395_sync_in_aunroll_vunroll_x_in_c1_eni67_395_415_rdcnt_q = redist395_sync_in_aunroll_vunroll_x_in_c1_eni67_395_415_rdcnt_o[9:0];

    // redist395_sync_in_aunroll_vunroll_x_in_c1_eni67_395_415_inputreg0(DELAY,3110)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist395_sync_in_aunroll_vunroll_x_in_c1_eni67_395_415_inputreg0_q <= in_c1_eni67_395;
        end
    end

    // redist395_sync_in_aunroll_vunroll_x_in_c1_eni67_395_415_wraddr(COUNTER,3113)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist395_sync_in_aunroll_vunroll_x_in_c1_eni67_395_415_wraddr_i <= $unsigned(redist395_sync_in_aunroll_vunroll_x_in_c1_eni67_395_415_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist395_sync_in_aunroll_vunroll_x_in_c1_eni67_395_415_wraddr_q = redist395_sync_in_aunroll_vunroll_x_in_c1_eni67_395_415_wraddr_i[8:0];

    // redist395_sync_in_aunroll_vunroll_x_in_c1_eni67_395_415_mem(DUALMEM,3112)
    assign redist395_sync_in_aunroll_vunroll_x_in_c1_eni67_395_415_mem_ia = redist395_sync_in_aunroll_vunroll_x_in_c1_eni67_395_415_inputreg0_q;
    assign redist395_sync_in_aunroll_vunroll_x_in_c1_eni67_395_415_mem_aa = redist395_sync_in_aunroll_vunroll_x_in_c1_eni67_395_415_wraddr_q;
    assign redist395_sync_in_aunroll_vunroll_x_in_c1_eni67_395_415_mem_ab = redist395_sync_in_aunroll_vunroll_x_in_c1_eni67_395_415_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist395_sync_in_aunroll_vunroll_x_in_c1_eni67_395_415_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist395_sync_in_aunroll_vunroll_x_in_c1_eni67_395_415_mem_aa),
        .data_a(redist395_sync_in_aunroll_vunroll_x_in_c1_eni67_395_415_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist395_sync_in_aunroll_vunroll_x_in_c1_eni67_395_415_mem_ab),
        .q_b(redist395_sync_in_aunroll_vunroll_x_in_c1_eni67_395_415_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist395_sync_in_aunroll_vunroll_x_in_c1_eni67_395_415_mem_q = redist395_sync_in_aunroll_vunroll_x_in_c1_eni67_395_415_mem_iq[31:0];

    // redist395_sync_in_aunroll_vunroll_x_in_c1_eni67_395_415_outputreg0(DELAY,3111)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist395_sync_in_aunroll_vunroll_x_in_c1_eni67_395_415_outputreg0_q <= redist395_sync_in_aunroll_vunroll_x_in_c1_eni67_395_415_mem_q;
        end
    end

    // redist138_sync_in_aunroll_vunroll_x_in_c1_eni67_139_415_rdcnt(ADD,1600)
    assign redist138_sync_in_aunroll_vunroll_x_in_c1_eni67_139_415_rdcnt_a = {1'b0, redist138_sync_in_aunroll_vunroll_x_in_c1_eni67_139_415_wraddr_q};
    assign redist138_sync_in_aunroll_vunroll_x_in_c1_eni67_139_415_rdcnt_b = {1'b0, redist138_sync_in_aunroll_vunroll_x_in_c1_eni67_139_415_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist138_sync_in_aunroll_vunroll_x_in_c1_eni67_139_415_rdcnt_o <= $unsigned(redist138_sync_in_aunroll_vunroll_x_in_c1_eni67_139_415_rdcnt_a) + $unsigned(redist138_sync_in_aunroll_vunroll_x_in_c1_eni67_139_415_rdcnt_b);
        end
    end
    assign redist138_sync_in_aunroll_vunroll_x_in_c1_eni67_139_415_rdcnt_q = redist138_sync_in_aunroll_vunroll_x_in_c1_eni67_139_415_rdcnt_o[9:0];

    // redist138_sync_in_aunroll_vunroll_x_in_c1_eni67_139_415_inputreg0(DELAY,1595)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist138_sync_in_aunroll_vunroll_x_in_c1_eni67_139_415_inputreg0_q <= in_c1_eni67_139;
        end
    end

    // redist138_sync_in_aunroll_vunroll_x_in_c1_eni67_139_415_wraddr(COUNTER,1598)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist138_sync_in_aunroll_vunroll_x_in_c1_eni67_139_415_wraddr_i <= $unsigned(redist138_sync_in_aunroll_vunroll_x_in_c1_eni67_139_415_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist138_sync_in_aunroll_vunroll_x_in_c1_eni67_139_415_wraddr_q = redist138_sync_in_aunroll_vunroll_x_in_c1_eni67_139_415_wraddr_i[8:0];

    // redist138_sync_in_aunroll_vunroll_x_in_c1_eni67_139_415_mem(DUALMEM,1597)
    assign redist138_sync_in_aunroll_vunroll_x_in_c1_eni67_139_415_mem_ia = redist138_sync_in_aunroll_vunroll_x_in_c1_eni67_139_415_inputreg0_q;
    assign redist138_sync_in_aunroll_vunroll_x_in_c1_eni67_139_415_mem_aa = redist138_sync_in_aunroll_vunroll_x_in_c1_eni67_139_415_wraddr_q;
    assign redist138_sync_in_aunroll_vunroll_x_in_c1_eni67_139_415_mem_ab = redist138_sync_in_aunroll_vunroll_x_in_c1_eni67_139_415_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist138_sync_in_aunroll_vunroll_x_in_c1_eni67_139_415_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist138_sync_in_aunroll_vunroll_x_in_c1_eni67_139_415_mem_aa),
        .data_a(redist138_sync_in_aunroll_vunroll_x_in_c1_eni67_139_415_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist138_sync_in_aunroll_vunroll_x_in_c1_eni67_139_415_mem_ab),
        .q_b(redist138_sync_in_aunroll_vunroll_x_in_c1_eni67_139_415_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist138_sync_in_aunroll_vunroll_x_in_c1_eni67_139_415_mem_q = redist138_sync_in_aunroll_vunroll_x_in_c1_eni67_139_415_mem_iq[31:0];

    // redist138_sync_in_aunroll_vunroll_x_in_c1_eni67_139_415_outputreg0(DELAY,1596)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist138_sync_in_aunroll_vunroll_x_in_c1_eni67_139_415_outputreg0_q <= redist138_sync_in_aunroll_vunroll_x_in_c1_eni67_139_415_mem_q;
        end
    end

    // redist139_sync_in_aunroll_vunroll_x_in_c1_eni67_140_416_offset(CONSTANT,1605)
    assign redist139_sync_in_aunroll_vunroll_x_in_c1_eni67_140_416_offset_q = 9'b001100101;

    // redist396_sync_in_aunroll_vunroll_x_in_c1_eni67_396_416_rdcnt(ADD,3121)
    assign redist396_sync_in_aunroll_vunroll_x_in_c1_eni67_396_416_rdcnt_a = {1'b0, redist396_sync_in_aunroll_vunroll_x_in_c1_eni67_396_416_wraddr_q};
    assign redist396_sync_in_aunroll_vunroll_x_in_c1_eni67_396_416_rdcnt_b = {1'b0, redist139_sync_in_aunroll_vunroll_x_in_c1_eni67_140_416_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist396_sync_in_aunroll_vunroll_x_in_c1_eni67_396_416_rdcnt_o <= $unsigned(redist396_sync_in_aunroll_vunroll_x_in_c1_eni67_396_416_rdcnt_a) + $unsigned(redist396_sync_in_aunroll_vunroll_x_in_c1_eni67_396_416_rdcnt_b);
        end
    end
    assign redist396_sync_in_aunroll_vunroll_x_in_c1_eni67_396_416_rdcnt_q = redist396_sync_in_aunroll_vunroll_x_in_c1_eni67_396_416_rdcnt_o[9:0];

    // redist396_sync_in_aunroll_vunroll_x_in_c1_eni67_396_416_inputreg0(DELAY,3116)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist396_sync_in_aunroll_vunroll_x_in_c1_eni67_396_416_inputreg0_q <= in_c1_eni67_396;
        end
    end

    // redist396_sync_in_aunroll_vunroll_x_in_c1_eni67_396_416_wraddr(COUNTER,3119)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist396_sync_in_aunroll_vunroll_x_in_c1_eni67_396_416_wraddr_i <= $unsigned(redist396_sync_in_aunroll_vunroll_x_in_c1_eni67_396_416_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist396_sync_in_aunroll_vunroll_x_in_c1_eni67_396_416_wraddr_q = redist396_sync_in_aunroll_vunroll_x_in_c1_eni67_396_416_wraddr_i[8:0];

    // redist396_sync_in_aunroll_vunroll_x_in_c1_eni67_396_416_mem(DUALMEM,3118)
    assign redist396_sync_in_aunroll_vunroll_x_in_c1_eni67_396_416_mem_ia = redist396_sync_in_aunroll_vunroll_x_in_c1_eni67_396_416_inputreg0_q;
    assign redist396_sync_in_aunroll_vunroll_x_in_c1_eni67_396_416_mem_aa = redist396_sync_in_aunroll_vunroll_x_in_c1_eni67_396_416_wraddr_q;
    assign redist396_sync_in_aunroll_vunroll_x_in_c1_eni67_396_416_mem_ab = redist396_sync_in_aunroll_vunroll_x_in_c1_eni67_396_416_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist396_sync_in_aunroll_vunroll_x_in_c1_eni67_396_416_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist396_sync_in_aunroll_vunroll_x_in_c1_eni67_396_416_mem_aa),
        .data_a(redist396_sync_in_aunroll_vunroll_x_in_c1_eni67_396_416_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist396_sync_in_aunroll_vunroll_x_in_c1_eni67_396_416_mem_ab),
        .q_b(redist396_sync_in_aunroll_vunroll_x_in_c1_eni67_396_416_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist396_sync_in_aunroll_vunroll_x_in_c1_eni67_396_416_mem_q = redist396_sync_in_aunroll_vunroll_x_in_c1_eni67_396_416_mem_iq[31:0];

    // redist396_sync_in_aunroll_vunroll_x_in_c1_eni67_396_416_outputreg0(DELAY,3117)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist396_sync_in_aunroll_vunroll_x_in_c1_eni67_396_416_outputreg0_q <= redist396_sync_in_aunroll_vunroll_x_in_c1_eni67_396_416_mem_q;
        end
    end

    // redist139_sync_in_aunroll_vunroll_x_in_c1_eni67_140_416_rdcnt(ADD,1606)
    assign redist139_sync_in_aunroll_vunroll_x_in_c1_eni67_140_416_rdcnt_a = {1'b0, redist139_sync_in_aunroll_vunroll_x_in_c1_eni67_140_416_wraddr_q};
    assign redist139_sync_in_aunroll_vunroll_x_in_c1_eni67_140_416_rdcnt_b = {1'b0, redist139_sync_in_aunroll_vunroll_x_in_c1_eni67_140_416_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist139_sync_in_aunroll_vunroll_x_in_c1_eni67_140_416_rdcnt_o <= $unsigned(redist139_sync_in_aunroll_vunroll_x_in_c1_eni67_140_416_rdcnt_a) + $unsigned(redist139_sync_in_aunroll_vunroll_x_in_c1_eni67_140_416_rdcnt_b);
        end
    end
    assign redist139_sync_in_aunroll_vunroll_x_in_c1_eni67_140_416_rdcnt_q = redist139_sync_in_aunroll_vunroll_x_in_c1_eni67_140_416_rdcnt_o[9:0];

    // redist139_sync_in_aunroll_vunroll_x_in_c1_eni67_140_416_inputreg0(DELAY,1601)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist139_sync_in_aunroll_vunroll_x_in_c1_eni67_140_416_inputreg0_q <= in_c1_eni67_140;
        end
    end

    // redist139_sync_in_aunroll_vunroll_x_in_c1_eni67_140_416_wraddr(COUNTER,1604)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist139_sync_in_aunroll_vunroll_x_in_c1_eni67_140_416_wraddr_i <= $unsigned(redist139_sync_in_aunroll_vunroll_x_in_c1_eni67_140_416_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist139_sync_in_aunroll_vunroll_x_in_c1_eni67_140_416_wraddr_q = redist139_sync_in_aunroll_vunroll_x_in_c1_eni67_140_416_wraddr_i[8:0];

    // redist139_sync_in_aunroll_vunroll_x_in_c1_eni67_140_416_mem(DUALMEM,1603)
    assign redist139_sync_in_aunroll_vunroll_x_in_c1_eni67_140_416_mem_ia = redist139_sync_in_aunroll_vunroll_x_in_c1_eni67_140_416_inputreg0_q;
    assign redist139_sync_in_aunroll_vunroll_x_in_c1_eni67_140_416_mem_aa = redist139_sync_in_aunroll_vunroll_x_in_c1_eni67_140_416_wraddr_q;
    assign redist139_sync_in_aunroll_vunroll_x_in_c1_eni67_140_416_mem_ab = redist139_sync_in_aunroll_vunroll_x_in_c1_eni67_140_416_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist139_sync_in_aunroll_vunroll_x_in_c1_eni67_140_416_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist139_sync_in_aunroll_vunroll_x_in_c1_eni67_140_416_mem_aa),
        .data_a(redist139_sync_in_aunroll_vunroll_x_in_c1_eni67_140_416_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist139_sync_in_aunroll_vunroll_x_in_c1_eni67_140_416_mem_ab),
        .q_b(redist139_sync_in_aunroll_vunroll_x_in_c1_eni67_140_416_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist139_sync_in_aunroll_vunroll_x_in_c1_eni67_140_416_mem_q = redist139_sync_in_aunroll_vunroll_x_in_c1_eni67_140_416_mem_iq[31:0];

    // redist139_sync_in_aunroll_vunroll_x_in_c1_eni67_140_416_outputreg0(DELAY,1602)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist139_sync_in_aunroll_vunroll_x_in_c1_eni67_140_416_outputreg0_q <= redist139_sync_in_aunroll_vunroll_x_in_c1_eni67_140_416_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod458_cnn2128_dspb_native_dot_product_vunroll_x(BLACKBOX,76)@1507
    // in in_0@1508
    // in in_1@1508
    // in in_scalarProductPortChainin@1508
    // out out_primWireOut@1513
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000068Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod458_cnn2128_dspb_native_dot_product_vunroll_x (
        .in_0(redist139_sync_in_aunroll_vunroll_x_in_c1_eni67_140_416_outputreg0_q),
        .in_1(redist396_sync_in_aunroll_vunroll_x_in_c1_eni67_396_416_outputreg0_q),
        .in_2(redist138_sync_in_aunroll_vunroll_x_in_c1_eni67_139_415_outputreg0_q),
        .in_3(redist395_sync_in_aunroll_vunroll_x_in_c1_eni67_395_415_outputreg0_q),
        .in_scalarProductPortChainin(redist574_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod453_cnn2122_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod458_cnn2128_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist573_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod458_cnn2128_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,714)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist573_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod458_cnn2128_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod458_cnn2128_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist140_sync_in_aunroll_vunroll_x_in_c1_eni67_141_421_offset(CONSTANT,1611)
    assign redist140_sync_in_aunroll_vunroll_x_in_c1_eni67_141_421_offset_q = 9'b001100000;

    // redist397_sync_in_aunroll_vunroll_x_in_c1_eni67_397_421_rdcnt(ADD,3127)
    assign redist397_sync_in_aunroll_vunroll_x_in_c1_eni67_397_421_rdcnt_a = {1'b0, redist397_sync_in_aunroll_vunroll_x_in_c1_eni67_397_421_wraddr_q};
    assign redist397_sync_in_aunroll_vunroll_x_in_c1_eni67_397_421_rdcnt_b = {1'b0, redist140_sync_in_aunroll_vunroll_x_in_c1_eni67_141_421_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist397_sync_in_aunroll_vunroll_x_in_c1_eni67_397_421_rdcnt_o <= $unsigned(redist397_sync_in_aunroll_vunroll_x_in_c1_eni67_397_421_rdcnt_a) + $unsigned(redist397_sync_in_aunroll_vunroll_x_in_c1_eni67_397_421_rdcnt_b);
        end
    end
    assign redist397_sync_in_aunroll_vunroll_x_in_c1_eni67_397_421_rdcnt_q = redist397_sync_in_aunroll_vunroll_x_in_c1_eni67_397_421_rdcnt_o[9:0];

    // redist397_sync_in_aunroll_vunroll_x_in_c1_eni67_397_421_inputreg0(DELAY,3122)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist397_sync_in_aunroll_vunroll_x_in_c1_eni67_397_421_inputreg0_q <= in_c1_eni67_397;
        end
    end

    // redist397_sync_in_aunroll_vunroll_x_in_c1_eni67_397_421_wraddr(COUNTER,3125)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist397_sync_in_aunroll_vunroll_x_in_c1_eni67_397_421_wraddr_i <= $unsigned(redist397_sync_in_aunroll_vunroll_x_in_c1_eni67_397_421_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist397_sync_in_aunroll_vunroll_x_in_c1_eni67_397_421_wraddr_q = redist397_sync_in_aunroll_vunroll_x_in_c1_eni67_397_421_wraddr_i[8:0];

    // redist397_sync_in_aunroll_vunroll_x_in_c1_eni67_397_421_mem(DUALMEM,3124)
    assign redist397_sync_in_aunroll_vunroll_x_in_c1_eni67_397_421_mem_ia = redist397_sync_in_aunroll_vunroll_x_in_c1_eni67_397_421_inputreg0_q;
    assign redist397_sync_in_aunroll_vunroll_x_in_c1_eni67_397_421_mem_aa = redist397_sync_in_aunroll_vunroll_x_in_c1_eni67_397_421_wraddr_q;
    assign redist397_sync_in_aunroll_vunroll_x_in_c1_eni67_397_421_mem_ab = redist397_sync_in_aunroll_vunroll_x_in_c1_eni67_397_421_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist397_sync_in_aunroll_vunroll_x_in_c1_eni67_397_421_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist397_sync_in_aunroll_vunroll_x_in_c1_eni67_397_421_mem_aa),
        .data_a(redist397_sync_in_aunroll_vunroll_x_in_c1_eni67_397_421_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist397_sync_in_aunroll_vunroll_x_in_c1_eni67_397_421_mem_ab),
        .q_b(redist397_sync_in_aunroll_vunroll_x_in_c1_eni67_397_421_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist397_sync_in_aunroll_vunroll_x_in_c1_eni67_397_421_mem_q = redist397_sync_in_aunroll_vunroll_x_in_c1_eni67_397_421_mem_iq[31:0];

    // redist397_sync_in_aunroll_vunroll_x_in_c1_eni67_397_421_outputreg0(DELAY,3123)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist397_sync_in_aunroll_vunroll_x_in_c1_eni67_397_421_outputreg0_q <= redist397_sync_in_aunroll_vunroll_x_in_c1_eni67_397_421_mem_q;
        end
    end

    // redist140_sync_in_aunroll_vunroll_x_in_c1_eni67_141_421_rdcnt(ADD,1612)
    assign redist140_sync_in_aunroll_vunroll_x_in_c1_eni67_141_421_rdcnt_a = {1'b0, redist140_sync_in_aunroll_vunroll_x_in_c1_eni67_141_421_wraddr_q};
    assign redist140_sync_in_aunroll_vunroll_x_in_c1_eni67_141_421_rdcnt_b = {1'b0, redist140_sync_in_aunroll_vunroll_x_in_c1_eni67_141_421_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist140_sync_in_aunroll_vunroll_x_in_c1_eni67_141_421_rdcnt_o <= $unsigned(redist140_sync_in_aunroll_vunroll_x_in_c1_eni67_141_421_rdcnt_a) + $unsigned(redist140_sync_in_aunroll_vunroll_x_in_c1_eni67_141_421_rdcnt_b);
        end
    end
    assign redist140_sync_in_aunroll_vunroll_x_in_c1_eni67_141_421_rdcnt_q = redist140_sync_in_aunroll_vunroll_x_in_c1_eni67_141_421_rdcnt_o[9:0];

    // redist140_sync_in_aunroll_vunroll_x_in_c1_eni67_141_421_inputreg0(DELAY,1607)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist140_sync_in_aunroll_vunroll_x_in_c1_eni67_141_421_inputreg0_q <= in_c1_eni67_141;
        end
    end

    // redist140_sync_in_aunroll_vunroll_x_in_c1_eni67_141_421_wraddr(COUNTER,1610)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist140_sync_in_aunroll_vunroll_x_in_c1_eni67_141_421_wraddr_i <= $unsigned(redist140_sync_in_aunroll_vunroll_x_in_c1_eni67_141_421_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist140_sync_in_aunroll_vunroll_x_in_c1_eni67_141_421_wraddr_q = redist140_sync_in_aunroll_vunroll_x_in_c1_eni67_141_421_wraddr_i[8:0];

    // redist140_sync_in_aunroll_vunroll_x_in_c1_eni67_141_421_mem(DUALMEM,1609)
    assign redist140_sync_in_aunroll_vunroll_x_in_c1_eni67_141_421_mem_ia = redist140_sync_in_aunroll_vunroll_x_in_c1_eni67_141_421_inputreg0_q;
    assign redist140_sync_in_aunroll_vunroll_x_in_c1_eni67_141_421_mem_aa = redist140_sync_in_aunroll_vunroll_x_in_c1_eni67_141_421_wraddr_q;
    assign redist140_sync_in_aunroll_vunroll_x_in_c1_eni67_141_421_mem_ab = redist140_sync_in_aunroll_vunroll_x_in_c1_eni67_141_421_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist140_sync_in_aunroll_vunroll_x_in_c1_eni67_141_421_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist140_sync_in_aunroll_vunroll_x_in_c1_eni67_141_421_mem_aa),
        .data_a(redist140_sync_in_aunroll_vunroll_x_in_c1_eni67_141_421_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist140_sync_in_aunroll_vunroll_x_in_c1_eni67_141_421_mem_ab),
        .q_b(redist140_sync_in_aunroll_vunroll_x_in_c1_eni67_141_421_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist140_sync_in_aunroll_vunroll_x_in_c1_eni67_141_421_mem_q = redist140_sync_in_aunroll_vunroll_x_in_c1_eni67_141_421_mem_iq[31:0];

    // redist140_sync_in_aunroll_vunroll_x_in_c1_eni67_141_421_outputreg0(DELAY,1608)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist140_sync_in_aunroll_vunroll_x_in_c1_eni67_141_421_outputreg0_q <= redist140_sync_in_aunroll_vunroll_x_in_c1_eni67_141_421_mem_q;
        end
    end

    // redist141_sync_in_aunroll_vunroll_x_in_c1_eni67_142_422_offset(CONSTANT,1617)
    assign redist141_sync_in_aunroll_vunroll_x_in_c1_eni67_142_422_offset_q = 9'b001011111;

    // redist398_sync_in_aunroll_vunroll_x_in_c1_eni67_398_422_rdcnt(ADD,3133)
    assign redist398_sync_in_aunroll_vunroll_x_in_c1_eni67_398_422_rdcnt_a = {1'b0, redist398_sync_in_aunroll_vunroll_x_in_c1_eni67_398_422_wraddr_q};
    assign redist398_sync_in_aunroll_vunroll_x_in_c1_eni67_398_422_rdcnt_b = {1'b0, redist141_sync_in_aunroll_vunroll_x_in_c1_eni67_142_422_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist398_sync_in_aunroll_vunroll_x_in_c1_eni67_398_422_rdcnt_o <= $unsigned(redist398_sync_in_aunroll_vunroll_x_in_c1_eni67_398_422_rdcnt_a) + $unsigned(redist398_sync_in_aunroll_vunroll_x_in_c1_eni67_398_422_rdcnt_b);
        end
    end
    assign redist398_sync_in_aunroll_vunroll_x_in_c1_eni67_398_422_rdcnt_q = redist398_sync_in_aunroll_vunroll_x_in_c1_eni67_398_422_rdcnt_o[9:0];

    // redist398_sync_in_aunroll_vunroll_x_in_c1_eni67_398_422_inputreg0(DELAY,3128)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist398_sync_in_aunroll_vunroll_x_in_c1_eni67_398_422_inputreg0_q <= in_c1_eni67_398;
        end
    end

    // redist398_sync_in_aunroll_vunroll_x_in_c1_eni67_398_422_wraddr(COUNTER,3131)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist398_sync_in_aunroll_vunroll_x_in_c1_eni67_398_422_wraddr_i <= $unsigned(redist398_sync_in_aunroll_vunroll_x_in_c1_eni67_398_422_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist398_sync_in_aunroll_vunroll_x_in_c1_eni67_398_422_wraddr_q = redist398_sync_in_aunroll_vunroll_x_in_c1_eni67_398_422_wraddr_i[8:0];

    // redist398_sync_in_aunroll_vunroll_x_in_c1_eni67_398_422_mem(DUALMEM,3130)
    assign redist398_sync_in_aunroll_vunroll_x_in_c1_eni67_398_422_mem_ia = redist398_sync_in_aunroll_vunroll_x_in_c1_eni67_398_422_inputreg0_q;
    assign redist398_sync_in_aunroll_vunroll_x_in_c1_eni67_398_422_mem_aa = redist398_sync_in_aunroll_vunroll_x_in_c1_eni67_398_422_wraddr_q;
    assign redist398_sync_in_aunroll_vunroll_x_in_c1_eni67_398_422_mem_ab = redist398_sync_in_aunroll_vunroll_x_in_c1_eni67_398_422_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist398_sync_in_aunroll_vunroll_x_in_c1_eni67_398_422_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist398_sync_in_aunroll_vunroll_x_in_c1_eni67_398_422_mem_aa),
        .data_a(redist398_sync_in_aunroll_vunroll_x_in_c1_eni67_398_422_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist398_sync_in_aunroll_vunroll_x_in_c1_eni67_398_422_mem_ab),
        .q_b(redist398_sync_in_aunroll_vunroll_x_in_c1_eni67_398_422_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist398_sync_in_aunroll_vunroll_x_in_c1_eni67_398_422_mem_q = redist398_sync_in_aunroll_vunroll_x_in_c1_eni67_398_422_mem_iq[31:0];

    // redist398_sync_in_aunroll_vunroll_x_in_c1_eni67_398_422_outputreg0(DELAY,3129)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist398_sync_in_aunroll_vunroll_x_in_c1_eni67_398_422_outputreg0_q <= redist398_sync_in_aunroll_vunroll_x_in_c1_eni67_398_422_mem_q;
        end
    end

    // redist141_sync_in_aunroll_vunroll_x_in_c1_eni67_142_422_rdcnt(ADD,1618)
    assign redist141_sync_in_aunroll_vunroll_x_in_c1_eni67_142_422_rdcnt_a = {1'b0, redist141_sync_in_aunroll_vunroll_x_in_c1_eni67_142_422_wraddr_q};
    assign redist141_sync_in_aunroll_vunroll_x_in_c1_eni67_142_422_rdcnt_b = {1'b0, redist141_sync_in_aunroll_vunroll_x_in_c1_eni67_142_422_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist141_sync_in_aunroll_vunroll_x_in_c1_eni67_142_422_rdcnt_o <= $unsigned(redist141_sync_in_aunroll_vunroll_x_in_c1_eni67_142_422_rdcnt_a) + $unsigned(redist141_sync_in_aunroll_vunroll_x_in_c1_eni67_142_422_rdcnt_b);
        end
    end
    assign redist141_sync_in_aunroll_vunroll_x_in_c1_eni67_142_422_rdcnt_q = redist141_sync_in_aunroll_vunroll_x_in_c1_eni67_142_422_rdcnt_o[9:0];

    // redist141_sync_in_aunroll_vunroll_x_in_c1_eni67_142_422_inputreg0(DELAY,1613)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist141_sync_in_aunroll_vunroll_x_in_c1_eni67_142_422_inputreg0_q <= in_c1_eni67_142;
        end
    end

    // redist141_sync_in_aunroll_vunroll_x_in_c1_eni67_142_422_wraddr(COUNTER,1616)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist141_sync_in_aunroll_vunroll_x_in_c1_eni67_142_422_wraddr_i <= $unsigned(redist141_sync_in_aunroll_vunroll_x_in_c1_eni67_142_422_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist141_sync_in_aunroll_vunroll_x_in_c1_eni67_142_422_wraddr_q = redist141_sync_in_aunroll_vunroll_x_in_c1_eni67_142_422_wraddr_i[8:0];

    // redist141_sync_in_aunroll_vunroll_x_in_c1_eni67_142_422_mem(DUALMEM,1615)
    assign redist141_sync_in_aunroll_vunroll_x_in_c1_eni67_142_422_mem_ia = redist141_sync_in_aunroll_vunroll_x_in_c1_eni67_142_422_inputreg0_q;
    assign redist141_sync_in_aunroll_vunroll_x_in_c1_eni67_142_422_mem_aa = redist141_sync_in_aunroll_vunroll_x_in_c1_eni67_142_422_wraddr_q;
    assign redist141_sync_in_aunroll_vunroll_x_in_c1_eni67_142_422_mem_ab = redist141_sync_in_aunroll_vunroll_x_in_c1_eni67_142_422_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist141_sync_in_aunroll_vunroll_x_in_c1_eni67_142_422_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist141_sync_in_aunroll_vunroll_x_in_c1_eni67_142_422_mem_aa),
        .data_a(redist141_sync_in_aunroll_vunroll_x_in_c1_eni67_142_422_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist141_sync_in_aunroll_vunroll_x_in_c1_eni67_142_422_mem_ab),
        .q_b(redist141_sync_in_aunroll_vunroll_x_in_c1_eni67_142_422_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist141_sync_in_aunroll_vunroll_x_in_c1_eni67_142_422_mem_q = redist141_sync_in_aunroll_vunroll_x_in_c1_eni67_142_422_mem_iq[31:0];

    // redist141_sync_in_aunroll_vunroll_x_in_c1_eni67_142_422_outputreg0(DELAY,1614)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist141_sync_in_aunroll_vunroll_x_in_c1_eni67_142_422_outputreg0_q <= redist141_sync_in_aunroll_vunroll_x_in_c1_eni67_142_422_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod463_cnn2135_dspb_native_dot_product_vunroll_x(BLACKBOX,77)@1513
    // in in_0@1514
    // in in_1@1514
    // in in_scalarProductPortChainin@1514
    // out out_primWireOut@1519
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000069Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod463_cnn2135_dspb_native_dot_product_vunroll_x (
        .in_0(redist141_sync_in_aunroll_vunroll_x_in_c1_eni67_142_422_outputreg0_q),
        .in_1(redist398_sync_in_aunroll_vunroll_x_in_c1_eni67_398_422_outputreg0_q),
        .in_2(redist140_sync_in_aunroll_vunroll_x_in_c1_eni67_141_421_outputreg0_q),
        .in_3(redist397_sync_in_aunroll_vunroll_x_in_c1_eni67_397_421_outputreg0_q),
        .in_scalarProductPortChainin(redist573_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod458_cnn2128_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod463_cnn2135_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist572_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod463_cnn2135_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,713)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist572_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod463_cnn2135_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod463_cnn2135_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist142_sync_in_aunroll_vunroll_x_in_c1_eni67_143_427_offset(CONSTANT,1623)
    assign redist142_sync_in_aunroll_vunroll_x_in_c1_eni67_143_427_offset_q = 9'b001011010;

    // redist399_sync_in_aunroll_vunroll_x_in_c1_eni67_399_427_rdcnt(ADD,3139)
    assign redist399_sync_in_aunroll_vunroll_x_in_c1_eni67_399_427_rdcnt_a = {1'b0, redist399_sync_in_aunroll_vunroll_x_in_c1_eni67_399_427_wraddr_q};
    assign redist399_sync_in_aunroll_vunroll_x_in_c1_eni67_399_427_rdcnt_b = {1'b0, redist142_sync_in_aunroll_vunroll_x_in_c1_eni67_143_427_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist399_sync_in_aunroll_vunroll_x_in_c1_eni67_399_427_rdcnt_o <= $unsigned(redist399_sync_in_aunroll_vunroll_x_in_c1_eni67_399_427_rdcnt_a) + $unsigned(redist399_sync_in_aunroll_vunroll_x_in_c1_eni67_399_427_rdcnt_b);
        end
    end
    assign redist399_sync_in_aunroll_vunroll_x_in_c1_eni67_399_427_rdcnt_q = redist399_sync_in_aunroll_vunroll_x_in_c1_eni67_399_427_rdcnt_o[9:0];

    // redist399_sync_in_aunroll_vunroll_x_in_c1_eni67_399_427_inputreg0(DELAY,3134)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist399_sync_in_aunroll_vunroll_x_in_c1_eni67_399_427_inputreg0_q <= in_c1_eni67_399;
        end
    end

    // redist399_sync_in_aunroll_vunroll_x_in_c1_eni67_399_427_wraddr(COUNTER,3137)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist399_sync_in_aunroll_vunroll_x_in_c1_eni67_399_427_wraddr_i <= $unsigned(redist399_sync_in_aunroll_vunroll_x_in_c1_eni67_399_427_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist399_sync_in_aunroll_vunroll_x_in_c1_eni67_399_427_wraddr_q = redist399_sync_in_aunroll_vunroll_x_in_c1_eni67_399_427_wraddr_i[8:0];

    // redist399_sync_in_aunroll_vunroll_x_in_c1_eni67_399_427_mem(DUALMEM,3136)
    assign redist399_sync_in_aunroll_vunroll_x_in_c1_eni67_399_427_mem_ia = redist399_sync_in_aunroll_vunroll_x_in_c1_eni67_399_427_inputreg0_q;
    assign redist399_sync_in_aunroll_vunroll_x_in_c1_eni67_399_427_mem_aa = redist399_sync_in_aunroll_vunroll_x_in_c1_eni67_399_427_wraddr_q;
    assign redist399_sync_in_aunroll_vunroll_x_in_c1_eni67_399_427_mem_ab = redist399_sync_in_aunroll_vunroll_x_in_c1_eni67_399_427_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist399_sync_in_aunroll_vunroll_x_in_c1_eni67_399_427_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist399_sync_in_aunroll_vunroll_x_in_c1_eni67_399_427_mem_aa),
        .data_a(redist399_sync_in_aunroll_vunroll_x_in_c1_eni67_399_427_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist399_sync_in_aunroll_vunroll_x_in_c1_eni67_399_427_mem_ab),
        .q_b(redist399_sync_in_aunroll_vunroll_x_in_c1_eni67_399_427_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist399_sync_in_aunroll_vunroll_x_in_c1_eni67_399_427_mem_q = redist399_sync_in_aunroll_vunroll_x_in_c1_eni67_399_427_mem_iq[31:0];

    // redist399_sync_in_aunroll_vunroll_x_in_c1_eni67_399_427_outputreg0(DELAY,3135)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist399_sync_in_aunroll_vunroll_x_in_c1_eni67_399_427_outputreg0_q <= redist399_sync_in_aunroll_vunroll_x_in_c1_eni67_399_427_mem_q;
        end
    end

    // redist142_sync_in_aunroll_vunroll_x_in_c1_eni67_143_427_rdcnt(ADD,1624)
    assign redist142_sync_in_aunroll_vunroll_x_in_c1_eni67_143_427_rdcnt_a = {1'b0, redist142_sync_in_aunroll_vunroll_x_in_c1_eni67_143_427_wraddr_q};
    assign redist142_sync_in_aunroll_vunroll_x_in_c1_eni67_143_427_rdcnt_b = {1'b0, redist142_sync_in_aunroll_vunroll_x_in_c1_eni67_143_427_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist142_sync_in_aunroll_vunroll_x_in_c1_eni67_143_427_rdcnt_o <= $unsigned(redist142_sync_in_aunroll_vunroll_x_in_c1_eni67_143_427_rdcnt_a) + $unsigned(redist142_sync_in_aunroll_vunroll_x_in_c1_eni67_143_427_rdcnt_b);
        end
    end
    assign redist142_sync_in_aunroll_vunroll_x_in_c1_eni67_143_427_rdcnt_q = redist142_sync_in_aunroll_vunroll_x_in_c1_eni67_143_427_rdcnt_o[9:0];

    // redist142_sync_in_aunroll_vunroll_x_in_c1_eni67_143_427_inputreg0(DELAY,1619)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist142_sync_in_aunroll_vunroll_x_in_c1_eni67_143_427_inputreg0_q <= in_c1_eni67_143;
        end
    end

    // redist142_sync_in_aunroll_vunroll_x_in_c1_eni67_143_427_wraddr(COUNTER,1622)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist142_sync_in_aunroll_vunroll_x_in_c1_eni67_143_427_wraddr_i <= $unsigned(redist142_sync_in_aunroll_vunroll_x_in_c1_eni67_143_427_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist142_sync_in_aunroll_vunroll_x_in_c1_eni67_143_427_wraddr_q = redist142_sync_in_aunroll_vunroll_x_in_c1_eni67_143_427_wraddr_i[8:0];

    // redist142_sync_in_aunroll_vunroll_x_in_c1_eni67_143_427_mem(DUALMEM,1621)
    assign redist142_sync_in_aunroll_vunroll_x_in_c1_eni67_143_427_mem_ia = redist142_sync_in_aunroll_vunroll_x_in_c1_eni67_143_427_inputreg0_q;
    assign redist142_sync_in_aunroll_vunroll_x_in_c1_eni67_143_427_mem_aa = redist142_sync_in_aunroll_vunroll_x_in_c1_eni67_143_427_wraddr_q;
    assign redist142_sync_in_aunroll_vunroll_x_in_c1_eni67_143_427_mem_ab = redist142_sync_in_aunroll_vunroll_x_in_c1_eni67_143_427_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist142_sync_in_aunroll_vunroll_x_in_c1_eni67_143_427_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist142_sync_in_aunroll_vunroll_x_in_c1_eni67_143_427_mem_aa),
        .data_a(redist142_sync_in_aunroll_vunroll_x_in_c1_eni67_143_427_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist142_sync_in_aunroll_vunroll_x_in_c1_eni67_143_427_mem_ab),
        .q_b(redist142_sync_in_aunroll_vunroll_x_in_c1_eni67_143_427_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist142_sync_in_aunroll_vunroll_x_in_c1_eni67_143_427_mem_q = redist142_sync_in_aunroll_vunroll_x_in_c1_eni67_143_427_mem_iq[31:0];

    // redist142_sync_in_aunroll_vunroll_x_in_c1_eni67_143_427_outputreg0(DELAY,1620)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist142_sync_in_aunroll_vunroll_x_in_c1_eni67_143_427_outputreg0_q <= redist142_sync_in_aunroll_vunroll_x_in_c1_eni67_143_427_mem_q;
        end
    end

    // redist143_sync_in_aunroll_vunroll_x_in_c1_eni67_144_428_offset(CONSTANT,1629)
    assign redist143_sync_in_aunroll_vunroll_x_in_c1_eni67_144_428_offset_q = 9'b001011001;

    // redist400_sync_in_aunroll_vunroll_x_in_c1_eni67_400_428_rdcnt(ADD,3145)
    assign redist400_sync_in_aunroll_vunroll_x_in_c1_eni67_400_428_rdcnt_a = {1'b0, redist400_sync_in_aunroll_vunroll_x_in_c1_eni67_400_428_wraddr_q};
    assign redist400_sync_in_aunroll_vunroll_x_in_c1_eni67_400_428_rdcnt_b = {1'b0, redist143_sync_in_aunroll_vunroll_x_in_c1_eni67_144_428_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist400_sync_in_aunroll_vunroll_x_in_c1_eni67_400_428_rdcnt_o <= $unsigned(redist400_sync_in_aunroll_vunroll_x_in_c1_eni67_400_428_rdcnt_a) + $unsigned(redist400_sync_in_aunroll_vunroll_x_in_c1_eni67_400_428_rdcnt_b);
        end
    end
    assign redist400_sync_in_aunroll_vunroll_x_in_c1_eni67_400_428_rdcnt_q = redist400_sync_in_aunroll_vunroll_x_in_c1_eni67_400_428_rdcnt_o[9:0];

    // redist400_sync_in_aunroll_vunroll_x_in_c1_eni67_400_428_inputreg0(DELAY,3140)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist400_sync_in_aunroll_vunroll_x_in_c1_eni67_400_428_inputreg0_q <= in_c1_eni67_400;
        end
    end

    // redist400_sync_in_aunroll_vunroll_x_in_c1_eni67_400_428_wraddr(COUNTER,3143)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist400_sync_in_aunroll_vunroll_x_in_c1_eni67_400_428_wraddr_i <= $unsigned(redist400_sync_in_aunroll_vunroll_x_in_c1_eni67_400_428_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist400_sync_in_aunroll_vunroll_x_in_c1_eni67_400_428_wraddr_q = redist400_sync_in_aunroll_vunroll_x_in_c1_eni67_400_428_wraddr_i[8:0];

    // redist400_sync_in_aunroll_vunroll_x_in_c1_eni67_400_428_mem(DUALMEM,3142)
    assign redist400_sync_in_aunroll_vunroll_x_in_c1_eni67_400_428_mem_ia = redist400_sync_in_aunroll_vunroll_x_in_c1_eni67_400_428_inputreg0_q;
    assign redist400_sync_in_aunroll_vunroll_x_in_c1_eni67_400_428_mem_aa = redist400_sync_in_aunroll_vunroll_x_in_c1_eni67_400_428_wraddr_q;
    assign redist400_sync_in_aunroll_vunroll_x_in_c1_eni67_400_428_mem_ab = redist400_sync_in_aunroll_vunroll_x_in_c1_eni67_400_428_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist400_sync_in_aunroll_vunroll_x_in_c1_eni67_400_428_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist400_sync_in_aunroll_vunroll_x_in_c1_eni67_400_428_mem_aa),
        .data_a(redist400_sync_in_aunroll_vunroll_x_in_c1_eni67_400_428_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist400_sync_in_aunroll_vunroll_x_in_c1_eni67_400_428_mem_ab),
        .q_b(redist400_sync_in_aunroll_vunroll_x_in_c1_eni67_400_428_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist400_sync_in_aunroll_vunroll_x_in_c1_eni67_400_428_mem_q = redist400_sync_in_aunroll_vunroll_x_in_c1_eni67_400_428_mem_iq[31:0];

    // redist400_sync_in_aunroll_vunroll_x_in_c1_eni67_400_428_outputreg0(DELAY,3141)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist400_sync_in_aunroll_vunroll_x_in_c1_eni67_400_428_outputreg0_q <= redist400_sync_in_aunroll_vunroll_x_in_c1_eni67_400_428_mem_q;
        end
    end

    // redist143_sync_in_aunroll_vunroll_x_in_c1_eni67_144_428_rdcnt(ADD,1630)
    assign redist143_sync_in_aunroll_vunroll_x_in_c1_eni67_144_428_rdcnt_a = {1'b0, redist143_sync_in_aunroll_vunroll_x_in_c1_eni67_144_428_wraddr_q};
    assign redist143_sync_in_aunroll_vunroll_x_in_c1_eni67_144_428_rdcnt_b = {1'b0, redist143_sync_in_aunroll_vunroll_x_in_c1_eni67_144_428_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist143_sync_in_aunroll_vunroll_x_in_c1_eni67_144_428_rdcnt_o <= $unsigned(redist143_sync_in_aunroll_vunroll_x_in_c1_eni67_144_428_rdcnt_a) + $unsigned(redist143_sync_in_aunroll_vunroll_x_in_c1_eni67_144_428_rdcnt_b);
        end
    end
    assign redist143_sync_in_aunroll_vunroll_x_in_c1_eni67_144_428_rdcnt_q = redist143_sync_in_aunroll_vunroll_x_in_c1_eni67_144_428_rdcnt_o[9:0];

    // redist143_sync_in_aunroll_vunroll_x_in_c1_eni67_144_428_inputreg0(DELAY,1625)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist143_sync_in_aunroll_vunroll_x_in_c1_eni67_144_428_inputreg0_q <= in_c1_eni67_144;
        end
    end

    // redist143_sync_in_aunroll_vunroll_x_in_c1_eni67_144_428_wraddr(COUNTER,1628)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist143_sync_in_aunroll_vunroll_x_in_c1_eni67_144_428_wraddr_i <= $unsigned(redist143_sync_in_aunroll_vunroll_x_in_c1_eni67_144_428_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist143_sync_in_aunroll_vunroll_x_in_c1_eni67_144_428_wraddr_q = redist143_sync_in_aunroll_vunroll_x_in_c1_eni67_144_428_wraddr_i[8:0];

    // redist143_sync_in_aunroll_vunroll_x_in_c1_eni67_144_428_mem(DUALMEM,1627)
    assign redist143_sync_in_aunroll_vunroll_x_in_c1_eni67_144_428_mem_ia = redist143_sync_in_aunroll_vunroll_x_in_c1_eni67_144_428_inputreg0_q;
    assign redist143_sync_in_aunroll_vunroll_x_in_c1_eni67_144_428_mem_aa = redist143_sync_in_aunroll_vunroll_x_in_c1_eni67_144_428_wraddr_q;
    assign redist143_sync_in_aunroll_vunroll_x_in_c1_eni67_144_428_mem_ab = redist143_sync_in_aunroll_vunroll_x_in_c1_eni67_144_428_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist143_sync_in_aunroll_vunroll_x_in_c1_eni67_144_428_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist143_sync_in_aunroll_vunroll_x_in_c1_eni67_144_428_mem_aa),
        .data_a(redist143_sync_in_aunroll_vunroll_x_in_c1_eni67_144_428_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist143_sync_in_aunroll_vunroll_x_in_c1_eni67_144_428_mem_ab),
        .q_b(redist143_sync_in_aunroll_vunroll_x_in_c1_eni67_144_428_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist143_sync_in_aunroll_vunroll_x_in_c1_eni67_144_428_mem_q = redist143_sync_in_aunroll_vunroll_x_in_c1_eni67_144_428_mem_iq[31:0];

    // redist143_sync_in_aunroll_vunroll_x_in_c1_eni67_144_428_outputreg0(DELAY,1626)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist143_sync_in_aunroll_vunroll_x_in_c1_eni67_144_428_outputreg0_q <= redist143_sync_in_aunroll_vunroll_x_in_c1_eni67_144_428_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod468_cnn2141_dspb_native_dot_product_vunroll_x(BLACKBOX,78)@1519
    // in in_0@1520
    // in in_1@1520
    // in in_scalarProductPortChainin@1520
    // out out_primWireOut@1525
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000070Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod468_cnn2141_dspb_native_dot_product_vunroll_x (
        .in_0(redist143_sync_in_aunroll_vunroll_x_in_c1_eni67_144_428_outputreg0_q),
        .in_1(redist400_sync_in_aunroll_vunroll_x_in_c1_eni67_400_428_outputreg0_q),
        .in_2(redist142_sync_in_aunroll_vunroll_x_in_c1_eni67_143_427_outputreg0_q),
        .in_3(redist399_sync_in_aunroll_vunroll_x_in_c1_eni67_399_427_outputreg0_q),
        .in_scalarProductPortChainin(redist572_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod463_cnn2135_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod468_cnn2141_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist571_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod468_cnn2141_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,712)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist571_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod468_cnn2141_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod468_cnn2141_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist144_sync_in_aunroll_vunroll_x_in_c1_eni67_145_433_offset(CONSTANT,1635)
    assign redist144_sync_in_aunroll_vunroll_x_in_c1_eni67_145_433_offset_q = 9'b001010100;

    // redist401_sync_in_aunroll_vunroll_x_in_c1_eni67_401_433_rdcnt(ADD,3151)
    assign redist401_sync_in_aunroll_vunroll_x_in_c1_eni67_401_433_rdcnt_a = {1'b0, redist401_sync_in_aunroll_vunroll_x_in_c1_eni67_401_433_wraddr_q};
    assign redist401_sync_in_aunroll_vunroll_x_in_c1_eni67_401_433_rdcnt_b = {1'b0, redist144_sync_in_aunroll_vunroll_x_in_c1_eni67_145_433_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist401_sync_in_aunroll_vunroll_x_in_c1_eni67_401_433_rdcnt_o <= $unsigned(redist401_sync_in_aunroll_vunroll_x_in_c1_eni67_401_433_rdcnt_a) + $unsigned(redist401_sync_in_aunroll_vunroll_x_in_c1_eni67_401_433_rdcnt_b);
        end
    end
    assign redist401_sync_in_aunroll_vunroll_x_in_c1_eni67_401_433_rdcnt_q = redist401_sync_in_aunroll_vunroll_x_in_c1_eni67_401_433_rdcnt_o[9:0];

    // redist401_sync_in_aunroll_vunroll_x_in_c1_eni67_401_433_inputreg0(DELAY,3146)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist401_sync_in_aunroll_vunroll_x_in_c1_eni67_401_433_inputreg0_q <= in_c1_eni67_401;
        end
    end

    // redist401_sync_in_aunroll_vunroll_x_in_c1_eni67_401_433_wraddr(COUNTER,3149)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist401_sync_in_aunroll_vunroll_x_in_c1_eni67_401_433_wraddr_i <= $unsigned(redist401_sync_in_aunroll_vunroll_x_in_c1_eni67_401_433_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist401_sync_in_aunroll_vunroll_x_in_c1_eni67_401_433_wraddr_q = redist401_sync_in_aunroll_vunroll_x_in_c1_eni67_401_433_wraddr_i[8:0];

    // redist401_sync_in_aunroll_vunroll_x_in_c1_eni67_401_433_mem(DUALMEM,3148)
    assign redist401_sync_in_aunroll_vunroll_x_in_c1_eni67_401_433_mem_ia = redist401_sync_in_aunroll_vunroll_x_in_c1_eni67_401_433_inputreg0_q;
    assign redist401_sync_in_aunroll_vunroll_x_in_c1_eni67_401_433_mem_aa = redist401_sync_in_aunroll_vunroll_x_in_c1_eni67_401_433_wraddr_q;
    assign redist401_sync_in_aunroll_vunroll_x_in_c1_eni67_401_433_mem_ab = redist401_sync_in_aunroll_vunroll_x_in_c1_eni67_401_433_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist401_sync_in_aunroll_vunroll_x_in_c1_eni67_401_433_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist401_sync_in_aunroll_vunroll_x_in_c1_eni67_401_433_mem_aa),
        .data_a(redist401_sync_in_aunroll_vunroll_x_in_c1_eni67_401_433_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist401_sync_in_aunroll_vunroll_x_in_c1_eni67_401_433_mem_ab),
        .q_b(redist401_sync_in_aunroll_vunroll_x_in_c1_eni67_401_433_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist401_sync_in_aunroll_vunroll_x_in_c1_eni67_401_433_mem_q = redist401_sync_in_aunroll_vunroll_x_in_c1_eni67_401_433_mem_iq[31:0];

    // redist401_sync_in_aunroll_vunroll_x_in_c1_eni67_401_433_outputreg0(DELAY,3147)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist401_sync_in_aunroll_vunroll_x_in_c1_eni67_401_433_outputreg0_q <= redist401_sync_in_aunroll_vunroll_x_in_c1_eni67_401_433_mem_q;
        end
    end

    // redist144_sync_in_aunroll_vunroll_x_in_c1_eni67_145_433_rdcnt(ADD,1636)
    assign redist144_sync_in_aunroll_vunroll_x_in_c1_eni67_145_433_rdcnt_a = {1'b0, redist144_sync_in_aunroll_vunroll_x_in_c1_eni67_145_433_wraddr_q};
    assign redist144_sync_in_aunroll_vunroll_x_in_c1_eni67_145_433_rdcnt_b = {1'b0, redist144_sync_in_aunroll_vunroll_x_in_c1_eni67_145_433_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist144_sync_in_aunroll_vunroll_x_in_c1_eni67_145_433_rdcnt_o <= $unsigned(redist144_sync_in_aunroll_vunroll_x_in_c1_eni67_145_433_rdcnt_a) + $unsigned(redist144_sync_in_aunroll_vunroll_x_in_c1_eni67_145_433_rdcnt_b);
        end
    end
    assign redist144_sync_in_aunroll_vunroll_x_in_c1_eni67_145_433_rdcnt_q = redist144_sync_in_aunroll_vunroll_x_in_c1_eni67_145_433_rdcnt_o[9:0];

    // redist144_sync_in_aunroll_vunroll_x_in_c1_eni67_145_433_inputreg0(DELAY,1631)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist144_sync_in_aunroll_vunroll_x_in_c1_eni67_145_433_inputreg0_q <= in_c1_eni67_145;
        end
    end

    // redist144_sync_in_aunroll_vunroll_x_in_c1_eni67_145_433_wraddr(COUNTER,1634)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist144_sync_in_aunroll_vunroll_x_in_c1_eni67_145_433_wraddr_i <= $unsigned(redist144_sync_in_aunroll_vunroll_x_in_c1_eni67_145_433_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist144_sync_in_aunroll_vunroll_x_in_c1_eni67_145_433_wraddr_q = redist144_sync_in_aunroll_vunroll_x_in_c1_eni67_145_433_wraddr_i[8:0];

    // redist144_sync_in_aunroll_vunroll_x_in_c1_eni67_145_433_mem(DUALMEM,1633)
    assign redist144_sync_in_aunroll_vunroll_x_in_c1_eni67_145_433_mem_ia = redist144_sync_in_aunroll_vunroll_x_in_c1_eni67_145_433_inputreg0_q;
    assign redist144_sync_in_aunroll_vunroll_x_in_c1_eni67_145_433_mem_aa = redist144_sync_in_aunroll_vunroll_x_in_c1_eni67_145_433_wraddr_q;
    assign redist144_sync_in_aunroll_vunroll_x_in_c1_eni67_145_433_mem_ab = redist144_sync_in_aunroll_vunroll_x_in_c1_eni67_145_433_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist144_sync_in_aunroll_vunroll_x_in_c1_eni67_145_433_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist144_sync_in_aunroll_vunroll_x_in_c1_eni67_145_433_mem_aa),
        .data_a(redist144_sync_in_aunroll_vunroll_x_in_c1_eni67_145_433_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist144_sync_in_aunroll_vunroll_x_in_c1_eni67_145_433_mem_ab),
        .q_b(redist144_sync_in_aunroll_vunroll_x_in_c1_eni67_145_433_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist144_sync_in_aunroll_vunroll_x_in_c1_eni67_145_433_mem_q = redist144_sync_in_aunroll_vunroll_x_in_c1_eni67_145_433_mem_iq[31:0];

    // redist144_sync_in_aunroll_vunroll_x_in_c1_eni67_145_433_outputreg0(DELAY,1632)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist144_sync_in_aunroll_vunroll_x_in_c1_eni67_145_433_outputreg0_q <= redist144_sync_in_aunroll_vunroll_x_in_c1_eni67_145_433_mem_q;
        end
    end

    // redist145_sync_in_aunroll_vunroll_x_in_c1_eni67_146_434_offset(CONSTANT,1641)
    assign redist145_sync_in_aunroll_vunroll_x_in_c1_eni67_146_434_offset_q = 9'b001010011;

    // redist402_sync_in_aunroll_vunroll_x_in_c1_eni67_402_434_rdcnt(ADD,3157)
    assign redist402_sync_in_aunroll_vunroll_x_in_c1_eni67_402_434_rdcnt_a = {1'b0, redist402_sync_in_aunroll_vunroll_x_in_c1_eni67_402_434_wraddr_q};
    assign redist402_sync_in_aunroll_vunroll_x_in_c1_eni67_402_434_rdcnt_b = {1'b0, redist145_sync_in_aunroll_vunroll_x_in_c1_eni67_146_434_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist402_sync_in_aunroll_vunroll_x_in_c1_eni67_402_434_rdcnt_o <= $unsigned(redist402_sync_in_aunroll_vunroll_x_in_c1_eni67_402_434_rdcnt_a) + $unsigned(redist402_sync_in_aunroll_vunroll_x_in_c1_eni67_402_434_rdcnt_b);
        end
    end
    assign redist402_sync_in_aunroll_vunroll_x_in_c1_eni67_402_434_rdcnt_q = redist402_sync_in_aunroll_vunroll_x_in_c1_eni67_402_434_rdcnt_o[9:0];

    // redist402_sync_in_aunroll_vunroll_x_in_c1_eni67_402_434_inputreg0(DELAY,3152)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist402_sync_in_aunroll_vunroll_x_in_c1_eni67_402_434_inputreg0_q <= in_c1_eni67_402;
        end
    end

    // redist402_sync_in_aunroll_vunroll_x_in_c1_eni67_402_434_wraddr(COUNTER,3155)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist402_sync_in_aunroll_vunroll_x_in_c1_eni67_402_434_wraddr_i <= $unsigned(redist402_sync_in_aunroll_vunroll_x_in_c1_eni67_402_434_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist402_sync_in_aunroll_vunroll_x_in_c1_eni67_402_434_wraddr_q = redist402_sync_in_aunroll_vunroll_x_in_c1_eni67_402_434_wraddr_i[8:0];

    // redist402_sync_in_aunroll_vunroll_x_in_c1_eni67_402_434_mem(DUALMEM,3154)
    assign redist402_sync_in_aunroll_vunroll_x_in_c1_eni67_402_434_mem_ia = redist402_sync_in_aunroll_vunroll_x_in_c1_eni67_402_434_inputreg0_q;
    assign redist402_sync_in_aunroll_vunroll_x_in_c1_eni67_402_434_mem_aa = redist402_sync_in_aunroll_vunroll_x_in_c1_eni67_402_434_wraddr_q;
    assign redist402_sync_in_aunroll_vunroll_x_in_c1_eni67_402_434_mem_ab = redist402_sync_in_aunroll_vunroll_x_in_c1_eni67_402_434_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist402_sync_in_aunroll_vunroll_x_in_c1_eni67_402_434_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist402_sync_in_aunroll_vunroll_x_in_c1_eni67_402_434_mem_aa),
        .data_a(redist402_sync_in_aunroll_vunroll_x_in_c1_eni67_402_434_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist402_sync_in_aunroll_vunroll_x_in_c1_eni67_402_434_mem_ab),
        .q_b(redist402_sync_in_aunroll_vunroll_x_in_c1_eni67_402_434_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist402_sync_in_aunroll_vunroll_x_in_c1_eni67_402_434_mem_q = redist402_sync_in_aunroll_vunroll_x_in_c1_eni67_402_434_mem_iq[31:0];

    // redist402_sync_in_aunroll_vunroll_x_in_c1_eni67_402_434_outputreg0(DELAY,3153)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist402_sync_in_aunroll_vunroll_x_in_c1_eni67_402_434_outputreg0_q <= redist402_sync_in_aunroll_vunroll_x_in_c1_eni67_402_434_mem_q;
        end
    end

    // redist145_sync_in_aunroll_vunroll_x_in_c1_eni67_146_434_rdcnt(ADD,1642)
    assign redist145_sync_in_aunroll_vunroll_x_in_c1_eni67_146_434_rdcnt_a = {1'b0, redist145_sync_in_aunroll_vunroll_x_in_c1_eni67_146_434_wraddr_q};
    assign redist145_sync_in_aunroll_vunroll_x_in_c1_eni67_146_434_rdcnt_b = {1'b0, redist145_sync_in_aunroll_vunroll_x_in_c1_eni67_146_434_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist145_sync_in_aunroll_vunroll_x_in_c1_eni67_146_434_rdcnt_o <= $unsigned(redist145_sync_in_aunroll_vunroll_x_in_c1_eni67_146_434_rdcnt_a) + $unsigned(redist145_sync_in_aunroll_vunroll_x_in_c1_eni67_146_434_rdcnt_b);
        end
    end
    assign redist145_sync_in_aunroll_vunroll_x_in_c1_eni67_146_434_rdcnt_q = redist145_sync_in_aunroll_vunroll_x_in_c1_eni67_146_434_rdcnt_o[9:0];

    // redist145_sync_in_aunroll_vunroll_x_in_c1_eni67_146_434_inputreg0(DELAY,1637)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist145_sync_in_aunroll_vunroll_x_in_c1_eni67_146_434_inputreg0_q <= in_c1_eni67_146;
        end
    end

    // redist145_sync_in_aunroll_vunroll_x_in_c1_eni67_146_434_wraddr(COUNTER,1640)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist145_sync_in_aunroll_vunroll_x_in_c1_eni67_146_434_wraddr_i <= $unsigned(redist145_sync_in_aunroll_vunroll_x_in_c1_eni67_146_434_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist145_sync_in_aunroll_vunroll_x_in_c1_eni67_146_434_wraddr_q = redist145_sync_in_aunroll_vunroll_x_in_c1_eni67_146_434_wraddr_i[8:0];

    // redist145_sync_in_aunroll_vunroll_x_in_c1_eni67_146_434_mem(DUALMEM,1639)
    assign redist145_sync_in_aunroll_vunroll_x_in_c1_eni67_146_434_mem_ia = redist145_sync_in_aunroll_vunroll_x_in_c1_eni67_146_434_inputreg0_q;
    assign redist145_sync_in_aunroll_vunroll_x_in_c1_eni67_146_434_mem_aa = redist145_sync_in_aunroll_vunroll_x_in_c1_eni67_146_434_wraddr_q;
    assign redist145_sync_in_aunroll_vunroll_x_in_c1_eni67_146_434_mem_ab = redist145_sync_in_aunroll_vunroll_x_in_c1_eni67_146_434_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist145_sync_in_aunroll_vunroll_x_in_c1_eni67_146_434_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist145_sync_in_aunroll_vunroll_x_in_c1_eni67_146_434_mem_aa),
        .data_a(redist145_sync_in_aunroll_vunroll_x_in_c1_eni67_146_434_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist145_sync_in_aunroll_vunroll_x_in_c1_eni67_146_434_mem_ab),
        .q_b(redist145_sync_in_aunroll_vunroll_x_in_c1_eni67_146_434_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist145_sync_in_aunroll_vunroll_x_in_c1_eni67_146_434_mem_q = redist145_sync_in_aunroll_vunroll_x_in_c1_eni67_146_434_mem_iq[31:0];

    // redist145_sync_in_aunroll_vunroll_x_in_c1_eni67_146_434_outputreg0(DELAY,1638)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist145_sync_in_aunroll_vunroll_x_in_c1_eni67_146_434_outputreg0_q <= redist145_sync_in_aunroll_vunroll_x_in_c1_eni67_146_434_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod473_cnn2148_dspb_native_dot_product_vunroll_x(BLACKBOX,79)@1525
    // in in_0@1526
    // in in_1@1526
    // in in_scalarProductPortChainin@1526
    // out out_primWireOut@1531
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000071Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod473_cnn2148_dspb_native_dot_product_vunroll_x (
        .in_0(redist145_sync_in_aunroll_vunroll_x_in_c1_eni67_146_434_outputreg0_q),
        .in_1(redist402_sync_in_aunroll_vunroll_x_in_c1_eni67_402_434_outputreg0_q),
        .in_2(redist144_sync_in_aunroll_vunroll_x_in_c1_eni67_145_433_outputreg0_q),
        .in_3(redist401_sync_in_aunroll_vunroll_x_in_c1_eni67_401_433_outputreg0_q),
        .in_scalarProductPortChainin(redist571_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod468_cnn2141_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod473_cnn2148_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist570_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod473_cnn2148_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,711)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist570_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod473_cnn2148_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod473_cnn2148_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist146_sync_in_aunroll_vunroll_x_in_c1_eni67_147_439_offset(CONSTANT,1647)
    assign redist146_sync_in_aunroll_vunroll_x_in_c1_eni67_147_439_offset_q = 9'b001001110;

    // redist403_sync_in_aunroll_vunroll_x_in_c1_eni67_403_439_rdcnt(ADD,3163)
    assign redist403_sync_in_aunroll_vunroll_x_in_c1_eni67_403_439_rdcnt_a = {1'b0, redist403_sync_in_aunroll_vunroll_x_in_c1_eni67_403_439_wraddr_q};
    assign redist403_sync_in_aunroll_vunroll_x_in_c1_eni67_403_439_rdcnt_b = {1'b0, redist146_sync_in_aunroll_vunroll_x_in_c1_eni67_147_439_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist403_sync_in_aunroll_vunroll_x_in_c1_eni67_403_439_rdcnt_o <= $unsigned(redist403_sync_in_aunroll_vunroll_x_in_c1_eni67_403_439_rdcnt_a) + $unsigned(redist403_sync_in_aunroll_vunroll_x_in_c1_eni67_403_439_rdcnt_b);
        end
    end
    assign redist403_sync_in_aunroll_vunroll_x_in_c1_eni67_403_439_rdcnt_q = redist403_sync_in_aunroll_vunroll_x_in_c1_eni67_403_439_rdcnt_o[9:0];

    // redist403_sync_in_aunroll_vunroll_x_in_c1_eni67_403_439_inputreg0(DELAY,3158)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist403_sync_in_aunroll_vunroll_x_in_c1_eni67_403_439_inputreg0_q <= in_c1_eni67_403;
        end
    end

    // redist403_sync_in_aunroll_vunroll_x_in_c1_eni67_403_439_wraddr(COUNTER,3161)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist403_sync_in_aunroll_vunroll_x_in_c1_eni67_403_439_wraddr_i <= $unsigned(redist403_sync_in_aunroll_vunroll_x_in_c1_eni67_403_439_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist403_sync_in_aunroll_vunroll_x_in_c1_eni67_403_439_wraddr_q = redist403_sync_in_aunroll_vunroll_x_in_c1_eni67_403_439_wraddr_i[8:0];

    // redist403_sync_in_aunroll_vunroll_x_in_c1_eni67_403_439_mem(DUALMEM,3160)
    assign redist403_sync_in_aunroll_vunroll_x_in_c1_eni67_403_439_mem_ia = redist403_sync_in_aunroll_vunroll_x_in_c1_eni67_403_439_inputreg0_q;
    assign redist403_sync_in_aunroll_vunroll_x_in_c1_eni67_403_439_mem_aa = redist403_sync_in_aunroll_vunroll_x_in_c1_eni67_403_439_wraddr_q;
    assign redist403_sync_in_aunroll_vunroll_x_in_c1_eni67_403_439_mem_ab = redist403_sync_in_aunroll_vunroll_x_in_c1_eni67_403_439_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist403_sync_in_aunroll_vunroll_x_in_c1_eni67_403_439_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist403_sync_in_aunroll_vunroll_x_in_c1_eni67_403_439_mem_aa),
        .data_a(redist403_sync_in_aunroll_vunroll_x_in_c1_eni67_403_439_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist403_sync_in_aunroll_vunroll_x_in_c1_eni67_403_439_mem_ab),
        .q_b(redist403_sync_in_aunroll_vunroll_x_in_c1_eni67_403_439_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist403_sync_in_aunroll_vunroll_x_in_c1_eni67_403_439_mem_q = redist403_sync_in_aunroll_vunroll_x_in_c1_eni67_403_439_mem_iq[31:0];

    // redist403_sync_in_aunroll_vunroll_x_in_c1_eni67_403_439_outputreg0(DELAY,3159)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist403_sync_in_aunroll_vunroll_x_in_c1_eni67_403_439_outputreg0_q <= redist403_sync_in_aunroll_vunroll_x_in_c1_eni67_403_439_mem_q;
        end
    end

    // redist146_sync_in_aunroll_vunroll_x_in_c1_eni67_147_439_rdcnt(ADD,1648)
    assign redist146_sync_in_aunroll_vunroll_x_in_c1_eni67_147_439_rdcnt_a = {1'b0, redist146_sync_in_aunroll_vunroll_x_in_c1_eni67_147_439_wraddr_q};
    assign redist146_sync_in_aunroll_vunroll_x_in_c1_eni67_147_439_rdcnt_b = {1'b0, redist146_sync_in_aunroll_vunroll_x_in_c1_eni67_147_439_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist146_sync_in_aunroll_vunroll_x_in_c1_eni67_147_439_rdcnt_o <= $unsigned(redist146_sync_in_aunroll_vunroll_x_in_c1_eni67_147_439_rdcnt_a) + $unsigned(redist146_sync_in_aunroll_vunroll_x_in_c1_eni67_147_439_rdcnt_b);
        end
    end
    assign redist146_sync_in_aunroll_vunroll_x_in_c1_eni67_147_439_rdcnt_q = redist146_sync_in_aunroll_vunroll_x_in_c1_eni67_147_439_rdcnt_o[9:0];

    // redist146_sync_in_aunroll_vunroll_x_in_c1_eni67_147_439_inputreg0(DELAY,1643)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist146_sync_in_aunroll_vunroll_x_in_c1_eni67_147_439_inputreg0_q <= in_c1_eni67_147;
        end
    end

    // redist146_sync_in_aunroll_vunroll_x_in_c1_eni67_147_439_wraddr(COUNTER,1646)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist146_sync_in_aunroll_vunroll_x_in_c1_eni67_147_439_wraddr_i <= $unsigned(redist146_sync_in_aunroll_vunroll_x_in_c1_eni67_147_439_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist146_sync_in_aunroll_vunroll_x_in_c1_eni67_147_439_wraddr_q = redist146_sync_in_aunroll_vunroll_x_in_c1_eni67_147_439_wraddr_i[8:0];

    // redist146_sync_in_aunroll_vunroll_x_in_c1_eni67_147_439_mem(DUALMEM,1645)
    assign redist146_sync_in_aunroll_vunroll_x_in_c1_eni67_147_439_mem_ia = redist146_sync_in_aunroll_vunroll_x_in_c1_eni67_147_439_inputreg0_q;
    assign redist146_sync_in_aunroll_vunroll_x_in_c1_eni67_147_439_mem_aa = redist146_sync_in_aunroll_vunroll_x_in_c1_eni67_147_439_wraddr_q;
    assign redist146_sync_in_aunroll_vunroll_x_in_c1_eni67_147_439_mem_ab = redist146_sync_in_aunroll_vunroll_x_in_c1_eni67_147_439_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist146_sync_in_aunroll_vunroll_x_in_c1_eni67_147_439_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist146_sync_in_aunroll_vunroll_x_in_c1_eni67_147_439_mem_aa),
        .data_a(redist146_sync_in_aunroll_vunroll_x_in_c1_eni67_147_439_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist146_sync_in_aunroll_vunroll_x_in_c1_eni67_147_439_mem_ab),
        .q_b(redist146_sync_in_aunroll_vunroll_x_in_c1_eni67_147_439_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist146_sync_in_aunroll_vunroll_x_in_c1_eni67_147_439_mem_q = redist146_sync_in_aunroll_vunroll_x_in_c1_eni67_147_439_mem_iq[31:0];

    // redist146_sync_in_aunroll_vunroll_x_in_c1_eni67_147_439_outputreg0(DELAY,1644)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist146_sync_in_aunroll_vunroll_x_in_c1_eni67_147_439_outputreg0_q <= redist146_sync_in_aunroll_vunroll_x_in_c1_eni67_147_439_mem_q;
        end
    end

    // redist147_sync_in_aunroll_vunroll_x_in_c1_eni67_148_440_offset(CONSTANT,1653)
    assign redist147_sync_in_aunroll_vunroll_x_in_c1_eni67_148_440_offset_q = 9'b001001101;

    // redist404_sync_in_aunroll_vunroll_x_in_c1_eni67_404_440_rdcnt(ADD,3169)
    assign redist404_sync_in_aunroll_vunroll_x_in_c1_eni67_404_440_rdcnt_a = {1'b0, redist404_sync_in_aunroll_vunroll_x_in_c1_eni67_404_440_wraddr_q};
    assign redist404_sync_in_aunroll_vunroll_x_in_c1_eni67_404_440_rdcnt_b = {1'b0, redist147_sync_in_aunroll_vunroll_x_in_c1_eni67_148_440_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist404_sync_in_aunroll_vunroll_x_in_c1_eni67_404_440_rdcnt_o <= $unsigned(redist404_sync_in_aunroll_vunroll_x_in_c1_eni67_404_440_rdcnt_a) + $unsigned(redist404_sync_in_aunroll_vunroll_x_in_c1_eni67_404_440_rdcnt_b);
        end
    end
    assign redist404_sync_in_aunroll_vunroll_x_in_c1_eni67_404_440_rdcnt_q = redist404_sync_in_aunroll_vunroll_x_in_c1_eni67_404_440_rdcnt_o[9:0];

    // redist404_sync_in_aunroll_vunroll_x_in_c1_eni67_404_440_inputreg0(DELAY,3164)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist404_sync_in_aunroll_vunroll_x_in_c1_eni67_404_440_inputreg0_q <= in_c1_eni67_404;
        end
    end

    // redist404_sync_in_aunroll_vunroll_x_in_c1_eni67_404_440_wraddr(COUNTER,3167)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist404_sync_in_aunroll_vunroll_x_in_c1_eni67_404_440_wraddr_i <= $unsigned(redist404_sync_in_aunroll_vunroll_x_in_c1_eni67_404_440_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist404_sync_in_aunroll_vunroll_x_in_c1_eni67_404_440_wraddr_q = redist404_sync_in_aunroll_vunroll_x_in_c1_eni67_404_440_wraddr_i[8:0];

    // redist404_sync_in_aunroll_vunroll_x_in_c1_eni67_404_440_mem(DUALMEM,3166)
    assign redist404_sync_in_aunroll_vunroll_x_in_c1_eni67_404_440_mem_ia = redist404_sync_in_aunroll_vunroll_x_in_c1_eni67_404_440_inputreg0_q;
    assign redist404_sync_in_aunroll_vunroll_x_in_c1_eni67_404_440_mem_aa = redist404_sync_in_aunroll_vunroll_x_in_c1_eni67_404_440_wraddr_q;
    assign redist404_sync_in_aunroll_vunroll_x_in_c1_eni67_404_440_mem_ab = redist404_sync_in_aunroll_vunroll_x_in_c1_eni67_404_440_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist404_sync_in_aunroll_vunroll_x_in_c1_eni67_404_440_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist404_sync_in_aunroll_vunroll_x_in_c1_eni67_404_440_mem_aa),
        .data_a(redist404_sync_in_aunroll_vunroll_x_in_c1_eni67_404_440_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist404_sync_in_aunroll_vunroll_x_in_c1_eni67_404_440_mem_ab),
        .q_b(redist404_sync_in_aunroll_vunroll_x_in_c1_eni67_404_440_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist404_sync_in_aunroll_vunroll_x_in_c1_eni67_404_440_mem_q = redist404_sync_in_aunroll_vunroll_x_in_c1_eni67_404_440_mem_iq[31:0];

    // redist404_sync_in_aunroll_vunroll_x_in_c1_eni67_404_440_outputreg0(DELAY,3165)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist404_sync_in_aunroll_vunroll_x_in_c1_eni67_404_440_outputreg0_q <= redist404_sync_in_aunroll_vunroll_x_in_c1_eni67_404_440_mem_q;
        end
    end

    // redist147_sync_in_aunroll_vunroll_x_in_c1_eni67_148_440_rdcnt(ADD,1654)
    assign redist147_sync_in_aunroll_vunroll_x_in_c1_eni67_148_440_rdcnt_a = {1'b0, redist147_sync_in_aunroll_vunroll_x_in_c1_eni67_148_440_wraddr_q};
    assign redist147_sync_in_aunroll_vunroll_x_in_c1_eni67_148_440_rdcnt_b = {1'b0, redist147_sync_in_aunroll_vunroll_x_in_c1_eni67_148_440_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist147_sync_in_aunroll_vunroll_x_in_c1_eni67_148_440_rdcnt_o <= $unsigned(redist147_sync_in_aunroll_vunroll_x_in_c1_eni67_148_440_rdcnt_a) + $unsigned(redist147_sync_in_aunroll_vunroll_x_in_c1_eni67_148_440_rdcnt_b);
        end
    end
    assign redist147_sync_in_aunroll_vunroll_x_in_c1_eni67_148_440_rdcnt_q = redist147_sync_in_aunroll_vunroll_x_in_c1_eni67_148_440_rdcnt_o[9:0];

    // redist147_sync_in_aunroll_vunroll_x_in_c1_eni67_148_440_inputreg0(DELAY,1649)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist147_sync_in_aunroll_vunroll_x_in_c1_eni67_148_440_inputreg0_q <= in_c1_eni67_148;
        end
    end

    // redist147_sync_in_aunroll_vunroll_x_in_c1_eni67_148_440_wraddr(COUNTER,1652)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist147_sync_in_aunroll_vunroll_x_in_c1_eni67_148_440_wraddr_i <= $unsigned(redist147_sync_in_aunroll_vunroll_x_in_c1_eni67_148_440_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist147_sync_in_aunroll_vunroll_x_in_c1_eni67_148_440_wraddr_q = redist147_sync_in_aunroll_vunroll_x_in_c1_eni67_148_440_wraddr_i[8:0];

    // redist147_sync_in_aunroll_vunroll_x_in_c1_eni67_148_440_mem(DUALMEM,1651)
    assign redist147_sync_in_aunroll_vunroll_x_in_c1_eni67_148_440_mem_ia = redist147_sync_in_aunroll_vunroll_x_in_c1_eni67_148_440_inputreg0_q;
    assign redist147_sync_in_aunroll_vunroll_x_in_c1_eni67_148_440_mem_aa = redist147_sync_in_aunroll_vunroll_x_in_c1_eni67_148_440_wraddr_q;
    assign redist147_sync_in_aunroll_vunroll_x_in_c1_eni67_148_440_mem_ab = redist147_sync_in_aunroll_vunroll_x_in_c1_eni67_148_440_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist147_sync_in_aunroll_vunroll_x_in_c1_eni67_148_440_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist147_sync_in_aunroll_vunroll_x_in_c1_eni67_148_440_mem_aa),
        .data_a(redist147_sync_in_aunroll_vunroll_x_in_c1_eni67_148_440_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist147_sync_in_aunroll_vunroll_x_in_c1_eni67_148_440_mem_ab),
        .q_b(redist147_sync_in_aunroll_vunroll_x_in_c1_eni67_148_440_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist147_sync_in_aunroll_vunroll_x_in_c1_eni67_148_440_mem_q = redist147_sync_in_aunroll_vunroll_x_in_c1_eni67_148_440_mem_iq[31:0];

    // redist147_sync_in_aunroll_vunroll_x_in_c1_eni67_148_440_outputreg0(DELAY,1650)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist147_sync_in_aunroll_vunroll_x_in_c1_eni67_148_440_outputreg0_q <= redist147_sync_in_aunroll_vunroll_x_in_c1_eni67_148_440_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod478_cnn2154_dspb_native_dot_product_vunroll_x(BLACKBOX,80)@1531
    // in in_0@1532
    // in in_1@1532
    // in in_scalarProductPortChainin@1532
    // out out_primWireOut@1537
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000072Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod478_cnn2154_dspb_native_dot_product_vunroll_x (
        .in_0(redist147_sync_in_aunroll_vunroll_x_in_c1_eni67_148_440_outputreg0_q),
        .in_1(redist404_sync_in_aunroll_vunroll_x_in_c1_eni67_404_440_outputreg0_q),
        .in_2(redist146_sync_in_aunroll_vunroll_x_in_c1_eni67_147_439_outputreg0_q),
        .in_3(redist403_sync_in_aunroll_vunroll_x_in_c1_eni67_403_439_outputreg0_q),
        .in_scalarProductPortChainin(redist570_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod473_cnn2148_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod478_cnn2154_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist569_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod478_cnn2154_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,710)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist569_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod478_cnn2154_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod478_cnn2154_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist148_sync_in_aunroll_vunroll_x_in_c1_eni67_149_445_offset(CONSTANT,1659)
    assign redist148_sync_in_aunroll_vunroll_x_in_c1_eni67_149_445_offset_q = 9'b001001000;

    // redist405_sync_in_aunroll_vunroll_x_in_c1_eni67_405_445_rdcnt(ADD,3175)
    assign redist405_sync_in_aunroll_vunroll_x_in_c1_eni67_405_445_rdcnt_a = {1'b0, redist405_sync_in_aunroll_vunroll_x_in_c1_eni67_405_445_wraddr_q};
    assign redist405_sync_in_aunroll_vunroll_x_in_c1_eni67_405_445_rdcnt_b = {1'b0, redist148_sync_in_aunroll_vunroll_x_in_c1_eni67_149_445_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist405_sync_in_aunroll_vunroll_x_in_c1_eni67_405_445_rdcnt_o <= $unsigned(redist405_sync_in_aunroll_vunroll_x_in_c1_eni67_405_445_rdcnt_a) + $unsigned(redist405_sync_in_aunroll_vunroll_x_in_c1_eni67_405_445_rdcnt_b);
        end
    end
    assign redist405_sync_in_aunroll_vunroll_x_in_c1_eni67_405_445_rdcnt_q = redist405_sync_in_aunroll_vunroll_x_in_c1_eni67_405_445_rdcnt_o[9:0];

    // redist405_sync_in_aunroll_vunroll_x_in_c1_eni67_405_445_inputreg0(DELAY,3170)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist405_sync_in_aunroll_vunroll_x_in_c1_eni67_405_445_inputreg0_q <= in_c1_eni67_405;
        end
    end

    // redist405_sync_in_aunroll_vunroll_x_in_c1_eni67_405_445_wraddr(COUNTER,3173)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist405_sync_in_aunroll_vunroll_x_in_c1_eni67_405_445_wraddr_i <= $unsigned(redist405_sync_in_aunroll_vunroll_x_in_c1_eni67_405_445_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist405_sync_in_aunroll_vunroll_x_in_c1_eni67_405_445_wraddr_q = redist405_sync_in_aunroll_vunroll_x_in_c1_eni67_405_445_wraddr_i[8:0];

    // redist405_sync_in_aunroll_vunroll_x_in_c1_eni67_405_445_mem(DUALMEM,3172)
    assign redist405_sync_in_aunroll_vunroll_x_in_c1_eni67_405_445_mem_ia = redist405_sync_in_aunroll_vunroll_x_in_c1_eni67_405_445_inputreg0_q;
    assign redist405_sync_in_aunroll_vunroll_x_in_c1_eni67_405_445_mem_aa = redist405_sync_in_aunroll_vunroll_x_in_c1_eni67_405_445_wraddr_q;
    assign redist405_sync_in_aunroll_vunroll_x_in_c1_eni67_405_445_mem_ab = redist405_sync_in_aunroll_vunroll_x_in_c1_eni67_405_445_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist405_sync_in_aunroll_vunroll_x_in_c1_eni67_405_445_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist405_sync_in_aunroll_vunroll_x_in_c1_eni67_405_445_mem_aa),
        .data_a(redist405_sync_in_aunroll_vunroll_x_in_c1_eni67_405_445_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist405_sync_in_aunroll_vunroll_x_in_c1_eni67_405_445_mem_ab),
        .q_b(redist405_sync_in_aunroll_vunroll_x_in_c1_eni67_405_445_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist405_sync_in_aunroll_vunroll_x_in_c1_eni67_405_445_mem_q = redist405_sync_in_aunroll_vunroll_x_in_c1_eni67_405_445_mem_iq[31:0];

    // redist405_sync_in_aunroll_vunroll_x_in_c1_eni67_405_445_outputreg0(DELAY,3171)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist405_sync_in_aunroll_vunroll_x_in_c1_eni67_405_445_outputreg0_q <= redist405_sync_in_aunroll_vunroll_x_in_c1_eni67_405_445_mem_q;
        end
    end

    // redist148_sync_in_aunroll_vunroll_x_in_c1_eni67_149_445_rdcnt(ADD,1660)
    assign redist148_sync_in_aunroll_vunroll_x_in_c1_eni67_149_445_rdcnt_a = {1'b0, redist148_sync_in_aunroll_vunroll_x_in_c1_eni67_149_445_wraddr_q};
    assign redist148_sync_in_aunroll_vunroll_x_in_c1_eni67_149_445_rdcnt_b = {1'b0, redist148_sync_in_aunroll_vunroll_x_in_c1_eni67_149_445_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist148_sync_in_aunroll_vunroll_x_in_c1_eni67_149_445_rdcnt_o <= $unsigned(redist148_sync_in_aunroll_vunroll_x_in_c1_eni67_149_445_rdcnt_a) + $unsigned(redist148_sync_in_aunroll_vunroll_x_in_c1_eni67_149_445_rdcnt_b);
        end
    end
    assign redist148_sync_in_aunroll_vunroll_x_in_c1_eni67_149_445_rdcnt_q = redist148_sync_in_aunroll_vunroll_x_in_c1_eni67_149_445_rdcnt_o[9:0];

    // redist148_sync_in_aunroll_vunroll_x_in_c1_eni67_149_445_inputreg0(DELAY,1655)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist148_sync_in_aunroll_vunroll_x_in_c1_eni67_149_445_inputreg0_q <= in_c1_eni67_149;
        end
    end

    // redist148_sync_in_aunroll_vunroll_x_in_c1_eni67_149_445_wraddr(COUNTER,1658)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist148_sync_in_aunroll_vunroll_x_in_c1_eni67_149_445_wraddr_i <= $unsigned(redist148_sync_in_aunroll_vunroll_x_in_c1_eni67_149_445_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist148_sync_in_aunroll_vunroll_x_in_c1_eni67_149_445_wraddr_q = redist148_sync_in_aunroll_vunroll_x_in_c1_eni67_149_445_wraddr_i[8:0];

    // redist148_sync_in_aunroll_vunroll_x_in_c1_eni67_149_445_mem(DUALMEM,1657)
    assign redist148_sync_in_aunroll_vunroll_x_in_c1_eni67_149_445_mem_ia = redist148_sync_in_aunroll_vunroll_x_in_c1_eni67_149_445_inputreg0_q;
    assign redist148_sync_in_aunroll_vunroll_x_in_c1_eni67_149_445_mem_aa = redist148_sync_in_aunroll_vunroll_x_in_c1_eni67_149_445_wraddr_q;
    assign redist148_sync_in_aunroll_vunroll_x_in_c1_eni67_149_445_mem_ab = redist148_sync_in_aunroll_vunroll_x_in_c1_eni67_149_445_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist148_sync_in_aunroll_vunroll_x_in_c1_eni67_149_445_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist148_sync_in_aunroll_vunroll_x_in_c1_eni67_149_445_mem_aa),
        .data_a(redist148_sync_in_aunroll_vunroll_x_in_c1_eni67_149_445_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist148_sync_in_aunroll_vunroll_x_in_c1_eni67_149_445_mem_ab),
        .q_b(redist148_sync_in_aunroll_vunroll_x_in_c1_eni67_149_445_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist148_sync_in_aunroll_vunroll_x_in_c1_eni67_149_445_mem_q = redist148_sync_in_aunroll_vunroll_x_in_c1_eni67_149_445_mem_iq[31:0];

    // redist148_sync_in_aunroll_vunroll_x_in_c1_eni67_149_445_outputreg0(DELAY,1656)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist148_sync_in_aunroll_vunroll_x_in_c1_eni67_149_445_outputreg0_q <= redist148_sync_in_aunroll_vunroll_x_in_c1_eni67_149_445_mem_q;
        end
    end

    // redist149_sync_in_aunroll_vunroll_x_in_c1_eni67_150_446_offset(CONSTANT,1665)
    assign redist149_sync_in_aunroll_vunroll_x_in_c1_eni67_150_446_offset_q = 9'b001000111;

    // redist406_sync_in_aunroll_vunroll_x_in_c1_eni67_406_446_rdcnt(ADD,3181)
    assign redist406_sync_in_aunroll_vunroll_x_in_c1_eni67_406_446_rdcnt_a = {1'b0, redist406_sync_in_aunroll_vunroll_x_in_c1_eni67_406_446_wraddr_q};
    assign redist406_sync_in_aunroll_vunroll_x_in_c1_eni67_406_446_rdcnt_b = {1'b0, redist149_sync_in_aunroll_vunroll_x_in_c1_eni67_150_446_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist406_sync_in_aunroll_vunroll_x_in_c1_eni67_406_446_rdcnt_o <= $unsigned(redist406_sync_in_aunroll_vunroll_x_in_c1_eni67_406_446_rdcnt_a) + $unsigned(redist406_sync_in_aunroll_vunroll_x_in_c1_eni67_406_446_rdcnt_b);
        end
    end
    assign redist406_sync_in_aunroll_vunroll_x_in_c1_eni67_406_446_rdcnt_q = redist406_sync_in_aunroll_vunroll_x_in_c1_eni67_406_446_rdcnt_o[9:0];

    // redist406_sync_in_aunroll_vunroll_x_in_c1_eni67_406_446_inputreg0(DELAY,3176)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist406_sync_in_aunroll_vunroll_x_in_c1_eni67_406_446_inputreg0_q <= in_c1_eni67_406;
        end
    end

    // redist406_sync_in_aunroll_vunroll_x_in_c1_eni67_406_446_wraddr(COUNTER,3179)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist406_sync_in_aunroll_vunroll_x_in_c1_eni67_406_446_wraddr_i <= $unsigned(redist406_sync_in_aunroll_vunroll_x_in_c1_eni67_406_446_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist406_sync_in_aunroll_vunroll_x_in_c1_eni67_406_446_wraddr_q = redist406_sync_in_aunroll_vunroll_x_in_c1_eni67_406_446_wraddr_i[8:0];

    // redist406_sync_in_aunroll_vunroll_x_in_c1_eni67_406_446_mem(DUALMEM,3178)
    assign redist406_sync_in_aunroll_vunroll_x_in_c1_eni67_406_446_mem_ia = redist406_sync_in_aunroll_vunroll_x_in_c1_eni67_406_446_inputreg0_q;
    assign redist406_sync_in_aunroll_vunroll_x_in_c1_eni67_406_446_mem_aa = redist406_sync_in_aunroll_vunroll_x_in_c1_eni67_406_446_wraddr_q;
    assign redist406_sync_in_aunroll_vunroll_x_in_c1_eni67_406_446_mem_ab = redist406_sync_in_aunroll_vunroll_x_in_c1_eni67_406_446_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist406_sync_in_aunroll_vunroll_x_in_c1_eni67_406_446_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist406_sync_in_aunroll_vunroll_x_in_c1_eni67_406_446_mem_aa),
        .data_a(redist406_sync_in_aunroll_vunroll_x_in_c1_eni67_406_446_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist406_sync_in_aunroll_vunroll_x_in_c1_eni67_406_446_mem_ab),
        .q_b(redist406_sync_in_aunroll_vunroll_x_in_c1_eni67_406_446_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist406_sync_in_aunroll_vunroll_x_in_c1_eni67_406_446_mem_q = redist406_sync_in_aunroll_vunroll_x_in_c1_eni67_406_446_mem_iq[31:0];

    // redist406_sync_in_aunroll_vunroll_x_in_c1_eni67_406_446_outputreg0(DELAY,3177)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist406_sync_in_aunroll_vunroll_x_in_c1_eni67_406_446_outputreg0_q <= redist406_sync_in_aunroll_vunroll_x_in_c1_eni67_406_446_mem_q;
        end
    end

    // redist149_sync_in_aunroll_vunroll_x_in_c1_eni67_150_446_rdcnt(ADD,1666)
    assign redist149_sync_in_aunroll_vunroll_x_in_c1_eni67_150_446_rdcnt_a = {1'b0, redist149_sync_in_aunroll_vunroll_x_in_c1_eni67_150_446_wraddr_q};
    assign redist149_sync_in_aunroll_vunroll_x_in_c1_eni67_150_446_rdcnt_b = {1'b0, redist149_sync_in_aunroll_vunroll_x_in_c1_eni67_150_446_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist149_sync_in_aunroll_vunroll_x_in_c1_eni67_150_446_rdcnt_o <= $unsigned(redist149_sync_in_aunroll_vunroll_x_in_c1_eni67_150_446_rdcnt_a) + $unsigned(redist149_sync_in_aunroll_vunroll_x_in_c1_eni67_150_446_rdcnt_b);
        end
    end
    assign redist149_sync_in_aunroll_vunroll_x_in_c1_eni67_150_446_rdcnt_q = redist149_sync_in_aunroll_vunroll_x_in_c1_eni67_150_446_rdcnt_o[9:0];

    // redist149_sync_in_aunroll_vunroll_x_in_c1_eni67_150_446_inputreg0(DELAY,1661)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist149_sync_in_aunroll_vunroll_x_in_c1_eni67_150_446_inputreg0_q <= in_c1_eni67_150;
        end
    end

    // redist149_sync_in_aunroll_vunroll_x_in_c1_eni67_150_446_wraddr(COUNTER,1664)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist149_sync_in_aunroll_vunroll_x_in_c1_eni67_150_446_wraddr_i <= $unsigned(redist149_sync_in_aunroll_vunroll_x_in_c1_eni67_150_446_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist149_sync_in_aunroll_vunroll_x_in_c1_eni67_150_446_wraddr_q = redist149_sync_in_aunroll_vunroll_x_in_c1_eni67_150_446_wraddr_i[8:0];

    // redist149_sync_in_aunroll_vunroll_x_in_c1_eni67_150_446_mem(DUALMEM,1663)
    assign redist149_sync_in_aunroll_vunroll_x_in_c1_eni67_150_446_mem_ia = redist149_sync_in_aunroll_vunroll_x_in_c1_eni67_150_446_inputreg0_q;
    assign redist149_sync_in_aunroll_vunroll_x_in_c1_eni67_150_446_mem_aa = redist149_sync_in_aunroll_vunroll_x_in_c1_eni67_150_446_wraddr_q;
    assign redist149_sync_in_aunroll_vunroll_x_in_c1_eni67_150_446_mem_ab = redist149_sync_in_aunroll_vunroll_x_in_c1_eni67_150_446_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist149_sync_in_aunroll_vunroll_x_in_c1_eni67_150_446_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist149_sync_in_aunroll_vunroll_x_in_c1_eni67_150_446_mem_aa),
        .data_a(redist149_sync_in_aunroll_vunroll_x_in_c1_eni67_150_446_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist149_sync_in_aunroll_vunroll_x_in_c1_eni67_150_446_mem_ab),
        .q_b(redist149_sync_in_aunroll_vunroll_x_in_c1_eni67_150_446_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist149_sync_in_aunroll_vunroll_x_in_c1_eni67_150_446_mem_q = redist149_sync_in_aunroll_vunroll_x_in_c1_eni67_150_446_mem_iq[31:0];

    // redist149_sync_in_aunroll_vunroll_x_in_c1_eni67_150_446_outputreg0(DELAY,1662)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist149_sync_in_aunroll_vunroll_x_in_c1_eni67_150_446_outputreg0_q <= redist149_sync_in_aunroll_vunroll_x_in_c1_eni67_150_446_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod483_cnn2161_dspb_native_dot_product_vunroll_x(BLACKBOX,81)@1537
    // in in_0@1538
    // in in_1@1538
    // in in_scalarProductPortChainin@1538
    // out out_primWireOut@1543
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000073Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod483_cnn2161_dspb_native_dot_product_vunroll_x (
        .in_0(redist149_sync_in_aunroll_vunroll_x_in_c1_eni67_150_446_outputreg0_q),
        .in_1(redist406_sync_in_aunroll_vunroll_x_in_c1_eni67_406_446_outputreg0_q),
        .in_2(redist148_sync_in_aunroll_vunroll_x_in_c1_eni67_149_445_outputreg0_q),
        .in_3(redist405_sync_in_aunroll_vunroll_x_in_c1_eni67_405_445_outputreg0_q),
        .in_scalarProductPortChainin(redist569_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod478_cnn2154_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod483_cnn2161_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist568_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod483_cnn2161_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,709)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist568_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod483_cnn2161_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod483_cnn2161_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist150_sync_in_aunroll_vunroll_x_in_c1_eni67_151_451_offset(CONSTANT,1671)
    assign redist150_sync_in_aunroll_vunroll_x_in_c1_eni67_151_451_offset_q = 9'b001000010;

    // redist407_sync_in_aunroll_vunroll_x_in_c1_eni67_407_451_rdcnt(ADD,3187)
    assign redist407_sync_in_aunroll_vunroll_x_in_c1_eni67_407_451_rdcnt_a = {1'b0, redist407_sync_in_aunroll_vunroll_x_in_c1_eni67_407_451_wraddr_q};
    assign redist407_sync_in_aunroll_vunroll_x_in_c1_eni67_407_451_rdcnt_b = {1'b0, redist150_sync_in_aunroll_vunroll_x_in_c1_eni67_151_451_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist407_sync_in_aunroll_vunroll_x_in_c1_eni67_407_451_rdcnt_o <= $unsigned(redist407_sync_in_aunroll_vunroll_x_in_c1_eni67_407_451_rdcnt_a) + $unsigned(redist407_sync_in_aunroll_vunroll_x_in_c1_eni67_407_451_rdcnt_b);
        end
    end
    assign redist407_sync_in_aunroll_vunroll_x_in_c1_eni67_407_451_rdcnt_q = redist407_sync_in_aunroll_vunroll_x_in_c1_eni67_407_451_rdcnt_o[9:0];

    // redist407_sync_in_aunroll_vunroll_x_in_c1_eni67_407_451_inputreg0(DELAY,3182)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist407_sync_in_aunroll_vunroll_x_in_c1_eni67_407_451_inputreg0_q <= in_c1_eni67_407;
        end
    end

    // redist407_sync_in_aunroll_vunroll_x_in_c1_eni67_407_451_wraddr(COUNTER,3185)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist407_sync_in_aunroll_vunroll_x_in_c1_eni67_407_451_wraddr_i <= $unsigned(redist407_sync_in_aunroll_vunroll_x_in_c1_eni67_407_451_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist407_sync_in_aunroll_vunroll_x_in_c1_eni67_407_451_wraddr_q = redist407_sync_in_aunroll_vunroll_x_in_c1_eni67_407_451_wraddr_i[8:0];

    // redist407_sync_in_aunroll_vunroll_x_in_c1_eni67_407_451_mem(DUALMEM,3184)
    assign redist407_sync_in_aunroll_vunroll_x_in_c1_eni67_407_451_mem_ia = redist407_sync_in_aunroll_vunroll_x_in_c1_eni67_407_451_inputreg0_q;
    assign redist407_sync_in_aunroll_vunroll_x_in_c1_eni67_407_451_mem_aa = redist407_sync_in_aunroll_vunroll_x_in_c1_eni67_407_451_wraddr_q;
    assign redist407_sync_in_aunroll_vunroll_x_in_c1_eni67_407_451_mem_ab = redist407_sync_in_aunroll_vunroll_x_in_c1_eni67_407_451_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist407_sync_in_aunroll_vunroll_x_in_c1_eni67_407_451_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist407_sync_in_aunroll_vunroll_x_in_c1_eni67_407_451_mem_aa),
        .data_a(redist407_sync_in_aunroll_vunroll_x_in_c1_eni67_407_451_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist407_sync_in_aunroll_vunroll_x_in_c1_eni67_407_451_mem_ab),
        .q_b(redist407_sync_in_aunroll_vunroll_x_in_c1_eni67_407_451_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist407_sync_in_aunroll_vunroll_x_in_c1_eni67_407_451_mem_q = redist407_sync_in_aunroll_vunroll_x_in_c1_eni67_407_451_mem_iq[31:0];

    // redist407_sync_in_aunroll_vunroll_x_in_c1_eni67_407_451_outputreg0(DELAY,3183)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist407_sync_in_aunroll_vunroll_x_in_c1_eni67_407_451_outputreg0_q <= redist407_sync_in_aunroll_vunroll_x_in_c1_eni67_407_451_mem_q;
        end
    end

    // redist150_sync_in_aunroll_vunroll_x_in_c1_eni67_151_451_rdcnt(ADD,1672)
    assign redist150_sync_in_aunroll_vunroll_x_in_c1_eni67_151_451_rdcnt_a = {1'b0, redist150_sync_in_aunroll_vunroll_x_in_c1_eni67_151_451_wraddr_q};
    assign redist150_sync_in_aunroll_vunroll_x_in_c1_eni67_151_451_rdcnt_b = {1'b0, redist150_sync_in_aunroll_vunroll_x_in_c1_eni67_151_451_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist150_sync_in_aunroll_vunroll_x_in_c1_eni67_151_451_rdcnt_o <= $unsigned(redist150_sync_in_aunroll_vunroll_x_in_c1_eni67_151_451_rdcnt_a) + $unsigned(redist150_sync_in_aunroll_vunroll_x_in_c1_eni67_151_451_rdcnt_b);
        end
    end
    assign redist150_sync_in_aunroll_vunroll_x_in_c1_eni67_151_451_rdcnt_q = redist150_sync_in_aunroll_vunroll_x_in_c1_eni67_151_451_rdcnt_o[9:0];

    // redist150_sync_in_aunroll_vunroll_x_in_c1_eni67_151_451_inputreg0(DELAY,1667)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist150_sync_in_aunroll_vunroll_x_in_c1_eni67_151_451_inputreg0_q <= in_c1_eni67_151;
        end
    end

    // redist150_sync_in_aunroll_vunroll_x_in_c1_eni67_151_451_wraddr(COUNTER,1670)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist150_sync_in_aunroll_vunroll_x_in_c1_eni67_151_451_wraddr_i <= $unsigned(redist150_sync_in_aunroll_vunroll_x_in_c1_eni67_151_451_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist150_sync_in_aunroll_vunroll_x_in_c1_eni67_151_451_wraddr_q = redist150_sync_in_aunroll_vunroll_x_in_c1_eni67_151_451_wraddr_i[8:0];

    // redist150_sync_in_aunroll_vunroll_x_in_c1_eni67_151_451_mem(DUALMEM,1669)
    assign redist150_sync_in_aunroll_vunroll_x_in_c1_eni67_151_451_mem_ia = redist150_sync_in_aunroll_vunroll_x_in_c1_eni67_151_451_inputreg0_q;
    assign redist150_sync_in_aunroll_vunroll_x_in_c1_eni67_151_451_mem_aa = redist150_sync_in_aunroll_vunroll_x_in_c1_eni67_151_451_wraddr_q;
    assign redist150_sync_in_aunroll_vunroll_x_in_c1_eni67_151_451_mem_ab = redist150_sync_in_aunroll_vunroll_x_in_c1_eni67_151_451_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist150_sync_in_aunroll_vunroll_x_in_c1_eni67_151_451_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist150_sync_in_aunroll_vunroll_x_in_c1_eni67_151_451_mem_aa),
        .data_a(redist150_sync_in_aunroll_vunroll_x_in_c1_eni67_151_451_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist150_sync_in_aunroll_vunroll_x_in_c1_eni67_151_451_mem_ab),
        .q_b(redist150_sync_in_aunroll_vunroll_x_in_c1_eni67_151_451_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist150_sync_in_aunroll_vunroll_x_in_c1_eni67_151_451_mem_q = redist150_sync_in_aunroll_vunroll_x_in_c1_eni67_151_451_mem_iq[31:0];

    // redist150_sync_in_aunroll_vunroll_x_in_c1_eni67_151_451_outputreg0(DELAY,1668)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist150_sync_in_aunroll_vunroll_x_in_c1_eni67_151_451_outputreg0_q <= redist150_sync_in_aunroll_vunroll_x_in_c1_eni67_151_451_mem_q;
        end
    end

    // redist151_sync_in_aunroll_vunroll_x_in_c1_eni67_152_452_offset(CONSTANT,1677)
    assign redist151_sync_in_aunroll_vunroll_x_in_c1_eni67_152_452_offset_q = 9'b001000001;

    // redist408_sync_in_aunroll_vunroll_x_in_c1_eni67_408_452_rdcnt(ADD,3193)
    assign redist408_sync_in_aunroll_vunroll_x_in_c1_eni67_408_452_rdcnt_a = {1'b0, redist408_sync_in_aunroll_vunroll_x_in_c1_eni67_408_452_wraddr_q};
    assign redist408_sync_in_aunroll_vunroll_x_in_c1_eni67_408_452_rdcnt_b = {1'b0, redist151_sync_in_aunroll_vunroll_x_in_c1_eni67_152_452_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist408_sync_in_aunroll_vunroll_x_in_c1_eni67_408_452_rdcnt_o <= $unsigned(redist408_sync_in_aunroll_vunroll_x_in_c1_eni67_408_452_rdcnt_a) + $unsigned(redist408_sync_in_aunroll_vunroll_x_in_c1_eni67_408_452_rdcnt_b);
        end
    end
    assign redist408_sync_in_aunroll_vunroll_x_in_c1_eni67_408_452_rdcnt_q = redist408_sync_in_aunroll_vunroll_x_in_c1_eni67_408_452_rdcnt_o[9:0];

    // redist408_sync_in_aunroll_vunroll_x_in_c1_eni67_408_452_inputreg0(DELAY,3188)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist408_sync_in_aunroll_vunroll_x_in_c1_eni67_408_452_inputreg0_q <= in_c1_eni67_408;
        end
    end

    // redist408_sync_in_aunroll_vunroll_x_in_c1_eni67_408_452_wraddr(COUNTER,3191)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist408_sync_in_aunroll_vunroll_x_in_c1_eni67_408_452_wraddr_i <= $unsigned(redist408_sync_in_aunroll_vunroll_x_in_c1_eni67_408_452_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist408_sync_in_aunroll_vunroll_x_in_c1_eni67_408_452_wraddr_q = redist408_sync_in_aunroll_vunroll_x_in_c1_eni67_408_452_wraddr_i[8:0];

    // redist408_sync_in_aunroll_vunroll_x_in_c1_eni67_408_452_mem(DUALMEM,3190)
    assign redist408_sync_in_aunroll_vunroll_x_in_c1_eni67_408_452_mem_ia = redist408_sync_in_aunroll_vunroll_x_in_c1_eni67_408_452_inputreg0_q;
    assign redist408_sync_in_aunroll_vunroll_x_in_c1_eni67_408_452_mem_aa = redist408_sync_in_aunroll_vunroll_x_in_c1_eni67_408_452_wraddr_q;
    assign redist408_sync_in_aunroll_vunroll_x_in_c1_eni67_408_452_mem_ab = redist408_sync_in_aunroll_vunroll_x_in_c1_eni67_408_452_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist408_sync_in_aunroll_vunroll_x_in_c1_eni67_408_452_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist408_sync_in_aunroll_vunroll_x_in_c1_eni67_408_452_mem_aa),
        .data_a(redist408_sync_in_aunroll_vunroll_x_in_c1_eni67_408_452_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist408_sync_in_aunroll_vunroll_x_in_c1_eni67_408_452_mem_ab),
        .q_b(redist408_sync_in_aunroll_vunroll_x_in_c1_eni67_408_452_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist408_sync_in_aunroll_vunroll_x_in_c1_eni67_408_452_mem_q = redist408_sync_in_aunroll_vunroll_x_in_c1_eni67_408_452_mem_iq[31:0];

    // redist408_sync_in_aunroll_vunroll_x_in_c1_eni67_408_452_outputreg0(DELAY,3189)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist408_sync_in_aunroll_vunroll_x_in_c1_eni67_408_452_outputreg0_q <= redist408_sync_in_aunroll_vunroll_x_in_c1_eni67_408_452_mem_q;
        end
    end

    // redist151_sync_in_aunroll_vunroll_x_in_c1_eni67_152_452_rdcnt(ADD,1678)
    assign redist151_sync_in_aunroll_vunroll_x_in_c1_eni67_152_452_rdcnt_a = {1'b0, redist151_sync_in_aunroll_vunroll_x_in_c1_eni67_152_452_wraddr_q};
    assign redist151_sync_in_aunroll_vunroll_x_in_c1_eni67_152_452_rdcnt_b = {1'b0, redist151_sync_in_aunroll_vunroll_x_in_c1_eni67_152_452_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist151_sync_in_aunroll_vunroll_x_in_c1_eni67_152_452_rdcnt_o <= $unsigned(redist151_sync_in_aunroll_vunroll_x_in_c1_eni67_152_452_rdcnt_a) + $unsigned(redist151_sync_in_aunroll_vunroll_x_in_c1_eni67_152_452_rdcnt_b);
        end
    end
    assign redist151_sync_in_aunroll_vunroll_x_in_c1_eni67_152_452_rdcnt_q = redist151_sync_in_aunroll_vunroll_x_in_c1_eni67_152_452_rdcnt_o[9:0];

    // redist151_sync_in_aunroll_vunroll_x_in_c1_eni67_152_452_inputreg0(DELAY,1673)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist151_sync_in_aunroll_vunroll_x_in_c1_eni67_152_452_inputreg0_q <= in_c1_eni67_152;
        end
    end

    // redist151_sync_in_aunroll_vunroll_x_in_c1_eni67_152_452_wraddr(COUNTER,1676)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist151_sync_in_aunroll_vunroll_x_in_c1_eni67_152_452_wraddr_i <= $unsigned(redist151_sync_in_aunroll_vunroll_x_in_c1_eni67_152_452_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist151_sync_in_aunroll_vunroll_x_in_c1_eni67_152_452_wraddr_q = redist151_sync_in_aunroll_vunroll_x_in_c1_eni67_152_452_wraddr_i[8:0];

    // redist151_sync_in_aunroll_vunroll_x_in_c1_eni67_152_452_mem(DUALMEM,1675)
    assign redist151_sync_in_aunroll_vunroll_x_in_c1_eni67_152_452_mem_ia = redist151_sync_in_aunroll_vunroll_x_in_c1_eni67_152_452_inputreg0_q;
    assign redist151_sync_in_aunroll_vunroll_x_in_c1_eni67_152_452_mem_aa = redist151_sync_in_aunroll_vunroll_x_in_c1_eni67_152_452_wraddr_q;
    assign redist151_sync_in_aunroll_vunroll_x_in_c1_eni67_152_452_mem_ab = redist151_sync_in_aunroll_vunroll_x_in_c1_eni67_152_452_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist151_sync_in_aunroll_vunroll_x_in_c1_eni67_152_452_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist151_sync_in_aunroll_vunroll_x_in_c1_eni67_152_452_mem_aa),
        .data_a(redist151_sync_in_aunroll_vunroll_x_in_c1_eni67_152_452_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist151_sync_in_aunroll_vunroll_x_in_c1_eni67_152_452_mem_ab),
        .q_b(redist151_sync_in_aunroll_vunroll_x_in_c1_eni67_152_452_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist151_sync_in_aunroll_vunroll_x_in_c1_eni67_152_452_mem_q = redist151_sync_in_aunroll_vunroll_x_in_c1_eni67_152_452_mem_iq[31:0];

    // redist151_sync_in_aunroll_vunroll_x_in_c1_eni67_152_452_outputreg0(DELAY,1674)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist151_sync_in_aunroll_vunroll_x_in_c1_eni67_152_452_outputreg0_q <= redist151_sync_in_aunroll_vunroll_x_in_c1_eni67_152_452_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod488_cnn2167_dspb_native_dot_product_vunroll_x(BLACKBOX,82)@1543
    // in in_0@1544
    // in in_1@1544
    // in in_scalarProductPortChainin@1544
    // out out_primWireOut@1549
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000074Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod488_cnn2167_dspb_native_dot_product_vunroll_x (
        .in_0(redist151_sync_in_aunroll_vunroll_x_in_c1_eni67_152_452_outputreg0_q),
        .in_1(redist408_sync_in_aunroll_vunroll_x_in_c1_eni67_408_452_outputreg0_q),
        .in_2(redist150_sync_in_aunroll_vunroll_x_in_c1_eni67_151_451_outputreg0_q),
        .in_3(redist407_sync_in_aunroll_vunroll_x_in_c1_eni67_407_451_outputreg0_q),
        .in_scalarProductPortChainin(redist568_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod483_cnn2161_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod488_cnn2167_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist567_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod488_cnn2167_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,708)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist567_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod488_cnn2167_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod488_cnn2167_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist152_sync_in_aunroll_vunroll_x_in_c1_eni67_153_457_offset(CONSTANT,1683)
    assign redist152_sync_in_aunroll_vunroll_x_in_c1_eni67_153_457_offset_q = 9'b000111100;

    // redist409_sync_in_aunroll_vunroll_x_in_c1_eni67_409_457_rdcnt(ADD,3199)
    assign redist409_sync_in_aunroll_vunroll_x_in_c1_eni67_409_457_rdcnt_a = {1'b0, redist409_sync_in_aunroll_vunroll_x_in_c1_eni67_409_457_wraddr_q};
    assign redist409_sync_in_aunroll_vunroll_x_in_c1_eni67_409_457_rdcnt_b = {1'b0, redist152_sync_in_aunroll_vunroll_x_in_c1_eni67_153_457_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist409_sync_in_aunroll_vunroll_x_in_c1_eni67_409_457_rdcnt_o <= $unsigned(redist409_sync_in_aunroll_vunroll_x_in_c1_eni67_409_457_rdcnt_a) + $unsigned(redist409_sync_in_aunroll_vunroll_x_in_c1_eni67_409_457_rdcnt_b);
        end
    end
    assign redist409_sync_in_aunroll_vunroll_x_in_c1_eni67_409_457_rdcnt_q = redist409_sync_in_aunroll_vunroll_x_in_c1_eni67_409_457_rdcnt_o[9:0];

    // redist409_sync_in_aunroll_vunroll_x_in_c1_eni67_409_457_inputreg0(DELAY,3194)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist409_sync_in_aunroll_vunroll_x_in_c1_eni67_409_457_inputreg0_q <= in_c1_eni67_409;
        end
    end

    // redist409_sync_in_aunroll_vunroll_x_in_c1_eni67_409_457_wraddr(COUNTER,3197)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist409_sync_in_aunroll_vunroll_x_in_c1_eni67_409_457_wraddr_i <= $unsigned(redist409_sync_in_aunroll_vunroll_x_in_c1_eni67_409_457_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist409_sync_in_aunroll_vunroll_x_in_c1_eni67_409_457_wraddr_q = redist409_sync_in_aunroll_vunroll_x_in_c1_eni67_409_457_wraddr_i[8:0];

    // redist409_sync_in_aunroll_vunroll_x_in_c1_eni67_409_457_mem(DUALMEM,3196)
    assign redist409_sync_in_aunroll_vunroll_x_in_c1_eni67_409_457_mem_ia = redist409_sync_in_aunroll_vunroll_x_in_c1_eni67_409_457_inputreg0_q;
    assign redist409_sync_in_aunroll_vunroll_x_in_c1_eni67_409_457_mem_aa = redist409_sync_in_aunroll_vunroll_x_in_c1_eni67_409_457_wraddr_q;
    assign redist409_sync_in_aunroll_vunroll_x_in_c1_eni67_409_457_mem_ab = redist409_sync_in_aunroll_vunroll_x_in_c1_eni67_409_457_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist409_sync_in_aunroll_vunroll_x_in_c1_eni67_409_457_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist409_sync_in_aunroll_vunroll_x_in_c1_eni67_409_457_mem_aa),
        .data_a(redist409_sync_in_aunroll_vunroll_x_in_c1_eni67_409_457_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist409_sync_in_aunroll_vunroll_x_in_c1_eni67_409_457_mem_ab),
        .q_b(redist409_sync_in_aunroll_vunroll_x_in_c1_eni67_409_457_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist409_sync_in_aunroll_vunroll_x_in_c1_eni67_409_457_mem_q = redist409_sync_in_aunroll_vunroll_x_in_c1_eni67_409_457_mem_iq[31:0];

    // redist409_sync_in_aunroll_vunroll_x_in_c1_eni67_409_457_outputreg0(DELAY,3195)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist409_sync_in_aunroll_vunroll_x_in_c1_eni67_409_457_outputreg0_q <= redist409_sync_in_aunroll_vunroll_x_in_c1_eni67_409_457_mem_q;
        end
    end

    // redist152_sync_in_aunroll_vunroll_x_in_c1_eni67_153_457_rdcnt(ADD,1684)
    assign redist152_sync_in_aunroll_vunroll_x_in_c1_eni67_153_457_rdcnt_a = {1'b0, redist152_sync_in_aunroll_vunroll_x_in_c1_eni67_153_457_wraddr_q};
    assign redist152_sync_in_aunroll_vunroll_x_in_c1_eni67_153_457_rdcnt_b = {1'b0, redist152_sync_in_aunroll_vunroll_x_in_c1_eni67_153_457_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist152_sync_in_aunroll_vunroll_x_in_c1_eni67_153_457_rdcnt_o <= $unsigned(redist152_sync_in_aunroll_vunroll_x_in_c1_eni67_153_457_rdcnt_a) + $unsigned(redist152_sync_in_aunroll_vunroll_x_in_c1_eni67_153_457_rdcnt_b);
        end
    end
    assign redist152_sync_in_aunroll_vunroll_x_in_c1_eni67_153_457_rdcnt_q = redist152_sync_in_aunroll_vunroll_x_in_c1_eni67_153_457_rdcnt_o[9:0];

    // redist152_sync_in_aunroll_vunroll_x_in_c1_eni67_153_457_inputreg0(DELAY,1679)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist152_sync_in_aunroll_vunroll_x_in_c1_eni67_153_457_inputreg0_q <= in_c1_eni67_153;
        end
    end

    // redist152_sync_in_aunroll_vunroll_x_in_c1_eni67_153_457_wraddr(COUNTER,1682)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist152_sync_in_aunroll_vunroll_x_in_c1_eni67_153_457_wraddr_i <= $unsigned(redist152_sync_in_aunroll_vunroll_x_in_c1_eni67_153_457_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist152_sync_in_aunroll_vunroll_x_in_c1_eni67_153_457_wraddr_q = redist152_sync_in_aunroll_vunroll_x_in_c1_eni67_153_457_wraddr_i[8:0];

    // redist152_sync_in_aunroll_vunroll_x_in_c1_eni67_153_457_mem(DUALMEM,1681)
    assign redist152_sync_in_aunroll_vunroll_x_in_c1_eni67_153_457_mem_ia = redist152_sync_in_aunroll_vunroll_x_in_c1_eni67_153_457_inputreg0_q;
    assign redist152_sync_in_aunroll_vunroll_x_in_c1_eni67_153_457_mem_aa = redist152_sync_in_aunroll_vunroll_x_in_c1_eni67_153_457_wraddr_q;
    assign redist152_sync_in_aunroll_vunroll_x_in_c1_eni67_153_457_mem_ab = redist152_sync_in_aunroll_vunroll_x_in_c1_eni67_153_457_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist152_sync_in_aunroll_vunroll_x_in_c1_eni67_153_457_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist152_sync_in_aunroll_vunroll_x_in_c1_eni67_153_457_mem_aa),
        .data_a(redist152_sync_in_aunroll_vunroll_x_in_c1_eni67_153_457_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist152_sync_in_aunroll_vunroll_x_in_c1_eni67_153_457_mem_ab),
        .q_b(redist152_sync_in_aunroll_vunroll_x_in_c1_eni67_153_457_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist152_sync_in_aunroll_vunroll_x_in_c1_eni67_153_457_mem_q = redist152_sync_in_aunroll_vunroll_x_in_c1_eni67_153_457_mem_iq[31:0];

    // redist152_sync_in_aunroll_vunroll_x_in_c1_eni67_153_457_outputreg0(DELAY,1680)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist152_sync_in_aunroll_vunroll_x_in_c1_eni67_153_457_outputreg0_q <= redist152_sync_in_aunroll_vunroll_x_in_c1_eni67_153_457_mem_q;
        end
    end

    // redist153_sync_in_aunroll_vunroll_x_in_c1_eni67_154_458_offset(CONSTANT,1689)
    assign redist153_sync_in_aunroll_vunroll_x_in_c1_eni67_154_458_offset_q = 9'b000111011;

    // redist410_sync_in_aunroll_vunroll_x_in_c1_eni67_410_458_rdcnt(ADD,3205)
    assign redist410_sync_in_aunroll_vunroll_x_in_c1_eni67_410_458_rdcnt_a = {1'b0, redist410_sync_in_aunroll_vunroll_x_in_c1_eni67_410_458_wraddr_q};
    assign redist410_sync_in_aunroll_vunroll_x_in_c1_eni67_410_458_rdcnt_b = {1'b0, redist153_sync_in_aunroll_vunroll_x_in_c1_eni67_154_458_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist410_sync_in_aunroll_vunroll_x_in_c1_eni67_410_458_rdcnt_o <= $unsigned(redist410_sync_in_aunroll_vunroll_x_in_c1_eni67_410_458_rdcnt_a) + $unsigned(redist410_sync_in_aunroll_vunroll_x_in_c1_eni67_410_458_rdcnt_b);
        end
    end
    assign redist410_sync_in_aunroll_vunroll_x_in_c1_eni67_410_458_rdcnt_q = redist410_sync_in_aunroll_vunroll_x_in_c1_eni67_410_458_rdcnt_o[9:0];

    // redist410_sync_in_aunroll_vunroll_x_in_c1_eni67_410_458_inputreg0(DELAY,3200)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist410_sync_in_aunroll_vunroll_x_in_c1_eni67_410_458_inputreg0_q <= in_c1_eni67_410;
        end
    end

    // redist410_sync_in_aunroll_vunroll_x_in_c1_eni67_410_458_wraddr(COUNTER,3203)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist410_sync_in_aunroll_vunroll_x_in_c1_eni67_410_458_wraddr_i <= $unsigned(redist410_sync_in_aunroll_vunroll_x_in_c1_eni67_410_458_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist410_sync_in_aunroll_vunroll_x_in_c1_eni67_410_458_wraddr_q = redist410_sync_in_aunroll_vunroll_x_in_c1_eni67_410_458_wraddr_i[8:0];

    // redist410_sync_in_aunroll_vunroll_x_in_c1_eni67_410_458_mem(DUALMEM,3202)
    assign redist410_sync_in_aunroll_vunroll_x_in_c1_eni67_410_458_mem_ia = redist410_sync_in_aunroll_vunroll_x_in_c1_eni67_410_458_inputreg0_q;
    assign redist410_sync_in_aunroll_vunroll_x_in_c1_eni67_410_458_mem_aa = redist410_sync_in_aunroll_vunroll_x_in_c1_eni67_410_458_wraddr_q;
    assign redist410_sync_in_aunroll_vunroll_x_in_c1_eni67_410_458_mem_ab = redist410_sync_in_aunroll_vunroll_x_in_c1_eni67_410_458_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist410_sync_in_aunroll_vunroll_x_in_c1_eni67_410_458_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist410_sync_in_aunroll_vunroll_x_in_c1_eni67_410_458_mem_aa),
        .data_a(redist410_sync_in_aunroll_vunroll_x_in_c1_eni67_410_458_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist410_sync_in_aunroll_vunroll_x_in_c1_eni67_410_458_mem_ab),
        .q_b(redist410_sync_in_aunroll_vunroll_x_in_c1_eni67_410_458_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist410_sync_in_aunroll_vunroll_x_in_c1_eni67_410_458_mem_q = redist410_sync_in_aunroll_vunroll_x_in_c1_eni67_410_458_mem_iq[31:0];

    // redist410_sync_in_aunroll_vunroll_x_in_c1_eni67_410_458_outputreg0(DELAY,3201)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist410_sync_in_aunroll_vunroll_x_in_c1_eni67_410_458_outputreg0_q <= redist410_sync_in_aunroll_vunroll_x_in_c1_eni67_410_458_mem_q;
        end
    end

    // redist153_sync_in_aunroll_vunroll_x_in_c1_eni67_154_458_rdcnt(ADD,1690)
    assign redist153_sync_in_aunroll_vunroll_x_in_c1_eni67_154_458_rdcnt_a = {1'b0, redist153_sync_in_aunroll_vunroll_x_in_c1_eni67_154_458_wraddr_q};
    assign redist153_sync_in_aunroll_vunroll_x_in_c1_eni67_154_458_rdcnt_b = {1'b0, redist153_sync_in_aunroll_vunroll_x_in_c1_eni67_154_458_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist153_sync_in_aunroll_vunroll_x_in_c1_eni67_154_458_rdcnt_o <= $unsigned(redist153_sync_in_aunroll_vunroll_x_in_c1_eni67_154_458_rdcnt_a) + $unsigned(redist153_sync_in_aunroll_vunroll_x_in_c1_eni67_154_458_rdcnt_b);
        end
    end
    assign redist153_sync_in_aunroll_vunroll_x_in_c1_eni67_154_458_rdcnt_q = redist153_sync_in_aunroll_vunroll_x_in_c1_eni67_154_458_rdcnt_o[9:0];

    // redist153_sync_in_aunroll_vunroll_x_in_c1_eni67_154_458_inputreg0(DELAY,1685)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist153_sync_in_aunroll_vunroll_x_in_c1_eni67_154_458_inputreg0_q <= in_c1_eni67_154;
        end
    end

    // redist153_sync_in_aunroll_vunroll_x_in_c1_eni67_154_458_wraddr(COUNTER,1688)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist153_sync_in_aunroll_vunroll_x_in_c1_eni67_154_458_wraddr_i <= $unsigned(redist153_sync_in_aunroll_vunroll_x_in_c1_eni67_154_458_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist153_sync_in_aunroll_vunroll_x_in_c1_eni67_154_458_wraddr_q = redist153_sync_in_aunroll_vunroll_x_in_c1_eni67_154_458_wraddr_i[8:0];

    // redist153_sync_in_aunroll_vunroll_x_in_c1_eni67_154_458_mem(DUALMEM,1687)
    assign redist153_sync_in_aunroll_vunroll_x_in_c1_eni67_154_458_mem_ia = redist153_sync_in_aunroll_vunroll_x_in_c1_eni67_154_458_inputreg0_q;
    assign redist153_sync_in_aunroll_vunroll_x_in_c1_eni67_154_458_mem_aa = redist153_sync_in_aunroll_vunroll_x_in_c1_eni67_154_458_wraddr_q;
    assign redist153_sync_in_aunroll_vunroll_x_in_c1_eni67_154_458_mem_ab = redist153_sync_in_aunroll_vunroll_x_in_c1_eni67_154_458_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist153_sync_in_aunroll_vunroll_x_in_c1_eni67_154_458_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist153_sync_in_aunroll_vunroll_x_in_c1_eni67_154_458_mem_aa),
        .data_a(redist153_sync_in_aunroll_vunroll_x_in_c1_eni67_154_458_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist153_sync_in_aunroll_vunroll_x_in_c1_eni67_154_458_mem_ab),
        .q_b(redist153_sync_in_aunroll_vunroll_x_in_c1_eni67_154_458_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist153_sync_in_aunroll_vunroll_x_in_c1_eni67_154_458_mem_q = redist153_sync_in_aunroll_vunroll_x_in_c1_eni67_154_458_mem_iq[31:0];

    // redist153_sync_in_aunroll_vunroll_x_in_c1_eni67_154_458_outputreg0(DELAY,1686)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist153_sync_in_aunroll_vunroll_x_in_c1_eni67_154_458_outputreg0_q <= redist153_sync_in_aunroll_vunroll_x_in_c1_eni67_154_458_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod493_cnn2174_dspb_native_dot_product_vunroll_x(BLACKBOX,83)@1549
    // in in_0@1550
    // in in_1@1550
    // in in_scalarProductPortChainin@1550
    // out out_primWireOut@1555
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000075Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod493_cnn2174_dspb_native_dot_product_vunroll_x (
        .in_0(redist153_sync_in_aunroll_vunroll_x_in_c1_eni67_154_458_outputreg0_q),
        .in_1(redist410_sync_in_aunroll_vunroll_x_in_c1_eni67_410_458_outputreg0_q),
        .in_2(redist152_sync_in_aunroll_vunroll_x_in_c1_eni67_153_457_outputreg0_q),
        .in_3(redist409_sync_in_aunroll_vunroll_x_in_c1_eni67_409_457_outputreg0_q),
        .in_scalarProductPortChainin(redist567_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod488_cnn2167_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod493_cnn2174_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist566_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod493_cnn2174_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,707)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist566_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod493_cnn2174_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod493_cnn2174_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist154_sync_in_aunroll_vunroll_x_in_c1_eni67_155_463_offset(CONSTANT,1695)
    assign redist154_sync_in_aunroll_vunroll_x_in_c1_eni67_155_463_offset_q = 9'b000110110;

    // redist411_sync_in_aunroll_vunroll_x_in_c1_eni67_411_463_rdcnt(ADD,3211)
    assign redist411_sync_in_aunroll_vunroll_x_in_c1_eni67_411_463_rdcnt_a = {1'b0, redist411_sync_in_aunroll_vunroll_x_in_c1_eni67_411_463_wraddr_q};
    assign redist411_sync_in_aunroll_vunroll_x_in_c1_eni67_411_463_rdcnt_b = {1'b0, redist154_sync_in_aunroll_vunroll_x_in_c1_eni67_155_463_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist411_sync_in_aunroll_vunroll_x_in_c1_eni67_411_463_rdcnt_o <= $unsigned(redist411_sync_in_aunroll_vunroll_x_in_c1_eni67_411_463_rdcnt_a) + $unsigned(redist411_sync_in_aunroll_vunroll_x_in_c1_eni67_411_463_rdcnt_b);
        end
    end
    assign redist411_sync_in_aunroll_vunroll_x_in_c1_eni67_411_463_rdcnt_q = redist411_sync_in_aunroll_vunroll_x_in_c1_eni67_411_463_rdcnt_o[9:0];

    // redist411_sync_in_aunroll_vunroll_x_in_c1_eni67_411_463_inputreg0(DELAY,3206)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist411_sync_in_aunroll_vunroll_x_in_c1_eni67_411_463_inputreg0_q <= in_c1_eni67_411;
        end
    end

    // redist411_sync_in_aunroll_vunroll_x_in_c1_eni67_411_463_wraddr(COUNTER,3209)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist411_sync_in_aunroll_vunroll_x_in_c1_eni67_411_463_wraddr_i <= $unsigned(redist411_sync_in_aunroll_vunroll_x_in_c1_eni67_411_463_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist411_sync_in_aunroll_vunroll_x_in_c1_eni67_411_463_wraddr_q = redist411_sync_in_aunroll_vunroll_x_in_c1_eni67_411_463_wraddr_i[8:0];

    // redist411_sync_in_aunroll_vunroll_x_in_c1_eni67_411_463_mem(DUALMEM,3208)
    assign redist411_sync_in_aunroll_vunroll_x_in_c1_eni67_411_463_mem_ia = redist411_sync_in_aunroll_vunroll_x_in_c1_eni67_411_463_inputreg0_q;
    assign redist411_sync_in_aunroll_vunroll_x_in_c1_eni67_411_463_mem_aa = redist411_sync_in_aunroll_vunroll_x_in_c1_eni67_411_463_wraddr_q;
    assign redist411_sync_in_aunroll_vunroll_x_in_c1_eni67_411_463_mem_ab = redist411_sync_in_aunroll_vunroll_x_in_c1_eni67_411_463_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist411_sync_in_aunroll_vunroll_x_in_c1_eni67_411_463_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist411_sync_in_aunroll_vunroll_x_in_c1_eni67_411_463_mem_aa),
        .data_a(redist411_sync_in_aunroll_vunroll_x_in_c1_eni67_411_463_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist411_sync_in_aunroll_vunroll_x_in_c1_eni67_411_463_mem_ab),
        .q_b(redist411_sync_in_aunroll_vunroll_x_in_c1_eni67_411_463_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist411_sync_in_aunroll_vunroll_x_in_c1_eni67_411_463_mem_q = redist411_sync_in_aunroll_vunroll_x_in_c1_eni67_411_463_mem_iq[31:0];

    // redist411_sync_in_aunroll_vunroll_x_in_c1_eni67_411_463_outputreg0(DELAY,3207)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist411_sync_in_aunroll_vunroll_x_in_c1_eni67_411_463_outputreg0_q <= redist411_sync_in_aunroll_vunroll_x_in_c1_eni67_411_463_mem_q;
        end
    end

    // redist154_sync_in_aunroll_vunroll_x_in_c1_eni67_155_463_rdcnt(ADD,1696)
    assign redist154_sync_in_aunroll_vunroll_x_in_c1_eni67_155_463_rdcnt_a = {1'b0, redist154_sync_in_aunroll_vunroll_x_in_c1_eni67_155_463_wraddr_q};
    assign redist154_sync_in_aunroll_vunroll_x_in_c1_eni67_155_463_rdcnt_b = {1'b0, redist154_sync_in_aunroll_vunroll_x_in_c1_eni67_155_463_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist154_sync_in_aunroll_vunroll_x_in_c1_eni67_155_463_rdcnt_o <= $unsigned(redist154_sync_in_aunroll_vunroll_x_in_c1_eni67_155_463_rdcnt_a) + $unsigned(redist154_sync_in_aunroll_vunroll_x_in_c1_eni67_155_463_rdcnt_b);
        end
    end
    assign redist154_sync_in_aunroll_vunroll_x_in_c1_eni67_155_463_rdcnt_q = redist154_sync_in_aunroll_vunroll_x_in_c1_eni67_155_463_rdcnt_o[9:0];

    // redist154_sync_in_aunroll_vunroll_x_in_c1_eni67_155_463_inputreg0(DELAY,1691)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist154_sync_in_aunroll_vunroll_x_in_c1_eni67_155_463_inputreg0_q <= in_c1_eni67_155;
        end
    end

    // redist154_sync_in_aunroll_vunroll_x_in_c1_eni67_155_463_wraddr(COUNTER,1694)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist154_sync_in_aunroll_vunroll_x_in_c1_eni67_155_463_wraddr_i <= $unsigned(redist154_sync_in_aunroll_vunroll_x_in_c1_eni67_155_463_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist154_sync_in_aunroll_vunroll_x_in_c1_eni67_155_463_wraddr_q = redist154_sync_in_aunroll_vunroll_x_in_c1_eni67_155_463_wraddr_i[8:0];

    // redist154_sync_in_aunroll_vunroll_x_in_c1_eni67_155_463_mem(DUALMEM,1693)
    assign redist154_sync_in_aunroll_vunroll_x_in_c1_eni67_155_463_mem_ia = redist154_sync_in_aunroll_vunroll_x_in_c1_eni67_155_463_inputreg0_q;
    assign redist154_sync_in_aunroll_vunroll_x_in_c1_eni67_155_463_mem_aa = redist154_sync_in_aunroll_vunroll_x_in_c1_eni67_155_463_wraddr_q;
    assign redist154_sync_in_aunroll_vunroll_x_in_c1_eni67_155_463_mem_ab = redist154_sync_in_aunroll_vunroll_x_in_c1_eni67_155_463_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist154_sync_in_aunroll_vunroll_x_in_c1_eni67_155_463_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist154_sync_in_aunroll_vunroll_x_in_c1_eni67_155_463_mem_aa),
        .data_a(redist154_sync_in_aunroll_vunroll_x_in_c1_eni67_155_463_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist154_sync_in_aunroll_vunroll_x_in_c1_eni67_155_463_mem_ab),
        .q_b(redist154_sync_in_aunroll_vunroll_x_in_c1_eni67_155_463_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist154_sync_in_aunroll_vunroll_x_in_c1_eni67_155_463_mem_q = redist154_sync_in_aunroll_vunroll_x_in_c1_eni67_155_463_mem_iq[31:0];

    // redist154_sync_in_aunroll_vunroll_x_in_c1_eni67_155_463_outputreg0(DELAY,1692)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist154_sync_in_aunroll_vunroll_x_in_c1_eni67_155_463_outputreg0_q <= redist154_sync_in_aunroll_vunroll_x_in_c1_eni67_155_463_mem_q;
        end
    end

    // redist155_sync_in_aunroll_vunroll_x_in_c1_eni67_156_464_offset(CONSTANT,1701)
    assign redist155_sync_in_aunroll_vunroll_x_in_c1_eni67_156_464_offset_q = 9'b000110101;

    // redist412_sync_in_aunroll_vunroll_x_in_c1_eni67_412_464_rdcnt(ADD,3217)
    assign redist412_sync_in_aunroll_vunroll_x_in_c1_eni67_412_464_rdcnt_a = {1'b0, redist412_sync_in_aunroll_vunroll_x_in_c1_eni67_412_464_wraddr_q};
    assign redist412_sync_in_aunroll_vunroll_x_in_c1_eni67_412_464_rdcnt_b = {1'b0, redist155_sync_in_aunroll_vunroll_x_in_c1_eni67_156_464_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist412_sync_in_aunroll_vunroll_x_in_c1_eni67_412_464_rdcnt_o <= $unsigned(redist412_sync_in_aunroll_vunroll_x_in_c1_eni67_412_464_rdcnt_a) + $unsigned(redist412_sync_in_aunroll_vunroll_x_in_c1_eni67_412_464_rdcnt_b);
        end
    end
    assign redist412_sync_in_aunroll_vunroll_x_in_c1_eni67_412_464_rdcnt_q = redist412_sync_in_aunroll_vunroll_x_in_c1_eni67_412_464_rdcnt_o[9:0];

    // redist412_sync_in_aunroll_vunroll_x_in_c1_eni67_412_464_inputreg0(DELAY,3212)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist412_sync_in_aunroll_vunroll_x_in_c1_eni67_412_464_inputreg0_q <= in_c1_eni67_412;
        end
    end

    // redist412_sync_in_aunroll_vunroll_x_in_c1_eni67_412_464_wraddr(COUNTER,3215)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist412_sync_in_aunroll_vunroll_x_in_c1_eni67_412_464_wraddr_i <= $unsigned(redist412_sync_in_aunroll_vunroll_x_in_c1_eni67_412_464_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist412_sync_in_aunroll_vunroll_x_in_c1_eni67_412_464_wraddr_q = redist412_sync_in_aunroll_vunroll_x_in_c1_eni67_412_464_wraddr_i[8:0];

    // redist412_sync_in_aunroll_vunroll_x_in_c1_eni67_412_464_mem(DUALMEM,3214)
    assign redist412_sync_in_aunroll_vunroll_x_in_c1_eni67_412_464_mem_ia = redist412_sync_in_aunroll_vunroll_x_in_c1_eni67_412_464_inputreg0_q;
    assign redist412_sync_in_aunroll_vunroll_x_in_c1_eni67_412_464_mem_aa = redist412_sync_in_aunroll_vunroll_x_in_c1_eni67_412_464_wraddr_q;
    assign redist412_sync_in_aunroll_vunroll_x_in_c1_eni67_412_464_mem_ab = redist412_sync_in_aunroll_vunroll_x_in_c1_eni67_412_464_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist412_sync_in_aunroll_vunroll_x_in_c1_eni67_412_464_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist412_sync_in_aunroll_vunroll_x_in_c1_eni67_412_464_mem_aa),
        .data_a(redist412_sync_in_aunroll_vunroll_x_in_c1_eni67_412_464_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist412_sync_in_aunroll_vunroll_x_in_c1_eni67_412_464_mem_ab),
        .q_b(redist412_sync_in_aunroll_vunroll_x_in_c1_eni67_412_464_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist412_sync_in_aunroll_vunroll_x_in_c1_eni67_412_464_mem_q = redist412_sync_in_aunroll_vunroll_x_in_c1_eni67_412_464_mem_iq[31:0];

    // redist412_sync_in_aunroll_vunroll_x_in_c1_eni67_412_464_outputreg0(DELAY,3213)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist412_sync_in_aunroll_vunroll_x_in_c1_eni67_412_464_outputreg0_q <= redist412_sync_in_aunroll_vunroll_x_in_c1_eni67_412_464_mem_q;
        end
    end

    // redist155_sync_in_aunroll_vunroll_x_in_c1_eni67_156_464_rdcnt(ADD,1702)
    assign redist155_sync_in_aunroll_vunroll_x_in_c1_eni67_156_464_rdcnt_a = {1'b0, redist155_sync_in_aunroll_vunroll_x_in_c1_eni67_156_464_wraddr_q};
    assign redist155_sync_in_aunroll_vunroll_x_in_c1_eni67_156_464_rdcnt_b = {1'b0, redist155_sync_in_aunroll_vunroll_x_in_c1_eni67_156_464_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist155_sync_in_aunroll_vunroll_x_in_c1_eni67_156_464_rdcnt_o <= $unsigned(redist155_sync_in_aunroll_vunroll_x_in_c1_eni67_156_464_rdcnt_a) + $unsigned(redist155_sync_in_aunroll_vunroll_x_in_c1_eni67_156_464_rdcnt_b);
        end
    end
    assign redist155_sync_in_aunroll_vunroll_x_in_c1_eni67_156_464_rdcnt_q = redist155_sync_in_aunroll_vunroll_x_in_c1_eni67_156_464_rdcnt_o[9:0];

    // redist155_sync_in_aunroll_vunroll_x_in_c1_eni67_156_464_inputreg0(DELAY,1697)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist155_sync_in_aunroll_vunroll_x_in_c1_eni67_156_464_inputreg0_q <= in_c1_eni67_156;
        end
    end

    // redist155_sync_in_aunroll_vunroll_x_in_c1_eni67_156_464_wraddr(COUNTER,1700)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist155_sync_in_aunroll_vunroll_x_in_c1_eni67_156_464_wraddr_i <= $unsigned(redist155_sync_in_aunroll_vunroll_x_in_c1_eni67_156_464_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist155_sync_in_aunroll_vunroll_x_in_c1_eni67_156_464_wraddr_q = redist155_sync_in_aunroll_vunroll_x_in_c1_eni67_156_464_wraddr_i[8:0];

    // redist155_sync_in_aunroll_vunroll_x_in_c1_eni67_156_464_mem(DUALMEM,1699)
    assign redist155_sync_in_aunroll_vunroll_x_in_c1_eni67_156_464_mem_ia = redist155_sync_in_aunroll_vunroll_x_in_c1_eni67_156_464_inputreg0_q;
    assign redist155_sync_in_aunroll_vunroll_x_in_c1_eni67_156_464_mem_aa = redist155_sync_in_aunroll_vunroll_x_in_c1_eni67_156_464_wraddr_q;
    assign redist155_sync_in_aunroll_vunroll_x_in_c1_eni67_156_464_mem_ab = redist155_sync_in_aunroll_vunroll_x_in_c1_eni67_156_464_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist155_sync_in_aunroll_vunroll_x_in_c1_eni67_156_464_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist155_sync_in_aunroll_vunroll_x_in_c1_eni67_156_464_mem_aa),
        .data_a(redist155_sync_in_aunroll_vunroll_x_in_c1_eni67_156_464_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist155_sync_in_aunroll_vunroll_x_in_c1_eni67_156_464_mem_ab),
        .q_b(redist155_sync_in_aunroll_vunroll_x_in_c1_eni67_156_464_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist155_sync_in_aunroll_vunroll_x_in_c1_eni67_156_464_mem_q = redist155_sync_in_aunroll_vunroll_x_in_c1_eni67_156_464_mem_iq[31:0];

    // redist155_sync_in_aunroll_vunroll_x_in_c1_eni67_156_464_outputreg0(DELAY,1698)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist155_sync_in_aunroll_vunroll_x_in_c1_eni67_156_464_outputreg0_q <= redist155_sync_in_aunroll_vunroll_x_in_c1_eni67_156_464_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod498_cnn2180_dspb_native_dot_product_vunroll_x(BLACKBOX,84)@1555
    // in in_0@1556
    // in in_1@1556
    // in in_scalarProductPortChainin@1556
    // out out_primWireOut@1561
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000076Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod498_cnn2180_dspb_native_dot_product_vunroll_x (
        .in_0(redist155_sync_in_aunroll_vunroll_x_in_c1_eni67_156_464_outputreg0_q),
        .in_1(redist412_sync_in_aunroll_vunroll_x_in_c1_eni67_412_464_outputreg0_q),
        .in_2(redist154_sync_in_aunroll_vunroll_x_in_c1_eni67_155_463_outputreg0_q),
        .in_3(redist411_sync_in_aunroll_vunroll_x_in_c1_eni67_411_463_outputreg0_q),
        .in_scalarProductPortChainin(redist566_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod493_cnn2174_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod498_cnn2180_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist565_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod498_cnn2180_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,706)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist565_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod498_cnn2180_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod498_cnn2180_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist156_sync_in_aunroll_vunroll_x_in_c1_eni67_157_469_offset(CONSTANT,1707)
    assign redist156_sync_in_aunroll_vunroll_x_in_c1_eni67_157_469_offset_q = 9'b000110000;

    // redist413_sync_in_aunroll_vunroll_x_in_c1_eni67_413_469_rdcnt(ADD,3223)
    assign redist413_sync_in_aunroll_vunroll_x_in_c1_eni67_413_469_rdcnt_a = {1'b0, redist413_sync_in_aunroll_vunroll_x_in_c1_eni67_413_469_wraddr_q};
    assign redist413_sync_in_aunroll_vunroll_x_in_c1_eni67_413_469_rdcnt_b = {1'b0, redist156_sync_in_aunroll_vunroll_x_in_c1_eni67_157_469_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist413_sync_in_aunroll_vunroll_x_in_c1_eni67_413_469_rdcnt_o <= $unsigned(redist413_sync_in_aunroll_vunroll_x_in_c1_eni67_413_469_rdcnt_a) + $unsigned(redist413_sync_in_aunroll_vunroll_x_in_c1_eni67_413_469_rdcnt_b);
        end
    end
    assign redist413_sync_in_aunroll_vunroll_x_in_c1_eni67_413_469_rdcnt_q = redist413_sync_in_aunroll_vunroll_x_in_c1_eni67_413_469_rdcnt_o[9:0];

    // redist413_sync_in_aunroll_vunroll_x_in_c1_eni67_413_469_inputreg0(DELAY,3218)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist413_sync_in_aunroll_vunroll_x_in_c1_eni67_413_469_inputreg0_q <= in_c1_eni67_413;
        end
    end

    // redist413_sync_in_aunroll_vunroll_x_in_c1_eni67_413_469_wraddr(COUNTER,3221)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist413_sync_in_aunroll_vunroll_x_in_c1_eni67_413_469_wraddr_i <= $unsigned(redist413_sync_in_aunroll_vunroll_x_in_c1_eni67_413_469_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist413_sync_in_aunroll_vunroll_x_in_c1_eni67_413_469_wraddr_q = redist413_sync_in_aunroll_vunroll_x_in_c1_eni67_413_469_wraddr_i[8:0];

    // redist413_sync_in_aunroll_vunroll_x_in_c1_eni67_413_469_mem(DUALMEM,3220)
    assign redist413_sync_in_aunroll_vunroll_x_in_c1_eni67_413_469_mem_ia = redist413_sync_in_aunroll_vunroll_x_in_c1_eni67_413_469_inputreg0_q;
    assign redist413_sync_in_aunroll_vunroll_x_in_c1_eni67_413_469_mem_aa = redist413_sync_in_aunroll_vunroll_x_in_c1_eni67_413_469_wraddr_q;
    assign redist413_sync_in_aunroll_vunroll_x_in_c1_eni67_413_469_mem_ab = redist413_sync_in_aunroll_vunroll_x_in_c1_eni67_413_469_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist413_sync_in_aunroll_vunroll_x_in_c1_eni67_413_469_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist413_sync_in_aunroll_vunroll_x_in_c1_eni67_413_469_mem_aa),
        .data_a(redist413_sync_in_aunroll_vunroll_x_in_c1_eni67_413_469_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist413_sync_in_aunroll_vunroll_x_in_c1_eni67_413_469_mem_ab),
        .q_b(redist413_sync_in_aunroll_vunroll_x_in_c1_eni67_413_469_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist413_sync_in_aunroll_vunroll_x_in_c1_eni67_413_469_mem_q = redist413_sync_in_aunroll_vunroll_x_in_c1_eni67_413_469_mem_iq[31:0];

    // redist413_sync_in_aunroll_vunroll_x_in_c1_eni67_413_469_outputreg0(DELAY,3219)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist413_sync_in_aunroll_vunroll_x_in_c1_eni67_413_469_outputreg0_q <= redist413_sync_in_aunroll_vunroll_x_in_c1_eni67_413_469_mem_q;
        end
    end

    // redist156_sync_in_aunroll_vunroll_x_in_c1_eni67_157_469_rdcnt(ADD,1708)
    assign redist156_sync_in_aunroll_vunroll_x_in_c1_eni67_157_469_rdcnt_a = {1'b0, redist156_sync_in_aunroll_vunroll_x_in_c1_eni67_157_469_wraddr_q};
    assign redist156_sync_in_aunroll_vunroll_x_in_c1_eni67_157_469_rdcnt_b = {1'b0, redist156_sync_in_aunroll_vunroll_x_in_c1_eni67_157_469_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist156_sync_in_aunroll_vunroll_x_in_c1_eni67_157_469_rdcnt_o <= $unsigned(redist156_sync_in_aunroll_vunroll_x_in_c1_eni67_157_469_rdcnt_a) + $unsigned(redist156_sync_in_aunroll_vunroll_x_in_c1_eni67_157_469_rdcnt_b);
        end
    end
    assign redist156_sync_in_aunroll_vunroll_x_in_c1_eni67_157_469_rdcnt_q = redist156_sync_in_aunroll_vunroll_x_in_c1_eni67_157_469_rdcnt_o[9:0];

    // redist156_sync_in_aunroll_vunroll_x_in_c1_eni67_157_469_inputreg0(DELAY,1703)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist156_sync_in_aunroll_vunroll_x_in_c1_eni67_157_469_inputreg0_q <= in_c1_eni67_157;
        end
    end

    // redist156_sync_in_aunroll_vunroll_x_in_c1_eni67_157_469_wraddr(COUNTER,1706)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist156_sync_in_aunroll_vunroll_x_in_c1_eni67_157_469_wraddr_i <= $unsigned(redist156_sync_in_aunroll_vunroll_x_in_c1_eni67_157_469_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist156_sync_in_aunroll_vunroll_x_in_c1_eni67_157_469_wraddr_q = redist156_sync_in_aunroll_vunroll_x_in_c1_eni67_157_469_wraddr_i[8:0];

    // redist156_sync_in_aunroll_vunroll_x_in_c1_eni67_157_469_mem(DUALMEM,1705)
    assign redist156_sync_in_aunroll_vunroll_x_in_c1_eni67_157_469_mem_ia = redist156_sync_in_aunroll_vunroll_x_in_c1_eni67_157_469_inputreg0_q;
    assign redist156_sync_in_aunroll_vunroll_x_in_c1_eni67_157_469_mem_aa = redist156_sync_in_aunroll_vunroll_x_in_c1_eni67_157_469_wraddr_q;
    assign redist156_sync_in_aunroll_vunroll_x_in_c1_eni67_157_469_mem_ab = redist156_sync_in_aunroll_vunroll_x_in_c1_eni67_157_469_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist156_sync_in_aunroll_vunroll_x_in_c1_eni67_157_469_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist156_sync_in_aunroll_vunroll_x_in_c1_eni67_157_469_mem_aa),
        .data_a(redist156_sync_in_aunroll_vunroll_x_in_c1_eni67_157_469_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist156_sync_in_aunroll_vunroll_x_in_c1_eni67_157_469_mem_ab),
        .q_b(redist156_sync_in_aunroll_vunroll_x_in_c1_eni67_157_469_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist156_sync_in_aunroll_vunroll_x_in_c1_eni67_157_469_mem_q = redist156_sync_in_aunroll_vunroll_x_in_c1_eni67_157_469_mem_iq[31:0];

    // redist156_sync_in_aunroll_vunroll_x_in_c1_eni67_157_469_outputreg0(DELAY,1704)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist156_sync_in_aunroll_vunroll_x_in_c1_eni67_157_469_outputreg0_q <= redist156_sync_in_aunroll_vunroll_x_in_c1_eni67_157_469_mem_q;
        end
    end

    // redist157_sync_in_aunroll_vunroll_x_in_c1_eni67_158_470_offset(CONSTANT,1713)
    assign redist157_sync_in_aunroll_vunroll_x_in_c1_eni67_158_470_offset_q = 9'b000101111;

    // redist414_sync_in_aunroll_vunroll_x_in_c1_eni67_414_470_rdcnt(ADD,3229)
    assign redist414_sync_in_aunroll_vunroll_x_in_c1_eni67_414_470_rdcnt_a = {1'b0, redist414_sync_in_aunroll_vunroll_x_in_c1_eni67_414_470_wraddr_q};
    assign redist414_sync_in_aunroll_vunroll_x_in_c1_eni67_414_470_rdcnt_b = {1'b0, redist157_sync_in_aunroll_vunroll_x_in_c1_eni67_158_470_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist414_sync_in_aunroll_vunroll_x_in_c1_eni67_414_470_rdcnt_o <= $unsigned(redist414_sync_in_aunroll_vunroll_x_in_c1_eni67_414_470_rdcnt_a) + $unsigned(redist414_sync_in_aunroll_vunroll_x_in_c1_eni67_414_470_rdcnt_b);
        end
    end
    assign redist414_sync_in_aunroll_vunroll_x_in_c1_eni67_414_470_rdcnt_q = redist414_sync_in_aunroll_vunroll_x_in_c1_eni67_414_470_rdcnt_o[9:0];

    // redist414_sync_in_aunroll_vunroll_x_in_c1_eni67_414_470_inputreg0(DELAY,3224)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist414_sync_in_aunroll_vunroll_x_in_c1_eni67_414_470_inputreg0_q <= in_c1_eni67_414;
        end
    end

    // redist414_sync_in_aunroll_vunroll_x_in_c1_eni67_414_470_wraddr(COUNTER,3227)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist414_sync_in_aunroll_vunroll_x_in_c1_eni67_414_470_wraddr_i <= $unsigned(redist414_sync_in_aunroll_vunroll_x_in_c1_eni67_414_470_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist414_sync_in_aunroll_vunroll_x_in_c1_eni67_414_470_wraddr_q = redist414_sync_in_aunroll_vunroll_x_in_c1_eni67_414_470_wraddr_i[8:0];

    // redist414_sync_in_aunroll_vunroll_x_in_c1_eni67_414_470_mem(DUALMEM,3226)
    assign redist414_sync_in_aunroll_vunroll_x_in_c1_eni67_414_470_mem_ia = redist414_sync_in_aunroll_vunroll_x_in_c1_eni67_414_470_inputreg0_q;
    assign redist414_sync_in_aunroll_vunroll_x_in_c1_eni67_414_470_mem_aa = redist414_sync_in_aunroll_vunroll_x_in_c1_eni67_414_470_wraddr_q;
    assign redist414_sync_in_aunroll_vunroll_x_in_c1_eni67_414_470_mem_ab = redist414_sync_in_aunroll_vunroll_x_in_c1_eni67_414_470_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist414_sync_in_aunroll_vunroll_x_in_c1_eni67_414_470_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist414_sync_in_aunroll_vunroll_x_in_c1_eni67_414_470_mem_aa),
        .data_a(redist414_sync_in_aunroll_vunroll_x_in_c1_eni67_414_470_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist414_sync_in_aunroll_vunroll_x_in_c1_eni67_414_470_mem_ab),
        .q_b(redist414_sync_in_aunroll_vunroll_x_in_c1_eni67_414_470_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist414_sync_in_aunroll_vunroll_x_in_c1_eni67_414_470_mem_q = redist414_sync_in_aunroll_vunroll_x_in_c1_eni67_414_470_mem_iq[31:0];

    // redist414_sync_in_aunroll_vunroll_x_in_c1_eni67_414_470_outputreg0(DELAY,3225)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist414_sync_in_aunroll_vunroll_x_in_c1_eni67_414_470_outputreg0_q <= redist414_sync_in_aunroll_vunroll_x_in_c1_eni67_414_470_mem_q;
        end
    end

    // redist157_sync_in_aunroll_vunroll_x_in_c1_eni67_158_470_rdcnt(ADD,1714)
    assign redist157_sync_in_aunroll_vunroll_x_in_c1_eni67_158_470_rdcnt_a = {1'b0, redist157_sync_in_aunroll_vunroll_x_in_c1_eni67_158_470_wraddr_q};
    assign redist157_sync_in_aunroll_vunroll_x_in_c1_eni67_158_470_rdcnt_b = {1'b0, redist157_sync_in_aunroll_vunroll_x_in_c1_eni67_158_470_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist157_sync_in_aunroll_vunroll_x_in_c1_eni67_158_470_rdcnt_o <= $unsigned(redist157_sync_in_aunroll_vunroll_x_in_c1_eni67_158_470_rdcnt_a) + $unsigned(redist157_sync_in_aunroll_vunroll_x_in_c1_eni67_158_470_rdcnt_b);
        end
    end
    assign redist157_sync_in_aunroll_vunroll_x_in_c1_eni67_158_470_rdcnt_q = redist157_sync_in_aunroll_vunroll_x_in_c1_eni67_158_470_rdcnt_o[9:0];

    // redist157_sync_in_aunroll_vunroll_x_in_c1_eni67_158_470_inputreg0(DELAY,1709)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist157_sync_in_aunroll_vunroll_x_in_c1_eni67_158_470_inputreg0_q <= in_c1_eni67_158;
        end
    end

    // redist157_sync_in_aunroll_vunroll_x_in_c1_eni67_158_470_wraddr(COUNTER,1712)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist157_sync_in_aunroll_vunroll_x_in_c1_eni67_158_470_wraddr_i <= $unsigned(redist157_sync_in_aunroll_vunroll_x_in_c1_eni67_158_470_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist157_sync_in_aunroll_vunroll_x_in_c1_eni67_158_470_wraddr_q = redist157_sync_in_aunroll_vunroll_x_in_c1_eni67_158_470_wraddr_i[8:0];

    // redist157_sync_in_aunroll_vunroll_x_in_c1_eni67_158_470_mem(DUALMEM,1711)
    assign redist157_sync_in_aunroll_vunroll_x_in_c1_eni67_158_470_mem_ia = redist157_sync_in_aunroll_vunroll_x_in_c1_eni67_158_470_inputreg0_q;
    assign redist157_sync_in_aunroll_vunroll_x_in_c1_eni67_158_470_mem_aa = redist157_sync_in_aunroll_vunroll_x_in_c1_eni67_158_470_wraddr_q;
    assign redist157_sync_in_aunroll_vunroll_x_in_c1_eni67_158_470_mem_ab = redist157_sync_in_aunroll_vunroll_x_in_c1_eni67_158_470_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist157_sync_in_aunroll_vunroll_x_in_c1_eni67_158_470_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist157_sync_in_aunroll_vunroll_x_in_c1_eni67_158_470_mem_aa),
        .data_a(redist157_sync_in_aunroll_vunroll_x_in_c1_eni67_158_470_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist157_sync_in_aunroll_vunroll_x_in_c1_eni67_158_470_mem_ab),
        .q_b(redist157_sync_in_aunroll_vunroll_x_in_c1_eni67_158_470_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist157_sync_in_aunroll_vunroll_x_in_c1_eni67_158_470_mem_q = redist157_sync_in_aunroll_vunroll_x_in_c1_eni67_158_470_mem_iq[31:0];

    // redist157_sync_in_aunroll_vunroll_x_in_c1_eni67_158_470_outputreg0(DELAY,1710)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist157_sync_in_aunroll_vunroll_x_in_c1_eni67_158_470_outputreg0_q <= redist157_sync_in_aunroll_vunroll_x_in_c1_eni67_158_470_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod503_cnn2187_dspb_native_dot_product_vunroll_x(BLACKBOX,85)@1561
    // in in_0@1562
    // in in_1@1562
    // in in_scalarProductPortChainin@1562
    // out out_primWireOut@1567
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000077Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod503_cnn2187_dspb_native_dot_product_vunroll_x (
        .in_0(redist157_sync_in_aunroll_vunroll_x_in_c1_eni67_158_470_outputreg0_q),
        .in_1(redist414_sync_in_aunroll_vunroll_x_in_c1_eni67_414_470_outputreg0_q),
        .in_2(redist156_sync_in_aunroll_vunroll_x_in_c1_eni67_157_469_outputreg0_q),
        .in_3(redist413_sync_in_aunroll_vunroll_x_in_c1_eni67_413_469_outputreg0_q),
        .in_scalarProductPortChainin(redist565_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod498_cnn2180_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod503_cnn2187_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist564_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod503_cnn2187_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,705)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist564_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod503_cnn2187_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod503_cnn2187_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist158_sync_in_aunroll_vunroll_x_in_c1_eni67_159_475_offset(CONSTANT,1719)
    assign redist158_sync_in_aunroll_vunroll_x_in_c1_eni67_159_475_offset_q = 9'b000101010;

    // redist415_sync_in_aunroll_vunroll_x_in_c1_eni67_415_475_rdcnt(ADD,3235)
    assign redist415_sync_in_aunroll_vunroll_x_in_c1_eni67_415_475_rdcnt_a = {1'b0, redist415_sync_in_aunroll_vunroll_x_in_c1_eni67_415_475_wraddr_q};
    assign redist415_sync_in_aunroll_vunroll_x_in_c1_eni67_415_475_rdcnt_b = {1'b0, redist158_sync_in_aunroll_vunroll_x_in_c1_eni67_159_475_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist415_sync_in_aunroll_vunroll_x_in_c1_eni67_415_475_rdcnt_o <= $unsigned(redist415_sync_in_aunroll_vunroll_x_in_c1_eni67_415_475_rdcnt_a) + $unsigned(redist415_sync_in_aunroll_vunroll_x_in_c1_eni67_415_475_rdcnt_b);
        end
    end
    assign redist415_sync_in_aunroll_vunroll_x_in_c1_eni67_415_475_rdcnt_q = redist415_sync_in_aunroll_vunroll_x_in_c1_eni67_415_475_rdcnt_o[9:0];

    // redist415_sync_in_aunroll_vunroll_x_in_c1_eni67_415_475_inputreg0(DELAY,3230)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist415_sync_in_aunroll_vunroll_x_in_c1_eni67_415_475_inputreg0_q <= in_c1_eni67_415;
        end
    end

    // redist415_sync_in_aunroll_vunroll_x_in_c1_eni67_415_475_wraddr(COUNTER,3233)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist415_sync_in_aunroll_vunroll_x_in_c1_eni67_415_475_wraddr_i <= $unsigned(redist415_sync_in_aunroll_vunroll_x_in_c1_eni67_415_475_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist415_sync_in_aunroll_vunroll_x_in_c1_eni67_415_475_wraddr_q = redist415_sync_in_aunroll_vunroll_x_in_c1_eni67_415_475_wraddr_i[8:0];

    // redist415_sync_in_aunroll_vunroll_x_in_c1_eni67_415_475_mem(DUALMEM,3232)
    assign redist415_sync_in_aunroll_vunroll_x_in_c1_eni67_415_475_mem_ia = redist415_sync_in_aunroll_vunroll_x_in_c1_eni67_415_475_inputreg0_q;
    assign redist415_sync_in_aunroll_vunroll_x_in_c1_eni67_415_475_mem_aa = redist415_sync_in_aunroll_vunroll_x_in_c1_eni67_415_475_wraddr_q;
    assign redist415_sync_in_aunroll_vunroll_x_in_c1_eni67_415_475_mem_ab = redist415_sync_in_aunroll_vunroll_x_in_c1_eni67_415_475_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist415_sync_in_aunroll_vunroll_x_in_c1_eni67_415_475_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist415_sync_in_aunroll_vunroll_x_in_c1_eni67_415_475_mem_aa),
        .data_a(redist415_sync_in_aunroll_vunroll_x_in_c1_eni67_415_475_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist415_sync_in_aunroll_vunroll_x_in_c1_eni67_415_475_mem_ab),
        .q_b(redist415_sync_in_aunroll_vunroll_x_in_c1_eni67_415_475_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist415_sync_in_aunroll_vunroll_x_in_c1_eni67_415_475_mem_q = redist415_sync_in_aunroll_vunroll_x_in_c1_eni67_415_475_mem_iq[31:0];

    // redist415_sync_in_aunroll_vunroll_x_in_c1_eni67_415_475_outputreg0(DELAY,3231)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist415_sync_in_aunroll_vunroll_x_in_c1_eni67_415_475_outputreg0_q <= redist415_sync_in_aunroll_vunroll_x_in_c1_eni67_415_475_mem_q;
        end
    end

    // redist158_sync_in_aunroll_vunroll_x_in_c1_eni67_159_475_rdcnt(ADD,1720)
    assign redist158_sync_in_aunroll_vunroll_x_in_c1_eni67_159_475_rdcnt_a = {1'b0, redist158_sync_in_aunroll_vunroll_x_in_c1_eni67_159_475_wraddr_q};
    assign redist158_sync_in_aunroll_vunroll_x_in_c1_eni67_159_475_rdcnt_b = {1'b0, redist158_sync_in_aunroll_vunroll_x_in_c1_eni67_159_475_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist158_sync_in_aunroll_vunroll_x_in_c1_eni67_159_475_rdcnt_o <= $unsigned(redist158_sync_in_aunroll_vunroll_x_in_c1_eni67_159_475_rdcnt_a) + $unsigned(redist158_sync_in_aunroll_vunroll_x_in_c1_eni67_159_475_rdcnt_b);
        end
    end
    assign redist158_sync_in_aunroll_vunroll_x_in_c1_eni67_159_475_rdcnt_q = redist158_sync_in_aunroll_vunroll_x_in_c1_eni67_159_475_rdcnt_o[9:0];

    // redist158_sync_in_aunroll_vunroll_x_in_c1_eni67_159_475_inputreg0(DELAY,1715)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist158_sync_in_aunroll_vunroll_x_in_c1_eni67_159_475_inputreg0_q <= in_c1_eni67_159;
        end
    end

    // redist158_sync_in_aunroll_vunroll_x_in_c1_eni67_159_475_wraddr(COUNTER,1718)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist158_sync_in_aunroll_vunroll_x_in_c1_eni67_159_475_wraddr_i <= $unsigned(redist158_sync_in_aunroll_vunroll_x_in_c1_eni67_159_475_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist158_sync_in_aunroll_vunroll_x_in_c1_eni67_159_475_wraddr_q = redist158_sync_in_aunroll_vunroll_x_in_c1_eni67_159_475_wraddr_i[8:0];

    // redist158_sync_in_aunroll_vunroll_x_in_c1_eni67_159_475_mem(DUALMEM,1717)
    assign redist158_sync_in_aunroll_vunroll_x_in_c1_eni67_159_475_mem_ia = redist158_sync_in_aunroll_vunroll_x_in_c1_eni67_159_475_inputreg0_q;
    assign redist158_sync_in_aunroll_vunroll_x_in_c1_eni67_159_475_mem_aa = redist158_sync_in_aunroll_vunroll_x_in_c1_eni67_159_475_wraddr_q;
    assign redist158_sync_in_aunroll_vunroll_x_in_c1_eni67_159_475_mem_ab = redist158_sync_in_aunroll_vunroll_x_in_c1_eni67_159_475_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist158_sync_in_aunroll_vunroll_x_in_c1_eni67_159_475_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist158_sync_in_aunroll_vunroll_x_in_c1_eni67_159_475_mem_aa),
        .data_a(redist158_sync_in_aunroll_vunroll_x_in_c1_eni67_159_475_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist158_sync_in_aunroll_vunroll_x_in_c1_eni67_159_475_mem_ab),
        .q_b(redist158_sync_in_aunroll_vunroll_x_in_c1_eni67_159_475_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist158_sync_in_aunroll_vunroll_x_in_c1_eni67_159_475_mem_q = redist158_sync_in_aunroll_vunroll_x_in_c1_eni67_159_475_mem_iq[31:0];

    // redist158_sync_in_aunroll_vunroll_x_in_c1_eni67_159_475_outputreg0(DELAY,1716)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist158_sync_in_aunroll_vunroll_x_in_c1_eni67_159_475_outputreg0_q <= redist158_sync_in_aunroll_vunroll_x_in_c1_eni67_159_475_mem_q;
        end
    end

    // redist159_sync_in_aunroll_vunroll_x_in_c1_eni67_160_476_offset(CONSTANT,1725)
    assign redist159_sync_in_aunroll_vunroll_x_in_c1_eni67_160_476_offset_q = 9'b000101001;

    // redist416_sync_in_aunroll_vunroll_x_in_c1_eni67_416_476_rdcnt(ADD,3241)
    assign redist416_sync_in_aunroll_vunroll_x_in_c1_eni67_416_476_rdcnt_a = {1'b0, redist416_sync_in_aunroll_vunroll_x_in_c1_eni67_416_476_wraddr_q};
    assign redist416_sync_in_aunroll_vunroll_x_in_c1_eni67_416_476_rdcnt_b = {1'b0, redist159_sync_in_aunroll_vunroll_x_in_c1_eni67_160_476_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist416_sync_in_aunroll_vunroll_x_in_c1_eni67_416_476_rdcnt_o <= $unsigned(redist416_sync_in_aunroll_vunroll_x_in_c1_eni67_416_476_rdcnt_a) + $unsigned(redist416_sync_in_aunroll_vunroll_x_in_c1_eni67_416_476_rdcnt_b);
        end
    end
    assign redist416_sync_in_aunroll_vunroll_x_in_c1_eni67_416_476_rdcnt_q = redist416_sync_in_aunroll_vunroll_x_in_c1_eni67_416_476_rdcnt_o[9:0];

    // redist416_sync_in_aunroll_vunroll_x_in_c1_eni67_416_476_inputreg0(DELAY,3236)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist416_sync_in_aunroll_vunroll_x_in_c1_eni67_416_476_inputreg0_q <= in_c1_eni67_416;
        end
    end

    // redist416_sync_in_aunroll_vunroll_x_in_c1_eni67_416_476_wraddr(COUNTER,3239)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist416_sync_in_aunroll_vunroll_x_in_c1_eni67_416_476_wraddr_i <= $unsigned(redist416_sync_in_aunroll_vunroll_x_in_c1_eni67_416_476_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist416_sync_in_aunroll_vunroll_x_in_c1_eni67_416_476_wraddr_q = redist416_sync_in_aunroll_vunroll_x_in_c1_eni67_416_476_wraddr_i[8:0];

    // redist416_sync_in_aunroll_vunroll_x_in_c1_eni67_416_476_mem(DUALMEM,3238)
    assign redist416_sync_in_aunroll_vunroll_x_in_c1_eni67_416_476_mem_ia = redist416_sync_in_aunroll_vunroll_x_in_c1_eni67_416_476_inputreg0_q;
    assign redist416_sync_in_aunroll_vunroll_x_in_c1_eni67_416_476_mem_aa = redist416_sync_in_aunroll_vunroll_x_in_c1_eni67_416_476_wraddr_q;
    assign redist416_sync_in_aunroll_vunroll_x_in_c1_eni67_416_476_mem_ab = redist416_sync_in_aunroll_vunroll_x_in_c1_eni67_416_476_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist416_sync_in_aunroll_vunroll_x_in_c1_eni67_416_476_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist416_sync_in_aunroll_vunroll_x_in_c1_eni67_416_476_mem_aa),
        .data_a(redist416_sync_in_aunroll_vunroll_x_in_c1_eni67_416_476_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist416_sync_in_aunroll_vunroll_x_in_c1_eni67_416_476_mem_ab),
        .q_b(redist416_sync_in_aunroll_vunroll_x_in_c1_eni67_416_476_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist416_sync_in_aunroll_vunroll_x_in_c1_eni67_416_476_mem_q = redist416_sync_in_aunroll_vunroll_x_in_c1_eni67_416_476_mem_iq[31:0];

    // redist416_sync_in_aunroll_vunroll_x_in_c1_eni67_416_476_outputreg0(DELAY,3237)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist416_sync_in_aunroll_vunroll_x_in_c1_eni67_416_476_outputreg0_q <= redist416_sync_in_aunroll_vunroll_x_in_c1_eni67_416_476_mem_q;
        end
    end

    // redist159_sync_in_aunroll_vunroll_x_in_c1_eni67_160_476_rdcnt(ADD,1726)
    assign redist159_sync_in_aunroll_vunroll_x_in_c1_eni67_160_476_rdcnt_a = {1'b0, redist159_sync_in_aunroll_vunroll_x_in_c1_eni67_160_476_wraddr_q};
    assign redist159_sync_in_aunroll_vunroll_x_in_c1_eni67_160_476_rdcnt_b = {1'b0, redist159_sync_in_aunroll_vunroll_x_in_c1_eni67_160_476_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist159_sync_in_aunroll_vunroll_x_in_c1_eni67_160_476_rdcnt_o <= $unsigned(redist159_sync_in_aunroll_vunroll_x_in_c1_eni67_160_476_rdcnt_a) + $unsigned(redist159_sync_in_aunroll_vunroll_x_in_c1_eni67_160_476_rdcnt_b);
        end
    end
    assign redist159_sync_in_aunroll_vunroll_x_in_c1_eni67_160_476_rdcnt_q = redist159_sync_in_aunroll_vunroll_x_in_c1_eni67_160_476_rdcnt_o[9:0];

    // redist159_sync_in_aunroll_vunroll_x_in_c1_eni67_160_476_inputreg0(DELAY,1721)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist159_sync_in_aunroll_vunroll_x_in_c1_eni67_160_476_inputreg0_q <= in_c1_eni67_160;
        end
    end

    // redist159_sync_in_aunroll_vunroll_x_in_c1_eni67_160_476_wraddr(COUNTER,1724)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist159_sync_in_aunroll_vunroll_x_in_c1_eni67_160_476_wraddr_i <= $unsigned(redist159_sync_in_aunroll_vunroll_x_in_c1_eni67_160_476_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist159_sync_in_aunroll_vunroll_x_in_c1_eni67_160_476_wraddr_q = redist159_sync_in_aunroll_vunroll_x_in_c1_eni67_160_476_wraddr_i[8:0];

    // redist159_sync_in_aunroll_vunroll_x_in_c1_eni67_160_476_mem(DUALMEM,1723)
    assign redist159_sync_in_aunroll_vunroll_x_in_c1_eni67_160_476_mem_ia = redist159_sync_in_aunroll_vunroll_x_in_c1_eni67_160_476_inputreg0_q;
    assign redist159_sync_in_aunroll_vunroll_x_in_c1_eni67_160_476_mem_aa = redist159_sync_in_aunroll_vunroll_x_in_c1_eni67_160_476_wraddr_q;
    assign redist159_sync_in_aunroll_vunroll_x_in_c1_eni67_160_476_mem_ab = redist159_sync_in_aunroll_vunroll_x_in_c1_eni67_160_476_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist159_sync_in_aunroll_vunroll_x_in_c1_eni67_160_476_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist159_sync_in_aunroll_vunroll_x_in_c1_eni67_160_476_mem_aa),
        .data_a(redist159_sync_in_aunroll_vunroll_x_in_c1_eni67_160_476_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist159_sync_in_aunroll_vunroll_x_in_c1_eni67_160_476_mem_ab),
        .q_b(redist159_sync_in_aunroll_vunroll_x_in_c1_eni67_160_476_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist159_sync_in_aunroll_vunroll_x_in_c1_eni67_160_476_mem_q = redist159_sync_in_aunroll_vunroll_x_in_c1_eni67_160_476_mem_iq[31:0];

    // redist159_sync_in_aunroll_vunroll_x_in_c1_eni67_160_476_outputreg0(DELAY,1722)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist159_sync_in_aunroll_vunroll_x_in_c1_eni67_160_476_outputreg0_q <= redist159_sync_in_aunroll_vunroll_x_in_c1_eni67_160_476_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod508_cnn2193_dspb_native_dot_product_vunroll_x(BLACKBOX,86)@1567
    // in in_0@1568
    // in in_1@1568
    // in in_scalarProductPortChainin@1568
    // out out_primWireOut@1573
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000078Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod508_cnn2193_dspb_native_dot_product_vunroll_x (
        .in_0(redist159_sync_in_aunroll_vunroll_x_in_c1_eni67_160_476_outputreg0_q),
        .in_1(redist416_sync_in_aunroll_vunroll_x_in_c1_eni67_416_476_outputreg0_q),
        .in_2(redist158_sync_in_aunroll_vunroll_x_in_c1_eni67_159_475_outputreg0_q),
        .in_3(redist415_sync_in_aunroll_vunroll_x_in_c1_eni67_415_475_outputreg0_q),
        .in_scalarProductPortChainin(redist564_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod503_cnn2187_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod508_cnn2193_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist563_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod508_cnn2193_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,704)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist563_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod508_cnn2193_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod508_cnn2193_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist160_sync_in_aunroll_vunroll_x_in_c1_eni67_161_481_offset(CONSTANT,1731)
    assign redist160_sync_in_aunroll_vunroll_x_in_c1_eni67_161_481_offset_q = 9'b000100100;

    // redist417_sync_in_aunroll_vunroll_x_in_c1_eni67_417_481_rdcnt(ADD,3247)
    assign redist417_sync_in_aunroll_vunroll_x_in_c1_eni67_417_481_rdcnt_a = {1'b0, redist417_sync_in_aunroll_vunroll_x_in_c1_eni67_417_481_wraddr_q};
    assign redist417_sync_in_aunroll_vunroll_x_in_c1_eni67_417_481_rdcnt_b = {1'b0, redist160_sync_in_aunroll_vunroll_x_in_c1_eni67_161_481_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist417_sync_in_aunroll_vunroll_x_in_c1_eni67_417_481_rdcnt_o <= $unsigned(redist417_sync_in_aunroll_vunroll_x_in_c1_eni67_417_481_rdcnt_a) + $unsigned(redist417_sync_in_aunroll_vunroll_x_in_c1_eni67_417_481_rdcnt_b);
        end
    end
    assign redist417_sync_in_aunroll_vunroll_x_in_c1_eni67_417_481_rdcnt_q = redist417_sync_in_aunroll_vunroll_x_in_c1_eni67_417_481_rdcnt_o[9:0];

    // redist417_sync_in_aunroll_vunroll_x_in_c1_eni67_417_481_inputreg0(DELAY,3242)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist417_sync_in_aunroll_vunroll_x_in_c1_eni67_417_481_inputreg0_q <= in_c1_eni67_417;
        end
    end

    // redist417_sync_in_aunroll_vunroll_x_in_c1_eni67_417_481_wraddr(COUNTER,3245)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist417_sync_in_aunroll_vunroll_x_in_c1_eni67_417_481_wraddr_i <= $unsigned(redist417_sync_in_aunroll_vunroll_x_in_c1_eni67_417_481_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist417_sync_in_aunroll_vunroll_x_in_c1_eni67_417_481_wraddr_q = redist417_sync_in_aunroll_vunroll_x_in_c1_eni67_417_481_wraddr_i[8:0];

    // redist417_sync_in_aunroll_vunroll_x_in_c1_eni67_417_481_mem(DUALMEM,3244)
    assign redist417_sync_in_aunroll_vunroll_x_in_c1_eni67_417_481_mem_ia = redist417_sync_in_aunroll_vunroll_x_in_c1_eni67_417_481_inputreg0_q;
    assign redist417_sync_in_aunroll_vunroll_x_in_c1_eni67_417_481_mem_aa = redist417_sync_in_aunroll_vunroll_x_in_c1_eni67_417_481_wraddr_q;
    assign redist417_sync_in_aunroll_vunroll_x_in_c1_eni67_417_481_mem_ab = redist417_sync_in_aunroll_vunroll_x_in_c1_eni67_417_481_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist417_sync_in_aunroll_vunroll_x_in_c1_eni67_417_481_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist417_sync_in_aunroll_vunroll_x_in_c1_eni67_417_481_mem_aa),
        .data_a(redist417_sync_in_aunroll_vunroll_x_in_c1_eni67_417_481_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist417_sync_in_aunroll_vunroll_x_in_c1_eni67_417_481_mem_ab),
        .q_b(redist417_sync_in_aunroll_vunroll_x_in_c1_eni67_417_481_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist417_sync_in_aunroll_vunroll_x_in_c1_eni67_417_481_mem_q = redist417_sync_in_aunroll_vunroll_x_in_c1_eni67_417_481_mem_iq[31:0];

    // redist417_sync_in_aunroll_vunroll_x_in_c1_eni67_417_481_outputreg0(DELAY,3243)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist417_sync_in_aunroll_vunroll_x_in_c1_eni67_417_481_outputreg0_q <= redist417_sync_in_aunroll_vunroll_x_in_c1_eni67_417_481_mem_q;
        end
    end

    // redist160_sync_in_aunroll_vunroll_x_in_c1_eni67_161_481_rdcnt(ADD,1732)
    assign redist160_sync_in_aunroll_vunroll_x_in_c1_eni67_161_481_rdcnt_a = {1'b0, redist160_sync_in_aunroll_vunroll_x_in_c1_eni67_161_481_wraddr_q};
    assign redist160_sync_in_aunroll_vunroll_x_in_c1_eni67_161_481_rdcnt_b = {1'b0, redist160_sync_in_aunroll_vunroll_x_in_c1_eni67_161_481_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist160_sync_in_aunroll_vunroll_x_in_c1_eni67_161_481_rdcnt_o <= $unsigned(redist160_sync_in_aunroll_vunroll_x_in_c1_eni67_161_481_rdcnt_a) + $unsigned(redist160_sync_in_aunroll_vunroll_x_in_c1_eni67_161_481_rdcnt_b);
        end
    end
    assign redist160_sync_in_aunroll_vunroll_x_in_c1_eni67_161_481_rdcnt_q = redist160_sync_in_aunroll_vunroll_x_in_c1_eni67_161_481_rdcnt_o[9:0];

    // redist160_sync_in_aunroll_vunroll_x_in_c1_eni67_161_481_inputreg0(DELAY,1727)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist160_sync_in_aunroll_vunroll_x_in_c1_eni67_161_481_inputreg0_q <= in_c1_eni67_161;
        end
    end

    // redist160_sync_in_aunroll_vunroll_x_in_c1_eni67_161_481_wraddr(COUNTER,1730)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist160_sync_in_aunroll_vunroll_x_in_c1_eni67_161_481_wraddr_i <= $unsigned(redist160_sync_in_aunroll_vunroll_x_in_c1_eni67_161_481_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist160_sync_in_aunroll_vunroll_x_in_c1_eni67_161_481_wraddr_q = redist160_sync_in_aunroll_vunroll_x_in_c1_eni67_161_481_wraddr_i[8:0];

    // redist160_sync_in_aunroll_vunroll_x_in_c1_eni67_161_481_mem(DUALMEM,1729)
    assign redist160_sync_in_aunroll_vunroll_x_in_c1_eni67_161_481_mem_ia = redist160_sync_in_aunroll_vunroll_x_in_c1_eni67_161_481_inputreg0_q;
    assign redist160_sync_in_aunroll_vunroll_x_in_c1_eni67_161_481_mem_aa = redist160_sync_in_aunroll_vunroll_x_in_c1_eni67_161_481_wraddr_q;
    assign redist160_sync_in_aunroll_vunroll_x_in_c1_eni67_161_481_mem_ab = redist160_sync_in_aunroll_vunroll_x_in_c1_eni67_161_481_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist160_sync_in_aunroll_vunroll_x_in_c1_eni67_161_481_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist160_sync_in_aunroll_vunroll_x_in_c1_eni67_161_481_mem_aa),
        .data_a(redist160_sync_in_aunroll_vunroll_x_in_c1_eni67_161_481_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist160_sync_in_aunroll_vunroll_x_in_c1_eni67_161_481_mem_ab),
        .q_b(redist160_sync_in_aunroll_vunroll_x_in_c1_eni67_161_481_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist160_sync_in_aunroll_vunroll_x_in_c1_eni67_161_481_mem_q = redist160_sync_in_aunroll_vunroll_x_in_c1_eni67_161_481_mem_iq[31:0];

    // redist160_sync_in_aunroll_vunroll_x_in_c1_eni67_161_481_outputreg0(DELAY,1728)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist160_sync_in_aunroll_vunroll_x_in_c1_eni67_161_481_outputreg0_q <= redist160_sync_in_aunroll_vunroll_x_in_c1_eni67_161_481_mem_q;
        end
    end

    // redist161_sync_in_aunroll_vunroll_x_in_c1_eni67_162_482_offset(CONSTANT,1737)
    assign redist161_sync_in_aunroll_vunroll_x_in_c1_eni67_162_482_offset_q = 9'b000100011;

    // redist418_sync_in_aunroll_vunroll_x_in_c1_eni67_418_482_rdcnt(ADD,3253)
    assign redist418_sync_in_aunroll_vunroll_x_in_c1_eni67_418_482_rdcnt_a = {1'b0, redist418_sync_in_aunroll_vunroll_x_in_c1_eni67_418_482_wraddr_q};
    assign redist418_sync_in_aunroll_vunroll_x_in_c1_eni67_418_482_rdcnt_b = {1'b0, redist161_sync_in_aunroll_vunroll_x_in_c1_eni67_162_482_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist418_sync_in_aunroll_vunroll_x_in_c1_eni67_418_482_rdcnt_o <= $unsigned(redist418_sync_in_aunroll_vunroll_x_in_c1_eni67_418_482_rdcnt_a) + $unsigned(redist418_sync_in_aunroll_vunroll_x_in_c1_eni67_418_482_rdcnt_b);
        end
    end
    assign redist418_sync_in_aunroll_vunroll_x_in_c1_eni67_418_482_rdcnt_q = redist418_sync_in_aunroll_vunroll_x_in_c1_eni67_418_482_rdcnt_o[9:0];

    // redist418_sync_in_aunroll_vunroll_x_in_c1_eni67_418_482_inputreg0(DELAY,3248)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist418_sync_in_aunroll_vunroll_x_in_c1_eni67_418_482_inputreg0_q <= in_c1_eni67_418;
        end
    end

    // redist418_sync_in_aunroll_vunroll_x_in_c1_eni67_418_482_wraddr(COUNTER,3251)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist418_sync_in_aunroll_vunroll_x_in_c1_eni67_418_482_wraddr_i <= $unsigned(redist418_sync_in_aunroll_vunroll_x_in_c1_eni67_418_482_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist418_sync_in_aunroll_vunroll_x_in_c1_eni67_418_482_wraddr_q = redist418_sync_in_aunroll_vunroll_x_in_c1_eni67_418_482_wraddr_i[8:0];

    // redist418_sync_in_aunroll_vunroll_x_in_c1_eni67_418_482_mem(DUALMEM,3250)
    assign redist418_sync_in_aunroll_vunroll_x_in_c1_eni67_418_482_mem_ia = redist418_sync_in_aunroll_vunroll_x_in_c1_eni67_418_482_inputreg0_q;
    assign redist418_sync_in_aunroll_vunroll_x_in_c1_eni67_418_482_mem_aa = redist418_sync_in_aunroll_vunroll_x_in_c1_eni67_418_482_wraddr_q;
    assign redist418_sync_in_aunroll_vunroll_x_in_c1_eni67_418_482_mem_ab = redist418_sync_in_aunroll_vunroll_x_in_c1_eni67_418_482_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist418_sync_in_aunroll_vunroll_x_in_c1_eni67_418_482_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist418_sync_in_aunroll_vunroll_x_in_c1_eni67_418_482_mem_aa),
        .data_a(redist418_sync_in_aunroll_vunroll_x_in_c1_eni67_418_482_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist418_sync_in_aunroll_vunroll_x_in_c1_eni67_418_482_mem_ab),
        .q_b(redist418_sync_in_aunroll_vunroll_x_in_c1_eni67_418_482_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist418_sync_in_aunroll_vunroll_x_in_c1_eni67_418_482_mem_q = redist418_sync_in_aunroll_vunroll_x_in_c1_eni67_418_482_mem_iq[31:0];

    // redist418_sync_in_aunroll_vunroll_x_in_c1_eni67_418_482_outputreg0(DELAY,3249)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist418_sync_in_aunroll_vunroll_x_in_c1_eni67_418_482_outputreg0_q <= redist418_sync_in_aunroll_vunroll_x_in_c1_eni67_418_482_mem_q;
        end
    end

    // redist161_sync_in_aunroll_vunroll_x_in_c1_eni67_162_482_rdcnt(ADD,1738)
    assign redist161_sync_in_aunroll_vunroll_x_in_c1_eni67_162_482_rdcnt_a = {1'b0, redist161_sync_in_aunroll_vunroll_x_in_c1_eni67_162_482_wraddr_q};
    assign redist161_sync_in_aunroll_vunroll_x_in_c1_eni67_162_482_rdcnt_b = {1'b0, redist161_sync_in_aunroll_vunroll_x_in_c1_eni67_162_482_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist161_sync_in_aunroll_vunroll_x_in_c1_eni67_162_482_rdcnt_o <= $unsigned(redist161_sync_in_aunroll_vunroll_x_in_c1_eni67_162_482_rdcnt_a) + $unsigned(redist161_sync_in_aunroll_vunroll_x_in_c1_eni67_162_482_rdcnt_b);
        end
    end
    assign redist161_sync_in_aunroll_vunroll_x_in_c1_eni67_162_482_rdcnt_q = redist161_sync_in_aunroll_vunroll_x_in_c1_eni67_162_482_rdcnt_o[9:0];

    // redist161_sync_in_aunroll_vunroll_x_in_c1_eni67_162_482_inputreg0(DELAY,1733)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist161_sync_in_aunroll_vunroll_x_in_c1_eni67_162_482_inputreg0_q <= in_c1_eni67_162;
        end
    end

    // redist161_sync_in_aunroll_vunroll_x_in_c1_eni67_162_482_wraddr(COUNTER,1736)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist161_sync_in_aunroll_vunroll_x_in_c1_eni67_162_482_wraddr_i <= $unsigned(redist161_sync_in_aunroll_vunroll_x_in_c1_eni67_162_482_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist161_sync_in_aunroll_vunroll_x_in_c1_eni67_162_482_wraddr_q = redist161_sync_in_aunroll_vunroll_x_in_c1_eni67_162_482_wraddr_i[8:0];

    // redist161_sync_in_aunroll_vunroll_x_in_c1_eni67_162_482_mem(DUALMEM,1735)
    assign redist161_sync_in_aunroll_vunroll_x_in_c1_eni67_162_482_mem_ia = redist161_sync_in_aunroll_vunroll_x_in_c1_eni67_162_482_inputreg0_q;
    assign redist161_sync_in_aunroll_vunroll_x_in_c1_eni67_162_482_mem_aa = redist161_sync_in_aunroll_vunroll_x_in_c1_eni67_162_482_wraddr_q;
    assign redist161_sync_in_aunroll_vunroll_x_in_c1_eni67_162_482_mem_ab = redist161_sync_in_aunroll_vunroll_x_in_c1_eni67_162_482_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist161_sync_in_aunroll_vunroll_x_in_c1_eni67_162_482_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist161_sync_in_aunroll_vunroll_x_in_c1_eni67_162_482_mem_aa),
        .data_a(redist161_sync_in_aunroll_vunroll_x_in_c1_eni67_162_482_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist161_sync_in_aunroll_vunroll_x_in_c1_eni67_162_482_mem_ab),
        .q_b(redist161_sync_in_aunroll_vunroll_x_in_c1_eni67_162_482_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist161_sync_in_aunroll_vunroll_x_in_c1_eni67_162_482_mem_q = redist161_sync_in_aunroll_vunroll_x_in_c1_eni67_162_482_mem_iq[31:0];

    // redist161_sync_in_aunroll_vunroll_x_in_c1_eni67_162_482_outputreg0(DELAY,1734)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist161_sync_in_aunroll_vunroll_x_in_c1_eni67_162_482_outputreg0_q <= redist161_sync_in_aunroll_vunroll_x_in_c1_eni67_162_482_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod513_cnn2200_dspb_native_dot_product_vunroll_x(BLACKBOX,87)@1573
    // in in_0@1574
    // in in_1@1574
    // in in_scalarProductPortChainin@1574
    // out out_primWireOut@1579
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000079Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod513_cnn2200_dspb_native_dot_product_vunroll_x (
        .in_0(redist161_sync_in_aunroll_vunroll_x_in_c1_eni67_162_482_outputreg0_q),
        .in_1(redist418_sync_in_aunroll_vunroll_x_in_c1_eni67_418_482_outputreg0_q),
        .in_2(redist160_sync_in_aunroll_vunroll_x_in_c1_eni67_161_481_outputreg0_q),
        .in_3(redist417_sync_in_aunroll_vunroll_x_in_c1_eni67_417_481_outputreg0_q),
        .in_scalarProductPortChainin(redist563_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod508_cnn2193_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod513_cnn2200_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist562_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod513_cnn2200_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,703)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist562_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod513_cnn2200_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod513_cnn2200_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist162_sync_in_aunroll_vunroll_x_in_c1_eni67_163_487_offset(CONSTANT,1743)
    assign redist162_sync_in_aunroll_vunroll_x_in_c1_eni67_163_487_offset_q = 9'b000011110;

    // redist419_sync_in_aunroll_vunroll_x_in_c1_eni67_419_487_rdcnt(ADD,3259)
    assign redist419_sync_in_aunroll_vunroll_x_in_c1_eni67_419_487_rdcnt_a = {1'b0, redist419_sync_in_aunroll_vunroll_x_in_c1_eni67_419_487_wraddr_q};
    assign redist419_sync_in_aunroll_vunroll_x_in_c1_eni67_419_487_rdcnt_b = {1'b0, redist162_sync_in_aunroll_vunroll_x_in_c1_eni67_163_487_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist419_sync_in_aunroll_vunroll_x_in_c1_eni67_419_487_rdcnt_o <= $unsigned(redist419_sync_in_aunroll_vunroll_x_in_c1_eni67_419_487_rdcnt_a) + $unsigned(redist419_sync_in_aunroll_vunroll_x_in_c1_eni67_419_487_rdcnt_b);
        end
    end
    assign redist419_sync_in_aunroll_vunroll_x_in_c1_eni67_419_487_rdcnt_q = redist419_sync_in_aunroll_vunroll_x_in_c1_eni67_419_487_rdcnt_o[9:0];

    // redist419_sync_in_aunroll_vunroll_x_in_c1_eni67_419_487_inputreg0(DELAY,3254)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist419_sync_in_aunroll_vunroll_x_in_c1_eni67_419_487_inputreg0_q <= in_c1_eni67_419;
        end
    end

    // redist419_sync_in_aunroll_vunroll_x_in_c1_eni67_419_487_wraddr(COUNTER,3257)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist419_sync_in_aunroll_vunroll_x_in_c1_eni67_419_487_wraddr_i <= $unsigned(redist419_sync_in_aunroll_vunroll_x_in_c1_eni67_419_487_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist419_sync_in_aunroll_vunroll_x_in_c1_eni67_419_487_wraddr_q = redist419_sync_in_aunroll_vunroll_x_in_c1_eni67_419_487_wraddr_i[8:0];

    // redist419_sync_in_aunroll_vunroll_x_in_c1_eni67_419_487_mem(DUALMEM,3256)
    assign redist419_sync_in_aunroll_vunroll_x_in_c1_eni67_419_487_mem_ia = redist419_sync_in_aunroll_vunroll_x_in_c1_eni67_419_487_inputreg0_q;
    assign redist419_sync_in_aunroll_vunroll_x_in_c1_eni67_419_487_mem_aa = redist419_sync_in_aunroll_vunroll_x_in_c1_eni67_419_487_wraddr_q;
    assign redist419_sync_in_aunroll_vunroll_x_in_c1_eni67_419_487_mem_ab = redist419_sync_in_aunroll_vunroll_x_in_c1_eni67_419_487_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist419_sync_in_aunroll_vunroll_x_in_c1_eni67_419_487_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist419_sync_in_aunroll_vunroll_x_in_c1_eni67_419_487_mem_aa),
        .data_a(redist419_sync_in_aunroll_vunroll_x_in_c1_eni67_419_487_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist419_sync_in_aunroll_vunroll_x_in_c1_eni67_419_487_mem_ab),
        .q_b(redist419_sync_in_aunroll_vunroll_x_in_c1_eni67_419_487_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist419_sync_in_aunroll_vunroll_x_in_c1_eni67_419_487_mem_q = redist419_sync_in_aunroll_vunroll_x_in_c1_eni67_419_487_mem_iq[31:0];

    // redist419_sync_in_aunroll_vunroll_x_in_c1_eni67_419_487_outputreg0(DELAY,3255)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist419_sync_in_aunroll_vunroll_x_in_c1_eni67_419_487_outputreg0_q <= redist419_sync_in_aunroll_vunroll_x_in_c1_eni67_419_487_mem_q;
        end
    end

    // redist162_sync_in_aunroll_vunroll_x_in_c1_eni67_163_487_rdcnt(ADD,1744)
    assign redist162_sync_in_aunroll_vunroll_x_in_c1_eni67_163_487_rdcnt_a = {1'b0, redist162_sync_in_aunroll_vunroll_x_in_c1_eni67_163_487_wraddr_q};
    assign redist162_sync_in_aunroll_vunroll_x_in_c1_eni67_163_487_rdcnt_b = {1'b0, redist162_sync_in_aunroll_vunroll_x_in_c1_eni67_163_487_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist162_sync_in_aunroll_vunroll_x_in_c1_eni67_163_487_rdcnt_o <= $unsigned(redist162_sync_in_aunroll_vunroll_x_in_c1_eni67_163_487_rdcnt_a) + $unsigned(redist162_sync_in_aunroll_vunroll_x_in_c1_eni67_163_487_rdcnt_b);
        end
    end
    assign redist162_sync_in_aunroll_vunroll_x_in_c1_eni67_163_487_rdcnt_q = redist162_sync_in_aunroll_vunroll_x_in_c1_eni67_163_487_rdcnt_o[9:0];

    // redist162_sync_in_aunroll_vunroll_x_in_c1_eni67_163_487_inputreg0(DELAY,1739)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist162_sync_in_aunroll_vunroll_x_in_c1_eni67_163_487_inputreg0_q <= in_c1_eni67_163;
        end
    end

    // redist162_sync_in_aunroll_vunroll_x_in_c1_eni67_163_487_wraddr(COUNTER,1742)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist162_sync_in_aunroll_vunroll_x_in_c1_eni67_163_487_wraddr_i <= $unsigned(redist162_sync_in_aunroll_vunroll_x_in_c1_eni67_163_487_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist162_sync_in_aunroll_vunroll_x_in_c1_eni67_163_487_wraddr_q = redist162_sync_in_aunroll_vunroll_x_in_c1_eni67_163_487_wraddr_i[8:0];

    // redist162_sync_in_aunroll_vunroll_x_in_c1_eni67_163_487_mem(DUALMEM,1741)
    assign redist162_sync_in_aunroll_vunroll_x_in_c1_eni67_163_487_mem_ia = redist162_sync_in_aunroll_vunroll_x_in_c1_eni67_163_487_inputreg0_q;
    assign redist162_sync_in_aunroll_vunroll_x_in_c1_eni67_163_487_mem_aa = redist162_sync_in_aunroll_vunroll_x_in_c1_eni67_163_487_wraddr_q;
    assign redist162_sync_in_aunroll_vunroll_x_in_c1_eni67_163_487_mem_ab = redist162_sync_in_aunroll_vunroll_x_in_c1_eni67_163_487_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist162_sync_in_aunroll_vunroll_x_in_c1_eni67_163_487_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist162_sync_in_aunroll_vunroll_x_in_c1_eni67_163_487_mem_aa),
        .data_a(redist162_sync_in_aunroll_vunroll_x_in_c1_eni67_163_487_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist162_sync_in_aunroll_vunroll_x_in_c1_eni67_163_487_mem_ab),
        .q_b(redist162_sync_in_aunroll_vunroll_x_in_c1_eni67_163_487_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist162_sync_in_aunroll_vunroll_x_in_c1_eni67_163_487_mem_q = redist162_sync_in_aunroll_vunroll_x_in_c1_eni67_163_487_mem_iq[31:0];

    // redist162_sync_in_aunroll_vunroll_x_in_c1_eni67_163_487_outputreg0(DELAY,1740)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist162_sync_in_aunroll_vunroll_x_in_c1_eni67_163_487_outputreg0_q <= redist162_sync_in_aunroll_vunroll_x_in_c1_eni67_163_487_mem_q;
        end
    end

    // redist163_sync_in_aunroll_vunroll_x_in_c1_eni67_164_488_offset(CONSTANT,1749)
    assign redist163_sync_in_aunroll_vunroll_x_in_c1_eni67_164_488_offset_q = 9'b000011101;

    // redist420_sync_in_aunroll_vunroll_x_in_c1_eni67_420_488_rdcnt(ADD,3265)
    assign redist420_sync_in_aunroll_vunroll_x_in_c1_eni67_420_488_rdcnt_a = {1'b0, redist420_sync_in_aunroll_vunroll_x_in_c1_eni67_420_488_wraddr_q};
    assign redist420_sync_in_aunroll_vunroll_x_in_c1_eni67_420_488_rdcnt_b = {1'b0, redist163_sync_in_aunroll_vunroll_x_in_c1_eni67_164_488_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist420_sync_in_aunroll_vunroll_x_in_c1_eni67_420_488_rdcnt_o <= $unsigned(redist420_sync_in_aunroll_vunroll_x_in_c1_eni67_420_488_rdcnt_a) + $unsigned(redist420_sync_in_aunroll_vunroll_x_in_c1_eni67_420_488_rdcnt_b);
        end
    end
    assign redist420_sync_in_aunroll_vunroll_x_in_c1_eni67_420_488_rdcnt_q = redist420_sync_in_aunroll_vunroll_x_in_c1_eni67_420_488_rdcnt_o[9:0];

    // redist420_sync_in_aunroll_vunroll_x_in_c1_eni67_420_488_inputreg0(DELAY,3260)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist420_sync_in_aunroll_vunroll_x_in_c1_eni67_420_488_inputreg0_q <= in_c1_eni67_420;
        end
    end

    // redist420_sync_in_aunroll_vunroll_x_in_c1_eni67_420_488_wraddr(COUNTER,3263)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist420_sync_in_aunroll_vunroll_x_in_c1_eni67_420_488_wraddr_i <= $unsigned(redist420_sync_in_aunroll_vunroll_x_in_c1_eni67_420_488_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist420_sync_in_aunroll_vunroll_x_in_c1_eni67_420_488_wraddr_q = redist420_sync_in_aunroll_vunroll_x_in_c1_eni67_420_488_wraddr_i[8:0];

    // redist420_sync_in_aunroll_vunroll_x_in_c1_eni67_420_488_mem(DUALMEM,3262)
    assign redist420_sync_in_aunroll_vunroll_x_in_c1_eni67_420_488_mem_ia = redist420_sync_in_aunroll_vunroll_x_in_c1_eni67_420_488_inputreg0_q;
    assign redist420_sync_in_aunroll_vunroll_x_in_c1_eni67_420_488_mem_aa = redist420_sync_in_aunroll_vunroll_x_in_c1_eni67_420_488_wraddr_q;
    assign redist420_sync_in_aunroll_vunroll_x_in_c1_eni67_420_488_mem_ab = redist420_sync_in_aunroll_vunroll_x_in_c1_eni67_420_488_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist420_sync_in_aunroll_vunroll_x_in_c1_eni67_420_488_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist420_sync_in_aunroll_vunroll_x_in_c1_eni67_420_488_mem_aa),
        .data_a(redist420_sync_in_aunroll_vunroll_x_in_c1_eni67_420_488_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist420_sync_in_aunroll_vunroll_x_in_c1_eni67_420_488_mem_ab),
        .q_b(redist420_sync_in_aunroll_vunroll_x_in_c1_eni67_420_488_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist420_sync_in_aunroll_vunroll_x_in_c1_eni67_420_488_mem_q = redist420_sync_in_aunroll_vunroll_x_in_c1_eni67_420_488_mem_iq[31:0];

    // redist420_sync_in_aunroll_vunroll_x_in_c1_eni67_420_488_outputreg0(DELAY,3261)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist420_sync_in_aunroll_vunroll_x_in_c1_eni67_420_488_outputreg0_q <= redist420_sync_in_aunroll_vunroll_x_in_c1_eni67_420_488_mem_q;
        end
    end

    // redist163_sync_in_aunroll_vunroll_x_in_c1_eni67_164_488_rdcnt(ADD,1750)
    assign redist163_sync_in_aunroll_vunroll_x_in_c1_eni67_164_488_rdcnt_a = {1'b0, redist163_sync_in_aunroll_vunroll_x_in_c1_eni67_164_488_wraddr_q};
    assign redist163_sync_in_aunroll_vunroll_x_in_c1_eni67_164_488_rdcnt_b = {1'b0, redist163_sync_in_aunroll_vunroll_x_in_c1_eni67_164_488_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist163_sync_in_aunroll_vunroll_x_in_c1_eni67_164_488_rdcnt_o <= $unsigned(redist163_sync_in_aunroll_vunroll_x_in_c1_eni67_164_488_rdcnt_a) + $unsigned(redist163_sync_in_aunroll_vunroll_x_in_c1_eni67_164_488_rdcnt_b);
        end
    end
    assign redist163_sync_in_aunroll_vunroll_x_in_c1_eni67_164_488_rdcnt_q = redist163_sync_in_aunroll_vunroll_x_in_c1_eni67_164_488_rdcnt_o[9:0];

    // redist163_sync_in_aunroll_vunroll_x_in_c1_eni67_164_488_inputreg0(DELAY,1745)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist163_sync_in_aunroll_vunroll_x_in_c1_eni67_164_488_inputreg0_q <= in_c1_eni67_164;
        end
    end

    // redist163_sync_in_aunroll_vunroll_x_in_c1_eni67_164_488_wraddr(COUNTER,1748)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist163_sync_in_aunroll_vunroll_x_in_c1_eni67_164_488_wraddr_i <= $unsigned(redist163_sync_in_aunroll_vunroll_x_in_c1_eni67_164_488_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist163_sync_in_aunroll_vunroll_x_in_c1_eni67_164_488_wraddr_q = redist163_sync_in_aunroll_vunroll_x_in_c1_eni67_164_488_wraddr_i[8:0];

    // redist163_sync_in_aunroll_vunroll_x_in_c1_eni67_164_488_mem(DUALMEM,1747)
    assign redist163_sync_in_aunroll_vunroll_x_in_c1_eni67_164_488_mem_ia = redist163_sync_in_aunroll_vunroll_x_in_c1_eni67_164_488_inputreg0_q;
    assign redist163_sync_in_aunroll_vunroll_x_in_c1_eni67_164_488_mem_aa = redist163_sync_in_aunroll_vunroll_x_in_c1_eni67_164_488_wraddr_q;
    assign redist163_sync_in_aunroll_vunroll_x_in_c1_eni67_164_488_mem_ab = redist163_sync_in_aunroll_vunroll_x_in_c1_eni67_164_488_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist163_sync_in_aunroll_vunroll_x_in_c1_eni67_164_488_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist163_sync_in_aunroll_vunroll_x_in_c1_eni67_164_488_mem_aa),
        .data_a(redist163_sync_in_aunroll_vunroll_x_in_c1_eni67_164_488_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist163_sync_in_aunroll_vunroll_x_in_c1_eni67_164_488_mem_ab),
        .q_b(redist163_sync_in_aunroll_vunroll_x_in_c1_eni67_164_488_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist163_sync_in_aunroll_vunroll_x_in_c1_eni67_164_488_mem_q = redist163_sync_in_aunroll_vunroll_x_in_c1_eni67_164_488_mem_iq[31:0];

    // redist163_sync_in_aunroll_vunroll_x_in_c1_eni67_164_488_outputreg0(DELAY,1746)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist163_sync_in_aunroll_vunroll_x_in_c1_eni67_164_488_outputreg0_q <= redist163_sync_in_aunroll_vunroll_x_in_c1_eni67_164_488_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod518_cnn2206_dspb_native_dot_product_vunroll_x(BLACKBOX,88)@1579
    // in in_0@1580
    // in in_1@1580
    // in in_scalarProductPortChainin@1580
    // out out_primWireOut@1585
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000080Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod518_cnn2206_dspb_native_dot_product_vunroll_x (
        .in_0(redist163_sync_in_aunroll_vunroll_x_in_c1_eni67_164_488_outputreg0_q),
        .in_1(redist420_sync_in_aunroll_vunroll_x_in_c1_eni67_420_488_outputreg0_q),
        .in_2(redist162_sync_in_aunroll_vunroll_x_in_c1_eni67_163_487_outputreg0_q),
        .in_3(redist419_sync_in_aunroll_vunroll_x_in_c1_eni67_419_487_outputreg0_q),
        .in_scalarProductPortChainin(redist562_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod513_cnn2200_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod518_cnn2206_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist561_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod518_cnn2206_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,702)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist561_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod518_cnn2206_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod518_cnn2206_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist164_sync_in_aunroll_vunroll_x_in_c1_eni67_165_493_offset(CONSTANT,1755)
    assign redist164_sync_in_aunroll_vunroll_x_in_c1_eni67_165_493_offset_q = 9'b000011000;

    // redist421_sync_in_aunroll_vunroll_x_in_c1_eni67_421_493_rdcnt(ADD,3271)
    assign redist421_sync_in_aunroll_vunroll_x_in_c1_eni67_421_493_rdcnt_a = {1'b0, redist421_sync_in_aunroll_vunroll_x_in_c1_eni67_421_493_wraddr_q};
    assign redist421_sync_in_aunroll_vunroll_x_in_c1_eni67_421_493_rdcnt_b = {1'b0, redist164_sync_in_aunroll_vunroll_x_in_c1_eni67_165_493_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist421_sync_in_aunroll_vunroll_x_in_c1_eni67_421_493_rdcnt_o <= $unsigned(redist421_sync_in_aunroll_vunroll_x_in_c1_eni67_421_493_rdcnt_a) + $unsigned(redist421_sync_in_aunroll_vunroll_x_in_c1_eni67_421_493_rdcnt_b);
        end
    end
    assign redist421_sync_in_aunroll_vunroll_x_in_c1_eni67_421_493_rdcnt_q = redist421_sync_in_aunroll_vunroll_x_in_c1_eni67_421_493_rdcnt_o[9:0];

    // redist421_sync_in_aunroll_vunroll_x_in_c1_eni67_421_493_inputreg0(DELAY,3266)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist421_sync_in_aunroll_vunroll_x_in_c1_eni67_421_493_inputreg0_q <= in_c1_eni67_421;
        end
    end

    // redist421_sync_in_aunroll_vunroll_x_in_c1_eni67_421_493_wraddr(COUNTER,3269)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist421_sync_in_aunroll_vunroll_x_in_c1_eni67_421_493_wraddr_i <= $unsigned(redist421_sync_in_aunroll_vunroll_x_in_c1_eni67_421_493_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist421_sync_in_aunroll_vunroll_x_in_c1_eni67_421_493_wraddr_q = redist421_sync_in_aunroll_vunroll_x_in_c1_eni67_421_493_wraddr_i[8:0];

    // redist421_sync_in_aunroll_vunroll_x_in_c1_eni67_421_493_mem(DUALMEM,3268)
    assign redist421_sync_in_aunroll_vunroll_x_in_c1_eni67_421_493_mem_ia = redist421_sync_in_aunroll_vunroll_x_in_c1_eni67_421_493_inputreg0_q;
    assign redist421_sync_in_aunroll_vunroll_x_in_c1_eni67_421_493_mem_aa = redist421_sync_in_aunroll_vunroll_x_in_c1_eni67_421_493_wraddr_q;
    assign redist421_sync_in_aunroll_vunroll_x_in_c1_eni67_421_493_mem_ab = redist421_sync_in_aunroll_vunroll_x_in_c1_eni67_421_493_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist421_sync_in_aunroll_vunroll_x_in_c1_eni67_421_493_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist421_sync_in_aunroll_vunroll_x_in_c1_eni67_421_493_mem_aa),
        .data_a(redist421_sync_in_aunroll_vunroll_x_in_c1_eni67_421_493_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist421_sync_in_aunroll_vunroll_x_in_c1_eni67_421_493_mem_ab),
        .q_b(redist421_sync_in_aunroll_vunroll_x_in_c1_eni67_421_493_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist421_sync_in_aunroll_vunroll_x_in_c1_eni67_421_493_mem_q = redist421_sync_in_aunroll_vunroll_x_in_c1_eni67_421_493_mem_iq[31:0];

    // redist421_sync_in_aunroll_vunroll_x_in_c1_eni67_421_493_outputreg0(DELAY,3267)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist421_sync_in_aunroll_vunroll_x_in_c1_eni67_421_493_outputreg0_q <= redist421_sync_in_aunroll_vunroll_x_in_c1_eni67_421_493_mem_q;
        end
    end

    // redist164_sync_in_aunroll_vunroll_x_in_c1_eni67_165_493_rdcnt(ADD,1756)
    assign redist164_sync_in_aunroll_vunroll_x_in_c1_eni67_165_493_rdcnt_a = {1'b0, redist164_sync_in_aunroll_vunroll_x_in_c1_eni67_165_493_wraddr_q};
    assign redist164_sync_in_aunroll_vunroll_x_in_c1_eni67_165_493_rdcnt_b = {1'b0, redist164_sync_in_aunroll_vunroll_x_in_c1_eni67_165_493_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist164_sync_in_aunroll_vunroll_x_in_c1_eni67_165_493_rdcnt_o <= $unsigned(redist164_sync_in_aunroll_vunroll_x_in_c1_eni67_165_493_rdcnt_a) + $unsigned(redist164_sync_in_aunroll_vunroll_x_in_c1_eni67_165_493_rdcnt_b);
        end
    end
    assign redist164_sync_in_aunroll_vunroll_x_in_c1_eni67_165_493_rdcnt_q = redist164_sync_in_aunroll_vunroll_x_in_c1_eni67_165_493_rdcnt_o[9:0];

    // redist164_sync_in_aunroll_vunroll_x_in_c1_eni67_165_493_inputreg0(DELAY,1751)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist164_sync_in_aunroll_vunroll_x_in_c1_eni67_165_493_inputreg0_q <= in_c1_eni67_165;
        end
    end

    // redist164_sync_in_aunroll_vunroll_x_in_c1_eni67_165_493_wraddr(COUNTER,1754)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist164_sync_in_aunroll_vunroll_x_in_c1_eni67_165_493_wraddr_i <= $unsigned(redist164_sync_in_aunroll_vunroll_x_in_c1_eni67_165_493_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist164_sync_in_aunroll_vunroll_x_in_c1_eni67_165_493_wraddr_q = redist164_sync_in_aunroll_vunroll_x_in_c1_eni67_165_493_wraddr_i[8:0];

    // redist164_sync_in_aunroll_vunroll_x_in_c1_eni67_165_493_mem(DUALMEM,1753)
    assign redist164_sync_in_aunroll_vunroll_x_in_c1_eni67_165_493_mem_ia = redist164_sync_in_aunroll_vunroll_x_in_c1_eni67_165_493_inputreg0_q;
    assign redist164_sync_in_aunroll_vunroll_x_in_c1_eni67_165_493_mem_aa = redist164_sync_in_aunroll_vunroll_x_in_c1_eni67_165_493_wraddr_q;
    assign redist164_sync_in_aunroll_vunroll_x_in_c1_eni67_165_493_mem_ab = redist164_sync_in_aunroll_vunroll_x_in_c1_eni67_165_493_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist164_sync_in_aunroll_vunroll_x_in_c1_eni67_165_493_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist164_sync_in_aunroll_vunroll_x_in_c1_eni67_165_493_mem_aa),
        .data_a(redist164_sync_in_aunroll_vunroll_x_in_c1_eni67_165_493_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist164_sync_in_aunroll_vunroll_x_in_c1_eni67_165_493_mem_ab),
        .q_b(redist164_sync_in_aunroll_vunroll_x_in_c1_eni67_165_493_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist164_sync_in_aunroll_vunroll_x_in_c1_eni67_165_493_mem_q = redist164_sync_in_aunroll_vunroll_x_in_c1_eni67_165_493_mem_iq[31:0];

    // redist164_sync_in_aunroll_vunroll_x_in_c1_eni67_165_493_outputreg0(DELAY,1752)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist164_sync_in_aunroll_vunroll_x_in_c1_eni67_165_493_outputreg0_q <= redist164_sync_in_aunroll_vunroll_x_in_c1_eni67_165_493_mem_q;
        end
    end

    // redist165_sync_in_aunroll_vunroll_x_in_c1_eni67_166_494_offset(CONSTANT,1761)
    assign redist165_sync_in_aunroll_vunroll_x_in_c1_eni67_166_494_offset_q = 9'b000010111;

    // redist422_sync_in_aunroll_vunroll_x_in_c1_eni67_422_494_rdcnt(ADD,3277)
    assign redist422_sync_in_aunroll_vunroll_x_in_c1_eni67_422_494_rdcnt_a = {1'b0, redist422_sync_in_aunroll_vunroll_x_in_c1_eni67_422_494_wraddr_q};
    assign redist422_sync_in_aunroll_vunroll_x_in_c1_eni67_422_494_rdcnt_b = {1'b0, redist165_sync_in_aunroll_vunroll_x_in_c1_eni67_166_494_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist422_sync_in_aunroll_vunroll_x_in_c1_eni67_422_494_rdcnt_o <= $unsigned(redist422_sync_in_aunroll_vunroll_x_in_c1_eni67_422_494_rdcnt_a) + $unsigned(redist422_sync_in_aunroll_vunroll_x_in_c1_eni67_422_494_rdcnt_b);
        end
    end
    assign redist422_sync_in_aunroll_vunroll_x_in_c1_eni67_422_494_rdcnt_q = redist422_sync_in_aunroll_vunroll_x_in_c1_eni67_422_494_rdcnt_o[9:0];

    // redist422_sync_in_aunroll_vunroll_x_in_c1_eni67_422_494_inputreg0(DELAY,3272)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist422_sync_in_aunroll_vunroll_x_in_c1_eni67_422_494_inputreg0_q <= in_c1_eni67_422;
        end
    end

    // redist422_sync_in_aunroll_vunroll_x_in_c1_eni67_422_494_wraddr(COUNTER,3275)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist422_sync_in_aunroll_vunroll_x_in_c1_eni67_422_494_wraddr_i <= $unsigned(redist422_sync_in_aunroll_vunroll_x_in_c1_eni67_422_494_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist422_sync_in_aunroll_vunroll_x_in_c1_eni67_422_494_wraddr_q = redist422_sync_in_aunroll_vunroll_x_in_c1_eni67_422_494_wraddr_i[8:0];

    // redist422_sync_in_aunroll_vunroll_x_in_c1_eni67_422_494_mem(DUALMEM,3274)
    assign redist422_sync_in_aunroll_vunroll_x_in_c1_eni67_422_494_mem_ia = redist422_sync_in_aunroll_vunroll_x_in_c1_eni67_422_494_inputreg0_q;
    assign redist422_sync_in_aunroll_vunroll_x_in_c1_eni67_422_494_mem_aa = redist422_sync_in_aunroll_vunroll_x_in_c1_eni67_422_494_wraddr_q;
    assign redist422_sync_in_aunroll_vunroll_x_in_c1_eni67_422_494_mem_ab = redist422_sync_in_aunroll_vunroll_x_in_c1_eni67_422_494_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist422_sync_in_aunroll_vunroll_x_in_c1_eni67_422_494_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist422_sync_in_aunroll_vunroll_x_in_c1_eni67_422_494_mem_aa),
        .data_a(redist422_sync_in_aunroll_vunroll_x_in_c1_eni67_422_494_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist422_sync_in_aunroll_vunroll_x_in_c1_eni67_422_494_mem_ab),
        .q_b(redist422_sync_in_aunroll_vunroll_x_in_c1_eni67_422_494_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist422_sync_in_aunroll_vunroll_x_in_c1_eni67_422_494_mem_q = redist422_sync_in_aunroll_vunroll_x_in_c1_eni67_422_494_mem_iq[31:0];

    // redist422_sync_in_aunroll_vunroll_x_in_c1_eni67_422_494_outputreg0(DELAY,3273)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist422_sync_in_aunroll_vunroll_x_in_c1_eni67_422_494_outputreg0_q <= redist422_sync_in_aunroll_vunroll_x_in_c1_eni67_422_494_mem_q;
        end
    end

    // redist165_sync_in_aunroll_vunroll_x_in_c1_eni67_166_494_rdcnt(ADD,1762)
    assign redist165_sync_in_aunroll_vunroll_x_in_c1_eni67_166_494_rdcnt_a = {1'b0, redist165_sync_in_aunroll_vunroll_x_in_c1_eni67_166_494_wraddr_q};
    assign redist165_sync_in_aunroll_vunroll_x_in_c1_eni67_166_494_rdcnt_b = {1'b0, redist165_sync_in_aunroll_vunroll_x_in_c1_eni67_166_494_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist165_sync_in_aunroll_vunroll_x_in_c1_eni67_166_494_rdcnt_o <= $unsigned(redist165_sync_in_aunroll_vunroll_x_in_c1_eni67_166_494_rdcnt_a) + $unsigned(redist165_sync_in_aunroll_vunroll_x_in_c1_eni67_166_494_rdcnt_b);
        end
    end
    assign redist165_sync_in_aunroll_vunroll_x_in_c1_eni67_166_494_rdcnt_q = redist165_sync_in_aunroll_vunroll_x_in_c1_eni67_166_494_rdcnt_o[9:0];

    // redist165_sync_in_aunroll_vunroll_x_in_c1_eni67_166_494_inputreg0(DELAY,1757)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist165_sync_in_aunroll_vunroll_x_in_c1_eni67_166_494_inputreg0_q <= in_c1_eni67_166;
        end
    end

    // redist165_sync_in_aunroll_vunroll_x_in_c1_eni67_166_494_wraddr(COUNTER,1760)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist165_sync_in_aunroll_vunroll_x_in_c1_eni67_166_494_wraddr_i <= $unsigned(redist165_sync_in_aunroll_vunroll_x_in_c1_eni67_166_494_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist165_sync_in_aunroll_vunroll_x_in_c1_eni67_166_494_wraddr_q = redist165_sync_in_aunroll_vunroll_x_in_c1_eni67_166_494_wraddr_i[8:0];

    // redist165_sync_in_aunroll_vunroll_x_in_c1_eni67_166_494_mem(DUALMEM,1759)
    assign redist165_sync_in_aunroll_vunroll_x_in_c1_eni67_166_494_mem_ia = redist165_sync_in_aunroll_vunroll_x_in_c1_eni67_166_494_inputreg0_q;
    assign redist165_sync_in_aunroll_vunroll_x_in_c1_eni67_166_494_mem_aa = redist165_sync_in_aunroll_vunroll_x_in_c1_eni67_166_494_wraddr_q;
    assign redist165_sync_in_aunroll_vunroll_x_in_c1_eni67_166_494_mem_ab = redist165_sync_in_aunroll_vunroll_x_in_c1_eni67_166_494_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist165_sync_in_aunroll_vunroll_x_in_c1_eni67_166_494_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist165_sync_in_aunroll_vunroll_x_in_c1_eni67_166_494_mem_aa),
        .data_a(redist165_sync_in_aunroll_vunroll_x_in_c1_eni67_166_494_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist165_sync_in_aunroll_vunroll_x_in_c1_eni67_166_494_mem_ab),
        .q_b(redist165_sync_in_aunroll_vunroll_x_in_c1_eni67_166_494_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist165_sync_in_aunroll_vunroll_x_in_c1_eni67_166_494_mem_q = redist165_sync_in_aunroll_vunroll_x_in_c1_eni67_166_494_mem_iq[31:0];

    // redist165_sync_in_aunroll_vunroll_x_in_c1_eni67_166_494_outputreg0(DELAY,1758)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist165_sync_in_aunroll_vunroll_x_in_c1_eni67_166_494_outputreg0_q <= redist165_sync_in_aunroll_vunroll_x_in_c1_eni67_166_494_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod523_cnn2213_dspb_native_dot_product_vunroll_x(BLACKBOX,89)@1585
    // in in_0@1586
    // in in_1@1586
    // in in_scalarProductPortChainin@1586
    // out out_primWireOut@1591
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000081Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod523_cnn2213_dspb_native_dot_product_vunroll_x (
        .in_0(redist165_sync_in_aunroll_vunroll_x_in_c1_eni67_166_494_outputreg0_q),
        .in_1(redist422_sync_in_aunroll_vunroll_x_in_c1_eni67_422_494_outputreg0_q),
        .in_2(redist164_sync_in_aunroll_vunroll_x_in_c1_eni67_165_493_outputreg0_q),
        .in_3(redist421_sync_in_aunroll_vunroll_x_in_c1_eni67_421_493_outputreg0_q),
        .in_scalarProductPortChainin(redist561_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod518_cnn2206_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod523_cnn2213_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist560_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod523_cnn2213_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,701)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist560_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod523_cnn2213_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod523_cnn2213_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist166_sync_in_aunroll_vunroll_x_in_c1_eni67_167_499_offset(CONSTANT,1767)
    assign redist166_sync_in_aunroll_vunroll_x_in_c1_eni67_167_499_offset_q = 9'b000010010;

    // redist423_sync_in_aunroll_vunroll_x_in_c1_eni67_423_499_rdcnt(ADD,3283)
    assign redist423_sync_in_aunroll_vunroll_x_in_c1_eni67_423_499_rdcnt_a = {1'b0, redist423_sync_in_aunroll_vunroll_x_in_c1_eni67_423_499_wraddr_q};
    assign redist423_sync_in_aunroll_vunroll_x_in_c1_eni67_423_499_rdcnt_b = {1'b0, redist166_sync_in_aunroll_vunroll_x_in_c1_eni67_167_499_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist423_sync_in_aunroll_vunroll_x_in_c1_eni67_423_499_rdcnt_o <= $unsigned(redist423_sync_in_aunroll_vunroll_x_in_c1_eni67_423_499_rdcnt_a) + $unsigned(redist423_sync_in_aunroll_vunroll_x_in_c1_eni67_423_499_rdcnt_b);
        end
    end
    assign redist423_sync_in_aunroll_vunroll_x_in_c1_eni67_423_499_rdcnt_q = redist423_sync_in_aunroll_vunroll_x_in_c1_eni67_423_499_rdcnt_o[9:0];

    // redist423_sync_in_aunroll_vunroll_x_in_c1_eni67_423_499_inputreg0(DELAY,3278)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist423_sync_in_aunroll_vunroll_x_in_c1_eni67_423_499_inputreg0_q <= in_c1_eni67_423;
        end
    end

    // redist423_sync_in_aunroll_vunroll_x_in_c1_eni67_423_499_wraddr(COUNTER,3281)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist423_sync_in_aunroll_vunroll_x_in_c1_eni67_423_499_wraddr_i <= $unsigned(redist423_sync_in_aunroll_vunroll_x_in_c1_eni67_423_499_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist423_sync_in_aunroll_vunroll_x_in_c1_eni67_423_499_wraddr_q = redist423_sync_in_aunroll_vunroll_x_in_c1_eni67_423_499_wraddr_i[8:0];

    // redist423_sync_in_aunroll_vunroll_x_in_c1_eni67_423_499_mem(DUALMEM,3280)
    assign redist423_sync_in_aunroll_vunroll_x_in_c1_eni67_423_499_mem_ia = redist423_sync_in_aunroll_vunroll_x_in_c1_eni67_423_499_inputreg0_q;
    assign redist423_sync_in_aunroll_vunroll_x_in_c1_eni67_423_499_mem_aa = redist423_sync_in_aunroll_vunroll_x_in_c1_eni67_423_499_wraddr_q;
    assign redist423_sync_in_aunroll_vunroll_x_in_c1_eni67_423_499_mem_ab = redist423_sync_in_aunroll_vunroll_x_in_c1_eni67_423_499_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist423_sync_in_aunroll_vunroll_x_in_c1_eni67_423_499_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist423_sync_in_aunroll_vunroll_x_in_c1_eni67_423_499_mem_aa),
        .data_a(redist423_sync_in_aunroll_vunroll_x_in_c1_eni67_423_499_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist423_sync_in_aunroll_vunroll_x_in_c1_eni67_423_499_mem_ab),
        .q_b(redist423_sync_in_aunroll_vunroll_x_in_c1_eni67_423_499_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist423_sync_in_aunroll_vunroll_x_in_c1_eni67_423_499_mem_q = redist423_sync_in_aunroll_vunroll_x_in_c1_eni67_423_499_mem_iq[31:0];

    // redist423_sync_in_aunroll_vunroll_x_in_c1_eni67_423_499_outputreg0(DELAY,3279)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist423_sync_in_aunroll_vunroll_x_in_c1_eni67_423_499_outputreg0_q <= redist423_sync_in_aunroll_vunroll_x_in_c1_eni67_423_499_mem_q;
        end
    end

    // redist166_sync_in_aunroll_vunroll_x_in_c1_eni67_167_499_rdcnt(ADD,1768)
    assign redist166_sync_in_aunroll_vunroll_x_in_c1_eni67_167_499_rdcnt_a = {1'b0, redist166_sync_in_aunroll_vunroll_x_in_c1_eni67_167_499_wraddr_q};
    assign redist166_sync_in_aunroll_vunroll_x_in_c1_eni67_167_499_rdcnt_b = {1'b0, redist166_sync_in_aunroll_vunroll_x_in_c1_eni67_167_499_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist166_sync_in_aunroll_vunroll_x_in_c1_eni67_167_499_rdcnt_o <= $unsigned(redist166_sync_in_aunroll_vunroll_x_in_c1_eni67_167_499_rdcnt_a) + $unsigned(redist166_sync_in_aunroll_vunroll_x_in_c1_eni67_167_499_rdcnt_b);
        end
    end
    assign redist166_sync_in_aunroll_vunroll_x_in_c1_eni67_167_499_rdcnt_q = redist166_sync_in_aunroll_vunroll_x_in_c1_eni67_167_499_rdcnt_o[9:0];

    // redist166_sync_in_aunroll_vunroll_x_in_c1_eni67_167_499_inputreg0(DELAY,1763)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist166_sync_in_aunroll_vunroll_x_in_c1_eni67_167_499_inputreg0_q <= in_c1_eni67_167;
        end
    end

    // redist166_sync_in_aunroll_vunroll_x_in_c1_eni67_167_499_wraddr(COUNTER,1766)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist166_sync_in_aunroll_vunroll_x_in_c1_eni67_167_499_wraddr_i <= $unsigned(redist166_sync_in_aunroll_vunroll_x_in_c1_eni67_167_499_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist166_sync_in_aunroll_vunroll_x_in_c1_eni67_167_499_wraddr_q = redist166_sync_in_aunroll_vunroll_x_in_c1_eni67_167_499_wraddr_i[8:0];

    // redist166_sync_in_aunroll_vunroll_x_in_c1_eni67_167_499_mem(DUALMEM,1765)
    assign redist166_sync_in_aunroll_vunroll_x_in_c1_eni67_167_499_mem_ia = redist166_sync_in_aunroll_vunroll_x_in_c1_eni67_167_499_inputreg0_q;
    assign redist166_sync_in_aunroll_vunroll_x_in_c1_eni67_167_499_mem_aa = redist166_sync_in_aunroll_vunroll_x_in_c1_eni67_167_499_wraddr_q;
    assign redist166_sync_in_aunroll_vunroll_x_in_c1_eni67_167_499_mem_ab = redist166_sync_in_aunroll_vunroll_x_in_c1_eni67_167_499_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist166_sync_in_aunroll_vunroll_x_in_c1_eni67_167_499_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist166_sync_in_aunroll_vunroll_x_in_c1_eni67_167_499_mem_aa),
        .data_a(redist166_sync_in_aunroll_vunroll_x_in_c1_eni67_167_499_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist166_sync_in_aunroll_vunroll_x_in_c1_eni67_167_499_mem_ab),
        .q_b(redist166_sync_in_aunroll_vunroll_x_in_c1_eni67_167_499_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist166_sync_in_aunroll_vunroll_x_in_c1_eni67_167_499_mem_q = redist166_sync_in_aunroll_vunroll_x_in_c1_eni67_167_499_mem_iq[31:0];

    // redist166_sync_in_aunroll_vunroll_x_in_c1_eni67_167_499_outputreg0(DELAY,1764)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist166_sync_in_aunroll_vunroll_x_in_c1_eni67_167_499_outputreg0_q <= redist166_sync_in_aunroll_vunroll_x_in_c1_eni67_167_499_mem_q;
        end
    end

    // redist167_sync_in_aunroll_vunroll_x_in_c1_eni67_168_500_offset(CONSTANT,1773)
    assign redist167_sync_in_aunroll_vunroll_x_in_c1_eni67_168_500_offset_q = 9'b000010001;

    // redist424_sync_in_aunroll_vunroll_x_in_c1_eni67_424_500_rdcnt(ADD,3289)
    assign redist424_sync_in_aunroll_vunroll_x_in_c1_eni67_424_500_rdcnt_a = {1'b0, redist424_sync_in_aunroll_vunroll_x_in_c1_eni67_424_500_wraddr_q};
    assign redist424_sync_in_aunroll_vunroll_x_in_c1_eni67_424_500_rdcnt_b = {1'b0, redist167_sync_in_aunroll_vunroll_x_in_c1_eni67_168_500_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist424_sync_in_aunroll_vunroll_x_in_c1_eni67_424_500_rdcnt_o <= $unsigned(redist424_sync_in_aunroll_vunroll_x_in_c1_eni67_424_500_rdcnt_a) + $unsigned(redist424_sync_in_aunroll_vunroll_x_in_c1_eni67_424_500_rdcnt_b);
        end
    end
    assign redist424_sync_in_aunroll_vunroll_x_in_c1_eni67_424_500_rdcnt_q = redist424_sync_in_aunroll_vunroll_x_in_c1_eni67_424_500_rdcnt_o[9:0];

    // redist424_sync_in_aunroll_vunroll_x_in_c1_eni67_424_500_inputreg0(DELAY,3284)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist424_sync_in_aunroll_vunroll_x_in_c1_eni67_424_500_inputreg0_q <= in_c1_eni67_424;
        end
    end

    // redist424_sync_in_aunroll_vunroll_x_in_c1_eni67_424_500_wraddr(COUNTER,3287)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist424_sync_in_aunroll_vunroll_x_in_c1_eni67_424_500_wraddr_i <= $unsigned(redist424_sync_in_aunroll_vunroll_x_in_c1_eni67_424_500_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist424_sync_in_aunroll_vunroll_x_in_c1_eni67_424_500_wraddr_q = redist424_sync_in_aunroll_vunroll_x_in_c1_eni67_424_500_wraddr_i[8:0];

    // redist424_sync_in_aunroll_vunroll_x_in_c1_eni67_424_500_mem(DUALMEM,3286)
    assign redist424_sync_in_aunroll_vunroll_x_in_c1_eni67_424_500_mem_ia = redist424_sync_in_aunroll_vunroll_x_in_c1_eni67_424_500_inputreg0_q;
    assign redist424_sync_in_aunroll_vunroll_x_in_c1_eni67_424_500_mem_aa = redist424_sync_in_aunroll_vunroll_x_in_c1_eni67_424_500_wraddr_q;
    assign redist424_sync_in_aunroll_vunroll_x_in_c1_eni67_424_500_mem_ab = redist424_sync_in_aunroll_vunroll_x_in_c1_eni67_424_500_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist424_sync_in_aunroll_vunroll_x_in_c1_eni67_424_500_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist424_sync_in_aunroll_vunroll_x_in_c1_eni67_424_500_mem_aa),
        .data_a(redist424_sync_in_aunroll_vunroll_x_in_c1_eni67_424_500_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist424_sync_in_aunroll_vunroll_x_in_c1_eni67_424_500_mem_ab),
        .q_b(redist424_sync_in_aunroll_vunroll_x_in_c1_eni67_424_500_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist424_sync_in_aunroll_vunroll_x_in_c1_eni67_424_500_mem_q = redist424_sync_in_aunroll_vunroll_x_in_c1_eni67_424_500_mem_iq[31:0];

    // redist424_sync_in_aunroll_vunroll_x_in_c1_eni67_424_500_outputreg0(DELAY,3285)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist424_sync_in_aunroll_vunroll_x_in_c1_eni67_424_500_outputreg0_q <= redist424_sync_in_aunroll_vunroll_x_in_c1_eni67_424_500_mem_q;
        end
    end

    // redist167_sync_in_aunroll_vunroll_x_in_c1_eni67_168_500_rdcnt(ADD,1774)
    assign redist167_sync_in_aunroll_vunroll_x_in_c1_eni67_168_500_rdcnt_a = {1'b0, redist167_sync_in_aunroll_vunroll_x_in_c1_eni67_168_500_wraddr_q};
    assign redist167_sync_in_aunroll_vunroll_x_in_c1_eni67_168_500_rdcnt_b = {1'b0, redist167_sync_in_aunroll_vunroll_x_in_c1_eni67_168_500_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist167_sync_in_aunroll_vunroll_x_in_c1_eni67_168_500_rdcnt_o <= $unsigned(redist167_sync_in_aunroll_vunroll_x_in_c1_eni67_168_500_rdcnt_a) + $unsigned(redist167_sync_in_aunroll_vunroll_x_in_c1_eni67_168_500_rdcnt_b);
        end
    end
    assign redist167_sync_in_aunroll_vunroll_x_in_c1_eni67_168_500_rdcnt_q = redist167_sync_in_aunroll_vunroll_x_in_c1_eni67_168_500_rdcnt_o[9:0];

    // redist167_sync_in_aunroll_vunroll_x_in_c1_eni67_168_500_inputreg0(DELAY,1769)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist167_sync_in_aunroll_vunroll_x_in_c1_eni67_168_500_inputreg0_q <= in_c1_eni67_168;
        end
    end

    // redist167_sync_in_aunroll_vunroll_x_in_c1_eni67_168_500_wraddr(COUNTER,1772)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist167_sync_in_aunroll_vunroll_x_in_c1_eni67_168_500_wraddr_i <= $unsigned(redist167_sync_in_aunroll_vunroll_x_in_c1_eni67_168_500_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist167_sync_in_aunroll_vunroll_x_in_c1_eni67_168_500_wraddr_q = redist167_sync_in_aunroll_vunroll_x_in_c1_eni67_168_500_wraddr_i[8:0];

    // redist167_sync_in_aunroll_vunroll_x_in_c1_eni67_168_500_mem(DUALMEM,1771)
    assign redist167_sync_in_aunroll_vunroll_x_in_c1_eni67_168_500_mem_ia = redist167_sync_in_aunroll_vunroll_x_in_c1_eni67_168_500_inputreg0_q;
    assign redist167_sync_in_aunroll_vunroll_x_in_c1_eni67_168_500_mem_aa = redist167_sync_in_aunroll_vunroll_x_in_c1_eni67_168_500_wraddr_q;
    assign redist167_sync_in_aunroll_vunroll_x_in_c1_eni67_168_500_mem_ab = redist167_sync_in_aunroll_vunroll_x_in_c1_eni67_168_500_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist167_sync_in_aunroll_vunroll_x_in_c1_eni67_168_500_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist167_sync_in_aunroll_vunroll_x_in_c1_eni67_168_500_mem_aa),
        .data_a(redist167_sync_in_aunroll_vunroll_x_in_c1_eni67_168_500_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist167_sync_in_aunroll_vunroll_x_in_c1_eni67_168_500_mem_ab),
        .q_b(redist167_sync_in_aunroll_vunroll_x_in_c1_eni67_168_500_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist167_sync_in_aunroll_vunroll_x_in_c1_eni67_168_500_mem_q = redist167_sync_in_aunroll_vunroll_x_in_c1_eni67_168_500_mem_iq[31:0];

    // redist167_sync_in_aunroll_vunroll_x_in_c1_eni67_168_500_outputreg0(DELAY,1770)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist167_sync_in_aunroll_vunroll_x_in_c1_eni67_168_500_outputreg0_q <= redist167_sync_in_aunroll_vunroll_x_in_c1_eni67_168_500_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod528_cnn2219_dspb_native_dot_product_vunroll_x(BLACKBOX,90)@1591
    // in in_0@1592
    // in in_1@1592
    // in in_scalarProductPortChainin@1592
    // out out_primWireOut@1597
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000082Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod528_cnn2219_dspb_native_dot_product_vunroll_x (
        .in_0(redist167_sync_in_aunroll_vunroll_x_in_c1_eni67_168_500_outputreg0_q),
        .in_1(redist424_sync_in_aunroll_vunroll_x_in_c1_eni67_424_500_outputreg0_q),
        .in_2(redist166_sync_in_aunroll_vunroll_x_in_c1_eni67_167_499_outputreg0_q),
        .in_3(redist423_sync_in_aunroll_vunroll_x_in_c1_eni67_423_499_outputreg0_q),
        .in_scalarProductPortChainin(redist560_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod523_cnn2213_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod528_cnn2219_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist559_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod528_cnn2219_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,700)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist559_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod528_cnn2219_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod528_cnn2219_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist168_sync_in_aunroll_vunroll_x_in_c1_eni67_169_505_offset(CONSTANT,1779)
    assign redist168_sync_in_aunroll_vunroll_x_in_c1_eni67_169_505_offset_q = 9'b000001100;

    // redist425_sync_in_aunroll_vunroll_x_in_c1_eni67_425_505_rdcnt(ADD,3295)
    assign redist425_sync_in_aunroll_vunroll_x_in_c1_eni67_425_505_rdcnt_a = {1'b0, redist425_sync_in_aunroll_vunroll_x_in_c1_eni67_425_505_wraddr_q};
    assign redist425_sync_in_aunroll_vunroll_x_in_c1_eni67_425_505_rdcnt_b = {1'b0, redist168_sync_in_aunroll_vunroll_x_in_c1_eni67_169_505_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist425_sync_in_aunroll_vunroll_x_in_c1_eni67_425_505_rdcnt_o <= $unsigned(redist425_sync_in_aunroll_vunroll_x_in_c1_eni67_425_505_rdcnt_a) + $unsigned(redist425_sync_in_aunroll_vunroll_x_in_c1_eni67_425_505_rdcnt_b);
        end
    end
    assign redist425_sync_in_aunroll_vunroll_x_in_c1_eni67_425_505_rdcnt_q = redist425_sync_in_aunroll_vunroll_x_in_c1_eni67_425_505_rdcnt_o[9:0];

    // redist425_sync_in_aunroll_vunroll_x_in_c1_eni67_425_505_inputreg0(DELAY,3290)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist425_sync_in_aunroll_vunroll_x_in_c1_eni67_425_505_inputreg0_q <= in_c1_eni67_425;
        end
    end

    // redist425_sync_in_aunroll_vunroll_x_in_c1_eni67_425_505_wraddr(COUNTER,3293)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist425_sync_in_aunroll_vunroll_x_in_c1_eni67_425_505_wraddr_i <= $unsigned(redist425_sync_in_aunroll_vunroll_x_in_c1_eni67_425_505_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist425_sync_in_aunroll_vunroll_x_in_c1_eni67_425_505_wraddr_q = redist425_sync_in_aunroll_vunroll_x_in_c1_eni67_425_505_wraddr_i[8:0];

    // redist425_sync_in_aunroll_vunroll_x_in_c1_eni67_425_505_mem(DUALMEM,3292)
    assign redist425_sync_in_aunroll_vunroll_x_in_c1_eni67_425_505_mem_ia = redist425_sync_in_aunroll_vunroll_x_in_c1_eni67_425_505_inputreg0_q;
    assign redist425_sync_in_aunroll_vunroll_x_in_c1_eni67_425_505_mem_aa = redist425_sync_in_aunroll_vunroll_x_in_c1_eni67_425_505_wraddr_q;
    assign redist425_sync_in_aunroll_vunroll_x_in_c1_eni67_425_505_mem_ab = redist425_sync_in_aunroll_vunroll_x_in_c1_eni67_425_505_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist425_sync_in_aunroll_vunroll_x_in_c1_eni67_425_505_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist425_sync_in_aunroll_vunroll_x_in_c1_eni67_425_505_mem_aa),
        .data_a(redist425_sync_in_aunroll_vunroll_x_in_c1_eni67_425_505_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist425_sync_in_aunroll_vunroll_x_in_c1_eni67_425_505_mem_ab),
        .q_b(redist425_sync_in_aunroll_vunroll_x_in_c1_eni67_425_505_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist425_sync_in_aunroll_vunroll_x_in_c1_eni67_425_505_mem_q = redist425_sync_in_aunroll_vunroll_x_in_c1_eni67_425_505_mem_iq[31:0];

    // redist425_sync_in_aunroll_vunroll_x_in_c1_eni67_425_505_outputreg0(DELAY,3291)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist425_sync_in_aunroll_vunroll_x_in_c1_eni67_425_505_outputreg0_q <= redist425_sync_in_aunroll_vunroll_x_in_c1_eni67_425_505_mem_q;
        end
    end

    // redist168_sync_in_aunroll_vunroll_x_in_c1_eni67_169_505_rdcnt(ADD,1780)
    assign redist168_sync_in_aunroll_vunroll_x_in_c1_eni67_169_505_rdcnt_a = {1'b0, redist168_sync_in_aunroll_vunroll_x_in_c1_eni67_169_505_wraddr_q};
    assign redist168_sync_in_aunroll_vunroll_x_in_c1_eni67_169_505_rdcnt_b = {1'b0, redist168_sync_in_aunroll_vunroll_x_in_c1_eni67_169_505_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist168_sync_in_aunroll_vunroll_x_in_c1_eni67_169_505_rdcnt_o <= $unsigned(redist168_sync_in_aunroll_vunroll_x_in_c1_eni67_169_505_rdcnt_a) + $unsigned(redist168_sync_in_aunroll_vunroll_x_in_c1_eni67_169_505_rdcnt_b);
        end
    end
    assign redist168_sync_in_aunroll_vunroll_x_in_c1_eni67_169_505_rdcnt_q = redist168_sync_in_aunroll_vunroll_x_in_c1_eni67_169_505_rdcnt_o[9:0];

    // redist168_sync_in_aunroll_vunroll_x_in_c1_eni67_169_505_inputreg0(DELAY,1775)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist168_sync_in_aunroll_vunroll_x_in_c1_eni67_169_505_inputreg0_q <= in_c1_eni67_169;
        end
    end

    // redist168_sync_in_aunroll_vunroll_x_in_c1_eni67_169_505_wraddr(COUNTER,1778)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist168_sync_in_aunroll_vunroll_x_in_c1_eni67_169_505_wraddr_i <= $unsigned(redist168_sync_in_aunroll_vunroll_x_in_c1_eni67_169_505_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist168_sync_in_aunroll_vunroll_x_in_c1_eni67_169_505_wraddr_q = redist168_sync_in_aunroll_vunroll_x_in_c1_eni67_169_505_wraddr_i[8:0];

    // redist168_sync_in_aunroll_vunroll_x_in_c1_eni67_169_505_mem(DUALMEM,1777)
    assign redist168_sync_in_aunroll_vunroll_x_in_c1_eni67_169_505_mem_ia = redist168_sync_in_aunroll_vunroll_x_in_c1_eni67_169_505_inputreg0_q;
    assign redist168_sync_in_aunroll_vunroll_x_in_c1_eni67_169_505_mem_aa = redist168_sync_in_aunroll_vunroll_x_in_c1_eni67_169_505_wraddr_q;
    assign redist168_sync_in_aunroll_vunroll_x_in_c1_eni67_169_505_mem_ab = redist168_sync_in_aunroll_vunroll_x_in_c1_eni67_169_505_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist168_sync_in_aunroll_vunroll_x_in_c1_eni67_169_505_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist168_sync_in_aunroll_vunroll_x_in_c1_eni67_169_505_mem_aa),
        .data_a(redist168_sync_in_aunroll_vunroll_x_in_c1_eni67_169_505_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist168_sync_in_aunroll_vunroll_x_in_c1_eni67_169_505_mem_ab),
        .q_b(redist168_sync_in_aunroll_vunroll_x_in_c1_eni67_169_505_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist168_sync_in_aunroll_vunroll_x_in_c1_eni67_169_505_mem_q = redist168_sync_in_aunroll_vunroll_x_in_c1_eni67_169_505_mem_iq[31:0];

    // redist168_sync_in_aunroll_vunroll_x_in_c1_eni67_169_505_outputreg0(DELAY,1776)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist168_sync_in_aunroll_vunroll_x_in_c1_eni67_169_505_outputreg0_q <= redist168_sync_in_aunroll_vunroll_x_in_c1_eni67_169_505_mem_q;
        end
    end

    // redist169_sync_in_aunroll_vunroll_x_in_c1_eni67_170_506_offset(CONSTANT,1785)
    assign redist169_sync_in_aunroll_vunroll_x_in_c1_eni67_170_506_offset_q = 9'b000001011;

    // redist426_sync_in_aunroll_vunroll_x_in_c1_eni67_426_506_rdcnt(ADD,3301)
    assign redist426_sync_in_aunroll_vunroll_x_in_c1_eni67_426_506_rdcnt_a = {1'b0, redist426_sync_in_aunroll_vunroll_x_in_c1_eni67_426_506_wraddr_q};
    assign redist426_sync_in_aunroll_vunroll_x_in_c1_eni67_426_506_rdcnt_b = {1'b0, redist169_sync_in_aunroll_vunroll_x_in_c1_eni67_170_506_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist426_sync_in_aunroll_vunroll_x_in_c1_eni67_426_506_rdcnt_o <= $unsigned(redist426_sync_in_aunroll_vunroll_x_in_c1_eni67_426_506_rdcnt_a) + $unsigned(redist426_sync_in_aunroll_vunroll_x_in_c1_eni67_426_506_rdcnt_b);
        end
    end
    assign redist426_sync_in_aunroll_vunroll_x_in_c1_eni67_426_506_rdcnt_q = redist426_sync_in_aunroll_vunroll_x_in_c1_eni67_426_506_rdcnt_o[9:0];

    // redist426_sync_in_aunroll_vunroll_x_in_c1_eni67_426_506_inputreg0(DELAY,3296)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist426_sync_in_aunroll_vunroll_x_in_c1_eni67_426_506_inputreg0_q <= in_c1_eni67_426;
        end
    end

    // redist426_sync_in_aunroll_vunroll_x_in_c1_eni67_426_506_wraddr(COUNTER,3299)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist426_sync_in_aunroll_vunroll_x_in_c1_eni67_426_506_wraddr_i <= $unsigned(redist426_sync_in_aunroll_vunroll_x_in_c1_eni67_426_506_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist426_sync_in_aunroll_vunroll_x_in_c1_eni67_426_506_wraddr_q = redist426_sync_in_aunroll_vunroll_x_in_c1_eni67_426_506_wraddr_i[8:0];

    // redist426_sync_in_aunroll_vunroll_x_in_c1_eni67_426_506_mem(DUALMEM,3298)
    assign redist426_sync_in_aunroll_vunroll_x_in_c1_eni67_426_506_mem_ia = redist426_sync_in_aunroll_vunroll_x_in_c1_eni67_426_506_inputreg0_q;
    assign redist426_sync_in_aunroll_vunroll_x_in_c1_eni67_426_506_mem_aa = redist426_sync_in_aunroll_vunroll_x_in_c1_eni67_426_506_wraddr_q;
    assign redist426_sync_in_aunroll_vunroll_x_in_c1_eni67_426_506_mem_ab = redist426_sync_in_aunroll_vunroll_x_in_c1_eni67_426_506_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist426_sync_in_aunroll_vunroll_x_in_c1_eni67_426_506_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist426_sync_in_aunroll_vunroll_x_in_c1_eni67_426_506_mem_aa),
        .data_a(redist426_sync_in_aunroll_vunroll_x_in_c1_eni67_426_506_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist426_sync_in_aunroll_vunroll_x_in_c1_eni67_426_506_mem_ab),
        .q_b(redist426_sync_in_aunroll_vunroll_x_in_c1_eni67_426_506_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist426_sync_in_aunroll_vunroll_x_in_c1_eni67_426_506_mem_q = redist426_sync_in_aunroll_vunroll_x_in_c1_eni67_426_506_mem_iq[31:0];

    // redist426_sync_in_aunroll_vunroll_x_in_c1_eni67_426_506_outputreg0(DELAY,3297)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist426_sync_in_aunroll_vunroll_x_in_c1_eni67_426_506_outputreg0_q <= redist426_sync_in_aunroll_vunroll_x_in_c1_eni67_426_506_mem_q;
        end
    end

    // redist169_sync_in_aunroll_vunroll_x_in_c1_eni67_170_506_rdcnt(ADD,1786)
    assign redist169_sync_in_aunroll_vunroll_x_in_c1_eni67_170_506_rdcnt_a = {1'b0, redist169_sync_in_aunroll_vunroll_x_in_c1_eni67_170_506_wraddr_q};
    assign redist169_sync_in_aunroll_vunroll_x_in_c1_eni67_170_506_rdcnt_b = {1'b0, redist169_sync_in_aunroll_vunroll_x_in_c1_eni67_170_506_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist169_sync_in_aunroll_vunroll_x_in_c1_eni67_170_506_rdcnt_o <= $unsigned(redist169_sync_in_aunroll_vunroll_x_in_c1_eni67_170_506_rdcnt_a) + $unsigned(redist169_sync_in_aunroll_vunroll_x_in_c1_eni67_170_506_rdcnt_b);
        end
    end
    assign redist169_sync_in_aunroll_vunroll_x_in_c1_eni67_170_506_rdcnt_q = redist169_sync_in_aunroll_vunroll_x_in_c1_eni67_170_506_rdcnt_o[9:0];

    // redist169_sync_in_aunroll_vunroll_x_in_c1_eni67_170_506_inputreg0(DELAY,1781)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist169_sync_in_aunroll_vunroll_x_in_c1_eni67_170_506_inputreg0_q <= in_c1_eni67_170;
        end
    end

    // redist169_sync_in_aunroll_vunroll_x_in_c1_eni67_170_506_wraddr(COUNTER,1784)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist169_sync_in_aunroll_vunroll_x_in_c1_eni67_170_506_wraddr_i <= $unsigned(redist169_sync_in_aunroll_vunroll_x_in_c1_eni67_170_506_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist169_sync_in_aunroll_vunroll_x_in_c1_eni67_170_506_wraddr_q = redist169_sync_in_aunroll_vunroll_x_in_c1_eni67_170_506_wraddr_i[8:0];

    // redist169_sync_in_aunroll_vunroll_x_in_c1_eni67_170_506_mem(DUALMEM,1783)
    assign redist169_sync_in_aunroll_vunroll_x_in_c1_eni67_170_506_mem_ia = redist169_sync_in_aunroll_vunroll_x_in_c1_eni67_170_506_inputreg0_q;
    assign redist169_sync_in_aunroll_vunroll_x_in_c1_eni67_170_506_mem_aa = redist169_sync_in_aunroll_vunroll_x_in_c1_eni67_170_506_wraddr_q;
    assign redist169_sync_in_aunroll_vunroll_x_in_c1_eni67_170_506_mem_ab = redist169_sync_in_aunroll_vunroll_x_in_c1_eni67_170_506_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist169_sync_in_aunroll_vunroll_x_in_c1_eni67_170_506_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist169_sync_in_aunroll_vunroll_x_in_c1_eni67_170_506_mem_aa),
        .data_a(redist169_sync_in_aunroll_vunroll_x_in_c1_eni67_170_506_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist169_sync_in_aunroll_vunroll_x_in_c1_eni67_170_506_mem_ab),
        .q_b(redist169_sync_in_aunroll_vunroll_x_in_c1_eni67_170_506_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist169_sync_in_aunroll_vunroll_x_in_c1_eni67_170_506_mem_q = redist169_sync_in_aunroll_vunroll_x_in_c1_eni67_170_506_mem_iq[31:0];

    // redist169_sync_in_aunroll_vunroll_x_in_c1_eni67_170_506_outputreg0(DELAY,1782)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist169_sync_in_aunroll_vunroll_x_in_c1_eni67_170_506_outputreg0_q <= redist169_sync_in_aunroll_vunroll_x_in_c1_eni67_170_506_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod533_cnn2226_dspb_native_dot_product_vunroll_x(BLACKBOX,91)@1597
    // in in_0@1598
    // in in_1@1598
    // in in_scalarProductPortChainin@1598
    // out out_primWireOut@1603
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000083Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod533_cnn2226_dspb_native_dot_product_vunroll_x (
        .in_0(redist169_sync_in_aunroll_vunroll_x_in_c1_eni67_170_506_outputreg0_q),
        .in_1(redist426_sync_in_aunroll_vunroll_x_in_c1_eni67_426_506_outputreg0_q),
        .in_2(redist168_sync_in_aunroll_vunroll_x_in_c1_eni67_169_505_outputreg0_q),
        .in_3(redist425_sync_in_aunroll_vunroll_x_in_c1_eni67_425_505_outputreg0_q),
        .in_scalarProductPortChainin(redist559_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod528_cnn2219_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod533_cnn2226_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist558_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod533_cnn2226_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,699)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist558_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod533_cnn2226_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod533_cnn2226_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist170_sync_in_aunroll_vunroll_x_in_c1_eni67_171_511_offset(CONSTANT,1791)
    assign redist170_sync_in_aunroll_vunroll_x_in_c1_eni67_171_511_offset_q = 9'b000000110;

    // redist427_sync_in_aunroll_vunroll_x_in_c1_eni67_427_511_rdcnt(ADD,3307)
    assign redist427_sync_in_aunroll_vunroll_x_in_c1_eni67_427_511_rdcnt_a = {1'b0, redist427_sync_in_aunroll_vunroll_x_in_c1_eni67_427_511_wraddr_q};
    assign redist427_sync_in_aunroll_vunroll_x_in_c1_eni67_427_511_rdcnt_b = {1'b0, redist170_sync_in_aunroll_vunroll_x_in_c1_eni67_171_511_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist427_sync_in_aunroll_vunroll_x_in_c1_eni67_427_511_rdcnt_o <= $unsigned(redist427_sync_in_aunroll_vunroll_x_in_c1_eni67_427_511_rdcnt_a) + $unsigned(redist427_sync_in_aunroll_vunroll_x_in_c1_eni67_427_511_rdcnt_b);
        end
    end
    assign redist427_sync_in_aunroll_vunroll_x_in_c1_eni67_427_511_rdcnt_q = redist427_sync_in_aunroll_vunroll_x_in_c1_eni67_427_511_rdcnt_o[9:0];

    // redist427_sync_in_aunroll_vunroll_x_in_c1_eni67_427_511_inputreg0(DELAY,3302)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist427_sync_in_aunroll_vunroll_x_in_c1_eni67_427_511_inputreg0_q <= in_c1_eni67_427;
        end
    end

    // redist427_sync_in_aunroll_vunroll_x_in_c1_eni67_427_511_wraddr(COUNTER,3305)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist427_sync_in_aunroll_vunroll_x_in_c1_eni67_427_511_wraddr_i <= $unsigned(redist427_sync_in_aunroll_vunroll_x_in_c1_eni67_427_511_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist427_sync_in_aunroll_vunroll_x_in_c1_eni67_427_511_wraddr_q = redist427_sync_in_aunroll_vunroll_x_in_c1_eni67_427_511_wraddr_i[8:0];

    // redist427_sync_in_aunroll_vunroll_x_in_c1_eni67_427_511_mem(DUALMEM,3304)
    assign redist427_sync_in_aunroll_vunroll_x_in_c1_eni67_427_511_mem_ia = redist427_sync_in_aunroll_vunroll_x_in_c1_eni67_427_511_inputreg0_q;
    assign redist427_sync_in_aunroll_vunroll_x_in_c1_eni67_427_511_mem_aa = redist427_sync_in_aunroll_vunroll_x_in_c1_eni67_427_511_wraddr_q;
    assign redist427_sync_in_aunroll_vunroll_x_in_c1_eni67_427_511_mem_ab = redist427_sync_in_aunroll_vunroll_x_in_c1_eni67_427_511_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist427_sync_in_aunroll_vunroll_x_in_c1_eni67_427_511_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist427_sync_in_aunroll_vunroll_x_in_c1_eni67_427_511_mem_aa),
        .data_a(redist427_sync_in_aunroll_vunroll_x_in_c1_eni67_427_511_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist427_sync_in_aunroll_vunroll_x_in_c1_eni67_427_511_mem_ab),
        .q_b(redist427_sync_in_aunroll_vunroll_x_in_c1_eni67_427_511_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist427_sync_in_aunroll_vunroll_x_in_c1_eni67_427_511_mem_q = redist427_sync_in_aunroll_vunroll_x_in_c1_eni67_427_511_mem_iq[31:0];

    // redist427_sync_in_aunroll_vunroll_x_in_c1_eni67_427_511_outputreg0(DELAY,3303)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist427_sync_in_aunroll_vunroll_x_in_c1_eni67_427_511_outputreg0_q <= redist427_sync_in_aunroll_vunroll_x_in_c1_eni67_427_511_mem_q;
        end
    end

    // redist170_sync_in_aunroll_vunroll_x_in_c1_eni67_171_511_rdcnt(ADD,1792)
    assign redist170_sync_in_aunroll_vunroll_x_in_c1_eni67_171_511_rdcnt_a = {1'b0, redist170_sync_in_aunroll_vunroll_x_in_c1_eni67_171_511_wraddr_q};
    assign redist170_sync_in_aunroll_vunroll_x_in_c1_eni67_171_511_rdcnt_b = {1'b0, redist170_sync_in_aunroll_vunroll_x_in_c1_eni67_171_511_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist170_sync_in_aunroll_vunroll_x_in_c1_eni67_171_511_rdcnt_o <= $unsigned(redist170_sync_in_aunroll_vunroll_x_in_c1_eni67_171_511_rdcnt_a) + $unsigned(redist170_sync_in_aunroll_vunroll_x_in_c1_eni67_171_511_rdcnt_b);
        end
    end
    assign redist170_sync_in_aunroll_vunroll_x_in_c1_eni67_171_511_rdcnt_q = redist170_sync_in_aunroll_vunroll_x_in_c1_eni67_171_511_rdcnt_o[9:0];

    // redist170_sync_in_aunroll_vunroll_x_in_c1_eni67_171_511_inputreg0(DELAY,1787)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist170_sync_in_aunroll_vunroll_x_in_c1_eni67_171_511_inputreg0_q <= in_c1_eni67_171;
        end
    end

    // redist170_sync_in_aunroll_vunroll_x_in_c1_eni67_171_511_wraddr(COUNTER,1790)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist170_sync_in_aunroll_vunroll_x_in_c1_eni67_171_511_wraddr_i <= $unsigned(redist170_sync_in_aunroll_vunroll_x_in_c1_eni67_171_511_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist170_sync_in_aunroll_vunroll_x_in_c1_eni67_171_511_wraddr_q = redist170_sync_in_aunroll_vunroll_x_in_c1_eni67_171_511_wraddr_i[8:0];

    // redist170_sync_in_aunroll_vunroll_x_in_c1_eni67_171_511_mem(DUALMEM,1789)
    assign redist170_sync_in_aunroll_vunroll_x_in_c1_eni67_171_511_mem_ia = redist170_sync_in_aunroll_vunroll_x_in_c1_eni67_171_511_inputreg0_q;
    assign redist170_sync_in_aunroll_vunroll_x_in_c1_eni67_171_511_mem_aa = redist170_sync_in_aunroll_vunroll_x_in_c1_eni67_171_511_wraddr_q;
    assign redist170_sync_in_aunroll_vunroll_x_in_c1_eni67_171_511_mem_ab = redist170_sync_in_aunroll_vunroll_x_in_c1_eni67_171_511_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist170_sync_in_aunroll_vunroll_x_in_c1_eni67_171_511_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist170_sync_in_aunroll_vunroll_x_in_c1_eni67_171_511_mem_aa),
        .data_a(redist170_sync_in_aunroll_vunroll_x_in_c1_eni67_171_511_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist170_sync_in_aunroll_vunroll_x_in_c1_eni67_171_511_mem_ab),
        .q_b(redist170_sync_in_aunroll_vunroll_x_in_c1_eni67_171_511_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist170_sync_in_aunroll_vunroll_x_in_c1_eni67_171_511_mem_q = redist170_sync_in_aunroll_vunroll_x_in_c1_eni67_171_511_mem_iq[31:0];

    // redist170_sync_in_aunroll_vunroll_x_in_c1_eni67_171_511_outputreg0(DELAY,1788)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist170_sync_in_aunroll_vunroll_x_in_c1_eni67_171_511_outputreg0_q <= redist170_sync_in_aunroll_vunroll_x_in_c1_eni67_171_511_mem_q;
        end
    end

    // redist171_sync_in_aunroll_vunroll_x_in_c1_eni67_172_512_offset(CONSTANT,1797)
    assign redist171_sync_in_aunroll_vunroll_x_in_c1_eni67_172_512_offset_q = 9'b000000101;

    // redist428_sync_in_aunroll_vunroll_x_in_c1_eni67_428_512_rdcnt(ADD,3313)
    assign redist428_sync_in_aunroll_vunroll_x_in_c1_eni67_428_512_rdcnt_a = {1'b0, redist428_sync_in_aunroll_vunroll_x_in_c1_eni67_428_512_wraddr_q};
    assign redist428_sync_in_aunroll_vunroll_x_in_c1_eni67_428_512_rdcnt_b = {1'b0, redist171_sync_in_aunroll_vunroll_x_in_c1_eni67_172_512_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist428_sync_in_aunroll_vunroll_x_in_c1_eni67_428_512_rdcnt_o <= $unsigned(redist428_sync_in_aunroll_vunroll_x_in_c1_eni67_428_512_rdcnt_a) + $unsigned(redist428_sync_in_aunroll_vunroll_x_in_c1_eni67_428_512_rdcnt_b);
        end
    end
    assign redist428_sync_in_aunroll_vunroll_x_in_c1_eni67_428_512_rdcnt_q = redist428_sync_in_aunroll_vunroll_x_in_c1_eni67_428_512_rdcnt_o[9:0];

    // redist428_sync_in_aunroll_vunroll_x_in_c1_eni67_428_512_inputreg0(DELAY,3308)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist428_sync_in_aunroll_vunroll_x_in_c1_eni67_428_512_inputreg0_q <= in_c1_eni67_428;
        end
    end

    // redist428_sync_in_aunroll_vunroll_x_in_c1_eni67_428_512_wraddr(COUNTER,3311)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist428_sync_in_aunroll_vunroll_x_in_c1_eni67_428_512_wraddr_i <= $unsigned(redist428_sync_in_aunroll_vunroll_x_in_c1_eni67_428_512_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist428_sync_in_aunroll_vunroll_x_in_c1_eni67_428_512_wraddr_q = redist428_sync_in_aunroll_vunroll_x_in_c1_eni67_428_512_wraddr_i[8:0];

    // redist428_sync_in_aunroll_vunroll_x_in_c1_eni67_428_512_mem(DUALMEM,3310)
    assign redist428_sync_in_aunroll_vunroll_x_in_c1_eni67_428_512_mem_ia = redist428_sync_in_aunroll_vunroll_x_in_c1_eni67_428_512_inputreg0_q;
    assign redist428_sync_in_aunroll_vunroll_x_in_c1_eni67_428_512_mem_aa = redist428_sync_in_aunroll_vunroll_x_in_c1_eni67_428_512_wraddr_q;
    assign redist428_sync_in_aunroll_vunroll_x_in_c1_eni67_428_512_mem_ab = redist428_sync_in_aunroll_vunroll_x_in_c1_eni67_428_512_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist428_sync_in_aunroll_vunroll_x_in_c1_eni67_428_512_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist428_sync_in_aunroll_vunroll_x_in_c1_eni67_428_512_mem_aa),
        .data_a(redist428_sync_in_aunroll_vunroll_x_in_c1_eni67_428_512_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist428_sync_in_aunroll_vunroll_x_in_c1_eni67_428_512_mem_ab),
        .q_b(redist428_sync_in_aunroll_vunroll_x_in_c1_eni67_428_512_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist428_sync_in_aunroll_vunroll_x_in_c1_eni67_428_512_mem_q = redist428_sync_in_aunroll_vunroll_x_in_c1_eni67_428_512_mem_iq[31:0];

    // redist428_sync_in_aunroll_vunroll_x_in_c1_eni67_428_512_outputreg0(DELAY,3309)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist428_sync_in_aunroll_vunroll_x_in_c1_eni67_428_512_outputreg0_q <= redist428_sync_in_aunroll_vunroll_x_in_c1_eni67_428_512_mem_q;
        end
    end

    // redist171_sync_in_aunroll_vunroll_x_in_c1_eni67_172_512_rdcnt(ADD,1798)
    assign redist171_sync_in_aunroll_vunroll_x_in_c1_eni67_172_512_rdcnt_a = {1'b0, redist171_sync_in_aunroll_vunroll_x_in_c1_eni67_172_512_wraddr_q};
    assign redist171_sync_in_aunroll_vunroll_x_in_c1_eni67_172_512_rdcnt_b = {1'b0, redist171_sync_in_aunroll_vunroll_x_in_c1_eni67_172_512_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist171_sync_in_aunroll_vunroll_x_in_c1_eni67_172_512_rdcnt_o <= $unsigned(redist171_sync_in_aunroll_vunroll_x_in_c1_eni67_172_512_rdcnt_a) + $unsigned(redist171_sync_in_aunroll_vunroll_x_in_c1_eni67_172_512_rdcnt_b);
        end
    end
    assign redist171_sync_in_aunroll_vunroll_x_in_c1_eni67_172_512_rdcnt_q = redist171_sync_in_aunroll_vunroll_x_in_c1_eni67_172_512_rdcnt_o[9:0];

    // redist171_sync_in_aunroll_vunroll_x_in_c1_eni67_172_512_inputreg0(DELAY,1793)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist171_sync_in_aunroll_vunroll_x_in_c1_eni67_172_512_inputreg0_q <= in_c1_eni67_172;
        end
    end

    // redist171_sync_in_aunroll_vunroll_x_in_c1_eni67_172_512_wraddr(COUNTER,1796)
    // low=0, high=511, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist171_sync_in_aunroll_vunroll_x_in_c1_eni67_172_512_wraddr_i <= $unsigned(redist171_sync_in_aunroll_vunroll_x_in_c1_eni67_172_512_wraddr_i) + $unsigned(9'd1);
        end
    end
    assign redist171_sync_in_aunroll_vunroll_x_in_c1_eni67_172_512_wraddr_q = redist171_sync_in_aunroll_vunroll_x_in_c1_eni67_172_512_wraddr_i[8:0];

    // redist171_sync_in_aunroll_vunroll_x_in_c1_eni67_172_512_mem(DUALMEM,1795)
    assign redist171_sync_in_aunroll_vunroll_x_in_c1_eni67_172_512_mem_ia = redist171_sync_in_aunroll_vunroll_x_in_c1_eni67_172_512_inputreg0_q;
    assign redist171_sync_in_aunroll_vunroll_x_in_c1_eni67_172_512_mem_aa = redist171_sync_in_aunroll_vunroll_x_in_c1_eni67_172_512_wraddr_q;
    assign redist171_sync_in_aunroll_vunroll_x_in_c1_eni67_172_512_mem_ab = redist171_sync_in_aunroll_vunroll_x_in_c1_eni67_172_512_rdcnt_q[8:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(9),
        .numwords_a(512),
        .width_b(32),
        .widthad_b(9),
        .numwords_b(512),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist171_sync_in_aunroll_vunroll_x_in_c1_eni67_172_512_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist171_sync_in_aunroll_vunroll_x_in_c1_eni67_172_512_mem_aa),
        .data_a(redist171_sync_in_aunroll_vunroll_x_in_c1_eni67_172_512_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist171_sync_in_aunroll_vunroll_x_in_c1_eni67_172_512_mem_ab),
        .q_b(redist171_sync_in_aunroll_vunroll_x_in_c1_eni67_172_512_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist171_sync_in_aunroll_vunroll_x_in_c1_eni67_172_512_mem_q = redist171_sync_in_aunroll_vunroll_x_in_c1_eni67_172_512_mem_iq[31:0];

    // redist171_sync_in_aunroll_vunroll_x_in_c1_eni67_172_512_outputreg0(DELAY,1794)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist171_sync_in_aunroll_vunroll_x_in_c1_eni67_172_512_outputreg0_q <= redist171_sync_in_aunroll_vunroll_x_in_c1_eni67_172_512_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod538_cnn2232_dspb_native_dot_product_vunroll_x(BLACKBOX,92)@1603
    // in in_0@1604
    // in in_1@1604
    // in in_scalarProductPortChainin@1604
    // out out_primWireOut@1609
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000084Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod538_cnn2232_dspb_native_dot_product_vunroll_x (
        .in_0(redist171_sync_in_aunroll_vunroll_x_in_c1_eni67_172_512_outputreg0_q),
        .in_1(redist428_sync_in_aunroll_vunroll_x_in_c1_eni67_428_512_outputreg0_q),
        .in_2(redist170_sync_in_aunroll_vunroll_x_in_c1_eni67_171_511_outputreg0_q),
        .in_3(redist427_sync_in_aunroll_vunroll_x_in_c1_eni67_427_511_outputreg0_q),
        .in_scalarProductPortChainin(redist558_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod533_cnn2226_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod538_cnn2232_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist557_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod538_cnn2232_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,698)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist557_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod538_cnn2232_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod538_cnn2232_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist172_sync_in_aunroll_vunroll_x_in_c1_eni67_173_517_offset(CONSTANT,1803)
    assign redist172_sync_in_aunroll_vunroll_x_in_c1_eni67_173_517_offset_q = 10'b1000000000;

    // redist429_sync_in_aunroll_vunroll_x_in_c1_eni67_429_517_rdcnt(ADD,3319)
    assign redist429_sync_in_aunroll_vunroll_x_in_c1_eni67_429_517_rdcnt_a = {1'b0, redist429_sync_in_aunroll_vunroll_x_in_c1_eni67_429_517_wraddr_q};
    assign redist429_sync_in_aunroll_vunroll_x_in_c1_eni67_429_517_rdcnt_b = {1'b0, redist172_sync_in_aunroll_vunroll_x_in_c1_eni67_173_517_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist429_sync_in_aunroll_vunroll_x_in_c1_eni67_429_517_rdcnt_o <= $unsigned(redist429_sync_in_aunroll_vunroll_x_in_c1_eni67_429_517_rdcnt_a) + $unsigned(redist429_sync_in_aunroll_vunroll_x_in_c1_eni67_429_517_rdcnt_b);
        end
    end
    assign redist429_sync_in_aunroll_vunroll_x_in_c1_eni67_429_517_rdcnt_q = redist429_sync_in_aunroll_vunroll_x_in_c1_eni67_429_517_rdcnt_o[10:0];

    // redist429_sync_in_aunroll_vunroll_x_in_c1_eni67_429_517_inputreg0(DELAY,3314)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist429_sync_in_aunroll_vunroll_x_in_c1_eni67_429_517_inputreg0_q <= in_c1_eni67_429;
        end
    end

    // redist429_sync_in_aunroll_vunroll_x_in_c1_eni67_429_517_wraddr(COUNTER,3317)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist429_sync_in_aunroll_vunroll_x_in_c1_eni67_429_517_wraddr_i <= $unsigned(redist429_sync_in_aunroll_vunroll_x_in_c1_eni67_429_517_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist429_sync_in_aunroll_vunroll_x_in_c1_eni67_429_517_wraddr_q = redist429_sync_in_aunroll_vunroll_x_in_c1_eni67_429_517_wraddr_i[9:0];

    // redist429_sync_in_aunroll_vunroll_x_in_c1_eni67_429_517_mem(DUALMEM,3316)
    assign redist429_sync_in_aunroll_vunroll_x_in_c1_eni67_429_517_mem_ia = redist429_sync_in_aunroll_vunroll_x_in_c1_eni67_429_517_inputreg0_q;
    assign redist429_sync_in_aunroll_vunroll_x_in_c1_eni67_429_517_mem_aa = redist429_sync_in_aunroll_vunroll_x_in_c1_eni67_429_517_wraddr_q;
    assign redist429_sync_in_aunroll_vunroll_x_in_c1_eni67_429_517_mem_ab = redist429_sync_in_aunroll_vunroll_x_in_c1_eni67_429_517_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist429_sync_in_aunroll_vunroll_x_in_c1_eni67_429_517_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist429_sync_in_aunroll_vunroll_x_in_c1_eni67_429_517_mem_aa),
        .data_a(redist429_sync_in_aunroll_vunroll_x_in_c1_eni67_429_517_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist429_sync_in_aunroll_vunroll_x_in_c1_eni67_429_517_mem_ab),
        .q_b(redist429_sync_in_aunroll_vunroll_x_in_c1_eni67_429_517_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist429_sync_in_aunroll_vunroll_x_in_c1_eni67_429_517_mem_q = redist429_sync_in_aunroll_vunroll_x_in_c1_eni67_429_517_mem_iq[31:0];

    // redist429_sync_in_aunroll_vunroll_x_in_c1_eni67_429_517_outputreg0(DELAY,3315)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist429_sync_in_aunroll_vunroll_x_in_c1_eni67_429_517_outputreg0_q <= redist429_sync_in_aunroll_vunroll_x_in_c1_eni67_429_517_mem_q;
        end
    end

    // redist172_sync_in_aunroll_vunroll_x_in_c1_eni67_173_517_rdcnt(ADD,1804)
    assign redist172_sync_in_aunroll_vunroll_x_in_c1_eni67_173_517_rdcnt_a = {1'b0, redist172_sync_in_aunroll_vunroll_x_in_c1_eni67_173_517_wraddr_q};
    assign redist172_sync_in_aunroll_vunroll_x_in_c1_eni67_173_517_rdcnt_b = {1'b0, redist172_sync_in_aunroll_vunroll_x_in_c1_eni67_173_517_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist172_sync_in_aunroll_vunroll_x_in_c1_eni67_173_517_rdcnt_o <= $unsigned(redist172_sync_in_aunroll_vunroll_x_in_c1_eni67_173_517_rdcnt_a) + $unsigned(redist172_sync_in_aunroll_vunroll_x_in_c1_eni67_173_517_rdcnt_b);
        end
    end
    assign redist172_sync_in_aunroll_vunroll_x_in_c1_eni67_173_517_rdcnt_q = redist172_sync_in_aunroll_vunroll_x_in_c1_eni67_173_517_rdcnt_o[10:0];

    // redist172_sync_in_aunroll_vunroll_x_in_c1_eni67_173_517_inputreg0(DELAY,1799)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist172_sync_in_aunroll_vunroll_x_in_c1_eni67_173_517_inputreg0_q <= in_c1_eni67_173;
        end
    end

    // redist172_sync_in_aunroll_vunroll_x_in_c1_eni67_173_517_wraddr(COUNTER,1802)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist172_sync_in_aunroll_vunroll_x_in_c1_eni67_173_517_wraddr_i <= $unsigned(redist172_sync_in_aunroll_vunroll_x_in_c1_eni67_173_517_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist172_sync_in_aunroll_vunroll_x_in_c1_eni67_173_517_wraddr_q = redist172_sync_in_aunroll_vunroll_x_in_c1_eni67_173_517_wraddr_i[9:0];

    // redist172_sync_in_aunroll_vunroll_x_in_c1_eni67_173_517_mem(DUALMEM,1801)
    assign redist172_sync_in_aunroll_vunroll_x_in_c1_eni67_173_517_mem_ia = redist172_sync_in_aunroll_vunroll_x_in_c1_eni67_173_517_inputreg0_q;
    assign redist172_sync_in_aunroll_vunroll_x_in_c1_eni67_173_517_mem_aa = redist172_sync_in_aunroll_vunroll_x_in_c1_eni67_173_517_wraddr_q;
    assign redist172_sync_in_aunroll_vunroll_x_in_c1_eni67_173_517_mem_ab = redist172_sync_in_aunroll_vunroll_x_in_c1_eni67_173_517_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist172_sync_in_aunroll_vunroll_x_in_c1_eni67_173_517_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist172_sync_in_aunroll_vunroll_x_in_c1_eni67_173_517_mem_aa),
        .data_a(redist172_sync_in_aunroll_vunroll_x_in_c1_eni67_173_517_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist172_sync_in_aunroll_vunroll_x_in_c1_eni67_173_517_mem_ab),
        .q_b(redist172_sync_in_aunroll_vunroll_x_in_c1_eni67_173_517_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist172_sync_in_aunroll_vunroll_x_in_c1_eni67_173_517_mem_q = redist172_sync_in_aunroll_vunroll_x_in_c1_eni67_173_517_mem_iq[31:0];

    // redist172_sync_in_aunroll_vunroll_x_in_c1_eni67_173_517_outputreg0(DELAY,1800)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist172_sync_in_aunroll_vunroll_x_in_c1_eni67_173_517_outputreg0_q <= redist172_sync_in_aunroll_vunroll_x_in_c1_eni67_173_517_mem_q;
        end
    end

    // redist173_sync_in_aunroll_vunroll_x_in_c1_eni67_174_518_offset(CONSTANT,1809)
    assign redist173_sync_in_aunroll_vunroll_x_in_c1_eni67_174_518_offset_q = 10'b0111111111;

    // redist430_sync_in_aunroll_vunroll_x_in_c1_eni67_430_518_rdcnt(ADD,3325)
    assign redist430_sync_in_aunroll_vunroll_x_in_c1_eni67_430_518_rdcnt_a = {1'b0, redist430_sync_in_aunroll_vunroll_x_in_c1_eni67_430_518_wraddr_q};
    assign redist430_sync_in_aunroll_vunroll_x_in_c1_eni67_430_518_rdcnt_b = {1'b0, redist173_sync_in_aunroll_vunroll_x_in_c1_eni67_174_518_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist430_sync_in_aunroll_vunroll_x_in_c1_eni67_430_518_rdcnt_o <= $unsigned(redist430_sync_in_aunroll_vunroll_x_in_c1_eni67_430_518_rdcnt_a) + $unsigned(redist430_sync_in_aunroll_vunroll_x_in_c1_eni67_430_518_rdcnt_b);
        end
    end
    assign redist430_sync_in_aunroll_vunroll_x_in_c1_eni67_430_518_rdcnt_q = redist430_sync_in_aunroll_vunroll_x_in_c1_eni67_430_518_rdcnt_o[10:0];

    // redist430_sync_in_aunroll_vunroll_x_in_c1_eni67_430_518_inputreg0(DELAY,3320)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist430_sync_in_aunroll_vunroll_x_in_c1_eni67_430_518_inputreg0_q <= in_c1_eni67_430;
        end
    end

    // redist430_sync_in_aunroll_vunroll_x_in_c1_eni67_430_518_wraddr(COUNTER,3323)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist430_sync_in_aunroll_vunroll_x_in_c1_eni67_430_518_wraddr_i <= $unsigned(redist430_sync_in_aunroll_vunroll_x_in_c1_eni67_430_518_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist430_sync_in_aunroll_vunroll_x_in_c1_eni67_430_518_wraddr_q = redist430_sync_in_aunroll_vunroll_x_in_c1_eni67_430_518_wraddr_i[9:0];

    // redist430_sync_in_aunroll_vunroll_x_in_c1_eni67_430_518_mem(DUALMEM,3322)
    assign redist430_sync_in_aunroll_vunroll_x_in_c1_eni67_430_518_mem_ia = redist430_sync_in_aunroll_vunroll_x_in_c1_eni67_430_518_inputreg0_q;
    assign redist430_sync_in_aunroll_vunroll_x_in_c1_eni67_430_518_mem_aa = redist430_sync_in_aunroll_vunroll_x_in_c1_eni67_430_518_wraddr_q;
    assign redist430_sync_in_aunroll_vunroll_x_in_c1_eni67_430_518_mem_ab = redist430_sync_in_aunroll_vunroll_x_in_c1_eni67_430_518_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist430_sync_in_aunroll_vunroll_x_in_c1_eni67_430_518_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist430_sync_in_aunroll_vunroll_x_in_c1_eni67_430_518_mem_aa),
        .data_a(redist430_sync_in_aunroll_vunroll_x_in_c1_eni67_430_518_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist430_sync_in_aunroll_vunroll_x_in_c1_eni67_430_518_mem_ab),
        .q_b(redist430_sync_in_aunroll_vunroll_x_in_c1_eni67_430_518_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist430_sync_in_aunroll_vunroll_x_in_c1_eni67_430_518_mem_q = redist430_sync_in_aunroll_vunroll_x_in_c1_eni67_430_518_mem_iq[31:0];

    // redist430_sync_in_aunroll_vunroll_x_in_c1_eni67_430_518_outputreg0(DELAY,3321)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist430_sync_in_aunroll_vunroll_x_in_c1_eni67_430_518_outputreg0_q <= redist430_sync_in_aunroll_vunroll_x_in_c1_eni67_430_518_mem_q;
        end
    end

    // redist173_sync_in_aunroll_vunroll_x_in_c1_eni67_174_518_rdcnt(ADD,1810)
    assign redist173_sync_in_aunroll_vunroll_x_in_c1_eni67_174_518_rdcnt_a = {1'b0, redist173_sync_in_aunroll_vunroll_x_in_c1_eni67_174_518_wraddr_q};
    assign redist173_sync_in_aunroll_vunroll_x_in_c1_eni67_174_518_rdcnt_b = {1'b0, redist173_sync_in_aunroll_vunroll_x_in_c1_eni67_174_518_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist173_sync_in_aunroll_vunroll_x_in_c1_eni67_174_518_rdcnt_o <= $unsigned(redist173_sync_in_aunroll_vunroll_x_in_c1_eni67_174_518_rdcnt_a) + $unsigned(redist173_sync_in_aunroll_vunroll_x_in_c1_eni67_174_518_rdcnt_b);
        end
    end
    assign redist173_sync_in_aunroll_vunroll_x_in_c1_eni67_174_518_rdcnt_q = redist173_sync_in_aunroll_vunroll_x_in_c1_eni67_174_518_rdcnt_o[10:0];

    // redist173_sync_in_aunroll_vunroll_x_in_c1_eni67_174_518_inputreg0(DELAY,1805)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist173_sync_in_aunroll_vunroll_x_in_c1_eni67_174_518_inputreg0_q <= in_c1_eni67_174;
        end
    end

    // redist173_sync_in_aunroll_vunroll_x_in_c1_eni67_174_518_wraddr(COUNTER,1808)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist173_sync_in_aunroll_vunroll_x_in_c1_eni67_174_518_wraddr_i <= $unsigned(redist173_sync_in_aunroll_vunroll_x_in_c1_eni67_174_518_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist173_sync_in_aunroll_vunroll_x_in_c1_eni67_174_518_wraddr_q = redist173_sync_in_aunroll_vunroll_x_in_c1_eni67_174_518_wraddr_i[9:0];

    // redist173_sync_in_aunroll_vunroll_x_in_c1_eni67_174_518_mem(DUALMEM,1807)
    assign redist173_sync_in_aunroll_vunroll_x_in_c1_eni67_174_518_mem_ia = redist173_sync_in_aunroll_vunroll_x_in_c1_eni67_174_518_inputreg0_q;
    assign redist173_sync_in_aunroll_vunroll_x_in_c1_eni67_174_518_mem_aa = redist173_sync_in_aunroll_vunroll_x_in_c1_eni67_174_518_wraddr_q;
    assign redist173_sync_in_aunroll_vunroll_x_in_c1_eni67_174_518_mem_ab = redist173_sync_in_aunroll_vunroll_x_in_c1_eni67_174_518_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist173_sync_in_aunroll_vunroll_x_in_c1_eni67_174_518_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist173_sync_in_aunroll_vunroll_x_in_c1_eni67_174_518_mem_aa),
        .data_a(redist173_sync_in_aunroll_vunroll_x_in_c1_eni67_174_518_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist173_sync_in_aunroll_vunroll_x_in_c1_eni67_174_518_mem_ab),
        .q_b(redist173_sync_in_aunroll_vunroll_x_in_c1_eni67_174_518_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist173_sync_in_aunroll_vunroll_x_in_c1_eni67_174_518_mem_q = redist173_sync_in_aunroll_vunroll_x_in_c1_eni67_174_518_mem_iq[31:0];

    // redist173_sync_in_aunroll_vunroll_x_in_c1_eni67_174_518_outputreg0(DELAY,1806)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist173_sync_in_aunroll_vunroll_x_in_c1_eni67_174_518_outputreg0_q <= redist173_sync_in_aunroll_vunroll_x_in_c1_eni67_174_518_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod543_cnn2239_dspb_native_dot_product_vunroll_x(BLACKBOX,93)@1609
    // in in_0@1610
    // in in_1@1610
    // in in_scalarProductPortChainin@1610
    // out out_primWireOut@1615
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000085Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod543_cnn2239_dspb_native_dot_product_vunroll_x (
        .in_0(redist173_sync_in_aunroll_vunroll_x_in_c1_eni67_174_518_outputreg0_q),
        .in_1(redist430_sync_in_aunroll_vunroll_x_in_c1_eni67_430_518_outputreg0_q),
        .in_2(redist172_sync_in_aunroll_vunroll_x_in_c1_eni67_173_517_outputreg0_q),
        .in_3(redist429_sync_in_aunroll_vunroll_x_in_c1_eni67_429_517_outputreg0_q),
        .in_scalarProductPortChainin(redist557_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod538_cnn2232_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod543_cnn2239_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist556_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod543_cnn2239_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,697)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist556_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod543_cnn2239_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod543_cnn2239_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist174_sync_in_aunroll_vunroll_x_in_c1_eni67_175_523_offset(CONSTANT,1815)
    assign redist174_sync_in_aunroll_vunroll_x_in_c1_eni67_175_523_offset_q = 10'b0111111010;

    // redist431_sync_in_aunroll_vunroll_x_in_c1_eni67_431_523_rdcnt(ADD,3331)
    assign redist431_sync_in_aunroll_vunroll_x_in_c1_eni67_431_523_rdcnt_a = {1'b0, redist431_sync_in_aunroll_vunroll_x_in_c1_eni67_431_523_wraddr_q};
    assign redist431_sync_in_aunroll_vunroll_x_in_c1_eni67_431_523_rdcnt_b = {1'b0, redist174_sync_in_aunroll_vunroll_x_in_c1_eni67_175_523_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist431_sync_in_aunroll_vunroll_x_in_c1_eni67_431_523_rdcnt_o <= $unsigned(redist431_sync_in_aunroll_vunroll_x_in_c1_eni67_431_523_rdcnt_a) + $unsigned(redist431_sync_in_aunroll_vunroll_x_in_c1_eni67_431_523_rdcnt_b);
        end
    end
    assign redist431_sync_in_aunroll_vunroll_x_in_c1_eni67_431_523_rdcnt_q = redist431_sync_in_aunroll_vunroll_x_in_c1_eni67_431_523_rdcnt_o[10:0];

    // redist431_sync_in_aunroll_vunroll_x_in_c1_eni67_431_523_inputreg0(DELAY,3326)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist431_sync_in_aunroll_vunroll_x_in_c1_eni67_431_523_inputreg0_q <= in_c1_eni67_431;
        end
    end

    // redist431_sync_in_aunroll_vunroll_x_in_c1_eni67_431_523_wraddr(COUNTER,3329)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist431_sync_in_aunroll_vunroll_x_in_c1_eni67_431_523_wraddr_i <= $unsigned(redist431_sync_in_aunroll_vunroll_x_in_c1_eni67_431_523_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist431_sync_in_aunroll_vunroll_x_in_c1_eni67_431_523_wraddr_q = redist431_sync_in_aunroll_vunroll_x_in_c1_eni67_431_523_wraddr_i[9:0];

    // redist431_sync_in_aunroll_vunroll_x_in_c1_eni67_431_523_mem(DUALMEM,3328)
    assign redist431_sync_in_aunroll_vunroll_x_in_c1_eni67_431_523_mem_ia = redist431_sync_in_aunroll_vunroll_x_in_c1_eni67_431_523_inputreg0_q;
    assign redist431_sync_in_aunroll_vunroll_x_in_c1_eni67_431_523_mem_aa = redist431_sync_in_aunroll_vunroll_x_in_c1_eni67_431_523_wraddr_q;
    assign redist431_sync_in_aunroll_vunroll_x_in_c1_eni67_431_523_mem_ab = redist431_sync_in_aunroll_vunroll_x_in_c1_eni67_431_523_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist431_sync_in_aunroll_vunroll_x_in_c1_eni67_431_523_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist431_sync_in_aunroll_vunroll_x_in_c1_eni67_431_523_mem_aa),
        .data_a(redist431_sync_in_aunroll_vunroll_x_in_c1_eni67_431_523_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist431_sync_in_aunroll_vunroll_x_in_c1_eni67_431_523_mem_ab),
        .q_b(redist431_sync_in_aunroll_vunroll_x_in_c1_eni67_431_523_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist431_sync_in_aunroll_vunroll_x_in_c1_eni67_431_523_mem_q = redist431_sync_in_aunroll_vunroll_x_in_c1_eni67_431_523_mem_iq[31:0];

    // redist431_sync_in_aunroll_vunroll_x_in_c1_eni67_431_523_outputreg0(DELAY,3327)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist431_sync_in_aunroll_vunroll_x_in_c1_eni67_431_523_outputreg0_q <= redist431_sync_in_aunroll_vunroll_x_in_c1_eni67_431_523_mem_q;
        end
    end

    // redist174_sync_in_aunroll_vunroll_x_in_c1_eni67_175_523_rdcnt(ADD,1816)
    assign redist174_sync_in_aunroll_vunroll_x_in_c1_eni67_175_523_rdcnt_a = {1'b0, redist174_sync_in_aunroll_vunroll_x_in_c1_eni67_175_523_wraddr_q};
    assign redist174_sync_in_aunroll_vunroll_x_in_c1_eni67_175_523_rdcnt_b = {1'b0, redist174_sync_in_aunroll_vunroll_x_in_c1_eni67_175_523_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist174_sync_in_aunroll_vunroll_x_in_c1_eni67_175_523_rdcnt_o <= $unsigned(redist174_sync_in_aunroll_vunroll_x_in_c1_eni67_175_523_rdcnt_a) + $unsigned(redist174_sync_in_aunroll_vunroll_x_in_c1_eni67_175_523_rdcnt_b);
        end
    end
    assign redist174_sync_in_aunroll_vunroll_x_in_c1_eni67_175_523_rdcnt_q = redist174_sync_in_aunroll_vunroll_x_in_c1_eni67_175_523_rdcnt_o[10:0];

    // redist174_sync_in_aunroll_vunroll_x_in_c1_eni67_175_523_inputreg0(DELAY,1811)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist174_sync_in_aunroll_vunroll_x_in_c1_eni67_175_523_inputreg0_q <= in_c1_eni67_175;
        end
    end

    // redist174_sync_in_aunroll_vunroll_x_in_c1_eni67_175_523_wraddr(COUNTER,1814)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist174_sync_in_aunroll_vunroll_x_in_c1_eni67_175_523_wraddr_i <= $unsigned(redist174_sync_in_aunroll_vunroll_x_in_c1_eni67_175_523_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist174_sync_in_aunroll_vunroll_x_in_c1_eni67_175_523_wraddr_q = redist174_sync_in_aunroll_vunroll_x_in_c1_eni67_175_523_wraddr_i[9:0];

    // redist174_sync_in_aunroll_vunroll_x_in_c1_eni67_175_523_mem(DUALMEM,1813)
    assign redist174_sync_in_aunroll_vunroll_x_in_c1_eni67_175_523_mem_ia = redist174_sync_in_aunroll_vunroll_x_in_c1_eni67_175_523_inputreg0_q;
    assign redist174_sync_in_aunroll_vunroll_x_in_c1_eni67_175_523_mem_aa = redist174_sync_in_aunroll_vunroll_x_in_c1_eni67_175_523_wraddr_q;
    assign redist174_sync_in_aunroll_vunroll_x_in_c1_eni67_175_523_mem_ab = redist174_sync_in_aunroll_vunroll_x_in_c1_eni67_175_523_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist174_sync_in_aunroll_vunroll_x_in_c1_eni67_175_523_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist174_sync_in_aunroll_vunroll_x_in_c1_eni67_175_523_mem_aa),
        .data_a(redist174_sync_in_aunroll_vunroll_x_in_c1_eni67_175_523_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist174_sync_in_aunroll_vunroll_x_in_c1_eni67_175_523_mem_ab),
        .q_b(redist174_sync_in_aunroll_vunroll_x_in_c1_eni67_175_523_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist174_sync_in_aunroll_vunroll_x_in_c1_eni67_175_523_mem_q = redist174_sync_in_aunroll_vunroll_x_in_c1_eni67_175_523_mem_iq[31:0];

    // redist174_sync_in_aunroll_vunroll_x_in_c1_eni67_175_523_outputreg0(DELAY,1812)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist174_sync_in_aunroll_vunroll_x_in_c1_eni67_175_523_outputreg0_q <= redist174_sync_in_aunroll_vunroll_x_in_c1_eni67_175_523_mem_q;
        end
    end

    // redist175_sync_in_aunroll_vunroll_x_in_c1_eni67_176_524_offset(CONSTANT,1821)
    assign redist175_sync_in_aunroll_vunroll_x_in_c1_eni67_176_524_offset_q = 10'b0111111001;

    // redist432_sync_in_aunroll_vunroll_x_in_c1_eni67_432_524_rdcnt(ADD,3337)
    assign redist432_sync_in_aunroll_vunroll_x_in_c1_eni67_432_524_rdcnt_a = {1'b0, redist432_sync_in_aunroll_vunroll_x_in_c1_eni67_432_524_wraddr_q};
    assign redist432_sync_in_aunroll_vunroll_x_in_c1_eni67_432_524_rdcnt_b = {1'b0, redist175_sync_in_aunroll_vunroll_x_in_c1_eni67_176_524_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist432_sync_in_aunroll_vunroll_x_in_c1_eni67_432_524_rdcnt_o <= $unsigned(redist432_sync_in_aunroll_vunroll_x_in_c1_eni67_432_524_rdcnt_a) + $unsigned(redist432_sync_in_aunroll_vunroll_x_in_c1_eni67_432_524_rdcnt_b);
        end
    end
    assign redist432_sync_in_aunroll_vunroll_x_in_c1_eni67_432_524_rdcnt_q = redist432_sync_in_aunroll_vunroll_x_in_c1_eni67_432_524_rdcnt_o[10:0];

    // redist432_sync_in_aunroll_vunroll_x_in_c1_eni67_432_524_inputreg0(DELAY,3332)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist432_sync_in_aunroll_vunroll_x_in_c1_eni67_432_524_inputreg0_q <= in_c1_eni67_432;
        end
    end

    // redist432_sync_in_aunroll_vunroll_x_in_c1_eni67_432_524_wraddr(COUNTER,3335)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist432_sync_in_aunroll_vunroll_x_in_c1_eni67_432_524_wraddr_i <= $unsigned(redist432_sync_in_aunroll_vunroll_x_in_c1_eni67_432_524_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist432_sync_in_aunroll_vunroll_x_in_c1_eni67_432_524_wraddr_q = redist432_sync_in_aunroll_vunroll_x_in_c1_eni67_432_524_wraddr_i[9:0];

    // redist432_sync_in_aunroll_vunroll_x_in_c1_eni67_432_524_mem(DUALMEM,3334)
    assign redist432_sync_in_aunroll_vunroll_x_in_c1_eni67_432_524_mem_ia = redist432_sync_in_aunroll_vunroll_x_in_c1_eni67_432_524_inputreg0_q;
    assign redist432_sync_in_aunroll_vunroll_x_in_c1_eni67_432_524_mem_aa = redist432_sync_in_aunroll_vunroll_x_in_c1_eni67_432_524_wraddr_q;
    assign redist432_sync_in_aunroll_vunroll_x_in_c1_eni67_432_524_mem_ab = redist432_sync_in_aunroll_vunroll_x_in_c1_eni67_432_524_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist432_sync_in_aunroll_vunroll_x_in_c1_eni67_432_524_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist432_sync_in_aunroll_vunroll_x_in_c1_eni67_432_524_mem_aa),
        .data_a(redist432_sync_in_aunroll_vunroll_x_in_c1_eni67_432_524_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist432_sync_in_aunroll_vunroll_x_in_c1_eni67_432_524_mem_ab),
        .q_b(redist432_sync_in_aunroll_vunroll_x_in_c1_eni67_432_524_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist432_sync_in_aunroll_vunroll_x_in_c1_eni67_432_524_mem_q = redist432_sync_in_aunroll_vunroll_x_in_c1_eni67_432_524_mem_iq[31:0];

    // redist432_sync_in_aunroll_vunroll_x_in_c1_eni67_432_524_outputreg0(DELAY,3333)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist432_sync_in_aunroll_vunroll_x_in_c1_eni67_432_524_outputreg0_q <= redist432_sync_in_aunroll_vunroll_x_in_c1_eni67_432_524_mem_q;
        end
    end

    // redist175_sync_in_aunroll_vunroll_x_in_c1_eni67_176_524_rdcnt(ADD,1822)
    assign redist175_sync_in_aunroll_vunroll_x_in_c1_eni67_176_524_rdcnt_a = {1'b0, redist175_sync_in_aunroll_vunroll_x_in_c1_eni67_176_524_wraddr_q};
    assign redist175_sync_in_aunroll_vunroll_x_in_c1_eni67_176_524_rdcnt_b = {1'b0, redist175_sync_in_aunroll_vunroll_x_in_c1_eni67_176_524_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist175_sync_in_aunroll_vunroll_x_in_c1_eni67_176_524_rdcnt_o <= $unsigned(redist175_sync_in_aunroll_vunroll_x_in_c1_eni67_176_524_rdcnt_a) + $unsigned(redist175_sync_in_aunroll_vunroll_x_in_c1_eni67_176_524_rdcnt_b);
        end
    end
    assign redist175_sync_in_aunroll_vunroll_x_in_c1_eni67_176_524_rdcnt_q = redist175_sync_in_aunroll_vunroll_x_in_c1_eni67_176_524_rdcnt_o[10:0];

    // redist175_sync_in_aunroll_vunroll_x_in_c1_eni67_176_524_inputreg0(DELAY,1817)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist175_sync_in_aunroll_vunroll_x_in_c1_eni67_176_524_inputreg0_q <= in_c1_eni67_176;
        end
    end

    // redist175_sync_in_aunroll_vunroll_x_in_c1_eni67_176_524_wraddr(COUNTER,1820)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist175_sync_in_aunroll_vunroll_x_in_c1_eni67_176_524_wraddr_i <= $unsigned(redist175_sync_in_aunroll_vunroll_x_in_c1_eni67_176_524_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist175_sync_in_aunroll_vunroll_x_in_c1_eni67_176_524_wraddr_q = redist175_sync_in_aunroll_vunroll_x_in_c1_eni67_176_524_wraddr_i[9:0];

    // redist175_sync_in_aunroll_vunroll_x_in_c1_eni67_176_524_mem(DUALMEM,1819)
    assign redist175_sync_in_aunroll_vunroll_x_in_c1_eni67_176_524_mem_ia = redist175_sync_in_aunroll_vunroll_x_in_c1_eni67_176_524_inputreg0_q;
    assign redist175_sync_in_aunroll_vunroll_x_in_c1_eni67_176_524_mem_aa = redist175_sync_in_aunroll_vunroll_x_in_c1_eni67_176_524_wraddr_q;
    assign redist175_sync_in_aunroll_vunroll_x_in_c1_eni67_176_524_mem_ab = redist175_sync_in_aunroll_vunroll_x_in_c1_eni67_176_524_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist175_sync_in_aunroll_vunroll_x_in_c1_eni67_176_524_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist175_sync_in_aunroll_vunroll_x_in_c1_eni67_176_524_mem_aa),
        .data_a(redist175_sync_in_aunroll_vunroll_x_in_c1_eni67_176_524_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist175_sync_in_aunroll_vunroll_x_in_c1_eni67_176_524_mem_ab),
        .q_b(redist175_sync_in_aunroll_vunroll_x_in_c1_eni67_176_524_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist175_sync_in_aunroll_vunroll_x_in_c1_eni67_176_524_mem_q = redist175_sync_in_aunroll_vunroll_x_in_c1_eni67_176_524_mem_iq[31:0];

    // redist175_sync_in_aunroll_vunroll_x_in_c1_eni67_176_524_outputreg0(DELAY,1818)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist175_sync_in_aunroll_vunroll_x_in_c1_eni67_176_524_outputreg0_q <= redist175_sync_in_aunroll_vunroll_x_in_c1_eni67_176_524_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod548_cnn2245_dspb_native_dot_product_vunroll_x(BLACKBOX,94)@1615
    // in in_0@1616
    // in in_1@1616
    // in in_scalarProductPortChainin@1616
    // out out_primWireOut@1621
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000086Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod548_cnn2245_dspb_native_dot_product_vunroll_x (
        .in_0(redist175_sync_in_aunroll_vunroll_x_in_c1_eni67_176_524_outputreg0_q),
        .in_1(redist432_sync_in_aunroll_vunroll_x_in_c1_eni67_432_524_outputreg0_q),
        .in_2(redist174_sync_in_aunroll_vunroll_x_in_c1_eni67_175_523_outputreg0_q),
        .in_3(redist431_sync_in_aunroll_vunroll_x_in_c1_eni67_431_523_outputreg0_q),
        .in_scalarProductPortChainin(redist556_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod543_cnn2239_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod548_cnn2245_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist555_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod548_cnn2245_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,696)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist555_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod548_cnn2245_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod548_cnn2245_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist176_sync_in_aunroll_vunroll_x_in_c1_eni67_177_529_offset(CONSTANT,1827)
    assign redist176_sync_in_aunroll_vunroll_x_in_c1_eni67_177_529_offset_q = 10'b0111110100;

    // redist433_sync_in_aunroll_vunroll_x_in_c1_eni67_433_529_rdcnt(ADD,3343)
    assign redist433_sync_in_aunroll_vunroll_x_in_c1_eni67_433_529_rdcnt_a = {1'b0, redist433_sync_in_aunroll_vunroll_x_in_c1_eni67_433_529_wraddr_q};
    assign redist433_sync_in_aunroll_vunroll_x_in_c1_eni67_433_529_rdcnt_b = {1'b0, redist176_sync_in_aunroll_vunroll_x_in_c1_eni67_177_529_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist433_sync_in_aunroll_vunroll_x_in_c1_eni67_433_529_rdcnt_o <= $unsigned(redist433_sync_in_aunroll_vunroll_x_in_c1_eni67_433_529_rdcnt_a) + $unsigned(redist433_sync_in_aunroll_vunroll_x_in_c1_eni67_433_529_rdcnt_b);
        end
    end
    assign redist433_sync_in_aunroll_vunroll_x_in_c1_eni67_433_529_rdcnt_q = redist433_sync_in_aunroll_vunroll_x_in_c1_eni67_433_529_rdcnt_o[10:0];

    // redist433_sync_in_aunroll_vunroll_x_in_c1_eni67_433_529_inputreg0(DELAY,3338)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist433_sync_in_aunroll_vunroll_x_in_c1_eni67_433_529_inputreg0_q <= in_c1_eni67_433;
        end
    end

    // redist433_sync_in_aunroll_vunroll_x_in_c1_eni67_433_529_wraddr(COUNTER,3341)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist433_sync_in_aunroll_vunroll_x_in_c1_eni67_433_529_wraddr_i <= $unsigned(redist433_sync_in_aunroll_vunroll_x_in_c1_eni67_433_529_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist433_sync_in_aunroll_vunroll_x_in_c1_eni67_433_529_wraddr_q = redist433_sync_in_aunroll_vunroll_x_in_c1_eni67_433_529_wraddr_i[9:0];

    // redist433_sync_in_aunroll_vunroll_x_in_c1_eni67_433_529_mem(DUALMEM,3340)
    assign redist433_sync_in_aunroll_vunroll_x_in_c1_eni67_433_529_mem_ia = redist433_sync_in_aunroll_vunroll_x_in_c1_eni67_433_529_inputreg0_q;
    assign redist433_sync_in_aunroll_vunroll_x_in_c1_eni67_433_529_mem_aa = redist433_sync_in_aunroll_vunroll_x_in_c1_eni67_433_529_wraddr_q;
    assign redist433_sync_in_aunroll_vunroll_x_in_c1_eni67_433_529_mem_ab = redist433_sync_in_aunroll_vunroll_x_in_c1_eni67_433_529_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist433_sync_in_aunroll_vunroll_x_in_c1_eni67_433_529_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist433_sync_in_aunroll_vunroll_x_in_c1_eni67_433_529_mem_aa),
        .data_a(redist433_sync_in_aunroll_vunroll_x_in_c1_eni67_433_529_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist433_sync_in_aunroll_vunroll_x_in_c1_eni67_433_529_mem_ab),
        .q_b(redist433_sync_in_aunroll_vunroll_x_in_c1_eni67_433_529_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist433_sync_in_aunroll_vunroll_x_in_c1_eni67_433_529_mem_q = redist433_sync_in_aunroll_vunroll_x_in_c1_eni67_433_529_mem_iq[31:0];

    // redist433_sync_in_aunroll_vunroll_x_in_c1_eni67_433_529_outputreg0(DELAY,3339)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist433_sync_in_aunroll_vunroll_x_in_c1_eni67_433_529_outputreg0_q <= redist433_sync_in_aunroll_vunroll_x_in_c1_eni67_433_529_mem_q;
        end
    end

    // redist176_sync_in_aunroll_vunroll_x_in_c1_eni67_177_529_rdcnt(ADD,1828)
    assign redist176_sync_in_aunroll_vunroll_x_in_c1_eni67_177_529_rdcnt_a = {1'b0, redist176_sync_in_aunroll_vunroll_x_in_c1_eni67_177_529_wraddr_q};
    assign redist176_sync_in_aunroll_vunroll_x_in_c1_eni67_177_529_rdcnt_b = {1'b0, redist176_sync_in_aunroll_vunroll_x_in_c1_eni67_177_529_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist176_sync_in_aunroll_vunroll_x_in_c1_eni67_177_529_rdcnt_o <= $unsigned(redist176_sync_in_aunroll_vunroll_x_in_c1_eni67_177_529_rdcnt_a) + $unsigned(redist176_sync_in_aunroll_vunroll_x_in_c1_eni67_177_529_rdcnt_b);
        end
    end
    assign redist176_sync_in_aunroll_vunroll_x_in_c1_eni67_177_529_rdcnt_q = redist176_sync_in_aunroll_vunroll_x_in_c1_eni67_177_529_rdcnt_o[10:0];

    // redist176_sync_in_aunroll_vunroll_x_in_c1_eni67_177_529_inputreg0(DELAY,1823)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist176_sync_in_aunroll_vunroll_x_in_c1_eni67_177_529_inputreg0_q <= in_c1_eni67_177;
        end
    end

    // redist176_sync_in_aunroll_vunroll_x_in_c1_eni67_177_529_wraddr(COUNTER,1826)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist176_sync_in_aunroll_vunroll_x_in_c1_eni67_177_529_wraddr_i <= $unsigned(redist176_sync_in_aunroll_vunroll_x_in_c1_eni67_177_529_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist176_sync_in_aunroll_vunroll_x_in_c1_eni67_177_529_wraddr_q = redist176_sync_in_aunroll_vunroll_x_in_c1_eni67_177_529_wraddr_i[9:0];

    // redist176_sync_in_aunroll_vunroll_x_in_c1_eni67_177_529_mem(DUALMEM,1825)
    assign redist176_sync_in_aunroll_vunroll_x_in_c1_eni67_177_529_mem_ia = redist176_sync_in_aunroll_vunroll_x_in_c1_eni67_177_529_inputreg0_q;
    assign redist176_sync_in_aunroll_vunroll_x_in_c1_eni67_177_529_mem_aa = redist176_sync_in_aunroll_vunroll_x_in_c1_eni67_177_529_wraddr_q;
    assign redist176_sync_in_aunroll_vunroll_x_in_c1_eni67_177_529_mem_ab = redist176_sync_in_aunroll_vunroll_x_in_c1_eni67_177_529_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist176_sync_in_aunroll_vunroll_x_in_c1_eni67_177_529_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist176_sync_in_aunroll_vunroll_x_in_c1_eni67_177_529_mem_aa),
        .data_a(redist176_sync_in_aunroll_vunroll_x_in_c1_eni67_177_529_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist176_sync_in_aunroll_vunroll_x_in_c1_eni67_177_529_mem_ab),
        .q_b(redist176_sync_in_aunroll_vunroll_x_in_c1_eni67_177_529_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist176_sync_in_aunroll_vunroll_x_in_c1_eni67_177_529_mem_q = redist176_sync_in_aunroll_vunroll_x_in_c1_eni67_177_529_mem_iq[31:0];

    // redist176_sync_in_aunroll_vunroll_x_in_c1_eni67_177_529_outputreg0(DELAY,1824)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist176_sync_in_aunroll_vunroll_x_in_c1_eni67_177_529_outputreg0_q <= redist176_sync_in_aunroll_vunroll_x_in_c1_eni67_177_529_mem_q;
        end
    end

    // redist177_sync_in_aunroll_vunroll_x_in_c1_eni67_178_530_offset(CONSTANT,1833)
    assign redist177_sync_in_aunroll_vunroll_x_in_c1_eni67_178_530_offset_q = 10'b0111110011;

    // redist434_sync_in_aunroll_vunroll_x_in_c1_eni67_434_530_rdcnt(ADD,3349)
    assign redist434_sync_in_aunroll_vunroll_x_in_c1_eni67_434_530_rdcnt_a = {1'b0, redist434_sync_in_aunroll_vunroll_x_in_c1_eni67_434_530_wraddr_q};
    assign redist434_sync_in_aunroll_vunroll_x_in_c1_eni67_434_530_rdcnt_b = {1'b0, redist177_sync_in_aunroll_vunroll_x_in_c1_eni67_178_530_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist434_sync_in_aunroll_vunroll_x_in_c1_eni67_434_530_rdcnt_o <= $unsigned(redist434_sync_in_aunroll_vunroll_x_in_c1_eni67_434_530_rdcnt_a) + $unsigned(redist434_sync_in_aunroll_vunroll_x_in_c1_eni67_434_530_rdcnt_b);
        end
    end
    assign redist434_sync_in_aunroll_vunroll_x_in_c1_eni67_434_530_rdcnt_q = redist434_sync_in_aunroll_vunroll_x_in_c1_eni67_434_530_rdcnt_o[10:0];

    // redist434_sync_in_aunroll_vunroll_x_in_c1_eni67_434_530_inputreg0(DELAY,3344)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist434_sync_in_aunroll_vunroll_x_in_c1_eni67_434_530_inputreg0_q <= in_c1_eni67_434;
        end
    end

    // redist434_sync_in_aunroll_vunroll_x_in_c1_eni67_434_530_wraddr(COUNTER,3347)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist434_sync_in_aunroll_vunroll_x_in_c1_eni67_434_530_wraddr_i <= $unsigned(redist434_sync_in_aunroll_vunroll_x_in_c1_eni67_434_530_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist434_sync_in_aunroll_vunroll_x_in_c1_eni67_434_530_wraddr_q = redist434_sync_in_aunroll_vunroll_x_in_c1_eni67_434_530_wraddr_i[9:0];

    // redist434_sync_in_aunroll_vunroll_x_in_c1_eni67_434_530_mem(DUALMEM,3346)
    assign redist434_sync_in_aunroll_vunroll_x_in_c1_eni67_434_530_mem_ia = redist434_sync_in_aunroll_vunroll_x_in_c1_eni67_434_530_inputreg0_q;
    assign redist434_sync_in_aunroll_vunroll_x_in_c1_eni67_434_530_mem_aa = redist434_sync_in_aunroll_vunroll_x_in_c1_eni67_434_530_wraddr_q;
    assign redist434_sync_in_aunroll_vunroll_x_in_c1_eni67_434_530_mem_ab = redist434_sync_in_aunroll_vunroll_x_in_c1_eni67_434_530_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist434_sync_in_aunroll_vunroll_x_in_c1_eni67_434_530_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist434_sync_in_aunroll_vunroll_x_in_c1_eni67_434_530_mem_aa),
        .data_a(redist434_sync_in_aunroll_vunroll_x_in_c1_eni67_434_530_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist434_sync_in_aunroll_vunroll_x_in_c1_eni67_434_530_mem_ab),
        .q_b(redist434_sync_in_aunroll_vunroll_x_in_c1_eni67_434_530_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist434_sync_in_aunroll_vunroll_x_in_c1_eni67_434_530_mem_q = redist434_sync_in_aunroll_vunroll_x_in_c1_eni67_434_530_mem_iq[31:0];

    // redist434_sync_in_aunroll_vunroll_x_in_c1_eni67_434_530_outputreg0(DELAY,3345)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist434_sync_in_aunroll_vunroll_x_in_c1_eni67_434_530_outputreg0_q <= redist434_sync_in_aunroll_vunroll_x_in_c1_eni67_434_530_mem_q;
        end
    end

    // redist177_sync_in_aunroll_vunroll_x_in_c1_eni67_178_530_rdcnt(ADD,1834)
    assign redist177_sync_in_aunroll_vunroll_x_in_c1_eni67_178_530_rdcnt_a = {1'b0, redist177_sync_in_aunroll_vunroll_x_in_c1_eni67_178_530_wraddr_q};
    assign redist177_sync_in_aunroll_vunroll_x_in_c1_eni67_178_530_rdcnt_b = {1'b0, redist177_sync_in_aunroll_vunroll_x_in_c1_eni67_178_530_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist177_sync_in_aunroll_vunroll_x_in_c1_eni67_178_530_rdcnt_o <= $unsigned(redist177_sync_in_aunroll_vunroll_x_in_c1_eni67_178_530_rdcnt_a) + $unsigned(redist177_sync_in_aunroll_vunroll_x_in_c1_eni67_178_530_rdcnt_b);
        end
    end
    assign redist177_sync_in_aunroll_vunroll_x_in_c1_eni67_178_530_rdcnt_q = redist177_sync_in_aunroll_vunroll_x_in_c1_eni67_178_530_rdcnt_o[10:0];

    // redist177_sync_in_aunroll_vunroll_x_in_c1_eni67_178_530_inputreg0(DELAY,1829)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist177_sync_in_aunroll_vunroll_x_in_c1_eni67_178_530_inputreg0_q <= in_c1_eni67_178;
        end
    end

    // redist177_sync_in_aunroll_vunroll_x_in_c1_eni67_178_530_wraddr(COUNTER,1832)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist177_sync_in_aunroll_vunroll_x_in_c1_eni67_178_530_wraddr_i <= $unsigned(redist177_sync_in_aunroll_vunroll_x_in_c1_eni67_178_530_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist177_sync_in_aunroll_vunroll_x_in_c1_eni67_178_530_wraddr_q = redist177_sync_in_aunroll_vunroll_x_in_c1_eni67_178_530_wraddr_i[9:0];

    // redist177_sync_in_aunroll_vunroll_x_in_c1_eni67_178_530_mem(DUALMEM,1831)
    assign redist177_sync_in_aunroll_vunroll_x_in_c1_eni67_178_530_mem_ia = redist177_sync_in_aunroll_vunroll_x_in_c1_eni67_178_530_inputreg0_q;
    assign redist177_sync_in_aunroll_vunroll_x_in_c1_eni67_178_530_mem_aa = redist177_sync_in_aunroll_vunroll_x_in_c1_eni67_178_530_wraddr_q;
    assign redist177_sync_in_aunroll_vunroll_x_in_c1_eni67_178_530_mem_ab = redist177_sync_in_aunroll_vunroll_x_in_c1_eni67_178_530_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist177_sync_in_aunroll_vunroll_x_in_c1_eni67_178_530_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist177_sync_in_aunroll_vunroll_x_in_c1_eni67_178_530_mem_aa),
        .data_a(redist177_sync_in_aunroll_vunroll_x_in_c1_eni67_178_530_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist177_sync_in_aunroll_vunroll_x_in_c1_eni67_178_530_mem_ab),
        .q_b(redist177_sync_in_aunroll_vunroll_x_in_c1_eni67_178_530_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist177_sync_in_aunroll_vunroll_x_in_c1_eni67_178_530_mem_q = redist177_sync_in_aunroll_vunroll_x_in_c1_eni67_178_530_mem_iq[31:0];

    // redist177_sync_in_aunroll_vunroll_x_in_c1_eni67_178_530_outputreg0(DELAY,1830)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist177_sync_in_aunroll_vunroll_x_in_c1_eni67_178_530_outputreg0_q <= redist177_sync_in_aunroll_vunroll_x_in_c1_eni67_178_530_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod553_cnn2252_dspb_native_dot_product_vunroll_x(BLACKBOX,95)@1621
    // in in_0@1622
    // in in_1@1622
    // in in_scalarProductPortChainin@1622
    // out out_primWireOut@1627
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000087Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod553_cnn2252_dspb_native_dot_product_vunroll_x (
        .in_0(redist177_sync_in_aunroll_vunroll_x_in_c1_eni67_178_530_outputreg0_q),
        .in_1(redist434_sync_in_aunroll_vunroll_x_in_c1_eni67_434_530_outputreg0_q),
        .in_2(redist176_sync_in_aunroll_vunroll_x_in_c1_eni67_177_529_outputreg0_q),
        .in_3(redist433_sync_in_aunroll_vunroll_x_in_c1_eni67_433_529_outputreg0_q),
        .in_scalarProductPortChainin(redist555_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod548_cnn2245_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod553_cnn2252_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist554_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod553_cnn2252_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,695)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist554_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod553_cnn2252_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod553_cnn2252_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist178_sync_in_aunroll_vunroll_x_in_c1_eni67_179_535_offset(CONSTANT,1839)
    assign redist178_sync_in_aunroll_vunroll_x_in_c1_eni67_179_535_offset_q = 10'b0111101110;

    // redist435_sync_in_aunroll_vunroll_x_in_c1_eni67_435_535_rdcnt(ADD,3355)
    assign redist435_sync_in_aunroll_vunroll_x_in_c1_eni67_435_535_rdcnt_a = {1'b0, redist435_sync_in_aunroll_vunroll_x_in_c1_eni67_435_535_wraddr_q};
    assign redist435_sync_in_aunroll_vunroll_x_in_c1_eni67_435_535_rdcnt_b = {1'b0, redist178_sync_in_aunroll_vunroll_x_in_c1_eni67_179_535_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist435_sync_in_aunroll_vunroll_x_in_c1_eni67_435_535_rdcnt_o <= $unsigned(redist435_sync_in_aunroll_vunroll_x_in_c1_eni67_435_535_rdcnt_a) + $unsigned(redist435_sync_in_aunroll_vunroll_x_in_c1_eni67_435_535_rdcnt_b);
        end
    end
    assign redist435_sync_in_aunroll_vunroll_x_in_c1_eni67_435_535_rdcnt_q = redist435_sync_in_aunroll_vunroll_x_in_c1_eni67_435_535_rdcnt_o[10:0];

    // redist435_sync_in_aunroll_vunroll_x_in_c1_eni67_435_535_inputreg0(DELAY,3350)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist435_sync_in_aunroll_vunroll_x_in_c1_eni67_435_535_inputreg0_q <= in_c1_eni67_435;
        end
    end

    // redist435_sync_in_aunroll_vunroll_x_in_c1_eni67_435_535_wraddr(COUNTER,3353)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist435_sync_in_aunroll_vunroll_x_in_c1_eni67_435_535_wraddr_i <= $unsigned(redist435_sync_in_aunroll_vunroll_x_in_c1_eni67_435_535_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist435_sync_in_aunroll_vunroll_x_in_c1_eni67_435_535_wraddr_q = redist435_sync_in_aunroll_vunroll_x_in_c1_eni67_435_535_wraddr_i[9:0];

    // redist435_sync_in_aunroll_vunroll_x_in_c1_eni67_435_535_mem(DUALMEM,3352)
    assign redist435_sync_in_aunroll_vunroll_x_in_c1_eni67_435_535_mem_ia = redist435_sync_in_aunroll_vunroll_x_in_c1_eni67_435_535_inputreg0_q;
    assign redist435_sync_in_aunroll_vunroll_x_in_c1_eni67_435_535_mem_aa = redist435_sync_in_aunroll_vunroll_x_in_c1_eni67_435_535_wraddr_q;
    assign redist435_sync_in_aunroll_vunroll_x_in_c1_eni67_435_535_mem_ab = redist435_sync_in_aunroll_vunroll_x_in_c1_eni67_435_535_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist435_sync_in_aunroll_vunroll_x_in_c1_eni67_435_535_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist435_sync_in_aunroll_vunroll_x_in_c1_eni67_435_535_mem_aa),
        .data_a(redist435_sync_in_aunroll_vunroll_x_in_c1_eni67_435_535_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist435_sync_in_aunroll_vunroll_x_in_c1_eni67_435_535_mem_ab),
        .q_b(redist435_sync_in_aunroll_vunroll_x_in_c1_eni67_435_535_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist435_sync_in_aunroll_vunroll_x_in_c1_eni67_435_535_mem_q = redist435_sync_in_aunroll_vunroll_x_in_c1_eni67_435_535_mem_iq[31:0];

    // redist435_sync_in_aunroll_vunroll_x_in_c1_eni67_435_535_outputreg0(DELAY,3351)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist435_sync_in_aunroll_vunroll_x_in_c1_eni67_435_535_outputreg0_q <= redist435_sync_in_aunroll_vunroll_x_in_c1_eni67_435_535_mem_q;
        end
    end

    // redist178_sync_in_aunroll_vunroll_x_in_c1_eni67_179_535_rdcnt(ADD,1840)
    assign redist178_sync_in_aunroll_vunroll_x_in_c1_eni67_179_535_rdcnt_a = {1'b0, redist178_sync_in_aunroll_vunroll_x_in_c1_eni67_179_535_wraddr_q};
    assign redist178_sync_in_aunroll_vunroll_x_in_c1_eni67_179_535_rdcnt_b = {1'b0, redist178_sync_in_aunroll_vunroll_x_in_c1_eni67_179_535_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist178_sync_in_aunroll_vunroll_x_in_c1_eni67_179_535_rdcnt_o <= $unsigned(redist178_sync_in_aunroll_vunroll_x_in_c1_eni67_179_535_rdcnt_a) + $unsigned(redist178_sync_in_aunroll_vunroll_x_in_c1_eni67_179_535_rdcnt_b);
        end
    end
    assign redist178_sync_in_aunroll_vunroll_x_in_c1_eni67_179_535_rdcnt_q = redist178_sync_in_aunroll_vunroll_x_in_c1_eni67_179_535_rdcnt_o[10:0];

    // redist178_sync_in_aunroll_vunroll_x_in_c1_eni67_179_535_inputreg0(DELAY,1835)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist178_sync_in_aunroll_vunroll_x_in_c1_eni67_179_535_inputreg0_q <= in_c1_eni67_179;
        end
    end

    // redist178_sync_in_aunroll_vunroll_x_in_c1_eni67_179_535_wraddr(COUNTER,1838)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist178_sync_in_aunroll_vunroll_x_in_c1_eni67_179_535_wraddr_i <= $unsigned(redist178_sync_in_aunroll_vunroll_x_in_c1_eni67_179_535_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist178_sync_in_aunroll_vunroll_x_in_c1_eni67_179_535_wraddr_q = redist178_sync_in_aunroll_vunroll_x_in_c1_eni67_179_535_wraddr_i[9:0];

    // redist178_sync_in_aunroll_vunroll_x_in_c1_eni67_179_535_mem(DUALMEM,1837)
    assign redist178_sync_in_aunroll_vunroll_x_in_c1_eni67_179_535_mem_ia = redist178_sync_in_aunroll_vunroll_x_in_c1_eni67_179_535_inputreg0_q;
    assign redist178_sync_in_aunroll_vunroll_x_in_c1_eni67_179_535_mem_aa = redist178_sync_in_aunroll_vunroll_x_in_c1_eni67_179_535_wraddr_q;
    assign redist178_sync_in_aunroll_vunroll_x_in_c1_eni67_179_535_mem_ab = redist178_sync_in_aunroll_vunroll_x_in_c1_eni67_179_535_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist178_sync_in_aunroll_vunroll_x_in_c1_eni67_179_535_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist178_sync_in_aunroll_vunroll_x_in_c1_eni67_179_535_mem_aa),
        .data_a(redist178_sync_in_aunroll_vunroll_x_in_c1_eni67_179_535_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist178_sync_in_aunroll_vunroll_x_in_c1_eni67_179_535_mem_ab),
        .q_b(redist178_sync_in_aunroll_vunroll_x_in_c1_eni67_179_535_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist178_sync_in_aunroll_vunroll_x_in_c1_eni67_179_535_mem_q = redist178_sync_in_aunroll_vunroll_x_in_c1_eni67_179_535_mem_iq[31:0];

    // redist178_sync_in_aunroll_vunroll_x_in_c1_eni67_179_535_outputreg0(DELAY,1836)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist178_sync_in_aunroll_vunroll_x_in_c1_eni67_179_535_outputreg0_q <= redist178_sync_in_aunroll_vunroll_x_in_c1_eni67_179_535_mem_q;
        end
    end

    // redist179_sync_in_aunroll_vunroll_x_in_c1_eni67_180_536_offset(CONSTANT,1845)
    assign redist179_sync_in_aunroll_vunroll_x_in_c1_eni67_180_536_offset_q = 10'b0111101101;

    // redist436_sync_in_aunroll_vunroll_x_in_c1_eni67_436_536_rdcnt(ADD,3361)
    assign redist436_sync_in_aunroll_vunroll_x_in_c1_eni67_436_536_rdcnt_a = {1'b0, redist436_sync_in_aunroll_vunroll_x_in_c1_eni67_436_536_wraddr_q};
    assign redist436_sync_in_aunroll_vunroll_x_in_c1_eni67_436_536_rdcnt_b = {1'b0, redist179_sync_in_aunroll_vunroll_x_in_c1_eni67_180_536_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist436_sync_in_aunroll_vunroll_x_in_c1_eni67_436_536_rdcnt_o <= $unsigned(redist436_sync_in_aunroll_vunroll_x_in_c1_eni67_436_536_rdcnt_a) + $unsigned(redist436_sync_in_aunroll_vunroll_x_in_c1_eni67_436_536_rdcnt_b);
        end
    end
    assign redist436_sync_in_aunroll_vunroll_x_in_c1_eni67_436_536_rdcnt_q = redist436_sync_in_aunroll_vunroll_x_in_c1_eni67_436_536_rdcnt_o[10:0];

    // redist436_sync_in_aunroll_vunroll_x_in_c1_eni67_436_536_inputreg0(DELAY,3356)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist436_sync_in_aunroll_vunroll_x_in_c1_eni67_436_536_inputreg0_q <= in_c1_eni67_436;
        end
    end

    // redist436_sync_in_aunroll_vunroll_x_in_c1_eni67_436_536_wraddr(COUNTER,3359)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist436_sync_in_aunroll_vunroll_x_in_c1_eni67_436_536_wraddr_i <= $unsigned(redist436_sync_in_aunroll_vunroll_x_in_c1_eni67_436_536_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist436_sync_in_aunroll_vunroll_x_in_c1_eni67_436_536_wraddr_q = redist436_sync_in_aunroll_vunroll_x_in_c1_eni67_436_536_wraddr_i[9:0];

    // redist436_sync_in_aunroll_vunroll_x_in_c1_eni67_436_536_mem(DUALMEM,3358)
    assign redist436_sync_in_aunroll_vunroll_x_in_c1_eni67_436_536_mem_ia = redist436_sync_in_aunroll_vunroll_x_in_c1_eni67_436_536_inputreg0_q;
    assign redist436_sync_in_aunroll_vunroll_x_in_c1_eni67_436_536_mem_aa = redist436_sync_in_aunroll_vunroll_x_in_c1_eni67_436_536_wraddr_q;
    assign redist436_sync_in_aunroll_vunroll_x_in_c1_eni67_436_536_mem_ab = redist436_sync_in_aunroll_vunroll_x_in_c1_eni67_436_536_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist436_sync_in_aunroll_vunroll_x_in_c1_eni67_436_536_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist436_sync_in_aunroll_vunroll_x_in_c1_eni67_436_536_mem_aa),
        .data_a(redist436_sync_in_aunroll_vunroll_x_in_c1_eni67_436_536_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist436_sync_in_aunroll_vunroll_x_in_c1_eni67_436_536_mem_ab),
        .q_b(redist436_sync_in_aunroll_vunroll_x_in_c1_eni67_436_536_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist436_sync_in_aunroll_vunroll_x_in_c1_eni67_436_536_mem_q = redist436_sync_in_aunroll_vunroll_x_in_c1_eni67_436_536_mem_iq[31:0];

    // redist436_sync_in_aunroll_vunroll_x_in_c1_eni67_436_536_outputreg0(DELAY,3357)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist436_sync_in_aunroll_vunroll_x_in_c1_eni67_436_536_outputreg0_q <= redist436_sync_in_aunroll_vunroll_x_in_c1_eni67_436_536_mem_q;
        end
    end

    // redist179_sync_in_aunroll_vunroll_x_in_c1_eni67_180_536_rdcnt(ADD,1846)
    assign redist179_sync_in_aunroll_vunroll_x_in_c1_eni67_180_536_rdcnt_a = {1'b0, redist179_sync_in_aunroll_vunroll_x_in_c1_eni67_180_536_wraddr_q};
    assign redist179_sync_in_aunroll_vunroll_x_in_c1_eni67_180_536_rdcnt_b = {1'b0, redist179_sync_in_aunroll_vunroll_x_in_c1_eni67_180_536_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist179_sync_in_aunroll_vunroll_x_in_c1_eni67_180_536_rdcnt_o <= $unsigned(redist179_sync_in_aunroll_vunroll_x_in_c1_eni67_180_536_rdcnt_a) + $unsigned(redist179_sync_in_aunroll_vunroll_x_in_c1_eni67_180_536_rdcnt_b);
        end
    end
    assign redist179_sync_in_aunroll_vunroll_x_in_c1_eni67_180_536_rdcnt_q = redist179_sync_in_aunroll_vunroll_x_in_c1_eni67_180_536_rdcnt_o[10:0];

    // redist179_sync_in_aunroll_vunroll_x_in_c1_eni67_180_536_inputreg0(DELAY,1841)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist179_sync_in_aunroll_vunroll_x_in_c1_eni67_180_536_inputreg0_q <= in_c1_eni67_180;
        end
    end

    // redist179_sync_in_aunroll_vunroll_x_in_c1_eni67_180_536_wraddr(COUNTER,1844)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist179_sync_in_aunroll_vunroll_x_in_c1_eni67_180_536_wraddr_i <= $unsigned(redist179_sync_in_aunroll_vunroll_x_in_c1_eni67_180_536_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist179_sync_in_aunroll_vunroll_x_in_c1_eni67_180_536_wraddr_q = redist179_sync_in_aunroll_vunroll_x_in_c1_eni67_180_536_wraddr_i[9:0];

    // redist179_sync_in_aunroll_vunroll_x_in_c1_eni67_180_536_mem(DUALMEM,1843)
    assign redist179_sync_in_aunroll_vunroll_x_in_c1_eni67_180_536_mem_ia = redist179_sync_in_aunroll_vunroll_x_in_c1_eni67_180_536_inputreg0_q;
    assign redist179_sync_in_aunroll_vunroll_x_in_c1_eni67_180_536_mem_aa = redist179_sync_in_aunroll_vunroll_x_in_c1_eni67_180_536_wraddr_q;
    assign redist179_sync_in_aunroll_vunroll_x_in_c1_eni67_180_536_mem_ab = redist179_sync_in_aunroll_vunroll_x_in_c1_eni67_180_536_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist179_sync_in_aunroll_vunroll_x_in_c1_eni67_180_536_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist179_sync_in_aunroll_vunroll_x_in_c1_eni67_180_536_mem_aa),
        .data_a(redist179_sync_in_aunroll_vunroll_x_in_c1_eni67_180_536_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist179_sync_in_aunroll_vunroll_x_in_c1_eni67_180_536_mem_ab),
        .q_b(redist179_sync_in_aunroll_vunroll_x_in_c1_eni67_180_536_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist179_sync_in_aunroll_vunroll_x_in_c1_eni67_180_536_mem_q = redist179_sync_in_aunroll_vunroll_x_in_c1_eni67_180_536_mem_iq[31:0];

    // redist179_sync_in_aunroll_vunroll_x_in_c1_eni67_180_536_outputreg0(DELAY,1842)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist179_sync_in_aunroll_vunroll_x_in_c1_eni67_180_536_outputreg0_q <= redist179_sync_in_aunroll_vunroll_x_in_c1_eni67_180_536_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod558_cnn2258_dspb_native_dot_product_vunroll_x(BLACKBOX,96)@1627
    // in in_0@1628
    // in in_1@1628
    // in in_scalarProductPortChainin@1628
    // out out_primWireOut@1633
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000088Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod558_cnn2258_dspb_native_dot_product_vunroll_x (
        .in_0(redist179_sync_in_aunroll_vunroll_x_in_c1_eni67_180_536_outputreg0_q),
        .in_1(redist436_sync_in_aunroll_vunroll_x_in_c1_eni67_436_536_outputreg0_q),
        .in_2(redist178_sync_in_aunroll_vunroll_x_in_c1_eni67_179_535_outputreg0_q),
        .in_3(redist435_sync_in_aunroll_vunroll_x_in_c1_eni67_435_535_outputreg0_q),
        .in_scalarProductPortChainin(redist554_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod553_cnn2252_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod558_cnn2258_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist553_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod558_cnn2258_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,694)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist553_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod558_cnn2258_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod558_cnn2258_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist180_sync_in_aunroll_vunroll_x_in_c1_eni67_181_541_offset(CONSTANT,1851)
    assign redist180_sync_in_aunroll_vunroll_x_in_c1_eni67_181_541_offset_q = 10'b0111101000;

    // redist437_sync_in_aunroll_vunroll_x_in_c1_eni67_437_541_rdcnt(ADD,3367)
    assign redist437_sync_in_aunroll_vunroll_x_in_c1_eni67_437_541_rdcnt_a = {1'b0, redist437_sync_in_aunroll_vunroll_x_in_c1_eni67_437_541_wraddr_q};
    assign redist437_sync_in_aunroll_vunroll_x_in_c1_eni67_437_541_rdcnt_b = {1'b0, redist180_sync_in_aunroll_vunroll_x_in_c1_eni67_181_541_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist437_sync_in_aunroll_vunroll_x_in_c1_eni67_437_541_rdcnt_o <= $unsigned(redist437_sync_in_aunroll_vunroll_x_in_c1_eni67_437_541_rdcnt_a) + $unsigned(redist437_sync_in_aunroll_vunroll_x_in_c1_eni67_437_541_rdcnt_b);
        end
    end
    assign redist437_sync_in_aunroll_vunroll_x_in_c1_eni67_437_541_rdcnt_q = redist437_sync_in_aunroll_vunroll_x_in_c1_eni67_437_541_rdcnt_o[10:0];

    // redist437_sync_in_aunroll_vunroll_x_in_c1_eni67_437_541_inputreg0(DELAY,3362)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist437_sync_in_aunroll_vunroll_x_in_c1_eni67_437_541_inputreg0_q <= in_c1_eni67_437;
        end
    end

    // redist437_sync_in_aunroll_vunroll_x_in_c1_eni67_437_541_wraddr(COUNTER,3365)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist437_sync_in_aunroll_vunroll_x_in_c1_eni67_437_541_wraddr_i <= $unsigned(redist437_sync_in_aunroll_vunroll_x_in_c1_eni67_437_541_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist437_sync_in_aunroll_vunroll_x_in_c1_eni67_437_541_wraddr_q = redist437_sync_in_aunroll_vunroll_x_in_c1_eni67_437_541_wraddr_i[9:0];

    // redist437_sync_in_aunroll_vunroll_x_in_c1_eni67_437_541_mem(DUALMEM,3364)
    assign redist437_sync_in_aunroll_vunroll_x_in_c1_eni67_437_541_mem_ia = redist437_sync_in_aunroll_vunroll_x_in_c1_eni67_437_541_inputreg0_q;
    assign redist437_sync_in_aunroll_vunroll_x_in_c1_eni67_437_541_mem_aa = redist437_sync_in_aunroll_vunroll_x_in_c1_eni67_437_541_wraddr_q;
    assign redist437_sync_in_aunroll_vunroll_x_in_c1_eni67_437_541_mem_ab = redist437_sync_in_aunroll_vunroll_x_in_c1_eni67_437_541_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist437_sync_in_aunroll_vunroll_x_in_c1_eni67_437_541_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist437_sync_in_aunroll_vunroll_x_in_c1_eni67_437_541_mem_aa),
        .data_a(redist437_sync_in_aunroll_vunroll_x_in_c1_eni67_437_541_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist437_sync_in_aunroll_vunroll_x_in_c1_eni67_437_541_mem_ab),
        .q_b(redist437_sync_in_aunroll_vunroll_x_in_c1_eni67_437_541_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist437_sync_in_aunroll_vunroll_x_in_c1_eni67_437_541_mem_q = redist437_sync_in_aunroll_vunroll_x_in_c1_eni67_437_541_mem_iq[31:0];

    // redist437_sync_in_aunroll_vunroll_x_in_c1_eni67_437_541_outputreg0(DELAY,3363)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist437_sync_in_aunroll_vunroll_x_in_c1_eni67_437_541_outputreg0_q <= redist437_sync_in_aunroll_vunroll_x_in_c1_eni67_437_541_mem_q;
        end
    end

    // redist180_sync_in_aunroll_vunroll_x_in_c1_eni67_181_541_rdcnt(ADD,1852)
    assign redist180_sync_in_aunroll_vunroll_x_in_c1_eni67_181_541_rdcnt_a = {1'b0, redist180_sync_in_aunroll_vunroll_x_in_c1_eni67_181_541_wraddr_q};
    assign redist180_sync_in_aunroll_vunroll_x_in_c1_eni67_181_541_rdcnt_b = {1'b0, redist180_sync_in_aunroll_vunroll_x_in_c1_eni67_181_541_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist180_sync_in_aunroll_vunroll_x_in_c1_eni67_181_541_rdcnt_o <= $unsigned(redist180_sync_in_aunroll_vunroll_x_in_c1_eni67_181_541_rdcnt_a) + $unsigned(redist180_sync_in_aunroll_vunroll_x_in_c1_eni67_181_541_rdcnt_b);
        end
    end
    assign redist180_sync_in_aunroll_vunroll_x_in_c1_eni67_181_541_rdcnt_q = redist180_sync_in_aunroll_vunroll_x_in_c1_eni67_181_541_rdcnt_o[10:0];

    // redist180_sync_in_aunroll_vunroll_x_in_c1_eni67_181_541_inputreg0(DELAY,1847)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist180_sync_in_aunroll_vunroll_x_in_c1_eni67_181_541_inputreg0_q <= in_c1_eni67_181;
        end
    end

    // redist180_sync_in_aunroll_vunroll_x_in_c1_eni67_181_541_wraddr(COUNTER,1850)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist180_sync_in_aunroll_vunroll_x_in_c1_eni67_181_541_wraddr_i <= $unsigned(redist180_sync_in_aunroll_vunroll_x_in_c1_eni67_181_541_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist180_sync_in_aunroll_vunroll_x_in_c1_eni67_181_541_wraddr_q = redist180_sync_in_aunroll_vunroll_x_in_c1_eni67_181_541_wraddr_i[9:0];

    // redist180_sync_in_aunroll_vunroll_x_in_c1_eni67_181_541_mem(DUALMEM,1849)
    assign redist180_sync_in_aunroll_vunroll_x_in_c1_eni67_181_541_mem_ia = redist180_sync_in_aunroll_vunroll_x_in_c1_eni67_181_541_inputreg0_q;
    assign redist180_sync_in_aunroll_vunroll_x_in_c1_eni67_181_541_mem_aa = redist180_sync_in_aunroll_vunroll_x_in_c1_eni67_181_541_wraddr_q;
    assign redist180_sync_in_aunroll_vunroll_x_in_c1_eni67_181_541_mem_ab = redist180_sync_in_aunroll_vunroll_x_in_c1_eni67_181_541_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist180_sync_in_aunroll_vunroll_x_in_c1_eni67_181_541_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist180_sync_in_aunroll_vunroll_x_in_c1_eni67_181_541_mem_aa),
        .data_a(redist180_sync_in_aunroll_vunroll_x_in_c1_eni67_181_541_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist180_sync_in_aunroll_vunroll_x_in_c1_eni67_181_541_mem_ab),
        .q_b(redist180_sync_in_aunroll_vunroll_x_in_c1_eni67_181_541_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist180_sync_in_aunroll_vunroll_x_in_c1_eni67_181_541_mem_q = redist180_sync_in_aunroll_vunroll_x_in_c1_eni67_181_541_mem_iq[31:0];

    // redist180_sync_in_aunroll_vunroll_x_in_c1_eni67_181_541_outputreg0(DELAY,1848)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist180_sync_in_aunroll_vunroll_x_in_c1_eni67_181_541_outputreg0_q <= redist180_sync_in_aunroll_vunroll_x_in_c1_eni67_181_541_mem_q;
        end
    end

    // redist181_sync_in_aunroll_vunroll_x_in_c1_eni67_182_542_offset(CONSTANT,1857)
    assign redist181_sync_in_aunroll_vunroll_x_in_c1_eni67_182_542_offset_q = 10'b0111100111;

    // redist438_sync_in_aunroll_vunroll_x_in_c1_eni67_438_542_rdcnt(ADD,3373)
    assign redist438_sync_in_aunroll_vunroll_x_in_c1_eni67_438_542_rdcnt_a = {1'b0, redist438_sync_in_aunroll_vunroll_x_in_c1_eni67_438_542_wraddr_q};
    assign redist438_sync_in_aunroll_vunroll_x_in_c1_eni67_438_542_rdcnt_b = {1'b0, redist181_sync_in_aunroll_vunroll_x_in_c1_eni67_182_542_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist438_sync_in_aunroll_vunroll_x_in_c1_eni67_438_542_rdcnt_o <= $unsigned(redist438_sync_in_aunroll_vunroll_x_in_c1_eni67_438_542_rdcnt_a) + $unsigned(redist438_sync_in_aunroll_vunroll_x_in_c1_eni67_438_542_rdcnt_b);
        end
    end
    assign redist438_sync_in_aunroll_vunroll_x_in_c1_eni67_438_542_rdcnt_q = redist438_sync_in_aunroll_vunroll_x_in_c1_eni67_438_542_rdcnt_o[10:0];

    // redist438_sync_in_aunroll_vunroll_x_in_c1_eni67_438_542_inputreg0(DELAY,3368)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist438_sync_in_aunroll_vunroll_x_in_c1_eni67_438_542_inputreg0_q <= in_c1_eni67_438;
        end
    end

    // redist438_sync_in_aunroll_vunroll_x_in_c1_eni67_438_542_wraddr(COUNTER,3371)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist438_sync_in_aunroll_vunroll_x_in_c1_eni67_438_542_wraddr_i <= $unsigned(redist438_sync_in_aunroll_vunroll_x_in_c1_eni67_438_542_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist438_sync_in_aunroll_vunroll_x_in_c1_eni67_438_542_wraddr_q = redist438_sync_in_aunroll_vunroll_x_in_c1_eni67_438_542_wraddr_i[9:0];

    // redist438_sync_in_aunroll_vunroll_x_in_c1_eni67_438_542_mem(DUALMEM,3370)
    assign redist438_sync_in_aunroll_vunroll_x_in_c1_eni67_438_542_mem_ia = redist438_sync_in_aunroll_vunroll_x_in_c1_eni67_438_542_inputreg0_q;
    assign redist438_sync_in_aunroll_vunroll_x_in_c1_eni67_438_542_mem_aa = redist438_sync_in_aunroll_vunroll_x_in_c1_eni67_438_542_wraddr_q;
    assign redist438_sync_in_aunroll_vunroll_x_in_c1_eni67_438_542_mem_ab = redist438_sync_in_aunroll_vunroll_x_in_c1_eni67_438_542_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist438_sync_in_aunroll_vunroll_x_in_c1_eni67_438_542_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist438_sync_in_aunroll_vunroll_x_in_c1_eni67_438_542_mem_aa),
        .data_a(redist438_sync_in_aunroll_vunroll_x_in_c1_eni67_438_542_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist438_sync_in_aunroll_vunroll_x_in_c1_eni67_438_542_mem_ab),
        .q_b(redist438_sync_in_aunroll_vunroll_x_in_c1_eni67_438_542_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist438_sync_in_aunroll_vunroll_x_in_c1_eni67_438_542_mem_q = redist438_sync_in_aunroll_vunroll_x_in_c1_eni67_438_542_mem_iq[31:0];

    // redist438_sync_in_aunroll_vunroll_x_in_c1_eni67_438_542_outputreg0(DELAY,3369)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist438_sync_in_aunroll_vunroll_x_in_c1_eni67_438_542_outputreg0_q <= redist438_sync_in_aunroll_vunroll_x_in_c1_eni67_438_542_mem_q;
        end
    end

    // redist181_sync_in_aunroll_vunroll_x_in_c1_eni67_182_542_rdcnt(ADD,1858)
    assign redist181_sync_in_aunroll_vunroll_x_in_c1_eni67_182_542_rdcnt_a = {1'b0, redist181_sync_in_aunroll_vunroll_x_in_c1_eni67_182_542_wraddr_q};
    assign redist181_sync_in_aunroll_vunroll_x_in_c1_eni67_182_542_rdcnt_b = {1'b0, redist181_sync_in_aunroll_vunroll_x_in_c1_eni67_182_542_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist181_sync_in_aunroll_vunroll_x_in_c1_eni67_182_542_rdcnt_o <= $unsigned(redist181_sync_in_aunroll_vunroll_x_in_c1_eni67_182_542_rdcnt_a) + $unsigned(redist181_sync_in_aunroll_vunroll_x_in_c1_eni67_182_542_rdcnt_b);
        end
    end
    assign redist181_sync_in_aunroll_vunroll_x_in_c1_eni67_182_542_rdcnt_q = redist181_sync_in_aunroll_vunroll_x_in_c1_eni67_182_542_rdcnt_o[10:0];

    // redist181_sync_in_aunroll_vunroll_x_in_c1_eni67_182_542_inputreg0(DELAY,1853)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist181_sync_in_aunroll_vunroll_x_in_c1_eni67_182_542_inputreg0_q <= in_c1_eni67_182;
        end
    end

    // redist181_sync_in_aunroll_vunroll_x_in_c1_eni67_182_542_wraddr(COUNTER,1856)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist181_sync_in_aunroll_vunroll_x_in_c1_eni67_182_542_wraddr_i <= $unsigned(redist181_sync_in_aunroll_vunroll_x_in_c1_eni67_182_542_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist181_sync_in_aunroll_vunroll_x_in_c1_eni67_182_542_wraddr_q = redist181_sync_in_aunroll_vunroll_x_in_c1_eni67_182_542_wraddr_i[9:0];

    // redist181_sync_in_aunroll_vunroll_x_in_c1_eni67_182_542_mem(DUALMEM,1855)
    assign redist181_sync_in_aunroll_vunroll_x_in_c1_eni67_182_542_mem_ia = redist181_sync_in_aunroll_vunroll_x_in_c1_eni67_182_542_inputreg0_q;
    assign redist181_sync_in_aunroll_vunroll_x_in_c1_eni67_182_542_mem_aa = redist181_sync_in_aunroll_vunroll_x_in_c1_eni67_182_542_wraddr_q;
    assign redist181_sync_in_aunroll_vunroll_x_in_c1_eni67_182_542_mem_ab = redist181_sync_in_aunroll_vunroll_x_in_c1_eni67_182_542_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist181_sync_in_aunroll_vunroll_x_in_c1_eni67_182_542_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist181_sync_in_aunroll_vunroll_x_in_c1_eni67_182_542_mem_aa),
        .data_a(redist181_sync_in_aunroll_vunroll_x_in_c1_eni67_182_542_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist181_sync_in_aunroll_vunroll_x_in_c1_eni67_182_542_mem_ab),
        .q_b(redist181_sync_in_aunroll_vunroll_x_in_c1_eni67_182_542_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist181_sync_in_aunroll_vunroll_x_in_c1_eni67_182_542_mem_q = redist181_sync_in_aunroll_vunroll_x_in_c1_eni67_182_542_mem_iq[31:0];

    // redist181_sync_in_aunroll_vunroll_x_in_c1_eni67_182_542_outputreg0(DELAY,1854)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist181_sync_in_aunroll_vunroll_x_in_c1_eni67_182_542_outputreg0_q <= redist181_sync_in_aunroll_vunroll_x_in_c1_eni67_182_542_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod563_cnn2265_dspb_native_dot_product_vunroll_x(BLACKBOX,97)@1633
    // in in_0@1634
    // in in_1@1634
    // in in_scalarProductPortChainin@1634
    // out out_primWireOut@1639
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000089Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod563_cnn2265_dspb_native_dot_product_vunroll_x (
        .in_0(redist181_sync_in_aunroll_vunroll_x_in_c1_eni67_182_542_outputreg0_q),
        .in_1(redist438_sync_in_aunroll_vunroll_x_in_c1_eni67_438_542_outputreg0_q),
        .in_2(redist180_sync_in_aunroll_vunroll_x_in_c1_eni67_181_541_outputreg0_q),
        .in_3(redist437_sync_in_aunroll_vunroll_x_in_c1_eni67_437_541_outputreg0_q),
        .in_scalarProductPortChainin(redist553_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod558_cnn2258_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod563_cnn2265_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist552_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod563_cnn2265_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,693)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist552_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod563_cnn2265_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod563_cnn2265_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist182_sync_in_aunroll_vunroll_x_in_c1_eni67_183_547_offset(CONSTANT,1863)
    assign redist182_sync_in_aunroll_vunroll_x_in_c1_eni67_183_547_offset_q = 10'b0111100010;

    // redist439_sync_in_aunroll_vunroll_x_in_c1_eni67_439_547_rdcnt(ADD,3379)
    assign redist439_sync_in_aunroll_vunroll_x_in_c1_eni67_439_547_rdcnt_a = {1'b0, redist439_sync_in_aunroll_vunroll_x_in_c1_eni67_439_547_wraddr_q};
    assign redist439_sync_in_aunroll_vunroll_x_in_c1_eni67_439_547_rdcnt_b = {1'b0, redist182_sync_in_aunroll_vunroll_x_in_c1_eni67_183_547_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist439_sync_in_aunroll_vunroll_x_in_c1_eni67_439_547_rdcnt_o <= $unsigned(redist439_sync_in_aunroll_vunroll_x_in_c1_eni67_439_547_rdcnt_a) + $unsigned(redist439_sync_in_aunroll_vunroll_x_in_c1_eni67_439_547_rdcnt_b);
        end
    end
    assign redist439_sync_in_aunroll_vunroll_x_in_c1_eni67_439_547_rdcnt_q = redist439_sync_in_aunroll_vunroll_x_in_c1_eni67_439_547_rdcnt_o[10:0];

    // redist439_sync_in_aunroll_vunroll_x_in_c1_eni67_439_547_inputreg0(DELAY,3374)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist439_sync_in_aunroll_vunroll_x_in_c1_eni67_439_547_inputreg0_q <= in_c1_eni67_439;
        end
    end

    // redist439_sync_in_aunroll_vunroll_x_in_c1_eni67_439_547_wraddr(COUNTER,3377)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist439_sync_in_aunroll_vunroll_x_in_c1_eni67_439_547_wraddr_i <= $unsigned(redist439_sync_in_aunroll_vunroll_x_in_c1_eni67_439_547_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist439_sync_in_aunroll_vunroll_x_in_c1_eni67_439_547_wraddr_q = redist439_sync_in_aunroll_vunroll_x_in_c1_eni67_439_547_wraddr_i[9:0];

    // redist439_sync_in_aunroll_vunroll_x_in_c1_eni67_439_547_mem(DUALMEM,3376)
    assign redist439_sync_in_aunroll_vunroll_x_in_c1_eni67_439_547_mem_ia = redist439_sync_in_aunroll_vunroll_x_in_c1_eni67_439_547_inputreg0_q;
    assign redist439_sync_in_aunroll_vunroll_x_in_c1_eni67_439_547_mem_aa = redist439_sync_in_aunroll_vunroll_x_in_c1_eni67_439_547_wraddr_q;
    assign redist439_sync_in_aunroll_vunroll_x_in_c1_eni67_439_547_mem_ab = redist439_sync_in_aunroll_vunroll_x_in_c1_eni67_439_547_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist439_sync_in_aunroll_vunroll_x_in_c1_eni67_439_547_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist439_sync_in_aunroll_vunroll_x_in_c1_eni67_439_547_mem_aa),
        .data_a(redist439_sync_in_aunroll_vunroll_x_in_c1_eni67_439_547_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist439_sync_in_aunroll_vunroll_x_in_c1_eni67_439_547_mem_ab),
        .q_b(redist439_sync_in_aunroll_vunroll_x_in_c1_eni67_439_547_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist439_sync_in_aunroll_vunroll_x_in_c1_eni67_439_547_mem_q = redist439_sync_in_aunroll_vunroll_x_in_c1_eni67_439_547_mem_iq[31:0];

    // redist439_sync_in_aunroll_vunroll_x_in_c1_eni67_439_547_outputreg0(DELAY,3375)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist439_sync_in_aunroll_vunroll_x_in_c1_eni67_439_547_outputreg0_q <= redist439_sync_in_aunroll_vunroll_x_in_c1_eni67_439_547_mem_q;
        end
    end

    // redist182_sync_in_aunroll_vunroll_x_in_c1_eni67_183_547_rdcnt(ADD,1864)
    assign redist182_sync_in_aunroll_vunroll_x_in_c1_eni67_183_547_rdcnt_a = {1'b0, redist182_sync_in_aunroll_vunroll_x_in_c1_eni67_183_547_wraddr_q};
    assign redist182_sync_in_aunroll_vunroll_x_in_c1_eni67_183_547_rdcnt_b = {1'b0, redist182_sync_in_aunroll_vunroll_x_in_c1_eni67_183_547_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist182_sync_in_aunroll_vunroll_x_in_c1_eni67_183_547_rdcnt_o <= $unsigned(redist182_sync_in_aunroll_vunroll_x_in_c1_eni67_183_547_rdcnt_a) + $unsigned(redist182_sync_in_aunroll_vunroll_x_in_c1_eni67_183_547_rdcnt_b);
        end
    end
    assign redist182_sync_in_aunroll_vunroll_x_in_c1_eni67_183_547_rdcnt_q = redist182_sync_in_aunroll_vunroll_x_in_c1_eni67_183_547_rdcnt_o[10:0];

    // redist182_sync_in_aunroll_vunroll_x_in_c1_eni67_183_547_inputreg0(DELAY,1859)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist182_sync_in_aunroll_vunroll_x_in_c1_eni67_183_547_inputreg0_q <= in_c1_eni67_183;
        end
    end

    // redist182_sync_in_aunroll_vunroll_x_in_c1_eni67_183_547_wraddr(COUNTER,1862)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist182_sync_in_aunroll_vunroll_x_in_c1_eni67_183_547_wraddr_i <= $unsigned(redist182_sync_in_aunroll_vunroll_x_in_c1_eni67_183_547_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist182_sync_in_aunroll_vunroll_x_in_c1_eni67_183_547_wraddr_q = redist182_sync_in_aunroll_vunroll_x_in_c1_eni67_183_547_wraddr_i[9:0];

    // redist182_sync_in_aunroll_vunroll_x_in_c1_eni67_183_547_mem(DUALMEM,1861)
    assign redist182_sync_in_aunroll_vunroll_x_in_c1_eni67_183_547_mem_ia = redist182_sync_in_aunroll_vunroll_x_in_c1_eni67_183_547_inputreg0_q;
    assign redist182_sync_in_aunroll_vunroll_x_in_c1_eni67_183_547_mem_aa = redist182_sync_in_aunroll_vunroll_x_in_c1_eni67_183_547_wraddr_q;
    assign redist182_sync_in_aunroll_vunroll_x_in_c1_eni67_183_547_mem_ab = redist182_sync_in_aunroll_vunroll_x_in_c1_eni67_183_547_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist182_sync_in_aunroll_vunroll_x_in_c1_eni67_183_547_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist182_sync_in_aunroll_vunroll_x_in_c1_eni67_183_547_mem_aa),
        .data_a(redist182_sync_in_aunroll_vunroll_x_in_c1_eni67_183_547_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist182_sync_in_aunroll_vunroll_x_in_c1_eni67_183_547_mem_ab),
        .q_b(redist182_sync_in_aunroll_vunroll_x_in_c1_eni67_183_547_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist182_sync_in_aunroll_vunroll_x_in_c1_eni67_183_547_mem_q = redist182_sync_in_aunroll_vunroll_x_in_c1_eni67_183_547_mem_iq[31:0];

    // redist182_sync_in_aunroll_vunroll_x_in_c1_eni67_183_547_outputreg0(DELAY,1860)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist182_sync_in_aunroll_vunroll_x_in_c1_eni67_183_547_outputreg0_q <= redist182_sync_in_aunroll_vunroll_x_in_c1_eni67_183_547_mem_q;
        end
    end

    // redist183_sync_in_aunroll_vunroll_x_in_c1_eni67_184_548_offset(CONSTANT,1869)
    assign redist183_sync_in_aunroll_vunroll_x_in_c1_eni67_184_548_offset_q = 10'b0111100001;

    // redist440_sync_in_aunroll_vunroll_x_in_c1_eni67_440_548_rdcnt(ADD,3385)
    assign redist440_sync_in_aunroll_vunroll_x_in_c1_eni67_440_548_rdcnt_a = {1'b0, redist440_sync_in_aunroll_vunroll_x_in_c1_eni67_440_548_wraddr_q};
    assign redist440_sync_in_aunroll_vunroll_x_in_c1_eni67_440_548_rdcnt_b = {1'b0, redist183_sync_in_aunroll_vunroll_x_in_c1_eni67_184_548_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist440_sync_in_aunroll_vunroll_x_in_c1_eni67_440_548_rdcnt_o <= $unsigned(redist440_sync_in_aunroll_vunroll_x_in_c1_eni67_440_548_rdcnt_a) + $unsigned(redist440_sync_in_aunroll_vunroll_x_in_c1_eni67_440_548_rdcnt_b);
        end
    end
    assign redist440_sync_in_aunroll_vunroll_x_in_c1_eni67_440_548_rdcnt_q = redist440_sync_in_aunroll_vunroll_x_in_c1_eni67_440_548_rdcnt_o[10:0];

    // redist440_sync_in_aunroll_vunroll_x_in_c1_eni67_440_548_inputreg0(DELAY,3380)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist440_sync_in_aunroll_vunroll_x_in_c1_eni67_440_548_inputreg0_q <= in_c1_eni67_440;
        end
    end

    // redist440_sync_in_aunroll_vunroll_x_in_c1_eni67_440_548_wraddr(COUNTER,3383)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist440_sync_in_aunroll_vunroll_x_in_c1_eni67_440_548_wraddr_i <= $unsigned(redist440_sync_in_aunroll_vunroll_x_in_c1_eni67_440_548_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist440_sync_in_aunroll_vunroll_x_in_c1_eni67_440_548_wraddr_q = redist440_sync_in_aunroll_vunroll_x_in_c1_eni67_440_548_wraddr_i[9:0];

    // redist440_sync_in_aunroll_vunroll_x_in_c1_eni67_440_548_mem(DUALMEM,3382)
    assign redist440_sync_in_aunroll_vunroll_x_in_c1_eni67_440_548_mem_ia = redist440_sync_in_aunroll_vunroll_x_in_c1_eni67_440_548_inputreg0_q;
    assign redist440_sync_in_aunroll_vunroll_x_in_c1_eni67_440_548_mem_aa = redist440_sync_in_aunroll_vunroll_x_in_c1_eni67_440_548_wraddr_q;
    assign redist440_sync_in_aunroll_vunroll_x_in_c1_eni67_440_548_mem_ab = redist440_sync_in_aunroll_vunroll_x_in_c1_eni67_440_548_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist440_sync_in_aunroll_vunroll_x_in_c1_eni67_440_548_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist440_sync_in_aunroll_vunroll_x_in_c1_eni67_440_548_mem_aa),
        .data_a(redist440_sync_in_aunroll_vunroll_x_in_c1_eni67_440_548_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist440_sync_in_aunroll_vunroll_x_in_c1_eni67_440_548_mem_ab),
        .q_b(redist440_sync_in_aunroll_vunroll_x_in_c1_eni67_440_548_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist440_sync_in_aunroll_vunroll_x_in_c1_eni67_440_548_mem_q = redist440_sync_in_aunroll_vunroll_x_in_c1_eni67_440_548_mem_iq[31:0];

    // redist440_sync_in_aunroll_vunroll_x_in_c1_eni67_440_548_outputreg0(DELAY,3381)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist440_sync_in_aunroll_vunroll_x_in_c1_eni67_440_548_outputreg0_q <= redist440_sync_in_aunroll_vunroll_x_in_c1_eni67_440_548_mem_q;
        end
    end

    // redist183_sync_in_aunroll_vunroll_x_in_c1_eni67_184_548_rdcnt(ADD,1870)
    assign redist183_sync_in_aunroll_vunroll_x_in_c1_eni67_184_548_rdcnt_a = {1'b0, redist183_sync_in_aunroll_vunroll_x_in_c1_eni67_184_548_wraddr_q};
    assign redist183_sync_in_aunroll_vunroll_x_in_c1_eni67_184_548_rdcnt_b = {1'b0, redist183_sync_in_aunroll_vunroll_x_in_c1_eni67_184_548_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist183_sync_in_aunroll_vunroll_x_in_c1_eni67_184_548_rdcnt_o <= $unsigned(redist183_sync_in_aunroll_vunroll_x_in_c1_eni67_184_548_rdcnt_a) + $unsigned(redist183_sync_in_aunroll_vunroll_x_in_c1_eni67_184_548_rdcnt_b);
        end
    end
    assign redist183_sync_in_aunroll_vunroll_x_in_c1_eni67_184_548_rdcnt_q = redist183_sync_in_aunroll_vunroll_x_in_c1_eni67_184_548_rdcnt_o[10:0];

    // redist183_sync_in_aunroll_vunroll_x_in_c1_eni67_184_548_inputreg0(DELAY,1865)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist183_sync_in_aunroll_vunroll_x_in_c1_eni67_184_548_inputreg0_q <= in_c1_eni67_184;
        end
    end

    // redist183_sync_in_aunroll_vunroll_x_in_c1_eni67_184_548_wraddr(COUNTER,1868)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist183_sync_in_aunroll_vunroll_x_in_c1_eni67_184_548_wraddr_i <= $unsigned(redist183_sync_in_aunroll_vunroll_x_in_c1_eni67_184_548_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist183_sync_in_aunroll_vunroll_x_in_c1_eni67_184_548_wraddr_q = redist183_sync_in_aunroll_vunroll_x_in_c1_eni67_184_548_wraddr_i[9:0];

    // redist183_sync_in_aunroll_vunroll_x_in_c1_eni67_184_548_mem(DUALMEM,1867)
    assign redist183_sync_in_aunroll_vunroll_x_in_c1_eni67_184_548_mem_ia = redist183_sync_in_aunroll_vunroll_x_in_c1_eni67_184_548_inputreg0_q;
    assign redist183_sync_in_aunroll_vunroll_x_in_c1_eni67_184_548_mem_aa = redist183_sync_in_aunroll_vunroll_x_in_c1_eni67_184_548_wraddr_q;
    assign redist183_sync_in_aunroll_vunroll_x_in_c1_eni67_184_548_mem_ab = redist183_sync_in_aunroll_vunroll_x_in_c1_eni67_184_548_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist183_sync_in_aunroll_vunroll_x_in_c1_eni67_184_548_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist183_sync_in_aunroll_vunroll_x_in_c1_eni67_184_548_mem_aa),
        .data_a(redist183_sync_in_aunroll_vunroll_x_in_c1_eni67_184_548_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist183_sync_in_aunroll_vunroll_x_in_c1_eni67_184_548_mem_ab),
        .q_b(redist183_sync_in_aunroll_vunroll_x_in_c1_eni67_184_548_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist183_sync_in_aunroll_vunroll_x_in_c1_eni67_184_548_mem_q = redist183_sync_in_aunroll_vunroll_x_in_c1_eni67_184_548_mem_iq[31:0];

    // redist183_sync_in_aunroll_vunroll_x_in_c1_eni67_184_548_outputreg0(DELAY,1866)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist183_sync_in_aunroll_vunroll_x_in_c1_eni67_184_548_outputreg0_q <= redist183_sync_in_aunroll_vunroll_x_in_c1_eni67_184_548_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod568_cnn2271_dspb_native_dot_product_vunroll_x(BLACKBOX,98)@1639
    // in in_0@1640
    // in in_1@1640
    // in in_scalarProductPortChainin@1640
    // out out_primWireOut@1645
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000090Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod568_cnn2271_dspb_native_dot_product_vunroll_x (
        .in_0(redist183_sync_in_aunroll_vunroll_x_in_c1_eni67_184_548_outputreg0_q),
        .in_1(redist440_sync_in_aunroll_vunroll_x_in_c1_eni67_440_548_outputreg0_q),
        .in_2(redist182_sync_in_aunroll_vunroll_x_in_c1_eni67_183_547_outputreg0_q),
        .in_3(redist439_sync_in_aunroll_vunroll_x_in_c1_eni67_439_547_outputreg0_q),
        .in_scalarProductPortChainin(redist552_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod563_cnn2265_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod568_cnn2271_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist551_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod568_cnn2271_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,692)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist551_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod568_cnn2271_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod568_cnn2271_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist184_sync_in_aunroll_vunroll_x_in_c1_eni67_185_553_offset(CONSTANT,1875)
    assign redist184_sync_in_aunroll_vunroll_x_in_c1_eni67_185_553_offset_q = 10'b0111011100;

    // redist441_sync_in_aunroll_vunroll_x_in_c1_eni67_441_553_rdcnt(ADD,3391)
    assign redist441_sync_in_aunroll_vunroll_x_in_c1_eni67_441_553_rdcnt_a = {1'b0, redist441_sync_in_aunroll_vunroll_x_in_c1_eni67_441_553_wraddr_q};
    assign redist441_sync_in_aunroll_vunroll_x_in_c1_eni67_441_553_rdcnt_b = {1'b0, redist184_sync_in_aunroll_vunroll_x_in_c1_eni67_185_553_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist441_sync_in_aunroll_vunroll_x_in_c1_eni67_441_553_rdcnt_o <= $unsigned(redist441_sync_in_aunroll_vunroll_x_in_c1_eni67_441_553_rdcnt_a) + $unsigned(redist441_sync_in_aunroll_vunroll_x_in_c1_eni67_441_553_rdcnt_b);
        end
    end
    assign redist441_sync_in_aunroll_vunroll_x_in_c1_eni67_441_553_rdcnt_q = redist441_sync_in_aunroll_vunroll_x_in_c1_eni67_441_553_rdcnt_o[10:0];

    // redist441_sync_in_aunroll_vunroll_x_in_c1_eni67_441_553_inputreg0(DELAY,3386)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist441_sync_in_aunroll_vunroll_x_in_c1_eni67_441_553_inputreg0_q <= in_c1_eni67_441;
        end
    end

    // redist441_sync_in_aunroll_vunroll_x_in_c1_eni67_441_553_wraddr(COUNTER,3389)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist441_sync_in_aunroll_vunroll_x_in_c1_eni67_441_553_wraddr_i <= $unsigned(redist441_sync_in_aunroll_vunroll_x_in_c1_eni67_441_553_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist441_sync_in_aunroll_vunroll_x_in_c1_eni67_441_553_wraddr_q = redist441_sync_in_aunroll_vunroll_x_in_c1_eni67_441_553_wraddr_i[9:0];

    // redist441_sync_in_aunroll_vunroll_x_in_c1_eni67_441_553_mem(DUALMEM,3388)
    assign redist441_sync_in_aunroll_vunroll_x_in_c1_eni67_441_553_mem_ia = redist441_sync_in_aunroll_vunroll_x_in_c1_eni67_441_553_inputreg0_q;
    assign redist441_sync_in_aunroll_vunroll_x_in_c1_eni67_441_553_mem_aa = redist441_sync_in_aunroll_vunroll_x_in_c1_eni67_441_553_wraddr_q;
    assign redist441_sync_in_aunroll_vunroll_x_in_c1_eni67_441_553_mem_ab = redist441_sync_in_aunroll_vunroll_x_in_c1_eni67_441_553_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist441_sync_in_aunroll_vunroll_x_in_c1_eni67_441_553_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist441_sync_in_aunroll_vunroll_x_in_c1_eni67_441_553_mem_aa),
        .data_a(redist441_sync_in_aunroll_vunroll_x_in_c1_eni67_441_553_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist441_sync_in_aunroll_vunroll_x_in_c1_eni67_441_553_mem_ab),
        .q_b(redist441_sync_in_aunroll_vunroll_x_in_c1_eni67_441_553_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist441_sync_in_aunroll_vunroll_x_in_c1_eni67_441_553_mem_q = redist441_sync_in_aunroll_vunroll_x_in_c1_eni67_441_553_mem_iq[31:0];

    // redist441_sync_in_aunroll_vunroll_x_in_c1_eni67_441_553_outputreg0(DELAY,3387)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist441_sync_in_aunroll_vunroll_x_in_c1_eni67_441_553_outputreg0_q <= redist441_sync_in_aunroll_vunroll_x_in_c1_eni67_441_553_mem_q;
        end
    end

    // redist184_sync_in_aunroll_vunroll_x_in_c1_eni67_185_553_rdcnt(ADD,1876)
    assign redist184_sync_in_aunroll_vunroll_x_in_c1_eni67_185_553_rdcnt_a = {1'b0, redist184_sync_in_aunroll_vunroll_x_in_c1_eni67_185_553_wraddr_q};
    assign redist184_sync_in_aunroll_vunroll_x_in_c1_eni67_185_553_rdcnt_b = {1'b0, redist184_sync_in_aunroll_vunroll_x_in_c1_eni67_185_553_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist184_sync_in_aunroll_vunroll_x_in_c1_eni67_185_553_rdcnt_o <= $unsigned(redist184_sync_in_aunroll_vunroll_x_in_c1_eni67_185_553_rdcnt_a) + $unsigned(redist184_sync_in_aunroll_vunroll_x_in_c1_eni67_185_553_rdcnt_b);
        end
    end
    assign redist184_sync_in_aunroll_vunroll_x_in_c1_eni67_185_553_rdcnt_q = redist184_sync_in_aunroll_vunroll_x_in_c1_eni67_185_553_rdcnt_o[10:0];

    // redist184_sync_in_aunroll_vunroll_x_in_c1_eni67_185_553_inputreg0(DELAY,1871)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist184_sync_in_aunroll_vunroll_x_in_c1_eni67_185_553_inputreg0_q <= in_c1_eni67_185;
        end
    end

    // redist184_sync_in_aunroll_vunroll_x_in_c1_eni67_185_553_wraddr(COUNTER,1874)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist184_sync_in_aunroll_vunroll_x_in_c1_eni67_185_553_wraddr_i <= $unsigned(redist184_sync_in_aunroll_vunroll_x_in_c1_eni67_185_553_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist184_sync_in_aunroll_vunroll_x_in_c1_eni67_185_553_wraddr_q = redist184_sync_in_aunroll_vunroll_x_in_c1_eni67_185_553_wraddr_i[9:0];

    // redist184_sync_in_aunroll_vunroll_x_in_c1_eni67_185_553_mem(DUALMEM,1873)
    assign redist184_sync_in_aunroll_vunroll_x_in_c1_eni67_185_553_mem_ia = redist184_sync_in_aunroll_vunroll_x_in_c1_eni67_185_553_inputreg0_q;
    assign redist184_sync_in_aunroll_vunroll_x_in_c1_eni67_185_553_mem_aa = redist184_sync_in_aunroll_vunroll_x_in_c1_eni67_185_553_wraddr_q;
    assign redist184_sync_in_aunroll_vunroll_x_in_c1_eni67_185_553_mem_ab = redist184_sync_in_aunroll_vunroll_x_in_c1_eni67_185_553_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist184_sync_in_aunroll_vunroll_x_in_c1_eni67_185_553_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist184_sync_in_aunroll_vunroll_x_in_c1_eni67_185_553_mem_aa),
        .data_a(redist184_sync_in_aunroll_vunroll_x_in_c1_eni67_185_553_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist184_sync_in_aunroll_vunroll_x_in_c1_eni67_185_553_mem_ab),
        .q_b(redist184_sync_in_aunroll_vunroll_x_in_c1_eni67_185_553_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist184_sync_in_aunroll_vunroll_x_in_c1_eni67_185_553_mem_q = redist184_sync_in_aunroll_vunroll_x_in_c1_eni67_185_553_mem_iq[31:0];

    // redist184_sync_in_aunroll_vunroll_x_in_c1_eni67_185_553_outputreg0(DELAY,1872)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist184_sync_in_aunroll_vunroll_x_in_c1_eni67_185_553_outputreg0_q <= redist184_sync_in_aunroll_vunroll_x_in_c1_eni67_185_553_mem_q;
        end
    end

    // redist185_sync_in_aunroll_vunroll_x_in_c1_eni67_186_554_offset(CONSTANT,1881)
    assign redist185_sync_in_aunroll_vunroll_x_in_c1_eni67_186_554_offset_q = 10'b0111011011;

    // redist442_sync_in_aunroll_vunroll_x_in_c1_eni67_442_554_rdcnt(ADD,3397)
    assign redist442_sync_in_aunroll_vunroll_x_in_c1_eni67_442_554_rdcnt_a = {1'b0, redist442_sync_in_aunroll_vunroll_x_in_c1_eni67_442_554_wraddr_q};
    assign redist442_sync_in_aunroll_vunroll_x_in_c1_eni67_442_554_rdcnt_b = {1'b0, redist185_sync_in_aunroll_vunroll_x_in_c1_eni67_186_554_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist442_sync_in_aunroll_vunroll_x_in_c1_eni67_442_554_rdcnt_o <= $unsigned(redist442_sync_in_aunroll_vunroll_x_in_c1_eni67_442_554_rdcnt_a) + $unsigned(redist442_sync_in_aunroll_vunroll_x_in_c1_eni67_442_554_rdcnt_b);
        end
    end
    assign redist442_sync_in_aunroll_vunroll_x_in_c1_eni67_442_554_rdcnt_q = redist442_sync_in_aunroll_vunroll_x_in_c1_eni67_442_554_rdcnt_o[10:0];

    // redist442_sync_in_aunroll_vunroll_x_in_c1_eni67_442_554_inputreg0(DELAY,3392)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist442_sync_in_aunroll_vunroll_x_in_c1_eni67_442_554_inputreg0_q <= in_c1_eni67_442;
        end
    end

    // redist442_sync_in_aunroll_vunroll_x_in_c1_eni67_442_554_wraddr(COUNTER,3395)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist442_sync_in_aunroll_vunroll_x_in_c1_eni67_442_554_wraddr_i <= $unsigned(redist442_sync_in_aunroll_vunroll_x_in_c1_eni67_442_554_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist442_sync_in_aunroll_vunroll_x_in_c1_eni67_442_554_wraddr_q = redist442_sync_in_aunroll_vunroll_x_in_c1_eni67_442_554_wraddr_i[9:0];

    // redist442_sync_in_aunroll_vunroll_x_in_c1_eni67_442_554_mem(DUALMEM,3394)
    assign redist442_sync_in_aunroll_vunroll_x_in_c1_eni67_442_554_mem_ia = redist442_sync_in_aunroll_vunroll_x_in_c1_eni67_442_554_inputreg0_q;
    assign redist442_sync_in_aunroll_vunroll_x_in_c1_eni67_442_554_mem_aa = redist442_sync_in_aunroll_vunroll_x_in_c1_eni67_442_554_wraddr_q;
    assign redist442_sync_in_aunroll_vunroll_x_in_c1_eni67_442_554_mem_ab = redist442_sync_in_aunroll_vunroll_x_in_c1_eni67_442_554_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist442_sync_in_aunroll_vunroll_x_in_c1_eni67_442_554_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist442_sync_in_aunroll_vunroll_x_in_c1_eni67_442_554_mem_aa),
        .data_a(redist442_sync_in_aunroll_vunroll_x_in_c1_eni67_442_554_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist442_sync_in_aunroll_vunroll_x_in_c1_eni67_442_554_mem_ab),
        .q_b(redist442_sync_in_aunroll_vunroll_x_in_c1_eni67_442_554_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist442_sync_in_aunroll_vunroll_x_in_c1_eni67_442_554_mem_q = redist442_sync_in_aunroll_vunroll_x_in_c1_eni67_442_554_mem_iq[31:0];

    // redist442_sync_in_aunroll_vunroll_x_in_c1_eni67_442_554_outputreg0(DELAY,3393)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist442_sync_in_aunroll_vunroll_x_in_c1_eni67_442_554_outputreg0_q <= redist442_sync_in_aunroll_vunroll_x_in_c1_eni67_442_554_mem_q;
        end
    end

    // redist185_sync_in_aunroll_vunroll_x_in_c1_eni67_186_554_rdcnt(ADD,1882)
    assign redist185_sync_in_aunroll_vunroll_x_in_c1_eni67_186_554_rdcnt_a = {1'b0, redist185_sync_in_aunroll_vunroll_x_in_c1_eni67_186_554_wraddr_q};
    assign redist185_sync_in_aunroll_vunroll_x_in_c1_eni67_186_554_rdcnt_b = {1'b0, redist185_sync_in_aunroll_vunroll_x_in_c1_eni67_186_554_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist185_sync_in_aunroll_vunroll_x_in_c1_eni67_186_554_rdcnt_o <= $unsigned(redist185_sync_in_aunroll_vunroll_x_in_c1_eni67_186_554_rdcnt_a) + $unsigned(redist185_sync_in_aunroll_vunroll_x_in_c1_eni67_186_554_rdcnt_b);
        end
    end
    assign redist185_sync_in_aunroll_vunroll_x_in_c1_eni67_186_554_rdcnt_q = redist185_sync_in_aunroll_vunroll_x_in_c1_eni67_186_554_rdcnt_o[10:0];

    // redist185_sync_in_aunroll_vunroll_x_in_c1_eni67_186_554_inputreg0(DELAY,1877)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist185_sync_in_aunroll_vunroll_x_in_c1_eni67_186_554_inputreg0_q <= in_c1_eni67_186;
        end
    end

    // redist185_sync_in_aunroll_vunroll_x_in_c1_eni67_186_554_wraddr(COUNTER,1880)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist185_sync_in_aunroll_vunroll_x_in_c1_eni67_186_554_wraddr_i <= $unsigned(redist185_sync_in_aunroll_vunroll_x_in_c1_eni67_186_554_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist185_sync_in_aunroll_vunroll_x_in_c1_eni67_186_554_wraddr_q = redist185_sync_in_aunroll_vunroll_x_in_c1_eni67_186_554_wraddr_i[9:0];

    // redist185_sync_in_aunroll_vunroll_x_in_c1_eni67_186_554_mem(DUALMEM,1879)
    assign redist185_sync_in_aunroll_vunroll_x_in_c1_eni67_186_554_mem_ia = redist185_sync_in_aunroll_vunroll_x_in_c1_eni67_186_554_inputreg0_q;
    assign redist185_sync_in_aunroll_vunroll_x_in_c1_eni67_186_554_mem_aa = redist185_sync_in_aunroll_vunroll_x_in_c1_eni67_186_554_wraddr_q;
    assign redist185_sync_in_aunroll_vunroll_x_in_c1_eni67_186_554_mem_ab = redist185_sync_in_aunroll_vunroll_x_in_c1_eni67_186_554_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist185_sync_in_aunroll_vunroll_x_in_c1_eni67_186_554_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist185_sync_in_aunroll_vunroll_x_in_c1_eni67_186_554_mem_aa),
        .data_a(redist185_sync_in_aunroll_vunroll_x_in_c1_eni67_186_554_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist185_sync_in_aunroll_vunroll_x_in_c1_eni67_186_554_mem_ab),
        .q_b(redist185_sync_in_aunroll_vunroll_x_in_c1_eni67_186_554_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist185_sync_in_aunroll_vunroll_x_in_c1_eni67_186_554_mem_q = redist185_sync_in_aunroll_vunroll_x_in_c1_eni67_186_554_mem_iq[31:0];

    // redist185_sync_in_aunroll_vunroll_x_in_c1_eni67_186_554_outputreg0(DELAY,1878)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist185_sync_in_aunroll_vunroll_x_in_c1_eni67_186_554_outputreg0_q <= redist185_sync_in_aunroll_vunroll_x_in_c1_eni67_186_554_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod573_cnn2278_dspb_native_dot_product_vunroll_x(BLACKBOX,99)@1645
    // in in_0@1646
    // in in_1@1646
    // in in_scalarProductPortChainin@1646
    // out out_primWireOut@1651
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000091Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod573_cnn2278_dspb_native_dot_product_vunroll_x (
        .in_0(redist185_sync_in_aunroll_vunroll_x_in_c1_eni67_186_554_outputreg0_q),
        .in_1(redist442_sync_in_aunroll_vunroll_x_in_c1_eni67_442_554_outputreg0_q),
        .in_2(redist184_sync_in_aunroll_vunroll_x_in_c1_eni67_185_553_outputreg0_q),
        .in_3(redist441_sync_in_aunroll_vunroll_x_in_c1_eni67_441_553_outputreg0_q),
        .in_scalarProductPortChainin(redist551_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod568_cnn2271_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod573_cnn2278_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist550_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod573_cnn2278_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,691)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist550_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod573_cnn2278_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod573_cnn2278_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist186_sync_in_aunroll_vunroll_x_in_c1_eni67_187_559_offset(CONSTANT,1887)
    assign redist186_sync_in_aunroll_vunroll_x_in_c1_eni67_187_559_offset_q = 10'b0111010110;

    // redist443_sync_in_aunroll_vunroll_x_in_c1_eni67_443_559_rdcnt(ADD,3403)
    assign redist443_sync_in_aunroll_vunroll_x_in_c1_eni67_443_559_rdcnt_a = {1'b0, redist443_sync_in_aunroll_vunroll_x_in_c1_eni67_443_559_wraddr_q};
    assign redist443_sync_in_aunroll_vunroll_x_in_c1_eni67_443_559_rdcnt_b = {1'b0, redist186_sync_in_aunroll_vunroll_x_in_c1_eni67_187_559_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist443_sync_in_aunroll_vunroll_x_in_c1_eni67_443_559_rdcnt_o <= $unsigned(redist443_sync_in_aunroll_vunroll_x_in_c1_eni67_443_559_rdcnt_a) + $unsigned(redist443_sync_in_aunroll_vunroll_x_in_c1_eni67_443_559_rdcnt_b);
        end
    end
    assign redist443_sync_in_aunroll_vunroll_x_in_c1_eni67_443_559_rdcnt_q = redist443_sync_in_aunroll_vunroll_x_in_c1_eni67_443_559_rdcnt_o[10:0];

    // redist443_sync_in_aunroll_vunroll_x_in_c1_eni67_443_559_inputreg0(DELAY,3398)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist443_sync_in_aunroll_vunroll_x_in_c1_eni67_443_559_inputreg0_q <= in_c1_eni67_443;
        end
    end

    // redist443_sync_in_aunroll_vunroll_x_in_c1_eni67_443_559_wraddr(COUNTER,3401)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist443_sync_in_aunroll_vunroll_x_in_c1_eni67_443_559_wraddr_i <= $unsigned(redist443_sync_in_aunroll_vunroll_x_in_c1_eni67_443_559_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist443_sync_in_aunroll_vunroll_x_in_c1_eni67_443_559_wraddr_q = redist443_sync_in_aunroll_vunroll_x_in_c1_eni67_443_559_wraddr_i[9:0];

    // redist443_sync_in_aunroll_vunroll_x_in_c1_eni67_443_559_mem(DUALMEM,3400)
    assign redist443_sync_in_aunroll_vunroll_x_in_c1_eni67_443_559_mem_ia = redist443_sync_in_aunroll_vunroll_x_in_c1_eni67_443_559_inputreg0_q;
    assign redist443_sync_in_aunroll_vunroll_x_in_c1_eni67_443_559_mem_aa = redist443_sync_in_aunroll_vunroll_x_in_c1_eni67_443_559_wraddr_q;
    assign redist443_sync_in_aunroll_vunroll_x_in_c1_eni67_443_559_mem_ab = redist443_sync_in_aunroll_vunroll_x_in_c1_eni67_443_559_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist443_sync_in_aunroll_vunroll_x_in_c1_eni67_443_559_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist443_sync_in_aunroll_vunroll_x_in_c1_eni67_443_559_mem_aa),
        .data_a(redist443_sync_in_aunroll_vunroll_x_in_c1_eni67_443_559_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist443_sync_in_aunroll_vunroll_x_in_c1_eni67_443_559_mem_ab),
        .q_b(redist443_sync_in_aunroll_vunroll_x_in_c1_eni67_443_559_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist443_sync_in_aunroll_vunroll_x_in_c1_eni67_443_559_mem_q = redist443_sync_in_aunroll_vunroll_x_in_c1_eni67_443_559_mem_iq[31:0];

    // redist443_sync_in_aunroll_vunroll_x_in_c1_eni67_443_559_outputreg0(DELAY,3399)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist443_sync_in_aunroll_vunroll_x_in_c1_eni67_443_559_outputreg0_q <= redist443_sync_in_aunroll_vunroll_x_in_c1_eni67_443_559_mem_q;
        end
    end

    // redist186_sync_in_aunroll_vunroll_x_in_c1_eni67_187_559_rdcnt(ADD,1888)
    assign redist186_sync_in_aunroll_vunroll_x_in_c1_eni67_187_559_rdcnt_a = {1'b0, redist186_sync_in_aunroll_vunroll_x_in_c1_eni67_187_559_wraddr_q};
    assign redist186_sync_in_aunroll_vunroll_x_in_c1_eni67_187_559_rdcnt_b = {1'b0, redist186_sync_in_aunroll_vunroll_x_in_c1_eni67_187_559_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist186_sync_in_aunroll_vunroll_x_in_c1_eni67_187_559_rdcnt_o <= $unsigned(redist186_sync_in_aunroll_vunroll_x_in_c1_eni67_187_559_rdcnt_a) + $unsigned(redist186_sync_in_aunroll_vunroll_x_in_c1_eni67_187_559_rdcnt_b);
        end
    end
    assign redist186_sync_in_aunroll_vunroll_x_in_c1_eni67_187_559_rdcnt_q = redist186_sync_in_aunroll_vunroll_x_in_c1_eni67_187_559_rdcnt_o[10:0];

    // redist186_sync_in_aunroll_vunroll_x_in_c1_eni67_187_559_inputreg0(DELAY,1883)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist186_sync_in_aunroll_vunroll_x_in_c1_eni67_187_559_inputreg0_q <= in_c1_eni67_187;
        end
    end

    // redist186_sync_in_aunroll_vunroll_x_in_c1_eni67_187_559_wraddr(COUNTER,1886)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist186_sync_in_aunroll_vunroll_x_in_c1_eni67_187_559_wraddr_i <= $unsigned(redist186_sync_in_aunroll_vunroll_x_in_c1_eni67_187_559_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist186_sync_in_aunroll_vunroll_x_in_c1_eni67_187_559_wraddr_q = redist186_sync_in_aunroll_vunroll_x_in_c1_eni67_187_559_wraddr_i[9:0];

    // redist186_sync_in_aunroll_vunroll_x_in_c1_eni67_187_559_mem(DUALMEM,1885)
    assign redist186_sync_in_aunroll_vunroll_x_in_c1_eni67_187_559_mem_ia = redist186_sync_in_aunroll_vunroll_x_in_c1_eni67_187_559_inputreg0_q;
    assign redist186_sync_in_aunroll_vunroll_x_in_c1_eni67_187_559_mem_aa = redist186_sync_in_aunroll_vunroll_x_in_c1_eni67_187_559_wraddr_q;
    assign redist186_sync_in_aunroll_vunroll_x_in_c1_eni67_187_559_mem_ab = redist186_sync_in_aunroll_vunroll_x_in_c1_eni67_187_559_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist186_sync_in_aunroll_vunroll_x_in_c1_eni67_187_559_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist186_sync_in_aunroll_vunroll_x_in_c1_eni67_187_559_mem_aa),
        .data_a(redist186_sync_in_aunroll_vunroll_x_in_c1_eni67_187_559_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist186_sync_in_aunroll_vunroll_x_in_c1_eni67_187_559_mem_ab),
        .q_b(redist186_sync_in_aunroll_vunroll_x_in_c1_eni67_187_559_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist186_sync_in_aunroll_vunroll_x_in_c1_eni67_187_559_mem_q = redist186_sync_in_aunroll_vunroll_x_in_c1_eni67_187_559_mem_iq[31:0];

    // redist186_sync_in_aunroll_vunroll_x_in_c1_eni67_187_559_outputreg0(DELAY,1884)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist186_sync_in_aunroll_vunroll_x_in_c1_eni67_187_559_outputreg0_q <= redist186_sync_in_aunroll_vunroll_x_in_c1_eni67_187_559_mem_q;
        end
    end

    // redist187_sync_in_aunroll_vunroll_x_in_c1_eni67_188_560_offset(CONSTANT,1893)
    assign redist187_sync_in_aunroll_vunroll_x_in_c1_eni67_188_560_offset_q = 10'b0111010101;

    // redist444_sync_in_aunroll_vunroll_x_in_c1_eni67_444_560_rdcnt(ADD,3409)
    assign redist444_sync_in_aunroll_vunroll_x_in_c1_eni67_444_560_rdcnt_a = {1'b0, redist444_sync_in_aunroll_vunroll_x_in_c1_eni67_444_560_wraddr_q};
    assign redist444_sync_in_aunroll_vunroll_x_in_c1_eni67_444_560_rdcnt_b = {1'b0, redist187_sync_in_aunroll_vunroll_x_in_c1_eni67_188_560_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist444_sync_in_aunroll_vunroll_x_in_c1_eni67_444_560_rdcnt_o <= $unsigned(redist444_sync_in_aunroll_vunroll_x_in_c1_eni67_444_560_rdcnt_a) + $unsigned(redist444_sync_in_aunroll_vunroll_x_in_c1_eni67_444_560_rdcnt_b);
        end
    end
    assign redist444_sync_in_aunroll_vunroll_x_in_c1_eni67_444_560_rdcnt_q = redist444_sync_in_aunroll_vunroll_x_in_c1_eni67_444_560_rdcnt_o[10:0];

    // redist444_sync_in_aunroll_vunroll_x_in_c1_eni67_444_560_inputreg0(DELAY,3404)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist444_sync_in_aunroll_vunroll_x_in_c1_eni67_444_560_inputreg0_q <= in_c1_eni67_444;
        end
    end

    // redist444_sync_in_aunroll_vunroll_x_in_c1_eni67_444_560_wraddr(COUNTER,3407)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist444_sync_in_aunroll_vunroll_x_in_c1_eni67_444_560_wraddr_i <= $unsigned(redist444_sync_in_aunroll_vunroll_x_in_c1_eni67_444_560_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist444_sync_in_aunroll_vunroll_x_in_c1_eni67_444_560_wraddr_q = redist444_sync_in_aunroll_vunroll_x_in_c1_eni67_444_560_wraddr_i[9:0];

    // redist444_sync_in_aunroll_vunroll_x_in_c1_eni67_444_560_mem(DUALMEM,3406)
    assign redist444_sync_in_aunroll_vunroll_x_in_c1_eni67_444_560_mem_ia = redist444_sync_in_aunroll_vunroll_x_in_c1_eni67_444_560_inputreg0_q;
    assign redist444_sync_in_aunroll_vunroll_x_in_c1_eni67_444_560_mem_aa = redist444_sync_in_aunroll_vunroll_x_in_c1_eni67_444_560_wraddr_q;
    assign redist444_sync_in_aunroll_vunroll_x_in_c1_eni67_444_560_mem_ab = redist444_sync_in_aunroll_vunroll_x_in_c1_eni67_444_560_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist444_sync_in_aunroll_vunroll_x_in_c1_eni67_444_560_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist444_sync_in_aunroll_vunroll_x_in_c1_eni67_444_560_mem_aa),
        .data_a(redist444_sync_in_aunroll_vunroll_x_in_c1_eni67_444_560_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist444_sync_in_aunroll_vunroll_x_in_c1_eni67_444_560_mem_ab),
        .q_b(redist444_sync_in_aunroll_vunroll_x_in_c1_eni67_444_560_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist444_sync_in_aunroll_vunroll_x_in_c1_eni67_444_560_mem_q = redist444_sync_in_aunroll_vunroll_x_in_c1_eni67_444_560_mem_iq[31:0];

    // redist444_sync_in_aunroll_vunroll_x_in_c1_eni67_444_560_outputreg0(DELAY,3405)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist444_sync_in_aunroll_vunroll_x_in_c1_eni67_444_560_outputreg0_q <= redist444_sync_in_aunroll_vunroll_x_in_c1_eni67_444_560_mem_q;
        end
    end

    // redist187_sync_in_aunroll_vunroll_x_in_c1_eni67_188_560_rdcnt(ADD,1894)
    assign redist187_sync_in_aunroll_vunroll_x_in_c1_eni67_188_560_rdcnt_a = {1'b0, redist187_sync_in_aunroll_vunroll_x_in_c1_eni67_188_560_wraddr_q};
    assign redist187_sync_in_aunroll_vunroll_x_in_c1_eni67_188_560_rdcnt_b = {1'b0, redist187_sync_in_aunroll_vunroll_x_in_c1_eni67_188_560_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist187_sync_in_aunroll_vunroll_x_in_c1_eni67_188_560_rdcnt_o <= $unsigned(redist187_sync_in_aunroll_vunroll_x_in_c1_eni67_188_560_rdcnt_a) + $unsigned(redist187_sync_in_aunroll_vunroll_x_in_c1_eni67_188_560_rdcnt_b);
        end
    end
    assign redist187_sync_in_aunroll_vunroll_x_in_c1_eni67_188_560_rdcnt_q = redist187_sync_in_aunroll_vunroll_x_in_c1_eni67_188_560_rdcnt_o[10:0];

    // redist187_sync_in_aunroll_vunroll_x_in_c1_eni67_188_560_inputreg0(DELAY,1889)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist187_sync_in_aunroll_vunroll_x_in_c1_eni67_188_560_inputreg0_q <= in_c1_eni67_188;
        end
    end

    // redist187_sync_in_aunroll_vunroll_x_in_c1_eni67_188_560_wraddr(COUNTER,1892)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist187_sync_in_aunroll_vunroll_x_in_c1_eni67_188_560_wraddr_i <= $unsigned(redist187_sync_in_aunroll_vunroll_x_in_c1_eni67_188_560_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist187_sync_in_aunroll_vunroll_x_in_c1_eni67_188_560_wraddr_q = redist187_sync_in_aunroll_vunroll_x_in_c1_eni67_188_560_wraddr_i[9:0];

    // redist187_sync_in_aunroll_vunroll_x_in_c1_eni67_188_560_mem(DUALMEM,1891)
    assign redist187_sync_in_aunroll_vunroll_x_in_c1_eni67_188_560_mem_ia = redist187_sync_in_aunroll_vunroll_x_in_c1_eni67_188_560_inputreg0_q;
    assign redist187_sync_in_aunroll_vunroll_x_in_c1_eni67_188_560_mem_aa = redist187_sync_in_aunroll_vunroll_x_in_c1_eni67_188_560_wraddr_q;
    assign redist187_sync_in_aunroll_vunroll_x_in_c1_eni67_188_560_mem_ab = redist187_sync_in_aunroll_vunroll_x_in_c1_eni67_188_560_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist187_sync_in_aunroll_vunroll_x_in_c1_eni67_188_560_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist187_sync_in_aunroll_vunroll_x_in_c1_eni67_188_560_mem_aa),
        .data_a(redist187_sync_in_aunroll_vunroll_x_in_c1_eni67_188_560_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist187_sync_in_aunroll_vunroll_x_in_c1_eni67_188_560_mem_ab),
        .q_b(redist187_sync_in_aunroll_vunroll_x_in_c1_eni67_188_560_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist187_sync_in_aunroll_vunroll_x_in_c1_eni67_188_560_mem_q = redist187_sync_in_aunroll_vunroll_x_in_c1_eni67_188_560_mem_iq[31:0];

    // redist187_sync_in_aunroll_vunroll_x_in_c1_eni67_188_560_outputreg0(DELAY,1890)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist187_sync_in_aunroll_vunroll_x_in_c1_eni67_188_560_outputreg0_q <= redist187_sync_in_aunroll_vunroll_x_in_c1_eni67_188_560_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod578_cnn2284_dspb_native_dot_product_vunroll_x(BLACKBOX,100)@1651
    // in in_0@1652
    // in in_1@1652
    // in in_scalarProductPortChainin@1652
    // out out_primWireOut@1657
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000092Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod578_cnn2284_dspb_native_dot_product_vunroll_x (
        .in_0(redist187_sync_in_aunroll_vunroll_x_in_c1_eni67_188_560_outputreg0_q),
        .in_1(redist444_sync_in_aunroll_vunroll_x_in_c1_eni67_444_560_outputreg0_q),
        .in_2(redist186_sync_in_aunroll_vunroll_x_in_c1_eni67_187_559_outputreg0_q),
        .in_3(redist443_sync_in_aunroll_vunroll_x_in_c1_eni67_443_559_outputreg0_q),
        .in_scalarProductPortChainin(redist550_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod573_cnn2278_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod578_cnn2284_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist549_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod578_cnn2284_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,690)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist549_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod578_cnn2284_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod578_cnn2284_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist188_sync_in_aunroll_vunroll_x_in_c1_eni67_189_565_offset(CONSTANT,1899)
    assign redist188_sync_in_aunroll_vunroll_x_in_c1_eni67_189_565_offset_q = 10'b0111010000;

    // redist445_sync_in_aunroll_vunroll_x_in_c1_eni67_445_565_rdcnt(ADD,3415)
    assign redist445_sync_in_aunroll_vunroll_x_in_c1_eni67_445_565_rdcnt_a = {1'b0, redist445_sync_in_aunroll_vunroll_x_in_c1_eni67_445_565_wraddr_q};
    assign redist445_sync_in_aunroll_vunroll_x_in_c1_eni67_445_565_rdcnt_b = {1'b0, redist188_sync_in_aunroll_vunroll_x_in_c1_eni67_189_565_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist445_sync_in_aunroll_vunroll_x_in_c1_eni67_445_565_rdcnt_o <= $unsigned(redist445_sync_in_aunroll_vunroll_x_in_c1_eni67_445_565_rdcnt_a) + $unsigned(redist445_sync_in_aunroll_vunroll_x_in_c1_eni67_445_565_rdcnt_b);
        end
    end
    assign redist445_sync_in_aunroll_vunroll_x_in_c1_eni67_445_565_rdcnt_q = redist445_sync_in_aunroll_vunroll_x_in_c1_eni67_445_565_rdcnt_o[10:0];

    // redist445_sync_in_aunroll_vunroll_x_in_c1_eni67_445_565_inputreg0(DELAY,3410)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist445_sync_in_aunroll_vunroll_x_in_c1_eni67_445_565_inputreg0_q <= in_c1_eni67_445;
        end
    end

    // redist445_sync_in_aunroll_vunroll_x_in_c1_eni67_445_565_wraddr(COUNTER,3413)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist445_sync_in_aunroll_vunroll_x_in_c1_eni67_445_565_wraddr_i <= $unsigned(redist445_sync_in_aunroll_vunroll_x_in_c1_eni67_445_565_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist445_sync_in_aunroll_vunroll_x_in_c1_eni67_445_565_wraddr_q = redist445_sync_in_aunroll_vunroll_x_in_c1_eni67_445_565_wraddr_i[9:0];

    // redist445_sync_in_aunroll_vunroll_x_in_c1_eni67_445_565_mem(DUALMEM,3412)
    assign redist445_sync_in_aunroll_vunroll_x_in_c1_eni67_445_565_mem_ia = redist445_sync_in_aunroll_vunroll_x_in_c1_eni67_445_565_inputreg0_q;
    assign redist445_sync_in_aunroll_vunroll_x_in_c1_eni67_445_565_mem_aa = redist445_sync_in_aunroll_vunroll_x_in_c1_eni67_445_565_wraddr_q;
    assign redist445_sync_in_aunroll_vunroll_x_in_c1_eni67_445_565_mem_ab = redist445_sync_in_aunroll_vunroll_x_in_c1_eni67_445_565_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist445_sync_in_aunroll_vunroll_x_in_c1_eni67_445_565_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist445_sync_in_aunroll_vunroll_x_in_c1_eni67_445_565_mem_aa),
        .data_a(redist445_sync_in_aunroll_vunroll_x_in_c1_eni67_445_565_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist445_sync_in_aunroll_vunroll_x_in_c1_eni67_445_565_mem_ab),
        .q_b(redist445_sync_in_aunroll_vunroll_x_in_c1_eni67_445_565_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist445_sync_in_aunroll_vunroll_x_in_c1_eni67_445_565_mem_q = redist445_sync_in_aunroll_vunroll_x_in_c1_eni67_445_565_mem_iq[31:0];

    // redist445_sync_in_aunroll_vunroll_x_in_c1_eni67_445_565_outputreg0(DELAY,3411)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist445_sync_in_aunroll_vunroll_x_in_c1_eni67_445_565_outputreg0_q <= redist445_sync_in_aunroll_vunroll_x_in_c1_eni67_445_565_mem_q;
        end
    end

    // redist188_sync_in_aunroll_vunroll_x_in_c1_eni67_189_565_rdcnt(ADD,1900)
    assign redist188_sync_in_aunroll_vunroll_x_in_c1_eni67_189_565_rdcnt_a = {1'b0, redist188_sync_in_aunroll_vunroll_x_in_c1_eni67_189_565_wraddr_q};
    assign redist188_sync_in_aunroll_vunroll_x_in_c1_eni67_189_565_rdcnt_b = {1'b0, redist188_sync_in_aunroll_vunroll_x_in_c1_eni67_189_565_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist188_sync_in_aunroll_vunroll_x_in_c1_eni67_189_565_rdcnt_o <= $unsigned(redist188_sync_in_aunroll_vunroll_x_in_c1_eni67_189_565_rdcnt_a) + $unsigned(redist188_sync_in_aunroll_vunroll_x_in_c1_eni67_189_565_rdcnt_b);
        end
    end
    assign redist188_sync_in_aunroll_vunroll_x_in_c1_eni67_189_565_rdcnt_q = redist188_sync_in_aunroll_vunroll_x_in_c1_eni67_189_565_rdcnt_o[10:0];

    // redist188_sync_in_aunroll_vunroll_x_in_c1_eni67_189_565_inputreg0(DELAY,1895)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist188_sync_in_aunroll_vunroll_x_in_c1_eni67_189_565_inputreg0_q <= in_c1_eni67_189;
        end
    end

    // redist188_sync_in_aunroll_vunroll_x_in_c1_eni67_189_565_wraddr(COUNTER,1898)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist188_sync_in_aunroll_vunroll_x_in_c1_eni67_189_565_wraddr_i <= $unsigned(redist188_sync_in_aunroll_vunroll_x_in_c1_eni67_189_565_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist188_sync_in_aunroll_vunroll_x_in_c1_eni67_189_565_wraddr_q = redist188_sync_in_aunroll_vunroll_x_in_c1_eni67_189_565_wraddr_i[9:0];

    // redist188_sync_in_aunroll_vunroll_x_in_c1_eni67_189_565_mem(DUALMEM,1897)
    assign redist188_sync_in_aunroll_vunroll_x_in_c1_eni67_189_565_mem_ia = redist188_sync_in_aunroll_vunroll_x_in_c1_eni67_189_565_inputreg0_q;
    assign redist188_sync_in_aunroll_vunroll_x_in_c1_eni67_189_565_mem_aa = redist188_sync_in_aunroll_vunroll_x_in_c1_eni67_189_565_wraddr_q;
    assign redist188_sync_in_aunroll_vunroll_x_in_c1_eni67_189_565_mem_ab = redist188_sync_in_aunroll_vunroll_x_in_c1_eni67_189_565_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist188_sync_in_aunroll_vunroll_x_in_c1_eni67_189_565_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist188_sync_in_aunroll_vunroll_x_in_c1_eni67_189_565_mem_aa),
        .data_a(redist188_sync_in_aunroll_vunroll_x_in_c1_eni67_189_565_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist188_sync_in_aunroll_vunroll_x_in_c1_eni67_189_565_mem_ab),
        .q_b(redist188_sync_in_aunroll_vunroll_x_in_c1_eni67_189_565_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist188_sync_in_aunroll_vunroll_x_in_c1_eni67_189_565_mem_q = redist188_sync_in_aunroll_vunroll_x_in_c1_eni67_189_565_mem_iq[31:0];

    // redist188_sync_in_aunroll_vunroll_x_in_c1_eni67_189_565_outputreg0(DELAY,1896)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist188_sync_in_aunroll_vunroll_x_in_c1_eni67_189_565_outputreg0_q <= redist188_sync_in_aunroll_vunroll_x_in_c1_eni67_189_565_mem_q;
        end
    end

    // redist189_sync_in_aunroll_vunroll_x_in_c1_eni67_190_566_offset(CONSTANT,1905)
    assign redist189_sync_in_aunroll_vunroll_x_in_c1_eni67_190_566_offset_q = 10'b0111001111;

    // redist446_sync_in_aunroll_vunroll_x_in_c1_eni67_446_566_rdcnt(ADD,3421)
    assign redist446_sync_in_aunroll_vunroll_x_in_c1_eni67_446_566_rdcnt_a = {1'b0, redist446_sync_in_aunroll_vunroll_x_in_c1_eni67_446_566_wraddr_q};
    assign redist446_sync_in_aunroll_vunroll_x_in_c1_eni67_446_566_rdcnt_b = {1'b0, redist189_sync_in_aunroll_vunroll_x_in_c1_eni67_190_566_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist446_sync_in_aunroll_vunroll_x_in_c1_eni67_446_566_rdcnt_o <= $unsigned(redist446_sync_in_aunroll_vunroll_x_in_c1_eni67_446_566_rdcnt_a) + $unsigned(redist446_sync_in_aunroll_vunroll_x_in_c1_eni67_446_566_rdcnt_b);
        end
    end
    assign redist446_sync_in_aunroll_vunroll_x_in_c1_eni67_446_566_rdcnt_q = redist446_sync_in_aunroll_vunroll_x_in_c1_eni67_446_566_rdcnt_o[10:0];

    // redist446_sync_in_aunroll_vunroll_x_in_c1_eni67_446_566_inputreg0(DELAY,3416)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist446_sync_in_aunroll_vunroll_x_in_c1_eni67_446_566_inputreg0_q <= in_c1_eni67_446;
        end
    end

    // redist446_sync_in_aunroll_vunroll_x_in_c1_eni67_446_566_wraddr(COUNTER,3419)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist446_sync_in_aunroll_vunroll_x_in_c1_eni67_446_566_wraddr_i <= $unsigned(redist446_sync_in_aunroll_vunroll_x_in_c1_eni67_446_566_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist446_sync_in_aunroll_vunroll_x_in_c1_eni67_446_566_wraddr_q = redist446_sync_in_aunroll_vunroll_x_in_c1_eni67_446_566_wraddr_i[9:0];

    // redist446_sync_in_aunroll_vunroll_x_in_c1_eni67_446_566_mem(DUALMEM,3418)
    assign redist446_sync_in_aunroll_vunroll_x_in_c1_eni67_446_566_mem_ia = redist446_sync_in_aunroll_vunroll_x_in_c1_eni67_446_566_inputreg0_q;
    assign redist446_sync_in_aunroll_vunroll_x_in_c1_eni67_446_566_mem_aa = redist446_sync_in_aunroll_vunroll_x_in_c1_eni67_446_566_wraddr_q;
    assign redist446_sync_in_aunroll_vunroll_x_in_c1_eni67_446_566_mem_ab = redist446_sync_in_aunroll_vunroll_x_in_c1_eni67_446_566_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist446_sync_in_aunroll_vunroll_x_in_c1_eni67_446_566_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist446_sync_in_aunroll_vunroll_x_in_c1_eni67_446_566_mem_aa),
        .data_a(redist446_sync_in_aunroll_vunroll_x_in_c1_eni67_446_566_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist446_sync_in_aunroll_vunroll_x_in_c1_eni67_446_566_mem_ab),
        .q_b(redist446_sync_in_aunroll_vunroll_x_in_c1_eni67_446_566_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist446_sync_in_aunroll_vunroll_x_in_c1_eni67_446_566_mem_q = redist446_sync_in_aunroll_vunroll_x_in_c1_eni67_446_566_mem_iq[31:0];

    // redist446_sync_in_aunroll_vunroll_x_in_c1_eni67_446_566_outputreg0(DELAY,3417)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist446_sync_in_aunroll_vunroll_x_in_c1_eni67_446_566_outputreg0_q <= redist446_sync_in_aunroll_vunroll_x_in_c1_eni67_446_566_mem_q;
        end
    end

    // redist189_sync_in_aunroll_vunroll_x_in_c1_eni67_190_566_rdcnt(ADD,1906)
    assign redist189_sync_in_aunroll_vunroll_x_in_c1_eni67_190_566_rdcnt_a = {1'b0, redist189_sync_in_aunroll_vunroll_x_in_c1_eni67_190_566_wraddr_q};
    assign redist189_sync_in_aunroll_vunroll_x_in_c1_eni67_190_566_rdcnt_b = {1'b0, redist189_sync_in_aunroll_vunroll_x_in_c1_eni67_190_566_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist189_sync_in_aunroll_vunroll_x_in_c1_eni67_190_566_rdcnt_o <= $unsigned(redist189_sync_in_aunroll_vunroll_x_in_c1_eni67_190_566_rdcnt_a) + $unsigned(redist189_sync_in_aunroll_vunroll_x_in_c1_eni67_190_566_rdcnt_b);
        end
    end
    assign redist189_sync_in_aunroll_vunroll_x_in_c1_eni67_190_566_rdcnt_q = redist189_sync_in_aunroll_vunroll_x_in_c1_eni67_190_566_rdcnt_o[10:0];

    // redist189_sync_in_aunroll_vunroll_x_in_c1_eni67_190_566_inputreg0(DELAY,1901)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist189_sync_in_aunroll_vunroll_x_in_c1_eni67_190_566_inputreg0_q <= in_c1_eni67_190;
        end
    end

    // redist189_sync_in_aunroll_vunroll_x_in_c1_eni67_190_566_wraddr(COUNTER,1904)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist189_sync_in_aunroll_vunroll_x_in_c1_eni67_190_566_wraddr_i <= $unsigned(redist189_sync_in_aunroll_vunroll_x_in_c1_eni67_190_566_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist189_sync_in_aunroll_vunroll_x_in_c1_eni67_190_566_wraddr_q = redist189_sync_in_aunroll_vunroll_x_in_c1_eni67_190_566_wraddr_i[9:0];

    // redist189_sync_in_aunroll_vunroll_x_in_c1_eni67_190_566_mem(DUALMEM,1903)
    assign redist189_sync_in_aunroll_vunroll_x_in_c1_eni67_190_566_mem_ia = redist189_sync_in_aunroll_vunroll_x_in_c1_eni67_190_566_inputreg0_q;
    assign redist189_sync_in_aunroll_vunroll_x_in_c1_eni67_190_566_mem_aa = redist189_sync_in_aunroll_vunroll_x_in_c1_eni67_190_566_wraddr_q;
    assign redist189_sync_in_aunroll_vunroll_x_in_c1_eni67_190_566_mem_ab = redist189_sync_in_aunroll_vunroll_x_in_c1_eni67_190_566_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist189_sync_in_aunroll_vunroll_x_in_c1_eni67_190_566_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist189_sync_in_aunroll_vunroll_x_in_c1_eni67_190_566_mem_aa),
        .data_a(redist189_sync_in_aunroll_vunroll_x_in_c1_eni67_190_566_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist189_sync_in_aunroll_vunroll_x_in_c1_eni67_190_566_mem_ab),
        .q_b(redist189_sync_in_aunroll_vunroll_x_in_c1_eni67_190_566_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist189_sync_in_aunroll_vunroll_x_in_c1_eni67_190_566_mem_q = redist189_sync_in_aunroll_vunroll_x_in_c1_eni67_190_566_mem_iq[31:0];

    // redist189_sync_in_aunroll_vunroll_x_in_c1_eni67_190_566_outputreg0(DELAY,1902)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist189_sync_in_aunroll_vunroll_x_in_c1_eni67_190_566_outputreg0_q <= redist189_sync_in_aunroll_vunroll_x_in_c1_eni67_190_566_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod583_cnn2291_dspb_native_dot_product_vunroll_x(BLACKBOX,101)@1657
    // in in_0@1658
    // in in_1@1658
    // in in_scalarProductPortChainin@1658
    // out out_primWireOut@1663
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000093Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod583_cnn2291_dspb_native_dot_product_vunroll_x (
        .in_0(redist189_sync_in_aunroll_vunroll_x_in_c1_eni67_190_566_outputreg0_q),
        .in_1(redist446_sync_in_aunroll_vunroll_x_in_c1_eni67_446_566_outputreg0_q),
        .in_2(redist188_sync_in_aunroll_vunroll_x_in_c1_eni67_189_565_outputreg0_q),
        .in_3(redist445_sync_in_aunroll_vunroll_x_in_c1_eni67_445_565_outputreg0_q),
        .in_scalarProductPortChainin(redist549_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod578_cnn2284_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod583_cnn2291_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist548_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod583_cnn2291_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,689)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist548_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod583_cnn2291_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod583_cnn2291_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist190_sync_in_aunroll_vunroll_x_in_c1_eni67_191_571_offset(CONSTANT,1911)
    assign redist190_sync_in_aunroll_vunroll_x_in_c1_eni67_191_571_offset_q = 10'b0111001010;

    // redist447_sync_in_aunroll_vunroll_x_in_c1_eni67_447_571_rdcnt(ADD,3427)
    assign redist447_sync_in_aunroll_vunroll_x_in_c1_eni67_447_571_rdcnt_a = {1'b0, redist447_sync_in_aunroll_vunroll_x_in_c1_eni67_447_571_wraddr_q};
    assign redist447_sync_in_aunroll_vunroll_x_in_c1_eni67_447_571_rdcnt_b = {1'b0, redist190_sync_in_aunroll_vunroll_x_in_c1_eni67_191_571_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist447_sync_in_aunroll_vunroll_x_in_c1_eni67_447_571_rdcnt_o <= $unsigned(redist447_sync_in_aunroll_vunroll_x_in_c1_eni67_447_571_rdcnt_a) + $unsigned(redist447_sync_in_aunroll_vunroll_x_in_c1_eni67_447_571_rdcnt_b);
        end
    end
    assign redist447_sync_in_aunroll_vunroll_x_in_c1_eni67_447_571_rdcnt_q = redist447_sync_in_aunroll_vunroll_x_in_c1_eni67_447_571_rdcnt_o[10:0];

    // redist447_sync_in_aunroll_vunroll_x_in_c1_eni67_447_571_inputreg0(DELAY,3422)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist447_sync_in_aunroll_vunroll_x_in_c1_eni67_447_571_inputreg0_q <= in_c1_eni67_447;
        end
    end

    // redist447_sync_in_aunroll_vunroll_x_in_c1_eni67_447_571_wraddr(COUNTER,3425)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist447_sync_in_aunroll_vunroll_x_in_c1_eni67_447_571_wraddr_i <= $unsigned(redist447_sync_in_aunroll_vunroll_x_in_c1_eni67_447_571_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist447_sync_in_aunroll_vunroll_x_in_c1_eni67_447_571_wraddr_q = redist447_sync_in_aunroll_vunroll_x_in_c1_eni67_447_571_wraddr_i[9:0];

    // redist447_sync_in_aunroll_vunroll_x_in_c1_eni67_447_571_mem(DUALMEM,3424)
    assign redist447_sync_in_aunroll_vunroll_x_in_c1_eni67_447_571_mem_ia = redist447_sync_in_aunroll_vunroll_x_in_c1_eni67_447_571_inputreg0_q;
    assign redist447_sync_in_aunroll_vunroll_x_in_c1_eni67_447_571_mem_aa = redist447_sync_in_aunroll_vunroll_x_in_c1_eni67_447_571_wraddr_q;
    assign redist447_sync_in_aunroll_vunroll_x_in_c1_eni67_447_571_mem_ab = redist447_sync_in_aunroll_vunroll_x_in_c1_eni67_447_571_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist447_sync_in_aunroll_vunroll_x_in_c1_eni67_447_571_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist447_sync_in_aunroll_vunroll_x_in_c1_eni67_447_571_mem_aa),
        .data_a(redist447_sync_in_aunroll_vunroll_x_in_c1_eni67_447_571_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist447_sync_in_aunroll_vunroll_x_in_c1_eni67_447_571_mem_ab),
        .q_b(redist447_sync_in_aunroll_vunroll_x_in_c1_eni67_447_571_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist447_sync_in_aunroll_vunroll_x_in_c1_eni67_447_571_mem_q = redist447_sync_in_aunroll_vunroll_x_in_c1_eni67_447_571_mem_iq[31:0];

    // redist447_sync_in_aunroll_vunroll_x_in_c1_eni67_447_571_outputreg0(DELAY,3423)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist447_sync_in_aunroll_vunroll_x_in_c1_eni67_447_571_outputreg0_q <= redist447_sync_in_aunroll_vunroll_x_in_c1_eni67_447_571_mem_q;
        end
    end

    // redist190_sync_in_aunroll_vunroll_x_in_c1_eni67_191_571_rdcnt(ADD,1912)
    assign redist190_sync_in_aunroll_vunroll_x_in_c1_eni67_191_571_rdcnt_a = {1'b0, redist190_sync_in_aunroll_vunroll_x_in_c1_eni67_191_571_wraddr_q};
    assign redist190_sync_in_aunroll_vunroll_x_in_c1_eni67_191_571_rdcnt_b = {1'b0, redist190_sync_in_aunroll_vunroll_x_in_c1_eni67_191_571_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist190_sync_in_aunroll_vunroll_x_in_c1_eni67_191_571_rdcnt_o <= $unsigned(redist190_sync_in_aunroll_vunroll_x_in_c1_eni67_191_571_rdcnt_a) + $unsigned(redist190_sync_in_aunroll_vunroll_x_in_c1_eni67_191_571_rdcnt_b);
        end
    end
    assign redist190_sync_in_aunroll_vunroll_x_in_c1_eni67_191_571_rdcnt_q = redist190_sync_in_aunroll_vunroll_x_in_c1_eni67_191_571_rdcnt_o[10:0];

    // redist190_sync_in_aunroll_vunroll_x_in_c1_eni67_191_571_inputreg0(DELAY,1907)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist190_sync_in_aunroll_vunroll_x_in_c1_eni67_191_571_inputreg0_q <= in_c1_eni67_191;
        end
    end

    // redist190_sync_in_aunroll_vunroll_x_in_c1_eni67_191_571_wraddr(COUNTER,1910)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist190_sync_in_aunroll_vunroll_x_in_c1_eni67_191_571_wraddr_i <= $unsigned(redist190_sync_in_aunroll_vunroll_x_in_c1_eni67_191_571_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist190_sync_in_aunroll_vunroll_x_in_c1_eni67_191_571_wraddr_q = redist190_sync_in_aunroll_vunroll_x_in_c1_eni67_191_571_wraddr_i[9:0];

    // redist190_sync_in_aunroll_vunroll_x_in_c1_eni67_191_571_mem(DUALMEM,1909)
    assign redist190_sync_in_aunroll_vunroll_x_in_c1_eni67_191_571_mem_ia = redist190_sync_in_aunroll_vunroll_x_in_c1_eni67_191_571_inputreg0_q;
    assign redist190_sync_in_aunroll_vunroll_x_in_c1_eni67_191_571_mem_aa = redist190_sync_in_aunroll_vunroll_x_in_c1_eni67_191_571_wraddr_q;
    assign redist190_sync_in_aunroll_vunroll_x_in_c1_eni67_191_571_mem_ab = redist190_sync_in_aunroll_vunroll_x_in_c1_eni67_191_571_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist190_sync_in_aunroll_vunroll_x_in_c1_eni67_191_571_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist190_sync_in_aunroll_vunroll_x_in_c1_eni67_191_571_mem_aa),
        .data_a(redist190_sync_in_aunroll_vunroll_x_in_c1_eni67_191_571_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist190_sync_in_aunroll_vunroll_x_in_c1_eni67_191_571_mem_ab),
        .q_b(redist190_sync_in_aunroll_vunroll_x_in_c1_eni67_191_571_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist190_sync_in_aunroll_vunroll_x_in_c1_eni67_191_571_mem_q = redist190_sync_in_aunroll_vunroll_x_in_c1_eni67_191_571_mem_iq[31:0];

    // redist190_sync_in_aunroll_vunroll_x_in_c1_eni67_191_571_outputreg0(DELAY,1908)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist190_sync_in_aunroll_vunroll_x_in_c1_eni67_191_571_outputreg0_q <= redist190_sync_in_aunroll_vunroll_x_in_c1_eni67_191_571_mem_q;
        end
    end

    // redist191_sync_in_aunroll_vunroll_x_in_c1_eni67_192_572_offset(CONSTANT,1917)
    assign redist191_sync_in_aunroll_vunroll_x_in_c1_eni67_192_572_offset_q = 10'b0111001001;

    // redist448_sync_in_aunroll_vunroll_x_in_c1_eni67_448_572_rdcnt(ADD,3433)
    assign redist448_sync_in_aunroll_vunroll_x_in_c1_eni67_448_572_rdcnt_a = {1'b0, redist448_sync_in_aunroll_vunroll_x_in_c1_eni67_448_572_wraddr_q};
    assign redist448_sync_in_aunroll_vunroll_x_in_c1_eni67_448_572_rdcnt_b = {1'b0, redist191_sync_in_aunroll_vunroll_x_in_c1_eni67_192_572_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist448_sync_in_aunroll_vunroll_x_in_c1_eni67_448_572_rdcnt_o <= $unsigned(redist448_sync_in_aunroll_vunroll_x_in_c1_eni67_448_572_rdcnt_a) + $unsigned(redist448_sync_in_aunroll_vunroll_x_in_c1_eni67_448_572_rdcnt_b);
        end
    end
    assign redist448_sync_in_aunroll_vunroll_x_in_c1_eni67_448_572_rdcnt_q = redist448_sync_in_aunroll_vunroll_x_in_c1_eni67_448_572_rdcnt_o[10:0];

    // redist448_sync_in_aunroll_vunroll_x_in_c1_eni67_448_572_inputreg0(DELAY,3428)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist448_sync_in_aunroll_vunroll_x_in_c1_eni67_448_572_inputreg0_q <= in_c1_eni67_448;
        end
    end

    // redist448_sync_in_aunroll_vunroll_x_in_c1_eni67_448_572_wraddr(COUNTER,3431)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist448_sync_in_aunroll_vunroll_x_in_c1_eni67_448_572_wraddr_i <= $unsigned(redist448_sync_in_aunroll_vunroll_x_in_c1_eni67_448_572_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist448_sync_in_aunroll_vunroll_x_in_c1_eni67_448_572_wraddr_q = redist448_sync_in_aunroll_vunroll_x_in_c1_eni67_448_572_wraddr_i[9:0];

    // redist448_sync_in_aunroll_vunroll_x_in_c1_eni67_448_572_mem(DUALMEM,3430)
    assign redist448_sync_in_aunroll_vunroll_x_in_c1_eni67_448_572_mem_ia = redist448_sync_in_aunroll_vunroll_x_in_c1_eni67_448_572_inputreg0_q;
    assign redist448_sync_in_aunroll_vunroll_x_in_c1_eni67_448_572_mem_aa = redist448_sync_in_aunroll_vunroll_x_in_c1_eni67_448_572_wraddr_q;
    assign redist448_sync_in_aunroll_vunroll_x_in_c1_eni67_448_572_mem_ab = redist448_sync_in_aunroll_vunroll_x_in_c1_eni67_448_572_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist448_sync_in_aunroll_vunroll_x_in_c1_eni67_448_572_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist448_sync_in_aunroll_vunroll_x_in_c1_eni67_448_572_mem_aa),
        .data_a(redist448_sync_in_aunroll_vunroll_x_in_c1_eni67_448_572_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist448_sync_in_aunroll_vunroll_x_in_c1_eni67_448_572_mem_ab),
        .q_b(redist448_sync_in_aunroll_vunroll_x_in_c1_eni67_448_572_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist448_sync_in_aunroll_vunroll_x_in_c1_eni67_448_572_mem_q = redist448_sync_in_aunroll_vunroll_x_in_c1_eni67_448_572_mem_iq[31:0];

    // redist448_sync_in_aunroll_vunroll_x_in_c1_eni67_448_572_outputreg0(DELAY,3429)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist448_sync_in_aunroll_vunroll_x_in_c1_eni67_448_572_outputreg0_q <= redist448_sync_in_aunroll_vunroll_x_in_c1_eni67_448_572_mem_q;
        end
    end

    // redist191_sync_in_aunroll_vunroll_x_in_c1_eni67_192_572_rdcnt(ADD,1918)
    assign redist191_sync_in_aunroll_vunroll_x_in_c1_eni67_192_572_rdcnt_a = {1'b0, redist191_sync_in_aunroll_vunroll_x_in_c1_eni67_192_572_wraddr_q};
    assign redist191_sync_in_aunroll_vunroll_x_in_c1_eni67_192_572_rdcnt_b = {1'b0, redist191_sync_in_aunroll_vunroll_x_in_c1_eni67_192_572_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist191_sync_in_aunroll_vunroll_x_in_c1_eni67_192_572_rdcnt_o <= $unsigned(redist191_sync_in_aunroll_vunroll_x_in_c1_eni67_192_572_rdcnt_a) + $unsigned(redist191_sync_in_aunroll_vunroll_x_in_c1_eni67_192_572_rdcnt_b);
        end
    end
    assign redist191_sync_in_aunroll_vunroll_x_in_c1_eni67_192_572_rdcnt_q = redist191_sync_in_aunroll_vunroll_x_in_c1_eni67_192_572_rdcnt_o[10:0];

    // redist191_sync_in_aunroll_vunroll_x_in_c1_eni67_192_572_inputreg0(DELAY,1913)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist191_sync_in_aunroll_vunroll_x_in_c1_eni67_192_572_inputreg0_q <= in_c1_eni67_192;
        end
    end

    // redist191_sync_in_aunroll_vunroll_x_in_c1_eni67_192_572_wraddr(COUNTER,1916)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist191_sync_in_aunroll_vunroll_x_in_c1_eni67_192_572_wraddr_i <= $unsigned(redist191_sync_in_aunroll_vunroll_x_in_c1_eni67_192_572_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist191_sync_in_aunroll_vunroll_x_in_c1_eni67_192_572_wraddr_q = redist191_sync_in_aunroll_vunroll_x_in_c1_eni67_192_572_wraddr_i[9:0];

    // redist191_sync_in_aunroll_vunroll_x_in_c1_eni67_192_572_mem(DUALMEM,1915)
    assign redist191_sync_in_aunroll_vunroll_x_in_c1_eni67_192_572_mem_ia = redist191_sync_in_aunroll_vunroll_x_in_c1_eni67_192_572_inputreg0_q;
    assign redist191_sync_in_aunroll_vunroll_x_in_c1_eni67_192_572_mem_aa = redist191_sync_in_aunroll_vunroll_x_in_c1_eni67_192_572_wraddr_q;
    assign redist191_sync_in_aunroll_vunroll_x_in_c1_eni67_192_572_mem_ab = redist191_sync_in_aunroll_vunroll_x_in_c1_eni67_192_572_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist191_sync_in_aunroll_vunroll_x_in_c1_eni67_192_572_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist191_sync_in_aunroll_vunroll_x_in_c1_eni67_192_572_mem_aa),
        .data_a(redist191_sync_in_aunroll_vunroll_x_in_c1_eni67_192_572_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist191_sync_in_aunroll_vunroll_x_in_c1_eni67_192_572_mem_ab),
        .q_b(redist191_sync_in_aunroll_vunroll_x_in_c1_eni67_192_572_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist191_sync_in_aunroll_vunroll_x_in_c1_eni67_192_572_mem_q = redist191_sync_in_aunroll_vunroll_x_in_c1_eni67_192_572_mem_iq[31:0];

    // redist191_sync_in_aunroll_vunroll_x_in_c1_eni67_192_572_outputreg0(DELAY,1914)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist191_sync_in_aunroll_vunroll_x_in_c1_eni67_192_572_outputreg0_q <= redist191_sync_in_aunroll_vunroll_x_in_c1_eni67_192_572_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod588_cnn2297_dspb_native_dot_product_vunroll_x(BLACKBOX,102)@1663
    // in in_0@1664
    // in in_1@1664
    // in in_scalarProductPortChainin@1664
    // out out_primWireOut@1669
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000094Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod588_cnn2297_dspb_native_dot_product_vunroll_x (
        .in_0(redist191_sync_in_aunroll_vunroll_x_in_c1_eni67_192_572_outputreg0_q),
        .in_1(redist448_sync_in_aunroll_vunroll_x_in_c1_eni67_448_572_outputreg0_q),
        .in_2(redist190_sync_in_aunroll_vunroll_x_in_c1_eni67_191_571_outputreg0_q),
        .in_3(redist447_sync_in_aunroll_vunroll_x_in_c1_eni67_447_571_outputreg0_q),
        .in_scalarProductPortChainin(redist548_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod583_cnn2291_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod588_cnn2297_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist547_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod588_cnn2297_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,688)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist547_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod588_cnn2297_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod588_cnn2297_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist192_sync_in_aunroll_vunroll_x_in_c1_eni67_193_577_offset(CONSTANT,1923)
    assign redist192_sync_in_aunroll_vunroll_x_in_c1_eni67_193_577_offset_q = 10'b0111000100;

    // redist449_sync_in_aunroll_vunroll_x_in_c1_eni67_449_577_rdcnt(ADD,3439)
    assign redist449_sync_in_aunroll_vunroll_x_in_c1_eni67_449_577_rdcnt_a = {1'b0, redist449_sync_in_aunroll_vunroll_x_in_c1_eni67_449_577_wraddr_q};
    assign redist449_sync_in_aunroll_vunroll_x_in_c1_eni67_449_577_rdcnt_b = {1'b0, redist192_sync_in_aunroll_vunroll_x_in_c1_eni67_193_577_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist449_sync_in_aunroll_vunroll_x_in_c1_eni67_449_577_rdcnt_o <= $unsigned(redist449_sync_in_aunroll_vunroll_x_in_c1_eni67_449_577_rdcnt_a) + $unsigned(redist449_sync_in_aunroll_vunroll_x_in_c1_eni67_449_577_rdcnt_b);
        end
    end
    assign redist449_sync_in_aunroll_vunroll_x_in_c1_eni67_449_577_rdcnt_q = redist449_sync_in_aunroll_vunroll_x_in_c1_eni67_449_577_rdcnt_o[10:0];

    // redist449_sync_in_aunroll_vunroll_x_in_c1_eni67_449_577_inputreg0(DELAY,3434)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist449_sync_in_aunroll_vunroll_x_in_c1_eni67_449_577_inputreg0_q <= in_c1_eni67_449;
        end
    end

    // redist449_sync_in_aunroll_vunroll_x_in_c1_eni67_449_577_wraddr(COUNTER,3437)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist449_sync_in_aunroll_vunroll_x_in_c1_eni67_449_577_wraddr_i <= $unsigned(redist449_sync_in_aunroll_vunroll_x_in_c1_eni67_449_577_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist449_sync_in_aunroll_vunroll_x_in_c1_eni67_449_577_wraddr_q = redist449_sync_in_aunroll_vunroll_x_in_c1_eni67_449_577_wraddr_i[9:0];

    // redist449_sync_in_aunroll_vunroll_x_in_c1_eni67_449_577_mem(DUALMEM,3436)
    assign redist449_sync_in_aunroll_vunroll_x_in_c1_eni67_449_577_mem_ia = redist449_sync_in_aunroll_vunroll_x_in_c1_eni67_449_577_inputreg0_q;
    assign redist449_sync_in_aunroll_vunroll_x_in_c1_eni67_449_577_mem_aa = redist449_sync_in_aunroll_vunroll_x_in_c1_eni67_449_577_wraddr_q;
    assign redist449_sync_in_aunroll_vunroll_x_in_c1_eni67_449_577_mem_ab = redist449_sync_in_aunroll_vunroll_x_in_c1_eni67_449_577_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist449_sync_in_aunroll_vunroll_x_in_c1_eni67_449_577_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist449_sync_in_aunroll_vunroll_x_in_c1_eni67_449_577_mem_aa),
        .data_a(redist449_sync_in_aunroll_vunroll_x_in_c1_eni67_449_577_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist449_sync_in_aunroll_vunroll_x_in_c1_eni67_449_577_mem_ab),
        .q_b(redist449_sync_in_aunroll_vunroll_x_in_c1_eni67_449_577_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist449_sync_in_aunroll_vunroll_x_in_c1_eni67_449_577_mem_q = redist449_sync_in_aunroll_vunroll_x_in_c1_eni67_449_577_mem_iq[31:0];

    // redist449_sync_in_aunroll_vunroll_x_in_c1_eni67_449_577_outputreg0(DELAY,3435)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist449_sync_in_aunroll_vunroll_x_in_c1_eni67_449_577_outputreg0_q <= redist449_sync_in_aunroll_vunroll_x_in_c1_eni67_449_577_mem_q;
        end
    end

    // redist192_sync_in_aunroll_vunroll_x_in_c1_eni67_193_577_rdcnt(ADD,1924)
    assign redist192_sync_in_aunroll_vunroll_x_in_c1_eni67_193_577_rdcnt_a = {1'b0, redist192_sync_in_aunroll_vunroll_x_in_c1_eni67_193_577_wraddr_q};
    assign redist192_sync_in_aunroll_vunroll_x_in_c1_eni67_193_577_rdcnt_b = {1'b0, redist192_sync_in_aunroll_vunroll_x_in_c1_eni67_193_577_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist192_sync_in_aunroll_vunroll_x_in_c1_eni67_193_577_rdcnt_o <= $unsigned(redist192_sync_in_aunroll_vunroll_x_in_c1_eni67_193_577_rdcnt_a) + $unsigned(redist192_sync_in_aunroll_vunroll_x_in_c1_eni67_193_577_rdcnt_b);
        end
    end
    assign redist192_sync_in_aunroll_vunroll_x_in_c1_eni67_193_577_rdcnt_q = redist192_sync_in_aunroll_vunroll_x_in_c1_eni67_193_577_rdcnt_o[10:0];

    // redist192_sync_in_aunroll_vunroll_x_in_c1_eni67_193_577_inputreg0(DELAY,1919)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist192_sync_in_aunroll_vunroll_x_in_c1_eni67_193_577_inputreg0_q <= in_c1_eni67_193;
        end
    end

    // redist192_sync_in_aunroll_vunroll_x_in_c1_eni67_193_577_wraddr(COUNTER,1922)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist192_sync_in_aunroll_vunroll_x_in_c1_eni67_193_577_wraddr_i <= $unsigned(redist192_sync_in_aunroll_vunroll_x_in_c1_eni67_193_577_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist192_sync_in_aunroll_vunroll_x_in_c1_eni67_193_577_wraddr_q = redist192_sync_in_aunroll_vunroll_x_in_c1_eni67_193_577_wraddr_i[9:0];

    // redist192_sync_in_aunroll_vunroll_x_in_c1_eni67_193_577_mem(DUALMEM,1921)
    assign redist192_sync_in_aunroll_vunroll_x_in_c1_eni67_193_577_mem_ia = redist192_sync_in_aunroll_vunroll_x_in_c1_eni67_193_577_inputreg0_q;
    assign redist192_sync_in_aunroll_vunroll_x_in_c1_eni67_193_577_mem_aa = redist192_sync_in_aunroll_vunroll_x_in_c1_eni67_193_577_wraddr_q;
    assign redist192_sync_in_aunroll_vunroll_x_in_c1_eni67_193_577_mem_ab = redist192_sync_in_aunroll_vunroll_x_in_c1_eni67_193_577_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist192_sync_in_aunroll_vunroll_x_in_c1_eni67_193_577_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist192_sync_in_aunroll_vunroll_x_in_c1_eni67_193_577_mem_aa),
        .data_a(redist192_sync_in_aunroll_vunroll_x_in_c1_eni67_193_577_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist192_sync_in_aunroll_vunroll_x_in_c1_eni67_193_577_mem_ab),
        .q_b(redist192_sync_in_aunroll_vunroll_x_in_c1_eni67_193_577_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist192_sync_in_aunroll_vunroll_x_in_c1_eni67_193_577_mem_q = redist192_sync_in_aunroll_vunroll_x_in_c1_eni67_193_577_mem_iq[31:0];

    // redist192_sync_in_aunroll_vunroll_x_in_c1_eni67_193_577_outputreg0(DELAY,1920)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist192_sync_in_aunroll_vunroll_x_in_c1_eni67_193_577_outputreg0_q <= redist192_sync_in_aunroll_vunroll_x_in_c1_eni67_193_577_mem_q;
        end
    end

    // redist193_sync_in_aunroll_vunroll_x_in_c1_eni67_194_578_offset(CONSTANT,1929)
    assign redist193_sync_in_aunroll_vunroll_x_in_c1_eni67_194_578_offset_q = 10'b0111000011;

    // redist450_sync_in_aunroll_vunroll_x_in_c1_eni67_450_578_rdcnt(ADD,3445)
    assign redist450_sync_in_aunroll_vunroll_x_in_c1_eni67_450_578_rdcnt_a = {1'b0, redist450_sync_in_aunroll_vunroll_x_in_c1_eni67_450_578_wraddr_q};
    assign redist450_sync_in_aunroll_vunroll_x_in_c1_eni67_450_578_rdcnt_b = {1'b0, redist193_sync_in_aunroll_vunroll_x_in_c1_eni67_194_578_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist450_sync_in_aunroll_vunroll_x_in_c1_eni67_450_578_rdcnt_o <= $unsigned(redist450_sync_in_aunroll_vunroll_x_in_c1_eni67_450_578_rdcnt_a) + $unsigned(redist450_sync_in_aunroll_vunroll_x_in_c1_eni67_450_578_rdcnt_b);
        end
    end
    assign redist450_sync_in_aunroll_vunroll_x_in_c1_eni67_450_578_rdcnt_q = redist450_sync_in_aunroll_vunroll_x_in_c1_eni67_450_578_rdcnt_o[10:0];

    // redist450_sync_in_aunroll_vunroll_x_in_c1_eni67_450_578_inputreg0(DELAY,3440)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist450_sync_in_aunroll_vunroll_x_in_c1_eni67_450_578_inputreg0_q <= in_c1_eni67_450;
        end
    end

    // redist450_sync_in_aunroll_vunroll_x_in_c1_eni67_450_578_wraddr(COUNTER,3443)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist450_sync_in_aunroll_vunroll_x_in_c1_eni67_450_578_wraddr_i <= $unsigned(redist450_sync_in_aunroll_vunroll_x_in_c1_eni67_450_578_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist450_sync_in_aunroll_vunroll_x_in_c1_eni67_450_578_wraddr_q = redist450_sync_in_aunroll_vunroll_x_in_c1_eni67_450_578_wraddr_i[9:0];

    // redist450_sync_in_aunroll_vunroll_x_in_c1_eni67_450_578_mem(DUALMEM,3442)
    assign redist450_sync_in_aunroll_vunroll_x_in_c1_eni67_450_578_mem_ia = redist450_sync_in_aunroll_vunroll_x_in_c1_eni67_450_578_inputreg0_q;
    assign redist450_sync_in_aunroll_vunroll_x_in_c1_eni67_450_578_mem_aa = redist450_sync_in_aunroll_vunroll_x_in_c1_eni67_450_578_wraddr_q;
    assign redist450_sync_in_aunroll_vunroll_x_in_c1_eni67_450_578_mem_ab = redist450_sync_in_aunroll_vunroll_x_in_c1_eni67_450_578_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist450_sync_in_aunroll_vunroll_x_in_c1_eni67_450_578_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist450_sync_in_aunroll_vunroll_x_in_c1_eni67_450_578_mem_aa),
        .data_a(redist450_sync_in_aunroll_vunroll_x_in_c1_eni67_450_578_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist450_sync_in_aunroll_vunroll_x_in_c1_eni67_450_578_mem_ab),
        .q_b(redist450_sync_in_aunroll_vunroll_x_in_c1_eni67_450_578_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist450_sync_in_aunroll_vunroll_x_in_c1_eni67_450_578_mem_q = redist450_sync_in_aunroll_vunroll_x_in_c1_eni67_450_578_mem_iq[31:0];

    // redist450_sync_in_aunroll_vunroll_x_in_c1_eni67_450_578_outputreg0(DELAY,3441)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist450_sync_in_aunroll_vunroll_x_in_c1_eni67_450_578_outputreg0_q <= redist450_sync_in_aunroll_vunroll_x_in_c1_eni67_450_578_mem_q;
        end
    end

    // redist193_sync_in_aunroll_vunroll_x_in_c1_eni67_194_578_rdcnt(ADD,1930)
    assign redist193_sync_in_aunroll_vunroll_x_in_c1_eni67_194_578_rdcnt_a = {1'b0, redist193_sync_in_aunroll_vunroll_x_in_c1_eni67_194_578_wraddr_q};
    assign redist193_sync_in_aunroll_vunroll_x_in_c1_eni67_194_578_rdcnt_b = {1'b0, redist193_sync_in_aunroll_vunroll_x_in_c1_eni67_194_578_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist193_sync_in_aunroll_vunroll_x_in_c1_eni67_194_578_rdcnt_o <= $unsigned(redist193_sync_in_aunroll_vunroll_x_in_c1_eni67_194_578_rdcnt_a) + $unsigned(redist193_sync_in_aunroll_vunroll_x_in_c1_eni67_194_578_rdcnt_b);
        end
    end
    assign redist193_sync_in_aunroll_vunroll_x_in_c1_eni67_194_578_rdcnt_q = redist193_sync_in_aunroll_vunroll_x_in_c1_eni67_194_578_rdcnt_o[10:0];

    // redist193_sync_in_aunroll_vunroll_x_in_c1_eni67_194_578_inputreg0(DELAY,1925)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist193_sync_in_aunroll_vunroll_x_in_c1_eni67_194_578_inputreg0_q <= in_c1_eni67_194;
        end
    end

    // redist193_sync_in_aunroll_vunroll_x_in_c1_eni67_194_578_wraddr(COUNTER,1928)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist193_sync_in_aunroll_vunroll_x_in_c1_eni67_194_578_wraddr_i <= $unsigned(redist193_sync_in_aunroll_vunroll_x_in_c1_eni67_194_578_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist193_sync_in_aunroll_vunroll_x_in_c1_eni67_194_578_wraddr_q = redist193_sync_in_aunroll_vunroll_x_in_c1_eni67_194_578_wraddr_i[9:0];

    // redist193_sync_in_aunroll_vunroll_x_in_c1_eni67_194_578_mem(DUALMEM,1927)
    assign redist193_sync_in_aunroll_vunroll_x_in_c1_eni67_194_578_mem_ia = redist193_sync_in_aunroll_vunroll_x_in_c1_eni67_194_578_inputreg0_q;
    assign redist193_sync_in_aunroll_vunroll_x_in_c1_eni67_194_578_mem_aa = redist193_sync_in_aunroll_vunroll_x_in_c1_eni67_194_578_wraddr_q;
    assign redist193_sync_in_aunroll_vunroll_x_in_c1_eni67_194_578_mem_ab = redist193_sync_in_aunroll_vunroll_x_in_c1_eni67_194_578_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist193_sync_in_aunroll_vunroll_x_in_c1_eni67_194_578_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist193_sync_in_aunroll_vunroll_x_in_c1_eni67_194_578_mem_aa),
        .data_a(redist193_sync_in_aunroll_vunroll_x_in_c1_eni67_194_578_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist193_sync_in_aunroll_vunroll_x_in_c1_eni67_194_578_mem_ab),
        .q_b(redist193_sync_in_aunroll_vunroll_x_in_c1_eni67_194_578_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist193_sync_in_aunroll_vunroll_x_in_c1_eni67_194_578_mem_q = redist193_sync_in_aunroll_vunroll_x_in_c1_eni67_194_578_mem_iq[31:0];

    // redist193_sync_in_aunroll_vunroll_x_in_c1_eni67_194_578_outputreg0(DELAY,1926)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist193_sync_in_aunroll_vunroll_x_in_c1_eni67_194_578_outputreg0_q <= redist193_sync_in_aunroll_vunroll_x_in_c1_eni67_194_578_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod593_cnn2304_dspb_native_dot_product_vunroll_x(BLACKBOX,103)@1669
    // in in_0@1670
    // in in_1@1670
    // in in_scalarProductPortChainin@1670
    // out out_primWireOut@1675
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000095Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod593_cnn2304_dspb_native_dot_product_vunroll_x (
        .in_0(redist193_sync_in_aunroll_vunroll_x_in_c1_eni67_194_578_outputreg0_q),
        .in_1(redist450_sync_in_aunroll_vunroll_x_in_c1_eni67_450_578_outputreg0_q),
        .in_2(redist192_sync_in_aunroll_vunroll_x_in_c1_eni67_193_577_outputreg0_q),
        .in_3(redist449_sync_in_aunroll_vunroll_x_in_c1_eni67_449_577_outputreg0_q),
        .in_scalarProductPortChainin(redist547_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod588_cnn2297_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod593_cnn2304_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist546_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod593_cnn2304_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,687)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist546_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod593_cnn2304_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod593_cnn2304_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist194_sync_in_aunroll_vunroll_x_in_c1_eni67_195_583_offset(CONSTANT,1935)
    assign redist194_sync_in_aunroll_vunroll_x_in_c1_eni67_195_583_offset_q = 10'b0110111110;

    // redist451_sync_in_aunroll_vunroll_x_in_c1_eni67_451_583_rdcnt(ADD,3451)
    assign redist451_sync_in_aunroll_vunroll_x_in_c1_eni67_451_583_rdcnt_a = {1'b0, redist451_sync_in_aunroll_vunroll_x_in_c1_eni67_451_583_wraddr_q};
    assign redist451_sync_in_aunroll_vunroll_x_in_c1_eni67_451_583_rdcnt_b = {1'b0, redist194_sync_in_aunroll_vunroll_x_in_c1_eni67_195_583_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist451_sync_in_aunroll_vunroll_x_in_c1_eni67_451_583_rdcnt_o <= $unsigned(redist451_sync_in_aunroll_vunroll_x_in_c1_eni67_451_583_rdcnt_a) + $unsigned(redist451_sync_in_aunroll_vunroll_x_in_c1_eni67_451_583_rdcnt_b);
        end
    end
    assign redist451_sync_in_aunroll_vunroll_x_in_c1_eni67_451_583_rdcnt_q = redist451_sync_in_aunroll_vunroll_x_in_c1_eni67_451_583_rdcnt_o[10:0];

    // redist451_sync_in_aunroll_vunroll_x_in_c1_eni67_451_583_inputreg0(DELAY,3446)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist451_sync_in_aunroll_vunroll_x_in_c1_eni67_451_583_inputreg0_q <= in_c1_eni67_451;
        end
    end

    // redist451_sync_in_aunroll_vunroll_x_in_c1_eni67_451_583_wraddr(COUNTER,3449)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist451_sync_in_aunroll_vunroll_x_in_c1_eni67_451_583_wraddr_i <= $unsigned(redist451_sync_in_aunroll_vunroll_x_in_c1_eni67_451_583_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist451_sync_in_aunroll_vunroll_x_in_c1_eni67_451_583_wraddr_q = redist451_sync_in_aunroll_vunroll_x_in_c1_eni67_451_583_wraddr_i[9:0];

    // redist451_sync_in_aunroll_vunroll_x_in_c1_eni67_451_583_mem(DUALMEM,3448)
    assign redist451_sync_in_aunroll_vunroll_x_in_c1_eni67_451_583_mem_ia = redist451_sync_in_aunroll_vunroll_x_in_c1_eni67_451_583_inputreg0_q;
    assign redist451_sync_in_aunroll_vunroll_x_in_c1_eni67_451_583_mem_aa = redist451_sync_in_aunroll_vunroll_x_in_c1_eni67_451_583_wraddr_q;
    assign redist451_sync_in_aunroll_vunroll_x_in_c1_eni67_451_583_mem_ab = redist451_sync_in_aunroll_vunroll_x_in_c1_eni67_451_583_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist451_sync_in_aunroll_vunroll_x_in_c1_eni67_451_583_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist451_sync_in_aunroll_vunroll_x_in_c1_eni67_451_583_mem_aa),
        .data_a(redist451_sync_in_aunroll_vunroll_x_in_c1_eni67_451_583_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist451_sync_in_aunroll_vunroll_x_in_c1_eni67_451_583_mem_ab),
        .q_b(redist451_sync_in_aunroll_vunroll_x_in_c1_eni67_451_583_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist451_sync_in_aunroll_vunroll_x_in_c1_eni67_451_583_mem_q = redist451_sync_in_aunroll_vunroll_x_in_c1_eni67_451_583_mem_iq[31:0];

    // redist451_sync_in_aunroll_vunroll_x_in_c1_eni67_451_583_outputreg0(DELAY,3447)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist451_sync_in_aunroll_vunroll_x_in_c1_eni67_451_583_outputreg0_q <= redist451_sync_in_aunroll_vunroll_x_in_c1_eni67_451_583_mem_q;
        end
    end

    // redist194_sync_in_aunroll_vunroll_x_in_c1_eni67_195_583_rdcnt(ADD,1936)
    assign redist194_sync_in_aunroll_vunroll_x_in_c1_eni67_195_583_rdcnt_a = {1'b0, redist194_sync_in_aunroll_vunroll_x_in_c1_eni67_195_583_wraddr_q};
    assign redist194_sync_in_aunroll_vunroll_x_in_c1_eni67_195_583_rdcnt_b = {1'b0, redist194_sync_in_aunroll_vunroll_x_in_c1_eni67_195_583_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist194_sync_in_aunroll_vunroll_x_in_c1_eni67_195_583_rdcnt_o <= $unsigned(redist194_sync_in_aunroll_vunroll_x_in_c1_eni67_195_583_rdcnt_a) + $unsigned(redist194_sync_in_aunroll_vunroll_x_in_c1_eni67_195_583_rdcnt_b);
        end
    end
    assign redist194_sync_in_aunroll_vunroll_x_in_c1_eni67_195_583_rdcnt_q = redist194_sync_in_aunroll_vunroll_x_in_c1_eni67_195_583_rdcnt_o[10:0];

    // redist194_sync_in_aunroll_vunroll_x_in_c1_eni67_195_583_inputreg0(DELAY,1931)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist194_sync_in_aunroll_vunroll_x_in_c1_eni67_195_583_inputreg0_q <= in_c1_eni67_195;
        end
    end

    // redist194_sync_in_aunroll_vunroll_x_in_c1_eni67_195_583_wraddr(COUNTER,1934)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist194_sync_in_aunroll_vunroll_x_in_c1_eni67_195_583_wraddr_i <= $unsigned(redist194_sync_in_aunroll_vunroll_x_in_c1_eni67_195_583_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist194_sync_in_aunroll_vunroll_x_in_c1_eni67_195_583_wraddr_q = redist194_sync_in_aunroll_vunroll_x_in_c1_eni67_195_583_wraddr_i[9:0];

    // redist194_sync_in_aunroll_vunroll_x_in_c1_eni67_195_583_mem(DUALMEM,1933)
    assign redist194_sync_in_aunroll_vunroll_x_in_c1_eni67_195_583_mem_ia = redist194_sync_in_aunroll_vunroll_x_in_c1_eni67_195_583_inputreg0_q;
    assign redist194_sync_in_aunroll_vunroll_x_in_c1_eni67_195_583_mem_aa = redist194_sync_in_aunroll_vunroll_x_in_c1_eni67_195_583_wraddr_q;
    assign redist194_sync_in_aunroll_vunroll_x_in_c1_eni67_195_583_mem_ab = redist194_sync_in_aunroll_vunroll_x_in_c1_eni67_195_583_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist194_sync_in_aunroll_vunroll_x_in_c1_eni67_195_583_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist194_sync_in_aunroll_vunroll_x_in_c1_eni67_195_583_mem_aa),
        .data_a(redist194_sync_in_aunroll_vunroll_x_in_c1_eni67_195_583_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist194_sync_in_aunroll_vunroll_x_in_c1_eni67_195_583_mem_ab),
        .q_b(redist194_sync_in_aunroll_vunroll_x_in_c1_eni67_195_583_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist194_sync_in_aunroll_vunroll_x_in_c1_eni67_195_583_mem_q = redist194_sync_in_aunroll_vunroll_x_in_c1_eni67_195_583_mem_iq[31:0];

    // redist194_sync_in_aunroll_vunroll_x_in_c1_eni67_195_583_outputreg0(DELAY,1932)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist194_sync_in_aunroll_vunroll_x_in_c1_eni67_195_583_outputreg0_q <= redist194_sync_in_aunroll_vunroll_x_in_c1_eni67_195_583_mem_q;
        end
    end

    // redist195_sync_in_aunroll_vunroll_x_in_c1_eni67_196_584_offset(CONSTANT,1941)
    assign redist195_sync_in_aunroll_vunroll_x_in_c1_eni67_196_584_offset_q = 10'b0110111101;

    // redist452_sync_in_aunroll_vunroll_x_in_c1_eni67_452_584_rdcnt(ADD,3457)
    assign redist452_sync_in_aunroll_vunroll_x_in_c1_eni67_452_584_rdcnt_a = {1'b0, redist452_sync_in_aunroll_vunroll_x_in_c1_eni67_452_584_wraddr_q};
    assign redist452_sync_in_aunroll_vunroll_x_in_c1_eni67_452_584_rdcnt_b = {1'b0, redist195_sync_in_aunroll_vunroll_x_in_c1_eni67_196_584_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist452_sync_in_aunroll_vunroll_x_in_c1_eni67_452_584_rdcnt_o <= $unsigned(redist452_sync_in_aunroll_vunroll_x_in_c1_eni67_452_584_rdcnt_a) + $unsigned(redist452_sync_in_aunroll_vunroll_x_in_c1_eni67_452_584_rdcnt_b);
        end
    end
    assign redist452_sync_in_aunroll_vunroll_x_in_c1_eni67_452_584_rdcnt_q = redist452_sync_in_aunroll_vunroll_x_in_c1_eni67_452_584_rdcnt_o[10:0];

    // redist452_sync_in_aunroll_vunroll_x_in_c1_eni67_452_584_inputreg0(DELAY,3452)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist452_sync_in_aunroll_vunroll_x_in_c1_eni67_452_584_inputreg0_q <= in_c1_eni67_452;
        end
    end

    // redist452_sync_in_aunroll_vunroll_x_in_c1_eni67_452_584_wraddr(COUNTER,3455)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist452_sync_in_aunroll_vunroll_x_in_c1_eni67_452_584_wraddr_i <= $unsigned(redist452_sync_in_aunroll_vunroll_x_in_c1_eni67_452_584_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist452_sync_in_aunroll_vunroll_x_in_c1_eni67_452_584_wraddr_q = redist452_sync_in_aunroll_vunroll_x_in_c1_eni67_452_584_wraddr_i[9:0];

    // redist452_sync_in_aunroll_vunroll_x_in_c1_eni67_452_584_mem(DUALMEM,3454)
    assign redist452_sync_in_aunroll_vunroll_x_in_c1_eni67_452_584_mem_ia = redist452_sync_in_aunroll_vunroll_x_in_c1_eni67_452_584_inputreg0_q;
    assign redist452_sync_in_aunroll_vunroll_x_in_c1_eni67_452_584_mem_aa = redist452_sync_in_aunroll_vunroll_x_in_c1_eni67_452_584_wraddr_q;
    assign redist452_sync_in_aunroll_vunroll_x_in_c1_eni67_452_584_mem_ab = redist452_sync_in_aunroll_vunroll_x_in_c1_eni67_452_584_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist452_sync_in_aunroll_vunroll_x_in_c1_eni67_452_584_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist452_sync_in_aunroll_vunroll_x_in_c1_eni67_452_584_mem_aa),
        .data_a(redist452_sync_in_aunroll_vunroll_x_in_c1_eni67_452_584_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist452_sync_in_aunroll_vunroll_x_in_c1_eni67_452_584_mem_ab),
        .q_b(redist452_sync_in_aunroll_vunroll_x_in_c1_eni67_452_584_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist452_sync_in_aunroll_vunroll_x_in_c1_eni67_452_584_mem_q = redist452_sync_in_aunroll_vunroll_x_in_c1_eni67_452_584_mem_iq[31:0];

    // redist452_sync_in_aunroll_vunroll_x_in_c1_eni67_452_584_outputreg0(DELAY,3453)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist452_sync_in_aunroll_vunroll_x_in_c1_eni67_452_584_outputreg0_q <= redist452_sync_in_aunroll_vunroll_x_in_c1_eni67_452_584_mem_q;
        end
    end

    // redist195_sync_in_aunroll_vunroll_x_in_c1_eni67_196_584_rdcnt(ADD,1942)
    assign redist195_sync_in_aunroll_vunroll_x_in_c1_eni67_196_584_rdcnt_a = {1'b0, redist195_sync_in_aunroll_vunroll_x_in_c1_eni67_196_584_wraddr_q};
    assign redist195_sync_in_aunroll_vunroll_x_in_c1_eni67_196_584_rdcnt_b = {1'b0, redist195_sync_in_aunroll_vunroll_x_in_c1_eni67_196_584_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist195_sync_in_aunroll_vunroll_x_in_c1_eni67_196_584_rdcnt_o <= $unsigned(redist195_sync_in_aunroll_vunroll_x_in_c1_eni67_196_584_rdcnt_a) + $unsigned(redist195_sync_in_aunroll_vunroll_x_in_c1_eni67_196_584_rdcnt_b);
        end
    end
    assign redist195_sync_in_aunroll_vunroll_x_in_c1_eni67_196_584_rdcnt_q = redist195_sync_in_aunroll_vunroll_x_in_c1_eni67_196_584_rdcnt_o[10:0];

    // redist195_sync_in_aunroll_vunroll_x_in_c1_eni67_196_584_inputreg0(DELAY,1937)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist195_sync_in_aunroll_vunroll_x_in_c1_eni67_196_584_inputreg0_q <= in_c1_eni67_196;
        end
    end

    // redist195_sync_in_aunroll_vunroll_x_in_c1_eni67_196_584_wraddr(COUNTER,1940)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist195_sync_in_aunroll_vunroll_x_in_c1_eni67_196_584_wraddr_i <= $unsigned(redist195_sync_in_aunroll_vunroll_x_in_c1_eni67_196_584_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist195_sync_in_aunroll_vunroll_x_in_c1_eni67_196_584_wraddr_q = redist195_sync_in_aunroll_vunroll_x_in_c1_eni67_196_584_wraddr_i[9:0];

    // redist195_sync_in_aunroll_vunroll_x_in_c1_eni67_196_584_mem(DUALMEM,1939)
    assign redist195_sync_in_aunroll_vunroll_x_in_c1_eni67_196_584_mem_ia = redist195_sync_in_aunroll_vunroll_x_in_c1_eni67_196_584_inputreg0_q;
    assign redist195_sync_in_aunroll_vunroll_x_in_c1_eni67_196_584_mem_aa = redist195_sync_in_aunroll_vunroll_x_in_c1_eni67_196_584_wraddr_q;
    assign redist195_sync_in_aunroll_vunroll_x_in_c1_eni67_196_584_mem_ab = redist195_sync_in_aunroll_vunroll_x_in_c1_eni67_196_584_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist195_sync_in_aunroll_vunroll_x_in_c1_eni67_196_584_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist195_sync_in_aunroll_vunroll_x_in_c1_eni67_196_584_mem_aa),
        .data_a(redist195_sync_in_aunroll_vunroll_x_in_c1_eni67_196_584_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist195_sync_in_aunroll_vunroll_x_in_c1_eni67_196_584_mem_ab),
        .q_b(redist195_sync_in_aunroll_vunroll_x_in_c1_eni67_196_584_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist195_sync_in_aunroll_vunroll_x_in_c1_eni67_196_584_mem_q = redist195_sync_in_aunroll_vunroll_x_in_c1_eni67_196_584_mem_iq[31:0];

    // redist195_sync_in_aunroll_vunroll_x_in_c1_eni67_196_584_outputreg0(DELAY,1938)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist195_sync_in_aunroll_vunroll_x_in_c1_eni67_196_584_outputreg0_q <= redist195_sync_in_aunroll_vunroll_x_in_c1_eni67_196_584_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod598_cnn2310_dspb_native_dot_product_vunroll_x(BLACKBOX,104)@1675
    // in in_0@1676
    // in in_1@1676
    // in in_scalarProductPortChainin@1676
    // out out_primWireOut@1681
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000096Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod598_cnn2310_dspb_native_dot_product_vunroll_x (
        .in_0(redist195_sync_in_aunroll_vunroll_x_in_c1_eni67_196_584_outputreg0_q),
        .in_1(redist452_sync_in_aunroll_vunroll_x_in_c1_eni67_452_584_outputreg0_q),
        .in_2(redist194_sync_in_aunroll_vunroll_x_in_c1_eni67_195_583_outputreg0_q),
        .in_3(redist451_sync_in_aunroll_vunroll_x_in_c1_eni67_451_583_outputreg0_q),
        .in_scalarProductPortChainin(redist546_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod593_cnn2304_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod598_cnn2310_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist545_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod598_cnn2310_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,686)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist545_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod598_cnn2310_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod598_cnn2310_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist196_sync_in_aunroll_vunroll_x_in_c1_eni67_197_589_offset(CONSTANT,1947)
    assign redist196_sync_in_aunroll_vunroll_x_in_c1_eni67_197_589_offset_q = 10'b0110111000;

    // redist453_sync_in_aunroll_vunroll_x_in_c1_eni67_453_589_rdcnt(ADD,3463)
    assign redist453_sync_in_aunroll_vunroll_x_in_c1_eni67_453_589_rdcnt_a = {1'b0, redist453_sync_in_aunroll_vunroll_x_in_c1_eni67_453_589_wraddr_q};
    assign redist453_sync_in_aunroll_vunroll_x_in_c1_eni67_453_589_rdcnt_b = {1'b0, redist196_sync_in_aunroll_vunroll_x_in_c1_eni67_197_589_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist453_sync_in_aunroll_vunroll_x_in_c1_eni67_453_589_rdcnt_o <= $unsigned(redist453_sync_in_aunroll_vunroll_x_in_c1_eni67_453_589_rdcnt_a) + $unsigned(redist453_sync_in_aunroll_vunroll_x_in_c1_eni67_453_589_rdcnt_b);
        end
    end
    assign redist453_sync_in_aunroll_vunroll_x_in_c1_eni67_453_589_rdcnt_q = redist453_sync_in_aunroll_vunroll_x_in_c1_eni67_453_589_rdcnt_o[10:0];

    // redist453_sync_in_aunroll_vunroll_x_in_c1_eni67_453_589_inputreg0(DELAY,3458)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist453_sync_in_aunroll_vunroll_x_in_c1_eni67_453_589_inputreg0_q <= in_c1_eni67_453;
        end
    end

    // redist453_sync_in_aunroll_vunroll_x_in_c1_eni67_453_589_wraddr(COUNTER,3461)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist453_sync_in_aunroll_vunroll_x_in_c1_eni67_453_589_wraddr_i <= $unsigned(redist453_sync_in_aunroll_vunroll_x_in_c1_eni67_453_589_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist453_sync_in_aunroll_vunroll_x_in_c1_eni67_453_589_wraddr_q = redist453_sync_in_aunroll_vunroll_x_in_c1_eni67_453_589_wraddr_i[9:0];

    // redist453_sync_in_aunroll_vunroll_x_in_c1_eni67_453_589_mem(DUALMEM,3460)
    assign redist453_sync_in_aunroll_vunroll_x_in_c1_eni67_453_589_mem_ia = redist453_sync_in_aunroll_vunroll_x_in_c1_eni67_453_589_inputreg0_q;
    assign redist453_sync_in_aunroll_vunroll_x_in_c1_eni67_453_589_mem_aa = redist453_sync_in_aunroll_vunroll_x_in_c1_eni67_453_589_wraddr_q;
    assign redist453_sync_in_aunroll_vunroll_x_in_c1_eni67_453_589_mem_ab = redist453_sync_in_aunroll_vunroll_x_in_c1_eni67_453_589_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist453_sync_in_aunroll_vunroll_x_in_c1_eni67_453_589_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist453_sync_in_aunroll_vunroll_x_in_c1_eni67_453_589_mem_aa),
        .data_a(redist453_sync_in_aunroll_vunroll_x_in_c1_eni67_453_589_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist453_sync_in_aunroll_vunroll_x_in_c1_eni67_453_589_mem_ab),
        .q_b(redist453_sync_in_aunroll_vunroll_x_in_c1_eni67_453_589_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist453_sync_in_aunroll_vunroll_x_in_c1_eni67_453_589_mem_q = redist453_sync_in_aunroll_vunroll_x_in_c1_eni67_453_589_mem_iq[31:0];

    // redist453_sync_in_aunroll_vunroll_x_in_c1_eni67_453_589_outputreg0(DELAY,3459)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist453_sync_in_aunroll_vunroll_x_in_c1_eni67_453_589_outputreg0_q <= redist453_sync_in_aunroll_vunroll_x_in_c1_eni67_453_589_mem_q;
        end
    end

    // redist196_sync_in_aunroll_vunroll_x_in_c1_eni67_197_589_rdcnt(ADD,1948)
    assign redist196_sync_in_aunroll_vunroll_x_in_c1_eni67_197_589_rdcnt_a = {1'b0, redist196_sync_in_aunroll_vunroll_x_in_c1_eni67_197_589_wraddr_q};
    assign redist196_sync_in_aunroll_vunroll_x_in_c1_eni67_197_589_rdcnt_b = {1'b0, redist196_sync_in_aunroll_vunroll_x_in_c1_eni67_197_589_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist196_sync_in_aunroll_vunroll_x_in_c1_eni67_197_589_rdcnt_o <= $unsigned(redist196_sync_in_aunroll_vunroll_x_in_c1_eni67_197_589_rdcnt_a) + $unsigned(redist196_sync_in_aunroll_vunroll_x_in_c1_eni67_197_589_rdcnt_b);
        end
    end
    assign redist196_sync_in_aunroll_vunroll_x_in_c1_eni67_197_589_rdcnt_q = redist196_sync_in_aunroll_vunroll_x_in_c1_eni67_197_589_rdcnt_o[10:0];

    // redist196_sync_in_aunroll_vunroll_x_in_c1_eni67_197_589_inputreg0(DELAY,1943)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist196_sync_in_aunroll_vunroll_x_in_c1_eni67_197_589_inputreg0_q <= in_c1_eni67_197;
        end
    end

    // redist196_sync_in_aunroll_vunroll_x_in_c1_eni67_197_589_wraddr(COUNTER,1946)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist196_sync_in_aunroll_vunroll_x_in_c1_eni67_197_589_wraddr_i <= $unsigned(redist196_sync_in_aunroll_vunroll_x_in_c1_eni67_197_589_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist196_sync_in_aunroll_vunroll_x_in_c1_eni67_197_589_wraddr_q = redist196_sync_in_aunroll_vunroll_x_in_c1_eni67_197_589_wraddr_i[9:0];

    // redist196_sync_in_aunroll_vunroll_x_in_c1_eni67_197_589_mem(DUALMEM,1945)
    assign redist196_sync_in_aunroll_vunroll_x_in_c1_eni67_197_589_mem_ia = redist196_sync_in_aunroll_vunroll_x_in_c1_eni67_197_589_inputreg0_q;
    assign redist196_sync_in_aunroll_vunroll_x_in_c1_eni67_197_589_mem_aa = redist196_sync_in_aunroll_vunroll_x_in_c1_eni67_197_589_wraddr_q;
    assign redist196_sync_in_aunroll_vunroll_x_in_c1_eni67_197_589_mem_ab = redist196_sync_in_aunroll_vunroll_x_in_c1_eni67_197_589_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist196_sync_in_aunroll_vunroll_x_in_c1_eni67_197_589_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist196_sync_in_aunroll_vunroll_x_in_c1_eni67_197_589_mem_aa),
        .data_a(redist196_sync_in_aunroll_vunroll_x_in_c1_eni67_197_589_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist196_sync_in_aunroll_vunroll_x_in_c1_eni67_197_589_mem_ab),
        .q_b(redist196_sync_in_aunroll_vunroll_x_in_c1_eni67_197_589_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist196_sync_in_aunroll_vunroll_x_in_c1_eni67_197_589_mem_q = redist196_sync_in_aunroll_vunroll_x_in_c1_eni67_197_589_mem_iq[31:0];

    // redist196_sync_in_aunroll_vunroll_x_in_c1_eni67_197_589_outputreg0(DELAY,1944)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist196_sync_in_aunroll_vunroll_x_in_c1_eni67_197_589_outputreg0_q <= redist196_sync_in_aunroll_vunroll_x_in_c1_eni67_197_589_mem_q;
        end
    end

    // redist197_sync_in_aunroll_vunroll_x_in_c1_eni67_198_590_offset(CONSTANT,1953)
    assign redist197_sync_in_aunroll_vunroll_x_in_c1_eni67_198_590_offset_q = 10'b0110110111;

    // redist454_sync_in_aunroll_vunroll_x_in_c1_eni67_454_590_rdcnt(ADD,3469)
    assign redist454_sync_in_aunroll_vunroll_x_in_c1_eni67_454_590_rdcnt_a = {1'b0, redist454_sync_in_aunroll_vunroll_x_in_c1_eni67_454_590_wraddr_q};
    assign redist454_sync_in_aunroll_vunroll_x_in_c1_eni67_454_590_rdcnt_b = {1'b0, redist197_sync_in_aunroll_vunroll_x_in_c1_eni67_198_590_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist454_sync_in_aunroll_vunroll_x_in_c1_eni67_454_590_rdcnt_o <= $unsigned(redist454_sync_in_aunroll_vunroll_x_in_c1_eni67_454_590_rdcnt_a) + $unsigned(redist454_sync_in_aunroll_vunroll_x_in_c1_eni67_454_590_rdcnt_b);
        end
    end
    assign redist454_sync_in_aunroll_vunroll_x_in_c1_eni67_454_590_rdcnt_q = redist454_sync_in_aunroll_vunroll_x_in_c1_eni67_454_590_rdcnt_o[10:0];

    // redist454_sync_in_aunroll_vunroll_x_in_c1_eni67_454_590_inputreg0(DELAY,3464)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist454_sync_in_aunroll_vunroll_x_in_c1_eni67_454_590_inputreg0_q <= in_c1_eni67_454;
        end
    end

    // redist454_sync_in_aunroll_vunroll_x_in_c1_eni67_454_590_wraddr(COUNTER,3467)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist454_sync_in_aunroll_vunroll_x_in_c1_eni67_454_590_wraddr_i <= $unsigned(redist454_sync_in_aunroll_vunroll_x_in_c1_eni67_454_590_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist454_sync_in_aunroll_vunroll_x_in_c1_eni67_454_590_wraddr_q = redist454_sync_in_aunroll_vunroll_x_in_c1_eni67_454_590_wraddr_i[9:0];

    // redist454_sync_in_aunroll_vunroll_x_in_c1_eni67_454_590_mem(DUALMEM,3466)
    assign redist454_sync_in_aunroll_vunroll_x_in_c1_eni67_454_590_mem_ia = redist454_sync_in_aunroll_vunroll_x_in_c1_eni67_454_590_inputreg0_q;
    assign redist454_sync_in_aunroll_vunroll_x_in_c1_eni67_454_590_mem_aa = redist454_sync_in_aunroll_vunroll_x_in_c1_eni67_454_590_wraddr_q;
    assign redist454_sync_in_aunroll_vunroll_x_in_c1_eni67_454_590_mem_ab = redist454_sync_in_aunroll_vunroll_x_in_c1_eni67_454_590_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist454_sync_in_aunroll_vunroll_x_in_c1_eni67_454_590_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist454_sync_in_aunroll_vunroll_x_in_c1_eni67_454_590_mem_aa),
        .data_a(redist454_sync_in_aunroll_vunroll_x_in_c1_eni67_454_590_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist454_sync_in_aunroll_vunroll_x_in_c1_eni67_454_590_mem_ab),
        .q_b(redist454_sync_in_aunroll_vunroll_x_in_c1_eni67_454_590_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist454_sync_in_aunroll_vunroll_x_in_c1_eni67_454_590_mem_q = redist454_sync_in_aunroll_vunroll_x_in_c1_eni67_454_590_mem_iq[31:0];

    // redist454_sync_in_aunroll_vunroll_x_in_c1_eni67_454_590_outputreg0(DELAY,3465)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist454_sync_in_aunroll_vunroll_x_in_c1_eni67_454_590_outputreg0_q <= redist454_sync_in_aunroll_vunroll_x_in_c1_eni67_454_590_mem_q;
        end
    end

    // redist197_sync_in_aunroll_vunroll_x_in_c1_eni67_198_590_rdcnt(ADD,1954)
    assign redist197_sync_in_aunroll_vunroll_x_in_c1_eni67_198_590_rdcnt_a = {1'b0, redist197_sync_in_aunroll_vunroll_x_in_c1_eni67_198_590_wraddr_q};
    assign redist197_sync_in_aunroll_vunroll_x_in_c1_eni67_198_590_rdcnt_b = {1'b0, redist197_sync_in_aunroll_vunroll_x_in_c1_eni67_198_590_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist197_sync_in_aunroll_vunroll_x_in_c1_eni67_198_590_rdcnt_o <= $unsigned(redist197_sync_in_aunroll_vunroll_x_in_c1_eni67_198_590_rdcnt_a) + $unsigned(redist197_sync_in_aunroll_vunroll_x_in_c1_eni67_198_590_rdcnt_b);
        end
    end
    assign redist197_sync_in_aunroll_vunroll_x_in_c1_eni67_198_590_rdcnt_q = redist197_sync_in_aunroll_vunroll_x_in_c1_eni67_198_590_rdcnt_o[10:0];

    // redist197_sync_in_aunroll_vunroll_x_in_c1_eni67_198_590_inputreg0(DELAY,1949)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist197_sync_in_aunroll_vunroll_x_in_c1_eni67_198_590_inputreg0_q <= in_c1_eni67_198;
        end
    end

    // redist197_sync_in_aunroll_vunroll_x_in_c1_eni67_198_590_wraddr(COUNTER,1952)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist197_sync_in_aunroll_vunroll_x_in_c1_eni67_198_590_wraddr_i <= $unsigned(redist197_sync_in_aunroll_vunroll_x_in_c1_eni67_198_590_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist197_sync_in_aunroll_vunroll_x_in_c1_eni67_198_590_wraddr_q = redist197_sync_in_aunroll_vunroll_x_in_c1_eni67_198_590_wraddr_i[9:0];

    // redist197_sync_in_aunroll_vunroll_x_in_c1_eni67_198_590_mem(DUALMEM,1951)
    assign redist197_sync_in_aunroll_vunroll_x_in_c1_eni67_198_590_mem_ia = redist197_sync_in_aunroll_vunroll_x_in_c1_eni67_198_590_inputreg0_q;
    assign redist197_sync_in_aunroll_vunroll_x_in_c1_eni67_198_590_mem_aa = redist197_sync_in_aunroll_vunroll_x_in_c1_eni67_198_590_wraddr_q;
    assign redist197_sync_in_aunroll_vunroll_x_in_c1_eni67_198_590_mem_ab = redist197_sync_in_aunroll_vunroll_x_in_c1_eni67_198_590_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist197_sync_in_aunroll_vunroll_x_in_c1_eni67_198_590_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist197_sync_in_aunroll_vunroll_x_in_c1_eni67_198_590_mem_aa),
        .data_a(redist197_sync_in_aunroll_vunroll_x_in_c1_eni67_198_590_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist197_sync_in_aunroll_vunroll_x_in_c1_eni67_198_590_mem_ab),
        .q_b(redist197_sync_in_aunroll_vunroll_x_in_c1_eni67_198_590_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist197_sync_in_aunroll_vunroll_x_in_c1_eni67_198_590_mem_q = redist197_sync_in_aunroll_vunroll_x_in_c1_eni67_198_590_mem_iq[31:0];

    // redist197_sync_in_aunroll_vunroll_x_in_c1_eni67_198_590_outputreg0(DELAY,1950)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist197_sync_in_aunroll_vunroll_x_in_c1_eni67_198_590_outputreg0_q <= redist197_sync_in_aunroll_vunroll_x_in_c1_eni67_198_590_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod603_cnn2317_dspb_native_dot_product_vunroll_x(BLACKBOX,105)@1681
    // in in_0@1682
    // in in_1@1682
    // in in_scalarProductPortChainin@1682
    // out out_primWireOut@1687
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000097Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod603_cnn2317_dspb_native_dot_product_vunroll_x (
        .in_0(redist197_sync_in_aunroll_vunroll_x_in_c1_eni67_198_590_outputreg0_q),
        .in_1(redist454_sync_in_aunroll_vunroll_x_in_c1_eni67_454_590_outputreg0_q),
        .in_2(redist196_sync_in_aunroll_vunroll_x_in_c1_eni67_197_589_outputreg0_q),
        .in_3(redist453_sync_in_aunroll_vunroll_x_in_c1_eni67_453_589_outputreg0_q),
        .in_scalarProductPortChainin(redist545_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod598_cnn2310_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod603_cnn2317_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist544_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod603_cnn2317_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,685)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist544_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod603_cnn2317_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod603_cnn2317_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist198_sync_in_aunroll_vunroll_x_in_c1_eni67_199_595_offset(CONSTANT,1959)
    assign redist198_sync_in_aunroll_vunroll_x_in_c1_eni67_199_595_offset_q = 10'b0110110010;

    // redist455_sync_in_aunroll_vunroll_x_in_c1_eni67_455_595_rdcnt(ADD,3475)
    assign redist455_sync_in_aunroll_vunroll_x_in_c1_eni67_455_595_rdcnt_a = {1'b0, redist455_sync_in_aunroll_vunroll_x_in_c1_eni67_455_595_wraddr_q};
    assign redist455_sync_in_aunroll_vunroll_x_in_c1_eni67_455_595_rdcnt_b = {1'b0, redist198_sync_in_aunroll_vunroll_x_in_c1_eni67_199_595_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist455_sync_in_aunroll_vunroll_x_in_c1_eni67_455_595_rdcnt_o <= $unsigned(redist455_sync_in_aunroll_vunroll_x_in_c1_eni67_455_595_rdcnt_a) + $unsigned(redist455_sync_in_aunroll_vunroll_x_in_c1_eni67_455_595_rdcnt_b);
        end
    end
    assign redist455_sync_in_aunroll_vunroll_x_in_c1_eni67_455_595_rdcnt_q = redist455_sync_in_aunroll_vunroll_x_in_c1_eni67_455_595_rdcnt_o[10:0];

    // redist455_sync_in_aunroll_vunroll_x_in_c1_eni67_455_595_inputreg0(DELAY,3470)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist455_sync_in_aunroll_vunroll_x_in_c1_eni67_455_595_inputreg0_q <= in_c1_eni67_455;
        end
    end

    // redist455_sync_in_aunroll_vunroll_x_in_c1_eni67_455_595_wraddr(COUNTER,3473)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist455_sync_in_aunroll_vunroll_x_in_c1_eni67_455_595_wraddr_i <= $unsigned(redist455_sync_in_aunroll_vunroll_x_in_c1_eni67_455_595_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist455_sync_in_aunroll_vunroll_x_in_c1_eni67_455_595_wraddr_q = redist455_sync_in_aunroll_vunroll_x_in_c1_eni67_455_595_wraddr_i[9:0];

    // redist455_sync_in_aunroll_vunroll_x_in_c1_eni67_455_595_mem(DUALMEM,3472)
    assign redist455_sync_in_aunroll_vunroll_x_in_c1_eni67_455_595_mem_ia = redist455_sync_in_aunroll_vunroll_x_in_c1_eni67_455_595_inputreg0_q;
    assign redist455_sync_in_aunroll_vunroll_x_in_c1_eni67_455_595_mem_aa = redist455_sync_in_aunroll_vunroll_x_in_c1_eni67_455_595_wraddr_q;
    assign redist455_sync_in_aunroll_vunroll_x_in_c1_eni67_455_595_mem_ab = redist455_sync_in_aunroll_vunroll_x_in_c1_eni67_455_595_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist455_sync_in_aunroll_vunroll_x_in_c1_eni67_455_595_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist455_sync_in_aunroll_vunroll_x_in_c1_eni67_455_595_mem_aa),
        .data_a(redist455_sync_in_aunroll_vunroll_x_in_c1_eni67_455_595_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist455_sync_in_aunroll_vunroll_x_in_c1_eni67_455_595_mem_ab),
        .q_b(redist455_sync_in_aunroll_vunroll_x_in_c1_eni67_455_595_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist455_sync_in_aunroll_vunroll_x_in_c1_eni67_455_595_mem_q = redist455_sync_in_aunroll_vunroll_x_in_c1_eni67_455_595_mem_iq[31:0];

    // redist455_sync_in_aunroll_vunroll_x_in_c1_eni67_455_595_outputreg0(DELAY,3471)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist455_sync_in_aunroll_vunroll_x_in_c1_eni67_455_595_outputreg0_q <= redist455_sync_in_aunroll_vunroll_x_in_c1_eni67_455_595_mem_q;
        end
    end

    // redist198_sync_in_aunroll_vunroll_x_in_c1_eni67_199_595_rdcnt(ADD,1960)
    assign redist198_sync_in_aunroll_vunroll_x_in_c1_eni67_199_595_rdcnt_a = {1'b0, redist198_sync_in_aunroll_vunroll_x_in_c1_eni67_199_595_wraddr_q};
    assign redist198_sync_in_aunroll_vunroll_x_in_c1_eni67_199_595_rdcnt_b = {1'b0, redist198_sync_in_aunroll_vunroll_x_in_c1_eni67_199_595_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist198_sync_in_aunroll_vunroll_x_in_c1_eni67_199_595_rdcnt_o <= $unsigned(redist198_sync_in_aunroll_vunroll_x_in_c1_eni67_199_595_rdcnt_a) + $unsigned(redist198_sync_in_aunroll_vunroll_x_in_c1_eni67_199_595_rdcnt_b);
        end
    end
    assign redist198_sync_in_aunroll_vunroll_x_in_c1_eni67_199_595_rdcnt_q = redist198_sync_in_aunroll_vunroll_x_in_c1_eni67_199_595_rdcnt_o[10:0];

    // redist198_sync_in_aunroll_vunroll_x_in_c1_eni67_199_595_inputreg0(DELAY,1955)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist198_sync_in_aunroll_vunroll_x_in_c1_eni67_199_595_inputreg0_q <= in_c1_eni67_199;
        end
    end

    // redist198_sync_in_aunroll_vunroll_x_in_c1_eni67_199_595_wraddr(COUNTER,1958)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist198_sync_in_aunroll_vunroll_x_in_c1_eni67_199_595_wraddr_i <= $unsigned(redist198_sync_in_aunroll_vunroll_x_in_c1_eni67_199_595_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist198_sync_in_aunroll_vunroll_x_in_c1_eni67_199_595_wraddr_q = redist198_sync_in_aunroll_vunroll_x_in_c1_eni67_199_595_wraddr_i[9:0];

    // redist198_sync_in_aunroll_vunroll_x_in_c1_eni67_199_595_mem(DUALMEM,1957)
    assign redist198_sync_in_aunroll_vunroll_x_in_c1_eni67_199_595_mem_ia = redist198_sync_in_aunroll_vunroll_x_in_c1_eni67_199_595_inputreg0_q;
    assign redist198_sync_in_aunroll_vunroll_x_in_c1_eni67_199_595_mem_aa = redist198_sync_in_aunroll_vunroll_x_in_c1_eni67_199_595_wraddr_q;
    assign redist198_sync_in_aunroll_vunroll_x_in_c1_eni67_199_595_mem_ab = redist198_sync_in_aunroll_vunroll_x_in_c1_eni67_199_595_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist198_sync_in_aunroll_vunroll_x_in_c1_eni67_199_595_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist198_sync_in_aunroll_vunroll_x_in_c1_eni67_199_595_mem_aa),
        .data_a(redist198_sync_in_aunroll_vunroll_x_in_c1_eni67_199_595_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist198_sync_in_aunroll_vunroll_x_in_c1_eni67_199_595_mem_ab),
        .q_b(redist198_sync_in_aunroll_vunroll_x_in_c1_eni67_199_595_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist198_sync_in_aunroll_vunroll_x_in_c1_eni67_199_595_mem_q = redist198_sync_in_aunroll_vunroll_x_in_c1_eni67_199_595_mem_iq[31:0];

    // redist198_sync_in_aunroll_vunroll_x_in_c1_eni67_199_595_outputreg0(DELAY,1956)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist198_sync_in_aunroll_vunroll_x_in_c1_eni67_199_595_outputreg0_q <= redist198_sync_in_aunroll_vunroll_x_in_c1_eni67_199_595_mem_q;
        end
    end

    // redist199_sync_in_aunroll_vunroll_x_in_c1_eni67_200_596_offset(CONSTANT,1965)
    assign redist199_sync_in_aunroll_vunroll_x_in_c1_eni67_200_596_offset_q = 10'b0110110001;

    // redist456_sync_in_aunroll_vunroll_x_in_c1_eni67_456_596_rdcnt(ADD,3481)
    assign redist456_sync_in_aunroll_vunroll_x_in_c1_eni67_456_596_rdcnt_a = {1'b0, redist456_sync_in_aunroll_vunroll_x_in_c1_eni67_456_596_wraddr_q};
    assign redist456_sync_in_aunroll_vunroll_x_in_c1_eni67_456_596_rdcnt_b = {1'b0, redist199_sync_in_aunroll_vunroll_x_in_c1_eni67_200_596_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist456_sync_in_aunroll_vunroll_x_in_c1_eni67_456_596_rdcnt_o <= $unsigned(redist456_sync_in_aunroll_vunroll_x_in_c1_eni67_456_596_rdcnt_a) + $unsigned(redist456_sync_in_aunroll_vunroll_x_in_c1_eni67_456_596_rdcnt_b);
        end
    end
    assign redist456_sync_in_aunroll_vunroll_x_in_c1_eni67_456_596_rdcnt_q = redist456_sync_in_aunroll_vunroll_x_in_c1_eni67_456_596_rdcnt_o[10:0];

    // redist456_sync_in_aunroll_vunroll_x_in_c1_eni67_456_596_inputreg0(DELAY,3476)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist456_sync_in_aunroll_vunroll_x_in_c1_eni67_456_596_inputreg0_q <= in_c1_eni67_456;
        end
    end

    // redist456_sync_in_aunroll_vunroll_x_in_c1_eni67_456_596_wraddr(COUNTER,3479)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist456_sync_in_aunroll_vunroll_x_in_c1_eni67_456_596_wraddr_i <= $unsigned(redist456_sync_in_aunroll_vunroll_x_in_c1_eni67_456_596_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist456_sync_in_aunroll_vunroll_x_in_c1_eni67_456_596_wraddr_q = redist456_sync_in_aunroll_vunroll_x_in_c1_eni67_456_596_wraddr_i[9:0];

    // redist456_sync_in_aunroll_vunroll_x_in_c1_eni67_456_596_mem(DUALMEM,3478)
    assign redist456_sync_in_aunroll_vunroll_x_in_c1_eni67_456_596_mem_ia = redist456_sync_in_aunroll_vunroll_x_in_c1_eni67_456_596_inputreg0_q;
    assign redist456_sync_in_aunroll_vunroll_x_in_c1_eni67_456_596_mem_aa = redist456_sync_in_aunroll_vunroll_x_in_c1_eni67_456_596_wraddr_q;
    assign redist456_sync_in_aunroll_vunroll_x_in_c1_eni67_456_596_mem_ab = redist456_sync_in_aunroll_vunroll_x_in_c1_eni67_456_596_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist456_sync_in_aunroll_vunroll_x_in_c1_eni67_456_596_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist456_sync_in_aunroll_vunroll_x_in_c1_eni67_456_596_mem_aa),
        .data_a(redist456_sync_in_aunroll_vunroll_x_in_c1_eni67_456_596_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist456_sync_in_aunroll_vunroll_x_in_c1_eni67_456_596_mem_ab),
        .q_b(redist456_sync_in_aunroll_vunroll_x_in_c1_eni67_456_596_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist456_sync_in_aunroll_vunroll_x_in_c1_eni67_456_596_mem_q = redist456_sync_in_aunroll_vunroll_x_in_c1_eni67_456_596_mem_iq[31:0];

    // redist456_sync_in_aunroll_vunroll_x_in_c1_eni67_456_596_outputreg0(DELAY,3477)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist456_sync_in_aunroll_vunroll_x_in_c1_eni67_456_596_outputreg0_q <= redist456_sync_in_aunroll_vunroll_x_in_c1_eni67_456_596_mem_q;
        end
    end

    // redist199_sync_in_aunroll_vunroll_x_in_c1_eni67_200_596_rdcnt(ADD,1966)
    assign redist199_sync_in_aunroll_vunroll_x_in_c1_eni67_200_596_rdcnt_a = {1'b0, redist199_sync_in_aunroll_vunroll_x_in_c1_eni67_200_596_wraddr_q};
    assign redist199_sync_in_aunroll_vunroll_x_in_c1_eni67_200_596_rdcnt_b = {1'b0, redist199_sync_in_aunroll_vunroll_x_in_c1_eni67_200_596_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist199_sync_in_aunroll_vunroll_x_in_c1_eni67_200_596_rdcnt_o <= $unsigned(redist199_sync_in_aunroll_vunroll_x_in_c1_eni67_200_596_rdcnt_a) + $unsigned(redist199_sync_in_aunroll_vunroll_x_in_c1_eni67_200_596_rdcnt_b);
        end
    end
    assign redist199_sync_in_aunroll_vunroll_x_in_c1_eni67_200_596_rdcnt_q = redist199_sync_in_aunroll_vunroll_x_in_c1_eni67_200_596_rdcnt_o[10:0];

    // redist199_sync_in_aunroll_vunroll_x_in_c1_eni67_200_596_inputreg0(DELAY,1961)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist199_sync_in_aunroll_vunroll_x_in_c1_eni67_200_596_inputreg0_q <= in_c1_eni67_200;
        end
    end

    // redist199_sync_in_aunroll_vunroll_x_in_c1_eni67_200_596_wraddr(COUNTER,1964)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist199_sync_in_aunroll_vunroll_x_in_c1_eni67_200_596_wraddr_i <= $unsigned(redist199_sync_in_aunroll_vunroll_x_in_c1_eni67_200_596_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist199_sync_in_aunroll_vunroll_x_in_c1_eni67_200_596_wraddr_q = redist199_sync_in_aunroll_vunroll_x_in_c1_eni67_200_596_wraddr_i[9:0];

    // redist199_sync_in_aunroll_vunroll_x_in_c1_eni67_200_596_mem(DUALMEM,1963)
    assign redist199_sync_in_aunroll_vunroll_x_in_c1_eni67_200_596_mem_ia = redist199_sync_in_aunroll_vunroll_x_in_c1_eni67_200_596_inputreg0_q;
    assign redist199_sync_in_aunroll_vunroll_x_in_c1_eni67_200_596_mem_aa = redist199_sync_in_aunroll_vunroll_x_in_c1_eni67_200_596_wraddr_q;
    assign redist199_sync_in_aunroll_vunroll_x_in_c1_eni67_200_596_mem_ab = redist199_sync_in_aunroll_vunroll_x_in_c1_eni67_200_596_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist199_sync_in_aunroll_vunroll_x_in_c1_eni67_200_596_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist199_sync_in_aunroll_vunroll_x_in_c1_eni67_200_596_mem_aa),
        .data_a(redist199_sync_in_aunroll_vunroll_x_in_c1_eni67_200_596_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist199_sync_in_aunroll_vunroll_x_in_c1_eni67_200_596_mem_ab),
        .q_b(redist199_sync_in_aunroll_vunroll_x_in_c1_eni67_200_596_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist199_sync_in_aunroll_vunroll_x_in_c1_eni67_200_596_mem_q = redist199_sync_in_aunroll_vunroll_x_in_c1_eni67_200_596_mem_iq[31:0];

    // redist199_sync_in_aunroll_vunroll_x_in_c1_eni67_200_596_outputreg0(DELAY,1962)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist199_sync_in_aunroll_vunroll_x_in_c1_eni67_200_596_outputreg0_q <= redist199_sync_in_aunroll_vunroll_x_in_c1_eni67_200_596_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod608_cnn2323_dspb_native_dot_product_vunroll_x(BLACKBOX,106)@1687
    // in in_0@1688
    // in in_1@1688
    // in in_scalarProductPortChainin@1688
    // out out_primWireOut@1693
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000098Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod608_cnn2323_dspb_native_dot_product_vunroll_x (
        .in_0(redist199_sync_in_aunroll_vunroll_x_in_c1_eni67_200_596_outputreg0_q),
        .in_1(redist456_sync_in_aunroll_vunroll_x_in_c1_eni67_456_596_outputreg0_q),
        .in_2(redist198_sync_in_aunroll_vunroll_x_in_c1_eni67_199_595_outputreg0_q),
        .in_3(redist455_sync_in_aunroll_vunroll_x_in_c1_eni67_455_595_outputreg0_q),
        .in_scalarProductPortChainin(redist544_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod603_cnn2317_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod608_cnn2323_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist543_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod608_cnn2323_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,684)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist543_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod608_cnn2323_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod608_cnn2323_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist200_sync_in_aunroll_vunroll_x_in_c1_eni67_201_601_offset(CONSTANT,1971)
    assign redist200_sync_in_aunroll_vunroll_x_in_c1_eni67_201_601_offset_q = 10'b0110101100;

    // redist457_sync_in_aunroll_vunroll_x_in_c1_eni67_457_601_rdcnt(ADD,3487)
    assign redist457_sync_in_aunroll_vunroll_x_in_c1_eni67_457_601_rdcnt_a = {1'b0, redist457_sync_in_aunroll_vunroll_x_in_c1_eni67_457_601_wraddr_q};
    assign redist457_sync_in_aunroll_vunroll_x_in_c1_eni67_457_601_rdcnt_b = {1'b0, redist200_sync_in_aunroll_vunroll_x_in_c1_eni67_201_601_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist457_sync_in_aunroll_vunroll_x_in_c1_eni67_457_601_rdcnt_o <= $unsigned(redist457_sync_in_aunroll_vunroll_x_in_c1_eni67_457_601_rdcnt_a) + $unsigned(redist457_sync_in_aunroll_vunroll_x_in_c1_eni67_457_601_rdcnt_b);
        end
    end
    assign redist457_sync_in_aunroll_vunroll_x_in_c1_eni67_457_601_rdcnt_q = redist457_sync_in_aunroll_vunroll_x_in_c1_eni67_457_601_rdcnt_o[10:0];

    // redist457_sync_in_aunroll_vunroll_x_in_c1_eni67_457_601_inputreg0(DELAY,3482)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist457_sync_in_aunroll_vunroll_x_in_c1_eni67_457_601_inputreg0_q <= in_c1_eni67_457;
        end
    end

    // redist457_sync_in_aunroll_vunroll_x_in_c1_eni67_457_601_wraddr(COUNTER,3485)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist457_sync_in_aunroll_vunroll_x_in_c1_eni67_457_601_wraddr_i <= $unsigned(redist457_sync_in_aunroll_vunroll_x_in_c1_eni67_457_601_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist457_sync_in_aunroll_vunroll_x_in_c1_eni67_457_601_wraddr_q = redist457_sync_in_aunroll_vunroll_x_in_c1_eni67_457_601_wraddr_i[9:0];

    // redist457_sync_in_aunroll_vunroll_x_in_c1_eni67_457_601_mem(DUALMEM,3484)
    assign redist457_sync_in_aunroll_vunroll_x_in_c1_eni67_457_601_mem_ia = redist457_sync_in_aunroll_vunroll_x_in_c1_eni67_457_601_inputreg0_q;
    assign redist457_sync_in_aunroll_vunroll_x_in_c1_eni67_457_601_mem_aa = redist457_sync_in_aunroll_vunroll_x_in_c1_eni67_457_601_wraddr_q;
    assign redist457_sync_in_aunroll_vunroll_x_in_c1_eni67_457_601_mem_ab = redist457_sync_in_aunroll_vunroll_x_in_c1_eni67_457_601_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist457_sync_in_aunroll_vunroll_x_in_c1_eni67_457_601_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist457_sync_in_aunroll_vunroll_x_in_c1_eni67_457_601_mem_aa),
        .data_a(redist457_sync_in_aunroll_vunroll_x_in_c1_eni67_457_601_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist457_sync_in_aunroll_vunroll_x_in_c1_eni67_457_601_mem_ab),
        .q_b(redist457_sync_in_aunroll_vunroll_x_in_c1_eni67_457_601_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist457_sync_in_aunroll_vunroll_x_in_c1_eni67_457_601_mem_q = redist457_sync_in_aunroll_vunroll_x_in_c1_eni67_457_601_mem_iq[31:0];

    // redist457_sync_in_aunroll_vunroll_x_in_c1_eni67_457_601_outputreg0(DELAY,3483)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist457_sync_in_aunroll_vunroll_x_in_c1_eni67_457_601_outputreg0_q <= redist457_sync_in_aunroll_vunroll_x_in_c1_eni67_457_601_mem_q;
        end
    end

    // redist200_sync_in_aunroll_vunroll_x_in_c1_eni67_201_601_rdcnt(ADD,1972)
    assign redist200_sync_in_aunroll_vunroll_x_in_c1_eni67_201_601_rdcnt_a = {1'b0, redist200_sync_in_aunroll_vunroll_x_in_c1_eni67_201_601_wraddr_q};
    assign redist200_sync_in_aunroll_vunroll_x_in_c1_eni67_201_601_rdcnt_b = {1'b0, redist200_sync_in_aunroll_vunroll_x_in_c1_eni67_201_601_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist200_sync_in_aunroll_vunroll_x_in_c1_eni67_201_601_rdcnt_o <= $unsigned(redist200_sync_in_aunroll_vunroll_x_in_c1_eni67_201_601_rdcnt_a) + $unsigned(redist200_sync_in_aunroll_vunroll_x_in_c1_eni67_201_601_rdcnt_b);
        end
    end
    assign redist200_sync_in_aunroll_vunroll_x_in_c1_eni67_201_601_rdcnt_q = redist200_sync_in_aunroll_vunroll_x_in_c1_eni67_201_601_rdcnt_o[10:0];

    // redist200_sync_in_aunroll_vunroll_x_in_c1_eni67_201_601_inputreg0(DELAY,1967)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist200_sync_in_aunroll_vunroll_x_in_c1_eni67_201_601_inputreg0_q <= in_c1_eni67_201;
        end
    end

    // redist200_sync_in_aunroll_vunroll_x_in_c1_eni67_201_601_wraddr(COUNTER,1970)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist200_sync_in_aunroll_vunroll_x_in_c1_eni67_201_601_wraddr_i <= $unsigned(redist200_sync_in_aunroll_vunroll_x_in_c1_eni67_201_601_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist200_sync_in_aunroll_vunroll_x_in_c1_eni67_201_601_wraddr_q = redist200_sync_in_aunroll_vunroll_x_in_c1_eni67_201_601_wraddr_i[9:0];

    // redist200_sync_in_aunroll_vunroll_x_in_c1_eni67_201_601_mem(DUALMEM,1969)
    assign redist200_sync_in_aunroll_vunroll_x_in_c1_eni67_201_601_mem_ia = redist200_sync_in_aunroll_vunroll_x_in_c1_eni67_201_601_inputreg0_q;
    assign redist200_sync_in_aunroll_vunroll_x_in_c1_eni67_201_601_mem_aa = redist200_sync_in_aunroll_vunroll_x_in_c1_eni67_201_601_wraddr_q;
    assign redist200_sync_in_aunroll_vunroll_x_in_c1_eni67_201_601_mem_ab = redist200_sync_in_aunroll_vunroll_x_in_c1_eni67_201_601_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist200_sync_in_aunroll_vunroll_x_in_c1_eni67_201_601_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist200_sync_in_aunroll_vunroll_x_in_c1_eni67_201_601_mem_aa),
        .data_a(redist200_sync_in_aunroll_vunroll_x_in_c1_eni67_201_601_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist200_sync_in_aunroll_vunroll_x_in_c1_eni67_201_601_mem_ab),
        .q_b(redist200_sync_in_aunroll_vunroll_x_in_c1_eni67_201_601_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist200_sync_in_aunroll_vunroll_x_in_c1_eni67_201_601_mem_q = redist200_sync_in_aunroll_vunroll_x_in_c1_eni67_201_601_mem_iq[31:0];

    // redist200_sync_in_aunroll_vunroll_x_in_c1_eni67_201_601_outputreg0(DELAY,1968)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist200_sync_in_aunroll_vunroll_x_in_c1_eni67_201_601_outputreg0_q <= redist200_sync_in_aunroll_vunroll_x_in_c1_eni67_201_601_mem_q;
        end
    end

    // redist201_sync_in_aunroll_vunroll_x_in_c1_eni67_202_602_offset(CONSTANT,1977)
    assign redist201_sync_in_aunroll_vunroll_x_in_c1_eni67_202_602_offset_q = 10'b0110101011;

    // redist458_sync_in_aunroll_vunroll_x_in_c1_eni67_458_602_rdcnt(ADD,3493)
    assign redist458_sync_in_aunroll_vunroll_x_in_c1_eni67_458_602_rdcnt_a = {1'b0, redist458_sync_in_aunroll_vunroll_x_in_c1_eni67_458_602_wraddr_q};
    assign redist458_sync_in_aunroll_vunroll_x_in_c1_eni67_458_602_rdcnt_b = {1'b0, redist201_sync_in_aunroll_vunroll_x_in_c1_eni67_202_602_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist458_sync_in_aunroll_vunroll_x_in_c1_eni67_458_602_rdcnt_o <= $unsigned(redist458_sync_in_aunroll_vunroll_x_in_c1_eni67_458_602_rdcnt_a) + $unsigned(redist458_sync_in_aunroll_vunroll_x_in_c1_eni67_458_602_rdcnt_b);
        end
    end
    assign redist458_sync_in_aunroll_vunroll_x_in_c1_eni67_458_602_rdcnt_q = redist458_sync_in_aunroll_vunroll_x_in_c1_eni67_458_602_rdcnt_o[10:0];

    // redist458_sync_in_aunroll_vunroll_x_in_c1_eni67_458_602_inputreg0(DELAY,3488)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist458_sync_in_aunroll_vunroll_x_in_c1_eni67_458_602_inputreg0_q <= in_c1_eni67_458;
        end
    end

    // redist458_sync_in_aunroll_vunroll_x_in_c1_eni67_458_602_wraddr(COUNTER,3491)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist458_sync_in_aunroll_vunroll_x_in_c1_eni67_458_602_wraddr_i <= $unsigned(redist458_sync_in_aunroll_vunroll_x_in_c1_eni67_458_602_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist458_sync_in_aunroll_vunroll_x_in_c1_eni67_458_602_wraddr_q = redist458_sync_in_aunroll_vunroll_x_in_c1_eni67_458_602_wraddr_i[9:0];

    // redist458_sync_in_aunroll_vunroll_x_in_c1_eni67_458_602_mem(DUALMEM,3490)
    assign redist458_sync_in_aunroll_vunroll_x_in_c1_eni67_458_602_mem_ia = redist458_sync_in_aunroll_vunroll_x_in_c1_eni67_458_602_inputreg0_q;
    assign redist458_sync_in_aunroll_vunroll_x_in_c1_eni67_458_602_mem_aa = redist458_sync_in_aunroll_vunroll_x_in_c1_eni67_458_602_wraddr_q;
    assign redist458_sync_in_aunroll_vunroll_x_in_c1_eni67_458_602_mem_ab = redist458_sync_in_aunroll_vunroll_x_in_c1_eni67_458_602_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist458_sync_in_aunroll_vunroll_x_in_c1_eni67_458_602_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist458_sync_in_aunroll_vunroll_x_in_c1_eni67_458_602_mem_aa),
        .data_a(redist458_sync_in_aunroll_vunroll_x_in_c1_eni67_458_602_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist458_sync_in_aunroll_vunroll_x_in_c1_eni67_458_602_mem_ab),
        .q_b(redist458_sync_in_aunroll_vunroll_x_in_c1_eni67_458_602_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist458_sync_in_aunroll_vunroll_x_in_c1_eni67_458_602_mem_q = redist458_sync_in_aunroll_vunroll_x_in_c1_eni67_458_602_mem_iq[31:0];

    // redist458_sync_in_aunroll_vunroll_x_in_c1_eni67_458_602_outputreg0(DELAY,3489)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist458_sync_in_aunroll_vunroll_x_in_c1_eni67_458_602_outputreg0_q <= redist458_sync_in_aunroll_vunroll_x_in_c1_eni67_458_602_mem_q;
        end
    end

    // redist201_sync_in_aunroll_vunroll_x_in_c1_eni67_202_602_rdcnt(ADD,1978)
    assign redist201_sync_in_aunroll_vunroll_x_in_c1_eni67_202_602_rdcnt_a = {1'b0, redist201_sync_in_aunroll_vunroll_x_in_c1_eni67_202_602_wraddr_q};
    assign redist201_sync_in_aunroll_vunroll_x_in_c1_eni67_202_602_rdcnt_b = {1'b0, redist201_sync_in_aunroll_vunroll_x_in_c1_eni67_202_602_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist201_sync_in_aunroll_vunroll_x_in_c1_eni67_202_602_rdcnt_o <= $unsigned(redist201_sync_in_aunroll_vunroll_x_in_c1_eni67_202_602_rdcnt_a) + $unsigned(redist201_sync_in_aunroll_vunroll_x_in_c1_eni67_202_602_rdcnt_b);
        end
    end
    assign redist201_sync_in_aunroll_vunroll_x_in_c1_eni67_202_602_rdcnt_q = redist201_sync_in_aunroll_vunroll_x_in_c1_eni67_202_602_rdcnt_o[10:0];

    // redist201_sync_in_aunroll_vunroll_x_in_c1_eni67_202_602_inputreg0(DELAY,1973)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist201_sync_in_aunroll_vunroll_x_in_c1_eni67_202_602_inputreg0_q <= in_c1_eni67_202;
        end
    end

    // redist201_sync_in_aunroll_vunroll_x_in_c1_eni67_202_602_wraddr(COUNTER,1976)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist201_sync_in_aunroll_vunroll_x_in_c1_eni67_202_602_wraddr_i <= $unsigned(redist201_sync_in_aunroll_vunroll_x_in_c1_eni67_202_602_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist201_sync_in_aunroll_vunroll_x_in_c1_eni67_202_602_wraddr_q = redist201_sync_in_aunroll_vunroll_x_in_c1_eni67_202_602_wraddr_i[9:0];

    // redist201_sync_in_aunroll_vunroll_x_in_c1_eni67_202_602_mem(DUALMEM,1975)
    assign redist201_sync_in_aunroll_vunroll_x_in_c1_eni67_202_602_mem_ia = redist201_sync_in_aunroll_vunroll_x_in_c1_eni67_202_602_inputreg0_q;
    assign redist201_sync_in_aunroll_vunroll_x_in_c1_eni67_202_602_mem_aa = redist201_sync_in_aunroll_vunroll_x_in_c1_eni67_202_602_wraddr_q;
    assign redist201_sync_in_aunroll_vunroll_x_in_c1_eni67_202_602_mem_ab = redist201_sync_in_aunroll_vunroll_x_in_c1_eni67_202_602_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist201_sync_in_aunroll_vunroll_x_in_c1_eni67_202_602_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist201_sync_in_aunroll_vunroll_x_in_c1_eni67_202_602_mem_aa),
        .data_a(redist201_sync_in_aunroll_vunroll_x_in_c1_eni67_202_602_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist201_sync_in_aunroll_vunroll_x_in_c1_eni67_202_602_mem_ab),
        .q_b(redist201_sync_in_aunroll_vunroll_x_in_c1_eni67_202_602_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist201_sync_in_aunroll_vunroll_x_in_c1_eni67_202_602_mem_q = redist201_sync_in_aunroll_vunroll_x_in_c1_eni67_202_602_mem_iq[31:0];

    // redist201_sync_in_aunroll_vunroll_x_in_c1_eni67_202_602_outputreg0(DELAY,1974)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist201_sync_in_aunroll_vunroll_x_in_c1_eni67_202_602_outputreg0_q <= redist201_sync_in_aunroll_vunroll_x_in_c1_eni67_202_602_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod613_cnn2330_dspb_native_dot_product_vunroll_x(BLACKBOX,107)@1693
    // in in_0@1694
    // in in_1@1694
    // in in_scalarProductPortChainin@1694
    // out out_primWireOut@1699
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000099Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod613_cnn2330_dspb_native_dot_product_vunroll_x (
        .in_0(redist201_sync_in_aunroll_vunroll_x_in_c1_eni67_202_602_outputreg0_q),
        .in_1(redist458_sync_in_aunroll_vunroll_x_in_c1_eni67_458_602_outputreg0_q),
        .in_2(redist200_sync_in_aunroll_vunroll_x_in_c1_eni67_201_601_outputreg0_q),
        .in_3(redist457_sync_in_aunroll_vunroll_x_in_c1_eni67_457_601_outputreg0_q),
        .in_scalarProductPortChainin(redist543_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod608_cnn2323_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod613_cnn2330_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist542_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod613_cnn2330_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,683)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist542_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod613_cnn2330_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod613_cnn2330_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist202_sync_in_aunroll_vunroll_x_in_c1_eni67_203_607_offset(CONSTANT,1983)
    assign redist202_sync_in_aunroll_vunroll_x_in_c1_eni67_203_607_offset_q = 10'b0110100110;

    // redist459_sync_in_aunroll_vunroll_x_in_c1_eni67_459_607_rdcnt(ADD,3499)
    assign redist459_sync_in_aunroll_vunroll_x_in_c1_eni67_459_607_rdcnt_a = {1'b0, redist459_sync_in_aunroll_vunroll_x_in_c1_eni67_459_607_wraddr_q};
    assign redist459_sync_in_aunroll_vunroll_x_in_c1_eni67_459_607_rdcnt_b = {1'b0, redist202_sync_in_aunroll_vunroll_x_in_c1_eni67_203_607_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist459_sync_in_aunroll_vunroll_x_in_c1_eni67_459_607_rdcnt_o <= $unsigned(redist459_sync_in_aunroll_vunroll_x_in_c1_eni67_459_607_rdcnt_a) + $unsigned(redist459_sync_in_aunroll_vunroll_x_in_c1_eni67_459_607_rdcnt_b);
        end
    end
    assign redist459_sync_in_aunroll_vunroll_x_in_c1_eni67_459_607_rdcnt_q = redist459_sync_in_aunroll_vunroll_x_in_c1_eni67_459_607_rdcnt_o[10:0];

    // redist459_sync_in_aunroll_vunroll_x_in_c1_eni67_459_607_inputreg0(DELAY,3494)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist459_sync_in_aunroll_vunroll_x_in_c1_eni67_459_607_inputreg0_q <= in_c1_eni67_459;
        end
    end

    // redist459_sync_in_aunroll_vunroll_x_in_c1_eni67_459_607_wraddr(COUNTER,3497)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist459_sync_in_aunroll_vunroll_x_in_c1_eni67_459_607_wraddr_i <= $unsigned(redist459_sync_in_aunroll_vunroll_x_in_c1_eni67_459_607_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist459_sync_in_aunroll_vunroll_x_in_c1_eni67_459_607_wraddr_q = redist459_sync_in_aunroll_vunroll_x_in_c1_eni67_459_607_wraddr_i[9:0];

    // redist459_sync_in_aunroll_vunroll_x_in_c1_eni67_459_607_mem(DUALMEM,3496)
    assign redist459_sync_in_aunroll_vunroll_x_in_c1_eni67_459_607_mem_ia = redist459_sync_in_aunroll_vunroll_x_in_c1_eni67_459_607_inputreg0_q;
    assign redist459_sync_in_aunroll_vunroll_x_in_c1_eni67_459_607_mem_aa = redist459_sync_in_aunroll_vunroll_x_in_c1_eni67_459_607_wraddr_q;
    assign redist459_sync_in_aunroll_vunroll_x_in_c1_eni67_459_607_mem_ab = redist459_sync_in_aunroll_vunroll_x_in_c1_eni67_459_607_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist459_sync_in_aunroll_vunroll_x_in_c1_eni67_459_607_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist459_sync_in_aunroll_vunroll_x_in_c1_eni67_459_607_mem_aa),
        .data_a(redist459_sync_in_aunroll_vunroll_x_in_c1_eni67_459_607_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist459_sync_in_aunroll_vunroll_x_in_c1_eni67_459_607_mem_ab),
        .q_b(redist459_sync_in_aunroll_vunroll_x_in_c1_eni67_459_607_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist459_sync_in_aunroll_vunroll_x_in_c1_eni67_459_607_mem_q = redist459_sync_in_aunroll_vunroll_x_in_c1_eni67_459_607_mem_iq[31:0];

    // redist459_sync_in_aunroll_vunroll_x_in_c1_eni67_459_607_outputreg0(DELAY,3495)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist459_sync_in_aunroll_vunroll_x_in_c1_eni67_459_607_outputreg0_q <= redist459_sync_in_aunroll_vunroll_x_in_c1_eni67_459_607_mem_q;
        end
    end

    // redist202_sync_in_aunroll_vunroll_x_in_c1_eni67_203_607_rdcnt(ADD,1984)
    assign redist202_sync_in_aunroll_vunroll_x_in_c1_eni67_203_607_rdcnt_a = {1'b0, redist202_sync_in_aunroll_vunroll_x_in_c1_eni67_203_607_wraddr_q};
    assign redist202_sync_in_aunroll_vunroll_x_in_c1_eni67_203_607_rdcnt_b = {1'b0, redist202_sync_in_aunroll_vunroll_x_in_c1_eni67_203_607_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist202_sync_in_aunroll_vunroll_x_in_c1_eni67_203_607_rdcnt_o <= $unsigned(redist202_sync_in_aunroll_vunroll_x_in_c1_eni67_203_607_rdcnt_a) + $unsigned(redist202_sync_in_aunroll_vunroll_x_in_c1_eni67_203_607_rdcnt_b);
        end
    end
    assign redist202_sync_in_aunroll_vunroll_x_in_c1_eni67_203_607_rdcnt_q = redist202_sync_in_aunroll_vunroll_x_in_c1_eni67_203_607_rdcnt_o[10:0];

    // redist202_sync_in_aunroll_vunroll_x_in_c1_eni67_203_607_inputreg0(DELAY,1979)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist202_sync_in_aunroll_vunroll_x_in_c1_eni67_203_607_inputreg0_q <= in_c1_eni67_203;
        end
    end

    // redist202_sync_in_aunroll_vunroll_x_in_c1_eni67_203_607_wraddr(COUNTER,1982)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist202_sync_in_aunroll_vunroll_x_in_c1_eni67_203_607_wraddr_i <= $unsigned(redist202_sync_in_aunroll_vunroll_x_in_c1_eni67_203_607_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist202_sync_in_aunroll_vunroll_x_in_c1_eni67_203_607_wraddr_q = redist202_sync_in_aunroll_vunroll_x_in_c1_eni67_203_607_wraddr_i[9:0];

    // redist202_sync_in_aunroll_vunroll_x_in_c1_eni67_203_607_mem(DUALMEM,1981)
    assign redist202_sync_in_aunroll_vunroll_x_in_c1_eni67_203_607_mem_ia = redist202_sync_in_aunroll_vunroll_x_in_c1_eni67_203_607_inputreg0_q;
    assign redist202_sync_in_aunroll_vunroll_x_in_c1_eni67_203_607_mem_aa = redist202_sync_in_aunroll_vunroll_x_in_c1_eni67_203_607_wraddr_q;
    assign redist202_sync_in_aunroll_vunroll_x_in_c1_eni67_203_607_mem_ab = redist202_sync_in_aunroll_vunroll_x_in_c1_eni67_203_607_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist202_sync_in_aunroll_vunroll_x_in_c1_eni67_203_607_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist202_sync_in_aunroll_vunroll_x_in_c1_eni67_203_607_mem_aa),
        .data_a(redist202_sync_in_aunroll_vunroll_x_in_c1_eni67_203_607_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist202_sync_in_aunroll_vunroll_x_in_c1_eni67_203_607_mem_ab),
        .q_b(redist202_sync_in_aunroll_vunroll_x_in_c1_eni67_203_607_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist202_sync_in_aunroll_vunroll_x_in_c1_eni67_203_607_mem_q = redist202_sync_in_aunroll_vunroll_x_in_c1_eni67_203_607_mem_iq[31:0];

    // redist202_sync_in_aunroll_vunroll_x_in_c1_eni67_203_607_outputreg0(DELAY,1980)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist202_sync_in_aunroll_vunroll_x_in_c1_eni67_203_607_outputreg0_q <= redist202_sync_in_aunroll_vunroll_x_in_c1_eni67_203_607_mem_q;
        end
    end

    // redist203_sync_in_aunroll_vunroll_x_in_c1_eni67_204_608_offset(CONSTANT,1989)
    assign redist203_sync_in_aunroll_vunroll_x_in_c1_eni67_204_608_offset_q = 10'b0110100101;

    // redist460_sync_in_aunroll_vunroll_x_in_c1_eni67_460_608_rdcnt(ADD,3505)
    assign redist460_sync_in_aunroll_vunroll_x_in_c1_eni67_460_608_rdcnt_a = {1'b0, redist460_sync_in_aunroll_vunroll_x_in_c1_eni67_460_608_wraddr_q};
    assign redist460_sync_in_aunroll_vunroll_x_in_c1_eni67_460_608_rdcnt_b = {1'b0, redist203_sync_in_aunroll_vunroll_x_in_c1_eni67_204_608_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist460_sync_in_aunroll_vunroll_x_in_c1_eni67_460_608_rdcnt_o <= $unsigned(redist460_sync_in_aunroll_vunroll_x_in_c1_eni67_460_608_rdcnt_a) + $unsigned(redist460_sync_in_aunroll_vunroll_x_in_c1_eni67_460_608_rdcnt_b);
        end
    end
    assign redist460_sync_in_aunroll_vunroll_x_in_c1_eni67_460_608_rdcnt_q = redist460_sync_in_aunroll_vunroll_x_in_c1_eni67_460_608_rdcnt_o[10:0];

    // redist460_sync_in_aunroll_vunroll_x_in_c1_eni67_460_608_inputreg0(DELAY,3500)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist460_sync_in_aunroll_vunroll_x_in_c1_eni67_460_608_inputreg0_q <= in_c1_eni67_460;
        end
    end

    // redist460_sync_in_aunroll_vunroll_x_in_c1_eni67_460_608_wraddr(COUNTER,3503)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist460_sync_in_aunroll_vunroll_x_in_c1_eni67_460_608_wraddr_i <= $unsigned(redist460_sync_in_aunroll_vunroll_x_in_c1_eni67_460_608_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist460_sync_in_aunroll_vunroll_x_in_c1_eni67_460_608_wraddr_q = redist460_sync_in_aunroll_vunroll_x_in_c1_eni67_460_608_wraddr_i[9:0];

    // redist460_sync_in_aunroll_vunroll_x_in_c1_eni67_460_608_mem(DUALMEM,3502)
    assign redist460_sync_in_aunroll_vunroll_x_in_c1_eni67_460_608_mem_ia = redist460_sync_in_aunroll_vunroll_x_in_c1_eni67_460_608_inputreg0_q;
    assign redist460_sync_in_aunroll_vunroll_x_in_c1_eni67_460_608_mem_aa = redist460_sync_in_aunroll_vunroll_x_in_c1_eni67_460_608_wraddr_q;
    assign redist460_sync_in_aunroll_vunroll_x_in_c1_eni67_460_608_mem_ab = redist460_sync_in_aunroll_vunroll_x_in_c1_eni67_460_608_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist460_sync_in_aunroll_vunroll_x_in_c1_eni67_460_608_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist460_sync_in_aunroll_vunroll_x_in_c1_eni67_460_608_mem_aa),
        .data_a(redist460_sync_in_aunroll_vunroll_x_in_c1_eni67_460_608_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist460_sync_in_aunroll_vunroll_x_in_c1_eni67_460_608_mem_ab),
        .q_b(redist460_sync_in_aunroll_vunroll_x_in_c1_eni67_460_608_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist460_sync_in_aunroll_vunroll_x_in_c1_eni67_460_608_mem_q = redist460_sync_in_aunroll_vunroll_x_in_c1_eni67_460_608_mem_iq[31:0];

    // redist460_sync_in_aunroll_vunroll_x_in_c1_eni67_460_608_outputreg0(DELAY,3501)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist460_sync_in_aunroll_vunroll_x_in_c1_eni67_460_608_outputreg0_q <= redist460_sync_in_aunroll_vunroll_x_in_c1_eni67_460_608_mem_q;
        end
    end

    // redist203_sync_in_aunroll_vunroll_x_in_c1_eni67_204_608_rdcnt(ADD,1990)
    assign redist203_sync_in_aunroll_vunroll_x_in_c1_eni67_204_608_rdcnt_a = {1'b0, redist203_sync_in_aunroll_vunroll_x_in_c1_eni67_204_608_wraddr_q};
    assign redist203_sync_in_aunroll_vunroll_x_in_c1_eni67_204_608_rdcnt_b = {1'b0, redist203_sync_in_aunroll_vunroll_x_in_c1_eni67_204_608_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist203_sync_in_aunroll_vunroll_x_in_c1_eni67_204_608_rdcnt_o <= $unsigned(redist203_sync_in_aunroll_vunroll_x_in_c1_eni67_204_608_rdcnt_a) + $unsigned(redist203_sync_in_aunroll_vunroll_x_in_c1_eni67_204_608_rdcnt_b);
        end
    end
    assign redist203_sync_in_aunroll_vunroll_x_in_c1_eni67_204_608_rdcnt_q = redist203_sync_in_aunroll_vunroll_x_in_c1_eni67_204_608_rdcnt_o[10:0];

    // redist203_sync_in_aunroll_vunroll_x_in_c1_eni67_204_608_inputreg0(DELAY,1985)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist203_sync_in_aunroll_vunroll_x_in_c1_eni67_204_608_inputreg0_q <= in_c1_eni67_204;
        end
    end

    // redist203_sync_in_aunroll_vunroll_x_in_c1_eni67_204_608_wraddr(COUNTER,1988)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist203_sync_in_aunroll_vunroll_x_in_c1_eni67_204_608_wraddr_i <= $unsigned(redist203_sync_in_aunroll_vunroll_x_in_c1_eni67_204_608_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist203_sync_in_aunroll_vunroll_x_in_c1_eni67_204_608_wraddr_q = redist203_sync_in_aunroll_vunroll_x_in_c1_eni67_204_608_wraddr_i[9:0];

    // redist203_sync_in_aunroll_vunroll_x_in_c1_eni67_204_608_mem(DUALMEM,1987)
    assign redist203_sync_in_aunroll_vunroll_x_in_c1_eni67_204_608_mem_ia = redist203_sync_in_aunroll_vunroll_x_in_c1_eni67_204_608_inputreg0_q;
    assign redist203_sync_in_aunroll_vunroll_x_in_c1_eni67_204_608_mem_aa = redist203_sync_in_aunroll_vunroll_x_in_c1_eni67_204_608_wraddr_q;
    assign redist203_sync_in_aunroll_vunroll_x_in_c1_eni67_204_608_mem_ab = redist203_sync_in_aunroll_vunroll_x_in_c1_eni67_204_608_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist203_sync_in_aunroll_vunroll_x_in_c1_eni67_204_608_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist203_sync_in_aunroll_vunroll_x_in_c1_eni67_204_608_mem_aa),
        .data_a(redist203_sync_in_aunroll_vunroll_x_in_c1_eni67_204_608_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist203_sync_in_aunroll_vunroll_x_in_c1_eni67_204_608_mem_ab),
        .q_b(redist203_sync_in_aunroll_vunroll_x_in_c1_eni67_204_608_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist203_sync_in_aunroll_vunroll_x_in_c1_eni67_204_608_mem_q = redist203_sync_in_aunroll_vunroll_x_in_c1_eni67_204_608_mem_iq[31:0];

    // redist203_sync_in_aunroll_vunroll_x_in_c1_eni67_204_608_outputreg0(DELAY,1986)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist203_sync_in_aunroll_vunroll_x_in_c1_eni67_204_608_outputreg0_q <= redist203_sync_in_aunroll_vunroll_x_in_c1_eni67_204_608_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod618_cnn2336_dspb_native_dot_product_vunroll_x(BLACKBOX,108)@1699
    // in in_0@1700
    // in in_1@1700
    // in in_scalarProductPortChainin@1700
    // out out_primWireOut@1705
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000100Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod618_cnn2336_dspb_native_dot_product_vunroll_x (
        .in_0(redist203_sync_in_aunroll_vunroll_x_in_c1_eni67_204_608_outputreg0_q),
        .in_1(redist460_sync_in_aunroll_vunroll_x_in_c1_eni67_460_608_outputreg0_q),
        .in_2(redist202_sync_in_aunroll_vunroll_x_in_c1_eni67_203_607_outputreg0_q),
        .in_3(redist459_sync_in_aunroll_vunroll_x_in_c1_eni67_459_607_outputreg0_q),
        .in_scalarProductPortChainin(redist542_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod613_cnn2330_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod618_cnn2336_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist541_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod618_cnn2336_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,682)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist541_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod618_cnn2336_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod618_cnn2336_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist204_sync_in_aunroll_vunroll_x_in_c1_eni67_205_613_offset(CONSTANT,1995)
    assign redist204_sync_in_aunroll_vunroll_x_in_c1_eni67_205_613_offset_q = 10'b0110100000;

    // redist461_sync_in_aunroll_vunroll_x_in_c1_eni67_461_613_rdcnt(ADD,3511)
    assign redist461_sync_in_aunroll_vunroll_x_in_c1_eni67_461_613_rdcnt_a = {1'b0, redist461_sync_in_aunroll_vunroll_x_in_c1_eni67_461_613_wraddr_q};
    assign redist461_sync_in_aunroll_vunroll_x_in_c1_eni67_461_613_rdcnt_b = {1'b0, redist204_sync_in_aunroll_vunroll_x_in_c1_eni67_205_613_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist461_sync_in_aunroll_vunroll_x_in_c1_eni67_461_613_rdcnt_o <= $unsigned(redist461_sync_in_aunroll_vunroll_x_in_c1_eni67_461_613_rdcnt_a) + $unsigned(redist461_sync_in_aunroll_vunroll_x_in_c1_eni67_461_613_rdcnt_b);
        end
    end
    assign redist461_sync_in_aunroll_vunroll_x_in_c1_eni67_461_613_rdcnt_q = redist461_sync_in_aunroll_vunroll_x_in_c1_eni67_461_613_rdcnt_o[10:0];

    // redist461_sync_in_aunroll_vunroll_x_in_c1_eni67_461_613_inputreg0(DELAY,3506)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist461_sync_in_aunroll_vunroll_x_in_c1_eni67_461_613_inputreg0_q <= in_c1_eni67_461;
        end
    end

    // redist461_sync_in_aunroll_vunroll_x_in_c1_eni67_461_613_wraddr(COUNTER,3509)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist461_sync_in_aunroll_vunroll_x_in_c1_eni67_461_613_wraddr_i <= $unsigned(redist461_sync_in_aunroll_vunroll_x_in_c1_eni67_461_613_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist461_sync_in_aunroll_vunroll_x_in_c1_eni67_461_613_wraddr_q = redist461_sync_in_aunroll_vunroll_x_in_c1_eni67_461_613_wraddr_i[9:0];

    // redist461_sync_in_aunroll_vunroll_x_in_c1_eni67_461_613_mem(DUALMEM,3508)
    assign redist461_sync_in_aunroll_vunroll_x_in_c1_eni67_461_613_mem_ia = redist461_sync_in_aunroll_vunroll_x_in_c1_eni67_461_613_inputreg0_q;
    assign redist461_sync_in_aunroll_vunroll_x_in_c1_eni67_461_613_mem_aa = redist461_sync_in_aunroll_vunroll_x_in_c1_eni67_461_613_wraddr_q;
    assign redist461_sync_in_aunroll_vunroll_x_in_c1_eni67_461_613_mem_ab = redist461_sync_in_aunroll_vunroll_x_in_c1_eni67_461_613_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist461_sync_in_aunroll_vunroll_x_in_c1_eni67_461_613_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist461_sync_in_aunroll_vunroll_x_in_c1_eni67_461_613_mem_aa),
        .data_a(redist461_sync_in_aunroll_vunroll_x_in_c1_eni67_461_613_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist461_sync_in_aunroll_vunroll_x_in_c1_eni67_461_613_mem_ab),
        .q_b(redist461_sync_in_aunroll_vunroll_x_in_c1_eni67_461_613_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist461_sync_in_aunroll_vunroll_x_in_c1_eni67_461_613_mem_q = redist461_sync_in_aunroll_vunroll_x_in_c1_eni67_461_613_mem_iq[31:0];

    // redist461_sync_in_aunroll_vunroll_x_in_c1_eni67_461_613_outputreg0(DELAY,3507)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist461_sync_in_aunroll_vunroll_x_in_c1_eni67_461_613_outputreg0_q <= redist461_sync_in_aunroll_vunroll_x_in_c1_eni67_461_613_mem_q;
        end
    end

    // redist204_sync_in_aunroll_vunroll_x_in_c1_eni67_205_613_rdcnt(ADD,1996)
    assign redist204_sync_in_aunroll_vunroll_x_in_c1_eni67_205_613_rdcnt_a = {1'b0, redist204_sync_in_aunroll_vunroll_x_in_c1_eni67_205_613_wraddr_q};
    assign redist204_sync_in_aunroll_vunroll_x_in_c1_eni67_205_613_rdcnt_b = {1'b0, redist204_sync_in_aunroll_vunroll_x_in_c1_eni67_205_613_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist204_sync_in_aunroll_vunroll_x_in_c1_eni67_205_613_rdcnt_o <= $unsigned(redist204_sync_in_aunroll_vunroll_x_in_c1_eni67_205_613_rdcnt_a) + $unsigned(redist204_sync_in_aunroll_vunroll_x_in_c1_eni67_205_613_rdcnt_b);
        end
    end
    assign redist204_sync_in_aunroll_vunroll_x_in_c1_eni67_205_613_rdcnt_q = redist204_sync_in_aunroll_vunroll_x_in_c1_eni67_205_613_rdcnt_o[10:0];

    // redist204_sync_in_aunroll_vunroll_x_in_c1_eni67_205_613_inputreg0(DELAY,1991)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist204_sync_in_aunroll_vunroll_x_in_c1_eni67_205_613_inputreg0_q <= in_c1_eni67_205;
        end
    end

    // redist204_sync_in_aunroll_vunroll_x_in_c1_eni67_205_613_wraddr(COUNTER,1994)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist204_sync_in_aunroll_vunroll_x_in_c1_eni67_205_613_wraddr_i <= $unsigned(redist204_sync_in_aunroll_vunroll_x_in_c1_eni67_205_613_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist204_sync_in_aunroll_vunroll_x_in_c1_eni67_205_613_wraddr_q = redist204_sync_in_aunroll_vunroll_x_in_c1_eni67_205_613_wraddr_i[9:0];

    // redist204_sync_in_aunroll_vunroll_x_in_c1_eni67_205_613_mem(DUALMEM,1993)
    assign redist204_sync_in_aunroll_vunroll_x_in_c1_eni67_205_613_mem_ia = redist204_sync_in_aunroll_vunroll_x_in_c1_eni67_205_613_inputreg0_q;
    assign redist204_sync_in_aunroll_vunroll_x_in_c1_eni67_205_613_mem_aa = redist204_sync_in_aunroll_vunroll_x_in_c1_eni67_205_613_wraddr_q;
    assign redist204_sync_in_aunroll_vunroll_x_in_c1_eni67_205_613_mem_ab = redist204_sync_in_aunroll_vunroll_x_in_c1_eni67_205_613_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist204_sync_in_aunroll_vunroll_x_in_c1_eni67_205_613_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist204_sync_in_aunroll_vunroll_x_in_c1_eni67_205_613_mem_aa),
        .data_a(redist204_sync_in_aunroll_vunroll_x_in_c1_eni67_205_613_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist204_sync_in_aunroll_vunroll_x_in_c1_eni67_205_613_mem_ab),
        .q_b(redist204_sync_in_aunroll_vunroll_x_in_c1_eni67_205_613_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist204_sync_in_aunroll_vunroll_x_in_c1_eni67_205_613_mem_q = redist204_sync_in_aunroll_vunroll_x_in_c1_eni67_205_613_mem_iq[31:0];

    // redist204_sync_in_aunroll_vunroll_x_in_c1_eni67_205_613_outputreg0(DELAY,1992)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist204_sync_in_aunroll_vunroll_x_in_c1_eni67_205_613_outputreg0_q <= redist204_sync_in_aunroll_vunroll_x_in_c1_eni67_205_613_mem_q;
        end
    end

    // redist205_sync_in_aunroll_vunroll_x_in_c1_eni67_206_614_offset(CONSTANT,2001)
    assign redist205_sync_in_aunroll_vunroll_x_in_c1_eni67_206_614_offset_q = 10'b0110011111;

    // redist462_sync_in_aunroll_vunroll_x_in_c1_eni67_462_614_rdcnt(ADD,3517)
    assign redist462_sync_in_aunroll_vunroll_x_in_c1_eni67_462_614_rdcnt_a = {1'b0, redist462_sync_in_aunroll_vunroll_x_in_c1_eni67_462_614_wraddr_q};
    assign redist462_sync_in_aunroll_vunroll_x_in_c1_eni67_462_614_rdcnt_b = {1'b0, redist205_sync_in_aunroll_vunroll_x_in_c1_eni67_206_614_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist462_sync_in_aunroll_vunroll_x_in_c1_eni67_462_614_rdcnt_o <= $unsigned(redist462_sync_in_aunroll_vunroll_x_in_c1_eni67_462_614_rdcnt_a) + $unsigned(redist462_sync_in_aunroll_vunroll_x_in_c1_eni67_462_614_rdcnt_b);
        end
    end
    assign redist462_sync_in_aunroll_vunroll_x_in_c1_eni67_462_614_rdcnt_q = redist462_sync_in_aunroll_vunroll_x_in_c1_eni67_462_614_rdcnt_o[10:0];

    // redist462_sync_in_aunroll_vunroll_x_in_c1_eni67_462_614_inputreg0(DELAY,3512)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist462_sync_in_aunroll_vunroll_x_in_c1_eni67_462_614_inputreg0_q <= in_c1_eni67_462;
        end
    end

    // redist462_sync_in_aunroll_vunroll_x_in_c1_eni67_462_614_wraddr(COUNTER,3515)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist462_sync_in_aunroll_vunroll_x_in_c1_eni67_462_614_wraddr_i <= $unsigned(redist462_sync_in_aunroll_vunroll_x_in_c1_eni67_462_614_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist462_sync_in_aunroll_vunroll_x_in_c1_eni67_462_614_wraddr_q = redist462_sync_in_aunroll_vunroll_x_in_c1_eni67_462_614_wraddr_i[9:0];

    // redist462_sync_in_aunroll_vunroll_x_in_c1_eni67_462_614_mem(DUALMEM,3514)
    assign redist462_sync_in_aunroll_vunroll_x_in_c1_eni67_462_614_mem_ia = redist462_sync_in_aunroll_vunroll_x_in_c1_eni67_462_614_inputreg0_q;
    assign redist462_sync_in_aunroll_vunroll_x_in_c1_eni67_462_614_mem_aa = redist462_sync_in_aunroll_vunroll_x_in_c1_eni67_462_614_wraddr_q;
    assign redist462_sync_in_aunroll_vunroll_x_in_c1_eni67_462_614_mem_ab = redist462_sync_in_aunroll_vunroll_x_in_c1_eni67_462_614_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist462_sync_in_aunroll_vunroll_x_in_c1_eni67_462_614_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist462_sync_in_aunroll_vunroll_x_in_c1_eni67_462_614_mem_aa),
        .data_a(redist462_sync_in_aunroll_vunroll_x_in_c1_eni67_462_614_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist462_sync_in_aunroll_vunroll_x_in_c1_eni67_462_614_mem_ab),
        .q_b(redist462_sync_in_aunroll_vunroll_x_in_c1_eni67_462_614_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist462_sync_in_aunroll_vunroll_x_in_c1_eni67_462_614_mem_q = redist462_sync_in_aunroll_vunroll_x_in_c1_eni67_462_614_mem_iq[31:0];

    // redist462_sync_in_aunroll_vunroll_x_in_c1_eni67_462_614_outputreg0(DELAY,3513)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist462_sync_in_aunroll_vunroll_x_in_c1_eni67_462_614_outputreg0_q <= redist462_sync_in_aunroll_vunroll_x_in_c1_eni67_462_614_mem_q;
        end
    end

    // redist205_sync_in_aunroll_vunroll_x_in_c1_eni67_206_614_rdcnt(ADD,2002)
    assign redist205_sync_in_aunroll_vunroll_x_in_c1_eni67_206_614_rdcnt_a = {1'b0, redist205_sync_in_aunroll_vunroll_x_in_c1_eni67_206_614_wraddr_q};
    assign redist205_sync_in_aunroll_vunroll_x_in_c1_eni67_206_614_rdcnt_b = {1'b0, redist205_sync_in_aunroll_vunroll_x_in_c1_eni67_206_614_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist205_sync_in_aunroll_vunroll_x_in_c1_eni67_206_614_rdcnt_o <= $unsigned(redist205_sync_in_aunroll_vunroll_x_in_c1_eni67_206_614_rdcnt_a) + $unsigned(redist205_sync_in_aunroll_vunroll_x_in_c1_eni67_206_614_rdcnt_b);
        end
    end
    assign redist205_sync_in_aunroll_vunroll_x_in_c1_eni67_206_614_rdcnt_q = redist205_sync_in_aunroll_vunroll_x_in_c1_eni67_206_614_rdcnt_o[10:0];

    // redist205_sync_in_aunroll_vunroll_x_in_c1_eni67_206_614_inputreg0(DELAY,1997)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist205_sync_in_aunroll_vunroll_x_in_c1_eni67_206_614_inputreg0_q <= in_c1_eni67_206;
        end
    end

    // redist205_sync_in_aunroll_vunroll_x_in_c1_eni67_206_614_wraddr(COUNTER,2000)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist205_sync_in_aunroll_vunroll_x_in_c1_eni67_206_614_wraddr_i <= $unsigned(redist205_sync_in_aunroll_vunroll_x_in_c1_eni67_206_614_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist205_sync_in_aunroll_vunroll_x_in_c1_eni67_206_614_wraddr_q = redist205_sync_in_aunroll_vunroll_x_in_c1_eni67_206_614_wraddr_i[9:0];

    // redist205_sync_in_aunroll_vunroll_x_in_c1_eni67_206_614_mem(DUALMEM,1999)
    assign redist205_sync_in_aunroll_vunroll_x_in_c1_eni67_206_614_mem_ia = redist205_sync_in_aunroll_vunroll_x_in_c1_eni67_206_614_inputreg0_q;
    assign redist205_sync_in_aunroll_vunroll_x_in_c1_eni67_206_614_mem_aa = redist205_sync_in_aunroll_vunroll_x_in_c1_eni67_206_614_wraddr_q;
    assign redist205_sync_in_aunroll_vunroll_x_in_c1_eni67_206_614_mem_ab = redist205_sync_in_aunroll_vunroll_x_in_c1_eni67_206_614_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist205_sync_in_aunroll_vunroll_x_in_c1_eni67_206_614_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist205_sync_in_aunroll_vunroll_x_in_c1_eni67_206_614_mem_aa),
        .data_a(redist205_sync_in_aunroll_vunroll_x_in_c1_eni67_206_614_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist205_sync_in_aunroll_vunroll_x_in_c1_eni67_206_614_mem_ab),
        .q_b(redist205_sync_in_aunroll_vunroll_x_in_c1_eni67_206_614_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist205_sync_in_aunroll_vunroll_x_in_c1_eni67_206_614_mem_q = redist205_sync_in_aunroll_vunroll_x_in_c1_eni67_206_614_mem_iq[31:0];

    // redist205_sync_in_aunroll_vunroll_x_in_c1_eni67_206_614_outputreg0(DELAY,1998)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist205_sync_in_aunroll_vunroll_x_in_c1_eni67_206_614_outputreg0_q <= redist205_sync_in_aunroll_vunroll_x_in_c1_eni67_206_614_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod623_cnn2343_dspb_native_dot_product_vunroll_x(BLACKBOX,109)@1705
    // in in_0@1706
    // in in_1@1706
    // in in_scalarProductPortChainin@1706
    // out out_primWireOut@1711
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000101Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod623_cnn2343_dspb_native_dot_product_vunroll_x (
        .in_0(redist205_sync_in_aunroll_vunroll_x_in_c1_eni67_206_614_outputreg0_q),
        .in_1(redist462_sync_in_aunroll_vunroll_x_in_c1_eni67_462_614_outputreg0_q),
        .in_2(redist204_sync_in_aunroll_vunroll_x_in_c1_eni67_205_613_outputreg0_q),
        .in_3(redist461_sync_in_aunroll_vunroll_x_in_c1_eni67_461_613_outputreg0_q),
        .in_scalarProductPortChainin(redist541_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod618_cnn2336_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod623_cnn2343_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist540_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod623_cnn2343_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,681)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist540_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod623_cnn2343_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod623_cnn2343_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist206_sync_in_aunroll_vunroll_x_in_c1_eni67_207_619_offset(CONSTANT,2007)
    assign redist206_sync_in_aunroll_vunroll_x_in_c1_eni67_207_619_offset_q = 10'b0110011010;

    // redist463_sync_in_aunroll_vunroll_x_in_c1_eni67_463_619_rdcnt(ADD,3523)
    assign redist463_sync_in_aunroll_vunroll_x_in_c1_eni67_463_619_rdcnt_a = {1'b0, redist463_sync_in_aunroll_vunroll_x_in_c1_eni67_463_619_wraddr_q};
    assign redist463_sync_in_aunroll_vunroll_x_in_c1_eni67_463_619_rdcnt_b = {1'b0, redist206_sync_in_aunroll_vunroll_x_in_c1_eni67_207_619_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist463_sync_in_aunroll_vunroll_x_in_c1_eni67_463_619_rdcnt_o <= $unsigned(redist463_sync_in_aunroll_vunroll_x_in_c1_eni67_463_619_rdcnt_a) + $unsigned(redist463_sync_in_aunroll_vunroll_x_in_c1_eni67_463_619_rdcnt_b);
        end
    end
    assign redist463_sync_in_aunroll_vunroll_x_in_c1_eni67_463_619_rdcnt_q = redist463_sync_in_aunroll_vunroll_x_in_c1_eni67_463_619_rdcnt_o[10:0];

    // redist463_sync_in_aunroll_vunroll_x_in_c1_eni67_463_619_inputreg0(DELAY,3518)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist463_sync_in_aunroll_vunroll_x_in_c1_eni67_463_619_inputreg0_q <= in_c1_eni67_463;
        end
    end

    // redist463_sync_in_aunroll_vunroll_x_in_c1_eni67_463_619_wraddr(COUNTER,3521)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist463_sync_in_aunroll_vunroll_x_in_c1_eni67_463_619_wraddr_i <= $unsigned(redist463_sync_in_aunroll_vunroll_x_in_c1_eni67_463_619_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist463_sync_in_aunroll_vunroll_x_in_c1_eni67_463_619_wraddr_q = redist463_sync_in_aunroll_vunroll_x_in_c1_eni67_463_619_wraddr_i[9:0];

    // redist463_sync_in_aunroll_vunroll_x_in_c1_eni67_463_619_mem(DUALMEM,3520)
    assign redist463_sync_in_aunroll_vunroll_x_in_c1_eni67_463_619_mem_ia = redist463_sync_in_aunroll_vunroll_x_in_c1_eni67_463_619_inputreg0_q;
    assign redist463_sync_in_aunroll_vunroll_x_in_c1_eni67_463_619_mem_aa = redist463_sync_in_aunroll_vunroll_x_in_c1_eni67_463_619_wraddr_q;
    assign redist463_sync_in_aunroll_vunroll_x_in_c1_eni67_463_619_mem_ab = redist463_sync_in_aunroll_vunroll_x_in_c1_eni67_463_619_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist463_sync_in_aunroll_vunroll_x_in_c1_eni67_463_619_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist463_sync_in_aunroll_vunroll_x_in_c1_eni67_463_619_mem_aa),
        .data_a(redist463_sync_in_aunroll_vunroll_x_in_c1_eni67_463_619_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist463_sync_in_aunroll_vunroll_x_in_c1_eni67_463_619_mem_ab),
        .q_b(redist463_sync_in_aunroll_vunroll_x_in_c1_eni67_463_619_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist463_sync_in_aunroll_vunroll_x_in_c1_eni67_463_619_mem_q = redist463_sync_in_aunroll_vunroll_x_in_c1_eni67_463_619_mem_iq[31:0];

    // redist463_sync_in_aunroll_vunroll_x_in_c1_eni67_463_619_outputreg0(DELAY,3519)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist463_sync_in_aunroll_vunroll_x_in_c1_eni67_463_619_outputreg0_q <= redist463_sync_in_aunroll_vunroll_x_in_c1_eni67_463_619_mem_q;
        end
    end

    // redist206_sync_in_aunroll_vunroll_x_in_c1_eni67_207_619_rdcnt(ADD,2008)
    assign redist206_sync_in_aunroll_vunroll_x_in_c1_eni67_207_619_rdcnt_a = {1'b0, redist206_sync_in_aunroll_vunroll_x_in_c1_eni67_207_619_wraddr_q};
    assign redist206_sync_in_aunroll_vunroll_x_in_c1_eni67_207_619_rdcnt_b = {1'b0, redist206_sync_in_aunroll_vunroll_x_in_c1_eni67_207_619_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist206_sync_in_aunroll_vunroll_x_in_c1_eni67_207_619_rdcnt_o <= $unsigned(redist206_sync_in_aunroll_vunroll_x_in_c1_eni67_207_619_rdcnt_a) + $unsigned(redist206_sync_in_aunroll_vunroll_x_in_c1_eni67_207_619_rdcnt_b);
        end
    end
    assign redist206_sync_in_aunroll_vunroll_x_in_c1_eni67_207_619_rdcnt_q = redist206_sync_in_aunroll_vunroll_x_in_c1_eni67_207_619_rdcnt_o[10:0];

    // redist206_sync_in_aunroll_vunroll_x_in_c1_eni67_207_619_inputreg0(DELAY,2003)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist206_sync_in_aunroll_vunroll_x_in_c1_eni67_207_619_inputreg0_q <= in_c1_eni67_207;
        end
    end

    // redist206_sync_in_aunroll_vunroll_x_in_c1_eni67_207_619_wraddr(COUNTER,2006)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist206_sync_in_aunroll_vunroll_x_in_c1_eni67_207_619_wraddr_i <= $unsigned(redist206_sync_in_aunroll_vunroll_x_in_c1_eni67_207_619_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist206_sync_in_aunroll_vunroll_x_in_c1_eni67_207_619_wraddr_q = redist206_sync_in_aunroll_vunroll_x_in_c1_eni67_207_619_wraddr_i[9:0];

    // redist206_sync_in_aunroll_vunroll_x_in_c1_eni67_207_619_mem(DUALMEM,2005)
    assign redist206_sync_in_aunroll_vunroll_x_in_c1_eni67_207_619_mem_ia = redist206_sync_in_aunroll_vunroll_x_in_c1_eni67_207_619_inputreg0_q;
    assign redist206_sync_in_aunroll_vunroll_x_in_c1_eni67_207_619_mem_aa = redist206_sync_in_aunroll_vunroll_x_in_c1_eni67_207_619_wraddr_q;
    assign redist206_sync_in_aunroll_vunroll_x_in_c1_eni67_207_619_mem_ab = redist206_sync_in_aunroll_vunroll_x_in_c1_eni67_207_619_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist206_sync_in_aunroll_vunroll_x_in_c1_eni67_207_619_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist206_sync_in_aunroll_vunroll_x_in_c1_eni67_207_619_mem_aa),
        .data_a(redist206_sync_in_aunroll_vunroll_x_in_c1_eni67_207_619_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist206_sync_in_aunroll_vunroll_x_in_c1_eni67_207_619_mem_ab),
        .q_b(redist206_sync_in_aunroll_vunroll_x_in_c1_eni67_207_619_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist206_sync_in_aunroll_vunroll_x_in_c1_eni67_207_619_mem_q = redist206_sync_in_aunroll_vunroll_x_in_c1_eni67_207_619_mem_iq[31:0];

    // redist206_sync_in_aunroll_vunroll_x_in_c1_eni67_207_619_outputreg0(DELAY,2004)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist206_sync_in_aunroll_vunroll_x_in_c1_eni67_207_619_outputreg0_q <= redist206_sync_in_aunroll_vunroll_x_in_c1_eni67_207_619_mem_q;
        end
    end

    // redist207_sync_in_aunroll_vunroll_x_in_c1_eni67_208_620_offset(CONSTANT,2013)
    assign redist207_sync_in_aunroll_vunroll_x_in_c1_eni67_208_620_offset_q = 10'b0110011001;

    // redist464_sync_in_aunroll_vunroll_x_in_c1_eni67_464_620_rdcnt(ADD,3529)
    assign redist464_sync_in_aunroll_vunroll_x_in_c1_eni67_464_620_rdcnt_a = {1'b0, redist464_sync_in_aunroll_vunroll_x_in_c1_eni67_464_620_wraddr_q};
    assign redist464_sync_in_aunroll_vunroll_x_in_c1_eni67_464_620_rdcnt_b = {1'b0, redist207_sync_in_aunroll_vunroll_x_in_c1_eni67_208_620_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist464_sync_in_aunroll_vunroll_x_in_c1_eni67_464_620_rdcnt_o <= $unsigned(redist464_sync_in_aunroll_vunroll_x_in_c1_eni67_464_620_rdcnt_a) + $unsigned(redist464_sync_in_aunroll_vunroll_x_in_c1_eni67_464_620_rdcnt_b);
        end
    end
    assign redist464_sync_in_aunroll_vunroll_x_in_c1_eni67_464_620_rdcnt_q = redist464_sync_in_aunroll_vunroll_x_in_c1_eni67_464_620_rdcnt_o[10:0];

    // redist464_sync_in_aunroll_vunroll_x_in_c1_eni67_464_620_inputreg0(DELAY,3524)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist464_sync_in_aunroll_vunroll_x_in_c1_eni67_464_620_inputreg0_q <= in_c1_eni67_464;
        end
    end

    // redist464_sync_in_aunroll_vunroll_x_in_c1_eni67_464_620_wraddr(COUNTER,3527)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist464_sync_in_aunroll_vunroll_x_in_c1_eni67_464_620_wraddr_i <= $unsigned(redist464_sync_in_aunroll_vunroll_x_in_c1_eni67_464_620_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist464_sync_in_aunroll_vunroll_x_in_c1_eni67_464_620_wraddr_q = redist464_sync_in_aunroll_vunroll_x_in_c1_eni67_464_620_wraddr_i[9:0];

    // redist464_sync_in_aunroll_vunroll_x_in_c1_eni67_464_620_mem(DUALMEM,3526)
    assign redist464_sync_in_aunroll_vunroll_x_in_c1_eni67_464_620_mem_ia = redist464_sync_in_aunroll_vunroll_x_in_c1_eni67_464_620_inputreg0_q;
    assign redist464_sync_in_aunroll_vunroll_x_in_c1_eni67_464_620_mem_aa = redist464_sync_in_aunroll_vunroll_x_in_c1_eni67_464_620_wraddr_q;
    assign redist464_sync_in_aunroll_vunroll_x_in_c1_eni67_464_620_mem_ab = redist464_sync_in_aunroll_vunroll_x_in_c1_eni67_464_620_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist464_sync_in_aunroll_vunroll_x_in_c1_eni67_464_620_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist464_sync_in_aunroll_vunroll_x_in_c1_eni67_464_620_mem_aa),
        .data_a(redist464_sync_in_aunroll_vunroll_x_in_c1_eni67_464_620_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist464_sync_in_aunroll_vunroll_x_in_c1_eni67_464_620_mem_ab),
        .q_b(redist464_sync_in_aunroll_vunroll_x_in_c1_eni67_464_620_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist464_sync_in_aunroll_vunroll_x_in_c1_eni67_464_620_mem_q = redist464_sync_in_aunroll_vunroll_x_in_c1_eni67_464_620_mem_iq[31:0];

    // redist464_sync_in_aunroll_vunroll_x_in_c1_eni67_464_620_outputreg0(DELAY,3525)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist464_sync_in_aunroll_vunroll_x_in_c1_eni67_464_620_outputreg0_q <= redist464_sync_in_aunroll_vunroll_x_in_c1_eni67_464_620_mem_q;
        end
    end

    // redist207_sync_in_aunroll_vunroll_x_in_c1_eni67_208_620_rdcnt(ADD,2014)
    assign redist207_sync_in_aunroll_vunroll_x_in_c1_eni67_208_620_rdcnt_a = {1'b0, redist207_sync_in_aunroll_vunroll_x_in_c1_eni67_208_620_wraddr_q};
    assign redist207_sync_in_aunroll_vunroll_x_in_c1_eni67_208_620_rdcnt_b = {1'b0, redist207_sync_in_aunroll_vunroll_x_in_c1_eni67_208_620_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist207_sync_in_aunroll_vunroll_x_in_c1_eni67_208_620_rdcnt_o <= $unsigned(redist207_sync_in_aunroll_vunroll_x_in_c1_eni67_208_620_rdcnt_a) + $unsigned(redist207_sync_in_aunroll_vunroll_x_in_c1_eni67_208_620_rdcnt_b);
        end
    end
    assign redist207_sync_in_aunroll_vunroll_x_in_c1_eni67_208_620_rdcnt_q = redist207_sync_in_aunroll_vunroll_x_in_c1_eni67_208_620_rdcnt_o[10:0];

    // redist207_sync_in_aunroll_vunroll_x_in_c1_eni67_208_620_inputreg0(DELAY,2009)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist207_sync_in_aunroll_vunroll_x_in_c1_eni67_208_620_inputreg0_q <= in_c1_eni67_208;
        end
    end

    // redist207_sync_in_aunroll_vunroll_x_in_c1_eni67_208_620_wraddr(COUNTER,2012)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist207_sync_in_aunroll_vunroll_x_in_c1_eni67_208_620_wraddr_i <= $unsigned(redist207_sync_in_aunroll_vunroll_x_in_c1_eni67_208_620_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist207_sync_in_aunroll_vunroll_x_in_c1_eni67_208_620_wraddr_q = redist207_sync_in_aunroll_vunroll_x_in_c1_eni67_208_620_wraddr_i[9:0];

    // redist207_sync_in_aunroll_vunroll_x_in_c1_eni67_208_620_mem(DUALMEM,2011)
    assign redist207_sync_in_aunroll_vunroll_x_in_c1_eni67_208_620_mem_ia = redist207_sync_in_aunroll_vunroll_x_in_c1_eni67_208_620_inputreg0_q;
    assign redist207_sync_in_aunroll_vunroll_x_in_c1_eni67_208_620_mem_aa = redist207_sync_in_aunroll_vunroll_x_in_c1_eni67_208_620_wraddr_q;
    assign redist207_sync_in_aunroll_vunroll_x_in_c1_eni67_208_620_mem_ab = redist207_sync_in_aunroll_vunroll_x_in_c1_eni67_208_620_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist207_sync_in_aunroll_vunroll_x_in_c1_eni67_208_620_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist207_sync_in_aunroll_vunroll_x_in_c1_eni67_208_620_mem_aa),
        .data_a(redist207_sync_in_aunroll_vunroll_x_in_c1_eni67_208_620_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist207_sync_in_aunroll_vunroll_x_in_c1_eni67_208_620_mem_ab),
        .q_b(redist207_sync_in_aunroll_vunroll_x_in_c1_eni67_208_620_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist207_sync_in_aunroll_vunroll_x_in_c1_eni67_208_620_mem_q = redist207_sync_in_aunroll_vunroll_x_in_c1_eni67_208_620_mem_iq[31:0];

    // redist207_sync_in_aunroll_vunroll_x_in_c1_eni67_208_620_outputreg0(DELAY,2010)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist207_sync_in_aunroll_vunroll_x_in_c1_eni67_208_620_outputreg0_q <= redist207_sync_in_aunroll_vunroll_x_in_c1_eni67_208_620_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod628_cnn2349_dspb_native_dot_product_vunroll_x(BLACKBOX,110)@1711
    // in in_0@1712
    // in in_1@1712
    // in in_scalarProductPortChainin@1712
    // out out_primWireOut@1717
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000102Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod628_cnn2349_dspb_native_dot_product_vunroll_x (
        .in_0(redist207_sync_in_aunroll_vunroll_x_in_c1_eni67_208_620_outputreg0_q),
        .in_1(redist464_sync_in_aunroll_vunroll_x_in_c1_eni67_464_620_outputreg0_q),
        .in_2(redist206_sync_in_aunroll_vunroll_x_in_c1_eni67_207_619_outputreg0_q),
        .in_3(redist463_sync_in_aunroll_vunroll_x_in_c1_eni67_463_619_outputreg0_q),
        .in_scalarProductPortChainin(redist540_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod623_cnn2343_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod628_cnn2349_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist539_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod628_cnn2349_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,680)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist539_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod628_cnn2349_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod628_cnn2349_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist208_sync_in_aunroll_vunroll_x_in_c1_eni67_209_625_offset(CONSTANT,2019)
    assign redist208_sync_in_aunroll_vunroll_x_in_c1_eni67_209_625_offset_q = 10'b0110010100;

    // redist465_sync_in_aunroll_vunroll_x_in_c1_eni67_465_625_rdcnt(ADD,3535)
    assign redist465_sync_in_aunroll_vunroll_x_in_c1_eni67_465_625_rdcnt_a = {1'b0, redist465_sync_in_aunroll_vunroll_x_in_c1_eni67_465_625_wraddr_q};
    assign redist465_sync_in_aunroll_vunroll_x_in_c1_eni67_465_625_rdcnt_b = {1'b0, redist208_sync_in_aunroll_vunroll_x_in_c1_eni67_209_625_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist465_sync_in_aunroll_vunroll_x_in_c1_eni67_465_625_rdcnt_o <= $unsigned(redist465_sync_in_aunroll_vunroll_x_in_c1_eni67_465_625_rdcnt_a) + $unsigned(redist465_sync_in_aunroll_vunroll_x_in_c1_eni67_465_625_rdcnt_b);
        end
    end
    assign redist465_sync_in_aunroll_vunroll_x_in_c1_eni67_465_625_rdcnt_q = redist465_sync_in_aunroll_vunroll_x_in_c1_eni67_465_625_rdcnt_o[10:0];

    // redist465_sync_in_aunroll_vunroll_x_in_c1_eni67_465_625_inputreg0(DELAY,3530)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist465_sync_in_aunroll_vunroll_x_in_c1_eni67_465_625_inputreg0_q <= in_c1_eni67_465;
        end
    end

    // redist465_sync_in_aunroll_vunroll_x_in_c1_eni67_465_625_wraddr(COUNTER,3533)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist465_sync_in_aunroll_vunroll_x_in_c1_eni67_465_625_wraddr_i <= $unsigned(redist465_sync_in_aunroll_vunroll_x_in_c1_eni67_465_625_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist465_sync_in_aunroll_vunroll_x_in_c1_eni67_465_625_wraddr_q = redist465_sync_in_aunroll_vunroll_x_in_c1_eni67_465_625_wraddr_i[9:0];

    // redist465_sync_in_aunroll_vunroll_x_in_c1_eni67_465_625_mem(DUALMEM,3532)
    assign redist465_sync_in_aunroll_vunroll_x_in_c1_eni67_465_625_mem_ia = redist465_sync_in_aunroll_vunroll_x_in_c1_eni67_465_625_inputreg0_q;
    assign redist465_sync_in_aunroll_vunroll_x_in_c1_eni67_465_625_mem_aa = redist465_sync_in_aunroll_vunroll_x_in_c1_eni67_465_625_wraddr_q;
    assign redist465_sync_in_aunroll_vunroll_x_in_c1_eni67_465_625_mem_ab = redist465_sync_in_aunroll_vunroll_x_in_c1_eni67_465_625_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist465_sync_in_aunroll_vunroll_x_in_c1_eni67_465_625_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist465_sync_in_aunroll_vunroll_x_in_c1_eni67_465_625_mem_aa),
        .data_a(redist465_sync_in_aunroll_vunroll_x_in_c1_eni67_465_625_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist465_sync_in_aunroll_vunroll_x_in_c1_eni67_465_625_mem_ab),
        .q_b(redist465_sync_in_aunroll_vunroll_x_in_c1_eni67_465_625_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist465_sync_in_aunroll_vunroll_x_in_c1_eni67_465_625_mem_q = redist465_sync_in_aunroll_vunroll_x_in_c1_eni67_465_625_mem_iq[31:0];

    // redist465_sync_in_aunroll_vunroll_x_in_c1_eni67_465_625_outputreg0(DELAY,3531)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist465_sync_in_aunroll_vunroll_x_in_c1_eni67_465_625_outputreg0_q <= redist465_sync_in_aunroll_vunroll_x_in_c1_eni67_465_625_mem_q;
        end
    end

    // redist208_sync_in_aunroll_vunroll_x_in_c1_eni67_209_625_rdcnt(ADD,2020)
    assign redist208_sync_in_aunroll_vunroll_x_in_c1_eni67_209_625_rdcnt_a = {1'b0, redist208_sync_in_aunroll_vunroll_x_in_c1_eni67_209_625_wraddr_q};
    assign redist208_sync_in_aunroll_vunroll_x_in_c1_eni67_209_625_rdcnt_b = {1'b0, redist208_sync_in_aunroll_vunroll_x_in_c1_eni67_209_625_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist208_sync_in_aunroll_vunroll_x_in_c1_eni67_209_625_rdcnt_o <= $unsigned(redist208_sync_in_aunroll_vunroll_x_in_c1_eni67_209_625_rdcnt_a) + $unsigned(redist208_sync_in_aunroll_vunroll_x_in_c1_eni67_209_625_rdcnt_b);
        end
    end
    assign redist208_sync_in_aunroll_vunroll_x_in_c1_eni67_209_625_rdcnt_q = redist208_sync_in_aunroll_vunroll_x_in_c1_eni67_209_625_rdcnt_o[10:0];

    // redist208_sync_in_aunroll_vunroll_x_in_c1_eni67_209_625_inputreg0(DELAY,2015)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist208_sync_in_aunroll_vunroll_x_in_c1_eni67_209_625_inputreg0_q <= in_c1_eni67_209;
        end
    end

    // redist208_sync_in_aunroll_vunroll_x_in_c1_eni67_209_625_wraddr(COUNTER,2018)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist208_sync_in_aunroll_vunroll_x_in_c1_eni67_209_625_wraddr_i <= $unsigned(redist208_sync_in_aunroll_vunroll_x_in_c1_eni67_209_625_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist208_sync_in_aunroll_vunroll_x_in_c1_eni67_209_625_wraddr_q = redist208_sync_in_aunroll_vunroll_x_in_c1_eni67_209_625_wraddr_i[9:0];

    // redist208_sync_in_aunroll_vunroll_x_in_c1_eni67_209_625_mem(DUALMEM,2017)
    assign redist208_sync_in_aunroll_vunroll_x_in_c1_eni67_209_625_mem_ia = redist208_sync_in_aunroll_vunroll_x_in_c1_eni67_209_625_inputreg0_q;
    assign redist208_sync_in_aunroll_vunroll_x_in_c1_eni67_209_625_mem_aa = redist208_sync_in_aunroll_vunroll_x_in_c1_eni67_209_625_wraddr_q;
    assign redist208_sync_in_aunroll_vunroll_x_in_c1_eni67_209_625_mem_ab = redist208_sync_in_aunroll_vunroll_x_in_c1_eni67_209_625_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist208_sync_in_aunroll_vunroll_x_in_c1_eni67_209_625_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist208_sync_in_aunroll_vunroll_x_in_c1_eni67_209_625_mem_aa),
        .data_a(redist208_sync_in_aunroll_vunroll_x_in_c1_eni67_209_625_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist208_sync_in_aunroll_vunroll_x_in_c1_eni67_209_625_mem_ab),
        .q_b(redist208_sync_in_aunroll_vunroll_x_in_c1_eni67_209_625_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist208_sync_in_aunroll_vunroll_x_in_c1_eni67_209_625_mem_q = redist208_sync_in_aunroll_vunroll_x_in_c1_eni67_209_625_mem_iq[31:0];

    // redist208_sync_in_aunroll_vunroll_x_in_c1_eni67_209_625_outputreg0(DELAY,2016)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist208_sync_in_aunroll_vunroll_x_in_c1_eni67_209_625_outputreg0_q <= redist208_sync_in_aunroll_vunroll_x_in_c1_eni67_209_625_mem_q;
        end
    end

    // redist209_sync_in_aunroll_vunroll_x_in_c1_eni67_210_626_offset(CONSTANT,2025)
    assign redist209_sync_in_aunroll_vunroll_x_in_c1_eni67_210_626_offset_q = 10'b0110010011;

    // redist466_sync_in_aunroll_vunroll_x_in_c1_eni67_466_626_rdcnt(ADD,3541)
    assign redist466_sync_in_aunroll_vunroll_x_in_c1_eni67_466_626_rdcnt_a = {1'b0, redist466_sync_in_aunroll_vunroll_x_in_c1_eni67_466_626_wraddr_q};
    assign redist466_sync_in_aunroll_vunroll_x_in_c1_eni67_466_626_rdcnt_b = {1'b0, redist209_sync_in_aunroll_vunroll_x_in_c1_eni67_210_626_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist466_sync_in_aunroll_vunroll_x_in_c1_eni67_466_626_rdcnt_o <= $unsigned(redist466_sync_in_aunroll_vunroll_x_in_c1_eni67_466_626_rdcnt_a) + $unsigned(redist466_sync_in_aunroll_vunroll_x_in_c1_eni67_466_626_rdcnt_b);
        end
    end
    assign redist466_sync_in_aunroll_vunroll_x_in_c1_eni67_466_626_rdcnt_q = redist466_sync_in_aunroll_vunroll_x_in_c1_eni67_466_626_rdcnt_o[10:0];

    // redist466_sync_in_aunroll_vunroll_x_in_c1_eni67_466_626_inputreg0(DELAY,3536)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist466_sync_in_aunroll_vunroll_x_in_c1_eni67_466_626_inputreg0_q <= in_c1_eni67_466;
        end
    end

    // redist466_sync_in_aunroll_vunroll_x_in_c1_eni67_466_626_wraddr(COUNTER,3539)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist466_sync_in_aunroll_vunroll_x_in_c1_eni67_466_626_wraddr_i <= $unsigned(redist466_sync_in_aunroll_vunroll_x_in_c1_eni67_466_626_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist466_sync_in_aunroll_vunroll_x_in_c1_eni67_466_626_wraddr_q = redist466_sync_in_aunroll_vunroll_x_in_c1_eni67_466_626_wraddr_i[9:0];

    // redist466_sync_in_aunroll_vunroll_x_in_c1_eni67_466_626_mem(DUALMEM,3538)
    assign redist466_sync_in_aunroll_vunroll_x_in_c1_eni67_466_626_mem_ia = redist466_sync_in_aunroll_vunroll_x_in_c1_eni67_466_626_inputreg0_q;
    assign redist466_sync_in_aunroll_vunroll_x_in_c1_eni67_466_626_mem_aa = redist466_sync_in_aunroll_vunroll_x_in_c1_eni67_466_626_wraddr_q;
    assign redist466_sync_in_aunroll_vunroll_x_in_c1_eni67_466_626_mem_ab = redist466_sync_in_aunroll_vunroll_x_in_c1_eni67_466_626_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist466_sync_in_aunroll_vunroll_x_in_c1_eni67_466_626_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist466_sync_in_aunroll_vunroll_x_in_c1_eni67_466_626_mem_aa),
        .data_a(redist466_sync_in_aunroll_vunroll_x_in_c1_eni67_466_626_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist466_sync_in_aunroll_vunroll_x_in_c1_eni67_466_626_mem_ab),
        .q_b(redist466_sync_in_aunroll_vunroll_x_in_c1_eni67_466_626_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist466_sync_in_aunroll_vunroll_x_in_c1_eni67_466_626_mem_q = redist466_sync_in_aunroll_vunroll_x_in_c1_eni67_466_626_mem_iq[31:0];

    // redist466_sync_in_aunroll_vunroll_x_in_c1_eni67_466_626_outputreg0(DELAY,3537)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist466_sync_in_aunroll_vunroll_x_in_c1_eni67_466_626_outputreg0_q <= redist466_sync_in_aunroll_vunroll_x_in_c1_eni67_466_626_mem_q;
        end
    end

    // redist209_sync_in_aunroll_vunroll_x_in_c1_eni67_210_626_rdcnt(ADD,2026)
    assign redist209_sync_in_aunroll_vunroll_x_in_c1_eni67_210_626_rdcnt_a = {1'b0, redist209_sync_in_aunroll_vunroll_x_in_c1_eni67_210_626_wraddr_q};
    assign redist209_sync_in_aunroll_vunroll_x_in_c1_eni67_210_626_rdcnt_b = {1'b0, redist209_sync_in_aunroll_vunroll_x_in_c1_eni67_210_626_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist209_sync_in_aunroll_vunroll_x_in_c1_eni67_210_626_rdcnt_o <= $unsigned(redist209_sync_in_aunroll_vunroll_x_in_c1_eni67_210_626_rdcnt_a) + $unsigned(redist209_sync_in_aunroll_vunroll_x_in_c1_eni67_210_626_rdcnt_b);
        end
    end
    assign redist209_sync_in_aunroll_vunroll_x_in_c1_eni67_210_626_rdcnt_q = redist209_sync_in_aunroll_vunroll_x_in_c1_eni67_210_626_rdcnt_o[10:0];

    // redist209_sync_in_aunroll_vunroll_x_in_c1_eni67_210_626_inputreg0(DELAY,2021)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist209_sync_in_aunroll_vunroll_x_in_c1_eni67_210_626_inputreg0_q <= in_c1_eni67_210;
        end
    end

    // redist209_sync_in_aunroll_vunroll_x_in_c1_eni67_210_626_wraddr(COUNTER,2024)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist209_sync_in_aunroll_vunroll_x_in_c1_eni67_210_626_wraddr_i <= $unsigned(redist209_sync_in_aunroll_vunroll_x_in_c1_eni67_210_626_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist209_sync_in_aunroll_vunroll_x_in_c1_eni67_210_626_wraddr_q = redist209_sync_in_aunroll_vunroll_x_in_c1_eni67_210_626_wraddr_i[9:0];

    // redist209_sync_in_aunroll_vunroll_x_in_c1_eni67_210_626_mem(DUALMEM,2023)
    assign redist209_sync_in_aunroll_vunroll_x_in_c1_eni67_210_626_mem_ia = redist209_sync_in_aunroll_vunroll_x_in_c1_eni67_210_626_inputreg0_q;
    assign redist209_sync_in_aunroll_vunroll_x_in_c1_eni67_210_626_mem_aa = redist209_sync_in_aunroll_vunroll_x_in_c1_eni67_210_626_wraddr_q;
    assign redist209_sync_in_aunroll_vunroll_x_in_c1_eni67_210_626_mem_ab = redist209_sync_in_aunroll_vunroll_x_in_c1_eni67_210_626_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist209_sync_in_aunroll_vunroll_x_in_c1_eni67_210_626_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist209_sync_in_aunroll_vunroll_x_in_c1_eni67_210_626_mem_aa),
        .data_a(redist209_sync_in_aunroll_vunroll_x_in_c1_eni67_210_626_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist209_sync_in_aunroll_vunroll_x_in_c1_eni67_210_626_mem_ab),
        .q_b(redist209_sync_in_aunroll_vunroll_x_in_c1_eni67_210_626_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist209_sync_in_aunroll_vunroll_x_in_c1_eni67_210_626_mem_q = redist209_sync_in_aunroll_vunroll_x_in_c1_eni67_210_626_mem_iq[31:0];

    // redist209_sync_in_aunroll_vunroll_x_in_c1_eni67_210_626_outputreg0(DELAY,2022)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist209_sync_in_aunroll_vunroll_x_in_c1_eni67_210_626_outputreg0_q <= redist209_sync_in_aunroll_vunroll_x_in_c1_eni67_210_626_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod633_cnn2356_dspb_native_dot_product_vunroll_x(BLACKBOX,111)@1717
    // in in_0@1718
    // in in_1@1718
    // in in_scalarProductPortChainin@1718
    // out out_primWireOut@1723
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000103Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod633_cnn2356_dspb_native_dot_product_vunroll_x (
        .in_0(redist209_sync_in_aunroll_vunroll_x_in_c1_eni67_210_626_outputreg0_q),
        .in_1(redist466_sync_in_aunroll_vunroll_x_in_c1_eni67_466_626_outputreg0_q),
        .in_2(redist208_sync_in_aunroll_vunroll_x_in_c1_eni67_209_625_outputreg0_q),
        .in_3(redist465_sync_in_aunroll_vunroll_x_in_c1_eni67_465_625_outputreg0_q),
        .in_scalarProductPortChainin(redist539_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod628_cnn2349_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod633_cnn2356_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist538_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod633_cnn2356_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,679)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist538_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod633_cnn2356_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod633_cnn2356_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist210_sync_in_aunroll_vunroll_x_in_c1_eni67_211_631_offset(CONSTANT,2031)
    assign redist210_sync_in_aunroll_vunroll_x_in_c1_eni67_211_631_offset_q = 10'b0110001110;

    // redist467_sync_in_aunroll_vunroll_x_in_c1_eni67_467_631_rdcnt(ADD,3547)
    assign redist467_sync_in_aunroll_vunroll_x_in_c1_eni67_467_631_rdcnt_a = {1'b0, redist467_sync_in_aunroll_vunroll_x_in_c1_eni67_467_631_wraddr_q};
    assign redist467_sync_in_aunroll_vunroll_x_in_c1_eni67_467_631_rdcnt_b = {1'b0, redist210_sync_in_aunroll_vunroll_x_in_c1_eni67_211_631_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist467_sync_in_aunroll_vunroll_x_in_c1_eni67_467_631_rdcnt_o <= $unsigned(redist467_sync_in_aunroll_vunroll_x_in_c1_eni67_467_631_rdcnt_a) + $unsigned(redist467_sync_in_aunroll_vunroll_x_in_c1_eni67_467_631_rdcnt_b);
        end
    end
    assign redist467_sync_in_aunroll_vunroll_x_in_c1_eni67_467_631_rdcnt_q = redist467_sync_in_aunroll_vunroll_x_in_c1_eni67_467_631_rdcnt_o[10:0];

    // redist467_sync_in_aunroll_vunroll_x_in_c1_eni67_467_631_inputreg0(DELAY,3542)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist467_sync_in_aunroll_vunroll_x_in_c1_eni67_467_631_inputreg0_q <= in_c1_eni67_467;
        end
    end

    // redist467_sync_in_aunroll_vunroll_x_in_c1_eni67_467_631_wraddr(COUNTER,3545)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist467_sync_in_aunroll_vunroll_x_in_c1_eni67_467_631_wraddr_i <= $unsigned(redist467_sync_in_aunroll_vunroll_x_in_c1_eni67_467_631_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist467_sync_in_aunroll_vunroll_x_in_c1_eni67_467_631_wraddr_q = redist467_sync_in_aunroll_vunroll_x_in_c1_eni67_467_631_wraddr_i[9:0];

    // redist467_sync_in_aunroll_vunroll_x_in_c1_eni67_467_631_mem(DUALMEM,3544)
    assign redist467_sync_in_aunroll_vunroll_x_in_c1_eni67_467_631_mem_ia = redist467_sync_in_aunroll_vunroll_x_in_c1_eni67_467_631_inputreg0_q;
    assign redist467_sync_in_aunroll_vunroll_x_in_c1_eni67_467_631_mem_aa = redist467_sync_in_aunroll_vunroll_x_in_c1_eni67_467_631_wraddr_q;
    assign redist467_sync_in_aunroll_vunroll_x_in_c1_eni67_467_631_mem_ab = redist467_sync_in_aunroll_vunroll_x_in_c1_eni67_467_631_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist467_sync_in_aunroll_vunroll_x_in_c1_eni67_467_631_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist467_sync_in_aunroll_vunroll_x_in_c1_eni67_467_631_mem_aa),
        .data_a(redist467_sync_in_aunroll_vunroll_x_in_c1_eni67_467_631_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist467_sync_in_aunroll_vunroll_x_in_c1_eni67_467_631_mem_ab),
        .q_b(redist467_sync_in_aunroll_vunroll_x_in_c1_eni67_467_631_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist467_sync_in_aunroll_vunroll_x_in_c1_eni67_467_631_mem_q = redist467_sync_in_aunroll_vunroll_x_in_c1_eni67_467_631_mem_iq[31:0];

    // redist467_sync_in_aunroll_vunroll_x_in_c1_eni67_467_631_outputreg0(DELAY,3543)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist467_sync_in_aunroll_vunroll_x_in_c1_eni67_467_631_outputreg0_q <= redist467_sync_in_aunroll_vunroll_x_in_c1_eni67_467_631_mem_q;
        end
    end

    // redist210_sync_in_aunroll_vunroll_x_in_c1_eni67_211_631_rdcnt(ADD,2032)
    assign redist210_sync_in_aunroll_vunroll_x_in_c1_eni67_211_631_rdcnt_a = {1'b0, redist210_sync_in_aunroll_vunroll_x_in_c1_eni67_211_631_wraddr_q};
    assign redist210_sync_in_aunroll_vunroll_x_in_c1_eni67_211_631_rdcnt_b = {1'b0, redist210_sync_in_aunroll_vunroll_x_in_c1_eni67_211_631_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist210_sync_in_aunroll_vunroll_x_in_c1_eni67_211_631_rdcnt_o <= $unsigned(redist210_sync_in_aunroll_vunroll_x_in_c1_eni67_211_631_rdcnt_a) + $unsigned(redist210_sync_in_aunroll_vunroll_x_in_c1_eni67_211_631_rdcnt_b);
        end
    end
    assign redist210_sync_in_aunroll_vunroll_x_in_c1_eni67_211_631_rdcnt_q = redist210_sync_in_aunroll_vunroll_x_in_c1_eni67_211_631_rdcnt_o[10:0];

    // redist210_sync_in_aunroll_vunroll_x_in_c1_eni67_211_631_inputreg0(DELAY,2027)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist210_sync_in_aunroll_vunroll_x_in_c1_eni67_211_631_inputreg0_q <= in_c1_eni67_211;
        end
    end

    // redist210_sync_in_aunroll_vunroll_x_in_c1_eni67_211_631_wraddr(COUNTER,2030)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist210_sync_in_aunroll_vunroll_x_in_c1_eni67_211_631_wraddr_i <= $unsigned(redist210_sync_in_aunroll_vunroll_x_in_c1_eni67_211_631_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist210_sync_in_aunroll_vunroll_x_in_c1_eni67_211_631_wraddr_q = redist210_sync_in_aunroll_vunroll_x_in_c1_eni67_211_631_wraddr_i[9:0];

    // redist210_sync_in_aunroll_vunroll_x_in_c1_eni67_211_631_mem(DUALMEM,2029)
    assign redist210_sync_in_aunroll_vunroll_x_in_c1_eni67_211_631_mem_ia = redist210_sync_in_aunroll_vunroll_x_in_c1_eni67_211_631_inputreg0_q;
    assign redist210_sync_in_aunroll_vunroll_x_in_c1_eni67_211_631_mem_aa = redist210_sync_in_aunroll_vunroll_x_in_c1_eni67_211_631_wraddr_q;
    assign redist210_sync_in_aunroll_vunroll_x_in_c1_eni67_211_631_mem_ab = redist210_sync_in_aunroll_vunroll_x_in_c1_eni67_211_631_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist210_sync_in_aunroll_vunroll_x_in_c1_eni67_211_631_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist210_sync_in_aunroll_vunroll_x_in_c1_eni67_211_631_mem_aa),
        .data_a(redist210_sync_in_aunroll_vunroll_x_in_c1_eni67_211_631_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist210_sync_in_aunroll_vunroll_x_in_c1_eni67_211_631_mem_ab),
        .q_b(redist210_sync_in_aunroll_vunroll_x_in_c1_eni67_211_631_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist210_sync_in_aunroll_vunroll_x_in_c1_eni67_211_631_mem_q = redist210_sync_in_aunroll_vunroll_x_in_c1_eni67_211_631_mem_iq[31:0];

    // redist210_sync_in_aunroll_vunroll_x_in_c1_eni67_211_631_outputreg0(DELAY,2028)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist210_sync_in_aunroll_vunroll_x_in_c1_eni67_211_631_outputreg0_q <= redist210_sync_in_aunroll_vunroll_x_in_c1_eni67_211_631_mem_q;
        end
    end

    // redist211_sync_in_aunroll_vunroll_x_in_c1_eni67_212_632_offset(CONSTANT,2037)
    assign redist211_sync_in_aunroll_vunroll_x_in_c1_eni67_212_632_offset_q = 10'b0110001101;

    // redist468_sync_in_aunroll_vunroll_x_in_c1_eni67_468_632_rdcnt(ADD,3553)
    assign redist468_sync_in_aunroll_vunroll_x_in_c1_eni67_468_632_rdcnt_a = {1'b0, redist468_sync_in_aunroll_vunroll_x_in_c1_eni67_468_632_wraddr_q};
    assign redist468_sync_in_aunroll_vunroll_x_in_c1_eni67_468_632_rdcnt_b = {1'b0, redist211_sync_in_aunroll_vunroll_x_in_c1_eni67_212_632_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist468_sync_in_aunroll_vunroll_x_in_c1_eni67_468_632_rdcnt_o <= $unsigned(redist468_sync_in_aunroll_vunroll_x_in_c1_eni67_468_632_rdcnt_a) + $unsigned(redist468_sync_in_aunroll_vunroll_x_in_c1_eni67_468_632_rdcnt_b);
        end
    end
    assign redist468_sync_in_aunroll_vunroll_x_in_c1_eni67_468_632_rdcnt_q = redist468_sync_in_aunroll_vunroll_x_in_c1_eni67_468_632_rdcnt_o[10:0];

    // redist468_sync_in_aunroll_vunroll_x_in_c1_eni67_468_632_inputreg0(DELAY,3548)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist468_sync_in_aunroll_vunroll_x_in_c1_eni67_468_632_inputreg0_q <= in_c1_eni67_468;
        end
    end

    // redist468_sync_in_aunroll_vunroll_x_in_c1_eni67_468_632_wraddr(COUNTER,3551)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist468_sync_in_aunroll_vunroll_x_in_c1_eni67_468_632_wraddr_i <= $unsigned(redist468_sync_in_aunroll_vunroll_x_in_c1_eni67_468_632_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist468_sync_in_aunroll_vunroll_x_in_c1_eni67_468_632_wraddr_q = redist468_sync_in_aunroll_vunroll_x_in_c1_eni67_468_632_wraddr_i[9:0];

    // redist468_sync_in_aunroll_vunroll_x_in_c1_eni67_468_632_mem(DUALMEM,3550)
    assign redist468_sync_in_aunroll_vunroll_x_in_c1_eni67_468_632_mem_ia = redist468_sync_in_aunroll_vunroll_x_in_c1_eni67_468_632_inputreg0_q;
    assign redist468_sync_in_aunroll_vunroll_x_in_c1_eni67_468_632_mem_aa = redist468_sync_in_aunroll_vunroll_x_in_c1_eni67_468_632_wraddr_q;
    assign redist468_sync_in_aunroll_vunroll_x_in_c1_eni67_468_632_mem_ab = redist468_sync_in_aunroll_vunroll_x_in_c1_eni67_468_632_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist468_sync_in_aunroll_vunroll_x_in_c1_eni67_468_632_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist468_sync_in_aunroll_vunroll_x_in_c1_eni67_468_632_mem_aa),
        .data_a(redist468_sync_in_aunroll_vunroll_x_in_c1_eni67_468_632_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist468_sync_in_aunroll_vunroll_x_in_c1_eni67_468_632_mem_ab),
        .q_b(redist468_sync_in_aunroll_vunroll_x_in_c1_eni67_468_632_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist468_sync_in_aunroll_vunroll_x_in_c1_eni67_468_632_mem_q = redist468_sync_in_aunroll_vunroll_x_in_c1_eni67_468_632_mem_iq[31:0];

    // redist468_sync_in_aunroll_vunroll_x_in_c1_eni67_468_632_outputreg0(DELAY,3549)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist468_sync_in_aunroll_vunroll_x_in_c1_eni67_468_632_outputreg0_q <= redist468_sync_in_aunroll_vunroll_x_in_c1_eni67_468_632_mem_q;
        end
    end

    // redist211_sync_in_aunroll_vunroll_x_in_c1_eni67_212_632_rdcnt(ADD,2038)
    assign redist211_sync_in_aunroll_vunroll_x_in_c1_eni67_212_632_rdcnt_a = {1'b0, redist211_sync_in_aunroll_vunroll_x_in_c1_eni67_212_632_wraddr_q};
    assign redist211_sync_in_aunroll_vunroll_x_in_c1_eni67_212_632_rdcnt_b = {1'b0, redist211_sync_in_aunroll_vunroll_x_in_c1_eni67_212_632_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist211_sync_in_aunroll_vunroll_x_in_c1_eni67_212_632_rdcnt_o <= $unsigned(redist211_sync_in_aunroll_vunroll_x_in_c1_eni67_212_632_rdcnt_a) + $unsigned(redist211_sync_in_aunroll_vunroll_x_in_c1_eni67_212_632_rdcnt_b);
        end
    end
    assign redist211_sync_in_aunroll_vunroll_x_in_c1_eni67_212_632_rdcnt_q = redist211_sync_in_aunroll_vunroll_x_in_c1_eni67_212_632_rdcnt_o[10:0];

    // redist211_sync_in_aunroll_vunroll_x_in_c1_eni67_212_632_inputreg0(DELAY,2033)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist211_sync_in_aunroll_vunroll_x_in_c1_eni67_212_632_inputreg0_q <= in_c1_eni67_212;
        end
    end

    // redist211_sync_in_aunroll_vunroll_x_in_c1_eni67_212_632_wraddr(COUNTER,2036)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist211_sync_in_aunroll_vunroll_x_in_c1_eni67_212_632_wraddr_i <= $unsigned(redist211_sync_in_aunroll_vunroll_x_in_c1_eni67_212_632_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist211_sync_in_aunroll_vunroll_x_in_c1_eni67_212_632_wraddr_q = redist211_sync_in_aunroll_vunroll_x_in_c1_eni67_212_632_wraddr_i[9:0];

    // redist211_sync_in_aunroll_vunroll_x_in_c1_eni67_212_632_mem(DUALMEM,2035)
    assign redist211_sync_in_aunroll_vunroll_x_in_c1_eni67_212_632_mem_ia = redist211_sync_in_aunroll_vunroll_x_in_c1_eni67_212_632_inputreg0_q;
    assign redist211_sync_in_aunroll_vunroll_x_in_c1_eni67_212_632_mem_aa = redist211_sync_in_aunroll_vunroll_x_in_c1_eni67_212_632_wraddr_q;
    assign redist211_sync_in_aunroll_vunroll_x_in_c1_eni67_212_632_mem_ab = redist211_sync_in_aunroll_vunroll_x_in_c1_eni67_212_632_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist211_sync_in_aunroll_vunroll_x_in_c1_eni67_212_632_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist211_sync_in_aunroll_vunroll_x_in_c1_eni67_212_632_mem_aa),
        .data_a(redist211_sync_in_aunroll_vunroll_x_in_c1_eni67_212_632_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist211_sync_in_aunroll_vunroll_x_in_c1_eni67_212_632_mem_ab),
        .q_b(redist211_sync_in_aunroll_vunroll_x_in_c1_eni67_212_632_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist211_sync_in_aunroll_vunroll_x_in_c1_eni67_212_632_mem_q = redist211_sync_in_aunroll_vunroll_x_in_c1_eni67_212_632_mem_iq[31:0];

    // redist211_sync_in_aunroll_vunroll_x_in_c1_eni67_212_632_outputreg0(DELAY,2034)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist211_sync_in_aunroll_vunroll_x_in_c1_eni67_212_632_outputreg0_q <= redist211_sync_in_aunroll_vunroll_x_in_c1_eni67_212_632_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod638_cnn2362_dspb_native_dot_product_vunroll_x(BLACKBOX,112)@1723
    // in in_0@1724
    // in in_1@1724
    // in in_scalarProductPortChainin@1724
    // out out_primWireOut@1729
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000104Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod638_cnn2362_dspb_native_dot_product_vunroll_x (
        .in_0(redist211_sync_in_aunroll_vunroll_x_in_c1_eni67_212_632_outputreg0_q),
        .in_1(redist468_sync_in_aunroll_vunroll_x_in_c1_eni67_468_632_outputreg0_q),
        .in_2(redist210_sync_in_aunroll_vunroll_x_in_c1_eni67_211_631_outputreg0_q),
        .in_3(redist467_sync_in_aunroll_vunroll_x_in_c1_eni67_467_631_outputreg0_q),
        .in_scalarProductPortChainin(redist538_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod633_cnn2356_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod638_cnn2362_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist537_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod638_cnn2362_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,678)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist537_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod638_cnn2362_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod638_cnn2362_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist212_sync_in_aunroll_vunroll_x_in_c1_eni67_213_637_offset(CONSTANT,2043)
    assign redist212_sync_in_aunroll_vunroll_x_in_c1_eni67_213_637_offset_q = 10'b0110001000;

    // redist469_sync_in_aunroll_vunroll_x_in_c1_eni67_469_637_rdcnt(ADD,3559)
    assign redist469_sync_in_aunroll_vunroll_x_in_c1_eni67_469_637_rdcnt_a = {1'b0, redist469_sync_in_aunroll_vunroll_x_in_c1_eni67_469_637_wraddr_q};
    assign redist469_sync_in_aunroll_vunroll_x_in_c1_eni67_469_637_rdcnt_b = {1'b0, redist212_sync_in_aunroll_vunroll_x_in_c1_eni67_213_637_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist469_sync_in_aunroll_vunroll_x_in_c1_eni67_469_637_rdcnt_o <= $unsigned(redist469_sync_in_aunroll_vunroll_x_in_c1_eni67_469_637_rdcnt_a) + $unsigned(redist469_sync_in_aunroll_vunroll_x_in_c1_eni67_469_637_rdcnt_b);
        end
    end
    assign redist469_sync_in_aunroll_vunroll_x_in_c1_eni67_469_637_rdcnt_q = redist469_sync_in_aunroll_vunroll_x_in_c1_eni67_469_637_rdcnt_o[10:0];

    // redist469_sync_in_aunroll_vunroll_x_in_c1_eni67_469_637_inputreg0(DELAY,3554)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist469_sync_in_aunroll_vunroll_x_in_c1_eni67_469_637_inputreg0_q <= in_c1_eni67_469;
        end
    end

    // redist469_sync_in_aunroll_vunroll_x_in_c1_eni67_469_637_wraddr(COUNTER,3557)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist469_sync_in_aunroll_vunroll_x_in_c1_eni67_469_637_wraddr_i <= $unsigned(redist469_sync_in_aunroll_vunroll_x_in_c1_eni67_469_637_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist469_sync_in_aunroll_vunroll_x_in_c1_eni67_469_637_wraddr_q = redist469_sync_in_aunroll_vunroll_x_in_c1_eni67_469_637_wraddr_i[9:0];

    // redist469_sync_in_aunroll_vunroll_x_in_c1_eni67_469_637_mem(DUALMEM,3556)
    assign redist469_sync_in_aunroll_vunroll_x_in_c1_eni67_469_637_mem_ia = redist469_sync_in_aunroll_vunroll_x_in_c1_eni67_469_637_inputreg0_q;
    assign redist469_sync_in_aunroll_vunroll_x_in_c1_eni67_469_637_mem_aa = redist469_sync_in_aunroll_vunroll_x_in_c1_eni67_469_637_wraddr_q;
    assign redist469_sync_in_aunroll_vunroll_x_in_c1_eni67_469_637_mem_ab = redist469_sync_in_aunroll_vunroll_x_in_c1_eni67_469_637_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist469_sync_in_aunroll_vunroll_x_in_c1_eni67_469_637_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist469_sync_in_aunroll_vunroll_x_in_c1_eni67_469_637_mem_aa),
        .data_a(redist469_sync_in_aunroll_vunroll_x_in_c1_eni67_469_637_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist469_sync_in_aunroll_vunroll_x_in_c1_eni67_469_637_mem_ab),
        .q_b(redist469_sync_in_aunroll_vunroll_x_in_c1_eni67_469_637_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist469_sync_in_aunroll_vunroll_x_in_c1_eni67_469_637_mem_q = redist469_sync_in_aunroll_vunroll_x_in_c1_eni67_469_637_mem_iq[31:0];

    // redist469_sync_in_aunroll_vunroll_x_in_c1_eni67_469_637_outputreg0(DELAY,3555)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist469_sync_in_aunroll_vunroll_x_in_c1_eni67_469_637_outputreg0_q <= redist469_sync_in_aunroll_vunroll_x_in_c1_eni67_469_637_mem_q;
        end
    end

    // redist212_sync_in_aunroll_vunroll_x_in_c1_eni67_213_637_rdcnt(ADD,2044)
    assign redist212_sync_in_aunroll_vunroll_x_in_c1_eni67_213_637_rdcnt_a = {1'b0, redist212_sync_in_aunroll_vunroll_x_in_c1_eni67_213_637_wraddr_q};
    assign redist212_sync_in_aunroll_vunroll_x_in_c1_eni67_213_637_rdcnt_b = {1'b0, redist212_sync_in_aunroll_vunroll_x_in_c1_eni67_213_637_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist212_sync_in_aunroll_vunroll_x_in_c1_eni67_213_637_rdcnt_o <= $unsigned(redist212_sync_in_aunroll_vunroll_x_in_c1_eni67_213_637_rdcnt_a) + $unsigned(redist212_sync_in_aunroll_vunroll_x_in_c1_eni67_213_637_rdcnt_b);
        end
    end
    assign redist212_sync_in_aunroll_vunroll_x_in_c1_eni67_213_637_rdcnt_q = redist212_sync_in_aunroll_vunroll_x_in_c1_eni67_213_637_rdcnt_o[10:0];

    // redist212_sync_in_aunroll_vunroll_x_in_c1_eni67_213_637_inputreg0(DELAY,2039)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist212_sync_in_aunroll_vunroll_x_in_c1_eni67_213_637_inputreg0_q <= in_c1_eni67_213;
        end
    end

    // redist212_sync_in_aunroll_vunroll_x_in_c1_eni67_213_637_wraddr(COUNTER,2042)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist212_sync_in_aunroll_vunroll_x_in_c1_eni67_213_637_wraddr_i <= $unsigned(redist212_sync_in_aunroll_vunroll_x_in_c1_eni67_213_637_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist212_sync_in_aunroll_vunroll_x_in_c1_eni67_213_637_wraddr_q = redist212_sync_in_aunroll_vunroll_x_in_c1_eni67_213_637_wraddr_i[9:0];

    // redist212_sync_in_aunroll_vunroll_x_in_c1_eni67_213_637_mem(DUALMEM,2041)
    assign redist212_sync_in_aunroll_vunroll_x_in_c1_eni67_213_637_mem_ia = redist212_sync_in_aunroll_vunroll_x_in_c1_eni67_213_637_inputreg0_q;
    assign redist212_sync_in_aunroll_vunroll_x_in_c1_eni67_213_637_mem_aa = redist212_sync_in_aunroll_vunroll_x_in_c1_eni67_213_637_wraddr_q;
    assign redist212_sync_in_aunroll_vunroll_x_in_c1_eni67_213_637_mem_ab = redist212_sync_in_aunroll_vunroll_x_in_c1_eni67_213_637_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist212_sync_in_aunroll_vunroll_x_in_c1_eni67_213_637_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist212_sync_in_aunroll_vunroll_x_in_c1_eni67_213_637_mem_aa),
        .data_a(redist212_sync_in_aunroll_vunroll_x_in_c1_eni67_213_637_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist212_sync_in_aunroll_vunroll_x_in_c1_eni67_213_637_mem_ab),
        .q_b(redist212_sync_in_aunroll_vunroll_x_in_c1_eni67_213_637_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist212_sync_in_aunroll_vunroll_x_in_c1_eni67_213_637_mem_q = redist212_sync_in_aunroll_vunroll_x_in_c1_eni67_213_637_mem_iq[31:0];

    // redist212_sync_in_aunroll_vunroll_x_in_c1_eni67_213_637_outputreg0(DELAY,2040)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist212_sync_in_aunroll_vunroll_x_in_c1_eni67_213_637_outputreg0_q <= redist212_sync_in_aunroll_vunroll_x_in_c1_eni67_213_637_mem_q;
        end
    end

    // redist213_sync_in_aunroll_vunroll_x_in_c1_eni67_214_638_offset(CONSTANT,2049)
    assign redist213_sync_in_aunroll_vunroll_x_in_c1_eni67_214_638_offset_q = 10'b0110000111;

    // redist470_sync_in_aunroll_vunroll_x_in_c1_eni67_470_638_rdcnt(ADD,3565)
    assign redist470_sync_in_aunroll_vunroll_x_in_c1_eni67_470_638_rdcnt_a = {1'b0, redist470_sync_in_aunroll_vunroll_x_in_c1_eni67_470_638_wraddr_q};
    assign redist470_sync_in_aunroll_vunroll_x_in_c1_eni67_470_638_rdcnt_b = {1'b0, redist213_sync_in_aunroll_vunroll_x_in_c1_eni67_214_638_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist470_sync_in_aunroll_vunroll_x_in_c1_eni67_470_638_rdcnt_o <= $unsigned(redist470_sync_in_aunroll_vunroll_x_in_c1_eni67_470_638_rdcnt_a) + $unsigned(redist470_sync_in_aunroll_vunroll_x_in_c1_eni67_470_638_rdcnt_b);
        end
    end
    assign redist470_sync_in_aunroll_vunroll_x_in_c1_eni67_470_638_rdcnt_q = redist470_sync_in_aunroll_vunroll_x_in_c1_eni67_470_638_rdcnt_o[10:0];

    // redist470_sync_in_aunroll_vunroll_x_in_c1_eni67_470_638_inputreg0(DELAY,3560)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist470_sync_in_aunroll_vunroll_x_in_c1_eni67_470_638_inputreg0_q <= in_c1_eni67_470;
        end
    end

    // redist470_sync_in_aunroll_vunroll_x_in_c1_eni67_470_638_wraddr(COUNTER,3563)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist470_sync_in_aunroll_vunroll_x_in_c1_eni67_470_638_wraddr_i <= $unsigned(redist470_sync_in_aunroll_vunroll_x_in_c1_eni67_470_638_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist470_sync_in_aunroll_vunroll_x_in_c1_eni67_470_638_wraddr_q = redist470_sync_in_aunroll_vunroll_x_in_c1_eni67_470_638_wraddr_i[9:0];

    // redist470_sync_in_aunroll_vunroll_x_in_c1_eni67_470_638_mem(DUALMEM,3562)
    assign redist470_sync_in_aunroll_vunroll_x_in_c1_eni67_470_638_mem_ia = redist470_sync_in_aunroll_vunroll_x_in_c1_eni67_470_638_inputreg0_q;
    assign redist470_sync_in_aunroll_vunroll_x_in_c1_eni67_470_638_mem_aa = redist470_sync_in_aunroll_vunroll_x_in_c1_eni67_470_638_wraddr_q;
    assign redist470_sync_in_aunroll_vunroll_x_in_c1_eni67_470_638_mem_ab = redist470_sync_in_aunroll_vunroll_x_in_c1_eni67_470_638_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist470_sync_in_aunroll_vunroll_x_in_c1_eni67_470_638_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist470_sync_in_aunroll_vunroll_x_in_c1_eni67_470_638_mem_aa),
        .data_a(redist470_sync_in_aunroll_vunroll_x_in_c1_eni67_470_638_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist470_sync_in_aunroll_vunroll_x_in_c1_eni67_470_638_mem_ab),
        .q_b(redist470_sync_in_aunroll_vunroll_x_in_c1_eni67_470_638_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist470_sync_in_aunroll_vunroll_x_in_c1_eni67_470_638_mem_q = redist470_sync_in_aunroll_vunroll_x_in_c1_eni67_470_638_mem_iq[31:0];

    // redist470_sync_in_aunroll_vunroll_x_in_c1_eni67_470_638_outputreg0(DELAY,3561)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist470_sync_in_aunroll_vunroll_x_in_c1_eni67_470_638_outputreg0_q <= redist470_sync_in_aunroll_vunroll_x_in_c1_eni67_470_638_mem_q;
        end
    end

    // redist213_sync_in_aunroll_vunroll_x_in_c1_eni67_214_638_rdcnt(ADD,2050)
    assign redist213_sync_in_aunroll_vunroll_x_in_c1_eni67_214_638_rdcnt_a = {1'b0, redist213_sync_in_aunroll_vunroll_x_in_c1_eni67_214_638_wraddr_q};
    assign redist213_sync_in_aunroll_vunroll_x_in_c1_eni67_214_638_rdcnt_b = {1'b0, redist213_sync_in_aunroll_vunroll_x_in_c1_eni67_214_638_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist213_sync_in_aunroll_vunroll_x_in_c1_eni67_214_638_rdcnt_o <= $unsigned(redist213_sync_in_aunroll_vunroll_x_in_c1_eni67_214_638_rdcnt_a) + $unsigned(redist213_sync_in_aunroll_vunroll_x_in_c1_eni67_214_638_rdcnt_b);
        end
    end
    assign redist213_sync_in_aunroll_vunroll_x_in_c1_eni67_214_638_rdcnt_q = redist213_sync_in_aunroll_vunroll_x_in_c1_eni67_214_638_rdcnt_o[10:0];

    // redist213_sync_in_aunroll_vunroll_x_in_c1_eni67_214_638_inputreg0(DELAY,2045)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist213_sync_in_aunroll_vunroll_x_in_c1_eni67_214_638_inputreg0_q <= in_c1_eni67_214;
        end
    end

    // redist213_sync_in_aunroll_vunroll_x_in_c1_eni67_214_638_wraddr(COUNTER,2048)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist213_sync_in_aunroll_vunroll_x_in_c1_eni67_214_638_wraddr_i <= $unsigned(redist213_sync_in_aunroll_vunroll_x_in_c1_eni67_214_638_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist213_sync_in_aunroll_vunroll_x_in_c1_eni67_214_638_wraddr_q = redist213_sync_in_aunroll_vunroll_x_in_c1_eni67_214_638_wraddr_i[9:0];

    // redist213_sync_in_aunroll_vunroll_x_in_c1_eni67_214_638_mem(DUALMEM,2047)
    assign redist213_sync_in_aunroll_vunroll_x_in_c1_eni67_214_638_mem_ia = redist213_sync_in_aunroll_vunroll_x_in_c1_eni67_214_638_inputreg0_q;
    assign redist213_sync_in_aunroll_vunroll_x_in_c1_eni67_214_638_mem_aa = redist213_sync_in_aunroll_vunroll_x_in_c1_eni67_214_638_wraddr_q;
    assign redist213_sync_in_aunroll_vunroll_x_in_c1_eni67_214_638_mem_ab = redist213_sync_in_aunroll_vunroll_x_in_c1_eni67_214_638_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist213_sync_in_aunroll_vunroll_x_in_c1_eni67_214_638_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist213_sync_in_aunroll_vunroll_x_in_c1_eni67_214_638_mem_aa),
        .data_a(redist213_sync_in_aunroll_vunroll_x_in_c1_eni67_214_638_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist213_sync_in_aunroll_vunroll_x_in_c1_eni67_214_638_mem_ab),
        .q_b(redist213_sync_in_aunroll_vunroll_x_in_c1_eni67_214_638_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist213_sync_in_aunroll_vunroll_x_in_c1_eni67_214_638_mem_q = redist213_sync_in_aunroll_vunroll_x_in_c1_eni67_214_638_mem_iq[31:0];

    // redist213_sync_in_aunroll_vunroll_x_in_c1_eni67_214_638_outputreg0(DELAY,2046)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist213_sync_in_aunroll_vunroll_x_in_c1_eni67_214_638_outputreg0_q <= redist213_sync_in_aunroll_vunroll_x_in_c1_eni67_214_638_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod643_cnn2369_dspb_native_dot_product_vunroll_x(BLACKBOX,113)@1729
    // in in_0@1730
    // in in_1@1730
    // in in_scalarProductPortChainin@1730
    // out out_primWireOut@1735
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000105Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod643_cnn2369_dspb_native_dot_product_vunroll_x (
        .in_0(redist213_sync_in_aunroll_vunroll_x_in_c1_eni67_214_638_outputreg0_q),
        .in_1(redist470_sync_in_aunroll_vunroll_x_in_c1_eni67_470_638_outputreg0_q),
        .in_2(redist212_sync_in_aunroll_vunroll_x_in_c1_eni67_213_637_outputreg0_q),
        .in_3(redist469_sync_in_aunroll_vunroll_x_in_c1_eni67_469_637_outputreg0_q),
        .in_scalarProductPortChainin(redist537_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod638_cnn2362_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod643_cnn2369_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist536_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod643_cnn2369_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,677)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist536_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod643_cnn2369_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod643_cnn2369_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist214_sync_in_aunroll_vunroll_x_in_c1_eni67_215_643_offset(CONSTANT,2055)
    assign redist214_sync_in_aunroll_vunroll_x_in_c1_eni67_215_643_offset_q = 10'b0110000010;

    // redist471_sync_in_aunroll_vunroll_x_in_c1_eni67_471_643_rdcnt(ADD,3571)
    assign redist471_sync_in_aunroll_vunroll_x_in_c1_eni67_471_643_rdcnt_a = {1'b0, redist471_sync_in_aunroll_vunroll_x_in_c1_eni67_471_643_wraddr_q};
    assign redist471_sync_in_aunroll_vunroll_x_in_c1_eni67_471_643_rdcnt_b = {1'b0, redist214_sync_in_aunroll_vunroll_x_in_c1_eni67_215_643_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist471_sync_in_aunroll_vunroll_x_in_c1_eni67_471_643_rdcnt_o <= $unsigned(redist471_sync_in_aunroll_vunroll_x_in_c1_eni67_471_643_rdcnt_a) + $unsigned(redist471_sync_in_aunroll_vunroll_x_in_c1_eni67_471_643_rdcnt_b);
        end
    end
    assign redist471_sync_in_aunroll_vunroll_x_in_c1_eni67_471_643_rdcnt_q = redist471_sync_in_aunroll_vunroll_x_in_c1_eni67_471_643_rdcnt_o[10:0];

    // redist471_sync_in_aunroll_vunroll_x_in_c1_eni67_471_643_inputreg0(DELAY,3566)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist471_sync_in_aunroll_vunroll_x_in_c1_eni67_471_643_inputreg0_q <= in_c1_eni67_471;
        end
    end

    // redist471_sync_in_aunroll_vunroll_x_in_c1_eni67_471_643_wraddr(COUNTER,3569)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist471_sync_in_aunroll_vunroll_x_in_c1_eni67_471_643_wraddr_i <= $unsigned(redist471_sync_in_aunroll_vunroll_x_in_c1_eni67_471_643_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist471_sync_in_aunroll_vunroll_x_in_c1_eni67_471_643_wraddr_q = redist471_sync_in_aunroll_vunroll_x_in_c1_eni67_471_643_wraddr_i[9:0];

    // redist471_sync_in_aunroll_vunroll_x_in_c1_eni67_471_643_mem(DUALMEM,3568)
    assign redist471_sync_in_aunroll_vunroll_x_in_c1_eni67_471_643_mem_ia = redist471_sync_in_aunroll_vunroll_x_in_c1_eni67_471_643_inputreg0_q;
    assign redist471_sync_in_aunroll_vunroll_x_in_c1_eni67_471_643_mem_aa = redist471_sync_in_aunroll_vunroll_x_in_c1_eni67_471_643_wraddr_q;
    assign redist471_sync_in_aunroll_vunroll_x_in_c1_eni67_471_643_mem_ab = redist471_sync_in_aunroll_vunroll_x_in_c1_eni67_471_643_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist471_sync_in_aunroll_vunroll_x_in_c1_eni67_471_643_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist471_sync_in_aunroll_vunroll_x_in_c1_eni67_471_643_mem_aa),
        .data_a(redist471_sync_in_aunroll_vunroll_x_in_c1_eni67_471_643_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist471_sync_in_aunroll_vunroll_x_in_c1_eni67_471_643_mem_ab),
        .q_b(redist471_sync_in_aunroll_vunroll_x_in_c1_eni67_471_643_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist471_sync_in_aunroll_vunroll_x_in_c1_eni67_471_643_mem_q = redist471_sync_in_aunroll_vunroll_x_in_c1_eni67_471_643_mem_iq[31:0];

    // redist471_sync_in_aunroll_vunroll_x_in_c1_eni67_471_643_outputreg0(DELAY,3567)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist471_sync_in_aunroll_vunroll_x_in_c1_eni67_471_643_outputreg0_q <= redist471_sync_in_aunroll_vunroll_x_in_c1_eni67_471_643_mem_q;
        end
    end

    // redist214_sync_in_aunroll_vunroll_x_in_c1_eni67_215_643_rdcnt(ADD,2056)
    assign redist214_sync_in_aunroll_vunroll_x_in_c1_eni67_215_643_rdcnt_a = {1'b0, redist214_sync_in_aunroll_vunroll_x_in_c1_eni67_215_643_wraddr_q};
    assign redist214_sync_in_aunroll_vunroll_x_in_c1_eni67_215_643_rdcnt_b = {1'b0, redist214_sync_in_aunroll_vunroll_x_in_c1_eni67_215_643_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist214_sync_in_aunroll_vunroll_x_in_c1_eni67_215_643_rdcnt_o <= $unsigned(redist214_sync_in_aunroll_vunroll_x_in_c1_eni67_215_643_rdcnt_a) + $unsigned(redist214_sync_in_aunroll_vunroll_x_in_c1_eni67_215_643_rdcnt_b);
        end
    end
    assign redist214_sync_in_aunroll_vunroll_x_in_c1_eni67_215_643_rdcnt_q = redist214_sync_in_aunroll_vunroll_x_in_c1_eni67_215_643_rdcnt_o[10:0];

    // redist214_sync_in_aunroll_vunroll_x_in_c1_eni67_215_643_inputreg0(DELAY,2051)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist214_sync_in_aunroll_vunroll_x_in_c1_eni67_215_643_inputreg0_q <= in_c1_eni67_215;
        end
    end

    // redist214_sync_in_aunroll_vunroll_x_in_c1_eni67_215_643_wraddr(COUNTER,2054)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist214_sync_in_aunroll_vunroll_x_in_c1_eni67_215_643_wraddr_i <= $unsigned(redist214_sync_in_aunroll_vunroll_x_in_c1_eni67_215_643_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist214_sync_in_aunroll_vunroll_x_in_c1_eni67_215_643_wraddr_q = redist214_sync_in_aunroll_vunroll_x_in_c1_eni67_215_643_wraddr_i[9:0];

    // redist214_sync_in_aunroll_vunroll_x_in_c1_eni67_215_643_mem(DUALMEM,2053)
    assign redist214_sync_in_aunroll_vunroll_x_in_c1_eni67_215_643_mem_ia = redist214_sync_in_aunroll_vunroll_x_in_c1_eni67_215_643_inputreg0_q;
    assign redist214_sync_in_aunroll_vunroll_x_in_c1_eni67_215_643_mem_aa = redist214_sync_in_aunroll_vunroll_x_in_c1_eni67_215_643_wraddr_q;
    assign redist214_sync_in_aunroll_vunroll_x_in_c1_eni67_215_643_mem_ab = redist214_sync_in_aunroll_vunroll_x_in_c1_eni67_215_643_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist214_sync_in_aunroll_vunroll_x_in_c1_eni67_215_643_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist214_sync_in_aunroll_vunroll_x_in_c1_eni67_215_643_mem_aa),
        .data_a(redist214_sync_in_aunroll_vunroll_x_in_c1_eni67_215_643_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist214_sync_in_aunroll_vunroll_x_in_c1_eni67_215_643_mem_ab),
        .q_b(redist214_sync_in_aunroll_vunroll_x_in_c1_eni67_215_643_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist214_sync_in_aunroll_vunroll_x_in_c1_eni67_215_643_mem_q = redist214_sync_in_aunroll_vunroll_x_in_c1_eni67_215_643_mem_iq[31:0];

    // redist214_sync_in_aunroll_vunroll_x_in_c1_eni67_215_643_outputreg0(DELAY,2052)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist214_sync_in_aunroll_vunroll_x_in_c1_eni67_215_643_outputreg0_q <= redist214_sync_in_aunroll_vunroll_x_in_c1_eni67_215_643_mem_q;
        end
    end

    // redist215_sync_in_aunroll_vunroll_x_in_c1_eni67_216_644_offset(CONSTANT,2061)
    assign redist215_sync_in_aunroll_vunroll_x_in_c1_eni67_216_644_offset_q = 10'b0110000001;

    // redist472_sync_in_aunroll_vunroll_x_in_c1_eni67_472_644_rdcnt(ADD,3577)
    assign redist472_sync_in_aunroll_vunroll_x_in_c1_eni67_472_644_rdcnt_a = {1'b0, redist472_sync_in_aunroll_vunroll_x_in_c1_eni67_472_644_wraddr_q};
    assign redist472_sync_in_aunroll_vunroll_x_in_c1_eni67_472_644_rdcnt_b = {1'b0, redist215_sync_in_aunroll_vunroll_x_in_c1_eni67_216_644_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist472_sync_in_aunroll_vunroll_x_in_c1_eni67_472_644_rdcnt_o <= $unsigned(redist472_sync_in_aunroll_vunroll_x_in_c1_eni67_472_644_rdcnt_a) + $unsigned(redist472_sync_in_aunroll_vunroll_x_in_c1_eni67_472_644_rdcnt_b);
        end
    end
    assign redist472_sync_in_aunroll_vunroll_x_in_c1_eni67_472_644_rdcnt_q = redist472_sync_in_aunroll_vunroll_x_in_c1_eni67_472_644_rdcnt_o[10:0];

    // redist472_sync_in_aunroll_vunroll_x_in_c1_eni67_472_644_inputreg0(DELAY,3572)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist472_sync_in_aunroll_vunroll_x_in_c1_eni67_472_644_inputreg0_q <= in_c1_eni67_472;
        end
    end

    // redist472_sync_in_aunroll_vunroll_x_in_c1_eni67_472_644_wraddr(COUNTER,3575)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist472_sync_in_aunroll_vunroll_x_in_c1_eni67_472_644_wraddr_i <= $unsigned(redist472_sync_in_aunroll_vunroll_x_in_c1_eni67_472_644_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist472_sync_in_aunroll_vunroll_x_in_c1_eni67_472_644_wraddr_q = redist472_sync_in_aunroll_vunroll_x_in_c1_eni67_472_644_wraddr_i[9:0];

    // redist472_sync_in_aunroll_vunroll_x_in_c1_eni67_472_644_mem(DUALMEM,3574)
    assign redist472_sync_in_aunroll_vunroll_x_in_c1_eni67_472_644_mem_ia = redist472_sync_in_aunroll_vunroll_x_in_c1_eni67_472_644_inputreg0_q;
    assign redist472_sync_in_aunroll_vunroll_x_in_c1_eni67_472_644_mem_aa = redist472_sync_in_aunroll_vunroll_x_in_c1_eni67_472_644_wraddr_q;
    assign redist472_sync_in_aunroll_vunroll_x_in_c1_eni67_472_644_mem_ab = redist472_sync_in_aunroll_vunroll_x_in_c1_eni67_472_644_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist472_sync_in_aunroll_vunroll_x_in_c1_eni67_472_644_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist472_sync_in_aunroll_vunroll_x_in_c1_eni67_472_644_mem_aa),
        .data_a(redist472_sync_in_aunroll_vunroll_x_in_c1_eni67_472_644_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist472_sync_in_aunroll_vunroll_x_in_c1_eni67_472_644_mem_ab),
        .q_b(redist472_sync_in_aunroll_vunroll_x_in_c1_eni67_472_644_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist472_sync_in_aunroll_vunroll_x_in_c1_eni67_472_644_mem_q = redist472_sync_in_aunroll_vunroll_x_in_c1_eni67_472_644_mem_iq[31:0];

    // redist472_sync_in_aunroll_vunroll_x_in_c1_eni67_472_644_outputreg0(DELAY,3573)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist472_sync_in_aunroll_vunroll_x_in_c1_eni67_472_644_outputreg0_q <= redist472_sync_in_aunroll_vunroll_x_in_c1_eni67_472_644_mem_q;
        end
    end

    // redist215_sync_in_aunroll_vunroll_x_in_c1_eni67_216_644_rdcnt(ADD,2062)
    assign redist215_sync_in_aunroll_vunroll_x_in_c1_eni67_216_644_rdcnt_a = {1'b0, redist215_sync_in_aunroll_vunroll_x_in_c1_eni67_216_644_wraddr_q};
    assign redist215_sync_in_aunroll_vunroll_x_in_c1_eni67_216_644_rdcnt_b = {1'b0, redist215_sync_in_aunroll_vunroll_x_in_c1_eni67_216_644_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist215_sync_in_aunroll_vunroll_x_in_c1_eni67_216_644_rdcnt_o <= $unsigned(redist215_sync_in_aunroll_vunroll_x_in_c1_eni67_216_644_rdcnt_a) + $unsigned(redist215_sync_in_aunroll_vunroll_x_in_c1_eni67_216_644_rdcnt_b);
        end
    end
    assign redist215_sync_in_aunroll_vunroll_x_in_c1_eni67_216_644_rdcnt_q = redist215_sync_in_aunroll_vunroll_x_in_c1_eni67_216_644_rdcnt_o[10:0];

    // redist215_sync_in_aunroll_vunroll_x_in_c1_eni67_216_644_inputreg0(DELAY,2057)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist215_sync_in_aunroll_vunroll_x_in_c1_eni67_216_644_inputreg0_q <= in_c1_eni67_216;
        end
    end

    // redist215_sync_in_aunroll_vunroll_x_in_c1_eni67_216_644_wraddr(COUNTER,2060)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist215_sync_in_aunroll_vunroll_x_in_c1_eni67_216_644_wraddr_i <= $unsigned(redist215_sync_in_aunroll_vunroll_x_in_c1_eni67_216_644_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist215_sync_in_aunroll_vunroll_x_in_c1_eni67_216_644_wraddr_q = redist215_sync_in_aunroll_vunroll_x_in_c1_eni67_216_644_wraddr_i[9:0];

    // redist215_sync_in_aunroll_vunroll_x_in_c1_eni67_216_644_mem(DUALMEM,2059)
    assign redist215_sync_in_aunroll_vunroll_x_in_c1_eni67_216_644_mem_ia = redist215_sync_in_aunroll_vunroll_x_in_c1_eni67_216_644_inputreg0_q;
    assign redist215_sync_in_aunroll_vunroll_x_in_c1_eni67_216_644_mem_aa = redist215_sync_in_aunroll_vunroll_x_in_c1_eni67_216_644_wraddr_q;
    assign redist215_sync_in_aunroll_vunroll_x_in_c1_eni67_216_644_mem_ab = redist215_sync_in_aunroll_vunroll_x_in_c1_eni67_216_644_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist215_sync_in_aunroll_vunroll_x_in_c1_eni67_216_644_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist215_sync_in_aunroll_vunroll_x_in_c1_eni67_216_644_mem_aa),
        .data_a(redist215_sync_in_aunroll_vunroll_x_in_c1_eni67_216_644_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist215_sync_in_aunroll_vunroll_x_in_c1_eni67_216_644_mem_ab),
        .q_b(redist215_sync_in_aunroll_vunroll_x_in_c1_eni67_216_644_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist215_sync_in_aunroll_vunroll_x_in_c1_eni67_216_644_mem_q = redist215_sync_in_aunroll_vunroll_x_in_c1_eni67_216_644_mem_iq[31:0];

    // redist215_sync_in_aunroll_vunroll_x_in_c1_eni67_216_644_outputreg0(DELAY,2058)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist215_sync_in_aunroll_vunroll_x_in_c1_eni67_216_644_outputreg0_q <= redist215_sync_in_aunroll_vunroll_x_in_c1_eni67_216_644_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod648_cnn2375_dspb_native_dot_product_vunroll_x(BLACKBOX,114)@1735
    // in in_0@1736
    // in in_1@1736
    // in in_scalarProductPortChainin@1736
    // out out_primWireOut@1741
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000106Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod648_cnn2375_dspb_native_dot_product_vunroll_x (
        .in_0(redist215_sync_in_aunroll_vunroll_x_in_c1_eni67_216_644_outputreg0_q),
        .in_1(redist472_sync_in_aunroll_vunroll_x_in_c1_eni67_472_644_outputreg0_q),
        .in_2(redist214_sync_in_aunroll_vunroll_x_in_c1_eni67_215_643_outputreg0_q),
        .in_3(redist471_sync_in_aunroll_vunroll_x_in_c1_eni67_471_643_outputreg0_q),
        .in_scalarProductPortChainin(redist536_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod643_cnn2369_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod648_cnn2375_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist535_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod648_cnn2375_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,676)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist535_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod648_cnn2375_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod648_cnn2375_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist216_sync_in_aunroll_vunroll_x_in_c1_eni67_217_649_offset(CONSTANT,2067)
    assign redist216_sync_in_aunroll_vunroll_x_in_c1_eni67_217_649_offset_q = 10'b0101111100;

    // redist473_sync_in_aunroll_vunroll_x_in_c1_eni67_473_649_rdcnt(ADD,3583)
    assign redist473_sync_in_aunroll_vunroll_x_in_c1_eni67_473_649_rdcnt_a = {1'b0, redist473_sync_in_aunroll_vunroll_x_in_c1_eni67_473_649_wraddr_q};
    assign redist473_sync_in_aunroll_vunroll_x_in_c1_eni67_473_649_rdcnt_b = {1'b0, redist216_sync_in_aunroll_vunroll_x_in_c1_eni67_217_649_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist473_sync_in_aunroll_vunroll_x_in_c1_eni67_473_649_rdcnt_o <= $unsigned(redist473_sync_in_aunroll_vunroll_x_in_c1_eni67_473_649_rdcnt_a) + $unsigned(redist473_sync_in_aunroll_vunroll_x_in_c1_eni67_473_649_rdcnt_b);
        end
    end
    assign redist473_sync_in_aunroll_vunroll_x_in_c1_eni67_473_649_rdcnt_q = redist473_sync_in_aunroll_vunroll_x_in_c1_eni67_473_649_rdcnt_o[10:0];

    // redist473_sync_in_aunroll_vunroll_x_in_c1_eni67_473_649_inputreg0(DELAY,3578)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist473_sync_in_aunroll_vunroll_x_in_c1_eni67_473_649_inputreg0_q <= in_c1_eni67_473;
        end
    end

    // redist473_sync_in_aunroll_vunroll_x_in_c1_eni67_473_649_wraddr(COUNTER,3581)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist473_sync_in_aunroll_vunroll_x_in_c1_eni67_473_649_wraddr_i <= $unsigned(redist473_sync_in_aunroll_vunroll_x_in_c1_eni67_473_649_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist473_sync_in_aunroll_vunroll_x_in_c1_eni67_473_649_wraddr_q = redist473_sync_in_aunroll_vunroll_x_in_c1_eni67_473_649_wraddr_i[9:0];

    // redist473_sync_in_aunroll_vunroll_x_in_c1_eni67_473_649_mem(DUALMEM,3580)
    assign redist473_sync_in_aunroll_vunroll_x_in_c1_eni67_473_649_mem_ia = redist473_sync_in_aunroll_vunroll_x_in_c1_eni67_473_649_inputreg0_q;
    assign redist473_sync_in_aunroll_vunroll_x_in_c1_eni67_473_649_mem_aa = redist473_sync_in_aunroll_vunroll_x_in_c1_eni67_473_649_wraddr_q;
    assign redist473_sync_in_aunroll_vunroll_x_in_c1_eni67_473_649_mem_ab = redist473_sync_in_aunroll_vunroll_x_in_c1_eni67_473_649_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist473_sync_in_aunroll_vunroll_x_in_c1_eni67_473_649_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist473_sync_in_aunroll_vunroll_x_in_c1_eni67_473_649_mem_aa),
        .data_a(redist473_sync_in_aunroll_vunroll_x_in_c1_eni67_473_649_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist473_sync_in_aunroll_vunroll_x_in_c1_eni67_473_649_mem_ab),
        .q_b(redist473_sync_in_aunroll_vunroll_x_in_c1_eni67_473_649_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist473_sync_in_aunroll_vunroll_x_in_c1_eni67_473_649_mem_q = redist473_sync_in_aunroll_vunroll_x_in_c1_eni67_473_649_mem_iq[31:0];

    // redist473_sync_in_aunroll_vunroll_x_in_c1_eni67_473_649_outputreg0(DELAY,3579)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist473_sync_in_aunroll_vunroll_x_in_c1_eni67_473_649_outputreg0_q <= redist473_sync_in_aunroll_vunroll_x_in_c1_eni67_473_649_mem_q;
        end
    end

    // redist216_sync_in_aunroll_vunroll_x_in_c1_eni67_217_649_rdcnt(ADD,2068)
    assign redist216_sync_in_aunroll_vunroll_x_in_c1_eni67_217_649_rdcnt_a = {1'b0, redist216_sync_in_aunroll_vunroll_x_in_c1_eni67_217_649_wraddr_q};
    assign redist216_sync_in_aunroll_vunroll_x_in_c1_eni67_217_649_rdcnt_b = {1'b0, redist216_sync_in_aunroll_vunroll_x_in_c1_eni67_217_649_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist216_sync_in_aunroll_vunroll_x_in_c1_eni67_217_649_rdcnt_o <= $unsigned(redist216_sync_in_aunroll_vunroll_x_in_c1_eni67_217_649_rdcnt_a) + $unsigned(redist216_sync_in_aunroll_vunroll_x_in_c1_eni67_217_649_rdcnt_b);
        end
    end
    assign redist216_sync_in_aunroll_vunroll_x_in_c1_eni67_217_649_rdcnt_q = redist216_sync_in_aunroll_vunroll_x_in_c1_eni67_217_649_rdcnt_o[10:0];

    // redist216_sync_in_aunroll_vunroll_x_in_c1_eni67_217_649_inputreg0(DELAY,2063)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist216_sync_in_aunroll_vunroll_x_in_c1_eni67_217_649_inputreg0_q <= in_c1_eni67_217;
        end
    end

    // redist216_sync_in_aunroll_vunroll_x_in_c1_eni67_217_649_wraddr(COUNTER,2066)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist216_sync_in_aunroll_vunroll_x_in_c1_eni67_217_649_wraddr_i <= $unsigned(redist216_sync_in_aunroll_vunroll_x_in_c1_eni67_217_649_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist216_sync_in_aunroll_vunroll_x_in_c1_eni67_217_649_wraddr_q = redist216_sync_in_aunroll_vunroll_x_in_c1_eni67_217_649_wraddr_i[9:0];

    // redist216_sync_in_aunroll_vunroll_x_in_c1_eni67_217_649_mem(DUALMEM,2065)
    assign redist216_sync_in_aunroll_vunroll_x_in_c1_eni67_217_649_mem_ia = redist216_sync_in_aunroll_vunroll_x_in_c1_eni67_217_649_inputreg0_q;
    assign redist216_sync_in_aunroll_vunroll_x_in_c1_eni67_217_649_mem_aa = redist216_sync_in_aunroll_vunroll_x_in_c1_eni67_217_649_wraddr_q;
    assign redist216_sync_in_aunroll_vunroll_x_in_c1_eni67_217_649_mem_ab = redist216_sync_in_aunroll_vunroll_x_in_c1_eni67_217_649_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist216_sync_in_aunroll_vunroll_x_in_c1_eni67_217_649_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist216_sync_in_aunroll_vunroll_x_in_c1_eni67_217_649_mem_aa),
        .data_a(redist216_sync_in_aunroll_vunroll_x_in_c1_eni67_217_649_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist216_sync_in_aunroll_vunroll_x_in_c1_eni67_217_649_mem_ab),
        .q_b(redist216_sync_in_aunroll_vunroll_x_in_c1_eni67_217_649_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist216_sync_in_aunroll_vunroll_x_in_c1_eni67_217_649_mem_q = redist216_sync_in_aunroll_vunroll_x_in_c1_eni67_217_649_mem_iq[31:0];

    // redist216_sync_in_aunroll_vunroll_x_in_c1_eni67_217_649_outputreg0(DELAY,2064)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist216_sync_in_aunroll_vunroll_x_in_c1_eni67_217_649_outputreg0_q <= redist216_sync_in_aunroll_vunroll_x_in_c1_eni67_217_649_mem_q;
        end
    end

    // redist217_sync_in_aunroll_vunroll_x_in_c1_eni67_218_650_offset(CONSTANT,2073)
    assign redist217_sync_in_aunroll_vunroll_x_in_c1_eni67_218_650_offset_q = 10'b0101111011;

    // redist474_sync_in_aunroll_vunroll_x_in_c1_eni67_474_650_rdcnt(ADD,3589)
    assign redist474_sync_in_aunroll_vunroll_x_in_c1_eni67_474_650_rdcnt_a = {1'b0, redist474_sync_in_aunroll_vunroll_x_in_c1_eni67_474_650_wraddr_q};
    assign redist474_sync_in_aunroll_vunroll_x_in_c1_eni67_474_650_rdcnt_b = {1'b0, redist217_sync_in_aunroll_vunroll_x_in_c1_eni67_218_650_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist474_sync_in_aunroll_vunroll_x_in_c1_eni67_474_650_rdcnt_o <= $unsigned(redist474_sync_in_aunroll_vunroll_x_in_c1_eni67_474_650_rdcnt_a) + $unsigned(redist474_sync_in_aunroll_vunroll_x_in_c1_eni67_474_650_rdcnt_b);
        end
    end
    assign redist474_sync_in_aunroll_vunroll_x_in_c1_eni67_474_650_rdcnt_q = redist474_sync_in_aunroll_vunroll_x_in_c1_eni67_474_650_rdcnt_o[10:0];

    // redist474_sync_in_aunroll_vunroll_x_in_c1_eni67_474_650_inputreg0(DELAY,3584)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist474_sync_in_aunroll_vunroll_x_in_c1_eni67_474_650_inputreg0_q <= in_c1_eni67_474;
        end
    end

    // redist474_sync_in_aunroll_vunroll_x_in_c1_eni67_474_650_wraddr(COUNTER,3587)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist474_sync_in_aunroll_vunroll_x_in_c1_eni67_474_650_wraddr_i <= $unsigned(redist474_sync_in_aunroll_vunroll_x_in_c1_eni67_474_650_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist474_sync_in_aunroll_vunroll_x_in_c1_eni67_474_650_wraddr_q = redist474_sync_in_aunroll_vunroll_x_in_c1_eni67_474_650_wraddr_i[9:0];

    // redist474_sync_in_aunroll_vunroll_x_in_c1_eni67_474_650_mem(DUALMEM,3586)
    assign redist474_sync_in_aunroll_vunroll_x_in_c1_eni67_474_650_mem_ia = redist474_sync_in_aunroll_vunroll_x_in_c1_eni67_474_650_inputreg0_q;
    assign redist474_sync_in_aunroll_vunroll_x_in_c1_eni67_474_650_mem_aa = redist474_sync_in_aunroll_vunroll_x_in_c1_eni67_474_650_wraddr_q;
    assign redist474_sync_in_aunroll_vunroll_x_in_c1_eni67_474_650_mem_ab = redist474_sync_in_aunroll_vunroll_x_in_c1_eni67_474_650_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist474_sync_in_aunroll_vunroll_x_in_c1_eni67_474_650_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist474_sync_in_aunroll_vunroll_x_in_c1_eni67_474_650_mem_aa),
        .data_a(redist474_sync_in_aunroll_vunroll_x_in_c1_eni67_474_650_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist474_sync_in_aunroll_vunroll_x_in_c1_eni67_474_650_mem_ab),
        .q_b(redist474_sync_in_aunroll_vunroll_x_in_c1_eni67_474_650_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist474_sync_in_aunroll_vunroll_x_in_c1_eni67_474_650_mem_q = redist474_sync_in_aunroll_vunroll_x_in_c1_eni67_474_650_mem_iq[31:0];

    // redist474_sync_in_aunroll_vunroll_x_in_c1_eni67_474_650_outputreg0(DELAY,3585)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist474_sync_in_aunroll_vunroll_x_in_c1_eni67_474_650_outputreg0_q <= redist474_sync_in_aunroll_vunroll_x_in_c1_eni67_474_650_mem_q;
        end
    end

    // redist217_sync_in_aunroll_vunroll_x_in_c1_eni67_218_650_rdcnt(ADD,2074)
    assign redist217_sync_in_aunroll_vunroll_x_in_c1_eni67_218_650_rdcnt_a = {1'b0, redist217_sync_in_aunroll_vunroll_x_in_c1_eni67_218_650_wraddr_q};
    assign redist217_sync_in_aunroll_vunroll_x_in_c1_eni67_218_650_rdcnt_b = {1'b0, redist217_sync_in_aunroll_vunroll_x_in_c1_eni67_218_650_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist217_sync_in_aunroll_vunroll_x_in_c1_eni67_218_650_rdcnt_o <= $unsigned(redist217_sync_in_aunroll_vunroll_x_in_c1_eni67_218_650_rdcnt_a) + $unsigned(redist217_sync_in_aunroll_vunroll_x_in_c1_eni67_218_650_rdcnt_b);
        end
    end
    assign redist217_sync_in_aunroll_vunroll_x_in_c1_eni67_218_650_rdcnt_q = redist217_sync_in_aunroll_vunroll_x_in_c1_eni67_218_650_rdcnt_o[10:0];

    // redist217_sync_in_aunroll_vunroll_x_in_c1_eni67_218_650_inputreg0(DELAY,2069)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist217_sync_in_aunroll_vunroll_x_in_c1_eni67_218_650_inputreg0_q <= in_c1_eni67_218;
        end
    end

    // redist217_sync_in_aunroll_vunroll_x_in_c1_eni67_218_650_wraddr(COUNTER,2072)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist217_sync_in_aunroll_vunroll_x_in_c1_eni67_218_650_wraddr_i <= $unsigned(redist217_sync_in_aunroll_vunroll_x_in_c1_eni67_218_650_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist217_sync_in_aunroll_vunroll_x_in_c1_eni67_218_650_wraddr_q = redist217_sync_in_aunroll_vunroll_x_in_c1_eni67_218_650_wraddr_i[9:0];

    // redist217_sync_in_aunroll_vunroll_x_in_c1_eni67_218_650_mem(DUALMEM,2071)
    assign redist217_sync_in_aunroll_vunroll_x_in_c1_eni67_218_650_mem_ia = redist217_sync_in_aunroll_vunroll_x_in_c1_eni67_218_650_inputreg0_q;
    assign redist217_sync_in_aunroll_vunroll_x_in_c1_eni67_218_650_mem_aa = redist217_sync_in_aunroll_vunroll_x_in_c1_eni67_218_650_wraddr_q;
    assign redist217_sync_in_aunroll_vunroll_x_in_c1_eni67_218_650_mem_ab = redist217_sync_in_aunroll_vunroll_x_in_c1_eni67_218_650_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist217_sync_in_aunroll_vunroll_x_in_c1_eni67_218_650_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist217_sync_in_aunroll_vunroll_x_in_c1_eni67_218_650_mem_aa),
        .data_a(redist217_sync_in_aunroll_vunroll_x_in_c1_eni67_218_650_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist217_sync_in_aunroll_vunroll_x_in_c1_eni67_218_650_mem_ab),
        .q_b(redist217_sync_in_aunroll_vunroll_x_in_c1_eni67_218_650_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist217_sync_in_aunroll_vunroll_x_in_c1_eni67_218_650_mem_q = redist217_sync_in_aunroll_vunroll_x_in_c1_eni67_218_650_mem_iq[31:0];

    // redist217_sync_in_aunroll_vunroll_x_in_c1_eni67_218_650_outputreg0(DELAY,2070)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist217_sync_in_aunroll_vunroll_x_in_c1_eni67_218_650_outputreg0_q <= redist217_sync_in_aunroll_vunroll_x_in_c1_eni67_218_650_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod653_cnn2382_dspb_native_dot_product_vunroll_x(BLACKBOX,115)@1741
    // in in_0@1742
    // in in_1@1742
    // in in_scalarProductPortChainin@1742
    // out out_primWireOut@1747
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000107Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod653_cnn2382_dspb_native_dot_product_vunroll_x (
        .in_0(redist217_sync_in_aunroll_vunroll_x_in_c1_eni67_218_650_outputreg0_q),
        .in_1(redist474_sync_in_aunroll_vunroll_x_in_c1_eni67_474_650_outputreg0_q),
        .in_2(redist216_sync_in_aunroll_vunroll_x_in_c1_eni67_217_649_outputreg0_q),
        .in_3(redist473_sync_in_aunroll_vunroll_x_in_c1_eni67_473_649_outputreg0_q),
        .in_scalarProductPortChainin(redist535_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod648_cnn2375_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod653_cnn2382_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist534_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod653_cnn2382_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,675)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist534_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod653_cnn2382_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod653_cnn2382_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist218_sync_in_aunroll_vunroll_x_in_c1_eni67_219_655_offset(CONSTANT,2079)
    assign redist218_sync_in_aunroll_vunroll_x_in_c1_eni67_219_655_offset_q = 10'b0101110110;

    // redist475_sync_in_aunroll_vunroll_x_in_c1_eni67_475_655_rdcnt(ADD,3595)
    assign redist475_sync_in_aunroll_vunroll_x_in_c1_eni67_475_655_rdcnt_a = {1'b0, redist475_sync_in_aunroll_vunroll_x_in_c1_eni67_475_655_wraddr_q};
    assign redist475_sync_in_aunroll_vunroll_x_in_c1_eni67_475_655_rdcnt_b = {1'b0, redist218_sync_in_aunroll_vunroll_x_in_c1_eni67_219_655_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist475_sync_in_aunroll_vunroll_x_in_c1_eni67_475_655_rdcnt_o <= $unsigned(redist475_sync_in_aunroll_vunroll_x_in_c1_eni67_475_655_rdcnt_a) + $unsigned(redist475_sync_in_aunroll_vunroll_x_in_c1_eni67_475_655_rdcnt_b);
        end
    end
    assign redist475_sync_in_aunroll_vunroll_x_in_c1_eni67_475_655_rdcnt_q = redist475_sync_in_aunroll_vunroll_x_in_c1_eni67_475_655_rdcnt_o[10:0];

    // redist475_sync_in_aunroll_vunroll_x_in_c1_eni67_475_655_inputreg0(DELAY,3590)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist475_sync_in_aunroll_vunroll_x_in_c1_eni67_475_655_inputreg0_q <= in_c1_eni67_475;
        end
    end

    // redist475_sync_in_aunroll_vunroll_x_in_c1_eni67_475_655_wraddr(COUNTER,3593)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist475_sync_in_aunroll_vunroll_x_in_c1_eni67_475_655_wraddr_i <= $unsigned(redist475_sync_in_aunroll_vunroll_x_in_c1_eni67_475_655_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist475_sync_in_aunroll_vunroll_x_in_c1_eni67_475_655_wraddr_q = redist475_sync_in_aunroll_vunroll_x_in_c1_eni67_475_655_wraddr_i[9:0];

    // redist475_sync_in_aunroll_vunroll_x_in_c1_eni67_475_655_mem(DUALMEM,3592)
    assign redist475_sync_in_aunroll_vunroll_x_in_c1_eni67_475_655_mem_ia = redist475_sync_in_aunroll_vunroll_x_in_c1_eni67_475_655_inputreg0_q;
    assign redist475_sync_in_aunroll_vunroll_x_in_c1_eni67_475_655_mem_aa = redist475_sync_in_aunroll_vunroll_x_in_c1_eni67_475_655_wraddr_q;
    assign redist475_sync_in_aunroll_vunroll_x_in_c1_eni67_475_655_mem_ab = redist475_sync_in_aunroll_vunroll_x_in_c1_eni67_475_655_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist475_sync_in_aunroll_vunroll_x_in_c1_eni67_475_655_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist475_sync_in_aunroll_vunroll_x_in_c1_eni67_475_655_mem_aa),
        .data_a(redist475_sync_in_aunroll_vunroll_x_in_c1_eni67_475_655_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist475_sync_in_aunroll_vunroll_x_in_c1_eni67_475_655_mem_ab),
        .q_b(redist475_sync_in_aunroll_vunroll_x_in_c1_eni67_475_655_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist475_sync_in_aunroll_vunroll_x_in_c1_eni67_475_655_mem_q = redist475_sync_in_aunroll_vunroll_x_in_c1_eni67_475_655_mem_iq[31:0];

    // redist475_sync_in_aunroll_vunroll_x_in_c1_eni67_475_655_outputreg0(DELAY,3591)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist475_sync_in_aunroll_vunroll_x_in_c1_eni67_475_655_outputreg0_q <= redist475_sync_in_aunroll_vunroll_x_in_c1_eni67_475_655_mem_q;
        end
    end

    // redist218_sync_in_aunroll_vunroll_x_in_c1_eni67_219_655_rdcnt(ADD,2080)
    assign redist218_sync_in_aunroll_vunroll_x_in_c1_eni67_219_655_rdcnt_a = {1'b0, redist218_sync_in_aunroll_vunroll_x_in_c1_eni67_219_655_wraddr_q};
    assign redist218_sync_in_aunroll_vunroll_x_in_c1_eni67_219_655_rdcnt_b = {1'b0, redist218_sync_in_aunroll_vunroll_x_in_c1_eni67_219_655_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist218_sync_in_aunroll_vunroll_x_in_c1_eni67_219_655_rdcnt_o <= $unsigned(redist218_sync_in_aunroll_vunroll_x_in_c1_eni67_219_655_rdcnt_a) + $unsigned(redist218_sync_in_aunroll_vunroll_x_in_c1_eni67_219_655_rdcnt_b);
        end
    end
    assign redist218_sync_in_aunroll_vunroll_x_in_c1_eni67_219_655_rdcnt_q = redist218_sync_in_aunroll_vunroll_x_in_c1_eni67_219_655_rdcnt_o[10:0];

    // redist218_sync_in_aunroll_vunroll_x_in_c1_eni67_219_655_inputreg0(DELAY,2075)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist218_sync_in_aunroll_vunroll_x_in_c1_eni67_219_655_inputreg0_q <= in_c1_eni67_219;
        end
    end

    // redist218_sync_in_aunroll_vunroll_x_in_c1_eni67_219_655_wraddr(COUNTER,2078)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist218_sync_in_aunroll_vunroll_x_in_c1_eni67_219_655_wraddr_i <= $unsigned(redist218_sync_in_aunroll_vunroll_x_in_c1_eni67_219_655_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist218_sync_in_aunroll_vunroll_x_in_c1_eni67_219_655_wraddr_q = redist218_sync_in_aunroll_vunroll_x_in_c1_eni67_219_655_wraddr_i[9:0];

    // redist218_sync_in_aunroll_vunroll_x_in_c1_eni67_219_655_mem(DUALMEM,2077)
    assign redist218_sync_in_aunroll_vunroll_x_in_c1_eni67_219_655_mem_ia = redist218_sync_in_aunroll_vunroll_x_in_c1_eni67_219_655_inputreg0_q;
    assign redist218_sync_in_aunroll_vunroll_x_in_c1_eni67_219_655_mem_aa = redist218_sync_in_aunroll_vunroll_x_in_c1_eni67_219_655_wraddr_q;
    assign redist218_sync_in_aunroll_vunroll_x_in_c1_eni67_219_655_mem_ab = redist218_sync_in_aunroll_vunroll_x_in_c1_eni67_219_655_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist218_sync_in_aunroll_vunroll_x_in_c1_eni67_219_655_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist218_sync_in_aunroll_vunroll_x_in_c1_eni67_219_655_mem_aa),
        .data_a(redist218_sync_in_aunroll_vunroll_x_in_c1_eni67_219_655_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist218_sync_in_aunroll_vunroll_x_in_c1_eni67_219_655_mem_ab),
        .q_b(redist218_sync_in_aunroll_vunroll_x_in_c1_eni67_219_655_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist218_sync_in_aunroll_vunroll_x_in_c1_eni67_219_655_mem_q = redist218_sync_in_aunroll_vunroll_x_in_c1_eni67_219_655_mem_iq[31:0];

    // redist218_sync_in_aunroll_vunroll_x_in_c1_eni67_219_655_outputreg0(DELAY,2076)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist218_sync_in_aunroll_vunroll_x_in_c1_eni67_219_655_outputreg0_q <= redist218_sync_in_aunroll_vunroll_x_in_c1_eni67_219_655_mem_q;
        end
    end

    // redist219_sync_in_aunroll_vunroll_x_in_c1_eni67_220_656_offset(CONSTANT,2085)
    assign redist219_sync_in_aunroll_vunroll_x_in_c1_eni67_220_656_offset_q = 10'b0101110101;

    // redist476_sync_in_aunroll_vunroll_x_in_c1_eni67_476_656_rdcnt(ADD,3601)
    assign redist476_sync_in_aunroll_vunroll_x_in_c1_eni67_476_656_rdcnt_a = {1'b0, redist476_sync_in_aunroll_vunroll_x_in_c1_eni67_476_656_wraddr_q};
    assign redist476_sync_in_aunroll_vunroll_x_in_c1_eni67_476_656_rdcnt_b = {1'b0, redist219_sync_in_aunroll_vunroll_x_in_c1_eni67_220_656_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist476_sync_in_aunroll_vunroll_x_in_c1_eni67_476_656_rdcnt_o <= $unsigned(redist476_sync_in_aunroll_vunroll_x_in_c1_eni67_476_656_rdcnt_a) + $unsigned(redist476_sync_in_aunroll_vunroll_x_in_c1_eni67_476_656_rdcnt_b);
        end
    end
    assign redist476_sync_in_aunroll_vunroll_x_in_c1_eni67_476_656_rdcnt_q = redist476_sync_in_aunroll_vunroll_x_in_c1_eni67_476_656_rdcnt_o[10:0];

    // redist476_sync_in_aunroll_vunroll_x_in_c1_eni67_476_656_inputreg0(DELAY,3596)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist476_sync_in_aunroll_vunroll_x_in_c1_eni67_476_656_inputreg0_q <= in_c1_eni67_476;
        end
    end

    // redist476_sync_in_aunroll_vunroll_x_in_c1_eni67_476_656_wraddr(COUNTER,3599)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist476_sync_in_aunroll_vunroll_x_in_c1_eni67_476_656_wraddr_i <= $unsigned(redist476_sync_in_aunroll_vunroll_x_in_c1_eni67_476_656_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist476_sync_in_aunroll_vunroll_x_in_c1_eni67_476_656_wraddr_q = redist476_sync_in_aunroll_vunroll_x_in_c1_eni67_476_656_wraddr_i[9:0];

    // redist476_sync_in_aunroll_vunroll_x_in_c1_eni67_476_656_mem(DUALMEM,3598)
    assign redist476_sync_in_aunroll_vunroll_x_in_c1_eni67_476_656_mem_ia = redist476_sync_in_aunroll_vunroll_x_in_c1_eni67_476_656_inputreg0_q;
    assign redist476_sync_in_aunroll_vunroll_x_in_c1_eni67_476_656_mem_aa = redist476_sync_in_aunroll_vunroll_x_in_c1_eni67_476_656_wraddr_q;
    assign redist476_sync_in_aunroll_vunroll_x_in_c1_eni67_476_656_mem_ab = redist476_sync_in_aunroll_vunroll_x_in_c1_eni67_476_656_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist476_sync_in_aunroll_vunroll_x_in_c1_eni67_476_656_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist476_sync_in_aunroll_vunroll_x_in_c1_eni67_476_656_mem_aa),
        .data_a(redist476_sync_in_aunroll_vunroll_x_in_c1_eni67_476_656_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist476_sync_in_aunroll_vunroll_x_in_c1_eni67_476_656_mem_ab),
        .q_b(redist476_sync_in_aunroll_vunroll_x_in_c1_eni67_476_656_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist476_sync_in_aunroll_vunroll_x_in_c1_eni67_476_656_mem_q = redist476_sync_in_aunroll_vunroll_x_in_c1_eni67_476_656_mem_iq[31:0];

    // redist476_sync_in_aunroll_vunroll_x_in_c1_eni67_476_656_outputreg0(DELAY,3597)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist476_sync_in_aunroll_vunroll_x_in_c1_eni67_476_656_outputreg0_q <= redist476_sync_in_aunroll_vunroll_x_in_c1_eni67_476_656_mem_q;
        end
    end

    // redist219_sync_in_aunroll_vunroll_x_in_c1_eni67_220_656_rdcnt(ADD,2086)
    assign redist219_sync_in_aunroll_vunroll_x_in_c1_eni67_220_656_rdcnt_a = {1'b0, redist219_sync_in_aunroll_vunroll_x_in_c1_eni67_220_656_wraddr_q};
    assign redist219_sync_in_aunroll_vunroll_x_in_c1_eni67_220_656_rdcnt_b = {1'b0, redist219_sync_in_aunroll_vunroll_x_in_c1_eni67_220_656_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist219_sync_in_aunroll_vunroll_x_in_c1_eni67_220_656_rdcnt_o <= $unsigned(redist219_sync_in_aunroll_vunroll_x_in_c1_eni67_220_656_rdcnt_a) + $unsigned(redist219_sync_in_aunroll_vunroll_x_in_c1_eni67_220_656_rdcnt_b);
        end
    end
    assign redist219_sync_in_aunroll_vunroll_x_in_c1_eni67_220_656_rdcnt_q = redist219_sync_in_aunroll_vunroll_x_in_c1_eni67_220_656_rdcnt_o[10:0];

    // redist219_sync_in_aunroll_vunroll_x_in_c1_eni67_220_656_inputreg0(DELAY,2081)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist219_sync_in_aunroll_vunroll_x_in_c1_eni67_220_656_inputreg0_q <= in_c1_eni67_220;
        end
    end

    // redist219_sync_in_aunroll_vunroll_x_in_c1_eni67_220_656_wraddr(COUNTER,2084)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist219_sync_in_aunroll_vunroll_x_in_c1_eni67_220_656_wraddr_i <= $unsigned(redist219_sync_in_aunroll_vunroll_x_in_c1_eni67_220_656_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist219_sync_in_aunroll_vunroll_x_in_c1_eni67_220_656_wraddr_q = redist219_sync_in_aunroll_vunroll_x_in_c1_eni67_220_656_wraddr_i[9:0];

    // redist219_sync_in_aunroll_vunroll_x_in_c1_eni67_220_656_mem(DUALMEM,2083)
    assign redist219_sync_in_aunroll_vunroll_x_in_c1_eni67_220_656_mem_ia = redist219_sync_in_aunroll_vunroll_x_in_c1_eni67_220_656_inputreg0_q;
    assign redist219_sync_in_aunroll_vunroll_x_in_c1_eni67_220_656_mem_aa = redist219_sync_in_aunroll_vunroll_x_in_c1_eni67_220_656_wraddr_q;
    assign redist219_sync_in_aunroll_vunroll_x_in_c1_eni67_220_656_mem_ab = redist219_sync_in_aunroll_vunroll_x_in_c1_eni67_220_656_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist219_sync_in_aunroll_vunroll_x_in_c1_eni67_220_656_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist219_sync_in_aunroll_vunroll_x_in_c1_eni67_220_656_mem_aa),
        .data_a(redist219_sync_in_aunroll_vunroll_x_in_c1_eni67_220_656_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist219_sync_in_aunroll_vunroll_x_in_c1_eni67_220_656_mem_ab),
        .q_b(redist219_sync_in_aunroll_vunroll_x_in_c1_eni67_220_656_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist219_sync_in_aunroll_vunroll_x_in_c1_eni67_220_656_mem_q = redist219_sync_in_aunroll_vunroll_x_in_c1_eni67_220_656_mem_iq[31:0];

    // redist219_sync_in_aunroll_vunroll_x_in_c1_eni67_220_656_outputreg0(DELAY,2082)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist219_sync_in_aunroll_vunroll_x_in_c1_eni67_220_656_outputreg0_q <= redist219_sync_in_aunroll_vunroll_x_in_c1_eni67_220_656_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod658_cnn2388_dspb_native_dot_product_vunroll_x(BLACKBOX,116)@1747
    // in in_0@1748
    // in in_1@1748
    // in in_scalarProductPortChainin@1748
    // out out_primWireOut@1753
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000108Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod658_cnn2388_dspb_native_dot_product_vunroll_x (
        .in_0(redist219_sync_in_aunroll_vunroll_x_in_c1_eni67_220_656_outputreg0_q),
        .in_1(redist476_sync_in_aunroll_vunroll_x_in_c1_eni67_476_656_outputreg0_q),
        .in_2(redist218_sync_in_aunroll_vunroll_x_in_c1_eni67_219_655_outputreg0_q),
        .in_3(redist475_sync_in_aunroll_vunroll_x_in_c1_eni67_475_655_outputreg0_q),
        .in_scalarProductPortChainin(redist534_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod653_cnn2382_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod658_cnn2388_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist533_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod658_cnn2388_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,674)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist533_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod658_cnn2388_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod658_cnn2388_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist220_sync_in_aunroll_vunroll_x_in_c1_eni67_221_661_offset(CONSTANT,2091)
    assign redist220_sync_in_aunroll_vunroll_x_in_c1_eni67_221_661_offset_q = 10'b0101110000;

    // redist477_sync_in_aunroll_vunroll_x_in_c1_eni67_477_661_rdcnt(ADD,3607)
    assign redist477_sync_in_aunroll_vunroll_x_in_c1_eni67_477_661_rdcnt_a = {1'b0, redist477_sync_in_aunroll_vunroll_x_in_c1_eni67_477_661_wraddr_q};
    assign redist477_sync_in_aunroll_vunroll_x_in_c1_eni67_477_661_rdcnt_b = {1'b0, redist220_sync_in_aunroll_vunroll_x_in_c1_eni67_221_661_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist477_sync_in_aunroll_vunroll_x_in_c1_eni67_477_661_rdcnt_o <= $unsigned(redist477_sync_in_aunroll_vunroll_x_in_c1_eni67_477_661_rdcnt_a) + $unsigned(redist477_sync_in_aunroll_vunroll_x_in_c1_eni67_477_661_rdcnt_b);
        end
    end
    assign redist477_sync_in_aunroll_vunroll_x_in_c1_eni67_477_661_rdcnt_q = redist477_sync_in_aunroll_vunroll_x_in_c1_eni67_477_661_rdcnt_o[10:0];

    // redist477_sync_in_aunroll_vunroll_x_in_c1_eni67_477_661_inputreg0(DELAY,3602)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist477_sync_in_aunroll_vunroll_x_in_c1_eni67_477_661_inputreg0_q <= in_c1_eni67_477;
        end
    end

    // redist477_sync_in_aunroll_vunroll_x_in_c1_eni67_477_661_wraddr(COUNTER,3605)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist477_sync_in_aunroll_vunroll_x_in_c1_eni67_477_661_wraddr_i <= $unsigned(redist477_sync_in_aunroll_vunroll_x_in_c1_eni67_477_661_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist477_sync_in_aunroll_vunroll_x_in_c1_eni67_477_661_wraddr_q = redist477_sync_in_aunroll_vunroll_x_in_c1_eni67_477_661_wraddr_i[9:0];

    // redist477_sync_in_aunroll_vunroll_x_in_c1_eni67_477_661_mem(DUALMEM,3604)
    assign redist477_sync_in_aunroll_vunroll_x_in_c1_eni67_477_661_mem_ia = redist477_sync_in_aunroll_vunroll_x_in_c1_eni67_477_661_inputreg0_q;
    assign redist477_sync_in_aunroll_vunroll_x_in_c1_eni67_477_661_mem_aa = redist477_sync_in_aunroll_vunroll_x_in_c1_eni67_477_661_wraddr_q;
    assign redist477_sync_in_aunroll_vunroll_x_in_c1_eni67_477_661_mem_ab = redist477_sync_in_aunroll_vunroll_x_in_c1_eni67_477_661_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist477_sync_in_aunroll_vunroll_x_in_c1_eni67_477_661_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist477_sync_in_aunroll_vunroll_x_in_c1_eni67_477_661_mem_aa),
        .data_a(redist477_sync_in_aunroll_vunroll_x_in_c1_eni67_477_661_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist477_sync_in_aunroll_vunroll_x_in_c1_eni67_477_661_mem_ab),
        .q_b(redist477_sync_in_aunroll_vunroll_x_in_c1_eni67_477_661_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist477_sync_in_aunroll_vunroll_x_in_c1_eni67_477_661_mem_q = redist477_sync_in_aunroll_vunroll_x_in_c1_eni67_477_661_mem_iq[31:0];

    // redist477_sync_in_aunroll_vunroll_x_in_c1_eni67_477_661_outputreg0(DELAY,3603)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist477_sync_in_aunroll_vunroll_x_in_c1_eni67_477_661_outputreg0_q <= redist477_sync_in_aunroll_vunroll_x_in_c1_eni67_477_661_mem_q;
        end
    end

    // redist220_sync_in_aunroll_vunroll_x_in_c1_eni67_221_661_rdcnt(ADD,2092)
    assign redist220_sync_in_aunroll_vunroll_x_in_c1_eni67_221_661_rdcnt_a = {1'b0, redist220_sync_in_aunroll_vunroll_x_in_c1_eni67_221_661_wraddr_q};
    assign redist220_sync_in_aunroll_vunroll_x_in_c1_eni67_221_661_rdcnt_b = {1'b0, redist220_sync_in_aunroll_vunroll_x_in_c1_eni67_221_661_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist220_sync_in_aunroll_vunroll_x_in_c1_eni67_221_661_rdcnt_o <= $unsigned(redist220_sync_in_aunroll_vunroll_x_in_c1_eni67_221_661_rdcnt_a) + $unsigned(redist220_sync_in_aunroll_vunroll_x_in_c1_eni67_221_661_rdcnt_b);
        end
    end
    assign redist220_sync_in_aunroll_vunroll_x_in_c1_eni67_221_661_rdcnt_q = redist220_sync_in_aunroll_vunroll_x_in_c1_eni67_221_661_rdcnt_o[10:0];

    // redist220_sync_in_aunroll_vunroll_x_in_c1_eni67_221_661_inputreg0(DELAY,2087)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist220_sync_in_aunroll_vunroll_x_in_c1_eni67_221_661_inputreg0_q <= in_c1_eni67_221;
        end
    end

    // redist220_sync_in_aunroll_vunroll_x_in_c1_eni67_221_661_wraddr(COUNTER,2090)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist220_sync_in_aunroll_vunroll_x_in_c1_eni67_221_661_wraddr_i <= $unsigned(redist220_sync_in_aunroll_vunroll_x_in_c1_eni67_221_661_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist220_sync_in_aunroll_vunroll_x_in_c1_eni67_221_661_wraddr_q = redist220_sync_in_aunroll_vunroll_x_in_c1_eni67_221_661_wraddr_i[9:0];

    // redist220_sync_in_aunroll_vunroll_x_in_c1_eni67_221_661_mem(DUALMEM,2089)
    assign redist220_sync_in_aunroll_vunroll_x_in_c1_eni67_221_661_mem_ia = redist220_sync_in_aunroll_vunroll_x_in_c1_eni67_221_661_inputreg0_q;
    assign redist220_sync_in_aunroll_vunroll_x_in_c1_eni67_221_661_mem_aa = redist220_sync_in_aunroll_vunroll_x_in_c1_eni67_221_661_wraddr_q;
    assign redist220_sync_in_aunroll_vunroll_x_in_c1_eni67_221_661_mem_ab = redist220_sync_in_aunroll_vunroll_x_in_c1_eni67_221_661_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist220_sync_in_aunroll_vunroll_x_in_c1_eni67_221_661_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist220_sync_in_aunroll_vunroll_x_in_c1_eni67_221_661_mem_aa),
        .data_a(redist220_sync_in_aunroll_vunroll_x_in_c1_eni67_221_661_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist220_sync_in_aunroll_vunroll_x_in_c1_eni67_221_661_mem_ab),
        .q_b(redist220_sync_in_aunroll_vunroll_x_in_c1_eni67_221_661_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist220_sync_in_aunroll_vunroll_x_in_c1_eni67_221_661_mem_q = redist220_sync_in_aunroll_vunroll_x_in_c1_eni67_221_661_mem_iq[31:0];

    // redist220_sync_in_aunroll_vunroll_x_in_c1_eni67_221_661_outputreg0(DELAY,2088)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist220_sync_in_aunroll_vunroll_x_in_c1_eni67_221_661_outputreg0_q <= redist220_sync_in_aunroll_vunroll_x_in_c1_eni67_221_661_mem_q;
        end
    end

    // redist221_sync_in_aunroll_vunroll_x_in_c1_eni67_222_662_offset(CONSTANT,2097)
    assign redist221_sync_in_aunroll_vunroll_x_in_c1_eni67_222_662_offset_q = 10'b0101101111;

    // redist478_sync_in_aunroll_vunroll_x_in_c1_eni67_478_662_rdcnt(ADD,3613)
    assign redist478_sync_in_aunroll_vunroll_x_in_c1_eni67_478_662_rdcnt_a = {1'b0, redist478_sync_in_aunroll_vunroll_x_in_c1_eni67_478_662_wraddr_q};
    assign redist478_sync_in_aunroll_vunroll_x_in_c1_eni67_478_662_rdcnt_b = {1'b0, redist221_sync_in_aunroll_vunroll_x_in_c1_eni67_222_662_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist478_sync_in_aunroll_vunroll_x_in_c1_eni67_478_662_rdcnt_o <= $unsigned(redist478_sync_in_aunroll_vunroll_x_in_c1_eni67_478_662_rdcnt_a) + $unsigned(redist478_sync_in_aunroll_vunroll_x_in_c1_eni67_478_662_rdcnt_b);
        end
    end
    assign redist478_sync_in_aunroll_vunroll_x_in_c1_eni67_478_662_rdcnt_q = redist478_sync_in_aunroll_vunroll_x_in_c1_eni67_478_662_rdcnt_o[10:0];

    // redist478_sync_in_aunroll_vunroll_x_in_c1_eni67_478_662_inputreg0(DELAY,3608)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist478_sync_in_aunroll_vunroll_x_in_c1_eni67_478_662_inputreg0_q <= in_c1_eni67_478;
        end
    end

    // redist478_sync_in_aunroll_vunroll_x_in_c1_eni67_478_662_wraddr(COUNTER,3611)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist478_sync_in_aunroll_vunroll_x_in_c1_eni67_478_662_wraddr_i <= $unsigned(redist478_sync_in_aunroll_vunroll_x_in_c1_eni67_478_662_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist478_sync_in_aunroll_vunroll_x_in_c1_eni67_478_662_wraddr_q = redist478_sync_in_aunroll_vunroll_x_in_c1_eni67_478_662_wraddr_i[9:0];

    // redist478_sync_in_aunroll_vunroll_x_in_c1_eni67_478_662_mem(DUALMEM,3610)
    assign redist478_sync_in_aunroll_vunroll_x_in_c1_eni67_478_662_mem_ia = redist478_sync_in_aunroll_vunroll_x_in_c1_eni67_478_662_inputreg0_q;
    assign redist478_sync_in_aunroll_vunroll_x_in_c1_eni67_478_662_mem_aa = redist478_sync_in_aunroll_vunroll_x_in_c1_eni67_478_662_wraddr_q;
    assign redist478_sync_in_aunroll_vunroll_x_in_c1_eni67_478_662_mem_ab = redist478_sync_in_aunroll_vunroll_x_in_c1_eni67_478_662_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist478_sync_in_aunroll_vunroll_x_in_c1_eni67_478_662_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist478_sync_in_aunroll_vunroll_x_in_c1_eni67_478_662_mem_aa),
        .data_a(redist478_sync_in_aunroll_vunroll_x_in_c1_eni67_478_662_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist478_sync_in_aunroll_vunroll_x_in_c1_eni67_478_662_mem_ab),
        .q_b(redist478_sync_in_aunroll_vunroll_x_in_c1_eni67_478_662_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist478_sync_in_aunroll_vunroll_x_in_c1_eni67_478_662_mem_q = redist478_sync_in_aunroll_vunroll_x_in_c1_eni67_478_662_mem_iq[31:0];

    // redist478_sync_in_aunroll_vunroll_x_in_c1_eni67_478_662_outputreg0(DELAY,3609)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist478_sync_in_aunroll_vunroll_x_in_c1_eni67_478_662_outputreg0_q <= redist478_sync_in_aunroll_vunroll_x_in_c1_eni67_478_662_mem_q;
        end
    end

    // redist221_sync_in_aunroll_vunroll_x_in_c1_eni67_222_662_rdcnt(ADD,2098)
    assign redist221_sync_in_aunroll_vunroll_x_in_c1_eni67_222_662_rdcnt_a = {1'b0, redist221_sync_in_aunroll_vunroll_x_in_c1_eni67_222_662_wraddr_q};
    assign redist221_sync_in_aunroll_vunroll_x_in_c1_eni67_222_662_rdcnt_b = {1'b0, redist221_sync_in_aunroll_vunroll_x_in_c1_eni67_222_662_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist221_sync_in_aunroll_vunroll_x_in_c1_eni67_222_662_rdcnt_o <= $unsigned(redist221_sync_in_aunroll_vunroll_x_in_c1_eni67_222_662_rdcnt_a) + $unsigned(redist221_sync_in_aunroll_vunroll_x_in_c1_eni67_222_662_rdcnt_b);
        end
    end
    assign redist221_sync_in_aunroll_vunroll_x_in_c1_eni67_222_662_rdcnt_q = redist221_sync_in_aunroll_vunroll_x_in_c1_eni67_222_662_rdcnt_o[10:0];

    // redist221_sync_in_aunroll_vunroll_x_in_c1_eni67_222_662_inputreg0(DELAY,2093)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist221_sync_in_aunroll_vunroll_x_in_c1_eni67_222_662_inputreg0_q <= in_c1_eni67_222;
        end
    end

    // redist221_sync_in_aunroll_vunroll_x_in_c1_eni67_222_662_wraddr(COUNTER,2096)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist221_sync_in_aunroll_vunroll_x_in_c1_eni67_222_662_wraddr_i <= $unsigned(redist221_sync_in_aunroll_vunroll_x_in_c1_eni67_222_662_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist221_sync_in_aunroll_vunroll_x_in_c1_eni67_222_662_wraddr_q = redist221_sync_in_aunroll_vunroll_x_in_c1_eni67_222_662_wraddr_i[9:0];

    // redist221_sync_in_aunroll_vunroll_x_in_c1_eni67_222_662_mem(DUALMEM,2095)
    assign redist221_sync_in_aunroll_vunroll_x_in_c1_eni67_222_662_mem_ia = redist221_sync_in_aunroll_vunroll_x_in_c1_eni67_222_662_inputreg0_q;
    assign redist221_sync_in_aunroll_vunroll_x_in_c1_eni67_222_662_mem_aa = redist221_sync_in_aunroll_vunroll_x_in_c1_eni67_222_662_wraddr_q;
    assign redist221_sync_in_aunroll_vunroll_x_in_c1_eni67_222_662_mem_ab = redist221_sync_in_aunroll_vunroll_x_in_c1_eni67_222_662_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist221_sync_in_aunroll_vunroll_x_in_c1_eni67_222_662_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist221_sync_in_aunroll_vunroll_x_in_c1_eni67_222_662_mem_aa),
        .data_a(redist221_sync_in_aunroll_vunroll_x_in_c1_eni67_222_662_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist221_sync_in_aunroll_vunroll_x_in_c1_eni67_222_662_mem_ab),
        .q_b(redist221_sync_in_aunroll_vunroll_x_in_c1_eni67_222_662_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist221_sync_in_aunroll_vunroll_x_in_c1_eni67_222_662_mem_q = redist221_sync_in_aunroll_vunroll_x_in_c1_eni67_222_662_mem_iq[31:0];

    // redist221_sync_in_aunroll_vunroll_x_in_c1_eni67_222_662_outputreg0(DELAY,2094)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist221_sync_in_aunroll_vunroll_x_in_c1_eni67_222_662_outputreg0_q <= redist221_sync_in_aunroll_vunroll_x_in_c1_eni67_222_662_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod663_cnn2395_dspb_native_dot_product_vunroll_x(BLACKBOX,117)@1753
    // in in_0@1754
    // in in_1@1754
    // in in_scalarProductPortChainin@1754
    // out out_primWireOut@1759
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000109Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod663_cnn2395_dspb_native_dot_product_vunroll_x (
        .in_0(redist221_sync_in_aunroll_vunroll_x_in_c1_eni67_222_662_outputreg0_q),
        .in_1(redist478_sync_in_aunroll_vunroll_x_in_c1_eni67_478_662_outputreg0_q),
        .in_2(redist220_sync_in_aunroll_vunroll_x_in_c1_eni67_221_661_outputreg0_q),
        .in_3(redist477_sync_in_aunroll_vunroll_x_in_c1_eni67_477_661_outputreg0_q),
        .in_scalarProductPortChainin(redist533_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod658_cnn2388_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod663_cnn2395_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist532_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod663_cnn2395_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,673)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist532_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod663_cnn2395_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod663_cnn2395_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist222_sync_in_aunroll_vunroll_x_in_c1_eni67_223_667_offset(CONSTANT,2103)
    assign redist222_sync_in_aunroll_vunroll_x_in_c1_eni67_223_667_offset_q = 10'b0101101010;

    // redist479_sync_in_aunroll_vunroll_x_in_c1_eni67_479_667_rdcnt(ADD,3619)
    assign redist479_sync_in_aunroll_vunroll_x_in_c1_eni67_479_667_rdcnt_a = {1'b0, redist479_sync_in_aunroll_vunroll_x_in_c1_eni67_479_667_wraddr_q};
    assign redist479_sync_in_aunroll_vunroll_x_in_c1_eni67_479_667_rdcnt_b = {1'b0, redist222_sync_in_aunroll_vunroll_x_in_c1_eni67_223_667_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist479_sync_in_aunroll_vunroll_x_in_c1_eni67_479_667_rdcnt_o <= $unsigned(redist479_sync_in_aunroll_vunroll_x_in_c1_eni67_479_667_rdcnt_a) + $unsigned(redist479_sync_in_aunroll_vunroll_x_in_c1_eni67_479_667_rdcnt_b);
        end
    end
    assign redist479_sync_in_aunroll_vunroll_x_in_c1_eni67_479_667_rdcnt_q = redist479_sync_in_aunroll_vunroll_x_in_c1_eni67_479_667_rdcnt_o[10:0];

    // redist479_sync_in_aunroll_vunroll_x_in_c1_eni67_479_667_inputreg0(DELAY,3614)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist479_sync_in_aunroll_vunroll_x_in_c1_eni67_479_667_inputreg0_q <= in_c1_eni67_479;
        end
    end

    // redist479_sync_in_aunroll_vunroll_x_in_c1_eni67_479_667_wraddr(COUNTER,3617)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist479_sync_in_aunroll_vunroll_x_in_c1_eni67_479_667_wraddr_i <= $unsigned(redist479_sync_in_aunroll_vunroll_x_in_c1_eni67_479_667_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist479_sync_in_aunroll_vunroll_x_in_c1_eni67_479_667_wraddr_q = redist479_sync_in_aunroll_vunroll_x_in_c1_eni67_479_667_wraddr_i[9:0];

    // redist479_sync_in_aunroll_vunroll_x_in_c1_eni67_479_667_mem(DUALMEM,3616)
    assign redist479_sync_in_aunroll_vunroll_x_in_c1_eni67_479_667_mem_ia = redist479_sync_in_aunroll_vunroll_x_in_c1_eni67_479_667_inputreg0_q;
    assign redist479_sync_in_aunroll_vunroll_x_in_c1_eni67_479_667_mem_aa = redist479_sync_in_aunroll_vunroll_x_in_c1_eni67_479_667_wraddr_q;
    assign redist479_sync_in_aunroll_vunroll_x_in_c1_eni67_479_667_mem_ab = redist479_sync_in_aunroll_vunroll_x_in_c1_eni67_479_667_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist479_sync_in_aunroll_vunroll_x_in_c1_eni67_479_667_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist479_sync_in_aunroll_vunroll_x_in_c1_eni67_479_667_mem_aa),
        .data_a(redist479_sync_in_aunroll_vunroll_x_in_c1_eni67_479_667_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist479_sync_in_aunroll_vunroll_x_in_c1_eni67_479_667_mem_ab),
        .q_b(redist479_sync_in_aunroll_vunroll_x_in_c1_eni67_479_667_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist479_sync_in_aunroll_vunroll_x_in_c1_eni67_479_667_mem_q = redist479_sync_in_aunroll_vunroll_x_in_c1_eni67_479_667_mem_iq[31:0];

    // redist479_sync_in_aunroll_vunroll_x_in_c1_eni67_479_667_outputreg0(DELAY,3615)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist479_sync_in_aunroll_vunroll_x_in_c1_eni67_479_667_outputreg0_q <= redist479_sync_in_aunroll_vunroll_x_in_c1_eni67_479_667_mem_q;
        end
    end

    // redist222_sync_in_aunroll_vunroll_x_in_c1_eni67_223_667_rdcnt(ADD,2104)
    assign redist222_sync_in_aunroll_vunroll_x_in_c1_eni67_223_667_rdcnt_a = {1'b0, redist222_sync_in_aunroll_vunroll_x_in_c1_eni67_223_667_wraddr_q};
    assign redist222_sync_in_aunroll_vunroll_x_in_c1_eni67_223_667_rdcnt_b = {1'b0, redist222_sync_in_aunroll_vunroll_x_in_c1_eni67_223_667_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist222_sync_in_aunroll_vunroll_x_in_c1_eni67_223_667_rdcnt_o <= $unsigned(redist222_sync_in_aunroll_vunroll_x_in_c1_eni67_223_667_rdcnt_a) + $unsigned(redist222_sync_in_aunroll_vunroll_x_in_c1_eni67_223_667_rdcnt_b);
        end
    end
    assign redist222_sync_in_aunroll_vunroll_x_in_c1_eni67_223_667_rdcnt_q = redist222_sync_in_aunroll_vunroll_x_in_c1_eni67_223_667_rdcnt_o[10:0];

    // redist222_sync_in_aunroll_vunroll_x_in_c1_eni67_223_667_inputreg0(DELAY,2099)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist222_sync_in_aunroll_vunroll_x_in_c1_eni67_223_667_inputreg0_q <= in_c1_eni67_223;
        end
    end

    // redist222_sync_in_aunroll_vunroll_x_in_c1_eni67_223_667_wraddr(COUNTER,2102)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist222_sync_in_aunroll_vunroll_x_in_c1_eni67_223_667_wraddr_i <= $unsigned(redist222_sync_in_aunroll_vunroll_x_in_c1_eni67_223_667_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist222_sync_in_aunroll_vunroll_x_in_c1_eni67_223_667_wraddr_q = redist222_sync_in_aunroll_vunroll_x_in_c1_eni67_223_667_wraddr_i[9:0];

    // redist222_sync_in_aunroll_vunroll_x_in_c1_eni67_223_667_mem(DUALMEM,2101)
    assign redist222_sync_in_aunroll_vunroll_x_in_c1_eni67_223_667_mem_ia = redist222_sync_in_aunroll_vunroll_x_in_c1_eni67_223_667_inputreg0_q;
    assign redist222_sync_in_aunroll_vunroll_x_in_c1_eni67_223_667_mem_aa = redist222_sync_in_aunroll_vunroll_x_in_c1_eni67_223_667_wraddr_q;
    assign redist222_sync_in_aunroll_vunroll_x_in_c1_eni67_223_667_mem_ab = redist222_sync_in_aunroll_vunroll_x_in_c1_eni67_223_667_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist222_sync_in_aunroll_vunroll_x_in_c1_eni67_223_667_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist222_sync_in_aunroll_vunroll_x_in_c1_eni67_223_667_mem_aa),
        .data_a(redist222_sync_in_aunroll_vunroll_x_in_c1_eni67_223_667_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist222_sync_in_aunroll_vunroll_x_in_c1_eni67_223_667_mem_ab),
        .q_b(redist222_sync_in_aunroll_vunroll_x_in_c1_eni67_223_667_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist222_sync_in_aunroll_vunroll_x_in_c1_eni67_223_667_mem_q = redist222_sync_in_aunroll_vunroll_x_in_c1_eni67_223_667_mem_iq[31:0];

    // redist222_sync_in_aunroll_vunroll_x_in_c1_eni67_223_667_outputreg0(DELAY,2100)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist222_sync_in_aunroll_vunroll_x_in_c1_eni67_223_667_outputreg0_q <= redist222_sync_in_aunroll_vunroll_x_in_c1_eni67_223_667_mem_q;
        end
    end

    // redist223_sync_in_aunroll_vunroll_x_in_c1_eni67_224_668_offset(CONSTANT,2109)
    assign redist223_sync_in_aunroll_vunroll_x_in_c1_eni67_224_668_offset_q = 10'b0101101001;

    // redist480_sync_in_aunroll_vunroll_x_in_c1_eni67_480_668_rdcnt(ADD,3625)
    assign redist480_sync_in_aunroll_vunroll_x_in_c1_eni67_480_668_rdcnt_a = {1'b0, redist480_sync_in_aunroll_vunroll_x_in_c1_eni67_480_668_wraddr_q};
    assign redist480_sync_in_aunroll_vunroll_x_in_c1_eni67_480_668_rdcnt_b = {1'b0, redist223_sync_in_aunroll_vunroll_x_in_c1_eni67_224_668_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist480_sync_in_aunroll_vunroll_x_in_c1_eni67_480_668_rdcnt_o <= $unsigned(redist480_sync_in_aunroll_vunroll_x_in_c1_eni67_480_668_rdcnt_a) + $unsigned(redist480_sync_in_aunroll_vunroll_x_in_c1_eni67_480_668_rdcnt_b);
        end
    end
    assign redist480_sync_in_aunroll_vunroll_x_in_c1_eni67_480_668_rdcnt_q = redist480_sync_in_aunroll_vunroll_x_in_c1_eni67_480_668_rdcnt_o[10:0];

    // redist480_sync_in_aunroll_vunroll_x_in_c1_eni67_480_668_inputreg0(DELAY,3620)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist480_sync_in_aunroll_vunroll_x_in_c1_eni67_480_668_inputreg0_q <= in_c1_eni67_480;
        end
    end

    // redist480_sync_in_aunroll_vunroll_x_in_c1_eni67_480_668_wraddr(COUNTER,3623)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist480_sync_in_aunroll_vunroll_x_in_c1_eni67_480_668_wraddr_i <= $unsigned(redist480_sync_in_aunroll_vunroll_x_in_c1_eni67_480_668_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist480_sync_in_aunroll_vunroll_x_in_c1_eni67_480_668_wraddr_q = redist480_sync_in_aunroll_vunroll_x_in_c1_eni67_480_668_wraddr_i[9:0];

    // redist480_sync_in_aunroll_vunroll_x_in_c1_eni67_480_668_mem(DUALMEM,3622)
    assign redist480_sync_in_aunroll_vunroll_x_in_c1_eni67_480_668_mem_ia = redist480_sync_in_aunroll_vunroll_x_in_c1_eni67_480_668_inputreg0_q;
    assign redist480_sync_in_aunroll_vunroll_x_in_c1_eni67_480_668_mem_aa = redist480_sync_in_aunroll_vunroll_x_in_c1_eni67_480_668_wraddr_q;
    assign redist480_sync_in_aunroll_vunroll_x_in_c1_eni67_480_668_mem_ab = redist480_sync_in_aunroll_vunroll_x_in_c1_eni67_480_668_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist480_sync_in_aunroll_vunroll_x_in_c1_eni67_480_668_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist480_sync_in_aunroll_vunroll_x_in_c1_eni67_480_668_mem_aa),
        .data_a(redist480_sync_in_aunroll_vunroll_x_in_c1_eni67_480_668_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist480_sync_in_aunroll_vunroll_x_in_c1_eni67_480_668_mem_ab),
        .q_b(redist480_sync_in_aunroll_vunroll_x_in_c1_eni67_480_668_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist480_sync_in_aunroll_vunroll_x_in_c1_eni67_480_668_mem_q = redist480_sync_in_aunroll_vunroll_x_in_c1_eni67_480_668_mem_iq[31:0];

    // redist480_sync_in_aunroll_vunroll_x_in_c1_eni67_480_668_outputreg0(DELAY,3621)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist480_sync_in_aunroll_vunroll_x_in_c1_eni67_480_668_outputreg0_q <= redist480_sync_in_aunroll_vunroll_x_in_c1_eni67_480_668_mem_q;
        end
    end

    // redist223_sync_in_aunroll_vunroll_x_in_c1_eni67_224_668_rdcnt(ADD,2110)
    assign redist223_sync_in_aunroll_vunroll_x_in_c1_eni67_224_668_rdcnt_a = {1'b0, redist223_sync_in_aunroll_vunroll_x_in_c1_eni67_224_668_wraddr_q};
    assign redist223_sync_in_aunroll_vunroll_x_in_c1_eni67_224_668_rdcnt_b = {1'b0, redist223_sync_in_aunroll_vunroll_x_in_c1_eni67_224_668_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist223_sync_in_aunroll_vunroll_x_in_c1_eni67_224_668_rdcnt_o <= $unsigned(redist223_sync_in_aunroll_vunroll_x_in_c1_eni67_224_668_rdcnt_a) + $unsigned(redist223_sync_in_aunroll_vunroll_x_in_c1_eni67_224_668_rdcnt_b);
        end
    end
    assign redist223_sync_in_aunroll_vunroll_x_in_c1_eni67_224_668_rdcnt_q = redist223_sync_in_aunroll_vunroll_x_in_c1_eni67_224_668_rdcnt_o[10:0];

    // redist223_sync_in_aunroll_vunroll_x_in_c1_eni67_224_668_inputreg0(DELAY,2105)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist223_sync_in_aunroll_vunroll_x_in_c1_eni67_224_668_inputreg0_q <= in_c1_eni67_224;
        end
    end

    // redist223_sync_in_aunroll_vunroll_x_in_c1_eni67_224_668_wraddr(COUNTER,2108)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist223_sync_in_aunroll_vunroll_x_in_c1_eni67_224_668_wraddr_i <= $unsigned(redist223_sync_in_aunroll_vunroll_x_in_c1_eni67_224_668_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist223_sync_in_aunroll_vunroll_x_in_c1_eni67_224_668_wraddr_q = redist223_sync_in_aunroll_vunroll_x_in_c1_eni67_224_668_wraddr_i[9:0];

    // redist223_sync_in_aunroll_vunroll_x_in_c1_eni67_224_668_mem(DUALMEM,2107)
    assign redist223_sync_in_aunroll_vunroll_x_in_c1_eni67_224_668_mem_ia = redist223_sync_in_aunroll_vunroll_x_in_c1_eni67_224_668_inputreg0_q;
    assign redist223_sync_in_aunroll_vunroll_x_in_c1_eni67_224_668_mem_aa = redist223_sync_in_aunroll_vunroll_x_in_c1_eni67_224_668_wraddr_q;
    assign redist223_sync_in_aunroll_vunroll_x_in_c1_eni67_224_668_mem_ab = redist223_sync_in_aunroll_vunroll_x_in_c1_eni67_224_668_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist223_sync_in_aunroll_vunroll_x_in_c1_eni67_224_668_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist223_sync_in_aunroll_vunroll_x_in_c1_eni67_224_668_mem_aa),
        .data_a(redist223_sync_in_aunroll_vunroll_x_in_c1_eni67_224_668_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist223_sync_in_aunroll_vunroll_x_in_c1_eni67_224_668_mem_ab),
        .q_b(redist223_sync_in_aunroll_vunroll_x_in_c1_eni67_224_668_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist223_sync_in_aunroll_vunroll_x_in_c1_eni67_224_668_mem_q = redist223_sync_in_aunroll_vunroll_x_in_c1_eni67_224_668_mem_iq[31:0];

    // redist223_sync_in_aunroll_vunroll_x_in_c1_eni67_224_668_outputreg0(DELAY,2106)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist223_sync_in_aunroll_vunroll_x_in_c1_eni67_224_668_outputreg0_q <= redist223_sync_in_aunroll_vunroll_x_in_c1_eni67_224_668_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod668_cnn2401_dspb_native_dot_product_vunroll_x(BLACKBOX,118)@1759
    // in in_0@1760
    // in in_1@1760
    // in in_scalarProductPortChainin@1760
    // out out_primWireOut@1765
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000110Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod668_cnn2401_dspb_native_dot_product_vunroll_x (
        .in_0(redist223_sync_in_aunroll_vunroll_x_in_c1_eni67_224_668_outputreg0_q),
        .in_1(redist480_sync_in_aunroll_vunroll_x_in_c1_eni67_480_668_outputreg0_q),
        .in_2(redist222_sync_in_aunroll_vunroll_x_in_c1_eni67_223_667_outputreg0_q),
        .in_3(redist479_sync_in_aunroll_vunroll_x_in_c1_eni67_479_667_outputreg0_q),
        .in_scalarProductPortChainin(redist532_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod663_cnn2395_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod668_cnn2401_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist531_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod668_cnn2401_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,672)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist531_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod668_cnn2401_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod668_cnn2401_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist224_sync_in_aunroll_vunroll_x_in_c1_eni67_225_673_offset(CONSTANT,2115)
    assign redist224_sync_in_aunroll_vunroll_x_in_c1_eni67_225_673_offset_q = 10'b0101100100;

    // redist481_sync_in_aunroll_vunroll_x_in_c1_eni67_481_673_rdcnt(ADD,3631)
    assign redist481_sync_in_aunroll_vunroll_x_in_c1_eni67_481_673_rdcnt_a = {1'b0, redist481_sync_in_aunroll_vunroll_x_in_c1_eni67_481_673_wraddr_q};
    assign redist481_sync_in_aunroll_vunroll_x_in_c1_eni67_481_673_rdcnt_b = {1'b0, redist224_sync_in_aunroll_vunroll_x_in_c1_eni67_225_673_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist481_sync_in_aunroll_vunroll_x_in_c1_eni67_481_673_rdcnt_o <= $unsigned(redist481_sync_in_aunroll_vunroll_x_in_c1_eni67_481_673_rdcnt_a) + $unsigned(redist481_sync_in_aunroll_vunroll_x_in_c1_eni67_481_673_rdcnt_b);
        end
    end
    assign redist481_sync_in_aunroll_vunroll_x_in_c1_eni67_481_673_rdcnt_q = redist481_sync_in_aunroll_vunroll_x_in_c1_eni67_481_673_rdcnt_o[10:0];

    // redist481_sync_in_aunroll_vunroll_x_in_c1_eni67_481_673_inputreg0(DELAY,3626)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist481_sync_in_aunroll_vunroll_x_in_c1_eni67_481_673_inputreg0_q <= in_c1_eni67_481;
        end
    end

    // redist481_sync_in_aunroll_vunroll_x_in_c1_eni67_481_673_wraddr(COUNTER,3629)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist481_sync_in_aunroll_vunroll_x_in_c1_eni67_481_673_wraddr_i <= $unsigned(redist481_sync_in_aunroll_vunroll_x_in_c1_eni67_481_673_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist481_sync_in_aunroll_vunroll_x_in_c1_eni67_481_673_wraddr_q = redist481_sync_in_aunroll_vunroll_x_in_c1_eni67_481_673_wraddr_i[9:0];

    // redist481_sync_in_aunroll_vunroll_x_in_c1_eni67_481_673_mem(DUALMEM,3628)
    assign redist481_sync_in_aunroll_vunroll_x_in_c1_eni67_481_673_mem_ia = redist481_sync_in_aunroll_vunroll_x_in_c1_eni67_481_673_inputreg0_q;
    assign redist481_sync_in_aunroll_vunroll_x_in_c1_eni67_481_673_mem_aa = redist481_sync_in_aunroll_vunroll_x_in_c1_eni67_481_673_wraddr_q;
    assign redist481_sync_in_aunroll_vunroll_x_in_c1_eni67_481_673_mem_ab = redist481_sync_in_aunroll_vunroll_x_in_c1_eni67_481_673_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist481_sync_in_aunroll_vunroll_x_in_c1_eni67_481_673_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist481_sync_in_aunroll_vunroll_x_in_c1_eni67_481_673_mem_aa),
        .data_a(redist481_sync_in_aunroll_vunroll_x_in_c1_eni67_481_673_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist481_sync_in_aunroll_vunroll_x_in_c1_eni67_481_673_mem_ab),
        .q_b(redist481_sync_in_aunroll_vunroll_x_in_c1_eni67_481_673_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist481_sync_in_aunroll_vunroll_x_in_c1_eni67_481_673_mem_q = redist481_sync_in_aunroll_vunroll_x_in_c1_eni67_481_673_mem_iq[31:0];

    // redist481_sync_in_aunroll_vunroll_x_in_c1_eni67_481_673_outputreg0(DELAY,3627)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist481_sync_in_aunroll_vunroll_x_in_c1_eni67_481_673_outputreg0_q <= redist481_sync_in_aunroll_vunroll_x_in_c1_eni67_481_673_mem_q;
        end
    end

    // redist224_sync_in_aunroll_vunroll_x_in_c1_eni67_225_673_rdcnt(ADD,2116)
    assign redist224_sync_in_aunroll_vunroll_x_in_c1_eni67_225_673_rdcnt_a = {1'b0, redist224_sync_in_aunroll_vunroll_x_in_c1_eni67_225_673_wraddr_q};
    assign redist224_sync_in_aunroll_vunroll_x_in_c1_eni67_225_673_rdcnt_b = {1'b0, redist224_sync_in_aunroll_vunroll_x_in_c1_eni67_225_673_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist224_sync_in_aunroll_vunroll_x_in_c1_eni67_225_673_rdcnt_o <= $unsigned(redist224_sync_in_aunroll_vunroll_x_in_c1_eni67_225_673_rdcnt_a) + $unsigned(redist224_sync_in_aunroll_vunroll_x_in_c1_eni67_225_673_rdcnt_b);
        end
    end
    assign redist224_sync_in_aunroll_vunroll_x_in_c1_eni67_225_673_rdcnt_q = redist224_sync_in_aunroll_vunroll_x_in_c1_eni67_225_673_rdcnt_o[10:0];

    // redist224_sync_in_aunroll_vunroll_x_in_c1_eni67_225_673_inputreg0(DELAY,2111)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist224_sync_in_aunroll_vunroll_x_in_c1_eni67_225_673_inputreg0_q <= in_c1_eni67_225;
        end
    end

    // redist224_sync_in_aunroll_vunroll_x_in_c1_eni67_225_673_wraddr(COUNTER,2114)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist224_sync_in_aunroll_vunroll_x_in_c1_eni67_225_673_wraddr_i <= $unsigned(redist224_sync_in_aunroll_vunroll_x_in_c1_eni67_225_673_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist224_sync_in_aunroll_vunroll_x_in_c1_eni67_225_673_wraddr_q = redist224_sync_in_aunroll_vunroll_x_in_c1_eni67_225_673_wraddr_i[9:0];

    // redist224_sync_in_aunroll_vunroll_x_in_c1_eni67_225_673_mem(DUALMEM,2113)
    assign redist224_sync_in_aunroll_vunroll_x_in_c1_eni67_225_673_mem_ia = redist224_sync_in_aunroll_vunroll_x_in_c1_eni67_225_673_inputreg0_q;
    assign redist224_sync_in_aunroll_vunroll_x_in_c1_eni67_225_673_mem_aa = redist224_sync_in_aunroll_vunroll_x_in_c1_eni67_225_673_wraddr_q;
    assign redist224_sync_in_aunroll_vunroll_x_in_c1_eni67_225_673_mem_ab = redist224_sync_in_aunroll_vunroll_x_in_c1_eni67_225_673_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist224_sync_in_aunroll_vunroll_x_in_c1_eni67_225_673_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist224_sync_in_aunroll_vunroll_x_in_c1_eni67_225_673_mem_aa),
        .data_a(redist224_sync_in_aunroll_vunroll_x_in_c1_eni67_225_673_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist224_sync_in_aunroll_vunroll_x_in_c1_eni67_225_673_mem_ab),
        .q_b(redist224_sync_in_aunroll_vunroll_x_in_c1_eni67_225_673_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist224_sync_in_aunroll_vunroll_x_in_c1_eni67_225_673_mem_q = redist224_sync_in_aunroll_vunroll_x_in_c1_eni67_225_673_mem_iq[31:0];

    // redist224_sync_in_aunroll_vunroll_x_in_c1_eni67_225_673_outputreg0(DELAY,2112)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist224_sync_in_aunroll_vunroll_x_in_c1_eni67_225_673_outputreg0_q <= redist224_sync_in_aunroll_vunroll_x_in_c1_eni67_225_673_mem_q;
        end
    end

    // redist225_sync_in_aunroll_vunroll_x_in_c1_eni67_226_674_offset(CONSTANT,2121)
    assign redist225_sync_in_aunroll_vunroll_x_in_c1_eni67_226_674_offset_q = 10'b0101100011;

    // redist482_sync_in_aunroll_vunroll_x_in_c1_eni67_482_674_rdcnt(ADD,3637)
    assign redist482_sync_in_aunroll_vunroll_x_in_c1_eni67_482_674_rdcnt_a = {1'b0, redist482_sync_in_aunroll_vunroll_x_in_c1_eni67_482_674_wraddr_q};
    assign redist482_sync_in_aunroll_vunroll_x_in_c1_eni67_482_674_rdcnt_b = {1'b0, redist225_sync_in_aunroll_vunroll_x_in_c1_eni67_226_674_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist482_sync_in_aunroll_vunroll_x_in_c1_eni67_482_674_rdcnt_o <= $unsigned(redist482_sync_in_aunroll_vunroll_x_in_c1_eni67_482_674_rdcnt_a) + $unsigned(redist482_sync_in_aunroll_vunroll_x_in_c1_eni67_482_674_rdcnt_b);
        end
    end
    assign redist482_sync_in_aunroll_vunroll_x_in_c1_eni67_482_674_rdcnt_q = redist482_sync_in_aunroll_vunroll_x_in_c1_eni67_482_674_rdcnt_o[10:0];

    // redist482_sync_in_aunroll_vunroll_x_in_c1_eni67_482_674_inputreg0(DELAY,3632)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist482_sync_in_aunroll_vunroll_x_in_c1_eni67_482_674_inputreg0_q <= in_c1_eni67_482;
        end
    end

    // redist482_sync_in_aunroll_vunroll_x_in_c1_eni67_482_674_wraddr(COUNTER,3635)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist482_sync_in_aunroll_vunroll_x_in_c1_eni67_482_674_wraddr_i <= $unsigned(redist482_sync_in_aunroll_vunroll_x_in_c1_eni67_482_674_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist482_sync_in_aunroll_vunroll_x_in_c1_eni67_482_674_wraddr_q = redist482_sync_in_aunroll_vunroll_x_in_c1_eni67_482_674_wraddr_i[9:0];

    // redist482_sync_in_aunroll_vunroll_x_in_c1_eni67_482_674_mem(DUALMEM,3634)
    assign redist482_sync_in_aunroll_vunroll_x_in_c1_eni67_482_674_mem_ia = redist482_sync_in_aunroll_vunroll_x_in_c1_eni67_482_674_inputreg0_q;
    assign redist482_sync_in_aunroll_vunroll_x_in_c1_eni67_482_674_mem_aa = redist482_sync_in_aunroll_vunroll_x_in_c1_eni67_482_674_wraddr_q;
    assign redist482_sync_in_aunroll_vunroll_x_in_c1_eni67_482_674_mem_ab = redist482_sync_in_aunroll_vunroll_x_in_c1_eni67_482_674_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist482_sync_in_aunroll_vunroll_x_in_c1_eni67_482_674_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist482_sync_in_aunroll_vunroll_x_in_c1_eni67_482_674_mem_aa),
        .data_a(redist482_sync_in_aunroll_vunroll_x_in_c1_eni67_482_674_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist482_sync_in_aunroll_vunroll_x_in_c1_eni67_482_674_mem_ab),
        .q_b(redist482_sync_in_aunroll_vunroll_x_in_c1_eni67_482_674_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist482_sync_in_aunroll_vunroll_x_in_c1_eni67_482_674_mem_q = redist482_sync_in_aunroll_vunroll_x_in_c1_eni67_482_674_mem_iq[31:0];

    // redist482_sync_in_aunroll_vunroll_x_in_c1_eni67_482_674_outputreg0(DELAY,3633)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist482_sync_in_aunroll_vunroll_x_in_c1_eni67_482_674_outputreg0_q <= redist482_sync_in_aunroll_vunroll_x_in_c1_eni67_482_674_mem_q;
        end
    end

    // redist225_sync_in_aunroll_vunroll_x_in_c1_eni67_226_674_rdcnt(ADD,2122)
    assign redist225_sync_in_aunroll_vunroll_x_in_c1_eni67_226_674_rdcnt_a = {1'b0, redist225_sync_in_aunroll_vunroll_x_in_c1_eni67_226_674_wraddr_q};
    assign redist225_sync_in_aunroll_vunroll_x_in_c1_eni67_226_674_rdcnt_b = {1'b0, redist225_sync_in_aunroll_vunroll_x_in_c1_eni67_226_674_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist225_sync_in_aunroll_vunroll_x_in_c1_eni67_226_674_rdcnt_o <= $unsigned(redist225_sync_in_aunroll_vunroll_x_in_c1_eni67_226_674_rdcnt_a) + $unsigned(redist225_sync_in_aunroll_vunroll_x_in_c1_eni67_226_674_rdcnt_b);
        end
    end
    assign redist225_sync_in_aunroll_vunroll_x_in_c1_eni67_226_674_rdcnt_q = redist225_sync_in_aunroll_vunroll_x_in_c1_eni67_226_674_rdcnt_o[10:0];

    // redist225_sync_in_aunroll_vunroll_x_in_c1_eni67_226_674_inputreg0(DELAY,2117)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist225_sync_in_aunroll_vunroll_x_in_c1_eni67_226_674_inputreg0_q <= in_c1_eni67_226;
        end
    end

    // redist225_sync_in_aunroll_vunroll_x_in_c1_eni67_226_674_wraddr(COUNTER,2120)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist225_sync_in_aunroll_vunroll_x_in_c1_eni67_226_674_wraddr_i <= $unsigned(redist225_sync_in_aunroll_vunroll_x_in_c1_eni67_226_674_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist225_sync_in_aunroll_vunroll_x_in_c1_eni67_226_674_wraddr_q = redist225_sync_in_aunroll_vunroll_x_in_c1_eni67_226_674_wraddr_i[9:0];

    // redist225_sync_in_aunroll_vunroll_x_in_c1_eni67_226_674_mem(DUALMEM,2119)
    assign redist225_sync_in_aunroll_vunroll_x_in_c1_eni67_226_674_mem_ia = redist225_sync_in_aunroll_vunroll_x_in_c1_eni67_226_674_inputreg0_q;
    assign redist225_sync_in_aunroll_vunroll_x_in_c1_eni67_226_674_mem_aa = redist225_sync_in_aunroll_vunroll_x_in_c1_eni67_226_674_wraddr_q;
    assign redist225_sync_in_aunroll_vunroll_x_in_c1_eni67_226_674_mem_ab = redist225_sync_in_aunroll_vunroll_x_in_c1_eni67_226_674_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist225_sync_in_aunroll_vunroll_x_in_c1_eni67_226_674_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist225_sync_in_aunroll_vunroll_x_in_c1_eni67_226_674_mem_aa),
        .data_a(redist225_sync_in_aunroll_vunroll_x_in_c1_eni67_226_674_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist225_sync_in_aunroll_vunroll_x_in_c1_eni67_226_674_mem_ab),
        .q_b(redist225_sync_in_aunroll_vunroll_x_in_c1_eni67_226_674_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist225_sync_in_aunroll_vunroll_x_in_c1_eni67_226_674_mem_q = redist225_sync_in_aunroll_vunroll_x_in_c1_eni67_226_674_mem_iq[31:0];

    // redist225_sync_in_aunroll_vunroll_x_in_c1_eni67_226_674_outputreg0(DELAY,2118)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist225_sync_in_aunroll_vunroll_x_in_c1_eni67_226_674_outputreg0_q <= redist225_sync_in_aunroll_vunroll_x_in_c1_eni67_226_674_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod673_cnn2408_dspb_native_dot_product_vunroll_x(BLACKBOX,119)@1765
    // in in_0@1766
    // in in_1@1766
    // in in_scalarProductPortChainin@1766
    // out out_primWireOut@1771
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000111Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod673_cnn2408_dspb_native_dot_product_vunroll_x (
        .in_0(redist225_sync_in_aunroll_vunroll_x_in_c1_eni67_226_674_outputreg0_q),
        .in_1(redist482_sync_in_aunroll_vunroll_x_in_c1_eni67_482_674_outputreg0_q),
        .in_2(redist224_sync_in_aunroll_vunroll_x_in_c1_eni67_225_673_outputreg0_q),
        .in_3(redist481_sync_in_aunroll_vunroll_x_in_c1_eni67_481_673_outputreg0_q),
        .in_scalarProductPortChainin(redist531_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod668_cnn2401_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod673_cnn2408_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist530_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod673_cnn2408_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,671)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist530_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod673_cnn2408_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod673_cnn2408_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist226_sync_in_aunroll_vunroll_x_in_c1_eni67_227_679_offset(CONSTANT,2127)
    assign redist226_sync_in_aunroll_vunroll_x_in_c1_eni67_227_679_offset_q = 10'b0101011110;

    // redist483_sync_in_aunroll_vunroll_x_in_c1_eni67_483_679_rdcnt(ADD,3643)
    assign redist483_sync_in_aunroll_vunroll_x_in_c1_eni67_483_679_rdcnt_a = {1'b0, redist483_sync_in_aunroll_vunroll_x_in_c1_eni67_483_679_wraddr_q};
    assign redist483_sync_in_aunroll_vunroll_x_in_c1_eni67_483_679_rdcnt_b = {1'b0, redist226_sync_in_aunroll_vunroll_x_in_c1_eni67_227_679_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist483_sync_in_aunroll_vunroll_x_in_c1_eni67_483_679_rdcnt_o <= $unsigned(redist483_sync_in_aunroll_vunroll_x_in_c1_eni67_483_679_rdcnt_a) + $unsigned(redist483_sync_in_aunroll_vunroll_x_in_c1_eni67_483_679_rdcnt_b);
        end
    end
    assign redist483_sync_in_aunroll_vunroll_x_in_c1_eni67_483_679_rdcnt_q = redist483_sync_in_aunroll_vunroll_x_in_c1_eni67_483_679_rdcnt_o[10:0];

    // redist483_sync_in_aunroll_vunroll_x_in_c1_eni67_483_679_inputreg0(DELAY,3638)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist483_sync_in_aunroll_vunroll_x_in_c1_eni67_483_679_inputreg0_q <= in_c1_eni67_483;
        end
    end

    // redist483_sync_in_aunroll_vunroll_x_in_c1_eni67_483_679_wraddr(COUNTER,3641)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist483_sync_in_aunroll_vunroll_x_in_c1_eni67_483_679_wraddr_i <= $unsigned(redist483_sync_in_aunroll_vunroll_x_in_c1_eni67_483_679_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist483_sync_in_aunroll_vunroll_x_in_c1_eni67_483_679_wraddr_q = redist483_sync_in_aunroll_vunroll_x_in_c1_eni67_483_679_wraddr_i[9:0];

    // redist483_sync_in_aunroll_vunroll_x_in_c1_eni67_483_679_mem(DUALMEM,3640)
    assign redist483_sync_in_aunroll_vunroll_x_in_c1_eni67_483_679_mem_ia = redist483_sync_in_aunroll_vunroll_x_in_c1_eni67_483_679_inputreg0_q;
    assign redist483_sync_in_aunroll_vunroll_x_in_c1_eni67_483_679_mem_aa = redist483_sync_in_aunroll_vunroll_x_in_c1_eni67_483_679_wraddr_q;
    assign redist483_sync_in_aunroll_vunroll_x_in_c1_eni67_483_679_mem_ab = redist483_sync_in_aunroll_vunroll_x_in_c1_eni67_483_679_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist483_sync_in_aunroll_vunroll_x_in_c1_eni67_483_679_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist483_sync_in_aunroll_vunroll_x_in_c1_eni67_483_679_mem_aa),
        .data_a(redist483_sync_in_aunroll_vunroll_x_in_c1_eni67_483_679_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist483_sync_in_aunroll_vunroll_x_in_c1_eni67_483_679_mem_ab),
        .q_b(redist483_sync_in_aunroll_vunroll_x_in_c1_eni67_483_679_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist483_sync_in_aunroll_vunroll_x_in_c1_eni67_483_679_mem_q = redist483_sync_in_aunroll_vunroll_x_in_c1_eni67_483_679_mem_iq[31:0];

    // redist483_sync_in_aunroll_vunroll_x_in_c1_eni67_483_679_outputreg0(DELAY,3639)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist483_sync_in_aunroll_vunroll_x_in_c1_eni67_483_679_outputreg0_q <= redist483_sync_in_aunroll_vunroll_x_in_c1_eni67_483_679_mem_q;
        end
    end

    // redist226_sync_in_aunroll_vunroll_x_in_c1_eni67_227_679_rdcnt(ADD,2128)
    assign redist226_sync_in_aunroll_vunroll_x_in_c1_eni67_227_679_rdcnt_a = {1'b0, redist226_sync_in_aunroll_vunroll_x_in_c1_eni67_227_679_wraddr_q};
    assign redist226_sync_in_aunroll_vunroll_x_in_c1_eni67_227_679_rdcnt_b = {1'b0, redist226_sync_in_aunroll_vunroll_x_in_c1_eni67_227_679_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist226_sync_in_aunroll_vunroll_x_in_c1_eni67_227_679_rdcnt_o <= $unsigned(redist226_sync_in_aunroll_vunroll_x_in_c1_eni67_227_679_rdcnt_a) + $unsigned(redist226_sync_in_aunroll_vunroll_x_in_c1_eni67_227_679_rdcnt_b);
        end
    end
    assign redist226_sync_in_aunroll_vunroll_x_in_c1_eni67_227_679_rdcnt_q = redist226_sync_in_aunroll_vunroll_x_in_c1_eni67_227_679_rdcnt_o[10:0];

    // redist226_sync_in_aunroll_vunroll_x_in_c1_eni67_227_679_inputreg0(DELAY,2123)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist226_sync_in_aunroll_vunroll_x_in_c1_eni67_227_679_inputreg0_q <= in_c1_eni67_227;
        end
    end

    // redist226_sync_in_aunroll_vunroll_x_in_c1_eni67_227_679_wraddr(COUNTER,2126)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist226_sync_in_aunroll_vunroll_x_in_c1_eni67_227_679_wraddr_i <= $unsigned(redist226_sync_in_aunroll_vunroll_x_in_c1_eni67_227_679_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist226_sync_in_aunroll_vunroll_x_in_c1_eni67_227_679_wraddr_q = redist226_sync_in_aunroll_vunroll_x_in_c1_eni67_227_679_wraddr_i[9:0];

    // redist226_sync_in_aunroll_vunroll_x_in_c1_eni67_227_679_mem(DUALMEM,2125)
    assign redist226_sync_in_aunroll_vunroll_x_in_c1_eni67_227_679_mem_ia = redist226_sync_in_aunroll_vunroll_x_in_c1_eni67_227_679_inputreg0_q;
    assign redist226_sync_in_aunroll_vunroll_x_in_c1_eni67_227_679_mem_aa = redist226_sync_in_aunroll_vunroll_x_in_c1_eni67_227_679_wraddr_q;
    assign redist226_sync_in_aunroll_vunroll_x_in_c1_eni67_227_679_mem_ab = redist226_sync_in_aunroll_vunroll_x_in_c1_eni67_227_679_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist226_sync_in_aunroll_vunroll_x_in_c1_eni67_227_679_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist226_sync_in_aunroll_vunroll_x_in_c1_eni67_227_679_mem_aa),
        .data_a(redist226_sync_in_aunroll_vunroll_x_in_c1_eni67_227_679_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist226_sync_in_aunroll_vunroll_x_in_c1_eni67_227_679_mem_ab),
        .q_b(redist226_sync_in_aunroll_vunroll_x_in_c1_eni67_227_679_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist226_sync_in_aunroll_vunroll_x_in_c1_eni67_227_679_mem_q = redist226_sync_in_aunroll_vunroll_x_in_c1_eni67_227_679_mem_iq[31:0];

    // redist226_sync_in_aunroll_vunroll_x_in_c1_eni67_227_679_outputreg0(DELAY,2124)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist226_sync_in_aunroll_vunroll_x_in_c1_eni67_227_679_outputreg0_q <= redist226_sync_in_aunroll_vunroll_x_in_c1_eni67_227_679_mem_q;
        end
    end

    // redist227_sync_in_aunroll_vunroll_x_in_c1_eni67_228_680_offset(CONSTANT,2133)
    assign redist227_sync_in_aunroll_vunroll_x_in_c1_eni67_228_680_offset_q = 10'b0101011101;

    // redist484_sync_in_aunroll_vunroll_x_in_c1_eni67_484_680_rdcnt(ADD,3649)
    assign redist484_sync_in_aunroll_vunroll_x_in_c1_eni67_484_680_rdcnt_a = {1'b0, redist484_sync_in_aunroll_vunroll_x_in_c1_eni67_484_680_wraddr_q};
    assign redist484_sync_in_aunroll_vunroll_x_in_c1_eni67_484_680_rdcnt_b = {1'b0, redist227_sync_in_aunroll_vunroll_x_in_c1_eni67_228_680_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist484_sync_in_aunroll_vunroll_x_in_c1_eni67_484_680_rdcnt_o <= $unsigned(redist484_sync_in_aunroll_vunroll_x_in_c1_eni67_484_680_rdcnt_a) + $unsigned(redist484_sync_in_aunroll_vunroll_x_in_c1_eni67_484_680_rdcnt_b);
        end
    end
    assign redist484_sync_in_aunroll_vunroll_x_in_c1_eni67_484_680_rdcnt_q = redist484_sync_in_aunroll_vunroll_x_in_c1_eni67_484_680_rdcnt_o[10:0];

    // redist484_sync_in_aunroll_vunroll_x_in_c1_eni67_484_680_inputreg0(DELAY,3644)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist484_sync_in_aunroll_vunroll_x_in_c1_eni67_484_680_inputreg0_q <= in_c1_eni67_484;
        end
    end

    // redist484_sync_in_aunroll_vunroll_x_in_c1_eni67_484_680_wraddr(COUNTER,3647)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist484_sync_in_aunroll_vunroll_x_in_c1_eni67_484_680_wraddr_i <= $unsigned(redist484_sync_in_aunroll_vunroll_x_in_c1_eni67_484_680_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist484_sync_in_aunroll_vunroll_x_in_c1_eni67_484_680_wraddr_q = redist484_sync_in_aunroll_vunroll_x_in_c1_eni67_484_680_wraddr_i[9:0];

    // redist484_sync_in_aunroll_vunroll_x_in_c1_eni67_484_680_mem(DUALMEM,3646)
    assign redist484_sync_in_aunroll_vunroll_x_in_c1_eni67_484_680_mem_ia = redist484_sync_in_aunroll_vunroll_x_in_c1_eni67_484_680_inputreg0_q;
    assign redist484_sync_in_aunroll_vunroll_x_in_c1_eni67_484_680_mem_aa = redist484_sync_in_aunroll_vunroll_x_in_c1_eni67_484_680_wraddr_q;
    assign redist484_sync_in_aunroll_vunroll_x_in_c1_eni67_484_680_mem_ab = redist484_sync_in_aunroll_vunroll_x_in_c1_eni67_484_680_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist484_sync_in_aunroll_vunroll_x_in_c1_eni67_484_680_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist484_sync_in_aunroll_vunroll_x_in_c1_eni67_484_680_mem_aa),
        .data_a(redist484_sync_in_aunroll_vunroll_x_in_c1_eni67_484_680_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist484_sync_in_aunroll_vunroll_x_in_c1_eni67_484_680_mem_ab),
        .q_b(redist484_sync_in_aunroll_vunroll_x_in_c1_eni67_484_680_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist484_sync_in_aunroll_vunroll_x_in_c1_eni67_484_680_mem_q = redist484_sync_in_aunroll_vunroll_x_in_c1_eni67_484_680_mem_iq[31:0];

    // redist484_sync_in_aunroll_vunroll_x_in_c1_eni67_484_680_outputreg0(DELAY,3645)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist484_sync_in_aunroll_vunroll_x_in_c1_eni67_484_680_outputreg0_q <= redist484_sync_in_aunroll_vunroll_x_in_c1_eni67_484_680_mem_q;
        end
    end

    // redist227_sync_in_aunroll_vunroll_x_in_c1_eni67_228_680_rdcnt(ADD,2134)
    assign redist227_sync_in_aunroll_vunroll_x_in_c1_eni67_228_680_rdcnt_a = {1'b0, redist227_sync_in_aunroll_vunroll_x_in_c1_eni67_228_680_wraddr_q};
    assign redist227_sync_in_aunroll_vunroll_x_in_c1_eni67_228_680_rdcnt_b = {1'b0, redist227_sync_in_aunroll_vunroll_x_in_c1_eni67_228_680_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist227_sync_in_aunroll_vunroll_x_in_c1_eni67_228_680_rdcnt_o <= $unsigned(redist227_sync_in_aunroll_vunroll_x_in_c1_eni67_228_680_rdcnt_a) + $unsigned(redist227_sync_in_aunroll_vunroll_x_in_c1_eni67_228_680_rdcnt_b);
        end
    end
    assign redist227_sync_in_aunroll_vunroll_x_in_c1_eni67_228_680_rdcnt_q = redist227_sync_in_aunroll_vunroll_x_in_c1_eni67_228_680_rdcnt_o[10:0];

    // redist227_sync_in_aunroll_vunroll_x_in_c1_eni67_228_680_inputreg0(DELAY,2129)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist227_sync_in_aunroll_vunroll_x_in_c1_eni67_228_680_inputreg0_q <= in_c1_eni67_228;
        end
    end

    // redist227_sync_in_aunroll_vunroll_x_in_c1_eni67_228_680_wraddr(COUNTER,2132)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist227_sync_in_aunroll_vunroll_x_in_c1_eni67_228_680_wraddr_i <= $unsigned(redist227_sync_in_aunroll_vunroll_x_in_c1_eni67_228_680_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist227_sync_in_aunroll_vunroll_x_in_c1_eni67_228_680_wraddr_q = redist227_sync_in_aunroll_vunroll_x_in_c1_eni67_228_680_wraddr_i[9:0];

    // redist227_sync_in_aunroll_vunroll_x_in_c1_eni67_228_680_mem(DUALMEM,2131)
    assign redist227_sync_in_aunroll_vunroll_x_in_c1_eni67_228_680_mem_ia = redist227_sync_in_aunroll_vunroll_x_in_c1_eni67_228_680_inputreg0_q;
    assign redist227_sync_in_aunroll_vunroll_x_in_c1_eni67_228_680_mem_aa = redist227_sync_in_aunroll_vunroll_x_in_c1_eni67_228_680_wraddr_q;
    assign redist227_sync_in_aunroll_vunroll_x_in_c1_eni67_228_680_mem_ab = redist227_sync_in_aunroll_vunroll_x_in_c1_eni67_228_680_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist227_sync_in_aunroll_vunroll_x_in_c1_eni67_228_680_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist227_sync_in_aunroll_vunroll_x_in_c1_eni67_228_680_mem_aa),
        .data_a(redist227_sync_in_aunroll_vunroll_x_in_c1_eni67_228_680_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist227_sync_in_aunroll_vunroll_x_in_c1_eni67_228_680_mem_ab),
        .q_b(redist227_sync_in_aunroll_vunroll_x_in_c1_eni67_228_680_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist227_sync_in_aunroll_vunroll_x_in_c1_eni67_228_680_mem_q = redist227_sync_in_aunroll_vunroll_x_in_c1_eni67_228_680_mem_iq[31:0];

    // redist227_sync_in_aunroll_vunroll_x_in_c1_eni67_228_680_outputreg0(DELAY,2130)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist227_sync_in_aunroll_vunroll_x_in_c1_eni67_228_680_outputreg0_q <= redist227_sync_in_aunroll_vunroll_x_in_c1_eni67_228_680_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod678_cnn2414_dspb_native_dot_product_vunroll_x(BLACKBOX,120)@1771
    // in in_0@1772
    // in in_1@1772
    // in in_scalarProductPortChainin@1772
    // out out_primWireOut@1777
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000112Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod678_cnn2414_dspb_native_dot_product_vunroll_x (
        .in_0(redist227_sync_in_aunroll_vunroll_x_in_c1_eni67_228_680_outputreg0_q),
        .in_1(redist484_sync_in_aunroll_vunroll_x_in_c1_eni67_484_680_outputreg0_q),
        .in_2(redist226_sync_in_aunroll_vunroll_x_in_c1_eni67_227_679_outputreg0_q),
        .in_3(redist483_sync_in_aunroll_vunroll_x_in_c1_eni67_483_679_outputreg0_q),
        .in_scalarProductPortChainin(redist530_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod673_cnn2408_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod678_cnn2414_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist529_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod678_cnn2414_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,670)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist529_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod678_cnn2414_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod678_cnn2414_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist228_sync_in_aunroll_vunroll_x_in_c1_eni67_229_685_offset(CONSTANT,2139)
    assign redist228_sync_in_aunroll_vunroll_x_in_c1_eni67_229_685_offset_q = 10'b0101011000;

    // redist485_sync_in_aunroll_vunroll_x_in_c1_eni67_485_685_rdcnt(ADD,3655)
    assign redist485_sync_in_aunroll_vunroll_x_in_c1_eni67_485_685_rdcnt_a = {1'b0, redist485_sync_in_aunroll_vunroll_x_in_c1_eni67_485_685_wraddr_q};
    assign redist485_sync_in_aunroll_vunroll_x_in_c1_eni67_485_685_rdcnt_b = {1'b0, redist228_sync_in_aunroll_vunroll_x_in_c1_eni67_229_685_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist485_sync_in_aunroll_vunroll_x_in_c1_eni67_485_685_rdcnt_o <= $unsigned(redist485_sync_in_aunroll_vunroll_x_in_c1_eni67_485_685_rdcnt_a) + $unsigned(redist485_sync_in_aunroll_vunroll_x_in_c1_eni67_485_685_rdcnt_b);
        end
    end
    assign redist485_sync_in_aunroll_vunroll_x_in_c1_eni67_485_685_rdcnt_q = redist485_sync_in_aunroll_vunroll_x_in_c1_eni67_485_685_rdcnt_o[10:0];

    // redist485_sync_in_aunroll_vunroll_x_in_c1_eni67_485_685_inputreg0(DELAY,3650)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist485_sync_in_aunroll_vunroll_x_in_c1_eni67_485_685_inputreg0_q <= in_c1_eni67_485;
        end
    end

    // redist485_sync_in_aunroll_vunroll_x_in_c1_eni67_485_685_wraddr(COUNTER,3653)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist485_sync_in_aunroll_vunroll_x_in_c1_eni67_485_685_wraddr_i <= $unsigned(redist485_sync_in_aunroll_vunroll_x_in_c1_eni67_485_685_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist485_sync_in_aunroll_vunroll_x_in_c1_eni67_485_685_wraddr_q = redist485_sync_in_aunroll_vunroll_x_in_c1_eni67_485_685_wraddr_i[9:0];

    // redist485_sync_in_aunroll_vunroll_x_in_c1_eni67_485_685_mem(DUALMEM,3652)
    assign redist485_sync_in_aunroll_vunroll_x_in_c1_eni67_485_685_mem_ia = redist485_sync_in_aunroll_vunroll_x_in_c1_eni67_485_685_inputreg0_q;
    assign redist485_sync_in_aunroll_vunroll_x_in_c1_eni67_485_685_mem_aa = redist485_sync_in_aunroll_vunroll_x_in_c1_eni67_485_685_wraddr_q;
    assign redist485_sync_in_aunroll_vunroll_x_in_c1_eni67_485_685_mem_ab = redist485_sync_in_aunroll_vunroll_x_in_c1_eni67_485_685_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist485_sync_in_aunroll_vunroll_x_in_c1_eni67_485_685_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist485_sync_in_aunroll_vunroll_x_in_c1_eni67_485_685_mem_aa),
        .data_a(redist485_sync_in_aunroll_vunroll_x_in_c1_eni67_485_685_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist485_sync_in_aunroll_vunroll_x_in_c1_eni67_485_685_mem_ab),
        .q_b(redist485_sync_in_aunroll_vunroll_x_in_c1_eni67_485_685_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist485_sync_in_aunroll_vunroll_x_in_c1_eni67_485_685_mem_q = redist485_sync_in_aunroll_vunroll_x_in_c1_eni67_485_685_mem_iq[31:0];

    // redist485_sync_in_aunroll_vunroll_x_in_c1_eni67_485_685_outputreg0(DELAY,3651)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist485_sync_in_aunroll_vunroll_x_in_c1_eni67_485_685_outputreg0_q <= redist485_sync_in_aunroll_vunroll_x_in_c1_eni67_485_685_mem_q;
        end
    end

    // redist228_sync_in_aunroll_vunroll_x_in_c1_eni67_229_685_rdcnt(ADD,2140)
    assign redist228_sync_in_aunroll_vunroll_x_in_c1_eni67_229_685_rdcnt_a = {1'b0, redist228_sync_in_aunroll_vunroll_x_in_c1_eni67_229_685_wraddr_q};
    assign redist228_sync_in_aunroll_vunroll_x_in_c1_eni67_229_685_rdcnt_b = {1'b0, redist228_sync_in_aunroll_vunroll_x_in_c1_eni67_229_685_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist228_sync_in_aunroll_vunroll_x_in_c1_eni67_229_685_rdcnt_o <= $unsigned(redist228_sync_in_aunroll_vunroll_x_in_c1_eni67_229_685_rdcnt_a) + $unsigned(redist228_sync_in_aunroll_vunroll_x_in_c1_eni67_229_685_rdcnt_b);
        end
    end
    assign redist228_sync_in_aunroll_vunroll_x_in_c1_eni67_229_685_rdcnt_q = redist228_sync_in_aunroll_vunroll_x_in_c1_eni67_229_685_rdcnt_o[10:0];

    // redist228_sync_in_aunroll_vunroll_x_in_c1_eni67_229_685_inputreg0(DELAY,2135)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist228_sync_in_aunroll_vunroll_x_in_c1_eni67_229_685_inputreg0_q <= in_c1_eni67_229;
        end
    end

    // redist228_sync_in_aunroll_vunroll_x_in_c1_eni67_229_685_wraddr(COUNTER,2138)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist228_sync_in_aunroll_vunroll_x_in_c1_eni67_229_685_wraddr_i <= $unsigned(redist228_sync_in_aunroll_vunroll_x_in_c1_eni67_229_685_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist228_sync_in_aunroll_vunroll_x_in_c1_eni67_229_685_wraddr_q = redist228_sync_in_aunroll_vunroll_x_in_c1_eni67_229_685_wraddr_i[9:0];

    // redist228_sync_in_aunroll_vunroll_x_in_c1_eni67_229_685_mem(DUALMEM,2137)
    assign redist228_sync_in_aunroll_vunroll_x_in_c1_eni67_229_685_mem_ia = redist228_sync_in_aunroll_vunroll_x_in_c1_eni67_229_685_inputreg0_q;
    assign redist228_sync_in_aunroll_vunroll_x_in_c1_eni67_229_685_mem_aa = redist228_sync_in_aunroll_vunroll_x_in_c1_eni67_229_685_wraddr_q;
    assign redist228_sync_in_aunroll_vunroll_x_in_c1_eni67_229_685_mem_ab = redist228_sync_in_aunroll_vunroll_x_in_c1_eni67_229_685_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist228_sync_in_aunroll_vunroll_x_in_c1_eni67_229_685_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist228_sync_in_aunroll_vunroll_x_in_c1_eni67_229_685_mem_aa),
        .data_a(redist228_sync_in_aunroll_vunroll_x_in_c1_eni67_229_685_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist228_sync_in_aunroll_vunroll_x_in_c1_eni67_229_685_mem_ab),
        .q_b(redist228_sync_in_aunroll_vunroll_x_in_c1_eni67_229_685_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist228_sync_in_aunroll_vunroll_x_in_c1_eni67_229_685_mem_q = redist228_sync_in_aunroll_vunroll_x_in_c1_eni67_229_685_mem_iq[31:0];

    // redist228_sync_in_aunroll_vunroll_x_in_c1_eni67_229_685_outputreg0(DELAY,2136)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist228_sync_in_aunroll_vunroll_x_in_c1_eni67_229_685_outputreg0_q <= redist228_sync_in_aunroll_vunroll_x_in_c1_eni67_229_685_mem_q;
        end
    end

    // redist229_sync_in_aunroll_vunroll_x_in_c1_eni67_230_686_offset(CONSTANT,2145)
    assign redist229_sync_in_aunroll_vunroll_x_in_c1_eni67_230_686_offset_q = 10'b0101010111;

    // redist486_sync_in_aunroll_vunroll_x_in_c1_eni67_486_686_rdcnt(ADD,3661)
    assign redist486_sync_in_aunroll_vunroll_x_in_c1_eni67_486_686_rdcnt_a = {1'b0, redist486_sync_in_aunroll_vunroll_x_in_c1_eni67_486_686_wraddr_q};
    assign redist486_sync_in_aunroll_vunroll_x_in_c1_eni67_486_686_rdcnt_b = {1'b0, redist229_sync_in_aunroll_vunroll_x_in_c1_eni67_230_686_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist486_sync_in_aunroll_vunroll_x_in_c1_eni67_486_686_rdcnt_o <= $unsigned(redist486_sync_in_aunroll_vunroll_x_in_c1_eni67_486_686_rdcnt_a) + $unsigned(redist486_sync_in_aunroll_vunroll_x_in_c1_eni67_486_686_rdcnt_b);
        end
    end
    assign redist486_sync_in_aunroll_vunroll_x_in_c1_eni67_486_686_rdcnt_q = redist486_sync_in_aunroll_vunroll_x_in_c1_eni67_486_686_rdcnt_o[10:0];

    // redist486_sync_in_aunroll_vunroll_x_in_c1_eni67_486_686_inputreg0(DELAY,3656)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist486_sync_in_aunroll_vunroll_x_in_c1_eni67_486_686_inputreg0_q <= in_c1_eni67_486;
        end
    end

    // redist486_sync_in_aunroll_vunroll_x_in_c1_eni67_486_686_wraddr(COUNTER,3659)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist486_sync_in_aunroll_vunroll_x_in_c1_eni67_486_686_wraddr_i <= $unsigned(redist486_sync_in_aunroll_vunroll_x_in_c1_eni67_486_686_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist486_sync_in_aunroll_vunroll_x_in_c1_eni67_486_686_wraddr_q = redist486_sync_in_aunroll_vunroll_x_in_c1_eni67_486_686_wraddr_i[9:0];

    // redist486_sync_in_aunroll_vunroll_x_in_c1_eni67_486_686_mem(DUALMEM,3658)
    assign redist486_sync_in_aunroll_vunroll_x_in_c1_eni67_486_686_mem_ia = redist486_sync_in_aunroll_vunroll_x_in_c1_eni67_486_686_inputreg0_q;
    assign redist486_sync_in_aunroll_vunroll_x_in_c1_eni67_486_686_mem_aa = redist486_sync_in_aunroll_vunroll_x_in_c1_eni67_486_686_wraddr_q;
    assign redist486_sync_in_aunroll_vunroll_x_in_c1_eni67_486_686_mem_ab = redist486_sync_in_aunroll_vunroll_x_in_c1_eni67_486_686_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist486_sync_in_aunroll_vunroll_x_in_c1_eni67_486_686_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist486_sync_in_aunroll_vunroll_x_in_c1_eni67_486_686_mem_aa),
        .data_a(redist486_sync_in_aunroll_vunroll_x_in_c1_eni67_486_686_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist486_sync_in_aunroll_vunroll_x_in_c1_eni67_486_686_mem_ab),
        .q_b(redist486_sync_in_aunroll_vunroll_x_in_c1_eni67_486_686_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist486_sync_in_aunroll_vunroll_x_in_c1_eni67_486_686_mem_q = redist486_sync_in_aunroll_vunroll_x_in_c1_eni67_486_686_mem_iq[31:0];

    // redist486_sync_in_aunroll_vunroll_x_in_c1_eni67_486_686_outputreg0(DELAY,3657)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist486_sync_in_aunroll_vunroll_x_in_c1_eni67_486_686_outputreg0_q <= redist486_sync_in_aunroll_vunroll_x_in_c1_eni67_486_686_mem_q;
        end
    end

    // redist229_sync_in_aunroll_vunroll_x_in_c1_eni67_230_686_rdcnt(ADD,2146)
    assign redist229_sync_in_aunroll_vunroll_x_in_c1_eni67_230_686_rdcnt_a = {1'b0, redist229_sync_in_aunroll_vunroll_x_in_c1_eni67_230_686_wraddr_q};
    assign redist229_sync_in_aunroll_vunroll_x_in_c1_eni67_230_686_rdcnt_b = {1'b0, redist229_sync_in_aunroll_vunroll_x_in_c1_eni67_230_686_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist229_sync_in_aunroll_vunroll_x_in_c1_eni67_230_686_rdcnt_o <= $unsigned(redist229_sync_in_aunroll_vunroll_x_in_c1_eni67_230_686_rdcnt_a) + $unsigned(redist229_sync_in_aunroll_vunroll_x_in_c1_eni67_230_686_rdcnt_b);
        end
    end
    assign redist229_sync_in_aunroll_vunroll_x_in_c1_eni67_230_686_rdcnt_q = redist229_sync_in_aunroll_vunroll_x_in_c1_eni67_230_686_rdcnt_o[10:0];

    // redist229_sync_in_aunroll_vunroll_x_in_c1_eni67_230_686_inputreg0(DELAY,2141)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist229_sync_in_aunroll_vunroll_x_in_c1_eni67_230_686_inputreg0_q <= in_c1_eni67_230;
        end
    end

    // redist229_sync_in_aunroll_vunroll_x_in_c1_eni67_230_686_wraddr(COUNTER,2144)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist229_sync_in_aunroll_vunroll_x_in_c1_eni67_230_686_wraddr_i <= $unsigned(redist229_sync_in_aunroll_vunroll_x_in_c1_eni67_230_686_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist229_sync_in_aunroll_vunroll_x_in_c1_eni67_230_686_wraddr_q = redist229_sync_in_aunroll_vunroll_x_in_c1_eni67_230_686_wraddr_i[9:0];

    // redist229_sync_in_aunroll_vunroll_x_in_c1_eni67_230_686_mem(DUALMEM,2143)
    assign redist229_sync_in_aunroll_vunroll_x_in_c1_eni67_230_686_mem_ia = redist229_sync_in_aunroll_vunroll_x_in_c1_eni67_230_686_inputreg0_q;
    assign redist229_sync_in_aunroll_vunroll_x_in_c1_eni67_230_686_mem_aa = redist229_sync_in_aunroll_vunroll_x_in_c1_eni67_230_686_wraddr_q;
    assign redist229_sync_in_aunroll_vunroll_x_in_c1_eni67_230_686_mem_ab = redist229_sync_in_aunroll_vunroll_x_in_c1_eni67_230_686_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist229_sync_in_aunroll_vunroll_x_in_c1_eni67_230_686_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist229_sync_in_aunroll_vunroll_x_in_c1_eni67_230_686_mem_aa),
        .data_a(redist229_sync_in_aunroll_vunroll_x_in_c1_eni67_230_686_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist229_sync_in_aunroll_vunroll_x_in_c1_eni67_230_686_mem_ab),
        .q_b(redist229_sync_in_aunroll_vunroll_x_in_c1_eni67_230_686_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist229_sync_in_aunroll_vunroll_x_in_c1_eni67_230_686_mem_q = redist229_sync_in_aunroll_vunroll_x_in_c1_eni67_230_686_mem_iq[31:0];

    // redist229_sync_in_aunroll_vunroll_x_in_c1_eni67_230_686_outputreg0(DELAY,2142)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist229_sync_in_aunroll_vunroll_x_in_c1_eni67_230_686_outputreg0_q <= redist229_sync_in_aunroll_vunroll_x_in_c1_eni67_230_686_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod683_cnn2421_dspb_native_dot_product_vunroll_x(BLACKBOX,121)@1777
    // in in_0@1778
    // in in_1@1778
    // in in_scalarProductPortChainin@1778
    // out out_primWireOut@1783
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000113Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod683_cnn2421_dspb_native_dot_product_vunroll_x (
        .in_0(redist229_sync_in_aunroll_vunroll_x_in_c1_eni67_230_686_outputreg0_q),
        .in_1(redist486_sync_in_aunroll_vunroll_x_in_c1_eni67_486_686_outputreg0_q),
        .in_2(redist228_sync_in_aunroll_vunroll_x_in_c1_eni67_229_685_outputreg0_q),
        .in_3(redist485_sync_in_aunroll_vunroll_x_in_c1_eni67_485_685_outputreg0_q),
        .in_scalarProductPortChainin(redist529_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod678_cnn2414_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod683_cnn2421_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist528_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod683_cnn2421_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,669)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist528_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod683_cnn2421_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod683_cnn2421_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist230_sync_in_aunroll_vunroll_x_in_c1_eni67_231_691_offset(CONSTANT,2151)
    assign redist230_sync_in_aunroll_vunroll_x_in_c1_eni67_231_691_offset_q = 10'b0101010010;

    // redist487_sync_in_aunroll_vunroll_x_in_c1_eni67_487_691_rdcnt(ADD,3667)
    assign redist487_sync_in_aunroll_vunroll_x_in_c1_eni67_487_691_rdcnt_a = {1'b0, redist487_sync_in_aunroll_vunroll_x_in_c1_eni67_487_691_wraddr_q};
    assign redist487_sync_in_aunroll_vunroll_x_in_c1_eni67_487_691_rdcnt_b = {1'b0, redist230_sync_in_aunroll_vunroll_x_in_c1_eni67_231_691_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist487_sync_in_aunroll_vunroll_x_in_c1_eni67_487_691_rdcnt_o <= $unsigned(redist487_sync_in_aunroll_vunroll_x_in_c1_eni67_487_691_rdcnt_a) + $unsigned(redist487_sync_in_aunroll_vunroll_x_in_c1_eni67_487_691_rdcnt_b);
        end
    end
    assign redist487_sync_in_aunroll_vunroll_x_in_c1_eni67_487_691_rdcnt_q = redist487_sync_in_aunroll_vunroll_x_in_c1_eni67_487_691_rdcnt_o[10:0];

    // redist487_sync_in_aunroll_vunroll_x_in_c1_eni67_487_691_inputreg0(DELAY,3662)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist487_sync_in_aunroll_vunroll_x_in_c1_eni67_487_691_inputreg0_q <= in_c1_eni67_487;
        end
    end

    // redist487_sync_in_aunroll_vunroll_x_in_c1_eni67_487_691_wraddr(COUNTER,3665)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist487_sync_in_aunroll_vunroll_x_in_c1_eni67_487_691_wraddr_i <= $unsigned(redist487_sync_in_aunroll_vunroll_x_in_c1_eni67_487_691_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist487_sync_in_aunroll_vunroll_x_in_c1_eni67_487_691_wraddr_q = redist487_sync_in_aunroll_vunroll_x_in_c1_eni67_487_691_wraddr_i[9:0];

    // redist487_sync_in_aunroll_vunroll_x_in_c1_eni67_487_691_mem(DUALMEM,3664)
    assign redist487_sync_in_aunroll_vunroll_x_in_c1_eni67_487_691_mem_ia = redist487_sync_in_aunroll_vunroll_x_in_c1_eni67_487_691_inputreg0_q;
    assign redist487_sync_in_aunroll_vunroll_x_in_c1_eni67_487_691_mem_aa = redist487_sync_in_aunroll_vunroll_x_in_c1_eni67_487_691_wraddr_q;
    assign redist487_sync_in_aunroll_vunroll_x_in_c1_eni67_487_691_mem_ab = redist487_sync_in_aunroll_vunroll_x_in_c1_eni67_487_691_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist487_sync_in_aunroll_vunroll_x_in_c1_eni67_487_691_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist487_sync_in_aunroll_vunroll_x_in_c1_eni67_487_691_mem_aa),
        .data_a(redist487_sync_in_aunroll_vunroll_x_in_c1_eni67_487_691_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist487_sync_in_aunroll_vunroll_x_in_c1_eni67_487_691_mem_ab),
        .q_b(redist487_sync_in_aunroll_vunroll_x_in_c1_eni67_487_691_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist487_sync_in_aunroll_vunroll_x_in_c1_eni67_487_691_mem_q = redist487_sync_in_aunroll_vunroll_x_in_c1_eni67_487_691_mem_iq[31:0];

    // redist487_sync_in_aunroll_vunroll_x_in_c1_eni67_487_691_outputreg0(DELAY,3663)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist487_sync_in_aunroll_vunroll_x_in_c1_eni67_487_691_outputreg0_q <= redist487_sync_in_aunroll_vunroll_x_in_c1_eni67_487_691_mem_q;
        end
    end

    // redist230_sync_in_aunroll_vunroll_x_in_c1_eni67_231_691_rdcnt(ADD,2152)
    assign redist230_sync_in_aunroll_vunroll_x_in_c1_eni67_231_691_rdcnt_a = {1'b0, redist230_sync_in_aunroll_vunroll_x_in_c1_eni67_231_691_wraddr_q};
    assign redist230_sync_in_aunroll_vunroll_x_in_c1_eni67_231_691_rdcnt_b = {1'b0, redist230_sync_in_aunroll_vunroll_x_in_c1_eni67_231_691_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist230_sync_in_aunroll_vunroll_x_in_c1_eni67_231_691_rdcnt_o <= $unsigned(redist230_sync_in_aunroll_vunroll_x_in_c1_eni67_231_691_rdcnt_a) + $unsigned(redist230_sync_in_aunroll_vunroll_x_in_c1_eni67_231_691_rdcnt_b);
        end
    end
    assign redist230_sync_in_aunroll_vunroll_x_in_c1_eni67_231_691_rdcnt_q = redist230_sync_in_aunroll_vunroll_x_in_c1_eni67_231_691_rdcnt_o[10:0];

    // redist230_sync_in_aunroll_vunroll_x_in_c1_eni67_231_691_inputreg0(DELAY,2147)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist230_sync_in_aunroll_vunroll_x_in_c1_eni67_231_691_inputreg0_q <= in_c1_eni67_231;
        end
    end

    // redist230_sync_in_aunroll_vunroll_x_in_c1_eni67_231_691_wraddr(COUNTER,2150)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist230_sync_in_aunroll_vunroll_x_in_c1_eni67_231_691_wraddr_i <= $unsigned(redist230_sync_in_aunroll_vunroll_x_in_c1_eni67_231_691_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist230_sync_in_aunroll_vunroll_x_in_c1_eni67_231_691_wraddr_q = redist230_sync_in_aunroll_vunroll_x_in_c1_eni67_231_691_wraddr_i[9:0];

    // redist230_sync_in_aunroll_vunroll_x_in_c1_eni67_231_691_mem(DUALMEM,2149)
    assign redist230_sync_in_aunroll_vunroll_x_in_c1_eni67_231_691_mem_ia = redist230_sync_in_aunroll_vunroll_x_in_c1_eni67_231_691_inputreg0_q;
    assign redist230_sync_in_aunroll_vunroll_x_in_c1_eni67_231_691_mem_aa = redist230_sync_in_aunroll_vunroll_x_in_c1_eni67_231_691_wraddr_q;
    assign redist230_sync_in_aunroll_vunroll_x_in_c1_eni67_231_691_mem_ab = redist230_sync_in_aunroll_vunroll_x_in_c1_eni67_231_691_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist230_sync_in_aunroll_vunroll_x_in_c1_eni67_231_691_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist230_sync_in_aunroll_vunroll_x_in_c1_eni67_231_691_mem_aa),
        .data_a(redist230_sync_in_aunroll_vunroll_x_in_c1_eni67_231_691_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist230_sync_in_aunroll_vunroll_x_in_c1_eni67_231_691_mem_ab),
        .q_b(redist230_sync_in_aunroll_vunroll_x_in_c1_eni67_231_691_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist230_sync_in_aunroll_vunroll_x_in_c1_eni67_231_691_mem_q = redist230_sync_in_aunroll_vunroll_x_in_c1_eni67_231_691_mem_iq[31:0];

    // redist230_sync_in_aunroll_vunroll_x_in_c1_eni67_231_691_outputreg0(DELAY,2148)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist230_sync_in_aunroll_vunroll_x_in_c1_eni67_231_691_outputreg0_q <= redist230_sync_in_aunroll_vunroll_x_in_c1_eni67_231_691_mem_q;
        end
    end

    // redist231_sync_in_aunroll_vunroll_x_in_c1_eni67_232_692_offset(CONSTANT,2157)
    assign redist231_sync_in_aunroll_vunroll_x_in_c1_eni67_232_692_offset_q = 10'b0101010001;

    // redist488_sync_in_aunroll_vunroll_x_in_c1_eni67_488_692_rdcnt(ADD,3673)
    assign redist488_sync_in_aunroll_vunroll_x_in_c1_eni67_488_692_rdcnt_a = {1'b0, redist488_sync_in_aunroll_vunroll_x_in_c1_eni67_488_692_wraddr_q};
    assign redist488_sync_in_aunroll_vunroll_x_in_c1_eni67_488_692_rdcnt_b = {1'b0, redist231_sync_in_aunroll_vunroll_x_in_c1_eni67_232_692_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist488_sync_in_aunroll_vunroll_x_in_c1_eni67_488_692_rdcnt_o <= $unsigned(redist488_sync_in_aunroll_vunroll_x_in_c1_eni67_488_692_rdcnt_a) + $unsigned(redist488_sync_in_aunroll_vunroll_x_in_c1_eni67_488_692_rdcnt_b);
        end
    end
    assign redist488_sync_in_aunroll_vunroll_x_in_c1_eni67_488_692_rdcnt_q = redist488_sync_in_aunroll_vunroll_x_in_c1_eni67_488_692_rdcnt_o[10:0];

    // redist488_sync_in_aunroll_vunroll_x_in_c1_eni67_488_692_inputreg0(DELAY,3668)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist488_sync_in_aunroll_vunroll_x_in_c1_eni67_488_692_inputreg0_q <= in_c1_eni67_488;
        end
    end

    // redist488_sync_in_aunroll_vunroll_x_in_c1_eni67_488_692_wraddr(COUNTER,3671)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist488_sync_in_aunroll_vunroll_x_in_c1_eni67_488_692_wraddr_i <= $unsigned(redist488_sync_in_aunroll_vunroll_x_in_c1_eni67_488_692_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist488_sync_in_aunroll_vunroll_x_in_c1_eni67_488_692_wraddr_q = redist488_sync_in_aunroll_vunroll_x_in_c1_eni67_488_692_wraddr_i[9:0];

    // redist488_sync_in_aunroll_vunroll_x_in_c1_eni67_488_692_mem(DUALMEM,3670)
    assign redist488_sync_in_aunroll_vunroll_x_in_c1_eni67_488_692_mem_ia = redist488_sync_in_aunroll_vunroll_x_in_c1_eni67_488_692_inputreg0_q;
    assign redist488_sync_in_aunroll_vunroll_x_in_c1_eni67_488_692_mem_aa = redist488_sync_in_aunroll_vunroll_x_in_c1_eni67_488_692_wraddr_q;
    assign redist488_sync_in_aunroll_vunroll_x_in_c1_eni67_488_692_mem_ab = redist488_sync_in_aunroll_vunroll_x_in_c1_eni67_488_692_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist488_sync_in_aunroll_vunroll_x_in_c1_eni67_488_692_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist488_sync_in_aunroll_vunroll_x_in_c1_eni67_488_692_mem_aa),
        .data_a(redist488_sync_in_aunroll_vunroll_x_in_c1_eni67_488_692_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist488_sync_in_aunroll_vunroll_x_in_c1_eni67_488_692_mem_ab),
        .q_b(redist488_sync_in_aunroll_vunroll_x_in_c1_eni67_488_692_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist488_sync_in_aunroll_vunroll_x_in_c1_eni67_488_692_mem_q = redist488_sync_in_aunroll_vunroll_x_in_c1_eni67_488_692_mem_iq[31:0];

    // redist488_sync_in_aunroll_vunroll_x_in_c1_eni67_488_692_outputreg0(DELAY,3669)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist488_sync_in_aunroll_vunroll_x_in_c1_eni67_488_692_outputreg0_q <= redist488_sync_in_aunroll_vunroll_x_in_c1_eni67_488_692_mem_q;
        end
    end

    // redist231_sync_in_aunroll_vunroll_x_in_c1_eni67_232_692_rdcnt(ADD,2158)
    assign redist231_sync_in_aunroll_vunroll_x_in_c1_eni67_232_692_rdcnt_a = {1'b0, redist231_sync_in_aunroll_vunroll_x_in_c1_eni67_232_692_wraddr_q};
    assign redist231_sync_in_aunroll_vunroll_x_in_c1_eni67_232_692_rdcnt_b = {1'b0, redist231_sync_in_aunroll_vunroll_x_in_c1_eni67_232_692_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist231_sync_in_aunroll_vunroll_x_in_c1_eni67_232_692_rdcnt_o <= $unsigned(redist231_sync_in_aunroll_vunroll_x_in_c1_eni67_232_692_rdcnt_a) + $unsigned(redist231_sync_in_aunroll_vunroll_x_in_c1_eni67_232_692_rdcnt_b);
        end
    end
    assign redist231_sync_in_aunroll_vunroll_x_in_c1_eni67_232_692_rdcnt_q = redist231_sync_in_aunroll_vunroll_x_in_c1_eni67_232_692_rdcnt_o[10:0];

    // redist231_sync_in_aunroll_vunroll_x_in_c1_eni67_232_692_inputreg0(DELAY,2153)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist231_sync_in_aunroll_vunroll_x_in_c1_eni67_232_692_inputreg0_q <= in_c1_eni67_232;
        end
    end

    // redist231_sync_in_aunroll_vunroll_x_in_c1_eni67_232_692_wraddr(COUNTER,2156)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist231_sync_in_aunroll_vunroll_x_in_c1_eni67_232_692_wraddr_i <= $unsigned(redist231_sync_in_aunroll_vunroll_x_in_c1_eni67_232_692_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist231_sync_in_aunroll_vunroll_x_in_c1_eni67_232_692_wraddr_q = redist231_sync_in_aunroll_vunroll_x_in_c1_eni67_232_692_wraddr_i[9:0];

    // redist231_sync_in_aunroll_vunroll_x_in_c1_eni67_232_692_mem(DUALMEM,2155)
    assign redist231_sync_in_aunroll_vunroll_x_in_c1_eni67_232_692_mem_ia = redist231_sync_in_aunroll_vunroll_x_in_c1_eni67_232_692_inputreg0_q;
    assign redist231_sync_in_aunroll_vunroll_x_in_c1_eni67_232_692_mem_aa = redist231_sync_in_aunroll_vunroll_x_in_c1_eni67_232_692_wraddr_q;
    assign redist231_sync_in_aunroll_vunroll_x_in_c1_eni67_232_692_mem_ab = redist231_sync_in_aunroll_vunroll_x_in_c1_eni67_232_692_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist231_sync_in_aunroll_vunroll_x_in_c1_eni67_232_692_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist231_sync_in_aunroll_vunroll_x_in_c1_eni67_232_692_mem_aa),
        .data_a(redist231_sync_in_aunroll_vunroll_x_in_c1_eni67_232_692_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist231_sync_in_aunroll_vunroll_x_in_c1_eni67_232_692_mem_ab),
        .q_b(redist231_sync_in_aunroll_vunroll_x_in_c1_eni67_232_692_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist231_sync_in_aunroll_vunroll_x_in_c1_eni67_232_692_mem_q = redist231_sync_in_aunroll_vunroll_x_in_c1_eni67_232_692_mem_iq[31:0];

    // redist231_sync_in_aunroll_vunroll_x_in_c1_eni67_232_692_outputreg0(DELAY,2154)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist231_sync_in_aunroll_vunroll_x_in_c1_eni67_232_692_outputreg0_q <= redist231_sync_in_aunroll_vunroll_x_in_c1_eni67_232_692_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod688_cnn2427_dspb_native_dot_product_vunroll_x(BLACKBOX,122)@1783
    // in in_0@1784
    // in in_1@1784
    // in in_scalarProductPortChainin@1784
    // out out_primWireOut@1789
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000114Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod688_cnn2427_dspb_native_dot_product_vunroll_x (
        .in_0(redist231_sync_in_aunroll_vunroll_x_in_c1_eni67_232_692_outputreg0_q),
        .in_1(redist488_sync_in_aunroll_vunroll_x_in_c1_eni67_488_692_outputreg0_q),
        .in_2(redist230_sync_in_aunroll_vunroll_x_in_c1_eni67_231_691_outputreg0_q),
        .in_3(redist487_sync_in_aunroll_vunroll_x_in_c1_eni67_487_691_outputreg0_q),
        .in_scalarProductPortChainin(redist528_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod683_cnn2421_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod688_cnn2427_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist527_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod688_cnn2427_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,668)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist527_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod688_cnn2427_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod688_cnn2427_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist232_sync_in_aunroll_vunroll_x_in_c1_eni67_233_697_offset(CONSTANT,2163)
    assign redist232_sync_in_aunroll_vunroll_x_in_c1_eni67_233_697_offset_q = 10'b0101001100;

    // redist489_sync_in_aunroll_vunroll_x_in_c1_eni67_489_697_rdcnt(ADD,3679)
    assign redist489_sync_in_aunroll_vunroll_x_in_c1_eni67_489_697_rdcnt_a = {1'b0, redist489_sync_in_aunroll_vunroll_x_in_c1_eni67_489_697_wraddr_q};
    assign redist489_sync_in_aunroll_vunroll_x_in_c1_eni67_489_697_rdcnt_b = {1'b0, redist232_sync_in_aunroll_vunroll_x_in_c1_eni67_233_697_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist489_sync_in_aunroll_vunroll_x_in_c1_eni67_489_697_rdcnt_o <= $unsigned(redist489_sync_in_aunroll_vunroll_x_in_c1_eni67_489_697_rdcnt_a) + $unsigned(redist489_sync_in_aunroll_vunroll_x_in_c1_eni67_489_697_rdcnt_b);
        end
    end
    assign redist489_sync_in_aunroll_vunroll_x_in_c1_eni67_489_697_rdcnt_q = redist489_sync_in_aunroll_vunroll_x_in_c1_eni67_489_697_rdcnt_o[10:0];

    // redist489_sync_in_aunroll_vunroll_x_in_c1_eni67_489_697_inputreg0(DELAY,3674)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist489_sync_in_aunroll_vunroll_x_in_c1_eni67_489_697_inputreg0_q <= in_c1_eni67_489;
        end
    end

    // redist489_sync_in_aunroll_vunroll_x_in_c1_eni67_489_697_wraddr(COUNTER,3677)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist489_sync_in_aunroll_vunroll_x_in_c1_eni67_489_697_wraddr_i <= $unsigned(redist489_sync_in_aunroll_vunroll_x_in_c1_eni67_489_697_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist489_sync_in_aunroll_vunroll_x_in_c1_eni67_489_697_wraddr_q = redist489_sync_in_aunroll_vunroll_x_in_c1_eni67_489_697_wraddr_i[9:0];

    // redist489_sync_in_aunroll_vunroll_x_in_c1_eni67_489_697_mem(DUALMEM,3676)
    assign redist489_sync_in_aunroll_vunroll_x_in_c1_eni67_489_697_mem_ia = redist489_sync_in_aunroll_vunroll_x_in_c1_eni67_489_697_inputreg0_q;
    assign redist489_sync_in_aunroll_vunroll_x_in_c1_eni67_489_697_mem_aa = redist489_sync_in_aunroll_vunroll_x_in_c1_eni67_489_697_wraddr_q;
    assign redist489_sync_in_aunroll_vunroll_x_in_c1_eni67_489_697_mem_ab = redist489_sync_in_aunroll_vunroll_x_in_c1_eni67_489_697_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist489_sync_in_aunroll_vunroll_x_in_c1_eni67_489_697_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist489_sync_in_aunroll_vunroll_x_in_c1_eni67_489_697_mem_aa),
        .data_a(redist489_sync_in_aunroll_vunroll_x_in_c1_eni67_489_697_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist489_sync_in_aunroll_vunroll_x_in_c1_eni67_489_697_mem_ab),
        .q_b(redist489_sync_in_aunroll_vunroll_x_in_c1_eni67_489_697_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist489_sync_in_aunroll_vunroll_x_in_c1_eni67_489_697_mem_q = redist489_sync_in_aunroll_vunroll_x_in_c1_eni67_489_697_mem_iq[31:0];

    // redist489_sync_in_aunroll_vunroll_x_in_c1_eni67_489_697_outputreg0(DELAY,3675)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist489_sync_in_aunroll_vunroll_x_in_c1_eni67_489_697_outputreg0_q <= redist489_sync_in_aunroll_vunroll_x_in_c1_eni67_489_697_mem_q;
        end
    end

    // redist232_sync_in_aunroll_vunroll_x_in_c1_eni67_233_697_rdcnt(ADD,2164)
    assign redist232_sync_in_aunroll_vunroll_x_in_c1_eni67_233_697_rdcnt_a = {1'b0, redist232_sync_in_aunroll_vunroll_x_in_c1_eni67_233_697_wraddr_q};
    assign redist232_sync_in_aunroll_vunroll_x_in_c1_eni67_233_697_rdcnt_b = {1'b0, redist232_sync_in_aunroll_vunroll_x_in_c1_eni67_233_697_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist232_sync_in_aunroll_vunroll_x_in_c1_eni67_233_697_rdcnt_o <= $unsigned(redist232_sync_in_aunroll_vunroll_x_in_c1_eni67_233_697_rdcnt_a) + $unsigned(redist232_sync_in_aunroll_vunroll_x_in_c1_eni67_233_697_rdcnt_b);
        end
    end
    assign redist232_sync_in_aunroll_vunroll_x_in_c1_eni67_233_697_rdcnt_q = redist232_sync_in_aunroll_vunroll_x_in_c1_eni67_233_697_rdcnt_o[10:0];

    // redist232_sync_in_aunroll_vunroll_x_in_c1_eni67_233_697_inputreg0(DELAY,2159)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist232_sync_in_aunroll_vunroll_x_in_c1_eni67_233_697_inputreg0_q <= in_c1_eni67_233;
        end
    end

    // redist232_sync_in_aunroll_vunroll_x_in_c1_eni67_233_697_wraddr(COUNTER,2162)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist232_sync_in_aunroll_vunroll_x_in_c1_eni67_233_697_wraddr_i <= $unsigned(redist232_sync_in_aunroll_vunroll_x_in_c1_eni67_233_697_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist232_sync_in_aunroll_vunroll_x_in_c1_eni67_233_697_wraddr_q = redist232_sync_in_aunroll_vunroll_x_in_c1_eni67_233_697_wraddr_i[9:0];

    // redist232_sync_in_aunroll_vunroll_x_in_c1_eni67_233_697_mem(DUALMEM,2161)
    assign redist232_sync_in_aunroll_vunroll_x_in_c1_eni67_233_697_mem_ia = redist232_sync_in_aunroll_vunroll_x_in_c1_eni67_233_697_inputreg0_q;
    assign redist232_sync_in_aunroll_vunroll_x_in_c1_eni67_233_697_mem_aa = redist232_sync_in_aunroll_vunroll_x_in_c1_eni67_233_697_wraddr_q;
    assign redist232_sync_in_aunroll_vunroll_x_in_c1_eni67_233_697_mem_ab = redist232_sync_in_aunroll_vunroll_x_in_c1_eni67_233_697_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist232_sync_in_aunroll_vunroll_x_in_c1_eni67_233_697_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist232_sync_in_aunroll_vunroll_x_in_c1_eni67_233_697_mem_aa),
        .data_a(redist232_sync_in_aunroll_vunroll_x_in_c1_eni67_233_697_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist232_sync_in_aunroll_vunroll_x_in_c1_eni67_233_697_mem_ab),
        .q_b(redist232_sync_in_aunroll_vunroll_x_in_c1_eni67_233_697_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist232_sync_in_aunroll_vunroll_x_in_c1_eni67_233_697_mem_q = redist232_sync_in_aunroll_vunroll_x_in_c1_eni67_233_697_mem_iq[31:0];

    // redist232_sync_in_aunroll_vunroll_x_in_c1_eni67_233_697_outputreg0(DELAY,2160)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist232_sync_in_aunroll_vunroll_x_in_c1_eni67_233_697_outputreg0_q <= redist232_sync_in_aunroll_vunroll_x_in_c1_eni67_233_697_mem_q;
        end
    end

    // redist233_sync_in_aunroll_vunroll_x_in_c1_eni67_234_698_offset(CONSTANT,2169)
    assign redist233_sync_in_aunroll_vunroll_x_in_c1_eni67_234_698_offset_q = 10'b0101001011;

    // redist490_sync_in_aunroll_vunroll_x_in_c1_eni67_490_698_rdcnt(ADD,3685)
    assign redist490_sync_in_aunroll_vunroll_x_in_c1_eni67_490_698_rdcnt_a = {1'b0, redist490_sync_in_aunroll_vunroll_x_in_c1_eni67_490_698_wraddr_q};
    assign redist490_sync_in_aunroll_vunroll_x_in_c1_eni67_490_698_rdcnt_b = {1'b0, redist233_sync_in_aunroll_vunroll_x_in_c1_eni67_234_698_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist490_sync_in_aunroll_vunroll_x_in_c1_eni67_490_698_rdcnt_o <= $unsigned(redist490_sync_in_aunroll_vunroll_x_in_c1_eni67_490_698_rdcnt_a) + $unsigned(redist490_sync_in_aunroll_vunroll_x_in_c1_eni67_490_698_rdcnt_b);
        end
    end
    assign redist490_sync_in_aunroll_vunroll_x_in_c1_eni67_490_698_rdcnt_q = redist490_sync_in_aunroll_vunroll_x_in_c1_eni67_490_698_rdcnt_o[10:0];

    // redist490_sync_in_aunroll_vunroll_x_in_c1_eni67_490_698_inputreg0(DELAY,3680)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist490_sync_in_aunroll_vunroll_x_in_c1_eni67_490_698_inputreg0_q <= in_c1_eni67_490;
        end
    end

    // redist490_sync_in_aunroll_vunroll_x_in_c1_eni67_490_698_wraddr(COUNTER,3683)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist490_sync_in_aunroll_vunroll_x_in_c1_eni67_490_698_wraddr_i <= $unsigned(redist490_sync_in_aunroll_vunroll_x_in_c1_eni67_490_698_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist490_sync_in_aunroll_vunroll_x_in_c1_eni67_490_698_wraddr_q = redist490_sync_in_aunroll_vunroll_x_in_c1_eni67_490_698_wraddr_i[9:0];

    // redist490_sync_in_aunroll_vunroll_x_in_c1_eni67_490_698_mem(DUALMEM,3682)
    assign redist490_sync_in_aunroll_vunroll_x_in_c1_eni67_490_698_mem_ia = redist490_sync_in_aunroll_vunroll_x_in_c1_eni67_490_698_inputreg0_q;
    assign redist490_sync_in_aunroll_vunroll_x_in_c1_eni67_490_698_mem_aa = redist490_sync_in_aunroll_vunroll_x_in_c1_eni67_490_698_wraddr_q;
    assign redist490_sync_in_aunroll_vunroll_x_in_c1_eni67_490_698_mem_ab = redist490_sync_in_aunroll_vunroll_x_in_c1_eni67_490_698_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist490_sync_in_aunroll_vunroll_x_in_c1_eni67_490_698_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist490_sync_in_aunroll_vunroll_x_in_c1_eni67_490_698_mem_aa),
        .data_a(redist490_sync_in_aunroll_vunroll_x_in_c1_eni67_490_698_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist490_sync_in_aunroll_vunroll_x_in_c1_eni67_490_698_mem_ab),
        .q_b(redist490_sync_in_aunroll_vunroll_x_in_c1_eni67_490_698_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist490_sync_in_aunroll_vunroll_x_in_c1_eni67_490_698_mem_q = redist490_sync_in_aunroll_vunroll_x_in_c1_eni67_490_698_mem_iq[31:0];

    // redist490_sync_in_aunroll_vunroll_x_in_c1_eni67_490_698_outputreg0(DELAY,3681)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist490_sync_in_aunroll_vunroll_x_in_c1_eni67_490_698_outputreg0_q <= redist490_sync_in_aunroll_vunroll_x_in_c1_eni67_490_698_mem_q;
        end
    end

    // redist233_sync_in_aunroll_vunroll_x_in_c1_eni67_234_698_rdcnt(ADD,2170)
    assign redist233_sync_in_aunroll_vunroll_x_in_c1_eni67_234_698_rdcnt_a = {1'b0, redist233_sync_in_aunroll_vunroll_x_in_c1_eni67_234_698_wraddr_q};
    assign redist233_sync_in_aunroll_vunroll_x_in_c1_eni67_234_698_rdcnt_b = {1'b0, redist233_sync_in_aunroll_vunroll_x_in_c1_eni67_234_698_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist233_sync_in_aunroll_vunroll_x_in_c1_eni67_234_698_rdcnt_o <= $unsigned(redist233_sync_in_aunroll_vunroll_x_in_c1_eni67_234_698_rdcnt_a) + $unsigned(redist233_sync_in_aunroll_vunroll_x_in_c1_eni67_234_698_rdcnt_b);
        end
    end
    assign redist233_sync_in_aunroll_vunroll_x_in_c1_eni67_234_698_rdcnt_q = redist233_sync_in_aunroll_vunroll_x_in_c1_eni67_234_698_rdcnt_o[10:0];

    // redist233_sync_in_aunroll_vunroll_x_in_c1_eni67_234_698_inputreg0(DELAY,2165)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist233_sync_in_aunroll_vunroll_x_in_c1_eni67_234_698_inputreg0_q <= in_c1_eni67_234;
        end
    end

    // redist233_sync_in_aunroll_vunroll_x_in_c1_eni67_234_698_wraddr(COUNTER,2168)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist233_sync_in_aunroll_vunroll_x_in_c1_eni67_234_698_wraddr_i <= $unsigned(redist233_sync_in_aunroll_vunroll_x_in_c1_eni67_234_698_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist233_sync_in_aunroll_vunroll_x_in_c1_eni67_234_698_wraddr_q = redist233_sync_in_aunroll_vunroll_x_in_c1_eni67_234_698_wraddr_i[9:0];

    // redist233_sync_in_aunroll_vunroll_x_in_c1_eni67_234_698_mem(DUALMEM,2167)
    assign redist233_sync_in_aunroll_vunroll_x_in_c1_eni67_234_698_mem_ia = redist233_sync_in_aunroll_vunroll_x_in_c1_eni67_234_698_inputreg0_q;
    assign redist233_sync_in_aunroll_vunroll_x_in_c1_eni67_234_698_mem_aa = redist233_sync_in_aunroll_vunroll_x_in_c1_eni67_234_698_wraddr_q;
    assign redist233_sync_in_aunroll_vunroll_x_in_c1_eni67_234_698_mem_ab = redist233_sync_in_aunroll_vunroll_x_in_c1_eni67_234_698_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist233_sync_in_aunroll_vunroll_x_in_c1_eni67_234_698_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist233_sync_in_aunroll_vunroll_x_in_c1_eni67_234_698_mem_aa),
        .data_a(redist233_sync_in_aunroll_vunroll_x_in_c1_eni67_234_698_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist233_sync_in_aunroll_vunroll_x_in_c1_eni67_234_698_mem_ab),
        .q_b(redist233_sync_in_aunroll_vunroll_x_in_c1_eni67_234_698_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist233_sync_in_aunroll_vunroll_x_in_c1_eni67_234_698_mem_q = redist233_sync_in_aunroll_vunroll_x_in_c1_eni67_234_698_mem_iq[31:0];

    // redist233_sync_in_aunroll_vunroll_x_in_c1_eni67_234_698_outputreg0(DELAY,2166)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist233_sync_in_aunroll_vunroll_x_in_c1_eni67_234_698_outputreg0_q <= redist233_sync_in_aunroll_vunroll_x_in_c1_eni67_234_698_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod693_cnn2434_dspb_native_dot_product_vunroll_x(BLACKBOX,123)@1789
    // in in_0@1790
    // in in_1@1790
    // in in_scalarProductPortChainin@1790
    // out out_primWireOut@1795
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000115Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod693_cnn2434_dspb_native_dot_product_vunroll_x (
        .in_0(redist233_sync_in_aunroll_vunroll_x_in_c1_eni67_234_698_outputreg0_q),
        .in_1(redist490_sync_in_aunroll_vunroll_x_in_c1_eni67_490_698_outputreg0_q),
        .in_2(redist232_sync_in_aunroll_vunroll_x_in_c1_eni67_233_697_outputreg0_q),
        .in_3(redist489_sync_in_aunroll_vunroll_x_in_c1_eni67_489_697_outputreg0_q),
        .in_scalarProductPortChainin(redist527_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod688_cnn2427_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod693_cnn2434_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist526_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod693_cnn2434_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,667)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist526_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod693_cnn2434_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod693_cnn2434_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist234_sync_in_aunroll_vunroll_x_in_c1_eni67_235_703_offset(CONSTANT,2175)
    assign redist234_sync_in_aunroll_vunroll_x_in_c1_eni67_235_703_offset_q = 10'b0101000110;

    // redist491_sync_in_aunroll_vunroll_x_in_c1_eni67_491_703_rdcnt(ADD,3691)
    assign redist491_sync_in_aunroll_vunroll_x_in_c1_eni67_491_703_rdcnt_a = {1'b0, redist491_sync_in_aunroll_vunroll_x_in_c1_eni67_491_703_wraddr_q};
    assign redist491_sync_in_aunroll_vunroll_x_in_c1_eni67_491_703_rdcnt_b = {1'b0, redist234_sync_in_aunroll_vunroll_x_in_c1_eni67_235_703_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist491_sync_in_aunroll_vunroll_x_in_c1_eni67_491_703_rdcnt_o <= $unsigned(redist491_sync_in_aunroll_vunroll_x_in_c1_eni67_491_703_rdcnt_a) + $unsigned(redist491_sync_in_aunroll_vunroll_x_in_c1_eni67_491_703_rdcnt_b);
        end
    end
    assign redist491_sync_in_aunroll_vunroll_x_in_c1_eni67_491_703_rdcnt_q = redist491_sync_in_aunroll_vunroll_x_in_c1_eni67_491_703_rdcnt_o[10:0];

    // redist491_sync_in_aunroll_vunroll_x_in_c1_eni67_491_703_inputreg0(DELAY,3686)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist491_sync_in_aunroll_vunroll_x_in_c1_eni67_491_703_inputreg0_q <= in_c1_eni67_491;
        end
    end

    // redist491_sync_in_aunroll_vunroll_x_in_c1_eni67_491_703_wraddr(COUNTER,3689)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist491_sync_in_aunroll_vunroll_x_in_c1_eni67_491_703_wraddr_i <= $unsigned(redist491_sync_in_aunroll_vunroll_x_in_c1_eni67_491_703_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist491_sync_in_aunroll_vunroll_x_in_c1_eni67_491_703_wraddr_q = redist491_sync_in_aunroll_vunroll_x_in_c1_eni67_491_703_wraddr_i[9:0];

    // redist491_sync_in_aunroll_vunroll_x_in_c1_eni67_491_703_mem(DUALMEM,3688)
    assign redist491_sync_in_aunroll_vunroll_x_in_c1_eni67_491_703_mem_ia = redist491_sync_in_aunroll_vunroll_x_in_c1_eni67_491_703_inputreg0_q;
    assign redist491_sync_in_aunroll_vunroll_x_in_c1_eni67_491_703_mem_aa = redist491_sync_in_aunroll_vunroll_x_in_c1_eni67_491_703_wraddr_q;
    assign redist491_sync_in_aunroll_vunroll_x_in_c1_eni67_491_703_mem_ab = redist491_sync_in_aunroll_vunroll_x_in_c1_eni67_491_703_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist491_sync_in_aunroll_vunroll_x_in_c1_eni67_491_703_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist491_sync_in_aunroll_vunroll_x_in_c1_eni67_491_703_mem_aa),
        .data_a(redist491_sync_in_aunroll_vunroll_x_in_c1_eni67_491_703_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist491_sync_in_aunroll_vunroll_x_in_c1_eni67_491_703_mem_ab),
        .q_b(redist491_sync_in_aunroll_vunroll_x_in_c1_eni67_491_703_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist491_sync_in_aunroll_vunroll_x_in_c1_eni67_491_703_mem_q = redist491_sync_in_aunroll_vunroll_x_in_c1_eni67_491_703_mem_iq[31:0];

    // redist491_sync_in_aunroll_vunroll_x_in_c1_eni67_491_703_outputreg0(DELAY,3687)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist491_sync_in_aunroll_vunroll_x_in_c1_eni67_491_703_outputreg0_q <= redist491_sync_in_aunroll_vunroll_x_in_c1_eni67_491_703_mem_q;
        end
    end

    // redist234_sync_in_aunroll_vunroll_x_in_c1_eni67_235_703_rdcnt(ADD,2176)
    assign redist234_sync_in_aunroll_vunroll_x_in_c1_eni67_235_703_rdcnt_a = {1'b0, redist234_sync_in_aunroll_vunroll_x_in_c1_eni67_235_703_wraddr_q};
    assign redist234_sync_in_aunroll_vunroll_x_in_c1_eni67_235_703_rdcnt_b = {1'b0, redist234_sync_in_aunroll_vunroll_x_in_c1_eni67_235_703_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist234_sync_in_aunroll_vunroll_x_in_c1_eni67_235_703_rdcnt_o <= $unsigned(redist234_sync_in_aunroll_vunroll_x_in_c1_eni67_235_703_rdcnt_a) + $unsigned(redist234_sync_in_aunroll_vunroll_x_in_c1_eni67_235_703_rdcnt_b);
        end
    end
    assign redist234_sync_in_aunroll_vunroll_x_in_c1_eni67_235_703_rdcnt_q = redist234_sync_in_aunroll_vunroll_x_in_c1_eni67_235_703_rdcnt_o[10:0];

    // redist234_sync_in_aunroll_vunroll_x_in_c1_eni67_235_703_inputreg0(DELAY,2171)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist234_sync_in_aunroll_vunroll_x_in_c1_eni67_235_703_inputreg0_q <= in_c1_eni67_235;
        end
    end

    // redist234_sync_in_aunroll_vunroll_x_in_c1_eni67_235_703_wraddr(COUNTER,2174)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist234_sync_in_aunroll_vunroll_x_in_c1_eni67_235_703_wraddr_i <= $unsigned(redist234_sync_in_aunroll_vunroll_x_in_c1_eni67_235_703_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist234_sync_in_aunroll_vunroll_x_in_c1_eni67_235_703_wraddr_q = redist234_sync_in_aunroll_vunroll_x_in_c1_eni67_235_703_wraddr_i[9:0];

    // redist234_sync_in_aunroll_vunroll_x_in_c1_eni67_235_703_mem(DUALMEM,2173)
    assign redist234_sync_in_aunroll_vunroll_x_in_c1_eni67_235_703_mem_ia = redist234_sync_in_aunroll_vunroll_x_in_c1_eni67_235_703_inputreg0_q;
    assign redist234_sync_in_aunroll_vunroll_x_in_c1_eni67_235_703_mem_aa = redist234_sync_in_aunroll_vunroll_x_in_c1_eni67_235_703_wraddr_q;
    assign redist234_sync_in_aunroll_vunroll_x_in_c1_eni67_235_703_mem_ab = redist234_sync_in_aunroll_vunroll_x_in_c1_eni67_235_703_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist234_sync_in_aunroll_vunroll_x_in_c1_eni67_235_703_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist234_sync_in_aunroll_vunroll_x_in_c1_eni67_235_703_mem_aa),
        .data_a(redist234_sync_in_aunroll_vunroll_x_in_c1_eni67_235_703_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist234_sync_in_aunroll_vunroll_x_in_c1_eni67_235_703_mem_ab),
        .q_b(redist234_sync_in_aunroll_vunroll_x_in_c1_eni67_235_703_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist234_sync_in_aunroll_vunroll_x_in_c1_eni67_235_703_mem_q = redist234_sync_in_aunroll_vunroll_x_in_c1_eni67_235_703_mem_iq[31:0];

    // redist234_sync_in_aunroll_vunroll_x_in_c1_eni67_235_703_outputreg0(DELAY,2172)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist234_sync_in_aunroll_vunroll_x_in_c1_eni67_235_703_outputreg0_q <= redist234_sync_in_aunroll_vunroll_x_in_c1_eni67_235_703_mem_q;
        end
    end

    // redist235_sync_in_aunroll_vunroll_x_in_c1_eni67_236_704_offset(CONSTANT,2181)
    assign redist235_sync_in_aunroll_vunroll_x_in_c1_eni67_236_704_offset_q = 10'b0101000101;

    // redist492_sync_in_aunroll_vunroll_x_in_c1_eni67_492_704_rdcnt(ADD,3697)
    assign redist492_sync_in_aunroll_vunroll_x_in_c1_eni67_492_704_rdcnt_a = {1'b0, redist492_sync_in_aunroll_vunroll_x_in_c1_eni67_492_704_wraddr_q};
    assign redist492_sync_in_aunroll_vunroll_x_in_c1_eni67_492_704_rdcnt_b = {1'b0, redist235_sync_in_aunroll_vunroll_x_in_c1_eni67_236_704_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist492_sync_in_aunroll_vunroll_x_in_c1_eni67_492_704_rdcnt_o <= $unsigned(redist492_sync_in_aunroll_vunroll_x_in_c1_eni67_492_704_rdcnt_a) + $unsigned(redist492_sync_in_aunroll_vunroll_x_in_c1_eni67_492_704_rdcnt_b);
        end
    end
    assign redist492_sync_in_aunroll_vunroll_x_in_c1_eni67_492_704_rdcnt_q = redist492_sync_in_aunroll_vunroll_x_in_c1_eni67_492_704_rdcnt_o[10:0];

    // redist492_sync_in_aunroll_vunroll_x_in_c1_eni67_492_704_inputreg0(DELAY,3692)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist492_sync_in_aunroll_vunroll_x_in_c1_eni67_492_704_inputreg0_q <= in_c1_eni67_492;
        end
    end

    // redist492_sync_in_aunroll_vunroll_x_in_c1_eni67_492_704_wraddr(COUNTER,3695)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist492_sync_in_aunroll_vunroll_x_in_c1_eni67_492_704_wraddr_i <= $unsigned(redist492_sync_in_aunroll_vunroll_x_in_c1_eni67_492_704_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist492_sync_in_aunroll_vunroll_x_in_c1_eni67_492_704_wraddr_q = redist492_sync_in_aunroll_vunroll_x_in_c1_eni67_492_704_wraddr_i[9:0];

    // redist492_sync_in_aunroll_vunroll_x_in_c1_eni67_492_704_mem(DUALMEM,3694)
    assign redist492_sync_in_aunroll_vunroll_x_in_c1_eni67_492_704_mem_ia = redist492_sync_in_aunroll_vunroll_x_in_c1_eni67_492_704_inputreg0_q;
    assign redist492_sync_in_aunroll_vunroll_x_in_c1_eni67_492_704_mem_aa = redist492_sync_in_aunroll_vunroll_x_in_c1_eni67_492_704_wraddr_q;
    assign redist492_sync_in_aunroll_vunroll_x_in_c1_eni67_492_704_mem_ab = redist492_sync_in_aunroll_vunroll_x_in_c1_eni67_492_704_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist492_sync_in_aunroll_vunroll_x_in_c1_eni67_492_704_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist492_sync_in_aunroll_vunroll_x_in_c1_eni67_492_704_mem_aa),
        .data_a(redist492_sync_in_aunroll_vunroll_x_in_c1_eni67_492_704_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist492_sync_in_aunroll_vunroll_x_in_c1_eni67_492_704_mem_ab),
        .q_b(redist492_sync_in_aunroll_vunroll_x_in_c1_eni67_492_704_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist492_sync_in_aunroll_vunroll_x_in_c1_eni67_492_704_mem_q = redist492_sync_in_aunroll_vunroll_x_in_c1_eni67_492_704_mem_iq[31:0];

    // redist492_sync_in_aunroll_vunroll_x_in_c1_eni67_492_704_outputreg0(DELAY,3693)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist492_sync_in_aunroll_vunroll_x_in_c1_eni67_492_704_outputreg0_q <= redist492_sync_in_aunroll_vunroll_x_in_c1_eni67_492_704_mem_q;
        end
    end

    // redist235_sync_in_aunroll_vunroll_x_in_c1_eni67_236_704_rdcnt(ADD,2182)
    assign redist235_sync_in_aunroll_vunroll_x_in_c1_eni67_236_704_rdcnt_a = {1'b0, redist235_sync_in_aunroll_vunroll_x_in_c1_eni67_236_704_wraddr_q};
    assign redist235_sync_in_aunroll_vunroll_x_in_c1_eni67_236_704_rdcnt_b = {1'b0, redist235_sync_in_aunroll_vunroll_x_in_c1_eni67_236_704_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist235_sync_in_aunroll_vunroll_x_in_c1_eni67_236_704_rdcnt_o <= $unsigned(redist235_sync_in_aunroll_vunroll_x_in_c1_eni67_236_704_rdcnt_a) + $unsigned(redist235_sync_in_aunroll_vunroll_x_in_c1_eni67_236_704_rdcnt_b);
        end
    end
    assign redist235_sync_in_aunroll_vunroll_x_in_c1_eni67_236_704_rdcnt_q = redist235_sync_in_aunroll_vunroll_x_in_c1_eni67_236_704_rdcnt_o[10:0];

    // redist235_sync_in_aunroll_vunroll_x_in_c1_eni67_236_704_inputreg0(DELAY,2177)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist235_sync_in_aunroll_vunroll_x_in_c1_eni67_236_704_inputreg0_q <= in_c1_eni67_236;
        end
    end

    // redist235_sync_in_aunroll_vunroll_x_in_c1_eni67_236_704_wraddr(COUNTER,2180)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist235_sync_in_aunroll_vunroll_x_in_c1_eni67_236_704_wraddr_i <= $unsigned(redist235_sync_in_aunroll_vunroll_x_in_c1_eni67_236_704_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist235_sync_in_aunroll_vunroll_x_in_c1_eni67_236_704_wraddr_q = redist235_sync_in_aunroll_vunroll_x_in_c1_eni67_236_704_wraddr_i[9:0];

    // redist235_sync_in_aunroll_vunroll_x_in_c1_eni67_236_704_mem(DUALMEM,2179)
    assign redist235_sync_in_aunroll_vunroll_x_in_c1_eni67_236_704_mem_ia = redist235_sync_in_aunroll_vunroll_x_in_c1_eni67_236_704_inputreg0_q;
    assign redist235_sync_in_aunroll_vunroll_x_in_c1_eni67_236_704_mem_aa = redist235_sync_in_aunroll_vunroll_x_in_c1_eni67_236_704_wraddr_q;
    assign redist235_sync_in_aunroll_vunroll_x_in_c1_eni67_236_704_mem_ab = redist235_sync_in_aunroll_vunroll_x_in_c1_eni67_236_704_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist235_sync_in_aunroll_vunroll_x_in_c1_eni67_236_704_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist235_sync_in_aunroll_vunroll_x_in_c1_eni67_236_704_mem_aa),
        .data_a(redist235_sync_in_aunroll_vunroll_x_in_c1_eni67_236_704_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist235_sync_in_aunroll_vunroll_x_in_c1_eni67_236_704_mem_ab),
        .q_b(redist235_sync_in_aunroll_vunroll_x_in_c1_eni67_236_704_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist235_sync_in_aunroll_vunroll_x_in_c1_eni67_236_704_mem_q = redist235_sync_in_aunroll_vunroll_x_in_c1_eni67_236_704_mem_iq[31:0];

    // redist235_sync_in_aunroll_vunroll_x_in_c1_eni67_236_704_outputreg0(DELAY,2178)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist235_sync_in_aunroll_vunroll_x_in_c1_eni67_236_704_outputreg0_q <= redist235_sync_in_aunroll_vunroll_x_in_c1_eni67_236_704_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod698_cnn2440_dspb_native_dot_product_vunroll_x(BLACKBOX,124)@1795
    // in in_0@1796
    // in in_1@1796
    // in in_scalarProductPortChainin@1796
    // out out_primWireOut@1801
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000116Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod698_cnn2440_dspb_native_dot_product_vunroll_x (
        .in_0(redist235_sync_in_aunroll_vunroll_x_in_c1_eni67_236_704_outputreg0_q),
        .in_1(redist492_sync_in_aunroll_vunroll_x_in_c1_eni67_492_704_outputreg0_q),
        .in_2(redist234_sync_in_aunroll_vunroll_x_in_c1_eni67_235_703_outputreg0_q),
        .in_3(redist491_sync_in_aunroll_vunroll_x_in_c1_eni67_491_703_outputreg0_q),
        .in_scalarProductPortChainin(redist526_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod693_cnn2434_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod698_cnn2440_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist525_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod698_cnn2440_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,666)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist525_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod698_cnn2440_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod698_cnn2440_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist236_sync_in_aunroll_vunroll_x_in_c1_eni67_237_709_offset(CONSTANT,2187)
    assign redist236_sync_in_aunroll_vunroll_x_in_c1_eni67_237_709_offset_q = 10'b0101000000;

    // redist493_sync_in_aunroll_vunroll_x_in_c1_eni67_493_709_rdcnt(ADD,3703)
    assign redist493_sync_in_aunroll_vunroll_x_in_c1_eni67_493_709_rdcnt_a = {1'b0, redist493_sync_in_aunroll_vunroll_x_in_c1_eni67_493_709_wraddr_q};
    assign redist493_sync_in_aunroll_vunroll_x_in_c1_eni67_493_709_rdcnt_b = {1'b0, redist236_sync_in_aunroll_vunroll_x_in_c1_eni67_237_709_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist493_sync_in_aunroll_vunroll_x_in_c1_eni67_493_709_rdcnt_o <= $unsigned(redist493_sync_in_aunroll_vunroll_x_in_c1_eni67_493_709_rdcnt_a) + $unsigned(redist493_sync_in_aunroll_vunroll_x_in_c1_eni67_493_709_rdcnt_b);
        end
    end
    assign redist493_sync_in_aunroll_vunroll_x_in_c1_eni67_493_709_rdcnt_q = redist493_sync_in_aunroll_vunroll_x_in_c1_eni67_493_709_rdcnt_o[10:0];

    // redist493_sync_in_aunroll_vunroll_x_in_c1_eni67_493_709_inputreg0(DELAY,3698)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist493_sync_in_aunroll_vunroll_x_in_c1_eni67_493_709_inputreg0_q <= in_c1_eni67_493;
        end
    end

    // redist493_sync_in_aunroll_vunroll_x_in_c1_eni67_493_709_wraddr(COUNTER,3701)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist493_sync_in_aunroll_vunroll_x_in_c1_eni67_493_709_wraddr_i <= $unsigned(redist493_sync_in_aunroll_vunroll_x_in_c1_eni67_493_709_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist493_sync_in_aunroll_vunroll_x_in_c1_eni67_493_709_wraddr_q = redist493_sync_in_aunroll_vunroll_x_in_c1_eni67_493_709_wraddr_i[9:0];

    // redist493_sync_in_aunroll_vunroll_x_in_c1_eni67_493_709_mem(DUALMEM,3700)
    assign redist493_sync_in_aunroll_vunroll_x_in_c1_eni67_493_709_mem_ia = redist493_sync_in_aunroll_vunroll_x_in_c1_eni67_493_709_inputreg0_q;
    assign redist493_sync_in_aunroll_vunroll_x_in_c1_eni67_493_709_mem_aa = redist493_sync_in_aunroll_vunroll_x_in_c1_eni67_493_709_wraddr_q;
    assign redist493_sync_in_aunroll_vunroll_x_in_c1_eni67_493_709_mem_ab = redist493_sync_in_aunroll_vunroll_x_in_c1_eni67_493_709_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist493_sync_in_aunroll_vunroll_x_in_c1_eni67_493_709_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist493_sync_in_aunroll_vunroll_x_in_c1_eni67_493_709_mem_aa),
        .data_a(redist493_sync_in_aunroll_vunroll_x_in_c1_eni67_493_709_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist493_sync_in_aunroll_vunroll_x_in_c1_eni67_493_709_mem_ab),
        .q_b(redist493_sync_in_aunroll_vunroll_x_in_c1_eni67_493_709_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist493_sync_in_aunroll_vunroll_x_in_c1_eni67_493_709_mem_q = redist493_sync_in_aunroll_vunroll_x_in_c1_eni67_493_709_mem_iq[31:0];

    // redist493_sync_in_aunroll_vunroll_x_in_c1_eni67_493_709_outputreg0(DELAY,3699)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist493_sync_in_aunroll_vunroll_x_in_c1_eni67_493_709_outputreg0_q <= redist493_sync_in_aunroll_vunroll_x_in_c1_eni67_493_709_mem_q;
        end
    end

    // redist236_sync_in_aunroll_vunroll_x_in_c1_eni67_237_709_rdcnt(ADD,2188)
    assign redist236_sync_in_aunroll_vunroll_x_in_c1_eni67_237_709_rdcnt_a = {1'b0, redist236_sync_in_aunroll_vunroll_x_in_c1_eni67_237_709_wraddr_q};
    assign redist236_sync_in_aunroll_vunroll_x_in_c1_eni67_237_709_rdcnt_b = {1'b0, redist236_sync_in_aunroll_vunroll_x_in_c1_eni67_237_709_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist236_sync_in_aunroll_vunroll_x_in_c1_eni67_237_709_rdcnt_o <= $unsigned(redist236_sync_in_aunroll_vunroll_x_in_c1_eni67_237_709_rdcnt_a) + $unsigned(redist236_sync_in_aunroll_vunroll_x_in_c1_eni67_237_709_rdcnt_b);
        end
    end
    assign redist236_sync_in_aunroll_vunroll_x_in_c1_eni67_237_709_rdcnt_q = redist236_sync_in_aunroll_vunroll_x_in_c1_eni67_237_709_rdcnt_o[10:0];

    // redist236_sync_in_aunroll_vunroll_x_in_c1_eni67_237_709_inputreg0(DELAY,2183)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist236_sync_in_aunroll_vunroll_x_in_c1_eni67_237_709_inputreg0_q <= in_c1_eni67_237;
        end
    end

    // redist236_sync_in_aunroll_vunroll_x_in_c1_eni67_237_709_wraddr(COUNTER,2186)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist236_sync_in_aunroll_vunroll_x_in_c1_eni67_237_709_wraddr_i <= $unsigned(redist236_sync_in_aunroll_vunroll_x_in_c1_eni67_237_709_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist236_sync_in_aunroll_vunroll_x_in_c1_eni67_237_709_wraddr_q = redist236_sync_in_aunroll_vunroll_x_in_c1_eni67_237_709_wraddr_i[9:0];

    // redist236_sync_in_aunroll_vunroll_x_in_c1_eni67_237_709_mem(DUALMEM,2185)
    assign redist236_sync_in_aunroll_vunroll_x_in_c1_eni67_237_709_mem_ia = redist236_sync_in_aunroll_vunroll_x_in_c1_eni67_237_709_inputreg0_q;
    assign redist236_sync_in_aunroll_vunroll_x_in_c1_eni67_237_709_mem_aa = redist236_sync_in_aunroll_vunroll_x_in_c1_eni67_237_709_wraddr_q;
    assign redist236_sync_in_aunroll_vunroll_x_in_c1_eni67_237_709_mem_ab = redist236_sync_in_aunroll_vunroll_x_in_c1_eni67_237_709_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist236_sync_in_aunroll_vunroll_x_in_c1_eni67_237_709_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist236_sync_in_aunroll_vunroll_x_in_c1_eni67_237_709_mem_aa),
        .data_a(redist236_sync_in_aunroll_vunroll_x_in_c1_eni67_237_709_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist236_sync_in_aunroll_vunroll_x_in_c1_eni67_237_709_mem_ab),
        .q_b(redist236_sync_in_aunroll_vunroll_x_in_c1_eni67_237_709_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist236_sync_in_aunroll_vunroll_x_in_c1_eni67_237_709_mem_q = redist236_sync_in_aunroll_vunroll_x_in_c1_eni67_237_709_mem_iq[31:0];

    // redist236_sync_in_aunroll_vunroll_x_in_c1_eni67_237_709_outputreg0(DELAY,2184)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist236_sync_in_aunroll_vunroll_x_in_c1_eni67_237_709_outputreg0_q <= redist236_sync_in_aunroll_vunroll_x_in_c1_eni67_237_709_mem_q;
        end
    end

    // redist237_sync_in_aunroll_vunroll_x_in_c1_eni67_238_710_offset(CONSTANT,2193)
    assign redist237_sync_in_aunroll_vunroll_x_in_c1_eni67_238_710_offset_q = 10'b0100111111;

    // redist494_sync_in_aunroll_vunroll_x_in_c1_eni67_494_710_rdcnt(ADD,3709)
    assign redist494_sync_in_aunroll_vunroll_x_in_c1_eni67_494_710_rdcnt_a = {1'b0, redist494_sync_in_aunroll_vunroll_x_in_c1_eni67_494_710_wraddr_q};
    assign redist494_sync_in_aunroll_vunroll_x_in_c1_eni67_494_710_rdcnt_b = {1'b0, redist237_sync_in_aunroll_vunroll_x_in_c1_eni67_238_710_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist494_sync_in_aunroll_vunroll_x_in_c1_eni67_494_710_rdcnt_o <= $unsigned(redist494_sync_in_aunroll_vunroll_x_in_c1_eni67_494_710_rdcnt_a) + $unsigned(redist494_sync_in_aunroll_vunroll_x_in_c1_eni67_494_710_rdcnt_b);
        end
    end
    assign redist494_sync_in_aunroll_vunroll_x_in_c1_eni67_494_710_rdcnt_q = redist494_sync_in_aunroll_vunroll_x_in_c1_eni67_494_710_rdcnt_o[10:0];

    // redist494_sync_in_aunroll_vunroll_x_in_c1_eni67_494_710_inputreg0(DELAY,3704)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist494_sync_in_aunroll_vunroll_x_in_c1_eni67_494_710_inputreg0_q <= in_c1_eni67_494;
        end
    end

    // redist494_sync_in_aunroll_vunroll_x_in_c1_eni67_494_710_wraddr(COUNTER,3707)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist494_sync_in_aunroll_vunroll_x_in_c1_eni67_494_710_wraddr_i <= $unsigned(redist494_sync_in_aunroll_vunroll_x_in_c1_eni67_494_710_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist494_sync_in_aunroll_vunroll_x_in_c1_eni67_494_710_wraddr_q = redist494_sync_in_aunroll_vunroll_x_in_c1_eni67_494_710_wraddr_i[9:0];

    // redist494_sync_in_aunroll_vunroll_x_in_c1_eni67_494_710_mem(DUALMEM,3706)
    assign redist494_sync_in_aunroll_vunroll_x_in_c1_eni67_494_710_mem_ia = redist494_sync_in_aunroll_vunroll_x_in_c1_eni67_494_710_inputreg0_q;
    assign redist494_sync_in_aunroll_vunroll_x_in_c1_eni67_494_710_mem_aa = redist494_sync_in_aunroll_vunroll_x_in_c1_eni67_494_710_wraddr_q;
    assign redist494_sync_in_aunroll_vunroll_x_in_c1_eni67_494_710_mem_ab = redist494_sync_in_aunroll_vunroll_x_in_c1_eni67_494_710_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist494_sync_in_aunroll_vunroll_x_in_c1_eni67_494_710_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist494_sync_in_aunroll_vunroll_x_in_c1_eni67_494_710_mem_aa),
        .data_a(redist494_sync_in_aunroll_vunroll_x_in_c1_eni67_494_710_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist494_sync_in_aunroll_vunroll_x_in_c1_eni67_494_710_mem_ab),
        .q_b(redist494_sync_in_aunroll_vunroll_x_in_c1_eni67_494_710_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist494_sync_in_aunroll_vunroll_x_in_c1_eni67_494_710_mem_q = redist494_sync_in_aunroll_vunroll_x_in_c1_eni67_494_710_mem_iq[31:0];

    // redist494_sync_in_aunroll_vunroll_x_in_c1_eni67_494_710_outputreg0(DELAY,3705)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist494_sync_in_aunroll_vunroll_x_in_c1_eni67_494_710_outputreg0_q <= redist494_sync_in_aunroll_vunroll_x_in_c1_eni67_494_710_mem_q;
        end
    end

    // redist237_sync_in_aunroll_vunroll_x_in_c1_eni67_238_710_rdcnt(ADD,2194)
    assign redist237_sync_in_aunroll_vunroll_x_in_c1_eni67_238_710_rdcnt_a = {1'b0, redist237_sync_in_aunroll_vunroll_x_in_c1_eni67_238_710_wraddr_q};
    assign redist237_sync_in_aunroll_vunroll_x_in_c1_eni67_238_710_rdcnt_b = {1'b0, redist237_sync_in_aunroll_vunroll_x_in_c1_eni67_238_710_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist237_sync_in_aunroll_vunroll_x_in_c1_eni67_238_710_rdcnt_o <= $unsigned(redist237_sync_in_aunroll_vunroll_x_in_c1_eni67_238_710_rdcnt_a) + $unsigned(redist237_sync_in_aunroll_vunroll_x_in_c1_eni67_238_710_rdcnt_b);
        end
    end
    assign redist237_sync_in_aunroll_vunroll_x_in_c1_eni67_238_710_rdcnt_q = redist237_sync_in_aunroll_vunroll_x_in_c1_eni67_238_710_rdcnt_o[10:0];

    // redist237_sync_in_aunroll_vunroll_x_in_c1_eni67_238_710_inputreg0(DELAY,2189)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist237_sync_in_aunroll_vunroll_x_in_c1_eni67_238_710_inputreg0_q <= in_c1_eni67_238;
        end
    end

    // redist237_sync_in_aunroll_vunroll_x_in_c1_eni67_238_710_wraddr(COUNTER,2192)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist237_sync_in_aunroll_vunroll_x_in_c1_eni67_238_710_wraddr_i <= $unsigned(redist237_sync_in_aunroll_vunroll_x_in_c1_eni67_238_710_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist237_sync_in_aunroll_vunroll_x_in_c1_eni67_238_710_wraddr_q = redist237_sync_in_aunroll_vunroll_x_in_c1_eni67_238_710_wraddr_i[9:0];

    // redist237_sync_in_aunroll_vunroll_x_in_c1_eni67_238_710_mem(DUALMEM,2191)
    assign redist237_sync_in_aunroll_vunroll_x_in_c1_eni67_238_710_mem_ia = redist237_sync_in_aunroll_vunroll_x_in_c1_eni67_238_710_inputreg0_q;
    assign redist237_sync_in_aunroll_vunroll_x_in_c1_eni67_238_710_mem_aa = redist237_sync_in_aunroll_vunroll_x_in_c1_eni67_238_710_wraddr_q;
    assign redist237_sync_in_aunroll_vunroll_x_in_c1_eni67_238_710_mem_ab = redist237_sync_in_aunroll_vunroll_x_in_c1_eni67_238_710_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist237_sync_in_aunroll_vunroll_x_in_c1_eni67_238_710_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist237_sync_in_aunroll_vunroll_x_in_c1_eni67_238_710_mem_aa),
        .data_a(redist237_sync_in_aunroll_vunroll_x_in_c1_eni67_238_710_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist237_sync_in_aunroll_vunroll_x_in_c1_eni67_238_710_mem_ab),
        .q_b(redist237_sync_in_aunroll_vunroll_x_in_c1_eni67_238_710_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist237_sync_in_aunroll_vunroll_x_in_c1_eni67_238_710_mem_q = redist237_sync_in_aunroll_vunroll_x_in_c1_eni67_238_710_mem_iq[31:0];

    // redist237_sync_in_aunroll_vunroll_x_in_c1_eni67_238_710_outputreg0(DELAY,2190)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist237_sync_in_aunroll_vunroll_x_in_c1_eni67_238_710_outputreg0_q <= redist237_sync_in_aunroll_vunroll_x_in_c1_eni67_238_710_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod703_cnn2447_dspb_native_dot_product_vunroll_x(BLACKBOX,125)@1801
    // in in_0@1802
    // in in_1@1802
    // in in_scalarProductPortChainin@1802
    // out out_primWireOut@1807
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000117Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod703_cnn2447_dspb_native_dot_product_vunroll_x (
        .in_0(redist237_sync_in_aunroll_vunroll_x_in_c1_eni67_238_710_outputreg0_q),
        .in_1(redist494_sync_in_aunroll_vunroll_x_in_c1_eni67_494_710_outputreg0_q),
        .in_2(redist236_sync_in_aunroll_vunroll_x_in_c1_eni67_237_709_outputreg0_q),
        .in_3(redist493_sync_in_aunroll_vunroll_x_in_c1_eni67_493_709_outputreg0_q),
        .in_scalarProductPortChainin(redist525_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod698_cnn2440_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod703_cnn2447_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist524_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod703_cnn2447_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,665)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist524_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod703_cnn2447_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod703_cnn2447_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist238_sync_in_aunroll_vunroll_x_in_c1_eni67_239_715_offset(CONSTANT,2199)
    assign redist238_sync_in_aunroll_vunroll_x_in_c1_eni67_239_715_offset_q = 10'b0100111010;

    // redist495_sync_in_aunroll_vunroll_x_in_c1_eni67_495_715_rdcnt(ADD,3715)
    assign redist495_sync_in_aunroll_vunroll_x_in_c1_eni67_495_715_rdcnt_a = {1'b0, redist495_sync_in_aunroll_vunroll_x_in_c1_eni67_495_715_wraddr_q};
    assign redist495_sync_in_aunroll_vunroll_x_in_c1_eni67_495_715_rdcnt_b = {1'b0, redist238_sync_in_aunroll_vunroll_x_in_c1_eni67_239_715_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist495_sync_in_aunroll_vunroll_x_in_c1_eni67_495_715_rdcnt_o <= $unsigned(redist495_sync_in_aunroll_vunroll_x_in_c1_eni67_495_715_rdcnt_a) + $unsigned(redist495_sync_in_aunroll_vunroll_x_in_c1_eni67_495_715_rdcnt_b);
        end
    end
    assign redist495_sync_in_aunroll_vunroll_x_in_c1_eni67_495_715_rdcnt_q = redist495_sync_in_aunroll_vunroll_x_in_c1_eni67_495_715_rdcnt_o[10:0];

    // redist495_sync_in_aunroll_vunroll_x_in_c1_eni67_495_715_inputreg0(DELAY,3710)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist495_sync_in_aunroll_vunroll_x_in_c1_eni67_495_715_inputreg0_q <= in_c1_eni67_495;
        end
    end

    // redist495_sync_in_aunroll_vunroll_x_in_c1_eni67_495_715_wraddr(COUNTER,3713)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist495_sync_in_aunroll_vunroll_x_in_c1_eni67_495_715_wraddr_i <= $unsigned(redist495_sync_in_aunroll_vunroll_x_in_c1_eni67_495_715_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist495_sync_in_aunroll_vunroll_x_in_c1_eni67_495_715_wraddr_q = redist495_sync_in_aunroll_vunroll_x_in_c1_eni67_495_715_wraddr_i[9:0];

    // redist495_sync_in_aunroll_vunroll_x_in_c1_eni67_495_715_mem(DUALMEM,3712)
    assign redist495_sync_in_aunroll_vunroll_x_in_c1_eni67_495_715_mem_ia = redist495_sync_in_aunroll_vunroll_x_in_c1_eni67_495_715_inputreg0_q;
    assign redist495_sync_in_aunroll_vunroll_x_in_c1_eni67_495_715_mem_aa = redist495_sync_in_aunroll_vunroll_x_in_c1_eni67_495_715_wraddr_q;
    assign redist495_sync_in_aunroll_vunroll_x_in_c1_eni67_495_715_mem_ab = redist495_sync_in_aunroll_vunroll_x_in_c1_eni67_495_715_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist495_sync_in_aunroll_vunroll_x_in_c1_eni67_495_715_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist495_sync_in_aunroll_vunroll_x_in_c1_eni67_495_715_mem_aa),
        .data_a(redist495_sync_in_aunroll_vunroll_x_in_c1_eni67_495_715_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist495_sync_in_aunroll_vunroll_x_in_c1_eni67_495_715_mem_ab),
        .q_b(redist495_sync_in_aunroll_vunroll_x_in_c1_eni67_495_715_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist495_sync_in_aunroll_vunroll_x_in_c1_eni67_495_715_mem_q = redist495_sync_in_aunroll_vunroll_x_in_c1_eni67_495_715_mem_iq[31:0];

    // redist495_sync_in_aunroll_vunroll_x_in_c1_eni67_495_715_outputreg0(DELAY,3711)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist495_sync_in_aunroll_vunroll_x_in_c1_eni67_495_715_outputreg0_q <= redist495_sync_in_aunroll_vunroll_x_in_c1_eni67_495_715_mem_q;
        end
    end

    // redist238_sync_in_aunroll_vunroll_x_in_c1_eni67_239_715_rdcnt(ADD,2200)
    assign redist238_sync_in_aunroll_vunroll_x_in_c1_eni67_239_715_rdcnt_a = {1'b0, redist238_sync_in_aunroll_vunroll_x_in_c1_eni67_239_715_wraddr_q};
    assign redist238_sync_in_aunroll_vunroll_x_in_c1_eni67_239_715_rdcnt_b = {1'b0, redist238_sync_in_aunroll_vunroll_x_in_c1_eni67_239_715_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist238_sync_in_aunroll_vunroll_x_in_c1_eni67_239_715_rdcnt_o <= $unsigned(redist238_sync_in_aunroll_vunroll_x_in_c1_eni67_239_715_rdcnt_a) + $unsigned(redist238_sync_in_aunroll_vunroll_x_in_c1_eni67_239_715_rdcnt_b);
        end
    end
    assign redist238_sync_in_aunroll_vunroll_x_in_c1_eni67_239_715_rdcnt_q = redist238_sync_in_aunroll_vunroll_x_in_c1_eni67_239_715_rdcnt_o[10:0];

    // redist238_sync_in_aunroll_vunroll_x_in_c1_eni67_239_715_inputreg0(DELAY,2195)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist238_sync_in_aunroll_vunroll_x_in_c1_eni67_239_715_inputreg0_q <= in_c1_eni67_239;
        end
    end

    // redist238_sync_in_aunroll_vunroll_x_in_c1_eni67_239_715_wraddr(COUNTER,2198)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist238_sync_in_aunroll_vunroll_x_in_c1_eni67_239_715_wraddr_i <= $unsigned(redist238_sync_in_aunroll_vunroll_x_in_c1_eni67_239_715_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist238_sync_in_aunroll_vunroll_x_in_c1_eni67_239_715_wraddr_q = redist238_sync_in_aunroll_vunroll_x_in_c1_eni67_239_715_wraddr_i[9:0];

    // redist238_sync_in_aunroll_vunroll_x_in_c1_eni67_239_715_mem(DUALMEM,2197)
    assign redist238_sync_in_aunroll_vunroll_x_in_c1_eni67_239_715_mem_ia = redist238_sync_in_aunroll_vunroll_x_in_c1_eni67_239_715_inputreg0_q;
    assign redist238_sync_in_aunroll_vunroll_x_in_c1_eni67_239_715_mem_aa = redist238_sync_in_aunroll_vunroll_x_in_c1_eni67_239_715_wraddr_q;
    assign redist238_sync_in_aunroll_vunroll_x_in_c1_eni67_239_715_mem_ab = redist238_sync_in_aunroll_vunroll_x_in_c1_eni67_239_715_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist238_sync_in_aunroll_vunroll_x_in_c1_eni67_239_715_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist238_sync_in_aunroll_vunroll_x_in_c1_eni67_239_715_mem_aa),
        .data_a(redist238_sync_in_aunroll_vunroll_x_in_c1_eni67_239_715_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist238_sync_in_aunroll_vunroll_x_in_c1_eni67_239_715_mem_ab),
        .q_b(redist238_sync_in_aunroll_vunroll_x_in_c1_eni67_239_715_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist238_sync_in_aunroll_vunroll_x_in_c1_eni67_239_715_mem_q = redist238_sync_in_aunroll_vunroll_x_in_c1_eni67_239_715_mem_iq[31:0];

    // redist238_sync_in_aunroll_vunroll_x_in_c1_eni67_239_715_outputreg0(DELAY,2196)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist238_sync_in_aunroll_vunroll_x_in_c1_eni67_239_715_outputreg0_q <= redist238_sync_in_aunroll_vunroll_x_in_c1_eni67_239_715_mem_q;
        end
    end

    // redist239_sync_in_aunroll_vunroll_x_in_c1_eni67_240_716_offset(CONSTANT,2205)
    assign redist239_sync_in_aunroll_vunroll_x_in_c1_eni67_240_716_offset_q = 10'b0100111001;

    // redist496_sync_in_aunroll_vunroll_x_in_c1_eni67_496_716_rdcnt(ADD,3721)
    assign redist496_sync_in_aunroll_vunroll_x_in_c1_eni67_496_716_rdcnt_a = {1'b0, redist496_sync_in_aunroll_vunroll_x_in_c1_eni67_496_716_wraddr_q};
    assign redist496_sync_in_aunroll_vunroll_x_in_c1_eni67_496_716_rdcnt_b = {1'b0, redist239_sync_in_aunroll_vunroll_x_in_c1_eni67_240_716_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist496_sync_in_aunroll_vunroll_x_in_c1_eni67_496_716_rdcnt_o <= $unsigned(redist496_sync_in_aunroll_vunroll_x_in_c1_eni67_496_716_rdcnt_a) + $unsigned(redist496_sync_in_aunroll_vunroll_x_in_c1_eni67_496_716_rdcnt_b);
        end
    end
    assign redist496_sync_in_aunroll_vunroll_x_in_c1_eni67_496_716_rdcnt_q = redist496_sync_in_aunroll_vunroll_x_in_c1_eni67_496_716_rdcnt_o[10:0];

    // redist496_sync_in_aunroll_vunroll_x_in_c1_eni67_496_716_inputreg0(DELAY,3716)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist496_sync_in_aunroll_vunroll_x_in_c1_eni67_496_716_inputreg0_q <= in_c1_eni67_496;
        end
    end

    // redist496_sync_in_aunroll_vunroll_x_in_c1_eni67_496_716_wraddr(COUNTER,3719)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist496_sync_in_aunroll_vunroll_x_in_c1_eni67_496_716_wraddr_i <= $unsigned(redist496_sync_in_aunroll_vunroll_x_in_c1_eni67_496_716_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist496_sync_in_aunroll_vunroll_x_in_c1_eni67_496_716_wraddr_q = redist496_sync_in_aunroll_vunroll_x_in_c1_eni67_496_716_wraddr_i[9:0];

    // redist496_sync_in_aunroll_vunroll_x_in_c1_eni67_496_716_mem(DUALMEM,3718)
    assign redist496_sync_in_aunroll_vunroll_x_in_c1_eni67_496_716_mem_ia = redist496_sync_in_aunroll_vunroll_x_in_c1_eni67_496_716_inputreg0_q;
    assign redist496_sync_in_aunroll_vunroll_x_in_c1_eni67_496_716_mem_aa = redist496_sync_in_aunroll_vunroll_x_in_c1_eni67_496_716_wraddr_q;
    assign redist496_sync_in_aunroll_vunroll_x_in_c1_eni67_496_716_mem_ab = redist496_sync_in_aunroll_vunroll_x_in_c1_eni67_496_716_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist496_sync_in_aunroll_vunroll_x_in_c1_eni67_496_716_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist496_sync_in_aunroll_vunroll_x_in_c1_eni67_496_716_mem_aa),
        .data_a(redist496_sync_in_aunroll_vunroll_x_in_c1_eni67_496_716_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist496_sync_in_aunroll_vunroll_x_in_c1_eni67_496_716_mem_ab),
        .q_b(redist496_sync_in_aunroll_vunroll_x_in_c1_eni67_496_716_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist496_sync_in_aunroll_vunroll_x_in_c1_eni67_496_716_mem_q = redist496_sync_in_aunroll_vunroll_x_in_c1_eni67_496_716_mem_iq[31:0];

    // redist496_sync_in_aunroll_vunroll_x_in_c1_eni67_496_716_outputreg0(DELAY,3717)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist496_sync_in_aunroll_vunroll_x_in_c1_eni67_496_716_outputreg0_q <= redist496_sync_in_aunroll_vunroll_x_in_c1_eni67_496_716_mem_q;
        end
    end

    // redist239_sync_in_aunroll_vunroll_x_in_c1_eni67_240_716_rdcnt(ADD,2206)
    assign redist239_sync_in_aunroll_vunroll_x_in_c1_eni67_240_716_rdcnt_a = {1'b0, redist239_sync_in_aunroll_vunroll_x_in_c1_eni67_240_716_wraddr_q};
    assign redist239_sync_in_aunroll_vunroll_x_in_c1_eni67_240_716_rdcnt_b = {1'b0, redist239_sync_in_aunroll_vunroll_x_in_c1_eni67_240_716_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist239_sync_in_aunroll_vunroll_x_in_c1_eni67_240_716_rdcnt_o <= $unsigned(redist239_sync_in_aunroll_vunroll_x_in_c1_eni67_240_716_rdcnt_a) + $unsigned(redist239_sync_in_aunroll_vunroll_x_in_c1_eni67_240_716_rdcnt_b);
        end
    end
    assign redist239_sync_in_aunroll_vunroll_x_in_c1_eni67_240_716_rdcnt_q = redist239_sync_in_aunroll_vunroll_x_in_c1_eni67_240_716_rdcnt_o[10:0];

    // redist239_sync_in_aunroll_vunroll_x_in_c1_eni67_240_716_inputreg0(DELAY,2201)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist239_sync_in_aunroll_vunroll_x_in_c1_eni67_240_716_inputreg0_q <= in_c1_eni67_240;
        end
    end

    // redist239_sync_in_aunroll_vunroll_x_in_c1_eni67_240_716_wraddr(COUNTER,2204)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist239_sync_in_aunroll_vunroll_x_in_c1_eni67_240_716_wraddr_i <= $unsigned(redist239_sync_in_aunroll_vunroll_x_in_c1_eni67_240_716_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist239_sync_in_aunroll_vunroll_x_in_c1_eni67_240_716_wraddr_q = redist239_sync_in_aunroll_vunroll_x_in_c1_eni67_240_716_wraddr_i[9:0];

    // redist239_sync_in_aunroll_vunroll_x_in_c1_eni67_240_716_mem(DUALMEM,2203)
    assign redist239_sync_in_aunroll_vunroll_x_in_c1_eni67_240_716_mem_ia = redist239_sync_in_aunroll_vunroll_x_in_c1_eni67_240_716_inputreg0_q;
    assign redist239_sync_in_aunroll_vunroll_x_in_c1_eni67_240_716_mem_aa = redist239_sync_in_aunroll_vunroll_x_in_c1_eni67_240_716_wraddr_q;
    assign redist239_sync_in_aunroll_vunroll_x_in_c1_eni67_240_716_mem_ab = redist239_sync_in_aunroll_vunroll_x_in_c1_eni67_240_716_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist239_sync_in_aunroll_vunroll_x_in_c1_eni67_240_716_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist239_sync_in_aunroll_vunroll_x_in_c1_eni67_240_716_mem_aa),
        .data_a(redist239_sync_in_aunroll_vunroll_x_in_c1_eni67_240_716_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist239_sync_in_aunroll_vunroll_x_in_c1_eni67_240_716_mem_ab),
        .q_b(redist239_sync_in_aunroll_vunroll_x_in_c1_eni67_240_716_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist239_sync_in_aunroll_vunroll_x_in_c1_eni67_240_716_mem_q = redist239_sync_in_aunroll_vunroll_x_in_c1_eni67_240_716_mem_iq[31:0];

    // redist239_sync_in_aunroll_vunroll_x_in_c1_eni67_240_716_outputreg0(DELAY,2202)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist239_sync_in_aunroll_vunroll_x_in_c1_eni67_240_716_outputreg0_q <= redist239_sync_in_aunroll_vunroll_x_in_c1_eni67_240_716_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod708_cnn2453_dspb_native_dot_product_vunroll_x(BLACKBOX,126)@1807
    // in in_0@1808
    // in in_1@1808
    // in in_scalarProductPortChainin@1808
    // out out_primWireOut@1813
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000118Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod708_cnn2453_dspb_native_dot_product_vunroll_x (
        .in_0(redist239_sync_in_aunroll_vunroll_x_in_c1_eni67_240_716_outputreg0_q),
        .in_1(redist496_sync_in_aunroll_vunroll_x_in_c1_eni67_496_716_outputreg0_q),
        .in_2(redist238_sync_in_aunroll_vunroll_x_in_c1_eni67_239_715_outputreg0_q),
        .in_3(redist495_sync_in_aunroll_vunroll_x_in_c1_eni67_495_715_outputreg0_q),
        .in_scalarProductPortChainin(redist524_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod703_cnn2447_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod708_cnn2453_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist523_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod708_cnn2453_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,664)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist523_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod708_cnn2453_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod708_cnn2453_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist240_sync_in_aunroll_vunroll_x_in_c1_eni67_241_721_offset(CONSTANT,2211)
    assign redist240_sync_in_aunroll_vunroll_x_in_c1_eni67_241_721_offset_q = 10'b0100110100;

    // redist497_sync_in_aunroll_vunroll_x_in_c1_eni67_497_721_rdcnt(ADD,3727)
    assign redist497_sync_in_aunroll_vunroll_x_in_c1_eni67_497_721_rdcnt_a = {1'b0, redist497_sync_in_aunroll_vunroll_x_in_c1_eni67_497_721_wraddr_q};
    assign redist497_sync_in_aunroll_vunroll_x_in_c1_eni67_497_721_rdcnt_b = {1'b0, redist240_sync_in_aunroll_vunroll_x_in_c1_eni67_241_721_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist497_sync_in_aunroll_vunroll_x_in_c1_eni67_497_721_rdcnt_o <= $unsigned(redist497_sync_in_aunroll_vunroll_x_in_c1_eni67_497_721_rdcnt_a) + $unsigned(redist497_sync_in_aunroll_vunroll_x_in_c1_eni67_497_721_rdcnt_b);
        end
    end
    assign redist497_sync_in_aunroll_vunroll_x_in_c1_eni67_497_721_rdcnt_q = redist497_sync_in_aunroll_vunroll_x_in_c1_eni67_497_721_rdcnt_o[10:0];

    // redist497_sync_in_aunroll_vunroll_x_in_c1_eni67_497_721_inputreg0(DELAY,3722)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist497_sync_in_aunroll_vunroll_x_in_c1_eni67_497_721_inputreg0_q <= in_c1_eni67_497;
        end
    end

    // redist497_sync_in_aunroll_vunroll_x_in_c1_eni67_497_721_wraddr(COUNTER,3725)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist497_sync_in_aunroll_vunroll_x_in_c1_eni67_497_721_wraddr_i <= $unsigned(redist497_sync_in_aunroll_vunroll_x_in_c1_eni67_497_721_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist497_sync_in_aunroll_vunroll_x_in_c1_eni67_497_721_wraddr_q = redist497_sync_in_aunroll_vunroll_x_in_c1_eni67_497_721_wraddr_i[9:0];

    // redist497_sync_in_aunroll_vunroll_x_in_c1_eni67_497_721_mem(DUALMEM,3724)
    assign redist497_sync_in_aunroll_vunroll_x_in_c1_eni67_497_721_mem_ia = redist497_sync_in_aunroll_vunroll_x_in_c1_eni67_497_721_inputreg0_q;
    assign redist497_sync_in_aunroll_vunroll_x_in_c1_eni67_497_721_mem_aa = redist497_sync_in_aunroll_vunroll_x_in_c1_eni67_497_721_wraddr_q;
    assign redist497_sync_in_aunroll_vunroll_x_in_c1_eni67_497_721_mem_ab = redist497_sync_in_aunroll_vunroll_x_in_c1_eni67_497_721_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist497_sync_in_aunroll_vunroll_x_in_c1_eni67_497_721_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist497_sync_in_aunroll_vunroll_x_in_c1_eni67_497_721_mem_aa),
        .data_a(redist497_sync_in_aunroll_vunroll_x_in_c1_eni67_497_721_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist497_sync_in_aunroll_vunroll_x_in_c1_eni67_497_721_mem_ab),
        .q_b(redist497_sync_in_aunroll_vunroll_x_in_c1_eni67_497_721_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist497_sync_in_aunroll_vunroll_x_in_c1_eni67_497_721_mem_q = redist497_sync_in_aunroll_vunroll_x_in_c1_eni67_497_721_mem_iq[31:0];

    // redist497_sync_in_aunroll_vunroll_x_in_c1_eni67_497_721_outputreg0(DELAY,3723)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist497_sync_in_aunroll_vunroll_x_in_c1_eni67_497_721_outputreg0_q <= redist497_sync_in_aunroll_vunroll_x_in_c1_eni67_497_721_mem_q;
        end
    end

    // redist240_sync_in_aunroll_vunroll_x_in_c1_eni67_241_721_rdcnt(ADD,2212)
    assign redist240_sync_in_aunroll_vunroll_x_in_c1_eni67_241_721_rdcnt_a = {1'b0, redist240_sync_in_aunroll_vunroll_x_in_c1_eni67_241_721_wraddr_q};
    assign redist240_sync_in_aunroll_vunroll_x_in_c1_eni67_241_721_rdcnt_b = {1'b0, redist240_sync_in_aunroll_vunroll_x_in_c1_eni67_241_721_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist240_sync_in_aunroll_vunroll_x_in_c1_eni67_241_721_rdcnt_o <= $unsigned(redist240_sync_in_aunroll_vunroll_x_in_c1_eni67_241_721_rdcnt_a) + $unsigned(redist240_sync_in_aunroll_vunroll_x_in_c1_eni67_241_721_rdcnt_b);
        end
    end
    assign redist240_sync_in_aunroll_vunroll_x_in_c1_eni67_241_721_rdcnt_q = redist240_sync_in_aunroll_vunroll_x_in_c1_eni67_241_721_rdcnt_o[10:0];

    // redist240_sync_in_aunroll_vunroll_x_in_c1_eni67_241_721_inputreg0(DELAY,2207)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist240_sync_in_aunroll_vunroll_x_in_c1_eni67_241_721_inputreg0_q <= in_c1_eni67_241;
        end
    end

    // redist240_sync_in_aunroll_vunroll_x_in_c1_eni67_241_721_wraddr(COUNTER,2210)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist240_sync_in_aunroll_vunroll_x_in_c1_eni67_241_721_wraddr_i <= $unsigned(redist240_sync_in_aunroll_vunroll_x_in_c1_eni67_241_721_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist240_sync_in_aunroll_vunroll_x_in_c1_eni67_241_721_wraddr_q = redist240_sync_in_aunroll_vunroll_x_in_c1_eni67_241_721_wraddr_i[9:0];

    // redist240_sync_in_aunroll_vunroll_x_in_c1_eni67_241_721_mem(DUALMEM,2209)
    assign redist240_sync_in_aunroll_vunroll_x_in_c1_eni67_241_721_mem_ia = redist240_sync_in_aunroll_vunroll_x_in_c1_eni67_241_721_inputreg0_q;
    assign redist240_sync_in_aunroll_vunroll_x_in_c1_eni67_241_721_mem_aa = redist240_sync_in_aunroll_vunroll_x_in_c1_eni67_241_721_wraddr_q;
    assign redist240_sync_in_aunroll_vunroll_x_in_c1_eni67_241_721_mem_ab = redist240_sync_in_aunroll_vunroll_x_in_c1_eni67_241_721_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist240_sync_in_aunroll_vunroll_x_in_c1_eni67_241_721_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist240_sync_in_aunroll_vunroll_x_in_c1_eni67_241_721_mem_aa),
        .data_a(redist240_sync_in_aunroll_vunroll_x_in_c1_eni67_241_721_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist240_sync_in_aunroll_vunroll_x_in_c1_eni67_241_721_mem_ab),
        .q_b(redist240_sync_in_aunroll_vunroll_x_in_c1_eni67_241_721_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist240_sync_in_aunroll_vunroll_x_in_c1_eni67_241_721_mem_q = redist240_sync_in_aunroll_vunroll_x_in_c1_eni67_241_721_mem_iq[31:0];

    // redist240_sync_in_aunroll_vunroll_x_in_c1_eni67_241_721_outputreg0(DELAY,2208)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist240_sync_in_aunroll_vunroll_x_in_c1_eni67_241_721_outputreg0_q <= redist240_sync_in_aunroll_vunroll_x_in_c1_eni67_241_721_mem_q;
        end
    end

    // redist241_sync_in_aunroll_vunroll_x_in_c1_eni67_242_722_offset(CONSTANT,2217)
    assign redist241_sync_in_aunroll_vunroll_x_in_c1_eni67_242_722_offset_q = 10'b0100110011;

    // redist498_sync_in_aunroll_vunroll_x_in_c1_eni67_498_722_rdcnt(ADD,3733)
    assign redist498_sync_in_aunroll_vunroll_x_in_c1_eni67_498_722_rdcnt_a = {1'b0, redist498_sync_in_aunroll_vunroll_x_in_c1_eni67_498_722_wraddr_q};
    assign redist498_sync_in_aunroll_vunroll_x_in_c1_eni67_498_722_rdcnt_b = {1'b0, redist241_sync_in_aunroll_vunroll_x_in_c1_eni67_242_722_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist498_sync_in_aunroll_vunroll_x_in_c1_eni67_498_722_rdcnt_o <= $unsigned(redist498_sync_in_aunroll_vunroll_x_in_c1_eni67_498_722_rdcnt_a) + $unsigned(redist498_sync_in_aunroll_vunroll_x_in_c1_eni67_498_722_rdcnt_b);
        end
    end
    assign redist498_sync_in_aunroll_vunroll_x_in_c1_eni67_498_722_rdcnt_q = redist498_sync_in_aunroll_vunroll_x_in_c1_eni67_498_722_rdcnt_o[10:0];

    // redist498_sync_in_aunroll_vunroll_x_in_c1_eni67_498_722_inputreg0(DELAY,3728)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist498_sync_in_aunroll_vunroll_x_in_c1_eni67_498_722_inputreg0_q <= in_c1_eni67_498;
        end
    end

    // redist498_sync_in_aunroll_vunroll_x_in_c1_eni67_498_722_wraddr(COUNTER,3731)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist498_sync_in_aunroll_vunroll_x_in_c1_eni67_498_722_wraddr_i <= $unsigned(redist498_sync_in_aunroll_vunroll_x_in_c1_eni67_498_722_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist498_sync_in_aunroll_vunroll_x_in_c1_eni67_498_722_wraddr_q = redist498_sync_in_aunroll_vunroll_x_in_c1_eni67_498_722_wraddr_i[9:0];

    // redist498_sync_in_aunroll_vunroll_x_in_c1_eni67_498_722_mem(DUALMEM,3730)
    assign redist498_sync_in_aunroll_vunroll_x_in_c1_eni67_498_722_mem_ia = redist498_sync_in_aunroll_vunroll_x_in_c1_eni67_498_722_inputreg0_q;
    assign redist498_sync_in_aunroll_vunroll_x_in_c1_eni67_498_722_mem_aa = redist498_sync_in_aunroll_vunroll_x_in_c1_eni67_498_722_wraddr_q;
    assign redist498_sync_in_aunroll_vunroll_x_in_c1_eni67_498_722_mem_ab = redist498_sync_in_aunroll_vunroll_x_in_c1_eni67_498_722_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist498_sync_in_aunroll_vunroll_x_in_c1_eni67_498_722_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist498_sync_in_aunroll_vunroll_x_in_c1_eni67_498_722_mem_aa),
        .data_a(redist498_sync_in_aunroll_vunroll_x_in_c1_eni67_498_722_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist498_sync_in_aunroll_vunroll_x_in_c1_eni67_498_722_mem_ab),
        .q_b(redist498_sync_in_aunroll_vunroll_x_in_c1_eni67_498_722_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist498_sync_in_aunroll_vunroll_x_in_c1_eni67_498_722_mem_q = redist498_sync_in_aunroll_vunroll_x_in_c1_eni67_498_722_mem_iq[31:0];

    // redist498_sync_in_aunroll_vunroll_x_in_c1_eni67_498_722_outputreg0(DELAY,3729)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist498_sync_in_aunroll_vunroll_x_in_c1_eni67_498_722_outputreg0_q <= redist498_sync_in_aunroll_vunroll_x_in_c1_eni67_498_722_mem_q;
        end
    end

    // redist241_sync_in_aunroll_vunroll_x_in_c1_eni67_242_722_rdcnt(ADD,2218)
    assign redist241_sync_in_aunroll_vunroll_x_in_c1_eni67_242_722_rdcnt_a = {1'b0, redist241_sync_in_aunroll_vunroll_x_in_c1_eni67_242_722_wraddr_q};
    assign redist241_sync_in_aunroll_vunroll_x_in_c1_eni67_242_722_rdcnt_b = {1'b0, redist241_sync_in_aunroll_vunroll_x_in_c1_eni67_242_722_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist241_sync_in_aunroll_vunroll_x_in_c1_eni67_242_722_rdcnt_o <= $unsigned(redist241_sync_in_aunroll_vunroll_x_in_c1_eni67_242_722_rdcnt_a) + $unsigned(redist241_sync_in_aunroll_vunroll_x_in_c1_eni67_242_722_rdcnt_b);
        end
    end
    assign redist241_sync_in_aunroll_vunroll_x_in_c1_eni67_242_722_rdcnt_q = redist241_sync_in_aunroll_vunroll_x_in_c1_eni67_242_722_rdcnt_o[10:0];

    // redist241_sync_in_aunroll_vunroll_x_in_c1_eni67_242_722_inputreg0(DELAY,2213)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist241_sync_in_aunroll_vunroll_x_in_c1_eni67_242_722_inputreg0_q <= in_c1_eni67_242;
        end
    end

    // redist241_sync_in_aunroll_vunroll_x_in_c1_eni67_242_722_wraddr(COUNTER,2216)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist241_sync_in_aunroll_vunroll_x_in_c1_eni67_242_722_wraddr_i <= $unsigned(redist241_sync_in_aunroll_vunroll_x_in_c1_eni67_242_722_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist241_sync_in_aunroll_vunroll_x_in_c1_eni67_242_722_wraddr_q = redist241_sync_in_aunroll_vunroll_x_in_c1_eni67_242_722_wraddr_i[9:0];

    // redist241_sync_in_aunroll_vunroll_x_in_c1_eni67_242_722_mem(DUALMEM,2215)
    assign redist241_sync_in_aunroll_vunroll_x_in_c1_eni67_242_722_mem_ia = redist241_sync_in_aunroll_vunroll_x_in_c1_eni67_242_722_inputreg0_q;
    assign redist241_sync_in_aunroll_vunroll_x_in_c1_eni67_242_722_mem_aa = redist241_sync_in_aunroll_vunroll_x_in_c1_eni67_242_722_wraddr_q;
    assign redist241_sync_in_aunroll_vunroll_x_in_c1_eni67_242_722_mem_ab = redist241_sync_in_aunroll_vunroll_x_in_c1_eni67_242_722_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist241_sync_in_aunroll_vunroll_x_in_c1_eni67_242_722_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist241_sync_in_aunroll_vunroll_x_in_c1_eni67_242_722_mem_aa),
        .data_a(redist241_sync_in_aunroll_vunroll_x_in_c1_eni67_242_722_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist241_sync_in_aunroll_vunroll_x_in_c1_eni67_242_722_mem_ab),
        .q_b(redist241_sync_in_aunroll_vunroll_x_in_c1_eni67_242_722_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist241_sync_in_aunroll_vunroll_x_in_c1_eni67_242_722_mem_q = redist241_sync_in_aunroll_vunroll_x_in_c1_eni67_242_722_mem_iq[31:0];

    // redist241_sync_in_aunroll_vunroll_x_in_c1_eni67_242_722_outputreg0(DELAY,2214)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist241_sync_in_aunroll_vunroll_x_in_c1_eni67_242_722_outputreg0_q <= redist241_sync_in_aunroll_vunroll_x_in_c1_eni67_242_722_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod713_cnn2460_dspb_native_dot_product_vunroll_x(BLACKBOX,127)@1813
    // in in_0@1814
    // in in_1@1814
    // in in_scalarProductPortChainin@1814
    // out out_primWireOut@1819
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000119Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod713_cnn2460_dspb_native_dot_product_vunroll_x (
        .in_0(redist241_sync_in_aunroll_vunroll_x_in_c1_eni67_242_722_outputreg0_q),
        .in_1(redist498_sync_in_aunroll_vunroll_x_in_c1_eni67_498_722_outputreg0_q),
        .in_2(redist240_sync_in_aunroll_vunroll_x_in_c1_eni67_241_721_outputreg0_q),
        .in_3(redist497_sync_in_aunroll_vunroll_x_in_c1_eni67_497_721_outputreg0_q),
        .in_scalarProductPortChainin(redist523_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod708_cnn2453_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod713_cnn2460_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist522_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod713_cnn2460_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,663)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist522_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod713_cnn2460_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod713_cnn2460_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist242_sync_in_aunroll_vunroll_x_in_c1_eni67_243_727_offset(CONSTANT,2223)
    assign redist242_sync_in_aunroll_vunroll_x_in_c1_eni67_243_727_offset_q = 10'b0100101110;

    // redist499_sync_in_aunroll_vunroll_x_in_c1_eni67_499_727_rdcnt(ADD,3739)
    assign redist499_sync_in_aunroll_vunroll_x_in_c1_eni67_499_727_rdcnt_a = {1'b0, redist499_sync_in_aunroll_vunroll_x_in_c1_eni67_499_727_wraddr_q};
    assign redist499_sync_in_aunroll_vunroll_x_in_c1_eni67_499_727_rdcnt_b = {1'b0, redist242_sync_in_aunroll_vunroll_x_in_c1_eni67_243_727_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist499_sync_in_aunroll_vunroll_x_in_c1_eni67_499_727_rdcnt_o <= $unsigned(redist499_sync_in_aunroll_vunroll_x_in_c1_eni67_499_727_rdcnt_a) + $unsigned(redist499_sync_in_aunroll_vunroll_x_in_c1_eni67_499_727_rdcnt_b);
        end
    end
    assign redist499_sync_in_aunroll_vunroll_x_in_c1_eni67_499_727_rdcnt_q = redist499_sync_in_aunroll_vunroll_x_in_c1_eni67_499_727_rdcnt_o[10:0];

    // redist499_sync_in_aunroll_vunroll_x_in_c1_eni67_499_727_inputreg0(DELAY,3734)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist499_sync_in_aunroll_vunroll_x_in_c1_eni67_499_727_inputreg0_q <= in_c1_eni67_499;
        end
    end

    // redist499_sync_in_aunroll_vunroll_x_in_c1_eni67_499_727_wraddr(COUNTER,3737)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist499_sync_in_aunroll_vunroll_x_in_c1_eni67_499_727_wraddr_i <= $unsigned(redist499_sync_in_aunroll_vunroll_x_in_c1_eni67_499_727_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist499_sync_in_aunroll_vunroll_x_in_c1_eni67_499_727_wraddr_q = redist499_sync_in_aunroll_vunroll_x_in_c1_eni67_499_727_wraddr_i[9:0];

    // redist499_sync_in_aunroll_vunroll_x_in_c1_eni67_499_727_mem(DUALMEM,3736)
    assign redist499_sync_in_aunroll_vunroll_x_in_c1_eni67_499_727_mem_ia = redist499_sync_in_aunroll_vunroll_x_in_c1_eni67_499_727_inputreg0_q;
    assign redist499_sync_in_aunroll_vunroll_x_in_c1_eni67_499_727_mem_aa = redist499_sync_in_aunroll_vunroll_x_in_c1_eni67_499_727_wraddr_q;
    assign redist499_sync_in_aunroll_vunroll_x_in_c1_eni67_499_727_mem_ab = redist499_sync_in_aunroll_vunroll_x_in_c1_eni67_499_727_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist499_sync_in_aunroll_vunroll_x_in_c1_eni67_499_727_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist499_sync_in_aunroll_vunroll_x_in_c1_eni67_499_727_mem_aa),
        .data_a(redist499_sync_in_aunroll_vunroll_x_in_c1_eni67_499_727_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist499_sync_in_aunroll_vunroll_x_in_c1_eni67_499_727_mem_ab),
        .q_b(redist499_sync_in_aunroll_vunroll_x_in_c1_eni67_499_727_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist499_sync_in_aunroll_vunroll_x_in_c1_eni67_499_727_mem_q = redist499_sync_in_aunroll_vunroll_x_in_c1_eni67_499_727_mem_iq[31:0];

    // redist499_sync_in_aunroll_vunroll_x_in_c1_eni67_499_727_outputreg0(DELAY,3735)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist499_sync_in_aunroll_vunroll_x_in_c1_eni67_499_727_outputreg0_q <= redist499_sync_in_aunroll_vunroll_x_in_c1_eni67_499_727_mem_q;
        end
    end

    // redist242_sync_in_aunroll_vunroll_x_in_c1_eni67_243_727_rdcnt(ADD,2224)
    assign redist242_sync_in_aunroll_vunroll_x_in_c1_eni67_243_727_rdcnt_a = {1'b0, redist242_sync_in_aunroll_vunroll_x_in_c1_eni67_243_727_wraddr_q};
    assign redist242_sync_in_aunroll_vunroll_x_in_c1_eni67_243_727_rdcnt_b = {1'b0, redist242_sync_in_aunroll_vunroll_x_in_c1_eni67_243_727_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist242_sync_in_aunroll_vunroll_x_in_c1_eni67_243_727_rdcnt_o <= $unsigned(redist242_sync_in_aunroll_vunroll_x_in_c1_eni67_243_727_rdcnt_a) + $unsigned(redist242_sync_in_aunroll_vunroll_x_in_c1_eni67_243_727_rdcnt_b);
        end
    end
    assign redist242_sync_in_aunroll_vunroll_x_in_c1_eni67_243_727_rdcnt_q = redist242_sync_in_aunroll_vunroll_x_in_c1_eni67_243_727_rdcnt_o[10:0];

    // redist242_sync_in_aunroll_vunroll_x_in_c1_eni67_243_727_inputreg0(DELAY,2219)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist242_sync_in_aunroll_vunroll_x_in_c1_eni67_243_727_inputreg0_q <= in_c1_eni67_243;
        end
    end

    // redist242_sync_in_aunroll_vunroll_x_in_c1_eni67_243_727_wraddr(COUNTER,2222)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist242_sync_in_aunroll_vunroll_x_in_c1_eni67_243_727_wraddr_i <= $unsigned(redist242_sync_in_aunroll_vunroll_x_in_c1_eni67_243_727_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist242_sync_in_aunroll_vunroll_x_in_c1_eni67_243_727_wraddr_q = redist242_sync_in_aunroll_vunroll_x_in_c1_eni67_243_727_wraddr_i[9:0];

    // redist242_sync_in_aunroll_vunroll_x_in_c1_eni67_243_727_mem(DUALMEM,2221)
    assign redist242_sync_in_aunroll_vunroll_x_in_c1_eni67_243_727_mem_ia = redist242_sync_in_aunroll_vunroll_x_in_c1_eni67_243_727_inputreg0_q;
    assign redist242_sync_in_aunroll_vunroll_x_in_c1_eni67_243_727_mem_aa = redist242_sync_in_aunroll_vunroll_x_in_c1_eni67_243_727_wraddr_q;
    assign redist242_sync_in_aunroll_vunroll_x_in_c1_eni67_243_727_mem_ab = redist242_sync_in_aunroll_vunroll_x_in_c1_eni67_243_727_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist242_sync_in_aunroll_vunroll_x_in_c1_eni67_243_727_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist242_sync_in_aunroll_vunroll_x_in_c1_eni67_243_727_mem_aa),
        .data_a(redist242_sync_in_aunroll_vunroll_x_in_c1_eni67_243_727_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist242_sync_in_aunroll_vunroll_x_in_c1_eni67_243_727_mem_ab),
        .q_b(redist242_sync_in_aunroll_vunroll_x_in_c1_eni67_243_727_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist242_sync_in_aunroll_vunroll_x_in_c1_eni67_243_727_mem_q = redist242_sync_in_aunroll_vunroll_x_in_c1_eni67_243_727_mem_iq[31:0];

    // redist242_sync_in_aunroll_vunroll_x_in_c1_eni67_243_727_outputreg0(DELAY,2220)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist242_sync_in_aunroll_vunroll_x_in_c1_eni67_243_727_outputreg0_q <= redist242_sync_in_aunroll_vunroll_x_in_c1_eni67_243_727_mem_q;
        end
    end

    // redist243_sync_in_aunroll_vunroll_x_in_c1_eni67_244_728_offset(CONSTANT,2229)
    assign redist243_sync_in_aunroll_vunroll_x_in_c1_eni67_244_728_offset_q = 10'b0100101101;

    // redist500_sync_in_aunroll_vunroll_x_in_c1_eni67_500_728_rdcnt(ADD,3745)
    assign redist500_sync_in_aunroll_vunroll_x_in_c1_eni67_500_728_rdcnt_a = {1'b0, redist500_sync_in_aunroll_vunroll_x_in_c1_eni67_500_728_wraddr_q};
    assign redist500_sync_in_aunroll_vunroll_x_in_c1_eni67_500_728_rdcnt_b = {1'b0, redist243_sync_in_aunroll_vunroll_x_in_c1_eni67_244_728_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist500_sync_in_aunroll_vunroll_x_in_c1_eni67_500_728_rdcnt_o <= $unsigned(redist500_sync_in_aunroll_vunroll_x_in_c1_eni67_500_728_rdcnt_a) + $unsigned(redist500_sync_in_aunroll_vunroll_x_in_c1_eni67_500_728_rdcnt_b);
        end
    end
    assign redist500_sync_in_aunroll_vunroll_x_in_c1_eni67_500_728_rdcnt_q = redist500_sync_in_aunroll_vunroll_x_in_c1_eni67_500_728_rdcnt_o[10:0];

    // redist500_sync_in_aunroll_vunroll_x_in_c1_eni67_500_728_inputreg0(DELAY,3740)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist500_sync_in_aunroll_vunroll_x_in_c1_eni67_500_728_inputreg0_q <= in_c1_eni67_500;
        end
    end

    // redist500_sync_in_aunroll_vunroll_x_in_c1_eni67_500_728_wraddr(COUNTER,3743)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist500_sync_in_aunroll_vunroll_x_in_c1_eni67_500_728_wraddr_i <= $unsigned(redist500_sync_in_aunroll_vunroll_x_in_c1_eni67_500_728_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist500_sync_in_aunroll_vunroll_x_in_c1_eni67_500_728_wraddr_q = redist500_sync_in_aunroll_vunroll_x_in_c1_eni67_500_728_wraddr_i[9:0];

    // redist500_sync_in_aunroll_vunroll_x_in_c1_eni67_500_728_mem(DUALMEM,3742)
    assign redist500_sync_in_aunroll_vunroll_x_in_c1_eni67_500_728_mem_ia = redist500_sync_in_aunroll_vunroll_x_in_c1_eni67_500_728_inputreg0_q;
    assign redist500_sync_in_aunroll_vunroll_x_in_c1_eni67_500_728_mem_aa = redist500_sync_in_aunroll_vunroll_x_in_c1_eni67_500_728_wraddr_q;
    assign redist500_sync_in_aunroll_vunroll_x_in_c1_eni67_500_728_mem_ab = redist500_sync_in_aunroll_vunroll_x_in_c1_eni67_500_728_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist500_sync_in_aunroll_vunroll_x_in_c1_eni67_500_728_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist500_sync_in_aunroll_vunroll_x_in_c1_eni67_500_728_mem_aa),
        .data_a(redist500_sync_in_aunroll_vunroll_x_in_c1_eni67_500_728_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist500_sync_in_aunroll_vunroll_x_in_c1_eni67_500_728_mem_ab),
        .q_b(redist500_sync_in_aunroll_vunroll_x_in_c1_eni67_500_728_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist500_sync_in_aunroll_vunroll_x_in_c1_eni67_500_728_mem_q = redist500_sync_in_aunroll_vunroll_x_in_c1_eni67_500_728_mem_iq[31:0];

    // redist500_sync_in_aunroll_vunroll_x_in_c1_eni67_500_728_outputreg0(DELAY,3741)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist500_sync_in_aunroll_vunroll_x_in_c1_eni67_500_728_outputreg0_q <= redist500_sync_in_aunroll_vunroll_x_in_c1_eni67_500_728_mem_q;
        end
    end

    // redist243_sync_in_aunroll_vunroll_x_in_c1_eni67_244_728_rdcnt(ADD,2230)
    assign redist243_sync_in_aunroll_vunroll_x_in_c1_eni67_244_728_rdcnt_a = {1'b0, redist243_sync_in_aunroll_vunroll_x_in_c1_eni67_244_728_wraddr_q};
    assign redist243_sync_in_aunroll_vunroll_x_in_c1_eni67_244_728_rdcnt_b = {1'b0, redist243_sync_in_aunroll_vunroll_x_in_c1_eni67_244_728_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist243_sync_in_aunroll_vunroll_x_in_c1_eni67_244_728_rdcnt_o <= $unsigned(redist243_sync_in_aunroll_vunroll_x_in_c1_eni67_244_728_rdcnt_a) + $unsigned(redist243_sync_in_aunroll_vunroll_x_in_c1_eni67_244_728_rdcnt_b);
        end
    end
    assign redist243_sync_in_aunroll_vunroll_x_in_c1_eni67_244_728_rdcnt_q = redist243_sync_in_aunroll_vunroll_x_in_c1_eni67_244_728_rdcnt_o[10:0];

    // redist243_sync_in_aunroll_vunroll_x_in_c1_eni67_244_728_inputreg0(DELAY,2225)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist243_sync_in_aunroll_vunroll_x_in_c1_eni67_244_728_inputreg0_q <= in_c1_eni67_244;
        end
    end

    // redist243_sync_in_aunroll_vunroll_x_in_c1_eni67_244_728_wraddr(COUNTER,2228)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist243_sync_in_aunroll_vunroll_x_in_c1_eni67_244_728_wraddr_i <= $unsigned(redist243_sync_in_aunroll_vunroll_x_in_c1_eni67_244_728_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist243_sync_in_aunroll_vunroll_x_in_c1_eni67_244_728_wraddr_q = redist243_sync_in_aunroll_vunroll_x_in_c1_eni67_244_728_wraddr_i[9:0];

    // redist243_sync_in_aunroll_vunroll_x_in_c1_eni67_244_728_mem(DUALMEM,2227)
    assign redist243_sync_in_aunroll_vunroll_x_in_c1_eni67_244_728_mem_ia = redist243_sync_in_aunroll_vunroll_x_in_c1_eni67_244_728_inputreg0_q;
    assign redist243_sync_in_aunroll_vunroll_x_in_c1_eni67_244_728_mem_aa = redist243_sync_in_aunroll_vunroll_x_in_c1_eni67_244_728_wraddr_q;
    assign redist243_sync_in_aunroll_vunroll_x_in_c1_eni67_244_728_mem_ab = redist243_sync_in_aunroll_vunroll_x_in_c1_eni67_244_728_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist243_sync_in_aunroll_vunroll_x_in_c1_eni67_244_728_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist243_sync_in_aunroll_vunroll_x_in_c1_eni67_244_728_mem_aa),
        .data_a(redist243_sync_in_aunroll_vunroll_x_in_c1_eni67_244_728_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist243_sync_in_aunroll_vunroll_x_in_c1_eni67_244_728_mem_ab),
        .q_b(redist243_sync_in_aunroll_vunroll_x_in_c1_eni67_244_728_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist243_sync_in_aunroll_vunroll_x_in_c1_eni67_244_728_mem_q = redist243_sync_in_aunroll_vunroll_x_in_c1_eni67_244_728_mem_iq[31:0];

    // redist243_sync_in_aunroll_vunroll_x_in_c1_eni67_244_728_outputreg0(DELAY,2226)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist243_sync_in_aunroll_vunroll_x_in_c1_eni67_244_728_outputreg0_q <= redist243_sync_in_aunroll_vunroll_x_in_c1_eni67_244_728_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod718_cnn2466_dspb_native_dot_product_vunroll_x(BLACKBOX,128)@1819
    // in in_0@1820
    // in in_1@1820
    // in in_scalarProductPortChainin@1820
    // out out_primWireOut@1825
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000120Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod718_cnn2466_dspb_native_dot_product_vunroll_x (
        .in_0(redist243_sync_in_aunroll_vunroll_x_in_c1_eni67_244_728_outputreg0_q),
        .in_1(redist500_sync_in_aunroll_vunroll_x_in_c1_eni67_500_728_outputreg0_q),
        .in_2(redist242_sync_in_aunroll_vunroll_x_in_c1_eni67_243_727_outputreg0_q),
        .in_3(redist499_sync_in_aunroll_vunroll_x_in_c1_eni67_499_727_outputreg0_q),
        .in_scalarProductPortChainin(redist522_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod713_cnn2460_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod718_cnn2466_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist521_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod718_cnn2466_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,662)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist521_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod718_cnn2466_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod718_cnn2466_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist244_sync_in_aunroll_vunroll_x_in_c1_eni67_245_733_offset(CONSTANT,2235)
    assign redist244_sync_in_aunroll_vunroll_x_in_c1_eni67_245_733_offset_q = 10'b0100101000;

    // redist501_sync_in_aunroll_vunroll_x_in_c1_eni67_501_733_rdcnt(ADD,3751)
    assign redist501_sync_in_aunroll_vunroll_x_in_c1_eni67_501_733_rdcnt_a = {1'b0, redist501_sync_in_aunroll_vunroll_x_in_c1_eni67_501_733_wraddr_q};
    assign redist501_sync_in_aunroll_vunroll_x_in_c1_eni67_501_733_rdcnt_b = {1'b0, redist244_sync_in_aunroll_vunroll_x_in_c1_eni67_245_733_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist501_sync_in_aunroll_vunroll_x_in_c1_eni67_501_733_rdcnt_o <= $unsigned(redist501_sync_in_aunroll_vunroll_x_in_c1_eni67_501_733_rdcnt_a) + $unsigned(redist501_sync_in_aunroll_vunroll_x_in_c1_eni67_501_733_rdcnt_b);
        end
    end
    assign redist501_sync_in_aunroll_vunroll_x_in_c1_eni67_501_733_rdcnt_q = redist501_sync_in_aunroll_vunroll_x_in_c1_eni67_501_733_rdcnt_o[10:0];

    // redist501_sync_in_aunroll_vunroll_x_in_c1_eni67_501_733_inputreg0(DELAY,3746)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist501_sync_in_aunroll_vunroll_x_in_c1_eni67_501_733_inputreg0_q <= in_c1_eni67_501;
        end
    end

    // redist501_sync_in_aunroll_vunroll_x_in_c1_eni67_501_733_wraddr(COUNTER,3749)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist501_sync_in_aunroll_vunroll_x_in_c1_eni67_501_733_wraddr_i <= $unsigned(redist501_sync_in_aunroll_vunroll_x_in_c1_eni67_501_733_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist501_sync_in_aunroll_vunroll_x_in_c1_eni67_501_733_wraddr_q = redist501_sync_in_aunroll_vunroll_x_in_c1_eni67_501_733_wraddr_i[9:0];

    // redist501_sync_in_aunroll_vunroll_x_in_c1_eni67_501_733_mem(DUALMEM,3748)
    assign redist501_sync_in_aunroll_vunroll_x_in_c1_eni67_501_733_mem_ia = redist501_sync_in_aunroll_vunroll_x_in_c1_eni67_501_733_inputreg0_q;
    assign redist501_sync_in_aunroll_vunroll_x_in_c1_eni67_501_733_mem_aa = redist501_sync_in_aunroll_vunroll_x_in_c1_eni67_501_733_wraddr_q;
    assign redist501_sync_in_aunroll_vunroll_x_in_c1_eni67_501_733_mem_ab = redist501_sync_in_aunroll_vunroll_x_in_c1_eni67_501_733_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist501_sync_in_aunroll_vunroll_x_in_c1_eni67_501_733_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist501_sync_in_aunroll_vunroll_x_in_c1_eni67_501_733_mem_aa),
        .data_a(redist501_sync_in_aunroll_vunroll_x_in_c1_eni67_501_733_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist501_sync_in_aunroll_vunroll_x_in_c1_eni67_501_733_mem_ab),
        .q_b(redist501_sync_in_aunroll_vunroll_x_in_c1_eni67_501_733_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist501_sync_in_aunroll_vunroll_x_in_c1_eni67_501_733_mem_q = redist501_sync_in_aunroll_vunroll_x_in_c1_eni67_501_733_mem_iq[31:0];

    // redist501_sync_in_aunroll_vunroll_x_in_c1_eni67_501_733_outputreg0(DELAY,3747)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist501_sync_in_aunroll_vunroll_x_in_c1_eni67_501_733_outputreg0_q <= redist501_sync_in_aunroll_vunroll_x_in_c1_eni67_501_733_mem_q;
        end
    end

    // redist244_sync_in_aunroll_vunroll_x_in_c1_eni67_245_733_rdcnt(ADD,2236)
    assign redist244_sync_in_aunroll_vunroll_x_in_c1_eni67_245_733_rdcnt_a = {1'b0, redist244_sync_in_aunroll_vunroll_x_in_c1_eni67_245_733_wraddr_q};
    assign redist244_sync_in_aunroll_vunroll_x_in_c1_eni67_245_733_rdcnt_b = {1'b0, redist244_sync_in_aunroll_vunroll_x_in_c1_eni67_245_733_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist244_sync_in_aunroll_vunroll_x_in_c1_eni67_245_733_rdcnt_o <= $unsigned(redist244_sync_in_aunroll_vunroll_x_in_c1_eni67_245_733_rdcnt_a) + $unsigned(redist244_sync_in_aunroll_vunroll_x_in_c1_eni67_245_733_rdcnt_b);
        end
    end
    assign redist244_sync_in_aunroll_vunroll_x_in_c1_eni67_245_733_rdcnt_q = redist244_sync_in_aunroll_vunroll_x_in_c1_eni67_245_733_rdcnt_o[10:0];

    // redist244_sync_in_aunroll_vunroll_x_in_c1_eni67_245_733_inputreg0(DELAY,2231)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist244_sync_in_aunroll_vunroll_x_in_c1_eni67_245_733_inputreg0_q <= in_c1_eni67_245;
        end
    end

    // redist244_sync_in_aunroll_vunroll_x_in_c1_eni67_245_733_wraddr(COUNTER,2234)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist244_sync_in_aunroll_vunroll_x_in_c1_eni67_245_733_wraddr_i <= $unsigned(redist244_sync_in_aunroll_vunroll_x_in_c1_eni67_245_733_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist244_sync_in_aunroll_vunroll_x_in_c1_eni67_245_733_wraddr_q = redist244_sync_in_aunroll_vunroll_x_in_c1_eni67_245_733_wraddr_i[9:0];

    // redist244_sync_in_aunroll_vunroll_x_in_c1_eni67_245_733_mem(DUALMEM,2233)
    assign redist244_sync_in_aunroll_vunroll_x_in_c1_eni67_245_733_mem_ia = redist244_sync_in_aunroll_vunroll_x_in_c1_eni67_245_733_inputreg0_q;
    assign redist244_sync_in_aunroll_vunroll_x_in_c1_eni67_245_733_mem_aa = redist244_sync_in_aunroll_vunroll_x_in_c1_eni67_245_733_wraddr_q;
    assign redist244_sync_in_aunroll_vunroll_x_in_c1_eni67_245_733_mem_ab = redist244_sync_in_aunroll_vunroll_x_in_c1_eni67_245_733_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist244_sync_in_aunroll_vunroll_x_in_c1_eni67_245_733_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist244_sync_in_aunroll_vunroll_x_in_c1_eni67_245_733_mem_aa),
        .data_a(redist244_sync_in_aunroll_vunroll_x_in_c1_eni67_245_733_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist244_sync_in_aunroll_vunroll_x_in_c1_eni67_245_733_mem_ab),
        .q_b(redist244_sync_in_aunroll_vunroll_x_in_c1_eni67_245_733_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist244_sync_in_aunroll_vunroll_x_in_c1_eni67_245_733_mem_q = redist244_sync_in_aunroll_vunroll_x_in_c1_eni67_245_733_mem_iq[31:0];

    // redist244_sync_in_aunroll_vunroll_x_in_c1_eni67_245_733_outputreg0(DELAY,2232)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist244_sync_in_aunroll_vunroll_x_in_c1_eni67_245_733_outputreg0_q <= redist244_sync_in_aunroll_vunroll_x_in_c1_eni67_245_733_mem_q;
        end
    end

    // redist245_sync_in_aunroll_vunroll_x_in_c1_eni67_246_734_offset(CONSTANT,2241)
    assign redist245_sync_in_aunroll_vunroll_x_in_c1_eni67_246_734_offset_q = 10'b0100100111;

    // redist502_sync_in_aunroll_vunroll_x_in_c1_eni67_502_734_rdcnt(ADD,3757)
    assign redist502_sync_in_aunroll_vunroll_x_in_c1_eni67_502_734_rdcnt_a = {1'b0, redist502_sync_in_aunroll_vunroll_x_in_c1_eni67_502_734_wraddr_q};
    assign redist502_sync_in_aunroll_vunroll_x_in_c1_eni67_502_734_rdcnt_b = {1'b0, redist245_sync_in_aunroll_vunroll_x_in_c1_eni67_246_734_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist502_sync_in_aunroll_vunroll_x_in_c1_eni67_502_734_rdcnt_o <= $unsigned(redist502_sync_in_aunroll_vunroll_x_in_c1_eni67_502_734_rdcnt_a) + $unsigned(redist502_sync_in_aunroll_vunroll_x_in_c1_eni67_502_734_rdcnt_b);
        end
    end
    assign redist502_sync_in_aunroll_vunroll_x_in_c1_eni67_502_734_rdcnt_q = redist502_sync_in_aunroll_vunroll_x_in_c1_eni67_502_734_rdcnt_o[10:0];

    // redist502_sync_in_aunroll_vunroll_x_in_c1_eni67_502_734_inputreg0(DELAY,3752)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist502_sync_in_aunroll_vunroll_x_in_c1_eni67_502_734_inputreg0_q <= in_c1_eni67_502;
        end
    end

    // redist502_sync_in_aunroll_vunroll_x_in_c1_eni67_502_734_wraddr(COUNTER,3755)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist502_sync_in_aunroll_vunroll_x_in_c1_eni67_502_734_wraddr_i <= $unsigned(redist502_sync_in_aunroll_vunroll_x_in_c1_eni67_502_734_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist502_sync_in_aunroll_vunroll_x_in_c1_eni67_502_734_wraddr_q = redist502_sync_in_aunroll_vunroll_x_in_c1_eni67_502_734_wraddr_i[9:0];

    // redist502_sync_in_aunroll_vunroll_x_in_c1_eni67_502_734_mem(DUALMEM,3754)
    assign redist502_sync_in_aunroll_vunroll_x_in_c1_eni67_502_734_mem_ia = redist502_sync_in_aunroll_vunroll_x_in_c1_eni67_502_734_inputreg0_q;
    assign redist502_sync_in_aunroll_vunroll_x_in_c1_eni67_502_734_mem_aa = redist502_sync_in_aunroll_vunroll_x_in_c1_eni67_502_734_wraddr_q;
    assign redist502_sync_in_aunroll_vunroll_x_in_c1_eni67_502_734_mem_ab = redist502_sync_in_aunroll_vunroll_x_in_c1_eni67_502_734_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist502_sync_in_aunroll_vunroll_x_in_c1_eni67_502_734_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist502_sync_in_aunroll_vunroll_x_in_c1_eni67_502_734_mem_aa),
        .data_a(redist502_sync_in_aunroll_vunroll_x_in_c1_eni67_502_734_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist502_sync_in_aunroll_vunroll_x_in_c1_eni67_502_734_mem_ab),
        .q_b(redist502_sync_in_aunroll_vunroll_x_in_c1_eni67_502_734_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist502_sync_in_aunroll_vunroll_x_in_c1_eni67_502_734_mem_q = redist502_sync_in_aunroll_vunroll_x_in_c1_eni67_502_734_mem_iq[31:0];

    // redist502_sync_in_aunroll_vunroll_x_in_c1_eni67_502_734_outputreg0(DELAY,3753)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist502_sync_in_aunroll_vunroll_x_in_c1_eni67_502_734_outputreg0_q <= redist502_sync_in_aunroll_vunroll_x_in_c1_eni67_502_734_mem_q;
        end
    end

    // redist245_sync_in_aunroll_vunroll_x_in_c1_eni67_246_734_rdcnt(ADD,2242)
    assign redist245_sync_in_aunroll_vunroll_x_in_c1_eni67_246_734_rdcnt_a = {1'b0, redist245_sync_in_aunroll_vunroll_x_in_c1_eni67_246_734_wraddr_q};
    assign redist245_sync_in_aunroll_vunroll_x_in_c1_eni67_246_734_rdcnt_b = {1'b0, redist245_sync_in_aunroll_vunroll_x_in_c1_eni67_246_734_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist245_sync_in_aunroll_vunroll_x_in_c1_eni67_246_734_rdcnt_o <= $unsigned(redist245_sync_in_aunroll_vunroll_x_in_c1_eni67_246_734_rdcnt_a) + $unsigned(redist245_sync_in_aunroll_vunroll_x_in_c1_eni67_246_734_rdcnt_b);
        end
    end
    assign redist245_sync_in_aunroll_vunroll_x_in_c1_eni67_246_734_rdcnt_q = redist245_sync_in_aunroll_vunroll_x_in_c1_eni67_246_734_rdcnt_o[10:0];

    // redist245_sync_in_aunroll_vunroll_x_in_c1_eni67_246_734_inputreg0(DELAY,2237)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist245_sync_in_aunroll_vunroll_x_in_c1_eni67_246_734_inputreg0_q <= in_c1_eni67_246;
        end
    end

    // redist245_sync_in_aunroll_vunroll_x_in_c1_eni67_246_734_wraddr(COUNTER,2240)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist245_sync_in_aunroll_vunroll_x_in_c1_eni67_246_734_wraddr_i <= $unsigned(redist245_sync_in_aunroll_vunroll_x_in_c1_eni67_246_734_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist245_sync_in_aunroll_vunroll_x_in_c1_eni67_246_734_wraddr_q = redist245_sync_in_aunroll_vunroll_x_in_c1_eni67_246_734_wraddr_i[9:0];

    // redist245_sync_in_aunroll_vunroll_x_in_c1_eni67_246_734_mem(DUALMEM,2239)
    assign redist245_sync_in_aunroll_vunroll_x_in_c1_eni67_246_734_mem_ia = redist245_sync_in_aunroll_vunroll_x_in_c1_eni67_246_734_inputreg0_q;
    assign redist245_sync_in_aunroll_vunroll_x_in_c1_eni67_246_734_mem_aa = redist245_sync_in_aunroll_vunroll_x_in_c1_eni67_246_734_wraddr_q;
    assign redist245_sync_in_aunroll_vunroll_x_in_c1_eni67_246_734_mem_ab = redist245_sync_in_aunroll_vunroll_x_in_c1_eni67_246_734_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist245_sync_in_aunroll_vunroll_x_in_c1_eni67_246_734_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist245_sync_in_aunroll_vunroll_x_in_c1_eni67_246_734_mem_aa),
        .data_a(redist245_sync_in_aunroll_vunroll_x_in_c1_eni67_246_734_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist245_sync_in_aunroll_vunroll_x_in_c1_eni67_246_734_mem_ab),
        .q_b(redist245_sync_in_aunroll_vunroll_x_in_c1_eni67_246_734_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist245_sync_in_aunroll_vunroll_x_in_c1_eni67_246_734_mem_q = redist245_sync_in_aunroll_vunroll_x_in_c1_eni67_246_734_mem_iq[31:0];

    // redist245_sync_in_aunroll_vunroll_x_in_c1_eni67_246_734_outputreg0(DELAY,2238)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist245_sync_in_aunroll_vunroll_x_in_c1_eni67_246_734_outputreg0_q <= redist245_sync_in_aunroll_vunroll_x_in_c1_eni67_246_734_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod723_cnn2473_dspb_native_dot_product_vunroll_x(BLACKBOX,129)@1825
    // in in_0@1826
    // in in_1@1826
    // in in_scalarProductPortChainin@1826
    // out out_primWireOut@1831
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000121Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod723_cnn2473_dspb_native_dot_product_vunroll_x (
        .in_0(redist245_sync_in_aunroll_vunroll_x_in_c1_eni67_246_734_outputreg0_q),
        .in_1(redist502_sync_in_aunroll_vunroll_x_in_c1_eni67_502_734_outputreg0_q),
        .in_2(redist244_sync_in_aunroll_vunroll_x_in_c1_eni67_245_733_outputreg0_q),
        .in_3(redist501_sync_in_aunroll_vunroll_x_in_c1_eni67_501_733_outputreg0_q),
        .in_scalarProductPortChainin(redist521_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod718_cnn2466_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod723_cnn2473_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist520_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod723_cnn2473_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,661)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist520_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod723_cnn2473_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod723_cnn2473_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist246_sync_in_aunroll_vunroll_x_in_c1_eni67_247_739_offset(CONSTANT,2247)
    assign redist246_sync_in_aunroll_vunroll_x_in_c1_eni67_247_739_offset_q = 10'b0100100010;

    // redist503_sync_in_aunroll_vunroll_x_in_c1_eni67_503_739_rdcnt(ADD,3763)
    assign redist503_sync_in_aunroll_vunroll_x_in_c1_eni67_503_739_rdcnt_a = {1'b0, redist503_sync_in_aunroll_vunroll_x_in_c1_eni67_503_739_wraddr_q};
    assign redist503_sync_in_aunroll_vunroll_x_in_c1_eni67_503_739_rdcnt_b = {1'b0, redist246_sync_in_aunroll_vunroll_x_in_c1_eni67_247_739_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist503_sync_in_aunroll_vunroll_x_in_c1_eni67_503_739_rdcnt_o <= $unsigned(redist503_sync_in_aunroll_vunroll_x_in_c1_eni67_503_739_rdcnt_a) + $unsigned(redist503_sync_in_aunroll_vunroll_x_in_c1_eni67_503_739_rdcnt_b);
        end
    end
    assign redist503_sync_in_aunroll_vunroll_x_in_c1_eni67_503_739_rdcnt_q = redist503_sync_in_aunroll_vunroll_x_in_c1_eni67_503_739_rdcnt_o[10:0];

    // redist503_sync_in_aunroll_vunroll_x_in_c1_eni67_503_739_inputreg0(DELAY,3758)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist503_sync_in_aunroll_vunroll_x_in_c1_eni67_503_739_inputreg0_q <= in_c1_eni67_503;
        end
    end

    // redist503_sync_in_aunroll_vunroll_x_in_c1_eni67_503_739_wraddr(COUNTER,3761)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist503_sync_in_aunroll_vunroll_x_in_c1_eni67_503_739_wraddr_i <= $unsigned(redist503_sync_in_aunroll_vunroll_x_in_c1_eni67_503_739_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist503_sync_in_aunroll_vunroll_x_in_c1_eni67_503_739_wraddr_q = redist503_sync_in_aunroll_vunroll_x_in_c1_eni67_503_739_wraddr_i[9:0];

    // redist503_sync_in_aunroll_vunroll_x_in_c1_eni67_503_739_mem(DUALMEM,3760)
    assign redist503_sync_in_aunroll_vunroll_x_in_c1_eni67_503_739_mem_ia = redist503_sync_in_aunroll_vunroll_x_in_c1_eni67_503_739_inputreg0_q;
    assign redist503_sync_in_aunroll_vunroll_x_in_c1_eni67_503_739_mem_aa = redist503_sync_in_aunroll_vunroll_x_in_c1_eni67_503_739_wraddr_q;
    assign redist503_sync_in_aunroll_vunroll_x_in_c1_eni67_503_739_mem_ab = redist503_sync_in_aunroll_vunroll_x_in_c1_eni67_503_739_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist503_sync_in_aunroll_vunroll_x_in_c1_eni67_503_739_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist503_sync_in_aunroll_vunroll_x_in_c1_eni67_503_739_mem_aa),
        .data_a(redist503_sync_in_aunroll_vunroll_x_in_c1_eni67_503_739_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist503_sync_in_aunroll_vunroll_x_in_c1_eni67_503_739_mem_ab),
        .q_b(redist503_sync_in_aunroll_vunroll_x_in_c1_eni67_503_739_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist503_sync_in_aunroll_vunroll_x_in_c1_eni67_503_739_mem_q = redist503_sync_in_aunroll_vunroll_x_in_c1_eni67_503_739_mem_iq[31:0];

    // redist503_sync_in_aunroll_vunroll_x_in_c1_eni67_503_739_outputreg0(DELAY,3759)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist503_sync_in_aunroll_vunroll_x_in_c1_eni67_503_739_outputreg0_q <= redist503_sync_in_aunroll_vunroll_x_in_c1_eni67_503_739_mem_q;
        end
    end

    // redist246_sync_in_aunroll_vunroll_x_in_c1_eni67_247_739_rdcnt(ADD,2248)
    assign redist246_sync_in_aunroll_vunroll_x_in_c1_eni67_247_739_rdcnt_a = {1'b0, redist246_sync_in_aunroll_vunroll_x_in_c1_eni67_247_739_wraddr_q};
    assign redist246_sync_in_aunroll_vunroll_x_in_c1_eni67_247_739_rdcnt_b = {1'b0, redist246_sync_in_aunroll_vunroll_x_in_c1_eni67_247_739_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist246_sync_in_aunroll_vunroll_x_in_c1_eni67_247_739_rdcnt_o <= $unsigned(redist246_sync_in_aunroll_vunroll_x_in_c1_eni67_247_739_rdcnt_a) + $unsigned(redist246_sync_in_aunroll_vunroll_x_in_c1_eni67_247_739_rdcnt_b);
        end
    end
    assign redist246_sync_in_aunroll_vunroll_x_in_c1_eni67_247_739_rdcnt_q = redist246_sync_in_aunroll_vunroll_x_in_c1_eni67_247_739_rdcnt_o[10:0];

    // redist246_sync_in_aunroll_vunroll_x_in_c1_eni67_247_739_inputreg0(DELAY,2243)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist246_sync_in_aunroll_vunroll_x_in_c1_eni67_247_739_inputreg0_q <= in_c1_eni67_247;
        end
    end

    // redist246_sync_in_aunroll_vunroll_x_in_c1_eni67_247_739_wraddr(COUNTER,2246)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist246_sync_in_aunroll_vunroll_x_in_c1_eni67_247_739_wraddr_i <= $unsigned(redist246_sync_in_aunroll_vunroll_x_in_c1_eni67_247_739_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist246_sync_in_aunroll_vunroll_x_in_c1_eni67_247_739_wraddr_q = redist246_sync_in_aunroll_vunroll_x_in_c1_eni67_247_739_wraddr_i[9:0];

    // redist246_sync_in_aunroll_vunroll_x_in_c1_eni67_247_739_mem(DUALMEM,2245)
    assign redist246_sync_in_aunroll_vunroll_x_in_c1_eni67_247_739_mem_ia = redist246_sync_in_aunroll_vunroll_x_in_c1_eni67_247_739_inputreg0_q;
    assign redist246_sync_in_aunroll_vunroll_x_in_c1_eni67_247_739_mem_aa = redist246_sync_in_aunroll_vunroll_x_in_c1_eni67_247_739_wraddr_q;
    assign redist246_sync_in_aunroll_vunroll_x_in_c1_eni67_247_739_mem_ab = redist246_sync_in_aunroll_vunroll_x_in_c1_eni67_247_739_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist246_sync_in_aunroll_vunroll_x_in_c1_eni67_247_739_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist246_sync_in_aunroll_vunroll_x_in_c1_eni67_247_739_mem_aa),
        .data_a(redist246_sync_in_aunroll_vunroll_x_in_c1_eni67_247_739_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist246_sync_in_aunroll_vunroll_x_in_c1_eni67_247_739_mem_ab),
        .q_b(redist246_sync_in_aunroll_vunroll_x_in_c1_eni67_247_739_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist246_sync_in_aunroll_vunroll_x_in_c1_eni67_247_739_mem_q = redist246_sync_in_aunroll_vunroll_x_in_c1_eni67_247_739_mem_iq[31:0];

    // redist246_sync_in_aunroll_vunroll_x_in_c1_eni67_247_739_outputreg0(DELAY,2244)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist246_sync_in_aunroll_vunroll_x_in_c1_eni67_247_739_outputreg0_q <= redist246_sync_in_aunroll_vunroll_x_in_c1_eni67_247_739_mem_q;
        end
    end

    // redist247_sync_in_aunroll_vunroll_x_in_c1_eni67_248_740_offset(CONSTANT,2253)
    assign redist247_sync_in_aunroll_vunroll_x_in_c1_eni67_248_740_offset_q = 10'b0100100001;

    // redist504_sync_in_aunroll_vunroll_x_in_c1_eni67_504_740_rdcnt(ADD,3769)
    assign redist504_sync_in_aunroll_vunroll_x_in_c1_eni67_504_740_rdcnt_a = {1'b0, redist504_sync_in_aunroll_vunroll_x_in_c1_eni67_504_740_wraddr_q};
    assign redist504_sync_in_aunroll_vunroll_x_in_c1_eni67_504_740_rdcnt_b = {1'b0, redist247_sync_in_aunroll_vunroll_x_in_c1_eni67_248_740_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist504_sync_in_aunroll_vunroll_x_in_c1_eni67_504_740_rdcnt_o <= $unsigned(redist504_sync_in_aunroll_vunroll_x_in_c1_eni67_504_740_rdcnt_a) + $unsigned(redist504_sync_in_aunroll_vunroll_x_in_c1_eni67_504_740_rdcnt_b);
        end
    end
    assign redist504_sync_in_aunroll_vunroll_x_in_c1_eni67_504_740_rdcnt_q = redist504_sync_in_aunroll_vunroll_x_in_c1_eni67_504_740_rdcnt_o[10:0];

    // redist504_sync_in_aunroll_vunroll_x_in_c1_eni67_504_740_inputreg0(DELAY,3764)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist504_sync_in_aunroll_vunroll_x_in_c1_eni67_504_740_inputreg0_q <= in_c1_eni67_504;
        end
    end

    // redist504_sync_in_aunroll_vunroll_x_in_c1_eni67_504_740_wraddr(COUNTER,3767)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist504_sync_in_aunroll_vunroll_x_in_c1_eni67_504_740_wraddr_i <= $unsigned(redist504_sync_in_aunroll_vunroll_x_in_c1_eni67_504_740_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist504_sync_in_aunroll_vunroll_x_in_c1_eni67_504_740_wraddr_q = redist504_sync_in_aunroll_vunroll_x_in_c1_eni67_504_740_wraddr_i[9:0];

    // redist504_sync_in_aunroll_vunroll_x_in_c1_eni67_504_740_mem(DUALMEM,3766)
    assign redist504_sync_in_aunroll_vunroll_x_in_c1_eni67_504_740_mem_ia = redist504_sync_in_aunroll_vunroll_x_in_c1_eni67_504_740_inputreg0_q;
    assign redist504_sync_in_aunroll_vunroll_x_in_c1_eni67_504_740_mem_aa = redist504_sync_in_aunroll_vunroll_x_in_c1_eni67_504_740_wraddr_q;
    assign redist504_sync_in_aunroll_vunroll_x_in_c1_eni67_504_740_mem_ab = redist504_sync_in_aunroll_vunroll_x_in_c1_eni67_504_740_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist504_sync_in_aunroll_vunroll_x_in_c1_eni67_504_740_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist504_sync_in_aunroll_vunroll_x_in_c1_eni67_504_740_mem_aa),
        .data_a(redist504_sync_in_aunroll_vunroll_x_in_c1_eni67_504_740_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist504_sync_in_aunroll_vunroll_x_in_c1_eni67_504_740_mem_ab),
        .q_b(redist504_sync_in_aunroll_vunroll_x_in_c1_eni67_504_740_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist504_sync_in_aunroll_vunroll_x_in_c1_eni67_504_740_mem_q = redist504_sync_in_aunroll_vunroll_x_in_c1_eni67_504_740_mem_iq[31:0];

    // redist504_sync_in_aunroll_vunroll_x_in_c1_eni67_504_740_outputreg0(DELAY,3765)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist504_sync_in_aunroll_vunroll_x_in_c1_eni67_504_740_outputreg0_q <= redist504_sync_in_aunroll_vunroll_x_in_c1_eni67_504_740_mem_q;
        end
    end

    // redist247_sync_in_aunroll_vunroll_x_in_c1_eni67_248_740_rdcnt(ADD,2254)
    assign redist247_sync_in_aunroll_vunroll_x_in_c1_eni67_248_740_rdcnt_a = {1'b0, redist247_sync_in_aunroll_vunroll_x_in_c1_eni67_248_740_wraddr_q};
    assign redist247_sync_in_aunroll_vunroll_x_in_c1_eni67_248_740_rdcnt_b = {1'b0, redist247_sync_in_aunroll_vunroll_x_in_c1_eni67_248_740_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist247_sync_in_aunroll_vunroll_x_in_c1_eni67_248_740_rdcnt_o <= $unsigned(redist247_sync_in_aunroll_vunroll_x_in_c1_eni67_248_740_rdcnt_a) + $unsigned(redist247_sync_in_aunroll_vunroll_x_in_c1_eni67_248_740_rdcnt_b);
        end
    end
    assign redist247_sync_in_aunroll_vunroll_x_in_c1_eni67_248_740_rdcnt_q = redist247_sync_in_aunroll_vunroll_x_in_c1_eni67_248_740_rdcnt_o[10:0];

    // redist247_sync_in_aunroll_vunroll_x_in_c1_eni67_248_740_inputreg0(DELAY,2249)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist247_sync_in_aunroll_vunroll_x_in_c1_eni67_248_740_inputreg0_q <= in_c1_eni67_248;
        end
    end

    // redist247_sync_in_aunroll_vunroll_x_in_c1_eni67_248_740_wraddr(COUNTER,2252)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist247_sync_in_aunroll_vunroll_x_in_c1_eni67_248_740_wraddr_i <= $unsigned(redist247_sync_in_aunroll_vunroll_x_in_c1_eni67_248_740_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist247_sync_in_aunroll_vunroll_x_in_c1_eni67_248_740_wraddr_q = redist247_sync_in_aunroll_vunroll_x_in_c1_eni67_248_740_wraddr_i[9:0];

    // redist247_sync_in_aunroll_vunroll_x_in_c1_eni67_248_740_mem(DUALMEM,2251)
    assign redist247_sync_in_aunroll_vunroll_x_in_c1_eni67_248_740_mem_ia = redist247_sync_in_aunroll_vunroll_x_in_c1_eni67_248_740_inputreg0_q;
    assign redist247_sync_in_aunroll_vunroll_x_in_c1_eni67_248_740_mem_aa = redist247_sync_in_aunroll_vunroll_x_in_c1_eni67_248_740_wraddr_q;
    assign redist247_sync_in_aunroll_vunroll_x_in_c1_eni67_248_740_mem_ab = redist247_sync_in_aunroll_vunroll_x_in_c1_eni67_248_740_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist247_sync_in_aunroll_vunroll_x_in_c1_eni67_248_740_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist247_sync_in_aunroll_vunroll_x_in_c1_eni67_248_740_mem_aa),
        .data_a(redist247_sync_in_aunroll_vunroll_x_in_c1_eni67_248_740_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist247_sync_in_aunroll_vunroll_x_in_c1_eni67_248_740_mem_ab),
        .q_b(redist247_sync_in_aunroll_vunroll_x_in_c1_eni67_248_740_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist247_sync_in_aunroll_vunroll_x_in_c1_eni67_248_740_mem_q = redist247_sync_in_aunroll_vunroll_x_in_c1_eni67_248_740_mem_iq[31:0];

    // redist247_sync_in_aunroll_vunroll_x_in_c1_eni67_248_740_outputreg0(DELAY,2250)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist247_sync_in_aunroll_vunroll_x_in_c1_eni67_248_740_outputreg0_q <= redist247_sync_in_aunroll_vunroll_x_in_c1_eni67_248_740_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod728_cnn2479_dspb_native_dot_product_vunroll_x(BLACKBOX,130)@1831
    // in in_0@1832
    // in in_1@1832
    // in in_scalarProductPortChainin@1832
    // out out_primWireOut@1837
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000122Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod728_cnn2479_dspb_native_dot_product_vunroll_x (
        .in_0(redist247_sync_in_aunroll_vunroll_x_in_c1_eni67_248_740_outputreg0_q),
        .in_1(redist504_sync_in_aunroll_vunroll_x_in_c1_eni67_504_740_outputreg0_q),
        .in_2(redist246_sync_in_aunroll_vunroll_x_in_c1_eni67_247_739_outputreg0_q),
        .in_3(redist503_sync_in_aunroll_vunroll_x_in_c1_eni67_503_739_outputreg0_q),
        .in_scalarProductPortChainin(redist520_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod723_cnn2473_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod728_cnn2479_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist519_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod728_cnn2479_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,660)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist519_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod728_cnn2479_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod728_cnn2479_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist248_sync_in_aunroll_vunroll_x_in_c1_eni67_249_745_offset(CONSTANT,2259)
    assign redist248_sync_in_aunroll_vunroll_x_in_c1_eni67_249_745_offset_q = 10'b0100011100;

    // redist505_sync_in_aunroll_vunroll_x_in_c1_eni67_505_745_rdcnt(ADD,3775)
    assign redist505_sync_in_aunroll_vunroll_x_in_c1_eni67_505_745_rdcnt_a = {1'b0, redist505_sync_in_aunroll_vunroll_x_in_c1_eni67_505_745_wraddr_q};
    assign redist505_sync_in_aunroll_vunroll_x_in_c1_eni67_505_745_rdcnt_b = {1'b0, redist248_sync_in_aunroll_vunroll_x_in_c1_eni67_249_745_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist505_sync_in_aunroll_vunroll_x_in_c1_eni67_505_745_rdcnt_o <= $unsigned(redist505_sync_in_aunroll_vunroll_x_in_c1_eni67_505_745_rdcnt_a) + $unsigned(redist505_sync_in_aunroll_vunroll_x_in_c1_eni67_505_745_rdcnt_b);
        end
    end
    assign redist505_sync_in_aunroll_vunroll_x_in_c1_eni67_505_745_rdcnt_q = redist505_sync_in_aunroll_vunroll_x_in_c1_eni67_505_745_rdcnt_o[10:0];

    // redist505_sync_in_aunroll_vunroll_x_in_c1_eni67_505_745_inputreg0(DELAY,3770)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist505_sync_in_aunroll_vunroll_x_in_c1_eni67_505_745_inputreg0_q <= in_c1_eni67_505;
        end
    end

    // redist505_sync_in_aunroll_vunroll_x_in_c1_eni67_505_745_wraddr(COUNTER,3773)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist505_sync_in_aunroll_vunroll_x_in_c1_eni67_505_745_wraddr_i <= $unsigned(redist505_sync_in_aunroll_vunroll_x_in_c1_eni67_505_745_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist505_sync_in_aunroll_vunroll_x_in_c1_eni67_505_745_wraddr_q = redist505_sync_in_aunroll_vunroll_x_in_c1_eni67_505_745_wraddr_i[9:0];

    // redist505_sync_in_aunroll_vunroll_x_in_c1_eni67_505_745_mem(DUALMEM,3772)
    assign redist505_sync_in_aunroll_vunroll_x_in_c1_eni67_505_745_mem_ia = redist505_sync_in_aunroll_vunroll_x_in_c1_eni67_505_745_inputreg0_q;
    assign redist505_sync_in_aunroll_vunroll_x_in_c1_eni67_505_745_mem_aa = redist505_sync_in_aunroll_vunroll_x_in_c1_eni67_505_745_wraddr_q;
    assign redist505_sync_in_aunroll_vunroll_x_in_c1_eni67_505_745_mem_ab = redist505_sync_in_aunroll_vunroll_x_in_c1_eni67_505_745_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist505_sync_in_aunroll_vunroll_x_in_c1_eni67_505_745_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist505_sync_in_aunroll_vunroll_x_in_c1_eni67_505_745_mem_aa),
        .data_a(redist505_sync_in_aunroll_vunroll_x_in_c1_eni67_505_745_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist505_sync_in_aunroll_vunroll_x_in_c1_eni67_505_745_mem_ab),
        .q_b(redist505_sync_in_aunroll_vunroll_x_in_c1_eni67_505_745_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist505_sync_in_aunroll_vunroll_x_in_c1_eni67_505_745_mem_q = redist505_sync_in_aunroll_vunroll_x_in_c1_eni67_505_745_mem_iq[31:0];

    // redist505_sync_in_aunroll_vunroll_x_in_c1_eni67_505_745_outputreg0(DELAY,3771)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist505_sync_in_aunroll_vunroll_x_in_c1_eni67_505_745_outputreg0_q <= redist505_sync_in_aunroll_vunroll_x_in_c1_eni67_505_745_mem_q;
        end
    end

    // redist248_sync_in_aunroll_vunroll_x_in_c1_eni67_249_745_rdcnt(ADD,2260)
    assign redist248_sync_in_aunroll_vunroll_x_in_c1_eni67_249_745_rdcnt_a = {1'b0, redist248_sync_in_aunroll_vunroll_x_in_c1_eni67_249_745_wraddr_q};
    assign redist248_sync_in_aunroll_vunroll_x_in_c1_eni67_249_745_rdcnt_b = {1'b0, redist248_sync_in_aunroll_vunroll_x_in_c1_eni67_249_745_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist248_sync_in_aunroll_vunroll_x_in_c1_eni67_249_745_rdcnt_o <= $unsigned(redist248_sync_in_aunroll_vunroll_x_in_c1_eni67_249_745_rdcnt_a) + $unsigned(redist248_sync_in_aunroll_vunroll_x_in_c1_eni67_249_745_rdcnt_b);
        end
    end
    assign redist248_sync_in_aunroll_vunroll_x_in_c1_eni67_249_745_rdcnt_q = redist248_sync_in_aunroll_vunroll_x_in_c1_eni67_249_745_rdcnt_o[10:0];

    // redist248_sync_in_aunroll_vunroll_x_in_c1_eni67_249_745_inputreg0(DELAY,2255)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist248_sync_in_aunroll_vunroll_x_in_c1_eni67_249_745_inputreg0_q <= in_c1_eni67_249;
        end
    end

    // redist248_sync_in_aunroll_vunroll_x_in_c1_eni67_249_745_wraddr(COUNTER,2258)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist248_sync_in_aunroll_vunroll_x_in_c1_eni67_249_745_wraddr_i <= $unsigned(redist248_sync_in_aunroll_vunroll_x_in_c1_eni67_249_745_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist248_sync_in_aunroll_vunroll_x_in_c1_eni67_249_745_wraddr_q = redist248_sync_in_aunroll_vunroll_x_in_c1_eni67_249_745_wraddr_i[9:0];

    // redist248_sync_in_aunroll_vunroll_x_in_c1_eni67_249_745_mem(DUALMEM,2257)
    assign redist248_sync_in_aunroll_vunroll_x_in_c1_eni67_249_745_mem_ia = redist248_sync_in_aunroll_vunroll_x_in_c1_eni67_249_745_inputreg0_q;
    assign redist248_sync_in_aunroll_vunroll_x_in_c1_eni67_249_745_mem_aa = redist248_sync_in_aunroll_vunroll_x_in_c1_eni67_249_745_wraddr_q;
    assign redist248_sync_in_aunroll_vunroll_x_in_c1_eni67_249_745_mem_ab = redist248_sync_in_aunroll_vunroll_x_in_c1_eni67_249_745_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist248_sync_in_aunroll_vunroll_x_in_c1_eni67_249_745_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist248_sync_in_aunroll_vunroll_x_in_c1_eni67_249_745_mem_aa),
        .data_a(redist248_sync_in_aunroll_vunroll_x_in_c1_eni67_249_745_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist248_sync_in_aunroll_vunroll_x_in_c1_eni67_249_745_mem_ab),
        .q_b(redist248_sync_in_aunroll_vunroll_x_in_c1_eni67_249_745_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist248_sync_in_aunroll_vunroll_x_in_c1_eni67_249_745_mem_q = redist248_sync_in_aunroll_vunroll_x_in_c1_eni67_249_745_mem_iq[31:0];

    // redist248_sync_in_aunroll_vunroll_x_in_c1_eni67_249_745_outputreg0(DELAY,2256)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist248_sync_in_aunroll_vunroll_x_in_c1_eni67_249_745_outputreg0_q <= redist248_sync_in_aunroll_vunroll_x_in_c1_eni67_249_745_mem_q;
        end
    end

    // redist249_sync_in_aunroll_vunroll_x_in_c1_eni67_250_746_offset(CONSTANT,2265)
    assign redist249_sync_in_aunroll_vunroll_x_in_c1_eni67_250_746_offset_q = 10'b0100011011;

    // redist506_sync_in_aunroll_vunroll_x_in_c1_eni67_506_746_rdcnt(ADD,3781)
    assign redist506_sync_in_aunroll_vunroll_x_in_c1_eni67_506_746_rdcnt_a = {1'b0, redist506_sync_in_aunroll_vunroll_x_in_c1_eni67_506_746_wraddr_q};
    assign redist506_sync_in_aunroll_vunroll_x_in_c1_eni67_506_746_rdcnt_b = {1'b0, redist249_sync_in_aunroll_vunroll_x_in_c1_eni67_250_746_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist506_sync_in_aunroll_vunroll_x_in_c1_eni67_506_746_rdcnt_o <= $unsigned(redist506_sync_in_aunroll_vunroll_x_in_c1_eni67_506_746_rdcnt_a) + $unsigned(redist506_sync_in_aunroll_vunroll_x_in_c1_eni67_506_746_rdcnt_b);
        end
    end
    assign redist506_sync_in_aunroll_vunroll_x_in_c1_eni67_506_746_rdcnt_q = redist506_sync_in_aunroll_vunroll_x_in_c1_eni67_506_746_rdcnt_o[10:0];

    // redist506_sync_in_aunroll_vunroll_x_in_c1_eni67_506_746_inputreg0(DELAY,3776)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist506_sync_in_aunroll_vunroll_x_in_c1_eni67_506_746_inputreg0_q <= in_c1_eni67_506;
        end
    end

    // redist506_sync_in_aunroll_vunroll_x_in_c1_eni67_506_746_wraddr(COUNTER,3779)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist506_sync_in_aunroll_vunroll_x_in_c1_eni67_506_746_wraddr_i <= $unsigned(redist506_sync_in_aunroll_vunroll_x_in_c1_eni67_506_746_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist506_sync_in_aunroll_vunroll_x_in_c1_eni67_506_746_wraddr_q = redist506_sync_in_aunroll_vunroll_x_in_c1_eni67_506_746_wraddr_i[9:0];

    // redist506_sync_in_aunroll_vunroll_x_in_c1_eni67_506_746_mem(DUALMEM,3778)
    assign redist506_sync_in_aunroll_vunroll_x_in_c1_eni67_506_746_mem_ia = redist506_sync_in_aunroll_vunroll_x_in_c1_eni67_506_746_inputreg0_q;
    assign redist506_sync_in_aunroll_vunroll_x_in_c1_eni67_506_746_mem_aa = redist506_sync_in_aunroll_vunroll_x_in_c1_eni67_506_746_wraddr_q;
    assign redist506_sync_in_aunroll_vunroll_x_in_c1_eni67_506_746_mem_ab = redist506_sync_in_aunroll_vunroll_x_in_c1_eni67_506_746_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist506_sync_in_aunroll_vunroll_x_in_c1_eni67_506_746_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist506_sync_in_aunroll_vunroll_x_in_c1_eni67_506_746_mem_aa),
        .data_a(redist506_sync_in_aunroll_vunroll_x_in_c1_eni67_506_746_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist506_sync_in_aunroll_vunroll_x_in_c1_eni67_506_746_mem_ab),
        .q_b(redist506_sync_in_aunroll_vunroll_x_in_c1_eni67_506_746_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist506_sync_in_aunroll_vunroll_x_in_c1_eni67_506_746_mem_q = redist506_sync_in_aunroll_vunroll_x_in_c1_eni67_506_746_mem_iq[31:0];

    // redist506_sync_in_aunroll_vunroll_x_in_c1_eni67_506_746_outputreg0(DELAY,3777)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist506_sync_in_aunroll_vunroll_x_in_c1_eni67_506_746_outputreg0_q <= redist506_sync_in_aunroll_vunroll_x_in_c1_eni67_506_746_mem_q;
        end
    end

    // redist249_sync_in_aunroll_vunroll_x_in_c1_eni67_250_746_rdcnt(ADD,2266)
    assign redist249_sync_in_aunroll_vunroll_x_in_c1_eni67_250_746_rdcnt_a = {1'b0, redist249_sync_in_aunroll_vunroll_x_in_c1_eni67_250_746_wraddr_q};
    assign redist249_sync_in_aunroll_vunroll_x_in_c1_eni67_250_746_rdcnt_b = {1'b0, redist249_sync_in_aunroll_vunroll_x_in_c1_eni67_250_746_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist249_sync_in_aunroll_vunroll_x_in_c1_eni67_250_746_rdcnt_o <= $unsigned(redist249_sync_in_aunroll_vunroll_x_in_c1_eni67_250_746_rdcnt_a) + $unsigned(redist249_sync_in_aunroll_vunroll_x_in_c1_eni67_250_746_rdcnt_b);
        end
    end
    assign redist249_sync_in_aunroll_vunroll_x_in_c1_eni67_250_746_rdcnt_q = redist249_sync_in_aunroll_vunroll_x_in_c1_eni67_250_746_rdcnt_o[10:0];

    // redist249_sync_in_aunroll_vunroll_x_in_c1_eni67_250_746_inputreg0(DELAY,2261)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist249_sync_in_aunroll_vunroll_x_in_c1_eni67_250_746_inputreg0_q <= in_c1_eni67_250;
        end
    end

    // redist249_sync_in_aunroll_vunroll_x_in_c1_eni67_250_746_wraddr(COUNTER,2264)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist249_sync_in_aunroll_vunroll_x_in_c1_eni67_250_746_wraddr_i <= $unsigned(redist249_sync_in_aunroll_vunroll_x_in_c1_eni67_250_746_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist249_sync_in_aunroll_vunroll_x_in_c1_eni67_250_746_wraddr_q = redist249_sync_in_aunroll_vunroll_x_in_c1_eni67_250_746_wraddr_i[9:0];

    // redist249_sync_in_aunroll_vunroll_x_in_c1_eni67_250_746_mem(DUALMEM,2263)
    assign redist249_sync_in_aunroll_vunroll_x_in_c1_eni67_250_746_mem_ia = redist249_sync_in_aunroll_vunroll_x_in_c1_eni67_250_746_inputreg0_q;
    assign redist249_sync_in_aunroll_vunroll_x_in_c1_eni67_250_746_mem_aa = redist249_sync_in_aunroll_vunroll_x_in_c1_eni67_250_746_wraddr_q;
    assign redist249_sync_in_aunroll_vunroll_x_in_c1_eni67_250_746_mem_ab = redist249_sync_in_aunroll_vunroll_x_in_c1_eni67_250_746_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist249_sync_in_aunroll_vunroll_x_in_c1_eni67_250_746_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist249_sync_in_aunroll_vunroll_x_in_c1_eni67_250_746_mem_aa),
        .data_a(redist249_sync_in_aunroll_vunroll_x_in_c1_eni67_250_746_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist249_sync_in_aunroll_vunroll_x_in_c1_eni67_250_746_mem_ab),
        .q_b(redist249_sync_in_aunroll_vunroll_x_in_c1_eni67_250_746_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist249_sync_in_aunroll_vunroll_x_in_c1_eni67_250_746_mem_q = redist249_sync_in_aunroll_vunroll_x_in_c1_eni67_250_746_mem_iq[31:0];

    // redist249_sync_in_aunroll_vunroll_x_in_c1_eni67_250_746_outputreg0(DELAY,2262)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist249_sync_in_aunroll_vunroll_x_in_c1_eni67_250_746_outputreg0_q <= redist249_sync_in_aunroll_vunroll_x_in_c1_eni67_250_746_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod733_cnn2486_dspb_native_dot_product_vunroll_x(BLACKBOX,131)@1837
    // in in_0@1838
    // in in_1@1838
    // in in_scalarProductPortChainin@1838
    // out out_primWireOut@1843
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000123Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod733_cnn2486_dspb_native_dot_product_vunroll_x (
        .in_0(redist249_sync_in_aunroll_vunroll_x_in_c1_eni67_250_746_outputreg0_q),
        .in_1(redist506_sync_in_aunroll_vunroll_x_in_c1_eni67_506_746_outputreg0_q),
        .in_2(redist248_sync_in_aunroll_vunroll_x_in_c1_eni67_249_745_outputreg0_q),
        .in_3(redist505_sync_in_aunroll_vunroll_x_in_c1_eni67_505_745_outputreg0_q),
        .in_scalarProductPortChainin(redist519_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod728_cnn2479_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod733_cnn2486_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist518_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod733_cnn2486_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,659)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist518_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod733_cnn2486_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod733_cnn2486_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist250_sync_in_aunroll_vunroll_x_in_c1_eni67_251_751_offset(CONSTANT,2271)
    assign redist250_sync_in_aunroll_vunroll_x_in_c1_eni67_251_751_offset_q = 10'b0100010110;

    // redist507_sync_in_aunroll_vunroll_x_in_c1_eni67_507_751_rdcnt(ADD,3787)
    assign redist507_sync_in_aunroll_vunroll_x_in_c1_eni67_507_751_rdcnt_a = {1'b0, redist507_sync_in_aunroll_vunroll_x_in_c1_eni67_507_751_wraddr_q};
    assign redist507_sync_in_aunroll_vunroll_x_in_c1_eni67_507_751_rdcnt_b = {1'b0, redist250_sync_in_aunroll_vunroll_x_in_c1_eni67_251_751_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist507_sync_in_aunroll_vunroll_x_in_c1_eni67_507_751_rdcnt_o <= $unsigned(redist507_sync_in_aunroll_vunroll_x_in_c1_eni67_507_751_rdcnt_a) + $unsigned(redist507_sync_in_aunroll_vunroll_x_in_c1_eni67_507_751_rdcnt_b);
        end
    end
    assign redist507_sync_in_aunroll_vunroll_x_in_c1_eni67_507_751_rdcnt_q = redist507_sync_in_aunroll_vunroll_x_in_c1_eni67_507_751_rdcnt_o[10:0];

    // redist507_sync_in_aunroll_vunroll_x_in_c1_eni67_507_751_inputreg0(DELAY,3782)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist507_sync_in_aunroll_vunroll_x_in_c1_eni67_507_751_inputreg0_q <= in_c1_eni67_507;
        end
    end

    // redist507_sync_in_aunroll_vunroll_x_in_c1_eni67_507_751_wraddr(COUNTER,3785)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist507_sync_in_aunroll_vunroll_x_in_c1_eni67_507_751_wraddr_i <= $unsigned(redist507_sync_in_aunroll_vunroll_x_in_c1_eni67_507_751_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist507_sync_in_aunroll_vunroll_x_in_c1_eni67_507_751_wraddr_q = redist507_sync_in_aunroll_vunroll_x_in_c1_eni67_507_751_wraddr_i[9:0];

    // redist507_sync_in_aunroll_vunroll_x_in_c1_eni67_507_751_mem(DUALMEM,3784)
    assign redist507_sync_in_aunroll_vunroll_x_in_c1_eni67_507_751_mem_ia = redist507_sync_in_aunroll_vunroll_x_in_c1_eni67_507_751_inputreg0_q;
    assign redist507_sync_in_aunroll_vunroll_x_in_c1_eni67_507_751_mem_aa = redist507_sync_in_aunroll_vunroll_x_in_c1_eni67_507_751_wraddr_q;
    assign redist507_sync_in_aunroll_vunroll_x_in_c1_eni67_507_751_mem_ab = redist507_sync_in_aunroll_vunroll_x_in_c1_eni67_507_751_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist507_sync_in_aunroll_vunroll_x_in_c1_eni67_507_751_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist507_sync_in_aunroll_vunroll_x_in_c1_eni67_507_751_mem_aa),
        .data_a(redist507_sync_in_aunroll_vunroll_x_in_c1_eni67_507_751_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist507_sync_in_aunroll_vunroll_x_in_c1_eni67_507_751_mem_ab),
        .q_b(redist507_sync_in_aunroll_vunroll_x_in_c1_eni67_507_751_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist507_sync_in_aunroll_vunroll_x_in_c1_eni67_507_751_mem_q = redist507_sync_in_aunroll_vunroll_x_in_c1_eni67_507_751_mem_iq[31:0];

    // redist507_sync_in_aunroll_vunroll_x_in_c1_eni67_507_751_outputreg0(DELAY,3783)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist507_sync_in_aunroll_vunroll_x_in_c1_eni67_507_751_outputreg0_q <= redist507_sync_in_aunroll_vunroll_x_in_c1_eni67_507_751_mem_q;
        end
    end

    // redist250_sync_in_aunroll_vunroll_x_in_c1_eni67_251_751_rdcnt(ADD,2272)
    assign redist250_sync_in_aunroll_vunroll_x_in_c1_eni67_251_751_rdcnt_a = {1'b0, redist250_sync_in_aunroll_vunroll_x_in_c1_eni67_251_751_wraddr_q};
    assign redist250_sync_in_aunroll_vunroll_x_in_c1_eni67_251_751_rdcnt_b = {1'b0, redist250_sync_in_aunroll_vunroll_x_in_c1_eni67_251_751_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist250_sync_in_aunroll_vunroll_x_in_c1_eni67_251_751_rdcnt_o <= $unsigned(redist250_sync_in_aunroll_vunroll_x_in_c1_eni67_251_751_rdcnt_a) + $unsigned(redist250_sync_in_aunroll_vunroll_x_in_c1_eni67_251_751_rdcnt_b);
        end
    end
    assign redist250_sync_in_aunroll_vunroll_x_in_c1_eni67_251_751_rdcnt_q = redist250_sync_in_aunroll_vunroll_x_in_c1_eni67_251_751_rdcnt_o[10:0];

    // redist250_sync_in_aunroll_vunroll_x_in_c1_eni67_251_751_inputreg0(DELAY,2267)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist250_sync_in_aunroll_vunroll_x_in_c1_eni67_251_751_inputreg0_q <= in_c1_eni67_251;
        end
    end

    // redist250_sync_in_aunroll_vunroll_x_in_c1_eni67_251_751_wraddr(COUNTER,2270)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist250_sync_in_aunroll_vunroll_x_in_c1_eni67_251_751_wraddr_i <= $unsigned(redist250_sync_in_aunroll_vunroll_x_in_c1_eni67_251_751_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist250_sync_in_aunroll_vunroll_x_in_c1_eni67_251_751_wraddr_q = redist250_sync_in_aunroll_vunroll_x_in_c1_eni67_251_751_wraddr_i[9:0];

    // redist250_sync_in_aunroll_vunroll_x_in_c1_eni67_251_751_mem(DUALMEM,2269)
    assign redist250_sync_in_aunroll_vunroll_x_in_c1_eni67_251_751_mem_ia = redist250_sync_in_aunroll_vunroll_x_in_c1_eni67_251_751_inputreg0_q;
    assign redist250_sync_in_aunroll_vunroll_x_in_c1_eni67_251_751_mem_aa = redist250_sync_in_aunroll_vunroll_x_in_c1_eni67_251_751_wraddr_q;
    assign redist250_sync_in_aunroll_vunroll_x_in_c1_eni67_251_751_mem_ab = redist250_sync_in_aunroll_vunroll_x_in_c1_eni67_251_751_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist250_sync_in_aunroll_vunroll_x_in_c1_eni67_251_751_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist250_sync_in_aunroll_vunroll_x_in_c1_eni67_251_751_mem_aa),
        .data_a(redist250_sync_in_aunroll_vunroll_x_in_c1_eni67_251_751_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist250_sync_in_aunroll_vunroll_x_in_c1_eni67_251_751_mem_ab),
        .q_b(redist250_sync_in_aunroll_vunroll_x_in_c1_eni67_251_751_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist250_sync_in_aunroll_vunroll_x_in_c1_eni67_251_751_mem_q = redist250_sync_in_aunroll_vunroll_x_in_c1_eni67_251_751_mem_iq[31:0];

    // redist250_sync_in_aunroll_vunroll_x_in_c1_eni67_251_751_outputreg0(DELAY,2268)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist250_sync_in_aunroll_vunroll_x_in_c1_eni67_251_751_outputreg0_q <= redist250_sync_in_aunroll_vunroll_x_in_c1_eni67_251_751_mem_q;
        end
    end

    // redist251_sync_in_aunroll_vunroll_x_in_c1_eni67_252_752_offset(CONSTANT,2277)
    assign redist251_sync_in_aunroll_vunroll_x_in_c1_eni67_252_752_offset_q = 10'b0100010101;

    // redist508_sync_in_aunroll_vunroll_x_in_c1_eni67_508_752_rdcnt(ADD,3793)
    assign redist508_sync_in_aunroll_vunroll_x_in_c1_eni67_508_752_rdcnt_a = {1'b0, redist508_sync_in_aunroll_vunroll_x_in_c1_eni67_508_752_wraddr_q};
    assign redist508_sync_in_aunroll_vunroll_x_in_c1_eni67_508_752_rdcnt_b = {1'b0, redist251_sync_in_aunroll_vunroll_x_in_c1_eni67_252_752_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist508_sync_in_aunroll_vunroll_x_in_c1_eni67_508_752_rdcnt_o <= $unsigned(redist508_sync_in_aunroll_vunroll_x_in_c1_eni67_508_752_rdcnt_a) + $unsigned(redist508_sync_in_aunroll_vunroll_x_in_c1_eni67_508_752_rdcnt_b);
        end
    end
    assign redist508_sync_in_aunroll_vunroll_x_in_c1_eni67_508_752_rdcnt_q = redist508_sync_in_aunroll_vunroll_x_in_c1_eni67_508_752_rdcnt_o[10:0];

    // redist508_sync_in_aunroll_vunroll_x_in_c1_eni67_508_752_inputreg0(DELAY,3788)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist508_sync_in_aunroll_vunroll_x_in_c1_eni67_508_752_inputreg0_q <= in_c1_eni67_508;
        end
    end

    // redist508_sync_in_aunroll_vunroll_x_in_c1_eni67_508_752_wraddr(COUNTER,3791)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist508_sync_in_aunroll_vunroll_x_in_c1_eni67_508_752_wraddr_i <= $unsigned(redist508_sync_in_aunroll_vunroll_x_in_c1_eni67_508_752_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist508_sync_in_aunroll_vunroll_x_in_c1_eni67_508_752_wraddr_q = redist508_sync_in_aunroll_vunroll_x_in_c1_eni67_508_752_wraddr_i[9:0];

    // redist508_sync_in_aunroll_vunroll_x_in_c1_eni67_508_752_mem(DUALMEM,3790)
    assign redist508_sync_in_aunroll_vunroll_x_in_c1_eni67_508_752_mem_ia = redist508_sync_in_aunroll_vunroll_x_in_c1_eni67_508_752_inputreg0_q;
    assign redist508_sync_in_aunroll_vunroll_x_in_c1_eni67_508_752_mem_aa = redist508_sync_in_aunroll_vunroll_x_in_c1_eni67_508_752_wraddr_q;
    assign redist508_sync_in_aunroll_vunroll_x_in_c1_eni67_508_752_mem_ab = redist508_sync_in_aunroll_vunroll_x_in_c1_eni67_508_752_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist508_sync_in_aunroll_vunroll_x_in_c1_eni67_508_752_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist508_sync_in_aunroll_vunroll_x_in_c1_eni67_508_752_mem_aa),
        .data_a(redist508_sync_in_aunroll_vunroll_x_in_c1_eni67_508_752_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist508_sync_in_aunroll_vunroll_x_in_c1_eni67_508_752_mem_ab),
        .q_b(redist508_sync_in_aunroll_vunroll_x_in_c1_eni67_508_752_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist508_sync_in_aunroll_vunroll_x_in_c1_eni67_508_752_mem_q = redist508_sync_in_aunroll_vunroll_x_in_c1_eni67_508_752_mem_iq[31:0];

    // redist508_sync_in_aunroll_vunroll_x_in_c1_eni67_508_752_outputreg0(DELAY,3789)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist508_sync_in_aunroll_vunroll_x_in_c1_eni67_508_752_outputreg0_q <= redist508_sync_in_aunroll_vunroll_x_in_c1_eni67_508_752_mem_q;
        end
    end

    // redist251_sync_in_aunroll_vunroll_x_in_c1_eni67_252_752_rdcnt(ADD,2278)
    assign redist251_sync_in_aunroll_vunroll_x_in_c1_eni67_252_752_rdcnt_a = {1'b0, redist251_sync_in_aunroll_vunroll_x_in_c1_eni67_252_752_wraddr_q};
    assign redist251_sync_in_aunroll_vunroll_x_in_c1_eni67_252_752_rdcnt_b = {1'b0, redist251_sync_in_aunroll_vunroll_x_in_c1_eni67_252_752_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist251_sync_in_aunroll_vunroll_x_in_c1_eni67_252_752_rdcnt_o <= $unsigned(redist251_sync_in_aunroll_vunroll_x_in_c1_eni67_252_752_rdcnt_a) + $unsigned(redist251_sync_in_aunroll_vunroll_x_in_c1_eni67_252_752_rdcnt_b);
        end
    end
    assign redist251_sync_in_aunroll_vunroll_x_in_c1_eni67_252_752_rdcnt_q = redist251_sync_in_aunroll_vunroll_x_in_c1_eni67_252_752_rdcnt_o[10:0];

    // redist251_sync_in_aunroll_vunroll_x_in_c1_eni67_252_752_inputreg0(DELAY,2273)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist251_sync_in_aunroll_vunroll_x_in_c1_eni67_252_752_inputreg0_q <= in_c1_eni67_252;
        end
    end

    // redist251_sync_in_aunroll_vunroll_x_in_c1_eni67_252_752_wraddr(COUNTER,2276)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist251_sync_in_aunroll_vunroll_x_in_c1_eni67_252_752_wraddr_i <= $unsigned(redist251_sync_in_aunroll_vunroll_x_in_c1_eni67_252_752_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist251_sync_in_aunroll_vunroll_x_in_c1_eni67_252_752_wraddr_q = redist251_sync_in_aunroll_vunroll_x_in_c1_eni67_252_752_wraddr_i[9:0];

    // redist251_sync_in_aunroll_vunroll_x_in_c1_eni67_252_752_mem(DUALMEM,2275)
    assign redist251_sync_in_aunroll_vunroll_x_in_c1_eni67_252_752_mem_ia = redist251_sync_in_aunroll_vunroll_x_in_c1_eni67_252_752_inputreg0_q;
    assign redist251_sync_in_aunroll_vunroll_x_in_c1_eni67_252_752_mem_aa = redist251_sync_in_aunroll_vunroll_x_in_c1_eni67_252_752_wraddr_q;
    assign redist251_sync_in_aunroll_vunroll_x_in_c1_eni67_252_752_mem_ab = redist251_sync_in_aunroll_vunroll_x_in_c1_eni67_252_752_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist251_sync_in_aunroll_vunroll_x_in_c1_eni67_252_752_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist251_sync_in_aunroll_vunroll_x_in_c1_eni67_252_752_mem_aa),
        .data_a(redist251_sync_in_aunroll_vunroll_x_in_c1_eni67_252_752_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist251_sync_in_aunroll_vunroll_x_in_c1_eni67_252_752_mem_ab),
        .q_b(redist251_sync_in_aunroll_vunroll_x_in_c1_eni67_252_752_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist251_sync_in_aunroll_vunroll_x_in_c1_eni67_252_752_mem_q = redist251_sync_in_aunroll_vunroll_x_in_c1_eni67_252_752_mem_iq[31:0];

    // redist251_sync_in_aunroll_vunroll_x_in_c1_eni67_252_752_outputreg0(DELAY,2274)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist251_sync_in_aunroll_vunroll_x_in_c1_eni67_252_752_outputreg0_q <= redist251_sync_in_aunroll_vunroll_x_in_c1_eni67_252_752_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod738_cnn2492_dspb_native_dot_product_vunroll_x(BLACKBOX,132)@1843
    // in in_0@1844
    // in in_1@1844
    // in in_scalarProductPortChainin@1844
    // out out_primWireOut@1849
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000124Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod738_cnn2492_dspb_native_dot_product_vunroll_x (
        .in_0(redist251_sync_in_aunroll_vunroll_x_in_c1_eni67_252_752_outputreg0_q),
        .in_1(redist508_sync_in_aunroll_vunroll_x_in_c1_eni67_508_752_outputreg0_q),
        .in_2(redist250_sync_in_aunroll_vunroll_x_in_c1_eni67_251_751_outputreg0_q),
        .in_3(redist507_sync_in_aunroll_vunroll_x_in_c1_eni67_507_751_outputreg0_q),
        .in_scalarProductPortChainin(redist518_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod733_cnn2486_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod738_cnn2492_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist517_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod738_cnn2492_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,658)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist517_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod738_cnn2492_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod738_cnn2492_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist252_sync_in_aunroll_vunroll_x_in_c1_eni67_253_757_offset(CONSTANT,2283)
    assign redist252_sync_in_aunroll_vunroll_x_in_c1_eni67_253_757_offset_q = 10'b0100010000;

    // redist509_sync_in_aunroll_vunroll_x_in_c1_eni67_509_757_rdcnt(ADD,3799)
    assign redist509_sync_in_aunroll_vunroll_x_in_c1_eni67_509_757_rdcnt_a = {1'b0, redist509_sync_in_aunroll_vunroll_x_in_c1_eni67_509_757_wraddr_q};
    assign redist509_sync_in_aunroll_vunroll_x_in_c1_eni67_509_757_rdcnt_b = {1'b0, redist252_sync_in_aunroll_vunroll_x_in_c1_eni67_253_757_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist509_sync_in_aunroll_vunroll_x_in_c1_eni67_509_757_rdcnt_o <= $unsigned(redist509_sync_in_aunroll_vunroll_x_in_c1_eni67_509_757_rdcnt_a) + $unsigned(redist509_sync_in_aunroll_vunroll_x_in_c1_eni67_509_757_rdcnt_b);
        end
    end
    assign redist509_sync_in_aunroll_vunroll_x_in_c1_eni67_509_757_rdcnt_q = redist509_sync_in_aunroll_vunroll_x_in_c1_eni67_509_757_rdcnt_o[10:0];

    // redist509_sync_in_aunroll_vunroll_x_in_c1_eni67_509_757_inputreg0(DELAY,3794)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist509_sync_in_aunroll_vunroll_x_in_c1_eni67_509_757_inputreg0_q <= in_c1_eni67_509;
        end
    end

    // redist509_sync_in_aunroll_vunroll_x_in_c1_eni67_509_757_wraddr(COUNTER,3797)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist509_sync_in_aunroll_vunroll_x_in_c1_eni67_509_757_wraddr_i <= $unsigned(redist509_sync_in_aunroll_vunroll_x_in_c1_eni67_509_757_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist509_sync_in_aunroll_vunroll_x_in_c1_eni67_509_757_wraddr_q = redist509_sync_in_aunroll_vunroll_x_in_c1_eni67_509_757_wraddr_i[9:0];

    // redist509_sync_in_aunroll_vunroll_x_in_c1_eni67_509_757_mem(DUALMEM,3796)
    assign redist509_sync_in_aunroll_vunroll_x_in_c1_eni67_509_757_mem_ia = redist509_sync_in_aunroll_vunroll_x_in_c1_eni67_509_757_inputreg0_q;
    assign redist509_sync_in_aunroll_vunroll_x_in_c1_eni67_509_757_mem_aa = redist509_sync_in_aunroll_vunroll_x_in_c1_eni67_509_757_wraddr_q;
    assign redist509_sync_in_aunroll_vunroll_x_in_c1_eni67_509_757_mem_ab = redist509_sync_in_aunroll_vunroll_x_in_c1_eni67_509_757_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist509_sync_in_aunroll_vunroll_x_in_c1_eni67_509_757_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist509_sync_in_aunroll_vunroll_x_in_c1_eni67_509_757_mem_aa),
        .data_a(redist509_sync_in_aunroll_vunroll_x_in_c1_eni67_509_757_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist509_sync_in_aunroll_vunroll_x_in_c1_eni67_509_757_mem_ab),
        .q_b(redist509_sync_in_aunroll_vunroll_x_in_c1_eni67_509_757_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist509_sync_in_aunroll_vunroll_x_in_c1_eni67_509_757_mem_q = redist509_sync_in_aunroll_vunroll_x_in_c1_eni67_509_757_mem_iq[31:0];

    // redist509_sync_in_aunroll_vunroll_x_in_c1_eni67_509_757_outputreg0(DELAY,3795)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist509_sync_in_aunroll_vunroll_x_in_c1_eni67_509_757_outputreg0_q <= redist509_sync_in_aunroll_vunroll_x_in_c1_eni67_509_757_mem_q;
        end
    end

    // redist252_sync_in_aunroll_vunroll_x_in_c1_eni67_253_757_rdcnt(ADD,2284)
    assign redist252_sync_in_aunroll_vunroll_x_in_c1_eni67_253_757_rdcnt_a = {1'b0, redist252_sync_in_aunroll_vunroll_x_in_c1_eni67_253_757_wraddr_q};
    assign redist252_sync_in_aunroll_vunroll_x_in_c1_eni67_253_757_rdcnt_b = {1'b0, redist252_sync_in_aunroll_vunroll_x_in_c1_eni67_253_757_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist252_sync_in_aunroll_vunroll_x_in_c1_eni67_253_757_rdcnt_o <= $unsigned(redist252_sync_in_aunroll_vunroll_x_in_c1_eni67_253_757_rdcnt_a) + $unsigned(redist252_sync_in_aunroll_vunroll_x_in_c1_eni67_253_757_rdcnt_b);
        end
    end
    assign redist252_sync_in_aunroll_vunroll_x_in_c1_eni67_253_757_rdcnt_q = redist252_sync_in_aunroll_vunroll_x_in_c1_eni67_253_757_rdcnt_o[10:0];

    // redist252_sync_in_aunroll_vunroll_x_in_c1_eni67_253_757_inputreg0(DELAY,2279)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist252_sync_in_aunroll_vunroll_x_in_c1_eni67_253_757_inputreg0_q <= in_c1_eni67_253;
        end
    end

    // redist252_sync_in_aunroll_vunroll_x_in_c1_eni67_253_757_wraddr(COUNTER,2282)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist252_sync_in_aunroll_vunroll_x_in_c1_eni67_253_757_wraddr_i <= $unsigned(redist252_sync_in_aunroll_vunroll_x_in_c1_eni67_253_757_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist252_sync_in_aunroll_vunroll_x_in_c1_eni67_253_757_wraddr_q = redist252_sync_in_aunroll_vunroll_x_in_c1_eni67_253_757_wraddr_i[9:0];

    // redist252_sync_in_aunroll_vunroll_x_in_c1_eni67_253_757_mem(DUALMEM,2281)
    assign redist252_sync_in_aunroll_vunroll_x_in_c1_eni67_253_757_mem_ia = redist252_sync_in_aunroll_vunroll_x_in_c1_eni67_253_757_inputreg0_q;
    assign redist252_sync_in_aunroll_vunroll_x_in_c1_eni67_253_757_mem_aa = redist252_sync_in_aunroll_vunroll_x_in_c1_eni67_253_757_wraddr_q;
    assign redist252_sync_in_aunroll_vunroll_x_in_c1_eni67_253_757_mem_ab = redist252_sync_in_aunroll_vunroll_x_in_c1_eni67_253_757_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist252_sync_in_aunroll_vunroll_x_in_c1_eni67_253_757_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist252_sync_in_aunroll_vunroll_x_in_c1_eni67_253_757_mem_aa),
        .data_a(redist252_sync_in_aunroll_vunroll_x_in_c1_eni67_253_757_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist252_sync_in_aunroll_vunroll_x_in_c1_eni67_253_757_mem_ab),
        .q_b(redist252_sync_in_aunroll_vunroll_x_in_c1_eni67_253_757_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist252_sync_in_aunroll_vunroll_x_in_c1_eni67_253_757_mem_q = redist252_sync_in_aunroll_vunroll_x_in_c1_eni67_253_757_mem_iq[31:0];

    // redist252_sync_in_aunroll_vunroll_x_in_c1_eni67_253_757_outputreg0(DELAY,2280)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist252_sync_in_aunroll_vunroll_x_in_c1_eni67_253_757_outputreg0_q <= redist252_sync_in_aunroll_vunroll_x_in_c1_eni67_253_757_mem_q;
        end
    end

    // redist253_sync_in_aunroll_vunroll_x_in_c1_eni67_0_254_758_offset(CONSTANT,2289)
    assign redist253_sync_in_aunroll_vunroll_x_in_c1_eni67_0_254_758_offset_q = 10'b0100001111;

    // redist510_sync_in_aunroll_vunroll_x_in_c1_eni67_0_510_758_rdcnt(ADD,3805)
    assign redist510_sync_in_aunroll_vunroll_x_in_c1_eni67_0_510_758_rdcnt_a = {1'b0, redist510_sync_in_aunroll_vunroll_x_in_c1_eni67_0_510_758_wraddr_q};
    assign redist510_sync_in_aunroll_vunroll_x_in_c1_eni67_0_510_758_rdcnt_b = {1'b0, redist253_sync_in_aunroll_vunroll_x_in_c1_eni67_0_254_758_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist510_sync_in_aunroll_vunroll_x_in_c1_eni67_0_510_758_rdcnt_o <= $unsigned(redist510_sync_in_aunroll_vunroll_x_in_c1_eni67_0_510_758_rdcnt_a) + $unsigned(redist510_sync_in_aunroll_vunroll_x_in_c1_eni67_0_510_758_rdcnt_b);
        end
    end
    assign redist510_sync_in_aunroll_vunroll_x_in_c1_eni67_0_510_758_rdcnt_q = redist510_sync_in_aunroll_vunroll_x_in_c1_eni67_0_510_758_rdcnt_o[10:0];

    // redist510_sync_in_aunroll_vunroll_x_in_c1_eni67_0_510_758_inputreg0(DELAY,3800)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist510_sync_in_aunroll_vunroll_x_in_c1_eni67_0_510_758_inputreg0_q <= in_c1_eni67_0_510;
        end
    end

    // redist510_sync_in_aunroll_vunroll_x_in_c1_eni67_0_510_758_wraddr(COUNTER,3803)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist510_sync_in_aunroll_vunroll_x_in_c1_eni67_0_510_758_wraddr_i <= $unsigned(redist510_sync_in_aunroll_vunroll_x_in_c1_eni67_0_510_758_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist510_sync_in_aunroll_vunroll_x_in_c1_eni67_0_510_758_wraddr_q = redist510_sync_in_aunroll_vunroll_x_in_c1_eni67_0_510_758_wraddr_i[9:0];

    // redist510_sync_in_aunroll_vunroll_x_in_c1_eni67_0_510_758_mem(DUALMEM,3802)
    assign redist510_sync_in_aunroll_vunroll_x_in_c1_eni67_0_510_758_mem_ia = redist510_sync_in_aunroll_vunroll_x_in_c1_eni67_0_510_758_inputreg0_q;
    assign redist510_sync_in_aunroll_vunroll_x_in_c1_eni67_0_510_758_mem_aa = redist510_sync_in_aunroll_vunroll_x_in_c1_eni67_0_510_758_wraddr_q;
    assign redist510_sync_in_aunroll_vunroll_x_in_c1_eni67_0_510_758_mem_ab = redist510_sync_in_aunroll_vunroll_x_in_c1_eni67_0_510_758_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist510_sync_in_aunroll_vunroll_x_in_c1_eni67_0_510_758_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist510_sync_in_aunroll_vunroll_x_in_c1_eni67_0_510_758_mem_aa),
        .data_a(redist510_sync_in_aunroll_vunroll_x_in_c1_eni67_0_510_758_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist510_sync_in_aunroll_vunroll_x_in_c1_eni67_0_510_758_mem_ab),
        .q_b(redist510_sync_in_aunroll_vunroll_x_in_c1_eni67_0_510_758_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist510_sync_in_aunroll_vunroll_x_in_c1_eni67_0_510_758_mem_q = redist510_sync_in_aunroll_vunroll_x_in_c1_eni67_0_510_758_mem_iq[31:0];

    // redist510_sync_in_aunroll_vunroll_x_in_c1_eni67_0_510_758_outputreg0(DELAY,3801)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist510_sync_in_aunroll_vunroll_x_in_c1_eni67_0_510_758_outputreg0_q <= redist510_sync_in_aunroll_vunroll_x_in_c1_eni67_0_510_758_mem_q;
        end
    end

    // redist253_sync_in_aunroll_vunroll_x_in_c1_eni67_0_254_758_rdcnt(ADD,2290)
    assign redist253_sync_in_aunroll_vunroll_x_in_c1_eni67_0_254_758_rdcnt_a = {1'b0, redist253_sync_in_aunroll_vunroll_x_in_c1_eni67_0_254_758_wraddr_q};
    assign redist253_sync_in_aunroll_vunroll_x_in_c1_eni67_0_254_758_rdcnt_b = {1'b0, redist253_sync_in_aunroll_vunroll_x_in_c1_eni67_0_254_758_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist253_sync_in_aunroll_vunroll_x_in_c1_eni67_0_254_758_rdcnt_o <= $unsigned(redist253_sync_in_aunroll_vunroll_x_in_c1_eni67_0_254_758_rdcnt_a) + $unsigned(redist253_sync_in_aunroll_vunroll_x_in_c1_eni67_0_254_758_rdcnt_b);
        end
    end
    assign redist253_sync_in_aunroll_vunroll_x_in_c1_eni67_0_254_758_rdcnt_q = redist253_sync_in_aunroll_vunroll_x_in_c1_eni67_0_254_758_rdcnt_o[10:0];

    // redist253_sync_in_aunroll_vunroll_x_in_c1_eni67_0_254_758_inputreg0(DELAY,2285)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist253_sync_in_aunroll_vunroll_x_in_c1_eni67_0_254_758_inputreg0_q <= in_c1_eni67_0_254;
        end
    end

    // redist253_sync_in_aunroll_vunroll_x_in_c1_eni67_0_254_758_wraddr(COUNTER,2288)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist253_sync_in_aunroll_vunroll_x_in_c1_eni67_0_254_758_wraddr_i <= $unsigned(redist253_sync_in_aunroll_vunroll_x_in_c1_eni67_0_254_758_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist253_sync_in_aunroll_vunroll_x_in_c1_eni67_0_254_758_wraddr_q = redist253_sync_in_aunroll_vunroll_x_in_c1_eni67_0_254_758_wraddr_i[9:0];

    // redist253_sync_in_aunroll_vunroll_x_in_c1_eni67_0_254_758_mem(DUALMEM,2287)
    assign redist253_sync_in_aunroll_vunroll_x_in_c1_eni67_0_254_758_mem_ia = redist253_sync_in_aunroll_vunroll_x_in_c1_eni67_0_254_758_inputreg0_q;
    assign redist253_sync_in_aunroll_vunroll_x_in_c1_eni67_0_254_758_mem_aa = redist253_sync_in_aunroll_vunroll_x_in_c1_eni67_0_254_758_wraddr_q;
    assign redist253_sync_in_aunroll_vunroll_x_in_c1_eni67_0_254_758_mem_ab = redist253_sync_in_aunroll_vunroll_x_in_c1_eni67_0_254_758_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist253_sync_in_aunroll_vunroll_x_in_c1_eni67_0_254_758_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist253_sync_in_aunroll_vunroll_x_in_c1_eni67_0_254_758_mem_aa),
        .data_a(redist253_sync_in_aunroll_vunroll_x_in_c1_eni67_0_254_758_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist253_sync_in_aunroll_vunroll_x_in_c1_eni67_0_254_758_mem_ab),
        .q_b(redist253_sync_in_aunroll_vunroll_x_in_c1_eni67_0_254_758_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist253_sync_in_aunroll_vunroll_x_in_c1_eni67_0_254_758_mem_q = redist253_sync_in_aunroll_vunroll_x_in_c1_eni67_0_254_758_mem_iq[31:0];

    // redist253_sync_in_aunroll_vunroll_x_in_c1_eni67_0_254_758_outputreg0(DELAY,2286)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist253_sync_in_aunroll_vunroll_x_in_c1_eni67_0_254_758_outputreg0_q <= redist253_sync_in_aunroll_vunroll_x_in_c1_eni67_0_254_758_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod743_cnn2501_dspb_native_dot_product_vunroll_x(BLACKBOX,133)@1849
    // in in_0@1850
    // in in_1@1850
    // in in_scalarProductPortChainin@1850
    // out out_primWireOut@1855
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000125Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod743_cnn2501_dspb_native_dot_product_vunroll_x (
        .in_0(redist253_sync_in_aunroll_vunroll_x_in_c1_eni67_0_254_758_outputreg0_q),
        .in_1(redist510_sync_in_aunroll_vunroll_x_in_c1_eni67_0_510_758_outputreg0_q),
        .in_2(redist252_sync_in_aunroll_vunroll_x_in_c1_eni67_253_757_outputreg0_q),
        .in_3(redist509_sync_in_aunroll_vunroll_x_in_c1_eni67_509_757_outputreg0_q),
        .in_scalarProductPortChainin(redist517_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod738_cnn2492_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod743_cnn2501_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist516_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod743_cnn2501_dspb_native_dot_product_vunroll_x_out_primWireOut_1(DELAY,657)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist516_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod743_cnn2501_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q <= i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod743_cnn2501_dspb_native_dot_product_vunroll_x_out_primWireOut;
        end
    end

    // redist254_sync_in_aunroll_vunroll_x_in_c1_eni67_1_254_763_offset(CONSTANT,2295)
    assign redist254_sync_in_aunroll_vunroll_x_in_c1_eni67_1_254_763_offset_q = 10'b0100001010;

    // redist511_sync_in_aunroll_vunroll_x_in_c1_eni67_1_510_763_rdcnt(ADD,3811)
    assign redist511_sync_in_aunroll_vunroll_x_in_c1_eni67_1_510_763_rdcnt_a = {1'b0, redist511_sync_in_aunroll_vunroll_x_in_c1_eni67_1_510_763_wraddr_q};
    assign redist511_sync_in_aunroll_vunroll_x_in_c1_eni67_1_510_763_rdcnt_b = {1'b0, redist254_sync_in_aunroll_vunroll_x_in_c1_eni67_1_254_763_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist511_sync_in_aunroll_vunroll_x_in_c1_eni67_1_510_763_rdcnt_o <= $unsigned(redist511_sync_in_aunroll_vunroll_x_in_c1_eni67_1_510_763_rdcnt_a) + $unsigned(redist511_sync_in_aunroll_vunroll_x_in_c1_eni67_1_510_763_rdcnt_b);
        end
    end
    assign redist511_sync_in_aunroll_vunroll_x_in_c1_eni67_1_510_763_rdcnt_q = redist511_sync_in_aunroll_vunroll_x_in_c1_eni67_1_510_763_rdcnt_o[10:0];

    // redist511_sync_in_aunroll_vunroll_x_in_c1_eni67_1_510_763_inputreg0(DELAY,3806)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist511_sync_in_aunroll_vunroll_x_in_c1_eni67_1_510_763_inputreg0_q <= in_c1_eni67_1_510;
        end
    end

    // redist511_sync_in_aunroll_vunroll_x_in_c1_eni67_1_510_763_wraddr(COUNTER,3809)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist511_sync_in_aunroll_vunroll_x_in_c1_eni67_1_510_763_wraddr_i <= $unsigned(redist511_sync_in_aunroll_vunroll_x_in_c1_eni67_1_510_763_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist511_sync_in_aunroll_vunroll_x_in_c1_eni67_1_510_763_wraddr_q = redist511_sync_in_aunroll_vunroll_x_in_c1_eni67_1_510_763_wraddr_i[9:0];

    // redist511_sync_in_aunroll_vunroll_x_in_c1_eni67_1_510_763_mem(DUALMEM,3808)
    assign redist511_sync_in_aunroll_vunroll_x_in_c1_eni67_1_510_763_mem_ia = redist511_sync_in_aunroll_vunroll_x_in_c1_eni67_1_510_763_inputreg0_q;
    assign redist511_sync_in_aunroll_vunroll_x_in_c1_eni67_1_510_763_mem_aa = redist511_sync_in_aunroll_vunroll_x_in_c1_eni67_1_510_763_wraddr_q;
    assign redist511_sync_in_aunroll_vunroll_x_in_c1_eni67_1_510_763_mem_ab = redist511_sync_in_aunroll_vunroll_x_in_c1_eni67_1_510_763_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist511_sync_in_aunroll_vunroll_x_in_c1_eni67_1_510_763_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist511_sync_in_aunroll_vunroll_x_in_c1_eni67_1_510_763_mem_aa),
        .data_a(redist511_sync_in_aunroll_vunroll_x_in_c1_eni67_1_510_763_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist511_sync_in_aunroll_vunroll_x_in_c1_eni67_1_510_763_mem_ab),
        .q_b(redist511_sync_in_aunroll_vunroll_x_in_c1_eni67_1_510_763_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist511_sync_in_aunroll_vunroll_x_in_c1_eni67_1_510_763_mem_q = redist511_sync_in_aunroll_vunroll_x_in_c1_eni67_1_510_763_mem_iq[31:0];

    // redist511_sync_in_aunroll_vunroll_x_in_c1_eni67_1_510_763_outputreg0(DELAY,3807)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist511_sync_in_aunroll_vunroll_x_in_c1_eni67_1_510_763_outputreg0_q <= redist511_sync_in_aunroll_vunroll_x_in_c1_eni67_1_510_763_mem_q;
        end
    end

    // redist254_sync_in_aunroll_vunroll_x_in_c1_eni67_1_254_763_rdcnt(ADD,2296)
    assign redist254_sync_in_aunroll_vunroll_x_in_c1_eni67_1_254_763_rdcnt_a = {1'b0, redist254_sync_in_aunroll_vunroll_x_in_c1_eni67_1_254_763_wraddr_q};
    assign redist254_sync_in_aunroll_vunroll_x_in_c1_eni67_1_254_763_rdcnt_b = {1'b0, redist254_sync_in_aunroll_vunroll_x_in_c1_eni67_1_254_763_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist254_sync_in_aunroll_vunroll_x_in_c1_eni67_1_254_763_rdcnt_o <= $unsigned(redist254_sync_in_aunroll_vunroll_x_in_c1_eni67_1_254_763_rdcnt_a) + $unsigned(redist254_sync_in_aunroll_vunroll_x_in_c1_eni67_1_254_763_rdcnt_b);
        end
    end
    assign redist254_sync_in_aunroll_vunroll_x_in_c1_eni67_1_254_763_rdcnt_q = redist254_sync_in_aunroll_vunroll_x_in_c1_eni67_1_254_763_rdcnt_o[10:0];

    // redist254_sync_in_aunroll_vunroll_x_in_c1_eni67_1_254_763_inputreg0(DELAY,2291)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist254_sync_in_aunroll_vunroll_x_in_c1_eni67_1_254_763_inputreg0_q <= in_c1_eni67_1_254;
        end
    end

    // redist254_sync_in_aunroll_vunroll_x_in_c1_eni67_1_254_763_wraddr(COUNTER,2294)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist254_sync_in_aunroll_vunroll_x_in_c1_eni67_1_254_763_wraddr_i <= $unsigned(redist254_sync_in_aunroll_vunroll_x_in_c1_eni67_1_254_763_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist254_sync_in_aunroll_vunroll_x_in_c1_eni67_1_254_763_wraddr_q = redist254_sync_in_aunroll_vunroll_x_in_c1_eni67_1_254_763_wraddr_i[9:0];

    // redist254_sync_in_aunroll_vunroll_x_in_c1_eni67_1_254_763_mem(DUALMEM,2293)
    assign redist254_sync_in_aunroll_vunroll_x_in_c1_eni67_1_254_763_mem_ia = redist254_sync_in_aunroll_vunroll_x_in_c1_eni67_1_254_763_inputreg0_q;
    assign redist254_sync_in_aunroll_vunroll_x_in_c1_eni67_1_254_763_mem_aa = redist254_sync_in_aunroll_vunroll_x_in_c1_eni67_1_254_763_wraddr_q;
    assign redist254_sync_in_aunroll_vunroll_x_in_c1_eni67_1_254_763_mem_ab = redist254_sync_in_aunroll_vunroll_x_in_c1_eni67_1_254_763_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist254_sync_in_aunroll_vunroll_x_in_c1_eni67_1_254_763_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist254_sync_in_aunroll_vunroll_x_in_c1_eni67_1_254_763_mem_aa),
        .data_a(redist254_sync_in_aunroll_vunroll_x_in_c1_eni67_1_254_763_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist254_sync_in_aunroll_vunroll_x_in_c1_eni67_1_254_763_mem_ab),
        .q_b(redist254_sync_in_aunroll_vunroll_x_in_c1_eni67_1_254_763_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist254_sync_in_aunroll_vunroll_x_in_c1_eni67_1_254_763_mem_q = redist254_sync_in_aunroll_vunroll_x_in_c1_eni67_1_254_763_mem_iq[31:0];

    // redist254_sync_in_aunroll_vunroll_x_in_c1_eni67_1_254_763_outputreg0(DELAY,2292)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist254_sync_in_aunroll_vunroll_x_in_c1_eni67_1_254_763_outputreg0_q <= redist254_sync_in_aunroll_vunroll_x_in_c1_eni67_1_254_763_mem_q;
        end
    end

    // redist255_sync_in_aunroll_vunroll_x_in_c1_eni67_255_764_offset(CONSTANT,2301)
    assign redist255_sync_in_aunroll_vunroll_x_in_c1_eni67_255_764_offset_q = 10'b0100001001;

    // redist512_sync_in_aunroll_vunroll_x_in_c1_eni67_511_764_rdcnt(ADD,3817)
    assign redist512_sync_in_aunroll_vunroll_x_in_c1_eni67_511_764_rdcnt_a = {1'b0, redist512_sync_in_aunroll_vunroll_x_in_c1_eni67_511_764_wraddr_q};
    assign redist512_sync_in_aunroll_vunroll_x_in_c1_eni67_511_764_rdcnt_b = {1'b0, redist255_sync_in_aunroll_vunroll_x_in_c1_eni67_255_764_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist512_sync_in_aunroll_vunroll_x_in_c1_eni67_511_764_rdcnt_o <= $unsigned(redist512_sync_in_aunroll_vunroll_x_in_c1_eni67_511_764_rdcnt_a) + $unsigned(redist512_sync_in_aunroll_vunroll_x_in_c1_eni67_511_764_rdcnt_b);
        end
    end
    assign redist512_sync_in_aunroll_vunroll_x_in_c1_eni67_511_764_rdcnt_q = redist512_sync_in_aunroll_vunroll_x_in_c1_eni67_511_764_rdcnt_o[10:0];

    // redist512_sync_in_aunroll_vunroll_x_in_c1_eni67_511_764_inputreg0(DELAY,3812)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist512_sync_in_aunroll_vunroll_x_in_c1_eni67_511_764_inputreg0_q <= in_c1_eni67_511;
        end
    end

    // redist512_sync_in_aunroll_vunroll_x_in_c1_eni67_511_764_wraddr(COUNTER,3815)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist512_sync_in_aunroll_vunroll_x_in_c1_eni67_511_764_wraddr_i <= $unsigned(redist512_sync_in_aunroll_vunroll_x_in_c1_eni67_511_764_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist512_sync_in_aunroll_vunroll_x_in_c1_eni67_511_764_wraddr_q = redist512_sync_in_aunroll_vunroll_x_in_c1_eni67_511_764_wraddr_i[9:0];

    // redist512_sync_in_aunroll_vunroll_x_in_c1_eni67_511_764_mem(DUALMEM,3814)
    assign redist512_sync_in_aunroll_vunroll_x_in_c1_eni67_511_764_mem_ia = redist512_sync_in_aunroll_vunroll_x_in_c1_eni67_511_764_inputreg0_q;
    assign redist512_sync_in_aunroll_vunroll_x_in_c1_eni67_511_764_mem_aa = redist512_sync_in_aunroll_vunroll_x_in_c1_eni67_511_764_wraddr_q;
    assign redist512_sync_in_aunroll_vunroll_x_in_c1_eni67_511_764_mem_ab = redist512_sync_in_aunroll_vunroll_x_in_c1_eni67_511_764_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist512_sync_in_aunroll_vunroll_x_in_c1_eni67_511_764_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist512_sync_in_aunroll_vunroll_x_in_c1_eni67_511_764_mem_aa),
        .data_a(redist512_sync_in_aunroll_vunroll_x_in_c1_eni67_511_764_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist512_sync_in_aunroll_vunroll_x_in_c1_eni67_511_764_mem_ab),
        .q_b(redist512_sync_in_aunroll_vunroll_x_in_c1_eni67_511_764_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist512_sync_in_aunroll_vunroll_x_in_c1_eni67_511_764_mem_q = redist512_sync_in_aunroll_vunroll_x_in_c1_eni67_511_764_mem_iq[31:0];

    // redist512_sync_in_aunroll_vunroll_x_in_c1_eni67_511_764_outputreg0(DELAY,3813)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist512_sync_in_aunroll_vunroll_x_in_c1_eni67_511_764_outputreg0_q <= redist512_sync_in_aunroll_vunroll_x_in_c1_eni67_511_764_mem_q;
        end
    end

    // redist255_sync_in_aunroll_vunroll_x_in_c1_eni67_255_764_rdcnt(ADD,2302)
    assign redist255_sync_in_aunroll_vunroll_x_in_c1_eni67_255_764_rdcnt_a = {1'b0, redist255_sync_in_aunroll_vunroll_x_in_c1_eni67_255_764_wraddr_q};
    assign redist255_sync_in_aunroll_vunroll_x_in_c1_eni67_255_764_rdcnt_b = {1'b0, redist255_sync_in_aunroll_vunroll_x_in_c1_eni67_255_764_offset_q};
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist255_sync_in_aunroll_vunroll_x_in_c1_eni67_255_764_rdcnt_o <= $unsigned(redist255_sync_in_aunroll_vunroll_x_in_c1_eni67_255_764_rdcnt_a) + $unsigned(redist255_sync_in_aunroll_vunroll_x_in_c1_eni67_255_764_rdcnt_b);
        end
    end
    assign redist255_sync_in_aunroll_vunroll_x_in_c1_eni67_255_764_rdcnt_q = redist255_sync_in_aunroll_vunroll_x_in_c1_eni67_255_764_rdcnt_o[10:0];

    // redist255_sync_in_aunroll_vunroll_x_in_c1_eni67_255_764_inputreg0(DELAY,2297)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist255_sync_in_aunroll_vunroll_x_in_c1_eni67_255_764_inputreg0_q <= in_c1_eni67_255;
        end
    end

    // redist255_sync_in_aunroll_vunroll_x_in_c1_eni67_255_764_wraddr(COUNTER,2300)
    // low=0, high=1023, step=1, init=0
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist255_sync_in_aunroll_vunroll_x_in_c1_eni67_255_764_wraddr_i <= $unsigned(redist255_sync_in_aunroll_vunroll_x_in_c1_eni67_255_764_wraddr_i) + $unsigned(10'd1);
        end
    end
    assign redist255_sync_in_aunroll_vunroll_x_in_c1_eni67_255_764_wraddr_q = redist255_sync_in_aunroll_vunroll_x_in_c1_eni67_255_764_wraddr_i[9:0];

    // redist255_sync_in_aunroll_vunroll_x_in_c1_eni67_255_764_mem(DUALMEM,2299)
    assign redist255_sync_in_aunroll_vunroll_x_in_c1_eni67_255_764_mem_ia = redist255_sync_in_aunroll_vunroll_x_in_c1_eni67_255_764_inputreg0_q;
    assign redist255_sync_in_aunroll_vunroll_x_in_c1_eni67_255_764_mem_aa = redist255_sync_in_aunroll_vunroll_x_in_c1_eni67_255_764_wraddr_q;
    assign redist255_sync_in_aunroll_vunroll_x_in_c1_eni67_255_764_mem_ab = redist255_sync_in_aunroll_vunroll_x_in_c1_eni67_255_764_rdcnt_q[9:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(10),
        .numwords_a(1024),
        .width_b(32),
        .widthad_b(10),
        .numwords_b(1024),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Stratix 10")
    ) redist255_sync_in_aunroll_vunroll_x_in_c1_eni67_255_764_mem_dmem (
        .clocken1(VCC_q[0]),
        .clocken0(VCC_q[0]),
        .clock0(clock),
        .clock1(clock),
        .address_a(redist255_sync_in_aunroll_vunroll_x_in_c1_eni67_255_764_mem_aa),
        .data_a(redist255_sync_in_aunroll_vunroll_x_in_c1_eni67_255_764_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist255_sync_in_aunroll_vunroll_x_in_c1_eni67_255_764_mem_ab),
        .q_b(redist255_sync_in_aunroll_vunroll_x_in_c1_eni67_255_764_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist255_sync_in_aunroll_vunroll_x_in_c1_eni67_255_764_mem_q = redist255_sync_in_aunroll_vunroll_x_in_c1_eni67_255_764_mem_iq[31:0];

    // redist255_sync_in_aunroll_vunroll_x_in_c1_eni67_255_764_outputreg0(DELAY,2298)
    always @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist255_sync_in_aunroll_vunroll_x_in_c1_eni67_255_764_outputreg0_q <= redist255_sync_in_aunroll_vunroll_x_in_c1_eni67_255_764_mem_q;
        end
    end

    // i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod748_cnn2507_dspb_native_dot_product_vunroll_x(BLACKBOX,134)@1855
    // in in_0@1856
    // in in_1@1856
    // in in_scalarProductPortChainin@1856
    // out out_primWireOut@1861
    cnn_flt_i_llvm_fpga_dot_product_f32_f32_A000126Z6oq3cd5co20cp06c0ouz thei_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod748_cnn2507_dspb_native_dot_product_vunroll_x (
        .in_0(redist255_sync_in_aunroll_vunroll_x_in_c1_eni67_255_764_outputreg0_q),
        .in_1(redist512_sync_in_aunroll_vunroll_x_in_c1_eni67_511_764_outputreg0_q),
        .in_2(redist254_sync_in_aunroll_vunroll_x_in_c1_eni67_1_254_763_outputreg0_q),
        .in_3(redist511_sync_in_aunroll_vunroll_x_in_c1_eni67_1_510_763_outputreg0_q),
        .in_scalarProductPortChainin(redist516_i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod743_cnn2501_dspb_native_dot_product_vunroll_x_out_primWireOut_1_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod748_cnn2507_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // GND(CONSTANT,0)
    assign GND_q = 1'b0;

    // sync_out_aunroll_x(GPOUT,136)@1861
    assign out_c1_exi1_0 = GND_q;
    assign out_c1_exi1_1 = i_llvm_fpga_dot_product_f32_f32_v2f32_dot_prod748_cnn2507_dspb_native_dot_product_vunroll_x_out_primWireOut;
    assign out_o_valid = valid_fanout_reg0_q;
    assign out_unnamed_cnn8 = GND_q;

endmodule
