{"vcs1":{"timestamp_begin":1737542461.699954688, "rt":0.21, "ut":0.07, "st":0.09}}
{"vcselab":{"timestamp_begin":1737542461.991450045, "rt":0.17, "ut":0.13, "st":0.02}}
{"link":{"timestamp_begin":1737542462.223405170, "rt":0.18, "ut":0.08, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1737542461.446174083}
{"VCS_COMP_START_TIME": 1737542461.446174083}
{"VCS_COMP_END_TIME": 1737542462.472609704}
{"VCS_USER_OPTIONS": "-sverilog constructor.sv simple_class.sv tb.sv -o sim_t1"}
{"vcs1": {"peak_mem": 261420}}
{"vcselab": {"peak_mem": 133968}}
