vlog flags_register_file.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:43:39 on Nov 26,2019
# vlog -reportprogress 300 flags_register_file.sv 
# -- Compiling module flags_register_file
# 
# Top level modules:
# 	flags_register_file
# End time: 16:43:39 on Nov 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog flags_register_file_tb_1.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:43:41 on Nov 26,2019
# vlog -reportprogress 300 flags_register_file_tb_1.sv 
# -- Compiling module flags_register_file_tb_1
# 
# Top level modules:
# 	flags_register_file_tb_1
# End time: 16:43:41 on Nov 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.flags_register_file_tb_1
# vsim work.flags_register_file_tb_1 
# Start time: 16:44:16 on Nov 26,2019
# Loading sv_std.std
# Loading work.flags_register_file_tb_1
# Loading work.register_file
# ** Warning: (vsim-3017) flags_register_file_tb_1.sv(10): [TFMPC] - Too few port connections. Expected 10, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /flags_register_file_tb_1/rf_test File: register_file.sv
# ** Warning: (vsim-3722) flags_register_file_tb_1.sv(10): [TFMPC] - Missing connection for port 'general_register_write_data'.
# ** Warning: (vsim-3722) flags_register_file_tb_1.sv(10): [TFMPC] - Missing connection for port 'stack_register_write_data'.
# ** Warning: (vsim-3722) flags_register_file_tb_1.sv(10): [TFMPC] - Missing connection for port 'read_data_1'.
# ** Warning: (vsim-3722) flags_register_file_tb_1.sv(10): [TFMPC] - Missing connection for port 'read_data_2'.
add wave -position insertpoint  \
sim:/flags_register_file_tb_1/clk \
sim:/flags_register_file_tb_1/rx_write_enable \
sim:/flags_register_file_tb_1/rtr_write_enable \
sim:/flags_register_file_tb_1/address_1 \
sim:/flags_register_file_tb_1/address_2 \
sim:/flags_register_file_tb_1/read_data
run 100
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run 100
vlog flags_register_file_tb_1.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:46:27 on Nov 26,2019
# vlog -reportprogress 300 flags_register_file_tb_1.sv 
# -- Compiling module flags_register_file_tb_1
# 
# Top level modules:
# 	flags_register_file_tb_1
# End time: 16:46:28 on Nov 26,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart -f
# Loading work.flags_register_file_tb_1
# ** Warning: (vsim-3017) flags_register_file_tb_1.sv(10): [TFMPC] - Too few port connections. Expected 10, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /flags_register_file_tb_1/rf_test File: register_file.sv
# ** Warning: (vsim-3722) flags_register_file_tb_1.sv(10): [TFMPC] - Missing connection for port 'general_register_write_data'.
# ** Warning: (vsim-3722) flags_register_file_tb_1.sv(10): [TFMPC] - Missing connection for port 'stack_register_write_data'.
# ** Warning: (vsim-3722) flags_register_file_tb_1.sv(10): [TFMPC] - Missing connection for port 'read_data_1'.
# ** Warning: (vsim-3722) flags_register_file_tb_1.sv(10): [TFMPC] - Missing connection for port 'read_data_2'.
vlog flags_register_file_tb_1.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:02:16 on Nov 26,2019
# vlog -reportprogress 300 flags_register_file_tb_1.sv 
# -- Compiling module flags_register_file_tb_1
# 
# Top level modules:
# 	flags_register_file_tb_1
# End time: 18:02:16 on Nov 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.flags_register_file_tb_1
# Loading work.flags_register_file
run 100
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run 100
run 100
run 100
run 100
run 100
run 100
run 100
vlog flags_register_file.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:43 on Nov 26,2019
# vlog -reportprogress 300 flags_register_file.sv 
# -- Compiling module flags_register_file
# 
# Top level modules:
# 	flags_register_file
# End time: 18:29:44 on Nov 26,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart -f
# Loading work.flags_register_file
run 100
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run 100
run 100
run 100
run 100
run 100
run 100
vlog flags_register_file_tb_1.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:41 on Nov 26,2019
# vlog -reportprogress 300 flags_register_file_tb_1.sv 
# -- Compiling module flags_register_file_tb_1
# 
# Top level modules:
# 	flags_register_file_tb_1
# End time: 18:35:41 on Nov 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.flags_register_file_tb_1
run 100
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
