#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000eb90c0 .scope module, "inst_fetch_tb" "inst_fetch_tb" 2 1;
 .timescale 0 0;
v0000000000f1c300_0 .var "CLOCK_50", 0 0;
v0000000000f1c3a0_0 .net "inst", 31 0, v0000000000e925b0_0;  1 drivers
v0000000000ec1930_0 .var "rst", 0 0;
S_0000000000ec86f0 .scope module, "inst_fetch0" "inst_fetch" 2 18, 3 1 0, S_0000000000eb90c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "inst_o";
v0000000000f1bfe0_0 .net "clk", 0 0, v0000000000f1c300_0;  1 drivers
v0000000000f1c080_0 .net "inst_o", 31 0, v0000000000e925b0_0;  alias, 1 drivers
v0000000000f1c120_0 .net "pc", 5 0, v00000000008fbdd0_0;  1 drivers
v0000000000f1c1c0_0 .net "rom_ce", 0 0, v0000000000eb9250_0;  1 drivers
v0000000000f1c260_0 .net "rst", 0 0, v0000000000ec1930_0;  1 drivers
S_0000000000ec8880 .scope module, "pc_reg0" "pc_reg" 3 10, 4 1 0, S_0000000000ec86f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 6 "pc";
    .port_info 3 /OUTPUT 1 "ce";
v0000000000eb9250_0 .var "ce", 0 0;
v00000000008fa830_0 .net "clk", 0 0, v0000000000f1c300_0;  alias, 1 drivers
v00000000008fbdd0_0 .var "pc", 5 0;
v0000000000ec8a10_0 .net "rst", 0 0, v0000000000ec1930_0;  alias, 1 drivers
E_0000000000ec9200 .event posedge, v00000000008fa830_0;
S_0000000000ec5e80 .scope module, "rom0" "rom" 3 17, 5 1 0, S_0000000000ec86f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ce";
    .port_info 1 /INPUT 6 "addr";
    .port_info 2 /OUTPUT 32 "inst";
v0000000000eb6b30_0 .net "addr", 5 0, v00000000008fbdd0_0;  alias, 1 drivers
v0000000000e92510_0 .net "ce", 0 0, v0000000000eb9250_0;  alias, 1 drivers
v0000000000e925b0_0 .var "inst", 31 0;
v0000000000e92650 .array "rom", 0 63, 31 0;
v0000000000e92650_0 .array/port v0000000000e92650, 0;
v0000000000e92650_1 .array/port v0000000000e92650, 1;
E_0000000000ec9340/0 .event edge, v0000000000eb9250_0, v00000000008fbdd0_0, v0000000000e92650_0, v0000000000e92650_1;
v0000000000e92650_2 .array/port v0000000000e92650, 2;
v0000000000e92650_3 .array/port v0000000000e92650, 3;
v0000000000e92650_4 .array/port v0000000000e92650, 4;
v0000000000e92650_5 .array/port v0000000000e92650, 5;
E_0000000000ec9340/1 .event edge, v0000000000e92650_2, v0000000000e92650_3, v0000000000e92650_4, v0000000000e92650_5;
v0000000000e92650_6 .array/port v0000000000e92650, 6;
v0000000000e92650_7 .array/port v0000000000e92650, 7;
v0000000000e92650_8 .array/port v0000000000e92650, 8;
v0000000000e92650_9 .array/port v0000000000e92650, 9;
E_0000000000ec9340/2 .event edge, v0000000000e92650_6, v0000000000e92650_7, v0000000000e92650_8, v0000000000e92650_9;
v0000000000e92650_10 .array/port v0000000000e92650, 10;
v0000000000e92650_11 .array/port v0000000000e92650, 11;
v0000000000e92650_12 .array/port v0000000000e92650, 12;
v0000000000e92650_13 .array/port v0000000000e92650, 13;
E_0000000000ec9340/3 .event edge, v0000000000e92650_10, v0000000000e92650_11, v0000000000e92650_12, v0000000000e92650_13;
v0000000000e92650_14 .array/port v0000000000e92650, 14;
v0000000000e92650_15 .array/port v0000000000e92650, 15;
v0000000000e92650_16 .array/port v0000000000e92650, 16;
v0000000000e92650_17 .array/port v0000000000e92650, 17;
E_0000000000ec9340/4 .event edge, v0000000000e92650_14, v0000000000e92650_15, v0000000000e92650_16, v0000000000e92650_17;
v0000000000e92650_18 .array/port v0000000000e92650, 18;
v0000000000e92650_19 .array/port v0000000000e92650, 19;
v0000000000e92650_20 .array/port v0000000000e92650, 20;
v0000000000e92650_21 .array/port v0000000000e92650, 21;
E_0000000000ec9340/5 .event edge, v0000000000e92650_18, v0000000000e92650_19, v0000000000e92650_20, v0000000000e92650_21;
v0000000000e92650_22 .array/port v0000000000e92650, 22;
v0000000000e92650_23 .array/port v0000000000e92650, 23;
v0000000000e92650_24 .array/port v0000000000e92650, 24;
v0000000000e92650_25 .array/port v0000000000e92650, 25;
E_0000000000ec9340/6 .event edge, v0000000000e92650_22, v0000000000e92650_23, v0000000000e92650_24, v0000000000e92650_25;
v0000000000e92650_26 .array/port v0000000000e92650, 26;
v0000000000e92650_27 .array/port v0000000000e92650, 27;
v0000000000e92650_28 .array/port v0000000000e92650, 28;
v0000000000e92650_29 .array/port v0000000000e92650, 29;
E_0000000000ec9340/7 .event edge, v0000000000e92650_26, v0000000000e92650_27, v0000000000e92650_28, v0000000000e92650_29;
v0000000000e92650_30 .array/port v0000000000e92650, 30;
v0000000000e92650_31 .array/port v0000000000e92650, 31;
v0000000000e92650_32 .array/port v0000000000e92650, 32;
v0000000000e92650_33 .array/port v0000000000e92650, 33;
E_0000000000ec9340/8 .event edge, v0000000000e92650_30, v0000000000e92650_31, v0000000000e92650_32, v0000000000e92650_33;
v0000000000e92650_34 .array/port v0000000000e92650, 34;
v0000000000e92650_35 .array/port v0000000000e92650, 35;
v0000000000e92650_36 .array/port v0000000000e92650, 36;
v0000000000e92650_37 .array/port v0000000000e92650, 37;
E_0000000000ec9340/9 .event edge, v0000000000e92650_34, v0000000000e92650_35, v0000000000e92650_36, v0000000000e92650_37;
v0000000000e92650_38 .array/port v0000000000e92650, 38;
v0000000000e92650_39 .array/port v0000000000e92650, 39;
v0000000000e92650_40 .array/port v0000000000e92650, 40;
v0000000000e92650_41 .array/port v0000000000e92650, 41;
E_0000000000ec9340/10 .event edge, v0000000000e92650_38, v0000000000e92650_39, v0000000000e92650_40, v0000000000e92650_41;
v0000000000e92650_42 .array/port v0000000000e92650, 42;
v0000000000e92650_43 .array/port v0000000000e92650, 43;
v0000000000e92650_44 .array/port v0000000000e92650, 44;
v0000000000e92650_45 .array/port v0000000000e92650, 45;
E_0000000000ec9340/11 .event edge, v0000000000e92650_42, v0000000000e92650_43, v0000000000e92650_44, v0000000000e92650_45;
v0000000000e92650_46 .array/port v0000000000e92650, 46;
v0000000000e92650_47 .array/port v0000000000e92650, 47;
v0000000000e92650_48 .array/port v0000000000e92650, 48;
v0000000000e92650_49 .array/port v0000000000e92650, 49;
E_0000000000ec9340/12 .event edge, v0000000000e92650_46, v0000000000e92650_47, v0000000000e92650_48, v0000000000e92650_49;
v0000000000e92650_50 .array/port v0000000000e92650, 50;
v0000000000e92650_51 .array/port v0000000000e92650, 51;
v0000000000e92650_52 .array/port v0000000000e92650, 52;
v0000000000e92650_53 .array/port v0000000000e92650, 53;
E_0000000000ec9340/13 .event edge, v0000000000e92650_50, v0000000000e92650_51, v0000000000e92650_52, v0000000000e92650_53;
v0000000000e92650_54 .array/port v0000000000e92650, 54;
v0000000000e92650_55 .array/port v0000000000e92650, 55;
v0000000000e92650_56 .array/port v0000000000e92650, 56;
v0000000000e92650_57 .array/port v0000000000e92650, 57;
E_0000000000ec9340/14 .event edge, v0000000000e92650_54, v0000000000e92650_55, v0000000000e92650_56, v0000000000e92650_57;
v0000000000e92650_58 .array/port v0000000000e92650, 58;
v0000000000e92650_59 .array/port v0000000000e92650, 59;
v0000000000e92650_60 .array/port v0000000000e92650, 60;
v0000000000e92650_61 .array/port v0000000000e92650, 61;
E_0000000000ec9340/15 .event edge, v0000000000e92650_58, v0000000000e92650_59, v0000000000e92650_60, v0000000000e92650_61;
v0000000000e92650_62 .array/port v0000000000e92650, 62;
v0000000000e92650_63 .array/port v0000000000e92650, 63;
E_0000000000ec9340/16 .event edge, v0000000000e92650_62, v0000000000e92650_63;
E_0000000000ec9340 .event/or E_0000000000ec9340/0, E_0000000000ec9340/1, E_0000000000ec9340/2, E_0000000000ec9340/3, E_0000000000ec9340/4, E_0000000000ec9340/5, E_0000000000ec9340/6, E_0000000000ec9340/7, E_0000000000ec9340/8, E_0000000000ec9340/9, E_0000000000ec9340/10, E_0000000000ec9340/11, E_0000000000ec9340/12, E_0000000000ec9340/13, E_0000000000ec9340/14, E_0000000000ec9340/15, E_0000000000ec9340/16;
    .scope S_0000000000ec8880;
T_0 ;
    %wait E_0000000000ec9200;
    %load/vec4 v0000000000eb9250_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000000008fbdd0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000008fbdd0_0;
    %addi 1, 0, 6;
    %assign/vec4 v00000000008fbdd0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000000ec8880;
T_1 ;
    %wait E_0000000000ec9200;
    %load/vec4 v0000000000ec8a10_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000eb9250_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000eb9250_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000000ec5e80;
T_2 ;
    %vpi_call 5 9 "$readmemh", "../RTL/rom.data", v0000000000e92650 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000000000ec5e80;
T_3 ;
    %wait E_0000000000ec9340;
    %load/vec4 v0000000000e92510_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000e925b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000000eb6b30_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000000000e92650, 4;
    %assign/vec4 v0000000000e925b0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000000000eb90c0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f1c300_0, 0, 1;
T_4.0 ;
    %delay 10, 0;
    %load/vec4 v0000000000f1c300_0;
    %inv;
    %store/vec4 v0000000000f1c300_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0000000000eb90c0;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ec1930_0, 0, 1;
    %delay 195, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ec1930_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 15 "$stop" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0000000000eb90c0;
T_6 ;
    %vpi_call 2 25 "$dumpfile", "inst_fetch_tb.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000000eb90c0 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    ".\inst_fetch_tb.v";
    "..\RTL\inst_fetch.v";
    "..\RTL\pc_reg.v";
    "..\RTL\rom.v";
