Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Tue Nov 15 12:47:02 2016
| Host         : Arsany-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Complete_Chip_control_sets_placed.rpt
| Design       : Complete_Chip
| Device       : xc7a100t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     5 |
| Minimum Number of register sites lost to control set restrictions |    13 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            4 |
| No           | No                    | Yes                    |               3 |            1 |
| No           | Yes                   | No                     |              56 |           14 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+------------------+------------------+------------------+----------------+
|  Clock Signal  |   Enable Signal  | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+------------------+------------------+------------------+----------------+
|  CLK_IBUF_BUFG |                  | ARESET_IBUF      |                1 |              3 |
|  CLK_IBUF_BUFG | F_S_M/ce_count_b | F_S_M/Q_reg[12]  |                3 |             12 |
|  CLK_IBUF_BUFG | F_S_M/CE         | F_S_M/Q_reg[12]  |                3 |             12 |
|  CLK_IBUF_BUFG |                  |                  |                4 |             16 |
|  CLK_IBUF_BUFG |                  | F_S_M/Q_reg[12]  |               14 |             56 |
+----------------+------------------+------------------+------------------+----------------+


