
*** Running vivado
    with args -log Project_1_axi4stream_spi_master_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Project_1_axi4stream_spi_master_0_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Project_1_axi4stream_spi_master_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/euzun/Desktop/DESD/LAB2_Eren/Piazza files/axi4-stream-spi-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/euzun/Desktop/DESD/LAB2_Eren/LAB2_Clean_Eren_v1/LAB2_Clean_Eren_v1.cache/ip 
Command: synth_design -top Project_1_axi4stream_spi_master_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22164
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1015.527 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Project_1_axi4stream_spi_master_0_0' [c:/Users/euzun/Desktop/DESD/LAB2_Eren/LAB2_Clean_Eren_v1/LAB2_Clean_Eren_v1.gen/sources_1/bd/Project_1/ip/Project_1_axi4stream_spi_master_0_0/synth/Project_1_axi4stream_spi_master_0_0.vhd:80]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_sclkfreq bound to: 1000000 - type: integer 
	Parameter c_cpol bound to: 0 - type: integer 
	Parameter c_cpha bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'ipi_axis_lw_spi_master' declared at 'c:/Users/euzun/Desktop/DESD/LAB2_Eren/LAB2_Clean_Eren_v1/LAB2_Clean_Eren_v1.gen/sources_1/bd/Project_1/ipshared/ead8/hdl/ipi_axis_lw_spi_master.vhd:5' bound to instance 'U0' of component 'ipi_axis_lw_spi_master' [c:/Users/euzun/Desktop/DESD/LAB2_Eren/LAB2_Clean_Eren_v1/LAB2_Clean_Eren_v1.gen/sources_1/bd/Project_1/ip/Project_1_axi4stream_spi_master_0_0/synth/Project_1_axi4stream_spi_master_0_0.vhd:144]
INFO: [Synth 8-638] synthesizing module 'ipi_axis_lw_spi_master' [c:/Users/euzun/Desktop/DESD/LAB2_Eren/LAB2_Clean_Eren_v1/LAB2_Clean_Eren_v1.gen/sources_1/bd/Project_1/ipshared/ead8/hdl/ipi_axis_lw_spi_master.vhd:41]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_sclkfreq bound to: 1000000 - type: integer 
	Parameter c_cpol bound to: 0 - type: integer 
	Parameter c_cpha bound to: 0 - type: integer 
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_sclkfreq bound to: 1000000 - type: integer 
	Parameter c_cpol bound to: 1'b0 
	Parameter c_cpha bound to: 1'b0 
INFO: [Synth 8-3491] module 'axis_lw_spi_master' declared at 'c:/Users/euzun/Desktop/DESD/LAB2_Eren/LAB2_Clean_Eren_v1/LAB2_Clean_Eren_v1.gen/sources_1/bd/Project_1/ipshared/ead8/hdl/axis_lw_spi_master.vhd:4' bound to instance 'inst_axis_lw_spi_master' of component 'axis_lw_spi_master' [c:/Users/euzun/Desktop/DESD/LAB2_Eren/LAB2_Clean_Eren_v1/LAB2_Clean_Eren_v1.gen/sources_1/bd/Project_1/ipshared/ead8/hdl/ipi_axis_lw_spi_master.vhd:73]
INFO: [Synth 8-638] synthesizing module 'axis_lw_spi_master' [c:/Users/euzun/Desktop/DESD/LAB2_Eren/LAB2_Clean_Eren_v1/LAB2_Clean_Eren_v1.gen/sources_1/bd/Project_1/ipshared/ead8/hdl/axis_lw_spi_master.vhd:29]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_sclkfreq bound to: 1000000 - type: integer 
	Parameter c_cpol bound to: 1'b0 
	Parameter c_cpha bound to: 1'b0 
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_sclkfreq bound to: 1000000 - type: integer 
	Parameter c_cpol bound to: 1'b0 
	Parameter c_cpha bound to: 1'b0 
INFO: [Synth 8-3491] module 'lw_spi_master' declared at 'c:/Users/euzun/Desktop/DESD/LAB2_Eren/LAB2_Clean_Eren_v1/LAB2_Clean_Eren_v1.gen/sources_1/bd/Project_1/ipshared/ead8/hdl/spi_master_lightweight/rtl/lw_spi_master.vhd:5' bound to instance 'inst_lw_spi_master' of component 'lw_spi_master' [c:/Users/euzun/Desktop/DESD/LAB2_Eren/LAB2_Clean_Eren_v1/LAB2_Clean_Eren_v1.gen/sources_1/bd/Project_1/ipshared/ead8/hdl/axis_lw_spi_master.vhd:59]
INFO: [Synth 8-638] synthesizing module 'lw_spi_master' [c:/Users/euzun/Desktop/DESD/LAB2_Eren/LAB2_Clean_Eren_v1/LAB2_Clean_Eren_v1.gen/sources_1/bd/Project_1/ipshared/ead8/hdl/spi_master_lightweight/rtl/lw_spi_master.vhd:26]
	Parameter c_clkfreq bound to: 100000000 - type: integer 
	Parameter c_sclkfreq bound to: 1000000 - type: integer 
	Parameter c_cpol bound to: 1'b0 
	Parameter c_cpha bound to: 1'b0 
INFO: [Synth 8-226] default block is never used [c:/Users/euzun/Desktop/DESD/LAB2_Eren/LAB2_Clean_Eren_v1/LAB2_Clean_Eren_v1.gen/sources_1/bd/Project_1/ipshared/ead8/hdl/spi_master_lightweight/rtl/lw_spi_master.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'lw_spi_master' (1#1) [c:/Users/euzun/Desktop/DESD/LAB2_Eren/LAB2_Clean_Eren_v1/LAB2_Clean_Eren_v1.gen/sources_1/bd/Project_1/ipshared/ead8/hdl/spi_master_lightweight/rtl/lw_spi_master.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'axis_lw_spi_master' (2#1) [c:/Users/euzun/Desktop/DESD/LAB2_Eren/LAB2_Clean_Eren_v1/LAB2_Clean_Eren_v1.gen/sources_1/bd/Project_1/ipshared/ead8/hdl/axis_lw_spi_master.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'ipi_axis_lw_spi_master' (3#1) [c:/Users/euzun/Desktop/DESD/LAB2_Eren/LAB2_Clean_Eren_v1/LAB2_Clean_Eren_v1.gen/sources_1/bd/Project_1/ipshared/ead8/hdl/ipi_axis_lw_spi_master.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Project_1_axi4stream_spi_master_0_0' (4#1) [c:/Users/euzun/Desktop/DESD/LAB2_Eren/LAB2_Clean_Eren_v1/LAB2_Clean_Eren_v1.gen/sources_1/bd/Project_1/ip/Project_1_axi4stream_spi_master_0_0/synth/Project_1_axi4stream_spi_master_0_0.vhd:80]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1015.527 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1015.527 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1015.527 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1015.527 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1050.562 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1050.562 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 1050.562 ; gain = 35.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 1050.562 ; gain = 35.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 1050.562 ; gain = 35.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:35 . Memory (MB): peak = 1050.562 ; gain = 35.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input    8 Bit        Muxes := 4     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 22    
	   3 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:37 . Memory (MB): peak = 1050.562 ; gain = 35.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:48 . Memory (MB): peak = 1050.562 ; gain = 35.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:48 . Memory (MB): peak = 1050.562 ; gain = 35.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:48 . Memory (MB): peak = 1062.672 ; gain = 47.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:53 . Memory (MB): peak = 1062.672 ; gain = 47.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:53 . Memory (MB): peak = 1062.672 ; gain = 47.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:53 . Memory (MB): peak = 1062.672 ; gain = 47.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:53 . Memory (MB): peak = 1062.672 ; gain = 47.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:53 . Memory (MB): peak = 1062.672 ; gain = 47.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:53 . Memory (MB): peak = 1062.672 ; gain = 47.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     5|
|3     |LUT3 |    16|
|4     |LUT4 |     5|
|5     |LUT5 |     6|
|6     |LUT6 |    14|
|7     |FDRE |    44|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:53 . Memory (MB): peak = 1062.672 ; gain = 47.145
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:49 . Memory (MB): peak = 1062.672 ; gain = 12.109
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:53 . Memory (MB): peak = 1062.672 ; gain = 47.145
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1071.480 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1081.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:01:04 . Memory (MB): peak = 1081.016 ; gain = 65.488
INFO: [Common 17-1381] The checkpoint 'C:/Users/euzun/Desktop/DESD/LAB2_Eren/LAB2_Clean_Eren_v1/LAB2_Clean_Eren_v1.runs/Project_1_axi4stream_spi_master_0_0_synth_1/Project_1_axi4stream_spi_master_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP Project_1_axi4stream_spi_master_0_0, cache-ID = 77d33f9de2fd37a8
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/euzun/Desktop/DESD/LAB2_Eren/LAB2_Clean_Eren_v1/LAB2_Clean_Eren_v1.runs/Project_1_axi4stream_spi_master_0_0_synth_1/Project_1_axi4stream_spi_master_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Project_1_axi4stream_spi_master_0_0_utilization_synth.rpt -pb Project_1_axi4stream_spi_master_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 22 17:02:51 2024...
