<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver: adpctl_data Union Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.3.9.1 -->
<div class="qindex"><a class="qindex" href="main.html">Main&nbsp;Page</a> | <a class="qindex" href="annotated.html">Data&nbsp;Structures</a> | <a class="qindex" href="files.html">File&nbsp;List</a> | <a class="qindex" href="functions.html">Data&nbsp;Fields</a> | <a class="qindex" href="globals.html">Globals</a> | <a class="qindex" href="pages.html">Related&nbsp;Pages</a></div>
<h1>adpctl_data Union Reference</h1>This union represents the bit fields of the Core ADP Timer, Control and Status Register (ADPTIMCTLSTS).  
<a href="#_details">More...</a>
<p>
<code>#include &lt;<a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>&gt;</code>
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o0" doxytag="adpctl_data::d32"></a>
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionadpctl__data.html#o0">d32</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">raw register data <br></td></tr>
<tr><td class="memItemLeft" nowrap><a class="anchor" name="o17" doxytag="adpctl_data::b"></a>
struct {</td></tr>

<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="unionadpctl__data.html#o1">prb_dschg</a>:2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Probe Discharge (PRB_DSCHG) These bits set the times for TADP_DSCHG.  <a href="#o0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="unionadpctl__data.html#o2">prb_delta</a>:2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Probe Delta (PRB_DELTA) These bits set the resolution for RTIM value.  <a href="#o1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="unionadpctl__data.html#o3">prb_per</a>:2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Probe Period (PRB_PER) These bits sets the TADP_PRD as shown in Figure 4 as follows: 2'b00 - 0.625 to 0.925 sec (typical 0.775 sec) 2'b01 - 1.25 to 1.85 sec (typical 1.55 sec) 2'b10 - 1.9 to 2.6 sec (typical 2.275 sec) 2'b11 - Reserved. <br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="unionadpctl__data.html#o4">rtim</a>:11</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">These bits capture the latest time it took for VBUS to ramp from VADP_SINK to VADP_PRB.  <a href="#o3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="unionadpctl__data.html#o5">enaprb</a>:1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable Probe (EnaPrb) When programmed to 1'b1, the core performs a probe operation.  <a href="#o4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="unionadpctl__data.html#o6">enasns</a>:1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable Sense (EnaSns) When programmed to 1'b1, the core performs a Sense operation.  <a href="#o5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="unionadpctl__data.html#o7">adpres</a>:1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADP Reset (ADPRes) When set, ADP controller is reset.  <a href="#o6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="unionadpctl__data.html#o8">adpen</a>:1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADP Enable (ADPEn) When set, the core performs either ADP probing or sensing based on EnaPrb or EnaSns.  <a href="#o7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="unionadpctl__data.html#o9">adp_prb_int</a>:1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADP Probe Interrupt (ADP_PRB_INT) When this bit is set, it means that the VBUS voltage is greater than VADP_PRB or VADP_PRB is reached.  <a href="#o8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="unionadpctl__data.html#o10">adp_sns_int</a>:1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADP Sense Interrupt (ADP_SNS_INT) When this bit is set, it means that the VBUS voltage is greater than VADP_SNS value or VADP_SNS is reached.  <a href="#o9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="unionadpctl__data.html#o11">adp_tmout_int</a>:1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADP Tomeout Interrupt (ADP_TMOUT_INT) This bit is relevant only for an ADP probe.  <a href="#o10"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="unionadpctl__data.html#o12">adp_prb_int_msk</a>:1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADP Probe Interrupt Mask (ADP_PRB_INT_MSK) When this bit is set, it unmasks the interrupt due to ADP_PRB_INT.  <a href="#o11"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="unionadpctl__data.html#o13">adp_sns_int_msk</a>:1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADP Sense Interrupt Mask (ADP_SNS_INT_MSK) When this bit is set, it unmasks the interrupt due to ADP_SNS_INT.  <a href="#o12"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="unionadpctl__data.html#o14">adp_tmout_int_msk</a>:1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADP Timoeout Interrupt Mask (ADP_TMOUT_MSK) When this bit is set, it unmasks the interrupt due to ADP_TMOUT_INT.  <a href="#o13"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="unionadpctl__data.html#o15">ar</a>:2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access Request 2'b00 - Read/Write Valid (updated by the core) 2'b01 - Read 2'b00 - Write 2'b00 - Reserved. <br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="unionadpctl__data.html#o16">reserved29_31</a>:3</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reserved. <br></td></tr>
<tr><td class="memItemLeft" nowrap valign="top">}&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionadpctl__data.html#o17">b</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">register bits <br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
This union represents the bit fields of the Core ADP Timer, Control and Status Register (ADPTIMCTLSTS). 
<p>
Set the bits using bit fields then write the <em>d32</em> value to the register. 
<p>

<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00955">955</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.<hr><h2>Field Documentation</h2>
<a class="anchor" name="o1" doxytag="adpctl_data::prb_dschg"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">unsigned <a class="el" href="unionadpctl__data.html#o1">adpctl_data::prb_dschg</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Probe Discharge (PRB_DSCHG) These bits set the times for TADP_DSCHG. 
<p>
These bits are defined as follows: 2'b00 - 4 msec 2'b01 - 8 msec 2'b10 - 16 msec 2'b11 - 32 msec
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00968">968</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o2" doxytag="adpctl_data::prb_delta"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">unsigned <a class="el" href="unionadpctl__data.html#o2">adpctl_data::prb_delta</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Probe Delta (PRB_DELTA) These bits set the resolution for RTIM value. 
<p>
The bits are defined in units of 32 kHz clock cycles as follows: 2'b00 - 1 cycles 2'b01 - 2 cycles 2'b10 - 3 cycles 2'b11 - 4 cycles For example if this value is chosen to 2'b01, it means that RTIM increments for every 3(three) 32Khz clock cycles.
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00979">979</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o4" doxytag="adpctl_data::rtim"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">unsigned <a class="el" href="unionadpctl__data.html#o4">adpctl_data::rtim</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
These bits capture the latest time it took for VBUS to ramp from VADP_SINK to VADP_PRB. 
<p>
0x000 - 1 cycles 0x001 - 2 cycles 0x002 - 3 cycles etc 0x7FF - 2048 cycles A time of 1024 cycles at 32 kHz corresponds to a time of 32 msec.
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00997">997</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o5" doxytag="adpctl_data::enaprb"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">unsigned <a class="el" href="unionadpctl__data.html#o5">adpctl_data::enaprb</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Enable Probe (EnaPrb) When programmed to 1'b1, the core performs a probe operation. 
<p>
This bit is valid only if OTG_Ver = 1'b1.
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01002">1002</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o6" doxytag="adpctl_data::enasns"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">unsigned <a class="el" href="unionadpctl__data.html#o6">adpctl_data::enasns</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Enable Sense (EnaSns) When programmed to 1'b1, the core performs a Sense operation. 
<p>
This bit is valid only if OTG_Ver = 1'b1.
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01007">1007</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o7" doxytag="adpctl_data::adpres"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">unsigned <a class="el" href="unionadpctl__data.html#o7">adpctl_data::adpres</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
ADP Reset (ADPRes) When set, ADP controller is reset. 
<p>
This bit is valid only if OTG_Ver = 1'b1.
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01012">1012</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o8" doxytag="adpctl_data::adpen"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">unsigned <a class="el" href="unionadpctl__data.html#o8">adpctl_data::adpen</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
ADP Enable (ADPEn) When set, the core performs either ADP probing or sensing based on EnaPrb or EnaSns. 
<p>
This bit is valid only if OTG_Ver = 1'b1.
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01018">1018</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o9" doxytag="adpctl_data::adp_prb_int"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">unsigned <a class="el" href="unionadpctl__data.html#o9">adpctl_data::adp_prb_int</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
ADP Probe Interrupt (ADP_PRB_INT) When this bit is set, it means that the VBUS voltage is greater than VADP_PRB or VADP_PRB is reached. 
<p>
This bit is valid only if OTG_Ver = 1'b1.
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01024">1024</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o10" doxytag="adpctl_data::adp_sns_int"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">unsigned <a class="el" href="unionadpctl__data.html#o10">adpctl_data::adp_sns_int</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
ADP Sense Interrupt (ADP_SNS_INT) When this bit is set, it means that the VBUS voltage is greater than VADP_SNS value or VADP_SNS is reached. 
<p>
This bit is valid only if OTG_Ver = 1'b1.
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01031">1031</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o11" doxytag="adpctl_data::adp_tmout_int"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">unsigned <a class="el" href="unionadpctl__data.html#o11">adpctl_data::adp_tmout_int</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
ADP Tomeout Interrupt (ADP_TMOUT_INT) This bit is relevant only for an ADP probe. 
<p>
When this bit is set, it means that the ramp time has completed ie ADPCTL.RTIM has reached its terminal value of 0x7FF. This is a debug feature that allows software to read the ramp time after each cycle. This bit is valid only if OTG_Ver = 1'b1.
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01040">1040</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o12" doxytag="adpctl_data::adp_prb_int_msk"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">unsigned <a class="el" href="unionadpctl__data.html#o12">adpctl_data::adp_prb_int_msk</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
ADP Probe Interrupt Mask (ADP_PRB_INT_MSK) When this bit is set, it unmasks the interrupt due to ADP_PRB_INT. 
<p>
This bit is valid only if OTG_Ver = 1'b1.
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01045">1045</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o13" doxytag="adpctl_data::adp_sns_int_msk"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">unsigned <a class="el" href="unionadpctl__data.html#o13">adpctl_data::adp_sns_int_msk</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
ADP Sense Interrupt Mask (ADP_SNS_INT_MSK) When this bit is set, it unmasks the interrupt due to ADP_SNS_INT. 
<p>
This bit is valid only if OTG_Ver = 1'b1.
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01050">1050</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o14" doxytag="adpctl_data::adp_tmout_int_msk"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">unsigned <a class="el" href="unionadpctl__data.html#o14">adpctl_data::adp_tmout_int_msk</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
ADP Timoeout Interrupt Mask (ADP_TMOUT_MSK) When this bit is set, it unmasks the interrupt due to ADP_TMOUT_INT. 
<p>
This bit is valid only if OTG_Ver = 1'b1.
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01055">1055</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<hr>The documentation for this union was generated from the following file:<ul>
<li><a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a></ul>
<hr size="1"><address style="align: right;"><small>Generated on Thu Oct 27 03:56:38 2011 for DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.3.9.1 </small></address>
</body>
</html>
