{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>Category</th>\n",
       "      <th>Metric</th>\n",
       "      <th>Measured Value</th>\n",
       "      <th>Notes (How Measured)</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>CPU Details</td>\n",
       "      <td>CPU Model</td>\n",
       "      <td>Apple M2 Max</td>\n",
       "      <td>sysctl brand_string</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>CPU Details</td>\n",
       "      <td>Cores / Threads</td>\n",
       "      <td>12 cores / 12 threads (8P + 4E)</td>\n",
       "      <td>system_profiler</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>CPU Details</td>\n",
       "      <td>Base / Turbo Frequency</td>\n",
       "      <td>3.20 GHz nominal; turbo N/A</td>\n",
       "      <td>Apple does not expose turbo freq</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>CPU Details</td>\n",
       "      <td>Cache Sizes</td>\n",
       "      <td>L1I 128 KB / L1D 64 KB; L2 4 MB; L3 16 MB</td>\n",
       "      <td>hw.perflevel* fields</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>CPU Details</td>\n",
       "      <td>Memory</td>\n",
       "      <td>32 GB LPDDR5 Unified Memory</td>\n",
       "      <td>system_profiler</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>5</th>\n",
       "      <td>Basic</td>\n",
       "      <td>Function Call</td>\n",
       "      <td>0.4–0.6 ns/call</td>\n",
       "      <td>median of 21 trials</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>6</th>\n",
       "      <td>Basic</td>\n",
       "      <td>Context Switch</td>\n",
       "      <td>112.5 ns (syscall), 1130.9 ns (threads)</td>\n",
       "      <td>getpid() syscall; pthread + pipe ping-pong</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>7</th>\n",
       "      <td>Pipeline</td>\n",
       "      <td>Instr.Fetch Throughput</td>\n",
       "      <td>5.818 instr/cycle</td>\n",
       "      <td>128-NOP blocks, cycle conversion</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>8</th>\n",
       "      <td>Pipeline</td>\n",
       "      <td>Instr.Retire Throughput</td>\n",
       "      <td>Max 1.549 IPC</td>\n",
       "      <td>ILP sweep 1–8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>9</th>\n",
       "      <td>Pipeline</td>\n",
       "      <td>Loads per Cycle</td>\n",
       "      <td>2.960</td>\n",
       "      <td>independent loads</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>10</th>\n",
       "      <td>Pipeline</td>\n",
       "      <td>Stores per Cycle</td>\n",
       "      <td>1.935</td>\n",
       "      <td>independent stores</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>11</th>\n",
       "      <td>Pipeline</td>\n",
       "      <td>Branch-Mis-Penalty</td>\n",
       "      <td>9.06 cycles</td>\n",
       "      <td>predictable and random diff</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>12</th>\n",
       "      <td>Pipeline</td>\n",
       "      <td>INT ALU BW</td>\n",
       "      <td>0.977 ops/cycle</td>\n",
       "      <td>96-op unrolled blocks</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>13</th>\n",
       "      <td>Pipeline</td>\n",
       "      <td>INT MUL BW</td>\n",
       "      <td>0.845 ops/cycle</td>\n",
       "      <td>same method</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>14</th>\n",
       "      <td>Pipeline</td>\n",
       "      <td>INT DIV BW</td>\n",
       "      <td>0.499 ops/cycle</td>\n",
       "      <td>multi-cycle latency</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>15</th>\n",
       "      <td>SMT Effects</td>\n",
       "      <td>Contending Workloads</td>\n",
       "      <td>1.589 s total</td>\n",
       "      <td>simulated (no SMT on Apple Silicon)</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>16</th>\n",
       "      <td>SMT Effects</td>\n",
       "      <td>Symbiotic Workloads</td>\n",
       "      <td>1.549 s total</td>\n",
       "      <td>ALU + MEM mix</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>17</th>\n",
       "      <td>Cache Latency</td>\n",
       "      <td>L1I</td>\n",
       "      <td>7.01 cycles</td>\n",
       "      <td>instruction-stream footprint sweep</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>18</th>\n",
       "      <td>Cache Latency</td>\n",
       "      <td>L1D</td>\n",
       "      <td>7.40 cycles</td>\n",
       "      <td>pointer chasing</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>19</th>\n",
       "      <td>Cache Latency</td>\n",
       "      <td>L2</td>\n",
       "      <td>17.33 cycles</td>\n",
       "      <td>pointer chasing</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>20</th>\n",
       "      <td>Cache Latency</td>\n",
       "      <td>L3</td>\n",
       "      <td>20.25 cycles</td>\n",
       "      <td>pointer chasing</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>21</th>\n",
       "      <td>Cache Bandwidth</td>\n",
       "      <td>L1I Read/Write</td>\n",
       "      <td>30.406 / 55.697 GB/s</td>\n",
       "      <td>streaming loads/stores</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>22</th>\n",
       "      <td>Cache Bandwidth</td>\n",
       "      <td>L1D Read/Write</td>\n",
       "      <td>32.796 / 55.133 GB/s</td>\n",
       "      <td>same method</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>23</th>\n",
       "      <td>Cache Bandwidth</td>\n",
       "      <td>L2 Read/Write</td>\n",
       "      <td>31.967 / 51.143 GB/s</td>\n",
       "      <td>same method</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>24</th>\n",
       "      <td>Cache Bandwidth</td>\n",
       "      <td>L3 Read/Write</td>\n",
       "      <td>31.718 / 51.089 GB/s</td>\n",
       "      <td>same method</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>25</th>\n",
       "      <td>Main Memory</td>\n",
       "      <td>DRAM Latency</td>\n",
       "      <td>331.11 cycles (103.47 ns)</td>\n",
       "      <td>256MB pointer chasing</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>26</th>\n",
       "      <td>Main Memory</td>\n",
       "      <td>DRAM Bandwidth</td>\n",
       "      <td>28.4 GB/s read; 42.2 GB/s write</td>\n",
       "      <td>512MB streaming</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "           Category                   Metric  \\\n",
       "0       CPU Details                CPU Model   \n",
       "1       CPU Details          Cores / Threads   \n",
       "2       CPU Details   Base / Turbo Frequency   \n",
       "3       CPU Details              Cache Sizes   \n",
       "4       CPU Details                   Memory   \n",
       "5             Basic            Function Call   \n",
       "6             Basic           Context Switch   \n",
       "7          Pipeline   Instr.Fetch Throughput   \n",
       "8          Pipeline  Instr.Retire Throughput   \n",
       "9          Pipeline          Loads per Cycle   \n",
       "10         Pipeline         Stores per Cycle   \n",
       "11         Pipeline       Branch-Mis-Penalty   \n",
       "12         Pipeline               INT ALU BW   \n",
       "13         Pipeline               INT MUL BW   \n",
       "14         Pipeline               INT DIV BW   \n",
       "15      SMT Effects     Contending Workloads   \n",
       "16      SMT Effects      Symbiotic Workloads   \n",
       "17    Cache Latency                      L1I   \n",
       "18    Cache Latency                      L1D   \n",
       "19    Cache Latency                       L2   \n",
       "20    Cache Latency                       L3   \n",
       "21  Cache Bandwidth           L1I Read/Write   \n",
       "22  Cache Bandwidth           L1D Read/Write   \n",
       "23  Cache Bandwidth            L2 Read/Write   \n",
       "24  Cache Bandwidth            L3 Read/Write   \n",
       "25      Main Memory             DRAM Latency   \n",
       "26      Main Memory           DRAM Bandwidth   \n",
       "\n",
       "                               Measured Value  \\\n",
       "0                                Apple M2 Max   \n",
       "1             12 cores / 12 threads (8P + 4E)   \n",
       "2                 3.20 GHz nominal; turbo N/A   \n",
       "3   L1I 128 KB / L1D 64 KB; L2 4 MB; L3 16 MB   \n",
       "4                 32 GB LPDDR5 Unified Memory   \n",
       "5                             0.4–0.6 ns/call   \n",
       "6     112.5 ns (syscall), 1130.9 ns (threads)   \n",
       "7                           5.818 instr/cycle   \n",
       "8                               Max 1.549 IPC   \n",
       "9                                       2.960   \n",
       "10                                      1.935   \n",
       "11                                9.06 cycles   \n",
       "12                            0.977 ops/cycle   \n",
       "13                            0.845 ops/cycle   \n",
       "14                            0.499 ops/cycle   \n",
       "15                              1.589 s total   \n",
       "16                              1.549 s total   \n",
       "17                                7.01 cycles   \n",
       "18                                7.40 cycles   \n",
       "19                               17.33 cycles   \n",
       "20                               20.25 cycles   \n",
       "21                       30.406 / 55.697 GB/s   \n",
       "22                       32.796 / 55.133 GB/s   \n",
       "23                       31.967 / 51.143 GB/s   \n",
       "24                       31.718 / 51.089 GB/s   \n",
       "25                  331.11 cycles (103.47 ns)   \n",
       "26            28.4 GB/s read; 42.2 GB/s write   \n",
       "\n",
       "                          Notes (How Measured)  \n",
       "0                          sysctl brand_string  \n",
       "1                              system_profiler  \n",
       "2             Apple does not expose turbo freq  \n",
       "3                         hw.perflevel* fields  \n",
       "4                              system_profiler  \n",
       "5                          median of 21 trials  \n",
       "6   getpid() syscall; pthread + pipe ping-pong  \n",
       "7             128-NOP blocks, cycle conversion  \n",
       "8                                ILP sweep 1–8  \n",
       "9                            independent loads  \n",
       "10                          independent stores  \n",
       "11                 predictable and random diff  \n",
       "12                       96-op unrolled blocks  \n",
       "13                                 same method  \n",
       "14                         multi-cycle latency  \n",
       "15         simulated (no SMT on Apple Silicon)  \n",
       "16                               ALU + MEM mix  \n",
       "17          instruction-stream footprint sweep  \n",
       "18                             pointer chasing  \n",
       "19                             pointer chasing  \n",
       "20                             pointer chasing  \n",
       "21                      streaming loads/stores  \n",
       "22                                 same method  \n",
       "23                                 same method  \n",
       "24                                 same method  \n",
       "25                       256MB pointer chasing  \n",
       "26                             512MB streaming  "
      ]
     },
     "execution_count": 7,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# CPU Performance Card Data\n",
    "\n",
    "import pandas as pd\n",
    "\n",
    "cpu_details = [\n",
    "    (\"CPU Model\", \"Apple M2 Max\", \"sysctl brand_string\"),\n",
    "    (\"Cores / Threads\", \"12 cores / 12 threads (8P + 4E)\", \"system_profiler\"),\n",
    "    (\"Base / Turbo Frequency\", \"3.20 GHz nominal; turbo N/A\", \"Apple does not expose turbo freq\"),\n",
    "    (\"Cache Sizes\", \"L1I 128 KB / L1D 64 KB; L2 4 MB; L3 16 MB\", \"hw.perflevel* fields\"),\n",
    "    (\"Memory\", \"32 GB LPDDR5 Unified Memory\", \"system_profiler\")\n",
    "]\n",
    "\n",
    "basic = [\n",
    "    (\"Function Call\", \"0.4–0.6 ns/call\", \"median of 21 trials\"),\n",
    "    (\"Context Switch\", \"112.5 ns (syscall), 1130.9 ns (threads)\", \"getpid() syscall; pthread + pipe ping-pong\")\n",
    "]\n",
    "\n",
    "pipeline = [\n",
    "    (\"Instr.Fetch Throughput\", \"5.818 instr/cycle\", \"128-NOP blocks, cycle conversion\"),\n",
    "    (\"Instr.Retire Throughput\", \"Max 1.549 IPC\", \"ILP sweep 1–8\"),\n",
    "    (\"Loads per Cycle\", \"2.960\", \"independent loads\"),\n",
    "    (\"Stores per Cycle\", \"1.935\", \"independent stores\"),\n",
    "    (\"Branch-Mis-Penalty\", \"9.06 cycles\", \"predictable and random diff\"),\n",
    "    (\"INT ALU BW\", \"0.977 ops/cycle\", \"96-op unrolled blocks\"),\n",
    "    (\"INT MUL BW\", \"0.845 ops/cycle\", \"same method\"),\n",
    "    (\"INT DIV BW\", \"0.499 ops/cycle\", \"multi-cycle latency\")\n",
    "]\n",
    "\n",
    "smt = [\n",
    "    (\"Contending Workloads\", \"1.589 s total\", \"simulated (no SMT on Apple Silicon)\"),\n",
    "    (\"Symbiotic Workloads\", \"1.549 s total\", \"ALU + MEM mix\")\n",
    "]\n",
    "\n",
    "cache_latency = [\n",
    "    (\"L1I\", \"7.01 cycles\", \"instruction-stream footprint sweep\"),\n",
    "    (\"L1D\", \"7.40 cycles\", \"pointer chasing\"),\n",
    "    (\"L2\", \"17.33 cycles\", \"pointer chasing\"),\n",
    "    (\"L3\", \"20.25 cycles\", \"pointer chasing\")\n",
    "]\n",
    "\n",
    "cache_bw = [\n",
    "    (\"L1I Read/Write\", \"30.406 / 55.697 GB/s\", \"streaming loads/stores\"),\n",
    "    (\"L1D Read/Write\", \"32.796 / 55.133 GB/s\", \"same method\"),\n",
    "    (\"L2 Read/Write\", \"31.967 / 51.143 GB/s\", \"same method\"),\n",
    "    (\"L3 Read/Write\", \"31.718 / 51.089 GB/s\", \"same method\")\n",
    "]\n",
    "\n",
    "memory = [\n",
    "    (\"DRAM Latency\", \"331.11 cycles (103.47 ns)\", \"256MB pointer chasing\"),\n",
    "    (\"DRAM Bandwidth\", \"28.4 GB/s read; 42.2 GB/s write\", \"512MB streaming\")\n",
    "]\n",
    "\n",
    "# Combine all sections\n",
    "\n",
    "\n",
    "rows = []\n",
    "\n",
    "def add(category, data):\n",
    "    for metric, value, notes in data:\n",
    "        rows.append([category, metric, value, notes])\n",
    "\n",
    "add(\"CPU Details\", cpu_details)\n",
    "add(\"Basic\", basic)\n",
    "add(\"Pipeline\", pipeline)\n",
    "add(\"SMT Effects\", smt)\n",
    "add(\"Cache Latency\", cache_latency)\n",
    "add(\"Cache Bandwidth\", cache_bw)\n",
    "add(\"Main Memory\", memory)\n",
    "\n",
    "df = pd.DataFrame(rows, columns=[\"Category\", \"Metric\", \"Measured Value\", \"Notes (How Measured)\"])\n",
    "\n",
    "df"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "COMP3030J",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.11.8"
  },
  "orig_nbformat": 4
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
