{
  "generate": {
    "memories":[
      "jbay_mem",
        "pipe_addrmap",  # pipes
          # "parde_mem" -- parde
            "prsr_mem_main_rspec",  # i_prsr_mem, e_prsr_mem
    ],
    "regs":[
      "jbay_reg",
        "pipe_addrmap",  # pipea
          "mau_addrmap",  # mau
          # "parde_glue_stn_reg",
            "ipb_prsr4_reg",  # ipbprsr4reg
              "prsr_reg_main_rspec",  # prsr
            "pmerge_reg",  # pmergereg
            "epb_prsr4_reg",  # epbprsr4reg
              # "prsr_reg_main_rspec",  # prsr
            # mirr_ebuf_reg
            "dprsr_reg",
    ]
  },

  "ignore": {
    "memories":[
      # jbay_mem
        "tm_top_mem_rspec",  # tm
        # pipes
          "mau_addrmap",  # mau -- just a dummy reg
          # parde
            "pgr_mem_rspec",
    ],
    "regs":[
      # jbay_reg
        "dvsl_addrmap", "mac_addrmap", "gpio_regs", "serdes_addrmap",
        # pipes
          # mau
          # pardereg
            # parde_glue_stn_reg
              "parb_reg",
              "pgr_reg_rspec",  # pgrreg
              "s2p_reg",
              "p2s_reg",
              "parde_glue_reg_rspec",  #pgluereg
            "mirr_ebuf_reg",  # mirefreg
            # dprsr_reg
              # dprsr_reg_rspec
    ]
  }
}
