<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SystemView Application: FSMC</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">SystemView Application<span id="projectnumber">&#160;v1.0</span>
   </div>
   <div id="projectbrief">STM32F411CE SEGGER SystemView Real-time Analysis with OLED Display</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',false);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="doc-content">
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Topics</a> &#124;
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">FSMC<div class="ingroups"><a class="el" href="group___s_t_m32_f4xx___std_periph___driver.html">STM32F4xx_StdPeriph_Driver</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>FSMC driver modules.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="groups" name="groups"></a>
Topics</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_s_m_c___exported___constants.html">FSMC_Exported_Constants</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_s_m_c___private___functions.html">FSMC_Private_Functions</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html">FSMC_NORSRAMTimingInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timing parameters For NOR/SRAM Banks <br  />
  <a href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html">FSMC_NORSRAMInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSMC NOR/SRAM Init structure definition.  <a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html">FSMC_NAND_PCCARDTimingInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timing parameters For FSMC NAND and PCCARD Banks.  <a href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___n_a_n_d_init_type_def.html">FSMC_NANDInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSMC NAND Init structure definition.  <a href="struct_f_s_m_c___n_a_n_d_init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html">FSMC_PCCARDInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSMC PCCARD Init structure definition.  <a href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga74722cb031b5a30c066e627474507e1e" id="r_ga74722cb031b5a30c066e627474507e1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga74722cb031b5a30c066e627474507e1e">BCR_MBKEN_SET</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga74722cb031b5a30c066e627474507e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6190926e03187065960cdbe9353632be" id="r_ga6190926e03187065960cdbe9353632be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6190926e03187065960cdbe9353632be">BCR_MBKEN_RESET</a>&#160;&#160;&#160;((uint32_t)0x000FFFFE)</td></tr>
<tr class="separator:ga6190926e03187065960cdbe9353632be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga298d32354d8909737fa2db42cec1d343" id="r_ga298d32354d8909737fa2db42cec1d343"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga298d32354d8909737fa2db42cec1d343">BCR_FACCEN_SET</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga298d32354d8909737fa2db42cec1d343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99ff48346c662edaacb98c754dbe8ce1" id="r_ga99ff48346c662edaacb98c754dbe8ce1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga99ff48346c662edaacb98c754dbe8ce1">PCR_PBKEN_SET</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga99ff48346c662edaacb98c754dbe8ce1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c5233208c7403c4ab1751912519fb2b" id="r_ga3c5233208c7403c4ab1751912519fb2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3c5233208c7403c4ab1751912519fb2b">PCR_PBKEN_RESET</a>&#160;&#160;&#160;((uint32_t)0x000FFFFB)</td></tr>
<tr class="separator:ga3c5233208c7403c4ab1751912519fb2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77fb3dbb94b45bf205281a3b8c7c57db" id="r_ga77fb3dbb94b45bf205281a3b8c7c57db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga77fb3dbb94b45bf205281a3b8c7c57db">PCR_ECCEN_SET</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga77fb3dbb94b45bf205281a3b8c7c57db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d750aba62d7faea82ce2b133f3ba84e" id="r_ga5d750aba62d7faea82ce2b133f3ba84e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5d750aba62d7faea82ce2b133f3ba84e">PCR_ECCEN_RESET</a>&#160;&#160;&#160;((uint32_t)0x000FFFBF)</td></tr>
<tr class="separator:ga5d750aba62d7faea82ce2b133f3ba84e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf02a07b484782f398b0684f0f0372f2f" id="r_gaf02a07b484782f398b0684f0f0372f2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf02a07b484782f398b0684f0f0372f2f">PCR_MEMORYTYPE_NAND</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gaf02a07b484782f398b0684f0f0372f2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gaab3e6648e8a584e73785361ac960eded" id="r_gaab3e6648e8a584e73785361ac960eded"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaab3e6648e8a584e73785361ac960eded">FSMC_NORSRAMDeInit</a> (uint32_t FSMC_Bank)</td></tr>
<tr class="memdesc:gaab3e6648e8a584e73785361ac960eded"><td class="mdescLeft">&#160;</td><td class="mdescRight">De-initializes the FSMC NOR/SRAM Banks registers to their default reset values.  <br /></td></tr>
<tr class="separator:gaab3e6648e8a584e73785361ac960eded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c27816e8b17394c9ee1ce9298917b4a" id="r_ga9c27816e8b17394c9ee1ce9298917b4a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9c27816e8b17394c9ee1ce9298917b4a">FSMC_NORSRAMInit</a> (<a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html">FSMC_NORSRAMInitTypeDef</a> *FSMC_NORSRAMInitStruct)</td></tr>
<tr class="memdesc:ga9c27816e8b17394c9ee1ce9298917b4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the FSMC NOR/SRAM Banks according to the specified parameters in the FSMC_NORSRAMInitStruct.  <br /></td></tr>
<tr class="separator:ga9c27816e8b17394c9ee1ce9298917b4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf33e6dfc34f62d16a0cb416de9e83d28" id="r_gaf33e6dfc34f62d16a0cb416de9e83d28"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf33e6dfc34f62d16a0cb416de9e83d28">FSMC_NORSRAMStructInit</a> (<a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html">FSMC_NORSRAMInitTypeDef</a> *FSMC_NORSRAMInitStruct)</td></tr>
<tr class="memdesc:gaf33e6dfc34f62d16a0cb416de9e83d28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fills each FSMC_NORSRAMInitStruct member with its default value.  <br /></td></tr>
<tr class="separator:gaf33e6dfc34f62d16a0cb416de9e83d28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf943f0f2680168d3a95a3c2c9f3eca2a" id="r_gaf943f0f2680168d3a95a3c2c9f3eca2a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf943f0f2680168d3a95a3c2c9f3eca2a">FSMC_NORSRAMCmd</a> (uint32_t FSMC_Bank, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:gaf943f0f2680168d3a95a3c2c9f3eca2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the specified NOR/SRAM Memory Bank.  <br /></td></tr>
<tr class="separator:gaf943f0f2680168d3a95a3c2c9f3eca2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb749503293474a68555961bd8f120e1" id="r_gafb749503293474a68555961bd8f120e1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gafb749503293474a68555961bd8f120e1">FSMC_NANDDeInit</a> (uint32_t FSMC_Bank)</td></tr>
<tr class="memdesc:gafb749503293474a68555961bd8f120e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">De-initializes the FSMC NAND Banks registers to their default reset values.  <br /></td></tr>
<tr class="separator:gafb749503293474a68555961bd8f120e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f81ccc4e126c11f1eb33077b1a68e6f" id="r_ga9f81ccc4e126c11f1eb33077b1a68e6f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9f81ccc4e126c11f1eb33077b1a68e6f">FSMC_NANDInit</a> (<a class="el" href="struct_f_s_m_c___n_a_n_d_init_type_def.html">FSMC_NANDInitTypeDef</a> *FSMC_NANDInitStruct)</td></tr>
<tr class="memdesc:ga9f81ccc4e126c11f1eb33077b1a68e6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the FSMC NAND Banks according to the specified parameters in the FSMC_NANDInitStruct.  <br /></td></tr>
<tr class="separator:ga9f81ccc4e126c11f1eb33077b1a68e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8283ad94ad8e83d49d5b77d1c7e17862" id="r_ga8283ad94ad8e83d49d5b77d1c7e17862"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga8283ad94ad8e83d49d5b77d1c7e17862">FSMC_NANDStructInit</a> (<a class="el" href="struct_f_s_m_c___n_a_n_d_init_type_def.html">FSMC_NANDInitTypeDef</a> *FSMC_NANDInitStruct)</td></tr>
<tr class="memdesc:ga8283ad94ad8e83d49d5b77d1c7e17862"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fills each FSMC_NANDInitStruct member with its default value.  <br /></td></tr>
<tr class="separator:ga8283ad94ad8e83d49d5b77d1c7e17862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33ec7c39ea4d42e92c72c6e517d8235c" id="r_ga33ec7c39ea4d42e92c72c6e517d8235c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga33ec7c39ea4d42e92c72c6e517d8235c">FSMC_NANDCmd</a> (uint32_t FSMC_Bank, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga33ec7c39ea4d42e92c72c6e517d8235c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the specified NAND Memory Bank.  <br /></td></tr>
<tr class="separator:ga33ec7c39ea4d42e92c72c6e517d8235c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5800301fc39bbe998a18ebd9ff191cdc" id="r_ga5800301fc39bbe998a18ebd9ff191cdc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5800301fc39bbe998a18ebd9ff191cdc">FSMC_NANDECCCmd</a> (uint32_t FSMC_Bank, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga5800301fc39bbe998a18ebd9ff191cdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the FSMC NAND ECC feature.  <br /></td></tr>
<tr class="separator:ga5800301fc39bbe998a18ebd9ff191cdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad6d4f5b5a41684ce053fea55bdb98d8" id="r_gaad6d4f5b5a41684ce053fea55bdb98d8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaad6d4f5b5a41684ce053fea55bdb98d8">FSMC_GetECC</a> (uint32_t FSMC_Bank)</td></tr>
<tr class="memdesc:gaad6d4f5b5a41684ce053fea55bdb98d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the error correction code register value.  <br /></td></tr>
<tr class="separator:gaad6d4f5b5a41684ce053fea55bdb98d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f53ccf3a4f3c80a5a56fb47ccd47ccd" id="r_ga2f53ccf3a4f3c80a5a56fb47ccd47ccd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga2f53ccf3a4f3c80a5a56fb47ccd47ccd">FSMC_PCCARDDeInit</a> (void)</td></tr>
<tr class="memdesc:ga2f53ccf3a4f3c80a5a56fb47ccd47ccd"><td class="mdescLeft">&#160;</td><td class="mdescRight">De-initializes the FSMC PCCARD Bank registers to their default reset values.  <br /></td></tr>
<tr class="separator:ga2f53ccf3a4f3c80a5a56fb47ccd47ccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacee1351363e7700a296faa1734a910aa" id="r_gacee1351363e7700a296faa1734a910aa"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gacee1351363e7700a296faa1734a910aa">FSMC_PCCARDInit</a> (<a class="el" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html">FSMC_PCCARDInitTypeDef</a> *FSMC_PCCARDInitStruct)</td></tr>
<tr class="memdesc:gacee1351363e7700a296faa1734a910aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the FSMC PCCARD Bank according to the specified parameters in the FSMC_PCCARDInitStruct.  <br /></td></tr>
<tr class="separator:gacee1351363e7700a296faa1734a910aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a64ba0e0545b3f1913c9d1d28c05e62" id="r_ga7a64ba0e0545b3f1913c9d1d28c05e62"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7a64ba0e0545b3f1913c9d1d28c05e62">FSMC_PCCARDStructInit</a> (<a class="el" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html">FSMC_PCCARDInitTypeDef</a> *FSMC_PCCARDInitStruct)</td></tr>
<tr class="memdesc:ga7a64ba0e0545b3f1913c9d1d28c05e62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fills each FSMC_PCCARDInitStruct member with its default value.  <br /></td></tr>
<tr class="separator:ga7a64ba0e0545b3f1913c9d1d28c05e62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d410151ceb3428c6a1bf374a0472cde" id="r_ga2d410151ceb3428c6a1bf374a0472cde"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga2d410151ceb3428c6a1bf374a0472cde">FSMC_PCCARDCmd</a> (<a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga2d410151ceb3428c6a1bf374a0472cde"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the PCCARD Memory Bank.  <br /></td></tr>
<tr class="separator:ga2d410151ceb3428c6a1bf374a0472cde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga217027ae3cd213b9076b6a1be197064c" id="r_ga217027ae3cd213b9076b6a1be197064c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga217027ae3cd213b9076b6a1be197064c">FSMC_ITConfig</a> (uint32_t FSMC_Bank, uint32_t FSMC_IT, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga217027ae3cd213b9076b6a1be197064c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the specified FSMC interrupts.  <br /></td></tr>
<tr class="separator:ga217027ae3cd213b9076b6a1be197064c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae00355115b078f483f0771057bb849c4" id="r_gae00355115b078f483f0771057bb849c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae00355115b078f483f0771057bb849c4">FSMC_GetFlagStatus</a> (uint32_t FSMC_Bank, uint32_t FSMC_FLAG)</td></tr>
<tr class="memdesc:gae00355115b078f483f0771057bb849c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks whether the specified FSMC flag is set or not.  <br /></td></tr>
<tr class="separator:gae00355115b078f483f0771057bb849c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga697618f2de0ad9a8a82461ddbebd5264" id="r_ga697618f2de0ad9a8a82461ddbebd5264"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga697618f2de0ad9a8a82461ddbebd5264">FSMC_ClearFlag</a> (uint32_t FSMC_Bank, uint32_t FSMC_FLAG)</td></tr>
<tr class="memdesc:ga697618f2de0ad9a8a82461ddbebd5264"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the FSMC's pending flags.  <br /></td></tr>
<tr class="separator:ga697618f2de0ad9a8a82461ddbebd5264"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fce9ca889d33cd8b8b7413875dd4d73" id="r_ga7fce9ca889d33cd8b8b7413875dd4d73"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___exported__types.html#ga39d4411201fb731279ad5a409b2b80d7">ITStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7fce9ca889d33cd8b8b7413875dd4d73">FSMC_GetITStatus</a> (uint32_t FSMC_Bank, uint32_t FSMC_IT)</td></tr>
<tr class="memdesc:ga7fce9ca889d33cd8b8b7413875dd4d73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks whether the specified FSMC interrupt has occurred or not.  <br /></td></tr>
<tr class="separator:ga7fce9ca889d33cd8b8b7413875dd4d73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9387e7674b8a376256a3378649e004e" id="r_gad9387e7674b8a376256a3378649e004e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad9387e7674b8a376256a3378649e004e">FSMC_ClearITPendingBit</a> (uint32_t FSMC_Bank, uint32_t FSMC_IT)</td></tr>
<tr class="memdesc:gad9387e7674b8a376256a3378649e004e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the FSMC's interrupt pending bits.  <br /></td></tr>
<tr class="separator:gad9387e7674b8a376256a3378649e004e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:gacf8fe8a218da68e86c3cdc05fb44c0dd" id="r_gacf8fe8a218da68e86c3cdc05fb44c0dd"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html">FSMC_NORSRAMTimingInitTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gacf8fe8a218da68e86c3cdc05fb44c0dd">FSMC_DefaultTimingStruct</a></td></tr>
<tr class="separator:gacf8fe8a218da68e86c3cdc05fb44c0dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>FSMC driver modules. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga298d32354d8909737fa2db42cec1d343" name="ga298d32354d8909737fa2db42cec1d343"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga298d32354d8909737fa2db42cec1d343">&#9670;&#160;</a></span>BCR_FACCEN_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BCR_FACCEN_SET&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00055">55</a> of file <a class="el" href="stm32f4xx__fsmc_8c_source.html">stm32f4xx_fsmc.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00149">FSMC_NORSRAMInit()</a>.</p>

</div>
</div>
<a id="ga6190926e03187065960cdbe9353632be" name="ga6190926e03187065960cdbe9353632be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6190926e03187065960cdbe9353632be">&#9670;&#160;</a></span>BCR_MBKEN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BCR_MBKEN_RESET&#160;&#160;&#160;((uint32_t)0x000FFFFE)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00054">54</a> of file <a class="el" href="stm32f4xx__fsmc_8c_source.html">stm32f4xx_fsmc.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00293">FSMC_NORSRAMCmd()</a>.</p>

</div>
</div>
<a id="ga74722cb031b5a30c066e627474507e1e" name="ga74722cb031b5a30c066e627474507e1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74722cb031b5a30c066e627474507e1e">&#9670;&#160;</a></span>BCR_MBKEN_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BCR_MBKEN_SET&#160;&#160;&#160;((uint32_t)0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00053">53</a> of file <a class="el" href="stm32f4xx__fsmc_8c_source.html">stm32f4xx_fsmc.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00293">FSMC_NORSRAMCmd()</a>.</p>

</div>
</div>
<a id="ga5d750aba62d7faea82ce2b133f3ba84e" name="ga5d750aba62d7faea82ce2b133f3ba84e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d750aba62d7faea82ce2b133f3ba84e">&#9670;&#160;</a></span>PCR_ECCEN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCR_ECCEN_RESET&#160;&#160;&#160;((uint32_t)0x000FFFBF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00061">61</a> of file <a class="el" href="stm32f4xx__fsmc_8c_source.html">stm32f4xx_fsmc.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00577">FSMC_NANDECCCmd()</a>.</p>

</div>
</div>
<a id="ga77fb3dbb94b45bf205281a3b8c7c57db" name="ga77fb3dbb94b45bf205281a3b8c7c57db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77fb3dbb94b45bf205281a3b8c7c57db">&#9670;&#160;</a></span>PCR_ECCEN_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCR_ECCEN_SET&#160;&#160;&#160;((uint32_t)0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00060">60</a> of file <a class="el" href="stm32f4xx__fsmc_8c_source.html">stm32f4xx_fsmc.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00577">FSMC_NANDECCCmd()</a>.</p>

</div>
</div>
<a id="gaf02a07b484782f398b0684f0f0372f2f" name="gaf02a07b484782f398b0684f0f0372f2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf02a07b484782f398b0684f0f0372f2f">&#9670;&#160;</a></span>PCR_MEMORYTYPE_NAND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCR_MEMORYTYPE_NAND&#160;&#160;&#160;((uint32_t)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00062">62</a> of file <a class="el" href="stm32f4xx__fsmc_8c_source.html">stm32f4xx_fsmc.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00397">FSMC_NANDInit()</a>.</p>

</div>
</div>
<a id="ga3c5233208c7403c4ab1751912519fb2b" name="ga3c5233208c7403c4ab1751912519fb2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c5233208c7403c4ab1751912519fb2b">&#9670;&#160;</a></span>PCR_PBKEN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCR_PBKEN_RESET&#160;&#160;&#160;((uint32_t)0x000FFFFB)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00059">59</a> of file <a class="el" href="stm32f4xx__fsmc_8c_source.html">stm32f4xx_fsmc.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00537">FSMC_NANDCmd()</a>, and <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00813">FSMC_PCCARDCmd()</a>.</p>

</div>
</div>
<a id="ga99ff48346c662edaacb98c754dbe8ce1" name="ga99ff48346c662edaacb98c754dbe8ce1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99ff48346c662edaacb98c754dbe8ce1">&#9670;&#160;</a></span>PCR_PBKEN_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCR_PBKEN_SET&#160;&#160;&#160;((uint32_t)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00058">58</a> of file <a class="el" href="stm32f4xx__fsmc_8c_source.html">stm32f4xx_fsmc.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00537">FSMC_NANDCmd()</a>, and <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00813">FSMC_PCCARDCmd()</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga697618f2de0ad9a8a82461ddbebd5264" name="ga697618f2de0ad9a8a82461ddbebd5264"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga697618f2de0ad9a8a82461ddbebd5264">&#9670;&#160;</a></span>FSMC_ClearFlag()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FSMC_ClearFlag </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>FSMC_Bank</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>FSMC_FLAG</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clears the FSMC's pending flags. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FSMC_Bank</td><td>specifies the FSMC Bank to be used This parameter can be one of the following values: <ul>
<li>FSMC_Bank2_NAND: FSMC Bank2 NAND </li>
<li>FSMC_Bank3_NAND: FSMC Bank3 NAND </li>
<li>FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD </li>
</ul>
</td></tr>
    <tr><td class="paramname">FSMC_FLAG</td><td>specifies the flag to clear. This parameter can be any combination of the following values: <ul>
<li>FSMC_FLAG_RisingEdge: Rising edge detection Flag. </li>
<li>FSMC_FLAG_Level: Level detection Flag. </li>
<li>FSMC_FLAG_FallingEdge: Falling edge detection Flag. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00970">970</a> of file <a class="el" href="stm32f4xx__fsmc_8c_source.html">stm32f4xx_fsmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00251">FSMC_Bank2_NAND</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00252">FSMC_Bank3_NAND</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00612">IS_FSMC_CLEAR_FLAG</a>, and <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00273">IS_FSMC_GETFLAG_BANK</a>.</p>

</div>
</div>
<a id="gad9387e7674b8a376256a3378649e004e" name="gad9387e7674b8a376256a3378649e004e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9387e7674b8a376256a3378649e004e">&#9670;&#160;</a></span>FSMC_ClearITPendingBit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FSMC_ClearITPendingBit </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>FSMC_Bank</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>FSMC_IT</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clears the FSMC's interrupt pending bits. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FSMC_Bank</td><td>specifies the FSMC Bank to be used This parameter can be one of the following values: <ul>
<li>FSMC_Bank2_NAND: FSMC Bank2 NAND </li>
<li>FSMC_Bank3_NAND: FSMC Bank3 NAND </li>
<li>FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD </li>
</ul>
</td></tr>
    <tr><td class="paramname">FSMC_IT</td><td>specifies the interrupt pending bit to clear. This parameter can be any combination of the following values: <ul>
<li>FSMC_IT_RisingEdge: Rising edge detection interrupt. </li>
<li>FSMC_IT_Level: Level edge detection interrupt. </li>
<li>FSMC_IT_FallingEdge: Falling edge detection interrupt. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fsmc_8c_source.html#l01056">1056</a> of file <a class="el" href="stm32f4xx__fsmc_8c_source.html">stm32f4xx_fsmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00251">FSMC_Bank2_NAND</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00252">FSMC_Bank3_NAND</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00592">IS_FSMC_IT</a>, and <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00277">IS_FSMC_IT_BANK</a>.</p>

</div>
</div>
<a id="gaad6d4f5b5a41684ce053fea55bdb98d8" name="gaad6d4f5b5a41684ce053fea55bdb98d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad6d4f5b5a41684ce053fea55bdb98d8">&#9670;&#160;</a></span>FSMC_GetECC()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t FSMC_GetECC </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>FSMC_Bank</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the error correction code register value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FSMC_Bank</td><td>specifies the FSMC Bank to be used This parameter can be one of the following values: <ul>
<li>FSMC_Bank2_NAND: FSMC Bank2 NAND </li>
<li>FSMC_Bank3_NAND: FSMC Bank3 NAND </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>Error Correction Code (ECC) value. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00616">616</a> of file <a class="el" href="stm32f4xx__fsmc_8c_source.html">stm32f4xx_fsmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00251">FSMC_Bank2_NAND</a>.</p>

</div>
</div>
<a id="gae00355115b078f483f0771057bb849c4" name="gae00355115b078f483f0771057bb849c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae00355115b078f483f0771057bb849c4">&#9670;&#160;</a></span>FSMC_GetFlagStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a> FSMC_GetFlagStatus </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>FSMC_Bank</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>FSMC_FLAG</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks whether the specified FSMC flag is set or not. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FSMC_Bank</td><td>specifies the FSMC Bank to be used This parameter can be one of the following values: <ul>
<li>FSMC_Bank2_NAND: FSMC Bank2 NAND </li>
<li>FSMC_Bank3_NAND: FSMC Bank3 NAND </li>
<li>FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD </li>
</ul>
</td></tr>
    <tr><td class="paramname">FSMC_FLAG</td><td>specifies the flag to check. This parameter can be one of the following values: <ul>
<li>FSMC_FLAG_RisingEdge: Rising edge detection Flag. </li>
<li>FSMC_FLAG_Level: Level detection Flag. </li>
<li>FSMC_FLAG_FallingEdge: Falling edge detection Flag. </li>
<li>FSMC_FLAG_FEMPT: Fifo empty Flag. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>new state of FSMC_FLAG (SET or RESET). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00920">920</a> of file <a class="el" href="stm32f4xx__fsmc_8c_source.html">stm32f4xx_fsmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00251">FSMC_Bank2_NAND</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00252">FSMC_Bank3_NAND</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00607">IS_FSMC_GET_FLAG</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00273">IS_FSMC_GETFLAG_BANK</a>, <a class="el" href="stm32f4xx_8h_source.html#l00851">RESET</a>, and <a class="el" href="stm32f4xx_8h_source.html#l00851">SET</a>.</p>

</div>
</div>
<a id="ga7fce9ca889d33cd8b8b7413875dd4d73" name="ga7fce9ca889d33cd8b8b7413875dd4d73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7fce9ca889d33cd8b8b7413875dd4d73">&#9670;&#160;</a></span>FSMC_GetITStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___exported__types.html#ga39d4411201fb731279ad5a409b2b80d7">ITStatus</a> FSMC_GetITStatus </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>FSMC_Bank</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>FSMC_IT</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks whether the specified FSMC interrupt has occurred or not. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FSMC_Bank</td><td>specifies the FSMC Bank to be used This parameter can be one of the following values: <ul>
<li>FSMC_Bank2_NAND: FSMC Bank2 NAND </li>
<li>FSMC_Bank3_NAND: FSMC Bank3 NAND </li>
<li>FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD </li>
</ul>
</td></tr>
    <tr><td class="paramname">FSMC_IT</td><td>specifies the FSMC interrupt source to check. This parameter can be one of the following values: <ul>
<li>FSMC_IT_RisingEdge: Rising edge detection interrupt. </li>
<li>FSMC_IT_Level: Level edge detection interrupt. </li>
<li>FSMC_IT_FallingEdge: Falling edge detection interrupt. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>new state of FSMC_IT (SET or RESET). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fsmc_8c_source.html#l01005">1005</a> of file <a class="el" href="stm32f4xx__fsmc_8c_source.html">stm32f4xx_fsmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00251">FSMC_Bank2_NAND</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00252">FSMC_Bank3_NAND</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00593">IS_FSMC_GET_IT</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00277">IS_FSMC_IT_BANK</a>, <a class="el" href="stm32f4xx_8h_source.html#l00851">RESET</a>, and <a class="el" href="stm32f4xx_8h_source.html#l00851">SET</a>.</p>

</div>
</div>
<a id="ga217027ae3cd213b9076b6a1be197064c" name="ga217027ae3cd213b9076b6a1be197064c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga217027ae3cd213b9076b6a1be197064c">&#9670;&#160;</a></span>FSMC_ITConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FSMC_ITConfig </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>FSMC_Bank</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>FSMC_IT</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></td>          <td class="paramname"><span class="paramname"><em>NewState</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the specified FSMC interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FSMC_Bank</td><td>specifies the FSMC Bank to be used This parameter can be one of the following values: <ul>
<li>FSMC_Bank2_NAND: FSMC Bank2 NAND </li>
<li>FSMC_Bank3_NAND: FSMC Bank3 NAND </li>
<li>FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD </li>
</ul>
</td></tr>
    <tr><td class="paramname">FSMC_IT</td><td>specifies the FSMC interrupt sources to be enabled or disabled. This parameter can be any combination of the following values: <ul>
<li>FSMC_IT_RisingEdge: Rising edge detection interrupt. </li>
<li>FSMC_IT_Level: Level edge detection interrupt. </li>
<li>FSMC_IT_FallingEdge: Falling edge detection interrupt. </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the specified FSMC interrupts. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00860">860</a> of file <a class="el" href="stm32f4xx__fsmc_8c_source.html">stm32f4xx_fsmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l00853">DISABLE</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00251">FSMC_Bank2_NAND</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00252">FSMC_Bank3_NAND</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00592">IS_FSMC_IT</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00277">IS_FSMC_IT_BANK</a>, and <a class="el" href="stm32f4xx_8h_source.html#l00854">IS_FUNCTIONAL_STATE</a>.</p>

</div>
</div>
<a id="ga33ec7c39ea4d42e92c72c6e517d8235c" name="ga33ec7c39ea4d42e92c72c6e517d8235c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33ec7c39ea4d42e92c72c6e517d8235c">&#9670;&#160;</a></span>FSMC_NANDCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FSMC_NANDCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>FSMC_Bank</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></td>          <td class="paramname"><span class="paramname"><em>NewState</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the specified NAND Memory Bank. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FSMC_Bank</td><td>specifies the FSMC Bank to be used This parameter can be one of the following values: <ul>
<li>FSMC_Bank2_NAND: FSMC Bank2 NAND </li>
<li>FSMC_Bank3_NAND: FSMC Bank3 NAND </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the FSMC_Bank. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00537">537</a> of file <a class="el" href="stm32f4xx__fsmc_8c_source.html">stm32f4xx_fsmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l00853">DISABLE</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00251">FSMC_Bank2_NAND</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00270">IS_FSMC_NAND_BANK</a>, <a class="el" href="stm32f4xx_8h_source.html#l00854">IS_FUNCTIONAL_STATE</a>, <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00059">PCR_PBKEN_RESET</a>, and <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00058">PCR_PBKEN_SET</a>.</p>

</div>
</div>
<a id="gafb749503293474a68555961bd8f120e1" name="gafb749503293474a68555961bd8f120e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb749503293474a68555961bd8f120e1">&#9670;&#160;</a></span>FSMC_NANDDeInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FSMC_NANDDeInit </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>FSMC_Bank</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>De-initializes the FSMC NAND Banks registers to their default reset values. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FSMC_Bank</td><td>specifies the FSMC Bank to be used This parameter can be one of the following values: <ul>
<li>FSMC_Bank2_NAND: FSMC Bank2 NAND </li>
<li>FSMC_Bank3_NAND: FSMC Bank3 NAND </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00366">366</a> of file <a class="el" href="stm32f4xx__fsmc_8c_source.html">stm32f4xx_fsmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00251">FSMC_Bank2_NAND</a>, and <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00270">IS_FSMC_NAND_BANK</a>.</p>

</div>
</div>
<a id="ga5800301fc39bbe998a18ebd9ff191cdc" name="ga5800301fc39bbe998a18ebd9ff191cdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5800301fc39bbe998a18ebd9ff191cdc">&#9670;&#160;</a></span>FSMC_NANDECCCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FSMC_NANDECCCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>FSMC_Bank</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></td>          <td class="paramname"><span class="paramname"><em>NewState</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the FSMC NAND ECC feature. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FSMC_Bank</td><td>specifies the FSMC Bank to be used This parameter can be one of the following values: <ul>
<li>FSMC_Bank2_NAND: FSMC Bank2 NAND </li>
<li>FSMC_Bank3_NAND: FSMC Bank3 NAND </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the FSMC NAND ECC feature. <br  />
 This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00577">577</a> of file <a class="el" href="stm32f4xx__fsmc_8c_source.html">stm32f4xx_fsmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l00853">DISABLE</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00251">FSMC_Bank2_NAND</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00270">IS_FSMC_NAND_BANK</a>, <a class="el" href="stm32f4xx_8h_source.html#l00854">IS_FUNCTIONAL_STATE</a>, <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00061">PCR_ECCEN_RESET</a>, and <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00060">PCR_ECCEN_SET</a>.</p>

</div>
</div>
<a id="ga9f81ccc4e126c11f1eb33077b1a68e6f" name="ga9f81ccc4e126c11f1eb33077b1a68e6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f81ccc4e126c11f1eb33077b1a68e6f">&#9670;&#160;</a></span>FSMC_NANDInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FSMC_NANDInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_f_s_m_c___n_a_n_d_init_type_def.html">FSMC_NANDInitTypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>FSMC_NANDInitStruct</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initializes the FSMC NAND Banks according to the specified parameters in the FSMC_NANDInitStruct. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FSMC_NANDInitStruct</td><td>: pointer to a <a class="el" href="struct_f_s_m_c___n_a_n_d_init_type_def.html" title="FSMC NAND Init structure definition.">FSMC_NANDInitTypeDef</a> structure that contains the configuration information for the FSMC NAND specified Banks. <br  />
 </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00397">397</a> of file <a class="el" href="stm32f4xx__fsmc_8c_source.html">stm32f4xx_fsmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00203">FSMC_NANDInitTypeDef::FSMC_AttributeSpaceTimingStruct</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00178">FSMC_NANDInitTypeDef::FSMC_Bank</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00251">FSMC_Bank2_NAND</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00201">FSMC_NANDInitTypeDef::FSMC_CommonSpaceTimingStruct</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00187">FSMC_NANDInitTypeDef::FSMC_ECC</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00190">FSMC_NANDInitTypeDef::FSMC_ECCPageSize</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00166">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_HiZSetupTime</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00159">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_HoldSetupTime</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00184">FSMC_NANDInitTypeDef::FSMC_MemoryDataWidth</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00147">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_SetupTime</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00197">FSMC_NANDInitTypeDef::FSMC_TARSetupTime</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00193">FSMC_NANDInitTypeDef::FSMC_TCLRSetupTime</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00181">FSMC_NANDInitTypeDef::FSMC_Waitfeature</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00153">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_WaitSetupTime</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00513">IS_FSMC_ECC_STATE</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00528">IS_FSMC_ECCPAGE_SIZE</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00581">IS_FSMC_HIZ_TIME</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00573">IS_FSMC_HOLD_TIME</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00317">IS_FSMC_MEMORY_WIDTH</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00270">IS_FSMC_NAND_BANK</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00557">IS_FSMC_SETUP_TIME</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00549">IS_FSMC_TAR_TIME</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00541">IS_FSMC_TCLR_TIME</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00501">IS_FSMC_WAIT_FEATURE</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00565">IS_FSMC_WAIT_TIME</a>, and <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00062">PCR_MEMORYTYPE_NAND</a>.</p>

</div>
</div>
<a id="ga8283ad94ad8e83d49d5b77d1c7e17862" name="ga8283ad94ad8e83d49d5b77d1c7e17862"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8283ad94ad8e83d49d5b77d1c7e17862">&#9670;&#160;</a></span>FSMC_NANDStructInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FSMC_NANDStructInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_f_s_m_c___n_a_n_d_init_type_def.html">FSMC_NANDInitTypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>FSMC_NANDInitStruct</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fills each FSMC_NANDInitStruct member with its default value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FSMC_NANDInitStruct</td><td>pointer to a <a class="el" href="struct_f_s_m_c___n_a_n_d_init_type_def.html" title="FSMC NAND Init structure definition.">FSMC_NANDInitTypeDef</a> structure which will be initialized. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00508">508</a> of file <a class="el" href="stm32f4xx__fsmc_8c_source.html">stm32f4xx_fsmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00203">FSMC_NANDInitTypeDef::FSMC_AttributeSpaceTimingStruct</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00178">FSMC_NANDInitTypeDef::FSMC_Bank</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00251">FSMC_Bank2_NAND</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00201">FSMC_NANDInitTypeDef::FSMC_CommonSpaceTimingStruct</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00187">FSMC_NANDInitTypeDef::FSMC_ECC</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00511">FSMC_ECC_Disable</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00190">FSMC_NANDInitTypeDef::FSMC_ECCPageSize</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00522">FSMC_ECCPageSize_256Bytes</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00166">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_HiZSetupTime</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00159">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_HoldSetupTime</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00184">FSMC_NANDInitTypeDef::FSMC_MemoryDataWidth</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00315">FSMC_MemoryDataWidth_8b</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00147">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_SetupTime</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00197">FSMC_NANDInitTypeDef::FSMC_TARSetupTime</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00193">FSMC_NANDInitTypeDef::FSMC_TCLRSetupTime</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00181">FSMC_NANDInitTypeDef::FSMC_Waitfeature</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00499">FSMC_Waitfeature_Disable</a>, and <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00153">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_WaitSetupTime</a>.</p>

</div>
</div>
<a id="gaf943f0f2680168d3a95a3c2c9f3eca2a" name="gaf943f0f2680168d3a95a3c2c9f3eca2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf943f0f2680168d3a95a3c2c9f3eca2a">&#9670;&#160;</a></span>FSMC_NORSRAMCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FSMC_NORSRAMCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>FSMC_Bank</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></td>          <td class="paramname"><span class="paramname"><em>NewState</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the specified NOR/SRAM Memory Bank. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FSMC_Bank</td><td>specifies the FSMC Bank to be used This parameter can be one of the following values: <ul>
<li>FSMC_Bank1_NORSRAM1: FSMC Bank1 NOR/SRAM1 <br  />
 </li>
<li>FSMC_Bank1_NORSRAM2: FSMC Bank1 NOR/SRAM2 </li>
<li>FSMC_Bank1_NORSRAM3: FSMC Bank1 NOR/SRAM3 </li>
<li>FSMC_Bank1_NORSRAM4: FSMC Bank1 NOR/SRAM4 </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the FSMC_Bank. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00293">293</a> of file <a class="el" href="stm32f4xx__fsmc_8c_source.html">stm32f4xx_fsmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00054">BCR_MBKEN_RESET</a>, <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00053">BCR_MBKEN_SET</a>, <a class="el" href="stm32f4xx_8h_source.html#l00853">DISABLE</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00265">IS_FSMC_NORSRAM_BANK</a>, and <a class="el" href="stm32f4xx_8h_source.html#l00854">IS_FUNCTIONAL_STATE</a>.</p>

</div>
</div>
<a id="gaab3e6648e8a584e73785361ac960eded" name="gaab3e6648e8a584e73785361ac960eded"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab3e6648e8a584e73785361ac960eded">&#9670;&#160;</a></span>FSMC_NORSRAMDeInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FSMC_NORSRAMDeInit </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>FSMC_Bank</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>De-initializes the FSMC NOR/SRAM Banks registers to their default reset values. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FSMC_Bank</td><td>specifies the FSMC Bank to be used This parameter can be one of the following values: <ul>
<li>FSMC_Bank1_NORSRAM1: FSMC Bank1 NOR/SRAM1 <br  />
 </li>
<li>FSMC_Bank1_NORSRAM2: FSMC Bank1 NOR/SRAM2 </li>
<li>FSMC_Bank1_NORSRAM3: FSMC Bank1 NOR/SRAM3 </li>
<li>FSMC_Bank1_NORSRAM4: FSMC Bank1 NOR/SRAM4 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00122">122</a> of file <a class="el" href="stm32f4xx__fsmc_8c_source.html">stm32f4xx_fsmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00240">FSMC_Bank1_NORSRAM1</a>, and <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00265">IS_FSMC_NORSRAM_BANK</a>.</p>

</div>
</div>
<a id="ga9c27816e8b17394c9ee1ce9298917b4a" name="ga9c27816e8b17394c9ee1ce9298917b4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c27816e8b17394c9ee1ce9298917b4a">&#9670;&#160;</a></span>FSMC_NORSRAMInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FSMC_NORSRAMInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html">FSMC_NORSRAMInitTypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>FSMC_NORSRAMInitStruct</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initializes the FSMC NOR/SRAM Banks according to the specified parameters in the FSMC_NORSRAMInitStruct. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FSMC_NORSRAMInitStruct</td><td>: pointer to a <a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html" title="FSMC NOR/SRAM Init structure definition.">FSMC_NORSRAMInitTypeDef</a> structure that contains the configuration information for the FSMC NOR/SRAM specified Banks. <br  />
 </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00149">149</a> of file <a class="el" href="stm32f4xx__fsmc_8c_source.html">stm32f4xx_fsmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00055">BCR_FACCEN_SET</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00080">FSMC_NORSRAMTimingInitTypeDef::FSMC_AccessMode</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00053">FSMC_NORSRAMTimingInitTypeDef::FSMC_AddressHoldTime</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00048">FSMC_NORSRAMTimingInitTypeDef::FSMC_AddressSetupTime</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00107">FSMC_NORSRAMInitTypeDef::FSMC_AsynchronousWait</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00089">FSMC_NORSRAMInitTypeDef::FSMC_Bank</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00103">FSMC_NORSRAMInitTypeDef::FSMC_BurstAccessMode</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00063">FSMC_NORSRAMTimingInitTypeDef::FSMC_BusTurnAroundDuration</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00068">FSMC_NORSRAMTimingInitTypeDef::FSMC_CLKDivision</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00092">FSMC_NORSRAMInitTypeDef::FSMC_DataAddressMux</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00072">FSMC_NORSRAMTimingInitTypeDef::FSMC_DataLatency</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00058">FSMC_NORSRAMTimingInitTypeDef::FSMC_DataSetupTime</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00131">FSMC_NORSRAMInitTypeDef::FSMC_ExtendedMode</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00405">FSMC_ExtendedMode_Enable</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00100">FSMC_NORSRAMInitTypeDef::FSMC_MemoryDataWidth</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00096">FSMC_NORSRAMInitTypeDef::FSMC_MemoryType</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00303">FSMC_MemoryType_NOR</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00137">FSMC_NORSRAMInitTypeDef::FSMC_ReadWriteTimingStruct</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00127">FSMC_NORSRAMInitTypeDef::FSMC_WaitSignal</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00119">FSMC_NORSRAMInitTypeDef::FSMC_WaitSignalActive</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00111">FSMC_NORSRAMInitTypeDef::FSMC_WaitSignalPolarity</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00115">FSMC_NORSRAMInitTypeDef::FSMC_WrapMode</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00134">FSMC_NORSRAMInitTypeDef::FSMC_WriteBurst</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00124">FSMC_NORSRAMInitTypeDef::FSMC_WriteOperation</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00139">FSMC_NORSRAMInitTypeDef::FSMC_WriteTimingStruct</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00480">IS_FSMC_ACCESS_MODE</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00436">IS_FSMC_ADDRESS_HOLD_TIME</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00428">IS_FSMC_ADDRESS_SETUP_TIME</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00340">IS_FSMC_ASYNWAIT</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00329">IS_FSMC_BURSTMODE</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00460">IS_FSMC_CLK_DIV</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00468">IS_FSMC_DATA_LATENCY</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00444">IS_FSMC_DATASETUP_TIME</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00407">IS_FSMC_EXTENDED_MODE</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00304">IS_FSMC_MEMORY</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00317">IS_FSMC_MEMORY_WIDTH</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00291">IS_FSMC_MUX</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00265">IS_FSMC_NORSRAM_BANK</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00452">IS_FSMC_TURNAROUND_TIME</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00351">IS_FSMC_WAIT_POLARITY</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00373">IS_FSMC_WAIT_SIGNAL_ACTIVE</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00395">IS_FSMC_WAITE_SIGNAL</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00362">IS_FSMC_WRAP_MODE</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00419">IS_FSMC_WRITE_BURST</a>, and <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00384">IS_FSMC_WRITE_OPERATION</a>.</p>

</div>
</div>
<a id="gaf33e6dfc34f62d16a0cb416de9e83d28" name="gaf33e6dfc34f62d16a0cb416de9e83d28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf33e6dfc34f62d16a0cb416de9e83d28">&#9670;&#160;</a></span>FSMC_NORSRAMStructInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FSMC_NORSRAMStructInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html">FSMC_NORSRAMInitTypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>FSMC_NORSRAMInitStruct</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fills each FSMC_NORSRAMInitStruct member with its default value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FSMC_NORSRAMInitStruct</td><td>pointer to a <a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html" title="FSMC NOR/SRAM Init structure definition.">FSMC_NORSRAMInitTypeDef</a> structure which will be initialized. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00262">262</a> of file <a class="el" href="stm32f4xx__fsmc_8c_source.html">stm32f4xx_fsmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00107">FSMC_NORSRAMInitTypeDef::FSMC_AsynchronousWait</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00338">FSMC_AsynchronousWait_Disable</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00089">FSMC_NORSRAMInitTypeDef::FSMC_Bank</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00240">FSMC_Bank1_NORSRAM1</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00103">FSMC_NORSRAMInitTypeDef::FSMC_BurstAccessMode</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00327">FSMC_BurstAccessMode_Disable</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00092">FSMC_NORSRAMInitTypeDef::FSMC_DataAddressMux</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00290">FSMC_DataAddressMux_Enable</a>, <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00041">FSMC_DefaultTimingStruct</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00131">FSMC_NORSRAMInitTypeDef::FSMC_ExtendedMode</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00404">FSMC_ExtendedMode_Disable</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00100">FSMC_NORSRAMInitTypeDef::FSMC_MemoryDataWidth</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00315">FSMC_MemoryDataWidth_8b</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00096">FSMC_NORSRAMInitTypeDef::FSMC_MemoryType</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00301">FSMC_MemoryType_SRAM</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00137">FSMC_NORSRAMInitTypeDef::FSMC_ReadWriteTimingStruct</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00127">FSMC_NORSRAMInitTypeDef::FSMC_WaitSignal</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00394">FSMC_WaitSignal_Enable</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00119">FSMC_NORSRAMInitTypeDef::FSMC_WaitSignalActive</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00371">FSMC_WaitSignalActive_BeforeWaitState</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00111">FSMC_NORSRAMInitTypeDef::FSMC_WaitSignalPolarity</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00349">FSMC_WaitSignalPolarity_Low</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00115">FSMC_NORSRAMInitTypeDef::FSMC_WrapMode</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00360">FSMC_WrapMode_Disable</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00134">FSMC_NORSRAMInitTypeDef::FSMC_WriteBurst</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00417">FSMC_WriteBurst_Disable</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00124">FSMC_NORSRAMInitTypeDef::FSMC_WriteOperation</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00383">FSMC_WriteOperation_Enable</a>, and <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00139">FSMC_NORSRAMInitTypeDef::FSMC_WriteTimingStruct</a>.</p>

</div>
</div>
<a id="ga2d410151ceb3428c6a1bf374a0472cde" name="ga2d410151ceb3428c6a1bf374a0472cde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d410151ceb3428c6a1bf374a0472cde">&#9670;&#160;</a></span>FSMC_PCCARDCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FSMC_PCCARDCmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></td>          <td class="paramname"><span class="paramname"><em>NewState</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the PCCARD Memory Bank. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">NewState</td><td>new state of the PCCARD Memory Bank. <br  />
 This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00813">813</a> of file <a class="el" href="stm32f4xx__fsmc_8c_source.html">stm32f4xx_fsmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l00853">DISABLE</a>, <a class="el" href="stm32f4xx_8h_source.html#l00854">IS_FUNCTIONAL_STATE</a>, <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00059">PCR_PBKEN_RESET</a>, and <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00058">PCR_PBKEN_SET</a>.</p>

</div>
</div>
<a id="ga2f53ccf3a4f3c80a5a56fb47ccd47ccd" name="ga2f53ccf3a4f3c80a5a56fb47ccd47ccd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f53ccf3a4f3c80a5a56fb47ccd47ccd">&#9670;&#160;</a></span>FSMC_PCCARDDeInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FSMC_PCCARDDeInit </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>De-initializes the FSMC PCCARD Bank registers to their default reset values. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td><br  />
 </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00680">680</a> of file <a class="el" href="stm32f4xx__fsmc_8c_source.html">stm32f4xx_fsmc.c</a>.</p>

</div>
</div>
<a id="gacee1351363e7700a296faa1734a910aa" name="gacee1351363e7700a296faa1734a910aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacee1351363e7700a296faa1734a910aa">&#9670;&#160;</a></span>FSMC_PCCARDInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FSMC_PCCARDInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html">FSMC_PCCARDInitTypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>FSMC_PCCARDInitStruct</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initializes the FSMC PCCARD Bank according to the specified parameters in the FSMC_PCCARDInitStruct. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FSMC_PCCARDInitStruct</td><td>: pointer to a <a class="el" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html" title="FSMC PCCARD Init structure definition.">FSMC_PCCARDInitTypeDef</a> structure that contains the configuration information for the FSMC PCCARD Bank. <br  />
 </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00697">697</a> of file <a class="el" href="stm32f4xx__fsmc_8c_source.html">stm32f4xx_fsmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00226">FSMC_PCCARDInitTypeDef::FSMC_AttributeSpaceTimingStruct</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00224">FSMC_PCCARDInitTypeDef::FSMC_CommonSpaceTimingStruct</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00166">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_HiZSetupTime</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00159">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_HoldSetupTime</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00228">FSMC_PCCARDInitTypeDef::FSMC_IOSpaceTimingStruct</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00316">FSMC_MemoryDataWidth_16b</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00147">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_SetupTime</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00219">FSMC_PCCARDInitTypeDef::FSMC_TARSetupTime</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00215">FSMC_PCCARDInitTypeDef::FSMC_TCLRSetupTime</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00212">FSMC_PCCARDInitTypeDef::FSMC_Waitfeature</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00153">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_WaitSetupTime</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00581">IS_FSMC_HIZ_TIME</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00573">IS_FSMC_HOLD_TIME</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00557">IS_FSMC_SETUP_TIME</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00549">IS_FSMC_TAR_TIME</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00541">IS_FSMC_TCLR_TIME</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00501">IS_FSMC_WAIT_FEATURE</a>, and <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00565">IS_FSMC_WAIT_TIME</a>.</p>

</div>
</div>
<a id="ga7a64ba0e0545b3f1913c9d1d28c05e62" name="ga7a64ba0e0545b3f1913c9d1d28c05e62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a64ba0e0545b3f1913c9d1d28c05e62">&#9670;&#160;</a></span>FSMC_PCCARDStructInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FSMC_PCCARDStructInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html">FSMC_PCCARDInitTypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>FSMC_PCCARDInitStruct</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fills each FSMC_PCCARDInitStruct member with its default value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FSMC_PCCARDInitStruct</td><td>pointer to a <a class="el" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html" title="FSMC PCCARD Init structure definition.">FSMC_PCCARDInitTypeDef</a> structure which will be initialized. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00787">787</a> of file <a class="el" href="stm32f4xx__fsmc_8c_source.html">stm32f4xx_fsmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00226">FSMC_PCCARDInitTypeDef::FSMC_AttributeSpaceTimingStruct</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00224">FSMC_PCCARDInitTypeDef::FSMC_CommonSpaceTimingStruct</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00166">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_HiZSetupTime</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00159">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_HoldSetupTime</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00228">FSMC_PCCARDInitTypeDef::FSMC_IOSpaceTimingStruct</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00147">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_SetupTime</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00219">FSMC_PCCARDInitTypeDef::FSMC_TARSetupTime</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00215">FSMC_PCCARDInitTypeDef::FSMC_TCLRSetupTime</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00212">FSMC_PCCARDInitTypeDef::FSMC_Waitfeature</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00499">FSMC_Waitfeature_Disable</a>, and <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00153">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_WaitSetupTime</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="gacf8fe8a218da68e86c3cdc05fb44c0dd" name="gacf8fe8a218da68e86c3cdc05fb44c0dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf8fe8a218da68e86c3cdc05fb44c0dd">&#9670;&#160;</a></span>FSMC_DefaultTimingStruct</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html">FSMC_NORSRAMTimingInitTypeDef</a> FSMC_DefaultTimingStruct</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {0x0F, </div>
<div class="line">                                                                0x0F, </div>
<div class="line">                                                                0xFF, </div>
<div class="line">                                                                0x0F, </div>
<div class="line">                                                                0x0F, </div>
<div class="line">                                                                0x0F, </div>
<div class="line">                                                                <a class="code hl_define" href="group___f_s_m_c___access___mode.html#gae0f299b51c12257311694c4a8f5c00c3">FSMC_AccessMode_A</a> </div>
<div class="line">                                                               }</div>
<div class="ttc" id="agroup___f_s_m_c___access___mode_html_gae0f299b51c12257311694c4a8f5c00c3"><div class="ttname"><a href="group___f_s_m_c___access___mode.html#gae0f299b51c12257311694c4a8f5c00c3">FSMC_AccessMode_A</a></div><div class="ttdeci">#define FSMC_AccessMode_A</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fsmc_8h_source.html#l00476">stm32f4xx_fsmc.h:476</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00041">41</a> of file <a class="el" href="stm32f4xx__fsmc_8c_source.html">stm32f4xx_fsmc.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00262">FSMC_NORSRAMStructInit()</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
