TimeQuest Timing Analyzer report for semaphore
Thu Jan 31 13:09:43 2013
Quartus II 32-bit Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Clocks
  4. Slow 1200mV 85C Model Fmax Summary
  5. Slow 1200mV 85C Model Setup Summary
  6. Slow 1200mV 85C Model Hold Summary
  7. Slow 1200mV 85C Model Recovery Summary
  8. Slow 1200mV 85C Model Removal Summary
  9. Slow 1200mV 85C Model Minimum Pulse Width Summary
 10. Slow 1200mV 85C Model Setup: 'clk'
 11. Slow 1200mV 85C Model Setup: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'
 12. Slow 1200mV 85C Model Hold: 'clk'
 13. Slow 1200mV 85C Model Hold: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Slow 1200mV 85C Model Metastability Report
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'clk'
 26. Slow 1200mV 0C Model Setup: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'
 27. Slow 1200mV 0C Model Hold: 'clk'
 28. Slow 1200mV 0C Model Hold: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'
 29. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 30. Slow 1200mV 0C Model Minimum Pulse Width: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Slow 1200mV 0C Model Metastability Report
 34. Fast 1200mV 0C Model Setup Summary
 35. Fast 1200mV 0C Model Hold Summary
 36. Fast 1200mV 0C Model Recovery Summary
 37. Fast 1200mV 0C Model Removal Summary
 38. Fast 1200mV 0C Model Minimum Pulse Width Summary
 39. Fast 1200mV 0C Model Setup: 'clk'
 40. Fast 1200mV 0C Model Setup: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'
 41. Fast 1200mV 0C Model Hold: 'clk'
 42. Fast 1200mV 0C Model Hold: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'
 43. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 44. Fast 1200mV 0C Model Minimum Pulse Width: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Fast 1200mV 0C Model Metastability Report
 48. Multicorner Timing Analysis Summary
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Board Trace Model Assignments
 52. Input Transition Times
 53. Signal Integrity Metrics (Slow 1200mv 0c Model)
 54. Signal Integrity Metrics (Slow 1200mv 85c Model)
 55. Signal Integrity Metrics (Fast 1200mv 0c Model)
 56. Setup Transfers
 57. Hold Transfers
 58. Report TCCS
 59. Report RSKM
 60. Unconstrained Paths
 61. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition ;
; Revision Name      ; semaphore                                                       ;
; Device Family      ; Cyclone IV E                                                    ;
; Device Name        ; EP4CE22F17C6                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Enabled                                                         ;
+--------------------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------+
; Clock Name                                                                 ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                        ;
+----------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------+
; clk                                                                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                                        ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp } ;
+----------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                        ;
+------------+-----------------+----------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                 ; Note                                                          ;
+------------+-----------------+----------------------------------------------------------------------------+---------------------------------------------------------------+
; 288.68 MHz ; 250.0 MHz       ; clk                                                                        ; limit due to minimum period restriction (max I/O toggle rate) ;
; 454.75 MHz ; 454.75 MHz      ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;                                                               ;
+------------+-----------------+----------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                 ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; clk                                                                        ; -2.464 ; -45.272       ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; -1.199 ; -11.164       ;
+----------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                  ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; clk                                                                        ; -0.001 ; -0.001        ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.356  ; 0.000         ;
+----------------------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                   ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; clk                                                                        ; -3.000 ; -36.000       ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; -1.000 ; -16.000       ;
+----------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.464 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.139      ; 3.618      ;
; -2.424 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.139      ; 3.578      ;
; -2.423 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.139      ; 3.577      ;
; -2.371 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.139      ; 3.525      ;
; -2.368 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.139      ; 3.522      ;
; -2.356 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.089     ; 3.282      ;
; -2.344 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.139      ; 3.498      ;
; -2.323 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.139      ; 3.477      ;
; -2.316 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.089     ; 3.242      ;
; -2.315 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.089     ; 3.241      ;
; -2.269 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.089     ; 3.195      ;
; -2.263 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.089     ; 3.189      ;
; -2.236 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.089     ; 3.162      ;
; -2.220 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.139      ; 3.374      ;
; -2.215 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.089     ; 3.141      ;
; -2.192 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.139      ; 3.346      ;
; -2.185 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.139      ; 3.339      ;
; -2.173 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.139      ; 3.327      ;
; -2.166 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.139      ; 3.320      ;
; -2.155 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.030     ; 3.140      ;
; -2.153 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.030     ; 3.138      ;
; -2.149 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.030     ; 3.134      ;
; -2.140 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.089     ; 3.066      ;
; -2.105 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.089     ; 3.031      ;
; -2.105 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.089     ; 3.031      ;
; -2.092 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.169      ; 3.276      ;
; -2.079 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.139      ; 3.233      ;
; -2.072 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.030     ; 3.057      ;
; -2.071 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.089     ; 2.997      ;
; -2.068 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.169      ; 3.252      ;
; -2.063 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.169      ; 3.247      ;
; -2.060 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.139      ; 3.214      ;
; -2.058 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.089     ; 2.984      ;
; -2.039 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.030     ; 3.024      ;
; -2.038 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.030     ; 3.023      ;
; -2.037 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.030     ; 3.022      ;
; -2.037 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.030     ; 3.022      ;
; -2.033 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.030     ; 3.018      ;
; -2.031 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.030     ; 3.016      ;
; -2.026 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.169      ; 3.210      ;
; -1.994 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.139      ; 3.148      ;
; -1.976 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.089     ; 2.902      ;
; -1.971 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.089     ; 2.897      ;
; -1.967 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.042     ; 2.940      ;
; -1.957 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.030     ; 2.942      ;
; -1.956 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.030     ; 2.941      ;
; -1.946 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.139      ; 3.100      ;
; -1.943 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.042     ; 2.916      ;
; -1.938 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.042     ; 2.911      ;
; -1.923 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.030     ; 2.908      ;
; -1.923 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.030     ; 2.908      ;
; -1.923 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.030     ; 2.908      ;
; -1.922 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.030     ; 2.907      ;
; -1.921 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.030     ; 2.906      ;
; -1.921 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.030     ; 2.906      ;
; -1.917 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.030     ; 2.902      ;
; -1.917 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.030     ; 2.902      ;
; -1.915 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.030     ; 2.900      ;
; -1.901 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.042     ; 2.874      ;
; -1.886 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.089     ; 2.812      ;
; -1.878 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.169      ; 3.062      ;
; -1.875 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.169      ; 3.059      ;
; -1.866 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.089     ; 2.792      ;
; -1.856 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.169      ; 3.040      ;
; -1.842 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.030     ; 2.827      ;
; -1.841 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.030     ; 2.826      ;
; -1.840 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.030     ; 2.825      ;
; -1.810 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.030     ; 2.795      ;
; -1.807 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.030     ; 2.792      ;
; -1.807 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.030     ; 2.792      ;
; -1.807 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.030     ; 2.792      ;
; -1.806 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.030     ; 2.791      ;
; -1.805 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk          ; clk         ; 1.000        ; -0.030     ; 2.790      ;
; -1.805 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.030     ; 2.790      ;
; -1.805 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.030     ; 2.790      ;
; -1.804 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.030     ; 2.789      ;
; -1.801 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.030     ; 2.786      ;
; -1.801 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk          ; clk         ; 1.000        ; -0.030     ; 2.786      ;
; -1.800 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.169      ; 2.984      ;
; -1.799 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.030     ; 2.784      ;
; -1.753 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.042     ; 2.726      ;
; -1.750 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.042     ; 2.723      ;
; -1.740 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.169      ; 2.924      ;
; -1.739 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.169      ; 2.923      ;
; -1.731 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.042     ; 2.704      ;
; -1.730 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.030     ; 2.715      ;
; -1.726 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.030     ; 2.711      ;
; -1.725 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.030     ; 2.710      ;
; -1.724 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.030     ; 2.709      ;
; -1.694 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.030     ; 2.679      ;
; -1.694 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.030     ; 2.679      ;
; -1.692 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.030     ; 2.677      ;
; -1.691 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk          ; clk         ; 1.000        ; -0.030     ; 2.676      ;
; -1.691 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.030     ; 2.676      ;
; -1.691 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.030     ; 2.676      ;
; -1.690 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk          ; clk         ; 1.000        ; -0.030     ; 2.675      ;
; -1.689 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk          ; clk         ; 1.000        ; -0.030     ; 2.674      ;
; -1.689 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.030     ; 2.674      ;
; -1.689 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.030     ; 2.674      ;
; -1.688 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.030     ; 2.673      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -1.199 ; state[1]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.064     ; 2.130      ;
; -1.182 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.432     ; 1.745      ;
; -1.182 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.432     ; 1.745      ;
; -1.180 ; state[3]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.064     ; 2.111      ;
; -1.167 ; state[0]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.064     ; 2.098      ;
; -1.167 ; state[0]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.064     ; 2.098      ;
; -1.125 ; state[1]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.064     ; 2.056      ;
; -1.092 ; state[4]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.064     ; 2.023      ;
; -1.084 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.064     ; 2.015      ;
; -1.067 ; state[3]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.064     ; 1.998      ;
; -1.046 ; timer_ctl:timer_ctl_ports|short_interval              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.065     ; 1.976      ;
; -1.046 ; timer_ctl:timer_ctl_ports|short_interval              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.065     ; 1.976      ;
; -1.018 ; state[4]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.064     ; 1.949      ;
; -1.014 ; state[1]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; 0.291      ; 2.300      ;
; -1.010 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.064     ; 1.941      ;
; -0.952 ; state[1]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.064     ; 1.883      ;
; -0.924 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.064     ; 1.855      ;
; -0.920 ; state[3]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; 0.291      ; 2.206      ;
; -0.917 ; state[2]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.064     ; 1.848      ;
; -0.912 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.064     ; 1.843      ;
; -0.911 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.064     ; 1.842      ;
; -0.911 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.064     ; 1.842      ;
; -0.908 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.064     ; 1.839      ;
; -0.903 ; state[2]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.064     ; 1.834      ;
; -0.897 ; state[2]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.064     ; 1.828      ;
; -0.872 ; state[1]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.064     ; 1.803      ;
; -0.832 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.064     ; 1.763      ;
; -0.812 ; state[2]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; 0.291      ; 2.098      ;
; -0.811 ; state[3]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.064     ; 1.742      ;
; -0.810 ; timer_reset                                           ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.078     ; 1.727      ;
; -0.786 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.432     ; 1.349      ;
; -0.781 ; state[4]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.064     ; 1.712      ;
; -0.775 ; timer_ctl:timer_ctl_ports|long_interval               ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.065     ; 1.705      ;
; -0.775 ; timer_ctl:timer_ctl_ports|long_interval               ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.065     ; 1.705      ;
; -0.771 ; state[4]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; 0.291      ; 2.057      ;
; -0.717 ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.064     ; 1.648      ;
; -0.716 ; state[0]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; 0.291      ; 2.002      ;
; -0.704 ; state[0]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.064     ; 1.635      ;
; -0.690 ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.064     ; 1.621      ;
; -0.636 ; timer_ctl:timer_ctl_ports|short_interval              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; 0.290      ; 1.921      ;
; -0.628 ; timer_ctl:timer_ctl_ports|long_interval               ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.065     ; 1.558      ;
; -0.618 ; timer_ctl:timer_ctl_ports|long_interval               ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.065     ; 1.548      ;
; -0.607 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.432     ; 1.170      ;
; -0.584 ; timer_ctl:timer_ctl_ports|short_interval              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.065     ; 1.514      ;
; -0.584 ; state[2]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.064     ; 1.515      ;
; -0.548 ; timer_ctl:timer_ctl_ports|long_interval               ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; 0.290      ; 1.833      ;
; -0.545 ; state[3]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.064     ; 1.476      ;
; -0.543 ; state[0]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.064     ; 1.474      ;
; -0.536 ; timer_ctl:timer_ctl_ports|short_interval              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.065     ; 1.466      ;
; -0.535 ; state[1]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.064     ; 1.466      ;
; -0.452 ; state[1]                                              ; trafic_light_ctl[1]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.059     ; 1.388      ;
; -0.407 ; state[4]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.064     ; 1.338      ;
; -0.404 ; state[4]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.064     ; 1.335      ;
; -0.388 ; state[2]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.064     ; 1.319      ;
; -0.292 ; timer_ctl:timer_ctl_ports|short_interval              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.065     ; 1.222      ;
; -0.231 ; state[3]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.064     ; 1.162      ;
; -0.179 ; state[2]                                              ; trafic_light_ctl[5]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.060     ; 1.114      ;
; -0.154 ; state[2]                                              ; trafic_light_ctl[2]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.059     ; 1.090      ;
; -0.137 ; state[4]                                              ; trafic_light_ctl[4]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.060     ; 1.072      ;
; -0.135 ; state[3]                                              ; trafic_light_ctl[3]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.060     ; 1.070      ;
; -0.077 ; state[0]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.064     ; 1.008      ;
; 0.041  ; state[0]                                              ; trafic_light_ctl[0]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.063     ; 0.891      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.001 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; clk         ; 0.000        ; 2.094      ; 2.479      ;
; 0.542  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; clk         ; -0.500       ; 2.094      ; 2.522      ;
; 0.592  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.787      ;
; 0.592  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.787      ;
; 0.592  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.787      ;
; 0.593  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.788      ;
; 0.593  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.788      ;
; 0.593  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.788      ;
; 0.593  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.788      ;
; 0.594  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.789      ;
; 0.594  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.789      ;
; 0.594  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.789      ;
; 0.594  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.789      ;
; 0.594  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.789      ;
; 0.595  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.790      ;
; 0.595  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.790      ;
; 0.595  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.790      ;
; 0.595  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.790      ;
; 0.596  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.791      ;
; 0.596  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.791      ;
; 0.596  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.791      ;
; 0.596  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.791      ;
; 0.596  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.791      ;
; 0.597  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.792      ;
; 0.597  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.792      ;
; 0.597  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.792      ;
; 0.597  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.792      ;
; 0.597  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.792      ;
; 0.598  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.793      ;
; 0.598  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.793      ;
; 0.598  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.793      ;
; 0.598  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.793      ;
; 0.615  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.810      ;
; 0.816  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; clk                                                                        ; clk         ; 0.000        ; 0.089      ; 1.062      ;
; 0.834  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; clk                                                                        ; clk         ; 0.000        ; 0.089      ; 1.080      ;
; 0.863  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.062      ;
; 0.863  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.062      ;
; 0.863  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.062      ;
; 0.864  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.063      ;
; 0.864  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.063      ;
; 0.865  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.064      ;
; 0.865  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.064      ;
; 0.865  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; clk                                                                        ; clk         ; 0.000        ; 0.041      ; 1.063      ;
; 0.865  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.041      ; 1.063      ;
; 0.865  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk                                                                        ; clk         ; 0.000        ; 0.041      ; 1.063      ;
; 0.866  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.041      ; 1.064      ;
; 0.866  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk                                                                        ; clk         ; 0.000        ; 0.041      ; 1.064      ;
; 0.867  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk                                                                        ; clk         ; 0.000        ; 0.041      ; 1.065      ;
; 0.867  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk                                                                        ; clk         ; 0.000        ; 0.041      ; 1.065      ;
; 0.878  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.077      ;
; 0.879  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.078      ;
; 0.879  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.078      ;
; 0.879  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; clk                                                                        ; clk         ; 0.000        ; 0.041      ; 1.077      ;
; 0.880  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.079      ;
; 0.880  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.079      ;
; 0.880  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.079      ;
; 0.880  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.079      ;
; 0.880  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.079      ;
; 0.880  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.079      ;
; 0.880  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; clk                                                                        ; clk         ; 0.000        ; 0.041      ; 1.078      ;
; 0.880  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk                                                                        ; clk         ; 0.000        ; 0.041      ; 1.078      ;
; 0.881  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.080      ;
; 0.881  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; clk                                                                        ; clk         ; 0.000        ; 0.041      ; 1.079      ;
; 0.881  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk                                                                        ; clk         ; 0.000        ; 0.041      ; 1.079      ;
; 0.882  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.081      ;
; 0.882  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.081      ;
; 0.882  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.081      ;
; 0.882  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.081      ;
; 0.882  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.041      ; 1.080      ;
; 0.882  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; clk                                                                        ; clk         ; 0.000        ; 0.041      ; 1.080      ;
; 0.882  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk                                                                        ; clk         ; 0.000        ; 0.041      ; 1.080      ;
; 0.882  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk                                                                        ; clk         ; 0.000        ; 0.041      ; 1.080      ;
; 0.882  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk                                                                        ; clk         ; 0.000        ; 0.041      ; 1.080      ;
; 0.882  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk                                                                        ; clk         ; 0.000        ; 0.041      ; 1.080      ;
; 0.884  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.041      ; 1.082      ;
; 0.884  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk                                                                        ; clk         ; 0.000        ; 0.041      ; 1.082      ;
; 0.884  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk                                                                        ; clk         ; 0.000        ; 0.041      ; 1.082      ;
; 0.884  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk                                                                        ; clk         ; 0.000        ; 0.041      ; 1.082      ;
; 0.926  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; clk                                                                        ; clk         ; 0.000        ; 0.089      ; 1.172      ;
; 0.928  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; clk                                                                        ; clk         ; 0.000        ; 0.089      ; 1.174      ;
; 0.928  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; clk                                                                        ; clk         ; 0.000        ; 0.089      ; 1.174      ;
; 0.944  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; clk                                                                        ; clk         ; 0.000        ; 0.089      ; 1.190      ;
; 0.946  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; clk                                                                        ; clk         ; 0.000        ; 0.089      ; 1.192      ;
; 0.947  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; clk                                                                        ; clk         ; 0.000        ; 0.089      ; 1.193      ;
; 0.973  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.172      ;
; 0.973  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.172      ;
; 0.973  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.172      ;
; 0.974  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.173      ;
; 0.974  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.173      ;
; 0.975  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.174      ;
; 0.975  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.174      ;
; 0.975  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.174      ;
; 0.975  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; clk                                                                        ; clk         ; 0.000        ; 0.041      ; 1.173      ;
; 0.975  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; clk                                                                        ; clk         ; 0.000        ; 0.041      ; 1.173      ;
; 0.975  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk                                                                        ; clk         ; 0.000        ; 0.041      ; 1.173      ;
; 0.975  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.174      ;
; 0.976  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.175      ;
; 0.976  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; clk                                                                        ; clk         ; 0.000        ; 0.042      ; 1.175      ;
; 0.976  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk                                                                        ; clk         ; 0.000        ; 0.041      ; 1.174      ;
; 0.976  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk                                                                        ; clk         ; 0.000        ; 0.041      ; 1.174      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 0.356 ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; state[0]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; state[1]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; state[2]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; state[4]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.064      ; 0.577      ;
; 0.575 ; state[0]                                              ; trafic_light_ctl[0]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.065      ; 0.797      ;
; 0.627 ; state[0]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.064      ; 0.848      ;
; 0.700 ; state[4]                                              ; trafic_light_ctl[4]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.068      ; 0.925      ;
; 0.730 ; state[3]                                              ; trafic_light_ctl[3]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.068      ; 0.955      ;
; 0.742 ; state[2]                                              ; trafic_light_ctl[5]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.068      ; 0.967      ;
; 0.763 ; state[2]                                              ; trafic_light_ctl[2]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.069      ; 0.989      ;
; 0.778 ; state[3]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.064      ; 0.999      ;
; 0.802 ; state[0]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.433      ; 1.392      ;
; 0.819 ; timer_ctl:timer_ctl_ports|long_interval               ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.432      ; 1.408      ;
; 0.851 ; state[3]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.433      ; 1.441      ;
; 0.882 ; timer_ctl:timer_ctl_ports|short_interval              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.102      ;
; 0.902 ; state[0]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.064      ; 1.123      ;
; 0.954 ; timer_ctl:timer_ctl_ports|short_interval              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.432      ; 1.543      ;
; 0.956 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.064      ; 1.177      ;
; 0.965 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.064      ; 1.186      ;
; 0.965 ; state[4]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.064      ; 1.186      ;
; 0.965 ; state[4]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.064      ; 1.186      ;
; 0.992 ; state[1]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.433      ; 1.582      ;
; 0.999 ; state[2]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.433      ; 1.589      ;
; 1.003 ; timer_ctl:timer_ctl_ports|long_interval               ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.223      ;
; 1.005 ; timer_ctl:timer_ctl_ports|long_interval               ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.225      ;
; 1.010 ; state[4]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.433      ; 1.600      ;
; 1.045 ; state[2]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.064      ; 1.266      ;
; 1.051 ; state[1]                                              ; trafic_light_ctl[1]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.069      ; 1.277      ;
; 1.051 ; timer_ctl:timer_ctl_ports|short_interval              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.271      ;
; 1.072 ; state[3]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.064      ; 1.293      ;
; 1.088 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.064      ; 1.309      ;
; 1.092 ; state[3]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.064      ; 1.313      ;
; 1.101 ; state[1]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.064      ; 1.322      ;
; 1.135 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.064      ; 1.356      ;
; 1.137 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.064      ; 1.358      ;
; 1.152 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.064      ; 1.373      ;
; 1.154 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.064      ; 1.375      ;
; 1.154 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.064      ; 1.375      ;
; 1.159 ; timer_ctl:timer_ctl_ports|short_interval              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.379      ;
; 1.166 ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.064      ; 1.387      ;
; 1.198 ; timer_reset                                           ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.078      ; 1.433      ;
; 1.199 ; state[0]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.064      ; 1.420      ;
; 1.203 ; state[4]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.064      ; 1.424      ;
; 1.205 ; state[2]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.064      ; 1.426      ;
; 1.207 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; -0.290     ; 1.074      ;
; 1.217 ; timer_ctl:timer_ctl_ports|long_interval               ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.437      ;
; 1.218 ; timer_ctl:timer_ctl_ports|long_interval               ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.438      ;
; 1.222 ; state[2]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.064      ; 1.443      ;
; 1.234 ; state[4]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.064      ; 1.455      ;
; 1.238 ; state[1]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.064      ; 1.459      ;
; 1.239 ; state[1]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.064      ; 1.460      ;
; 1.249 ; state[3]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.064      ; 1.470      ;
; 1.278 ; state[3]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.064      ; 1.499      ;
; 1.300 ; timer_ctl:timer_ctl_ports|short_interval              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.520      ;
; 1.300 ; timer_ctl:timer_ctl_ports|short_interval              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.063      ; 1.520      ;
; 1.351 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; -0.290     ; 1.218      ;
; 1.374 ; state[0]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.064      ; 1.595      ;
; 1.413 ; state[2]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.064      ; 1.634      ;
; 1.470 ; state[1]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.064      ; 1.691      ;
; 1.746 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; -0.290     ; 1.613      ;
; 1.747 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; -0.290     ; 1.614      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                          ;
+--------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                    ;
+--------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clk   ; Rise       ; clk                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ;
; 0.162  ; 0.346        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ;
; 0.323  ; 0.323        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp|clk                                         ;
; 0.328  ; 0.328        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[0]|clk                           ;
; 0.328  ; 0.328        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[10]|clk                          ;
; 0.328  ; 0.328        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[11]|clk                          ;
; 0.328  ; 0.328        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[12]|clk                          ;
; 0.328  ; 0.328        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[13]|clk                          ;
; 0.328  ; 0.328        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[14]|clk                          ;
; 0.328  ; 0.328        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[15]|clk                          ;
; 0.328  ; 0.328        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[1]|clk                           ;
; 0.328  ; 0.328        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[2]|clk                           ;
; 0.328  ; 0.328        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[3]|clk                           ;
; 0.328  ; 0.328        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[4]|clk                           ;
; 0.328  ; 0.328        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[5]|clk                           ;
; 0.328  ; 0.328        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[6]|clk                           ;
; 0.328  ; 0.328        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[7]|clk                           ;
; 0.328  ; 0.328        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[8]|clk                           ;
; 0.328  ; 0.328        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[9]|clk                           ;
; 0.335  ; 0.335        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; clk~input|o                                                                               ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[16]|clk                          ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[17]|clk                          ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[18]|clk                          ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[19]|clk                          ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[20]|clk                          ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[21]|clk                          ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[22]|clk                          ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[23]|clk                          ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[24]|clk                          ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[25]|clk                          ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[26]|clk                          ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[27]|clk                          ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[28]|clk                          ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[29]|clk                          ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[30]|clk                          ;
+--------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'                                                                                              ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                      ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+----------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[0]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[1]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[2]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[3]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[4]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|long_interval                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|short_interval                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[0]~reg0                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[1]~reg0                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[2]~reg0                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[3]~reg0                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[4]~reg0                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[5]~reg0                                       ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset                                                    ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[0]                                                       ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[1]                                                       ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[2]                                                       ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[3]                                                       ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[4]                                                       ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]          ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]          ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|long_interval                        ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|short_interval                       ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[0]~reg0                                       ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[1]~reg0                                       ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[2]~reg0                                       ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[3]~reg0                                       ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[4]~reg0                                       ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[5]~reg0                                       ;
; 0.310  ; 0.526        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[0]                                                       ;
; 0.310  ; 0.526        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[1]                                                       ;
; 0.310  ; 0.526        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[2]                                                       ;
; 0.310  ; 0.526        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[3]                                                       ;
; 0.310  ; 0.526        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[4]                                                       ;
; 0.310  ; 0.526        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]          ;
; 0.310  ; 0.526        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]          ;
; 0.310  ; 0.526        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|long_interval                        ;
; 0.310  ; 0.526        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|short_interval                       ;
; 0.310  ; 0.526        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[0]~reg0                                       ;
; 0.310  ; 0.526        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[1]~reg0                                       ;
; 0.310  ; 0.526        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[2]~reg0                                       ;
; 0.310  ; 0.526        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[3]~reg0                                       ;
; 0.310  ; 0.526        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[4]~reg0                                       ;
; 0.310  ; 0.526        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[5]~reg0                                       ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset                                                    ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset|clk                                                ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[0]|clk                                                   ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[1]|clk                                                   ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[2]|clk                                                   ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[3]|clk                                                   ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[4]|clk                                                   ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[0]|clk                ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[1]|clk                ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|long_interval|clk                              ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|short_interval|clk                             ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[0]~reg0|clk                                   ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[1]~reg0|clk                                   ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[2]~reg0|clk                                   ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[3]~reg0|clk                                   ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[4]~reg0|clk                                   ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[5]~reg0|clk                                   ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp~clkctrl|inclk[0] ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp|q                ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp~clkctrl|inclk[0] ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp~clkctrl|outclk   ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[0]|clk                                                   ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[1]|clk                                                   ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[2]|clk                                                   ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[3]|clk                                                   ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[4]|clk                                                   ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[0]|clk                ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[1]|clk                ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|long_interval|clk                              ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|short_interval|clk                             ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[0]~reg0|clk                                   ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[1]~reg0|clk                                   ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[2]~reg0|clk                                   ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[3]~reg0|clk                                   ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[4]~reg0|clk                                   ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[5]~reg0|clk                                   ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset|clk                                                ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                       ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port            ; Clock Port                                                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; trafic_light_ctl[*]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 9.085 ; 9.226 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.862 ; 5.862 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 6.287 ; 6.263 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 6.229 ; 6.209 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 9.085 ; 9.226 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 6.542 ; 6.657 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 8.577 ; 8.867 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                               ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port            ; Clock Port                                                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; trafic_light_ctl[*]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.648 ; 5.647 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.648 ; 5.647 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 6.056 ; 6.032 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 6.001 ; 5.980 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 8.792 ; 8.930 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 6.299 ; 6.409 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 8.304 ; 8.585 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                         ;
+------------+-----------------+----------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                 ; Note                                                          ;
+------------+-----------------+----------------------------------------------------------------------------+---------------------------------------------------------------+
; 324.99 MHz ; 250.0 MHz       ; clk                                                                        ; limit due to minimum period restriction (max I/O toggle rate) ;
; 499.25 MHz ; 499.25 MHz      ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;                                                               ;
+------------+-----------------+----------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                  ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; clk                                                                        ; -2.077 ; -36.082       ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; -1.003 ; -8.443        ;
+----------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                   ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; clk                                                                        ; -0.073 ; -0.073        ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.311  ; 0.000         ;
+----------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                    ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; clk                                                                        ; -3.000 ; -36.000       ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; -1.000 ; -16.000       ;
+----------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.077 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.147      ; 3.239      ;
; -2.052 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.147      ; 3.214      ;
; -2.045 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.147      ; 3.207      ;
; -2.029 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.076     ; 2.968      ;
; -2.013 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.147      ; 3.175      ;
; -2.007 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.147      ; 3.169      ;
; -1.992 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.147      ; 3.154      ;
; -1.989 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.076     ; 2.928      ;
; -1.988 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.076     ; 2.927      ;
; -1.955 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.147      ; 3.117      ;
; -1.951 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.076     ; 2.890      ;
; -1.947 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.076     ; 2.886      ;
; -1.932 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.076     ; 2.871      ;
; -1.912 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.076     ; 2.851      ;
; -1.895 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.147      ; 3.057      ;
; -1.877 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.147      ; 3.039      ;
; -1.864 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.147      ; 3.026      ;
; -1.839 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.147      ; 3.001      ;
; -1.823 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.076     ; 2.762      ;
; -1.806 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.147      ; 2.968      ;
; -1.805 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.076     ; 2.744      ;
; -1.792 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.076     ; 2.731      ;
; -1.767 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.076     ; 2.706      ;
; -1.764 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.033     ; 2.746      ;
; -1.764 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.033     ; 2.746      ;
; -1.763 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.076     ; 2.702      ;
; -1.757 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.147      ; 2.919      ;
; -1.746 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.033     ; 2.728      ;
; -1.738 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.169      ; 2.922      ;
; -1.730 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.147      ; 2.892      ;
; -1.729 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.169      ; 2.913      ;
; -1.726 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.169      ; 2.910      ;
; -1.705 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.169      ; 2.889      ;
; -1.693 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.033     ; 2.675      ;
; -1.687 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.076     ; 2.626      ;
; -1.685 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.076     ; 2.624      ;
; -1.678 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.656      ;
; -1.669 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.647      ;
; -1.666 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.644      ;
; -1.665 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.033     ; 2.647      ;
; -1.664 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.033     ; 2.646      ;
; -1.664 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.033     ; 2.646      ;
; -1.661 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.033     ; 2.643      ;
; -1.655 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.147      ; 2.817      ;
; -1.653 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.147      ; 2.815      ;
; -1.646 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.033     ; 2.628      ;
; -1.645 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.623      ;
; -1.643 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.033     ; 2.625      ;
; -1.607 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.076     ; 2.546      ;
; -1.594 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.033     ; 2.576      ;
; -1.593 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.033     ; 2.575      ;
; -1.583 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.076     ; 2.522      ;
; -1.566 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.033     ; 2.548      ;
; -1.565 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.033     ; 2.547      ;
; -1.564 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.033     ; 2.546      ;
; -1.564 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.033     ; 2.546      ;
; -1.563 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.033     ; 2.545      ;
; -1.561 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.033     ; 2.543      ;
; -1.560 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.169      ; 2.744      ;
; -1.559 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.169      ; 2.743      ;
; -1.546 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.033     ; 2.528      ;
; -1.545 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.033     ; 2.527      ;
; -1.543 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.033     ; 2.525      ;
; -1.542 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.169      ; 2.726      ;
; -1.500 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.478      ;
; -1.499 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.477      ;
; -1.496 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.169      ; 2.680      ;
; -1.495 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.033     ; 2.477      ;
; -1.494 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.033     ; 2.476      ;
; -1.493 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.033     ; 2.475      ;
; -1.482 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.460      ;
; -1.467 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.033     ; 2.449      ;
; -1.466 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.033     ; 2.448      ;
; -1.465 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.033     ; 2.447      ;
; -1.464 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.033     ; 2.446      ;
; -1.464 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk          ; clk         ; 1.000        ; -0.033     ; 2.446      ;
; -1.463 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.033     ; 2.445      ;
; -1.463 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.033     ; 2.445      ;
; -1.461 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.033     ; 2.443      ;
; -1.449 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.033     ; 2.431      ;
; -1.446 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk          ; clk         ; 1.000        ; -0.033     ; 2.428      ;
; -1.445 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.033     ; 2.427      ;
; -1.443 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.033     ; 2.425      ;
; -1.439 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.169      ; 2.623      ;
; -1.436 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.414      ;
; -1.435 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.169      ; 2.619      ;
; -1.401 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.033     ; 2.383      ;
; -1.395 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.033     ; 2.377      ;
; -1.394 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.033     ; 2.376      ;
; -1.393 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.033     ; 2.375      ;
; -1.379 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.357      ;
; -1.375 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.037     ; 2.353      ;
; -1.367 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.033     ; 2.349      ;
; -1.367 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.033     ; 2.349      ;
; -1.367 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.033     ; 2.349      ;
; -1.366 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.033     ; 2.348      ;
; -1.365 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk          ; clk         ; 1.000        ; -0.033     ; 2.347      ;
; -1.364 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.169      ; 2.548      ;
; -1.364 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk          ; clk         ; 1.000        ; -0.033     ; 2.346      ;
; -1.364 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk          ; clk         ; 1.000        ; -0.033     ; 2.346      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -1.003 ; state[1]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 1.942      ;
; -0.974 ; state[3]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 1.913      ;
; -0.960 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.386     ; 1.569      ;
; -0.960 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.386     ; 1.569      ;
; -0.943 ; state[0]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 1.882      ;
; -0.943 ; state[0]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 1.882      ;
; -0.902 ; state[4]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 1.841      ;
; -0.898 ; state[1]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 1.837      ;
; -0.853 ; state[3]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 1.792      ;
; -0.844 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.784      ;
; -0.831 ; timer_ctl:timer_ctl_ports|short_interval              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 1.770      ;
; -0.831 ; timer_ctl:timer_ctl_ports|short_interval              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 1.770      ;
; -0.801 ; state[4]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 1.740      ;
; -0.789 ; state[1]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; 0.263      ; 2.047      ;
; -0.783 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.723      ;
; -0.756 ; state[1]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 1.695      ;
; -0.733 ; state[3]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; 0.263      ; 1.991      ;
; -0.722 ; state[2]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 1.661      ;
; -0.708 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.648      ;
; -0.705 ; state[2]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 1.644      ;
; -0.695 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.635      ;
; -0.695 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.635      ;
; -0.694 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.634      ;
; -0.691 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.631      ;
; -0.690 ; state[2]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 1.629      ;
; -0.681 ; state[1]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 1.620      ;
; -0.629 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.569      ;
; -0.621 ; state[2]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; 0.263      ; 1.879      ;
; -0.604 ; state[3]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 1.543      ;
; -0.603 ; timer_reset                                           ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.068     ; 1.530      ;
; -0.588 ; state[4]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; 0.263      ; 1.846      ;
; -0.584 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.386     ; 1.193      ;
; -0.580 ; state[4]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 1.519      ;
; -0.578 ; timer_ctl:timer_ctl_ports|long_interval               ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 1.517      ;
; -0.578 ; timer_ctl:timer_ctl_ports|long_interval               ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 1.517      ;
; -0.543 ; state[0]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 1.482      ;
; -0.523 ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.463      ;
; -0.520 ; state[0]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; 0.263      ; 1.778      ;
; -0.499 ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 1.439      ;
; -0.451 ; timer_ctl:timer_ctl_ports|long_interval               ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 1.390      ;
; -0.450 ; timer_ctl:timer_ctl_ports|long_interval               ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 1.389      ;
; -0.442 ; timer_ctl:timer_ctl_ports|short_interval              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; 0.263      ; 1.700      ;
; -0.433 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.386     ; 1.042      ;
; -0.424 ; timer_ctl:timer_ctl_ports|short_interval              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 1.363      ;
; -0.409 ; state[2]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 1.348      ;
; -0.370 ; state[0]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 1.309      ;
; -0.368 ; state[3]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 1.307      ;
; -0.365 ; state[1]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 1.304      ;
; -0.362 ; timer_ctl:timer_ctl_ports|long_interval               ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; 0.263      ; 1.620      ;
; -0.358 ; timer_ctl:timer_ctl_ports|short_interval              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 1.297      ;
; -0.297 ; state[1]                                              ; trafic_light_ctl[1]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.051     ; 1.241      ;
; -0.263 ; state[2]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 1.202      ;
; -0.255 ; state[4]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 1.194      ;
; -0.253 ; state[4]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 1.192      ;
; -0.145 ; timer_ctl:timer_ctl_ports|short_interval              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 1.084      ;
; -0.088 ; state[3]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 1.027      ;
; -0.044 ; state[2]                                              ; trafic_light_ctl[5]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.053     ; 0.986      ;
; -0.036 ; state[2]                                              ; trafic_light_ctl[2]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.051     ; 0.980      ;
; -0.015 ; state[3]                                              ; trafic_light_ctl[3]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.053     ; 0.957      ;
; -0.013 ; state[4]                                              ; trafic_light_ctl[4]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.053     ; 0.955      ;
; 0.036  ; state[0]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.056     ; 0.903      ;
; 0.147  ; state[0]                                              ; trafic_light_ctl[0]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.055     ; 0.793      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.073 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; clk         ; 0.000        ; 1.962      ; 2.243      ;
; 0.451  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; clk         ; -0.500       ; 1.962      ; 2.267      ;
; 0.531  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.709      ;
; 0.531  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.709      ;
; 0.531  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.709      ;
; 0.532  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.710      ;
; 0.532  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.710      ;
; 0.532  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.710      ;
; 0.532  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.710      ;
; 0.533  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.711      ;
; 0.533  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.711      ;
; 0.533  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.711      ;
; 0.533  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.711      ;
; 0.533  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.711      ;
; 0.534  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.712      ;
; 0.535  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.713      ;
; 0.535  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.713      ;
; 0.535  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.713      ;
; 0.535  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.713      ;
; 0.535  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.713      ;
; 0.536  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.714      ;
; 0.536  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.714      ;
; 0.536  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.714      ;
; 0.536  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.714      ;
; 0.536  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.714      ;
; 0.537  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.715      ;
; 0.537  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.715      ;
; 0.537  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.715      ;
; 0.537  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.715      ;
; 0.537  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.715      ;
; 0.538  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.716      ;
; 0.538  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.716      ;
; 0.550  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.728      ;
; 0.733  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; clk                                                                        ; clk         ; 0.000        ; 0.076      ; 0.953      ;
; 0.749  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; clk                                                                        ; clk         ; 0.000        ; 0.076      ; 0.969      ;
; 0.772  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.953      ;
; 0.772  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.953      ;
; 0.772  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.954      ;
; 0.772  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.954      ;
; 0.773  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.954      ;
; 0.773  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.954      ;
; 0.773  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.955      ;
; 0.773  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.955      ;
; 0.774  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.956      ;
; 0.775  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.956      ;
; 0.777  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.958      ;
; 0.777  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.958      ;
; 0.777  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.959      ;
; 0.777  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.959      ;
; 0.779  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.960      ;
; 0.779  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.961      ;
; 0.780  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.962      ;
; 0.781  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.962      ;
; 0.781  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.962      ;
; 0.781  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.963      ;
; 0.782  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.963      ;
; 0.782  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.963      ;
; 0.782  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.964      ;
; 0.782  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.964      ;
; 0.782  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.964      ;
; 0.783  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.964      ;
; 0.783  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.964      ;
; 0.783  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.965      ;
; 0.783  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.965      ;
; 0.786  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.967      ;
; 0.786  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.968      ;
; 0.787  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.968      ;
; 0.787  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.969      ;
; 0.788  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.969      ;
; 0.788  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.970      ;
; 0.789  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.970      ;
; 0.789  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.970      ;
; 0.789  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.971      ;
; 0.789  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.971      ;
; 0.790  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.971      ;
; 0.790  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 0.971      ;
; 0.790  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.972      ;
; 0.790  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 0.972      ;
; 0.822  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; clk                                                                        ; clk         ; 0.000        ; 0.076      ; 1.042      ;
; 0.829  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; clk                                                                        ; clk         ; 0.000        ; 0.076      ; 1.049      ;
; 0.829  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; clk                                                                        ; clk         ; 0.000        ; 0.076      ; 1.049      ;
; 0.838  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; clk                                                                        ; clk         ; 0.000        ; 0.076      ; 1.058      ;
; 0.845  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; clk                                                                        ; clk         ; 0.000        ; 0.076      ; 1.065      ;
; 0.846  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; clk                                                                        ; clk         ; 0.000        ; 0.076      ; 1.066      ;
; 0.861  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 1.042      ;
; 0.861  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 1.042      ;
; 0.861  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 1.043      ;
; 0.861  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 1.043      ;
; 0.862  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 1.043      ;
; 0.862  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 1.043      ;
; 0.862  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 1.044      ;
; 0.862  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 1.044      ;
; 0.863  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 1.045      ;
; 0.864  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 1.045      ;
; 0.866  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 1.047      ;
; 0.866  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 1.047      ;
; 0.866  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 1.048      ;
; 0.866  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 1.048      ;
; 0.868  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; clk                                                                        ; clk         ; 0.000        ; 0.037      ; 1.049      ;
; 0.868  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.038      ; 1.050      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 0.311 ; state[0]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; state[1]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; state[2]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; state[4]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 0.511      ;
; 0.527 ; state[0]                                              ; trafic_light_ctl[0]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 0.727      ;
; 0.566 ; state[0]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 0.766      ;
; 0.641 ; state[4]                                              ; trafic_light_ctl[4]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.059      ; 0.844      ;
; 0.662 ; state[3]                                              ; trafic_light_ctl[3]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.059      ; 0.865      ;
; 0.676 ; state[2]                                              ; trafic_light_ctl[5]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.059      ; 0.879      ;
; 0.698 ; state[2]                                              ; trafic_light_ctl[2]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.060      ; 0.902      ;
; 0.707 ; state[3]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 0.907      ;
; 0.725 ; state[0]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.387      ; 1.256      ;
; 0.746 ; timer_ctl:timer_ctl_ports|long_interval               ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.386      ; 1.276      ;
; 0.778 ; state[3]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.387      ; 1.309      ;
; 0.814 ; timer_ctl:timer_ctl_ports|short_interval              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.013      ;
; 0.816 ; state[0]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 1.016      ;
; 0.856 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.055      ;
; 0.871 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.070      ;
; 0.881 ; timer_ctl:timer_ctl_ports|short_interval              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.386      ; 1.411      ;
; 0.882 ; state[4]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 1.082      ;
; 0.882 ; state[4]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 1.082      ;
; 0.893 ; state[1]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.387      ; 1.424      ;
; 0.906 ; state[2]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.387      ; 1.437      ;
; 0.919 ; timer_ctl:timer_ctl_ports|long_interval               ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.118      ;
; 0.921 ; timer_ctl:timer_ctl_ports|long_interval               ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.120      ;
; 0.922 ; state[4]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.387      ; 1.453      ;
; 0.935 ; timer_ctl:timer_ctl_ports|short_interval              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.134      ;
; 0.959 ; state[2]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 1.159      ;
; 0.968 ; state[1]                                              ; trafic_light_ctl[1]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.060      ; 1.172      ;
; 0.976 ; state[3]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 1.176      ;
; 0.978 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.177      ;
; 0.978 ; state[3]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 1.178      ;
; 0.988 ; state[1]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 1.188      ;
; 1.018 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.217      ;
; 1.023 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.222      ;
; 1.034 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.233      ;
; 1.035 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.234      ;
; 1.035 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.234      ;
; 1.047 ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.246      ;
; 1.055 ; timer_ctl:timer_ctl_ports|short_interval              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.254      ;
; 1.083 ; state[2]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 1.283      ;
; 1.087 ; state[4]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 1.287      ;
; 1.087 ; timer_reset                                           ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.068      ; 1.299      ;
; 1.091 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; -0.263     ; 0.972      ;
; 1.098 ; state[0]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 1.298      ;
; 1.107 ; timer_ctl:timer_ctl_ports|long_interval               ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.306      ;
; 1.110 ; timer_ctl:timer_ctl_ports|long_interval               ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.309      ;
; 1.113 ; state[2]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 1.313      ;
; 1.115 ; state[1]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 1.315      ;
; 1.121 ; state[3]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 1.321      ;
; 1.129 ; state[1]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 1.329      ;
; 1.129 ; state[4]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 1.329      ;
; 1.170 ; state[3]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 1.370      ;
; 1.185 ; timer_ctl:timer_ctl_ports|short_interval              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.384      ;
; 1.185 ; timer_ctl:timer_ctl_ports|short_interval              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.055      ; 1.384      ;
; 1.224 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; -0.263     ; 1.105      ;
; 1.242 ; state[0]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 1.442      ;
; 1.280 ; state[2]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 1.480      ;
; 1.321 ; state[1]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.056      ; 1.521      ;
; 1.566 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; -0.263     ; 1.447      ;
; 1.571 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; -0.263     ; 1.452      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ;
; 0.212  ; 0.396        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ;
; 0.212  ; 0.396        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ;
; 0.212  ; 0.396        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ;
; 0.212  ; 0.396        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ;
; 0.212  ; 0.396        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ;
; 0.212  ; 0.396        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ;
; 0.212  ; 0.396        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ;
; 0.212  ; 0.396        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ;
; 0.212  ; 0.396        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ;
; 0.212  ; 0.396        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ;
; 0.212  ; 0.396        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ;
; 0.212  ; 0.396        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ;
; 0.212  ; 0.396        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ;
; 0.212  ; 0.396        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ;
; 0.212  ; 0.396        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ;
; 0.212  ; 0.396        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ;
; 0.227  ; 0.411        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ;
; 0.227  ; 0.411        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ;
; 0.227  ; 0.411        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ;
; 0.227  ; 0.411        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ;
; 0.227  ; 0.411        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ;
; 0.227  ; 0.411        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ;
; 0.227  ; 0.411        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ;
; 0.227  ; 0.411        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ;
; 0.227  ; 0.411        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ;
; 0.227  ; 0.411        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ;
; 0.227  ; 0.411        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ;
; 0.227  ; 0.411        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ;
; 0.227  ; 0.411        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ;
; 0.227  ; 0.411        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ;
; 0.227  ; 0.411        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ;
; 0.227  ; 0.411        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ;
; 0.249  ; 0.433        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ;
; 0.348  ; 0.564        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ;
; 0.358  ; 0.358        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                                               ;
; 0.372  ; 0.588        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ;
; 0.372  ; 0.588        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ;
; 0.372  ; 0.588        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ;
; 0.372  ; 0.588        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ;
; 0.372  ; 0.588        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ;
; 0.372  ; 0.588        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ;
; 0.372  ; 0.588        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ;
; 0.372  ; 0.588        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ;
; 0.372  ; 0.588        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ;
; 0.372  ; 0.588        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ;
; 0.372  ; 0.588        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ;
; 0.372  ; 0.588        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ;
; 0.372  ; 0.588        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ;
; 0.372  ; 0.588        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ;
; 0.372  ; 0.588        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ;
; 0.372  ; 0.588        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ;
; 0.372  ; 0.372        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[0]|clk                           ;
; 0.372  ; 0.372        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[10]|clk                          ;
; 0.372  ; 0.372        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[11]|clk                          ;
; 0.372  ; 0.372        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[12]|clk                          ;
; 0.372  ; 0.372        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[13]|clk                          ;
; 0.372  ; 0.372        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[14]|clk                          ;
; 0.372  ; 0.372        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[15]|clk                          ;
; 0.372  ; 0.372        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[1]|clk                           ;
; 0.372  ; 0.372        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[2]|clk                           ;
; 0.372  ; 0.372        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[3]|clk                           ;
; 0.372  ; 0.372        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[4]|clk                           ;
; 0.372  ; 0.372        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[5]|clk                           ;
; 0.372  ; 0.372        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[6]|clk                           ;
; 0.372  ; 0.372        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[7]|clk                           ;
; 0.372  ; 0.372        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[8]|clk                           ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'                                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                      ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+----------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[0]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[1]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[2]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[3]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[4]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|long_interval                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|short_interval                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[0]~reg0                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[1]~reg0                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[2]~reg0                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[3]~reg0                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[4]~reg0                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[5]~reg0                                       ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[0]                                                       ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[1]                                                       ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[2]                                                       ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[3]                                                       ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[4]                                                       ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]          ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]          ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|long_interval                        ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|short_interval                       ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[0]~reg0                                       ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[1]~reg0                                       ;
; 0.284  ; 0.500        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[2]~reg0                                       ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[3]~reg0                                       ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[4]~reg0                                       ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[5]~reg0                                       ;
; 0.292  ; 0.508        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset                                                    ;
; 0.305  ; 0.489        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset                                                    ;
; 0.314  ; 0.498        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]          ;
; 0.314  ; 0.498        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]          ;
; 0.314  ; 0.498        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|long_interval                        ;
; 0.314  ; 0.498        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|short_interval                       ;
; 0.314  ; 0.498        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[0]~reg0                                       ;
; 0.314  ; 0.498        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[1]~reg0                                       ;
; 0.314  ; 0.498        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[2]~reg0                                       ;
; 0.314  ; 0.498        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[3]~reg0                                       ;
; 0.314  ; 0.498        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[4]~reg0                                       ;
; 0.314  ; 0.498        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[5]~reg0                                       ;
; 0.315  ; 0.499        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[0]                                                       ;
; 0.315  ; 0.499        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[1]                                                       ;
; 0.315  ; 0.499        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[2]                                                       ;
; 0.315  ; 0.499        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[3]                                                       ;
; 0.315  ; 0.499        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[4]                                                       ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset|clk                                                ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[0]|clk                ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[1]|clk                ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|long_interval|clk                              ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|short_interval|clk                             ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[0]~reg0|clk                                   ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[1]~reg0|clk                                   ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[2]~reg0|clk                                   ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[3]~reg0|clk                                   ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[4]~reg0|clk                                   ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[5]~reg0|clk                                   ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[0]|clk                                                   ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[1]|clk                                                   ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[2]|clk                                                   ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[3]|clk                                                   ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[4]|clk                                                   ;
; 0.481  ; 0.481        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp~clkctrl|inclk[0] ;
; 0.481  ; 0.481        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp|q                ;
; 0.518  ; 0.518        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp~clkctrl|inclk[0] ;
; 0.518  ; 0.518        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp~clkctrl|outclk   ;
; 0.524  ; 0.524        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[0]|clk                                                   ;
; 0.524  ; 0.524        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[1]|clk                                                   ;
; 0.524  ; 0.524        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[2]|clk                                                   ;
; 0.524  ; 0.524        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[3]|clk                                                   ;
; 0.524  ; 0.524        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[4]|clk                                                   ;
; 0.524  ; 0.524        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[0]|clk                ;
; 0.524  ; 0.524        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[1]|clk                ;
; 0.524  ; 0.524        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|long_interval|clk                              ;
; 0.524  ; 0.524        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|short_interval|clk                             ;
; 0.524  ; 0.524        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[0]~reg0|clk                                   ;
; 0.524  ; 0.524        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[1]~reg0|clk                                   ;
; 0.524  ; 0.524        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[2]~reg0|clk                                   ;
; 0.525  ; 0.525        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[3]~reg0|clk                                   ;
; 0.525  ; 0.525        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[4]~reg0|clk                                   ;
; 0.525  ; 0.525        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[5]~reg0|clk                                   ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset|clk                                                ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                       ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port            ; Clock Port                                                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; trafic_light_ctl[*]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 8.195 ; 8.173 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.221 ; 5.217 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.621 ; 5.580 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.567 ; 5.531 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 8.195 ; 8.173 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.857 ; 5.919 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 7.702 ; 7.854 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                               ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port            ; Clock Port                                                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; trafic_light_ctl[*]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.019 ; 5.014 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.019 ; 5.014 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.403 ; 5.363 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.352 ; 5.316 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 7.917 ; 7.897 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.627 ; 5.686 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 7.444 ; 7.590 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                  ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; clk                                                                        ; -0.932 ; -12.254       ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; -0.250 ; -1.283        ;
+----------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                  ;
+----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                      ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------+-------+---------------+
; clk                                                                        ; 0.033 ; 0.000         ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.186 ; 0.000         ;
+----------------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                    ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; clk                                                                        ; -3.000 ; -39.609       ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; -1.000 ; -16.000       ;
+----------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.932 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.082      ; 2.021      ;
; -0.912 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.082      ; 2.001      ;
; -0.911 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.082      ; 2.000      ;
; -0.874 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.082      ; 1.963      ;
; -0.873 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.082      ; 1.962      ;
; -0.862 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.082      ; 1.951      ;
; -0.828 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.082      ; 1.917      ;
; -0.826 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.034     ; 1.799      ;
; -0.817 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.790      ;
; -0.813 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.786      ;
; -0.806 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.034     ; 1.779      ;
; -0.805 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.034     ; 1.778      ;
; -0.803 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.776      ;
; -0.790 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.082      ; 1.879      ;
; -0.779 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.082      ; 1.868      ;
; -0.778 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.082      ; 1.867      ;
; -0.772 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.082      ; 1.861      ;
; -0.768 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.034     ; 1.741      ;
; -0.767 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.034     ; 1.740      ;
; -0.765 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.738      ;
; -0.756 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.034     ; 1.729      ;
; -0.749 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.722      ;
; -0.746 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.719      ;
; -0.745 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.718      ;
; -0.742 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.715      ;
; -0.741 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.082      ; 1.830      ;
; -0.736 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.709      ;
; -0.735 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.708      ;
; -0.727 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.082      ; 1.816      ;
; -0.724 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.034     ; 1.697      ;
; -0.713 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.082      ; 1.802      ;
; -0.698 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.671      ;
; -0.697 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.670      ;
; -0.695 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.082      ; 1.784      ;
; -0.690 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.082      ; 1.779      ;
; -0.689 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.082      ; 1.778      ;
; -0.686 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.034     ; 1.659      ;
; -0.681 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.654      ;
; -0.678 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.651      ;
; -0.678 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.651      ;
; -0.677 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.650      ;
; -0.674 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.647      ;
; -0.674 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.647      ;
; -0.673 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.034     ; 1.646      ;
; -0.672 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.034     ; 1.645      ;
; -0.668 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.641      ;
; -0.668 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.641      ;
; -0.667 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.640      ;
; -0.666 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.082      ; 1.755      ;
; -0.666 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.034     ; 1.639      ;
; -0.652 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.082      ; 1.741      ;
; -0.637 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.082      ; 1.726      ;
; -0.635 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.034     ; 1.608      ;
; -0.630 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.603      ;
; -0.630 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.603      ;
; -0.629 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.602      ;
; -0.614 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.587      ;
; -0.613 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.586      ;
; -0.610 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.023     ; 1.594      ;
; -0.610 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.583      ;
; -0.610 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.583      ;
; -0.610 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.583      ;
; -0.609 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.582      ;
; -0.607 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.034     ; 1.580      ;
; -0.606 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.579      ;
; -0.606 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.579      ;
; -0.601 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.023     ; 1.585      ;
; -0.600 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.573      ;
; -0.600 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.573      ;
; -0.600 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.573      ;
; -0.599 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.572      ;
; -0.591 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.082      ; 1.680      ;
; -0.590 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.034     ; 1.563      ;
; -0.589 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.082      ; 1.678      ;
; -0.588 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.023     ; 1.572      ;
; -0.576 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.082      ; 1.665      ;
; -0.562 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.535      ;
; -0.562 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.535      ;
; -0.561 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.534      ;
; -0.561 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.534      ;
; -0.550 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.023     ; 1.534      ;
; -0.548 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.082      ; 1.637      ;
; -0.546 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.034     ; 1.519      ;
; -0.546 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.519      ;
; -0.546 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.519      ;
; -0.545 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.518      ;
; -0.542 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.515      ;
; -0.542 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.515      ;
; -0.542 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.515      ;
; -0.542 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.515      ;
; -0.541 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.514      ;
; -0.538 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.511      ;
; -0.538 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.511      ;
; -0.532 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.505      ;
; -0.532 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.505      ;
; -0.532 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.505      ;
; -0.532 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.505      ;
; -0.531 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; clk          ; clk         ; 1.000        ; -0.034     ; 1.504      ;
; -0.531 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk          ; clk         ; 1.000        ; -0.034     ; 1.504      ;
; -0.516 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; clk          ; clk         ; 1.000        ; 0.082      ; 1.605      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -0.250 ; state[1]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.200      ;
; -0.216 ; state[3]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.166      ;
; -0.209 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.238     ; 0.958      ;
; -0.203 ; state[0]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.153      ;
; -0.203 ; state[0]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.153      ;
; -0.199 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.238     ; 0.948      ;
; -0.195 ; state[1]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.145      ;
; -0.189 ; state[4]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.139      ;
; -0.155 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.105      ;
; -0.151 ; state[3]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.101      ;
; -0.141 ; state[1]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; 0.156      ; 1.284      ;
; -0.138 ; timer_ctl:timer_ctl_ports|short_interval              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.088      ;
; -0.138 ; timer_ctl:timer_ctl_ports|short_interval              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.088      ;
; -0.134 ; state[4]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.084      ;
; -0.127 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.077      ;
; -0.106 ; state[1]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.056      ;
; -0.080 ; state[2]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.030      ;
; -0.078 ; state[3]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; 0.156      ; 1.221      ;
; -0.072 ; state[2]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.022      ;
; -0.063 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.013      ;
; -0.062 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.012      ;
; -0.062 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.012      ;
; -0.061 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.011      ;
; -0.061 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.011      ;
; -0.053 ; state[2]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.003      ;
; -0.050 ; state[1]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 1.000      ;
; -0.041 ; state[3]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 0.991      ;
; -0.025 ; state[2]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; 0.156      ; 1.168      ;
; -0.024 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.238     ; 0.773      ;
; -0.018 ; state[4]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 0.968      ;
; -0.017 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 0.967      ;
; -0.015 ; timer_reset                                           ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.045     ; 0.957      ;
; -0.001 ; timer_ctl:timer_ctl_ports|long_interval               ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 0.951      ;
; -0.001 ; timer_ctl:timer_ctl_ports|long_interval               ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 0.951      ;
; 0.013  ; state[4]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; 0.156      ; 1.130      ;
; 0.026  ; state[0]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; 0.156      ; 1.117      ;
; 0.040  ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 0.910      ;
; 0.054  ; state[0]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 0.896      ;
; 0.056  ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 0.894      ;
; 0.062  ; timer_ctl:timer_ctl_ports|long_interval               ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 0.888      ;
; 0.063  ; timer_ctl:timer_ctl_ports|short_interval              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; 0.156      ; 1.080      ;
; 0.090  ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.238     ; 0.659      ;
; 0.094  ; timer_ctl:timer_ctl_ports|long_interval               ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 0.856      ;
; 0.104  ; state[2]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 0.846      ;
; 0.118  ; timer_ctl:timer_ctl_ports|long_interval               ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; 0.156      ; 1.025      ;
; 0.120  ; timer_ctl:timer_ctl_ports|short_interval              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 0.830      ;
; 0.122  ; state[3]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 0.828      ;
; 0.128  ; state[0]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 0.822      ;
; 0.132  ; state[1]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 0.818      ;
; 0.138  ; timer_ctl:timer_ctl_ports|short_interval              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 0.812      ;
; 0.170  ; state[1]                                              ; trafic_light_ctl[1]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.033     ; 0.784      ;
; 0.197  ; state[4]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 0.753      ;
; 0.197  ; state[4]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 0.753      ;
; 0.212  ; state[2]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 0.738      ;
; 0.270  ; timer_ctl:timer_ctl_ports|short_interval              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 0.680      ;
; 0.298  ; state[3]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 0.652      ;
; 0.327  ; state[2]                                              ; trafic_light_ctl[5]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.035     ; 0.625      ;
; 0.339  ; state[2]                                              ; trafic_light_ctl[2]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.033     ; 0.615      ;
; 0.356  ; state[4]                                              ; trafic_light_ctl[4]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.035     ; 0.596      ;
; 0.359  ; state[3]                                              ; trafic_light_ctl[3]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.035     ; 0.593      ;
; 0.395  ; state[0]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 0.555      ;
; 0.455  ; state[0]                                              ; trafic_light_ctl[0]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 1.000        ; -0.037     ; 0.495      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.033 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; clk         ; 0.000        ; 1.113      ; 1.365      ;
; 0.317 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.423      ;
; 0.318 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.424      ;
; 0.318 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.424      ;
; 0.318 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.424      ;
; 0.318 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.424      ;
; 0.319 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.425      ;
; 0.320 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.426      ;
; 0.321 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.427      ;
; 0.322 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.428      ;
; 0.322 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.428      ;
; 0.330 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; clk                                                                        ; clk         ; 0.000        ; 0.022      ; 0.436      ;
; 0.454 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.572      ;
; 0.466 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.573      ;
; 0.466 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.573      ;
; 0.466 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.573      ;
; 0.467 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.574      ;
; 0.467 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.574      ;
; 0.467 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.574      ;
; 0.467 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.574      ;
; 0.467 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.574      ;
; 0.467 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.574      ;
; 0.467 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.574      ;
; 0.467 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.574      ;
; 0.468 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.575      ;
; 0.468 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.575      ;
; 0.468 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.575      ;
; 0.469 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.587      ;
; 0.476 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.583      ;
; 0.477 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.584      ;
; 0.477 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.584      ;
; 0.477 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.584      ;
; 0.477 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.584      ;
; 0.477 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.584      ;
; 0.478 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.585      ;
; 0.478 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.585      ;
; 0.478 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.585      ;
; 0.478 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.585      ;
; 0.478 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.585      ;
; 0.478 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.585      ;
; 0.478 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.585      ;
; 0.479 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.586      ;
; 0.479 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.586      ;
; 0.479 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.586      ;
; 0.479 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.586      ;
; 0.480 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.587      ;
; 0.480 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.587      ;
; 0.480 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.587      ;
; 0.480 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.587      ;
; 0.481 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.588      ;
; 0.481 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.588      ;
; 0.481 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.588      ;
; 0.481 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.588      ;
; 0.481 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.588      ;
; 0.481 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.588      ;
; 0.482 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.589      ;
; 0.482 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.589      ;
; 0.517 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.635      ;
; 0.520 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.638      ;
; 0.521 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.639      ;
; 0.529 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.636      ;
; 0.529 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.636      ;
; 0.529 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.636      ;
; 0.530 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.637      ;
; 0.530 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.637      ;
; 0.530 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.637      ;
; 0.530 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.637      ;
; 0.530 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.637      ;
; 0.530 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.637      ;
; 0.530 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.637      ;
; 0.530 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.637      ;
; 0.531 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.638      ;
; 0.531 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.638      ;
; 0.531 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.638      ;
; 0.532 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.639      ;
; 0.532 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.639      ;
; 0.532 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; clk                                                                        ; clk         ; 0.000        ; 0.034      ; 0.650      ;
; 0.533 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.640      ;
; 0.533 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.640      ;
; 0.533 ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ; clk                                                                        ; clk         ; 0.000        ; 0.023      ; 0.640      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 0.186 ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; state[0]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; state[1]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; state[2]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; state[4]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.307      ;
; 0.297 ; state[0]                                              ; trafic_light_ctl[0]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.418      ;
; 0.338 ; state[0]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.459      ;
; 0.375 ; state[4]                                              ; trafic_light_ctl[4]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.040      ; 0.499      ;
; 0.391 ; state[3]                                              ; trafic_light_ctl[3]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.040      ; 0.515      ;
; 0.396 ; state[2]                                              ; trafic_light_ctl[5]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.040      ; 0.520      ;
; 0.406 ; state[2]                                              ; trafic_light_ctl[2]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.042      ; 0.532      ;
; 0.417 ; state[3]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.538      ;
; 0.433 ; state[0]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.238      ; 0.755      ;
; 0.436 ; timer_ctl:timer_ctl_ports|long_interval               ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.238      ; 0.758      ;
; 0.454 ; state[3]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.238      ; 0.776      ;
; 0.459 ; timer_ctl:timer_ctl_ports|short_interval              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.580      ;
; 0.483 ; state[0]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.604      ;
; 0.503 ; state[4]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.624      ;
; 0.503 ; timer_ctl:timer_ctl_ports|short_interval              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.238      ; 0.825      ;
; 0.504 ; state[4]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.625      ;
; 0.517 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.638      ;
; 0.518 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.639      ;
; 0.527 ; timer_ctl:timer_ctl_ports|long_interval               ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.648      ;
; 0.528 ; timer_ctl:timer_ctl_ports|long_interval               ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.649      ;
; 0.534 ; state[2]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.238      ; 0.856      ;
; 0.534 ; state[4]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.238      ; 0.856      ;
; 0.538 ; state[1]                                              ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.238      ; 0.860      ;
; 0.555 ; state[1]                                              ; trafic_light_ctl[1]~reg0                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.042      ; 0.681      ;
; 0.556 ; state[2]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.677      ;
; 0.571 ; state[3]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.692      ;
; 0.577 ; state[1]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.698      ;
; 0.580 ; timer_ctl:timer_ctl_ports|short_interval              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.701      ;
; 0.589 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.710      ;
; 0.590 ; state[3]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.711      ;
; 0.613 ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.734      ;
; 0.616 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.737      ;
; 0.627 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.748      ;
; 0.628 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.749      ;
; 0.629 ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.750      ;
; 0.631 ; state[0]                                              ; state[2]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.752      ;
; 0.632 ; timer_ctl:timer_ctl_ports|short_interval              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.753      ;
; 0.632 ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.753      ;
; 0.633 ; timer_reset                                           ; timer_reset                                           ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.045      ; 0.762      ;
; 0.644 ; state[2]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.765      ;
; 0.644 ; timer_ctl:timer_ctl_ports|long_interval               ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.765      ;
; 0.645 ; state[4]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.766      ;
; 0.648 ; timer_ctl:timer_ctl_ports|long_interval               ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.769      ;
; 0.649 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; -0.156     ; 0.577      ;
; 0.657 ; state[1]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.778      ;
; 0.657 ; state[2]                                              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.778      ;
; 0.661 ; state[4]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.782      ;
; 0.667 ; state[1]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.788      ;
; 0.670 ; state[3]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.791      ;
; 0.683 ; state[3]                                              ; state[3]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.804      ;
; 0.698 ; timer_ctl:timer_ctl_ports|short_interval              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.819      ;
; 0.699 ; timer_ctl:timer_ctl_ports|short_interval              ; state[1]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.820      ;
; 0.728 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|\always:internal_counter[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; -0.156     ; 0.656      ;
; 0.745 ; state[0]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.866      ;
; 0.750 ; state[2]                                              ; state[4]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.871      ;
; 0.797 ; state[1]                                              ; state[0]                                              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; 0.037      ; 0.918      ;
; 0.949 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|long_interval               ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; -0.156     ; 0.877      ;
; 0.951 ; timer_reset                                           ; timer_ctl:timer_ctl_ports|short_interval              ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 0.000        ; -0.156     ; 0.879      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                           ;
+--------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                    ;
+--------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clk   ; Rise       ; clk                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ;
; -0.121 ; 0.063        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp                ;
; -0.111 ; 0.073        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[16] ;
; -0.111 ; 0.073        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[17] ;
; -0.111 ; 0.073        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[18] ;
; -0.111 ; 0.073        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[19] ;
; -0.111 ; 0.073        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[20] ;
; -0.111 ; 0.073        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[21] ;
; -0.111 ; 0.073        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[22] ;
; -0.111 ; 0.073        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[23] ;
; -0.111 ; 0.073        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[24] ;
; -0.111 ; 0.073        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[25] ;
; -0.111 ; 0.073        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[26] ;
; -0.111 ; 0.073        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[27] ;
; -0.111 ; 0.073        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[28] ;
; -0.111 ; 0.073        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[29] ;
; -0.111 ; 0.073        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[30] ;
; -0.111 ; 0.073        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[31] ;
; -0.107 ; 0.077        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[0]  ;
; -0.107 ; 0.077        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[10] ;
; -0.107 ; 0.077        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[11] ;
; -0.107 ; 0.077        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[12] ;
; -0.107 ; 0.077        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[13] ;
; -0.107 ; 0.077        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[14] ;
; -0.107 ; 0.077        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[15] ;
; -0.107 ; 0.077        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[1]  ;
; -0.107 ; 0.077        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[2]  ;
; -0.107 ; 0.077        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[3]  ;
; -0.107 ; 0.077        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[4]  ;
; -0.107 ; 0.077        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[5]  ;
; -0.107 ; 0.077        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[6]  ;
; -0.107 ; 0.077        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[7]  ;
; -0.107 ; 0.077        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[8]  ;
; -0.107 ; 0.077        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|\counter_clk:counter[9]  ;
; 0.059  ; 0.059        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp|clk                                         ;
; 0.069  ; 0.069        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[16]|clk                          ;
; 0.069  ; 0.069        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[17]|clk                          ;
; 0.069  ; 0.069        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[18]|clk                          ;
; 0.069  ; 0.069        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[19]|clk                          ;
; 0.069  ; 0.069        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[20]|clk                          ;
; 0.069  ; 0.069        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[21]|clk                          ;
; 0.069  ; 0.069        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[22]|clk                          ;
; 0.069  ; 0.069        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[23]|clk                          ;
; 0.069  ; 0.069        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[24]|clk                          ;
; 0.069  ; 0.069        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[25]|clk                          ;
; 0.069  ; 0.069        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[26]|clk                          ;
; 0.069  ; 0.069        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[27]|clk                          ;
; 0.069  ; 0.069        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[28]|clk                          ;
; 0.069  ; 0.069        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[29]|clk                          ;
; 0.069  ; 0.069        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[30]|clk                          ;
; 0.069  ; 0.069        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[31]|clk                          ;
; 0.073  ; 0.073        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[0]|clk                           ;
; 0.073  ; 0.073        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[10]|clk                          ;
; 0.073  ; 0.073        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[11]|clk                          ;
; 0.073  ; 0.073        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[12]|clk                          ;
; 0.073  ; 0.073        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[13]|clk                          ;
; 0.073  ; 0.073        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[14]|clk                          ;
; 0.073  ; 0.073        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[15]|clk                          ;
; 0.073  ; 0.073        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[1]|clk                           ;
; 0.073  ; 0.073        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[2]|clk                           ;
; 0.073  ; 0.073        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[3]|clk                           ;
; 0.073  ; 0.073        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[4]|clk                           ;
; 0.073  ; 0.073        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[5]|clk                           ;
; 0.073  ; 0.073        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[6]|clk                           ;
; 0.073  ; 0.073        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[7]|clk                           ;
; 0.073  ; 0.073        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[8]|clk                           ;
; 0.073  ; 0.073        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; timer_ctl_ports|clk_converter_ports|\counter_clk:counter[9]|clk                           ;
+--------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp'                                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                      ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+----------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[0]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[1]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[2]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[3]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[4]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|long_interval                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|short_interval                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[0]~reg0                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[1]~reg0                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[2]~reg0                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[3]~reg0                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[4]~reg0                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[5]~reg0                                       ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset                                                    ;
; 0.247  ; 0.431        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]          ;
; 0.247  ; 0.431        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]          ;
; 0.247  ; 0.431        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|long_interval                        ;
; 0.247  ; 0.431        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|short_interval                       ;
; 0.247  ; 0.431        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[0]~reg0                                       ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[0]                                                       ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[1]                                                       ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[2]                                                       ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[3]                                                       ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[4]                                                       ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[1]~reg0                                       ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[2]~reg0                                       ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[3]~reg0                                       ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[4]~reg0                                       ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[5]~reg0                                       ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[0]                                                       ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[1]                                                       ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[2]                                                       ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[3]                                                       ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[4]                                                       ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[1]~reg0                                       ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[2]~reg0                                       ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[3]~reg0                                       ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[4]~reg0                                       ;
; 0.347  ; 0.563        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[5]~reg0                                       ;
; 0.348  ; 0.564        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[0]          ;
; 0.348  ; 0.564        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|\always:internal_counter[1]          ;
; 0.348  ; 0.564        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|long_interval                        ;
; 0.348  ; 0.564        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl:timer_ctl_ports|short_interval                       ;
; 0.348  ; 0.564        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[0]~reg0                                       ;
; 0.374  ; 0.590        ; 0.216          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset                                                    ;
; 0.399  ; 0.399        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset|clk                                                ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[0]|clk                ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[1]|clk                ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|long_interval|clk                              ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|short_interval|clk                             ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[0]~reg0|clk                                   ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[0]|clk                                                   ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[1]|clk                                                   ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[2]|clk                                                   ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[3]|clk                                                   ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[4]|clk                                                   ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[1]~reg0|clk                                   ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[2]~reg0|clk                                   ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[3]~reg0|clk                                   ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[4]~reg0|clk                                   ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[5]~reg0|clk                                   ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp~clkctrl|inclk[0] ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp|q                ;
; 0.558  ; 0.558        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp~clkctrl|inclk[0] ;
; 0.558  ; 0.558        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|clk_converter_ports|clock_tmp~clkctrl|outclk   ;
; 0.569  ; 0.569        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[0]|clk                                                   ;
; 0.569  ; 0.569        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[1]|clk                                                   ;
; 0.569  ; 0.569        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[2]|clk                                                   ;
; 0.569  ; 0.569        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[3]|clk                                                   ;
; 0.569  ; 0.569        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; state[4]|clk                                                   ;
; 0.569  ; 0.569        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[1]~reg0|clk                                   ;
; 0.569  ; 0.569        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[2]~reg0|clk                                   ;
; 0.569  ; 0.569        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[3]~reg0|clk                                   ;
; 0.569  ; 0.569        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[4]~reg0|clk                                   ;
; 0.569  ; 0.569        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[5]~reg0|clk                                   ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[0]|clk                ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|\always:internal_counter[1]|clk                ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|long_interval|clk                              ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_ctl_ports|short_interval|clk                             ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; trafic_light_ctl[0]~reg0|clk                                   ;
; 0.596  ; 0.596        ; 0.000          ; High Pulse Width ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; Rise       ; timer_reset|clk                                                ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                       ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port            ; Clock Port                                                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; trafic_light_ctl[*]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.483 ; 5.737 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 3.448 ; 3.492 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 3.680 ; 3.742 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 3.651 ; 3.706 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.483 ; 5.737 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 3.868 ; 4.000 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.240 ; 5.509 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                               ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port            ; Clock Port                                                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; trafic_light_ctl[*]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 3.323 ; 3.366 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 3.323 ; 3.366 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 3.545 ; 3.604 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 3.517 ; 3.570 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.314 ; 5.560 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 3.726 ; 3.853 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.081 ; 5.342 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                       ;
+-----------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                                                       ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                                                            ; -2.464  ; -0.073 ; N/A      ; N/A     ; -3.000              ;
;  clk                                                                        ; -2.464  ; -0.073 ; N/A      ; N/A     ; -3.000              ;
;  timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; -1.199  ; 0.186  ; N/A      ; N/A     ; -1.000              ;
; Design-wide TNS                                                             ; -56.436 ; -0.073 ; 0.0      ; 0.0     ; -55.609             ;
;  clk                                                                        ; -45.272 ; -0.073 ; N/A      ; N/A     ; -39.609             ;
;  timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; -11.164 ; 0.000  ; N/A      ; N/A     ; -16.000             ;
+-----------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                       ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port            ; Clock Port                                                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; trafic_light_ctl[*]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 9.085 ; 9.226 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.862 ; 5.862 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 6.287 ; 6.263 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 6.229 ; 6.209 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 9.085 ; 9.226 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 6.542 ; 6.657 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 8.577 ; 8.867 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                               ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port            ; Clock Port                                                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; trafic_light_ctl[*]  ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 3.323 ; 3.366 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[0] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 3.323 ; 3.366 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[1] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 3.545 ; 3.604 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[2] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 3.517 ; 3.570 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[3] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.314 ; 5.560 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[4] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 3.726 ; 3.853 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
;  trafic_light_ctl[5] ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 5.081 ; 5.342 ; Rise       ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ;
+----------------------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; trafic_light_ctl[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; trafic_light_ctl[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; trafic_light_ctl[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; trafic_light_ctl[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; trafic_light_ctl[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; trafic_light_ctl[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; trafic_light_ctl[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; trafic_light_ctl[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; trafic_light_ctl[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; trafic_light_ctl[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; trafic_light_ctl[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; trafic_light_ctl[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; trafic_light_ctl[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; trafic_light_ctl[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; trafic_light_ctl[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; trafic_light_ctl[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; trafic_light_ctl[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; trafic_light_ctl[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; trafic_light_ctl[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; trafic_light_ctl[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; trafic_light_ctl[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; trafic_light_ctl[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; trafic_light_ctl[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; trafic_light_ctl[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                     ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                 ; To Clock                                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                        ; clk                                                                        ; 592      ; 0        ; 0        ; 0        ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; clk                                                                        ; 1        ; 1        ; 0        ; 0        ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 128      ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                      ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                 ; To Clock                                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                        ; clk                                                                        ; 592      ; 0        ; 0        ; 0        ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; clk                                                                        ; 1        ; 1        ; 0        ; 0        ;
; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp ; 128      ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 6     ; 6    ;
; Unconstrained Output Port Paths ; 6     ; 6    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Jan 31 13:09:34 2013
Info: Command: quartus_sta semaphore -c semaphore
Info: qsta_default_script.tcl version: #2
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'semaphore.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.464
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.464       -45.272 clk 
    Info (332119):    -1.199       -11.164 timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp 
Info (332146): Worst-case hold slack is -0.001
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.001        -0.001 clk 
    Info (332119):     0.356         0.000 timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -36.000 clk 
    Info (332119):    -1.000       -16.000 timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.077
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.077       -36.082 clk 
    Info (332119):    -1.003        -8.443 timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp 
Info (332146): Worst-case hold slack is -0.073
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.073        -0.073 clk 
    Info (332119):     0.311         0.000 timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -36.000 clk 
    Info (332119):    -1.000       -16.000 timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.932
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.932       -12.254 clk 
    Info (332119):    -0.250        -1.283 timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp 
Info (332146): Worst-case hold slack is 0.033
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.033         0.000 clk 
    Info (332119):     0.186         0.000 timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -39.609 clk 
    Info (332119):    -1.000       -16.000 timer_ctl:timer_ctl_ports|clk_converter_60hz:clk_converter_ports|clock_tmp 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 326 megabytes
    Info: Processing ended: Thu Jan 31 13:09:43 2013
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:05


