ncsim: 08.20-s015: (c) Copyright 1995-2009 Cadence Design Systems, Inc.
ncsim> database -open -shm -default waveforms
Created default SHM database waveforms
ncsim> probe -shm -create -depth all -all 
Created probe 1
ncsim> run 
=== Simulation Cycle                  150 ===
[pc=00400000, inst=3c031000] [op=0f, rs= 0, rt= 3, rd= 2, imm=1000, f2=00] [reset=0, halted=0]
Store address:          0,          0, Store word:          0, ALUOUT:          0, en:  0
=== Simulation Cycle                  250 ===
[pc=00400004, inst=3c010000] [op=0f, rs= 0, rt= 1, rd= 0, imm=0000, f2=00] [reset=0, halted=0]
Store address:          0,          0, Store word:          0, ALUOUT:          0, en:  0
=== Simulation Cycle                  350 ===
[pc=00400008, inst=3425cafe] [op=0d, rs= 1, rt= 5, rd=25, imm=cafe, f2=3e] [reset=0, halted=0]
Store address:          0,      12991, Store word:          0, ALUOUT:      51966, en:  0
=== Simulation Cycle                  450 ===
[pc=0040000c, inst=3c010000] [op=0f, rs= 0, rt= 1, rd= 0, imm=0000, f2=00] [reset=0, halted=0]
Store address:          0,          0, Store word:          0, ALUOUT:          0, en:  0
=== Simulation Cycle                  550 ===
[pc=00400010, inst=3426feca] [op=0d, rs= 1, rt= 6, rd=31, imm=feca, f2=0a] [reset=0, halted=0]
Store address:          0,      16306, Store word:          0, ALUOUT:      65226, en:  0
=== Simulation Cycle                  650 ===
[pc=00400014, inst=3c010000] [op=0f, rs= 0, rt= 1, rd= 0, imm=0000, f2=00] [reset=0, halted=0]
Store address:          0,          0, Store word:          0, ALUOUT:          0, en:  0
=== Simulation Cycle                  750 ===
[pc=00400018, inst=3427beef] [op=0d, rs= 1, rt= 7, rd=23, imm=beef, f2=2f] [reset=0, halted=0]
Store address:          0,      12219, Store word:          0, ALUOUT:      48879, en:  0
=== Simulation Cycle                  850 ===
[pc=0040001c, inst=3c010000] [op=0f, rs= 0, rt= 1, rd= 0, imm=0000, f2=00] [reset=0, halted=0]
Store address:          0,          0, Store word:          0, ALUOUT:          0, en:  0
=== Simulation Cycle                  950 ===
[pc=00400020, inst=3428efbe] [op=0d, rs= 1, rt= 8, rd=29, imm=efbe, f2=3e] [reset=0, halted=0]
Store address:          0,      15343, Store word:          0, ALUOUT:      61374, en:  0
=== Simulation Cycle                 1050 ===
[pc=00400024, inst=a0650000] [op=28, rs= 3, rt= 5, rd= 0, imm=0000, f2=00] [reset=0, halted=0]
Store address:      51966,   67108864, Store word:      51966, ALUOUT:  268435456, en:  1
=== Simulation Cycle                 1150 ===
[pc=00400028, inst=a0660001] [op=28, rs= 3, rt= 6, rd= 0, imm=0001, f2=01] [reset=0, halted=0]
Store address:      65226,   67108864, Store word:      65226, ALUOUT:  268435457, en:  1
=== Simulation Cycle                 1250 ===
[pc=0040002c, inst=a0670006] [op=28, rs= 3, rt= 7, rd= 0, imm=0006, f2=06] [reset=0, halted=0]
Store address:      48879,   67108865, Store word:      48879, ALUOUT:  268435462, en:  1
=== Simulation Cycle                 1350 ===
[pc=00400030, inst=a0680007] [op=28, rs= 3, rt= 8, rd= 0, imm=0007, f2=07] [reset=0, halted=0]
Store address:      61374,   67108865, Store word:      61374, ALUOUT:  268435463, en:  1
=== Simulation Cycle                 1450 ===
[pc=00400034, inst=90690000] [op=24, rs= 3, rt= 9, rd= 0, imm=0000, f2=00] [reset=0, halted=0]
Store address:          0,   67108864, Store word:          0, ALUOUT:  268435456, en:  0
=== Simulation Cycle                 1550 ===
[pc=00400038, inst=906a0001] [op=24, rs= 3, rt=10, rd= 0, imm=0001, f2=01] [reset=0, halted=0]
Store address:          0,   67108864, Store word:          0, ALUOUT:  268435457, en:  0
=== Simulation Cycle                 1650 ===
[pc=0040003c, inst=806b0006] [op=20, rs= 3, rt=11, rd= 0, imm=0006, f2=06] [reset=0, halted=0]
Store address:          0,   67108865, Store word:          0, ALUOUT:  268435462, en:  0
=== Simulation Cycle                 1750 ===
[pc=00400040, inst=806c0007] [op=20, rs= 3, rt=12, rd= 0, imm=0007, f2=07] [reset=0, halted=0]
Store address:          0,   67108865, Store word:          0, ALUOUT:  268435463, en:  0
=== Simulation Cycle                 1850 ===
[pc=00400044, inst=24630004] [op=09, rs= 3, rt= 3, rd= 0, imm=0004, f2=04] [reset=0, halted=0]
Store address:  268435456,   67108865, Store word:  268435456, ALUOUT:  268435460, en:  0
=== Simulation Cycle                 1950 ===
[pc=00400048, inst=a4650000] [op=29, rs= 3, rt= 5, rd= 0, imm=0000, f2=00] [reset=0, halted=0]
Store address:      51966,   67108865, Store word:      51966, ALUOUT:  268435460, en:  3
=== Simulation Cycle                 2050 ===
[pc=0040004c, inst=a4660002] [op=29, rs= 3, rt= 6, rd= 0, imm=0002, f2=02] [reset=0, halted=0]
Store address:      65226,   67108865, Store word:      65226, ALUOUT:  268435462, en:  3
=== Simulation Cycle                 2150 ===
[pc=00400050, inst=a4670004] [op=29, rs= 3, rt= 7, rd= 0, imm=0004, f2=04] [reset=0, halted=0]
Store address:      48879,   67108866, Store word:      48879, ALUOUT:  268435464, en:  3
=== Simulation Cycle                 2250 ===
[pc=00400054, inst=a4680006] [op=29, rs= 3, rt= 8, rd= 0, imm=0006, f2=06] [reset=0, halted=0]
Store address:      61374,   67108866, Store word:      61374, ALUOUT:  268435466, en:  3
=== Simulation Cycle                 2350 ===
[pc=00400058, inst=946d0000] [op=25, rs= 3, rt=13, rd= 0, imm=0000, f2=00] [reset=0, halted=0]
Store address:          0,   67108865, Store word:          0, ALUOUT:  268435460, en:  0
=== Simulation Cycle                 2450 ===
[pc=0040005c, inst=946e0002] [op=25, rs= 3, rt=14, rd= 0, imm=0002, f2=02] [reset=0, halted=0]
Store address:          0,   67108865, Store word:          0, ALUOUT:  268435462, en:  0
=== Simulation Cycle                 2550 ===
[pc=00400060, inst=846f0004] [op=21, rs= 3, rt=15, rd= 0, imm=0004, f2=04] [reset=0, halted=0]
Store address:          0,   67108866, Store word:          0, ALUOUT:  268435464, en:  0
=== Simulation Cycle                 2650 ===
[pc=00400064, inst=84700006] [op=21, rs= 3, rt=16, rd= 0, imm=0006, f2=06] [reset=0, halted=0]
Store address:          0,   67108866, Store word:          0, ALUOUT:  268435466, en:  0
=== Simulation Cycle                 2750 ===
[pc=00400068, inst=00098820] [op=00, rs= 0, rt= 9, rd=17, imm=8820, f2=20] [reset=0, halted=0]
Store address:        239,         59, Store word:        239, ALUOUT:        239, en:  0
=== Simulation Cycle                 2850 ===
[pc=0040006c, inst=022a8820] [op=00, rs=17, rt=10, rd=17, imm=8820, f2=20] [reset=0, halted=0]
Store address:        239,        119, Store word:        239, ALUOUT:        478, en:  0
=== Simulation Cycle                 2950 ===
[pc=00400070, inst=022b8820] [op=00, rs=17, rt=11, rd=17, imm=8820, f2=20] [reset=0, halted=0]
Store address: 4294967279,        115, Store word: 4294967279, ALUOUT:        461, en:  0
=== Simulation Cycle                 3050 ===
[pc=00400074, inst=022c8820] [op=00, rs=17, rt=12, rd=17, imm=8820, f2=20] [reset=0, halted=0]
Store address: 4294967279,        111, Store word: 4294967279, ALUOUT:        444, en:  0
=== Simulation Cycle                 3150 ===
[pc=00400078, inst=022d8820] [op=00, rs=17, rt=13, rd=17, imm=8820, f2=20] [reset=0, halted=0]
Store address:      48879,      12330, Store word:      48879, ALUOUT:      49323, en:  0
=== Simulation Cycle                 3250 ===
[pc=0040007c, inst=022e8820] [op=00, rs=17, rt=14, rd=17, imm=8820, f2=20] [reset=0, halted=0]
Store address:      48879,      24550, Store word:      48879, ALUOUT:      98202, en:  0
=== Simulation Cycle                 3350 ===
[pc=00400080, inst=022f8820] [op=00, rs=17, rt=15, rd=17, imm=8820, f2=20] [reset=0, halted=0]
Store address: 4294950639,      20386, Store word: 4294950639, ALUOUT:      81545, en:  0
=== Simulation Cycle                 3450 ===
[pc=00400084, inst=02308820] [op=00, rs=17, rt=16, rd=17, imm=8820, f2=20] [reset=0, halted=0]
Store address: 4294950639,      16222, Store word: 4294950639, ALUOUT:      64888, en:  0
=== Simulation Cycle                 3550 ===
[pc=00400088, inst=2402000a] [op=09, rs= 0, rt= 2, rd= 0, imm=000a, f2=0a] [reset=0, halted=0]
Store address:          0,          2, Store word:          0, ALUOUT:         10, en:  0
[End of program at 0x0040008c]
=== Simulation Cycle                 3650 ===
[pc=0040008c, inst=0000000c] [op=00, rs= 0, rt= 0, rd= 0, imm=000c, f2=0c] [reset=0, halted=0]
Store address:          0,          0, Store word:          0, ALUOUT:          0, en:  0
--- 18-447 Register file dump ---
=== Simulation Cycle                 3650 ===
R          0	= 0x00000000	( 0 )
R          1	= 0x00000000	( 0 )
R          2	= 0x0000000a	( 10 )
R          3	= 0x10000004	( 268435460 )
R          4	= 0x00000000	( 0 )
R          5	= 0x0000cafe	( 51966 )
R          6	= 0x0000feca	( 65226 )
R          7	= 0x0000beef	( 48879 )
R          8	= 0x0000efbe	( 61374 )
R          9	= 0x000000ef	( 239 )
R         10	= 0x000000ef	( 239 )
R         11	= 0xffffffef	( 4294967279 )
R         12	= 0xffffffef	( 4294967279 )
R         13	= 0x0000beef	( 48879 )
R         14	= 0x0000beef	( 48879 )
R         15	= 0xffffbeef	( 4294950639 )
R         16	= 0xffffbeef	( 4294950639 )
R         17	= 0x0000fd78	( 64888 )
R         18	= 0x00000000	( 0 )
R         19	= 0x00000000	( 0 )
R         20	= 0x00000000	( 0 )
R         21	= 0x00000000	( 0 )
R         22	= 0x00000000	( 0 )
R         23	= 0x00000000	( 0 )
R         24	= 0x00000000	( 0 )
R         25	= 0x00000000	( 0 )
R         26	= 0x00000000	( 0 )
R         27	= 0x00000000	( 0 )
R         28	= 0x00000000	( 0 )
R         29	= 0x00000000	( 0 )
R         30	= 0x00000000	( 0 )
R         31	= 0x00000000	( 0 )
--- End register file dump ---
Simulation complete via $finish(1) at time 3650 NS + 4
./src/testbench.v:85 	  $finish;
ncsim> exit 
