#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Aug 16 19:45:12 2025
# Process ID: 19184
# Current directory: C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17908 C:\Users\Farbo\Desktop\Uni_Stuff\Term_2\Logic_Circuits\Project\CPU_Cache_PR\CPU_Cache_PR.xpr
# Log file: C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/vivado.log
# Journal file: C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.xpr
WARNING: [Board 49-91] Board repository path '/u/estay/.Xilinx/Vivado/2023.1/xhub/board_store/xilinx_board_store' does not exist, it will not be used to search board files.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/Farbo/AppData/Roaming/Xilinx/Vivado/u/estay/.Xilinx/Vivado/2023.1/xhub/board_store/xilinx_board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cache_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cache_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
"xelab -wto 562375b6646f48aca133c474a407c471 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cache_tb_behav xil_defaultlib.Cache_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 562375b6646f48aca133c474a407c471 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cache_tb_behav xil_defaultlib.Cache_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache_handler
Compiling module xil_defaultlib.Cache_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cache_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cache_tb_behav -key {Behavioral:sim_1:Functional:Cache_tb} -tclbatch {Cache_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Cache_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:UsersFarboDesktopUni_StuffTerm 2Logic CircuitsProjectLogicCircuits_Project_CPU_CacheLogicCircuits_Project_CPU_Cache.simsim_1behavxsimmemory.list referenced on C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v at line 30 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Stopped at time : 0 fs : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 60
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cache_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
step
Stopped at time : 0 fs : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 60
step
Stopped at time : 0 fs : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim/glbl.v" Line 57
step
Stopped at time : 0 fs : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim/glbl.v" Line 58
step
Stopped at time : 0 fs : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim/glbl.v" Line 59
step
Stopped at time : 0 fs : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim/glbl.v" Line 65
step
Stopped at time : 0 fs : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim/glbl.v" Line 66
step
Stopped at time : 0 fs : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim/glbl.v" Line 52
step
Stopped at time : 0 fs : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim/glbl.v" Line 54
step
Stopped at time : 0 fs : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim/glbl.v" Line 53
step
Stopped at time : 0 fs : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim/glbl.v" Line 67
step
Stopped at time : 0 fs : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim/glbl.v" Line 53
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 31
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 31
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 31
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 60
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 60
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 66
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 68
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 69
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 71
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 71
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 72
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 71
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 71
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 72
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 71
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 71
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 72
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 71
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 71
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 72
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 71
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 71
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 72
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 71
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 71
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 72
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 71
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 71
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 72
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 71
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 71
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 72
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 71
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 71
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 72
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 71
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 71
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 72
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 71
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 71
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 72
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 71
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 71
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 72
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 71
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 71
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 72
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 71
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 71
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 72
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 71
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 71
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 72
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 71
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 71
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 72
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 71
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 71
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 78
step
Stopped at time : 5 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 64
step
Stopped at time : 10 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 31
step
Stopped at time : 10 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 31
step
Stopped at time : 10 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 31
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 31
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 31
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 31
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 60
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 61
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 64
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 41
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 42
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 43
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 44
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 45
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 66
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 75
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 78
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 80
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 82
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 33
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 36
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 89
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 90
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 91
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 56
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 57
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 60
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 49
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 50
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 51
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 60
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 49
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 50
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 51
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 60
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 49
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 50
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 51
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 60
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 49
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 50
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 51
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 61
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 41
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 42
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 64
step
Stopped at time : 20 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 31
step
Stopped at time : 20 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 31
step
Stopped at time : 20 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 31
step
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 31
step
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 31
step
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 31
step
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 46
step
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 65
step
Read Addr=0: Data_Out=000000xx, Hit_Miss=0, Acc=1, Miss=1
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 69
remove_bps -file {C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v} -line 60
remove_bps -file {C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v} -line 64
add_bp {C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v} 59
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cache_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cache_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
"xelab -wto 562375b6646f48aca133c474a407c471 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cache_tb_behav xil_defaultlib.Cache_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 562375b6646f48aca133c474a407c471 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cache_tb_behav xil_defaultlib.Cache_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cache_tb_behav -key {Behavioral:sim_1:Functional:Cache_tb} -tclbatch {Cache_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Cache_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:UsersFarboDesktopUni_StuffTerm 2Logic CircuitsProjectLogicCircuits_Project_CPU_CacheLogicCircuits_Project_CPU_Cache.simsim_1behavxsimmemory.list referenced on C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v at line 30 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cache_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 60
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 49
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 50
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 51
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 60
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 49
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 50
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 51
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 60
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 49
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 50
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 51
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cache_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cache_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
"xelab -wto 562375b6646f48aca133c474a407c471 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cache_tb_behav xil_defaultlib.Cache_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 562375b6646f48aca133c474a407c471 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cache_tb_behav xil_defaultlib.Cache_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache_handler
Compiling module xil_defaultlib.Cache_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cache_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cache_tb_behav -key {Behavioral:sim_1:Functional:Cache_tb} -tclbatch {Cache_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Cache_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:UsersFarboDesktopUni_StuffTerm 2Logic CircuitsProjectLogicCircuits_Project_CPU_CacheLogicCircuits_Project_CPU_Cache.simsim_1behavxsimmemory.list referenced on C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v at line 30 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cache_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 60
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 49
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 50
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 51
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 60
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 49
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 50
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 51
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 60
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 49
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 50
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 51
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 60
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 49
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 50
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 51
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 61
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 62
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 41
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cache_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cache_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
"xelab -wto 562375b6646f48aca133c474a407c471 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cache_tb_behav xil_defaultlib.Cache_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 562375b6646f48aca133c474a407c471 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cache_tb_behav xil_defaultlib.Cache_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache_handler
Compiling module xil_defaultlib.Cache_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cache_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cache_tb_behav -key {Behavioral:sim_1:Functional:Cache_tb} -tclbatch {Cache_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Cache_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:UsersFarboDesktopUni_StuffTerm_2Logic_CircuitsProjectCPU_Cache_PRmemory.list referenced on C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v at line 30 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cache_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cache_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cache_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
"xelab -wto 562375b6646f48aca133c474a407c471 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cache_tb_behav xil_defaultlib.Cache_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 562375b6646f48aca133c474a407c471 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cache_tb_behav xil_defaultlib.Cache_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache_handler
Compiling module xil_defaultlib.Cache_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cache_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cache_tb_behav -key {Behavioral:sim_1:Functional:Cache_tb} -tclbatch {Cache_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Cache_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cache_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 60
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 49
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 50
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 51
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 60
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 49
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 50
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 51
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 60
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 49
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 50
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cache_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cache_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
"xelab -wto 562375b6646f48aca133c474a407c471 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cache_tb_behav xil_defaultlib.Cache_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 562375b6646f48aca133c474a407c471 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cache_tb_behav xil_defaultlib.Cache_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache_handler
Compiling module xil_defaultlib.Cache_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cache_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cache_tb_behav -key {Behavioral:sim_1:Functional:Cache_tb} -tclbatch {Cache_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Cache_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cache_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 61
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cache_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cache_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
"xelab -wto 562375b6646f48aca133c474a407c471 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cache_tb_behav xil_defaultlib.Cache_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 562375b6646f48aca133c474a407c471 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cache_tb_behav xil_defaultlib.Cache_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cache_tb_behav -key {Behavioral:sim_1:Functional:Cache_tb} -tclbatch {Cache_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Cache_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cache_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 61
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 49
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 50
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 51
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 62
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 61
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 49
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 50
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 51
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 62
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 61
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 49
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 50
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 51
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 62
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 61
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 49
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 50
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 51
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 62
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 64
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 41
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 42
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 67
step
Stopped at time : 20 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 31
step
Stopped at time : 20 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 31
step
Stopped at time : 20 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 31
step
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 31
step
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 31
step
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 31
step
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 46
step
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 65
step
Read Addr=0: Data_Out=000000c5, Hit_Miss=0, Acc=1, Miss=1
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 69
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cache_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cache_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache_tb
ERROR: [VRFC 10-4982] syntax error near '=' [C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v:58]
ERROR: [VRFC 10-4982] syntax error near '=' [C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v:59]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v:51]
ERROR: [VRFC 10-2865] module 'Cache_tb' ignored due to previous errors [C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cache_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cache_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
"xelab -wto 562375b6646f48aca133c474a407c471 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cache_tb_behav xil_defaultlib.Cache_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 562375b6646f48aca133c474a407c471 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cache_tb_behav xil_defaultlib.Cache_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2989] 'HIT_TXT' is not declared [C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v:70]
ERROR: [VRFC 10-2989] 'HIT_TXT' is not declared [C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v:75]
ERROR: [VRFC 10-2989] 'HIT_TXT' is not declared [C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v:80]
ERROR: [VRFC 10-2989] 'HIT_TXT' is not declared [C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v:85]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cache_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cache_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
"xelab -wto 562375b6646f48aca133c474a407c471 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cache_tb_behav xil_defaultlib.Cache_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 562375b6646f48aca133c474a407c471 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cache_tb_behav xil_defaultlib.Cache_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache_handler
Compiling module xil_defaultlib.Cache_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cache_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cache_tb_behav -key {Behavioral:sim_1:Functional:Cache_tb} -tclbatch {Cache_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Cache_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cache_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 61
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 49
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 50
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 51
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 62
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 61
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 49
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 50
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 51
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 62
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 61
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 49
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 50
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 51
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 62
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 61
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 49
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 50
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 51
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 62
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 64
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 41
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 42
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 67
step
Stopped at time : 20 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 31
step
Stopped at time : 20 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 31
step
Stopped at time : 20 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 31
step
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 31
step
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 31
step
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 31
step
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 46
step
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 64
step
Read Addr=0: Data_Out=000000c5, Hit_Miss=MISS, Acc=1, Miss=1
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 90
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cache_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cache_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
"xelab -wto 562375b6646f48aca133c474a407c471 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cache_tb_behav xil_defaultlib.Cache_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 562375b6646f48aca133c474a407c471 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cache_tb_behav xil_defaultlib.Cache_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache_handler
Compiling module xil_defaultlib.Cache_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cache_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cache_tb_behav -key {Behavioral:sim_1:Functional:Cache_tb} -tclbatch {Cache_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Cache_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cache_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 61
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 49
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 50
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 51
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 62
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 61
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 49
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 50
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 51
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 62
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 61
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 49
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 50
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 51
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 62
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 61
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 49
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 50
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 51
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 62
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 59
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 64
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 41
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 42
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 67
step
Stopped at time : 20 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 31
step
Stopped at time : 20 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 31
step
Stopped at time : 20 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 31
step
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 31
step
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 31
step
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 31
step
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 46
step
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 64
step
Read Addr=0: Data_Out=000000c5, Hit_Miss= MISS, Acc=1, Miss=1
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 68
step
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 41
step
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 42
step
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 43
step
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 44
step
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 45
step
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 69
step
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 78
step
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 81
step
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 83
step
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 85
step
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 33
step
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 34
step
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 87
step
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 88
step
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 41
step
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 42
step
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 67
step
Stopped at time : 30 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 31
step
Stopped at time : 30 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 31
step
Stopped at time : 30 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 31
step
Stopped at time : 35 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 31
step
Stopped at time : 35 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 31
step
Stopped at time : 35 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 31
step
Stopped at time : 35 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 46
step
Stopped at time : 35 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 69
step
Read Addr=0 again: Data_Out=000000c5, Hit_Miss=  HIT, Acc=2, Miss=1
Stopped at time : 35 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 73
remove_bps -file {C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v} -line 59
close_sim
INFO: [Simtcl 6-16] Simulation closed
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: Cache_tb
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
ERROR: [Synth 8-2515] part-select of memory memory is not allowed [C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v:61]
ERROR: [Synth 8-1002] memory_address_temp is not a constant [C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v:61]
ERROR: [Synth 8-1002] memory_address_temp is not a constant [C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v:61]
ERROR: [Synth 8-1718] cannot assign an unpacked type to a packed type [C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v:61]
INFO: [Synth 8-2350] module cache_handler ignored due to previous errors [C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v:6]
Failed to read verilog 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v'
2 Infos, 0 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: Cache_tb
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1566.809 ; gain = 40.293
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Cache_tb' [C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v:1]
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v:31]
WARNING: [Synth 8-6896] event control except as first statement of always block inside initial block, initial block items will be ignored [C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v:59]
INFO: [Synth 8-6157] synthesizing module 'cache_handler' [C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v:10]
	Parameter NUM_LINES bound to: 16 - type: integer 
	Parameter NUM_LINES_BITS bound to: 4 - type: integer 
	Parameter WORD_PER_LINE bound to: 4 - type: integer 
	Parameter WORD_PER_LINE_BITS bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/memory.list' is read successfully [C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v:34]
INFO: [Synth 8-251] Kir [C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v:107]
WARNING: [Synth 8-5856] 3D RAM cache_memory_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element memory_address_temp_reg was removed.  [C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v:65]
INFO: [Synth 8-6155] done synthesizing module 'cache_handler' (1#1) [C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Cache_tb' (2#1) [C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v:1]
WARNING: [Synth 8-3331] design cache_handler has unconnected port address[31]
WARNING: [Synth 8-3331] design cache_handler has unconnected port address[30]
WARNING: [Synth 8-3331] design cache_handler has unconnected port address[29]
WARNING: [Synth 8-3331] design cache_handler has unconnected port address[28]
WARNING: [Synth 8-3331] design cache_handler has unconnected port address[1]
WARNING: [Synth 8-3331] design cache_handler has unconnected port address[0]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[31]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[30]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[29]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[28]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[27]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[26]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[25]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[24]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[23]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[22]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[21]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[20]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[19]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[18]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[17]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[16]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[15]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[14]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[13]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[12]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[11]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[10]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[9]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[8]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[7]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[6]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[5]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[4]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[3]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[2]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[1]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1653.902 ; gain = 127.387
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1653.902 ; gain = 127.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1653.902 ; gain = 127.387
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1758.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1851.348 ; gain = 324.832
9 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1851.348 ; gain = 324.832
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: Cache_tb
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1879.656 ; gain = 18.820
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Cache_tb' [C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v:1]
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v:31]
WARNING: [Synth 8-6896] event control except as first statement of always block inside initial block, initial block items will be ignored [C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v:59]
INFO: [Synth 8-6157] synthesizing module 'cache_handler' [C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v:10]
	Parameter NUM_LINES bound to: 16 - type: integer 
	Parameter NUM_LINES_BITS bound to: 4 - type: integer 
	Parameter WORD_PER_LINE bound to: 4 - type: integer 
	Parameter WORD_PER_LINE_BITS bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/memory.list' is read successfully [C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v:34]
INFO: [Synth 8-251] Kir [C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v:107]
WARNING: [Synth 8-5856] 3D RAM cache_memory_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element memory_address_temp_reg was removed.  [C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v:65]
INFO: [Synth 8-6155] done synthesizing module 'cache_handler' (1#1) [C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Cache_tb' (2#1) [C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v:1]
WARNING: [Synth 8-3331] design cache_handler has unconnected port address[31]
WARNING: [Synth 8-3331] design cache_handler has unconnected port address[30]
WARNING: [Synth 8-3331] design cache_handler has unconnected port address[29]
WARNING: [Synth 8-3331] design cache_handler has unconnected port address[28]
WARNING: [Synth 8-3331] design cache_handler has unconnected port address[1]
WARNING: [Synth 8-3331] design cache_handler has unconnected port address[0]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[31]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[30]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[29]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[28]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[27]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[26]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[25]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[24]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[23]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[22]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[21]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[20]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[19]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[18]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[17]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[16]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[15]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[14]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[13]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[12]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[11]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[10]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[9]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[8]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[7]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[6]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[5]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[4]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[3]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[2]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[1]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1879.656 ; gain = 18.820
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1879.656 ; gain = 18.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1879.656 ; gain = 18.820
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1986.293 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1986.293 ; gain = 125.457
9 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1986.293 ; gain = 125.535
close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cache_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cache_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
"xelab -wto 562375b6646f48aca133c474a407c471 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cache_tb_behav xil_defaultlib.Cache_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 562375b6646f48aca133c474a407c471 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cache_tb_behav xil_defaultlib.Cache_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache_handler
Compiling module xil_defaultlib.Cache_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cache_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cache_tb_behav -key {Behavioral:sim_1:Functional:Cache_tb} -tclbatch {Cache_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Cache_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Read Addr=0: Data_Out=000000c5, Hit_Miss=MISS, Acc=1, Miss=1
Read Addr=0 again: Data_Out=000000c5, Hit_Miss= HIT, Acc=2, Miss=1
Kir
Write Addr=4: Hit_Miss= HIT, Acc=3, Miss=1
Read Addr=4: Data_Out=00000066, Hit_Miss= HIT, Acc=4, Miss=1
Read Addr=32: Data_Out=000000xx, Hit_Miss=MISS, Acc=5, Miss=2
Final: Accesses=5, Misses=2, HitRate=60.00%
$finish called at time : 65 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 90
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cache_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_bp {C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v} 64
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cache_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cache_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
"xelab -wto 562375b6646f48aca133c474a407c471 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cache_tb_behav xil_defaultlib.Cache_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 562375b6646f48aca133c474a407c471 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cache_tb_behav xil_defaultlib.Cache_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache_handler
Compiling module xil_defaultlib.Cache_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cache_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cache_tb_behav -key {Behavioral:sim_1:Functional:Cache_tb} -tclbatch {Cache_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Cache_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 64
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cache_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
step
Read Addr=0: Data_Out=000000c5, Hit_Miss=MISS, Acc=1, Miss=1
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 68
add_bp {C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v} 63
remove_bps -file {C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v} -line 64
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cache_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cache_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
"xelab -wto 562375b6646f48aca133c474a407c471 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cache_tb_behav xil_defaultlib.Cache_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 562375b6646f48aca133c474a407c471 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cache_tb_behav xil_defaultlib.Cache_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cache_tb_behav -key {Behavioral:sim_1:Functional:Cache_tb} -tclbatch {Cache_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Cache_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cache_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 41
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 42
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 43
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 44
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 45
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 74
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 83
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 86
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 88
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 90
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 37
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 40
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 97
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 98
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 99
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 61
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 62
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 63
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 63
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 65
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 53
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 54
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 55
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 56
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 66
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 63
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 63
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 65
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 53
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 54
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 55
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 56
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 66
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 63
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 63
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 65
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 53
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 54
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 55
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 56
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 66
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 63
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 63
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 65
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 53
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cache_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cache_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
"xelab -wto 562375b6646f48aca133c474a407c471 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cache_tb_behav xil_defaultlib.Cache_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 562375b6646f48aca133c474a407c471 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cache_tb_behav xil_defaultlib.Cache_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache_handler
Compiling module xil_defaultlib.Cache_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cache_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cache_tb_behav -key {Behavioral:sim_1:Functional:Cache_tb} -tclbatch {Cache_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Cache_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cache_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 41
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 42
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 43
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 44
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 45
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 74
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 83
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 86
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 88
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 90
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 37
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 40
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 97
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 98
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 99
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 61
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 62
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 63
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 63
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 65
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 53
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 54
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 55
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 56
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 66
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 63
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 63
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 65
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 53
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 54
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 55
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 56
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 66
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 63
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 63
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 65
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 53
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 54
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 55
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 56
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 66
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 63
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 63
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 65
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 53
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 54
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 55
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 56
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 66
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 63
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 63
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 69
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 45
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 46
step
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 72
step
Stopped at time : 20 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 31
step
Stopped at time : 20 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 31
step
Stopped at time : 20 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 31
step
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 31
step
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 31
step
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 31
step
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 46
step
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 64
step
Read Addr=0: Data_Out=000000c5, Hit_Miss=MISS, Acc=1, Miss=1
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 68
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cache_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cache_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
"xelab -wto 562375b6646f48aca133c474a407c471 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cache_tb_behav xil_defaultlib.Cache_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 562375b6646f48aca133c474a407c471 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cache_tb_behav xil_defaultlib.Cache_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache_handler
Compiling module xil_defaultlib.Cache_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cache_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cache_tb_behav -key {Behavioral:sim_1:Functional:Cache_tb} -tclbatch {Cache_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Cache_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 15 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cache_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_bp {C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v} 64
remove_bps -file {C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v} -line 63
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cache_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cache_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
"xelab -wto 562375b6646f48aca133c474a407c471 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cache_tb_behav xil_defaultlib.Cache_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 562375b6646f48aca133c474a407c471 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cache_tb_behav xil_defaultlib.Cache_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cache_tb_behav -key {Behavioral:sim_1:Functional:Cache_tb} -tclbatch {Cache_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Cache_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 64
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cache_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
step
Read Addr=0: Data_Out=000000c5, Hit_Miss=MISS, Acc=1, Miss=1
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 68
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cache_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cache_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
"xelab -wto 562375b6646f48aca133c474a407c471 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cache_tb_behav xil_defaultlib.Cache_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 562375b6646f48aca133c474a407c471 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cache_tb_behav xil_defaultlib.Cache_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache_handler
Compiling module xil_defaultlib.Cache_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cache_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cache_tb_behav -key {Behavioral:sim_1:Functional:Cache_tb} -tclbatch {Cache_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Cache_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 64
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cache_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
step
Read Addr=0: Data_Out=736082c5, Hit_Miss=MISS, Acc=1, Miss=1
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 68
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cache_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cache_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
"xelab -wto 562375b6646f48aca133c474a407c471 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cache_tb_behav xil_defaultlib.Cache_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 562375b6646f48aca133c474a407c471 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cache_tb_behav xil_defaultlib.Cache_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache_handler
Compiling module xil_defaultlib.Cache_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cache_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cache_tb_behav -key {Behavioral:sim_1:Functional:Cache_tb} -tclbatch {Cache_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Cache_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 64
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cache_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
step
Read Addr=0: Data_Out=0x736082c5, Hit_Miss=MISS, Acc=1, Miss=1
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 68
step
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 41
step
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 42
step
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 43
step
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 44
step
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 45
step
Stopped at time : 25 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v" Line 74
remove_bps -file {C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v} -line 64
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cache_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cache_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
"xelab -wto 562375b6646f48aca133c474a407c471 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cache_tb_behav xil_defaultlib.Cache_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 562375b6646f48aca133c474a407c471 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cache_tb_behav xil_defaultlib.Cache_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cache_tb_behav -key {Behavioral:sim_1:Functional:Cache_tb} -tclbatch {Cache_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Cache_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Read Addr=0: Data_Out=0x736082c5, Hit_Miss=MISS, Acc=1, Miss=1
Read Addr=0 again: Data_Out=0x736082c5, Hit_Miss= HIT, Acc=2, Miss=1
Kir
Write Addr=4: Hit_Miss= HIT, Acc=3, Miss=1
Read Addr=4: Data_Out=0xaa137d66, Hit_Miss= HIT, Acc=4, Miss=1
Read Addr=32: Data_Out=0xxxxxxxxx, Hit_Miss=MISS, Acc=5, Miss=2
Final: Accesses=5, Misses=2, HitRate=60.00%
$finish called at time : 65 ns : File "C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v" Line 90
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cache_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: Cache_tb
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1986.293 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Cache_tb' [C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v:1]
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v:31]
WARNING: [Synth 8-6896] event control except as first statement of always block inside initial block, initial block items will be ignored [C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v:59]
INFO: [Synth 8-6157] synthesizing module 'cache_handler' [C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v:10]
	Parameter NUM_LINES bound to: 16 - type: integer 
	Parameter NUM_LINES_BITS bound to: 4 - type: integer 
	Parameter WORD_PER_LINE bound to: 4 - type: integer 
	Parameter WORD_PER_LINE_BITS bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/memory.list' is read successfully [C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v:34]
INFO: [Synth 8-251] Kir [C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v:107]
WARNING: [Synth 8-5856] 3D RAM cache_memory_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element memory_address_temp_reg was removed.  [C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v:65]
INFO: [Synth 8-6155] done synthesizing module 'cache_handler' (1#1) [C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Cache_tb' (2#1) [C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/cache_tb.v:1]
WARNING: [Synth 8-3331] design cache_handler has unconnected port address[31]
WARNING: [Synth 8-3331] design cache_handler has unconnected port address[30]
WARNING: [Synth 8-3331] design cache_handler has unconnected port address[29]
WARNING: [Synth 8-3331] design cache_handler has unconnected port address[28]
WARNING: [Synth 8-3331] design cache_handler has unconnected port address[1]
WARNING: [Synth 8-3331] design cache_handler has unconnected port address[0]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[31]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[30]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[29]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[28]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[27]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[26]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[25]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[24]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[23]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[22]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[21]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[20]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[19]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[18]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[17]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[16]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[15]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[14]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[13]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[12]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[11]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[10]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[9]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[8]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[7]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[6]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[5]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[4]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[3]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[2]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[1]
WARNING: [Synth 8-3331] design cache_handler has unconnected port write_data[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1986.293 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1986.293 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1986.293 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2019.668 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2019.668 ; gain = 33.375
9 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2019.668 ; gain = 33.375
close_design
set_property is_global_include true [get_files  C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v]
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property is_global_include false [get_files  C:/Users/Farbo/Desktop/Uni_Stuff/Term_2/Logic_Circuits/Project/CPU_Cache_PR/CPU_Cache_PR.srcs/sources_1/imports/new/main.v]
exit
INFO: [Common 17-206] Exiting Vivado at Sun Aug 17 00:56:29 2025...
