bit_entry	,	V_48
crtc_mask	,	V_49
nouveau_pll_vals	,	V_24
ENOMEM	,	V_33
nv_wr08	,	F_16
M1	,	V_14
maxfreq	,	V_27
max_log2p	,	V_40
data	,	V_42
M2	,	V_12
nouveau_pm_level	,	V_16
nv04_fifo_cache_pull	,	F_22
mdelay	,	F_25
log2P	,	V_23
npll_ctrl	,	V_35
pll_lims	,	V_21
dev_priv	,	V_45
perflvl	,	V_17
nv_rd32	,	F_2
bit_table	,	F_26
drm_device	,	V_1
ref	,	V_8
min2	,	F_12
dev	,	V_2
u32	,	T_1
reg	,	V_3
nv40_pm_state	,	V_30
mpll_coef	,	V_41
ERANGE	,	V_29
info	,	V_31
ret	,	V_25
clk	,	V_9
coef	,	V_10
N1	,	V_13
N2	,	V_11
vco2	,	V_28
nv40_calc_pll	,	F_6
spll	,	V_37
nv_wr32	,	F_24
npll_coef	,	V_36
core	,	V_18
spin_unlock_irqrestore	,	F_29
sr1	,	V_50
context_switch_lock	,	V_54
nv_mask	,	F_20
spin_lock_irqsave	,	F_19
read_clk	,	F_4
nv_wait	,	F_21
vco1	,	V_26
nv40_pm_clocks_pre	,	F_9
GFP_KERNEL	,	V_32
mpll_ctrl	,	V_38
nv_wait_cb	,	F_23
shader	,	V_19
vbl	,	V_52
memory	,	V_20
kfree	,	F_13
ctrl	,	V_4
nouveau_bios_init_exec	,	F_27
pre_state	,	V_43
flags	,	V_47
M	,	V_7
N	,	V_6
drm_nouveau_private	,	V_44
out	,	V_34
P	,	V_5
get_pll_limits	,	F_7
read_pll_2	,	F_3
log2p_bias	,	V_39
read_pll_1	,	F_1
kmalloc	,	F_10
resume	,	V_55
u8	,	T_2
nv40_pm_clocks_set	,	F_15
src	,	V_15
nv40_pm_clocks_get	,	F_5
cnt	,	V_53
nv_rd08	,	F_17
i	,	V_51
chipset	,	V_56
nouveau_calc_pll_mnp	,	F_8
pll	,	V_22
dev_private	,	V_46
nv40_pm_gr_idle	,	F_14
udelay	,	F_18
ROM16	,	F_28
ERR_PTR	,	F_11
