# CIRCT Bug #260128-00000959 é‡å¤æ£€æŸ¥æŠ¥å‘Š

## æ¦‚è¿°
æ£€æŸ¥æ˜¯å¦å­˜åœ¨ä¸ `arcilator` ä¸­ `sim.fmt.literal` legalization å¤±è´¥ç›¸å…³çš„ç°æœ‰ GitHub Issueã€‚

## å…³é”®ç‰¹å¾
- **é”™è¯¯ç±»å‹**: Legalization failure
- **å·¥å…·**: arcilator
- **æ“ä½œ**: sim.fmt.literal
- **æ–¹è¨€**: sim dialect
- **è§¦å‘æ¨¡å¼**: SystemVerilog `$error()` ç”Ÿæˆçš„æ ¼å¼å­—ç¬¦ä¸²

## æœç´¢ç»“æœæ‘˜è¦

æ‰§è¡Œäº† 5 ä¸ªæœç´¢æŸ¥è¯¢ï¼Œå…±æ‰¾åˆ° 6 ä¸ªç›¸å…³ Issueï¼š

| Issue # | åˆ†æ•° | æ ‡é¢˜ | ç›¸ä¼¼åº¦åŸå›  |
|---------|------|------|----------|
| 9467 | 7.5 | arcilator fails to lower llhd.constant_time | ç›¸åŒå·¥å…·ã€ç›¸åŒé”™è¯¯ç±»å‹ã€ä¸åŒæ“ä½œ |
| 8286 | 6.5 | circt-verilog][llhd][arcilator] Verilog-to-LLVM lowering issues | ç›¸åŒå·¥å…·ã€ç›¸å…³çš„é™ä½/åˆæ³•åŒ– |
| 7692 | 5.5 | [Sim] Combine integer formatting ops into one op | sim æ–¹è¨€ã€æ ¼å¼åŒ–æ“ä½œ |
| 8012 | 5.0 | [Moore][Arc][LLHD] Moore to LLVM lowering issues | ç›¸å…³é™ä½é—®é¢˜ |
| 6810 | 4.0 | [Arc] Add basic assertion support | æ–­è¨€å’Œé”™è¯¯å¤„ç†ç›¸å…³ |
| 8817 | 3.5 | [FIRRTL] Support special substitutions in assert intrinsics | æ–­è¨€å’Œæ ¼å¼å­—ç¬¦ä¸²ç›¸å…³ |

## æœ€æ¥è¿‘çš„åŒ¹é…

**Issue #9467**: [circt-verilog][arcilator] `arcilator` fails to lower `llhd.constant_time` generated from simple SV delay (`#1`)
- ç›¸ä¼¼åº¦åˆ†æ•°ï¼š7.5/10
- é“¾æ¥ï¼šhttps://github.com/llvm/circt/issues/9467

### ä¸ºä½•ç›¸ä¼¼
- âœ… ç›¸åŒçš„å·¥å…·ï¼šarcilator
- âœ… ç›¸åŒçš„é”™è¯¯ç±»å‹ï¼šlegalization failure
- âŒ ä¸åŒçš„æ“ä½œï¼šllhd.constant_time vs sim.fmt.literal

è™½ç„¶ Issue #9467 åœ¨ arcilator ä¸­æŠ¥å‘Šäº† legalization å¤±è´¥ï¼Œä½†é’ˆå¯¹çš„æ˜¯ä¸åŒçš„æ“ä½œã€‚è¿™è¡¨æ˜ arcilator å­˜åœ¨æ›´å¹¿æ³›çš„ legalization èƒ½åŠ›ç¼ºé™·ã€‚

## ç»“è®º

### æ¨èï¼š**likely_new**ï¼ˆå¯èƒ½æ˜¯æ–°é—®é¢˜ï¼‰

è™½ç„¶ Issue #9467 æ˜¾ç¤º arcilator å­˜åœ¨ legalization ç¼ºé™·ï¼Œä½†æ²¡æœ‰æ‰¾åˆ°ä¸“é—¨é’ˆå¯¹ `sim.fmt.literal` æ“ä½œçš„ç°æœ‰ Issueã€‚

### å…³é”®å‘ç°
1. **æ— ç²¾ç¡®åŒ¹é…**ï¼šæ²¡æœ‰ç°æœ‰ Issue ç»„åˆäº† sim.fmt.literal + arcilator legalization failure
2. **ç›¸å…³çš„å¹¿æ³›é—®é¢˜**ï¼šIssue #9467 å’Œ #8286 è¡¨æ˜ arcilator å­˜åœ¨å¤šä¸ª legalization gap
3. **ç‰¹å®šåœºæ™¯**ï¼šsim.fmt.literal ç”± SystemVerilog `$error()` ç”Ÿæˆï¼Œè¿™æ˜¯ä¸€ä¸ªç‰¹å®šçš„è§¦å‘åœºæ™¯

## å»ºè®®è¡ŒåŠ¨

1. âœ… **æŠ¥å‘Šä¸ºæ–° Issue** - æäº¤æ–°çš„ GitHub Issueï¼Œå› ä¸ºè¿™æ˜¯ä¸€ä¸ªç‰¹å®šçš„ã€ä¹‹å‰æœªæŠ¥å‘Šçš„åœºæ™¯
2. ğŸ”— **äº¤å‰å‚è€ƒ** - åœ¨æ–° Issue ä¸­å‚è€ƒ #9467 å’Œ #8286ï¼Œè¡¨æ˜è¿™æ˜¯æ›´å¹¿æ³›çš„ arcilator legalization ç¼ºé™·çš„ä¸€éƒ¨åˆ†
3. ğŸ“‹ **è¯¦ç»†è¯´æ˜** - å¼ºè°ƒ sim.fmt.literal ä½œä¸ºä» SystemVerilog $error() ç”Ÿæˆçš„ç‰¹å®šæ ¼å¼å­—ç¬¦ä¸²æ“ä½œçš„é‡è¦æ€§

## ç›¸ä¼¼åº¦è®¡åˆ†è§„åˆ™åº”ç”¨

- 7.5 åˆ†ç”¨äº Issue #9467ï¼šé”™è¯¯ç±»å‹åŒ¹é… âœ“ + å·¥å…·åŒ¹é… âœ“ + ä¸åŒæ“ä½œ âœ—
  - å®Œå…¨ç›¸åŒ(10.0) â†’ æ— 
  - é«˜åº¦ç›¸ä¼¼(7.0-9.9) â†’ #9467 (7.5)
  - ä¸­ç­‰ç›¸ä¼¼(4.0-6.9) â†’ #8286 (6.5), #7692 (5.5), #8012 (5.0)
  - ä½åº¦ç›¸å…³(1.0-3.9) â†’ #6810 (4.0), #8817 (3.5)
