# Saad Ali Hafiz
## 18B-025-SE

I am a student of Software Engineering in Usman Institute of technology (UIT).
I have built the architecture of a single-cycle RISC-V single core processer and implemented its simulation on logisim.
![alt text](https://github.com/SaadAliHafiz/Single-cycle-riscv-cpu/blob/main/circuits.jpg)



## Supported Instructions:

0040006f
3f500613
00c2a023
00128683

![alt text](https://github.com/SaadAliHafiz/Single-cycle-riscv-cpu/blob/main/instructionRV32I.png)

