Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Sep 16 09:46:37 2021
| Host         : BRN320-124 running 64-bit major release  (build 9200)
| Command      : report_methodology -file Lab4_SR_dataflow_methodology_drc_routed.rpt -pb Lab4_SR_dataflow_methodology_drc_routed.pb -rpx Lab4_SR_dataflow_methodology_drc_routed.rpx
| Design       : Lab4_SR_dataflow
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 2
+-----------+----------+-------------------+------------+
| Rule      | Severity | Description       | Violations |
+-----------+----------+-------------------+------------+
| TIMING-20 | Warning  | Non-clocked latch | 2          |
+-----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-20#1 Warning
Non-clocked latch  
The latch q_reg cannot be properly analyzed as its control pin q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch qbar_reg cannot be properly analyzed as its control pin qbar_reg/G is not reached by a timing clock
Related violations: <none>


