$date
	Wed Sep 11 18:03:58 2024
$end

$version
	Synopsys VCS version L-2016.06_Full64
$end

$timescale
	1ps
$end

$comment Csum: 1 dfc5efac9b22fcd1 $end


$scope module tb $end
$var wire 1 ! tb_mismatch $end
$var reg 1 " in1 $end
$var reg 1 # in2 $end
$var reg 1 $ out_ref $end
$var reg 1 % out_dut $end

$scope module stim1 $end
$var wire 1 & clk $end
$upscope $end

$upscope $end

$enddefinitions $end

#0
$dumpvars
0"
0#
1%
1$
0!
0&
$end
#5
1&
1#
0%
0$
#10
0&
#15
1&
1"
#20
0&
0"
#25
1&
#30
0&
#35
1&
1"
0#
#40
0&
0"
1%
1$
1#
0%
0$
#45
1&
#50
0&
1"
0#
#55
1&
0"
1%
1$
1#
0%
0$
#60
0&
#65
1&
0#
1%
1$
#70
0&
1#
0%
0$
#75
1&
1"
0#
#80
0&
0"
1%
1$
1#
0%
0$
#85
1&
1"
0#
#90
0&
0"
1%
1$
1#
0%
0$
#95
1&
1"
#100
0&
0#
#105
1&
1#
#110
0&
0#
#115
1&
#120
0&
0"
1%
1$
#125
1&
1#
0%
0$
#130
0&
0#
1%
1$
#135
1&
1#
0%
0$
#140
0&
#145
1&
#150
0&
1"
#155
1&
0#
#160
0&
0"
1%
1$
#165
1&
#170
0&
1"
0%
0$
#175
1&
0"
1%
1$
1#
0%
0$
#180
0&
1"
0#
#185
1&
1#
#190
0&
0"
#195
1&
1"
#200
0&
#205
1&
0"
#210
0&
1"
0#
#215
1&
#220
0&
0"
1%
1$
1#
0%
0$
#225
1&
1"
#230
0&
#235
1&
0#
#240
0&
#245
1&
0"
1%
1$
#250
0&
1"
0%
0$
#255
1&
#260
0&
0"
1%
1$
1#
0%
0$
#265
1&
0#
1%
1$
#270
0&
#275
1&
1#
0%
0$
#280
0&
1"
#285
1&
0#
#290
0&
#295
1&
#300
0&
0"
1%
1$
#305
1&
1"
0%
0$
#310
0&
1#
#315
1&
0"
#320
0&
#325
1&
1"
#330
0&
#335
1&
0#
#340
0&
#345
1&
0"
1%
1$
1#
0%
0$
#350
0&
#355
1&
#360
0&
1"
0#
#365
1&
0"
1%
1$
#370
0&
1"
0%
0$
1#
#375
1&
#380
0&
0"
0#
1%
1$
#385
1&
1"
0%
0$
1#
#390
0&
#395
1&
0"
0#
1%
1$
#400
0&
1"
0%
0$
1#
#405
1&
0"
#410
0&
#415
1&
0#
1%
1$
#420
0&
1"
0%
0$
1#
#425
1&
0"
#430
0&
1"
0#
#435
1&
0"
1%
1$
#440
0&
1"
0%
0$
#445
1&
0"
1%
1$
#450
0&
1"
0%
0$
1#
#455
1&
0"
#460
0&
1"
0#
#465
1&
#470
0&
0"
1%
1$
1#
0%
0$
#475
1&
#480
0&
1"
#485
1&
#490
0&
0"
#495
1&
0#
1%
1$
