#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-954-g359b2b65)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x555e00addf40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x555e00ac8740 .scope module, "mips_cpu_bus_tb" "mips_cpu_bus_tb" 3 1;
 .timescale -9 -10;
P_0x555e00a147f0 .param/str "DATA_INIT_FILE" 0 3 5, "\000";
P_0x555e00a14830 .param/str "INSTR_INIT_FILE" 0 3 4, "test/1-binary/andi/andi_1.hex.txt";
P_0x555e00a14870 .param/l "TIMEOUT_CYCLES" 0 3 6, +C4<00000000000000000000000111110100>;
v0x555e00b330b0_0 .net "active", 0 0, v0x555e00b2a8f0_0;  1 drivers
v0x555e00b33170_0 .net "address", 31 0, v0x555e00b2dbd0_0;  1 drivers
v0x555e00b33230_0 .net "byteenable", 3 0, v0x555e00b2dcb0_0;  1 drivers
v0x555e00b332d0_0 .var "clk", 0 0;
v0x555e00b33370_0 .var "clk_enable", 0 0;
v0x555e00b33430_0 .var/i "counter", 31 0;
v0x555e00b33510_0 .net "read", 0 0, v0x555e00b2dd70_0;  1 drivers
v0x555e00b33640_0 .net "readdata", 31 0, v0x555e00b32b50_0;  1 drivers
v0x555e00b33790_0 .net "register_v0", 31 0, L_0x555e00b46480;  1 drivers
v0x555e00b338e0_0 .var "rst", 0 0;
v0x555e00b33980_0 .net "waitrequest", 0 0, v0x555e00b32d90_0;  1 drivers
v0x555e00b33ab0_0 .net "write", 0 0, v0x555e00b2e020_0;  1 drivers
v0x555e00b33be0_0 .net "writedata", 31 0, v0x555e00b2e0e0_0;  1 drivers
E_0x555e009e9f50 .event negedge, v0x555e00b21dd0_0;
S_0x555e00ac9c90 .scope module, "CPU" "mips_cpu_bus" 3 73, 4 1 0, S_0x555e00ac8740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /OUTPUT 32 "address";
    .port_info 5 /OUTPUT 1 "write";
    .port_info 6 /OUTPUT 1 "read";
    .port_info 7 /INPUT 1 "waitrequest";
    .port_info 8 /OUTPUT 32 "writedata";
    .port_info 9 /OUTPUT 4 "byteenable";
    .port_info 10 /INPUT 32 "readdata";
v0x555e00b2d460_0 .net "active", 0 0, v0x555e00b2a8f0_0;  alias, 1 drivers
v0x555e00b30630_0 .net "address", 31 0, v0x555e00b2dbd0_0;  alias, 1 drivers
v0x555e00b30740_0 .net "byteenable", 3 0, v0x555e00b2dcb0_0;  alias, 1 drivers
v0x555e00b30830_0 .net "clk", 0 0, v0x555e00b332d0_0;  1 drivers
v0x555e00b308d0_0 .net "clk_enable", 0 0, L_0x555e00b33d30;  1 drivers
v0x555e00b309c0_0 .net "data_address", 31 0, v0x555e00b2b5c0_0;  1 drivers
v0x555e00b30ab0_0 .net "data_byteenable", 3 0, v0x555e00b21f70_0;  1 drivers
v0x555e00b30b70_0 .net "data_read", 0 0, v0x555e00b22120_0;  1 drivers
v0x555e00b30c10_0 .net "data_readdata", 31 0, v0x555e00b2fc40_0;  1 drivers
v0x555e00b30d60_0 .net "data_write", 0 0, v0x555e00b221e0_0;  1 drivers
v0x555e00b30e00_0 .net "data_writedata", 31 0, v0x555e00b2b880_0;  1 drivers
v0x555e00b30ec0_0 .net "instr_address", 31 0, v0x555e00b2bbd0_0;  1 drivers
v0x555e00b30fd0_0 .net "instr_read", 0 0, v0x555e00b2bc90_0;  1 drivers
v0x555e00b310c0_0 .net "instr_readdata", 31 0, v0x555e00b2fd80_0;  1 drivers
v0x555e00b31180_0 .net "read", 0 0, v0x555e00b2dd70_0;  alias, 1 drivers
v0x555e00b31270_0 .net "readdata", 31 0, v0x555e00b32b50_0;  alias, 1 drivers
v0x555e00b31380_0 .net "register_v0", 31 0, L_0x555e00b46480;  alias, 1 drivers
v0x555e00b315a0_0 .net "reset", 0 0, v0x555e00b338e0_0;  1 drivers
v0x555e00b31750_0 .net "stall", 0 0, v0x555e00b30050_0;  1 drivers
v0x555e00b317f0_0 .net "waitrequest", 0 0, v0x555e00b32d90_0;  alias, 1 drivers
v0x555e00b318e0_0 .net "write", 0 0, v0x555e00b2e020_0;  alias, 1 drivers
v0x555e00b319d0_0 .net "writedata", 31 0, v0x555e00b2e0e0_0;  alias, 1 drivers
L_0x555e00b33d30 .reduce/nor v0x555e00b30050_0;
S_0x555e00ae18a0 .scope module, "cpuInst" "mips_cpu_harvard" 4 51, 5 1 0, S_0x555e00ac9c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clk_enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "active";
    .port_info 4 /OUTPUT 32 "register_v0";
    .port_info 5 /INPUT 32 "instr_readdata";
    .port_info 6 /OUTPUT 32 "instr_address";
    .port_info 7 /OUTPUT 4 "byte_enable";
    .port_info 8 /OUTPUT 1 "instr_read";
    .port_info 9 /OUTPUT 32 "data_address";
    .port_info 10 /OUTPUT 1 "data_write";
    .port_info 11 /OUTPUT 1 "data_read";
    .port_info 12 /OUTPUT 32 "data_writedata";
    .port_info 13 /INPUT 32 "data_readdata";
v0x555e00b2a210_0 .net "HI_alu2reg", 31 0, v0x555e00b084e0_0;  1 drivers
v0x555e00b2a2f0_0 .net "HI_reg2alu", 31 0, v0x555e00b278a0_0;  1 drivers
v0x555e00b2a400_0 .net "HI_write_enable", 0 0, v0x555e00b21290_0;  1 drivers
v0x555e00b2a4f0_0 .net "LO_alu2reg", 31 0, v0x555e00ae8e10_0;  1 drivers
v0x555e00b2a5e0_0 .net "LO_reg2alu", 31 0, v0x555e00b27c00_0;  1 drivers
v0x555e00b2a740_0 .net "LO_write_enable", 0 0, v0x555e00b21330_0;  1 drivers
v0x555e00b2a830_0 .var "act", 0 0;
v0x555e00b2a8f0_0 .var "active", 0 0;
v0x555e00b2a990_0 .net "alu_control", 4 0, v0x555e00b213f0_0;  1 drivers
v0x555e00b2aac0_0 .net "alu_input", 31 0, v0x555e00b24a50_0;  1 drivers
v0x555e00b2abd0_0 .net "alu_sel", 0 0, v0x555e00b21eb0_0;  1 drivers
v0x555e00b2acc0_0 .net "aluout", 31 0, v0x555e00b1fc00_0;  1 drivers
v0x555e00b2add0_0 .net "branch_cond", 2 0, v0x555e00b21490_0;  1 drivers
v0x555e00b2aee0_0 .net "branch_is_true", 0 0, v0x555e00b20060_0;  1 drivers
v0x555e00b2af80_0 .net "byte_enable", 3 0, v0x555e00b21f70_0;  alias, 1 drivers
v0x555e00b2b040_0 .net "byte_offset", 1 0, L_0x555e00b4a530;  1 drivers
v0x555e00b2b130_0 .net "clk", 0 0, v0x555e00b332d0_0;  alias, 1 drivers
v0x555e00b2b2e0_0 .net "clk_enable", 0 0, L_0x555e00b33d30;  alias, 1 drivers
v0x555e00b2b3a0_0 .var "clken", 0 0;
v0x555e00b2b440_0 .net "curr_instr", 31 0, v0x555e00b23660_0;  1 drivers
v0x555e00b2b500_0 .net "curr_pc", 31 0, v0x555e00b26150_0;  1 drivers
v0x555e00b2b5c0_0 .var "data_address", 31 0;
v0x555e00b2b6a0_0 .net "data_read", 0 0, v0x555e00b22120_0;  alias, 1 drivers
v0x555e00b2b740_0 .net "data_readdata", 31 0, v0x555e00b2fc40_0;  alias, 1 drivers
v0x555e00b2b7e0_0 .net "data_write", 0 0, v0x555e00b221e0_0;  alias, 1 drivers
v0x555e00b2b880_0 .var "data_writedata", 31 0;
v0x555e00b2b940_0 .net "extended_data", 31 0, v0x555e00b29cc0_0;  1 drivers
v0x555e00b2ba50_0 .net "extended_imm", 31 0, L_0x555e00b44e10;  1 drivers
v0x555e00b2bb10_0 .net "imm", 15 0, L_0x555e00b33f40;  1 drivers
v0x555e00b2bbd0_0 .var "instr_address", 31 0;
v0x555e00b2bc90_0 .var "instr_read", 0 0;
v0x555e00b2bd50_0 .net "instr_readdata", 31 0, v0x555e00b2fd80_0;  alias, 1 drivers
v0x555e00b2be10_0 .net "is_branch", 0 0, v0x555e00b22600_0;  1 drivers
v0x555e00b2bf00_0 .net "j_addr", 25 0, L_0x555e00b33df0;  1 drivers
v0x555e00b2bfa0_0 .net "link_pc", 31 0, L_0x555e00b444c0;  1 drivers
v0x555e00b2c090_0 .net "lwlr_data", 31 0, v0x555e00b23f60_0;  1 drivers
v0x555e00b2c1a0_0 .net "lwlr_sel", 1 0, v0x555e00b22830_0;  1 drivers
v0x555e00b2c260_0 .net "next_pc", 31 0, v0x555e00b270f0_0;  1 drivers
v0x555e00b2c350_0 .net "pc_sel", 1 0, v0x555e00b22910_0;  1 drivers
v0x555e00b2c460_0 .net "rd", 4 0, L_0x555e00b34120;  1 drivers
v0x555e00b2c520_0 .net "reg_addr_sel", 1 0, v0x555e00b22ad0_0;  1 drivers
v0x555e00b2c610_0 .net "reg_data_a", 31 0, v0x555e00b287d0_0;  1 drivers
v0x555e00b2c6d0_0 .net "reg_data_b", 31 0, v0x555e00b28890_0;  1 drivers
v0x555e00b2c790_0 .net "reg_data_sel", 1 0, v0x555e00b22bb0_0;  1 drivers
v0x555e00b2c8a0_0 .net "reg_write_addr", 4 0, v0x555e00b244a0_0;  1 drivers
v0x555e00b2c9b0_0 .net "reg_write_data", 31 0, v0x555e00b25650_0;  1 drivers
v0x555e00b2cac0_0 .net "reg_write_enable", 0 0, v0x555e00b22c90_0;  1 drivers
v0x555e00b2cbb0_0 .net "register_v0", 31 0, L_0x555e00b46480;  alias, 1 drivers
v0x555e00b2cc70_0 .net "reset", 0 0, v0x555e00b338e0_0;  alias, 1 drivers
v0x555e00b2cd10_0 .net "rs", 4 0, L_0x555e00b33fe0;  1 drivers
v0x555e00b2cdb0_0 .net "rt", 4 0, L_0x555e00b34080;  1 drivers
v0x555e00b2cea0_0 .net "shamt", 4 0, L_0x555e00b452e0;  1 drivers
v0x555e00b2cfb0_0 .net "signextend_sel", 0 0, v0x555e00b22fd0_0;  1 drivers
E_0x555e009ea950/0 .event edge, v0x555e00b2a830_0, v0x555e00b2b2e0_0, v0x555e00b22d50_0, v0x555e00b26150_0;
E_0x555e009ea950/1 .event edge, v0x555e00b23e80_0, v0x555e00b1fc00_0;
E_0x555e009ea950 .event/or E_0x555e009ea950/0, E_0x555e009ea950/1;
L_0x555e00b33df0 .part v0x555e00b23660_0, 0, 26;
L_0x555e00b33f40 .part v0x555e00b23660_0, 0, 16;
L_0x555e00b33fe0 .part v0x555e00b23660_0, 21, 5;
L_0x555e00b34080 .part v0x555e00b23660_0, 16, 5;
L_0x555e00b34120 .part v0x555e00b23660_0, 11, 5;
L_0x555e00b45020 .part v0x555e00b22830_0, 1, 1;
L_0x555e00b4a5d0 .part v0x555e00b22830_0, 0, 1;
S_0x555e00af82c0 .scope module, "ALU_1" "ALU" 5 156, 6 3 0, S_0x555e00ae18a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 5 "alu_control";
    .port_info 3 /INPUT 3 "branch_cond";
    .port_info 4 /INPUT 32 "LO_input";
    .port_info 5 /INPUT 32 "HI_input";
    .port_info 6 /INPUT 5 "sa";
    .port_info 7 /OUTPUT 32 "alu_result";
    .port_info 8 /OUTPUT 1 "branch_cond_true";
    .port_info 9 /OUTPUT 32 "LO_output";
    .port_info 10 /OUTPUT 32 "HI_output";
    .port_info 11 /OUTPUT 2 "byte_offset";
enum0x555e00a82df0 .enum4 (5)
   "CONTROL_ADD" 5'b00000,
   "CONTROL_SUB" 5'b00001,
   "CONTROL_AND" 5'b00010,
   "CONTROL_ANDI" 5'b00011,
   "CONTROL_OR" 5'b00100,
   "CONTROL_ORI" 5'b00101,
   "CONTROL_XOR" 5'b00110,
   "CONTROL_XORI" 5'b00111,
   "CONTROL_SLT" 5'b01000,
   "CONTROL_SLTU" 5'b01001,
   "CONTROL_SLL" 5'b01010,
   "CONTROL_SLLV" 5'b01011,
   "CONTROL_SRL" 5'b01100,
   "CONTROL_SRLV" 5'b01101,
   "CONTROL_SRA" 5'b01110,
   "CONTROL_SRAV" 5'b01111,
   "CONTROL_MULT" 5'b10000,
   "CONTROL_MULTU" 5'b10001,
   "CONTROL_DIV" 5'b10010,
   "CONTROL_DIVU" 5'b10011,
   "CONTROL_LUI" 5'b10100,
   "CONTROL_MTLO" 5'b10101,
   "CONTROL_MTHI" 5'b10110,
   "CONTROL_LWLR" 5'b10111,
   "CONTROL_MFLO" 5'b11000,
   "CONTROL_MFHI" 5'b11001
 ;
enum0x555e00a859b0 .enum4 (3)
   "BRANCH_NOTHING" 3'b000,
   "BRANCH_EQUAL" 3'b001,
   "BRANCH_NOT_EQUAL" 3'b010,
   "BRANCH_LTZ" 3'b011,
   "BRANCH_GTZ" 3'b100,
   "BRANCH_LTEZ" 3'b101,
   "BRANCH_GTEZ" 3'b110
 ;
L_0x555e00aec020 .functor AND 32, v0x555e00b287d0_0, L_0x555e00b45480, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x555e00ac73e0 .functor AND 32, v0x555e00b287d0_0, v0x555e00b24a50_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x555e00ae8840 .functor OR 32, v0x555e00b287d0_0, L_0x555e00b45480, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555e009e5730 .functor OR 32, v0x555e00b287d0_0, v0x555e00b24a50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555e00b45de0 .functor XOR 32, v0x555e00b287d0_0, L_0x555e00b45480, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555e00b45e50 .functor XOR 32, v0x555e00b287d0_0, v0x555e00b24a50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555e00b46700 .functor NOT 32, v0x555e00b24a50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555e00abc940_0 .net "A", 31 0, v0x555e00b287d0_0;  alias, 1 drivers
v0x555e00b0f470_0 .net "B", 31 0, v0x555e00b24a50_0;  alias, 1 drivers
v0x555e00b0c0c0_0 .net "HI_input", 31 0, v0x555e00b278a0_0;  alias, 1 drivers
v0x555e00b084e0_0 .var "HI_output", 31 0;
v0x555e00ac7500_0 .net "LO_input", 31 0, v0x555e00b27c00_0;  alias, 1 drivers
v0x555e00ae8e10_0 .var "LO_output", 31 0;
L_0x7f00357a50f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555e009fb390_0 .net/2u *"_ivl_0", 15 0, L_0x7f00357a50f0;  1 drivers
v0x555e00b1c270_0 .net *"_ivl_10", 31 0, L_0x555e00aec020;  1 drivers
v0x555e00b1c350_0 .net *"_ivl_102", 63 0, L_0x555e00b48430;  1 drivers
L_0x7f00357a5498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555e00b1c430_0 .net *"_ivl_105", 31 0, L_0x7f00357a5498;  1 drivers
v0x555e00b1c510_0 .net *"_ivl_106", 63 0, L_0x555e00b48630;  1 drivers
L_0x7f00357a54e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555e00b1c5f0_0 .net *"_ivl_109", 31 0, L_0x7f00357a54e0;  1 drivers
L_0x7f00357a5528 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x555e00b1c6d0_0 .net/2u *"_ivl_112", 4 0, L_0x7f00357a5528;  1 drivers
v0x555e00b1c7b0_0 .net *"_ivl_114", 0 0, L_0x555e00b489b0;  1 drivers
v0x555e00b1c870_0 .net *"_ivl_117", 31 0, L_0x555e00b48aa0;  1 drivers
v0x555e00b1c950_0 .net *"_ivl_119", 31 0, L_0x555e00b48890;  1 drivers
v0x555e00b1ca30_0 .net *"_ivl_12", 31 0, L_0x555e00ac73e0;  1 drivers
L_0x7f00357a5570 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x555e00b1cb10_0 .net/2u *"_ivl_122", 4 0, L_0x7f00357a5570;  1 drivers
v0x555e00b1cbf0_0 .net *"_ivl_124", 0 0, L_0x555e00b48f90;  1 drivers
v0x555e00b1ccb0_0 .net *"_ivl_127", 31 0, L_0x555e00b49080;  1 drivers
v0x555e00b1cd90_0 .net *"_ivl_129", 31 0, L_0x555e00b49270;  1 drivers
L_0x7f00357a55b8 .functor BUFT 1, C4<10010>, C4<0>, C4<0>, C4<0>;
v0x555e00b1ce70_0 .net/2u *"_ivl_132", 4 0, L_0x7f00357a55b8;  1 drivers
v0x555e00b1cf50_0 .net *"_ivl_134", 0 0, L_0x555e00b49600;  1 drivers
v0x555e00b1d010_0 .net/s *"_ivl_136", 31 0, L_0x555e00b496f0;  1 drivers
v0x555e00b1d0f0_0 .net *"_ivl_138", 31 0, L_0x555e00b493b0;  1 drivers
L_0x7f00357a5600 .functor BUFT 1, C4<10010>, C4<0>, C4<0>, C4<0>;
v0x555e00b1d1d0_0 .net/2u *"_ivl_142", 4 0, L_0x7f00357a5600;  1 drivers
v0x555e00b1d2b0_0 .net *"_ivl_144", 0 0, L_0x555e00b49a30;  1 drivers
v0x555e00b1d370_0 .net/s *"_ivl_146", 31 0, L_0x555e00b49b20;  1 drivers
v0x555e00b1d450_0 .net *"_ivl_148", 31 0, L_0x555e00b49d50;  1 drivers
v0x555e00b1d530_0 .net *"_ivl_153", 29 0, L_0x555e00b4a150;  1 drivers
L_0x7f00357a5648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555e00b1d610_0 .net/2u *"_ivl_154", 1 0, L_0x7f00357a5648;  1 drivers
L_0x7f00357a5180 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x555e00b1d6f0_0 .net/2u *"_ivl_16", 4 0, L_0x7f00357a5180;  1 drivers
v0x555e00b1d7d0_0 .net *"_ivl_18", 0 0, L_0x555e00b459c0;  1 drivers
v0x555e00b1d890_0 .net *"_ivl_20", 31 0, L_0x555e00ae8840;  1 drivers
v0x555e00b1d970_0 .net *"_ivl_22", 31 0, L_0x555e009e5730;  1 drivers
L_0x7f00357a51c8 .functor BUFT 1, C4<00111>, C4<0>, C4<0>, C4<0>;
v0x555e00b1da50_0 .net/2u *"_ivl_26", 4 0, L_0x7f00357a51c8;  1 drivers
v0x555e00b1db30_0 .net *"_ivl_28", 0 0, L_0x555e00b45cf0;  1 drivers
v0x555e00b1dbf0_0 .net *"_ivl_3", 15 0, L_0x555e00b453b0;  1 drivers
v0x555e00b1dcd0_0 .net *"_ivl_30", 31 0, L_0x555e00b45de0;  1 drivers
v0x555e00b1ddb0_0 .net *"_ivl_32", 31 0, L_0x555e00b45e50;  1 drivers
v0x555e00b1de90_0 .net *"_ivl_36", 0 0, L_0x555e00b46090;  1 drivers
L_0x7f00357a5210 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555e00b1df50_0 .net/2u *"_ivl_38", 31 0, L_0x7f00357a5210;  1 drivers
L_0x7f00357a5258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555e00b1e030_0 .net/2u *"_ivl_40", 31 0, L_0x7f00357a5258;  1 drivers
v0x555e00b1e110_0 .net *"_ivl_44", 0 0, L_0x555e00b46340;  1 drivers
L_0x7f00357a52a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555e00b1e1d0_0 .net/2u *"_ivl_46", 31 0, L_0x7f00357a52a0;  1 drivers
L_0x7f00357a52e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555e00b1e2b0_0 .net/2u *"_ivl_48", 31 0, L_0x7f00357a52e8;  1 drivers
L_0x7f00357a5330 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x555e00b1e390_0 .net/2u *"_ivl_52", 4 0, L_0x7f00357a5330;  1 drivers
v0x555e00b1e470_0 .net *"_ivl_54", 0 0, L_0x555e00b46610;  1 drivers
v0x555e00b1e530_0 .net *"_ivl_56", 31 0, L_0x555e00b46700;  1 drivers
L_0x7f00357a5378 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555e00b1e610_0 .net/2u *"_ivl_58", 31 0, L_0x7f00357a5378;  1 drivers
L_0x7f00357a5138 .functor BUFT 1, C4<00011>, C4<0>, C4<0>, C4<0>;
v0x555e00b1e6f0_0 .net/2u *"_ivl_6", 4 0, L_0x7f00357a5138;  1 drivers
v0x555e00b1e7d0_0 .net *"_ivl_60", 31 0, L_0x555e00b46770;  1 drivers
L_0x7f00357a53c0 .functor BUFT 1, C4<01010>, C4<0>, C4<0>, C4<0>;
v0x555e00b1e8b0_0 .net/2u *"_ivl_66", 4 0, L_0x7f00357a53c0;  1 drivers
v0x555e00b1e990_0 .net *"_ivl_68", 0 0, L_0x555e00b46c90;  1 drivers
v0x555e00b1ea50_0 .net *"_ivl_70", 31 0, L_0x555e00b46d80;  1 drivers
v0x555e00b1eb30_0 .net *"_ivl_72", 31 0, L_0x555e00b46ec0;  1 drivers
L_0x7f00357a5408 .functor BUFT 1, C4<01100>, C4<0>, C4<0>, C4<0>;
v0x555e00b1ec10_0 .net/2u *"_ivl_76", 4 0, L_0x7f00357a5408;  1 drivers
v0x555e00b1ecf0_0 .net *"_ivl_78", 0 0, L_0x555e00b46e20;  1 drivers
v0x555e00b1edb0_0 .net *"_ivl_8", 0 0, L_0x555e00b45640;  1 drivers
v0x555e00b1ee70_0 .net *"_ivl_80", 31 0, L_0x555e00b472e0;  1 drivers
v0x555e00b1ef50_0 .net *"_ivl_82", 31 0, L_0x555e00b47000;  1 drivers
L_0x7f00357a5450 .functor BUFT 1, C4<01110>, C4<0>, C4<0>, C4<0>;
v0x555e00b1f030_0 .net/2u *"_ivl_86", 4 0, L_0x7f00357a5450;  1 drivers
v0x555e00b1f110_0 .net *"_ivl_88", 0 0, L_0x555e00b476d0;  1 drivers
v0x555e00b1f1d0_0 .net *"_ivl_90", 31 0, L_0x555e00b477c0;  1 drivers
v0x555e00b1f2b0_0 .net *"_ivl_92", 31 0, L_0x555e00b47940;  1 drivers
v0x555e00b1f7a0_0 .net/s *"_ivl_96", 63 0, L_0x555e00b47ea0;  1 drivers
v0x555e00b1f880_0 .net/s *"_ivl_98", 63 0, L_0x555e00b48150;  1 drivers
v0x555e00b1f960_0 .net "adder_B", 31 0, L_0x555e00b469d0;  1 drivers
v0x555e00b1fa40_0 .net "adder_result", 31 0, L_0x555e00b46b10;  1 drivers
v0x555e00b1fb20_0 .net "alu_control", 4 0, v0x555e00b213f0_0;  alias, 1 drivers
v0x555e00b1fc00_0 .var "alu_result", 31 0;
v0x555e00b1fce0_0 .net "bitwise_and", 31 0, L_0x555e00b45850;  1 drivers
v0x555e00b1fdc0_0 .net "bitwise_or", 31 0, L_0x555e00b45b20;  1 drivers
v0x555e00b1fea0_0 .net "bitwise_xor", 31 0, L_0x555e00b45f00;  1 drivers
v0x555e00b1ff80_0 .net "branch_cond", 2 0, v0x555e00b21490_0;  alias, 1 drivers
v0x555e00b20060_0 .var "branch_cond_true", 0 0;
v0x555e00b20120_0 .net "byte_offset", 1 0, L_0x555e00b4a530;  alias, 1 drivers
v0x555e00b20200_0 .net "immediate_zero_extend", 31 0, L_0x555e00b45480;  1 drivers
v0x555e00b202e0_0 .net "less_than_signed", 31 0, L_0x555e00b463e0;  1 drivers
v0x555e00b203c0_0 .net "less_than_unsigned", 31 0, L_0x555e00b461c0;  1 drivers
v0x555e00b204a0_0 .net "lwlr_addr", 31 0, L_0x555e00b4a240;  1 drivers
v0x555e00b20580_0 .net "product_hi", 31 0, L_0x555e00b48cc0;  1 drivers
v0x555e00b20660_0 .net "product_lo", 31 0, L_0x555e00b49310;  1 drivers
v0x555e00b20740_0 .net "quotient", 31 0, L_0x555e00b49450;  1 drivers
v0x555e00b20820_0 .net "remainder", 31 0, L_0x555e00b49df0;  1 drivers
v0x555e00b20900_0 .net "sa", 4 0, L_0x555e00b452e0;  alias, 1 drivers
v0x555e00b209e0_0 .net "shift_left_logical", 31 0, L_0x555e00b46f60;  1 drivers
v0x555e00b20ac0_0 .net "shift_right_arithmetic", 31 0, L_0x555e00b47bf0;  1 drivers
v0x555e00b20ba0_0 .net "shift_right_logical", 31 0, L_0x555e00b47440;  1 drivers
v0x555e00b20c80_0 .net/s "signed_product", 63 0, L_0x555e00b482f0;  1 drivers
v0x555e00b20d60_0 .net "unsigned_product", 63 0, L_0x555e00b48750;  1 drivers
E_0x555e009f3d30/0 .event edge, v0x555e00b1fb20_0, v0x555e00b1fa40_0, v0x555e00b1fce0_0, v0x555e00b1fdc0_0;
E_0x555e009f3d30/1 .event edge, v0x555e00b1fea0_0, v0x555e00b202e0_0, v0x555e00b203c0_0, v0x555e00b209e0_0;
E_0x555e009f3d30/2 .event edge, v0x555e00b20ba0_0, v0x555e00b20ac0_0, v0x555e00b0f470_0, v0x555e00b204a0_0;
E_0x555e009f3d30/3 .event edge, v0x555e00ac7500_0, v0x555e00b0c0c0_0, v0x555e00b1ff80_0, v0x555e00abc940_0;
E_0x555e009f3d30/4 .event edge, v0x555e00b20580_0, v0x555e00b20660_0, v0x555e00b20740_0, v0x555e00b20820_0;
E_0x555e009f3d30 .event/or E_0x555e009f3d30/0, E_0x555e009f3d30/1, E_0x555e009f3d30/2, E_0x555e009f3d30/3, E_0x555e009f3d30/4;
L_0x555e00b453b0 .part v0x555e00b24a50_0, 0, 16;
L_0x555e00b45480 .concat [ 16 16 0 0], L_0x555e00b453b0, L_0x7f00357a50f0;
L_0x555e00b45640 .cmp/eq 5, v0x555e00b213f0_0, L_0x7f00357a5138;
L_0x555e00b45850 .functor MUXZ 32, L_0x555e00ac73e0, L_0x555e00aec020, L_0x555e00b45640, C4<>;
L_0x555e00b459c0 .cmp/eq 5, v0x555e00b213f0_0, L_0x7f00357a5180;
L_0x555e00b45b20 .functor MUXZ 32, L_0x555e009e5730, L_0x555e00ae8840, L_0x555e00b459c0, C4<>;
L_0x555e00b45cf0 .cmp/eq 5, v0x555e00b213f0_0, L_0x7f00357a51c8;
L_0x555e00b45f00 .functor MUXZ 32, L_0x555e00b45e50, L_0x555e00b45de0, L_0x555e00b45cf0, C4<>;
L_0x555e00b46090 .cmp/gt 32, v0x555e00b24a50_0, v0x555e00b287d0_0;
L_0x555e00b461c0 .functor MUXZ 32, L_0x7f00357a5258, L_0x7f00357a5210, L_0x555e00b46090, C4<>;
L_0x555e00b46340 .cmp/gt.s 32, v0x555e00b24a50_0, v0x555e00b287d0_0;
L_0x555e00b463e0 .functor MUXZ 32, L_0x7f00357a52e8, L_0x7f00357a52a0, L_0x555e00b46340, C4<>;
L_0x555e00b46610 .cmp/eq 5, v0x555e00b213f0_0, L_0x7f00357a5330;
L_0x555e00b46770 .arith/sum 32, L_0x555e00b46700, L_0x7f00357a5378;
L_0x555e00b469d0 .functor MUXZ 32, v0x555e00b24a50_0, L_0x555e00b46770, L_0x555e00b46610, C4<>;
L_0x555e00b46b10 .arith/sum 32, v0x555e00b287d0_0, L_0x555e00b469d0;
L_0x555e00b46c90 .cmp/eq 5, v0x555e00b213f0_0, L_0x7f00357a53c0;
L_0x555e00b46d80 .shift/l 32, v0x555e00b24a50_0, L_0x555e00b452e0;
L_0x555e00b46ec0 .shift/l 32, v0x555e00b24a50_0, v0x555e00b287d0_0;
L_0x555e00b46f60 .functor MUXZ 32, L_0x555e00b46ec0, L_0x555e00b46d80, L_0x555e00b46c90, C4<>;
L_0x555e00b46e20 .cmp/eq 5, v0x555e00b213f0_0, L_0x7f00357a5408;
L_0x555e00b472e0 .shift/r 32, v0x555e00b24a50_0, L_0x555e00b452e0;
L_0x555e00b47000 .shift/r 32, v0x555e00b24a50_0, v0x555e00b287d0_0;
L_0x555e00b47440 .functor MUXZ 32, L_0x555e00b47000, L_0x555e00b472e0, L_0x555e00b46e20, C4<>;
L_0x555e00b476d0 .cmp/eq 5, v0x555e00b213f0_0, L_0x7f00357a5450;
L_0x555e00b477c0 .shift/rs 32, v0x555e00b24a50_0, L_0x555e00b452e0;
L_0x555e00b47940 .shift/rs 32, v0x555e00b24a50_0, v0x555e00b287d0_0;
L_0x555e00b47bf0 .functor MUXZ 32, L_0x555e00b47940, L_0x555e00b477c0, L_0x555e00b476d0, C4<>;
L_0x555e00b47ea0 .extend/s 64, v0x555e00b287d0_0;
L_0x555e00b48150 .extend/s 64, v0x555e00b24a50_0;
L_0x555e00b482f0 .arith/mult 64, L_0x555e00b47ea0, L_0x555e00b48150;
L_0x555e00b48430 .concat [ 32 32 0 0], v0x555e00b287d0_0, L_0x7f00357a5498;
L_0x555e00b48630 .concat [ 32 32 0 0], v0x555e00b24a50_0, L_0x7f00357a54e0;
L_0x555e00b48750 .arith/mult 64, L_0x555e00b48430, L_0x555e00b48630;
L_0x555e00b489b0 .cmp/eq 5, v0x555e00b213f0_0, L_0x7f00357a5528;
L_0x555e00b48aa0 .part L_0x555e00b482f0, 32, 32;
L_0x555e00b48890 .part L_0x555e00b48750, 32, 32;
L_0x555e00b48cc0 .functor MUXZ 32, L_0x555e00b48890, L_0x555e00b48aa0, L_0x555e00b489b0, C4<>;
L_0x555e00b48f90 .cmp/eq 5, v0x555e00b213f0_0, L_0x7f00357a5570;
L_0x555e00b49080 .part L_0x555e00b482f0, 0, 32;
L_0x555e00b49270 .part L_0x555e00b48750, 0, 32;
L_0x555e00b49310 .functor MUXZ 32, L_0x555e00b49270, L_0x555e00b49080, L_0x555e00b48f90, C4<>;
L_0x555e00b49600 .cmp/eq 5, v0x555e00b213f0_0, L_0x7f00357a55b8;
L_0x555e00b496f0 .arith/div.s 32, v0x555e00b287d0_0, v0x555e00b24a50_0;
L_0x555e00b493b0 .arith/div 32, v0x555e00b287d0_0, v0x555e00b24a50_0;
L_0x555e00b49450 .functor MUXZ 32, L_0x555e00b493b0, L_0x555e00b496f0, L_0x555e00b49600, C4<>;
L_0x555e00b49a30 .cmp/eq 5, v0x555e00b213f0_0, L_0x7f00357a5600;
L_0x555e00b49b20 .arith/mod.s 32, v0x555e00b287d0_0, v0x555e00b24a50_0;
L_0x555e00b49d50 .arith/mod 32, v0x555e00b287d0_0, v0x555e00b24a50_0;
L_0x555e00b49df0 .functor MUXZ 32, L_0x555e00b49d50, L_0x555e00b49b20, L_0x555e00b49a30, C4<>;
L_0x555e00b4a150 .part L_0x555e00b46b10, 2, 30;
L_0x555e00b4a240 .concat [ 2 30 0 0], L_0x7f00357a5648, L_0x555e00b4a150;
L_0x555e00b4a530 .part L_0x555e00b46b10, 0, 2;
S_0x555e00b20fc0 .scope module, "ALU_decoder_1" "ALU_decoder" 5 147, 7 1 0, S_0x555e00ae18a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_readdata";
    .port_info 1 /OUTPUT 5 "alu_control";
    .port_info 2 /OUTPUT 3 "branch_cond";
    .port_info 3 /OUTPUT 5 "sa";
    .port_info 4 /OUTPUT 1 "LO_write_enable";
    .port_info 5 /OUTPUT 1 "HI_write_enable";
enum0x555e00a7a4e0 .enum4 (6)
   "OPCODE_R" 6'b000000,
   "OPCODE_BRANCH" 6'b000001,
   "OPCODE_ADDIU" 6'b001001,
   "OPCODE_ANDI" 6'b001100,
   "OPCODE_BEQ" 6'b000100,
   "OPCODE_BGTZ" 6'b000111,
   "OPCODE_BLEZ" 6'b000110,
   "OPCODE_BNE" 6'b000101,
   "OPCODE_LB" 6'b100000,
   "OPCODE_LBU" 6'b100100,
   "OPCODE_LH" 6'b100001,
   "OPCODE_LHU" 6'b100101,
   "OPCODE_LW" 6'b100011,
   "OPCODE_LWL" 6'b100010,
   "OPCODE_LWR" 6'b100110,
   "OPCODE_ORI" 6'b001101,
   "OPCODE_SB" 6'b101000,
   "OPCODE_SH" 6'b101001,
   "OPCODE_SLTI" 6'b001010,
   "OPCODE_SLTIU" 6'b001011,
   "OPCODE_SW" 6'b101011,
   "OPCODE_XORI" 6'b001110,
   "OPCODE_LUI" 6'b001111,
   "OPCODE_J" 6'b000010,
   "OPCODE_JAL" 6'b000011
 ;
enum0x555e00a7cf80 .enum4 (6)
   "FUNC_ADDU" 6'b100001,
   "FUNC_AND" 6'b100100,
   "FUNC_MULT" 6'b011000,
   "FUNC_MULTU" 6'b011001,
   "FUNC_OR" 6'b100101,
   "FUNC_SLL" 6'b000000,
   "FUNC_SLLV" 6'b000100,
   "FUNC_SLT" 6'b101010,
   "FUNC_SLTU" 6'b101011,
   "FUNC_SRA" 6'b000011,
   "FUNC_SRAV" 6'b000111,
   "FUNC_SRL" 6'b000010,
   "FUNC_SRLV" 6'b000110,
   "FUNC_SUBU" 6'b100011,
   "FUNC_XOR" 6'b100110,
   "FUNC_DIV" 6'b011010,
   "FUNC_DIVU" 6'b011011,
   "FUNC_MTLO" 6'b010011,
   "FUNC_MTHI" 6'b010001,
   "FUNC_JALR" 6'b001001,
   "FUNC_JR" 6'b001000,
   "FUNC_MFLO" 6'b010010,
   "FUNC_MFHI" 6'b010000
 ;
enum0x555e00a7f610 .enum4 (5)
   "BRANCH_BGEZ" 5'b00001,
   "BRANCH_BGEZAL" 5'b10001,
   "BRANCH_BLTZ" 5'b00000,
   "BRANCH_BLTZAL" 5'b10000
 ;
enum0x555e00a7ffc0 .enum4 (5)
   "CONTROL_ADD" 5'b00000,
   "CONTROL_SUB" 5'b00001,
   "CONTROL_AND" 5'b00010,
   "CONTROL_ANDI" 5'b00011,
   "CONTROL_OR" 5'b00100,
   "CONTROL_ORI" 5'b00101,
   "CONTROL_XOR" 5'b00110,
   "CONTROL_XORI" 5'b00111,
   "CONTROL_SLT" 5'b01000,
   "CONTROL_SLTU" 5'b01001,
   "CONTROL_SLL" 5'b01010,
   "CONTROL_SLLV" 5'b01011,
   "CONTROL_SRL" 5'b01100,
   "CONTROL_SRLV" 5'b01101,
   "CONTROL_SRA" 5'b01110,
   "CONTROL_SRAV" 5'b01111,
   "CONTROL_MULT" 5'b10000,
   "CONTROL_MULTU" 5'b10001,
   "CONTROL_DIV" 5'b10010,
   "CONTROL_DIVU" 5'b10011,
   "CONTROL_LUI" 5'b10100,
   "CONTROL_MTLO" 5'b10101,
   "CONTROL_MTHI" 5'b10110,
   "CONTROL_LWLR" 5'b10111,
   "CONTROL_MFLO" 5'b11000,
   "CONTROL_MFHI" 5'b11001
 ;
v0x555e00b21290_0 .var "HI_write_enable", 0 0;
v0x555e00b21330_0 .var "LO_write_enable", 0 0;
v0x555e00b213f0_0 .var "alu_control", 4 0;
v0x555e00b21490_0 .var "branch_cond", 2 0;
v0x555e00b21560_0 .net "branch_field", 4 0, L_0x555e00b45240;  1 drivers
v0x555e00b21620_0 .net "func_code", 5 0, L_0x555e00b451a0;  1 drivers
v0x555e00b21700_0 .net "instr_opcode", 5 0, L_0x555e00b45100;  1 drivers
v0x555e00b217e0_0 .net "instr_readdata", 31 0, v0x555e00b23660_0;  alias, 1 drivers
v0x555e00b218c0_0 .net "sa", 4 0, L_0x555e00b452e0;  alias, 1 drivers
E_0x555e00a5e080 .event edge, v0x555e00b21700_0, v0x555e00b21620_0;
E_0x555e00976b40 .event edge, v0x555e00b21700_0, v0x555e00b21560_0;
L_0x555e00b45100 .part v0x555e00b23660_0, 26, 6;
L_0x555e00b451a0 .part v0x555e00b23660_0, 0, 6;
L_0x555e00b45240 .part v0x555e00b23660_0, 16, 5;
L_0x555e00b452e0 .part v0x555e00b23660_0, 6, 5;
S_0x555e00b21a20 .scope module, "decoder_1" "decoder" 5 95, 8 3 0, S_0x555e00ae18a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_readdata";
    .port_info 1 /INPUT 1 "clk_enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "active";
    .port_info 4 /INPUT 1 "is_true";
    .port_info 5 /OUTPUT 2 "pc_sel";
    .port_info 6 /OUTPUT 1 "data_write";
    .port_info 7 /OUTPUT 1 "data_read";
    .port_info 8 /OUTPUT 4 "byte_enable";
    .port_info 9 /OUTPUT 1 "reg_write_enable";
    .port_info 10 /OUTPUT 2 "reg_addr_sel";
    .port_info 11 /OUTPUT 1 "alu_sel";
    .port_info 12 /OUTPUT 2 "reg_data_sel";
    .port_info 13 /OUTPUT 1 "signextend_sel";
    .port_info 14 /OUTPUT 2 "lwlr_sel";
    .port_info 15 /OUTPUT 1 "is_branch";
enum0x555e00a77200 .enum4 (6)
   "OPCODE_R" 6'b000000,
   "OPCODE_J" 6'b000010,
   "OPCODE_JAL" 6'b000011,
   "OPCODE_BRANCH" 6'b000001,
   "OPCODE_BEQ" 6'b000100,
   "OPCODE_BGTZ" 6'b000111,
   "OPCODE_BLEZ" 6'b000110,
   "OPCODE_BNE" 6'b000101,
   "OPCODE_LB" 6'b100000,
   "OPCODE_LH" 6'b100001,
   "OPCODE_LBU" 6'b100100,
   "OPCODE_LHU" 6'b100101,
   "OPCODE_LW" 6'b100011,
   "OPCODE_LWL" 6'b100010,
   "OPCODE_LWR" 6'b100110,
   "OPCODE_SW" 6'b101011,
   "OPCODE_SB" 6'b101000,
   "OPCODE_SH" 6'b101001
 ;
v0x555e00b21dd0_0 .net "active", 0 0, v0x555e00b2a8f0_0;  alias, 1 drivers
v0x555e00b21eb0_0 .var "alu_sel", 0 0;
v0x555e00b21f70_0 .var "byte_enable", 3 0;
v0x555e00b22060_0 .net "clk_enable", 0 0, v0x555e00b2b3a0_0;  1 drivers
v0x555e00b22120_0 .var "data_read", 0 0;
v0x555e00b221e0_0 .var "data_write", 0 0;
v0x555e00b222a0_0 .net "funct_code", 5 0, L_0x555e00b44870;  1 drivers
v0x555e00b22380_0 .net "immediate", 15 0, L_0x555e00b44910;  1 drivers
v0x555e00b22460_0 .net "instr_opcode", 5 0, L_0x555e00b445f0;  1 drivers
v0x555e00b22540_0 .net "instr_readdata", 31 0, v0x555e00b23660_0;  alias, 1 drivers
v0x555e00b22600_0 .var "is_branch", 0 0;
v0x555e00b226a0_0 .net "is_true", 0 0, v0x555e00b20060_0;  alias, 1 drivers
v0x555e00b22770_0 .net "j_addr", 25 0, L_0x555e00b449b0;  1 drivers
v0x555e00b22830_0 .var "lwlr_sel", 1 0;
v0x555e00b22910_0 .var "pc_sel", 1 0;
v0x555e00b229f0_0 .net "rd", 4 0, L_0x555e00b447d0;  1 drivers
v0x555e00b22ad0_0 .var "reg_addr_sel", 1 0;
v0x555e00b22bb0_0 .var "reg_data_sel", 1 0;
v0x555e00b22c90_0 .var "reg_write_enable", 0 0;
v0x555e00b22d50_0 .net "reset", 0 0, v0x555e00b338e0_0;  alias, 1 drivers
v0x555e00b22e10_0 .net "rs", 4 0, L_0x555e00b44690;  1 drivers
v0x555e00b22ef0_0 .net "rt", 4 0, L_0x555e00b44730;  1 drivers
v0x555e00b22fd0_0 .var "signextend_sel", 0 0;
E_0x555e00998440/0 .event edge, v0x555e00b22460_0, v0x555e00b222a0_0, v0x555e00b222a0_0, v0x555e00b222a0_0;
E_0x555e00998440/1 .event edge, v0x555e00b22ef0_0, v0x555e00b20060_0;
E_0x555e00998440 .event/or E_0x555e00998440/0, E_0x555e00998440/1;
L_0x555e00b445f0 .part v0x555e00b23660_0, 26, 6;
L_0x555e00b44690 .part v0x555e00b23660_0, 21, 5;
L_0x555e00b44730 .part v0x555e00b23660_0, 16, 5;
L_0x555e00b447d0 .part v0x555e00b23660_0, 11, 5;
L_0x555e00b44870 .part v0x555e00b23660_0, 0, 6;
L_0x555e00b44910 .part v0x555e00b23660_0, 0, 16;
L_0x555e00b449b0 .part v0x555e00b23660_0, 0, 26;
S_0x555e00b23290 .scope module, "instr_reg_1" "instr_reg" 5 76, 9 1 0, S_0x555e00ae18a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instr_readdata";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk_enable";
    .port_info 4 /OUTPUT 32 "curr_instr";
v0x555e00b23490_0 .net "clk", 0 0, v0x555e00b332d0_0;  alias, 1 drivers
v0x555e00b23570_0 .net "clk_enable", 0 0, v0x555e00b2b3a0_0;  alias, 1 drivers
v0x555e00b23660_0 .var "curr_instr", 31 0;
v0x555e00b23730_0 .net "instr_readdata", 31 0, v0x555e00b2fd80_0;  alias, 1 drivers
v0x555e00b237d0_0 .net "reset", 0 0, v0x555e00b338e0_0;  alias, 1 drivers
E_0x555e00b124f0 .event posedge, v0x555e00b23490_0;
S_0x555e00b23940 .scope module, "lwlr_1" "lwlr" 5 197, 10 1 0, S_0x555e00ae18a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "reg_data_b";
    .port_info 1 /INPUT 32 "data_readdata";
    .port_info 2 /INPUT 2 "byte_offset";
    .port_info 3 /INPUT 1 "lwl";
    .port_info 4 /OUTPUT 32 "reg_write_data";
v0x555e00b23c10_0 .net "byte_offset", 1 0, L_0x555e00b4a530;  alias, 1 drivers
v0x555e00b23cf0_0 .net "data_readdata", 31 0, v0x555e00b2fc40_0;  alias, 1 drivers
v0x555e00b23db0_0 .net "lwl", 0 0, L_0x555e00b4a5d0;  1 drivers
v0x555e00b23e80_0 .net "reg_data_b", 31 0, v0x555e00b28890_0;  alias, 1 drivers
v0x555e00b23f60_0 .var "reg_write_data", 31 0;
E_0x555e00b13190/0 .event edge, v0x555e00b20120_0, v0x555e00b23db0_0, v0x555e00b23cf0_0, v0x555e00b23e80_0;
E_0x555e00b13190/1 .event edge, v0x555e00b23cf0_0, v0x555e00b23cf0_0, v0x555e00b23e80_0, v0x555e00b23e80_0;
E_0x555e00b13190/2 .event edge, v0x555e00b23cf0_0, v0x555e00b23cf0_0, v0x555e00b23e80_0, v0x555e00b23e80_0;
E_0x555e00b13190/3 .event edge, v0x555e00b23cf0_0, v0x555e00b23cf0_0, v0x555e00b23e80_0;
E_0x555e00b13190 .event/or E_0x555e00b13190/0, E_0x555e00b13190/1, E_0x555e00b13190/2, E_0x555e00b13190/3;
S_0x555e00b24130 .scope module, "mux1_1" "mux1" 5 122, 11 1 0, S_0x555e00ae18a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rt";
    .port_info 1 /INPUT 5 "rd";
    .port_info 2 /INPUT 2 "select";
    .port_info 3 /OUTPUT 5 "reg_write_addr";
v0x555e00b243a0_0 .net "rd", 4 0, L_0x555e00b34120;  alias, 1 drivers
v0x555e00b244a0_0 .var "reg_write_addr", 4 0;
v0x555e00b24580_0 .net "rt", 4 0, L_0x555e00b34080;  alias, 1 drivers
v0x555e00b24670_0 .net "select", 1 0, v0x555e00b22ad0_0;  alias, 1 drivers
E_0x555e00b24310 .event edge, v0x555e00b22ad0_0, v0x555e00b22ad0_0, v0x555e00b243a0_0, v0x555e00b24580_0;
S_0x555e00b247f0 .scope module, "mux2_1" "mux2" 5 129, 12 1 0, S_0x555e00ae18a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "reg_data_b";
    .port_info 1 /INPUT 32 "extended_imm";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 32 "alu_input";
v0x555e00b24a50_0 .var "alu_input", 31 0;
v0x555e00b24b60_0 .net "extended_imm", 31 0, L_0x555e00b44e10;  alias, 1 drivers
v0x555e00b24c20_0 .net "reg_data_b", 31 0, v0x555e00b28890_0;  alias, 1 drivers
v0x555e00b24d20_0 .net "select", 0 0, v0x555e00b21eb0_0;  alias, 1 drivers
E_0x555e00b249d0 .event edge, v0x555e00b21eb0_0, v0x555e00b24b60_0, v0x555e00b23e80_0;
S_0x555e00b24e60 .scope module, "mux3_1" "mux3" 5 136, 13 1 0, S_0x555e00ae18a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "aluout";
    .port_info 1 /INPUT 32 "data_readdata";
    .port_info 2 /INPUT 32 "lwlr_data";
    .port_info 3 /INPUT 32 "signextend_data";
    .port_info 4 /INPUT 32 "link_pc";
    .port_info 5 /INPUT 2 "select";
    .port_info 6 /INPUT 1 "islwlr";
    .port_info 7 /OUTPUT 32 "reg_write_data";
v0x555e00b25200_0 .net "aluout", 31 0, v0x555e00b1fc00_0;  alias, 1 drivers
v0x555e00b252e0_0 .net "data_readdata", 31 0, v0x555e00b2fc40_0;  alias, 1 drivers
v0x555e00b253b0_0 .net "islwlr", 0 0, L_0x555e00b45020;  1 drivers
v0x555e00b25480_0 .net "link_pc", 31 0, L_0x555e00b444c0;  alias, 1 drivers
v0x555e00b25540_0 .net "lwlr_data", 31 0, v0x555e00b23f60_0;  alias, 1 drivers
v0x555e00b25650_0 .var "reg_write_data", 31 0;
v0x555e00b25710_0 .net "select", 1 0, v0x555e00b22bb0_0;  alias, 1 drivers
v0x555e00b25800_0 .net "signextend_data", 31 0, v0x555e00b29cc0_0;  alias, 1 drivers
E_0x555e00b25160/0 .event edge, v0x555e00b22bb0_0, v0x555e00b1fc00_0, v0x555e00b253b0_0, v0x555e00b23f60_0;
E_0x555e00b25160/1 .event edge, v0x555e00b23cf0_0, v0x555e00b25800_0, v0x555e00b25480_0;
E_0x555e00b25160 .event/or E_0x555e00b25160/0, E_0x555e00b25160/1;
S_0x555e00b25a10 .scope module, "pc_1" "pc" 5 67, 14 3 0, S_0x555e00ae18a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "new_pc";
    .port_info 1 /OUTPUT 32 "pc";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /INPUT 1 "is_branch";
v0x555e00b25c80_0 .var "branching", 0 0;
v0x555e00b25d60_0 .net "clk", 0 0, v0x555e00b332d0_0;  alias, 1 drivers
v0x555e00b25e50_0 .net "clk_enable", 0 0, v0x555e00b2b3a0_0;  alias, 1 drivers
v0x555e00b25f20_0 .var "intermediate_pc", 31 0;
v0x555e00b25fc0_0 .net "is_branch", 0 0, v0x555e00b22600_0;  alias, 1 drivers
v0x555e00b260b0_0 .net "new_pc", 31 0, v0x555e00b270f0_0;  alias, 1 drivers
v0x555e00b26150_0 .var "pc", 31 0;
v0x555e00b26230_0 .net "reset", 0 0, v0x555e00b338e0_0;  alias, 1 drivers
S_0x555e00b26420 .scope module, "pcnext_1" "pcnext" 5 84, 15 3 0, S_0x555e00ae18a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "extended_imm";
    .port_info 2 /INPUT 26 "j_addr";
    .port_info 3 /INPUT 32 "reg_data_a";
    .port_info 4 /INPUT 2 "pc_sel";
    .port_info 5 /INPUT 1 "is_true";
    .port_info 6 /OUTPUT 32 "link_pc";
    .port_info 7 /OUTPUT 32 "pcnext";
enum0x555e00a76500 .enum4 (2)
   "INCREMENT" 2'b00,
   "BRANCH" 2'b01,
   "JUMP" 2'b10,
   "JR" 2'b11
 ;
L_0x7f00357a5018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x555e00b267a0_0 .net/2u *"_ivl_0", 31 0, L_0x7f00357a5018;  1 drivers
L_0x7f00357a50a8 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x555e00b268a0_0 .net/2u *"_ivl_10", 31 0, L_0x7f00357a50a8;  1 drivers
v0x555e00b26980_0 .net *"_ivl_6", 29 0, L_0x555e00b44380;  1 drivers
L_0x7f00357a5060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555e00b26a40_0 .net *"_ivl_8", 1 0, L_0x7f00357a5060;  1 drivers
v0x555e00b26b20_0 .net "extended_imm", 31 0, L_0x555e00b44e10;  alias, 1 drivers
v0x555e00b26c30_0 .net "is_true", 0 0, v0x555e00b20060_0;  alias, 1 drivers
v0x555e00b26d20_0 .net "j_addr", 25 0, L_0x555e00b33df0;  alias, 1 drivers
v0x555e00b26de0_0 .net "link_pc", 31 0, L_0x555e00b444c0;  alias, 1 drivers
v0x555e00b26ea0_0 .net "pc", 31 0, v0x555e00b26150_0;  alias, 1 drivers
v0x555e00b26f40_0 .net "pc_increment", 31 0, L_0x555e00b442e0;  1 drivers
v0x555e00b27000_0 .net "pc_sel", 1 0, v0x555e00b22910_0;  alias, 1 drivers
v0x555e00b270f0_0 .var "pcnext", 31 0;
v0x555e00b271c0_0 .net "reg_data_a", 31 0, v0x555e00b287d0_0;  alias, 1 drivers
v0x555e00b27290_0 .net "shifted_imm", 31 0, L_0x555e00b44420;  1 drivers
E_0x555e00b25ba0/0 .event edge, v0x555e00b22910_0, v0x555e00b26f40_0, v0x555e00b20060_0, v0x555e00b27290_0;
E_0x555e00b25ba0/1 .event edge, v0x555e00b26d20_0, v0x555e00abc940_0;
E_0x555e00b25ba0 .event/or E_0x555e00b25ba0/0, E_0x555e00b25ba0/1;
L_0x555e00b442e0 .arith/sum 32, v0x555e00b26150_0, L_0x7f00357a5018;
L_0x555e00b44380 .part L_0x555e00b44e10, 0, 30;
L_0x555e00b44420 .concat [ 2 30 0 0], L_0x7f00357a5060, L_0x555e00b44380;
L_0x555e00b444c0 .arith/sum 32, v0x555e00b26150_0, L_0x7f00357a50a8;
S_0x555e00b27450 .scope module, "reg_file_hi_lo_1" "reg_file_hi_lo" 5 171, 16 3 0, S_0x555e00ae18a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "clk_enable";
    .port_info 3 /INPUT 32 "LO_input";
    .port_info 4 /INPUT 32 "HI_input";
    .port_info 5 /INPUT 1 "LO_write_enable";
    .port_info 6 /INPUT 1 "HI_write_enable";
    .port_info 7 /OUTPUT 32 "LO_output";
    .port_info 8 /OUTPUT 32 "HI_output";
v0x555e00b27790_0 .net "HI_input", 31 0, v0x555e00b084e0_0;  alias, 1 drivers
v0x555e00b278a0_0 .var "HI_output", 31 0;
v0x555e00b27970_0 .var "HI_reg", 31 0;
v0x555e00b27a40_0 .net "HI_write_enable", 0 0, v0x555e00b21290_0;  alias, 1 drivers
v0x555e00b27b10_0 .net "LO_input", 31 0, v0x555e00ae8e10_0;  alias, 1 drivers
v0x555e00b27c00_0 .var "LO_output", 31 0;
v0x555e00b27cd0_0 .var "LO_reg", 31 0;
v0x555e00b27d90_0 .net "LO_write_enable", 0 0, v0x555e00b21330_0;  alias, 1 drivers
v0x555e00b27e60_0 .net "clk", 0 0, v0x555e00b332d0_0;  alias, 1 drivers
v0x555e00b27f00_0 .net "clk_enable", 0 0, v0x555e00b2b3a0_0;  alias, 1 drivers
v0x555e00b27fa0_0 .net "reset", 0 0, v0x555e00b338e0_0;  alias, 1 drivers
E_0x555e00b27710 .event edge, v0x555e00b27cd0_0, v0x555e00b27970_0;
S_0x555e00b28190 .scope module, "register_file_1" "register_file" 5 183, 17 3 0, S_0x555e00ae18a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "clk_enable";
    .port_info 3 /INPUT 5 "read_reg1";
    .port_info 4 /INPUT 5 "read_reg2";
    .port_info 5 /OUTPUT 32 "read_data_a";
    .port_info 6 /OUTPUT 32 "read_data_b";
    .port_info 7 /OUTPUT 32 "register_v0";
    .port_info 8 /INPUT 5 "write_reg";
    .port_info 9 /INPUT 1 "write_enable";
    .port_info 10 /INPUT 32 "write_data";
v0x555e00b28b90_2 .array/port v0x555e00b28b90, 2;
L_0x555e00b46480 .functor BUFZ 32, v0x555e00b28b90_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555e00b285b0_0 .net "clk", 0 0, v0x555e00b332d0_0;  alias, 1 drivers
v0x555e00b28670_0 .net "clk_enable", 0 0, v0x555e00b2b3a0_0;  alias, 1 drivers
v0x555e00b28730_0 .var/i "index", 31 0;
v0x555e00b287d0_0 .var "read_data_a", 31 0;
v0x555e00b28890_0 .var "read_data_b", 31 0;
v0x555e00b289f0_0 .net "read_reg1", 4 0, L_0x555e00b33fe0;  alias, 1 drivers
v0x555e00b28ad0_0 .net "read_reg2", 4 0, L_0x555e00b34080;  alias, 1 drivers
v0x555e00b28b90 .array "reg_file", 0 31, 31 0;
v0x555e00b29140_0 .net "register_v0", 31 0, L_0x555e00b46480;  alias, 1 drivers
v0x555e00b29220_0 .net "reset", 0 0, v0x555e00b338e0_0;  alias, 1 drivers
v0x555e00b29350_0 .net "write_data", 31 0, v0x555e00b25650_0;  alias, 1 drivers
v0x555e00b29410_0 .net "write_enable", 0 0, v0x555e00b22c90_0;  alias, 1 drivers
v0x555e00b294b0_0 .net "write_reg", 4 0, v0x555e00b244a0_0;  alias, 1 drivers
v0x555e00b28b90_0 .array/port v0x555e00b28b90, 0;
v0x555e00b28b90_1 .array/port v0x555e00b28b90, 1;
E_0x555e00b28430/0 .event edge, v0x555e00b289f0_0, v0x555e00b28b90_0, v0x555e00b28b90_1, v0x555e00b28b90_2;
v0x555e00b28b90_3 .array/port v0x555e00b28b90, 3;
v0x555e00b28b90_4 .array/port v0x555e00b28b90, 4;
v0x555e00b28b90_5 .array/port v0x555e00b28b90, 5;
v0x555e00b28b90_6 .array/port v0x555e00b28b90, 6;
E_0x555e00b28430/1 .event edge, v0x555e00b28b90_3, v0x555e00b28b90_4, v0x555e00b28b90_5, v0x555e00b28b90_6;
v0x555e00b28b90_7 .array/port v0x555e00b28b90, 7;
v0x555e00b28b90_8 .array/port v0x555e00b28b90, 8;
v0x555e00b28b90_9 .array/port v0x555e00b28b90, 9;
v0x555e00b28b90_10 .array/port v0x555e00b28b90, 10;
E_0x555e00b28430/2 .event edge, v0x555e00b28b90_7, v0x555e00b28b90_8, v0x555e00b28b90_9, v0x555e00b28b90_10;
v0x555e00b28b90_11 .array/port v0x555e00b28b90, 11;
v0x555e00b28b90_12 .array/port v0x555e00b28b90, 12;
v0x555e00b28b90_13 .array/port v0x555e00b28b90, 13;
v0x555e00b28b90_14 .array/port v0x555e00b28b90, 14;
E_0x555e00b28430/3 .event edge, v0x555e00b28b90_11, v0x555e00b28b90_12, v0x555e00b28b90_13, v0x555e00b28b90_14;
v0x555e00b28b90_15 .array/port v0x555e00b28b90, 15;
v0x555e00b28b90_16 .array/port v0x555e00b28b90, 16;
v0x555e00b28b90_17 .array/port v0x555e00b28b90, 17;
v0x555e00b28b90_18 .array/port v0x555e00b28b90, 18;
E_0x555e00b28430/4 .event edge, v0x555e00b28b90_15, v0x555e00b28b90_16, v0x555e00b28b90_17, v0x555e00b28b90_18;
v0x555e00b28b90_19 .array/port v0x555e00b28b90, 19;
v0x555e00b28b90_20 .array/port v0x555e00b28b90, 20;
v0x555e00b28b90_21 .array/port v0x555e00b28b90, 21;
v0x555e00b28b90_22 .array/port v0x555e00b28b90, 22;
E_0x555e00b28430/5 .event edge, v0x555e00b28b90_19, v0x555e00b28b90_20, v0x555e00b28b90_21, v0x555e00b28b90_22;
v0x555e00b28b90_23 .array/port v0x555e00b28b90, 23;
v0x555e00b28b90_24 .array/port v0x555e00b28b90, 24;
v0x555e00b28b90_25 .array/port v0x555e00b28b90, 25;
v0x555e00b28b90_26 .array/port v0x555e00b28b90, 26;
E_0x555e00b28430/6 .event edge, v0x555e00b28b90_23, v0x555e00b28b90_24, v0x555e00b28b90_25, v0x555e00b28b90_26;
v0x555e00b28b90_27 .array/port v0x555e00b28b90, 27;
v0x555e00b28b90_28 .array/port v0x555e00b28b90, 28;
v0x555e00b28b90_29 .array/port v0x555e00b28b90, 29;
v0x555e00b28b90_30 .array/port v0x555e00b28b90, 30;
E_0x555e00b28430/7 .event edge, v0x555e00b28b90_27, v0x555e00b28b90_28, v0x555e00b28b90_29, v0x555e00b28b90_30;
v0x555e00b28b90_31 .array/port v0x555e00b28b90, 31;
E_0x555e00b28430/8 .event edge, v0x555e00b28b90_31, v0x555e00b24580_0;
E_0x555e00b28430 .event/or E_0x555e00b28430/0, E_0x555e00b28430/1, E_0x555e00b28430/2, E_0x555e00b28430/3, E_0x555e00b28430/4, E_0x555e00b28430/5, E_0x555e00b28430/6, E_0x555e00b28430/7, E_0x555e00b28430/8;
S_0x555e00b29700 .scope module, "signextend_1" "signextend" 5 114, 18 3 0, S_0x555e00ae18a0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "immediate";
    .port_info 1 /INPUT 32 "data_readdata";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 32 "extended_imm";
    .port_info 4 /OUTPUT 32 "extended_data";
v0x555e00b29950_0 .net *"_ivl_1", 0 0, L_0x555e00b44a50;  1 drivers
v0x555e00b29a50_0 .net *"_ivl_2", 15 0, L_0x555e00b44af0;  1 drivers
v0x555e00b29b30_0 .net "byte_msb", 0 0, L_0x555e00b44eb0;  1 drivers
v0x555e00b29c00_0 .net "data_readdata", 31 0, v0x555e00b2fc40_0;  alias, 1 drivers
v0x555e00b29cc0_0 .var "extended_data", 31 0;
v0x555e00b29dd0_0 .net "extended_imm", 31 0, L_0x555e00b44e10;  alias, 1 drivers
v0x555e00b29ec0_0 .net "half_msb", 0 0, L_0x555e00b44f80;  1 drivers
v0x555e00b29f80_0 .net "immediate", 15 0, L_0x555e00b33f40;  alias, 1 drivers
v0x555e00b2a060_0 .net "select", 0 0, v0x555e00b22fd0_0;  alias, 1 drivers
E_0x555e00b298c0/0 .event edge, v0x555e00b22fd0_0, v0x555e00b29b30_0, v0x555e00b23cf0_0, v0x555e00b29ec0_0;
E_0x555e00b298c0/1 .event edge, v0x555e00b23cf0_0;
E_0x555e00b298c0 .event/or E_0x555e00b298c0/0, E_0x555e00b298c0/1;
L_0x555e00b44a50 .part L_0x555e00b33f40, 15, 1;
LS_0x555e00b44af0_0_0 .concat [ 1 1 1 1], L_0x555e00b44a50, L_0x555e00b44a50, L_0x555e00b44a50, L_0x555e00b44a50;
LS_0x555e00b44af0_0_4 .concat [ 1 1 1 1], L_0x555e00b44a50, L_0x555e00b44a50, L_0x555e00b44a50, L_0x555e00b44a50;
LS_0x555e00b44af0_0_8 .concat [ 1 1 1 1], L_0x555e00b44a50, L_0x555e00b44a50, L_0x555e00b44a50, L_0x555e00b44a50;
LS_0x555e00b44af0_0_12 .concat [ 1 1 1 1], L_0x555e00b44a50, L_0x555e00b44a50, L_0x555e00b44a50, L_0x555e00b44a50;
L_0x555e00b44af0 .concat [ 4 4 4 4], LS_0x555e00b44af0_0_0, LS_0x555e00b44af0_0_4, LS_0x555e00b44af0_0_8, LS_0x555e00b44af0_0_12;
L_0x555e00b44e10 .concat [ 16 16 0 0], L_0x555e00b33f40, L_0x555e00b44af0;
L_0x555e00b44eb0 .part v0x555e00b2fc40_0, 7, 1;
L_0x555e00b44f80 .part v0x555e00b2fc40_0, 15, 1;
S_0x555e00b2d260 .scope module, "memBus" "harvard_to_avalon" 4 27, 19 1 0, S_0x555e00ac9c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "stall";
    .port_info 3 /INPUT 32 "ip_address";
    .port_info 4 /INPUT 1 "read_ip";
    .port_info 5 /OUTPUT 32 "ip_data";
    .port_info 6 /INPUT 32 "dp_address";
    .port_info 7 /INPUT 32 "writedata";
    .port_info 8 /INPUT 4 "byteenable";
    .port_info 9 /INPUT 1 "read_dp";
    .port_info 10 /INPUT 1 "write_dp";
    .port_info 11 /OUTPUT 32 "dp_data";
    .port_info 12 /INPUT 32 "avl_readdata";
    .port_info 13 /INPUT 1 "avl_waitrequest";
    .port_info 14 /OUTPUT 32 "avl_address";
    .port_info 15 /OUTPUT 4 "avl_byteenable";
    .port_info 16 /OUTPUT 32 "avl_writedata";
    .port_info 17 /OUTPUT 1 "avl_read";
    .port_info 18 /OUTPUT 1 "avl_write";
enum0x555e00988ad0 .enum4 (3)
   "IDLE" 3'b000,
   "INSTR" 3'b011,
   "DATA" 3'b111,
   "CLEAR" 3'b101,
   "ISET" 3'b110,
   "CHILL" 3'b001
 ;
v0x555e00b2f050_0 .net "avl_address", 31 0, v0x555e00b2dbd0_0;  alias, 1 drivers
v0x555e00b2f130_0 .net "avl_byteenable", 3 0, v0x555e00b2dcb0_0;  alias, 1 drivers
v0x555e00b2f1d0_0 .net "avl_read", 0 0, v0x555e00b2dd70_0;  alias, 1 drivers
v0x555e00b2f270_0 .net "avl_readdata", 31 0, v0x555e00b32b50_0;  alias, 1 drivers
v0x555e00b2f310_0 .net "avl_waitrequest", 0 0, v0x555e00b32d90_0;  alias, 1 drivers
v0x555e00b2f3b0_0 .net "avl_write", 0 0, v0x555e00b2e020_0;  alias, 1 drivers
v0x555e00b2f450_0 .net "avl_writedata", 31 0, v0x555e00b2e0e0_0;  alias, 1 drivers
v0x555e00b2f4f0_0 .var "bus_address", 31 0;
v0x555e00b2f590_0 .net "bus_busy", 0 0, v0x555e00b2e1c0_0;  1 drivers
v0x555e00b2f630_0 .var "bus_byteenable", 3 0;
v0x555e00b2f6d0_0 .var "bus_read", 0 0;
v0x555e00b2f770_0 .net "bus_readdata", 31 0, v0x555e00b2e490_0;  1 drivers
v0x555e00b2f810_0 .var "bus_write", 0 0;
v0x555e00b2f8b0_0 .var "bus_writedata", 31 0;
v0x555e00b2f950_0 .net "byteenable", 3 0, v0x555e00b21f70_0;  alias, 1 drivers
v0x555e00b2f9f0_0 .net "clk", 0 0, v0x555e00b332d0_0;  alias, 1 drivers
v0x555e00b2fa90_0 .net "dp_address", 31 0, v0x555e00b2b5c0_0;  alias, 1 drivers
v0x555e00b2fc40_0 .var "dp_data", 31 0;
v0x555e00b2fce0_0 .net "ip_address", 31 0, v0x555e00b2bbd0_0;  alias, 1 drivers
v0x555e00b2fd80_0 .var "ip_data", 31 0;
v0x555e00b2fe20_0 .net "read_dp", 0 0, v0x555e00b22120_0;  alias, 1 drivers
v0x555e00b2ff10_0 .net "read_ip", 0 0, v0x555e00b2bc90_0;  alias, 1 drivers
v0x555e00b2ffb0_0 .net "rst", 0 0, v0x555e00b338e0_0;  alias, 1 drivers
v0x555e00b30050_0 .var "stall", 0 0;
v0x555e00b300f0_0 .var "state", 2 0;
v0x555e00b30190_0 .net "write_dp", 0 0, v0x555e00b221e0_0;  alias, 1 drivers
v0x555e00b30280_0 .net "writedata", 31 0, v0x555e00b2b880_0;  alias, 1 drivers
E_0x555e00b2d500/0 .event edge, v0x555e00b300f0_0, v0x555e00b22120_0, v0x555e00b221e0_0, v0x555e00b2bc90_0;
E_0x555e00b2d500/1 .event edge, v0x555e00b2b5c0_0, v0x555e00b2bbd0_0, v0x555e00b2b880_0, v0x555e00b21f70_0;
E_0x555e00b2d500 .event/or E_0x555e00b2d500/0, E_0x555e00b2d500/1;
S_0x555e00b2d5b0 .scope module, "bus_con" "avl_master_bc" 19 167, 20 1 0, S_0x555e00b2d260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "avl_readdata";
    .port_info 3 /INPUT 1 "avl_waitrequest";
    .port_info 4 /OUTPUT 32 "avl_address";
    .port_info 5 /OUTPUT 4 "avl_byteenable";
    .port_info 6 /OUTPUT 32 "avl_writedata";
    .port_info 7 /OUTPUT 1 "avl_read";
    .port_info 8 /OUTPUT 1 "avl_write";
    .port_info 9 /INPUT 32 "address";
    .port_info 10 /INPUT 32 "write_data";
    .port_info 11 /INPUT 4 "byteenable";
    .port_info 12 /INPUT 1 "read_select";
    .port_info 13 /INPUT 1 "write_select";
    .port_info 14 /OUTPUT 32 "read_data";
    .port_info 15 /OUTPUT 1 "busy";
enum0x555e00989a60 .enum4 (2)
   "IDLE" 2'b00,
   "WAIT" 2'b11
 ;
v0x555e00b2dad0_0 .net "address", 31 0, v0x555e00b2f4f0_0;  1 drivers
v0x555e00b2dbd0_0 .var "avl_address", 31 0;
v0x555e00b2dcb0_0 .var "avl_byteenable", 3 0;
v0x555e00b2dd70_0 .var "avl_read", 0 0;
v0x555e00b2de30_0 .net "avl_readdata", 31 0, v0x555e00b32b50_0;  alias, 1 drivers
v0x555e00b2df60_0 .net "avl_waitrequest", 0 0, v0x555e00b32d90_0;  alias, 1 drivers
v0x555e00b2e020_0 .var "avl_write", 0 0;
v0x555e00b2e0e0_0 .var "avl_writedata", 31 0;
v0x555e00b2e1c0_0 .var "busy", 0 0;
v0x555e00b2e310_0 .net "byteenable", 3 0, v0x555e00b2f630_0;  1 drivers
v0x555e00b2e3f0_0 .net "clk", 0 0, v0x555e00b332d0_0;  alias, 1 drivers
v0x555e00b2e490_0 .var "read_data", 31 0;
v0x555e00b2e570_0 .net "read_select", 0 0, v0x555e00b2f6d0_0;  1 drivers
v0x555e00b2e630_0 .net "rst", 0 0, v0x555e00b338e0_0;  alias, 1 drivers
v0x555e00b2e6d0_0 .var "state", 1 0;
v0x555e00b2e7b0_0 .var "tmp_addr", 31 0;
v0x555e00b2e890_0 .var "tmp_ben", 3 0;
v0x555e00b2e970_0 .var "tmp_r", 0 0;
v0x555e00b2ea30_0 .var "tmp_rdata", 31 0;
v0x555e00b2eb10_0 .var "tmp_w", 0 0;
v0x555e00b2ebd0_0 .var "tmp_wdata", 31 0;
v0x555e00b2ecb0_0 .net "write_data", 31 0, v0x555e00b2f8b0_0;  1 drivers
v0x555e00b2ed90_0 .net "write_select", 0 0, v0x555e00b2f810_0;  1 drivers
E_0x555e00b2d9d0/0 .event edge, v0x555e00b2e6d0_0, v0x555e00b2dad0_0, v0x555e00b2ecb0_0, v0x555e00b2ea30_0;
E_0x555e00b2d9d0/1 .event edge, v0x555e00b2e570_0, v0x555e00b2ed90_0, v0x555e00b2e310_0, v0x555e00b2e7b0_0;
E_0x555e00b2d9d0/2 .event edge, v0x555e00b2ebd0_0, v0x555e00b2df60_0, v0x555e00b2de30_0, v0x555e00b2e970_0;
E_0x555e00b2d9d0/3 .event edge, v0x555e00b2eb10_0, v0x555e00b2e890_0;
E_0x555e00b2d9d0 .event/or E_0x555e00b2d9d0/0, E_0x555e00b2d9d0/1, E_0x555e00b2d9d0/2, E_0x555e00b2d9d0/3;
S_0x555e00b31c20 .scope module, "avlMem" "avl_slave_mem" 3 61, 21 1 0, S_0x555e00ac8740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 4 "byteenable";
    .port_info 4 /INPUT 32 "writedata";
    .port_info 5 /INPUT 1 "read";
    .port_info 6 /INPUT 1 "write";
    .port_info 7 /OUTPUT 32 "readdata";
    .port_info 8 /OUTPUT 1 "waitrequest";
P_0x555e00b31e20 .param/l "BLOCK_SIZE" 0 21 20, +C4<00000000000000000010000000000000>;
P_0x555e00b31e60 .param/str "DATA_INIT_FILE" 0 21 19, "\000";
P_0x555e00b31ea0 .param/str "INSTR_INIT_FILE" 0 21 18, "test/1-binary/andi/andi_1.hex.txt";
enum0x555e00962460 .enum4 (2)
   "IDLE" 2'b00,
   "BUSY" 2'b11,
   "CHILL" 2'b01
 ;
v0x555e00b324f0_0 .net "address", 31 0, v0x555e00b2dbd0_0;  alias, 1 drivers
v0x555e00b325d0_0 .net "byteenable", 3 0, v0x555e00b2dcb0_0;  alias, 1 drivers
v0x555e00b32690_0 .net "clk", 0 0, v0x555e00b332d0_0;  alias, 1 drivers
v0x555e00b32840 .array "data", 0 8191, 7 0;
v0x555e00b328e0 .array "init_b2", 0 2047, 31 0;
v0x555e00b329f0 .array "instr", 0 8191, 7 0;
v0x555e00b32ab0_0 .net "read", 0 0, v0x555e00b2dd70_0;  alias, 1 drivers
v0x555e00b32b50_0 .var "readdata", 31 0;
v0x555e00b32c10_0 .net "rst", 0 0, v0x555e00b338e0_0;  alias, 1 drivers
v0x555e00b32cb0_0 .var "state", 1 0;
v0x555e00b32d90_0 .var "waitrequest", 0 0;
v0x555e00b32e30_0 .net "write", 0 0, v0x555e00b2e020_0;  alias, 1 drivers
v0x555e00b32ed0_0 .net "writedata", 31 0, v0x555e00b2e0e0_0;  alias, 1 drivers
E_0x555e00b32040 .event edge, v0x555e00b32cb0_0, v0x555e00b2dd70_0, v0x555e00b2e020_0;
S_0x555e00b32240 .scope begin, "$unm_blk_9" "$unm_blk_9" 21 31, 21 31 0, S_0x555e00b31c20;
 .timescale 0 0;
v0x555e00b323f0_0 .var/i "i", 31 0;
    .scope S_0x555e00b31c20;
T_0 ;
    %fork t_1, S_0x555e00b32240;
    %jmp t_0;
    .scope S_0x555e00b32240;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555e00b323f0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x555e00b323f0_0;
    %cmpi/s 8192, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x555e00b323f0_0;
    %store/vec4a v0x555e00b32840, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x555e00b323f0_0;
    %store/vec4a v0x555e00b329f0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x555e00b323f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x555e00b323f0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call/w 21 38 "$readmemh", P_0x555e00b31ea0, v0x555e00b328e0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555e00b323f0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x555e00b323f0_0;
    %cmpi/s 2048, 0, 32;
    %jmp/0xz T_0.3, 5;
    %ix/getv/s 4, v0x555e00b323f0_0;
    %load/vec4a v0x555e00b328e0, 4;
    %pad/u 8;
    %load/vec4 v0x555e00b323f0_0;
    %pad/s 64;
    %muli 4, 0, 64;
    %ix/vec4/s 4;
    %store/vec4a v0x555e00b329f0, 4, 0;
    %ix/getv/s 4, v0x555e00b323f0_0;
    %load/vec4a v0x555e00b328e0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 8;
    %load/vec4 v0x555e00b323f0_0;
    %pad/s 65;
    %muli 4, 0, 65;
    %addi 1, 0, 65;
    %ix/vec4/s 4;
    %store/vec4a v0x555e00b329f0, 4, 0;
    %ix/getv/s 4, v0x555e00b323f0_0;
    %load/vec4a v0x555e00b328e0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 8;
    %load/vec4 v0x555e00b323f0_0;
    %pad/s 65;
    %muli 4, 0, 65;
    %addi 2, 0, 65;
    %ix/vec4/s 4;
    %store/vec4a v0x555e00b329f0, 4, 0;
    %ix/getv/s 4, v0x555e00b323f0_0;
    %load/vec4a v0x555e00b328e0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 8;
    %load/vec4 v0x555e00b323f0_0;
    %pad/s 65;
    %muli 4, 0, 65;
    %addi 3, 0, 65;
    %ix/vec4/s 4;
    %store/vec4a v0x555e00b329f0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x555e00b323f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x555e00b323f0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555e00b32b50_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b32d90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555e00b32cb0_0, 0, 2;
    %end;
    .scope S_0x555e00b31c20;
t_0 %join;
    %end;
    .thread T_0;
    .scope S_0x555e00b31c20;
T_1 ;
Ewait_0 .event/or E_0x555e00b32040, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x555e00b32cb0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x555e00b32ab0_0;
    %load/vec4 v0x555e00b32e30_0;
    %xor;
    %store/vec4 v0x555e00b32d90_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x555e00b32cb0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b32d90_0, 0, 1;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x555e00b32cb0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b32d90_0, 0, 1;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x555e00b31c20;
T_2 ;
    %wait E_0x555e00b124f0;
    %load/vec4 v0x555e00b32c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555e00b32b50_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555e00b32b50_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555e00b32b50_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555e00b32b50_0, 4, 5;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555e00b32cb0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x555e00b32cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0x555e00b32ab0_0;
    %load/vec4 v0x555e00b32e30_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x555e00b32cb0_0, 0;
T_2.6 ;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x555e00b32ab0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555e00b32e30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x555e00b324f0_0;
    %cmpi/u 3217031168, 0, 32;
    %jmp/0xz  T_2.10, 5;
    %load/vec4 v0x555e00b325d0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.12, 8;
    %ix/getv 4, v0x555e00b324f0_0;
    %load/vec4a v0x555e00b32840, 4;
    %jmp/1 T_2.13, 8;
T_2.12 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.13, 8;
 ; End of false expr.
    %blend;
T_2.13;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555e00b32b50_0, 4, 5;
    %load/vec4 v0x555e00b325d0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.14, 8;
    %load/vec4 v0x555e00b324f0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x555e00b32840, 4;
    %jmp/1 T_2.15, 8;
T_2.14 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.15, 8;
 ; End of false expr.
    %blend;
T_2.15;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555e00b32b50_0, 4, 5;
    %load/vec4 v0x555e00b325d0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.16, 8;
    %load/vec4 v0x555e00b324f0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x555e00b32840, 4;
    %jmp/1 T_2.17, 8;
T_2.16 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.17, 8;
 ; End of false expr.
    %blend;
T_2.17;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555e00b32b50_0, 4, 5;
    %load/vec4 v0x555e00b325d0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.18, 8;
    %load/vec4 v0x555e00b324f0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x555e00b32840, 4;
    %jmp/1 T_2.19, 8;
T_2.18 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.19, 8;
 ; End of false expr.
    %blend;
T_2.19;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555e00b32b50_0, 4, 5;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v0x555e00b325d0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.20, 8;
    %load/vec4 v0x555e00b324f0_0;
    %pad/u 33;
    %subi 3217031168, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x555e00b329f0, 4;
    %jmp/1 T_2.21, 8;
T_2.20 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.21, 8;
 ; End of false expr.
    %blend;
T_2.21;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555e00b32b50_0, 4, 5;
    %load/vec4 v0x555e00b325d0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.22, 8;
    %load/vec4 v0x555e00b324f0_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 1, 0, 2;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x555e00b329f0, 4;
    %jmp/1 T_2.23, 8;
T_2.22 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.23, 8;
 ; End of false expr.
    %blend;
T_2.23;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555e00b32b50_0, 4, 5;
    %load/vec4 v0x555e00b325d0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.24, 8;
    %load/vec4 v0x555e00b324f0_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 2, 0, 2;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x555e00b329f0, 4;
    %jmp/1 T_2.25, 8;
T_2.24 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.25, 8;
 ; End of false expr.
    %blend;
T_2.25;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555e00b32b50_0, 4, 5;
    %load/vec4 v0x555e00b325d0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.26, 8;
    %load/vec4 v0x555e00b324f0_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 3, 0, 2;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x555e00b329f0, 4;
    %jmp/1 T_2.27, 8;
T_2.26 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.27, 8;
 ; End of false expr.
    %blend;
T_2.27;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555e00b32b50_0, 4, 5;
T_2.11 ;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0x555e00b32ab0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555e00b32e30_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.28, 8;
    %load/vec4 v0x555e00b324f0_0;
    %cmpi/u 3217031168, 0, 32;
    %jmp/0xz  T_2.30, 5;
    %load/vec4 v0x555e00b325d0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.32, 8;
    %load/vec4 v0x555e00b32ed0_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_2.33, 8;
T_2.32 ; End of true expr.
    %ix/getv 4, v0x555e00b324f0_0;
    %load/vec4a v0x555e00b32840, 4;
    %jmp/0 T_2.33, 8;
 ; End of false expr.
    %blend;
T_2.33;
    %ix/getv 3, v0x555e00b324f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e00b32840, 0, 4;
    %load/vec4 v0x555e00b325d0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.34, 8;
    %load/vec4 v0x555e00b32ed0_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_2.35, 8;
T_2.34 ; End of true expr.
    %load/vec4 v0x555e00b324f0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x555e00b32840, 4;
    %jmp/0 T_2.35, 8;
 ; End of false expr.
    %blend;
T_2.35;
    %load/vec4 v0x555e00b324f0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e00b32840, 0, 4;
    %load/vec4 v0x555e00b325d0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.36, 8;
    %load/vec4 v0x555e00b32ed0_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_2.37, 8;
T_2.36 ; End of true expr.
    %load/vec4 v0x555e00b324f0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x555e00b32840, 4;
    %jmp/0 T_2.37, 8;
 ; End of false expr.
    %blend;
T_2.37;
    %load/vec4 v0x555e00b324f0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e00b32840, 0, 4;
    %load/vec4 v0x555e00b325d0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.38, 8;
    %load/vec4 v0x555e00b32ed0_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_2.39, 8;
T_2.38 ; End of true expr.
    %load/vec4 v0x555e00b324f0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x555e00b32840, 4;
    %jmp/0 T_2.39, 8;
 ; End of false expr.
    %blend;
T_2.39;
    %load/vec4 v0x555e00b324f0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e00b32840, 0, 4;
    %jmp T_2.31;
T_2.30 ;
    %load/vec4 v0x555e00b325d0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.40, 8;
    %load/vec4 v0x555e00b32ed0_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_2.41, 8;
T_2.40 ; End of true expr.
    %load/vec4 v0x555e00b324f0_0;
    %pad/u 33;
    %subi 3217031168, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x555e00b329f0, 4;
    %jmp/0 T_2.41, 8;
 ; End of false expr.
    %blend;
T_2.41;
    %load/vec4 v0x555e00b324f0_0;
    %pad/u 33;
    %subi 3217031168, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e00b329f0, 0, 4;
    %load/vec4 v0x555e00b325d0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.42, 8;
    %load/vec4 v0x555e00b32ed0_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_2.43, 8;
T_2.42 ; End of true expr.
    %load/vec4 v0x555e00b324f0_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 1, 0, 2;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x555e00b329f0, 4;
    %jmp/0 T_2.43, 8;
 ; End of false expr.
    %blend;
T_2.43;
    %load/vec4 v0x555e00b324f0_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 1, 0, 2;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e00b329f0, 0, 4;
    %load/vec4 v0x555e00b325d0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.44, 8;
    %load/vec4 v0x555e00b32ed0_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_2.45, 8;
T_2.44 ; End of true expr.
    %load/vec4 v0x555e00b324f0_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 2, 0, 2;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x555e00b329f0, 4;
    %jmp/0 T_2.45, 8;
 ; End of false expr.
    %blend;
T_2.45;
    %load/vec4 v0x555e00b324f0_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 2, 0, 2;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e00b329f0, 0, 4;
    %load/vec4 v0x555e00b325d0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.46, 8;
    %load/vec4 v0x555e00b32ed0_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_2.47, 8;
T_2.46 ; End of true expr.
    %load/vec4 v0x555e00b324f0_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 3, 0, 2;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x555e00b329f0, 4;
    %jmp/0 T_2.47, 8;
 ; End of false expr.
    %blend;
T_2.47;
    %load/vec4 v0x555e00b324f0_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 3, 0, 2;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e00b329f0, 0, 4;
T_2.31 ;
T_2.28 ;
T_2.9 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555e00b32cb0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555e00b32cb0_0, 0;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x555e00b2d5b0;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555e00b2e6d0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555e00b2ea30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555e00b2dbd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555e00b2e0e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b2dd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b2e020_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555e00b2e7b0_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555e00b2e890_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b2e970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b2eb10_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x555e00b2d5b0;
T_4 ;
Ewait_1 .event/or E_0x555e00b2d9d0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x555e00b2e6d0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x555e00b2dad0_0;
    %store/vec4 v0x555e00b2dbd0_0, 0, 32;
    %load/vec4 v0x555e00b2ecb0_0;
    %store/vec4 v0x555e00b2e0e0_0, 0, 32;
    %load/vec4 v0x555e00b2ea30_0;
    %store/vec4 v0x555e00b2e490_0, 0, 32;
    %load/vec4 v0x555e00b2e570_0;
    %store/vec4 v0x555e00b2dd70_0, 0, 1;
    %load/vec4 v0x555e00b2ed90_0;
    %store/vec4 v0x555e00b2e020_0, 0, 1;
    %load/vec4 v0x555e00b2e310_0;
    %store/vec4 v0x555e00b2dcb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b2e1c0_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x555e00b2e6d0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x555e00b2e7b0_0;
    %store/vec4 v0x555e00b2dbd0_0, 0, 32;
    %load/vec4 v0x555e00b2ebd0_0;
    %store/vec4 v0x555e00b2e0e0_0, 0, 32;
    %load/vec4 v0x555e00b2df60_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.4, 8;
    %load/vec4 v0x555e00b2ea30_0;
    %jmp/1 T_4.5, 8;
T_4.4 ; End of true expr.
    %load/vec4 v0x555e00b2de30_0;
    %jmp/0 T_4.5, 8;
 ; End of false expr.
    %blend;
T_4.5;
    %store/vec4 v0x555e00b2e490_0, 0, 32;
    %load/vec4 v0x555e00b2e970_0;
    %store/vec4 v0x555e00b2dd70_0, 0, 1;
    %load/vec4 v0x555e00b2eb10_0;
    %store/vec4 v0x555e00b2e020_0, 0, 1;
    %load/vec4 v0x555e00b2e890_0;
    %store/vec4 v0x555e00b2dcb0_0, 0, 4;
    %load/vec4 v0x555e00b2df60_0;
    %store/vec4 v0x555e00b2e1c0_0, 0, 1;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x555e00b2d5b0;
T_5 ;
    %wait E_0x555e00b124f0;
    %load/vec4 v0x555e00b2e630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555e00b2e7b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555e00b2ea30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555e00b2ebd0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x555e00b2e890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555e00b2e970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555e00b2eb10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555e00b2e6d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x555e00b2e6d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x555e00b2e570_0;
    %assign/vec4 v0x555e00b2e970_0, 0;
    %load/vec4 v0x555e00b2ed90_0;
    %assign/vec4 v0x555e00b2eb10_0, 0;
    %load/vec4 v0x555e00b2dad0_0;
    %assign/vec4 v0x555e00b2e7b0_0, 0;
    %load/vec4 v0x555e00b2ecb0_0;
    %assign/vec4 v0x555e00b2ebd0_0, 0;
    %load/vec4 v0x555e00b2e310_0;
    %assign/vec4 v0x555e00b2e890_0, 0;
    %load/vec4 v0x555e00b2e570_0;
    %load/vec4 v0x555e00b2ed90_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x555e00b2e6d0_0, 0;
T_5.5 ;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0x555e00b2df60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.7, 4;
    %load/vec4 v0x555e00b2e970_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.9, 4;
    %load/vec4 v0x555e00b2de30_0;
    %assign/vec4 v0x555e00b2ea30_0, 0;
T_5.9 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555e00b2e6d0_0, 0;
T_5.7 ;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x555e00b2d260;
T_6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555e00b300f0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555e00b2f4f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555e00b2f8b0_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555e00b2f630_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b2f6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b2f810_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555e00b2fd80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555e00b2fc40_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b30050_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x555e00b2d260;
T_7 ;
Ewait_2 .event/or E_0x555e00b2d500, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x555e00b300f0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x555e00b2fe20_0;
    %load/vec4 v0x555e00b30190_0;
    %xor;
    %load/vec4 v0x555e00b2ff10_0;
    %or;
    %store/vec4 v0x555e00b30050_0, 0, 1;
    %load/vec4 v0x555e00b2fe20_0;
    %load/vec4 v0x555e00b30190_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %load/vec4 v0x555e00b2fa90_0;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x555e00b2fce0_0;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %store/vec4 v0x555e00b2f4f0_0, 0, 32;
    %load/vec4 v0x555e00b2fe20_0;
    %load/vec4 v0x555e00b30190_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.4, 8;
    %load/vec4 v0x555e00b30280_0;
    %jmp/1 T_7.5, 8;
T_7.4 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.5, 8;
 ; End of false expr.
    %blend;
T_7.5;
    %store/vec4 v0x555e00b2f8b0_0, 0, 32;
    %load/vec4 v0x555e00b2fe20_0;
    %load/vec4 v0x555e00b30190_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.6, 8;
    %load/vec4 v0x555e00b2f950_0;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %pushi/vec4 15, 0, 4;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %store/vec4 v0x555e00b2f630_0, 0, 4;
    %load/vec4 v0x555e00b2fe20_0;
    %load/vec4 v0x555e00b30190_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.8, 8;
    %load/vec4 v0x555e00b2fe20_0;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %load/vec4 v0x555e00b2ff10_0;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %store/vec4 v0x555e00b2f6d0_0, 0, 1;
    %load/vec4 v0x555e00b2fe20_0;
    %load/vec4 v0x555e00b30190_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.10, 8;
    %load/vec4 v0x555e00b30190_0;
    %jmp/1 T_7.11, 8;
T_7.10 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.11, 8;
 ; End of false expr.
    %blend;
T_7.11;
    %store/vec4 v0x555e00b2f810_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x555e00b300f0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_7.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b30050_0, 0, 1;
    %load/vec4 v0x555e00b2fce0_0;
    %store/vec4 v0x555e00b2f4f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555e00b2f8b0_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555e00b2f630_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b2f6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b2f810_0, 0, 1;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x555e00b300f0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_7.14, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b30050_0, 0, 1;
    %load/vec4 v0x555e00b2fa90_0;
    %store/vec4 v0x555e00b2f4f0_0, 0, 32;
    %load/vec4 v0x555e00b30280_0;
    %store/vec4 v0x555e00b2f8b0_0, 0, 32;
    %load/vec4 v0x555e00b2f950_0;
    %store/vec4 v0x555e00b2f630_0, 0, 4;
    %load/vec4 v0x555e00b2fe20_0;
    %store/vec4 v0x555e00b2f6d0_0, 0, 1;
    %load/vec4 v0x555e00b30190_0;
    %store/vec4 v0x555e00b2f810_0, 0, 1;
    %jmp T_7.15;
T_7.14 ;
    %load/vec4 v0x555e00b300f0_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_7.16, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b30050_0, 0, 1;
    %load/vec4 v0x555e00b2fce0_0;
    %store/vec4 v0x555e00b2f4f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555e00b2f8b0_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555e00b2f630_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b2f6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b2f810_0, 0, 1;
    %jmp T_7.17;
T_7.16 ;
    %load/vec4 v0x555e00b300f0_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_7.18, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b30050_0, 0, 1;
    %load/vec4 v0x555e00b2fce0_0;
    %store/vec4 v0x555e00b2f4f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555e00b2f8b0_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555e00b2f630_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b2f6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b2f810_0, 0, 1;
    %jmp T_7.19;
T_7.18 ;
    %load/vec4 v0x555e00b300f0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_7.20, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b30050_0, 0, 1;
    %load/vec4 v0x555e00b2fe20_0;
    %load/vec4 v0x555e00b30190_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.22, 8;
    %load/vec4 v0x555e00b2fa90_0;
    %jmp/1 T_7.23, 8;
T_7.22 ; End of true expr.
    %load/vec4 v0x555e00b2fce0_0;
    %jmp/0 T_7.23, 8;
 ; End of false expr.
    %blend;
T_7.23;
    %store/vec4 v0x555e00b2f4f0_0, 0, 32;
    %load/vec4 v0x555e00b2fe20_0;
    %load/vec4 v0x555e00b30190_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.24, 8;
    %load/vec4 v0x555e00b30280_0;
    %jmp/1 T_7.25, 8;
T_7.24 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.25, 8;
 ; End of false expr.
    %blend;
T_7.25;
    %store/vec4 v0x555e00b2f8b0_0, 0, 32;
    %load/vec4 v0x555e00b2fe20_0;
    %load/vec4 v0x555e00b30190_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.26, 8;
    %load/vec4 v0x555e00b2f950_0;
    %jmp/1 T_7.27, 8;
T_7.26 ; End of true expr.
    %pushi/vec4 15, 0, 4;
    %jmp/0 T_7.27, 8;
 ; End of false expr.
    %blend;
T_7.27;
    %store/vec4 v0x555e00b2f630_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b2f6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b2f810_0, 0, 1;
T_7.20 ;
T_7.19 ;
T_7.17 ;
T_7.15 ;
T_7.13 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x555e00b2d260;
T_8 ;
    %wait E_0x555e00b124f0;
    %load/vec4 v0x555e00b2ffb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555e00b300f0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555e00b2f4f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555e00b2f8b0_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555e00b2f630_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b2f6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b2f810_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555e00b2fd80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555e00b2fc40_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b30050_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x555e00b300f0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x555e00b2fe20_0;
    %load/vec4 v0x555e00b30190_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x555e00b300f0_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x555e00b2ff10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x555e00b300f0_0, 0;
T_8.6 ;
T_8.5 ;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x555e00b300f0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_8.8, 4;
    %load/vec4 v0x555e00b2f590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %load/vec4 v0x555e00b2f770_0;
    %assign/vec4 v0x555e00b2fd80_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x555e00b300f0_0, 0;
T_8.10 ;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0x555e00b300f0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_8.12, 4;
    %load/vec4 v0x555e00b2f590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.14, 8;
    %load/vec4 v0x555e00b2fe20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.16, 8;
    %load/vec4 v0x555e00b2f770_0;
    %assign/vec4 v0x555e00b2fc40_0, 0;
    %jmp T_8.17;
T_8.16 ;
    %load/vec4 v0x555e00b30190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.18, 8;
    %load/vec4 v0x555e00b30280_0;
    %assign/vec4 v0x555e00b2fc40_0, 0;
T_8.18 ;
T_8.17 ;
    %load/vec4 v0x555e00b2ff10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.20, 8;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x555e00b300f0_0, 0;
    %jmp T_8.21;
T_8.20 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x555e00b300f0_0, 0;
T_8.21 ;
T_8.14 ;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v0x555e00b300f0_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_8.22, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x555e00b300f0_0, 0;
    %jmp T_8.23;
T_8.22 ;
    %load/vec4 v0x555e00b300f0_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_8.24, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x555e00b300f0_0, 0;
    %jmp T_8.25;
T_8.24 ;
    %load/vec4 v0x555e00b300f0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_8.26, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555e00b300f0_0, 0;
T_8.26 ;
T_8.25 ;
T_8.23 ;
T_8.13 ;
T_8.9 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x555e00b25a10;
T_9 ;
    %pushi/vec4 3217031168, 0, 32;
    %store/vec4 v0x555e00b26150_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0x555e00b25a10;
T_10 ;
    %wait E_0x555e00b124f0;
    %load/vec4 v0x555e00b26230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x555e00b26150_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x555e00b25e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x555e00b25fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x555e00b26150_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x555e00b26150_0, 0;
    %load/vec4 v0x555e00b260b0_0;
    %assign/vec4 v0x555e00b25f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555e00b25c80_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x555e00b25c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x555e00b26150_0;
    %load/vec4 v0x555e00b25f20_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_10.8, 8;
    %load/vec4 v0x555e00b260b0_0;
    %jmp/1 T_10.9, 8;
T_10.8 ; End of true expr.
    %load/vec4 v0x555e00b25f20_0;
    %jmp/0 T_10.9, 8;
 ; End of false expr.
    %blend;
T_10.9;
    %assign/vec4 v0x555e00b26150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555e00b25c80_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x555e00b260b0_0;
    %assign/vec4 v0x555e00b26150_0, 0;
T_10.7 ;
T_10.5 ;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x555e00b23290;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555e00b23660_0, 0, 32;
    %end;
    .thread T_11;
    .scope S_0x555e00b23290;
T_12 ;
    %wait E_0x555e00b124f0;
    %load/vec4 v0x555e00b237d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555e00b23660_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x555e00b23570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x555e00b23730_0;
    %assign/vec4 v0x555e00b23660_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x555e00b26420;
T_13 ;
    %load/vec4 v0x555e00b26f40_0;
    %store/vec4 v0x555e00b270f0_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_0x555e00b26420;
T_14 ;
Ewait_3 .event/or E_0x555e00b25ba0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x555e00b27000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %jmp T_14.4;
T_14.0 ;
    %load/vec4 v0x555e00b26f40_0;
    %store/vec4 v0x555e00b270f0_0, 0, 32;
    %jmp T_14.4;
T_14.1 ;
    %load/vec4 v0x555e00b26c30_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.5, 8;
    %load/vec4 v0x555e00b26f40_0;
    %load/vec4 v0x555e00b27290_0;
    %parti/s 18, 0, 2;
    %pad/u 32;
    %add;
    %jmp/1 T_14.6, 8;
T_14.5 ; End of true expr.
    %load/vec4 v0x555e00b26f40_0;
    %jmp/0 T_14.6, 8;
 ; End of false expr.
    %blend;
T_14.6;
    %store/vec4 v0x555e00b270f0_0, 0, 32;
    %jmp T_14.4;
T_14.2 ;
    %load/vec4 v0x555e00b26d20_0;
    %pad/u 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x555e00b26f40_0;
    %pushi/vec4 4026531840, 0, 32;
    %and;
    %or;
    %store/vec4 v0x555e00b270f0_0, 0, 32;
    %jmp T_14.4;
T_14.3 ;
    %load/vec4 v0x555e00b271c0_0;
    %store/vec4 v0x555e00b270f0_0, 0, 32;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x555e00b21a20;
T_15 ;
Ewait_4 .event/or E_0x555e00998440, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x555e00b22460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_15.14, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_15.15, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_15.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_15.17, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_15.18, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b21eb0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555e00b22ad0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555e00b22bb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b22c90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555e00b22910_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555e00b21f70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b22120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b221e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555e00b22830_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b22600_0, 0, 1;
    %jmp T_15.20;
T_15.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b21eb0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555e00b22ad0_0, 0, 2;
    %load/vec4 v0x555e00b222a0_0;
    %cmpi/e 9, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_15.21, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_15.22, 8;
T_15.21 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_15.22, 8;
 ; End of false expr.
    %blend;
T_15.22;
    %store/vec4 v0x555e00b22bb0_0, 0, 2;
    %load/vec4 v0x555e00b222a0_0;
    %cmpi/e 8, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555e00b222a0_0;
    %parti/s 1, 5, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555e00b222a0_0;
    %parti/s 1, 4, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_15.23, 9;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_15.24, 9;
T_15.23 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_15.24, 9;
 ; End of false expr.
    %blend;
T_15.24;
    %store/vec4 v0x555e00b22c90_0, 0, 1;
    %load/vec4 v0x555e00b222a0_0;
    %cmpi/e 8, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555e00b222a0_0;
    %parti/s 1, 5, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555e00b222a0_0;
    %parti/s 1, 4, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_15.25, 9;
    %load/vec4 v0x555e00b222a0_0;
    %pushi/vec4 16, 0, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x555e00b222a0_0;
    %pushi/vec4 18, 0, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.27, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b22c90_0, 0, 1;
    %jmp T_15.28;
T_15.27 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b22c90_0, 0, 1;
T_15.28 ;
    %jmp T_15.26;
T_15.25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b22c90_0, 0, 1;
T_15.26 ;
    %load/vec4 v0x555e00b222a0_0;
    %cmpi/e 8, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555e00b222a0_0;
    %cmpi/e 9, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_15.29, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_15.30, 8;
T_15.29 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_15.30, 8;
 ; End of false expr.
    %blend;
T_15.30;
    %store/vec4 v0x555e00b22910_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555e00b21f70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b22120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b221e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555e00b22830_0, 0, 2;
    %load/vec4 v0x555e00b222a0_0;
    %cmpi/e 8, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555e00b222a0_0;
    %cmpi/e 9, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_15.31, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_15.32, 8;
T_15.31 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.32, 8;
 ; End of false expr.
    %blend;
T_15.32;
    %store/vec4 v0x555e00b22600_0, 0, 1;
    %jmp T_15.20;
T_15.1 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x555e00b22ad0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x555e00b22bb0_0, 0, 2;
    %load/vec4 v0x555e00b22ef0_0;
    %parti/s 1, 4, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555e00b226a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_15.33, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_15.34, 8;
T_15.33 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.34, 8;
 ; End of false expr.
    %blend;
T_15.34;
    %store/vec4 v0x555e00b22c90_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555e00b22910_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b22120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b221e0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555e00b21f70_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555e00b22830_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b22600_0, 0, 1;
    %jmp T_15.20;
T_15.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b21eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b22c90_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555e00b22910_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555e00b21f70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b22120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b221e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555e00b22830_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b22600_0, 0, 1;
    %jmp T_15.20;
T_15.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b21eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b22c90_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555e00b22910_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555e00b21f70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b22120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b221e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555e00b22830_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b22600_0, 0, 1;
    %jmp T_15.20;
T_15.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b21eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b22c90_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555e00b22910_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555e00b21f70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b22120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b221e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555e00b22830_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b22600_0, 0, 1;
    %jmp T_15.20;
T_15.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b21eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b22c90_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555e00b22910_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555e00b21f70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b22120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b221e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555e00b22830_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b22600_0, 0, 1;
    %jmp T_15.20;
T_15.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555e00b22ad0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x555e00b22bb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b21eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b22c90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555e00b22910_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555e00b21f70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b22120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b221e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b22fd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555e00b22830_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b22600_0, 0, 1;
    %jmp T_15.20;
T_15.7 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555e00b22ad0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x555e00b22bb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b21eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b22c90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555e00b22910_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x555e00b21f70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b22120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b221e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b22fd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555e00b22830_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b22600_0, 0, 1;
    %jmp T_15.20;
T_15.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555e00b22ad0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555e00b22bb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b21eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b22c90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555e00b22910_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555e00b21f70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b22120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b221e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555e00b22830_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b22600_0, 0, 1;
    %jmp T_15.20;
T_15.9 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555e00b22ad0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555e00b22bb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b21eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b22c90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555e00b22910_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x555e00b21f70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b22120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b221e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555e00b22830_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b22600_0, 0, 1;
    %jmp T_15.20;
T_15.10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555e00b22ad0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555e00b22bb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b21eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b22c90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555e00b22910_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555e00b21f70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b22120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b221e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555e00b22830_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b22600_0, 0, 1;
    %jmp T_15.20;
T_15.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b21eb0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555e00b22ad0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555e00b22bb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b22c90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555e00b22910_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555e00b21f70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b22120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b221e0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x555e00b22830_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b22600_0, 0, 1;
    %jmp T_15.20;
T_15.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b21eb0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555e00b22ad0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555e00b22bb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b22c90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555e00b22910_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555e00b21f70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b22120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b221e0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x555e00b22830_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b22600_0, 0, 1;
    %jmp T_15.20;
T_15.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b21eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b22c90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555e00b22910_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555e00b21f70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b22120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b221e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555e00b22830_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b22600_0, 0, 1;
    %jmp T_15.20;
T_15.14 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555e00b22ad0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555e00b22bb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b21eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b22c90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555e00b22910_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555e00b21f70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b22120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b221e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555e00b22830_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b22600_0, 0, 1;
    %jmp T_15.20;
T_15.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b21eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b22c90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555e00b22910_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555e00b21f70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b22120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b221e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555e00b22830_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b22600_0, 0, 1;
    %jmp T_15.20;
T_15.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b21eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b22c90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555e00b22910_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x555e00b21f70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b22120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b221e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555e00b22830_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b22600_0, 0, 1;
    %jmp T_15.20;
T_15.17 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x555e00b22910_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b22c90_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555e00b21f70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b22120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b221e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555e00b22830_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b22600_0, 0, 1;
    %jmp T_15.20;
T_15.18 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x555e00b22910_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x555e00b22ad0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x555e00b22bb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b22c90_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555e00b21f70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b22120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b221e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555e00b22830_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b22600_0, 0, 1;
    %jmp T_15.20;
T_15.20 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x555e00b29700;
T_16 ;
Ewait_5 .event/or E_0x555e00b298c0, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0x555e00b2a060_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0x555e00b29b30_0;
    %replicate 24;
    %load/vec4 v0x555e00b29c00_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555e00b29cc0_0, 0, 32;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x555e00b29ec0_0;
    %replicate 16;
    %load/vec4 v0x555e00b29c00_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555e00b29cc0_0, 0, 32;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x555e00b24130;
T_17 ;
Ewait_6 .event/or E_0x555e00b24310, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0x555e00b24670_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_17.0, 8;
    %pushi/vec4 31, 0, 32;
    %jmp/1 T_17.1, 8;
T_17.0 ; End of true expr.
    %load/vec4 v0x555e00b24670_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %jmp/0 T_17.2, 9;
    %load/vec4 v0x555e00b243a0_0;
    %pad/u 32;
    %jmp/1 T_17.3, 9;
T_17.2 ; End of true expr.
    %load/vec4 v0x555e00b24580_0;
    %pad/u 32;
    %jmp/0 T_17.3, 9;
 ; End of false expr.
    %blend;
T_17.3;
    %jmp/0 T_17.1, 8;
 ; End of false expr.
    %blend;
T_17.1;
    %pad/u 5;
    %store/vec4 v0x555e00b244a0_0, 0, 5;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x555e00b247f0;
T_18 ;
Ewait_7 .event/or E_0x555e00b249d0, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0x555e00b24d20_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.0, 8;
    %load/vec4 v0x555e00b24b60_0;
    %jmp/1 T_18.1, 8;
T_18.0 ; End of true expr.
    %load/vec4 v0x555e00b24c20_0;
    %jmp/0 T_18.1, 8;
 ; End of false expr.
    %blend;
T_18.1;
    %store/vec4 v0x555e00b24a50_0, 0, 32;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x555e00b24e60;
T_19 ;
Ewait_8 .event/or E_0x555e00b25160, E_0x0;
    %wait Ewait_8;
    %load/vec4 v0x555e00b25710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %load/vec4 v0x555e00b25200_0;
    %store/vec4 v0x555e00b25650_0, 0, 32;
    %jmp T_19.5;
T_19.0 ;
    %load/vec4 v0x555e00b25200_0;
    %store/vec4 v0x555e00b25650_0, 0, 32;
    %jmp T_19.5;
T_19.1 ;
    %load/vec4 v0x555e00b253b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.6, 8;
    %load/vec4 v0x555e00b25540_0;
    %jmp/1 T_19.7, 8;
T_19.6 ; End of true expr.
    %load/vec4 v0x555e00b252e0_0;
    %jmp/0 T_19.7, 8;
 ; End of false expr.
    %blend;
T_19.7;
    %store/vec4 v0x555e00b25650_0, 0, 32;
    %jmp T_19.5;
T_19.2 ;
    %load/vec4 v0x555e00b25800_0;
    %store/vec4 v0x555e00b25650_0, 0, 32;
    %jmp T_19.5;
T_19.3 ;
    %load/vec4 v0x555e00b25480_0;
    %store/vec4 v0x555e00b25650_0, 0, 32;
    %jmp T_19.5;
T_19.5 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x555e00b20fc0;
T_20 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555e00b213f0_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555e00b21490_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b21330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b21290_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x555e00b20fc0;
T_21 ;
Ewait_9 .event/or E_0x555e00a5e080, E_0x0;
    %wait Ewait_9;
    %load/vec4 v0x555e00b21700_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_21.0, 4;
    %load/vec4 v0x555e00b21620_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_21.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_21.9, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_21.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_21.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_21.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_21.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_21.14, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_21.15, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_21.16, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_21.17, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_21.18, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_21.19, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_21.20, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_21.21, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_21.22, 6;
    %jmp T_21.24;
T_21.2 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555e00b213f0_0, 0, 5;
    %jmp T_21.24;
T_21.3 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x555e00b213f0_0, 0, 5;
    %jmp T_21.24;
T_21.4 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x555e00b213f0_0, 0, 5;
    %jmp T_21.24;
T_21.5 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x555e00b213f0_0, 0, 5;
    %jmp T_21.24;
T_21.6 ;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x555e00b213f0_0, 0, 5;
    %jmp T_21.24;
T_21.7 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x555e00b213f0_0, 0, 5;
    %jmp T_21.24;
T_21.8 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x555e00b213f0_0, 0, 5;
    %jmp T_21.24;
T_21.9 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x555e00b213f0_0, 0, 5;
    %jmp T_21.24;
T_21.10 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x555e00b213f0_0, 0, 5;
    %jmp T_21.24;
T_21.11 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x555e00b213f0_0, 0, 5;
    %jmp T_21.24;
T_21.12 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x555e00b213f0_0, 0, 5;
    %jmp T_21.24;
T_21.13 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x555e00b213f0_0, 0, 5;
    %jmp T_21.24;
T_21.14 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x555e00b213f0_0, 0, 5;
    %jmp T_21.24;
T_21.15 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x555e00b213f0_0, 0, 5;
    %jmp T_21.24;
T_21.16 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x555e00b213f0_0, 0, 5;
    %jmp T_21.24;
T_21.17 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x555e00b213f0_0, 0, 5;
    %jmp T_21.24;
T_21.18 ;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0x555e00b213f0_0, 0, 5;
    %jmp T_21.24;
T_21.19 ;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0x555e00b213f0_0, 0, 5;
    %jmp T_21.24;
T_21.20 ;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0x555e00b213f0_0, 0, 5;
    %jmp T_21.24;
T_21.21 ;
    %pushi/vec4 24, 0, 5;
    %store/vec4 v0x555e00b213f0_0, 0, 5;
    %jmp T_21.24;
T_21.22 ;
    %pushi/vec4 25, 0, 5;
    %store/vec4 v0x555e00b213f0_0, 0, 5;
    %jmp T_21.24;
T_21.24 ;
    %pop/vec4 1;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x555e00b21700_0;
    %cmpi/e 1, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555e00b21700_0;
    %cmpi/e 4, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555e00b21700_0;
    %cmpi/e 7, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555e00b21700_0;
    %cmpi/e 6, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555e00b21700_0;
    %cmpi/e 5, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_21.25, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555e00b213f0_0, 0, 5;
    %jmp T_21.26;
T_21.25 ;
    %load/vec4 v0x555e00b21700_0;
    %cmpi/e 9, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555e00b21700_0;
    %cmpi/e 32, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555e00b21700_0;
    %cmpi/e 36, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555e00b21700_0;
    %cmpi/e 33, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555e00b21700_0;
    %cmpi/e 37, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555e00b21700_0;
    %cmpi/e 35, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555e00b21700_0;
    %cmpi/e 40, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555e00b21700_0;
    %cmpi/e 41, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555e00b21700_0;
    %cmpi/e 43, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_21.27, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555e00b213f0_0, 0, 5;
    %jmp T_21.28;
T_21.27 ;
    %load/vec4 v0x555e00b21700_0;
    %cmpi/e 34, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555e00b21700_0;
    %cmpi/e 38, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_21.29, 4;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0x555e00b213f0_0, 0, 5;
    %jmp T_21.30;
T_21.29 ;
    %load/vec4 v0x555e00b21700_0;
    %cmpi/e 12, 0, 6;
    %jmp/0xz  T_21.31, 4;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x555e00b213f0_0, 0, 5;
    %jmp T_21.32;
T_21.31 ;
    %load/vec4 v0x555e00b21700_0;
    %cmpi/e 13, 0, 6;
    %jmp/0xz  T_21.33, 4;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x555e00b213f0_0, 0, 5;
    %jmp T_21.34;
T_21.33 ;
    %load/vec4 v0x555e00b21700_0;
    %cmpi/e 10, 0, 6;
    %jmp/0xz  T_21.35, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x555e00b213f0_0, 0, 5;
    %jmp T_21.36;
T_21.35 ;
    %load/vec4 v0x555e00b21700_0;
    %cmpi/e 11, 0, 6;
    %jmp/0xz  T_21.37, 4;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x555e00b213f0_0, 0, 5;
    %jmp T_21.38;
T_21.37 ;
    %load/vec4 v0x555e00b21700_0;
    %cmpi/e 14, 0, 6;
    %jmp/0xz  T_21.39, 4;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x555e00b213f0_0, 0, 5;
    %jmp T_21.40;
T_21.39 ;
    %load/vec4 v0x555e00b21700_0;
    %cmpi/e 15, 0, 6;
    %jmp/0xz  T_21.41, 4;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x555e00b213f0_0, 0, 5;
T_21.41 ;
T_21.40 ;
T_21.38 ;
T_21.36 ;
T_21.34 ;
T_21.32 ;
T_21.30 ;
T_21.28 ;
T_21.26 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x555e00b20fc0;
T_22 ;
Ewait_10 .event/or E_0x555e00976b40, E_0x0;
    %wait Ewait_10;
    %load/vec4 v0x555e00b21700_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555e00b21490_0, 0, 3;
    %jmp T_22.6;
T_22.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x555e00b21490_0, 0, 3;
    %jmp T_22.6;
T_22.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x555e00b21490_0, 0, 3;
    %jmp T_22.6;
T_22.2 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x555e00b21490_0, 0, 3;
    %jmp T_22.6;
T_22.3 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x555e00b21490_0, 0, 3;
    %jmp T_22.6;
T_22.4 ;
    %load/vec4 v0x555e00b21560_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_22.8, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_22.9, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_22.10, 6;
    %jmp T_22.11;
T_22.7 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x555e00b21490_0, 0, 3;
    %jmp T_22.11;
T_22.8 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x555e00b21490_0, 0, 3;
    %jmp T_22.11;
T_22.9 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x555e00b21490_0, 0, 3;
    %jmp T_22.11;
T_22.10 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x555e00b21490_0, 0, 3;
    %jmp T_22.11;
T_22.11 ;
    %pop/vec4 1;
    %jmp T_22.6;
T_22.6 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x555e00b20fc0;
T_23 ;
Ewait_11 .event/or E_0x555e00a5e080, E_0x0;
    %wait Ewait_11;
    %load/vec4 v0x555e00b21700_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_23.0, 4;
    %load/vec4 v0x555e00b21620_0;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_23.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b21330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b21290_0, 0, 1;
    %jmp T_23.9;
T_23.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b21330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b21290_0, 0, 1;
    %jmp T_23.9;
T_23.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b21330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b21290_0, 0, 1;
    %jmp T_23.9;
T_23.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b21330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b21290_0, 0, 1;
    %jmp T_23.9;
T_23.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b21330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b21290_0, 0, 1;
    %jmp T_23.9;
T_23.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b21330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b21290_0, 0, 1;
    %jmp T_23.9;
T_23.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b21330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b21290_0, 0, 1;
    %jmp T_23.9;
T_23.9 ;
    %pop/vec4 1;
    %jmp T_23.1;
T_23.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b21330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b21290_0, 0, 1;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x555e00af82c0;
T_24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555e00b1fc00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b20060_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555e00ae8e10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555e00b084e0_0, 0, 32;
    %end;
    .thread T_24;
    .scope S_0x555e00af82c0;
T_25 ;
Ewait_12 .event/or E_0x555e009f3d30, E_0x0;
    %wait Ewait_12;
    %load/vec4 v0x555e00b1fb20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_25.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_25.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_25.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_25.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_25.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_25.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_25.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_25.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_25.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_25.15, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_25.16, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_25.17, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_25.18, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_25.19, 6;
    %load/vec4 v0x555e00b1fa40_0;
    %store/vec4 v0x555e00b1fc00_0, 0, 32;
    %jmp T_25.21;
T_25.0 ;
    %load/vec4 v0x555e00b1fa40_0;
    %store/vec4 v0x555e00b1fc00_0, 0, 32;
    %jmp T_25.21;
T_25.1 ;
    %load/vec4 v0x555e00b1fa40_0;
    %store/vec4 v0x555e00b1fc00_0, 0, 32;
    %jmp T_25.21;
T_25.2 ;
    %load/vec4 v0x555e00b1fce0_0;
    %store/vec4 v0x555e00b1fc00_0, 0, 32;
    %jmp T_25.21;
T_25.3 ;
    %load/vec4 v0x555e00b1fce0_0;
    %store/vec4 v0x555e00b1fc00_0, 0, 32;
    %jmp T_25.21;
T_25.4 ;
    %load/vec4 v0x555e00b1fdc0_0;
    %store/vec4 v0x555e00b1fc00_0, 0, 32;
    %jmp T_25.21;
T_25.5 ;
    %load/vec4 v0x555e00b1fdc0_0;
    %store/vec4 v0x555e00b1fc00_0, 0, 32;
    %jmp T_25.21;
T_25.6 ;
    %load/vec4 v0x555e00b1fea0_0;
    %store/vec4 v0x555e00b1fc00_0, 0, 32;
    %jmp T_25.21;
T_25.7 ;
    %load/vec4 v0x555e00b1fea0_0;
    %store/vec4 v0x555e00b1fc00_0, 0, 32;
    %jmp T_25.21;
T_25.8 ;
    %load/vec4 v0x555e00b202e0_0;
    %store/vec4 v0x555e00b1fc00_0, 0, 32;
    %jmp T_25.21;
T_25.9 ;
    %load/vec4 v0x555e00b203c0_0;
    %store/vec4 v0x555e00b1fc00_0, 0, 32;
    %jmp T_25.21;
T_25.10 ;
    %load/vec4 v0x555e00b209e0_0;
    %store/vec4 v0x555e00b1fc00_0, 0, 32;
    %jmp T_25.21;
T_25.11 ;
    %load/vec4 v0x555e00b209e0_0;
    %store/vec4 v0x555e00b1fc00_0, 0, 32;
    %jmp T_25.21;
T_25.12 ;
    %load/vec4 v0x555e00b20ba0_0;
    %store/vec4 v0x555e00b1fc00_0, 0, 32;
    %jmp T_25.21;
T_25.13 ;
    %load/vec4 v0x555e00b20ba0_0;
    %store/vec4 v0x555e00b1fc00_0, 0, 32;
    %jmp T_25.21;
T_25.14 ;
    %load/vec4 v0x555e00b20ac0_0;
    %store/vec4 v0x555e00b1fc00_0, 0, 32;
    %jmp T_25.21;
T_25.15 ;
    %load/vec4 v0x555e00b20ac0_0;
    %store/vec4 v0x555e00b1fc00_0, 0, 32;
    %jmp T_25.21;
T_25.16 ;
    %load/vec4 v0x555e00b0f470_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x555e00b1fc00_0, 0, 32;
    %jmp T_25.21;
T_25.17 ;
    %load/vec4 v0x555e00b204a0_0;
    %store/vec4 v0x555e00b1fc00_0, 0, 32;
    %jmp T_25.21;
T_25.18 ;
    %load/vec4 v0x555e00ac7500_0;
    %store/vec4 v0x555e00b1fc00_0, 0, 32;
    %jmp T_25.21;
T_25.19 ;
    %load/vec4 v0x555e00b0c0c0_0;
    %store/vec4 v0x555e00b1fc00_0, 0, 32;
    %jmp T_25.21;
T_25.21 ;
    %pop/vec4 1;
    %load/vec4 v0x555e00b1ff80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_25.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_25.23, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_25.24, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_25.25, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_25.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_25.27, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b20060_0, 0, 1;
    %jmp T_25.29;
T_25.22 ;
    %load/vec4 v0x555e00abc940_0;
    %load/vec4 v0x555e00b0f470_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_25.30, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_25.31, 8;
T_25.30 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_25.31, 8;
 ; End of false expr.
    %blend;
T_25.31;
    %store/vec4 v0x555e00b20060_0, 0, 1;
    %jmp T_25.29;
T_25.23 ;
    %load/vec4 v0x555e00abc940_0;
    %load/vec4 v0x555e00b0f470_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_25.32, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_25.33, 8;
T_25.32 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_25.33, 8;
 ; End of false expr.
    %blend;
T_25.33;
    %store/vec4 v0x555e00b20060_0, 0, 1;
    %jmp T_25.29;
T_25.24 ;
    %load/vec4 v0x555e00abc940_0;
    %cmpi/s 0, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_25.34, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_25.35, 8;
T_25.34 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_25.35, 8;
 ; End of false expr.
    %blend;
T_25.35;
    %store/vec4 v0x555e00b20060_0, 0, 1;
    %jmp T_25.29;
T_25.25 ;
    %load/vec4 v0x555e00abc940_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_25.36, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_25.37, 8;
T_25.36 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_25.37, 8;
 ; End of false expr.
    %blend;
T_25.37;
    %store/vec4 v0x555e00b20060_0, 0, 1;
    %jmp T_25.29;
T_25.26 ;
    %load/vec4 v0x555e00abc940_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_25.38, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_25.39, 8;
T_25.38 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_25.39, 8;
 ; End of false expr.
    %blend;
T_25.39;
    %store/vec4 v0x555e00b20060_0, 0, 1;
    %jmp T_25.29;
T_25.27 ;
    %load/vec4 v0x555e00abc940_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_25.40, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_25.41, 8;
T_25.40 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_25.41, 8;
 ; End of false expr.
    %blend;
T_25.41;
    %store/vec4 v0x555e00b20060_0, 0, 1;
    %jmp T_25.29;
T_25.29 ;
    %pop/vec4 1;
    %load/vec4 v0x555e00b1fb20_0;
    %cmpi/e 21, 0, 5;
    %jmp/0xz  T_25.42, 4;
    %load/vec4 v0x555e00abc940_0;
    %store/vec4 v0x555e00ae8e10_0, 0, 32;
    %load/vec4 v0x555e00b20580_0;
    %store/vec4 v0x555e00b084e0_0, 0, 32;
    %jmp T_25.43;
T_25.42 ;
    %load/vec4 v0x555e00b1fb20_0;
    %cmpi/e 22, 0, 5;
    %jmp/0xz  T_25.44, 4;
    %load/vec4 v0x555e00b20660_0;
    %store/vec4 v0x555e00ae8e10_0, 0, 32;
    %load/vec4 v0x555e00abc940_0;
    %store/vec4 v0x555e00b084e0_0, 0, 32;
    %jmp T_25.45;
T_25.44 ;
    %load/vec4 v0x555e00b1fb20_0;
    %cmpi/e 18, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x555e00b1fb20_0;
    %cmpi/e 19, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_25.46, 4;
    %load/vec4 v0x555e00b20740_0;
    %store/vec4 v0x555e00ae8e10_0, 0, 32;
    %load/vec4 v0x555e00b20820_0;
    %store/vec4 v0x555e00b084e0_0, 0, 32;
    %jmp T_25.47;
T_25.46 ;
    %load/vec4 v0x555e00b20660_0;
    %store/vec4 v0x555e00ae8e10_0, 0, 32;
    %load/vec4 v0x555e00b20580_0;
    %store/vec4 v0x555e00b084e0_0, 0, 32;
T_25.47 ;
T_25.45 ;
T_25.43 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x555e00b27450;
T_26 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555e00b27cd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555e00b27970_0, 0, 32;
    %end;
    .thread T_26;
    .scope S_0x555e00b27450;
T_27 ;
    %wait E_0x555e00b124f0;
    %load/vec4 v0x555e00b27f00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_27.0, 4;
    %load/vec4 v0x555e00b27fa0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_27.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555e00b27cd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555e00b27970_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x555e00b27d90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_27.4, 4;
    %load/vec4 v0x555e00b27b10_0;
    %assign/vec4 v0x555e00b27cd0_0, 0;
T_27.4 ;
    %load/vec4 v0x555e00b27a40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_27.6, 4;
    %load/vec4 v0x555e00b27790_0;
    %assign/vec4 v0x555e00b27970_0, 0;
T_27.6 ;
T_27.3 ;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x555e00b27450;
T_28 ;
Ewait_13 .event/or E_0x555e00b27710, E_0x0;
    %wait Ewait_13;
    %load/vec4 v0x555e00b27cd0_0;
    %store/vec4 v0x555e00b27c00_0, 0, 32;
    %load/vec4 v0x555e00b27970_0;
    %store/vec4 v0x555e00b278a0_0, 0, 32;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x555e00b28190;
T_29 ;
Ewait_14 .event/or E_0x555e00b28430, E_0x0;
    %wait Ewait_14;
    %load/vec4 v0x555e00b289f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x555e00b28b90, 4;
    %store/vec4 v0x555e00b287d0_0, 0, 32;
    %load/vec4 v0x555e00b28ad0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x555e00b28b90, 4;
    %store/vec4 v0x555e00b28890_0, 0, 32;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x555e00b28190;
T_30 ;
    %wait E_0x555e00b124f0;
    %load/vec4 v0x555e00b28670_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_30.0, 4;
    %load/vec4 v0x555e00b29220_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_30.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555e00b28730_0, 0, 32;
T_30.4 ;
    %load/vec4 v0x555e00b28730_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_30.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x555e00b28730_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e00b28b90, 0, 4;
    %load/vec4 v0x555e00b28730_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555e00b28730_0, 0, 32;
    %jmp T_30.4;
T_30.5 ;
    %jmp T_30.3;
T_30.2 ;
    %load/vec4 v0x555e00b29410_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_30.6, 4;
    %load/vec4 v0x555e00b29350_0;
    %load/vec4 v0x555e00b294b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555e00b28b90, 0, 4;
T_30.6 ;
T_30.3 ;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x555e00b23940;
T_31 ;
Ewait_15 .event/or E_0x555e00b13190, E_0x0;
    %wait Ewait_15;
    %load/vec4 v0x555e00b23c10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %jmp T_31.4;
T_31.0 ;
    %load/vec4 v0x555e00b23db0_0;
    %flag_set/vec4 8;
    %jmp/0 T_31.5, 8;
    %load/vec4 v0x555e00b23cf0_0;
    %jmp/1 T_31.6, 8;
T_31.5 ; End of true expr.
    %load/vec4 v0x555e00b23e80_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x555e00b23cf0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_31.6, 8;
 ; End of false expr.
    %blend;
T_31.6;
    %store/vec4 v0x555e00b23f60_0, 0, 32;
    %jmp T_31.4;
T_31.1 ;
    %load/vec4 v0x555e00b23db0_0;
    %flag_set/vec4 8;
    %jmp/0 T_31.7, 8;
    %load/vec4 v0x555e00b23cf0_0;
    %parti/s 24, 0, 2;
    %load/vec4 v0x555e00b23e80_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_31.8, 8;
T_31.7 ; End of true expr.
    %load/vec4 v0x555e00b23e80_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x555e00b23cf0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_31.8, 8;
 ; End of false expr.
    %blend;
T_31.8;
    %store/vec4 v0x555e00b23f60_0, 0, 32;
    %jmp T_31.4;
T_31.2 ;
    %load/vec4 v0x555e00b23db0_0;
    %flag_set/vec4 8;
    %jmp/0 T_31.9, 8;
    %load/vec4 v0x555e00b23cf0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x555e00b23e80_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_31.10, 8;
T_31.9 ; End of true expr.
    %load/vec4 v0x555e00b23e80_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x555e00b23cf0_0;
    %parti/s 24, 8, 5;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_31.10, 8;
 ; End of false expr.
    %blend;
T_31.10;
    %store/vec4 v0x555e00b23f60_0, 0, 32;
    %jmp T_31.4;
T_31.3 ;
    %load/vec4 v0x555e00b23db0_0;
    %flag_set/vec4 8;
    %jmp/0 T_31.11, 8;
    %load/vec4 v0x555e00b23cf0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x555e00b23e80_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_31.12, 8;
T_31.11 ; End of true expr.
    %load/vec4 v0x555e00b23cf0_0;
    %jmp/0 T_31.12, 8;
 ; End of false expr.
    %blend;
T_31.12;
    %store/vec4 v0x555e00b23f60_0, 0, 32;
    %jmp T_31.4;
T_31.4 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x555e00ae18a0;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b2a830_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0x555e00ae18a0;
T_33 ;
Ewait_16 .event/or E_0x555e009ea950, E_0x0;
    %wait Ewait_16;
    %load/vec4 v0x555e00b2a830_0;
    %load/vec4 v0x555e00b2b2e0_0;
    %and;
    %load/vec4 v0x555e00b2cc70_0;
    %or;
    %store/vec4 v0x555e00b2b3a0_0, 0, 1;
    %load/vec4 v0x555e00b2a830_0;
    %store/vec4 v0x555e00b2a8f0_0, 0, 1;
    %load/vec4 v0x555e00b2b500_0;
    %store/vec4 v0x555e00b2bbd0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b2bc90_0, 0, 1;
    %load/vec4 v0x555e00b2c6d0_0;
    %store/vec4 v0x555e00b2b880_0, 0, 32;
    %load/vec4 v0x555e00b2acc0_0;
    %store/vec4 v0x555e00b2b5c0_0, 0, 32;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x555e00ae18a0;
T_34 ;
    %wait E_0x555e00b124f0;
    %load/vec4 v0x555e00b2cc70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555e00b2a830_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x555e00b2bbd0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_34.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555e00b2a830_0, 0;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x555e00ac8740;
T_35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b332d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555e00b33430_0, 0, 32;
    %pushi/vec4 500, 0, 32;
T_35.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_35.1, 5;
    %jmp/1 T_35.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %load/vec4 v0x555e00b332d0_0;
    %nor/r;
    %store/vec4 v0x555e00b332d0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x555e00b332d0_0;
    %nor/r;
    %store/vec4 v0x555e00b332d0_0, 0, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x555e00b33430_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x555e00b33430_0, 0, 32;
    %jmp T_35.0;
T_35.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 33 "$fatal", 32'sb00000000000000000000000000000010, "Simulation did not finish within %d cycles.", P_0x555e00a14870 {0 0 0};
    %end;
    .thread T_35;
    .scope S_0x555e00ac8740;
T_36 ;
    %vpi_call/w 3 37 "$dumpfile", "test/mips_cpu_bus.vcd" {0 0 0};
    %vpi_call/w 3 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x555e00ac8740 {0 0 0};
    %vpi_call/w 3 39 "$display", "\000" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b33370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b338e0_0, 0, 1;
    %delay 10, 0;
    %wait E_0x555e00b124f0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555e00b338e0_0, 0, 1;
    %wait E_0x555e00b124f0;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555e00b338e0_0, 0, 1;
    %load/vec4 v0x555e00b330b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_36.0, 4;
    %jmp T_36.1;
T_36.0 ;
    %vpi_call/w 3 51 "$display", "TB : CPU did not set running=1 after reset." {0 0 0};
T_36.1 ;
    %wait E_0x555e009e9f50;
    %vpi_call/w 3 54 "$display", "TB : finished; active=0" {0 0 0};
    %vpi_call/w 3 55 "$display", "register_v0:%h", v0x555e00b33790_0 {0 0 0};
    %vpi_call/w 3 57 "$finish" {0 0 0};
    %end;
    .thread T_36;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu_bus_tb.v";
    "rtl/mips_cpu_bus.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/ALU.v";
    "rtl/mips_cpu/ALU_decoder.v";
    "rtl/mips_cpu/mips_cpu_decoder.v";
    "rtl/mips_cpu/mips_cpu_ir.v";
    "rtl/mips_cpu/lwlr.v";
    "rtl/mips_cpu/mips_cpu_mux1.v";
    "rtl/mips_cpu/mips_cpu_mux2.v";
    "rtl/mips_cpu/mips_cpu_mux3.v";
    "rtl/mips_cpu/mips_cpu_pc.v";
    "rtl/mips_cpu/mips_cpu_pcnext.v";
    "rtl/mips_cpu/reg_file_hi_lo.v";
    "rtl/mips_cpu/reg_file.v";
    "rtl/mips_cpu/mips_cpu_signextend.v";
    "rtl/mips_cpu/harvard_to_avalon.v";
    "rtl/mips_cpu/avl_master_bc.v";
    "rtl/avl_slave_mem.v";
