Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: controlador.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "controlador.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "controlador"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : controlador
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/chinc/Documents/upb/ElectronicaDigital/Xilinx/Divisor_de_frecuencia_5hz/div_frec_5hz.vhd" in Library work.
Architecture divisor_de_frecuencia_5hz of Entity div_frec_5hz is up to date.
Compiling vhdl file "C:/Users/chinc/Documents/upb/ElectronicaDigital/Xilinx/Eliminador_de_ruido/eliminador.vhd" in Library work.
Architecture eliminador_de_ruido of Entity eliminador is up to date.
Compiling vhdl file "C:/Users/chinc/Documents/upb/ElectronicaDigital/Xilinx/Divisor_de_frecuencia/div_frec_vhdl.vhd" in Library work.
Architecture divisor_de_fecuencia of Entity div_frec_vhdl is up to date.
Compiling vhdl file "C:/Users/chinc/Documents/upb/ElectronicaDigital/Xilinx/Casa_Domotica/controlador.vhd" in Library work.
Entity <controlador> compiled.
Entity <controlador> (Architecture <casa_domotica>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <controlador> in library <work> (architecture <casa_domotica>).

Analyzing hierarchy for entity <div_frec_5hz> in library <work> (architecture <divisor_de_frecuencia_5hz>).

Analyzing hierarchy for entity <eliminador> in library <work> (architecture <eliminador_de_ruido>).

Analyzing hierarchy for entity <div_frec_vhdl> in library <work> (architecture <divisor_de_fecuencia>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <controlador> in library <work> (Architecture <casa_domotica>).
Entity <controlador> analyzed. Unit <controlador> generated.

Analyzing Entity <div_frec_5hz> in library <work> (Architecture <divisor_de_frecuencia_5hz>).
Entity <div_frec_5hz> analyzed. Unit <div_frec_5hz> generated.

Analyzing Entity <eliminador> in library <work> (Architecture <eliminador_de_ruido>).
Entity <eliminador> analyzed. Unit <eliminador> generated.

Analyzing Entity <div_frec_vhdl> in library <work> (Architecture <divisor_de_fecuencia>).
Entity <div_frec_vhdl> analyzed. Unit <div_frec_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <div_frec_5hz>.
    Related source file is "C:/Users/chinc/Documents/upb/ElectronicaDigital/Xilinx/Divisor_de_frecuencia_5hz/div_frec_5hz.vhd".
    Found 1-bit register for signal <clkout>.
    Found 24-bit comparator less for signal <clkout$cmp_lt0000> created at line 50.
    Found 24-bit up counter for signal <count>.
    Found 24-bit comparator less for signal <count$cmp_lt0000> created at line 47.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <div_frec_5hz> synthesized.


Synthesizing Unit <eliminador>.
    Related source file is "C:/Users/chinc/Documents/upb/ElectronicaDigital/Xilinx/Eliminador_de_ruido/eliminador.vhd".
    Found 1-bit register for signal <edo_presente<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <eliminador> synthesized.


Synthesizing Unit <div_frec_vhdl>.
    Related source file is "C:/Users/chinc/Documents/upb/ElectronicaDigital/Xilinx/Divisor_de_frecuencia/div_frec_vhdl.vhd".
    Found 1-bit register for signal <clkout>.
    Found 26-bit comparator less for signal <clkout$cmp_lt0000> created at line 50.
    Found 26-bit up counter for signal <count>.
    Found 26-bit comparator less for signal <count$cmp_lt0000> created at line 47.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <div_frec_vhdl> synthesized.


Synthesizing Unit <controlador>.
    Related source file is "C:/Users/chinc/Documents/upb/ElectronicaDigital/Xilinx/Casa_Domotica/controlador.vhd".
WARNING:Xst:1306 - Output <l> is never assigned.
    Found finite state machine <FSM_0> for signal <pr_estado>.
    -----------------------------------------------------------------------
    | States             | 52                                             |
    | Transitions        | 52                                             |
    | Inputs             | 0                                              |
    | Outputs            | 53                                             |
    | Clock              | E                         (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | fi1a                                           |
    | Power Up State     | fi1a                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 21-bit latch for signal <sig_tiempo>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Using one-hot encoding for signal <pr_tiempo>.
    Found 1-bit register for signal <E>.
    Found 6-bit comparator greatequal for signal <aspersor$cmp_ge0000> created at line 279.
    Found 6-bit comparator less for signal <aspersor$cmp_lt0000> created at line 280.
    Found 17-bit register for signal <cuenta>.
    Found 17-bit adder for signal <cuenta$addsub0000> created at line 91.
    Found 17-bit comparator less for signal <cuenta$cmp_lt0000> created at line 90.
    Found 17-bit comparator less for signal <E$cmp_lt0000> created at line 95.
    Found 6-bit register for signal <horas>.
    Found 6-bit comparator less for signal <horas$cmp_lt0000> created at line 139.
    Found 6-bit adder for signal <horas$share0000>.
    Found 4-bit register for signal <hrsd>.
    Found 4-bit adder for signal <hrsd$add0000> created at line 147.
    Found 4-bit adder for signal <hrsd$add0001> created at line 160.
    Found 4-bit adder for signal <hrsd$addsub0000> created at line 164.
    Found 6-bit comparator greatequal for signal <hrsd$cmp_ge0000> created at line 150.
    Found 6-bit comparator greatequal for signal <hrsd$cmp_ge0001> created at line 150.
    Found 4-bit register for signal <hrsu>.
    Found 4-bit adder for signal <hrsu$addsub0000> created at line 140.
    Found 6-bit comparator greatequal for signal <luces$cmp_ge0000> created at line 270.
    Found 6-bit comparator less for signal <luces$cmp_lt0000> created at line 271.
    Found 4-bit register for signal <mind>.
    Found 4-bit adder for signal <mind$add0000> created at line 133.
    Found 4-bit adder for signal <mind$addsub0000> created at line 136.
    Found 4-bit register for signal <minu>.
    Found 6-bit register for signal <minutos>.
    Found 6-bit adder for signal <minutos$addsub0000> created at line 134.
    Found 21-bit register for signal <pr_tiempo>.
    Found 6-bit comparator greatequal for signal <sig_tiempo$cmp_ge0000> created at line 194.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  46 D-type flip-flop(s).
	inferred   9 Adder/Subtractor(s).
	inferred  10 Comparator(s).
Unit <controlador> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 9
 17-bit adder                                          : 1
 4-bit adder                                           : 6
 6-bit adder                                           : 2
# Counters                                             : 2
 24-bit up counter                                     : 1
 26-bit up counter                                     : 1
# Registers                                            : 13
 1-bit register                                        : 5
 17-bit register                                       : 1
 21-bit register                                       : 1
 4-bit register                                        : 4
 6-bit register                                        : 2
# Latches                                              : 1
 21-bit latch                                          : 1
# Comparators                                          : 14
 17-bit comparator less                                : 2
 24-bit comparator less                                : 2
 26-bit comparator less                                : 2
 6-bit comparator greatequal                           : 5
 6-bit comparator less                                 : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <pr_estado/FSM> on signal <pr_estado[1:52]> with one-hot encoding.
---------------------------------------------------------------
 State | Encoding
---------------------------------------------------------------
 fi1a  | 0000000000000000000000000000000000000000000000000001
 fi1b  | 0000000000000000000000000000000000000000000000000010
 fi2a  | 0000000000000000000000000000000000000000000000000100
 fi2b  | 0000000000000000000000000000000000000000000000001000
 fi3a  | 0000000000000000000000000000000000000000000000010000
 fi3b  | 0000000000000000000000000000000000000000000000100000
 bor1  | 0000000000000000000000000000000000000000000001000000
 bor2  | 0000000000000000000000000000000000000000000010000000
 cont1 | 0000000000000000000000000000000000000000000100000000
 cont2 | 0000000000000000000000000000000000000000001000000000
 mod1  | 0000000000000000000000000000000000000000010000000000
 mod2  | 0000000000000000000000000000000000000000100000000000
 v1    | 0000000000000000000000000000000000000001000000000000
 v2    | 0000000000000000000000000000000000000010000000000000
 a1    | 0000000000000000000000000000000000000100000000000000
 a2    | 0000000000000000000000000000000000001000000000000000
 l1    | 0000000000000000000000000000000000010000000000000000
 l2    | 0000000000000000000000000000000000100000000000000000
 o1    | 0000000000000000000000000000000001000000000000000000
 o2    | 0000000000000000000000000000000010000000000000000000
 r1    | 0000000000000000000000000000000100000000000000000000
 r2    | 0000000000000000000000000000001000000000000000000000
 sp1   | 0000000000000000000000000000010000000000000000000000
 sp2   | 0000000000000000000000000000100000000000000000000000
 ll1   | 0000000000000000000000000001000000000000000000000000
 ll2   | 0000000000000000000000000010000000000000000000000000
 e1    | 0000000000000000000000000100000000000000000000000000
 e2    | 0000000000000000000000001000000000000000000000000000
 i1    | 0000000000000000000000010000000000000000000000000000
 i2    | 0000000000000000000000100000000000000000000000000000
 d1    | 0000000000000000000001000000000000000000000000000000
 d2    | 0000000000000000000010000000000000000000000000000000
 oo1   | 0000000000000000000100000000000000000000000000000000
 oo2   | 0000000000000000001000000000000000000000000000000000
 pp1   | 0000000000000000010000000000000000000000000000000000
 pp2   | 0000000000000000100000000000000000000000000000000000
 ent1  | 0000000000000001000000000000000000000000000000000000
 ent2  | 0000000000000010000000000000000000000000000000000000
 hd1   | 0000000000000100000000000000000000000000000000000000
 hd2   | 0000000000001000000000000000000000000000000000000000
 hu1   | 0000000000010000000000000000000000000000000000000000
 hu2   | 0000000000100000000000000000000000000000000000000000
 p1    | 0000000001000000000000000000000000000000000000000000
 p2    | 0000000010000000000000000000000000000000000000000000
 md1   | 0000000100000000000000000000000000000000000000000000
 md2   | 0000001000000000000000000000000000000000000000000000
 mu1   | 0000010000000000000000000000000000000000000000000000
 mu2   | 0000100000000000000000000000000000000000000000000000
 borr1 | 0001000000000000000000000000000000000000000000000000
 borr2 | 0010000000000000000000000000000000000000000000000000
 ret1  | 0100000000000000000000000000000000000000000000000000
 ret2  | 1000000000000000000000000000000000000000000000000000
---------------------------------------------------------------
WARNING:Xst:1426 - The value init of the FF/Latch 0 hinder the constant cleaning in the block 0.
   You should achieve better results by setting this init to 0.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 9
 17-bit adder                                          : 1
 4-bit adder                                           : 6
 6-bit adder                                           : 2
# Counters                                             : 2
 24-bit up counter                                     : 1
 26-bit up counter                                     : 1
# Registers                                            : 71
 Flip-Flops                                            : 71
# Latches                                              : 1
 21-bit latch                                          : 1
# Comparators                                          : 14
 17-bit comparator less                                : 2
 24-bit comparator less                                : 2
 26-bit comparator less                                : 2
 6-bit comparator greatequal                           : 5
 6-bit comparator less                                 : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch 0 hinder the constant cleaning in the block LPM_LATCH_1.
   You should achieve better results by setting this init to 0.
WARNING:Xst:2677 - Node <pr_tiempo_20> of sequential type is unconnected in block <controlador>.
WARNING:Xst:2677 - Node <sig_tiempo_20> of sequential type is unconnected in block <controlador>.

Optimizing unit <controlador> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block controlador, actual ratio is 4.
FlipFlop u1/edo_presente_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop u2/edo_presente_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 174
 Flip-Flops                                            : 174

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : controlador.ngr
Top Level Output File Name         : controlador
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 23

Cell Usage :
# BELS                             : 518
#      GND                         : 1
#      INV                         : 19
#      LUT1                        : 82
#      LUT2                        : 44
#      LUT3                        : 27
#      LUT3_D                      : 4
#      LUT4                        : 98
#      LUT4_D                      : 8
#      LUT4_L                      : 4
#      MUXCY                       : 149
#      MUXF5                       : 14
#      VCC                         : 1
#      XORCY                       : 67
# FlipFlops/Latches                : 194
#      FD                          : 17
#      FDC                         : 23
#      FDCE_1                      : 28
#      FDP                         : 1
#      FDR                         : 103
#      FDRS                        : 1
#      FDS                         : 1
#      LDE                         : 20
# Clock Buffers                    : 5
#      BUFG                        : 4
#      BUFGP                       : 1
# IO Buffers                       : 18
#      IBUF                        : 4
#      OBUF                        : 14
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      193  out of   4656     4%  
 Number of Slice Flip Flops:            190  out of   9312     2%  
 Number of 4 input LUTs:                286  out of   9312     3%  
 Number of IOs:                          23
 Number of bonded IOBs:                  19  out of    232     8%  
    IOB Flip Flops:                       4
 Number of GCLKs:                         5  out of     24    20%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------+------------------------+-------+
Clock Signal                                   | Clock buffer(FF name)  | Load  |
-----------------------------------------------+------------------------+-------+
clk                                            | BUFGP                  | 70    |
u0/clkout1                                     | BUFG                   | 28    |
E_OBUF1                                        | BUFG                   | 56    |
u3/clkout1                                     | BUFG                   | 20    |
sig_tiempo_cmp_eq00001(sig_tiempo_cmp_eq0000:O)| BUFG(*)(sig_tiempo_0)  | 20    |
-----------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 52    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 10.374ns (Maximum Frequency: 96.395MHz)
   Minimum input arrival time before clock: 9.175ns
   Maximum output required time after clock: 9.330ns
   Maximum combinational path delay: 5.775ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.521ns (frequency: 105.031MHz)
  Total number of paths / destination ports: 2184 / 120
-------------------------------------------------------------------------
Delay:               9.521ns (Levels of Logic = 17)
  Source:            cuenta_1 (FF)
  Destination:       E (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cuenta_1 to E
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.595  cuenta_1 (cuenta_1)
     LUT1:I0->O            1   0.704   0.000  Madd_cuenta_addsub0000_cy<1>_rt (Madd_cuenta_addsub0000_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  Madd_cuenta_addsub0000_cy<1> (Madd_cuenta_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cuenta_addsub0000_cy<2> (Madd_cuenta_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cuenta_addsub0000_cy<3> (Madd_cuenta_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cuenta_addsub0000_cy<4> (Madd_cuenta_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cuenta_addsub0000_cy<5> (Madd_cuenta_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cuenta_addsub0000_cy<6> (Madd_cuenta_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cuenta_addsub0000_cy<7> (Madd_cuenta_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cuenta_addsub0000_cy<8> (Madd_cuenta_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Madd_cuenta_addsub0000_cy<9> (Madd_cuenta_addsub0000_cy<9>)
     XORCY:CI->O           2   0.804   0.622  Madd_cuenta_addsub0000_xor<10> (cuenta_addsub0000<10>)
     LUT2:I0->O            1   0.704   0.424  Mcompar_E_cmp_lt0000_lut<5>_SW0 (N63)
     LUT4:I3->O            1   0.704   0.000  Mcompar_E_cmp_lt0000_lut<5> (Mcompar_E_cmp_lt0000_lut<5>)
     MUXCY:S->O            1   0.464   0.000  Mcompar_E_cmp_lt0000_cy<5> (Mcompar_E_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_E_cmp_lt0000_cy<6> (Mcompar_E_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.459   0.420  Mcompar_E_cmp_lt0000_cy<7> (Mcompar_E_cmp_lt0000_cy<7>)
     INV:I->O              1   0.704   0.420  Mcompar_E_cmp_lt0000_cy<7>_inv_INV_0 (E_cmp_lt0000)
     FDR:R                     0.911          E
    ----------------------------------------
    Total                      9.521ns (7.040ns logic, 2.481ns route)
                                       (73.9% logic, 26.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u0/clkout1'
  Clock period: 10.374ns (frequency: 96.395MHz)
  Total number of paths / destination ports: 2999 / 42
-------------------------------------------------------------------------
Delay:               10.374ns (Levels of Logic = 8)
  Source:            minutos_2 (FF)
  Destination:       hrsd_3 (FF)
  Source Clock:      u0/clkout1 falling
  Destination Clock: u0/clkout1 falling

  Data Path: minutos_2 to hrsd_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           7   0.591   0.883  minutos_2 (minutos_2)
     LUT3_D:I0->O          4   0.704   0.591  hrsd_cmp_ge00011_SW0 (N35)
     LUT4:I3->O            1   0.704   0.455  hrsd_cmp_eq0000_SW1 (N40)
     LUT4:I2->O            7   0.704   0.712  hrsd_cmp_eq0000 (hrsd_cmp_eq0000)
     LUT4_D:I3->O          3   0.704   0.566  hrsd_mux0000<0>21 (N6)
     LUT4:I2->O            1   0.704   0.595  hrsd_mux0000<3>1 (Madd_hrsd_addsub0000_lut<3>)
     LUT3:I0->O            1   0.704   0.424  hrsd_mux0001<0>_SW0 (N37)
     LUT4:I3->O            1   0.704   0.000  hrsd_mux0001<0>_F (N67)
     MUXF5:I0->O           1   0.321   0.000  hrsd_mux0001<0> (hrsd_mux0001<0>)
     FDCE_1:D                  0.308          hrsd_3
    ----------------------------------------
    Total                     10.374ns (6.148ns logic, 4.226ns route)
                                       (59.3% logic, 40.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'E_OBUF1'
  Clock period: 1.949ns (frequency: 513.084MHz)
  Total number of paths / destination ports: 52 / 52
-------------------------------------------------------------------------
Delay:               1.949ns (Levels of Logic = 0)
  Source:            pr_estado_FSM_FFd1 (FF)
  Destination:       pr_estado_FSM_FFd40 (FF)
  Source Clock:      E_OBUF1 rising
  Destination Clock: E_OBUF1 rising

  Data Path: pr_estado_FSM_FFd1 to pr_estado_FSM_FFd40
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.447  pr_estado_FSM_FFd1 (pr_estado_FSM_FFd1)
     FDRS:S                    0.911          pr_estado_FSM_FFd40
    ----------------------------------------
    Total                      1.949ns (1.502ns logic, 0.447ns route)
                                       (77.1% logic, 22.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u0/clkout1'
  Total number of paths / destination ports: 99 / 36
-------------------------------------------------------------------------
Offset:              9.175ns (Levels of Logic = 6)
  Source:            habilitado (PAD)
  Destination:       hrsd_0 (FF)
  Destination Clock: u0/clkout1 falling

  Data Path: habilitado to hrsd_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.666  habilitado_IBUF (habilitado_IBUF)
     LUT3:I1->O           17   0.704   1.226  hrsd_or00001 (hrsd_or0000)
     LUT4:I0->O            6   0.704   0.844  hrsu_mux0003<0>1 (Madd_hrsd_add0001_cy<0>)
     LUT3:I0->O            1   0.704   0.424  hrsd_cmp_eq00011_SW0 (N57)
     LUT4_L:I3->LO         1   0.704   0.135  hrsd_not00012 (hrsd_not00012)
     LUT3:I2->O            4   0.704   0.587  hrsd_not000121 (hrsd_not0001)
     FDCE_1:CE                 0.555          hrsd_0
    ----------------------------------------
    Total                      9.175ns (5.293ns logic, 3.882ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'E_OBUF1'
  Total number of paths / destination ports: 56 / 56
-------------------------------------------------------------------------
Offset:              3.414ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       pr_estado_FSM_FFd52 (FF)
  Destination Clock: E_OBUF1 rising

  Data Path: reset to pr_estado_FSM_FFd52
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           105   1.218   1.285  reset_IBUF (resetpres_OBUF)
     FDS:S                     0.911          pr_estado_FSM_FFd52
    ----------------------------------------
    Total                      3.414ns (2.129ns logic, 1.285ns route)
                                       (62.4% logic, 37.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.310ns (Levels of Logic = 1)
  Source:            E (FF)
  Destination:       E (PAD)
  Source Clock:      clk rising

  Data Path: E to E
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.447  E (E_OBUF1)
     OBUF:I->O                 3.272          E_OBUF (E)
    ----------------------------------------
    Total                      4.310ns (3.863ns logic, 0.447ns route)
                                       (89.6% logic, 10.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'E_OBUF1'
  Total number of paths / destination ports: 99 / 7
-------------------------------------------------------------------------
Offset:              7.013ns (Levels of Logic = 9)
  Source:            pr_estado_FSM_FFd33 (FF)
  Destination:       DB<2> (PAD)
  Source Clock:      E_OBUF1 rising

  Data Path: pr_estado_FSM_FFd33 to DB<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.591   0.808  pr_estado_FSM_FFd33 (pr_estado_FSM_FFd33)
     LUT4:I0->O            1   0.704   0.000  DB<2>_wg_lut<0> (DB<2>_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  DB<2>_wg_cy<0> (DB<2>_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  DB<2>_wg_cy<1> (DB<2>_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  DB<2>_wg_cy<2> (DB<2>_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  DB<2>_wg_cy<3> (DB<2>_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  DB<2>_wg_cy<4> (DB<2>_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  DB<2>_wg_cy<5> (DB<2>_wg_cy<5>)
     MUXCY:CI->O           1   0.459   0.420  DB<2>_wg_cy<6> (DB_2_OBUF)
     OBUF:I->O                 3.272          DB_2_OBUF (DB<2>)
    ----------------------------------------
    Total                      7.013ns (5.785ns logic, 1.228ns route)
                                       (82.5% logic, 17.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u0/clkout1'
  Total number of paths / destination ports: 60 / 7
-------------------------------------------------------------------------
Offset:              9.330ns (Levels of Logic = 5)
  Source:            minutos_0 (FF)
  Destination:       luces (PAD)
  Source Clock:      u0/clkout1 falling

  Data Path: minutos_0 to luces
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           8   0.591   0.932  minutos_0 (minutos_0)
     LUT3:I0->O            1   0.704   0.424  aspersor_cmp_eq0000_SW0 (N14)
     LUT4:I3->O            2   0.704   0.451  aspersor_cmp_eq0000 (aspersor_cmp_eq0000)
     LUT4:I3->O            1   0.704   0.424  luces_SW0 (N16)
     LUT4:I3->O            1   0.704   0.420  luces (luces_OBUF)
     OBUF:I->O                 3.272          luces_OBUF (luces)
    ----------------------------------------
    Total                      9.330ns (6.679ns logic, 2.651ns route)
                                       (71.6% logic, 28.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u3/clkout1'
  Total number of paths / destination ports: 10 / 1
-------------------------------------------------------------------------
Offset:              7.865ns (Levels of Logic = 4)
  Source:            pr_tiempo_17 (FF)
  Destination:       alarma (PAD)
  Source Clock:      u3/clkout1 rising

  Data Path: pr_tiempo_17 to alarma
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.622  pr_tiempo_17 (pr_tiempo_17)
     LUT3:I0->O            1   0.704   0.424  alarma11_SW0 (N73)
     LUT4:I3->O            1   0.704   0.424  alarma11 (alarma11)
     LUT4:I3->O            1   0.704   0.420  alarma28 (alarma_OBUF)
     OBUF:I->O                 3.272          alarma_OBUF (alarma)
    ----------------------------------------
    Total                      7.865ns (5.975ns logic, 1.890ns route)
                                       (76.0% logic, 24.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               5.775ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       resetpres (PAD)

  Data Path: reset to resetpres
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           105   1.218   1.285  reset_IBUF (resetpres_OBUF)
     OBUF:I->O                 3.272          resetpres_OBUF (resetpres)
    ----------------------------------------
    Total                      5.775ns (4.490ns logic, 1.285ns route)
                                       (77.7% logic, 22.3% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.04 secs
 
--> 

Total memory usage is 4550528 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    1 (   0 filtered)

