/******************************************************************************
* Copyright (c) 2024 - 2025 Advanced Micro Devices, Inc. All Rights Reserved.
* SPDX-License-Identifier: MIT
******************************************************************************/

#include "xpm_power_handlers.h"
#include "xpm_power_core.h"
#include "xpm_core.h"
extern XPmFwPwrCtrl_t Acpu0_Core0PwrCtrl;
extern XPmFwPwrCtrl_t Acpu0_Core1PwrCtrl;
extern XPmFwPwrCtrl_t Acpu1_Core0PwrCtrl;
extern XPmFwPwrCtrl_t Acpu1_Core1PwrCtrl;
extern XPmFwPwrCtrl_t Acpu2_Core0PwrCtrl;
extern XPmFwPwrCtrl_t Acpu2_Core1PwrCtrl;
extern XPmFwPwrCtrl_t Acpu3_Core0PwrCtrl;
extern XPmFwPwrCtrl_t Acpu3_Core1PwrCtrl;
extern XPmFwPwrCtrl_t RpuA_Core0PwrCtrl;
extern XPmFwPwrCtrl_t RpuA_Core1PwrCtrl;
extern XPmFwPwrCtrl_t RpuB_Core0PwrCtrl;
extern XPmFwPwrCtrl_t RpuB_Core1PwrCtrl;
extern XPmFwPwrCtrl_t RpuC_Core0PwrCtrl;
extern XPmFwPwrCtrl_t RpuC_Core1PwrCtrl;
extern XPmFwPwrCtrl_t RpuD_Core0PwrCtrl;
extern XPmFwPwrCtrl_t RpuD_Core1PwrCtrl;
extern XPmFwPwrCtrl_t RpuE_Core0PwrCtrl;
extern XPmFwPwrCtrl_t RpuE_Core1PwrCtrl;
extern XPmFwMemPwrCtrl_t Ocm_B0_I0_PwrCtrl;
extern XPmFwMemPwrCtrl_t Ocm_B0_I1_PwrCtrl;
extern XPmFwMemPwrCtrl_t Ocm_B0_I2_PwrCtrl;
extern XPmFwMemPwrCtrl_t Ocm_B0_I3_PwrCtrl;
extern XPmFwMemPwrCtrl_t Ocm_B1_I0_PwrCtrl;
extern XPmFwMemPwrCtrl_t Ocm_B1_I1_PwrCtrl;
extern XPmFwMemPwrCtrl_t Ocm_B1_I2_PwrCtrl;
extern XPmFwMemPwrCtrl_t Ocm_B1_I3_PwrCtrl;
extern XPmFwMemPwrCtrl_t Ocm_B2_I0_PwrCtrl;
extern XPmFwMemPwrCtrl_t Ocm_B2_I1_PwrCtrl;
extern XPmFwMemPwrCtrl_t Ocm_B2_I2_PwrCtrl;
extern XPmFwMemPwrCtrl_t Ocm_B2_I3_PwrCtrl;
extern XPmFwMemPwrCtrl_t Ocm_B3_I0_PwrCtrl;
extern XPmFwMemPwrCtrl_t Ocm_B3_I1_PwrCtrl;
extern XPmFwMemPwrCtrl_t Ocm_B3_I2_PwrCtrl;
extern XPmFwMemPwrCtrl_t Ocm_B3_I3_PwrCtrl;
extern XPmTcmPwrCtrl_t TcmA0PwrCtrl;
extern XPmTcmPwrCtrl_t TcmA1PwrCtrl;
extern XPmTcmPwrCtrl_t TcmB0PwrCtrl;
extern XPmTcmPwrCtrl_t TcmB1PwrCtrl;
extern XPmTcmPwrCtrl_t TcmC0PwrCtrl;
extern XPmTcmPwrCtrl_t TcmC1PwrCtrl;
extern XPmTcmPwrCtrl_t TcmD0PwrCtrl;
extern XPmTcmPwrCtrl_t TcmD1PwrCtrl;
extern XPmTcmPwrCtrl_t TcmE0PwrCtrl;
extern XPmTcmPwrCtrl_t TcmE1PwrCtrl;
extern XPmFwGemPwrCtrl_t Gem0PwrCtrl;
extern XPmFwGemPwrCtrl_t Gem1PwrCtrl;

CREATE_TABLE_APU_PWRUPDOWNHANDLER(4, 2)
CREATE_TABLE_RPU_PWRUPDOWNHANDLER(5, 2)
CREATE_TABLE_RPU_WAKEUP_HANDLER(5, 2)
CREATE_TABLE_APU_WAKEUP_HANDLER(4, 2)
CREATE_TABLE_APU_SLEEP_HANDLER(4, 2)
CREATE_TABLE_RPU_SLEEP_HANDLER(5, 2)
static void XPm_InterruptPwrUpHandler(void)
{
	XStatus Status = XST_FAILURE;
	u32 PwrUp0Status, PwrUp0IntMask, PwrUp1Status, PwrUp1IntMask;

	PwrUp0Status = XPm_In32(PSXC_LPX_SLCR_REQ_PWRUP0_STATUS);
	PwrUp0IntMask = XPm_In32(PSXC_LPX_SLCR_REQ_PWRUP0_INT_MASK);
	if (0U != PwrUp0Status){
		Status = XPm_DispatchApuPwrUpHandler(PwrUp0Status, PwrUp0IntMask);
	}

	PwrUp1Status = XPm_In32(PSXC_LPX_SLCR_REQ_PWRUP1_STATUS);
	PwrUp1IntMask = XPm_In32(PSXC_LPX_SLCR_REQ_PWRUP1_INT_MASK);
	if (0U != PwrUp1Status){
		Status = XPm_DispatchRpuPwrUpHandler(PwrUp1Status, PwrUp1IntMask);
	}

	if (XST_SUCCESS != Status) {
		PmErr("Error in handling power up interrupt\r\n");
	}
}

static void XPm_InterruptPwrDwnHandler(void)
{
	XStatus Status = XST_FAILURE;
	u32 PwrDwn0Status, PwrDwn0IntMask, PwrUp0Status, PwrUp0IntMask;
	u32 PwrDwn1Status, PwrDwn1IntMask, PwrUp1Status, PwrUp1IntMask;

	PwrDwn0Status = XPm_In32(PSXC_LPX_SLCR_REQ_PWRDWN0_STATUS);
	PwrDwn0IntMask = XPm_In32(PSXC_LPX_SLCR_REQ_PWRDWN0_INT_MASK);
	PwrUp0Status = XPm_In32(PSXC_LPX_SLCR_REQ_PWRUP0_STATUS);
	PwrUp0IntMask = XPm_In32(PSXC_LPX_SLCR_REQ_PWRUP0_INT_MASK);
	PwrDwn1Status = XPm_In32(PSXC_LPX_SLCR_REQ_PWRDWN1_STATUS);
	PwrDwn1IntMask = XPm_In32(PSXC_LPX_SLCR_REQ_PWRDWN1_INT_MASK);
	PwrUp1Status = XPm_In32(PSXC_LPX_SLCR_REQ_PWRUP1_STATUS);
	PwrUp1IntMask = XPm_In32(PSXC_LPX_SLCR_REQ_PWRUP1_INT_MASK);

	if (0U != PwrDwn0Status){
		Status = XPm_DispatchApuPwrDwnHandler(PwrDwn0Status, PwrDwn0IntMask,
						      PwrUp0Status, PwrUp0IntMask);
	}

	if (0U != PwrDwn1Status){
		Status = XPm_DispatchRpuPwrDwnHandler(PwrDwn1Status, PwrDwn1IntMask,
						      PwrUp1Status, PwrUp1IntMask);
	}

	if (XST_SUCCESS != Status) {
		PmErr("Error in handling power down interrupt\r\n");
	}
}

static void XPm_InterruptWakeupHandler(void)
{
	XStatus Status = XST_FAILURE;
	u32 WakeupStatus, WakeupIntMask;

	WakeupStatus = XPm_In32(PSXC_LPX_SLCR_WAKEUP0_IRQ_STATUS);
	WakeupIntMask = XPm_In32(PSXC_LPX_SLCR_WAKEUP0_IRQ_MASK);
	if (0U != WakeupStatus){
		Status = XPm_DispatchApuWakeupHandler(WakeupStatus, WakeupIntMask);
	}

	WakeupStatus = XPm_In32(PSXC_LPX_SLCR_WAKEUP1_IRQ_STATUS);
	WakeupIntMask = XPm_In32(PSXC_LPX_SLCR_WAKEUP1_IRQ_MASK);
	if (0U != WakeupStatus){
		Status = XPm_DispatchRpuWakeupHandler(WakeupStatus, WakeupIntMask);
	}

	if (XST_SUCCESS != Status) {
		PmErr("Error in handling wakeup interrupt\r\n");
	}
}

static void XPm_InterruptPwrCtrlHandler(void)
{
	XStatus Status = XST_FAILURE;
	u32 PwrCtrlStatus, PwrCtrlMask;
	PwrCtrlStatus = XPm_In32(PSXC_LPX_SLCR_POWER_DWN_IRQ_STATUS);
	PwrCtrlMask = XPm_In32(PSXC_LPX_SLCR_POWER_DWN_IRQ_MASK);
	Status = XPm_DispatchPwrCtrlHandler(PwrCtrlStatus, PwrCtrlMask);
	if (XST_SUCCESS != Status) {
		PmErr("Error in handling power reset interrupt\r\n");
	}
}

/* Structure for Top level interrupt table */
static const struct HandlerTable g_TopLevelInterruptTable[] = {
	{
		PMC_IRQ_PWR_MB_IRQ_PWR_UP_REQ_SHIFT,
		PMC_IRQ_PWR_MB_IRQ_PWR_UP_REQ_MASK,
		XPm_InterruptPwrUpHandler
	},
	{
		PMC_IRQ_PWR_MB_IRQ_PWR_DWN_REQ_SHIFT,
		PMC_IRQ_PWR_MB_IRQ_PWR_DWN_REQ_MASK,
		XPm_InterruptPwrDwnHandler
	},
	{
		PMC_IRQ_PWR_MB_IRQ_WAKE_UP_REQ_SHIFT,
		PMC_IRQ_PWR_MB_IRQ_WAKE_UP_REQ_MASK,
		XPm_InterruptWakeupHandler
	},
	{
		PMC_IRQ_PWR_MB_IRQ_PWR_CTRL_REQ_SHIFT,
		PMC_IRQ_PWR_MB_IRQ_PWR_CTRL_REQ_MASK,
		XPm_InterruptPwrCtrlHandler
	},
};

int XPm_PwrIntrHandler(void *IntrNumber)
{
	u32 IrqReg = XPm_In32(PSXC_LPX_SLCR_PMC_IRQ_PWR_MB_IRQ);
	u32 Index;
	PmDbg("Interrupt number = 0x%x\r\n", (u32)IntrNumber);

	for(Index = 0U; Index < ARRAY_SIZE(g_TopLevelInterruptTable); Index++) {
		if ((IrqReg & g_TopLevelInterruptTable[Index].Mask) ==
		     g_TopLevelInterruptTable[Index].Mask) {
			if (NULL != g_TopLevelInterruptTable[Index].Handler) {
				/* Call interrupt handler */
				g_TopLevelInterruptTable[Index].Handler();
			}

			/* ACK the interrupt */
			XPm_Out32(PSXC_LPX_SLCR_PMC_IRQ_PWR_MB_IRQ, g_TopLevelInterruptTable[Index].Mask);
		}
	}

	return XST_SUCCESS;
}
/*****************************************************************************/
/**
 * @brief APU power up request interrupt handler
 *
 * @param PwrUpStatus	Interrupt status indicating a request to power up core.
 * @param PwrUpIntMask	Interrupt mask
 *
 * @return XST_SUCCESS on success, XST_FAILURE or error code during failure
 *****************************************************************************/
XStatus XPm_DispatchApuPwrUpHandler(u32 PwrUpStatus, u32 PwrUpIntMask)
{
	XStatus Status = XST_FAILURE;
	u32 Index;

	for (Index = 0U; Index < ARRAY_SIZE(ApuPwrUpDwnHandlerTable); Index++) {
		/* Check for PwrUpStatus 1 and PwrUpIntMask is 0.
		 * PwrUpStatus indicates that there is an interrupt request to power up the core.
		 * PwrUpIntMask indicates if the interrupt is masked or not. If it is 0 it is unmasked.
		 */
		if ((CHECK_BIT(PwrUpStatus, ApuPwrUpDwnHandlerTable[Index].PwrUpMask)) &&
		    !(CHECK_BIT(PwrUpIntMask, ApuPwrUpDwnHandlerTable[Index].PwrUpMask))) {
			/* Call power up handler */
			Status = XPmPower_ACpuReqPwrUp(ApuPwrUpDwnHandlerTable[Index].Args);

			/* Ack the service */
			XPm_Out32(PSXC_LPX_SLCR_REQ_PWRUP0_STATUS, ApuPwrUpDwnHandlerTable[Index].PwrUpMask);
			XPm_Out32(PSXC_LPX_SLCR_REQ_PWRUP0_INT_DIS, ApuPwrUpDwnHandlerTable[Index].PwrUpMask);
		} else if (CHECK_BIT(PwrUpStatus, ApuPwrUpDwnHandlerTable[Index].PwrUpMask)){
			/* Ack the service if status is 1 but interrupt is not enabled */
			XPm_Out32(PSXC_LPX_SLCR_REQ_PWRUP0_STATUS, ApuPwrUpDwnHandlerTable[Index].PwrUpMask);
			XPm_Out32(PSXC_LPX_SLCR_REQ_PWRUP0_INT_DIS, ApuPwrUpDwnHandlerTable[Index].PwrUpMask);
			Status = XST_SUCCESS;
		}
	}

	return Status;
}

/*****************************************************************************/
/**
 * @brief RPU power up request interrupt handler
 *
 * @param PwrUpStatus	Interrupt status indicating a request to power up core.
 * @param PwrUpIntMask	Interrupt mask
 *
 * @return XST_SUCCESS on success, XST_FAILURE or error code during failure
 *****************************************************************************/
XStatus XPm_DispatchRpuPwrUpHandler(u32 PwrUpStatus, u32 PwrUpIntMask)
{
	XStatus Status = XST_FAILURE;
	u32 Index;

	for (Index = 0U; Index < ARRAY_SIZE(RpuPwrUpDwnHandlerTable); Index++) {
		/* Check for PwrUpStatus 1 and PwrUpIntMask is 0.
		 * PwrUpStatus indicates that there is an interrupt request to power up the core.
		 * PwrUpIntMask indicates if the interrupt is masked or not. If it is 0 it is unmasked.
		 */
		if ((CHECK_BIT(PwrUpStatus, RpuPwrUpDwnHandlerTable[Index].PwrUpMask)) &&
		    !(CHECK_BIT(PwrUpIntMask, RpuPwrUpDwnHandlerTable[Index].PwrUpMask))) {
			/* Call power up handler */
			Status = XPmPower_RpuReqPwrUp(RpuPwrUpDwnHandlerTable[Index].Args);

			/* Ack the service */
			XPm_Out32(PSXC_LPX_SLCR_REQ_PWRUP1_STATUS, RpuPwrUpDwnHandlerTable[Index].PwrUpMask);
			XPm_Out32(PSXC_LPX_SLCR_REQ_PWRUP1_INT_DIS, RpuPwrUpDwnHandlerTable[Index].PwrUpMask);
		} else if (CHECK_BIT(PwrUpStatus, RpuPwrUpDwnHandlerTable[Index].PwrUpMask)){
			/* Ack the service if status is 1 but interrupt is not enabled */
			XPm_Out32(PSXC_LPX_SLCR_REQ_PWRUP1_STATUS, RpuPwrUpDwnHandlerTable[Index].PwrUpMask);
			XPm_Out32(PSXC_LPX_SLCR_REQ_PWRUP1_INT_DIS, RpuPwrUpDwnHandlerTable[Index].PwrUpMask);
			Status = XST_SUCCESS;
		}
	}

	return Status;

}

/*****************************************************************************/
/**
 * @brief APU power down request interrupt handler
 *
 * @param PwrDwnStatus	Interrupt status indicating a request to power down core
 * @param PwrDwnIntMask	Power down interrupt mask
 * @param PwrUpStatus	Interrupt status indicating a request to power up core.
 * @param PwrUpIntMask	Power up interrupt mask
 *
 * @return XST_SUCCESS on success, XST_FAILURE or error code during failure
 *****************************************************************************/
XStatus XPm_DispatchApuPwrDwnHandler(u32 PwrDwnStatus, u32 PwrDwnIntMask,
				     u32 PwrUpStatus, u32 PwrUpIntMask)
{
	XStatus Status = XST_FAILURE;
	u32 Index;

	for (Index = 0U; Index < ARRAY_SIZE(ApuPwrUpDwnHandlerTable); Index++) {
		/* Check for PwrDwnStatus 1 and PwrDwnIntMask is 0.
		 * PwrDwnStatus indicates that there is an interrupt request to power down the core.
		 * PwrDwnIntMask indicates if the interrupt is masked or not. If it is 0 it is unmasked.
		 *
		 * We must also check that there is not simultaneously a request to power up the core.
		 * Check that PwrUpStatus is not set and that power up is masked with PwrUpIntMask.
		 */
		if ((CHECK_BIT(PwrDwnStatus, ApuPwrUpDwnHandlerTable[Index].PwrDwnMask)) &&
		    !(CHECK_BIT(PwrDwnIntMask, ApuPwrUpDwnHandlerTable[Index].PwrDwnMask)) &&
		    !(CHECK_BIT(PwrUpStatus, ApuPwrUpDwnHandlerTable[Index].PwrUpMask)) &&
		    (CHECK_BIT(PwrUpIntMask, ApuPwrUpDwnHandlerTable[Index].PwrUpMask))) {
			/* Call power down handler */
			Status = XPmPower_ACpuReqPwrDwn(ApuPwrUpDwnHandlerTable[Index].Args);

			/* Ack the service */
			XPm_Out32(PSXC_LPX_SLCR_REQ_PWRDWN0_STATUS, ApuPwrUpDwnHandlerTable[Index].PwrDwnMask);
			XPm_Out32(PSXC_LPX_SLCR_REQ_PWRDWN0_INT_DIS, ApuPwrUpDwnHandlerTable[Index].PwrDwnMask);
		} else if (CHECK_BIT(PwrDwnStatus, ApuPwrUpDwnHandlerTable[Index].PwrDwnMask)) {
			/* Ack the service  if power up and power down interrupt arrives simultaneously */
			XPm_Out32(PSXC_LPX_SLCR_REQ_PWRDWN0_STATUS, ApuPwrUpDwnHandlerTable[Index].PwrDwnMask);
			XPm_Out32(PSXC_LPX_SLCR_REQ_PWRDWN0_INT_DIS, ApuPwrUpDwnHandlerTable[Index].PwrDwnMask);
			Status = XST_SUCCESS;
		}
	}

	return Status;
}



/*****************************************************************************/
/**
 * @brief RPU power down request interrupt handler
 *
 * @param PwrDwnStatus	Interrupt status indicating a request to power down core
 * @param PwrDwnIntMask	Power down interrupt mask
 * @param PwrUpStatus	Interrupt status indicating a request to power up core.
 * @param PwrUpIntMask	Power up interrupt mask
 *
 * @return XST_SUCCESS on success, XST_FAILURE or error code during failure
 *****************************************************************************/
XStatus XPm_DispatchRpuPwrDwnHandler(u32 PwrDwnStatus, u32 PwrDwnIntMask,
				     u32 PwrUpStatus, u32 PwrUpIntMask)
{
	XStatus Status = XST_FAILURE;
	u32 Index;

	for (Index = 0U; Index < ARRAY_SIZE(RpuPwrUpDwnHandlerTable); Index++) {
		/* Check for PwrDwnStatus 1 and PwrDwnIntMask is 0.
		 * PwrDwnStatus indicates that there is an interrupt request to power down the core.
		 * PwrDwnIntMask indicates if the interrupt is masked or not. If it is 0 it is unmasked.
		 *
		 * We must also check that there is not simultaneously a request to power up the core.
		 * Check that PwrUpStatus is not set and that power up is masked with PwrUpIntMask.
		 */
		if ((CHECK_BIT(PwrDwnStatus, RpuPwrUpDwnHandlerTable[Index].PwrDwnMask)) &&
		    !(CHECK_BIT(PwrDwnIntMask, RpuPwrUpDwnHandlerTable[Index].PwrDwnMask)) &&
		    !(CHECK_BIT(PwrUpStatus, RpuPwrUpDwnHandlerTable[Index].PwrUpMask)) &&
		    (CHECK_BIT(PwrUpIntMask, RpuPwrUpDwnHandlerTable[Index].PwrUpMask))) {
			/* Call power down handler */
			Status = XPmPower_RpuReqPwrDwn(RpuPwrUpDwnHandlerTable[Index].Args);

			/* Ack the service */
			XPm_Out32(PSXC_LPX_SLCR_REQ_PWRDWN1_STATUS, RpuPwrUpDwnHandlerTable[Index].PwrDwnMask);
			XPm_Out32(PSXC_LPX_SLCR_REQ_PWRDWN1_INT_DIS, RpuPwrUpDwnHandlerTable[Index].PwrDwnMask);
		} else if (CHECK_BIT(PwrDwnStatus, RpuPwrUpDwnHandlerTable[Index].PwrDwnMask)) {
			/* Ack the service  if power up and power down interrupt arrives simultaneously */
			XPm_Out32(PSXC_LPX_SLCR_REQ_PWRDWN1_STATUS, RpuPwrUpDwnHandlerTable[Index].PwrDwnMask);
			XPm_Out32(PSXC_LPX_SLCR_REQ_PWRDWN1_INT_DIS, RpuPwrUpDwnHandlerTable[Index].PwrDwnMask);
			Status = XST_SUCCESS;
		}
	}

	return Status;
}

/*****************************************************************************/
/**
 * @brief APU wakeup interrupt handler
 *
 * @param WakeupStatus	Interrupt status indicating a request to wakeup core.
 * @param WakeupIntMask	Interrupt mask
 *
 * @return XST_SUCCESS on success, XST_FAILURE or error code during failure
 *****************************************************************************/
XStatus XPm_DispatchApuWakeupHandler(u32 WakeupStatus, u32 WakeupIntMask)
{
	XStatus Status = XST_FAILURE;
	u32 Index;
	XPm_Core *Core;
        u64 ResumeAddr;

	for (Index = 0U; Index < ARRAY_SIZE(ApuWakeupHandlerTable); Index++) {
		/* Check for WakeupStatus 1 and WakeupIntMask is 0.
		 * WakeupStatus indicates that there is an interrupt request to wakeup the core.
		 * WakeupIntMask indicates if the interrupt is masked or not. If it is 0 it is unmasked.
		 */
		if ((CHECK_BIT(WakeupStatus, ApuWakeupHandlerTable[Index].Mask)) &&
		    !(CHECK_BIT(WakeupIntMask, ApuWakeupHandlerTable[Index].Mask))) {
			Core = (XPm_Core *)XPmDevice_GetById(ApuWakeupHandlerTable[Index].DeviceId);
			if (NULL == Core) {
				Status = XST_INVALID_PARAM;
				goto done;
			}

			ResumeAddr = Core->ResumeAddr;

			/* Call power up handler */
			Status = XPmPower_ACpuDirectPwrUp(ApuWakeupHandlerTable[Index].Args, ResumeAddr);

			/* Ack the service */
			XPm_Out32(PSXC_LPX_SLCR_WAKEUP0_IRQ_STATUS, ApuWakeupHandlerTable[Index].Mask);
			XPm_Out32(PSXC_LPX_SLCR_WAKEUP0_IRQ_DIS, ApuWakeupHandlerTable[Index].Mask);

			/* Call XPmCore_AfterDirectPwrUp to set the core power state */
			XPmCore_AfterDirectPwrUp(Core);

		}
	}

done:
	return Status;
}

/*****************************************************************************/
/**
 * @brief RPU wakeup interrupt handler
 *
 * @param WakeupStatus	Interrupt status indicating a request to wakeup core.
 * @param WakeupIntMask	Interrupt mask
 *
 * @return XST_SUCCESS on success, XST_FAILURE or error code during failure
 *****************************************************************************/
XStatus XPm_DispatchRpuWakeupHandler(u32 WakeupStatus, u32 WakeupIntMask)
{
	XStatus Status = XST_FAILURE;
	u32 Index;
	XPm_Core *Core;
	u64 ResumeAddr;

	for (Index = 0U; Index < ARRAY_SIZE(RpuWakeupHandlerTable); Index++) {
		/* Check for WakeupStatus 1 and WakeupIntMask is 0.
		 * WakeupStatus indicates that there is an interrupt request to wakeup the core.
		 * WakeupIntMask indicates if the interrupt is masked or not. If it is 0 it is unmasked.
		 */
		if ((CHECK_BIT(WakeupStatus, RpuWakeupHandlerTable[Index].Mask)) &&
		    !(CHECK_BIT(WakeupIntMask, RpuWakeupHandlerTable[Index].Mask))) {
			Core = (XPm_Core *)XPmDevice_GetById(RpuWakeupHandlerTable[Index].DeviceId);
			if (NULL == Core) {
				Status = XST_INVALID_PARAM;
				goto done;
			}

			ResumeAddr = Core->ResumeAddr;
			/* Call power up handler */
			Status = XPmPower_RpuDirectPwrUp(RpuWakeupHandlerTable[Index].Args, ResumeAddr);

			/* Ack the service */
			XPm_Out32(PSXC_LPX_SLCR_WAKEUP1_IRQ_STATUS, RpuWakeupHandlerTable[Index].Mask);
			XPm_Out32(PSXC_LPX_SLCR_WAKEUP1_IRQ_DIS, RpuWakeupHandlerTable[Index].Mask);

			/* Call XPmCore_AfterDirectPwrUp to set the core power state */
			XPmCore_AfterDirectPwrUp(Core);
		}
	}

done:
	return Status;
}

/*****************************************************************************/
/**
 * @brief APU and RPU power control interrupt handler
 *
 * @param PwrCtrlStatus	Interrupt status to request core power down.
 * @param PwrCtrlMask	Interrupt mask
 *
 * @return XST_SUCCESS on success, XST_FAILURE or error code during failure
 *****************************************************************************/
XStatus XPm_DispatchPwrCtrlHandler(u32 PwrCtrlStatus, u32 PwrCtrlMask)
{
	XStatus Status = XST_FAILURE;
	u32 Index;
	XPm_Core *Core;

	for (Index = 0U; Index < ARRAY_SIZE(ApuSleepHandlerTable); Index++) {
		/* Check for PwrCtrlStatus 1 and PwrCtrlMask is 0.
		 * PwrCtrlStatus indicates that there is an interrupt request to power down the core.
		 * PwrCtrlMask indicates if the interrupt is masked or not. If it is 0 it is unmasked.
		 */
		if ((CHECK_BIT(PwrCtrlStatus, ApuSleepHandlerTable[Index].Mask)) &&
		    !(CHECK_BIT(PwrCtrlMask, ApuSleepHandlerTable[Index].Mask))) {
			/* Call power down handler */
			Status = XPmPower_ACpuDirectPwrDwn(ApuSleepHandlerTable[Index].Args);

			/* Ack the service */
			XPm_Out32(PSXC_LPX_SLCR_POWER_DWN_IRQ_STATUS, ApuSleepHandlerTable[Index].Mask);
			XPm_Out32(PSXC_LPX_SLCR_POWER_DWN_IRQ_DIS, ApuSleepHandlerTable[Index].Mask);

			/* Get core data for setting the power state */
			Core = (XPm_Core *)XPmDevice_GetById(ApuSleepHandlerTable[Index].DeviceId);

			/* Call XPmCore_AfterDirectPwrDwn to set the core power state */
			Status = XPmCore_AfterDirectPwrDwn(Core);
		}
	}

	for (Index = 0U; Index < ARRAY_SIZE(RpuSleepHandlerTable); Index++) {
		/* Check for PwrCtrlStatus 1 and PwrCtrlMask is 0.
		 * PwrCtrlStatus indicates that there is an interrupt request to power down the core.
		 * PwrCtrlMask indicates if the interrupt is masked or not. If it is 0 it is unmasked.
		 */
		if ((CHECK_BIT(PwrCtrlStatus, RpuSleepHandlerTable[Index].Mask)) &&
		    !(CHECK_BIT(PwrCtrlMask, RpuSleepHandlerTable[Index].Mask))) {
			/* Call power down handler */
			Status = XPmPower_RpuDirectPwrDwn(RpuSleepHandlerTable[Index].Args);

			/* Ack the service */
			XPm_Out32(PSXC_LPX_SLCR_POWER_DWN_IRQ_STATUS, RpuSleepHandlerTable[Index].Mask);
			XPm_Out32(PSXC_LPX_SLCR_POWER_DWN_IRQ_DIS, RpuSleepHandlerTable[Index].Mask);

			/* Get core data for setting the power state */
			Core = (XPm_Core *)XPmDevice_GetById(RpuSleepHandlerTable[Index].DeviceId);
			DISABLE_WFI(Core->SleepMask);

			/* Call XPmCore_AfterDirectPwrDwn to set the core power state */
			Status = XPmCore_AfterDirectPwrDwn(Core);
		}
	}

done:
	return Status;
}
