{
    "quantizedinformatics:container.oxidation_furnace": "Oxidation Furnace",
    "quantizedinformatics:container.reduction_furnace": "Reduction Furnace",
    "quantizedinformatics:container.draft_gate": "Chip Design Gate Container",
    "quantizedinformatics:container.draft_center": "Chip Design Central Terminal",
    "quantizedinformatics:container.draft_in": "Single External Input",
    "quantizedinformatics:container.draft_out": "Single External Output",
    "quantizedinformatics:container.draft_listener": "Signal Monitor",

    "block.quantizedinformatics.quantum_fog": "Quantum Fog",
    "block.quantizedinformatics.craft_3d": "3D Crafting System Terminal",
    "block.quantizedinformatics.oxidation_furnace": "Oxidation Furnace",
    "block.quantizedinformatics.reduction_furnace": "Reduction Furnace",
    "block.quantizedinformatics.craft_frame": "3D Crafting System Frame",
    "block.quantizedinformatics.draft_wire": "Chip Design Wire",
    "block.quantizedinformatics.draft_gate": "Chip Design Gate Container",
    "block.quantizedinformatics.draft_center": "Chip Design Central Terminal",
    "block.quantizedinformatics.draft_in": "Single External Input",
    "block.quantizedinformatics.draft_out": "Single External Output",
    "block.quantizedinformatics.draft_listener": "Signal Monitor",

    "item.quantizedinformatics.chip": "Chip",
    "item.quantizedinformatics.elem_b": "B (Boron) - Chemical",
    "item.quantizedinformatics.elem_p": "P (Phosphorous) - Chemical",
    "item.quantizedinformatics.elem_si": "Si (Silicon) - Chemical",
    "item.quantizedinformatics.elem_feo": "Fe2O3 (Iron(II) Oxide) - Chemical",
    "item.quantizedinformatics.gate_wire": "Wire - CMOS Diagram",
    "item.quantizedinformatics.gate_cap": "Metal Cap - CMOS Diagram",
    "item.quantizedinformatics.gate_nmos": "NMOS - CMOS Diagram",
    "item.quantizedinformatics.gate_pmos": "PMOS - CMOS Diagram",
    "item.quantizedinformatics.gate_dope_n": "n-type dopant - CMOS Diagram",
    "item.quantizedinformatics.gate_dope_p": "p-type dopant - CMOS Diagram",
    "item.quantizedinformatics.gate_imp_cplx": "compound - Implemented Diagram",
    "item.quantizedinformatics.gate_red_empty": "Empty - Redstone Diagram",
    "item.quantizedinformatics.gate_mos_empty": "Empty - CMOS Diagram",
    "item.quantizedinformatics.gate_red_dirty": "Dirty - Redstone Diagram",
    "item.quantizedinformatics.gate_mos_dirty": "Dirty - CMOS Diagram",
    "item.quantizedinformatics.gate_red_nand": "NAND gate - Redstone Diagram",
    "item.quantizedinformatics.gate_mos_nand": "NAND gate - CMOS Diagram",
    "item.quantizedinformatics.gate_imp_nand": "NAND gate - Implemented Diagram",
    "item.quantizedinformatics.gate_red_nand_3": "3-in NAND gate - Redstone Diagram",
    "item.quantizedinformatics.gate_mos_nand_3": "3-in NAND gate - CMOS Diagram",
    "item.quantizedinformatics.gate_imp_nand_3": "3-in NAND gate - Implemented Diagram",
    "item.quantizedinformatics.gate_red_nand_4": "4-in NAND gate - Redstone Diagram",
    "item.quantizedinformatics.gate_mos_nand_4": "4-in NAND gate - CMOS Diagram",
    "item.quantizedinformatics.gate_imp_nand_4": "4-in NAND gate - Implemented Diagram",
    "item.quantizedinformatics.gate_red_nand_5": "5-in NAND gate - Redstone Diagram",
    "item.quantizedinformatics.gate_mos_nand_5": "5-in NAND gate - CMOS Diagram",
    "item.quantizedinformatics.gate_imp_nand_5": "5-in NAND gate - Implemented Diagram",
    "item.quantizedinformatics.gate_red_nand_6": "6-in NAND gate - Redstone Diagram",
    "item.quantizedinformatics.gate_mos_nand_6": "6-in NAND gate - CMOS Diagram",
    "item.quantizedinformatics.gate_imp_nand_6": "6-in NAND gate - Implemented Diagram",
    "item.quantizedinformatics.gate_red_nor": "NOR gate - Redstone Diagram",
    "item.quantizedinformatics.gate_mos_nor": "NOR gate - CMOS Diagram",
    "item.quantizedinformatics.gate_imp_nor": "NOR gate - Implemented Diagram",
    "item.quantizedinformatics.gate_red_nor_3": "3-in NOR gate - Redstone Diagram",
    "item.quantizedinformatics.gate_mos_nor_3": "3-in NOR gate - CMOS Diagram",
    "item.quantizedinformatics.gate_imp_nor_3": "3-in NOR gate - Implemented Diagram",
    "item.quantizedinformatics.gate_red_nor_4": "4-in NOR gate - Redstone Diagram",
    "item.quantizedinformatics.gate_mos_nor_4": "4-in NOR gate - CMOS Diagram",
    "item.quantizedinformatics.gate_imp_nor_4": "4-in NOR gate - Implemented Diagram",
    "item.quantizedinformatics.gate_red_nor_5": "5-in NOR gate - Redstone Diagram",
    "item.quantizedinformatics.gate_mos_nor_5": "5-in NOR gate - CMOS Diagram",
    "item.quantizedinformatics.gate_imp_nor_5": "5-in NOR gate - Implemented Diagram",
    "item.quantizedinformatics.gate_red_nor_6": "6-in NOR gate - Redstone Diagram",
    "item.quantizedinformatics.gate_mos_nor_6": "6-in NOR gate - CMOS Diagram",
    "item.quantizedinformatics.gate_imp_nor_6": "6-in NOR gate - Implemented Diagram",
    "item.quantizedinformatics.gate_red_not": "NOT gate - Redstone Diagram",
    "item.quantizedinformatics.gate_mos_not": "NOT gate - CMOS Diagram",
    "item.quantizedinformatics.gate_imp_not": "NOT gate - Implemented Diagram",
    "item.quantizedinformatics.gate_red_buff": "BUFFER gate - Redstone Diagram",
    "item.quantizedinformatics.gate_mos_buff": "BUFFER gate - CMOS Diagram",
    "item.quantizedinformatics.gate_imp_buff": "BUFFER gate - Implemented Diagram",
    "item.quantizedinformatics.gate_red_and": "AND gate - Redstone Diagram",
    "item.quantizedinformatics.gate_mos_and": "AND gate - CMOS Diagram",
    "item.quantizedinformatics.gate_imp_and": "AND gate - Implemented Diagram",
    "item.quantizedinformatics.gate_red_and_3": "3-in AND gate - Redstone Diagram",
    "item.quantizedinformatics.gate_mos_and_3": "3-in AND gate - CMOS Diagram",
    "item.quantizedinformatics.gate_imp_and_3": "3-in AND gate - Implemented Diagram",
    "item.quantizedinformatics.gate_red_and_4": "4-in AND gate - Redstone Diagram",
    "item.quantizedinformatics.gate_mos_and_4": "4-in AND gate - CMOS Diagram",
    "item.quantizedinformatics.gate_imp_and_4": "4-in AND gate - Implemented Diagram",
    "item.quantizedinformatics.gate_red_and_5": "5-in AND gate - Redstone Diagram",
    "item.quantizedinformatics.gate_mos_and_5": "5-in AND gate - CMOS Diagram",
    "item.quantizedinformatics.gate_imp_and_5": "5-in AND gate - Implemented Diagram",
    "item.quantizedinformatics.gate_red_and_6": "6-in AND gate - Redstone Diagram",
    "item.quantizedinformatics.gate_mos_and_6": "6-in AND gate - CMOS Diagram",
    "item.quantizedinformatics.gate_imp_and_6": "6-in AND gate - Implemented Diagram",
    "item.quantizedinformatics.gate_red_or": "OR gate - Redstone Diagram",
    "item.quantizedinformatics.gate_mos_or": "OR gate - CMOS Diagram",
    "item.quantizedinformatics.gate_imp_or": "OR gate - Implemented Diagram",
    "item.quantizedinformatics.gate_red_or_3": "3-in OR gate - Redstone Diagram",
    "item.quantizedinformatics.gate_mos_or_3": "3-in OR gate - CMOS Diagram",
    "item.quantizedinformatics.gate_imp_or_3": "3-in OR gate - Implemented Diagram",
    "item.quantizedinformatics.gate_red_or_4": "4-in OR gate - Redstone Diagram",
    "item.quantizedinformatics.gate_mos_or_4": "4-in OR gate - CMOS Diagram",
    "item.quantizedinformatics.gate_imp_or_4": "4-in OR gate - Implemented Diagram",
    "item.quantizedinformatics.gate_red_or_5": "5-in OR gate - Redstone Diagram",
    "item.quantizedinformatics.gate_mos_or_5": "5-in OR gate - CMOS Diagram",
    "item.quantizedinformatics.gate_imp_or_5": "5-in OR gate - Implemented Diagram",
    "item.quantizedinformatics.gate_red_or_6": "6-in OR gate - Redstone Diagram",
    "item.quantizedinformatics.gate_mos_or_6": "6-in OR gate - CMOS Diagram",
    "item.quantizedinformatics.gate_imp_or_6": "6-in OR gate - Implemented Diagram",
    "item.quantizedinformatics.gate_red_xor": "XOR gate - Redstone Diagram",
    "item.quantizedinformatics.gate_mos_xor": "XOR gate - CMOS Diagram",
    "item.quantizedinformatics.gate_imp_xor": "XOR gate - Implemented Diagram"
}