<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file raw_colorbar_raw_colorbar.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5UM-85F
Package:     CABGA756
Performance: 8
Loading device for application trce from file 'sa5p85m.nph' in environment: /opt/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.43.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4</big></U></B>
Fri Apr 24 15:44:32 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 8 -sphld m -o raw_colorbar_raw_colorbar.twr -gui -msgset /home/andy/Downloads/tmp/raw_colorbar_gen/promote.xml raw_colorbar_raw_colorbar.ncd raw_colorbar_raw_colorbar.prf 
Design file:     raw_colorbar_raw_colorbar.ncd
Preference file: raw_colorbar_raw_colorbar.prf
Device,speed:    LFE5UM-85F,8
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "clk_in_c" 27.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_1' Target='right'>FREQUENCY NET "w_pixclk" 40.500000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   88.944MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_2' Target='right'>FREQUENCY NET "pixclk_c" 40.500000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "clk_in_c" 27.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "w_pixclk" 40.500000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 13.448ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_raw_colorbar_gen/color_cntr[10]  (from w_pixclk +)
   Destination:    FF         Data in        u_raw_colorbar_gen/raw_data[0]  (to w_pixclk +)

   Delay:              11.453ns  (47.5% logic, 52.5% route), 21 logic levels.

 Constraint Details:

     11.453ns physical path delay u_raw_colorbar_gen/SLICE_6 to u_raw_colorbar_gen/SLICE_48 meets
     24.691ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 24.901ns) by 13.448ns

 Physical Path Details:

      Data path u_raw_colorbar_gen/SLICE_6 to u_raw_colorbar_gen/SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393   R56C107B.CLK to    R56C107B.Q1 u_raw_colorbar_gen/SLICE_6 (from w_pixclk)
ROUTE         3     0.766    R56C107B.Q1 to    R56C104A.B1 u_raw_colorbar_gen/color_cntr[10]
C1TOFCO_DE  ---     0.355    R56C104A.B1 to   R56C104A.FCO u_raw_colorbar_gen/SLICE_28
ROUTE         1     0.000   R56C104A.FCO to   R56C104B.FCI u_raw_colorbar_gen/mult1_un54_sum_cry_5
FCITOFCO_D  ---     0.056   R56C104B.FCI to   R56C104B.FCO u_raw_colorbar_gen/SLICE_29
ROUTE         1     0.000   R56C104B.FCO to   R56C104C.FCI u_raw_colorbar_gen/mult1_un54_sum_cry_7
FCITOFCO_D  ---     0.056   R56C104C.FCI to   R56C104C.FCO u_raw_colorbar_gen/SLICE_30
ROUTE         1     0.000   R56C104C.FCO to   R56C104D.FCI u_raw_colorbar_gen/mult1_un54_sum_cry_9
FCITOF0_DE  ---     0.328   R56C104D.FCI to    R56C104D.F0 u_raw_colorbar_gen/SLICE_31
ROUTE         5     0.614    R56C104D.F0 to    R56C105B.A0 u_raw_colorbar_gen/mult1_un54_sum_s_10_0_S0
C0TOFCO_DE  ---     0.355    R56C105B.A0 to   R56C105B.FCO u_raw_colorbar_gen/SLICE_25
ROUTE         1     0.000   R56C105B.FCO to   R56C105C.FCI u_raw_colorbar_gen/mult1_un61_sum_cry_7
FCITOFCO_D  ---     0.056   R56C105C.FCI to   R56C105C.FCO u_raw_colorbar_gen/SLICE_26
ROUTE         1     0.000   R56C105C.FCO to   R56C105D.FCI u_raw_colorbar_gen/mult1_un61_sum_cry_9
FCITOF0_DE  ---     0.328   R56C105D.FCI to    R56C105D.F0 u_raw_colorbar_gen/SLICE_27
ROUTE         5     0.752    R56C105D.F0 to    R55C105C.A1 u_raw_colorbar_gen/mult1_un61_sum_s_10_0_S0
C1TOFCO_DE  ---     0.355    R55C105C.A1 to   R55C105C.FCO u_raw_colorbar_gen/SLICE_22
ROUTE         1     0.000   R55C105C.FCO to   R55C105D.FCI u_raw_colorbar_gen/mult1_un68_sum_cry_9
FCITOF0_DE  ---     0.328   R55C105D.FCI to    R55C105D.F0 u_raw_colorbar_gen/SLICE_23
ROUTE         5     0.614    R55C105D.F0 to    R55C106B.A0 u_raw_colorbar_gen/mult1_un68_sum_s_10_0_S0
C0TOFCO_DE  ---     0.355    R55C106B.A0 to   R55C106B.FCO u_raw_colorbar_gen/SLICE_17
ROUTE         1     0.000   R55C106B.FCO to   R55C106C.FCI u_raw_colorbar_gen/mult1_un75_sum_cry_7
FCITOFCO_D  ---     0.056   R55C106C.FCI to   R55C106C.FCO u_raw_colorbar_gen/SLICE_18
ROUTE         1     0.000   R55C106C.FCO to   R55C106D.FCI u_raw_colorbar_gen/mult1_un75_sum_cry_9
FCITOF0_DE  ---     0.328   R55C106D.FCI to    R55C106D.F0 u_raw_colorbar_gen/SLICE_19
ROUTE         5     0.614    R55C106D.F0 to    R55C107B.A1 u_raw_colorbar_gen/mult1_un75_sum_s_10_0_S0
C1TOFCO_DE  ---     0.355    R55C107B.A1 to   R55C107B.FCO u_raw_colorbar_gen/SLICE_33
ROUTE         1     0.000   R55C107B.FCO to   R55C107C.FCI u_raw_colorbar_gen/mult1_un82_sum_cry_7
FCITOF0_DE  ---     0.328   R55C107C.FCI to    R55C107C.F0 u_raw_colorbar_gen/SLICE_34
ROUTE         2     0.900    R55C107C.F0 to    R56C108C.A1 u_raw_colorbar_gen/mult1_un89_sum_1_axb_9
C1TOFCO_DE  ---     0.355    R56C108C.A1 to   R56C108C.FCO u_raw_colorbar_gen/SLICE_10
ROUTE         1     0.000   R56C108C.FCO to   R56C108D.FCI u_raw_colorbar_gen/mult1_un89_sum_1_cry_9
FCITOF0_DE  ---     0.328   R56C108D.FCI to    R56C108D.F0 u_raw_colorbar_gen/SLICE_11
ROUTE         3     0.481    R56C108D.F0 to    R56C109D.C1 u_raw_colorbar_gen/mult1_un89_sum1[10]
CTOF_DEL    ---     0.180    R56C109D.C1 to    R56C109D.F1 u_raw_colorbar_gen/SLICE_67
ROUTE         1     0.577    R56C109D.F1 to    R55C109C.B1 u_raw_colorbar_gen/raw_data_RNO_8[0]
CTOF_DEL    ---     0.180    R55C109C.B1 to    R55C109C.F1 u_raw_colorbar_gen/SLICE_65
ROUTE         1     0.410    R55C109C.F1 to    R55C109C.A0 u_raw_colorbar_gen/raw_data_8_iv_0_1_tz_N_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
CTOF_DEL    ---     0.180    R55C109C.A0 to    R55C109C.F0 u_raw_colorbar_gen/SLICE_65
ROUTE         1     0.290    R55C109C.F0 to    R55C109A.C0 u_raw_colorbar_gen/raw_data_8_iv_0_1_5[0]
CTOF_DEL    ---     0.180    R55C109A.C0 to    R55C109A.F0 u_raw_colorbar_gen/SLICE_48
ROUTE         1     0.000    R55C109A.F0 to   R55C109A.DI0 u_raw_colorbar_gen/raw_data_8[0] (to w_pixclk)
                  --------
                   11.453   (47.5% logic, 52.5% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_sensor_clk/PLLInst_0 to u_raw_colorbar_gen/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     2.195  PLL_TR0.CLKOP to   R56C107B.CLK w_pixclk
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_sensor_clk/PLLInst_0 to u_raw_colorbar_gen/SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     2.195  PLL_TR0.CLKOP to   R55C109A.CLK w_pixclk
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.448ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_raw_colorbar_gen/color_cntr[10]  (from w_pixclk +)
   Destination:    FF         Data in        u_raw_colorbar_gen/raw_data[0]  (to w_pixclk +)

   Delay:              11.453ns  (47.5% logic, 52.5% route), 21 logic levels.

 Constraint Details:

     11.453ns physical path delay u_raw_colorbar_gen/SLICE_6 to u_raw_colorbar_gen/SLICE_48 meets
     24.691ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 24.901ns) by 13.448ns

 Physical Path Details:

      Data path u_raw_colorbar_gen/SLICE_6 to u_raw_colorbar_gen/SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393   R56C107B.CLK to    R56C107B.Q1 u_raw_colorbar_gen/SLICE_6 (from w_pixclk)
ROUTE         3     0.766    R56C107B.Q1 to    R56C104A.B1 u_raw_colorbar_gen/color_cntr[10]
C1TOFCO_DE  ---     0.355    R56C104A.B1 to   R56C104A.FCO u_raw_colorbar_gen/SLICE_28
ROUTE         1     0.000   R56C104A.FCO to   R56C104B.FCI u_raw_colorbar_gen/mult1_un54_sum_cry_5
FCITOFCO_D  ---     0.056   R56C104B.FCI to   R56C104B.FCO u_raw_colorbar_gen/SLICE_29
ROUTE         1     0.000   R56C104B.FCO to   R56C104C.FCI u_raw_colorbar_gen/mult1_un54_sum_cry_7
FCITOFCO_D  ---     0.056   R56C104C.FCI to   R56C104C.FCO u_raw_colorbar_gen/SLICE_30
ROUTE         1     0.000   R56C104C.FCO to   R56C104D.FCI u_raw_colorbar_gen/mult1_un54_sum_cry_9
FCITOF0_DE  ---     0.328   R56C104D.FCI to    R56C104D.F0 u_raw_colorbar_gen/SLICE_31
ROUTE         5     0.614    R56C104D.F0 to    R56C105B.A1 u_raw_colorbar_gen/mult1_un54_sum_s_10_0_S0
C1TOFCO_DE  ---     0.355    R56C105B.A1 to   R56C105B.FCO u_raw_colorbar_gen/SLICE_25
ROUTE         1     0.000   R56C105B.FCO to   R56C105C.FCI u_raw_colorbar_gen/mult1_un61_sum_cry_7
FCITOFCO_D  ---     0.056   R56C105C.FCI to   R56C105C.FCO u_raw_colorbar_gen/SLICE_26
ROUTE         1     0.000   R56C105C.FCO to   R56C105D.FCI u_raw_colorbar_gen/mult1_un61_sum_cry_9
FCITOF0_DE  ---     0.328   R56C105D.FCI to    R56C105D.F0 u_raw_colorbar_gen/SLICE_27
ROUTE         5     0.752    R56C105D.F0 to    R55C105C.A1 u_raw_colorbar_gen/mult1_un61_sum_s_10_0_S0
C1TOFCO_DE  ---     0.355    R55C105C.A1 to   R55C105C.FCO u_raw_colorbar_gen/SLICE_22
ROUTE         1     0.000   R55C105C.FCO to   R55C105D.FCI u_raw_colorbar_gen/mult1_un68_sum_cry_9
FCITOF0_DE  ---     0.328   R55C105D.FCI to    R55C105D.F0 u_raw_colorbar_gen/SLICE_23
ROUTE         5     0.614    R55C105D.F0 to    R55C106B.A1 u_raw_colorbar_gen/mult1_un68_sum_s_10_0_S0
C1TOFCO_DE  ---     0.355    R55C106B.A1 to   R55C106B.FCO u_raw_colorbar_gen/SLICE_17
ROUTE         1     0.000   R55C106B.FCO to   R55C106C.FCI u_raw_colorbar_gen/mult1_un75_sum_cry_7
FCITOFCO_D  ---     0.056   R55C106C.FCI to   R55C106C.FCO u_raw_colorbar_gen/SLICE_18
ROUTE         1     0.000   R55C106C.FCO to   R55C106D.FCI u_raw_colorbar_gen/mult1_un75_sum_cry_9
FCITOF0_DE  ---     0.328   R55C106D.FCI to    R55C106D.F0 u_raw_colorbar_gen/SLICE_19
ROUTE         5     0.614    R55C106D.F0 to    R55C107B.A0 u_raw_colorbar_gen/mult1_un75_sum_s_10_0_S0
C0TOFCO_DE  ---     0.355    R55C107B.A0 to   R55C107B.FCO u_raw_colorbar_gen/SLICE_33
ROUTE         1     0.000   R55C107B.FCO to   R55C107C.FCI u_raw_colorbar_gen/mult1_un82_sum_cry_7
FCITOF0_DE  ---     0.328   R55C107C.FCI to    R55C107C.F0 u_raw_colorbar_gen/SLICE_34
ROUTE         2     0.900    R55C107C.F0 to    R56C108C.A1 u_raw_colorbar_gen/mult1_un89_sum_1_axb_9
C1TOFCO_DE  ---     0.355    R56C108C.A1 to   R56C108C.FCO u_raw_colorbar_gen/SLICE_10
ROUTE         1     0.000   R56C108C.FCO to   R56C108D.FCI u_raw_colorbar_gen/mult1_un89_sum_1_cry_9
FCITOF0_DE  ---     0.328   R56C108D.FCI to    R56C108D.F0 u_raw_colorbar_gen/SLICE_11
ROUTE         3     0.481    R56C108D.F0 to    R56C109D.C1 u_raw_colorbar_gen/mult1_un89_sum1[10]
CTOF_DEL    ---     0.180    R56C109D.C1 to    R56C109D.F1 u_raw_colorbar_gen/SLICE_67
ROUTE         1     0.577    R56C109D.F1 to    R55C109C.B1 u_raw_colorbar_gen/raw_data_RNO_8[0]
CTOF_DEL    ---     0.180    R55C109C.B1 to    R55C109C.F1 u_raw_colorbar_gen/SLICE_65
ROUTE         1     0.410    R55C109C.F1 to    R55C109C.A0 u_raw_colorbar_gen/raw_data_8_iv_0_1_tz_N_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
CTOF_DEL    ---     0.180    R55C109C.A0 to    R55C109C.F0 u_raw_colorbar_gen/SLICE_65
ROUTE         1     0.290    R55C109C.F0 to    R55C109A.C0 u_raw_colorbar_gen/raw_data_8_iv_0_1_5[0]
CTOF_DEL    ---     0.180    R55C109A.C0 to    R55C109A.F0 u_raw_colorbar_gen/SLICE_48
ROUTE         1     0.000    R55C109A.F0 to   R55C109A.DI0 u_raw_colorbar_gen/raw_data_8[0] (to w_pixclk)
                  --------
                   11.453   (47.5% logic, 52.5% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_sensor_clk/PLLInst_0 to u_raw_colorbar_gen/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     2.195  PLL_TR0.CLKOP to   R56C107B.CLK w_pixclk
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_sensor_clk/PLLInst_0 to u_raw_colorbar_gen/SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     2.195  PLL_TR0.CLKOP to   R55C109A.CLK w_pixclk
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.448ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_raw_colorbar_gen/color_cntr[10]  (from w_pixclk +)
   Destination:    FF         Data in        u_raw_colorbar_gen/raw_data[0]  (to w_pixclk +)

   Delay:              11.453ns  (47.5% logic, 52.5% route), 21 logic levels.

 Constraint Details:

     11.453ns physical path delay u_raw_colorbar_gen/SLICE_6 to u_raw_colorbar_gen/SLICE_48 meets
     24.691ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 24.901ns) by 13.448ns

 Physical Path Details:

      Data path u_raw_colorbar_gen/SLICE_6 to u_raw_colorbar_gen/SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393   R56C107B.CLK to    R56C107B.Q1 u_raw_colorbar_gen/SLICE_6 (from w_pixclk)
ROUTE         3     0.766    R56C107B.Q1 to    R56C104A.B1 u_raw_colorbar_gen/color_cntr[10]
C1TOFCO_DE  ---     0.355    R56C104A.B1 to   R56C104A.FCO u_raw_colorbar_gen/SLICE_28
ROUTE         1     0.000   R56C104A.FCO to   R56C104B.FCI u_raw_colorbar_gen/mult1_un54_sum_cry_5
FCITOFCO_D  ---     0.056   R56C104B.FCI to   R56C104B.FCO u_raw_colorbar_gen/SLICE_29
ROUTE         1     0.000   R56C104B.FCO to   R56C104C.FCI u_raw_colorbar_gen/mult1_un54_sum_cry_7
FCITOFCO_D  ---     0.056   R56C104C.FCI to   R56C104C.FCO u_raw_colorbar_gen/SLICE_30
ROUTE         1     0.000   R56C104C.FCO to   R56C104D.FCI u_raw_colorbar_gen/mult1_un54_sum_cry_9
FCITOF0_DE  ---     0.328   R56C104D.FCI to    R56C104D.F0 u_raw_colorbar_gen/SLICE_31
ROUTE         5     0.614    R56C104D.F0 to    R56C105B.A1 u_raw_colorbar_gen/mult1_un54_sum_s_10_0_S0
C1TOFCO_DE  ---     0.355    R56C105B.A1 to   R56C105B.FCO u_raw_colorbar_gen/SLICE_25
ROUTE         1     0.000   R56C105B.FCO to   R56C105C.FCI u_raw_colorbar_gen/mult1_un61_sum_cry_7
FCITOFCO_D  ---     0.056   R56C105C.FCI to   R56C105C.FCO u_raw_colorbar_gen/SLICE_26
ROUTE         1     0.000   R56C105C.FCO to   R56C105D.FCI u_raw_colorbar_gen/mult1_un61_sum_cry_9
FCITOF0_DE  ---     0.328   R56C105D.FCI to    R56C105D.F0 u_raw_colorbar_gen/SLICE_27
ROUTE         5     0.752    R56C105D.F0 to    R55C105C.A1 u_raw_colorbar_gen/mult1_un61_sum_s_10_0_S0
C1TOFCO_DE  ---     0.355    R55C105C.A1 to   R55C105C.FCO u_raw_colorbar_gen/SLICE_22
ROUTE         1     0.000   R55C105C.FCO to   R55C105D.FCI u_raw_colorbar_gen/mult1_un68_sum_cry_9
FCITOF0_DE  ---     0.328   R55C105D.FCI to    R55C105D.F0 u_raw_colorbar_gen/SLICE_23
ROUTE         5     0.614    R55C105D.F0 to    R55C106B.A0 u_raw_colorbar_gen/mult1_un68_sum_s_10_0_S0
C0TOFCO_DE  ---     0.355    R55C106B.A0 to   R55C106B.FCO u_raw_colorbar_gen/SLICE_17
ROUTE         1     0.000   R55C106B.FCO to   R55C106C.FCI u_raw_colorbar_gen/mult1_un75_sum_cry_7
FCITOFCO_D  ---     0.056   R55C106C.FCI to   R55C106C.FCO u_raw_colorbar_gen/SLICE_18
ROUTE         1     0.000   R55C106C.FCO to   R55C106D.FCI u_raw_colorbar_gen/mult1_un75_sum_cry_9
FCITOF0_DE  ---     0.328   R55C106D.FCI to    R55C106D.F0 u_raw_colorbar_gen/SLICE_19
ROUTE         5     0.614    R55C106D.F0 to    R55C107B.A1 u_raw_colorbar_gen/mult1_un75_sum_s_10_0_S0
C1TOFCO_DE  ---     0.355    R55C107B.A1 to   R55C107B.FCO u_raw_colorbar_gen/SLICE_33
ROUTE         1     0.000   R55C107B.FCO to   R55C107C.FCI u_raw_colorbar_gen/mult1_un82_sum_cry_7
FCITOF0_DE  ---     0.328   R55C107C.FCI to    R55C107C.F0 u_raw_colorbar_gen/SLICE_34
ROUTE         2     0.900    R55C107C.F0 to    R56C108C.A1 u_raw_colorbar_gen/mult1_un89_sum_1_axb_9
C1TOFCO_DE  ---     0.355    R56C108C.A1 to   R56C108C.FCO u_raw_colorbar_gen/SLICE_10
ROUTE         1     0.000   R56C108C.FCO to   R56C108D.FCI u_raw_colorbar_gen/mult1_un89_sum_1_cry_9
FCITOF0_DE  ---     0.328   R56C108D.FCI to    R56C108D.F0 u_raw_colorbar_gen/SLICE_11
ROUTE         3     0.481    R56C108D.F0 to    R56C109D.C1 u_raw_colorbar_gen/mult1_un89_sum1[10]
CTOF_DEL    ---     0.180    R56C109D.C1 to    R56C109D.F1 u_raw_colorbar_gen/SLICE_67
ROUTE         1     0.577    R56C109D.F1 to    R55C109C.B1 u_raw_colorbar_gen/raw_data_RNO_8[0]
CTOF_DEL    ---     0.180    R55C109C.B1 to    R55C109C.F1 u_raw_colorbar_gen/SLICE_65
ROUTE         1     0.410    R55C109C.F1 to    R55C109C.A0 u_raw_colorbar_gen/raw_data_8_iv_0_1_tz_N_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
CTOF_DEL    ---     0.180    R55C109C.A0 to    R55C109C.F0 u_raw_colorbar_gen/SLICE_65
ROUTE         1     0.290    R55C109C.F0 to    R55C109A.C0 u_raw_colorbar_gen/raw_data_8_iv_0_1_5[0]
CTOF_DEL    ---     0.180    R55C109A.C0 to    R55C109A.F0 u_raw_colorbar_gen/SLICE_48
ROUTE         1     0.000    R55C109A.F0 to   R55C109A.DI0 u_raw_colorbar_gen/raw_data_8[0] (to w_pixclk)
                  --------
                   11.453   (47.5% logic, 52.5% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_sensor_clk/PLLInst_0 to u_raw_colorbar_gen/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     2.195  PLL_TR0.CLKOP to   R56C107B.CLK w_pixclk
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_sensor_clk/PLLInst_0 to u_raw_colorbar_gen/SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     2.195  PLL_TR0.CLKOP to   R55C109A.CLK w_pixclk
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.448ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_raw_colorbar_gen/color_cntr[10]  (from w_pixclk +)
   Destination:    FF         Data in        u_raw_colorbar_gen/raw_data[0]  (to w_pixclk +)

   Delay:              11.453ns  (47.5% logic, 52.5% route), 21 logic levels.

 Constraint Details:

     11.453ns physical path delay u_raw_colorbar_gen/SLICE_6 to u_raw_colorbar_gen/SLICE_48 meets
     24.691ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 24.901ns) by 13.448ns

 Physical Path Details:

      Data path u_raw_colorbar_gen/SLICE_6 to u_raw_colorbar_gen/SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393   R56C107B.CLK to    R56C107B.Q1 u_raw_colorbar_gen/SLICE_6 (from w_pixclk)
ROUTE         3     0.766    R56C107B.Q1 to    R56C104A.B1 u_raw_colorbar_gen/color_cntr[10]
C1TOFCO_DE  ---     0.355    R56C104A.B1 to   R56C104A.FCO u_raw_colorbar_gen/SLICE_28
ROUTE         1     0.000   R56C104A.FCO to   R56C104B.FCI u_raw_colorbar_gen/mult1_un54_sum_cry_5
FCITOFCO_D  ---     0.056   R56C104B.FCI to   R56C104B.FCO u_raw_colorbar_gen/SLICE_29
ROUTE         1     0.000   R56C104B.FCO to   R56C104C.FCI u_raw_colorbar_gen/mult1_un54_sum_cry_7
FCITOFCO_D  ---     0.056   R56C104C.FCI to   R56C104C.FCO u_raw_colorbar_gen/SLICE_30
ROUTE         1     0.000   R56C104C.FCO to   R56C104D.FCI u_raw_colorbar_gen/mult1_un54_sum_cry_9
FCITOF0_DE  ---     0.328   R56C104D.FCI to    R56C104D.F0 u_raw_colorbar_gen/SLICE_31
ROUTE         5     0.614    R56C104D.F0 to    R56C105B.A1 u_raw_colorbar_gen/mult1_un54_sum_s_10_0_S0
C1TOFCO_DE  ---     0.355    R56C105B.A1 to   R56C105B.FCO u_raw_colorbar_gen/SLICE_25
ROUTE         1     0.000   R56C105B.FCO to   R56C105C.FCI u_raw_colorbar_gen/mult1_un61_sum_cry_7
FCITOFCO_D  ---     0.056   R56C105C.FCI to   R56C105C.FCO u_raw_colorbar_gen/SLICE_26
ROUTE         1     0.000   R56C105C.FCO to   R56C105D.FCI u_raw_colorbar_gen/mult1_un61_sum_cry_9
FCITOF0_DE  ---     0.328   R56C105D.FCI to    R56C105D.F0 u_raw_colorbar_gen/SLICE_27
ROUTE         5     0.752    R56C105D.F0 to    R55C105C.A0 u_raw_colorbar_gen/mult1_un61_sum_s_10_0_S0
C0TOFCO_DE  ---     0.355    R55C105C.A0 to   R55C105C.FCO u_raw_colorbar_gen/SLICE_22
ROUTE         1     0.000   R55C105C.FCO to   R55C105D.FCI u_raw_colorbar_gen/mult1_un68_sum_cry_9
FCITOF0_DE  ---     0.328   R55C105D.FCI to    R55C105D.F0 u_raw_colorbar_gen/SLICE_23
ROUTE         5     0.614    R55C105D.F0 to    R55C106B.A1 u_raw_colorbar_gen/mult1_un68_sum_s_10_0_S0
C1TOFCO_DE  ---     0.355    R55C106B.A1 to   R55C106B.FCO u_raw_colorbar_gen/SLICE_17
ROUTE         1     0.000   R55C106B.FCO to   R55C106C.FCI u_raw_colorbar_gen/mult1_un75_sum_cry_7
FCITOFCO_D  ---     0.056   R55C106C.FCI to   R55C106C.FCO u_raw_colorbar_gen/SLICE_18
ROUTE         1     0.000   R55C106C.FCO to   R55C106D.FCI u_raw_colorbar_gen/mult1_un75_sum_cry_9
FCITOF0_DE  ---     0.328   R55C106D.FCI to    R55C106D.F0 u_raw_colorbar_gen/SLICE_19
ROUTE         5     0.614    R55C106D.F0 to    R55C107B.A1 u_raw_colorbar_gen/mult1_un75_sum_s_10_0_S0
C1TOFCO_DE  ---     0.355    R55C107B.A1 to   R55C107B.FCO u_raw_colorbar_gen/SLICE_33
ROUTE         1     0.000   R55C107B.FCO to   R55C107C.FCI u_raw_colorbar_gen/mult1_un82_sum_cry_7
FCITOF0_DE  ---     0.328   R55C107C.FCI to    R55C107C.F0 u_raw_colorbar_gen/SLICE_34
ROUTE         2     0.900    R55C107C.F0 to    R56C108C.A1 u_raw_colorbar_gen/mult1_un89_sum_1_axb_9
C1TOFCO_DE  ---     0.355    R56C108C.A1 to   R56C108C.FCO u_raw_colorbar_gen/SLICE_10
ROUTE         1     0.000   R56C108C.FCO to   R56C108D.FCI u_raw_colorbar_gen/mult1_un89_sum_1_cry_9
FCITOF0_DE  ---     0.328   R56C108D.FCI to    R56C108D.F0 u_raw_colorbar_gen/SLICE_11
ROUTE         3     0.481    R56C108D.F0 to    R56C109D.C1 u_raw_colorbar_gen/mult1_un89_sum1[10]
CTOF_DEL    ---     0.180    R56C109D.C1 to    R56C109D.F1 u_raw_colorbar_gen/SLICE_67
ROUTE         1     0.577    R56C109D.F1 to    R55C109C.B1 u_raw_colorbar_gen/raw_data_RNO_8[0]
CTOF_DEL    ---     0.180    R55C109C.B1 to    R55C109C.F1 u_raw_colorbar_gen/SLICE_65
ROUTE         1     0.410    R55C109C.F1 to    R55C109C.A0 u_raw_colorbar_gen/raw_data_8_iv_0_1_tz_N_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
CTOF_DEL    ---     0.180    R55C109C.A0 to    R55C109C.F0 u_raw_colorbar_gen/SLICE_65
ROUTE         1     0.290    R55C109C.F0 to    R55C109A.C0 u_raw_colorbar_gen/raw_data_8_iv_0_1_5[0]
CTOF_DEL    ---     0.180    R55C109A.C0 to    R55C109A.F0 u_raw_colorbar_gen/SLICE_48
ROUTE         1     0.000    R55C109A.F0 to   R55C109A.DI0 u_raw_colorbar_gen/raw_data_8[0] (to w_pixclk)
                  --------
                   11.453   (47.5% logic, 52.5% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_sensor_clk/PLLInst_0 to u_raw_colorbar_gen/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     2.195  PLL_TR0.CLKOP to   R56C107B.CLK w_pixclk
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_sensor_clk/PLLInst_0 to u_raw_colorbar_gen/SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     2.195  PLL_TR0.CLKOP to   R55C109A.CLK w_pixclk
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.448ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_raw_colorbar_gen/color_cntr[10]  (from w_pixclk +)
   Destination:    FF         Data in        u_raw_colorbar_gen/raw_data[0]  (to w_pixclk +)

   Delay:              11.453ns  (47.5% logic, 52.5% route), 21 logic levels.

 Constraint Details:

     11.453ns physical path delay u_raw_colorbar_gen/SLICE_6 to u_raw_colorbar_gen/SLICE_48 meets
     24.691ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 24.901ns) by 13.448ns

 Physical Path Details:

      Data path u_raw_colorbar_gen/SLICE_6 to u_raw_colorbar_gen/SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393   R56C107B.CLK to    R56C107B.Q1 u_raw_colorbar_gen/SLICE_6 (from w_pixclk)
ROUTE         3     0.766    R56C107B.Q1 to    R56C104A.B1 u_raw_colorbar_gen/color_cntr[10]
C1TOFCO_DE  ---     0.355    R56C104A.B1 to   R56C104A.FCO u_raw_colorbar_gen/SLICE_28
ROUTE         1     0.000   R56C104A.FCO to   R56C104B.FCI u_raw_colorbar_gen/mult1_un54_sum_cry_5
FCITOFCO_D  ---     0.056   R56C104B.FCI to   R56C104B.FCO u_raw_colorbar_gen/SLICE_29
ROUTE         1     0.000   R56C104B.FCO to   R56C104C.FCI u_raw_colorbar_gen/mult1_un54_sum_cry_7
FCITOFCO_D  ---     0.056   R56C104C.FCI to   R56C104C.FCO u_raw_colorbar_gen/SLICE_30
ROUTE         1     0.000   R56C104C.FCO to   R56C104D.FCI u_raw_colorbar_gen/mult1_un54_sum_cry_9
FCITOF0_DE  ---     0.328   R56C104D.FCI to    R56C104D.F0 u_raw_colorbar_gen/SLICE_31
ROUTE         5     0.614    R56C104D.F0 to    R56C105B.A1 u_raw_colorbar_gen/mult1_un54_sum_s_10_0_S0
C1TOFCO_DE  ---     0.355    R56C105B.A1 to   R56C105B.FCO u_raw_colorbar_gen/SLICE_25
ROUTE         1     0.000   R56C105B.FCO to   R56C105C.FCI u_raw_colorbar_gen/mult1_un61_sum_cry_7
FCITOFCO_D  ---     0.056   R56C105C.FCI to   R56C105C.FCO u_raw_colorbar_gen/SLICE_26
ROUTE         1     0.000   R56C105C.FCO to   R56C105D.FCI u_raw_colorbar_gen/mult1_un61_sum_cry_9
FCITOF0_DE  ---     0.328   R56C105D.FCI to    R56C105D.F0 u_raw_colorbar_gen/SLICE_27
ROUTE         5     0.752    R56C105D.F0 to    R55C105C.A1 u_raw_colorbar_gen/mult1_un61_sum_s_10_0_S0
C1TOFCO_DE  ---     0.355    R55C105C.A1 to   R55C105C.FCO u_raw_colorbar_gen/SLICE_22
ROUTE         1     0.000   R55C105C.FCO to   R55C105D.FCI u_raw_colorbar_gen/mult1_un68_sum_cry_9
FCITOF0_DE  ---     0.328   R55C105D.FCI to    R55C105D.F0 u_raw_colorbar_gen/SLICE_23
ROUTE         5     0.614    R55C105D.F0 to    R55C106B.A1 u_raw_colorbar_gen/mult1_un68_sum_s_10_0_S0
C1TOFCO_DE  ---     0.355    R55C106B.A1 to   R55C106B.FCO u_raw_colorbar_gen/SLICE_17
ROUTE         1     0.000   R55C106B.FCO to   R55C106C.FCI u_raw_colorbar_gen/mult1_un75_sum_cry_7
FCITOFCO_D  ---     0.056   R55C106C.FCI to   R55C106C.FCO u_raw_colorbar_gen/SLICE_18
ROUTE         1     0.000   R55C106C.FCO to   R55C106D.FCI u_raw_colorbar_gen/mult1_un75_sum_cry_9
FCITOF0_DE  ---     0.328   R55C106D.FCI to    R55C106D.F0 u_raw_colorbar_gen/SLICE_19
ROUTE         5     0.614    R55C106D.F0 to    R55C107B.A1 u_raw_colorbar_gen/mult1_un75_sum_s_10_0_S0
C1TOFCO_DE  ---     0.355    R55C107B.A1 to   R55C107B.FCO u_raw_colorbar_gen/SLICE_33
ROUTE         1     0.000   R55C107B.FCO to   R55C107C.FCI u_raw_colorbar_gen/mult1_un82_sum_cry_7
FCITOF0_DE  ---     0.328   R55C107C.FCI to    R55C107C.F0 u_raw_colorbar_gen/SLICE_34
ROUTE         2     0.900    R55C107C.F0 to    R56C108C.A1 u_raw_colorbar_gen/mult1_un89_sum_1_axb_9
C1TOFCO_DE  ---     0.355    R56C108C.A1 to   R56C108C.FCO u_raw_colorbar_gen/SLICE_10
ROUTE         1     0.000   R56C108C.FCO to   R56C108D.FCI u_raw_colorbar_gen/mult1_un89_sum_1_cry_9
FCITOF0_DE  ---     0.328   R56C108D.FCI to    R56C108D.F0 u_raw_colorbar_gen/SLICE_11
ROUTE         3     0.481    R56C108D.F0 to    R56C109D.C1 u_raw_colorbar_gen/mult1_un89_sum1[10]
CTOF_DEL    ---     0.180    R56C109D.C1 to    R56C109D.F1 u_raw_colorbar_gen/SLICE_67
ROUTE         1     0.577    R56C109D.F1 to    R55C109C.B1 u_raw_colorbar_gen/raw_data_RNO_8[0]
CTOF_DEL    ---     0.180    R55C109C.B1 to    R55C109C.F1 u_raw_colorbar_gen/SLICE_65
ROUTE         1     0.410    R55C109C.F1 to    R55C109C.A0 u_raw_colorbar_gen/raw_data_8_iv_0_1_tz_N_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
CTOF_DEL    ---     0.180    R55C109C.A0 to    R55C109C.F0 u_raw_colorbar_gen/SLICE_65
ROUTE         1     0.290    R55C109C.F0 to    R55C109A.C0 u_raw_colorbar_gen/raw_data_8_iv_0_1_5[0]
CTOF_DEL    ---     0.180    R55C109A.C0 to    R55C109A.F0 u_raw_colorbar_gen/SLICE_48
ROUTE         1     0.000    R55C109A.F0 to   R55C109A.DI0 u_raw_colorbar_gen/raw_data_8[0] (to w_pixclk)
                  --------
                   11.453   (47.5% logic, 52.5% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_sensor_clk/PLLInst_0 to u_raw_colorbar_gen/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     2.195  PLL_TR0.CLKOP to   R56C107B.CLK w_pixclk
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_sensor_clk/PLLInst_0 to u_raw_colorbar_gen/SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     2.195  PLL_TR0.CLKOP to   R55C109A.CLK w_pixclk
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.448ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_raw_colorbar_gen/color_cntr[10]  (from w_pixclk +)
   Destination:    FF         Data in        u_raw_colorbar_gen/raw_data[0]  (to w_pixclk +)

   Delay:              11.453ns  (47.5% logic, 52.5% route), 21 logic levels.

 Constraint Details:

     11.453ns physical path delay u_raw_colorbar_gen/SLICE_6 to u_raw_colorbar_gen/SLICE_48 meets
     24.691ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 24.901ns) by 13.448ns

 Physical Path Details:

      Data path u_raw_colorbar_gen/SLICE_6 to u_raw_colorbar_gen/SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393   R56C107B.CLK to    R56C107B.Q1 u_raw_colorbar_gen/SLICE_6 (from w_pixclk)
ROUTE         3     0.766    R56C107B.Q1 to    R56C104A.B1 u_raw_colorbar_gen/color_cntr[10]
C1TOFCO_DE  ---     0.355    R56C104A.B1 to   R56C104A.FCO u_raw_colorbar_gen/SLICE_28
ROUTE         1     0.000   R56C104A.FCO to   R56C104B.FCI u_raw_colorbar_gen/mult1_un54_sum_cry_5
FCITOFCO_D  ---     0.056   R56C104B.FCI to   R56C104B.FCO u_raw_colorbar_gen/SLICE_29
ROUTE         1     0.000   R56C104B.FCO to   R56C104C.FCI u_raw_colorbar_gen/mult1_un54_sum_cry_7
FCITOFCO_D  ---     0.056   R56C104C.FCI to   R56C104C.FCO u_raw_colorbar_gen/SLICE_30
ROUTE         1     0.000   R56C104C.FCO to   R56C104D.FCI u_raw_colorbar_gen/mult1_un54_sum_cry_9
FCITOF0_DE  ---     0.328   R56C104D.FCI to    R56C104D.F0 u_raw_colorbar_gen/SLICE_31
ROUTE         5     0.614    R56C104D.F0 to    R56C105B.A1 u_raw_colorbar_gen/mult1_un54_sum_s_10_0_S0
C1TOFCO_DE  ---     0.355    R56C105B.A1 to   R56C105B.FCO u_raw_colorbar_gen/SLICE_25
ROUTE         1     0.000   R56C105B.FCO to   R56C105C.FCI u_raw_colorbar_gen/mult1_un61_sum_cry_7
FCITOFCO_D  ---     0.056   R56C105C.FCI to   R56C105C.FCO u_raw_colorbar_gen/SLICE_26
ROUTE         1     0.000   R56C105C.FCO to   R56C105D.FCI u_raw_colorbar_gen/mult1_un61_sum_cry_9
FCITOF0_DE  ---     0.328   R56C105D.FCI to    R56C105D.F0 u_raw_colorbar_gen/SLICE_27
ROUTE         5     0.752    R56C105D.F0 to    R55C105C.A1 u_raw_colorbar_gen/mult1_un61_sum_s_10_0_S0
C1TOFCO_DE  ---     0.355    R55C105C.A1 to   R55C105C.FCO u_raw_colorbar_gen/SLICE_22
ROUTE         1     0.000   R55C105C.FCO to   R55C105D.FCI u_raw_colorbar_gen/mult1_un68_sum_cry_9
FCITOF0_DE  ---     0.328   R55C105D.FCI to    R55C105D.F0 u_raw_colorbar_gen/SLICE_23
ROUTE         5     0.614    R55C105D.F0 to    R55C106B.A0 u_raw_colorbar_gen/mult1_un68_sum_s_10_0_S0
C0TOFCO_DE  ---     0.355    R55C106B.A0 to   R55C106B.FCO u_raw_colorbar_gen/SLICE_17
ROUTE         1     0.000   R55C106B.FCO to   R55C106C.FCI u_raw_colorbar_gen/mult1_un75_sum_cry_7
FCITOFCO_D  ---     0.056   R55C106C.FCI to   R55C106C.FCO u_raw_colorbar_gen/SLICE_18
ROUTE         1     0.000   R55C106C.FCO to   R55C106D.FCI u_raw_colorbar_gen/mult1_un75_sum_cry_9
FCITOF0_DE  ---     0.328   R55C106D.FCI to    R55C106D.F0 u_raw_colorbar_gen/SLICE_19
ROUTE         5     0.614    R55C106D.F0 to    R55C107B.A0 u_raw_colorbar_gen/mult1_un75_sum_s_10_0_S0
C0TOFCO_DE  ---     0.355    R55C107B.A0 to   R55C107B.FCO u_raw_colorbar_gen/SLICE_33
ROUTE         1     0.000   R55C107B.FCO to   R55C107C.FCI u_raw_colorbar_gen/mult1_un82_sum_cry_7
FCITOF0_DE  ---     0.328   R55C107C.FCI to    R55C107C.F0 u_raw_colorbar_gen/SLICE_34
ROUTE         2     0.900    R55C107C.F0 to    R56C108C.A1 u_raw_colorbar_gen/mult1_un89_sum_1_axb_9
C1TOFCO_DE  ---     0.355    R56C108C.A1 to   R56C108C.FCO u_raw_colorbar_gen/SLICE_10
ROUTE         1     0.000   R56C108C.FCO to   R56C108D.FCI u_raw_colorbar_gen/mult1_un89_sum_1_cry_9
FCITOF0_DE  ---     0.328   R56C108D.FCI to    R56C108D.F0 u_raw_colorbar_gen/SLICE_11
ROUTE         3     0.481    R56C108D.F0 to    R56C109D.C1 u_raw_colorbar_gen/mult1_un89_sum1[10]
CTOF_DEL    ---     0.180    R56C109D.C1 to    R56C109D.F1 u_raw_colorbar_gen/SLICE_67
ROUTE         1     0.577    R56C109D.F1 to    R55C109C.B1 u_raw_colorbar_gen/raw_data_RNO_8[0]
CTOF_DEL    ---     0.180    R55C109C.B1 to    R55C109C.F1 u_raw_colorbar_gen/SLICE_65
ROUTE         1     0.410    R55C109C.F1 to    R55C109C.A0 u_raw_colorbar_gen/raw_data_8_iv_0_1_tz_N_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
CTOF_DEL    ---     0.180    R55C109C.A0 to    R55C109C.F0 u_raw_colorbar_gen/SLICE_65
ROUTE         1     0.290    R55C109C.F0 to    R55C109A.C0 u_raw_colorbar_gen/raw_data_8_iv_0_1_5[0]
CTOF_DEL    ---     0.180    R55C109A.C0 to    R55C109A.F0 u_raw_colorbar_gen/SLICE_48
ROUTE         1     0.000    R55C109A.F0 to   R55C109A.DI0 u_raw_colorbar_gen/raw_data_8[0] (to w_pixclk)
                  --------
                   11.453   (47.5% logic, 52.5% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_sensor_clk/PLLInst_0 to u_raw_colorbar_gen/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     2.195  PLL_TR0.CLKOP to   R56C107B.CLK w_pixclk
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_sensor_clk/PLLInst_0 to u_raw_colorbar_gen/SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     2.195  PLL_TR0.CLKOP to   R55C109A.CLK w_pixclk
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.448ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_raw_colorbar_gen/color_cntr[10]  (from w_pixclk +)
   Destination:    FF         Data in        u_raw_colorbar_gen/raw_data[0]  (to w_pixclk +)

   Delay:              11.453ns  (47.5% logic, 52.5% route), 21 logic levels.

 Constraint Details:

     11.453ns physical path delay u_raw_colorbar_gen/SLICE_6 to u_raw_colorbar_gen/SLICE_48 meets
     24.691ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 24.901ns) by 13.448ns

 Physical Path Details:

      Data path u_raw_colorbar_gen/SLICE_6 to u_raw_colorbar_gen/SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393   R56C107B.CLK to    R56C107B.Q1 u_raw_colorbar_gen/SLICE_6 (from w_pixclk)
ROUTE         3     0.766    R56C107B.Q1 to    R56C104A.B1 u_raw_colorbar_gen/color_cntr[10]
C1TOFCO_DE  ---     0.355    R56C104A.B1 to   R56C104A.FCO u_raw_colorbar_gen/SLICE_28
ROUTE         1     0.000   R56C104A.FCO to   R56C104B.FCI u_raw_colorbar_gen/mult1_un54_sum_cry_5
FCITOFCO_D  ---     0.056   R56C104B.FCI to   R56C104B.FCO u_raw_colorbar_gen/SLICE_29
ROUTE         1     0.000   R56C104B.FCO to   R56C104C.FCI u_raw_colorbar_gen/mult1_un54_sum_cry_7
FCITOFCO_D  ---     0.056   R56C104C.FCI to   R56C104C.FCO u_raw_colorbar_gen/SLICE_30
ROUTE         1     0.000   R56C104C.FCO to   R56C104D.FCI u_raw_colorbar_gen/mult1_un54_sum_cry_9
FCITOF0_DE  ---     0.328   R56C104D.FCI to    R56C104D.F0 u_raw_colorbar_gen/SLICE_31
ROUTE         5     0.614    R56C104D.F0 to    R56C105B.A0 u_raw_colorbar_gen/mult1_un54_sum_s_10_0_S0
C0TOFCO_DE  ---     0.355    R56C105B.A0 to   R56C105B.FCO u_raw_colorbar_gen/SLICE_25
ROUTE         1     0.000   R56C105B.FCO to   R56C105C.FCI u_raw_colorbar_gen/mult1_un61_sum_cry_7
FCITOFCO_D  ---     0.056   R56C105C.FCI to   R56C105C.FCO u_raw_colorbar_gen/SLICE_26
ROUTE         1     0.000   R56C105C.FCO to   R56C105D.FCI u_raw_colorbar_gen/mult1_un61_sum_cry_9
FCITOF0_DE  ---     0.328   R56C105D.FCI to    R56C105D.F0 u_raw_colorbar_gen/SLICE_27
ROUTE         5     0.752    R56C105D.F0 to    R55C105C.A0 u_raw_colorbar_gen/mult1_un61_sum_s_10_0_S0
C0TOFCO_DE  ---     0.355    R55C105C.A0 to   R55C105C.FCO u_raw_colorbar_gen/SLICE_22
ROUTE         1     0.000   R55C105C.FCO to   R55C105D.FCI u_raw_colorbar_gen/mult1_un68_sum_cry_9
FCITOF0_DE  ---     0.328   R55C105D.FCI to    R55C105D.F0 u_raw_colorbar_gen/SLICE_23
ROUTE         5     0.614    R55C105D.F0 to    R55C106B.A0 u_raw_colorbar_gen/mult1_un68_sum_s_10_0_S0
C0TOFCO_DE  ---     0.355    R55C106B.A0 to   R55C106B.FCO u_raw_colorbar_gen/SLICE_17
ROUTE         1     0.000   R55C106B.FCO to   R55C106C.FCI u_raw_colorbar_gen/mult1_un75_sum_cry_7
FCITOFCO_D  ---     0.056   R55C106C.FCI to   R55C106C.FCO u_raw_colorbar_gen/SLICE_18
ROUTE         1     0.000   R55C106C.FCO to   R55C106D.FCI u_raw_colorbar_gen/mult1_un75_sum_cry_9
FCITOF0_DE  ---     0.328   R55C106D.FCI to    R55C106D.F0 u_raw_colorbar_gen/SLICE_19
ROUTE         5     0.614    R55C106D.F0 to    R55C107B.A0 u_raw_colorbar_gen/mult1_un75_sum_s_10_0_S0
C0TOFCO_DE  ---     0.355    R55C107B.A0 to   R55C107B.FCO u_raw_colorbar_gen/SLICE_33
ROUTE         1     0.000   R55C107B.FCO to   R55C107C.FCI u_raw_colorbar_gen/mult1_un82_sum_cry_7
FCITOF0_DE  ---     0.328   R55C107C.FCI to    R55C107C.F0 u_raw_colorbar_gen/SLICE_34
ROUTE         2     0.900    R55C107C.F0 to    R56C108C.A1 u_raw_colorbar_gen/mult1_un89_sum_1_axb_9
C1TOFCO_DE  ---     0.355    R56C108C.A1 to   R56C108C.FCO u_raw_colorbar_gen/SLICE_10
ROUTE         1     0.000   R56C108C.FCO to   R56C108D.FCI u_raw_colorbar_gen/mult1_un89_sum_1_cry_9
FCITOF0_DE  ---     0.328   R56C108D.FCI to    R56C108D.F0 u_raw_colorbar_gen/SLICE_11
ROUTE         3     0.481    R56C108D.F0 to    R56C109D.C1 u_raw_colorbar_gen/mult1_un89_sum1[10]
CTOF_DEL    ---     0.180    R56C109D.C1 to    R56C109D.F1 u_raw_colorbar_gen/SLICE_67
ROUTE         1     0.577    R56C109D.F1 to    R55C109C.B1 u_raw_colorbar_gen/raw_data_RNO_8[0]
CTOF_DEL    ---     0.180    R55C109C.B1 to    R55C109C.F1 u_raw_colorbar_gen/SLICE_65
ROUTE         1     0.410    R55C109C.F1 to    R55C109C.A0 u_raw_colorbar_gen/raw_data_8_iv_0_1_tz_N_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
CTOF_DEL    ---     0.180    R55C109C.A0 to    R55C109C.F0 u_raw_colorbar_gen/SLICE_65
ROUTE         1     0.290    R55C109C.F0 to    R55C109A.C0 u_raw_colorbar_gen/raw_data_8_iv_0_1_5[0]
CTOF_DEL    ---     0.180    R55C109A.C0 to    R55C109A.F0 u_raw_colorbar_gen/SLICE_48
ROUTE         1     0.000    R55C109A.F0 to   R55C109A.DI0 u_raw_colorbar_gen/raw_data_8[0] (to w_pixclk)
                  --------
                   11.453   (47.5% logic, 52.5% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_sensor_clk/PLLInst_0 to u_raw_colorbar_gen/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     2.195  PLL_TR0.CLKOP to   R56C107B.CLK w_pixclk
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_sensor_clk/PLLInst_0 to u_raw_colorbar_gen/SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     2.195  PLL_TR0.CLKOP to   R55C109A.CLK w_pixclk
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.448ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_raw_colorbar_gen/color_cntr[10]  (from w_pixclk +)
   Destination:    FF         Data in        u_raw_colorbar_gen/raw_data[0]  (to w_pixclk +)

   Delay:              11.453ns  (47.5% logic, 52.5% route), 21 logic levels.

 Constraint Details:

     11.453ns physical path delay u_raw_colorbar_gen/SLICE_6 to u_raw_colorbar_gen/SLICE_48 meets
     24.691ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 24.901ns) by 13.448ns

 Physical Path Details:

      Data path u_raw_colorbar_gen/SLICE_6 to u_raw_colorbar_gen/SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393   R56C107B.CLK to    R56C107B.Q1 u_raw_colorbar_gen/SLICE_6 (from w_pixclk)
ROUTE         3     0.766    R56C107B.Q1 to    R56C104A.B1 u_raw_colorbar_gen/color_cntr[10]
C1TOFCO_DE  ---     0.355    R56C104A.B1 to   R56C104A.FCO u_raw_colorbar_gen/SLICE_28
ROUTE         1     0.000   R56C104A.FCO to   R56C104B.FCI u_raw_colorbar_gen/mult1_un54_sum_cry_5
FCITOFCO_D  ---     0.056   R56C104B.FCI to   R56C104B.FCO u_raw_colorbar_gen/SLICE_29
ROUTE         1     0.000   R56C104B.FCO to   R56C104C.FCI u_raw_colorbar_gen/mult1_un54_sum_cry_7
FCITOFCO_D  ---     0.056   R56C104C.FCI to   R56C104C.FCO u_raw_colorbar_gen/SLICE_30
ROUTE         1     0.000   R56C104C.FCO to   R56C104D.FCI u_raw_colorbar_gen/mult1_un54_sum_cry_9
FCITOF0_DE  ---     0.328   R56C104D.FCI to    R56C104D.F0 u_raw_colorbar_gen/SLICE_31
ROUTE         5     0.614    R56C104D.F0 to    R56C105B.A1 u_raw_colorbar_gen/mult1_un54_sum_s_10_0_S0
C1TOFCO_DE  ---     0.355    R56C105B.A1 to   R56C105B.FCO u_raw_colorbar_gen/SLICE_25
ROUTE         1     0.000   R56C105B.FCO to   R56C105C.FCI u_raw_colorbar_gen/mult1_un61_sum_cry_7
FCITOFCO_D  ---     0.056   R56C105C.FCI to   R56C105C.FCO u_raw_colorbar_gen/SLICE_26
ROUTE         1     0.000   R56C105C.FCO to   R56C105D.FCI u_raw_colorbar_gen/mult1_un61_sum_cry_9
FCITOF0_DE  ---     0.328   R56C105D.FCI to    R56C105D.F0 u_raw_colorbar_gen/SLICE_27
ROUTE         5     0.752    R56C105D.F0 to    R55C105C.A0 u_raw_colorbar_gen/mult1_un61_sum_s_10_0_S0
C0TOFCO_DE  ---     0.355    R55C105C.A0 to   R55C105C.FCO u_raw_colorbar_gen/SLICE_22
ROUTE         1     0.000   R55C105C.FCO to   R55C105D.FCI u_raw_colorbar_gen/mult1_un68_sum_cry_9
FCITOF0_DE  ---     0.328   R55C105D.FCI to    R55C105D.F0 u_raw_colorbar_gen/SLICE_23
ROUTE         5     0.614    R55C105D.F0 to    R55C106B.A0 u_raw_colorbar_gen/mult1_un68_sum_s_10_0_S0
C0TOFCO_DE  ---     0.355    R55C106B.A0 to   R55C106B.FCO u_raw_colorbar_gen/SLICE_17
ROUTE         1     0.000   R55C106B.FCO to   R55C106C.FCI u_raw_colorbar_gen/mult1_un75_sum_cry_7
FCITOFCO_D  ---     0.056   R55C106C.FCI to   R55C106C.FCO u_raw_colorbar_gen/SLICE_18
ROUTE         1     0.000   R55C106C.FCO to   R55C106D.FCI u_raw_colorbar_gen/mult1_un75_sum_cry_9
FCITOF0_DE  ---     0.328   R55C106D.FCI to    R55C106D.F0 u_raw_colorbar_gen/SLICE_19
ROUTE         5     0.614    R55C106D.F0 to    R55C107B.A1 u_raw_colorbar_gen/mult1_un75_sum_s_10_0_S0
C1TOFCO_DE  ---     0.355    R55C107B.A1 to   R55C107B.FCO u_raw_colorbar_gen/SLICE_33
ROUTE         1     0.000   R55C107B.FCO to   R55C107C.FCI u_raw_colorbar_gen/mult1_un82_sum_cry_7
FCITOF0_DE  ---     0.328   R55C107C.FCI to    R55C107C.F0 u_raw_colorbar_gen/SLICE_34
ROUTE         2     0.900    R55C107C.F0 to    R56C108C.A1 u_raw_colorbar_gen/mult1_un89_sum_1_axb_9
C1TOFCO_DE  ---     0.355    R56C108C.A1 to   R56C108C.FCO u_raw_colorbar_gen/SLICE_10
ROUTE         1     0.000   R56C108C.FCO to   R56C108D.FCI u_raw_colorbar_gen/mult1_un89_sum_1_cry_9
FCITOF0_DE  ---     0.328   R56C108D.FCI to    R56C108D.F0 u_raw_colorbar_gen/SLICE_11
ROUTE         3     0.481    R56C108D.F0 to    R56C109D.C1 u_raw_colorbar_gen/mult1_un89_sum1[10]
CTOF_DEL    ---     0.180    R56C109D.C1 to    R56C109D.F1 u_raw_colorbar_gen/SLICE_67
ROUTE         1     0.577    R56C109D.F1 to    R55C109C.B1 u_raw_colorbar_gen/raw_data_RNO_8[0]
CTOF_DEL    ---     0.180    R55C109C.B1 to    R55C109C.F1 u_raw_colorbar_gen/SLICE_65
ROUTE         1     0.410    R55C109C.F1 to    R55C109C.A0 u_raw_colorbar_gen/raw_data_8_iv_0_1_tz_N_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
CTOF_DEL    ---     0.180    R55C109C.A0 to    R55C109C.F0 u_raw_colorbar_gen/SLICE_65
ROUTE         1     0.290    R55C109C.F0 to    R55C109A.C0 u_raw_colorbar_gen/raw_data_8_iv_0_1_5[0]
CTOF_DEL    ---     0.180    R55C109A.C0 to    R55C109A.F0 u_raw_colorbar_gen/SLICE_48
ROUTE         1     0.000    R55C109A.F0 to   R55C109A.DI0 u_raw_colorbar_gen/raw_data_8[0] (to w_pixclk)
                  --------
                   11.453   (47.5% logic, 52.5% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_sensor_clk/PLLInst_0 to u_raw_colorbar_gen/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     2.195  PLL_TR0.CLKOP to   R56C107B.CLK w_pixclk
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_sensor_clk/PLLInst_0 to u_raw_colorbar_gen/SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     2.195  PLL_TR0.CLKOP to   R55C109A.CLK w_pixclk
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.448ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_raw_colorbar_gen/color_cntr[10]  (from w_pixclk +)
   Destination:    FF         Data in        u_raw_colorbar_gen/raw_data[0]  (to w_pixclk +)

   Delay:              11.453ns  (47.5% logic, 52.5% route), 21 logic levels.

 Constraint Details:

     11.453ns physical path delay u_raw_colorbar_gen/SLICE_6 to u_raw_colorbar_gen/SLICE_48 meets
     24.691ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 24.901ns) by 13.448ns

 Physical Path Details:

      Data path u_raw_colorbar_gen/SLICE_6 to u_raw_colorbar_gen/SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393   R56C107B.CLK to    R56C107B.Q1 u_raw_colorbar_gen/SLICE_6 (from w_pixclk)
ROUTE         3     0.766    R56C107B.Q1 to    R56C104A.B1 u_raw_colorbar_gen/color_cntr[10]
C1TOFCO_DE  ---     0.355    R56C104A.B1 to   R56C104A.FCO u_raw_colorbar_gen/SLICE_28
ROUTE         1     0.000   R56C104A.FCO to   R56C104B.FCI u_raw_colorbar_gen/mult1_un54_sum_cry_5
FCITOFCO_D  ---     0.056   R56C104B.FCI to   R56C104B.FCO u_raw_colorbar_gen/SLICE_29
ROUTE         1     0.000   R56C104B.FCO to   R56C104C.FCI u_raw_colorbar_gen/mult1_un54_sum_cry_7
FCITOFCO_D  ---     0.056   R56C104C.FCI to   R56C104C.FCO u_raw_colorbar_gen/SLICE_30
ROUTE         1     0.000   R56C104C.FCO to   R56C104D.FCI u_raw_colorbar_gen/mult1_un54_sum_cry_9
FCITOF0_DE  ---     0.328   R56C104D.FCI to    R56C104D.F0 u_raw_colorbar_gen/SLICE_31
ROUTE         5     0.614    R56C104D.F0 to    R56C105B.A0 u_raw_colorbar_gen/mult1_un54_sum_s_10_0_S0
C0TOFCO_DE  ---     0.355    R56C105B.A0 to   R56C105B.FCO u_raw_colorbar_gen/SLICE_25
ROUTE         1     0.000   R56C105B.FCO to   R56C105C.FCI u_raw_colorbar_gen/mult1_un61_sum_cry_7
FCITOFCO_D  ---     0.056   R56C105C.FCI to   R56C105C.FCO u_raw_colorbar_gen/SLICE_26
ROUTE         1     0.000   R56C105C.FCO to   R56C105D.FCI u_raw_colorbar_gen/mult1_un61_sum_cry_9
FCITOF0_DE  ---     0.328   R56C105D.FCI to    R56C105D.F0 u_raw_colorbar_gen/SLICE_27
ROUTE         5     0.752    R56C105D.F0 to    R55C105C.A1 u_raw_colorbar_gen/mult1_un61_sum_s_10_0_S0
C1TOFCO_DE  ---     0.355    R55C105C.A1 to   R55C105C.FCO u_raw_colorbar_gen/SLICE_22
ROUTE         1     0.000   R55C105C.FCO to   R55C105D.FCI u_raw_colorbar_gen/mult1_un68_sum_cry_9
FCITOF0_DE  ---     0.328   R55C105D.FCI to    R55C105D.F0 u_raw_colorbar_gen/SLICE_23
ROUTE         5     0.614    R55C105D.F0 to    R55C106B.A1 u_raw_colorbar_gen/mult1_un68_sum_s_10_0_S0
C1TOFCO_DE  ---     0.355    R55C106B.A1 to   R55C106B.FCO u_raw_colorbar_gen/SLICE_17
ROUTE         1     0.000   R55C106B.FCO to   R55C106C.FCI u_raw_colorbar_gen/mult1_un75_sum_cry_7
FCITOFCO_D  ---     0.056   R55C106C.FCI to   R55C106C.FCO u_raw_colorbar_gen/SLICE_18
ROUTE         1     0.000   R55C106C.FCO to   R55C106D.FCI u_raw_colorbar_gen/mult1_un75_sum_cry_9
FCITOF0_DE  ---     0.328   R55C106D.FCI to    R55C106D.F0 u_raw_colorbar_gen/SLICE_19
ROUTE         5     0.614    R55C106D.F0 to    R55C107B.A0 u_raw_colorbar_gen/mult1_un75_sum_s_10_0_S0
C0TOFCO_DE  ---     0.355    R55C107B.A0 to   R55C107B.FCO u_raw_colorbar_gen/SLICE_33
ROUTE         1     0.000   R55C107B.FCO to   R55C107C.FCI u_raw_colorbar_gen/mult1_un82_sum_cry_7
FCITOF0_DE  ---     0.328   R55C107C.FCI to    R55C107C.F0 u_raw_colorbar_gen/SLICE_34
ROUTE         2     0.900    R55C107C.F0 to    R56C108C.A1 u_raw_colorbar_gen/mult1_un89_sum_1_axb_9
C1TOFCO_DE  ---     0.355    R56C108C.A1 to   R56C108C.FCO u_raw_colorbar_gen/SLICE_10
ROUTE         1     0.000   R56C108C.FCO to   R56C108D.FCI u_raw_colorbar_gen/mult1_un89_sum_1_cry_9
FCITOF0_DE  ---     0.328   R56C108D.FCI to    R56C108D.F0 u_raw_colorbar_gen/SLICE_11
ROUTE         3     0.481    R56C108D.F0 to    R56C109D.C1 u_raw_colorbar_gen/mult1_un89_sum1[10]
CTOF_DEL    ---     0.180    R56C109D.C1 to    R56C109D.F1 u_raw_colorbar_gen/SLICE_67
ROUTE         1     0.577    R56C109D.F1 to    R55C109C.B1 u_raw_colorbar_gen/raw_data_RNO_8[0]
CTOF_DEL    ---     0.180    R55C109C.B1 to    R55C109C.F1 u_raw_colorbar_gen/SLICE_65
ROUTE         1     0.410    R55C109C.F1 to    R55C109C.A0 u_raw_colorbar_gen/raw_data_8_iv_0_1_tz_N_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
CTOF_DEL    ---     0.180    R55C109C.A0 to    R55C109C.F0 u_raw_colorbar_gen/SLICE_65
ROUTE         1     0.290    R55C109C.F0 to    R55C109A.C0 u_raw_colorbar_gen/raw_data_8_iv_0_1_5[0]
CTOF_DEL    ---     0.180    R55C109A.C0 to    R55C109A.F0 u_raw_colorbar_gen/SLICE_48
ROUTE         1     0.000    R55C109A.F0 to   R55C109A.DI0 u_raw_colorbar_gen/raw_data_8[0] (to w_pixclk)
                  --------
                   11.453   (47.5% logic, 52.5% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_sensor_clk/PLLInst_0 to u_raw_colorbar_gen/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     2.195  PLL_TR0.CLKOP to   R56C107B.CLK w_pixclk
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_sensor_clk/PLLInst_0 to u_raw_colorbar_gen/SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     2.195  PLL_TR0.CLKOP to   R55C109A.CLK w_pixclk
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.448ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_raw_colorbar_gen/color_cntr[10]  (from w_pixclk +)
   Destination:    FF         Data in        u_raw_colorbar_gen/raw_data[0]  (to w_pixclk +)

   Delay:              11.453ns  (47.5% logic, 52.5% route), 21 logic levels.

 Constraint Details:

     11.453ns physical path delay u_raw_colorbar_gen/SLICE_6 to u_raw_colorbar_gen/SLICE_48 meets
     24.691ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 24.901ns) by 13.448ns

 Physical Path Details:

      Data path u_raw_colorbar_gen/SLICE_6 to u_raw_colorbar_gen/SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393   R56C107B.CLK to    R56C107B.Q1 u_raw_colorbar_gen/SLICE_6 (from w_pixclk)
ROUTE         3     0.766    R56C107B.Q1 to    R56C104A.B1 u_raw_colorbar_gen/color_cntr[10]
C1TOFCO_DE  ---     0.355    R56C104A.B1 to   R56C104A.FCO u_raw_colorbar_gen/SLICE_28
ROUTE         1     0.000   R56C104A.FCO to   R56C104B.FCI u_raw_colorbar_gen/mult1_un54_sum_cry_5
FCITOFCO_D  ---     0.056   R56C104B.FCI to   R56C104B.FCO u_raw_colorbar_gen/SLICE_29
ROUTE         1     0.000   R56C104B.FCO to   R56C104C.FCI u_raw_colorbar_gen/mult1_un54_sum_cry_7
FCITOFCO_D  ---     0.056   R56C104C.FCI to   R56C104C.FCO u_raw_colorbar_gen/SLICE_30
ROUTE         1     0.000   R56C104C.FCO to   R56C104D.FCI u_raw_colorbar_gen/mult1_un54_sum_cry_9
FCITOF0_DE  ---     0.328   R56C104D.FCI to    R56C104D.F0 u_raw_colorbar_gen/SLICE_31
ROUTE         5     0.614    R56C104D.F0 to    R56C105B.A0 u_raw_colorbar_gen/mult1_un54_sum_s_10_0_S0
C0TOFCO_DE  ---     0.355    R56C105B.A0 to   R56C105B.FCO u_raw_colorbar_gen/SLICE_25
ROUTE         1     0.000   R56C105B.FCO to   R56C105C.FCI u_raw_colorbar_gen/mult1_un61_sum_cry_7
FCITOFCO_D  ---     0.056   R56C105C.FCI to   R56C105C.FCO u_raw_colorbar_gen/SLICE_26
ROUTE         1     0.000   R56C105C.FCO to   R56C105D.FCI u_raw_colorbar_gen/mult1_un61_sum_cry_9
FCITOF0_DE  ---     0.328   R56C105D.FCI to    R56C105D.F0 u_raw_colorbar_gen/SLICE_27
ROUTE         5     0.752    R56C105D.F0 to    R55C105C.A1 u_raw_colorbar_gen/mult1_un61_sum_s_10_0_S0
C1TOFCO_DE  ---     0.355    R55C105C.A1 to   R55C105C.FCO u_raw_colorbar_gen/SLICE_22
ROUTE         1     0.000   R55C105C.FCO to   R55C105D.FCI u_raw_colorbar_gen/mult1_un68_sum_cry_9
FCITOF0_DE  ---     0.328   R55C105D.FCI to    R55C105D.F0 u_raw_colorbar_gen/SLICE_23
ROUTE         5     0.614    R55C105D.F0 to    R55C106B.A1 u_raw_colorbar_gen/mult1_un68_sum_s_10_0_S0
C1TOFCO_DE  ---     0.355    R55C106B.A1 to   R55C106B.FCO u_raw_colorbar_gen/SLICE_17
ROUTE         1     0.000   R55C106B.FCO to   R55C106C.FCI u_raw_colorbar_gen/mult1_un75_sum_cry_7
FCITOFCO_D  ---     0.056   R55C106C.FCI to   R55C106C.FCO u_raw_colorbar_gen/SLICE_18
ROUTE         1     0.000   R55C106C.FCO to   R55C106D.FCI u_raw_colorbar_gen/mult1_un75_sum_cry_9
FCITOF0_DE  ---     0.328   R55C106D.FCI to    R55C106D.F0 u_raw_colorbar_gen/SLICE_19
ROUTE         5     0.614    R55C106D.F0 to    R55C107B.A1 u_raw_colorbar_gen/mult1_un75_sum_s_10_0_S0
C1TOFCO_DE  ---     0.355    R55C107B.A1 to   R55C107B.FCO u_raw_colorbar_gen/SLICE_33
ROUTE         1     0.000   R55C107B.FCO to   R55C107C.FCI u_raw_colorbar_gen/mult1_un82_sum_cry_7
FCITOF0_DE  ---     0.328   R55C107C.FCI to    R55C107C.F0 u_raw_colorbar_gen/SLICE_34
ROUTE         2     0.900    R55C107C.F0 to    R56C108C.A1 u_raw_colorbar_gen/mult1_un89_sum_1_axb_9
C1TOFCO_DE  ---     0.355    R56C108C.A1 to   R56C108C.FCO u_raw_colorbar_gen/SLICE_10
ROUTE         1     0.000   R56C108C.FCO to   R56C108D.FCI u_raw_colorbar_gen/mult1_un89_sum_1_cry_9
FCITOF0_DE  ---     0.328   R56C108D.FCI to    R56C108D.F0 u_raw_colorbar_gen/SLICE_11
ROUTE         3     0.481    R56C108D.F0 to    R56C109D.C1 u_raw_colorbar_gen/mult1_un89_sum1[10]
CTOF_DEL    ---     0.180    R56C109D.C1 to    R56C109D.F1 u_raw_colorbar_gen/SLICE_67
ROUTE         1     0.577    R56C109D.F1 to    R55C109C.B1 u_raw_colorbar_gen/raw_data_RNO_8[0]
CTOF_DEL    ---     0.180    R55C109C.B1 to    R55C109C.F1 u_raw_colorbar_gen/SLICE_65
ROUTE         1     0.410    R55C109C.F1 to    R55C109C.A0 u_raw_colorbar_gen/raw_data_8_iv_0_1_tz_N_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
CTOF_DEL    ---     0.180    R55C109C.A0 to    R55C109C.F0 u_raw_colorbar_gen/SLICE_65
ROUTE         1     0.290    R55C109C.F0 to    R55C109A.C0 u_raw_colorbar_gen/raw_data_8_iv_0_1_5[0]
CTOF_DEL    ---     0.180    R55C109A.C0 to    R55C109A.F0 u_raw_colorbar_gen/SLICE_48
ROUTE         1     0.000    R55C109A.F0 to   R55C109A.DI0 u_raw_colorbar_gen/raw_data_8[0] (to w_pixclk)
                  --------
                   11.453   (47.5% logic, 52.5% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_sensor_clk/PLLInst_0 to u_raw_colorbar_gen/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     2.195  PLL_TR0.CLKOP to   R56C107B.CLK w_pixclk
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_sensor_clk/PLLInst_0 to u_raw_colorbar_gen/SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     2.195  PLL_TR0.CLKOP to   R55C109A.CLK w_pixclk
                  --------
                    2.195   (0.0% logic, 100.0% route), 0 logic levels.

Report:   88.944MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_2"></A>Preference: FREQUENCY NET "pixclk_c" 40.500000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_in_c" 27.000000 MHz  |             |             |
;                                       |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "w_pixclk" 40.500000 MHz  |             |             |
;                                       |   40.500 MHz|   88.944 MHz|  21  
                                        |             |             |
FREQUENCY NET "pixclk_c" 40.500000 MHz  |             |             |
;                                       |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: w_pixclk   Source: u_pll_sensor_clk/PLLInst_0.CLKOP   Loads: 25
   Covered under: FREQUENCY NET "w_pixclk" 40.500000 MHz ;

Clock Domain: clk_in_c   Source: clk_in.PAD   Loads: 1
   No transfer within this clock domain is found


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 230308 paths, 3 nets, and 374 connections (96.39% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4</big></U></B>
Fri Apr 24 15:44:33 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 8 -sphld m -o raw_colorbar_raw_colorbar.twr -gui -msgset /home/andy/Downloads/tmp/raw_colorbar_gen/promote.xml raw_colorbar_raw_colorbar.ncd raw_colorbar_raw_colorbar.prf 
Design file:     raw_colorbar_raw_colorbar.ncd
Preference file: raw_colorbar_raw_colorbar.prf
Device,speed:    LFE5UM-85F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "clk_in_c" 27.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>FREQUENCY NET "w_pixclk" 40.500000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_2' Target='right'>FREQUENCY NET "pixclk_c" 40.500000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "clk_in_c" 27.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "w_pixclk" 40.500000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.181ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_raw_colorbar_gen/pixcnt[0]  (from w_pixclk +)
   Destination:    FF         Data in        u_raw_colorbar_gen/pixcnt[0]  (to w_pixclk +)

   Delay:               0.300ns  (80.0% logic, 20.0% route), 2 logic levels.

 Constraint Details:

      0.300ns physical path delay u_raw_colorbar_gen/SLICE_53 to u_raw_colorbar_gen/SLICE_53 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.181ns

 Physical Path Details:

      Data path u_raw_colorbar_gen/SLICE_53 to u_raw_colorbar_gen/SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164   R59C112B.CLK to    R59C112B.Q0 u_raw_colorbar_gen/SLICE_53 (from w_pixclk)
ROUTE         5     0.060    R59C112B.Q0 to    R59C112B.D0 u_raw_colorbar_gen/pixcnt[0]
CTOF_DEL    ---     0.076    R59C112B.D0 to    R59C112B.F0 u_raw_colorbar_gen/SLICE_53
ROUTE         1     0.000    R59C112B.F0 to   R59C112B.DI0 u_raw_colorbar_gen/pixcnt_i[0] (to w_pixclk)
                  --------
                    0.300   (80.0% logic, 20.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_sensor_clk/PLLInst_0 to u_raw_colorbar_gen/SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.892  PLL_TR0.CLKOP to   R59C112B.CLK w_pixclk
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_sensor_clk/PLLInst_0 to u_raw_colorbar_gen/SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.892  PLL_TR0.CLKOP to   R59C112B.CLK w_pixclk
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.274ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_raw_colorbar_gen/color_cntr[4]  (from w_pixclk +)
   Destination:    FF         Data in        u_raw_colorbar_gen/color_cntr[4]  (to w_pixclk +)

   Delay:               0.393ns  (60.8% logic, 39.2% route), 2 logic levels.

 Constraint Details:

      0.393ns physical path delay u_raw_colorbar_gen/SLICE_3 to u_raw_colorbar_gen/SLICE_3 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.274ns

 Physical Path Details:

      Data path u_raw_colorbar_gen/SLICE_3 to u_raw_colorbar_gen/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163   R56C106C.CLK to    R56C106C.Q1 u_raw_colorbar_gen/SLICE_3 (from w_pixclk)
ROUTE         1     0.154    R56C106C.Q1 to    R56C106C.A1 u_raw_colorbar_gen/color_cntr[4]
CTOF_DEL    ---     0.076    R56C106C.A1 to    R56C106C.F1 u_raw_colorbar_gen/SLICE_3
ROUTE         1     0.000    R56C106C.F1 to   R56C106C.DI1 u_raw_colorbar_gen/color_cntr_s[4] (to w_pixclk)
                  --------
                    0.393   (60.8% logic, 39.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_sensor_clk/PLLInst_0 to u_raw_colorbar_gen/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.892  PLL_TR0.CLKOP to   R56C106C.CLK w_pixclk
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_sensor_clk/PLLInst_0 to u_raw_colorbar_gen/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.892  PLL_TR0.CLKOP to   R56C106C.CLK w_pixclk
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_raw_colorbar_gen/color_cntr[6]  (from w_pixclk +)
   Destination:    FF         Data in        u_raw_colorbar_gen/color_cntr[6]  (to w_pixclk +)

   Delay:               0.395ns  (60.5% logic, 39.5% route), 2 logic levels.

 Constraint Details:

      0.395ns physical path delay u_raw_colorbar_gen/SLICE_4 to u_raw_colorbar_gen/SLICE_4 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.276ns

 Physical Path Details:

      Data path u_raw_colorbar_gen/SLICE_4 to u_raw_colorbar_gen/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163   R56C106D.CLK to    R56C106D.Q1 u_raw_colorbar_gen/SLICE_4 (from w_pixclk)
ROUTE         5     0.156    R56C106D.Q1 to    R56C106D.A1 u_raw_colorbar_gen/color_cntr[6]
CTOF_DEL    ---     0.076    R56C106D.A1 to    R56C106D.F1 u_raw_colorbar_gen/SLICE_4
ROUTE         1     0.000    R56C106D.F1 to   R56C106D.DI1 u_raw_colorbar_gen/color_cntr_s[6] (to w_pixclk)
                  --------
                    0.395   (60.5% logic, 39.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_sensor_clk/PLLInst_0 to u_raw_colorbar_gen/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.892  PLL_TR0.CLKOP to   R56C106D.CLK w_pixclk
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_sensor_clk/PLLInst_0 to u_raw_colorbar_gen/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.892  PLL_TR0.CLKOP to   R56C106D.CLK w_pixclk
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_raw_colorbar_gen/linecnt[4]  (from w_pixclk +)
   Destination:    FF         Data in        u_raw_colorbar_gen/linecnt[4]  (to w_pixclk +)

   Delay:               0.395ns  (60.5% logic, 39.5% route), 2 logic levels.

 Constraint Details:

      0.395ns physical path delay u_raw_colorbar_gen/SLICE_44 to u_raw_colorbar_gen/SLICE_44 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.276ns

 Physical Path Details:

      Data path u_raw_colorbar_gen/SLICE_44 to u_raw_colorbar_gen/SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163   R60C115C.CLK to    R60C115C.Q1 u_raw_colorbar_gen/SLICE_44 (from w_pixclk)
ROUTE         7     0.156    R60C115C.Q1 to    R60C115C.A1 u_raw_colorbar_gen/linecnt[4]
CTOF_DEL    ---     0.076    R60C115C.A1 to    R60C115C.F1 u_raw_colorbar_gen/SLICE_44
ROUTE         1     0.000    R60C115C.F1 to   R60C115C.DI1 u_raw_colorbar_gen/un2_linecnt[4] (to w_pixclk)
                  --------
                    0.395   (60.5% logic, 39.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_sensor_clk/PLLInst_0 to u_raw_colorbar_gen/SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.892  PLL_TR0.CLKOP to   R60C115C.CLK w_pixclk
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_sensor_clk/PLLInst_0 to u_raw_colorbar_gen/SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.892  PLL_TR0.CLKOP to   R60C115C.CLK w_pixclk
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.282ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_raw_colorbar_gen/pixcnt[8]  (from w_pixclk +)
   Destination:    FF         Data in        u_raw_colorbar_gen/pixcnt[8]  (to w_pixclk +)

   Delay:               0.401ns  (59.6% logic, 40.4% route), 2 logic levels.

 Constraint Details:

      0.401ns physical path delay u_raw_colorbar_gen/SLICE_40 to u_raw_colorbar_gen/SLICE_40 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.282ns

 Physical Path Details:

      Data path u_raw_colorbar_gen/SLICE_40 to u_raw_colorbar_gen/SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163   R60C113A.CLK to    R60C113A.Q1 u_raw_colorbar_gen/SLICE_40 (from w_pixclk)
ROUTE         3     0.162    R60C113A.Q1 to    R60C113A.B1 u_raw_colorbar_gen/pixcnt[8]
CTOF_DEL    ---     0.076    R60C113A.B1 to    R60C113A.F1 u_raw_colorbar_gen/SLICE_40
ROUTE         1     0.000    R60C113A.F1 to   R60C113A.DI1 u_raw_colorbar_gen/un7_pixcnt[8] (to w_pixclk)
                  --------
                    0.401   (59.6% logic, 40.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_sensor_clk/PLLInst_0 to u_raw_colorbar_gen/SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.892  PLL_TR0.CLKOP to   R60C113A.CLK w_pixclk
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_sensor_clk/PLLInst_0 to u_raw_colorbar_gen/SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.892  PLL_TR0.CLKOP to   R60C113A.CLK w_pixclk
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.282ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_raw_colorbar_gen/color_cntr[8]  (from w_pixclk +)
   Destination:    FF         Data in        u_raw_colorbar_gen/color_cntr[8]  (to w_pixclk +)

   Delay:               0.401ns  (59.6% logic, 40.4% route), 2 logic levels.

 Constraint Details:

      0.401ns physical path delay u_raw_colorbar_gen/SLICE_5 to u_raw_colorbar_gen/SLICE_5 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.282ns

 Physical Path Details:

      Data path u_raw_colorbar_gen/SLICE_5 to u_raw_colorbar_gen/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163   R56C107A.CLK to    R56C107A.Q1 u_raw_colorbar_gen/SLICE_5 (from w_pixclk)
ROUTE         3     0.162    R56C107A.Q1 to    R56C107A.B1 u_raw_colorbar_gen/color_cntr[8]
CTOF_DEL    ---     0.076    R56C107A.B1 to    R56C107A.F1 u_raw_colorbar_gen/SLICE_5
ROUTE         1     0.000    R56C107A.F1 to   R56C107A.DI1 u_raw_colorbar_gen/color_cntr_s[8] (to w_pixclk)
                  --------
                    0.401   (59.6% logic, 40.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_sensor_clk/PLLInst_0 to u_raw_colorbar_gen/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.892  PLL_TR0.CLKOP to   R56C107A.CLK w_pixclk
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_sensor_clk/PLLInst_0 to u_raw_colorbar_gen/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.892  PLL_TR0.CLKOP to   R56C107A.CLK w_pixclk
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.282ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_raw_colorbar_gen/pixcnt[2]  (from w_pixclk +)
   Destination:    FF         Data in        u_raw_colorbar_gen/pixcnt[2]  (to w_pixclk +)

   Delay:               0.401ns  (59.6% logic, 40.4% route), 2 logic levels.

 Constraint Details:

      0.401ns physical path delay u_raw_colorbar_gen/SLICE_37 to u_raw_colorbar_gen/SLICE_37 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.282ns

 Physical Path Details:

      Data path u_raw_colorbar_gen/SLICE_37 to u_raw_colorbar_gen/SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163   R60C112B.CLK to    R60C112B.Q1 u_raw_colorbar_gen/SLICE_37 (from w_pixclk)
ROUTE         2     0.162    R60C112B.Q1 to    R60C112B.B1 u_raw_colorbar_gen/pixcnt[2]
CTOF_DEL    ---     0.076    R60C112B.B1 to    R60C112B.F1 u_raw_colorbar_gen/SLICE_37
ROUTE         1     0.000    R60C112B.F1 to   R60C112B.DI1 u_raw_colorbar_gen/un7_pixcnt[2] (to w_pixclk)
                  --------
                    0.401   (59.6% logic, 40.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_sensor_clk/PLLInst_0 to u_raw_colorbar_gen/SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.892  PLL_TR0.CLKOP to   R60C112B.CLK w_pixclk
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_sensor_clk/PLLInst_0 to u_raw_colorbar_gen/SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.892  PLL_TR0.CLKOP to   R60C112B.CLK w_pixclk
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.282ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_raw_colorbar_gen/linecnt[8]  (from w_pixclk +)
   Destination:    FF         Data in        u_raw_colorbar_gen/linecnt[8]  (to w_pixclk +)

   Delay:               0.401ns  (59.6% logic, 40.4% route), 2 logic levels.

 Constraint Details:

      0.401ns physical path delay u_raw_colorbar_gen/SLICE_46 to u_raw_colorbar_gen/SLICE_46 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.282ns

 Physical Path Details:

      Data path u_raw_colorbar_gen/SLICE_46 to u_raw_colorbar_gen/SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163   R60C116A.CLK to    R60C116A.Q1 u_raw_colorbar_gen/SLICE_46 (from w_pixclk)
ROUTE         5     0.162    R60C116A.Q1 to    R60C116A.B1 u_raw_colorbar_gen/linecnt[8]
CTOF_DEL    ---     0.076    R60C116A.B1 to    R60C116A.F1 u_raw_colorbar_gen/SLICE_46
ROUTE         1     0.000    R60C116A.F1 to   R60C116A.DI1 u_raw_colorbar_gen/un2_linecnt[8] (to w_pixclk)
                  --------
                    0.401   (59.6% logic, 40.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_sensor_clk/PLLInst_0 to u_raw_colorbar_gen/SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.892  PLL_TR0.CLKOP to   R60C116A.CLK w_pixclk
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_sensor_clk/PLLInst_0 to u_raw_colorbar_gen/SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.892  PLL_TR0.CLKOP to   R60C116A.CLK w_pixclk
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.282ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_raw_colorbar_gen/color_cntr[10]  (from w_pixclk +)
   Destination:    FF         Data in        u_raw_colorbar_gen/color_cntr[10]  (to w_pixclk +)

   Delay:               0.401ns  (59.6% logic, 40.4% route), 2 logic levels.

 Constraint Details:

      0.401ns physical path delay u_raw_colorbar_gen/SLICE_6 to u_raw_colorbar_gen/SLICE_6 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.282ns

 Physical Path Details:

      Data path u_raw_colorbar_gen/SLICE_6 to u_raw_colorbar_gen/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163   R56C107B.CLK to    R56C107B.Q1 u_raw_colorbar_gen/SLICE_6 (from w_pixclk)
ROUTE         3     0.162    R56C107B.Q1 to    R56C107B.B1 u_raw_colorbar_gen/color_cntr[10]
CTOF_DEL    ---     0.076    R56C107B.B1 to    R56C107B.F1 u_raw_colorbar_gen/SLICE_6
ROUTE         1     0.000    R56C107B.F1 to   R56C107B.DI1 u_raw_colorbar_gen/color_cntr_s[10] (to w_pixclk)
                  --------
                    0.401   (59.6% logic, 40.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_sensor_clk/PLLInst_0 to u_raw_colorbar_gen/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.892  PLL_TR0.CLKOP to   R56C107B.CLK w_pixclk
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_sensor_clk/PLLInst_0 to u_raw_colorbar_gen/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.892  PLL_TR0.CLKOP to   R56C107B.CLK w_pixclk
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.340ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_raw_colorbar_gen/color_cntr[0]  (from w_pixclk +)
   Destination:    FF         Data in        u_raw_colorbar_gen/color_cntr[0]  (to w_pixclk +)

   Delay:               0.459ns  (52.1% logic, 47.9% route), 2 logic levels.

 Constraint Details:

      0.459ns physical path delay u_raw_colorbar_gen/SLICE_1 to u_raw_colorbar_gen/SLICE_1 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.340ns

 Physical Path Details:

      Data path u_raw_colorbar_gen/SLICE_1 to u_raw_colorbar_gen/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163   R56C106A.CLK to    R56C106A.Q1 u_raw_colorbar_gen/SLICE_1 (from w_pixclk)
ROUTE         1     0.220    R56C106A.Q1 to    R56C106A.A1 u_raw_colorbar_gen/color_cntr[0]
CTOF_DEL    ---     0.076    R56C106A.A1 to    R56C106A.F1 u_raw_colorbar_gen/SLICE_1
ROUTE         1     0.000    R56C106A.F1 to   R56C106A.DI1 u_raw_colorbar_gen/color_cntr_s[0] (to w_pixclk)
                  --------
                    0.459   (52.1% logic, 47.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_pll_sensor_clk/PLLInst_0 to u_raw_colorbar_gen/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.892  PLL_TR0.CLKOP to   R56C106A.CLK w_pixclk
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_pll_sensor_clk/PLLInst_0 to u_raw_colorbar_gen/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.892  PLL_TR0.CLKOP to   R56C106A.CLK w_pixclk
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_2"></A>Preference: FREQUENCY NET "pixclk_c" 40.500000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_in_c" 27.000000 MHz  |             |             |
;                                       |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "w_pixclk" 40.500000 MHz  |             |             |
;                                       |     0.000 ns|     0.181 ns|   2  
                                        |             |             |
FREQUENCY NET "pixclk_c" 40.500000 MHz  |             |             |
;                                       |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: w_pixclk   Source: u_pll_sensor_clk/PLLInst_0.CLKOP   Loads: 25
   Covered under: FREQUENCY NET "w_pixclk" 40.500000 MHz ;

Clock Domain: clk_in_c   Source: clk_in.PAD   Loads: 1
   No transfer within this clock domain is found


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 230308 paths, 3 nets, and 374 connections (96.39% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
