INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/D4nny/Documents/RISCV-Pipeline-FPGA/vivado_2023.2/vivado_2023.2.sim/sim_1/synth/timing/xsim/test_pipeline_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module BranchCondGen
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module OTTER_MCU
INFO: [VRFC 10-311] analyzing module OTTER_Wrapper
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module reg_nb
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/Documents/RISCV-Pipeline-FPGA/rtl/test_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_pipeline
