
MicroMouse_main2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .backup_flash 00004000  08004000  08004000  00014000  2**0
                  ALLOC
  2 .backup_flash_run 000c0000  08040000  08040000  00040000  2**0
                  ALLOC
  3 .text         00010e28  08008000  08008000  00018000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       0000069c  08018e28  08018e28  00028e28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .ARM.extab    00000000  080194c4  080194c4  000301f4  2**0
                  CONTENTS
  6 .ARM          00000008  080194c4  080194c4  000294c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .preinit_array 00000000  080194cc  080194cc  000301f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  8 .init_array   00000004  080194cc  080194cc  000294cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .fini_array   00000004  080194d0  080194d0  000294d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .data         000001f4  20000000  080194d4  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00000868  200001f8  080196c8  000301f8  2**3
                  ALLOC
 12 ._user_heap_stack 00000600  20000a60  080196c8  00030a60  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  000301f4  2**0
                  CONTENTS, READONLY
 14 .debug_info   0002336f  00000000  00000000  00030224  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_abbrev 00004b30  00000000  00000000  00053593  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_aranges 00001708  00000000  00000000  000580c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 000014c8  00000000  00000000  000597d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_macro  00024b72  00000000  00000000  0005ac98  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_line   000166c1  00000000  00000000  0007f80a  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_str    000c90a1  00000000  00000000  00095ecb  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .comment      0000007b  00000000  00000000  0015ef6c  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00007278  00000000  00000000  0015efe8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08008000 <__do_global_dtors_aux>:
 8008000:	b510      	push	{r4, lr}
 8008002:	4c05      	ldr	r4, [pc, #20]	; (8008018 <__do_global_dtors_aux+0x18>)
 8008004:	7823      	ldrb	r3, [r4, #0]
 8008006:	b933      	cbnz	r3, 8008016 <__do_global_dtors_aux+0x16>
 8008008:	4b04      	ldr	r3, [pc, #16]	; (800801c <__do_global_dtors_aux+0x1c>)
 800800a:	b113      	cbz	r3, 8008012 <__do_global_dtors_aux+0x12>
 800800c:	4804      	ldr	r0, [pc, #16]	; (8008020 <__do_global_dtors_aux+0x20>)
 800800e:	f3af 8000 	nop.w
 8008012:	2301      	movs	r3, #1
 8008014:	7023      	strb	r3, [r4, #0]
 8008016:	bd10      	pop	{r4, pc}
 8008018:	200001f8 	.word	0x200001f8
 800801c:	00000000 	.word	0x00000000
 8008020:	08018e10 	.word	0x08018e10

08008024 <frame_dummy>:
 8008024:	b508      	push	{r3, lr}
 8008026:	4b03      	ldr	r3, [pc, #12]	; (8008034 <frame_dummy+0x10>)
 8008028:	b11b      	cbz	r3, 8008032 <frame_dummy+0xe>
 800802a:	4903      	ldr	r1, [pc, #12]	; (8008038 <frame_dummy+0x14>)
 800802c:	4803      	ldr	r0, [pc, #12]	; (800803c <frame_dummy+0x18>)
 800802e:	f3af 8000 	nop.w
 8008032:	bd08      	pop	{r3, pc}
 8008034:	00000000 	.word	0x00000000
 8008038:	200001fc 	.word	0x200001fc
 800803c:	08018e10 	.word	0x08018e10

08008040 <strlen>:
 8008040:	4603      	mov	r3, r0
 8008042:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008046:	2a00      	cmp	r2, #0
 8008048:	d1fb      	bne.n	8008042 <strlen+0x2>
 800804a:	1a18      	subs	r0, r3, r0
 800804c:	3801      	subs	r0, #1
 800804e:	4770      	bx	lr

08008050 <memchr>:
 8008050:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8008054:	2a10      	cmp	r2, #16
 8008056:	db2b      	blt.n	80080b0 <memchr+0x60>
 8008058:	f010 0f07 	tst.w	r0, #7
 800805c:	d008      	beq.n	8008070 <memchr+0x20>
 800805e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008062:	3a01      	subs	r2, #1
 8008064:	428b      	cmp	r3, r1
 8008066:	d02d      	beq.n	80080c4 <memchr+0x74>
 8008068:	f010 0f07 	tst.w	r0, #7
 800806c:	b342      	cbz	r2, 80080c0 <memchr+0x70>
 800806e:	d1f6      	bne.n	800805e <memchr+0xe>
 8008070:	b4f0      	push	{r4, r5, r6, r7}
 8008072:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8008076:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800807a:	f022 0407 	bic.w	r4, r2, #7
 800807e:	f07f 0700 	mvns.w	r7, #0
 8008082:	2300      	movs	r3, #0
 8008084:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8008088:	3c08      	subs	r4, #8
 800808a:	ea85 0501 	eor.w	r5, r5, r1
 800808e:	ea86 0601 	eor.w	r6, r6, r1
 8008092:	fa85 f547 	uadd8	r5, r5, r7
 8008096:	faa3 f587 	sel	r5, r3, r7
 800809a:	fa86 f647 	uadd8	r6, r6, r7
 800809e:	faa5 f687 	sel	r6, r5, r7
 80080a2:	b98e      	cbnz	r6, 80080c8 <memchr+0x78>
 80080a4:	d1ee      	bne.n	8008084 <memchr+0x34>
 80080a6:	bcf0      	pop	{r4, r5, r6, r7}
 80080a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80080ac:	f002 0207 	and.w	r2, r2, #7
 80080b0:	b132      	cbz	r2, 80080c0 <memchr+0x70>
 80080b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80080b6:	3a01      	subs	r2, #1
 80080b8:	ea83 0301 	eor.w	r3, r3, r1
 80080bc:	b113      	cbz	r3, 80080c4 <memchr+0x74>
 80080be:	d1f8      	bne.n	80080b2 <memchr+0x62>
 80080c0:	2000      	movs	r0, #0
 80080c2:	4770      	bx	lr
 80080c4:	3801      	subs	r0, #1
 80080c6:	4770      	bx	lr
 80080c8:	2d00      	cmp	r5, #0
 80080ca:	bf06      	itte	eq
 80080cc:	4635      	moveq	r5, r6
 80080ce:	3803      	subeq	r0, #3
 80080d0:	3807      	subne	r0, #7
 80080d2:	f015 0f01 	tst.w	r5, #1
 80080d6:	d107      	bne.n	80080e8 <memchr+0x98>
 80080d8:	3001      	adds	r0, #1
 80080da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80080de:	bf02      	ittt	eq
 80080e0:	3001      	addeq	r0, #1
 80080e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80080e6:	3001      	addeq	r0, #1
 80080e8:	bcf0      	pop	{r4, r5, r6, r7}
 80080ea:	3801      	subs	r0, #1
 80080ec:	4770      	bx	lr
 80080ee:	bf00      	nop

080080f0 <__aeabi_drsub>:
 80080f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80080f4:	e002      	b.n	80080fc <__adddf3>
 80080f6:	bf00      	nop

080080f8 <__aeabi_dsub>:
 80080f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080080fc <__adddf3>:
 80080fc:	b530      	push	{r4, r5, lr}
 80080fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8008102:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8008106:	ea94 0f05 	teq	r4, r5
 800810a:	bf08      	it	eq
 800810c:	ea90 0f02 	teqeq	r0, r2
 8008110:	bf1f      	itttt	ne
 8008112:	ea54 0c00 	orrsne.w	ip, r4, r0
 8008116:	ea55 0c02 	orrsne.w	ip, r5, r2
 800811a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800811e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8008122:	f000 80e2 	beq.w	80082ea <__adddf3+0x1ee>
 8008126:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800812a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800812e:	bfb8      	it	lt
 8008130:	426d      	neglt	r5, r5
 8008132:	dd0c      	ble.n	800814e <__adddf3+0x52>
 8008134:	442c      	add	r4, r5
 8008136:	ea80 0202 	eor.w	r2, r0, r2
 800813a:	ea81 0303 	eor.w	r3, r1, r3
 800813e:	ea82 0000 	eor.w	r0, r2, r0
 8008142:	ea83 0101 	eor.w	r1, r3, r1
 8008146:	ea80 0202 	eor.w	r2, r0, r2
 800814a:	ea81 0303 	eor.w	r3, r1, r3
 800814e:	2d36      	cmp	r5, #54	; 0x36
 8008150:	bf88      	it	hi
 8008152:	bd30      	pophi	{r4, r5, pc}
 8008154:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8008158:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800815c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8008160:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8008164:	d002      	beq.n	800816c <__adddf3+0x70>
 8008166:	4240      	negs	r0, r0
 8008168:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800816c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8008170:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8008174:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8008178:	d002      	beq.n	8008180 <__adddf3+0x84>
 800817a:	4252      	negs	r2, r2
 800817c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8008180:	ea94 0f05 	teq	r4, r5
 8008184:	f000 80a7 	beq.w	80082d6 <__adddf3+0x1da>
 8008188:	f1a4 0401 	sub.w	r4, r4, #1
 800818c:	f1d5 0e20 	rsbs	lr, r5, #32
 8008190:	db0d      	blt.n	80081ae <__adddf3+0xb2>
 8008192:	fa02 fc0e 	lsl.w	ip, r2, lr
 8008196:	fa22 f205 	lsr.w	r2, r2, r5
 800819a:	1880      	adds	r0, r0, r2
 800819c:	f141 0100 	adc.w	r1, r1, #0
 80081a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80081a4:	1880      	adds	r0, r0, r2
 80081a6:	fa43 f305 	asr.w	r3, r3, r5
 80081aa:	4159      	adcs	r1, r3
 80081ac:	e00e      	b.n	80081cc <__adddf3+0xd0>
 80081ae:	f1a5 0520 	sub.w	r5, r5, #32
 80081b2:	f10e 0e20 	add.w	lr, lr, #32
 80081b6:	2a01      	cmp	r2, #1
 80081b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80081bc:	bf28      	it	cs
 80081be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80081c2:	fa43 f305 	asr.w	r3, r3, r5
 80081c6:	18c0      	adds	r0, r0, r3
 80081c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80081cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80081d0:	d507      	bpl.n	80081e2 <__adddf3+0xe6>
 80081d2:	f04f 0e00 	mov.w	lr, #0
 80081d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80081da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80081de:	eb6e 0101 	sbc.w	r1, lr, r1
 80081e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80081e6:	d31b      	bcc.n	8008220 <__adddf3+0x124>
 80081e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80081ec:	d30c      	bcc.n	8008208 <__adddf3+0x10c>
 80081ee:	0849      	lsrs	r1, r1, #1
 80081f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80081f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80081f8:	f104 0401 	add.w	r4, r4, #1
 80081fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8008200:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8008204:	f080 809a 	bcs.w	800833c <__adddf3+0x240>
 8008208:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800820c:	bf08      	it	eq
 800820e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8008212:	f150 0000 	adcs.w	r0, r0, #0
 8008216:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800821a:	ea41 0105 	orr.w	r1, r1, r5
 800821e:	bd30      	pop	{r4, r5, pc}
 8008220:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8008224:	4140      	adcs	r0, r0
 8008226:	eb41 0101 	adc.w	r1, r1, r1
 800822a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800822e:	f1a4 0401 	sub.w	r4, r4, #1
 8008232:	d1e9      	bne.n	8008208 <__adddf3+0x10c>
 8008234:	f091 0f00 	teq	r1, #0
 8008238:	bf04      	itt	eq
 800823a:	4601      	moveq	r1, r0
 800823c:	2000      	moveq	r0, #0
 800823e:	fab1 f381 	clz	r3, r1
 8008242:	bf08      	it	eq
 8008244:	3320      	addeq	r3, #32
 8008246:	f1a3 030b 	sub.w	r3, r3, #11
 800824a:	f1b3 0220 	subs.w	r2, r3, #32
 800824e:	da0c      	bge.n	800826a <__adddf3+0x16e>
 8008250:	320c      	adds	r2, #12
 8008252:	dd08      	ble.n	8008266 <__adddf3+0x16a>
 8008254:	f102 0c14 	add.w	ip, r2, #20
 8008258:	f1c2 020c 	rsb	r2, r2, #12
 800825c:	fa01 f00c 	lsl.w	r0, r1, ip
 8008260:	fa21 f102 	lsr.w	r1, r1, r2
 8008264:	e00c      	b.n	8008280 <__adddf3+0x184>
 8008266:	f102 0214 	add.w	r2, r2, #20
 800826a:	bfd8      	it	le
 800826c:	f1c2 0c20 	rsble	ip, r2, #32
 8008270:	fa01 f102 	lsl.w	r1, r1, r2
 8008274:	fa20 fc0c 	lsr.w	ip, r0, ip
 8008278:	bfdc      	itt	le
 800827a:	ea41 010c 	orrle.w	r1, r1, ip
 800827e:	4090      	lslle	r0, r2
 8008280:	1ae4      	subs	r4, r4, r3
 8008282:	bfa2      	ittt	ge
 8008284:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8008288:	4329      	orrge	r1, r5
 800828a:	bd30      	popge	{r4, r5, pc}
 800828c:	ea6f 0404 	mvn.w	r4, r4
 8008290:	3c1f      	subs	r4, #31
 8008292:	da1c      	bge.n	80082ce <__adddf3+0x1d2>
 8008294:	340c      	adds	r4, #12
 8008296:	dc0e      	bgt.n	80082b6 <__adddf3+0x1ba>
 8008298:	f104 0414 	add.w	r4, r4, #20
 800829c:	f1c4 0220 	rsb	r2, r4, #32
 80082a0:	fa20 f004 	lsr.w	r0, r0, r4
 80082a4:	fa01 f302 	lsl.w	r3, r1, r2
 80082a8:	ea40 0003 	orr.w	r0, r0, r3
 80082ac:	fa21 f304 	lsr.w	r3, r1, r4
 80082b0:	ea45 0103 	orr.w	r1, r5, r3
 80082b4:	bd30      	pop	{r4, r5, pc}
 80082b6:	f1c4 040c 	rsb	r4, r4, #12
 80082ba:	f1c4 0220 	rsb	r2, r4, #32
 80082be:	fa20 f002 	lsr.w	r0, r0, r2
 80082c2:	fa01 f304 	lsl.w	r3, r1, r4
 80082c6:	ea40 0003 	orr.w	r0, r0, r3
 80082ca:	4629      	mov	r1, r5
 80082cc:	bd30      	pop	{r4, r5, pc}
 80082ce:	fa21 f004 	lsr.w	r0, r1, r4
 80082d2:	4629      	mov	r1, r5
 80082d4:	bd30      	pop	{r4, r5, pc}
 80082d6:	f094 0f00 	teq	r4, #0
 80082da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80082de:	bf06      	itte	eq
 80082e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80082e4:	3401      	addeq	r4, #1
 80082e6:	3d01      	subne	r5, #1
 80082e8:	e74e      	b.n	8008188 <__adddf3+0x8c>
 80082ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80082ee:	bf18      	it	ne
 80082f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80082f4:	d029      	beq.n	800834a <__adddf3+0x24e>
 80082f6:	ea94 0f05 	teq	r4, r5
 80082fa:	bf08      	it	eq
 80082fc:	ea90 0f02 	teqeq	r0, r2
 8008300:	d005      	beq.n	800830e <__adddf3+0x212>
 8008302:	ea54 0c00 	orrs.w	ip, r4, r0
 8008306:	bf04      	itt	eq
 8008308:	4619      	moveq	r1, r3
 800830a:	4610      	moveq	r0, r2
 800830c:	bd30      	pop	{r4, r5, pc}
 800830e:	ea91 0f03 	teq	r1, r3
 8008312:	bf1e      	ittt	ne
 8008314:	2100      	movne	r1, #0
 8008316:	2000      	movne	r0, #0
 8008318:	bd30      	popne	{r4, r5, pc}
 800831a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800831e:	d105      	bne.n	800832c <__adddf3+0x230>
 8008320:	0040      	lsls	r0, r0, #1
 8008322:	4149      	adcs	r1, r1
 8008324:	bf28      	it	cs
 8008326:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800832a:	bd30      	pop	{r4, r5, pc}
 800832c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8008330:	bf3c      	itt	cc
 8008332:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8008336:	bd30      	popcc	{r4, r5, pc}
 8008338:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800833c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8008340:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008344:	f04f 0000 	mov.w	r0, #0
 8008348:	bd30      	pop	{r4, r5, pc}
 800834a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800834e:	bf1a      	itte	ne
 8008350:	4619      	movne	r1, r3
 8008352:	4610      	movne	r0, r2
 8008354:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8008358:	bf1c      	itt	ne
 800835a:	460b      	movne	r3, r1
 800835c:	4602      	movne	r2, r0
 800835e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8008362:	bf06      	itte	eq
 8008364:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8008368:	ea91 0f03 	teqeq	r1, r3
 800836c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8008370:	bd30      	pop	{r4, r5, pc}
 8008372:	bf00      	nop

08008374 <__aeabi_ui2d>:
 8008374:	f090 0f00 	teq	r0, #0
 8008378:	bf04      	itt	eq
 800837a:	2100      	moveq	r1, #0
 800837c:	4770      	bxeq	lr
 800837e:	b530      	push	{r4, r5, lr}
 8008380:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8008384:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8008388:	f04f 0500 	mov.w	r5, #0
 800838c:	f04f 0100 	mov.w	r1, #0
 8008390:	e750      	b.n	8008234 <__adddf3+0x138>
 8008392:	bf00      	nop

08008394 <__aeabi_i2d>:
 8008394:	f090 0f00 	teq	r0, #0
 8008398:	bf04      	itt	eq
 800839a:	2100      	moveq	r1, #0
 800839c:	4770      	bxeq	lr
 800839e:	b530      	push	{r4, r5, lr}
 80083a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80083a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80083a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80083ac:	bf48      	it	mi
 80083ae:	4240      	negmi	r0, r0
 80083b0:	f04f 0100 	mov.w	r1, #0
 80083b4:	e73e      	b.n	8008234 <__adddf3+0x138>
 80083b6:	bf00      	nop

080083b8 <__aeabi_f2d>:
 80083b8:	0042      	lsls	r2, r0, #1
 80083ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80083be:	ea4f 0131 	mov.w	r1, r1, rrx
 80083c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80083c6:	bf1f      	itttt	ne
 80083c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80083cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80083d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80083d4:	4770      	bxne	lr
 80083d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80083da:	bf08      	it	eq
 80083dc:	4770      	bxeq	lr
 80083de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80083e2:	bf04      	itt	eq
 80083e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80083e8:	4770      	bxeq	lr
 80083ea:	b530      	push	{r4, r5, lr}
 80083ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80083f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80083f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80083f8:	e71c      	b.n	8008234 <__adddf3+0x138>
 80083fa:	bf00      	nop

080083fc <__aeabi_ul2d>:
 80083fc:	ea50 0201 	orrs.w	r2, r0, r1
 8008400:	bf08      	it	eq
 8008402:	4770      	bxeq	lr
 8008404:	b530      	push	{r4, r5, lr}
 8008406:	f04f 0500 	mov.w	r5, #0
 800840a:	e00a      	b.n	8008422 <__aeabi_l2d+0x16>

0800840c <__aeabi_l2d>:
 800840c:	ea50 0201 	orrs.w	r2, r0, r1
 8008410:	bf08      	it	eq
 8008412:	4770      	bxeq	lr
 8008414:	b530      	push	{r4, r5, lr}
 8008416:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800841a:	d502      	bpl.n	8008422 <__aeabi_l2d+0x16>
 800841c:	4240      	negs	r0, r0
 800841e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8008422:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8008426:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800842a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800842e:	f43f aed8 	beq.w	80081e2 <__adddf3+0xe6>
 8008432:	f04f 0203 	mov.w	r2, #3
 8008436:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800843a:	bf18      	it	ne
 800843c:	3203      	addne	r2, #3
 800843e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8008442:	bf18      	it	ne
 8008444:	3203      	addne	r2, #3
 8008446:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800844a:	f1c2 0320 	rsb	r3, r2, #32
 800844e:	fa00 fc03 	lsl.w	ip, r0, r3
 8008452:	fa20 f002 	lsr.w	r0, r0, r2
 8008456:	fa01 fe03 	lsl.w	lr, r1, r3
 800845a:	ea40 000e 	orr.w	r0, r0, lr
 800845e:	fa21 f102 	lsr.w	r1, r1, r2
 8008462:	4414      	add	r4, r2
 8008464:	e6bd      	b.n	80081e2 <__adddf3+0xe6>
 8008466:	bf00      	nop

08008468 <__aeabi_dmul>:
 8008468:	b570      	push	{r4, r5, r6, lr}
 800846a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800846e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8008472:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8008476:	bf1d      	ittte	ne
 8008478:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800847c:	ea94 0f0c 	teqne	r4, ip
 8008480:	ea95 0f0c 	teqne	r5, ip
 8008484:	f000 f8de 	bleq	8008644 <__aeabi_dmul+0x1dc>
 8008488:	442c      	add	r4, r5
 800848a:	ea81 0603 	eor.w	r6, r1, r3
 800848e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8008492:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8008496:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800849a:	bf18      	it	ne
 800849c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80084a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80084a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80084a8:	d038      	beq.n	800851c <__aeabi_dmul+0xb4>
 80084aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80084ae:	f04f 0500 	mov.w	r5, #0
 80084b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80084b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80084ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80084be:	f04f 0600 	mov.w	r6, #0
 80084c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80084c6:	f09c 0f00 	teq	ip, #0
 80084ca:	bf18      	it	ne
 80084cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80084d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80084d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80084d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80084dc:	d204      	bcs.n	80084e8 <__aeabi_dmul+0x80>
 80084de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80084e2:	416d      	adcs	r5, r5
 80084e4:	eb46 0606 	adc.w	r6, r6, r6
 80084e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80084ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80084f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80084f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80084f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80084fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8008500:	bf88      	it	hi
 8008502:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8008506:	d81e      	bhi.n	8008546 <__aeabi_dmul+0xde>
 8008508:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800850c:	bf08      	it	eq
 800850e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8008512:	f150 0000 	adcs.w	r0, r0, #0
 8008516:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800851a:	bd70      	pop	{r4, r5, r6, pc}
 800851c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8008520:	ea46 0101 	orr.w	r1, r6, r1
 8008524:	ea40 0002 	orr.w	r0, r0, r2
 8008528:	ea81 0103 	eor.w	r1, r1, r3
 800852c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8008530:	bfc2      	ittt	gt
 8008532:	ebd4 050c 	rsbsgt	r5, r4, ip
 8008536:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800853a:	bd70      	popgt	{r4, r5, r6, pc}
 800853c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008540:	f04f 0e00 	mov.w	lr, #0
 8008544:	3c01      	subs	r4, #1
 8008546:	f300 80ab 	bgt.w	80086a0 <__aeabi_dmul+0x238>
 800854a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800854e:	bfde      	ittt	le
 8008550:	2000      	movle	r0, #0
 8008552:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8008556:	bd70      	pople	{r4, r5, r6, pc}
 8008558:	f1c4 0400 	rsb	r4, r4, #0
 800855c:	3c20      	subs	r4, #32
 800855e:	da35      	bge.n	80085cc <__aeabi_dmul+0x164>
 8008560:	340c      	adds	r4, #12
 8008562:	dc1b      	bgt.n	800859c <__aeabi_dmul+0x134>
 8008564:	f104 0414 	add.w	r4, r4, #20
 8008568:	f1c4 0520 	rsb	r5, r4, #32
 800856c:	fa00 f305 	lsl.w	r3, r0, r5
 8008570:	fa20 f004 	lsr.w	r0, r0, r4
 8008574:	fa01 f205 	lsl.w	r2, r1, r5
 8008578:	ea40 0002 	orr.w	r0, r0, r2
 800857c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8008580:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8008584:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8008588:	fa21 f604 	lsr.w	r6, r1, r4
 800858c:	eb42 0106 	adc.w	r1, r2, r6
 8008590:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8008594:	bf08      	it	eq
 8008596:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800859a:	bd70      	pop	{r4, r5, r6, pc}
 800859c:	f1c4 040c 	rsb	r4, r4, #12
 80085a0:	f1c4 0520 	rsb	r5, r4, #32
 80085a4:	fa00 f304 	lsl.w	r3, r0, r4
 80085a8:	fa20 f005 	lsr.w	r0, r0, r5
 80085ac:	fa01 f204 	lsl.w	r2, r1, r4
 80085b0:	ea40 0002 	orr.w	r0, r0, r2
 80085b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80085b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80085bc:	f141 0100 	adc.w	r1, r1, #0
 80085c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80085c4:	bf08      	it	eq
 80085c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80085ca:	bd70      	pop	{r4, r5, r6, pc}
 80085cc:	f1c4 0520 	rsb	r5, r4, #32
 80085d0:	fa00 f205 	lsl.w	r2, r0, r5
 80085d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80085d8:	fa20 f304 	lsr.w	r3, r0, r4
 80085dc:	fa01 f205 	lsl.w	r2, r1, r5
 80085e0:	ea43 0302 	orr.w	r3, r3, r2
 80085e4:	fa21 f004 	lsr.w	r0, r1, r4
 80085e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80085ec:	fa21 f204 	lsr.w	r2, r1, r4
 80085f0:	ea20 0002 	bic.w	r0, r0, r2
 80085f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80085f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80085fc:	bf08      	it	eq
 80085fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8008602:	bd70      	pop	{r4, r5, r6, pc}
 8008604:	f094 0f00 	teq	r4, #0
 8008608:	d10f      	bne.n	800862a <__aeabi_dmul+0x1c2>
 800860a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800860e:	0040      	lsls	r0, r0, #1
 8008610:	eb41 0101 	adc.w	r1, r1, r1
 8008614:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8008618:	bf08      	it	eq
 800861a:	3c01      	subeq	r4, #1
 800861c:	d0f7      	beq.n	800860e <__aeabi_dmul+0x1a6>
 800861e:	ea41 0106 	orr.w	r1, r1, r6
 8008622:	f095 0f00 	teq	r5, #0
 8008626:	bf18      	it	ne
 8008628:	4770      	bxne	lr
 800862a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800862e:	0052      	lsls	r2, r2, #1
 8008630:	eb43 0303 	adc.w	r3, r3, r3
 8008634:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8008638:	bf08      	it	eq
 800863a:	3d01      	subeq	r5, #1
 800863c:	d0f7      	beq.n	800862e <__aeabi_dmul+0x1c6>
 800863e:	ea43 0306 	orr.w	r3, r3, r6
 8008642:	4770      	bx	lr
 8008644:	ea94 0f0c 	teq	r4, ip
 8008648:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800864c:	bf18      	it	ne
 800864e:	ea95 0f0c 	teqne	r5, ip
 8008652:	d00c      	beq.n	800866e <__aeabi_dmul+0x206>
 8008654:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008658:	bf18      	it	ne
 800865a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800865e:	d1d1      	bne.n	8008604 <__aeabi_dmul+0x19c>
 8008660:	ea81 0103 	eor.w	r1, r1, r3
 8008664:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8008668:	f04f 0000 	mov.w	r0, #0
 800866c:	bd70      	pop	{r4, r5, r6, pc}
 800866e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008672:	bf06      	itte	eq
 8008674:	4610      	moveq	r0, r2
 8008676:	4619      	moveq	r1, r3
 8008678:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800867c:	d019      	beq.n	80086b2 <__aeabi_dmul+0x24a>
 800867e:	ea94 0f0c 	teq	r4, ip
 8008682:	d102      	bne.n	800868a <__aeabi_dmul+0x222>
 8008684:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8008688:	d113      	bne.n	80086b2 <__aeabi_dmul+0x24a>
 800868a:	ea95 0f0c 	teq	r5, ip
 800868e:	d105      	bne.n	800869c <__aeabi_dmul+0x234>
 8008690:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8008694:	bf1c      	itt	ne
 8008696:	4610      	movne	r0, r2
 8008698:	4619      	movne	r1, r3
 800869a:	d10a      	bne.n	80086b2 <__aeabi_dmul+0x24a>
 800869c:	ea81 0103 	eor.w	r1, r1, r3
 80086a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80086a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80086a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80086ac:	f04f 0000 	mov.w	r0, #0
 80086b0:	bd70      	pop	{r4, r5, r6, pc}
 80086b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80086b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80086ba:	bd70      	pop	{r4, r5, r6, pc}

080086bc <__aeabi_ddiv>:
 80086bc:	b570      	push	{r4, r5, r6, lr}
 80086be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80086c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80086c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80086ca:	bf1d      	ittte	ne
 80086cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80086d0:	ea94 0f0c 	teqne	r4, ip
 80086d4:	ea95 0f0c 	teqne	r5, ip
 80086d8:	f000 f8a7 	bleq	800882a <__aeabi_ddiv+0x16e>
 80086dc:	eba4 0405 	sub.w	r4, r4, r5
 80086e0:	ea81 0e03 	eor.w	lr, r1, r3
 80086e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80086e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80086ec:	f000 8088 	beq.w	8008800 <__aeabi_ddiv+0x144>
 80086f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80086f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80086f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80086fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8008700:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8008704:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8008708:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800870c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8008710:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8008714:	429d      	cmp	r5, r3
 8008716:	bf08      	it	eq
 8008718:	4296      	cmpeq	r6, r2
 800871a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800871e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8008722:	d202      	bcs.n	800872a <__aeabi_ddiv+0x6e>
 8008724:	085b      	lsrs	r3, r3, #1
 8008726:	ea4f 0232 	mov.w	r2, r2, rrx
 800872a:	1ab6      	subs	r6, r6, r2
 800872c:	eb65 0503 	sbc.w	r5, r5, r3
 8008730:	085b      	lsrs	r3, r3, #1
 8008732:	ea4f 0232 	mov.w	r2, r2, rrx
 8008736:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800873a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800873e:	ebb6 0e02 	subs.w	lr, r6, r2
 8008742:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008746:	bf22      	ittt	cs
 8008748:	1ab6      	subcs	r6, r6, r2
 800874a:	4675      	movcs	r5, lr
 800874c:	ea40 000c 	orrcs.w	r0, r0, ip
 8008750:	085b      	lsrs	r3, r3, #1
 8008752:	ea4f 0232 	mov.w	r2, r2, rrx
 8008756:	ebb6 0e02 	subs.w	lr, r6, r2
 800875a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800875e:	bf22      	ittt	cs
 8008760:	1ab6      	subcs	r6, r6, r2
 8008762:	4675      	movcs	r5, lr
 8008764:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8008768:	085b      	lsrs	r3, r3, #1
 800876a:	ea4f 0232 	mov.w	r2, r2, rrx
 800876e:	ebb6 0e02 	subs.w	lr, r6, r2
 8008772:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008776:	bf22      	ittt	cs
 8008778:	1ab6      	subcs	r6, r6, r2
 800877a:	4675      	movcs	r5, lr
 800877c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8008780:	085b      	lsrs	r3, r3, #1
 8008782:	ea4f 0232 	mov.w	r2, r2, rrx
 8008786:	ebb6 0e02 	subs.w	lr, r6, r2
 800878a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800878e:	bf22      	ittt	cs
 8008790:	1ab6      	subcs	r6, r6, r2
 8008792:	4675      	movcs	r5, lr
 8008794:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8008798:	ea55 0e06 	orrs.w	lr, r5, r6
 800879c:	d018      	beq.n	80087d0 <__aeabi_ddiv+0x114>
 800879e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80087a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80087a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80087aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80087ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80087b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80087b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80087ba:	d1c0      	bne.n	800873e <__aeabi_ddiv+0x82>
 80087bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80087c0:	d10b      	bne.n	80087da <__aeabi_ddiv+0x11e>
 80087c2:	ea41 0100 	orr.w	r1, r1, r0
 80087c6:	f04f 0000 	mov.w	r0, #0
 80087ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80087ce:	e7b6      	b.n	800873e <__aeabi_ddiv+0x82>
 80087d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80087d4:	bf04      	itt	eq
 80087d6:	4301      	orreq	r1, r0
 80087d8:	2000      	moveq	r0, #0
 80087da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80087de:	bf88      	it	hi
 80087e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80087e4:	f63f aeaf 	bhi.w	8008546 <__aeabi_dmul+0xde>
 80087e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80087ec:	bf04      	itt	eq
 80087ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80087f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80087f6:	f150 0000 	adcs.w	r0, r0, #0
 80087fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80087fe:	bd70      	pop	{r4, r5, r6, pc}
 8008800:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8008804:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8008808:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800880c:	bfc2      	ittt	gt
 800880e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8008812:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8008816:	bd70      	popgt	{r4, r5, r6, pc}
 8008818:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800881c:	f04f 0e00 	mov.w	lr, #0
 8008820:	3c01      	subs	r4, #1
 8008822:	e690      	b.n	8008546 <__aeabi_dmul+0xde>
 8008824:	ea45 0e06 	orr.w	lr, r5, r6
 8008828:	e68d      	b.n	8008546 <__aeabi_dmul+0xde>
 800882a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800882e:	ea94 0f0c 	teq	r4, ip
 8008832:	bf08      	it	eq
 8008834:	ea95 0f0c 	teqeq	r5, ip
 8008838:	f43f af3b 	beq.w	80086b2 <__aeabi_dmul+0x24a>
 800883c:	ea94 0f0c 	teq	r4, ip
 8008840:	d10a      	bne.n	8008858 <__aeabi_ddiv+0x19c>
 8008842:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8008846:	f47f af34 	bne.w	80086b2 <__aeabi_dmul+0x24a>
 800884a:	ea95 0f0c 	teq	r5, ip
 800884e:	f47f af25 	bne.w	800869c <__aeabi_dmul+0x234>
 8008852:	4610      	mov	r0, r2
 8008854:	4619      	mov	r1, r3
 8008856:	e72c      	b.n	80086b2 <__aeabi_dmul+0x24a>
 8008858:	ea95 0f0c 	teq	r5, ip
 800885c:	d106      	bne.n	800886c <__aeabi_ddiv+0x1b0>
 800885e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8008862:	f43f aefd 	beq.w	8008660 <__aeabi_dmul+0x1f8>
 8008866:	4610      	mov	r0, r2
 8008868:	4619      	mov	r1, r3
 800886a:	e722      	b.n	80086b2 <__aeabi_dmul+0x24a>
 800886c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008870:	bf18      	it	ne
 8008872:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8008876:	f47f aec5 	bne.w	8008604 <__aeabi_dmul+0x19c>
 800887a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800887e:	f47f af0d 	bne.w	800869c <__aeabi_dmul+0x234>
 8008882:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8008886:	f47f aeeb 	bne.w	8008660 <__aeabi_dmul+0x1f8>
 800888a:	e712      	b.n	80086b2 <__aeabi_dmul+0x24a>

0800888c <__gedf2>:
 800888c:	f04f 3cff 	mov.w	ip, #4294967295
 8008890:	e006      	b.n	80088a0 <__cmpdf2+0x4>
 8008892:	bf00      	nop

08008894 <__ledf2>:
 8008894:	f04f 0c01 	mov.w	ip, #1
 8008898:	e002      	b.n	80088a0 <__cmpdf2+0x4>
 800889a:	bf00      	nop

0800889c <__cmpdf2>:
 800889c:	f04f 0c01 	mov.w	ip, #1
 80088a0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80088a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80088a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80088ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80088b0:	bf18      	it	ne
 80088b2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80088b6:	d01b      	beq.n	80088f0 <__cmpdf2+0x54>
 80088b8:	b001      	add	sp, #4
 80088ba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80088be:	bf0c      	ite	eq
 80088c0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80088c4:	ea91 0f03 	teqne	r1, r3
 80088c8:	bf02      	ittt	eq
 80088ca:	ea90 0f02 	teqeq	r0, r2
 80088ce:	2000      	moveq	r0, #0
 80088d0:	4770      	bxeq	lr
 80088d2:	f110 0f00 	cmn.w	r0, #0
 80088d6:	ea91 0f03 	teq	r1, r3
 80088da:	bf58      	it	pl
 80088dc:	4299      	cmppl	r1, r3
 80088de:	bf08      	it	eq
 80088e0:	4290      	cmpeq	r0, r2
 80088e2:	bf2c      	ite	cs
 80088e4:	17d8      	asrcs	r0, r3, #31
 80088e6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80088ea:	f040 0001 	orr.w	r0, r0, #1
 80088ee:	4770      	bx	lr
 80088f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80088f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80088f8:	d102      	bne.n	8008900 <__cmpdf2+0x64>
 80088fa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80088fe:	d107      	bne.n	8008910 <__cmpdf2+0x74>
 8008900:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8008904:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8008908:	d1d6      	bne.n	80088b8 <__cmpdf2+0x1c>
 800890a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800890e:	d0d3      	beq.n	80088b8 <__cmpdf2+0x1c>
 8008910:	f85d 0b04 	ldr.w	r0, [sp], #4
 8008914:	4770      	bx	lr
 8008916:	bf00      	nop

08008918 <__aeabi_cdrcmple>:
 8008918:	4684      	mov	ip, r0
 800891a:	4610      	mov	r0, r2
 800891c:	4662      	mov	r2, ip
 800891e:	468c      	mov	ip, r1
 8008920:	4619      	mov	r1, r3
 8008922:	4663      	mov	r3, ip
 8008924:	e000      	b.n	8008928 <__aeabi_cdcmpeq>
 8008926:	bf00      	nop

08008928 <__aeabi_cdcmpeq>:
 8008928:	b501      	push	{r0, lr}
 800892a:	f7ff ffb7 	bl	800889c <__cmpdf2>
 800892e:	2800      	cmp	r0, #0
 8008930:	bf48      	it	mi
 8008932:	f110 0f00 	cmnmi.w	r0, #0
 8008936:	bd01      	pop	{r0, pc}

08008938 <__aeabi_dcmpeq>:
 8008938:	f84d ed08 	str.w	lr, [sp, #-8]!
 800893c:	f7ff fff4 	bl	8008928 <__aeabi_cdcmpeq>
 8008940:	bf0c      	ite	eq
 8008942:	2001      	moveq	r0, #1
 8008944:	2000      	movne	r0, #0
 8008946:	f85d fb08 	ldr.w	pc, [sp], #8
 800894a:	bf00      	nop

0800894c <__aeabi_dcmplt>:
 800894c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008950:	f7ff ffea 	bl	8008928 <__aeabi_cdcmpeq>
 8008954:	bf34      	ite	cc
 8008956:	2001      	movcc	r0, #1
 8008958:	2000      	movcs	r0, #0
 800895a:	f85d fb08 	ldr.w	pc, [sp], #8
 800895e:	bf00      	nop

08008960 <__aeabi_dcmple>:
 8008960:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008964:	f7ff ffe0 	bl	8008928 <__aeabi_cdcmpeq>
 8008968:	bf94      	ite	ls
 800896a:	2001      	movls	r0, #1
 800896c:	2000      	movhi	r0, #0
 800896e:	f85d fb08 	ldr.w	pc, [sp], #8
 8008972:	bf00      	nop

08008974 <__aeabi_dcmpge>:
 8008974:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008978:	f7ff ffce 	bl	8008918 <__aeabi_cdrcmple>
 800897c:	bf94      	ite	ls
 800897e:	2001      	movls	r0, #1
 8008980:	2000      	movhi	r0, #0
 8008982:	f85d fb08 	ldr.w	pc, [sp], #8
 8008986:	bf00      	nop

08008988 <__aeabi_dcmpgt>:
 8008988:	f84d ed08 	str.w	lr, [sp, #-8]!
 800898c:	f7ff ffc4 	bl	8008918 <__aeabi_cdrcmple>
 8008990:	bf34      	ite	cc
 8008992:	2001      	movcc	r0, #1
 8008994:	2000      	movcs	r0, #0
 8008996:	f85d fb08 	ldr.w	pc, [sp], #8
 800899a:	bf00      	nop

0800899c <__aeabi_dcmpun>:
 800899c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80089a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80089a4:	d102      	bne.n	80089ac <__aeabi_dcmpun+0x10>
 80089a6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80089aa:	d10a      	bne.n	80089c2 <__aeabi_dcmpun+0x26>
 80089ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80089b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80089b4:	d102      	bne.n	80089bc <__aeabi_dcmpun+0x20>
 80089b6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80089ba:	d102      	bne.n	80089c2 <__aeabi_dcmpun+0x26>
 80089bc:	f04f 0000 	mov.w	r0, #0
 80089c0:	4770      	bx	lr
 80089c2:	f04f 0001 	mov.w	r0, #1
 80089c6:	4770      	bx	lr

080089c8 <__aeabi_d2iz>:
 80089c8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80089cc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80089d0:	d215      	bcs.n	80089fe <__aeabi_d2iz+0x36>
 80089d2:	d511      	bpl.n	80089f8 <__aeabi_d2iz+0x30>
 80089d4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80089d8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80089dc:	d912      	bls.n	8008a04 <__aeabi_d2iz+0x3c>
 80089de:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80089e2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80089e6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80089ea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80089ee:	fa23 f002 	lsr.w	r0, r3, r2
 80089f2:	bf18      	it	ne
 80089f4:	4240      	negne	r0, r0
 80089f6:	4770      	bx	lr
 80089f8:	f04f 0000 	mov.w	r0, #0
 80089fc:	4770      	bx	lr
 80089fe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8008a02:	d105      	bne.n	8008a10 <__aeabi_d2iz+0x48>
 8008a04:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8008a08:	bf08      	it	eq
 8008a0a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8008a0e:	4770      	bx	lr
 8008a10:	f04f 0000 	mov.w	r0, #0
 8008a14:	4770      	bx	lr
 8008a16:	bf00      	nop

08008a18 <__aeabi_d2uiz>:
 8008a18:	004a      	lsls	r2, r1, #1
 8008a1a:	d211      	bcs.n	8008a40 <__aeabi_d2uiz+0x28>
 8008a1c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8008a20:	d211      	bcs.n	8008a46 <__aeabi_d2uiz+0x2e>
 8008a22:	d50d      	bpl.n	8008a40 <__aeabi_d2uiz+0x28>
 8008a24:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8008a28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8008a2c:	d40e      	bmi.n	8008a4c <__aeabi_d2uiz+0x34>
 8008a2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8008a32:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008a36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8008a3a:	fa23 f002 	lsr.w	r0, r3, r2
 8008a3e:	4770      	bx	lr
 8008a40:	f04f 0000 	mov.w	r0, #0
 8008a44:	4770      	bx	lr
 8008a46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8008a4a:	d102      	bne.n	8008a52 <__aeabi_d2uiz+0x3a>
 8008a4c:	f04f 30ff 	mov.w	r0, #4294967295
 8008a50:	4770      	bx	lr
 8008a52:	f04f 0000 	mov.w	r0, #0
 8008a56:	4770      	bx	lr

08008a58 <__aeabi_d2f>:
 8008a58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8008a5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8008a60:	bf24      	itt	cs
 8008a62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8008a66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8008a6a:	d90d      	bls.n	8008a88 <__aeabi_d2f+0x30>
 8008a6c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8008a70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8008a74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8008a78:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8008a7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8008a80:	bf08      	it	eq
 8008a82:	f020 0001 	biceq.w	r0, r0, #1
 8008a86:	4770      	bx	lr
 8008a88:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8008a8c:	d121      	bne.n	8008ad2 <__aeabi_d2f+0x7a>
 8008a8e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8008a92:	bfbc      	itt	lt
 8008a94:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8008a98:	4770      	bxlt	lr
 8008a9a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008a9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8008aa2:	f1c2 0218 	rsb	r2, r2, #24
 8008aa6:	f1c2 0c20 	rsb	ip, r2, #32
 8008aaa:	fa10 f30c 	lsls.w	r3, r0, ip
 8008aae:	fa20 f002 	lsr.w	r0, r0, r2
 8008ab2:	bf18      	it	ne
 8008ab4:	f040 0001 	orrne.w	r0, r0, #1
 8008ab8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8008abc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8008ac0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8008ac4:	ea40 000c 	orr.w	r0, r0, ip
 8008ac8:	fa23 f302 	lsr.w	r3, r3, r2
 8008acc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008ad0:	e7cc      	b.n	8008a6c <__aeabi_d2f+0x14>
 8008ad2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8008ad6:	d107      	bne.n	8008ae8 <__aeabi_d2f+0x90>
 8008ad8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8008adc:	bf1e      	ittt	ne
 8008ade:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8008ae2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8008ae6:	4770      	bxne	lr
 8008ae8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8008aec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8008af0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8008af4:	4770      	bx	lr
 8008af6:	bf00      	nop

08008af8 <__aeabi_uldivmod>:
 8008af8:	b953      	cbnz	r3, 8008b10 <__aeabi_uldivmod+0x18>
 8008afa:	b94a      	cbnz	r2, 8008b10 <__aeabi_uldivmod+0x18>
 8008afc:	2900      	cmp	r1, #0
 8008afe:	bf08      	it	eq
 8008b00:	2800      	cmpeq	r0, #0
 8008b02:	bf1c      	itt	ne
 8008b04:	f04f 31ff 	movne.w	r1, #4294967295
 8008b08:	f04f 30ff 	movne.w	r0, #4294967295
 8008b0c:	f000 b972 	b.w	8008df4 <__aeabi_idiv0>
 8008b10:	f1ad 0c08 	sub.w	ip, sp, #8
 8008b14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8008b18:	f000 f806 	bl	8008b28 <__udivmoddi4>
 8008b1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8008b20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008b24:	b004      	add	sp, #16
 8008b26:	4770      	bx	lr

08008b28 <__udivmoddi4>:
 8008b28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b2c:	9e08      	ldr	r6, [sp, #32]
 8008b2e:	4604      	mov	r4, r0
 8008b30:	4688      	mov	r8, r1
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d14b      	bne.n	8008bce <__udivmoddi4+0xa6>
 8008b36:	428a      	cmp	r2, r1
 8008b38:	4615      	mov	r5, r2
 8008b3a:	d967      	bls.n	8008c0c <__udivmoddi4+0xe4>
 8008b3c:	fab2 f282 	clz	r2, r2
 8008b40:	b14a      	cbz	r2, 8008b56 <__udivmoddi4+0x2e>
 8008b42:	f1c2 0720 	rsb	r7, r2, #32
 8008b46:	fa01 f302 	lsl.w	r3, r1, r2
 8008b4a:	fa20 f707 	lsr.w	r7, r0, r7
 8008b4e:	4095      	lsls	r5, r2
 8008b50:	ea47 0803 	orr.w	r8, r7, r3
 8008b54:	4094      	lsls	r4, r2
 8008b56:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008b5a:	0c23      	lsrs	r3, r4, #16
 8008b5c:	fbb8 f7fe 	udiv	r7, r8, lr
 8008b60:	fa1f fc85 	uxth.w	ip, r5
 8008b64:	fb0e 8817 	mls	r8, lr, r7, r8
 8008b68:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8008b6c:	fb07 f10c 	mul.w	r1, r7, ip
 8008b70:	4299      	cmp	r1, r3
 8008b72:	d909      	bls.n	8008b88 <__udivmoddi4+0x60>
 8008b74:	18eb      	adds	r3, r5, r3
 8008b76:	f107 30ff 	add.w	r0, r7, #4294967295
 8008b7a:	f080 811b 	bcs.w	8008db4 <__udivmoddi4+0x28c>
 8008b7e:	4299      	cmp	r1, r3
 8008b80:	f240 8118 	bls.w	8008db4 <__udivmoddi4+0x28c>
 8008b84:	3f02      	subs	r7, #2
 8008b86:	442b      	add	r3, r5
 8008b88:	1a5b      	subs	r3, r3, r1
 8008b8a:	b2a4      	uxth	r4, r4
 8008b8c:	fbb3 f0fe 	udiv	r0, r3, lr
 8008b90:	fb0e 3310 	mls	r3, lr, r0, r3
 8008b94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8008b98:	fb00 fc0c 	mul.w	ip, r0, ip
 8008b9c:	45a4      	cmp	ip, r4
 8008b9e:	d909      	bls.n	8008bb4 <__udivmoddi4+0x8c>
 8008ba0:	192c      	adds	r4, r5, r4
 8008ba2:	f100 33ff 	add.w	r3, r0, #4294967295
 8008ba6:	f080 8107 	bcs.w	8008db8 <__udivmoddi4+0x290>
 8008baa:	45a4      	cmp	ip, r4
 8008bac:	f240 8104 	bls.w	8008db8 <__udivmoddi4+0x290>
 8008bb0:	3802      	subs	r0, #2
 8008bb2:	442c      	add	r4, r5
 8008bb4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8008bb8:	eba4 040c 	sub.w	r4, r4, ip
 8008bbc:	2700      	movs	r7, #0
 8008bbe:	b11e      	cbz	r6, 8008bc8 <__udivmoddi4+0xa0>
 8008bc0:	40d4      	lsrs	r4, r2
 8008bc2:	2300      	movs	r3, #0
 8008bc4:	e9c6 4300 	strd	r4, r3, [r6]
 8008bc8:	4639      	mov	r1, r7
 8008bca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008bce:	428b      	cmp	r3, r1
 8008bd0:	d909      	bls.n	8008be6 <__udivmoddi4+0xbe>
 8008bd2:	2e00      	cmp	r6, #0
 8008bd4:	f000 80eb 	beq.w	8008dae <__udivmoddi4+0x286>
 8008bd8:	2700      	movs	r7, #0
 8008bda:	e9c6 0100 	strd	r0, r1, [r6]
 8008bde:	4638      	mov	r0, r7
 8008be0:	4639      	mov	r1, r7
 8008be2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008be6:	fab3 f783 	clz	r7, r3
 8008bea:	2f00      	cmp	r7, #0
 8008bec:	d147      	bne.n	8008c7e <__udivmoddi4+0x156>
 8008bee:	428b      	cmp	r3, r1
 8008bf0:	d302      	bcc.n	8008bf8 <__udivmoddi4+0xd0>
 8008bf2:	4282      	cmp	r2, r0
 8008bf4:	f200 80fa 	bhi.w	8008dec <__udivmoddi4+0x2c4>
 8008bf8:	1a84      	subs	r4, r0, r2
 8008bfa:	eb61 0303 	sbc.w	r3, r1, r3
 8008bfe:	2001      	movs	r0, #1
 8008c00:	4698      	mov	r8, r3
 8008c02:	2e00      	cmp	r6, #0
 8008c04:	d0e0      	beq.n	8008bc8 <__udivmoddi4+0xa0>
 8008c06:	e9c6 4800 	strd	r4, r8, [r6]
 8008c0a:	e7dd      	b.n	8008bc8 <__udivmoddi4+0xa0>
 8008c0c:	b902      	cbnz	r2, 8008c10 <__udivmoddi4+0xe8>
 8008c0e:	deff      	udf	#255	; 0xff
 8008c10:	fab2 f282 	clz	r2, r2
 8008c14:	2a00      	cmp	r2, #0
 8008c16:	f040 808f 	bne.w	8008d38 <__udivmoddi4+0x210>
 8008c1a:	1b49      	subs	r1, r1, r5
 8008c1c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008c20:	fa1f f885 	uxth.w	r8, r5
 8008c24:	2701      	movs	r7, #1
 8008c26:	fbb1 fcfe 	udiv	ip, r1, lr
 8008c2a:	0c23      	lsrs	r3, r4, #16
 8008c2c:	fb0e 111c 	mls	r1, lr, ip, r1
 8008c30:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8008c34:	fb08 f10c 	mul.w	r1, r8, ip
 8008c38:	4299      	cmp	r1, r3
 8008c3a:	d907      	bls.n	8008c4c <__udivmoddi4+0x124>
 8008c3c:	18eb      	adds	r3, r5, r3
 8008c3e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8008c42:	d202      	bcs.n	8008c4a <__udivmoddi4+0x122>
 8008c44:	4299      	cmp	r1, r3
 8008c46:	f200 80cd 	bhi.w	8008de4 <__udivmoddi4+0x2bc>
 8008c4a:	4684      	mov	ip, r0
 8008c4c:	1a59      	subs	r1, r3, r1
 8008c4e:	b2a3      	uxth	r3, r4
 8008c50:	fbb1 f0fe 	udiv	r0, r1, lr
 8008c54:	fb0e 1410 	mls	r4, lr, r0, r1
 8008c58:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8008c5c:	fb08 f800 	mul.w	r8, r8, r0
 8008c60:	45a0      	cmp	r8, r4
 8008c62:	d907      	bls.n	8008c74 <__udivmoddi4+0x14c>
 8008c64:	192c      	adds	r4, r5, r4
 8008c66:	f100 33ff 	add.w	r3, r0, #4294967295
 8008c6a:	d202      	bcs.n	8008c72 <__udivmoddi4+0x14a>
 8008c6c:	45a0      	cmp	r8, r4
 8008c6e:	f200 80b6 	bhi.w	8008dde <__udivmoddi4+0x2b6>
 8008c72:	4618      	mov	r0, r3
 8008c74:	eba4 0408 	sub.w	r4, r4, r8
 8008c78:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8008c7c:	e79f      	b.n	8008bbe <__udivmoddi4+0x96>
 8008c7e:	f1c7 0c20 	rsb	ip, r7, #32
 8008c82:	40bb      	lsls	r3, r7
 8008c84:	fa22 fe0c 	lsr.w	lr, r2, ip
 8008c88:	ea4e 0e03 	orr.w	lr, lr, r3
 8008c8c:	fa01 f407 	lsl.w	r4, r1, r7
 8008c90:	fa20 f50c 	lsr.w	r5, r0, ip
 8008c94:	fa21 f30c 	lsr.w	r3, r1, ip
 8008c98:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8008c9c:	4325      	orrs	r5, r4
 8008c9e:	fbb3 f9f8 	udiv	r9, r3, r8
 8008ca2:	0c2c      	lsrs	r4, r5, #16
 8008ca4:	fb08 3319 	mls	r3, r8, r9, r3
 8008ca8:	fa1f fa8e 	uxth.w	sl, lr
 8008cac:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8008cb0:	fb09 f40a 	mul.w	r4, r9, sl
 8008cb4:	429c      	cmp	r4, r3
 8008cb6:	fa02 f207 	lsl.w	r2, r2, r7
 8008cba:	fa00 f107 	lsl.w	r1, r0, r7
 8008cbe:	d90b      	bls.n	8008cd8 <__udivmoddi4+0x1b0>
 8008cc0:	eb1e 0303 	adds.w	r3, lr, r3
 8008cc4:	f109 30ff 	add.w	r0, r9, #4294967295
 8008cc8:	f080 8087 	bcs.w	8008dda <__udivmoddi4+0x2b2>
 8008ccc:	429c      	cmp	r4, r3
 8008cce:	f240 8084 	bls.w	8008dda <__udivmoddi4+0x2b2>
 8008cd2:	f1a9 0902 	sub.w	r9, r9, #2
 8008cd6:	4473      	add	r3, lr
 8008cd8:	1b1b      	subs	r3, r3, r4
 8008cda:	b2ad      	uxth	r5, r5
 8008cdc:	fbb3 f0f8 	udiv	r0, r3, r8
 8008ce0:	fb08 3310 	mls	r3, r8, r0, r3
 8008ce4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8008ce8:	fb00 fa0a 	mul.w	sl, r0, sl
 8008cec:	45a2      	cmp	sl, r4
 8008cee:	d908      	bls.n	8008d02 <__udivmoddi4+0x1da>
 8008cf0:	eb1e 0404 	adds.w	r4, lr, r4
 8008cf4:	f100 33ff 	add.w	r3, r0, #4294967295
 8008cf8:	d26b      	bcs.n	8008dd2 <__udivmoddi4+0x2aa>
 8008cfa:	45a2      	cmp	sl, r4
 8008cfc:	d969      	bls.n	8008dd2 <__udivmoddi4+0x2aa>
 8008cfe:	3802      	subs	r0, #2
 8008d00:	4474      	add	r4, lr
 8008d02:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8008d06:	fba0 8902 	umull	r8, r9, r0, r2
 8008d0a:	eba4 040a 	sub.w	r4, r4, sl
 8008d0e:	454c      	cmp	r4, r9
 8008d10:	46c2      	mov	sl, r8
 8008d12:	464b      	mov	r3, r9
 8008d14:	d354      	bcc.n	8008dc0 <__udivmoddi4+0x298>
 8008d16:	d051      	beq.n	8008dbc <__udivmoddi4+0x294>
 8008d18:	2e00      	cmp	r6, #0
 8008d1a:	d069      	beq.n	8008df0 <__udivmoddi4+0x2c8>
 8008d1c:	ebb1 050a 	subs.w	r5, r1, sl
 8008d20:	eb64 0403 	sbc.w	r4, r4, r3
 8008d24:	fa04 fc0c 	lsl.w	ip, r4, ip
 8008d28:	40fd      	lsrs	r5, r7
 8008d2a:	40fc      	lsrs	r4, r7
 8008d2c:	ea4c 0505 	orr.w	r5, ip, r5
 8008d30:	e9c6 5400 	strd	r5, r4, [r6]
 8008d34:	2700      	movs	r7, #0
 8008d36:	e747      	b.n	8008bc8 <__udivmoddi4+0xa0>
 8008d38:	f1c2 0320 	rsb	r3, r2, #32
 8008d3c:	fa20 f703 	lsr.w	r7, r0, r3
 8008d40:	4095      	lsls	r5, r2
 8008d42:	fa01 f002 	lsl.w	r0, r1, r2
 8008d46:	fa21 f303 	lsr.w	r3, r1, r3
 8008d4a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008d4e:	4338      	orrs	r0, r7
 8008d50:	0c01      	lsrs	r1, r0, #16
 8008d52:	fbb3 f7fe 	udiv	r7, r3, lr
 8008d56:	fa1f f885 	uxth.w	r8, r5
 8008d5a:	fb0e 3317 	mls	r3, lr, r7, r3
 8008d5e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008d62:	fb07 f308 	mul.w	r3, r7, r8
 8008d66:	428b      	cmp	r3, r1
 8008d68:	fa04 f402 	lsl.w	r4, r4, r2
 8008d6c:	d907      	bls.n	8008d7e <__udivmoddi4+0x256>
 8008d6e:	1869      	adds	r1, r5, r1
 8008d70:	f107 3cff 	add.w	ip, r7, #4294967295
 8008d74:	d22f      	bcs.n	8008dd6 <__udivmoddi4+0x2ae>
 8008d76:	428b      	cmp	r3, r1
 8008d78:	d92d      	bls.n	8008dd6 <__udivmoddi4+0x2ae>
 8008d7a:	3f02      	subs	r7, #2
 8008d7c:	4429      	add	r1, r5
 8008d7e:	1acb      	subs	r3, r1, r3
 8008d80:	b281      	uxth	r1, r0
 8008d82:	fbb3 f0fe 	udiv	r0, r3, lr
 8008d86:	fb0e 3310 	mls	r3, lr, r0, r3
 8008d8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008d8e:	fb00 f308 	mul.w	r3, r0, r8
 8008d92:	428b      	cmp	r3, r1
 8008d94:	d907      	bls.n	8008da6 <__udivmoddi4+0x27e>
 8008d96:	1869      	adds	r1, r5, r1
 8008d98:	f100 3cff 	add.w	ip, r0, #4294967295
 8008d9c:	d217      	bcs.n	8008dce <__udivmoddi4+0x2a6>
 8008d9e:	428b      	cmp	r3, r1
 8008da0:	d915      	bls.n	8008dce <__udivmoddi4+0x2a6>
 8008da2:	3802      	subs	r0, #2
 8008da4:	4429      	add	r1, r5
 8008da6:	1ac9      	subs	r1, r1, r3
 8008da8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8008dac:	e73b      	b.n	8008c26 <__udivmoddi4+0xfe>
 8008dae:	4637      	mov	r7, r6
 8008db0:	4630      	mov	r0, r6
 8008db2:	e709      	b.n	8008bc8 <__udivmoddi4+0xa0>
 8008db4:	4607      	mov	r7, r0
 8008db6:	e6e7      	b.n	8008b88 <__udivmoddi4+0x60>
 8008db8:	4618      	mov	r0, r3
 8008dba:	e6fb      	b.n	8008bb4 <__udivmoddi4+0x8c>
 8008dbc:	4541      	cmp	r1, r8
 8008dbe:	d2ab      	bcs.n	8008d18 <__udivmoddi4+0x1f0>
 8008dc0:	ebb8 0a02 	subs.w	sl, r8, r2
 8008dc4:	eb69 020e 	sbc.w	r2, r9, lr
 8008dc8:	3801      	subs	r0, #1
 8008dca:	4613      	mov	r3, r2
 8008dcc:	e7a4      	b.n	8008d18 <__udivmoddi4+0x1f0>
 8008dce:	4660      	mov	r0, ip
 8008dd0:	e7e9      	b.n	8008da6 <__udivmoddi4+0x27e>
 8008dd2:	4618      	mov	r0, r3
 8008dd4:	e795      	b.n	8008d02 <__udivmoddi4+0x1da>
 8008dd6:	4667      	mov	r7, ip
 8008dd8:	e7d1      	b.n	8008d7e <__udivmoddi4+0x256>
 8008dda:	4681      	mov	r9, r0
 8008ddc:	e77c      	b.n	8008cd8 <__udivmoddi4+0x1b0>
 8008dde:	3802      	subs	r0, #2
 8008de0:	442c      	add	r4, r5
 8008de2:	e747      	b.n	8008c74 <__udivmoddi4+0x14c>
 8008de4:	f1ac 0c02 	sub.w	ip, ip, #2
 8008de8:	442b      	add	r3, r5
 8008dea:	e72f      	b.n	8008c4c <__udivmoddi4+0x124>
 8008dec:	4638      	mov	r0, r7
 8008dee:	e708      	b.n	8008c02 <__udivmoddi4+0xda>
 8008df0:	4637      	mov	r7, r6
 8008df2:	e6e9      	b.n	8008bc8 <__udivmoddi4+0xa0>

08008df4 <__aeabi_idiv0>:
 8008df4:	4770      	bx	lr
 8008df6:	bf00      	nop

08008df8 <InitPosition>:
//
//
//
//}
void InitPosition()
{
 8008df8:	b480      	push	{r7}
 8008dfa:	af00      	add	r7, sp, #0
	Pos.X = 0;
 8008dfc:	4b0b      	ldr	r3, [pc, #44]	; (8008e2c <InitPosition+0x34>)
 8008dfe:	2200      	movs	r2, #0
 8008e00:	701a      	strb	r2, [r3, #0]
	Pos.Y = 0;
 8008e02:	4b0a      	ldr	r3, [pc, #40]	; (8008e2c <InitPosition+0x34>)
 8008e04:	2200      	movs	r2, #0
 8008e06:	705a      	strb	r2, [r3, #1]
	Pos.Car = north;
 8008e08:	4b08      	ldr	r3, [pc, #32]	; (8008e2c <InitPosition+0x34>)
 8008e0a:	2200      	movs	r2, #0
 8008e0c:	70da      	strb	r2, [r3, #3]
	Pos.Dir = front;
 8008e0e:	4b07      	ldr	r3, [pc, #28]	; (8008e2c <InitPosition+0x34>)
 8008e10:	2200      	movs	r2, #0
 8008e12:	709a      	strb	r2, [r3, #2]
	Pos.Act = Wait;
 8008e14:	4b05      	ldr	r3, [pc, #20]	; (8008e2c <InitPosition+0x34>)
 8008e16:	2204      	movs	r2, #4
 8008e18:	711a      	strb	r2, [r3, #4]
	Pos.WallSaf = wall_warn;//
 8008e1a:	4b04      	ldr	r3, [pc, #16]	; (8008e2c <InitPosition+0x34>)
 8008e1c:	2201      	movs	r2, #1
 8008e1e:	715a      	strb	r2, [r3, #5]

}
 8008e20:	bf00      	nop
 8008e22:	46bd      	mov	sp, r7
 8008e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e28:	4770      	bx	lr
 8008e2a:	bf00      	nop
 8008e2c:	20000000 	.word	0x20000000

08008e30 <GetWallCtrlDirection>:
int GetWallCtrlDirection()
{
 8008e30:	b480      	push	{r7}
 8008e32:	af00      	add	r7, sp, #0

	switch(Pos.Car)
 8008e34:	4b9a      	ldr	r3, [pc, #616]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008e36:	78db      	ldrb	r3, [r3, #3]
 8008e38:	2b03      	cmp	r3, #3
 8008e3a:	f200 812b 	bhi.w	8009094 <GetWallCtrlDirection+0x264>
 8008e3e:	a201      	add	r2, pc, #4	; (adr r2, 8008e44 <GetWallCtrlDirection+0x14>)
 8008e40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e44:	08008e55 	.word	0x08008e55
 8008e48:	08008ee5 	.word	0x08008ee5
 8008e4c:	08008f75 	.word	0x08008f75
 8008e50:	08009005 	.word	0x08009005
	{
	case north:
		if(Wall[Pos.X][Pos.Y].east == wall && Wall[Pos.X][Pos.Y].west == wall)
 8008e54:	4b92      	ldr	r3, [pc, #584]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008e56:	781b      	ldrb	r3, [r3, #0]
 8008e58:	4618      	mov	r0, r3
 8008e5a:	4b91      	ldr	r3, [pc, #580]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008e5c:	785b      	ldrb	r3, [r3, #1]
 8008e5e:	4619      	mov	r1, r3
 8008e60:	4a90      	ldr	r2, [pc, #576]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8008e62:	0103      	lsls	r3, r0, #4
 8008e64:	440b      	add	r3, r1
 8008e66:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008e6a:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8008e6e:	b2db      	uxtb	r3, r3
 8008e70:	2b01      	cmp	r3, #1
 8008e72:	d111      	bne.n	8008e98 <GetWallCtrlDirection+0x68>
 8008e74:	4b8a      	ldr	r3, [pc, #552]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008e76:	781b      	ldrb	r3, [r3, #0]
 8008e78:	4618      	mov	r0, r3
 8008e7a:	4b89      	ldr	r3, [pc, #548]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008e7c:	785b      	ldrb	r3, [r3, #1]
 8008e7e:	4619      	mov	r1, r3
 8008e80:	4a88      	ldr	r2, [pc, #544]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8008e82:	0103      	lsls	r3, r0, #4
 8008e84:	440b      	add	r3, r1
 8008e86:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008e8a:	f3c3 1381 	ubfx	r3, r3, #6, #2
 8008e8e:	b2db      	uxtb	r3, r3
 8008e90:	2b01      	cmp	r3, #1
 8008e92:	d101      	bne.n	8008e98 <GetWallCtrlDirection+0x68>
		{
			return D_WALL_PID;
 8008e94:	2301      	movs	r3, #1
 8008e96:	e0fe      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		else if(Wall[Pos.X][Pos.Y].east == wall)
 8008e98:	4b81      	ldr	r3, [pc, #516]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008e9a:	781b      	ldrb	r3, [r3, #0]
 8008e9c:	4618      	mov	r0, r3
 8008e9e:	4b80      	ldr	r3, [pc, #512]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008ea0:	785b      	ldrb	r3, [r3, #1]
 8008ea2:	4619      	mov	r1, r3
 8008ea4:	4a7f      	ldr	r2, [pc, #508]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8008ea6:	0103      	lsls	r3, r0, #4
 8008ea8:	440b      	add	r3, r1
 8008eaa:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008eae:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8008eb2:	b2db      	uxtb	r3, r3
 8008eb4:	2b01      	cmp	r3, #1
 8008eb6:	d101      	bne.n	8008ebc <GetWallCtrlDirection+0x8c>
		{
			return R_WALL_PID;
 8008eb8:	2303      	movs	r3, #3
 8008eba:	e0ec      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		else if(Wall[Pos.X][Pos.Y].west == wall)
 8008ebc:	4b78      	ldr	r3, [pc, #480]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008ebe:	781b      	ldrb	r3, [r3, #0]
 8008ec0:	4618      	mov	r0, r3
 8008ec2:	4b77      	ldr	r3, [pc, #476]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008ec4:	785b      	ldrb	r3, [r3, #1]
 8008ec6:	4619      	mov	r1, r3
 8008ec8:	4a76      	ldr	r2, [pc, #472]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8008eca:	0103      	lsls	r3, r0, #4
 8008ecc:	440b      	add	r3, r1
 8008ece:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008ed2:	f3c3 1381 	ubfx	r3, r3, #6, #2
 8008ed6:	b2db      	uxtb	r3, r3
 8008ed8:	2b01      	cmp	r3, #1
 8008eda:	d101      	bne.n	8008ee0 <GetWallCtrlDirection+0xb0>
		{
			return L_WALL_PID;
 8008edc:	2302      	movs	r3, #2
 8008ede:	e0da      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		else
		{
			return N_WALL_PID;
 8008ee0:	2306      	movs	r3, #6
 8008ee2:	e0d8      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		break;

	case east:
		if(Wall[Pos.X][Pos.Y].north == wall && Wall[Pos.X][Pos.Y].south == wall)//south)
 8008ee4:	4b6e      	ldr	r3, [pc, #440]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008ee6:	781b      	ldrb	r3, [r3, #0]
 8008ee8:	4618      	mov	r0, r3
 8008eea:	4b6d      	ldr	r3, [pc, #436]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008eec:	785b      	ldrb	r3, [r3, #1]
 8008eee:	4619      	mov	r1, r3
 8008ef0:	4a6c      	ldr	r2, [pc, #432]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8008ef2:	0103      	lsls	r3, r0, #4
 8008ef4:	440b      	add	r3, r1
 8008ef6:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008efa:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8008efe:	b2db      	uxtb	r3, r3
 8008f00:	2b01      	cmp	r3, #1
 8008f02:	d111      	bne.n	8008f28 <GetWallCtrlDirection+0xf8>
 8008f04:	4b66      	ldr	r3, [pc, #408]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008f06:	781b      	ldrb	r3, [r3, #0]
 8008f08:	4618      	mov	r0, r3
 8008f0a:	4b65      	ldr	r3, [pc, #404]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008f0c:	785b      	ldrb	r3, [r3, #1]
 8008f0e:	4619      	mov	r1, r3
 8008f10:	4a64      	ldr	r2, [pc, #400]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8008f12:	0103      	lsls	r3, r0, #4
 8008f14:	440b      	add	r3, r1
 8008f16:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008f1a:	f3c3 1301 	ubfx	r3, r3, #4, #2
 8008f1e:	b2db      	uxtb	r3, r3
 8008f20:	2b01      	cmp	r3, #1
 8008f22:	d101      	bne.n	8008f28 <GetWallCtrlDirection+0xf8>
		{
			return D_WALL_PID;
 8008f24:	2301      	movs	r3, #1
 8008f26:	e0b6      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		else if(Wall[Pos.X][Pos.Y].north == wall)
 8008f28:	4b5d      	ldr	r3, [pc, #372]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008f2a:	781b      	ldrb	r3, [r3, #0]
 8008f2c:	4618      	mov	r0, r3
 8008f2e:	4b5c      	ldr	r3, [pc, #368]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008f30:	785b      	ldrb	r3, [r3, #1]
 8008f32:	4619      	mov	r1, r3
 8008f34:	4a5b      	ldr	r2, [pc, #364]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8008f36:	0103      	lsls	r3, r0, #4
 8008f38:	440b      	add	r3, r1
 8008f3a:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008f3e:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8008f42:	b2db      	uxtb	r3, r3
 8008f44:	2b01      	cmp	r3, #1
 8008f46:	d101      	bne.n	8008f4c <GetWallCtrlDirection+0x11c>
		{
			return L_WALL_PID;
 8008f48:	2302      	movs	r3, #2
 8008f4a:	e0a4      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		else if(Wall[Pos.X][Pos.Y].south == wall)
 8008f4c:	4b54      	ldr	r3, [pc, #336]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008f4e:	781b      	ldrb	r3, [r3, #0]
 8008f50:	4618      	mov	r0, r3
 8008f52:	4b53      	ldr	r3, [pc, #332]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008f54:	785b      	ldrb	r3, [r3, #1]
 8008f56:	4619      	mov	r1, r3
 8008f58:	4a52      	ldr	r2, [pc, #328]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8008f5a:	0103      	lsls	r3, r0, #4
 8008f5c:	440b      	add	r3, r1
 8008f5e:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008f62:	f3c3 1301 	ubfx	r3, r3, #4, #2
 8008f66:	b2db      	uxtb	r3, r3
 8008f68:	2b01      	cmp	r3, #1
 8008f6a:	d101      	bne.n	8008f70 <GetWallCtrlDirection+0x140>
		{
			return R_WALL_PID;
 8008f6c:	2303      	movs	r3, #3
 8008f6e:	e092      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		else
		{
			return N_WALL_PID;
 8008f70:	2306      	movs	r3, #6
 8008f72:	e090      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		break;
	case south:
		if(Wall[Pos.X][Pos.Y].east == wall && Wall[Pos.X][Pos.Y].west == wall)
 8008f74:	4b4a      	ldr	r3, [pc, #296]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008f76:	781b      	ldrb	r3, [r3, #0]
 8008f78:	4618      	mov	r0, r3
 8008f7a:	4b49      	ldr	r3, [pc, #292]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008f7c:	785b      	ldrb	r3, [r3, #1]
 8008f7e:	4619      	mov	r1, r3
 8008f80:	4a48      	ldr	r2, [pc, #288]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8008f82:	0103      	lsls	r3, r0, #4
 8008f84:	440b      	add	r3, r1
 8008f86:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008f8a:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8008f8e:	b2db      	uxtb	r3, r3
 8008f90:	2b01      	cmp	r3, #1
 8008f92:	d111      	bne.n	8008fb8 <GetWallCtrlDirection+0x188>
 8008f94:	4b42      	ldr	r3, [pc, #264]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008f96:	781b      	ldrb	r3, [r3, #0]
 8008f98:	4618      	mov	r0, r3
 8008f9a:	4b41      	ldr	r3, [pc, #260]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008f9c:	785b      	ldrb	r3, [r3, #1]
 8008f9e:	4619      	mov	r1, r3
 8008fa0:	4a40      	ldr	r2, [pc, #256]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8008fa2:	0103      	lsls	r3, r0, #4
 8008fa4:	440b      	add	r3, r1
 8008fa6:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008faa:	f3c3 1381 	ubfx	r3, r3, #6, #2
 8008fae:	b2db      	uxtb	r3, r3
 8008fb0:	2b01      	cmp	r3, #1
 8008fb2:	d101      	bne.n	8008fb8 <GetWallCtrlDirection+0x188>
		{
			return D_WALL_PID;
 8008fb4:	2301      	movs	r3, #1
 8008fb6:	e06e      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		else if(Wall[Pos.X][Pos.Y].east == wall)
 8008fb8:	4b39      	ldr	r3, [pc, #228]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008fba:	781b      	ldrb	r3, [r3, #0]
 8008fbc:	4618      	mov	r0, r3
 8008fbe:	4b38      	ldr	r3, [pc, #224]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008fc0:	785b      	ldrb	r3, [r3, #1]
 8008fc2:	4619      	mov	r1, r3
 8008fc4:	4a37      	ldr	r2, [pc, #220]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8008fc6:	0103      	lsls	r3, r0, #4
 8008fc8:	440b      	add	r3, r1
 8008fca:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008fce:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8008fd2:	b2db      	uxtb	r3, r3
 8008fd4:	2b01      	cmp	r3, #1
 8008fd6:	d101      	bne.n	8008fdc <GetWallCtrlDirection+0x1ac>
		{
			return L_WALL_PID;
 8008fd8:	2302      	movs	r3, #2
 8008fda:	e05c      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		else if(Wall[Pos.X][Pos.Y].west == wall)
 8008fdc:	4b30      	ldr	r3, [pc, #192]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008fde:	781b      	ldrb	r3, [r3, #0]
 8008fe0:	4618      	mov	r0, r3
 8008fe2:	4b2f      	ldr	r3, [pc, #188]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8008fe4:	785b      	ldrb	r3, [r3, #1]
 8008fe6:	4619      	mov	r1, r3
 8008fe8:	4a2e      	ldr	r2, [pc, #184]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8008fea:	0103      	lsls	r3, r0, #4
 8008fec:	440b      	add	r3, r1
 8008fee:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008ff2:	f3c3 1381 	ubfx	r3, r3, #6, #2
 8008ff6:	b2db      	uxtb	r3, r3
 8008ff8:	2b01      	cmp	r3, #1
 8008ffa:	d101      	bne.n	8009000 <GetWallCtrlDirection+0x1d0>
		{
			return R_WALL_PID;
 8008ffc:	2303      	movs	r3, #3
 8008ffe:	e04a      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		else
		{
			return N_WALL_PID;
 8009000:	2306      	movs	r3, #6
 8009002:	e048      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		break;
	case west:

		if ( Wall[Pos.X][Pos.Y].north == wall && Wall[Pos.X][Pos.Y].south == wall)//.west == south )
 8009004:	4b26      	ldr	r3, [pc, #152]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8009006:	781b      	ldrb	r3, [r3, #0]
 8009008:	4618      	mov	r0, r3
 800900a:	4b25      	ldr	r3, [pc, #148]	; (80090a0 <GetWallCtrlDirection+0x270>)
 800900c:	785b      	ldrb	r3, [r3, #1]
 800900e:	4619      	mov	r1, r3
 8009010:	4a24      	ldr	r2, [pc, #144]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8009012:	0103      	lsls	r3, r0, #4
 8009014:	440b      	add	r3, r1
 8009016:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800901a:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800901e:	b2db      	uxtb	r3, r3
 8009020:	2b01      	cmp	r3, #1
 8009022:	d111      	bne.n	8009048 <GetWallCtrlDirection+0x218>
 8009024:	4b1e      	ldr	r3, [pc, #120]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8009026:	781b      	ldrb	r3, [r3, #0]
 8009028:	4618      	mov	r0, r3
 800902a:	4b1d      	ldr	r3, [pc, #116]	; (80090a0 <GetWallCtrlDirection+0x270>)
 800902c:	785b      	ldrb	r3, [r3, #1]
 800902e:	4619      	mov	r1, r3
 8009030:	4a1c      	ldr	r2, [pc, #112]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8009032:	0103      	lsls	r3, r0, #4
 8009034:	440b      	add	r3, r1
 8009036:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800903a:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800903e:	b2db      	uxtb	r3, r3
 8009040:	2b01      	cmp	r3, #1
 8009042:	d101      	bne.n	8009048 <GetWallCtrlDirection+0x218>
		{
			return D_WALL_PID;
 8009044:	2301      	movs	r3, #1
 8009046:	e026      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		else if ( Wall[Pos.X][Pos.Y].north == wall )
 8009048:	4b15      	ldr	r3, [pc, #84]	; (80090a0 <GetWallCtrlDirection+0x270>)
 800904a:	781b      	ldrb	r3, [r3, #0]
 800904c:	4618      	mov	r0, r3
 800904e:	4b14      	ldr	r3, [pc, #80]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8009050:	785b      	ldrb	r3, [r3, #1]
 8009052:	4619      	mov	r1, r3
 8009054:	4a13      	ldr	r2, [pc, #76]	; (80090a4 <GetWallCtrlDirection+0x274>)
 8009056:	0103      	lsls	r3, r0, #4
 8009058:	440b      	add	r3, r1
 800905a:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800905e:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8009062:	b2db      	uxtb	r3, r3
 8009064:	2b01      	cmp	r3, #1
 8009066:	d101      	bne.n	800906c <GetWallCtrlDirection+0x23c>
		{
			return R_WALL_PID;
 8009068:	2303      	movs	r3, #3
 800906a:	e014      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		else if ( Wall[Pos.X][Pos.Y].south == wall )
 800906c:	4b0c      	ldr	r3, [pc, #48]	; (80090a0 <GetWallCtrlDirection+0x270>)
 800906e:	781b      	ldrb	r3, [r3, #0]
 8009070:	4618      	mov	r0, r3
 8009072:	4b0b      	ldr	r3, [pc, #44]	; (80090a0 <GetWallCtrlDirection+0x270>)
 8009074:	785b      	ldrb	r3, [r3, #1]
 8009076:	4619      	mov	r1, r3
 8009078:	4a0a      	ldr	r2, [pc, #40]	; (80090a4 <GetWallCtrlDirection+0x274>)
 800907a:	0103      	lsls	r3, r0, #4
 800907c:	440b      	add	r3, r1
 800907e:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8009082:	f3c3 1301 	ubfx	r3, r3, #4, #2
 8009086:	b2db      	uxtb	r3, r3
 8009088:	2b01      	cmp	r3, #1
 800908a:	d101      	bne.n	8009090 <GetWallCtrlDirection+0x260>
		{
			return L_WALL_PID;
 800908c:	2302      	movs	r3, #2
 800908e:	e002      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		else
		{
			return N_WALL_PID;
 8009090:	2306      	movs	r3, #6
 8009092:	e000      	b.n	8009096 <GetWallCtrlDirection+0x266>
		}
		break;

	default:
		//
		return N_WALL_PID;
 8009094:	2306      	movs	r3, #6
		break;
	}

}
 8009096:	4618      	mov	r0, r3
 8009098:	46bd      	mov	sp, r7
 800909a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800909e:	4770      	bx	lr
 80090a0:	20000000 	.word	0x20000000
 80090a4:	200004b8 	.word	0x200004b8

080090a8 <WallSafe>:
	Pos.Car = car;
	Pos.Dir = dir;
	Pos.WallSaf = safe_or_warn;
}
void WallSafe()
{
 80090a8:	b480      	push	{r7}
 80090aa:	af00      	add	r7, sp, #0
	Pos.WallSaf = wall_safe;
 80090ac:	4b03      	ldr	r3, [pc, #12]	; (80090bc <WallSafe+0x14>)
 80090ae:	2200      	movs	r2, #0
 80090b0:	715a      	strb	r2, [r3, #5]
}
 80090b2:	bf00      	nop
 80090b4:	46bd      	mov	sp, r7
 80090b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ba:	4770      	bx	lr
 80090bc:	20000000 	.word	0x20000000

080090c0 <WallWarn>:
void WallWarn()
{
 80090c0:	b480      	push	{r7}
 80090c2:	af00      	add	r7, sp, #0
	Pos.WallSaf = wall_warn;
 80090c4:	4b03      	ldr	r3, [pc, #12]	; (80090d4 <WallWarn+0x14>)
 80090c6:	2201      	movs	r2, #1
 80090c8:	715a      	strb	r2, [r3, #5]
}
 80090ca:	bf00      	nop
 80090cc:	46bd      	mov	sp, r7
 80090ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090d2:	4770      	bx	lr
 80090d4:	20000000 	.word	0x20000000

080090d8 <ControlWall>:
void ControlWall()
{
 80090d8:	b580      	push	{r7, lr}
 80090da:	b082      	sub	sp, #8
 80090dc:	af00      	add	r7, sp, #0
	//
		//
	//

	//
	int wall_ctrl_dir = GetWallCtrlDirection();	//
 80090de:	f7ff fea7 	bl	8008e30 <GetWallCtrlDirection>
 80090e2:	6078      	str	r0, [r7, #4]
	//flag

	//PIDChangeFlagStraight(N_WALL_PID);//flag
	PIDChangeFlag(R_WALL_PID, 0);
 80090e4:	2100      	movs	r1, #0
 80090e6:	2003      	movs	r0, #3
 80090e8:	f003 fa06 	bl	800c4f8 <PIDChangeFlag>
	PIDChangeFlag(D_WALL_PID, 0);
 80090ec:	2100      	movs	r1, #0
 80090ee:	2001      	movs	r0, #1
 80090f0:	f003 fa02 	bl	800c4f8 <PIDChangeFlag>
	PIDChangeFlag( A_VELO_PID, 0);
 80090f4:	2100      	movs	r1, #0
 80090f6:	2000      	movs	r0, #0
 80090f8:	f003 f9fe 	bl	800c4f8 <PIDChangeFlag>
	//

	//

	//
	if(Pos.Dir == front)		//straightwait
 80090fc:	4b7c      	ldr	r3, [pc, #496]	; (80092f0 <ControlWall+0x218>)
 80090fe:	789b      	ldrb	r3, [r3, #2]
 8009100:	2b00      	cmp	r3, #0
 8009102:	d13f      	bne.n	8009184 <ControlWall+0xac>
	{
		switch(Pos.Act)
 8009104:	4b7a      	ldr	r3, [pc, #488]	; (80092f0 <ControlWall+0x218>)
 8009106:	791b      	ldrb	r3, [r3, #4]
 8009108:	2b05      	cmp	r3, #5
 800910a:	f200 80ec 	bhi.w	80092e6 <ControlWall+0x20e>
 800910e:	a201      	add	r2, pc, #4	; (adr r2, 8009114 <ControlWall+0x3c>)
 8009110:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009114:	0800912d 	.word	0x0800912d
 8009118:	080092e7 	.word	0x080092e7
 800911c:	080092e7 	.word	0x080092e7
 8009120:	080092e7 	.word	0x080092e7
 8009124:	080092e7 	.word	0x080092e7
 8009128:	08009137 	.word	0x08009137
		{
		case accel:
			PIDChangeFlag( A_VELO_PID , 1);
 800912c:	2101      	movs	r1, #1
 800912e:	2000      	movs	r0, #0
 8009130:	f003 f9e2 	bl	800c4f8 <PIDChangeFlag>
			//
			break;
 8009134:	e0d8      	b.n	80092e8 <ControlWall+0x210>
		case decel:
			//
			break;
		case straight:
			//3/3
			if( (wall_ctrl_dir != N_WALL_PID)  && (AddVelocity == 0) )	//
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	2b06      	cmp	r3, #6
 800913a:	d01d      	beq.n	8009178 <ControlWall+0xa0>
 800913c:	4b6d      	ldr	r3, [pc, #436]	; (80092f4 <ControlWall+0x21c>)
 800913e:	edd3 7a00 	vldr	s15, [r3]
 8009142:	eef5 7a40 	vcmp.f32	s15, #0.0
 8009146:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800914a:	d115      	bne.n	8009178 <ControlWall+0xa0>
			{
				if(Pos.WallSaf == wall_safe)	//90mm(01)
 800914c:	4b68      	ldr	r3, [pc, #416]	; (80092f0 <ControlWall+0x218>)
 800914e:	795b      	ldrb	r3, [r3, #5]
 8009150:	2b00      	cmp	r3, #0
 8009152:	d108      	bne.n	8009166 <ControlWall+0x8e>
				{
					PIDChangeFlag(wall_ctrl_dir, 1);
 8009154:	2101      	movs	r1, #1
 8009156:	6878      	ldr	r0, [r7, #4]
 8009158:	f003 f9ce 	bl	800c4f8 <PIDChangeFlag>
					PIDChangeFlag( A_VELO_PID, 0);
 800915c:	2100      	movs	r1, #0
 800915e:	2000      	movs	r0, #0
 8009160:	f003 f9ca 	bl	800c4f8 <PIDChangeFlag>
				if(Pos.WallSaf == wall_safe)	//90mm(01)
 8009164:	e00d      	b.n	8009182 <ControlWall+0xaa>
				}
				else
				{
					PIDChangeFlag(wall_ctrl_dir, 0);
 8009166:	2100      	movs	r1, #0
 8009168:	6878      	ldr	r0, [r7, #4]
 800916a:	f003 f9c5 	bl	800c4f8 <PIDChangeFlag>
					PIDChangeFlag( A_VELO_PID , 1);
 800916e:	2101      	movs	r1, #1
 8009170:	2000      	movs	r0, #0
 8009172:	f003 f9c1 	bl	800c4f8 <PIDChangeFlag>
				if(Pos.WallSaf == wall_safe)	//90mm(01)
 8009176:	e004      	b.n	8009182 <ControlWall+0xaa>
				}
			}
			else
			{
				PIDChangeFlag( A_VELO_PID , 1);
 8009178:	2101      	movs	r1, #1
 800917a:	2000      	movs	r0, #0
 800917c:	f003 f9bc 	bl	800c4f8 <PIDChangeFlag>
			}
			break;
 8009180:	e0b2      	b.n	80092e8 <ControlWall+0x210>
 8009182:	e0b1      	b.n	80092e8 <ControlWall+0x210>
		//NU?
		//Actstraight


	}
	else if(Pos.Dir == left)	//
 8009184:	4b5a      	ldr	r3, [pc, #360]	; (80092f0 <ControlWall+0x218>)
 8009186:	789b      	ldrb	r3, [r3, #2]
 8009188:	2b02      	cmp	r3, #2
 800918a:	d140      	bne.n	800920e <ControlWall+0x136>
	{
		if(Pos.Act == slalom)
 800918c:	4b58      	ldr	r3, [pc, #352]	; (80092f0 <ControlWall+0x218>)
 800918e:	791b      	ldrb	r3, [r3, #4]
 8009190:	2b02      	cmp	r3, #2
 8009192:	d108      	bne.n	80091a6 <ControlWall+0xce>
		{
//			PIDChangeFlag(L_WALL_PID, 0);
//			PIDChangeFlag(R_WALL_PID, 0);
//			PIDChangeFlag(D_WALL_PID, 0);
//			PIDChangeFlag( A_VELO_PID, 0);
			TargetAngularV = 0;
 8009194:	4b58      	ldr	r3, [pc, #352]	; (80092f8 <ControlWall+0x220>)
 8009196:	f04f 0200 	mov.w	r2, #0
 800919a:	601a      	str	r2, [r3, #0]
			AngularAcceleration = 0;
 800919c:	4b57      	ldr	r3, [pc, #348]	; (80092fc <ControlWall+0x224>)
 800919e:	f04f 0200 	mov.w	r2, #0
 80091a2:	601a      	str	r2, [r3, #0]





}
 80091a4:	e0a0      	b.n	80092e8 <ControlWall+0x210>
		else if(Pos.Act == decel)	//
 80091a6:	4b52      	ldr	r3, [pc, #328]	; (80092f0 <ControlWall+0x218>)
 80091a8:	791b      	ldrb	r3, [r3, #4]
 80091aa:	2b01      	cmp	r3, #1
 80091ac:	d11d      	bne.n	80091ea <ControlWall+0x112>
			if( wall_ctrl_dir != N_WALL_PID )	//
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	2b06      	cmp	r3, #6
 80091b2:	d015      	beq.n	80091e0 <ControlWall+0x108>
				if(Pos.WallSaf == wall_safe)	//90mm(01)
 80091b4:	4b4e      	ldr	r3, [pc, #312]	; (80092f0 <ControlWall+0x218>)
 80091b6:	795b      	ldrb	r3, [r3, #5]
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d108      	bne.n	80091ce <ControlWall+0xf6>
					PIDChangeFlag(wall_ctrl_dir, 1);
 80091bc:	2101      	movs	r1, #1
 80091be:	6878      	ldr	r0, [r7, #4]
 80091c0:	f003 f99a 	bl	800c4f8 <PIDChangeFlag>
					PIDChangeFlag( A_VELO_PID, 0);
 80091c4:	2100      	movs	r1, #0
 80091c6:	2000      	movs	r0, #0
 80091c8:	f003 f996 	bl	800c4f8 <PIDChangeFlag>
}
 80091cc:	e08c      	b.n	80092e8 <ControlWall+0x210>
					PIDChangeFlag(wall_ctrl_dir, 0);
 80091ce:	2100      	movs	r1, #0
 80091d0:	6878      	ldr	r0, [r7, #4]
 80091d2:	f003 f991 	bl	800c4f8 <PIDChangeFlag>
					PIDChangeFlag( A_VELO_PID , 1);
 80091d6:	2101      	movs	r1, #1
 80091d8:	2000      	movs	r0, #0
 80091da:	f003 f98d 	bl	800c4f8 <PIDChangeFlag>
}
 80091de:	e083      	b.n	80092e8 <ControlWall+0x210>
				PIDChangeFlag( A_VELO_PID , 1);
 80091e0:	2101      	movs	r1, #1
 80091e2:	2000      	movs	r0, #0
 80091e4:	f003 f988 	bl	800c4f8 <PIDChangeFlag>
}
 80091e8:	e07e      	b.n	80092e8 <ControlWall+0x210>
		else if(Pos.Act == accel)
 80091ea:	4b41      	ldr	r3, [pc, #260]	; (80092f0 <ControlWall+0x218>)
 80091ec:	791b      	ldrb	r3, [r3, #4]
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d104      	bne.n	80091fc <ControlWall+0x124>
			PIDChangeFlag( A_VELO_PID , 1);
 80091f2:	2101      	movs	r1, #1
 80091f4:	2000      	movs	r0, #0
 80091f6:	f003 f97f 	bl	800c4f8 <PIDChangeFlag>
}
 80091fa:	e075      	b.n	80092e8 <ControlWall+0x210>
		else if(Pos.Act == rotate)
 80091fc:	4b3c      	ldr	r3, [pc, #240]	; (80092f0 <ControlWall+0x218>)
 80091fe:	791b      	ldrb	r3, [r3, #4]
 8009200:	2b03      	cmp	r3, #3
 8009202:	d171      	bne.n	80092e8 <ControlWall+0x210>
			PIDChangeFlag( A_VELO_PID , 0);
 8009204:	2100      	movs	r1, #0
 8009206:	2000      	movs	r0, #0
 8009208:	f003 f976 	bl	800c4f8 <PIDChangeFlag>
}
 800920c:	e06c      	b.n	80092e8 <ControlWall+0x210>
	else if(Pos.Dir == right)
 800920e:	4b38      	ldr	r3, [pc, #224]	; (80092f0 <ControlWall+0x218>)
 8009210:	789b      	ldrb	r3, [r3, #2]
 8009212:	2b01      	cmp	r3, #1
 8009214:	d140      	bne.n	8009298 <ControlWall+0x1c0>
		if(Pos.Act == slalom)
 8009216:	4b36      	ldr	r3, [pc, #216]	; (80092f0 <ControlWall+0x218>)
 8009218:	791b      	ldrb	r3, [r3, #4]
 800921a:	2b02      	cmp	r3, #2
 800921c:	d108      	bne.n	8009230 <ControlWall+0x158>
			TargetAngularV = 0;
 800921e:	4b36      	ldr	r3, [pc, #216]	; (80092f8 <ControlWall+0x220>)
 8009220:	f04f 0200 	mov.w	r2, #0
 8009224:	601a      	str	r2, [r3, #0]
			AngularAcceleration = 0;
 8009226:	4b35      	ldr	r3, [pc, #212]	; (80092fc <ControlWall+0x224>)
 8009228:	f04f 0200 	mov.w	r2, #0
 800922c:	601a      	str	r2, [r3, #0]
}
 800922e:	e05b      	b.n	80092e8 <ControlWall+0x210>
		else if(Pos.Act == decel)	//
 8009230:	4b2f      	ldr	r3, [pc, #188]	; (80092f0 <ControlWall+0x218>)
 8009232:	791b      	ldrb	r3, [r3, #4]
 8009234:	2b01      	cmp	r3, #1
 8009236:	d11d      	bne.n	8009274 <ControlWall+0x19c>
			if( wall_ctrl_dir != N_WALL_PID )	//
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	2b06      	cmp	r3, #6
 800923c:	d015      	beq.n	800926a <ControlWall+0x192>
				if(Pos.WallSaf == wall_safe)	//90mm(01)
 800923e:	4b2c      	ldr	r3, [pc, #176]	; (80092f0 <ControlWall+0x218>)
 8009240:	795b      	ldrb	r3, [r3, #5]
 8009242:	2b00      	cmp	r3, #0
 8009244:	d108      	bne.n	8009258 <ControlWall+0x180>
					PIDChangeFlag(wall_ctrl_dir, 1);
 8009246:	2101      	movs	r1, #1
 8009248:	6878      	ldr	r0, [r7, #4]
 800924a:	f003 f955 	bl	800c4f8 <PIDChangeFlag>
					PIDChangeFlag( A_VELO_PID, 0);
 800924e:	2100      	movs	r1, #0
 8009250:	2000      	movs	r0, #0
 8009252:	f003 f951 	bl	800c4f8 <PIDChangeFlag>
}
 8009256:	e047      	b.n	80092e8 <ControlWall+0x210>
					PIDChangeFlag(wall_ctrl_dir, 0);
 8009258:	2100      	movs	r1, #0
 800925a:	6878      	ldr	r0, [r7, #4]
 800925c:	f003 f94c 	bl	800c4f8 <PIDChangeFlag>
					PIDChangeFlag( A_VELO_PID , 1);
 8009260:	2101      	movs	r1, #1
 8009262:	2000      	movs	r0, #0
 8009264:	f003 f948 	bl	800c4f8 <PIDChangeFlag>
}
 8009268:	e03e      	b.n	80092e8 <ControlWall+0x210>
				PIDChangeFlag( A_VELO_PID , 1);
 800926a:	2101      	movs	r1, #1
 800926c:	2000      	movs	r0, #0
 800926e:	f003 f943 	bl	800c4f8 <PIDChangeFlag>
}
 8009272:	e039      	b.n	80092e8 <ControlWall+0x210>
		else if(Pos.Act == accel)
 8009274:	4b1e      	ldr	r3, [pc, #120]	; (80092f0 <ControlWall+0x218>)
 8009276:	791b      	ldrb	r3, [r3, #4]
 8009278:	2b00      	cmp	r3, #0
 800927a:	d104      	bne.n	8009286 <ControlWall+0x1ae>
			PIDChangeFlag( A_VELO_PID , 1);
 800927c:	2101      	movs	r1, #1
 800927e:	2000      	movs	r0, #0
 8009280:	f003 f93a 	bl	800c4f8 <PIDChangeFlag>
}
 8009284:	e030      	b.n	80092e8 <ControlWall+0x210>
		else if(Pos.Act == rotate)
 8009286:	4b1a      	ldr	r3, [pc, #104]	; (80092f0 <ControlWall+0x218>)
 8009288:	791b      	ldrb	r3, [r3, #4]
 800928a:	2b03      	cmp	r3, #3
 800928c:	d12c      	bne.n	80092e8 <ControlWall+0x210>
			PIDChangeFlag( A_VELO_PID , 0);
 800928e:	2100      	movs	r1, #0
 8009290:	2000      	movs	r0, #0
 8009292:	f003 f931 	bl	800c4f8 <PIDChangeFlag>
}
 8009296:	e027      	b.n	80092e8 <ControlWall+0x210>
	else if(Pos.Dir == back)
 8009298:	4b15      	ldr	r3, [pc, #84]	; (80092f0 <ControlWall+0x218>)
 800929a:	789b      	ldrb	r3, [r3, #2]
 800929c:	2b03      	cmp	r3, #3
 800929e:	d123      	bne.n	80092e8 <ControlWall+0x210>
		if(Pos.Act == decel)	//
 80092a0:	4b13      	ldr	r3, [pc, #76]	; (80092f0 <ControlWall+0x218>)
 80092a2:	791b      	ldrb	r3, [r3, #4]
 80092a4:	2b01      	cmp	r3, #1
 80092a6:	d115      	bne.n	80092d4 <ControlWall+0x1fc>
			if(Pos.WallSaf == wall_safe)	//35*0.5mm
 80092a8:	4b11      	ldr	r3, [pc, #68]	; (80092f0 <ControlWall+0x218>)
 80092aa:	795b      	ldrb	r3, [r3, #5]
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d108      	bne.n	80092c2 <ControlWall+0x1ea>
				PIDChangeFlag(wall_ctrl_dir , 1);
 80092b0:	2101      	movs	r1, #1
 80092b2:	6878      	ldr	r0, [r7, #4]
 80092b4:	f003 f920 	bl	800c4f8 <PIDChangeFlag>
				PIDChangeFlag( A_VELO_PID, 0);
 80092b8:	2100      	movs	r1, #0
 80092ba:	2000      	movs	r0, #0
 80092bc:	f003 f91c 	bl	800c4f8 <PIDChangeFlag>
}
 80092c0:	e012      	b.n	80092e8 <ControlWall+0x210>
				PIDChangeFlag(wall_ctrl_dir, 0);
 80092c2:	2100      	movs	r1, #0
 80092c4:	6878      	ldr	r0, [r7, #4]
 80092c6:	f003 f917 	bl	800c4f8 <PIDChangeFlag>
				PIDChangeFlag( A_VELO_PID , 1);
 80092ca:	2101      	movs	r1, #1
 80092cc:	2000      	movs	r0, #0
 80092ce:	f003 f913 	bl	800c4f8 <PIDChangeFlag>
}
 80092d2:	e009      	b.n	80092e8 <ControlWall+0x210>
		else if(Pos.Act == accel)
 80092d4:	4b06      	ldr	r3, [pc, #24]	; (80092f0 <ControlWall+0x218>)
 80092d6:	791b      	ldrb	r3, [r3, #4]
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d105      	bne.n	80092e8 <ControlWall+0x210>
			PIDChangeFlag( A_VELO_PID , 1);
 80092dc:	2101      	movs	r1, #1
 80092de:	2000      	movs	r0, #0
 80092e0:	f003 f90a 	bl	800c4f8 <PIDChangeFlag>
}
 80092e4:	e000      	b.n	80092e8 <ControlWall+0x210>
			break;
 80092e6:	bf00      	nop
}
 80092e8:	bf00      	nop
 80092ea:	3708      	adds	r7, #8
 80092ec:	46bd      	mov	sp, r7
 80092ee:	bd80      	pop	{r7, pc}
 80092f0:	20000000 	.word	0x20000000
 80092f4:	200003f8 	.word	0x200003f8
 80092f8:	20000400 	.word	0x20000400
 80092fc:	20000428 	.word	0x20000428

08009300 <WaitStopAndReset>:
//	KeepCounter[LEFT] = INITIAL_PULSE;
//	KeepCounter[RIGHT] = INITIAL_PULSE;
//}

void WaitStopAndReset()
{
 8009300:	b580      	push	{r7, lr}
 8009302:	af00      	add	r7, sp, #0
	Pos.Act = Wait;
 8009304:	4b17      	ldr	r3, [pc, #92]	; (8009364 <WaitStopAndReset+0x64>)
 8009306:	2204      	movs	r2, #4
 8009308:	711a      	strb	r2, [r3, #4]
	ControlWall();//
 800930a:	f7ff fee5 	bl	80090d8 <ControlWall>
	do
	{

		//
		TargetVelocityBody = 0;
 800930e:	4b16      	ldr	r3, [pc, #88]	; (8009368 <WaitStopAndReset+0x68>)
 8009310:	f04f 0200 	mov.w	r2, #0
 8009314:	601a      	str	r2, [r3, #0]
		Acceleration = 0;
 8009316:	4b15      	ldr	r3, [pc, #84]	; (800936c <WaitStopAndReset+0x6c>)
 8009318:	f04f 0200 	mov.w	r2, #0
 800931c:	601a      	str	r2, [r3, #0]
		//PIDChangeFlag( D_, 0);
		TargetAngularV = 0;
 800931e:	4b14      	ldr	r3, [pc, #80]	; (8009370 <WaitStopAndReset+0x70>)
 8009320:	f04f 0200 	mov.w	r2, #0
 8009324:	601a      	str	r2, [r3, #0]
		AngularAcceleration = 0;
 8009326:	4b13      	ldr	r3, [pc, #76]	; (8009374 <WaitStopAndReset+0x74>)
 8009328:	f04f 0200 	mov.w	r2, #0
 800932c:	601a      	str	r2, [r3, #0]
		//AngularV = 0;
		if(CurrentVelocity[LEFT] > 500)
 800932e:	4b12      	ldr	r3, [pc, #72]	; (8009378 <WaitStopAndReset+0x78>)
 8009330:	edd3 7a00 	vldr	s15, [r3]
 8009334:	ed9f 7a11 	vldr	s14, [pc, #68]	; 800937c <WaitStopAndReset+0x7c>
 8009338:	eef4 7ac7 	vcmpe.f32	s15, s14
 800933c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009340:	dd02      	ble.n	8009348 <WaitStopAndReset+0x48>
			printf("\r\n");
 8009342:	480f      	ldr	r0, [pc, #60]	; (8009380 <WaitStopAndReset+0x80>)
 8009344:	f00b fc06 	bl	8014b54 <puts>

	}while(CurrentVelocity[BODY] != 0);
 8009348:	4b0b      	ldr	r3, [pc, #44]	; (8009378 <WaitStopAndReset+0x78>)
 800934a:	edd3 7a02 	vldr	s15, [r3, #8]
 800934e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8009352:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009356:	d1da      	bne.n	800930e <WaitStopAndReset+0xe>
	HAL_Delay(200);
 8009358:	20c8      	movs	r0, #200	; 0xc8
 800935a:	f005 f9e7 	bl	800e72c <HAL_Delay>
}
 800935e:	bf00      	nop
 8009360:	bd80      	pop	{r7, pc}
 8009362:	bf00      	nop
 8009364:	20000000 	.word	0x20000000
 8009368:	200004a0 	.word	0x200004a0
 800936c:	2000042c 	.word	0x2000042c
 8009370:	20000400 	.word	0x20000400
 8009374:	20000428 	.word	0x20000428
 8009378:	20000440 	.word	0x20000440
 800937c:	43fa0000 	.word	0x43fa0000
 8009380:	08018e28 	.word	0x08018e28
 8009384:	00000000 	.word	0x00000000

08009388 <RotateAccel>:
void RotateAccel(float deg, float rotate_ang_v)
{
 8009388:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800938c:	b095      	sub	sp, #84	; 0x54
 800938e:	af0c      	add	r7, sp, #48	; 0x30
 8009390:	ed87 0a03 	vstr	s0, [r7, #12]
 8009394:	edc7 0a02 	vstr	s1, [r7, #8]
	TargetAngularV = 0;
 8009398:	4b91      	ldr	r3, [pc, #580]	; (80095e0 <RotateAccel+0x258>)
 800939a:	f04f 0200 	mov.w	r2, #0
 800939e:	601a      	str	r2, [r3, #0]
	float additional_ang_v=0;
 80093a0:	f04f 0300 	mov.w	r3, #0
 80093a4:	61fb      	str	r3, [r7, #28]
	additional_ang_v = rotate_ang_v;//rotate_ang_v - AngularV;
 80093a6:	68bb      	ldr	r3, [r7, #8]
 80093a8:	61fb      	str	r3, [r7, #28]
//
//	int keep_pulse[2] = {
//			TotalPulseLeft,
//			TotalPulseRight
//	};
	float move_angle = deg * M_PI/ 180;
 80093aa:	68f8      	ldr	r0, [r7, #12]
 80093ac:	f7ff f804 	bl	80083b8 <__aeabi_f2d>
 80093b0:	a385      	add	r3, pc, #532	; (adr r3, 80095c8 <RotateAccel+0x240>)
 80093b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093b6:	f7ff f857 	bl	8008468 <__aeabi_dmul>
 80093ba:	4603      	mov	r3, r0
 80093bc:	460c      	mov	r4, r1
 80093be:	4618      	mov	r0, r3
 80093c0:	4621      	mov	r1, r4
 80093c2:	f04f 0200 	mov.w	r2, #0
 80093c6:	4b87      	ldr	r3, [pc, #540]	; (80095e4 <RotateAccel+0x25c>)
 80093c8:	f7ff f978 	bl	80086bc <__aeabi_ddiv>
 80093cc:	4603      	mov	r3, r0
 80093ce:	460c      	mov	r4, r1
 80093d0:	4618      	mov	r0, r3
 80093d2:	4621      	mov	r1, r4
 80093d4:	f7ff fb40 	bl	8008a58 <__aeabi_d2f>
 80093d8:	4603      	mov	r3, r0
 80093da:	61bb      	str	r3, [r7, #24]
	//printf("%f, %f, %f\r\n",CurrentVelocity[LEFT],CurrentVelocity[RIGHT], Acceleration);
	//45mm90mm15000
	//90mm060000
	float debug[2] = {0};
 80093dc:	f107 0310 	add.w	r3, r7, #16
 80093e0:	2200      	movs	r2, #0
 80093e2:	601a      	str	r2, [r3, #0]
 80093e4:	605a      	str	r2, [r3, #4]
	debug[0] = Angle;
 80093e6:	4b80      	ldr	r3, [pc, #512]	; (80095e8 <RotateAccel+0x260>)
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	613b      	str	r3, [r7, #16]
	if( rotate_ang_v > 0)	//
 80093ec:	edd7 7a02 	vldr	s15, [r7, #8]
 80093f0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80093f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80093f8:	f340 808f 	ble.w	800951a <RotateAccel+0x192>
	{
		move_angle = move_angle + Angle;//Angle
 80093fc:	4b7a      	ldr	r3, [pc, #488]	; (80095e8 <RotateAccel+0x260>)
 80093fe:	edd3 7a00 	vldr	s15, [r3]
 8009402:	ed97 7a06 	vldr	s14, [r7, #24]
 8009406:	ee77 7a27 	vadd.f32	s15, s14, s15
 800940a:	edc7 7a06 	vstr	s15, [r7, #24]
		debug[1] = move_angle;
 800940e:	69bb      	ldr	r3, [r7, #24]
 8009410:	617b      	str	r3, [r7, #20]
		//while
		while( (move_angle > Angle) /*&& (( ( keep_pulse[LEFT]+move_pulse ) > ( TotalPulseLeft ) ) && ( ( keep_pulse[RIGHT]-move_pulse ) < ( TotalPulseRight ) ) )*/)
 8009412:	e076      	b.n	8009502 <RotateAccel+0x17a>
		{
			AngularAcceleration = 64*T1*additional_ang_v*additional_ang_v / (2*deg);
 8009414:	69f8      	ldr	r0, [r7, #28]
 8009416:	f7fe ffcf 	bl	80083b8 <__aeabi_f2d>
 800941a:	a36d      	add	r3, pc, #436	; (adr r3, 80095d0 <RotateAccel+0x248>)
 800941c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009420:	f7ff f822 	bl	8008468 <__aeabi_dmul>
 8009424:	4603      	mov	r3, r0
 8009426:	460c      	mov	r4, r1
 8009428:	4625      	mov	r5, r4
 800942a:	461c      	mov	r4, r3
 800942c:	69f8      	ldr	r0, [r7, #28]
 800942e:	f7fe ffc3 	bl	80083b8 <__aeabi_f2d>
 8009432:	4602      	mov	r2, r0
 8009434:	460b      	mov	r3, r1
 8009436:	4620      	mov	r0, r4
 8009438:	4629      	mov	r1, r5
 800943a:	f7ff f815 	bl	8008468 <__aeabi_dmul>
 800943e:	4603      	mov	r3, r0
 8009440:	460c      	mov	r4, r1
 8009442:	4625      	mov	r5, r4
 8009444:	461c      	mov	r4, r3
 8009446:	edd7 7a03 	vldr	s15, [r7, #12]
 800944a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800944e:	ee17 0a90 	vmov	r0, s15
 8009452:	f7fe ffb1 	bl	80083b8 <__aeabi_f2d>
 8009456:	4602      	mov	r2, r0
 8009458:	460b      	mov	r3, r1
 800945a:	4620      	mov	r0, r4
 800945c:	4629      	mov	r1, r5
 800945e:	f7ff f92d 	bl	80086bc <__aeabi_ddiv>
 8009462:	4603      	mov	r3, r0
 8009464:	460c      	mov	r4, r1
 8009466:	4618      	mov	r0, r3
 8009468:	4621      	mov	r1, r4
 800946a:	f7ff faf5 	bl	8008a58 <__aeabi_d2f>
 800946e:	4602      	mov	r2, r0
 8009470:	4b5e      	ldr	r3, [pc, #376]	; (80095ec <RotateAccel+0x264>)
 8009472:	601a      	str	r2, [r3, #0]
			//printf(": %f, %f, %f, %f\r\n", start_angle, move_angle, Angle, AngularV);

			if( AngularV == -0)	//
 8009474:	4b5e      	ldr	r3, [pc, #376]	; (80095f0 <RotateAccel+0x268>)
 8009476:	edd3 7a00 	vldr	s15, [r3]
 800947a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800947e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009482:	d13e      	bne.n	8009502 <RotateAccel+0x17a>
			{
				//
				Motor_PWM_Stop();
 8009484:	f005 f83a 	bl	800e4fc <Motor_PWM_Stop>
				while(1)
				{
					Signal(7);
 8009488:	2007      	movs	r0, #7
 800948a:	f003 f9b5 	bl	800c7f8 <Signal>
					printf(": photo : %f, %f, debug : %f, %f, AngV:%f, zg:%d, timer1:%d, timer8:%d\r\n",Photo[FL],Photo[FR], debug[0], debug[1], AngularV, zg,timer1,timer8);
 800948e:	4b59      	ldr	r3, [pc, #356]	; (80095f4 <RotateAccel+0x26c>)
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	4618      	mov	r0, r3
 8009494:	f7fe ff90 	bl	80083b8 <__aeabi_f2d>
 8009498:	e9c7 0100 	strd	r0, r1, [r7]
 800949c:	4b55      	ldr	r3, [pc, #340]	; (80095f4 <RotateAccel+0x26c>)
 800949e:	68db      	ldr	r3, [r3, #12]
 80094a0:	4618      	mov	r0, r3
 80094a2:	f7fe ff89 	bl	80083b8 <__aeabi_f2d>
 80094a6:	4604      	mov	r4, r0
 80094a8:	460d      	mov	r5, r1
 80094aa:	693b      	ldr	r3, [r7, #16]
 80094ac:	4618      	mov	r0, r3
 80094ae:	f7fe ff83 	bl	80083b8 <__aeabi_f2d>
 80094b2:	4680      	mov	r8, r0
 80094b4:	4689      	mov	r9, r1
 80094b6:	697b      	ldr	r3, [r7, #20]
 80094b8:	4618      	mov	r0, r3
 80094ba:	f7fe ff7d 	bl	80083b8 <__aeabi_f2d>
 80094be:	4682      	mov	sl, r0
 80094c0:	468b      	mov	fp, r1
 80094c2:	4b4b      	ldr	r3, [pc, #300]	; (80095f0 <RotateAccel+0x268>)
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	4618      	mov	r0, r3
 80094c8:	f7fe ff76 	bl	80083b8 <__aeabi_f2d>
 80094cc:	4602      	mov	r2, r0
 80094ce:	460b      	mov	r3, r1
 80094d0:	4949      	ldr	r1, [pc, #292]	; (80095f8 <RotateAccel+0x270>)
 80094d2:	8809      	ldrh	r1, [r1, #0]
 80094d4:	b209      	sxth	r1, r1
 80094d6:	460e      	mov	r6, r1
 80094d8:	4948      	ldr	r1, [pc, #288]	; (80095fc <RotateAccel+0x274>)
 80094da:	6809      	ldr	r1, [r1, #0]
 80094dc:	4848      	ldr	r0, [pc, #288]	; (8009600 <RotateAccel+0x278>)
 80094de:	6800      	ldr	r0, [r0, #0]
 80094e0:	900a      	str	r0, [sp, #40]	; 0x28
 80094e2:	9109      	str	r1, [sp, #36]	; 0x24
 80094e4:	9608      	str	r6, [sp, #32]
 80094e6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80094ea:	e9cd ab04 	strd	sl, fp, [sp, #16]
 80094ee:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80094f2:	e9cd 4500 	strd	r4, r5, [sp]
 80094f6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80094fa:	4842      	ldr	r0, [pc, #264]	; (8009604 <RotateAccel+0x27c>)
 80094fc:	f00b fab6 	bl	8014a6c <iprintf>
					Signal(7);
 8009500:	e7c2      	b.n	8009488 <RotateAccel+0x100>
		while( (move_angle > Angle) /*&& (( ( keep_pulse[LEFT]+move_pulse ) > ( TotalPulseLeft ) ) && ( ( keep_pulse[RIGHT]-move_pulse ) < ( TotalPulseRight ) ) )*/)
 8009502:	4b39      	ldr	r3, [pc, #228]	; (80095e8 <RotateAccel+0x260>)
 8009504:	edd3 7a00 	vldr	s15, [r3]
 8009508:	ed97 7a06 	vldr	s14, [r7, #24]
 800950c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009510:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009514:	f73f af7e 	bgt.w	8009414 <RotateAccel+0x8c>
 8009518:	e04a      	b.n	80095b0 <RotateAccel+0x228>

			}
		}

	}
	else if( rotate_ang_v < 0)
 800951a:	edd7 7a02 	vldr	s15, [r7, #8]
 800951e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009522:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009526:	d543      	bpl.n	80095b0 <RotateAccel+0x228>
	{
		move_angle = -move_angle + Angle;
 8009528:	4b2f      	ldr	r3, [pc, #188]	; (80095e8 <RotateAccel+0x260>)
 800952a:	ed93 7a00 	vldr	s14, [r3]
 800952e:	edd7 7a06 	vldr	s15, [r7, #24]
 8009532:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009536:	edc7 7a06 	vstr	s15, [r7, #24]
		//printf(" \r\n");
		while( (move_angle < Angle)/* && ( ( ( keep_pulse[LEFT]-move_pulse ) < ( TotalPulseLeft ) ) && ( ( keep_pulse[RIGHT]+move_pulse ) > ( TotalPulseRight ) ) ) */)
 800953a:	e02f      	b.n	800959c <RotateAccel+0x214>
		{

			AngularAcceleration = -1*64*T1*additional_ang_v*additional_ang_v / (2*deg);
 800953c:	69f8      	ldr	r0, [r7, #28]
 800953e:	f7fe ff3b 	bl	80083b8 <__aeabi_f2d>
 8009542:	a325      	add	r3, pc, #148	; (adr r3, 80095d8 <RotateAccel+0x250>)
 8009544:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009548:	f7fe ff8e 	bl	8008468 <__aeabi_dmul>
 800954c:	4603      	mov	r3, r0
 800954e:	460c      	mov	r4, r1
 8009550:	4625      	mov	r5, r4
 8009552:	461c      	mov	r4, r3
 8009554:	69f8      	ldr	r0, [r7, #28]
 8009556:	f7fe ff2f 	bl	80083b8 <__aeabi_f2d>
 800955a:	4602      	mov	r2, r0
 800955c:	460b      	mov	r3, r1
 800955e:	4620      	mov	r0, r4
 8009560:	4629      	mov	r1, r5
 8009562:	f7fe ff81 	bl	8008468 <__aeabi_dmul>
 8009566:	4603      	mov	r3, r0
 8009568:	460c      	mov	r4, r1
 800956a:	4625      	mov	r5, r4
 800956c:	461c      	mov	r4, r3
 800956e:	edd7 7a03 	vldr	s15, [r7, #12]
 8009572:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8009576:	ee17 0a90 	vmov	r0, s15
 800957a:	f7fe ff1d 	bl	80083b8 <__aeabi_f2d>
 800957e:	4602      	mov	r2, r0
 8009580:	460b      	mov	r3, r1
 8009582:	4620      	mov	r0, r4
 8009584:	4629      	mov	r1, r5
 8009586:	f7ff f899 	bl	80086bc <__aeabi_ddiv>
 800958a:	4603      	mov	r3, r0
 800958c:	460c      	mov	r4, r1
 800958e:	4618      	mov	r0, r3
 8009590:	4621      	mov	r1, r4
 8009592:	f7ff fa61 	bl	8008a58 <__aeabi_d2f>
 8009596:	4602      	mov	r2, r0
 8009598:	4b14      	ldr	r3, [pc, #80]	; (80095ec <RotateAccel+0x264>)
 800959a:	601a      	str	r2, [r3, #0]
		while( (move_angle < Angle)/* && ( ( ( keep_pulse[LEFT]-move_pulse ) < ( TotalPulseLeft ) ) && ( ( keep_pulse[RIGHT]+move_pulse ) > ( TotalPulseRight ) ) ) */)
 800959c:	4b12      	ldr	r3, [pc, #72]	; (80095e8 <RotateAccel+0x260>)
 800959e:	edd3 7a00 	vldr	s15, [r3]
 80095a2:	ed97 7a06 	vldr	s14, [r7, #24]
 80095a6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80095aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80095ae:	d4c5      	bmi.n	800953c <RotateAccel+0x1b4>

		}

	}
	AngularAcceleration = 0;
 80095b0:	4b0e      	ldr	r3, [pc, #56]	; (80095ec <RotateAccel+0x264>)
 80095b2:	f04f 0200 	mov.w	r2, #0
 80095b6:	601a      	str	r2, [r3, #0]
	//TargetAngularV = 0;
}
 80095b8:	bf00      	nop
 80095ba:	3724      	adds	r7, #36	; 0x24
 80095bc:	46bd      	mov	sp, r7
 80095be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095c2:	bf00      	nop
 80095c4:	f3af 8000 	nop.w
 80095c8:	54442d18 	.word	0x54442d18
 80095cc:	400921fb 	.word	0x400921fb
 80095d0:	d2f1a9fc 	.word	0xd2f1a9fc
 80095d4:	3fb0624d 	.word	0x3fb0624d
 80095d8:	d2f1a9fc 	.word	0xd2f1a9fc
 80095dc:	bfb0624d 	.word	0xbfb0624d
 80095e0:	20000400 	.word	0x20000400
 80095e4:	40668000 	.word	0x40668000
 80095e8:	20000258 	.word	0x20000258
 80095ec:	20000428 	.word	0x20000428
 80095f0:	20000254 	.word	0x20000254
 80095f4:	20000458 	.word	0x20000458
 80095f8:	20000a20 	.word	0x20000a20
 80095fc:	200003e4 	.word	0x200003e4
 8009600:	200003e0 	.word	0x200003e0
 8009604:	08018e3c 	.word	0x08018e3c

08009608 <RotateConst>:
void RotateConst(float deg, float rotate_ang_v)
{
 8009608:	b590      	push	{r4, r7, lr}
 800960a:	b085      	sub	sp, #20
 800960c:	af00      	add	r7, sp, #0
 800960e:	ed87 0a01 	vstr	s0, [r7, #4]
 8009612:	edc7 0a00 	vstr	s1, [r7]
//
//	int keep_pulse[2] = {
//			TotalPulseLeft,
//			TotalPulseRight
//	};
	float move_angle = deg * M_PI/ 180;
 8009616:	6878      	ldr	r0, [r7, #4]
 8009618:	f7fe fece 	bl	80083b8 <__aeabi_f2d>
 800961c:	a33e      	add	r3, pc, #248	; (adr r3, 8009718 <RotateConst+0x110>)
 800961e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009622:	f7fe ff21 	bl	8008468 <__aeabi_dmul>
 8009626:	4603      	mov	r3, r0
 8009628:	460c      	mov	r4, r1
 800962a:	4618      	mov	r0, r3
 800962c:	4621      	mov	r1, r4
 800962e:	f04f 0200 	mov.w	r2, #0
 8009632:	4b33      	ldr	r3, [pc, #204]	; (8009700 <RotateConst+0xf8>)
 8009634:	f7ff f842 	bl	80086bc <__aeabi_ddiv>
 8009638:	4603      	mov	r3, r0
 800963a:	460c      	mov	r4, r1
 800963c:	4618      	mov	r0, r3
 800963e:	4621      	mov	r1, r4
 8009640:	f7ff fa0a 	bl	8008a58 <__aeabi_d2f>
 8009644:	4603      	mov	r3, r0
 8009646:	60fb      	str	r3, [r7, #12]
	//printf("%f, %f, %f\r\n",CurrentVelocity[LEFT],CurrentVelocity[RIGHT], Acceleration);
	//45mm90mm15000
	//90mm060000
	if (rotate_ang_v > 0)
 8009648:	edd7 7a00 	vldr	s15, [r7]
 800964c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009650:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009654:	dd2d      	ble.n	80096b2 <RotateConst+0xaa>
	{
		move_angle += Angle;
 8009656:	4b2b      	ldr	r3, [pc, #172]	; (8009704 <RotateConst+0xfc>)
 8009658:	edd3 7a00 	vldr	s15, [r3]
 800965c:	ed97 7a03 	vldr	s14, [r7, #12]
 8009660:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009664:	edc7 7a03 	vstr	s15, [r7, #12]
		while( (move_angle > Angle))// &&  (( ( keep_pulse[LEFT]+move_pulse ) > ( TotalPulseLeft ) ) && ( ( keep_pulse[RIGHT]-move_pulse ) < ( TotalPulseRight ) )) )
 8009668:	e018      	b.n	800969c <RotateConst+0x94>
		{
			//TargetAngularV = rotate_ang_v;
			AngularAcceleration = 0;
 800966a:	4b27      	ldr	r3, [pc, #156]	; (8009708 <RotateConst+0x100>)
 800966c:	f04f 0200 	mov.w	r2, #0
 8009670:	601a      	str	r2, [r3, #0]
			if(CurrentVelocity[LEFT] > 500)
 8009672:	4b26      	ldr	r3, [pc, #152]	; (800970c <RotateConst+0x104>)
 8009674:	edd3 7a00 	vldr	s15, [r3]
 8009678:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8009710 <RotateConst+0x108>
 800967c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009680:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009684:	dc00      	bgt.n	8009688 <RotateConst+0x80>
 8009686:	e009      	b.n	800969c <RotateConst+0x94>
				printf(": %f\r\n", move_angle);
 8009688:	68f8      	ldr	r0, [r7, #12]
 800968a:	f7fe fe95 	bl	80083b8 <__aeabi_f2d>
 800968e:	4603      	mov	r3, r0
 8009690:	460c      	mov	r4, r1
 8009692:	461a      	mov	r2, r3
 8009694:	4623      	mov	r3, r4
 8009696:	481f      	ldr	r0, [pc, #124]	; (8009714 <RotateConst+0x10c>)
 8009698:	f00b f9e8 	bl	8014a6c <iprintf>
		while( (move_angle > Angle))// &&  (( ( keep_pulse[LEFT]+move_pulse ) > ( TotalPulseLeft ) ) && ( ( keep_pulse[RIGHT]-move_pulse ) < ( TotalPulseRight ) )) )
 800969c:	4b19      	ldr	r3, [pc, #100]	; (8009704 <RotateConst+0xfc>)
 800969e:	edd3 7a00 	vldr	s15, [r3]
 80096a2:	ed97 7a03 	vldr	s14, [r7, #12]
 80096a6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80096aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80096ae:	dcdc      	bgt.n	800966a <RotateConst+0x62>
 80096b0:	e01e      	b.n	80096f0 <RotateConst+0xe8>

		}

	}
	else if (rotate_ang_v < 0)
 80096b2:	edd7 7a00 	vldr	s15, [r7]
 80096b6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80096ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80096be:	d517      	bpl.n	80096f0 <RotateConst+0xe8>
	{
		move_angle = -move_angle + Angle;
 80096c0:	4b10      	ldr	r3, [pc, #64]	; (8009704 <RotateConst+0xfc>)
 80096c2:	ed93 7a00 	vldr	s14, [r3]
 80096c6:	edd7 7a03 	vldr	s15, [r7, #12]
 80096ca:	ee77 7a67 	vsub.f32	s15, s14, s15
 80096ce:	edc7 7a03 	vstr	s15, [r7, #12]
		//printf(" \r\n");
		while( (move_angle < Angle))// &&  (( ( keep_pulse[LEFT]-move_pulse ) < ( TotalPulseLeft ) ) && ( ( keep_pulse[RIGHT]+move_pulse ) > ( TotalPulseRight ) )) )
 80096d2:	e003      	b.n	80096dc <RotateConst+0xd4>
		{
			//TargetAngularV = rotate_ang_v;

			AngularAcceleration = 0;
 80096d4:	4b0c      	ldr	r3, [pc, #48]	; (8009708 <RotateConst+0x100>)
 80096d6:	f04f 0200 	mov.w	r2, #0
 80096da:	601a      	str	r2, [r3, #0]
		while( (move_angle < Angle))// &&  (( ( keep_pulse[LEFT]-move_pulse ) < ( TotalPulseLeft ) ) && ( ( keep_pulse[RIGHT]+move_pulse ) > ( TotalPulseRight ) )) )
 80096dc:	4b09      	ldr	r3, [pc, #36]	; (8009704 <RotateConst+0xfc>)
 80096de:	edd3 7a00 	vldr	s15, [r3]
 80096e2:	ed97 7a03 	vldr	s14, [r7, #12]
 80096e6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80096ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80096ee:	d4f1      	bmi.n	80096d4 <RotateConst+0xcc>
		}

	}
	AngularAcceleration = 0;
 80096f0:	4b05      	ldr	r3, [pc, #20]	; (8009708 <RotateConst+0x100>)
 80096f2:	f04f 0200 	mov.w	r2, #0
 80096f6:	601a      	str	r2, [r3, #0]
	//TargetAngularV = 0;
}
 80096f8:	bf00      	nop
 80096fa:	3714      	adds	r7, #20
 80096fc:	46bd      	mov	sp, r7
 80096fe:	bd90      	pop	{r4, r7, pc}
 8009700:	40668000 	.word	0x40668000
 8009704:	20000258 	.word	0x20000258
 8009708:	20000428 	.word	0x20000428
 800970c:	20000440 	.word	0x20000440
 8009710:	43fa0000 	.word	0x43fa0000
 8009714:	08018e94 	.word	0x08018e94
 8009718:	54442d18 	.word	0x54442d18
 800971c:	400921fb 	.word	0x400921fb

08009720 <RotateDecel>:
void RotateDecel(float deg, float rotate_ang_v)
{
 8009720:	b5b0      	push	{r4, r5, r7, lr}
 8009722:	b084      	sub	sp, #16
 8009724:	af00      	add	r7, sp, #0
 8009726:	ed87 0a01 	vstr	s0, [r7, #4]
 800972a:	edc7 0a00 	vstr	s1, [r7]
	float additional_ang_v=0;
 800972e:	f04f 0300 	mov.w	r3, #0
 8009732:	60fb      	str	r3, [r7, #12]
	additional_ang_v = rotate_ang_v;// - AngularV;
 8009734:	683b      	ldr	r3, [r7, #0]
 8009736:	60fb      	str	r3, [r7, #12]
//	int move_pulse = (int)( (deg/360) * ROTATE_PULSE);
//	int keep_pulse[2] = {
//			TotalPulseLeft,
//			TotalPulseRight
//	};
	float move_angle = deg * M_PI / 180;
 8009738:	6878      	ldr	r0, [r7, #4]
 800973a:	f7fe fe3d 	bl	80083b8 <__aeabi_f2d>
 800973e:	a386      	add	r3, pc, #536	; (adr r3, 8009958 <RotateDecel+0x238>)
 8009740:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009744:	f7fe fe90 	bl	8008468 <__aeabi_dmul>
 8009748:	4603      	mov	r3, r0
 800974a:	460c      	mov	r4, r1
 800974c:	4618      	mov	r0, r3
 800974e:	4621      	mov	r1, r4
 8009750:	f04f 0200 	mov.w	r2, #0
 8009754:	4b76      	ldr	r3, [pc, #472]	; (8009930 <RotateDecel+0x210>)
 8009756:	f7fe ffb1 	bl	80086bc <__aeabi_ddiv>
 800975a:	4603      	mov	r3, r0
 800975c:	460c      	mov	r4, r1
 800975e:	4618      	mov	r0, r3
 8009760:	4621      	mov	r1, r4
 8009762:	f7ff f979 	bl	8008a58 <__aeabi_d2f>
 8009766:	4603      	mov	r3, r0
 8009768:	60bb      	str	r3, [r7, #8]
	//printf("%f, %f, %f\r\n",CurrentVelocity[LEFT],CurrentVelocity[RIGHT], Acceleration);
	//45mm90mm15000
	//90mm060000
	if( rotate_ang_v > 0)
 800976a:	edd7 7a00 	vldr	s15, [r7]
 800976e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009772:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009776:	dd69      	ble.n	800984c <RotateDecel+0x12c>
	{
		move_angle += Angle;
 8009778:	4b6e      	ldr	r3, [pc, #440]	; (8009934 <RotateDecel+0x214>)
 800977a:	edd3 7a00 	vldr	s15, [r3]
 800977e:	ed97 7a02 	vldr	s14, [r7, #8]
 8009782:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009786:	edc7 7a02 	vstr	s15, [r7, #8]

		while( (move_angle > Angle))// &&  (( ( keep_pulse[LEFT]+move_pulse ) > ( TotalPulseLeft ) ) && ( ( keep_pulse[RIGHT]-move_pulse ) < ( TotalPulseRight ) )) )
 800978a:	e054      	b.n	8009836 <RotateDecel+0x116>
		{
			AngularAcceleration = -1*64*(T1*additional_ang_v*additional_ang_v / (2*deg));
 800978c:	68f8      	ldr	r0, [r7, #12]
 800978e:	f7fe fe13 	bl	80083b8 <__aeabi_f2d>
 8009792:	a365      	add	r3, pc, #404	; (adr r3, 8009928 <RotateDecel+0x208>)
 8009794:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009798:	f7fe fe66 	bl	8008468 <__aeabi_dmul>
 800979c:	4603      	mov	r3, r0
 800979e:	460c      	mov	r4, r1
 80097a0:	4625      	mov	r5, r4
 80097a2:	461c      	mov	r4, r3
 80097a4:	68f8      	ldr	r0, [r7, #12]
 80097a6:	f7fe fe07 	bl	80083b8 <__aeabi_f2d>
 80097aa:	4602      	mov	r2, r0
 80097ac:	460b      	mov	r3, r1
 80097ae:	4620      	mov	r0, r4
 80097b0:	4629      	mov	r1, r5
 80097b2:	f7fe fe59 	bl	8008468 <__aeabi_dmul>
 80097b6:	4603      	mov	r3, r0
 80097b8:	460c      	mov	r4, r1
 80097ba:	4625      	mov	r5, r4
 80097bc:	461c      	mov	r4, r3
 80097be:	edd7 7a01 	vldr	s15, [r7, #4]
 80097c2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80097c6:	ee17 0a90 	vmov	r0, s15
 80097ca:	f7fe fdf5 	bl	80083b8 <__aeabi_f2d>
 80097ce:	4602      	mov	r2, r0
 80097d0:	460b      	mov	r3, r1
 80097d2:	4620      	mov	r0, r4
 80097d4:	4629      	mov	r1, r5
 80097d6:	f7fe ff71 	bl	80086bc <__aeabi_ddiv>
 80097da:	4603      	mov	r3, r0
 80097dc:	460c      	mov	r4, r1
 80097de:	4618      	mov	r0, r3
 80097e0:	4621      	mov	r1, r4
 80097e2:	f04f 0200 	mov.w	r2, #0
 80097e6:	4b54      	ldr	r3, [pc, #336]	; (8009938 <RotateDecel+0x218>)
 80097e8:	f7fe fe3e 	bl	8008468 <__aeabi_dmul>
 80097ec:	4603      	mov	r3, r0
 80097ee:	460c      	mov	r4, r1
 80097f0:	4618      	mov	r0, r3
 80097f2:	4621      	mov	r1, r4
 80097f4:	f7ff f930 	bl	8008a58 <__aeabi_d2f>
 80097f8:	4602      	mov	r2, r0
 80097fa:	4b50      	ldr	r3, [pc, #320]	; (800993c <RotateDecel+0x21c>)
 80097fc:	601a      	str	r2, [r3, #0]
			if(CurrentVelocity[LEFT] > 500)
 80097fe:	4b50      	ldr	r3, [pc, #320]	; (8009940 <RotateDecel+0x220>)
 8009800:	edd3 7a00 	vldr	s15, [r3]
 8009804:	ed9f 7a4f 	vldr	s14, [pc, #316]	; 8009944 <RotateDecel+0x224>
 8009808:	eef4 7ac7 	vcmpe.f32	s15, s14
 800980c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009810:	dd09      	ble.n	8009826 <RotateDecel+0x106>
				printf(": %f\r\n", move_angle);
 8009812:	68b8      	ldr	r0, [r7, #8]
 8009814:	f7fe fdd0 	bl	80083b8 <__aeabi_f2d>
 8009818:	4603      	mov	r3, r0
 800981a:	460c      	mov	r4, r1
 800981c:	461a      	mov	r2, r3
 800981e:	4623      	mov	r3, r4
 8009820:	4849      	ldr	r0, [pc, #292]	; (8009948 <RotateDecel+0x228>)
 8009822:	f00b f923 	bl	8014a6c <iprintf>

			if( AngularV <= 0)
 8009826:	4b49      	ldr	r3, [pc, #292]	; (800994c <RotateDecel+0x22c>)
 8009828:	edd3 7a00 	vldr	s15, [r3]
 800982c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009830:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009834:	d967      	bls.n	8009906 <RotateDecel+0x1e6>
		while( (move_angle > Angle))// &&  (( ( keep_pulse[LEFT]+move_pulse ) > ( TotalPulseLeft ) ) && ( ( keep_pulse[RIGHT]-move_pulse ) < ( TotalPulseRight ) )) )
 8009836:	4b3f      	ldr	r3, [pc, #252]	; (8009934 <RotateDecel+0x214>)
 8009838:	edd3 7a00 	vldr	s15, [r3]
 800983c:	ed97 7a02 	vldr	s14, [r7, #8]
 8009840:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009844:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009848:	dca0      	bgt.n	800978c <RotateDecel+0x6c>
 800984a:	e05f      	b.n	800990c <RotateDecel+0x1ec>
				break;
		}

	}
	else if( rotate_ang_v < 0)
 800984c:	edd7 7a00 	vldr	s15, [r7]
 8009850:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009854:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009858:	d558      	bpl.n	800990c <RotateDecel+0x1ec>
	{
		move_angle = -move_angle + Angle;
 800985a:	4b36      	ldr	r3, [pc, #216]	; (8009934 <RotateDecel+0x214>)
 800985c:	ed93 7a00 	vldr	s14, [r3]
 8009860:	edd7 7a02 	vldr	s15, [r7, #8]
 8009864:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009868:	edc7 7a02 	vstr	s15, [r7, #8]
		//printf(" \r\n");
		while( (move_angle < Angle) )//&&  (( ( keep_pulse[LEFT]-move_pulse ) < ( TotalPulseLeft ) ) && ( ( keep_pulse[RIGHT]+move_pulse ) > ( TotalPulseRight ) )) )
 800986c:	e040      	b.n	80098f0 <RotateDecel+0x1d0>
		{
			AngularAcceleration = 64*(T1*additional_ang_v*additional_ang_v / (2*deg));
 800986e:	68f8      	ldr	r0, [r7, #12]
 8009870:	f7fe fda2 	bl	80083b8 <__aeabi_f2d>
 8009874:	a32c      	add	r3, pc, #176	; (adr r3, 8009928 <RotateDecel+0x208>)
 8009876:	e9d3 2300 	ldrd	r2, r3, [r3]
 800987a:	f7fe fdf5 	bl	8008468 <__aeabi_dmul>
 800987e:	4603      	mov	r3, r0
 8009880:	460c      	mov	r4, r1
 8009882:	4625      	mov	r5, r4
 8009884:	461c      	mov	r4, r3
 8009886:	68f8      	ldr	r0, [r7, #12]
 8009888:	f7fe fd96 	bl	80083b8 <__aeabi_f2d>
 800988c:	4602      	mov	r2, r0
 800988e:	460b      	mov	r3, r1
 8009890:	4620      	mov	r0, r4
 8009892:	4629      	mov	r1, r5
 8009894:	f7fe fde8 	bl	8008468 <__aeabi_dmul>
 8009898:	4603      	mov	r3, r0
 800989a:	460c      	mov	r4, r1
 800989c:	4625      	mov	r5, r4
 800989e:	461c      	mov	r4, r3
 80098a0:	edd7 7a01 	vldr	s15, [r7, #4]
 80098a4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80098a8:	ee17 0a90 	vmov	r0, s15
 80098ac:	f7fe fd84 	bl	80083b8 <__aeabi_f2d>
 80098b0:	4602      	mov	r2, r0
 80098b2:	460b      	mov	r3, r1
 80098b4:	4620      	mov	r0, r4
 80098b6:	4629      	mov	r1, r5
 80098b8:	f7fe ff00 	bl	80086bc <__aeabi_ddiv>
 80098bc:	4603      	mov	r3, r0
 80098be:	460c      	mov	r4, r1
 80098c0:	4618      	mov	r0, r3
 80098c2:	4621      	mov	r1, r4
 80098c4:	f04f 0200 	mov.w	r2, #0
 80098c8:	4b21      	ldr	r3, [pc, #132]	; (8009950 <RotateDecel+0x230>)
 80098ca:	f7fe fdcd 	bl	8008468 <__aeabi_dmul>
 80098ce:	4603      	mov	r3, r0
 80098d0:	460c      	mov	r4, r1
 80098d2:	4618      	mov	r0, r3
 80098d4:	4621      	mov	r1, r4
 80098d6:	f7ff f8bf 	bl	8008a58 <__aeabi_d2f>
 80098da:	4602      	mov	r2, r0
 80098dc:	4b17      	ldr	r3, [pc, #92]	; (800993c <RotateDecel+0x21c>)
 80098de:	601a      	str	r2, [r3, #0]

			if( AngularV >= 0)
 80098e0:	4b1a      	ldr	r3, [pc, #104]	; (800994c <RotateDecel+0x22c>)
 80098e2:	edd3 7a00 	vldr	s15, [r3]
 80098e6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80098ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80098ee:	da0c      	bge.n	800990a <RotateDecel+0x1ea>
		while( (move_angle < Angle) )//&&  (( ( keep_pulse[LEFT]-move_pulse ) < ( TotalPulseLeft ) ) && ( ( keep_pulse[RIGHT]+move_pulse ) > ( TotalPulseRight ) )) )
 80098f0:	4b10      	ldr	r3, [pc, #64]	; (8009934 <RotateDecel+0x214>)
 80098f2:	edd3 7a00 	vldr	s15, [r3]
 80098f6:	ed97 7a02 	vldr	s14, [r7, #8]
 80098fa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80098fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009902:	d4b4      	bmi.n	800986e <RotateDecel+0x14e>
 8009904:	e002      	b.n	800990c <RotateDecel+0x1ec>
				break;
 8009906:	bf00      	nop
 8009908:	e000      	b.n	800990c <RotateDecel+0x1ec>
				break;
 800990a:	bf00      	nop
		}

	}
	AngularAcceleration = 0;
 800990c:	4b0b      	ldr	r3, [pc, #44]	; (800993c <RotateDecel+0x21c>)
 800990e:	f04f 0200 	mov.w	r2, #0
 8009912:	601a      	str	r2, [r3, #0]
	TargetAngularV = 0;
 8009914:	4b0f      	ldr	r3, [pc, #60]	; (8009954 <RotateDecel+0x234>)
 8009916:	f04f 0200 	mov.w	r2, #0
 800991a:	601a      	str	r2, [r3, #0]
}
 800991c:	bf00      	nop
 800991e:	3710      	adds	r7, #16
 8009920:	46bd      	mov	sp, r7
 8009922:	bdb0      	pop	{r4, r5, r7, pc}
 8009924:	f3af 8000 	nop.w
 8009928:	d2f1a9fc 	.word	0xd2f1a9fc
 800992c:	3f50624d 	.word	0x3f50624d
 8009930:	40668000 	.word	0x40668000
 8009934:	20000258 	.word	0x20000258
 8009938:	c0500000 	.word	0xc0500000
 800993c:	20000428 	.word	0x20000428
 8009940:	20000440 	.word	0x20000440
 8009944:	43fa0000 	.word	0x43fa0000
 8009948:	08018eac 	.word	0x08018eac
 800994c:	20000254 	.word	0x20000254
 8009950:	40500000 	.word	0x40500000
 8009954:	20000400 	.word	0x20000400
 8009958:	54442d18 	.word	0x54442d18
 800995c:	400921fb 	.word	0x400921fb

08009960 <Rotate>:
void Rotate(float deg, float ang_accel)
{
 8009960:	b590      	push	{r4, r7, lr}
 8009962:	b085      	sub	sp, #20
 8009964:	af00      	add	r7, sp, #0
 8009966:	ed87 0a01 	vstr	s0, [r7, #4]
 800996a:	edc7 0a00 	vstr	s1, [r7]
	Pos.Act = rotate;
 800996e:	4b4a      	ldr	r3, [pc, #296]	; (8009a98 <Rotate+0x138>)
 8009970:	2203      	movs	r2, #3
 8009972:	711a      	strb	r2, [r3, #4]
//	}
//	InitPulse((int*)(&(TIM3->CNT)), INITIAL_PULSE);
//	InitPulse((int*)(&(TIM4->CNT)), INITIAL_PULSE);
//	ResetCounter();

	WallWarn();
 8009974:	f7ff fba4 	bl	80090c0 <WallWarn>
	ControlWall(); //
 8009978:	f7ff fbae 	bl	80090d8 <ControlWall>
	RotateAccel(deg*30/90, ang_accel);//15
 800997c:	edd7 7a01 	vldr	s15, [r7, #4]
 8009980:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8009984:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009988:	ed9f 7a44 	vldr	s14, [pc, #272]	; 8009a9c <Rotate+0x13c>
 800998c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8009990:	edd7 0a00 	vldr	s1, [r7]
 8009994:	eeb0 0a66 	vmov.f32	s0, s13
 8009998:	f7ff fcf6 	bl	8009388 <RotateAccel>
	//printf(" : %f\r\n",AngularV);//1.74
	//printf(" : %f\r\n",AngularAcceleration);
	RotateConst(deg*30/90, ang_accel);//25
 800999c:	edd7 7a01 	vldr	s15, [r7, #4]
 80099a0:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 80099a4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80099a8:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8009a9c <Rotate+0x13c>
 80099ac:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80099b0:	edd7 0a00 	vldr	s1, [r7]
 80099b4:	eeb0 0a66 	vmov.f32	s0, s13
 80099b8:	f7ff fe26 	bl	8009608 <RotateConst>
	RotateDecel(deg*30/90, ang_accel);//50
 80099bc:	edd7 7a01 	vldr	s15, [r7, #4]
 80099c0:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 80099c4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80099c8:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8009a9c <Rotate+0x13c>
 80099cc:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80099d0:	edd7 0a00 	vldr	s1, [r7]
 80099d4:	eeb0 0a66 	vmov.f32	s0, s13
 80099d8:	f7ff fea2 	bl	8009720 <RotateDecel>
//			TargetAngularV = ang_accel;
//			printf("deg:, Angle, AngularV : %f, %f\r\n",Angle, AngularV );
//		}
//
//	}
	WaitStopAndReset();
 80099dc:	f7ff fc90 	bl	8009300 <WaitStopAndReset>
	ControlWall();
 80099e0:	f7ff fb7a 	bl	80090d8 <ControlWall>
	int target_pulse = (int)( (deg/360) * ROTATE_PULSE);
 80099e4:	edd7 7a01 	vldr	s15, [r7, #4]
 80099e8:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 8009aa0 <Rotate+0x140>
 80099ec:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80099f0:	ee16 0a90 	vmov	r0, s13
 80099f4:	f7fe fce0 	bl	80083b8 <__aeabi_f2d>
 80099f8:	a325      	add	r3, pc, #148	; (adr r3, 8009a90 <Rotate+0x130>)
 80099fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099fe:	f7fe fd33 	bl	8008468 <__aeabi_dmul>
 8009a02:	4603      	mov	r3, r0
 8009a04:	460c      	mov	r4, r1
 8009a06:	4618      	mov	r0, r3
 8009a08:	4621      	mov	r1, r4
 8009a0a:	f7fe ffdd 	bl	80089c8 <__aeabi_d2iz>
 8009a0e:	4603      	mov	r3, r0
 8009a10:	60fb      	str	r3, [r7, #12]
	if(ang_accel < 0)
 8009a12:	edd7 7a00 	vldr	s15, [r7]
 8009a16:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009a1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a1e:	d513      	bpl.n	8009a48 <Rotate+0xe8>
	{
		KeepPulse[LEFT] -= target_pulse/2;
 8009a20:	4b20      	ldr	r3, [pc, #128]	; (8009aa4 <Rotate+0x144>)
 8009a22:	681a      	ldr	r2, [r3, #0]
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	0fd9      	lsrs	r1, r3, #31
 8009a28:	440b      	add	r3, r1
 8009a2a:	105b      	asrs	r3, r3, #1
 8009a2c:	425b      	negs	r3, r3
 8009a2e:	4413      	add	r3, r2
 8009a30:	4a1c      	ldr	r2, [pc, #112]	; (8009aa4 <Rotate+0x144>)
 8009a32:	6013      	str	r3, [r2, #0]
		KeepPulse[RIGHT] += target_pulse/2;
 8009a34:	4b1b      	ldr	r3, [pc, #108]	; (8009aa4 <Rotate+0x144>)
 8009a36:	685a      	ldr	r2, [r3, #4]
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	0fd9      	lsrs	r1, r3, #31
 8009a3c:	440b      	add	r3, r1
 8009a3e:	105b      	asrs	r3, r3, #1
 8009a40:	4413      	add	r3, r2
 8009a42:	4a18      	ldr	r2, [pc, #96]	; (8009aa4 <Rotate+0x144>)
 8009a44:	6053      	str	r3, [r2, #4]
 8009a46:	e019      	b.n	8009a7c <Rotate+0x11c>
	}
	else 	if(ang_accel > 0)
 8009a48:	edd7 7a00 	vldr	s15, [r7]
 8009a4c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009a50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a54:	dd12      	ble.n	8009a7c <Rotate+0x11c>
	{
		KeepPulse[LEFT] += target_pulse/2;
 8009a56:	4b13      	ldr	r3, [pc, #76]	; (8009aa4 <Rotate+0x144>)
 8009a58:	681a      	ldr	r2, [r3, #0]
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	0fd9      	lsrs	r1, r3, #31
 8009a5e:	440b      	add	r3, r1
 8009a60:	105b      	asrs	r3, r3, #1
 8009a62:	4413      	add	r3, r2
 8009a64:	4a0f      	ldr	r2, [pc, #60]	; (8009aa4 <Rotate+0x144>)
 8009a66:	6013      	str	r3, [r2, #0]
		KeepPulse[RIGHT] -= target_pulse/2;
 8009a68:	4b0e      	ldr	r3, [pc, #56]	; (8009aa4 <Rotate+0x144>)
 8009a6a:	685a      	ldr	r2, [r3, #4]
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	0fd9      	lsrs	r1, r3, #31
 8009a70:	440b      	add	r3, r1
 8009a72:	105b      	asrs	r3, r3, #1
 8009a74:	425b      	negs	r3, r3
 8009a76:	4413      	add	r3, r2
 8009a78:	4a0a      	ldr	r2, [pc, #40]	; (8009aa4 <Rotate+0x144>)
 8009a7a:	6053      	str	r3, [r2, #4]
	}
	KeepPulse[BODY] = KeepPulse[BODY];
 8009a7c:	4b09      	ldr	r3, [pc, #36]	; (8009aa4 <Rotate+0x144>)
 8009a7e:	689b      	ldr	r3, [r3, #8]
 8009a80:	4a08      	ldr	r2, [pc, #32]	; (8009aa4 <Rotate+0x144>)
 8009a82:	6093      	str	r3, [r2, #8]

	//printf("\r\n");
}
 8009a84:	bf00      	nop
 8009a86:	3714      	adds	r7, #20
 8009a88:	46bd      	mov	sp, r7
 8009a8a:	bd90      	pop	{r4, r7, pc}
 8009a8c:	f3af 8000 	nop.w
 8009a90:	c95204f7 	.word	0xc95204f7
 8009a94:	40fc5979 	.word	0x40fc5979
 8009a98:	20000000 	.word	0x20000000
 8009a9c:	42b40000 	.word	0x42b40000
 8009aa0:	43b40000 	.word	0x43b40000
 8009aa4:	2000044c 	.word	0x2000044c

08009aa8 <SlalomRight>:
//}

//1
//2
void SlalomRight()	//
{
 8009aa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009aac:	b095      	sub	sp, #84	; 0x54
 8009aae:	af0a      	add	r7, sp, #40	; 0x28
	//
	//keep
	Pos.Act = slalom;
 8009ab0:	4ba7      	ldr	r3, [pc, #668]	; (8009d50 <SlalomRight+0x2a8>)
 8009ab2:	2202      	movs	r2, #2
 8009ab4:	711a      	strb	r2, [r3, #4]
	ControlWall();
 8009ab6:	f7ff fb0f 	bl	80090d8 <ControlWall>
	//
	//

	// 

	float v_turn = ExploreVelocity;       //
 8009aba:	4ba6      	ldr	r3, [pc, #664]	; (8009d54 <SlalomRight+0x2ac>)
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	627b      	str	r3, [r7, #36]	; 0x24
	float pre = 4;         //
 8009ac0:	f04f 4381 	mov.w	r3, #1082130432	; 0x40800000
 8009ac4:	623b      	str	r3, [r7, #32]
	float fol = 6;         //
 8009ac6:	4ba4      	ldr	r3, [pc, #656]	; (8009d58 <SlalomRight+0x2b0>)
 8009ac8:	61fb      	str	r3, [r7, #28]
	float alpha_turn = 0.0115;//125;//16;//0.015*13;  //
 8009aca:	4ba4      	ldr	r3, [pc, #656]	; (8009d5c <SlalomRight+0x2b4>)
 8009acc:	61bb      	str	r3, [r7, #24]
	float ang1 = 30*M_PI/180;         //0ang1
 8009ace:	4ba4      	ldr	r3, [pc, #656]	; (8009d60 <SlalomRight+0x2b8>)
 8009ad0:	617b      	str	r3, [r7, #20]
	float ang2 = 60*M_PI/180;         //ang1ang2
 8009ad2:	4ba4      	ldr	r3, [pc, #656]	; (8009d64 <SlalomRight+0x2bc>)
 8009ad4:	613b      	str	r3, [r7, #16]
	float ang3 = 90*M_PI/180;         //ang2ang3
 8009ad6:	4ba4      	ldr	r3, [pc, #656]	; (8009d68 <SlalomRight+0x2c0>)
 8009ad8:	60fb      	str	r3, [r7, #12]
	//
	float now_angv = AngularV;
 8009ada:	4ba4      	ldr	r3, [pc, #656]	; (8009d6c <SlalomRight+0x2c4>)
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	60bb      	str	r3, [r7, #8]
	int now_pulse;
	//if
	//static0
	now_pulse = TotalPulseLeft + TotalPulseRight;	//
 8009ae0:	4ba3      	ldr	r3, [pc, #652]	; (8009d70 <SlalomRight+0x2c8>)
 8009ae2:	ed93 7a00 	vldr	s14, [r3]
 8009ae6:	4ba3      	ldr	r3, [pc, #652]	; (8009d74 <SlalomRight+0x2cc>)
 8009ae8:	edd3 7a00 	vldr	s15, [r3]
 8009aec:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009af0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009af4:	ee17 3a90 	vmov	r3, s15
 8009af8:	607b      	str	r3, [r7, #4]
	while( now_pulse + (2*pre/MM_PER_PULSE) > (TotalPulseLeft + TotalPulseRight) ) //
 8009afa:	e00a      	b.n	8009b12 <SlalomRight+0x6a>
	{
			//velocity_ctrl_flag = 1;
			TargetAngularV = 0;
 8009afc:	4b9e      	ldr	r3, [pc, #632]	; (8009d78 <SlalomRight+0x2d0>)
 8009afe:	f04f 0200 	mov.w	r2, #0
 8009b02:	601a      	str	r2, [r3, #0]
			AngularAcceleration = 0;
 8009b04:	4b9d      	ldr	r3, [pc, #628]	; (8009d7c <SlalomRight+0x2d4>)
 8009b06:	f04f 0200 	mov.w	r2, #0
 8009b0a:	601a      	str	r2, [r3, #0]
			TargetVelocityBody = v_turn;
 8009b0c:	4a9c      	ldr	r2, [pc, #624]	; (8009d80 <SlalomRight+0x2d8>)
 8009b0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b10:	6013      	str	r3, [r2, #0]
	while( now_pulse + (2*pre/MM_PER_PULSE) > (TotalPulseLeft + TotalPulseRight) ) //
 8009b12:	6878      	ldr	r0, [r7, #4]
 8009b14:	f7fe fc3e 	bl	8008394 <__aeabi_i2d>
 8009b18:	4604      	mov	r4, r0
 8009b1a:	460d      	mov	r5, r1
 8009b1c:	edd7 7a08 	vldr	s15, [r7, #32]
 8009b20:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8009b24:	ee17 0a90 	vmov	r0, s15
 8009b28:	f7fe fc46 	bl	80083b8 <__aeabi_f2d>
 8009b2c:	a386      	add	r3, pc, #536	; (adr r3, 8009d48 <SlalomRight+0x2a0>)
 8009b2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b32:	f7fe fdc3 	bl	80086bc <__aeabi_ddiv>
 8009b36:	4602      	mov	r2, r0
 8009b38:	460b      	mov	r3, r1
 8009b3a:	4620      	mov	r0, r4
 8009b3c:	4629      	mov	r1, r5
 8009b3e:	f7fe fadd 	bl	80080fc <__adddf3>
 8009b42:	4603      	mov	r3, r0
 8009b44:	460c      	mov	r4, r1
 8009b46:	4625      	mov	r5, r4
 8009b48:	461c      	mov	r4, r3
 8009b4a:	4b89      	ldr	r3, [pc, #548]	; (8009d70 <SlalomRight+0x2c8>)
 8009b4c:	ed93 7a00 	vldr	s14, [r3]
 8009b50:	4b88      	ldr	r3, [pc, #544]	; (8009d74 <SlalomRight+0x2cc>)
 8009b52:	edd3 7a00 	vldr	s15, [r3]
 8009b56:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009b5a:	ee17 0a90 	vmov	r0, s15
 8009b5e:	f7fe fc2b 	bl	80083b8 <__aeabi_f2d>
 8009b62:	4602      	mov	r2, r0
 8009b64:	460b      	mov	r3, r1
 8009b66:	4620      	mov	r0, r4
 8009b68:	4629      	mov	r1, r5
 8009b6a:	f7fe ff0d 	bl	8008988 <__aeabi_dcmpgt>
 8009b6e:	4603      	mov	r3, r0
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d1c3      	bne.n	8009afc <SlalomRight+0x54>

			////printf("1\r\n");
	}
	now_angv = AngularV;
 8009b74:	4b7d      	ldr	r3, [pc, #500]	; (8009d6c <SlalomRight+0x2c4>)
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	60bb      	str	r3, [r7, #8]

	float start_angle = Angle;
 8009b7a:	4b82      	ldr	r3, [pc, #520]	; (8009d84 <SlalomRight+0x2dc>)
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	603b      	str	r3, [r7, #0]

	while(start_angle + ang1 > Angle)
 8009b80:	e046      	b.n	8009c10 <SlalomRight+0x168>
	{

			//velocity_ctrl_flag = 1;
			//
			//alpha_flag = 1;
			AngularAcceleration = alpha_turn;
 8009b82:	4a7e      	ldr	r2, [pc, #504]	; (8009d7c <SlalomRight+0x2d4>)
 8009b84:	69bb      	ldr	r3, [r7, #24]
 8009b86:	6013      	str	r3, [r2, #0]
			TargetVelocityBody = v_turn;
 8009b88:	4a7d      	ldr	r2, [pc, #500]	; (8009d80 <SlalomRight+0x2d8>)
 8009b8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b8c:	6013      	str	r3, [r2, #0]

			if( AngularV == 0)	//
 8009b8e:	4b77      	ldr	r3, [pc, #476]	; (8009d6c <SlalomRight+0x2c4>)
 8009b90:	edd3 7a00 	vldr	s15, [r3]
 8009b94:	eef5 7a40 	vcmp.f32	s15, #0.0
 8009b98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b9c:	d138      	bne.n	8009c10 <SlalomRight+0x168>
			{
				t = 0;
 8009b9e:	4b7a      	ldr	r3, [pc, #488]	; (8009d88 <SlalomRight+0x2e0>)
 8009ba0:	2200      	movs	r2, #0
 8009ba2:	601a      	str	r2, [r3, #0]
				//
				Motor_PWM_Stop();
 8009ba4:	f004 fcaa 	bl	800e4fc <Motor_PWM_Stop>
				while(1)
				{
					Signal(7);
 8009ba8:	2007      	movs	r0, #7
 8009baa:	f002 fe25 	bl	800c7f8 <Signal>
					printf(": photo : %f, %f, now_angv:%f, AngV:%f, zg:%d, timer1:%d, timer8:%d\r\n",Photo[FL],Photo[FR],now_angv,AngularV, zg,timer1,timer8);
 8009bae:	4b77      	ldr	r3, [pc, #476]	; (8009d8c <SlalomRight+0x2e4>)
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	4618      	mov	r0, r3
 8009bb4:	f7fe fc00 	bl	80083b8 <__aeabi_f2d>
 8009bb8:	4682      	mov	sl, r0
 8009bba:	468b      	mov	fp, r1
 8009bbc:	4b73      	ldr	r3, [pc, #460]	; (8009d8c <SlalomRight+0x2e4>)
 8009bbe:	68db      	ldr	r3, [r3, #12]
 8009bc0:	4618      	mov	r0, r3
 8009bc2:	f7fe fbf9 	bl	80083b8 <__aeabi_f2d>
 8009bc6:	4604      	mov	r4, r0
 8009bc8:	460d      	mov	r5, r1
 8009bca:	68b8      	ldr	r0, [r7, #8]
 8009bcc:	f7fe fbf4 	bl	80083b8 <__aeabi_f2d>
 8009bd0:	4680      	mov	r8, r0
 8009bd2:	4689      	mov	r9, r1
 8009bd4:	4b65      	ldr	r3, [pc, #404]	; (8009d6c <SlalomRight+0x2c4>)
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	4618      	mov	r0, r3
 8009bda:	f7fe fbed 	bl	80083b8 <__aeabi_f2d>
 8009bde:	4602      	mov	r2, r0
 8009be0:	460b      	mov	r3, r1
 8009be2:	496b      	ldr	r1, [pc, #428]	; (8009d90 <SlalomRight+0x2e8>)
 8009be4:	8809      	ldrh	r1, [r1, #0]
 8009be6:	b209      	sxth	r1, r1
 8009be8:	460e      	mov	r6, r1
 8009bea:	496a      	ldr	r1, [pc, #424]	; (8009d94 <SlalomRight+0x2ec>)
 8009bec:	6809      	ldr	r1, [r1, #0]
 8009bee:	486a      	ldr	r0, [pc, #424]	; (8009d98 <SlalomRight+0x2f0>)
 8009bf0:	6800      	ldr	r0, [r0, #0]
 8009bf2:	9008      	str	r0, [sp, #32]
 8009bf4:	9107      	str	r1, [sp, #28]
 8009bf6:	9606      	str	r6, [sp, #24]
 8009bf8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009bfc:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8009c00:	e9cd 4500 	strd	r4, r5, [sp]
 8009c04:	4652      	mov	r2, sl
 8009c06:	465b      	mov	r3, fp
 8009c08:	4864      	ldr	r0, [pc, #400]	; (8009d9c <SlalomRight+0x2f4>)
 8009c0a:	f00a ff2f 	bl	8014a6c <iprintf>
					Signal(7);
 8009c0e:	e7cb      	b.n	8009ba8 <SlalomRight+0x100>
	while(start_angle + ang1 > Angle)
 8009c10:	ed97 7a00 	vldr	s14, [r7]
 8009c14:	edd7 7a05 	vldr	s15, [r7, #20]
 8009c18:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009c1c:	4b59      	ldr	r3, [pc, #356]	; (8009d84 <SlalomRight+0x2dc>)
 8009c1e:	edd3 7a00 	vldr	s15, [r3]
 8009c22:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009c26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c2a:	dcaa      	bgt.n	8009b82 <SlalomRight+0xda>

			}

			//printf("1\r\n");
	}
	AngularAcceleration = 0;
 8009c2c:	4b53      	ldr	r3, [pc, #332]	; (8009d7c <SlalomRight+0x2d4>)
 8009c2e:	f04f 0200 	mov.w	r2, #0
 8009c32:	601a      	str	r2, [r3, #0]
	now_angv = AngularV;
 8009c34:	4b4d      	ldr	r3, [pc, #308]	; (8009d6c <SlalomRight+0x2c4>)
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	60bb      	str	r3, [r7, #8]
	//alpha_flag = 0;

	while(start_angle + ang2 > Angle)
 8009c3a:	e036      	b.n	8009caa <SlalomRight+0x202>
	{
			//velocity_ctrl_flag = 1;
			TargetAngularV = TargetAngularV;
 8009c3c:	4b4e      	ldr	r3, [pc, #312]	; (8009d78 <SlalomRight+0x2d0>)
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	4a4d      	ldr	r2, [pc, #308]	; (8009d78 <SlalomRight+0x2d0>)
 8009c42:	6013      	str	r3, [r2, #0]
			TargetVelocityBody = v_turn;
 8009c44:	4a4e      	ldr	r2, [pc, #312]	; (8009d80 <SlalomRight+0x2d8>)
 8009c46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c48:	6013      	str	r3, [r2, #0]
			////printf("\r\n");
			if(AngularV == 0)	//
 8009c4a:	4b48      	ldr	r3, [pc, #288]	; (8009d6c <SlalomRight+0x2c4>)
 8009c4c:	edd3 7a00 	vldr	s15, [r3]
 8009c50:	eef5 7a40 	vcmp.f32	s15, #0.0
 8009c54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c58:	d127      	bne.n	8009caa <SlalomRight+0x202>
			{
				//
				Motor_PWM_Stop();
 8009c5a:	f004 fc4f 	bl	800e4fc <Motor_PWM_Stop>
				while(1)
				{
					Signal(7);
 8009c5e:	2007      	movs	r0, #7
 8009c60:	f002 fdca 	bl	800c7f8 <Signal>
					printf(": photo%f, %f, %f, %d\r\n",Photo[FL],Photo[FR], AngularV, zg);
 8009c64:	4b49      	ldr	r3, [pc, #292]	; (8009d8c <SlalomRight+0x2e4>)
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	4618      	mov	r0, r3
 8009c6a:	f7fe fba5 	bl	80083b8 <__aeabi_f2d>
 8009c6e:	4680      	mov	r8, r0
 8009c70:	4689      	mov	r9, r1
 8009c72:	4b46      	ldr	r3, [pc, #280]	; (8009d8c <SlalomRight+0x2e4>)
 8009c74:	68db      	ldr	r3, [r3, #12]
 8009c76:	4618      	mov	r0, r3
 8009c78:	f7fe fb9e 	bl	80083b8 <__aeabi_f2d>
 8009c7c:	4604      	mov	r4, r0
 8009c7e:	460d      	mov	r5, r1
 8009c80:	4b3a      	ldr	r3, [pc, #232]	; (8009d6c <SlalomRight+0x2c4>)
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	4618      	mov	r0, r3
 8009c86:	f7fe fb97 	bl	80083b8 <__aeabi_f2d>
 8009c8a:	4602      	mov	r2, r0
 8009c8c:	460b      	mov	r3, r1
 8009c8e:	4940      	ldr	r1, [pc, #256]	; (8009d90 <SlalomRight+0x2e8>)
 8009c90:	8809      	ldrh	r1, [r1, #0]
 8009c92:	b209      	sxth	r1, r1
 8009c94:	9104      	str	r1, [sp, #16]
 8009c96:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009c9a:	e9cd 4500 	strd	r4, r5, [sp]
 8009c9e:	4642      	mov	r2, r8
 8009ca0:	464b      	mov	r3, r9
 8009ca2:	483f      	ldr	r0, [pc, #252]	; (8009da0 <SlalomRight+0x2f8>)
 8009ca4:	f00a fee2 	bl	8014a6c <iprintf>
					Signal(7);
 8009ca8:	e7d9      	b.n	8009c5e <SlalomRight+0x1b6>
	while(start_angle + ang2 > Angle)
 8009caa:	ed97 7a00 	vldr	s14, [r7]
 8009cae:	edd7 7a04 	vldr	s15, [r7, #16]
 8009cb2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009cb6:	4b33      	ldr	r3, [pc, #204]	; (8009d84 <SlalomRight+0x2dc>)
 8009cb8:	edd3 7a00 	vldr	s15, [r3]
 8009cbc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009cc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009cc4:	dcba      	bgt.n	8009c3c <SlalomRight+0x194>
				}

			}
	}

	now_angv = AngularV;
 8009cc6:	4b29      	ldr	r3, [pc, #164]	; (8009d6c <SlalomRight+0x2c4>)
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	60bb      	str	r3, [r7, #8]
	while( start_angle + ang3 > Angle)
 8009ccc:	e016      	b.n	8009cfc <SlalomRight+0x254>
	{

			//velocity_ctrl_flag = 1;
			//alpha_flag = 2;
			AngularAcceleration = -alpha_turn;
 8009cce:	edd7 7a06 	vldr	s15, [r7, #24]
 8009cd2:	eef1 7a67 	vneg.f32	s15, s15
 8009cd6:	4b29      	ldr	r3, [pc, #164]	; (8009d7c <SlalomRight+0x2d4>)
 8009cd8:	edc3 7a00 	vstr	s15, [r3]
			if(TargetAngularV < 0)
 8009cdc:	4b26      	ldr	r3, [pc, #152]	; (8009d78 <SlalomRight+0x2d0>)
 8009cde:	edd3 7a00 	vldr	s15, [r3]
 8009ce2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009ce6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009cea:	d504      	bpl.n	8009cf6 <SlalomRight+0x24e>
			{
				TargetAngularV = 0;
 8009cec:	4b22      	ldr	r3, [pc, #136]	; (8009d78 <SlalomRight+0x2d0>)
 8009cee:	f04f 0200 	mov.w	r2, #0
 8009cf2:	601a      	str	r2, [r3, #0]
				break;
 8009cf4:	e010      	b.n	8009d18 <SlalomRight+0x270>
			}
			TargetVelocityBody = v_turn;
 8009cf6:	4a22      	ldr	r2, [pc, #136]	; (8009d80 <SlalomRight+0x2d8>)
 8009cf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cfa:	6013      	str	r3, [r2, #0]
	while( start_angle + ang3 > Angle)
 8009cfc:	ed97 7a00 	vldr	s14, [r7]
 8009d00:	edd7 7a03 	vldr	s15, [r7, #12]
 8009d04:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009d08:	4b1e      	ldr	r3, [pc, #120]	; (8009d84 <SlalomRight+0x2dc>)
 8009d0a:	edd3 7a00 	vldr	s15, [r3]
 8009d0e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009d12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d16:	dcda      	bgt.n	8009cce <SlalomRight+0x226>
			//printf("2\r\n");
	}
	//alpha_flag = 0;
	AngularAcceleration = 0;
 8009d18:	4b18      	ldr	r3, [pc, #96]	; (8009d7c <SlalomRight+0x2d4>)
 8009d1a:	f04f 0200 	mov.w	r2, #0
 8009d1e:	601a      	str	r2, [r3, #0]
	TargetAngularV = 0;
 8009d20:	4b15      	ldr	r3, [pc, #84]	; (8009d78 <SlalomRight+0x2d0>)
 8009d22:	f04f 0200 	mov.w	r2, #0
 8009d26:	601a      	str	r2, [r3, #0]
	now_pulse = TotalPulseLeft + TotalPulseRight;
 8009d28:	4b11      	ldr	r3, [pc, #68]	; (8009d70 <SlalomRight+0x2c8>)
 8009d2a:	ed93 7a00 	vldr	s14, [r3]
 8009d2e:	4b11      	ldr	r3, [pc, #68]	; (8009d74 <SlalomRight+0x2cc>)
 8009d30:	edd3 7a00 	vldr	s15, [r3]
 8009d34:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009d38:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009d3c:	ee17 3a90 	vmov	r3, s15
 8009d40:	607b      	str	r3, [r7, #4]
	while( now_pulse + (2*fol/MM_PER_PULSE) > (TotalPulseLeft + TotalPulseRight) )
 8009d42:	e036      	b.n	8009db2 <SlalomRight+0x30a>
 8009d44:	f3af 8000 	nop.w
 8009d48:	317249d5 	.word	0x317249d5
 8009d4c:	3f502de0 	.word	0x3f502de0
 8009d50:	20000000 	.word	0x20000000
 8009d54:	20000468 	.word	0x20000468
 8009d58:	40c00000 	.word	0x40c00000
 8009d5c:	3c3c6a7f 	.word	0x3c3c6a7f
 8009d60:	3f060a92 	.word	0x3f060a92
 8009d64:	3f860a92 	.word	0x3f860a92
 8009d68:	3fc90fdb 	.word	0x3fc90fdb
 8009d6c:	20000254 	.word	0x20000254
 8009d70:	20000478 	.word	0x20000478
 8009d74:	20000474 	.word	0x20000474
 8009d78:	20000400 	.word	0x20000400
 8009d7c:	20000428 	.word	0x20000428
 8009d80:	200004a0 	.word	0x200004a0
 8009d84:	20000258 	.word	0x20000258
 8009d88:	200003dc 	.word	0x200003dc
 8009d8c:	20000458 	.word	0x20000458
 8009d90:	20000a20 	.word	0x20000a20
 8009d94:	200003e4 	.word	0x200003e4
 8009d98:	200003e0 	.word	0x200003e0
 8009d9c:	08018ec4 	.word	0x08018ec4
 8009da0:	08018f24 	.word	0x08018f24
	{
			//velocity_ctrl_flag = 1;
			TargetAngularV = 0;
 8009da4:	4b38      	ldr	r3, [pc, #224]	; (8009e88 <SlalomRight+0x3e0>)
 8009da6:	f04f 0200 	mov.w	r2, #0
 8009daa:	601a      	str	r2, [r3, #0]
			TargetVelocityBody = v_turn;
 8009dac:	4a37      	ldr	r2, [pc, #220]	; (8009e8c <SlalomRight+0x3e4>)
 8009dae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009db0:	6013      	str	r3, [r2, #0]
	while( now_pulse + (2*fol/MM_PER_PULSE) > (TotalPulseLeft + TotalPulseRight) )
 8009db2:	6878      	ldr	r0, [r7, #4]
 8009db4:	f7fe faee 	bl	8008394 <__aeabi_i2d>
 8009db8:	4604      	mov	r4, r0
 8009dba:	460d      	mov	r5, r1
 8009dbc:	edd7 7a07 	vldr	s15, [r7, #28]
 8009dc0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8009dc4:	ee17 0a90 	vmov	r0, s15
 8009dc8:	f7fe faf6 	bl	80083b8 <__aeabi_f2d>
 8009dcc:	a32a      	add	r3, pc, #168	; (adr r3, 8009e78 <SlalomRight+0x3d0>)
 8009dce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dd2:	f7fe fc73 	bl	80086bc <__aeabi_ddiv>
 8009dd6:	4602      	mov	r2, r0
 8009dd8:	460b      	mov	r3, r1
 8009dda:	4620      	mov	r0, r4
 8009ddc:	4629      	mov	r1, r5
 8009dde:	f7fe f98d 	bl	80080fc <__adddf3>
 8009de2:	4603      	mov	r3, r0
 8009de4:	460c      	mov	r4, r1
 8009de6:	4625      	mov	r5, r4
 8009de8:	461c      	mov	r4, r3
 8009dea:	4b29      	ldr	r3, [pc, #164]	; (8009e90 <SlalomRight+0x3e8>)
 8009dec:	ed93 7a00 	vldr	s14, [r3]
 8009df0:	4b28      	ldr	r3, [pc, #160]	; (8009e94 <SlalomRight+0x3ec>)
 8009df2:	edd3 7a00 	vldr	s15, [r3]
 8009df6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009dfa:	ee17 0a90 	vmov	r0, s15
 8009dfe:	f7fe fadb 	bl	80083b8 <__aeabi_f2d>
 8009e02:	4602      	mov	r2, r0
 8009e04:	460b      	mov	r3, r1
 8009e06:	4620      	mov	r0, r4
 8009e08:	4629      	mov	r1, r5
 8009e0a:	f7fe fdbd 	bl	8008988 <__aeabi_dcmpgt>
 8009e0e:	4603      	mov	r3, r0
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d1c7      	bne.n	8009da4 <SlalomRight+0x2fc>
			//printf("2\r\n");
	}
	TargetAngle += 90*M_PI/180;
 8009e14:	4b20      	ldr	r3, [pc, #128]	; (8009e98 <SlalomRight+0x3f0>)
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	4618      	mov	r0, r3
 8009e1a:	f7fe facd 	bl	80083b8 <__aeabi_f2d>
 8009e1e:	a318      	add	r3, pc, #96	; (adr r3, 8009e80 <SlalomRight+0x3d8>)
 8009e20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e24:	f7fe f96a 	bl	80080fc <__adddf3>
 8009e28:	4603      	mov	r3, r0
 8009e2a:	460c      	mov	r4, r1
 8009e2c:	4618      	mov	r0, r3
 8009e2e:	4621      	mov	r1, r4
 8009e30:	f7fe fe12 	bl	8008a58 <__aeabi_d2f>
 8009e34:	4602      	mov	r2, r0
 8009e36:	4b18      	ldr	r3, [pc, #96]	; (8009e98 <SlalomRight+0x3f0>)
 8009e38:	601a      	str	r2, [r3, #0]
	KeepPulse[BODY] += TotalPulseBody - KeepPulse[BODY];
 8009e3a:	4b18      	ldr	r3, [pc, #96]	; (8009e9c <SlalomRight+0x3f4>)
 8009e3c:	689b      	ldr	r3, [r3, #8]
 8009e3e:	ee07 3a90 	vmov	s15, r3
 8009e42:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009e46:	4b16      	ldr	r3, [pc, #88]	; (8009ea0 <SlalomRight+0x3f8>)
 8009e48:	edd3 6a00 	vldr	s13, [r3]
 8009e4c:	4b13      	ldr	r3, [pc, #76]	; (8009e9c <SlalomRight+0x3f4>)
 8009e4e:	689b      	ldr	r3, [r3, #8]
 8009e50:	ee07 3a90 	vmov	s15, r3
 8009e54:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009e58:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8009e5c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009e60:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009e64:	ee17 2a90 	vmov	r2, s15
 8009e68:	4b0c      	ldr	r3, [pc, #48]	; (8009e9c <SlalomRight+0x3f4>)
 8009e6a:	609a      	str	r2, [r3, #8]
//	alpha = alpha_turnangleang1;
//	alpha = 0angleang2;
//	alpha = -alpha_turnangleang3;
//
//	folv_turn;
}
 8009e6c:	bf00      	nop
 8009e6e:	372c      	adds	r7, #44	; 0x2c
 8009e70:	46bd      	mov	sp, r7
 8009e72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e76:	bf00      	nop
 8009e78:	317249d5 	.word	0x317249d5
 8009e7c:	3f502de0 	.word	0x3f502de0
 8009e80:	54442d18 	.word	0x54442d18
 8009e84:	3ff921fb 	.word	0x3ff921fb
 8009e88:	20000400 	.word	0x20000400
 8009e8c:	200004a0 	.word	0x200004a0
 8009e90:	20000478 	.word	0x20000478
 8009e94:	20000474 	.word	0x20000474
 8009e98:	20000430 	.word	0x20000430
 8009e9c:	2000044c 	.word	0x2000044c
 8009ea0:	20000404 	.word	0x20000404
 8009ea4:	00000000 	.word	0x00000000

08009ea8 <SlalomLeft>:
void SlalomLeft()	//
{
 8009ea8:	b5b0      	push	{r4, r5, r7, lr}
 8009eaa:	b08a      	sub	sp, #40	; 0x28
 8009eac:	af00      	add	r7, sp, #0
	//
	//keep
	Pos.Act = slalom;
 8009eae:	4b9e      	ldr	r3, [pc, #632]	; (800a128 <SlalomLeft+0x280>)
 8009eb0:	2202      	movs	r2, #2
 8009eb2:	711a      	strb	r2, [r3, #4]
	ControlWall();
 8009eb4:	f7ff f910 	bl	80090d8 <ControlWall>
	//
	//

	// 

	float v_turn = ExploreVelocity;       //
 8009eb8:	4b9c      	ldr	r3, [pc, #624]	; (800a12c <SlalomLeft+0x284>)
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	627b      	str	r3, [r7, #36]	; 0x24
	float pre = 4;         //
 8009ebe:	f04f 4381 	mov.w	r3, #1082130432	; 0x40800000
 8009ec2:	623b      	str	r3, [r7, #32]
	float fol = 6;         //
 8009ec4:	4b9a      	ldr	r3, [pc, #616]	; (800a130 <SlalomLeft+0x288>)
 8009ec6:	61fb      	str	r3, [r7, #28]
	float alpha_turn = -0.0115;//125;//125;//16;//0.015*13;  //
 8009ec8:	4b9a      	ldr	r3, [pc, #616]	; (800a134 <SlalomLeft+0x28c>)
 8009eca:	61bb      	str	r3, [r7, #24]
	float ang1 = 30*M_PI/180;         //0ang1
 8009ecc:	4b9a      	ldr	r3, [pc, #616]	; (800a138 <SlalomLeft+0x290>)
 8009ece:	617b      	str	r3, [r7, #20]
	float ang2 = 60*M_PI/180;         //ang1ang2
 8009ed0:	4b9a      	ldr	r3, [pc, #616]	; (800a13c <SlalomLeft+0x294>)
 8009ed2:	613b      	str	r3, [r7, #16]
	float ang3 = 90*M_PI/180;         //ang2ang3
 8009ed4:	4b9a      	ldr	r3, [pc, #616]	; (800a140 <SlalomLeft+0x298>)
 8009ed6:	60fb      	str	r3, [r7, #12]
	//

	int now_pulse;
	//if
	//static0
	now_pulse = TotalPulseLeft + TotalPulseRight;	//
 8009ed8:	4b9a      	ldr	r3, [pc, #616]	; (800a144 <SlalomLeft+0x29c>)
 8009eda:	ed93 7a00 	vldr	s14, [r3]
 8009ede:	4b9a      	ldr	r3, [pc, #616]	; (800a148 <SlalomLeft+0x2a0>)
 8009ee0:	edd3 7a00 	vldr	s15, [r3]
 8009ee4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009ee8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009eec:	ee17 3a90 	vmov	r3, s15
 8009ef0:	60bb      	str	r3, [r7, #8]
	while( now_pulse + (2*pre/MM_PER_PULSE) > (TotalPulseLeft + TotalPulseRight) ) //
 8009ef2:	e00a      	b.n	8009f0a <SlalomLeft+0x62>
	{
			//velocity_ctrl_flag = 1;
			TargetAngularV = 0;
 8009ef4:	4b95      	ldr	r3, [pc, #596]	; (800a14c <SlalomLeft+0x2a4>)
 8009ef6:	f04f 0200 	mov.w	r2, #0
 8009efa:	601a      	str	r2, [r3, #0]
			AngularAcceleration = 0;
 8009efc:	4b94      	ldr	r3, [pc, #592]	; (800a150 <SlalomLeft+0x2a8>)
 8009efe:	f04f 0200 	mov.w	r2, #0
 8009f02:	601a      	str	r2, [r3, #0]
			TargetVelocityBody = v_turn;
 8009f04:	4a93      	ldr	r2, [pc, #588]	; (800a154 <SlalomLeft+0x2ac>)
 8009f06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f08:	6013      	str	r3, [r2, #0]
	while( now_pulse + (2*pre/MM_PER_PULSE) > (TotalPulseLeft + TotalPulseRight) ) //
 8009f0a:	68b8      	ldr	r0, [r7, #8]
 8009f0c:	f7fe fa42 	bl	8008394 <__aeabi_i2d>
 8009f10:	4604      	mov	r4, r0
 8009f12:	460d      	mov	r5, r1
 8009f14:	edd7 7a08 	vldr	s15, [r7, #32]
 8009f18:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8009f1c:	ee17 0a90 	vmov	r0, s15
 8009f20:	f7fe fa4a 	bl	80083b8 <__aeabi_f2d>
 8009f24:	a37c      	add	r3, pc, #496	; (adr r3, 800a118 <SlalomLeft+0x270>)
 8009f26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f2a:	f7fe fbc7 	bl	80086bc <__aeabi_ddiv>
 8009f2e:	4602      	mov	r2, r0
 8009f30:	460b      	mov	r3, r1
 8009f32:	4620      	mov	r0, r4
 8009f34:	4629      	mov	r1, r5
 8009f36:	f7fe f8e1 	bl	80080fc <__adddf3>
 8009f3a:	4603      	mov	r3, r0
 8009f3c:	460c      	mov	r4, r1
 8009f3e:	4625      	mov	r5, r4
 8009f40:	461c      	mov	r4, r3
 8009f42:	4b80      	ldr	r3, [pc, #512]	; (800a144 <SlalomLeft+0x29c>)
 8009f44:	ed93 7a00 	vldr	s14, [r3]
 8009f48:	4b7f      	ldr	r3, [pc, #508]	; (800a148 <SlalomLeft+0x2a0>)
 8009f4a:	edd3 7a00 	vldr	s15, [r3]
 8009f4e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009f52:	ee17 0a90 	vmov	r0, s15
 8009f56:	f7fe fa2f 	bl	80083b8 <__aeabi_f2d>
 8009f5a:	4602      	mov	r2, r0
 8009f5c:	460b      	mov	r3, r1
 8009f5e:	4620      	mov	r0, r4
 8009f60:	4629      	mov	r1, r5
 8009f62:	f7fe fd11 	bl	8008988 <__aeabi_dcmpgt>
 8009f66:	4603      	mov	r3, r0
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d1c3      	bne.n	8009ef4 <SlalomLeft+0x4c>

			////printf("1\r\n");
	}


	float start_angle = Angle;
 8009f6c:	4b7a      	ldr	r3, [pc, #488]	; (800a158 <SlalomLeft+0x2b0>)
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	607b      	str	r3, [r7, #4]
	while(start_angle - ang1 < Angle)
 8009f72:	e005      	b.n	8009f80 <SlalomLeft+0xd8>
	{

			//velocity_ctrl_flag = 1;
			//
			//alpha_flag = 1;
			AngularAcceleration = alpha_turn;
 8009f74:	4a76      	ldr	r2, [pc, #472]	; (800a150 <SlalomLeft+0x2a8>)
 8009f76:	69bb      	ldr	r3, [r7, #24]
 8009f78:	6013      	str	r3, [r2, #0]
			TargetVelocityBody = v_turn;
 8009f7a:	4a76      	ldr	r2, [pc, #472]	; (800a154 <SlalomLeft+0x2ac>)
 8009f7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f7e:	6013      	str	r3, [r2, #0]
	while(start_angle - ang1 < Angle)
 8009f80:	ed97 7a01 	vldr	s14, [r7, #4]
 8009f84:	edd7 7a05 	vldr	s15, [r7, #20]
 8009f88:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009f8c:	4b72      	ldr	r3, [pc, #456]	; (800a158 <SlalomLeft+0x2b0>)
 8009f8e:	edd3 7a00 	vldr	s15, [r3]
 8009f92:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009f96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009f9a:	d4eb      	bmi.n	8009f74 <SlalomLeft+0xcc>

			//printf("1\r\n");
	}
	AngularAcceleration = 0;
 8009f9c:	4b6c      	ldr	r3, [pc, #432]	; (800a150 <SlalomLeft+0x2a8>)
 8009f9e:	f04f 0200 	mov.w	r2, #0
 8009fa2:	601a      	str	r2, [r3, #0]
	//alpha_flag = 0;

	while(start_angle - ang2 < Angle)
 8009fa4:	e006      	b.n	8009fb4 <SlalomLeft+0x10c>
	{
			//velocity_ctrl_flag = 1;
			TargetAngularV = TargetAngularV;
 8009fa6:	4b69      	ldr	r3, [pc, #420]	; (800a14c <SlalomLeft+0x2a4>)
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	4a68      	ldr	r2, [pc, #416]	; (800a14c <SlalomLeft+0x2a4>)
 8009fac:	6013      	str	r3, [r2, #0]
			TargetVelocityBody = v_turn;
 8009fae:	4a69      	ldr	r2, [pc, #420]	; (800a154 <SlalomLeft+0x2ac>)
 8009fb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fb2:	6013      	str	r3, [r2, #0]
	while(start_angle - ang2 < Angle)
 8009fb4:	ed97 7a01 	vldr	s14, [r7, #4]
 8009fb8:	edd7 7a04 	vldr	s15, [r7, #16]
 8009fbc:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009fc0:	4b65      	ldr	r3, [pc, #404]	; (800a158 <SlalomLeft+0x2b0>)
 8009fc2:	edd3 7a00 	vldr	s15, [r3]
 8009fc6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009fca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009fce:	d4ea      	bmi.n	8009fa6 <SlalomLeft+0xfe>
			////printf("\r\n");
	}

	while( start_angle - ang3 < Angle)
 8009fd0:	e016      	b.n	800a000 <SlalomLeft+0x158>
	{

			//velocity_ctrl_flag = 1;
			//alpha_flag = 2;
			AngularAcceleration = -alpha_turn;
 8009fd2:	edd7 7a06 	vldr	s15, [r7, #24]
 8009fd6:	eef1 7a67 	vneg.f32	s15, s15
 8009fda:	4b5d      	ldr	r3, [pc, #372]	; (800a150 <SlalomLeft+0x2a8>)
 8009fdc:	edc3 7a00 	vstr	s15, [r3]
			if(TargetAngularV > 0)
 8009fe0:	4b5a      	ldr	r3, [pc, #360]	; (800a14c <SlalomLeft+0x2a4>)
 8009fe2:	edd3 7a00 	vldr	s15, [r3]
 8009fe6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009fea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009fee:	dd04      	ble.n	8009ffa <SlalomLeft+0x152>
			{
				TargetAngularV = 0;
 8009ff0:	4b56      	ldr	r3, [pc, #344]	; (800a14c <SlalomLeft+0x2a4>)
 8009ff2:	f04f 0200 	mov.w	r2, #0
 8009ff6:	601a      	str	r2, [r3, #0]
				break;
 8009ff8:	e010      	b.n	800a01c <SlalomLeft+0x174>
			}
			TargetVelocityBody = v_turn;
 8009ffa:	4a56      	ldr	r2, [pc, #344]	; (800a154 <SlalomLeft+0x2ac>)
 8009ffc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ffe:	6013      	str	r3, [r2, #0]
	while( start_angle - ang3 < Angle)
 800a000:	ed97 7a01 	vldr	s14, [r7, #4]
 800a004:	edd7 7a03 	vldr	s15, [r7, #12]
 800a008:	ee37 7a67 	vsub.f32	s14, s14, s15
 800a00c:	4b52      	ldr	r3, [pc, #328]	; (800a158 <SlalomLeft+0x2b0>)
 800a00e:	edd3 7a00 	vldr	s15, [r3]
 800a012:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a016:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a01a:	d4da      	bmi.n	8009fd2 <SlalomLeft+0x12a>
			//printf("2\r\n");
	}
	//alpha_flag = 0;
	AngularAcceleration = 0;
 800a01c:	4b4c      	ldr	r3, [pc, #304]	; (800a150 <SlalomLeft+0x2a8>)
 800a01e:	f04f 0200 	mov.w	r2, #0
 800a022:	601a      	str	r2, [r3, #0]
	TargetAngularV = 0;
 800a024:	4b49      	ldr	r3, [pc, #292]	; (800a14c <SlalomLeft+0x2a4>)
 800a026:	f04f 0200 	mov.w	r2, #0
 800a02a:	601a      	str	r2, [r3, #0]
	now_pulse = TotalPulseLeft + TotalPulseRight;
 800a02c:	4b45      	ldr	r3, [pc, #276]	; (800a144 <SlalomLeft+0x29c>)
 800a02e:	ed93 7a00 	vldr	s14, [r3]
 800a032:	4b45      	ldr	r3, [pc, #276]	; (800a148 <SlalomLeft+0x2a0>)
 800a034:	edd3 7a00 	vldr	s15, [r3]
 800a038:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a03c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a040:	ee17 3a90 	vmov	r3, s15
 800a044:	60bb      	str	r3, [r7, #8]
	while( now_pulse + (2*fol/MM_PER_PULSE) > (TotalPulseLeft + TotalPulseRight) )
 800a046:	e006      	b.n	800a056 <SlalomLeft+0x1ae>
	{
			//velocity_ctrl_flag = 1;
			TargetAngularV = 0;
 800a048:	4b40      	ldr	r3, [pc, #256]	; (800a14c <SlalomLeft+0x2a4>)
 800a04a:	f04f 0200 	mov.w	r2, #0
 800a04e:	601a      	str	r2, [r3, #0]
			TargetVelocityBody = v_turn;
 800a050:	4a40      	ldr	r2, [pc, #256]	; (800a154 <SlalomLeft+0x2ac>)
 800a052:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a054:	6013      	str	r3, [r2, #0]
	while( now_pulse + (2*fol/MM_PER_PULSE) > (TotalPulseLeft + TotalPulseRight) )
 800a056:	68b8      	ldr	r0, [r7, #8]
 800a058:	f7fe f99c 	bl	8008394 <__aeabi_i2d>
 800a05c:	4604      	mov	r4, r0
 800a05e:	460d      	mov	r5, r1
 800a060:	edd7 7a07 	vldr	s15, [r7, #28]
 800a064:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800a068:	ee17 0a90 	vmov	r0, s15
 800a06c:	f7fe f9a4 	bl	80083b8 <__aeabi_f2d>
 800a070:	a329      	add	r3, pc, #164	; (adr r3, 800a118 <SlalomLeft+0x270>)
 800a072:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a076:	f7fe fb21 	bl	80086bc <__aeabi_ddiv>
 800a07a:	4602      	mov	r2, r0
 800a07c:	460b      	mov	r3, r1
 800a07e:	4620      	mov	r0, r4
 800a080:	4629      	mov	r1, r5
 800a082:	f7fe f83b 	bl	80080fc <__adddf3>
 800a086:	4603      	mov	r3, r0
 800a088:	460c      	mov	r4, r1
 800a08a:	4625      	mov	r5, r4
 800a08c:	461c      	mov	r4, r3
 800a08e:	4b2d      	ldr	r3, [pc, #180]	; (800a144 <SlalomLeft+0x29c>)
 800a090:	ed93 7a00 	vldr	s14, [r3]
 800a094:	4b2c      	ldr	r3, [pc, #176]	; (800a148 <SlalomLeft+0x2a0>)
 800a096:	edd3 7a00 	vldr	s15, [r3]
 800a09a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a09e:	ee17 0a90 	vmov	r0, s15
 800a0a2:	f7fe f989 	bl	80083b8 <__aeabi_f2d>
 800a0a6:	4602      	mov	r2, r0
 800a0a8:	460b      	mov	r3, r1
 800a0aa:	4620      	mov	r0, r4
 800a0ac:	4629      	mov	r1, r5
 800a0ae:	f7fe fc6b 	bl	8008988 <__aeabi_dcmpgt>
 800a0b2:	4603      	mov	r3, r0
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	d1c7      	bne.n	800a048 <SlalomLeft+0x1a0>
			//printf("2\r\n");
	}
	TargetAngle += -90*M_PI/180;
 800a0b8:	4b28      	ldr	r3, [pc, #160]	; (800a15c <SlalomLeft+0x2b4>)
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	4618      	mov	r0, r3
 800a0be:	f7fe f97b 	bl	80083b8 <__aeabi_f2d>
 800a0c2:	a317      	add	r3, pc, #92	; (adr r3, 800a120 <SlalomLeft+0x278>)
 800a0c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0c8:	f7fe f816 	bl	80080f8 <__aeabi_dsub>
 800a0cc:	4603      	mov	r3, r0
 800a0ce:	460c      	mov	r4, r1
 800a0d0:	4618      	mov	r0, r3
 800a0d2:	4621      	mov	r1, r4
 800a0d4:	f7fe fcc0 	bl	8008a58 <__aeabi_d2f>
 800a0d8:	4602      	mov	r2, r0
 800a0da:	4b20      	ldr	r3, [pc, #128]	; (800a15c <SlalomLeft+0x2b4>)
 800a0dc:	601a      	str	r2, [r3, #0]
	KeepPulse[BODY] += TotalPulseBody - KeepPulse[BODY];
 800a0de:	4b20      	ldr	r3, [pc, #128]	; (800a160 <SlalomLeft+0x2b8>)
 800a0e0:	689b      	ldr	r3, [r3, #8]
 800a0e2:	ee07 3a90 	vmov	s15, r3
 800a0e6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a0ea:	4b1e      	ldr	r3, [pc, #120]	; (800a164 <SlalomLeft+0x2bc>)
 800a0ec:	edd3 6a00 	vldr	s13, [r3]
 800a0f0:	4b1b      	ldr	r3, [pc, #108]	; (800a160 <SlalomLeft+0x2b8>)
 800a0f2:	689b      	ldr	r3, [r3, #8]
 800a0f4:	ee07 3a90 	vmov	s15, r3
 800a0f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a0fc:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800a100:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a104:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a108:	ee17 2a90 	vmov	r2, s15
 800a10c:	4b14      	ldr	r3, [pc, #80]	; (800a160 <SlalomLeft+0x2b8>)
 800a10e:	609a      	str	r2, [r3, #8]
//	alpha = alpha_turnangleang1;
//	alpha = 0angleang2;
//	alpha = -alpha_turnangleang3;
//
//	folv_turn;
}
 800a110:	bf00      	nop
 800a112:	3728      	adds	r7, #40	; 0x28
 800a114:	46bd      	mov	sp, r7
 800a116:	bdb0      	pop	{r4, r5, r7, pc}
 800a118:	317249d5 	.word	0x317249d5
 800a11c:	3f502de0 	.word	0x3f502de0
 800a120:	54442d18 	.word	0x54442d18
 800a124:	3ff921fb 	.word	0x3ff921fb
 800a128:	20000000 	.word	0x20000000
 800a12c:	20000468 	.word	0x20000468
 800a130:	40c00000 	.word	0x40c00000
 800a134:	bc3c6a7f 	.word	0xbc3c6a7f
 800a138:	3f060a92 	.word	0x3f060a92
 800a13c:	3f860a92 	.word	0x3f860a92
 800a140:	3fc90fdb 	.word	0x3fc90fdb
 800a144:	20000478 	.word	0x20000478
 800a148:	20000474 	.word	0x20000474
 800a14c:	20000400 	.word	0x20000400
 800a150:	20000428 	.word	0x20000428
 800a154:	200004a0 	.word	0x200004a0
 800a158:	20000258 	.word	0x20000258
 800a15c:	20000430 	.word	0x20000430
 800a160:	2000044c 	.word	0x2000044c
 800a164:	20000404 	.word	0x20000404

0800a168 <Accel>:
//
void Accel(float add_distance, float explore_speed)
{
 800a168:	b5b0      	push	{r4, r5, r7, lr}
 800a16a:	b084      	sub	sp, #16
 800a16c:	af00      	add	r7, sp, #0
 800a16e:	ed87 0a01 	vstr	s0, [r7, #4]
 800a172:	edc7 0a00 	vstr	s1, [r7]
	Pos.Act = accel;
 800a176:	4b4a      	ldr	r3, [pc, #296]	; (800a2a0 <Accel+0x138>)
 800a178:	2200      	movs	r2, #0
 800a17a:	711a      	strb	r2, [r3, #4]
	ControlWall();
 800a17c:	f7fe ffac 	bl	80090d8 <ControlWall>
	TargetAngularV = 0;
 800a180:	4b48      	ldr	r3, [pc, #288]	; (800a2a4 <Accel+0x13c>)
 800a182:	f04f 0200 	mov.w	r2, #0
 800a186:	601a      	str	r2, [r3, #0]
	float additional_speed=0;
 800a188:	f04f 0300 	mov.w	r3, #0
 800a18c:	60fb      	str	r3, [r7, #12]
	additional_speed = explore_speed - CurrentVelocity[BODY];
 800a18e:	4b46      	ldr	r3, [pc, #280]	; (800a2a8 <Accel+0x140>)
 800a190:	edd3 7a02 	vldr	s15, [r3, #8]
 800a194:	ed97 7a00 	vldr	s14, [r7]
 800a198:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a19c:	edc7 7a03 	vstr	s15, [r7, #12]
	// =  - 
	//0
	 //TotalPulseBody;
	Acceleration = T1*additional_speed*additional_speed / (2*add_distance);
 800a1a0:	68f8      	ldr	r0, [r7, #12]
 800a1a2:	f7fe f909 	bl	80083b8 <__aeabi_f2d>
 800a1a6:	a33a      	add	r3, pc, #232	; (adr r3, 800a290 <Accel+0x128>)
 800a1a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1ac:	f7fe f95c 	bl	8008468 <__aeabi_dmul>
 800a1b0:	4603      	mov	r3, r0
 800a1b2:	460c      	mov	r4, r1
 800a1b4:	4625      	mov	r5, r4
 800a1b6:	461c      	mov	r4, r3
 800a1b8:	68f8      	ldr	r0, [r7, #12]
 800a1ba:	f7fe f8fd 	bl	80083b8 <__aeabi_f2d>
 800a1be:	4602      	mov	r2, r0
 800a1c0:	460b      	mov	r3, r1
 800a1c2:	4620      	mov	r0, r4
 800a1c4:	4629      	mov	r1, r5
 800a1c6:	f7fe f94f 	bl	8008468 <__aeabi_dmul>
 800a1ca:	4603      	mov	r3, r0
 800a1cc:	460c      	mov	r4, r1
 800a1ce:	4625      	mov	r5, r4
 800a1d0:	461c      	mov	r4, r3
 800a1d2:	edd7 7a01 	vldr	s15, [r7, #4]
 800a1d6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800a1da:	ee17 0a90 	vmov	r0, s15
 800a1de:	f7fe f8eb 	bl	80083b8 <__aeabi_f2d>
 800a1e2:	4602      	mov	r2, r0
 800a1e4:	460b      	mov	r3, r1
 800a1e6:	4620      	mov	r0, r4
 800a1e8:	4629      	mov	r1, r5
 800a1ea:	f7fe fa67 	bl	80086bc <__aeabi_ddiv>
 800a1ee:	4603      	mov	r3, r0
 800a1f0:	460c      	mov	r4, r1
 800a1f2:	4618      	mov	r0, r3
 800a1f4:	4621      	mov	r1, r4
 800a1f6:	f7fe fc2f 	bl	8008a58 <__aeabi_d2f>
 800a1fa:	4602      	mov	r2, r0
 800a1fc:	4b2b      	ldr	r3, [pc, #172]	; (800a2ac <Accel+0x144>)
 800a1fe:	601a      	str	r2, [r3, #0]
	WallWarn();
 800a200:	f7fe ff5e 	bl	80090c0 <WallWarn>
	//printf("%d, %d\r\n",VelocityLeftOut,VelocityRightOut);
	int target_pulse = (int)(2*add_distance/MM_PER_PULSE);
 800a204:	edd7 7a01 	vldr	s15, [r7, #4]
 800a208:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800a20c:	ee17 0a90 	vmov	r0, s15
 800a210:	f7fe f8d2 	bl	80083b8 <__aeabi_f2d>
 800a214:	a320      	add	r3, pc, #128	; (adr r3, 800a298 <Accel+0x130>)
 800a216:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a21a:	f7fe fa4f 	bl	80086bc <__aeabi_ddiv>
 800a21e:	4603      	mov	r3, r0
 800a220:	460c      	mov	r4, r1
 800a222:	4618      	mov	r0, r3
 800a224:	4621      	mov	r1, r4
 800a226:	f7fe fbcf 	bl	80089c8 <__aeabi_d2iz>
 800a22a:	4603      	mov	r3, r0
 800a22c:	60bb      	str	r3, [r7, #8]

	//printf("%f, %f, %f\r\n",CurrentVelocity[LEFT],CurrentVelocity[RIGHT], Acceleration);
	//45mm90mm15000
	//90mm060000
	while( ( KeepPulse[BODY] + target_pulse) > ( TotalPulseBody ) )
 800a22e:	bf00      	nop
 800a230:	4b1f      	ldr	r3, [pc, #124]	; (800a2b0 <Accel+0x148>)
 800a232:	689a      	ldr	r2, [r3, #8]
 800a234:	68bb      	ldr	r3, [r7, #8]
 800a236:	4413      	add	r3, r2
 800a238:	ee07 3a90 	vmov	s15, r3
 800a23c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a240:	4b1c      	ldr	r3, [pc, #112]	; (800a2b4 <Accel+0x14c>)
 800a242:	edd3 7a00 	vldr	s15, [r3]
 800a246:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a24a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a24e:	dcef      	bgt.n	800a230 <Accel+0xc8>
			InitPulse((int*)(&(TIM4->CNT)), INITIAL_PULSE);
			KeepCounter[RIGHT] = INITIAL_PULSE;
		}
#endif
	}
	Acceleration = 0;
 800a250:	4b16      	ldr	r3, [pc, #88]	; (800a2ac <Accel+0x144>)
 800a252:	f04f 0200 	mov.w	r2, #0
 800a256:	601a      	str	r2, [r3, #0]
	KeepPulse[BODY] += target_pulse;
 800a258:	4b15      	ldr	r3, [pc, #84]	; (800a2b0 <Accel+0x148>)
 800a25a:	689a      	ldr	r2, [r3, #8]
 800a25c:	68bb      	ldr	r3, [r7, #8]
 800a25e:	4413      	add	r3, r2
 800a260:	4a13      	ldr	r2, [pc, #76]	; (800a2b0 <Accel+0x148>)
 800a262:	6093      	str	r3, [r2, #8]
	KeepPulse[LEFT] += target_pulse/2;
 800a264:	4b12      	ldr	r3, [pc, #72]	; (800a2b0 <Accel+0x148>)
 800a266:	681a      	ldr	r2, [r3, #0]
 800a268:	68bb      	ldr	r3, [r7, #8]
 800a26a:	0fd9      	lsrs	r1, r3, #31
 800a26c:	440b      	add	r3, r1
 800a26e:	105b      	asrs	r3, r3, #1
 800a270:	4413      	add	r3, r2
 800a272:	4a0f      	ldr	r2, [pc, #60]	; (800a2b0 <Accel+0x148>)
 800a274:	6013      	str	r3, [r2, #0]
	KeepPulse[RIGHT] += target_pulse/2;
 800a276:	4b0e      	ldr	r3, [pc, #56]	; (800a2b0 <Accel+0x148>)
 800a278:	685a      	ldr	r2, [r3, #4]
 800a27a:	68bb      	ldr	r3, [r7, #8]
 800a27c:	0fd9      	lsrs	r1, r3, #31
 800a27e:	440b      	add	r3, r1
 800a280:	105b      	asrs	r3, r3, #1
 800a282:	4413      	add	r3, r2
 800a284:	4a0a      	ldr	r2, [pc, #40]	; (800a2b0 <Accel+0x148>)
 800a286:	6053      	str	r3, [r2, #4]
	//
	//
//	float a_start = T1 * SEARCH_SPEED * SEARCH_SPEED /(2 * START_ACCEL_DISTANCE);
//	float a= T1 * SEARCH_SPEED * SEARCH_SPEED /(2 * ACCE_DECE_DISTANCE);
//	float a_curve = T1 * SEARCH_SPEED * SEARCH_SPEED * (90+TREAD_WIDTH)*(90+TREAD_WIDTH) /(2 * 2 * CURVE_DISTANCE*90*90);
}
 800a288:	bf00      	nop
 800a28a:	3710      	adds	r7, #16
 800a28c:	46bd      	mov	sp, r7
 800a28e:	bdb0      	pop	{r4, r5, r7, pc}
 800a290:	d2f1a9fc 	.word	0xd2f1a9fc
 800a294:	3f50624d 	.word	0x3f50624d
 800a298:	317249d5 	.word	0x317249d5
 800a29c:	3f502de0 	.word	0x3f502de0
 800a2a0:	20000000 	.word	0x20000000
 800a2a4:	20000400 	.word	0x20000400
 800a2a8:	20000440 	.word	0x20000440
 800a2ac:	2000042c 	.word	0x2000042c
 800a2b0:	2000044c 	.word	0x2000044c
 800a2b4:	20000404 	.word	0x20000404

0800a2b8 <Decel>:
void Decel(float dec_distance, float end_speed)
{
 800a2b8:	b5b0      	push	{r4, r5, r7, lr}
 800a2ba:	b084      	sub	sp, #16
 800a2bc:	af00      	add	r7, sp, #0
 800a2be:	ed87 0a01 	vstr	s0, [r7, #4]
 800a2c2:	edc7 0a00 	vstr	s1, [r7]
	Pos.Act = decel;
 800a2c6:	4b72      	ldr	r3, [pc, #456]	; (800a490 <Decel+0x1d8>)
 800a2c8:	2201      	movs	r2, #1
 800a2ca:	711a      	strb	r2, [r3, #4]
	//int keep_pulse = TotalPulseBody;
	float down_speed=0;
 800a2cc:	f04f 0300 	mov.w	r3, #0
 800a2d0:	60fb      	str	r3, [r7, #12]
	down_speed = CurrentVelocity[BODY] - end_speed;
 800a2d2:	4b70      	ldr	r3, [pc, #448]	; (800a494 <Decel+0x1dc>)
 800a2d4:	ed93 7a02 	vldr	s14, [r3, #8]
 800a2d8:	edd7 7a00 	vldr	s15, [r7]
 800a2dc:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a2e0:	edc7 7a03 	vstr	s15, [r7, #12]
	// =  - 
	//0
	Acceleration = -1 * (T1*down_speed*down_speed / (2*dec_distance) );
 800a2e4:	68f8      	ldr	r0, [r7, #12]
 800a2e6:	f7fe f867 	bl	80083b8 <__aeabi_f2d>
 800a2ea:	a365      	add	r3, pc, #404	; (adr r3, 800a480 <Decel+0x1c8>)
 800a2ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2f0:	f7fe f8ba 	bl	8008468 <__aeabi_dmul>
 800a2f4:	4603      	mov	r3, r0
 800a2f6:	460c      	mov	r4, r1
 800a2f8:	4625      	mov	r5, r4
 800a2fa:	461c      	mov	r4, r3
 800a2fc:	68f8      	ldr	r0, [r7, #12]
 800a2fe:	f7fe f85b 	bl	80083b8 <__aeabi_f2d>
 800a302:	4602      	mov	r2, r0
 800a304:	460b      	mov	r3, r1
 800a306:	4620      	mov	r0, r4
 800a308:	4629      	mov	r1, r5
 800a30a:	f7fe f8ad 	bl	8008468 <__aeabi_dmul>
 800a30e:	4603      	mov	r3, r0
 800a310:	460c      	mov	r4, r1
 800a312:	4625      	mov	r5, r4
 800a314:	461c      	mov	r4, r3
 800a316:	edd7 7a01 	vldr	s15, [r7, #4]
 800a31a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800a31e:	ee17 0a90 	vmov	r0, s15
 800a322:	f7fe f849 	bl	80083b8 <__aeabi_f2d>
 800a326:	4602      	mov	r2, r0
 800a328:	460b      	mov	r3, r1
 800a32a:	4620      	mov	r0, r4
 800a32c:	4629      	mov	r1, r5
 800a32e:	f7fe f9c5 	bl	80086bc <__aeabi_ddiv>
 800a332:	4603      	mov	r3, r0
 800a334:	460c      	mov	r4, r1
 800a336:	4618      	mov	r0, r3
 800a338:	4621      	mov	r1, r4
 800a33a:	f7fe fb8d 	bl	8008a58 <__aeabi_d2f>
 800a33e:	4603      	mov	r3, r0
 800a340:	ee07 3a90 	vmov	s15, r3
 800a344:	eef1 7a67 	vneg.f32	s15, s15
 800a348:	4b53      	ldr	r3, [pc, #332]	; (800a498 <Decel+0x1e0>)
 800a34a:	edc3 7a00 	vstr	s15, [r3]
	//printf("%f, %f, %f\r\n",CurrentVelocity[LEFT],CurrentVelocity[RIGHT], Acceleration);
	WallSafe();
 800a34e:	f7fe feab 	bl	80090a8 <WallSafe>
	ControlWall();
 800a352:	f7fe fec1 	bl	80090d8 <ControlWall>
	//
	int target_pulse = (int)(2*dec_distance/MM_PER_PULSE);
 800a356:	edd7 7a01 	vldr	s15, [r7, #4]
 800a35a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800a35e:	ee17 0a90 	vmov	r0, s15
 800a362:	f7fe f829 	bl	80083b8 <__aeabi_f2d>
 800a366:	a348      	add	r3, pc, #288	; (adr r3, 800a488 <Decel+0x1d0>)
 800a368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a36c:	f7fe f9a6 	bl	80086bc <__aeabi_ddiv>
 800a370:	4603      	mov	r3, r0
 800a372:	460c      	mov	r4, r1
 800a374:	4618      	mov	r0, r3
 800a376:	4621      	mov	r1, r4
 800a378:	f7fe fb26 	bl	80089c8 <__aeabi_d2iz>
 800a37c:	4603      	mov	r3, r0
 800a37e:	60bb      	str	r3, [r7, #8]
	//
		//while
		//
		//
	//KeepPulse[BODY]
	while( (	(Photo[FR]+Photo[FL]) < 3600) && ( KeepPulse[BODY] + target_pulse) > ( TotalPulseBody) )
 800a380:	e03e      	b.n	800a400 <Decel+0x148>
//			InitPulse((int*)(&(TIM4->CNT)), INITIAL_PULSE);
//			KeepCounter[RIGHT] = INITIAL_PULSE;
//		}
		//
		//ControlWall();
		if(TargetVelocityBody <= 0)
 800a382:	4b46      	ldr	r3, [pc, #280]	; (800a49c <Decel+0x1e4>)
 800a384:	edd3 7a00 	vldr	s15, [r3]
 800a388:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800a38c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a390:	d810      	bhi.n	800a3b4 <Decel+0xfc>
		{
			TargetVelocityBody = 0;
 800a392:	4b42      	ldr	r3, [pc, #264]	; (800a49c <Decel+0x1e4>)
 800a394:	f04f 0200 	mov.w	r2, #0
 800a398:	601a      	str	r2, [r3, #0]
			Acceleration = 0;
 800a39a:	4b3f      	ldr	r3, [pc, #252]	; (800a498 <Decel+0x1e0>)
 800a39c:	f04f 0200 	mov.w	r2, #0
 800a3a0:	601a      	str	r2, [r3, #0]
			TargetAngularV = 0;
 800a3a2:	4b3f      	ldr	r3, [pc, #252]	; (800a4a0 <Decel+0x1e8>)
 800a3a4:	f04f 0200 	mov.w	r2, #0
 800a3a8:	601a      	str	r2, [r3, #0]
			AngularAcceleration = 0;
 800a3aa:	4b3e      	ldr	r3, [pc, #248]	; (800a4a4 <Decel+0x1ec>)
 800a3ac:	f04f 0200 	mov.w	r2, #0
 800a3b0:	601a      	str	r2, [r3, #0]
			break;
 800a3b2:	e044      	b.n	800a43e <Decel+0x186>
		}
		if(KeepPulse[BODY] + (target_pulse/2) < TotalPulseBody )
 800a3b4:	4b3c      	ldr	r3, [pc, #240]	; (800a4a8 <Decel+0x1f0>)
 800a3b6:	689a      	ldr	r2, [r3, #8]
 800a3b8:	68bb      	ldr	r3, [r7, #8]
 800a3ba:	0fd9      	lsrs	r1, r3, #31
 800a3bc:	440b      	add	r3, r1
 800a3be:	105b      	asrs	r3, r3, #1
 800a3c0:	4413      	add	r3, r2
 800a3c2:	ee07 3a90 	vmov	s15, r3
 800a3c6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a3ca:	4b38      	ldr	r3, [pc, #224]	; (800a4ac <Decel+0x1f4>)
 800a3cc:	edd3 7a00 	vldr	s15, [r3]
 800a3d0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a3d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a3d8:	d400      	bmi.n	800a3dc <Decel+0x124>
 800a3da:	e011      	b.n	800a400 <Decel+0x148>
		{
			WallWarn();
 800a3dc:	f7fe fe70 	bl	80090c0 <WallWarn>
			//ControlWall();
			PIDChangeFlag(L_WALL_PID, 0);
 800a3e0:	2100      	movs	r1, #0
 800a3e2:	2002      	movs	r0, #2
 800a3e4:	f002 f888 	bl	800c4f8 <PIDChangeFlag>
			PIDChangeFlag(R_WALL_PID, 0);
 800a3e8:	2100      	movs	r1, #0
 800a3ea:	2003      	movs	r0, #3
 800a3ec:	f002 f884 	bl	800c4f8 <PIDChangeFlag>
			PIDChangeFlag(D_WALL_PID, 0);
 800a3f0:	2100      	movs	r1, #0
 800a3f2:	2001      	movs	r0, #1
 800a3f4:	f002 f880 	bl	800c4f8 <PIDChangeFlag>
			PIDChangeFlag( A_VELO_PID , 1);
 800a3f8:	2101      	movs	r1, #1
 800a3fa:	2000      	movs	r0, #0
 800a3fc:	f002 f87c 	bl	800c4f8 <PIDChangeFlag>
	while( (	(Photo[FR]+Photo[FL]) < 3600) && ( KeepPulse[BODY] + target_pulse) > ( TotalPulseBody) )
 800a400:	4b2b      	ldr	r3, [pc, #172]	; (800a4b0 <Decel+0x1f8>)
 800a402:	ed93 7a03 	vldr	s14, [r3, #12]
 800a406:	4b2a      	ldr	r3, [pc, #168]	; (800a4b0 <Decel+0x1f8>)
 800a408:	edd3 7a00 	vldr	s15, [r3]
 800a40c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a410:	ed9f 7a28 	vldr	s14, [pc, #160]	; 800a4b4 <Decel+0x1fc>
 800a414:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a418:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a41c:	d50f      	bpl.n	800a43e <Decel+0x186>
 800a41e:	4b22      	ldr	r3, [pc, #136]	; (800a4a8 <Decel+0x1f0>)
 800a420:	689a      	ldr	r2, [r3, #8]
 800a422:	68bb      	ldr	r3, [r7, #8]
 800a424:	4413      	add	r3, r2
 800a426:	ee07 3a90 	vmov	s15, r3
 800a42a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a42e:	4b1f      	ldr	r3, [pc, #124]	; (800a4ac <Decel+0x1f4>)
 800a430:	edd3 7a00 	vldr	s15, [r3]
 800a434:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a438:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a43c:	dca1      	bgt.n	800a382 <Decel+0xca>

		}


	}
	WaitStopAndReset();
 800a43e:	f7fe ff5f 	bl	8009300 <WaitStopAndReset>
	KeepPulse[BODY] += target_pulse;
 800a442:	4b19      	ldr	r3, [pc, #100]	; (800a4a8 <Decel+0x1f0>)
 800a444:	689a      	ldr	r2, [r3, #8]
 800a446:	68bb      	ldr	r3, [r7, #8]
 800a448:	4413      	add	r3, r2
 800a44a:	4a17      	ldr	r2, [pc, #92]	; (800a4a8 <Decel+0x1f0>)
 800a44c:	6093      	str	r3, [r2, #8]
	KeepPulse[LEFT] += target_pulse/2;
 800a44e:	4b16      	ldr	r3, [pc, #88]	; (800a4a8 <Decel+0x1f0>)
 800a450:	681a      	ldr	r2, [r3, #0]
 800a452:	68bb      	ldr	r3, [r7, #8]
 800a454:	0fd9      	lsrs	r1, r3, #31
 800a456:	440b      	add	r3, r1
 800a458:	105b      	asrs	r3, r3, #1
 800a45a:	4413      	add	r3, r2
 800a45c:	4a12      	ldr	r2, [pc, #72]	; (800a4a8 <Decel+0x1f0>)
 800a45e:	6013      	str	r3, [r2, #0]
	KeepPulse[RIGHT] += target_pulse/2;
 800a460:	4b11      	ldr	r3, [pc, #68]	; (800a4a8 <Decel+0x1f0>)
 800a462:	685a      	ldr	r2, [r3, #4]
 800a464:	68bb      	ldr	r3, [r7, #8]
 800a466:	0fd9      	lsrs	r1, r3, #31
 800a468:	440b      	add	r3, r1
 800a46a:	105b      	asrs	r3, r3, #1
 800a46c:	4413      	add	r3, r2
 800a46e:	4a0e      	ldr	r2, [pc, #56]	; (800a4a8 <Decel+0x1f0>)
 800a470:	6053      	str	r3, [r2, #4]


}
 800a472:	bf00      	nop
 800a474:	3710      	adds	r7, #16
 800a476:	46bd      	mov	sp, r7
 800a478:	bdb0      	pop	{r4, r5, r7, pc}
 800a47a:	bf00      	nop
 800a47c:	f3af 8000 	nop.w
 800a480:	d2f1a9fc 	.word	0xd2f1a9fc
 800a484:	3f50624d 	.word	0x3f50624d
 800a488:	317249d5 	.word	0x317249d5
 800a48c:	3f502de0 	.word	0x3f502de0
 800a490:	20000000 	.word	0x20000000
 800a494:	20000440 	.word	0x20000440
 800a498:	2000042c 	.word	0x2000042c
 800a49c:	200004a0 	.word	0x200004a0
 800a4a0:	20000400 	.word	0x20000400
 800a4a4:	20000428 	.word	0x20000428
 800a4a8:	2000044c 	.word	0x2000044c
 800a4ac:	20000404 	.word	0x20000404
 800a4b0:	20000458 	.word	0x20000458
 800a4b4:	45610000 	.word	0x45610000

0800a4b8 <Calib>:
//
//
void Calib(int distance)
{
 800a4b8:	b590      	push	{r4, r7, lr}
 800a4ba:	b085      	sub	sp, #20
 800a4bc:	af00      	add	r7, sp, #0
 800a4be:	6078      	str	r0, [r7, #4]
	//Pos.
	int target_pulse = (int)(2*distance/MM_PER_PULSE);
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	005b      	lsls	r3, r3, #1
 800a4c4:	4618      	mov	r0, r3
 800a4c6:	f7fd ff65 	bl	8008394 <__aeabi_i2d>
 800a4ca:	a333      	add	r3, pc, #204	; (adr r3, 800a598 <Calib+0xe0>)
 800a4cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4d0:	f7fe f8f4 	bl	80086bc <__aeabi_ddiv>
 800a4d4:	4603      	mov	r3, r0
 800a4d6:	460c      	mov	r4, r1
 800a4d8:	4618      	mov	r0, r3
 800a4da:	4621      	mov	r1, r4
 800a4dc:	f7fe fa74 	bl	80089c8 <__aeabi_d2iz>
 800a4e0:	4603      	mov	r3, r0
 800a4e2:	60fb      	str	r3, [r7, #12]
	//int keep_pulse = TotalPulseBody+target_pulse;
	if(target_pulse > 0)
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	dd1d      	ble.n	800a526 <Calib+0x6e>
	{
		while( KeepPulse[BODY] + target_pulse > TotalPulseBody )
 800a4ea:	e006      	b.n	800a4fa <Calib+0x42>
		{
			Acceleration = 0;
 800a4ec:	4b24      	ldr	r3, [pc, #144]	; (800a580 <Calib+0xc8>)
 800a4ee:	f04f 0200 	mov.w	r2, #0
 800a4f2:	601a      	str	r2, [r3, #0]
			TargetVelocityBody = 70;
 800a4f4:	4b23      	ldr	r3, [pc, #140]	; (800a584 <Calib+0xcc>)
 800a4f6:	4a24      	ldr	r2, [pc, #144]	; (800a588 <Calib+0xd0>)
 800a4f8:	601a      	str	r2, [r3, #0]
		while( KeepPulse[BODY] + target_pulse > TotalPulseBody )
 800a4fa:	4b24      	ldr	r3, [pc, #144]	; (800a58c <Calib+0xd4>)
 800a4fc:	689a      	ldr	r2, [r3, #8]
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	4413      	add	r3, r2
 800a502:	ee07 3a90 	vmov	s15, r3
 800a506:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a50a:	4b21      	ldr	r3, [pc, #132]	; (800a590 <Calib+0xd8>)
 800a50c:	edd3 7a00 	vldr	s15, [r3]
 800a510:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a514:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a518:	dce8      	bgt.n	800a4ec <Calib+0x34>
		}
		KeepPulse[BODY] += target_pulse;
 800a51a:	4b1c      	ldr	r3, [pc, #112]	; (800a58c <Calib+0xd4>)
 800a51c:	689a      	ldr	r2, [r3, #8]
 800a51e:	68fb      	ldr	r3, [r7, #12]
 800a520:	4413      	add	r3, r2
 800a522:	4a1a      	ldr	r2, [pc, #104]	; (800a58c <Calib+0xd4>)
 800a524:	6093      	str	r3, [r2, #8]

	}
	if(target_pulse < 0 )
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	2b00      	cmp	r3, #0
 800a52a:	da1d      	bge.n	800a568 <Calib+0xb0>
	{
		while( KeepPulse[BODY] + target_pulse < TotalPulseBody )
 800a52c:	e006      	b.n	800a53c <Calib+0x84>
		{
			Acceleration = 0;
 800a52e:	4b14      	ldr	r3, [pc, #80]	; (800a580 <Calib+0xc8>)
 800a530:	f04f 0200 	mov.w	r2, #0
 800a534:	601a      	str	r2, [r3, #0]
			TargetVelocityBody = -70;
 800a536:	4b13      	ldr	r3, [pc, #76]	; (800a584 <Calib+0xcc>)
 800a538:	4a16      	ldr	r2, [pc, #88]	; (800a594 <Calib+0xdc>)
 800a53a:	601a      	str	r2, [r3, #0]
		while( KeepPulse[BODY] + target_pulse < TotalPulseBody )
 800a53c:	4b13      	ldr	r3, [pc, #76]	; (800a58c <Calib+0xd4>)
 800a53e:	689a      	ldr	r2, [r3, #8]
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	4413      	add	r3, r2
 800a544:	ee07 3a90 	vmov	s15, r3
 800a548:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a54c:	4b10      	ldr	r3, [pc, #64]	; (800a590 <Calib+0xd8>)
 800a54e:	edd3 7a00 	vldr	s15, [r3]
 800a552:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a556:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a55a:	d4e8      	bmi.n	800a52e <Calib+0x76>
		}
		KeepPulse[BODY] += target_pulse;
 800a55c:	4b0b      	ldr	r3, [pc, #44]	; (800a58c <Calib+0xd4>)
 800a55e:	689a      	ldr	r2, [r3, #8]
 800a560:	68fb      	ldr	r3, [r7, #12]
 800a562:	4413      	add	r3, r2
 800a564:	4a09      	ldr	r2, [pc, #36]	; (800a58c <Calib+0xd4>)
 800a566:	6093      	str	r3, [r2, #8]
	}
	TargetVelocityBody = 0;
 800a568:	4b06      	ldr	r3, [pc, #24]	; (800a584 <Calib+0xcc>)
 800a56a:	f04f 0200 	mov.w	r2, #0
 800a56e:	601a      	str	r2, [r3, #0]
	Acceleration = 0;
 800a570:	4b03      	ldr	r3, [pc, #12]	; (800a580 <Calib+0xc8>)
 800a572:	f04f 0200 	mov.w	r2, #0
 800a576:	601a      	str	r2, [r3, #0]
}
 800a578:	bf00      	nop
 800a57a:	3714      	adds	r7, #20
 800a57c:	46bd      	mov	sp, r7
 800a57e:	bd90      	pop	{r4, r7, pc}
 800a580:	2000042c 	.word	0x2000042c
 800a584:	200004a0 	.word	0x200004a0
 800a588:	428c0000 	.word	0x428c0000
 800a58c:	2000044c 	.word	0x2000044c
 800a590:	20000404 	.word	0x20000404
 800a594:	c28c0000 	.word	0xc28c0000
 800a598:	317249d5 	.word	0x317249d5
 800a59c:	3f502de0 	.word	0x3f502de0

0800a5a0 <Compensate>:
void Compensate()
{
 800a5a0:	b580      	push	{r7, lr}
 800a5a2:	af00      	add	r7, sp, #0
	//
	//Pos.
	Pos.Act = compensate;
 800a5a4:	4b06      	ldr	r3, [pc, #24]	; (800a5c0 <Compensate+0x20>)
 800a5a6:	2206      	movs	r2, #6
 800a5a8:	711a      	strb	r2, [r3, #4]
	//
	TargetPhoto[FL];

#else
	//
	ControlWall();
 800a5aa:	f7fe fd95 	bl	80090d8 <ControlWall>
	Calib(-50);
 800a5ae:	f06f 0031 	mvn.w	r0, #49	; 0x31
 800a5b2:	f7ff ff81 	bl	800a4b8 <Calib>
	HAL_Delay(250);
 800a5b6:	20fa      	movs	r0, #250	; 0xfa
 800a5b8:	f004 f8b8 	bl	800e72c <HAL_Delay>

//	Accel(7,-70);
//	Decel(7,0);
#endif

}
 800a5bc:	bf00      	nop
 800a5be:	bd80      	pop	{r7, pc}
 800a5c0:	20000000 	.word	0x20000000
 800a5c4:	00000000 	.word	0x00000000

0800a5c8 <GoStraight>:
void GoStraight(float move_distance,  float explore_speed, float accel)
{
 800a5c8:	b5b0      	push	{r4, r5, r7, lr}
 800a5ca:	b086      	sub	sp, #24
 800a5cc:	af00      	add	r7, sp, #0
 800a5ce:	ed87 0a03 	vstr	s0, [r7, #12]
 800a5d2:	edc7 0a02 	vstr	s1, [r7, #8]
 800a5d6:	ed87 1a01 	vstr	s2, [r7, #4]
	//explore_speed += accel;

	//
	//90
	//int keep_pulse = TotalPulseBody;
	int target_pulse = (int)(2*move_distance/MM_PER_PULSE);
 800a5da:	edd7 7a03 	vldr	s15, [r7, #12]
 800a5de:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800a5e2:	ee17 0a90 	vmov	r0, s15
 800a5e6:	f7fd fee7 	bl	80083b8 <__aeabi_f2d>
 800a5ea:	a35f      	add	r3, pc, #380	; (adr r3, 800a768 <GoStraight+0x1a0>)
 800a5ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5f0:	f7fe f864 	bl	80086bc <__aeabi_ddiv>
 800a5f4:	4603      	mov	r3, r0
 800a5f6:	460c      	mov	r4, r1
 800a5f8:	4618      	mov	r0, r3
 800a5fa:	4621      	mov	r1, r4
 800a5fc:	f7fe f9e4 	bl	80089c8 <__aeabi_d2iz>
 800a600:	4603      	mov	r3, r0
 800a602:	617b      	str	r3, [r7, #20]

	if(accel != 0) //
 800a604:	edd7 7a01 	vldr	s15, [r7, #4]
 800a608:	eef5 7a40 	vcmp.f32	s15, #0.0
 800a60c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a610:	d02a      	beq.n	800a668 <GoStraight+0xa0>
	{
		WallWarn();
 800a612:	f7fe fd55 	bl	80090c0 <WallWarn>
		ControlWall();
 800a616:	f7fe fd5f 	bl	80090d8 <ControlWall>
		Accel( move_distance/2 , explore_speed+accel);	//	//explore
 800a61a:	edd7 7a03 	vldr	s15, [r7, #12]
 800a61e:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800a622:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800a626:	ed97 7a02 	vldr	s14, [r7, #8]
 800a62a:	edd7 7a01 	vldr	s15, [r7, #4]
 800a62e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a632:	eef0 0a67 	vmov.f32	s1, s15
 800a636:	eeb0 0a66 	vmov.f32	s0, s13
 800a63a:	f7ff fd95 	bl	800a168 <Accel>
		while( ( KeepPulse[BODY] + (target_pulse/2)) > ( TotalPulseBody) )
 800a63e:	bf00      	nop
 800a640:	4b45      	ldr	r3, [pc, #276]	; (800a758 <GoStraight+0x190>)
 800a642:	689a      	ldr	r2, [r3, #8]
 800a644:	697b      	ldr	r3, [r7, #20]
 800a646:	0fd9      	lsrs	r1, r3, #31
 800a648:	440b      	add	r3, r1
 800a64a:	105b      	asrs	r3, r3, #1
 800a64c:	4413      	add	r3, r2
 800a64e:	ee07 3a90 	vmov	s15, r3
 800a652:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a656:	4b41      	ldr	r3, [pc, #260]	; (800a75c <GoStraight+0x194>)
 800a658:	edd3 7a00 	vldr	s15, [r3]
 800a65c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a660:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a664:	dcec      	bgt.n	800a640 <GoStraight+0x78>
 800a666:	e051      	b.n	800a70c <GoStraight+0x144>
	//		}
		}
	}
	else
	{
		Pos.Act = straight;
 800a668:	4b3d      	ldr	r3, [pc, #244]	; (800a760 <GoStraight+0x198>)
 800a66a:	2205      	movs	r2, #5
 800a66c:	711a      	strb	r2, [r3, #4]
		WallSafe();
 800a66e:	f7fe fd1b 	bl	80090a8 <WallSafe>
		ControlWall();
 800a672:	f7fe fd31 	bl	80090d8 <ControlWall>
		while( ( KeepPulse[BODY] +(target_pulse)) > ( TotalPulseBody) )
 800a676:	e039      	b.n	800a6ec <GoStraight+0x124>
		{
			//45mm
			//ControlWall();
			// <=   
			if(KeepPulse[BODY] + (target_pulse*0.4) < TotalPulseBody )
 800a678:	4b37      	ldr	r3, [pc, #220]	; (800a758 <GoStraight+0x190>)
 800a67a:	689b      	ldr	r3, [r3, #8]
 800a67c:	4618      	mov	r0, r3
 800a67e:	f7fd fe89 	bl	8008394 <__aeabi_i2d>
 800a682:	4604      	mov	r4, r0
 800a684:	460d      	mov	r5, r1
 800a686:	6978      	ldr	r0, [r7, #20]
 800a688:	f7fd fe84 	bl	8008394 <__aeabi_i2d>
 800a68c:	a330      	add	r3, pc, #192	; (adr r3, 800a750 <GoStraight+0x188>)
 800a68e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a692:	f7fd fee9 	bl	8008468 <__aeabi_dmul>
 800a696:	4602      	mov	r2, r0
 800a698:	460b      	mov	r3, r1
 800a69a:	4620      	mov	r0, r4
 800a69c:	4629      	mov	r1, r5
 800a69e:	f7fd fd2d 	bl	80080fc <__adddf3>
 800a6a2:	4603      	mov	r3, r0
 800a6a4:	460c      	mov	r4, r1
 800a6a6:	4625      	mov	r5, r4
 800a6a8:	461c      	mov	r4, r3
 800a6aa:	4b2c      	ldr	r3, [pc, #176]	; (800a75c <GoStraight+0x194>)
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	4618      	mov	r0, r3
 800a6b0:	f7fd fe82 	bl	80083b8 <__aeabi_f2d>
 800a6b4:	4602      	mov	r2, r0
 800a6b6:	460b      	mov	r3, r1
 800a6b8:	4620      	mov	r0, r4
 800a6ba:	4629      	mov	r1, r5
 800a6bc:	f7fe f946 	bl	800894c <__aeabi_dcmplt>
 800a6c0:	4603      	mov	r3, r0
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	d100      	bne.n	800a6c8 <GoStraight+0x100>
 800a6c6:	e011      	b.n	800a6ec <GoStraight+0x124>
			{
				WallWarn();
 800a6c8:	f7fe fcfa 	bl	80090c0 <WallWarn>
				PIDChangeFlag(L_WALL_PID, 0);
 800a6cc:	2100      	movs	r1, #0
 800a6ce:	2002      	movs	r0, #2
 800a6d0:	f001 ff12 	bl	800c4f8 <PIDChangeFlag>
				PIDChangeFlag(R_WALL_PID, 0);
 800a6d4:	2100      	movs	r1, #0
 800a6d6:	2003      	movs	r0, #3
 800a6d8:	f001 ff0e 	bl	800c4f8 <PIDChangeFlag>
				PIDChangeFlag(D_WALL_PID, 0);
 800a6dc:	2100      	movs	r1, #0
 800a6de:	2001      	movs	r0, #1
 800a6e0:	f001 ff0a 	bl	800c4f8 <PIDChangeFlag>
				PIDChangeFlag( A_VELO_PID , 1);
 800a6e4:	2101      	movs	r1, #1
 800a6e6:	2000      	movs	r0, #0
 800a6e8:	f001 ff06 	bl	800c4f8 <PIDChangeFlag>
		while( ( KeepPulse[BODY] +(target_pulse)) > ( TotalPulseBody) )
 800a6ec:	4b1a      	ldr	r3, [pc, #104]	; (800a758 <GoStraight+0x190>)
 800a6ee:	689a      	ldr	r2, [r3, #8]
 800a6f0:	697b      	ldr	r3, [r7, #20]
 800a6f2:	4413      	add	r3, r2
 800a6f4:	ee07 3a90 	vmov	s15, r3
 800a6f8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a6fc:	4b17      	ldr	r3, [pc, #92]	; (800a75c <GoStraight+0x194>)
 800a6fe:	edd3 7a00 	vldr	s15, [r3]
 800a702:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a706:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a70a:	dcb5      	bgt.n	800a678 <GoStraight+0xb0>
	//
	//printf("%f, %f, %f\r\n",CurrentVelocity[LEFT],CurrentVelocity[RIGHT], Acceleration);
//	int target_pulse = (int)(2*(move_distance/2)/MM_PER_PULSE);
//	int keep_pulse = TotalPulseBody;
	//WallWarn();
	Acceleration = 0;
 800a70c:	4b15      	ldr	r3, [pc, #84]	; (800a764 <GoStraight+0x19c>)
 800a70e:	f04f 0200 	mov.w	r2, #0
 800a712:	601a      	str	r2, [r3, #0]
	KeepPulse[BODY] += target_pulse;
 800a714:	4b10      	ldr	r3, [pc, #64]	; (800a758 <GoStraight+0x190>)
 800a716:	689a      	ldr	r2, [r3, #8]
 800a718:	697b      	ldr	r3, [r7, #20]
 800a71a:	4413      	add	r3, r2
 800a71c:	4a0e      	ldr	r2, [pc, #56]	; (800a758 <GoStraight+0x190>)
 800a71e:	6093      	str	r3, [r2, #8]
	KeepPulse[LEFT] += target_pulse/2;
 800a720:	4b0d      	ldr	r3, [pc, #52]	; (800a758 <GoStraight+0x190>)
 800a722:	681a      	ldr	r2, [r3, #0]
 800a724:	697b      	ldr	r3, [r7, #20]
 800a726:	0fd9      	lsrs	r1, r3, #31
 800a728:	440b      	add	r3, r1
 800a72a:	105b      	asrs	r3, r3, #1
 800a72c:	4413      	add	r3, r2
 800a72e:	4a0a      	ldr	r2, [pc, #40]	; (800a758 <GoStraight+0x190>)
 800a730:	6013      	str	r3, [r2, #0]
	KeepPulse[RIGHT] += target_pulse/2;
 800a732:	4b09      	ldr	r3, [pc, #36]	; (800a758 <GoStraight+0x190>)
 800a734:	685a      	ldr	r2, [r3, #4]
 800a736:	697b      	ldr	r3, [r7, #20]
 800a738:	0fd9      	lsrs	r1, r3, #31
 800a73a:	440b      	add	r3, r1
 800a73c:	105b      	asrs	r3, r3, #1
 800a73e:	4413      	add	r3, r2
 800a740:	4a05      	ldr	r2, [pc, #20]	; (800a758 <GoStraight+0x190>)
 800a742:	6053      	str	r3, [r2, #4]

	//U

	//

}
 800a744:	bf00      	nop
 800a746:	3718      	adds	r7, #24
 800a748:	46bd      	mov	sp, r7
 800a74a:	bdb0      	pop	{r4, r5, r7, pc}
 800a74c:	f3af 8000 	nop.w
 800a750:	9999999a 	.word	0x9999999a
 800a754:	3fd99999 	.word	0x3fd99999
 800a758:	2000044c 	.word	0x2000044c
 800a75c:	20000404 	.word	0x20000404
 800a760:	20000000 	.word	0x20000000
 800a764:	2000042c 	.word	0x2000042c
 800a768:	317249d5 	.word	0x317249d5
 800a76c:	3f502de0 	.word	0x3f502de0

0800a770 <TurnRight>:
void TurnRight(char mode)
{
 800a770:	b590      	push	{r4, r7, lr}
 800a772:	b083      	sub	sp, #12
 800a774:	af00      	add	r7, sp, #0
 800a776:	4603      	mov	r3, r0
 800a778:	71fb      	strb	r3, [r7, #7]
	//

	switch( mode )
 800a77a:	79fb      	ldrb	r3, [r7, #7]
 800a77c:	2b53      	cmp	r3, #83	; 0x53
 800a77e:	d032      	beq.n	800a7e6 <TurnRight+0x76>
 800a780:	2b54      	cmp	r3, #84	; 0x54
 800a782:	d000      	beq.n	800a786 <TurnRight+0x16>
	case 'S':
		//
		SlalomRight();
		break;
	default :
		break;
 800a784:	e032      	b.n	800a7ec <TurnRight+0x7c>
		Decel(45, 0);
 800a786:	eddf 0a1e 	vldr	s1, [pc, #120]	; 800a800 <TurnRight+0x90>
 800a78a:	ed9f 0a1e 	vldr	s0, [pc, #120]	; 800a804 <TurnRight+0x94>
 800a78e:	f7ff fd93 	bl	800a2b8 <Decel>
		Rotate( 90 , 2*M_PI);
 800a792:	eddf 0a1d 	vldr	s1, [pc, #116]	; 800a808 <TurnRight+0x98>
 800a796:	ed9f 0a1d 	vldr	s0, [pc, #116]	; 800a80c <TurnRight+0x9c>
 800a79a:	f7ff f8e1 	bl	8009960 <Rotate>
		TargetAngle += 90*M_PI/180;
 800a79e:	4b1c      	ldr	r3, [pc, #112]	; (800a810 <TurnRight+0xa0>)
 800a7a0:	681b      	ldr	r3, [r3, #0]
 800a7a2:	4618      	mov	r0, r3
 800a7a4:	f7fd fe08 	bl	80083b8 <__aeabi_f2d>
 800a7a8:	a313      	add	r3, pc, #76	; (adr r3, 800a7f8 <TurnRight+0x88>)
 800a7aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7ae:	f7fd fca5 	bl	80080fc <__adddf3>
 800a7b2:	4603      	mov	r3, r0
 800a7b4:	460c      	mov	r4, r1
 800a7b6:	4618      	mov	r0, r3
 800a7b8:	4621      	mov	r1, r4
 800a7ba:	f7fe f94d 	bl	8008a58 <__aeabi_d2f>
 800a7be:	4602      	mov	r2, r0
 800a7c0:	4b13      	ldr	r3, [pc, #76]	; (800a810 <TurnRight+0xa0>)
 800a7c2:	601a      	str	r2, [r3, #0]
		HAL_Delay(250);
 800a7c4:	20fa      	movs	r0, #250	; 0xfa
 800a7c6:	f003 ffb1 	bl	800e72c <HAL_Delay>
		PIDChangeFlag( A_VELO_PID , 1);
 800a7ca:	2101      	movs	r1, #1
 800a7cc:	2000      	movs	r0, #0
 800a7ce:	f001 fe93 	bl	800c4f8 <PIDChangeFlag>
		Accel(45, ExploreVelocity);
 800a7d2:	4b10      	ldr	r3, [pc, #64]	; (800a814 <TurnRight+0xa4>)
 800a7d4:	edd3 7a00 	vldr	s15, [r3]
 800a7d8:	eef0 0a67 	vmov.f32	s1, s15
 800a7dc:	ed9f 0a09 	vldr	s0, [pc, #36]	; 800a804 <TurnRight+0x94>
 800a7e0:	f7ff fcc2 	bl	800a168 <Accel>
		break;
 800a7e4:	e002      	b.n	800a7ec <TurnRight+0x7c>
		SlalomRight();
 800a7e6:	f7ff f95f 	bl	8009aa8 <SlalomRight>
		break;
 800a7ea:	bf00      	nop
	}


}
 800a7ec:	bf00      	nop
 800a7ee:	370c      	adds	r7, #12
 800a7f0:	46bd      	mov	sp, r7
 800a7f2:	bd90      	pop	{r4, r7, pc}
 800a7f4:	f3af 8000 	nop.w
 800a7f8:	54442d18 	.word	0x54442d18
 800a7fc:	3ff921fb 	.word	0x3ff921fb
 800a800:	00000000 	.word	0x00000000
 800a804:	42340000 	.word	0x42340000
 800a808:	40c90fdb 	.word	0x40c90fdb
 800a80c:	42b40000 	.word	0x42b40000
 800a810:	20000430 	.word	0x20000430
 800a814:	20000468 	.word	0x20000468

0800a818 <TurnLeft>:
void TurnLeft(char mode)
{
 800a818:	b590      	push	{r4, r7, lr}
 800a81a:	b083      	sub	sp, #12
 800a81c:	af00      	add	r7, sp, #0
 800a81e:	4603      	mov	r3, r0
 800a820:	71fb      	strb	r3, [r7, #7]
	//
	//
	//
	//

	switch( mode )
 800a822:	79fb      	ldrb	r3, [r7, #7]
 800a824:	2b53      	cmp	r3, #83	; 0x53
 800a826:	d032      	beq.n	800a88e <TurnLeft+0x76>
 800a828:	2b54      	cmp	r3, #84	; 0x54
 800a82a:	d000      	beq.n	800a82e <TurnLeft+0x16>
	case 'S':
		//
		SlalomLeft();
		break;
	default :
		break;
 800a82c:	e032      	b.n	800a894 <TurnLeft+0x7c>
		Decel(45, 0);
 800a82e:	eddf 0a1e 	vldr	s1, [pc, #120]	; 800a8a8 <TurnLeft+0x90>
 800a832:	ed9f 0a1e 	vldr	s0, [pc, #120]	; 800a8ac <TurnLeft+0x94>
 800a836:	f7ff fd3f 	bl	800a2b8 <Decel>
		Rotate( 90 , -2*M_PI);
 800a83a:	eddf 0a1d 	vldr	s1, [pc, #116]	; 800a8b0 <TurnLeft+0x98>
 800a83e:	ed9f 0a1d 	vldr	s0, [pc, #116]	; 800a8b4 <TurnLeft+0x9c>
 800a842:	f7ff f88d 	bl	8009960 <Rotate>
		TargetAngle += -90*M_PI/180;
 800a846:	4b1c      	ldr	r3, [pc, #112]	; (800a8b8 <TurnLeft+0xa0>)
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	4618      	mov	r0, r3
 800a84c:	f7fd fdb4 	bl	80083b8 <__aeabi_f2d>
 800a850:	a313      	add	r3, pc, #76	; (adr r3, 800a8a0 <TurnLeft+0x88>)
 800a852:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a856:	f7fd fc4f 	bl	80080f8 <__aeabi_dsub>
 800a85a:	4603      	mov	r3, r0
 800a85c:	460c      	mov	r4, r1
 800a85e:	4618      	mov	r0, r3
 800a860:	4621      	mov	r1, r4
 800a862:	f7fe f8f9 	bl	8008a58 <__aeabi_d2f>
 800a866:	4602      	mov	r2, r0
 800a868:	4b13      	ldr	r3, [pc, #76]	; (800a8b8 <TurnLeft+0xa0>)
 800a86a:	601a      	str	r2, [r3, #0]
		HAL_Delay(250);
 800a86c:	20fa      	movs	r0, #250	; 0xfa
 800a86e:	f003 ff5d 	bl	800e72c <HAL_Delay>
		PIDChangeFlag( A_VELO_PID , 1);
 800a872:	2101      	movs	r1, #1
 800a874:	2000      	movs	r0, #0
 800a876:	f001 fe3f 	bl	800c4f8 <PIDChangeFlag>
		Accel(45, ExploreVelocity);
 800a87a:	4b10      	ldr	r3, [pc, #64]	; (800a8bc <TurnLeft+0xa4>)
 800a87c:	edd3 7a00 	vldr	s15, [r3]
 800a880:	eef0 0a67 	vmov.f32	s1, s15
 800a884:	ed9f 0a09 	vldr	s0, [pc, #36]	; 800a8ac <TurnLeft+0x94>
 800a888:	f7ff fc6e 	bl	800a168 <Accel>
		break;
 800a88c:	e002      	b.n	800a894 <TurnLeft+0x7c>
		SlalomLeft();
 800a88e:	f7ff fb0b 	bl	8009ea8 <SlalomLeft>
		break;
 800a892:	bf00      	nop
	}

}
 800a894:	bf00      	nop
 800a896:	370c      	adds	r7, #12
 800a898:	46bd      	mov	sp, r7
 800a89a:	bd90      	pop	{r4, r7, pc}
 800a89c:	f3af 8000 	nop.w
 800a8a0:	54442d18 	.word	0x54442d18
 800a8a4:	3ff921fb 	.word	0x3ff921fb
 800a8a8:	00000000 	.word	0x00000000
 800a8ac:	42340000 	.word	0x42340000
 800a8b0:	c0c90fdb 	.word	0xc0c90fdb
 800a8b4:	42b40000 	.word	0x42b40000
 800a8b8:	20000430 	.word	0x20000430
 800a8bc:	20000468 	.word	0x20000468

0800a8c0 <GoBack>:
void GoBack()
{
 800a8c0:	b598      	push	{r3, r4, r7, lr}
 800a8c2:	af00      	add	r7, sp, #0
	//
	Decel(45, 0);
 800a8c4:	eddf 0a1a 	vldr	s1, [pc, #104]	; 800a930 <GoBack+0x70>
 800a8c8:	ed9f 0a1a 	vldr	s0, [pc, #104]	; 800a934 <GoBack+0x74>
 800a8cc:	f7ff fcf4 	bl	800a2b8 <Decel>
//	HAL_Delay(500);
	//
	//Compensate();
	//Calib();
	//
	Rotate(180, 2*M_PI);//
 800a8d0:	eddf 0a19 	vldr	s1, [pc, #100]	; 800a938 <GoBack+0x78>
 800a8d4:	ed9f 0a19 	vldr	s0, [pc, #100]	; 800a93c <GoBack+0x7c>
 800a8d8:	f7ff f842 	bl	8009960 <Rotate>
//	PIDReset(R_VELO_PID);
//	PIDReset(A_VELO_PID);
	//HAL_Delay(200);
	//Rotate(90, 2.5);
	//HAL_Delay(500);
	TargetAngle += 180*M_PI/180;
 800a8dc:	4b18      	ldr	r3, [pc, #96]	; (800a940 <GoBack+0x80>)
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	4618      	mov	r0, r3
 800a8e2:	f7fd fd69 	bl	80083b8 <__aeabi_f2d>
 800a8e6:	a310      	add	r3, pc, #64	; (adr r3, 800a928 <GoBack+0x68>)
 800a8e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8ec:	f7fd fc06 	bl	80080fc <__adddf3>
 800a8f0:	4603      	mov	r3, r0
 800a8f2:	460c      	mov	r4, r1
 800a8f4:	4618      	mov	r0, r3
 800a8f6:	4621      	mov	r1, r4
 800a8f8:	f7fe f8ae 	bl	8008a58 <__aeabi_d2f>
 800a8fc:	4602      	mov	r2, r0
 800a8fe:	4b10      	ldr	r3, [pc, #64]	; (800a940 <GoBack+0x80>)
 800a900:	601a      	str	r2, [r3, #0]
	//
//	PIDReset(L_VELO_PID);
//	PIDReset(R_VELO_PID);
//	PIDReset(A_VELO_PID);
	HAL_Delay(200);
 800a902:	20c8      	movs	r0, #200	; 0xc8
 800a904:	f003 ff12 	bl	800e72c <HAL_Delay>
	Compensate();
 800a908:	f7ff fe4a 	bl	800a5a0 <Compensate>
	//PIDChangeFlag( A_VELO_PID, 1);
	Accel(61.5, ExploreVelocity);
 800a90c:	4b0d      	ldr	r3, [pc, #52]	; (800a944 <GoBack+0x84>)
 800a90e:	edd3 7a00 	vldr	s15, [r3]
 800a912:	eef0 0a67 	vmov.f32	s1, s15
 800a916:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 800a948 <GoBack+0x88>
 800a91a:	f7ff fc25 	bl	800a168 <Accel>
	//

}
 800a91e:	bf00      	nop
 800a920:	bd98      	pop	{r3, r4, r7, pc}
 800a922:	bf00      	nop
 800a924:	f3af 8000 	nop.w
 800a928:	54442d18 	.word	0x54442d18
 800a92c:	400921fb 	.word	0x400921fb
 800a930:	00000000 	.word	0x00000000
 800a934:	42340000 	.word	0x42340000
 800a938:	40c90fdb 	.word	0x40c90fdb
 800a93c:	43340000 	.word	0x43340000
 800a940:	20000430 	.word	0x20000430
 800a944:	20000468 	.word	0x20000468
 800a948:	42760000 	.word	0x42760000

0800a94c <SelectAction>:
//{
//
//}
//
void SelectAction(char turn_mode)	//
{
 800a94c:	b580      	push	{r7, lr}
 800a94e:	b082      	sub	sp, #8
 800a950:	af00      	add	r7, sp, #0
 800a952:	4603      	mov	r3, r0
 800a954:	71fb      	strb	r3, [r7, #7]
	//
	switch(Pos.Dir)
 800a956:	4b18      	ldr	r3, [pc, #96]	; (800a9b8 <SelectAction+0x6c>)
 800a958:	789b      	ldrb	r3, [r3, #2]
 800a95a:	2b03      	cmp	r3, #3
 800a95c:	d826      	bhi.n	800a9ac <SelectAction+0x60>
 800a95e:	a201      	add	r2, pc, #4	; (adr r2, 800a964 <SelectAction+0x18>)
 800a960:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a964:	0800a975 	.word	0x0800a975
 800a968:	0800a993 	.word	0x0800a993
 800a96c:	0800a99d 	.word	0x0800a99d
 800a970:	0800a9a7 	.word	0x0800a9a7
	//
	case front:
		//flag
		//PIDChangeFlag( A_VELO_PID, 1);

		GoStraight(90, ExploreVelocity, AddVelocity);
 800a974:	4b11      	ldr	r3, [pc, #68]	; (800a9bc <SelectAction+0x70>)
 800a976:	edd3 7a00 	vldr	s15, [r3]
 800a97a:	4b11      	ldr	r3, [pc, #68]	; (800a9c0 <SelectAction+0x74>)
 800a97c:	ed93 7a00 	vldr	s14, [r3]
 800a980:	eeb0 1a47 	vmov.f32	s2, s14
 800a984:	eef0 0a67 	vmov.f32	s1, s15
 800a988:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 800a9c4 <SelectAction+0x78>
 800a98c:	f7ff fe1c 	bl	800a5c8 <GoStraight>

		break;
 800a990:	e00d      	b.n	800a9ae <SelectAction+0x62>
	//
	case right:	//
		//etc
		TurnRight(turn_mode);
 800a992:	79fb      	ldrb	r3, [r7, #7]
 800a994:	4618      	mov	r0, r3
 800a996:	f7ff feeb 	bl	800a770 <TurnRight>
		break;
 800a99a:	e008      	b.n	800a9ae <SelectAction+0x62>
	//
	case left:
		TurnLeft(turn_mode);
 800a99c:	79fb      	ldrb	r3, [r7, #7]
 800a99e:	4618      	mov	r0, r3
 800a9a0:	f7ff ff3a 	bl	800a818 <TurnLeft>
		break;
 800a9a4:	e003      	b.n	800a9ae <SelectAction+0x62>
	case back:
		GoBack();	//U
 800a9a6:	f7ff ff8b 	bl	800a8c0 <GoBack>
		break;
 800a9aa:	e000      	b.n	800a9ae <SelectAction+0x62>


	default :
		break;
 800a9ac:	bf00      	nop

	}
}
 800a9ae:	bf00      	nop
 800a9b0:	3708      	adds	r7, #8
 800a9b2:	46bd      	mov	sp, r7
 800a9b4:	bd80      	pop	{r7, pc}
 800a9b6:	bf00      	nop
 800a9b8:	20000000 	.word	0x20000000
 800a9bc:	20000468 	.word	0x20000468
 800a9c0:	200003f8 	.word	0x200003f8
 800a9c4:	42b40000 	.word	0x42b40000

0800a9c8 <InitPulse>:
// : ()
// : 
// : 
//-------------------------//
void InitPulse(int *timer_counter, int initial_pulse)
{
 800a9c8:	b480      	push	{r7}
 800a9ca:	b083      	sub	sp, #12
 800a9cc:	af00      	add	r7, sp, #0
 800a9ce:	6078      	str	r0, [r7, #4]
 800a9d0:	6039      	str	r1, [r7, #0]
	* timer_counter = initial_pulse;
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	683a      	ldr	r2, [r7, #0]
 800a9d6:	601a      	str	r2, [r3, #0]
	//printf("timer_counter : %d\r\n", *timer_counter);
}
 800a9d8:	bf00      	nop
 800a9da:	370c      	adds	r7, #12
 800a9dc:	46bd      	mov	sp, r7
 800a9de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9e2:	4770      	bx	lr

0800a9e4 <GetPulseDisplacement>:
// : ()
// : 
// : 
//-------------------------//
int GetPulseDisplacement(int *timer_counter,  int initial_pulse)
{
 800a9e4:	b580      	push	{r7, lr}
 800a9e6:	b084      	sub	sp, #16
 800a9e8:	af00      	add	r7, sp, #0
 800a9ea:	6078      	str	r0, [r7, #4]
 800a9ec:	6039      	str	r1, [r7, #0]
	//
	//
	int current_pulse = *timer_counter;
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	681b      	ldr	r3, [r3, #0]
 800a9f2:	60fb      	str	r3, [r7, #12]
	int pulse_displacement = -1* (current_pulse - initial_pulse);
 800a9f4:	683a      	ldr	r2, [r7, #0]
 800a9f6:	68fb      	ldr	r3, [r7, #12]
 800a9f8:	1ad3      	subs	r3, r2, r3
 800a9fa:	60bb      	str	r3, [r7, #8]
	//

//	//
	InitPulse( timer_counter, initial_pulse);
 800a9fc:	6839      	ldr	r1, [r7, #0]
 800a9fe:	6878      	ldr	r0, [r7, #4]
 800aa00:	f7ff ffe2 	bl	800a9c8 <InitPulse>

	return pulse_displacement;
 800aa04:	68bb      	ldr	r3, [r7, #8]
}
 800aa06:	4618      	mov	r0, r3
 800aa08:	3710      	adds	r7, #16
 800aa0a:	46bd      	mov	sp, r7
 800aa0c:	bd80      	pop	{r7, pc}
	...

0800aa10 <GetWallDataAverage>:
// : 2n
// : n adc 0~
// : 
//-------------------------//
float GetWallDataAverage(int average_of_n_times, int adc_data, int receiver_num)
{
 800aa10:	b480      	push	{r7}
 800aa12:	b087      	sub	sp, #28
 800aa14:	af00      	add	r7, sp, #0
 800aa16:	60f8      	str	r0, [r7, #12]
 800aa18:	60b9      	str	r1, [r7, #8]
 800aa1a:	607a      	str	r2, [r7, #4]
	static int count[4] = {0}, last[4]={0}, integrate[4]={0};
	int raw, error;
	static float average[4]={0};

	raw = adc_data;
 800aa1c:	68bb      	ldr	r3, [r7, #8]
 800aa1e:	617b      	str	r3, [r7, #20]
	error = abs( last[receiver_num] - raw );
 800aa20:	4a2c      	ldr	r2, [pc, #176]	; (800aad4 <GetWallDataAverage+0xc4>)
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800aa28:	697b      	ldr	r3, [r7, #20]
 800aa2a:	1ad3      	subs	r3, r2, r3
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	bfb8      	it	lt
 800aa30:	425b      	neglt	r3, r3
 800aa32:	613b      	str	r3, [r7, #16]
	last[receiver_num] = raw;
 800aa34:	4927      	ldr	r1, [pc, #156]	; (800aad4 <GetWallDataAverage+0xc4>)
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	697a      	ldr	r2, [r7, #20]
 800aa3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	integrate[receiver_num] += error;
 800aa3e:	4a26      	ldr	r2, [pc, #152]	; (800aad8 <GetWallDataAverage+0xc8>)
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800aa46:	693b      	ldr	r3, [r7, #16]
 800aa48:	441a      	add	r2, r3
 800aa4a:	4923      	ldr	r1, [pc, #140]	; (800aad8 <GetWallDataAverage+0xc8>)
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	count[receiver_num]++;
 800aa52:	4a22      	ldr	r2, [pc, #136]	; (800aadc <GetWallDataAverage+0xcc>)
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800aa5a:	1c5a      	adds	r2, r3, #1
 800aa5c:	491f      	ldr	r1, [pc, #124]	; (800aadc <GetWallDataAverage+0xcc>)
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	if(count[receiver_num] == average_of_n_times)
 800aa64:	4a1d      	ldr	r2, [pc, #116]	; (800aadc <GetWallDataAverage+0xcc>)
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800aa6c:	68fa      	ldr	r2, [r7, #12]
 800aa6e:	429a      	cmp	r2, r3
 800aa70:	d121      	bne.n	800aab6 <GetWallDataAverage+0xa6>
	{
		average[receiver_num] = (float)integrate[receiver_num] / count[receiver_num];
 800aa72:	4a19      	ldr	r2, [pc, #100]	; (800aad8 <GetWallDataAverage+0xc8>)
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800aa7a:	ee07 3a90 	vmov	s15, r3
 800aa7e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800aa82:	4a16      	ldr	r2, [pc, #88]	; (800aadc <GetWallDataAverage+0xcc>)
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800aa8a:	ee07 3a90 	vmov	s15, r3
 800aa8e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800aa92:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800aa96:	4a12      	ldr	r2, [pc, #72]	; (800aae0 <GetWallDataAverage+0xd0>)
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	009b      	lsls	r3, r3, #2
 800aa9c:	4413      	add	r3, r2
 800aa9e:	edc3 7a00 	vstr	s15, [r3]
		integrate[receiver_num] = 0;
 800aaa2:	4a0d      	ldr	r2, [pc, #52]	; (800aad8 <GetWallDataAverage+0xc8>)
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	2100      	movs	r1, #0
 800aaa8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		count[receiver_num] = 0;
 800aaac:	4a0b      	ldr	r2, [pc, #44]	; (800aadc <GetWallDataAverage+0xcc>)
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	2100      	movs	r1, #0
 800aab2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	}
	return average[receiver_num];
 800aab6:	4a0a      	ldr	r2, [pc, #40]	; (800aae0 <GetWallDataAverage+0xd0>)
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	009b      	lsls	r3, r3, #2
 800aabc:	4413      	add	r3, r2
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	ee07 3a90 	vmov	s15, r3
}
 800aac4:	eeb0 0a67 	vmov.f32	s0, s15
 800aac8:	371c      	adds	r7, #28
 800aaca:	46bd      	mov	sp, r7
 800aacc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aad0:	4770      	bx	lr
 800aad2:	bf00      	nop
 800aad4:	20000214 	.word	0x20000214
 800aad8:	20000224 	.word	0x20000224
 800aadc:	20000234 	.word	0x20000234
 800aae0:	20000244 	.word	0x20000244

0800aae4 <ADCToBatteryVoltage>:
// : adc
// : adc
// : 
//-------------------------//
float ADCToBatteryVoltage(int adc_data, float split, float pin_v_max, float adc_resolution)	//adc
{
 800aae4:	b480      	push	{r7}
 800aae6:	b087      	sub	sp, #28
 800aae8:	af00      	add	r7, sp, #0
 800aaea:	60f8      	str	r0, [r7, #12]
 800aaec:	ed87 0a02 	vstr	s0, [r7, #8]
 800aaf0:	edc7 0a01 	vstr	s1, [r7, #4]
 800aaf4:	ed87 1a00 	vstr	s2, [r7]
	float battery_voltage = 0;
 800aaf8:	f04f 0300 	mov.w	r3, #0
 800aafc:	617b      	str	r3, [r7, #20]
	battery_voltage =  adc_data * split* pin_v_max / adc_resolution;//V_SPLIT_NUM * PIN_V_MAX / ADC_RESOLUTION;	//
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	ee07 3a90 	vmov	s15, r3
 800ab04:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ab08:	edd7 7a02 	vldr	s15, [r7, #8]
 800ab0c:	ee27 7a27 	vmul.f32	s14, s14, s15
 800ab10:	edd7 7a01 	vldr	s15, [r7, #4]
 800ab14:	ee67 6a27 	vmul.f32	s13, s14, s15
 800ab18:	ed97 7a00 	vldr	s14, [r7]
 800ab1c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ab20:	edc7 7a05 	vstr	s15, [r7, #20]
	return battery_voltage;
 800ab24:	697b      	ldr	r3, [r7, #20]
 800ab26:	ee07 3a90 	vmov	s15, r3
}
 800ab2a:	eeb0 0a67 	vmov.f32	s0, s15
 800ab2e:	371c      	adds	r7, #28
 800ab30:	46bd      	mov	sp, r7
 800ab32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab36:	4770      	bx	lr

0800ab38 <IntegerPower>:
// : 
// : 
//-------------------------//

int IntegerPower(int integer, int exponential)
{
 800ab38:	b480      	push	{r7}
 800ab3a:	b085      	sub	sp, #20
 800ab3c:	af00      	add	r7, sp, #0
 800ab3e:	6078      	str	r0, [r7, #4]
 800ab40:	6039      	str	r1, [r7, #0]
	int pattern_num = 1;
 800ab42:	2301      	movs	r3, #1
 800ab44:	60fb      	str	r3, [r7, #12]
	for(int i=0; i < exponential ; i++)
 800ab46:	2300      	movs	r3, #0
 800ab48:	60bb      	str	r3, [r7, #8]
 800ab4a:	e007      	b.n	800ab5c <IntegerPower+0x24>
	{
		pattern_num *= integer;
 800ab4c:	68fb      	ldr	r3, [r7, #12]
 800ab4e:	687a      	ldr	r2, [r7, #4]
 800ab50:	fb02 f303 	mul.w	r3, r2, r3
 800ab54:	60fb      	str	r3, [r7, #12]
	for(int i=0; i < exponential ; i++)
 800ab56:	68bb      	ldr	r3, [r7, #8]
 800ab58:	3301      	adds	r3, #1
 800ab5a:	60bb      	str	r3, [r7, #8]
 800ab5c:	68ba      	ldr	r2, [r7, #8]
 800ab5e:	683b      	ldr	r3, [r7, #0]
 800ab60:	429a      	cmp	r2, r3
 800ab62:	dbf3      	blt.n	800ab4c <IntegerPower+0x14>
	}
	return pattern_num;
 800ab64:	68fb      	ldr	r3, [r7, #12]
}
 800ab66:	4618      	mov	r0, r3
 800ab68:	3714      	adds	r7, #20
 800ab6a:	46bd      	mov	sp, r7
 800ab6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab70:	4770      	bx	lr

0800ab72 <GetBatteryLevel>:
// : 
//-------------------------//

//
int GetBatteryLevel(float current_voltage, float battery_min, float battery_max, int level_num)	//
{
 800ab72:	b480      	push	{r7}
 800ab74:	b08b      	sub	sp, #44	; 0x2c
 800ab76:	af00      	add	r7, sp, #0
 800ab78:	ed87 0a03 	vstr	s0, [r7, #12]
 800ab7c:	edc7 0a02 	vstr	s1, [r7, #8]
 800ab80:	ed87 1a01 	vstr	s2, [r7, #4]
 800ab84:	6038      	str	r0, [r7, #0]
	float current_percentage = current_voltage / battery_max;
 800ab86:	edd7 6a03 	vldr	s13, [r7, #12]
 800ab8a:	ed97 7a01 	vldr	s14, [r7, #4]
 800ab8e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ab92:	edc7 7a07 	vstr	s15, [r7, #28]
	float lowest_percentage =  battery_min / battery_max;
 800ab96:	edd7 6a02 	vldr	s13, [r7, #8]
 800ab9a:	ed97 7a01 	vldr	s14, [r7, #4]
 800ab9e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800aba2:	edc7 7a06 	vstr	s15, [r7, #24]

	float percentage_per_pattern = (1 - lowest_percentage) / (float) level_num;
 800aba6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800abaa:	edd7 7a06 	vldr	s15, [r7, #24]
 800abae:	ee77 6a67 	vsub.f32	s13, s14, s15
 800abb2:	683b      	ldr	r3, [r7, #0]
 800abb4:	ee07 3a90 	vmov	s15, r3
 800abb8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800abbc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800abc0:	edc7 7a05 	vstr	s15, [r7, #20]

	int pattern = 0;
 800abc4:	2300      	movs	r3, #0
 800abc6:	627b      	str	r3, [r7, #36]	; 0x24
	for(int i=0; i < level_num; i++)
 800abc8:	2300      	movs	r3, #0
 800abca:	623b      	str	r3, [r7, #32]
 800abcc:	e018      	b.n	800ac00 <GetBatteryLevel+0x8e>
	{
		if( ( lowest_percentage + (percentage_per_pattern* i) )  <= current_percentage )
 800abce:	6a3b      	ldr	r3, [r7, #32]
 800abd0:	ee07 3a90 	vmov	s15, r3
 800abd4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800abd8:	edd7 7a05 	vldr	s15, [r7, #20]
 800abdc:	ee27 7a27 	vmul.f32	s14, s14, s15
 800abe0:	edd7 7a06 	vldr	s15, [r7, #24]
 800abe4:	ee77 7a27 	vadd.f32	s15, s14, s15
 800abe8:	ed97 7a07 	vldr	s14, [r7, #28]
 800abec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800abf0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800abf4:	db01      	blt.n	800abfa <GetBatteryLevel+0x88>
		{
			pattern = i;
 800abf6:	6a3b      	ldr	r3, [r7, #32]
 800abf8:	627b      	str	r3, [r7, #36]	; 0x24
	for(int i=0; i < level_num; i++)
 800abfa:	6a3b      	ldr	r3, [r7, #32]
 800abfc:	3301      	adds	r3, #1
 800abfe:	623b      	str	r3, [r7, #32]
 800ac00:	6a3a      	ldr	r2, [r7, #32]
 800ac02:	683b      	ldr	r3, [r7, #0]
 800ac04:	429a      	cmp	r2, r3
 800ac06:	dbe2      	blt.n	800abce <GetBatteryLevel+0x5c>
		}
	}
	return pattern;
 800ac08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800ac0a:	4618      	mov	r0, r3
 800ac0c:	372c      	adds	r7, #44	; 0x2c
 800ac0e:	46bd      	mov	sp, r7
 800ac10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac14:	4770      	bx	lr
	...

0800ac18 <Buffering>:
//{
//	Photo[SL];
//	FLASH_Write_Word_F(address, data);
//}
void Buffering()
{
 800ac18:	b580      	push	{r7, lr}
 800ac1a:	af00      	add	r7, sp, #0
	  setbuf(stdout,NULL);
 800ac1c:	4b07      	ldr	r3, [pc, #28]	; (800ac3c <Buffering+0x24>)
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	689b      	ldr	r3, [r3, #8]
 800ac22:	2100      	movs	r1, #0
 800ac24:	4618      	mov	r0, r3
 800ac26:	f009 ffb5 	bl	8014b94 <setbuf>
	  setbuf(stdin,NULL);
 800ac2a:	4b04      	ldr	r3, [pc, #16]	; (800ac3c <Buffering+0x24>)
 800ac2c:	681b      	ldr	r3, [r3, #0]
 800ac2e:	685b      	ldr	r3, [r3, #4]
 800ac30:	2100      	movs	r1, #0
 800ac32:	4618      	mov	r0, r3
 800ac34:	f009 ffae 	bl	8014b94 <setbuf>
}
 800ac38:	bf00      	nop
 800ac3a:	bd80      	pop	{r7, pc}
 800ac3c:	20000024 	.word	0x20000024

0800ac40 <Copy_Gain>:
void Copy_Gain()
{
 800ac40:	b580      	push	{r7, lr}
 800ac42:	b092      	sub	sp, #72	; 0x48
 800ac44:	af00      	add	r7, sp, #0
	//
	//
	//printf("\r\n\r\n");

	uint32_t address = start_adress_sector9;
 800ac46:	4b2c      	ldr	r3, [pc, #176]	; (800acf8 <Copy_Gain+0xb8>)
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	647b      	str	r3, [r7, #68]	; 0x44
	float data[16]={0};
 800ac4c:	463b      	mov	r3, r7
 800ac4e:	2240      	movs	r2, #64	; 0x40
 800ac50:	2100      	movs	r1, #0
 800ac52:	4618      	mov	r0, r3
 800ac54:	f009 f8c3 	bl	8013dde <memset>
	data[0] = Pid[L_VELO_PID].KP;
 800ac58:	4b28      	ldr	r3, [pc, #160]	; (800acfc <Copy_Gain+0xbc>)
 800ac5a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800ac5e:	603b      	str	r3, [r7, #0]
	data[1] = Pid[L_VELO_PID].KI;
 800ac60:	4b26      	ldr	r3, [pc, #152]	; (800acfc <Copy_Gain+0xbc>)
 800ac62:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800ac66:	607b      	str	r3, [r7, #4]
	data[2] = Pid[L_VELO_PID].KD;
 800ac68:	4b24      	ldr	r3, [pc, #144]	; (800acfc <Copy_Gain+0xbc>)
 800ac6a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800ac6e:	60bb      	str	r3, [r7, #8]

	data[3] = Pid[A_VELO_PID].KP;
 800ac70:	4b22      	ldr	r3, [pc, #136]	; (800acfc <Copy_Gain+0xbc>)
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	60fb      	str	r3, [r7, #12]
	data[4] = Pid[A_VELO_PID].KI;
 800ac76:	4b21      	ldr	r3, [pc, #132]	; (800acfc <Copy_Gain+0xbc>)
 800ac78:	685b      	ldr	r3, [r3, #4]
 800ac7a:	613b      	str	r3, [r7, #16]
	data[5] = Pid[A_VELO_PID].KD;
 800ac7c:	4b1f      	ldr	r3, [pc, #124]	; (800acfc <Copy_Gain+0xbc>)
 800ac7e:	689b      	ldr	r3, [r3, #8]
 800ac80:	617b      	str	r3, [r7, #20]

	data[6] = Pid[L_WALL_PID].KP;
 800ac82:	4b1e      	ldr	r3, [pc, #120]	; (800acfc <Copy_Gain+0xbc>)
 800ac84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ac86:	61bb      	str	r3, [r7, #24]
	data[7] = Pid[L_WALL_PID].KI;
 800ac88:	4b1c      	ldr	r3, [pc, #112]	; (800acfc <Copy_Gain+0xbc>)
 800ac8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ac8c:	61fb      	str	r3, [r7, #28]
	data[8] = Pid[L_WALL_PID].KD;
 800ac8e:	4b1b      	ldr	r3, [pc, #108]	; (800acfc <Copy_Gain+0xbc>)
 800ac90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ac92:	623b      	str	r3, [r7, #32]

	data[9] = Pid[R_WALL_PID].KP;
 800ac94:	4b19      	ldr	r3, [pc, #100]	; (800acfc <Copy_Gain+0xbc>)
 800ac96:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ac9a:	627b      	str	r3, [r7, #36]	; 0x24
	data[10] = Pid[R_WALL_PID].KI;
 800ac9c:	4b17      	ldr	r3, [pc, #92]	; (800acfc <Copy_Gain+0xbc>)
 800ac9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aca2:	62bb      	str	r3, [r7, #40]	; 0x28
	data[11] = Pid[R_WALL_PID].KD;
 800aca4:	4b15      	ldr	r3, [pc, #84]	; (800acfc <Copy_Gain+0xbc>)
 800aca6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800acaa:	62fb      	str	r3, [r7, #44]	; 0x2c

	data[12] = Pid[D_WALL_PID].KP;
 800acac:	4b13      	ldr	r3, [pc, #76]	; (800acfc <Copy_Gain+0xbc>)
 800acae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800acb0:	633b      	str	r3, [r7, #48]	; 0x30
	data[13] = Pid[D_WALL_PID].KI;
 800acb2:	4b12      	ldr	r3, [pc, #72]	; (800acfc <Copy_Gain+0xbc>)
 800acb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800acb6:	637b      	str	r3, [r7, #52]	; 0x34
	data[14] = Pid[D_WALL_PID].KD;
 800acb8:	4b10      	ldr	r3, [pc, #64]	; (800acfc <Copy_Gain+0xbc>)
 800acba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800acbc:	63bb      	str	r3, [r7, #56]	; 0x38
	for(int i=0; i < 15; i++)
 800acbe:	2300      	movs	r3, #0
 800acc0:	643b      	str	r3, [r7, #64]	; 0x40
 800acc2:	e012      	b.n	800acea <Copy_Gain+0xaa>
	{

		FLASH_Write_Word_F( address, data[i]);
 800acc4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800acc6:	009b      	lsls	r3, r3, #2
 800acc8:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800accc:	4413      	add	r3, r2
 800acce:	3b48      	subs	r3, #72	; 0x48
 800acd0:	edd3 7a00 	vldr	s15, [r3]
 800acd4:	eeb0 0a67 	vmov.f32	s0, s15
 800acd8:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800acda:	f003 f9fb 	bl	800e0d4 <FLASH_Write_Word_F>
		address += 0x04;
 800acde:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ace0:	3304      	adds	r3, #4
 800ace2:	647b      	str	r3, [r7, #68]	; 0x44
	for(int i=0; i < 15; i++)
 800ace4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ace6:	3301      	adds	r3, #1
 800ace8:	643b      	str	r3, [r7, #64]	; 0x40
 800acea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800acec:	2b0e      	cmp	r3, #14
 800acee:	dde9      	ble.n	800acc4 <Copy_Gain+0x84>

	//printf("\r\n\r\n");
	//Copy_Gain
	//Flash_clear_sector9();

}
 800acf0:	bf00      	nop
 800acf2:	3748      	adds	r7, #72	; 0x48
 800acf4:	46bd      	mov	sp, r7
 800acf6:	bd80      	pop	{r7, pc}
 800acf8:	08019180 	.word	0x08019180
 800acfc:	2000025c 	.word	0x2000025c

0800ad00 <Load_Gain>:
void Load_Gain()
{
 800ad00:	b590      	push	{r4, r7, lr}
 800ad02:	b095      	sub	sp, #84	; 0x54
 800ad04:	af00      	add	r7, sp, #0
	//
	//
	//Flash_load_sector9();

	//
	uint32_t address = start_adress_sector9;//
 800ad06:	4b59      	ldr	r3, [pc, #356]	; (800ae6c <Load_Gain+0x16c>)
 800ad08:	681b      	ldr	r3, [r3, #0]
 800ad0a:	64fb      	str	r3, [r7, #76]	; 0x4c
	float data[16]={0};//1
 800ad0c:	463b      	mov	r3, r7
 800ad0e:	2240      	movs	r2, #64	; 0x40
 800ad10:	2100      	movs	r1, #0
 800ad12:	4618      	mov	r0, r3
 800ad14:	f009 f863 	bl	8013dde <memset>

	//
	int judge;
	uint8_t j=0;
 800ad18:	2300      	movs	r3, #0
 800ad1a:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
	for(int i=0; i < 15; i++)
 800ad1e:	2300      	movs	r3, #0
 800ad20:	647b      	str	r3, [r7, #68]	; 0x44
 800ad22:	e038      	b.n	800ad96 <Load_Gain+0x96>
	{
		FLASH_Read_Word_F( address, &data[i]);//
 800ad24:	463a      	mov	r2, r7
 800ad26:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ad28:	009b      	lsls	r3, r3, #2
 800ad2a:	4413      	add	r3, r2
 800ad2c:	4619      	mov	r1, r3
 800ad2e:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800ad30:	f003 f9fa 	bl	800e128 <FLASH_Read_Word_F>
		address += 0x04;
 800ad34:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ad36:	3304      	adds	r3, #4
 800ad38:	64fb      	str	r3, [r7, #76]	; 0x4c
		printf("%d, %f\r\n",i,data[i]);
 800ad3a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ad3c:	009b      	lsls	r3, r3, #2
 800ad3e:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800ad42:	4413      	add	r3, r2
 800ad44:	3b50      	subs	r3, #80	; 0x50
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	4618      	mov	r0, r3
 800ad4a:	f7fd fb35 	bl	80083b8 <__aeabi_f2d>
 800ad4e:	4603      	mov	r3, r0
 800ad50:	460c      	mov	r4, r1
 800ad52:	461a      	mov	r2, r3
 800ad54:	4623      	mov	r3, r4
 800ad56:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ad58:	4845      	ldr	r0, [pc, #276]	; (800ae70 <Load_Gain+0x170>)
 800ad5a:	f009 fe87 	bl	8014a6c <iprintf>
		//work_ram[]
		judge = isnanf(data[i]);
 800ad5e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ad60:	009b      	lsls	r3, r3, #2
 800ad62:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800ad66:	4413      	add	r3, r2
 800ad68:	3b50      	subs	r3, #80	; 0x50
 800ad6a:	edd3 7a00 	vldr	s15, [r3]
 800ad6e:	eef4 7a67 	vcmp.f32	s15, s15
 800ad72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad76:	bf6c      	ite	vs
 800ad78:	2301      	movvs	r3, #1
 800ad7a:	2300      	movvc	r3, #0
 800ad7c:	b2db      	uxtb	r3, r3
 800ad7e:	643b      	str	r3, [r7, #64]	; 0x40
		if(judge != 0)
 800ad80:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	d004      	beq.n	800ad90 <Load_Gain+0x90>
		{
			j++;
 800ad86:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 800ad8a:	3301      	adds	r3, #1
 800ad8c:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
	for(int i=0; i < 15; i++)
 800ad90:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ad92:	3301      	adds	r3, #1
 800ad94:	647b      	str	r3, [r7, #68]	; 0x44
 800ad96:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ad98:	2b0e      	cmp	r3, #14
 800ad9a:	ddc3      	ble.n	800ad24 <Load_Gain+0x24>


	}
	//flash0
	//
	printf("%d\r\n",j);
 800ad9c:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 800ada0:	4619      	mov	r1, r3
 800ada2:	4834      	ldr	r0, [pc, #208]	; (800ae74 <Load_Gain+0x174>)
 800ada4:	f009 fe62 	bl	8014a6c <iprintf>
		if(j == 15)//nan0
 800ada8:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 800adac:	2b0f      	cmp	r3, #15
 800adae:	d059      	beq.n	800ae64 <Load_Gain+0x164>
//			Pid[A_VELO_PID].KD = data[5];
//
//			Pid[L_WALL_PID].KP = data[6];
//			Pid[L_WALL_PID].KI = data[7];
//			Pid[L_WALL_PID].KD = data[8];
			PIDSetGain(L_VELO_PID, data[0], data[1], data[2]);
 800adb0:	edd7 7a00 	vldr	s15, [r7]
 800adb4:	ed97 7a01 	vldr	s14, [r7, #4]
 800adb8:	edd7 6a02 	vldr	s13, [r7, #8]
 800adbc:	eeb0 1a66 	vmov.f32	s2, s13
 800adc0:	eef0 0a47 	vmov.f32	s1, s14
 800adc4:	eeb0 0a67 	vmov.f32	s0, s15
 800adc8:	2004      	movs	r0, #4
 800adca:	f001 fb69 	bl	800c4a0 <PIDSetGain>
			PIDSetGain(R_VELO_PID, data[0], data[1], data[2]);
 800adce:	edd7 7a00 	vldr	s15, [r7]
 800add2:	ed97 7a01 	vldr	s14, [r7, #4]
 800add6:	edd7 6a02 	vldr	s13, [r7, #8]
 800adda:	eeb0 1a66 	vmov.f32	s2, s13
 800adde:	eef0 0a47 	vmov.f32	s1, s14
 800ade2:	eeb0 0a67 	vmov.f32	s0, s15
 800ade6:	2005      	movs	r0, #5
 800ade8:	f001 fb5a 	bl	800c4a0 <PIDSetGain>
			//PIDSetGain(R_VELO_PID, data[0], data[1], data[2]);
			//PIDSetGain(B_VELO, 1.1941, 33.5232, 0.0059922);
			//28.6379,340.0855,0.21289);//17.4394, 321.233, 0.12492);
			PIDSetGain(A_VELO_PID, data[3], data[4], data[5]);//28.6379,340.0855,0.21289);//17.4394, 321.233, 0.12492);
 800adec:	edd7 7a03 	vldr	s15, [r7, #12]
 800adf0:	ed97 7a04 	vldr	s14, [r7, #16]
 800adf4:	edd7 6a05 	vldr	s13, [r7, #20]
 800adf8:	eeb0 1a66 	vmov.f32	s2, s13
 800adfc:	eef0 0a47 	vmov.f32	s1, s14
 800ae00:	eeb0 0a67 	vmov.f32	s0, s15
 800ae04:	2000      	movs	r0, #0
 800ae06:	f001 fb4b 	bl	800c4a0 <PIDSetGain>
			//I=
			//D= 
			//PIDSetGain(D_WALL_PID, data[0], data[1], data[2]);
			PIDSetGain(L_WALL_PID, data[6], data[7], data[8]);
 800ae0a:	edd7 7a06 	vldr	s15, [r7, #24]
 800ae0e:	ed97 7a07 	vldr	s14, [r7, #28]
 800ae12:	edd7 6a08 	vldr	s13, [r7, #32]
 800ae16:	eeb0 1a66 	vmov.f32	s2, s13
 800ae1a:	eef0 0a47 	vmov.f32	s1, s14
 800ae1e:	eeb0 0a67 	vmov.f32	s0, s15
 800ae22:	2002      	movs	r0, #2
 800ae24:	f001 fb3c 	bl	800c4a0 <PIDSetGain>
			PIDSetGain(R_WALL_PID, data[9], data[10], data[11]);
 800ae28:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800ae2c:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800ae30:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 800ae34:	eeb0 1a66 	vmov.f32	s2, s13
 800ae38:	eef0 0a47 	vmov.f32	s1, s14
 800ae3c:	eeb0 0a67 	vmov.f32	s0, s15
 800ae40:	2003      	movs	r0, #3
 800ae42:	f001 fb2d 	bl	800c4a0 <PIDSetGain>
			PIDSetGain(D_WALL_PID, data[12], data[13], data[14]);
 800ae46:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800ae4a:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 800ae4e:	edd7 6a0e 	vldr	s13, [r7, #56]	; 0x38
 800ae52:	eeb0 1a66 	vmov.f32	s2, s13
 800ae56:	eef0 0a47 	vmov.f32	s1, s14
 800ae5a:	eeb0 0a67 	vmov.f32	s0, s15
 800ae5e:	2001      	movs	r0, #1
 800ae60:	f001 fb1e 	bl	800c4a0 <PIDSetGain>
			//PIDSetGain(R_WALL_PID, data[0], data[1], data[2]);
		}

}
 800ae64:	bf00      	nop
 800ae66:	3754      	adds	r7, #84	; 0x54
 800ae68:	46bd      	mov	sp, r7
 800ae6a:	bd90      	pop	{r4, r7, pc}
 800ae6c:	08019180 	.word	0x08019180
 800ae70:	08018f54 	.word	0x08018f54
 800ae74:	08018f60 	.word	0x08018f60

0800ae78 <Change_Gain>:
void Change_Gain()
{
 800ae78:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800ae7c:	b086      	sub	sp, #24
 800ae7e:	af04      	add	r7, sp, #16
	//

	HAL_TIM_Base_Stop_IT(&htim1);
 800ae80:	48af      	ldr	r0, [pc, #700]	; (800b140 <Change_Gain+0x2c8>)
 800ae82:	f006 fe90 	bl	8011ba6 <HAL_TIM_Base_Stop_IT>
	HAL_TIM_Base_Stop_IT(&htim8);
 800ae86:	48af      	ldr	r0, [pc, #700]	; (800b144 <Change_Gain+0x2cc>)
 800ae88:	f006 fe8d 	bl	8011ba6 <HAL_TIM_Base_Stop_IT>
	Motor_PWM_Stop();
 800ae8c:	f003 fb36 	bl	800e4fc <Motor_PWM_Stop>
	EmitterOFF();
 800ae90:	f003 fa4e 	bl	800e330 <EmitterOFF>
//	ADCStart();
//	printf("start\r\n");
	//ADCStop();//
	HAL_Delay(200);
 800ae94:	20c8      	movs	r0, #200	; 0xc8
 800ae96:	f003 fc49 	bl	800e72c <HAL_Delay>

	//
	char change_mode='0';
 800ae9a:	2330      	movs	r3, #48	; 0x30
 800ae9c:	71fb      	strb	r3, [r7, #7]
	char pid = '0';
 800ae9e:	2330      	movs	r3, #48	; 0x30
 800aea0:	71bb      	strb	r3, [r7, #6]
	char nl;

	while(1)
	{
		//float a = Pid[2].KP;
		printf("PID\r\n");
 800aea2:	48a9      	ldr	r0, [pc, #676]	; (800b148 <Change_Gain+0x2d0>)
 800aea4:	f009 fe56 	bl	8014b54 <puts>
		printf("[1]  : %f, %f, %f\r\n",Pid[L_VELO_PID].KP, Pid[L_VELO_PID].KI, Pid[L_VELO_PID].KD);
 800aea8:	4ba8      	ldr	r3, [pc, #672]	; (800b14c <Change_Gain+0x2d4>)
 800aeaa:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800aeae:	4618      	mov	r0, r3
 800aeb0:	f7fd fa82 	bl	80083b8 <__aeabi_f2d>
 800aeb4:	4680      	mov	r8, r0
 800aeb6:	4689      	mov	r9, r1
 800aeb8:	4ba4      	ldr	r3, [pc, #656]	; (800b14c <Change_Gain+0x2d4>)
 800aeba:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800aebe:	4618      	mov	r0, r3
 800aec0:	f7fd fa7a 	bl	80083b8 <__aeabi_f2d>
 800aec4:	4604      	mov	r4, r0
 800aec6:	460d      	mov	r5, r1
 800aec8:	4ba0      	ldr	r3, [pc, #640]	; (800b14c <Change_Gain+0x2d4>)
 800aeca:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800aece:	4618      	mov	r0, r3
 800aed0:	f7fd fa72 	bl	80083b8 <__aeabi_f2d>
 800aed4:	4602      	mov	r2, r0
 800aed6:	460b      	mov	r3, r1
 800aed8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800aedc:	e9cd 4500 	strd	r4, r5, [sp]
 800aee0:	4642      	mov	r2, r8
 800aee2:	464b      	mov	r3, r9
 800aee4:	489a      	ldr	r0, [pc, #616]	; (800b150 <Change_Gain+0x2d8>)
 800aee6:	f009 fdc1 	bl	8014a6c <iprintf>
		printf("[2]  : %f, %f, %f\r\n", Pid[A_VELO_PID].KP, Pid[A_VELO_PID].KI, Pid[A_VELO_PID].KD);	//
 800aeea:	4b98      	ldr	r3, [pc, #608]	; (800b14c <Change_Gain+0x2d4>)
 800aeec:	681b      	ldr	r3, [r3, #0]
 800aeee:	4618      	mov	r0, r3
 800aef0:	f7fd fa62 	bl	80083b8 <__aeabi_f2d>
 800aef4:	4680      	mov	r8, r0
 800aef6:	4689      	mov	r9, r1
 800aef8:	4b94      	ldr	r3, [pc, #592]	; (800b14c <Change_Gain+0x2d4>)
 800aefa:	685b      	ldr	r3, [r3, #4]
 800aefc:	4618      	mov	r0, r3
 800aefe:	f7fd fa5b 	bl	80083b8 <__aeabi_f2d>
 800af02:	4604      	mov	r4, r0
 800af04:	460d      	mov	r5, r1
 800af06:	4b91      	ldr	r3, [pc, #580]	; (800b14c <Change_Gain+0x2d4>)
 800af08:	689b      	ldr	r3, [r3, #8]
 800af0a:	4618      	mov	r0, r3
 800af0c:	f7fd fa54 	bl	80083b8 <__aeabi_f2d>
 800af10:	4602      	mov	r2, r0
 800af12:	460b      	mov	r3, r1
 800af14:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800af18:	e9cd 4500 	strd	r4, r5, [sp]
 800af1c:	4642      	mov	r2, r8
 800af1e:	464b      	mov	r3, r9
 800af20:	488c      	ldr	r0, [pc, #560]	; (800b154 <Change_Gain+0x2dc>)
 800af22:	f009 fda3 	bl	8014a6c <iprintf>
		printf("[3]  : %f, %f, %f\r\n", Pid[L_WALL_PID].KP, Pid[L_WALL_PID].KI, Pid[L_WALL_PID].KD);
 800af26:	4b89      	ldr	r3, [pc, #548]	; (800b14c <Change_Gain+0x2d4>)
 800af28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800af2a:	4618      	mov	r0, r3
 800af2c:	f7fd fa44 	bl	80083b8 <__aeabi_f2d>
 800af30:	4680      	mov	r8, r0
 800af32:	4689      	mov	r9, r1
 800af34:	4b85      	ldr	r3, [pc, #532]	; (800b14c <Change_Gain+0x2d4>)
 800af36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800af38:	4618      	mov	r0, r3
 800af3a:	f7fd fa3d 	bl	80083b8 <__aeabi_f2d>
 800af3e:	4604      	mov	r4, r0
 800af40:	460d      	mov	r5, r1
 800af42:	4b82      	ldr	r3, [pc, #520]	; (800b14c <Change_Gain+0x2d4>)
 800af44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800af46:	4618      	mov	r0, r3
 800af48:	f7fd fa36 	bl	80083b8 <__aeabi_f2d>
 800af4c:	4602      	mov	r2, r0
 800af4e:	460b      	mov	r3, r1
 800af50:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800af54:	e9cd 4500 	strd	r4, r5, [sp]
 800af58:	4642      	mov	r2, r8
 800af5a:	464b      	mov	r3, r9
 800af5c:	487e      	ldr	r0, [pc, #504]	; (800b158 <Change_Gain+0x2e0>)
 800af5e:	f009 fd85 	bl	8014a6c <iprintf>
		printf("[4]  : %f, %f, %f\r\n", Pid[R_WALL_PID].KP, Pid[R_WALL_PID].KI, Pid[R_WALL_PID].KD);
 800af62:	4b7a      	ldr	r3, [pc, #488]	; (800b14c <Change_Gain+0x2d4>)
 800af64:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800af68:	4618      	mov	r0, r3
 800af6a:	f7fd fa25 	bl	80083b8 <__aeabi_f2d>
 800af6e:	4680      	mov	r8, r0
 800af70:	4689      	mov	r9, r1
 800af72:	4b76      	ldr	r3, [pc, #472]	; (800b14c <Change_Gain+0x2d4>)
 800af74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800af78:	4618      	mov	r0, r3
 800af7a:	f7fd fa1d 	bl	80083b8 <__aeabi_f2d>
 800af7e:	4604      	mov	r4, r0
 800af80:	460d      	mov	r5, r1
 800af82:	4b72      	ldr	r3, [pc, #456]	; (800b14c <Change_Gain+0x2d4>)
 800af84:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800af88:	4618      	mov	r0, r3
 800af8a:	f7fd fa15 	bl	80083b8 <__aeabi_f2d>
 800af8e:	4602      	mov	r2, r0
 800af90:	460b      	mov	r3, r1
 800af92:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800af96:	e9cd 4500 	strd	r4, r5, [sp]
 800af9a:	4642      	mov	r2, r8
 800af9c:	464b      	mov	r3, r9
 800af9e:	486f      	ldr	r0, [pc, #444]	; (800b15c <Change_Gain+0x2e4>)
 800afa0:	f009 fd64 	bl	8014a6c <iprintf>
		printf("[5]  : %f, %f, %f\r\n", Pid[D_WALL_PID].KP, Pid[D_WALL_PID].KI, Pid[D_WALL_PID].KD);
 800afa4:	4b69      	ldr	r3, [pc, #420]	; (800b14c <Change_Gain+0x2d4>)
 800afa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800afa8:	4618      	mov	r0, r3
 800afaa:	f7fd fa05 	bl	80083b8 <__aeabi_f2d>
 800afae:	4680      	mov	r8, r0
 800afb0:	4689      	mov	r9, r1
 800afb2:	4b66      	ldr	r3, [pc, #408]	; (800b14c <Change_Gain+0x2d4>)
 800afb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800afb6:	4618      	mov	r0, r3
 800afb8:	f7fd f9fe 	bl	80083b8 <__aeabi_f2d>
 800afbc:	4604      	mov	r4, r0
 800afbe:	460d      	mov	r5, r1
 800afc0:	4b62      	ldr	r3, [pc, #392]	; (800b14c <Change_Gain+0x2d4>)
 800afc2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800afc4:	4618      	mov	r0, r3
 800afc6:	f7fd f9f7 	bl	80083b8 <__aeabi_f2d>
 800afca:	4602      	mov	r2, r0
 800afcc:	460b      	mov	r3, r1
 800afce:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800afd2:	e9cd 4500 	strd	r4, r5, [sp]
 800afd6:	4642      	mov	r2, r8
 800afd8:	464b      	mov	r3, r9
 800afda:	4861      	ldr	r0, [pc, #388]	; (800b160 <Change_Gain+0x2e8>)
 800afdc:	f009 fd46 	bl	8014a6c <iprintf>

		Buffering();
 800afe0:	f7ff fe1a 	bl	800ac18 <Buffering>
		printf("(0) :"); scanf("%c",&change_mode);
 800afe4:	485f      	ldr	r0, [pc, #380]	; (800b164 <Change_Gain+0x2ec>)
 800afe6:	f009 fd41 	bl	8014a6c <iprintf>
 800afea:	1dfb      	adds	r3, r7, #7
 800afec:	4619      	mov	r1, r3
 800afee:	485e      	ldr	r0, [pc, #376]	; (800b168 <Change_Gain+0x2f0>)
 800aff0:	f009 fdb8 	bl	8014b64 <iscanf>
		if(change_mode == '0')
 800aff4:	79fb      	ldrb	r3, [r7, #7]
 800aff6:	2b30      	cmp	r3, #48	; 0x30
 800aff8:	f000 80f4 	beq.w	800b1e4 <Change_Gain+0x36c>
			break;
		}
		else
		{

			Buffering();
 800affc:	f7ff fe0c 	bl	800ac18 <Buffering>
			printf("\r\nP , I or D ? : "); scanf("%c",&pid);
 800b000:	485a      	ldr	r0, [pc, #360]	; (800b16c <Change_Gain+0x2f4>)
 800b002:	f009 fd33 	bl	8014a6c <iprintf>
 800b006:	1dbb      	adds	r3, r7, #6
 800b008:	4619      	mov	r1, r3
 800b00a:	4857      	ldr	r0, [pc, #348]	; (800b168 <Change_Gain+0x2f0>)
 800b00c:	f009 fdaa 	bl	8014b64 <iscanf>
			printf("\r\n%c %c \r\n",change_mode,pid);
 800b010:	79fb      	ldrb	r3, [r7, #7]
 800b012:	4619      	mov	r1, r3
 800b014:	79bb      	ldrb	r3, [r7, #6]
 800b016:	461a      	mov	r2, r3
 800b018:	4855      	ldr	r0, [pc, #340]	; (800b170 <Change_Gain+0x2f8>)
 800b01a:	f009 fd27 	bl	8014a6c <iprintf>

			Buffering();
 800b01e:	f7ff fdfb 	bl	800ac18 <Buffering>
			printf("\r\n : ");
 800b022:	4854      	ldr	r0, [pc, #336]	; (800b174 <Change_Gain+0x2fc>)
 800b024:	f009 fd22 	bl	8014a6c <iprintf>

			switch(change_mode)
 800b028:	79fb      	ldrb	r3, [r7, #7]
 800b02a:	3b31      	subs	r3, #49	; 0x31
 800b02c:	2b04      	cmp	r3, #4
 800b02e:	f200 80c1 	bhi.w	800b1b4 <Change_Gain+0x33c>
 800b032:	a201      	add	r2, pc, #4	; (adr r2, 800b038 <Change_Gain+0x1c0>)
 800b034:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b038:	0800b04d 	.word	0x0800b04d
 800b03c:	0800b07f 	.word	0x0800b07f
 800b040:	0800b0b1 	.word	0x0800b0b1
 800b044:	0800b0e1 	.word	0x0800b0e1
 800b048:	0800b111 	.word	0x0800b111
			{
			case '1'://
				//printf("p , i or d ?");scanf("%c",pid);

				if(pid == 'p')
 800b04c:	79bb      	ldrb	r3, [r7, #6]
 800b04e:	2b70      	cmp	r3, #112	; 0x70
 800b050:	d104      	bne.n	800b05c <Change_Gain+0x1e4>
				{
					scanf("%f",&Pid[L_VELO_PID].KP);
 800b052:	4949      	ldr	r1, [pc, #292]	; (800b178 <Change_Gain+0x300>)
 800b054:	4849      	ldr	r0, [pc, #292]	; (800b17c <Change_Gain+0x304>)
 800b056:	f009 fd85 	bl	8014b64 <iscanf>
				}
				else if(pid == 'd')
				{
					scanf("%f",&Pid[L_VELO_PID].KD);
				}
				break;
 800b05a:	e0af      	b.n	800b1bc <Change_Gain+0x344>
				else if(pid == 'i')
 800b05c:	79bb      	ldrb	r3, [r7, #6]
 800b05e:	2b69      	cmp	r3, #105	; 0x69
 800b060:	d104      	bne.n	800b06c <Change_Gain+0x1f4>
					scanf("%f",&Pid[L_VELO_PID].KI);
 800b062:	4947      	ldr	r1, [pc, #284]	; (800b180 <Change_Gain+0x308>)
 800b064:	4845      	ldr	r0, [pc, #276]	; (800b17c <Change_Gain+0x304>)
 800b066:	f009 fd7d 	bl	8014b64 <iscanf>
				break;
 800b06a:	e0a7      	b.n	800b1bc <Change_Gain+0x344>
				else if(pid == 'd')
 800b06c:	79bb      	ldrb	r3, [r7, #6]
 800b06e:	2b64      	cmp	r3, #100	; 0x64
 800b070:	f040 80a4 	bne.w	800b1bc <Change_Gain+0x344>
					scanf("%f",&Pid[L_VELO_PID].KD);
 800b074:	4943      	ldr	r1, [pc, #268]	; (800b184 <Change_Gain+0x30c>)
 800b076:	4841      	ldr	r0, [pc, #260]	; (800b17c <Change_Gain+0x304>)
 800b078:	f009 fd74 	bl	8014b64 <iscanf>
				break;
 800b07c:	e09e      	b.n	800b1bc <Change_Gain+0x344>

			case '2'://
				if(pid == 'p')
 800b07e:	79bb      	ldrb	r3, [r7, #6]
 800b080:	2b70      	cmp	r3, #112	; 0x70
 800b082:	d104      	bne.n	800b08e <Change_Gain+0x216>
				{
					scanf("%f",&Pid[A_VELO_PID].KP);
 800b084:	4931      	ldr	r1, [pc, #196]	; (800b14c <Change_Gain+0x2d4>)
 800b086:	483d      	ldr	r0, [pc, #244]	; (800b17c <Change_Gain+0x304>)
 800b088:	f009 fd6c 	bl	8014b64 <iscanf>
				}
				else if(pid == 'd')
				{
					scanf("%f",&Pid[A_VELO_PID].KD);
				}
				break;
 800b08c:	e098      	b.n	800b1c0 <Change_Gain+0x348>
				else if(pid == 'i')
 800b08e:	79bb      	ldrb	r3, [r7, #6]
 800b090:	2b69      	cmp	r3, #105	; 0x69
 800b092:	d104      	bne.n	800b09e <Change_Gain+0x226>
					scanf("%f",&Pid[A_VELO_PID].KI);
 800b094:	493c      	ldr	r1, [pc, #240]	; (800b188 <Change_Gain+0x310>)
 800b096:	4839      	ldr	r0, [pc, #228]	; (800b17c <Change_Gain+0x304>)
 800b098:	f009 fd64 	bl	8014b64 <iscanf>
				break;
 800b09c:	e090      	b.n	800b1c0 <Change_Gain+0x348>
				else if(pid == 'd')
 800b09e:	79bb      	ldrb	r3, [r7, #6]
 800b0a0:	2b64      	cmp	r3, #100	; 0x64
 800b0a2:	f040 808d 	bne.w	800b1c0 <Change_Gain+0x348>
					scanf("%f",&Pid[A_VELO_PID].KD);
 800b0a6:	4939      	ldr	r1, [pc, #228]	; (800b18c <Change_Gain+0x314>)
 800b0a8:	4834      	ldr	r0, [pc, #208]	; (800b17c <Change_Gain+0x304>)
 800b0aa:	f009 fd5b 	bl	8014b64 <iscanf>
				break;
 800b0ae:	e087      	b.n	800b1c0 <Change_Gain+0x348>

			case '3'://
				if(pid == 'p')
 800b0b0:	79bb      	ldrb	r3, [r7, #6]
 800b0b2:	2b70      	cmp	r3, #112	; 0x70
 800b0b4:	d104      	bne.n	800b0c0 <Change_Gain+0x248>
				{
					scanf("%f",&Pid[L_WALL_PID].KP);
 800b0b6:	4936      	ldr	r1, [pc, #216]	; (800b190 <Change_Gain+0x318>)
 800b0b8:	4830      	ldr	r0, [pc, #192]	; (800b17c <Change_Gain+0x304>)
 800b0ba:	f009 fd53 	bl	8014b64 <iscanf>
				}
				else if(pid == 'd')
				{
					scanf("%f",&Pid[L_WALL_PID].KD);
				}
				break;
 800b0be:	e081      	b.n	800b1c4 <Change_Gain+0x34c>
				else if(pid == 'i')
 800b0c0:	79bb      	ldrb	r3, [r7, #6]
 800b0c2:	2b69      	cmp	r3, #105	; 0x69
 800b0c4:	d104      	bne.n	800b0d0 <Change_Gain+0x258>
					scanf("%f",&Pid[L_WALL_PID].KI);
 800b0c6:	4933      	ldr	r1, [pc, #204]	; (800b194 <Change_Gain+0x31c>)
 800b0c8:	482c      	ldr	r0, [pc, #176]	; (800b17c <Change_Gain+0x304>)
 800b0ca:	f009 fd4b 	bl	8014b64 <iscanf>
				break;
 800b0ce:	e079      	b.n	800b1c4 <Change_Gain+0x34c>
				else if(pid == 'd')
 800b0d0:	79bb      	ldrb	r3, [r7, #6]
 800b0d2:	2b64      	cmp	r3, #100	; 0x64
 800b0d4:	d176      	bne.n	800b1c4 <Change_Gain+0x34c>
					scanf("%f",&Pid[L_WALL_PID].KD);
 800b0d6:	4930      	ldr	r1, [pc, #192]	; (800b198 <Change_Gain+0x320>)
 800b0d8:	4828      	ldr	r0, [pc, #160]	; (800b17c <Change_Gain+0x304>)
 800b0da:	f009 fd43 	bl	8014b64 <iscanf>
				break;
 800b0de:	e071      	b.n	800b1c4 <Change_Gain+0x34c>
			case '4'://
				if(pid == 'p')
 800b0e0:	79bb      	ldrb	r3, [r7, #6]
 800b0e2:	2b70      	cmp	r3, #112	; 0x70
 800b0e4:	d104      	bne.n	800b0f0 <Change_Gain+0x278>
				{
					scanf("%f",&Pid[R_WALL_PID].KP);
 800b0e6:	492d      	ldr	r1, [pc, #180]	; (800b19c <Change_Gain+0x324>)
 800b0e8:	4824      	ldr	r0, [pc, #144]	; (800b17c <Change_Gain+0x304>)
 800b0ea:	f009 fd3b 	bl	8014b64 <iscanf>
				}
				else if(pid == 'd')
				{
					scanf("%f",&Pid[R_WALL_PID].KD);
				}
				break;
 800b0ee:	e06b      	b.n	800b1c8 <Change_Gain+0x350>
				else if(pid == 'i')
 800b0f0:	79bb      	ldrb	r3, [r7, #6]
 800b0f2:	2b69      	cmp	r3, #105	; 0x69
 800b0f4:	d104      	bne.n	800b100 <Change_Gain+0x288>
					scanf("%f",&Pid[R_WALL_PID].KI);
 800b0f6:	492a      	ldr	r1, [pc, #168]	; (800b1a0 <Change_Gain+0x328>)
 800b0f8:	4820      	ldr	r0, [pc, #128]	; (800b17c <Change_Gain+0x304>)
 800b0fa:	f009 fd33 	bl	8014b64 <iscanf>
				break;
 800b0fe:	e063      	b.n	800b1c8 <Change_Gain+0x350>
				else if(pid == 'd')
 800b100:	79bb      	ldrb	r3, [r7, #6]
 800b102:	2b64      	cmp	r3, #100	; 0x64
 800b104:	d160      	bne.n	800b1c8 <Change_Gain+0x350>
					scanf("%f",&Pid[R_WALL_PID].KD);
 800b106:	4927      	ldr	r1, [pc, #156]	; (800b1a4 <Change_Gain+0x32c>)
 800b108:	481c      	ldr	r0, [pc, #112]	; (800b17c <Change_Gain+0x304>)
 800b10a:	f009 fd2b 	bl	8014b64 <iscanf>
				break;
 800b10e:	e05b      	b.n	800b1c8 <Change_Gain+0x350>
			case '5'://
				if(pid == 'p')
 800b110:	79bb      	ldrb	r3, [r7, #6]
 800b112:	2b70      	cmp	r3, #112	; 0x70
 800b114:	d104      	bne.n	800b120 <Change_Gain+0x2a8>
				{
					scanf("%f",&Pid[D_WALL_PID].KP);
 800b116:	4924      	ldr	r1, [pc, #144]	; (800b1a8 <Change_Gain+0x330>)
 800b118:	4818      	ldr	r0, [pc, #96]	; (800b17c <Change_Gain+0x304>)
 800b11a:	f009 fd23 	bl	8014b64 <iscanf>
				}
				else if(pid == 'd')
				{
					scanf("%f",&Pid[D_WALL_PID].KD);
				}
				break;
 800b11e:	e055      	b.n	800b1cc <Change_Gain+0x354>
				else if(pid == 'i')
 800b120:	79bb      	ldrb	r3, [r7, #6]
 800b122:	2b69      	cmp	r3, #105	; 0x69
 800b124:	d104      	bne.n	800b130 <Change_Gain+0x2b8>
					scanf("%f",&Pid[D_WALL_PID].KI);
 800b126:	4921      	ldr	r1, [pc, #132]	; (800b1ac <Change_Gain+0x334>)
 800b128:	4814      	ldr	r0, [pc, #80]	; (800b17c <Change_Gain+0x304>)
 800b12a:	f009 fd1b 	bl	8014b64 <iscanf>
				break;
 800b12e:	e04d      	b.n	800b1cc <Change_Gain+0x354>
				else if(pid == 'd')
 800b130:	79bb      	ldrb	r3, [r7, #6]
 800b132:	2b64      	cmp	r3, #100	; 0x64
 800b134:	d14a      	bne.n	800b1cc <Change_Gain+0x354>
					scanf("%f",&Pid[D_WALL_PID].KD);
 800b136:	491e      	ldr	r1, [pc, #120]	; (800b1b0 <Change_Gain+0x338>)
 800b138:	4810      	ldr	r0, [pc, #64]	; (800b17c <Change_Gain+0x304>)
 800b13a:	f009 fd13 	bl	8014b64 <iscanf>
				break;
 800b13e:	e045      	b.n	800b1cc <Change_Gain+0x354>
 800b140:	20000940 	.word	0x20000940
 800b144:	200006b8 	.word	0x200006b8
 800b148:	08018f68 	.word	0x08018f68
 800b14c:	2000025c 	.word	0x2000025c
 800b150:	08018f80 	.word	0x08018f80
 800b154:	08018fa0 	.word	0x08018fa0
 800b158:	08018fbc 	.word	0x08018fbc
 800b15c:	08018fd8 	.word	0x08018fd8
 800b160:	08018ff4 	.word	0x08018ff4
 800b164:	08019010 	.word	0x08019010
 800b168:	08019028 	.word	0x08019028
 800b16c:	0801902c 	.word	0x0801902c
 800b170:	08019040 	.word	0x08019040
 800b174:	08019064 	.word	0x08019064
 800b178:	2000030c 	.word	0x2000030c
 800b17c:	08019078 	.word	0x08019078
 800b180:	20000310 	.word	0x20000310
 800b184:	20000314 	.word	0x20000314
 800b188:	20000260 	.word	0x20000260
 800b18c:	20000264 	.word	0x20000264
 800b190:	200002b4 	.word	0x200002b4
 800b194:	200002b8 	.word	0x200002b8
 800b198:	200002bc 	.word	0x200002bc
 800b19c:	200002e0 	.word	0x200002e0
 800b1a0:	200002e4 	.word	0x200002e4
 800b1a4:	200002e8 	.word	0x200002e8
 800b1a8:	20000288 	.word	0x20000288
 800b1ac:	2000028c 	.word	0x2000028c
 800b1b0:	20000290 	.word	0x20000290
			default :
				printf("\r\n");
 800b1b4:	4816      	ldr	r0, [pc, #88]	; (800b210 <Change_Gain+0x398>)
 800b1b6:	f009 fccd 	bl	8014b54 <puts>
				break;
 800b1ba:	e008      	b.n	800b1ce <Change_Gain+0x356>
				break;
 800b1bc:	bf00      	nop
 800b1be:	e006      	b.n	800b1ce <Change_Gain+0x356>
				break;
 800b1c0:	bf00      	nop
 800b1c2:	e004      	b.n	800b1ce <Change_Gain+0x356>
				break;
 800b1c4:	bf00      	nop
 800b1c6:	e002      	b.n	800b1ce <Change_Gain+0x356>
				break;
 800b1c8:	bf00      	nop
 800b1ca:	e000      	b.n	800b1ce <Change_Gain+0x356>
				break;
 800b1cc:	bf00      	nop
			}
			Buffering();
 800b1ce:	f7ff fd23 	bl	800ac18 <Buffering>
			scanf("%c",&nl);
 800b1d2:	1d7b      	adds	r3, r7, #5
 800b1d4:	4619      	mov	r1, r3
 800b1d6:	480f      	ldr	r0, [pc, #60]	; (800b214 <Change_Gain+0x39c>)
 800b1d8:	f009 fcc4 	bl	8014b64 <iscanf>
			printf("\r\n");
 800b1dc:	480e      	ldr	r0, [pc, #56]	; (800b218 <Change_Gain+0x3a0>)
 800b1de:	f009 fcb9 	bl	8014b54 <puts>
		printf("PID\r\n");
 800b1e2:	e65e      	b.n	800aea2 <Change_Gain+0x2a>
			break;
 800b1e4:	bf00      	nop
		}

	}
	printf("\r\n\r\n");
 800b1e6:	480d      	ldr	r0, [pc, #52]	; (800b21c <Change_Gain+0x3a4>)
 800b1e8:	f009 fcb4 	bl	8014b54 <puts>

	//

	//ROM
	//work_ram[5120] ()5200
	Flash_clear_sector9();
 800b1ec:	f002 ffc6 	bl	800e17c <Flash_clear_sector9>
	//printf("\r\n\r\n");
	Copy_Gain();
 800b1f0:	f7ff fd26 	bl	800ac40 <Copy_Gain>
	//printf("\r\n\r\n");

	ChangeLED(7);
 800b1f4:	2007      	movs	r0, #7
 800b1f6:	f003 f8a9 	bl	800e34c <ChangeLED>
	HAL_Delay(200);
 800b1fa:	20c8      	movs	r0, #200	; 0xc8
 800b1fc:	f003 fa96 	bl	800e72c <HAL_Delay>
	ChangeLED(0);
 800b200:	2000      	movs	r0, #0
 800b202:	f003 f8a3 	bl	800e34c <ChangeLED>
	HAL_TIM_Base_Start_IT(&htim8);
	Motor_PWM_Start();
	Emitter_ON();
	ADC_Start();
#endif
}
 800b206:	bf00      	nop
 800b208:	3708      	adds	r7, #8
 800b20a:	46bd      	mov	sp, r7
 800b20c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800b210:	0801907c 	.word	0x0801907c
 800b214:	08019028 	.word	0x08019028
 800b218:	08019090 	.word	0x08019090
 800b21c:	08019094 	.word	0x08019094

0800b220 <ControlMotor>:
	//
		//
		//

void ControlMotor()
{
 800b220:	b5b0      	push	{r4, r5, r7, lr}
 800b222:	b084      	sub	sp, #16
 800b224:	af00      	add	r7, sp, #0
	//UpdatePhisicalDataFromEnc();
//	PulseDisplacement[LEFT] = TIM3->CNT - INITIAL_PULSE;
//	TIM3->CNT = INITIAL_PULSE;
//	PulseDisplacement[RIGHT] = TIM4->CNT - INITIAL_PULSE;
//	TIM4->CNT = INITIAL_PULSE;
	PulseDisplacement[LEFT] = GetPulseDisplacement( (int*)(&(TIM3->CNT)),  INITIAL_PULSE/*&KeepCounter[LEFT]*/);
 800b226:	f247 512f 	movw	r1, #29999	; 0x752f
 800b22a:	48a1      	ldr	r0, [pc, #644]	; (800b4b0 <ControlMotor+0x290>)
 800b22c:	f7ff fbda 	bl	800a9e4 <GetPulseDisplacement>
 800b230:	4602      	mov	r2, r0
 800b232:	4ba0      	ldr	r3, [pc, #640]	; (800b4b4 <ControlMotor+0x294>)
 800b234:	601a      	str	r2, [r3, #0]
	PulseDisplacement[RIGHT] = GetPulseDisplacement( (int*)(&(TIM4->CNT)),  INITIAL_PULSE/*&KeepCounter[RIGHT]*/);
 800b236:	f247 512f 	movw	r1, #29999	; 0x752f
 800b23a:	489f      	ldr	r0, [pc, #636]	; (800b4b8 <ControlMotor+0x298>)
 800b23c:	f7ff fbd2 	bl	800a9e4 <GetPulseDisplacement>
 800b240:	4602      	mov	r2, r0
 800b242:	4b9c      	ldr	r3, [pc, #624]	; (800b4b4 <ControlMotor+0x294>)
 800b244:	605a      	str	r2, [r3, #4]
	// mm/s
	CurrentVelocity[LEFT] = ( (float)PulseDisplacement[LEFT] * MM_PER_PULSE ) / T1;
 800b246:	4b9b      	ldr	r3, [pc, #620]	; (800b4b4 <ControlMotor+0x294>)
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	ee07 3a90 	vmov	s15, r3
 800b24e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b252:	ee17 0a90 	vmov	r0, s15
 800b256:	f7fd f8af 	bl	80083b8 <__aeabi_f2d>
 800b25a:	a391      	add	r3, pc, #580	; (adr r3, 800b4a0 <ControlMotor+0x280>)
 800b25c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b260:	f7fd f902 	bl	8008468 <__aeabi_dmul>
 800b264:	4603      	mov	r3, r0
 800b266:	460c      	mov	r4, r1
 800b268:	4618      	mov	r0, r3
 800b26a:	4621      	mov	r1, r4
 800b26c:	a38e      	add	r3, pc, #568	; (adr r3, 800b4a8 <ControlMotor+0x288>)
 800b26e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b272:	f7fd fa23 	bl	80086bc <__aeabi_ddiv>
 800b276:	4603      	mov	r3, r0
 800b278:	460c      	mov	r4, r1
 800b27a:	4618      	mov	r0, r3
 800b27c:	4621      	mov	r1, r4
 800b27e:	f7fd fbeb 	bl	8008a58 <__aeabi_d2f>
 800b282:	4602      	mov	r2, r0
 800b284:	4b8d      	ldr	r3, [pc, #564]	; (800b4bc <ControlMotor+0x29c>)
 800b286:	601a      	str	r2, [r3, #0]
	CurrentVelocity[RIGHT] = ( (float)PulseDisplacement[RIGHT] * MM_PER_PULSE ) / T1;
 800b288:	4b8a      	ldr	r3, [pc, #552]	; (800b4b4 <ControlMotor+0x294>)
 800b28a:	685b      	ldr	r3, [r3, #4]
 800b28c:	ee07 3a90 	vmov	s15, r3
 800b290:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b294:	ee17 0a90 	vmov	r0, s15
 800b298:	f7fd f88e 	bl	80083b8 <__aeabi_f2d>
 800b29c:	a380      	add	r3, pc, #512	; (adr r3, 800b4a0 <ControlMotor+0x280>)
 800b29e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2a2:	f7fd f8e1 	bl	8008468 <__aeabi_dmul>
 800b2a6:	4603      	mov	r3, r0
 800b2a8:	460c      	mov	r4, r1
 800b2aa:	4618      	mov	r0, r3
 800b2ac:	4621      	mov	r1, r4
 800b2ae:	a37e      	add	r3, pc, #504	; (adr r3, 800b4a8 <ControlMotor+0x288>)
 800b2b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2b4:	f7fd fa02 	bl	80086bc <__aeabi_ddiv>
 800b2b8:	4603      	mov	r3, r0
 800b2ba:	460c      	mov	r4, r1
 800b2bc:	4618      	mov	r0, r3
 800b2be:	4621      	mov	r1, r4
 800b2c0:	f7fd fbca 	bl	8008a58 <__aeabi_d2f>
 800b2c4:	4602      	mov	r2, r0
 800b2c6:	4b7d      	ldr	r3, [pc, #500]	; (800b4bc <ControlMotor+0x29c>)
 800b2c8:	605a      	str	r2, [r3, #4]
	CurrentVelocity[BODY] = (CurrentVelocity[LEFT] + CurrentVelocity[RIGHT] )/2;
 800b2ca:	4b7c      	ldr	r3, [pc, #496]	; (800b4bc <ControlMotor+0x29c>)
 800b2cc:	ed93 7a00 	vldr	s14, [r3]
 800b2d0:	4b7a      	ldr	r3, [pc, #488]	; (800b4bc <ControlMotor+0x29c>)
 800b2d2:	edd3 7a01 	vldr	s15, [r3, #4]
 800b2d6:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b2da:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800b2de:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b2e2:	4b76      	ldr	r3, [pc, #472]	; (800b4bc <ControlMotor+0x29c>)
 800b2e4:	edc3 7a02 	vstr	s15, [r3, #8]
	// mm/ms
	TotalPulse[LEFT] += PulseDisplacement[LEFT];
 800b2e8:	4b75      	ldr	r3, [pc, #468]	; (800b4c0 <ControlMotor+0x2a0>)
 800b2ea:	681a      	ldr	r2, [r3, #0]
 800b2ec:	4b71      	ldr	r3, [pc, #452]	; (800b4b4 <ControlMotor+0x294>)
 800b2ee:	681b      	ldr	r3, [r3, #0]
 800b2f0:	4413      	add	r3, r2
 800b2f2:	4a73      	ldr	r2, [pc, #460]	; (800b4c0 <ControlMotor+0x2a0>)
 800b2f4:	6013      	str	r3, [r2, #0]
	TotalPulse[RIGHT] += PulseDisplacement[RIGHT];
 800b2f6:	4b72      	ldr	r3, [pc, #456]	; (800b4c0 <ControlMotor+0x2a0>)
 800b2f8:	685a      	ldr	r2, [r3, #4]
 800b2fa:	4b6e      	ldr	r3, [pc, #440]	; (800b4b4 <ControlMotor+0x294>)
 800b2fc:	685b      	ldr	r3, [r3, #4]
 800b2fe:	4413      	add	r3, r2
 800b300:	4a6f      	ldr	r2, [pc, #444]	; (800b4c0 <ControlMotor+0x2a0>)
 800b302:	6053      	str	r3, [r2, #4]
	TotalPulse[BODY] = TotalPulse[LEFT]+TotalPulse[RIGHT];
 800b304:	4b6e      	ldr	r3, [pc, #440]	; (800b4c0 <ControlMotor+0x2a0>)
 800b306:	681a      	ldr	r2, [r3, #0]
 800b308:	4b6d      	ldr	r3, [pc, #436]	; (800b4c0 <ControlMotor+0x2a0>)
 800b30a:	685b      	ldr	r3, [r3, #4]
 800b30c:	4413      	add	r3, r2
 800b30e:	4a6c      	ldr	r2, [pc, #432]	; (800b4c0 <ControlMotor+0x2a0>)
 800b310:	6093      	str	r3, [r2, #8]
	// rad/s
	AngularV = ( CurrentVelocity[LEFT] - CurrentVelocity[RIGHT] ) / TREAD_WIDTH;
 800b312:	4b6a      	ldr	r3, [pc, #424]	; (800b4bc <ControlMotor+0x29c>)
 800b314:	ed93 7a00 	vldr	s14, [r3]
 800b318:	4b68      	ldr	r3, [pc, #416]	; (800b4bc <ControlMotor+0x29c>)
 800b31a:	edd3 7a01 	vldr	s15, [r3, #4]
 800b31e:	ee37 7a67 	vsub.f32	s14, s14, s15
 800b322:	eddf 6a68 	vldr	s13, [pc, #416]	; 800b4c4 <ControlMotor+0x2a4>
 800b326:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b32a:	4b67      	ldr	r3, [pc, #412]	; (800b4c8 <ControlMotor+0x2a8>)
 800b32c:	edc3 7a00 	vstr	s15, [r3]
	//ImuAngV = GetDataIMUdouble();
//    read_gyro_data();
//    read_accel_data();
//	AngularV = GetDataIMUfloat();//(float)ImuAngV;
	// rad/ms
	Angle += AngularV * T1;
 800b330:	4b66      	ldr	r3, [pc, #408]	; (800b4cc <ControlMotor+0x2ac>)
 800b332:	681b      	ldr	r3, [r3, #0]
 800b334:	4618      	mov	r0, r3
 800b336:	f7fd f83f 	bl	80083b8 <__aeabi_f2d>
 800b33a:	4604      	mov	r4, r0
 800b33c:	460d      	mov	r5, r1
 800b33e:	4b62      	ldr	r3, [pc, #392]	; (800b4c8 <ControlMotor+0x2a8>)
 800b340:	681b      	ldr	r3, [r3, #0]
 800b342:	4618      	mov	r0, r3
 800b344:	f7fd f838 	bl	80083b8 <__aeabi_f2d>
 800b348:	a357      	add	r3, pc, #348	; (adr r3, 800b4a8 <ControlMotor+0x288>)
 800b34a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b34e:	f7fd f88b 	bl	8008468 <__aeabi_dmul>
 800b352:	4602      	mov	r2, r0
 800b354:	460b      	mov	r3, r1
 800b356:	4620      	mov	r0, r4
 800b358:	4629      	mov	r1, r5
 800b35a:	f7fc fecf 	bl	80080fc <__adddf3>
 800b35e:	4603      	mov	r3, r0
 800b360:	460c      	mov	r4, r1
 800b362:	4618      	mov	r0, r3
 800b364:	4621      	mov	r1, r4
 800b366:	f7fd fb77 	bl	8008a58 <__aeabi_d2f>
 800b36a:	4602      	mov	r2, r0
 800b36c:	4b57      	ldr	r3, [pc, #348]	; (800b4cc <ControlMotor+0x2ac>)
 800b36e:	601a      	str	r2, [r3, #0]
	//ImuAngle += ImuAngV*T1;
//	ControlWall();
//	int wall_d =0,wall_l =0,wall_r =0;
	int wall_d =0,wall_l =0,wall_r =0;
 800b370:	2300      	movs	r3, #0
 800b372:	60fb      	str	r3, [r7, #12]
 800b374:	2300      	movs	r3, #0
 800b376:	60bb      	str	r3, [r7, #8]
 800b378:	2300      	movs	r3, #0
 800b37a:	607b      	str	r3, [r7, #4]
	int ang_out=0;
 800b37c:	2300      	movs	r3, #0
 800b37e:	603b      	str	r3, [r7, #0]
	//	//4flag
		//


	//
	if( Pos.Dir == front)
 800b380:	4b53      	ldr	r3, [pc, #332]	; (800b4d0 <ControlMotor+0x2b0>)
 800b382:	789b      	ldrb	r3, [r3, #2]
 800b384:	2b00      	cmp	r3, #0
 800b386:	f040 80df 	bne.w	800b548 <ControlMotor+0x328>
	{
		if( Pid[A_VELO_PID].flag == 1 )
 800b38a:	4b52      	ldr	r3, [pc, #328]	; (800b4d4 <ControlMotor+0x2b4>)
 800b38c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b38e:	2b01      	cmp	r3, #1
 800b390:	d127      	bne.n	800b3e2 <ControlMotor+0x1c2>
		{
			ang_out = PIDControl( A_VELO_PID, T1, TargetAngle, Angle);
 800b392:	4b51      	ldr	r3, [pc, #324]	; (800b4d8 <ControlMotor+0x2b8>)
 800b394:	edd3 7a00 	vldr	s15, [r3]
 800b398:	4b4c      	ldr	r3, [pc, #304]	; (800b4cc <ControlMotor+0x2ac>)
 800b39a:	ed93 7a00 	vldr	s14, [r3]
 800b39e:	eeb0 1a47 	vmov.f32	s2, s14
 800b3a2:	eef0 0a67 	vmov.f32	s1, s15
 800b3a6:	ed9f 0a4d 	vldr	s0, [pc, #308]	; 800b4dc <ControlMotor+0x2bc>
 800b3aa:	2000      	movs	r0, #0
 800b3ac:	f001 f8f8 	bl	800c5a0 <PIDControl>
 800b3b0:	6038      	str	r0, [r7, #0]
			TargetAngularV = (float)ang_out*0.001;	//
 800b3b2:	683b      	ldr	r3, [r7, #0]
 800b3b4:	ee07 3a90 	vmov	s15, r3
 800b3b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b3bc:	ee17 0a90 	vmov	r0, s15
 800b3c0:	f7fc fffa 	bl	80083b8 <__aeabi_f2d>
 800b3c4:	a338      	add	r3, pc, #224	; (adr r3, 800b4a8 <ControlMotor+0x288>)
 800b3c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3ca:	f7fd f84d 	bl	8008468 <__aeabi_dmul>
 800b3ce:	4603      	mov	r3, r0
 800b3d0:	460c      	mov	r4, r1
 800b3d2:	4618      	mov	r0, r3
 800b3d4:	4621      	mov	r1, r4
 800b3d6:	f7fd fb3f 	bl	8008a58 <__aeabi_d2f>
 800b3da:	4602      	mov	r2, r0
 800b3dc:	4b40      	ldr	r3, [pc, #256]	; (800b4e0 <ControlMotor+0x2c0>)
 800b3de:	601a      	str	r2, [r3, #0]
 800b3e0:	e0b2      	b.n	800b548 <ControlMotor+0x328>
		}
		else if( Pid[D_WALL_PID].flag == 1 )
 800b3e2:	4b3c      	ldr	r3, [pc, #240]	; (800b4d4 <ControlMotor+0x2b4>)
 800b3e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b3e6:	2b01      	cmp	r3, #1
 800b3e8:	d12c      	bne.n	800b444 <ControlMotor+0x224>
		{
			wall_d = PIDControl( D_WALL_PID, T1, Photo[SL], Photo[SR]+PhotoDiff);	//++
 800b3ea:	4b3e      	ldr	r3, [pc, #248]	; (800b4e4 <ControlMotor+0x2c4>)
 800b3ec:	edd3 6a02 	vldr	s13, [r3, #8]
 800b3f0:	4b3c      	ldr	r3, [pc, #240]	; (800b4e4 <ControlMotor+0x2c4>)
 800b3f2:	ed93 7a01 	vldr	s14, [r3, #4]
 800b3f6:	4b3c      	ldr	r3, [pc, #240]	; (800b4e8 <ControlMotor+0x2c8>)
 800b3f8:	edd3 7a00 	vldr	s15, [r3]
 800b3fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b400:	eeb0 1a67 	vmov.f32	s2, s15
 800b404:	eef0 0a66 	vmov.f32	s1, s13
 800b408:	ed9f 0a34 	vldr	s0, [pc, #208]	; 800b4dc <ControlMotor+0x2bc>
 800b40c:	2001      	movs	r0, #1
 800b40e:	f001 f8c7 	bl	800c5a0 <PIDControl>
 800b412:	60f8      	str	r0, [r7, #12]
			TargetAngularV = (float)wall_d*0.001;//0.002 
 800b414:	68fb      	ldr	r3, [r7, #12]
 800b416:	ee07 3a90 	vmov	s15, r3
 800b41a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b41e:	ee17 0a90 	vmov	r0, s15
 800b422:	f7fc ffc9 	bl	80083b8 <__aeabi_f2d>
 800b426:	a320      	add	r3, pc, #128	; (adr r3, 800b4a8 <ControlMotor+0x288>)
 800b428:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b42c:	f7fd f81c 	bl	8008468 <__aeabi_dmul>
 800b430:	4603      	mov	r3, r0
 800b432:	460c      	mov	r4, r1
 800b434:	4618      	mov	r0, r3
 800b436:	4621      	mov	r1, r4
 800b438:	f7fd fb0e 	bl	8008a58 <__aeabi_d2f>
 800b43c:	4602      	mov	r2, r0
 800b43e:	4b28      	ldr	r3, [pc, #160]	; (800b4e0 <ControlMotor+0x2c0>)
 800b440:	601a      	str	r2, [r3, #0]
 800b442:	e081      	b.n	800b548 <ControlMotor+0x328>
		}
		else if( Pid[L_WALL_PID].flag == 1 )
 800b444:	4b23      	ldr	r3, [pc, #140]	; (800b4d4 <ControlMotor+0x2b4>)
 800b446:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b44a:	2b01      	cmp	r3, #1
 800b44c:	d150      	bne.n	800b4f0 <ControlMotor+0x2d0>
		{
			wall_l = PIDControl( L_WALL_PID, T1,  Photo[SL], TargetPhoto[SL]);
 800b44e:	4b25      	ldr	r3, [pc, #148]	; (800b4e4 <ControlMotor+0x2c4>)
 800b450:	edd3 7a02 	vldr	s15, [r3, #8]
 800b454:	4b25      	ldr	r3, [pc, #148]	; (800b4ec <ControlMotor+0x2cc>)
 800b456:	ed93 7a02 	vldr	s14, [r3, #8]
 800b45a:	eeb0 1a47 	vmov.f32	s2, s14
 800b45e:	eef0 0a67 	vmov.f32	s1, s15
 800b462:	ed9f 0a1e 	vldr	s0, [pc, #120]	; 800b4dc <ControlMotor+0x2bc>
 800b466:	2002      	movs	r0, #2
 800b468:	f001 f89a 	bl	800c5a0 <PIDControl>
 800b46c:	60b8      	str	r0, [r7, #8]
			TargetAngularV = (float)wall_l*0.001;//0.002 
 800b46e:	68bb      	ldr	r3, [r7, #8]
 800b470:	ee07 3a90 	vmov	s15, r3
 800b474:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b478:	ee17 0a90 	vmov	r0, s15
 800b47c:	f7fc ff9c 	bl	80083b8 <__aeabi_f2d>
 800b480:	a309      	add	r3, pc, #36	; (adr r3, 800b4a8 <ControlMotor+0x288>)
 800b482:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b486:	f7fc ffef 	bl	8008468 <__aeabi_dmul>
 800b48a:	4603      	mov	r3, r0
 800b48c:	460c      	mov	r4, r1
 800b48e:	4618      	mov	r0, r3
 800b490:	4621      	mov	r1, r4
 800b492:	f7fd fae1 	bl	8008a58 <__aeabi_d2f>
 800b496:	4602      	mov	r2, r0
 800b498:	4b11      	ldr	r3, [pc, #68]	; (800b4e0 <ControlMotor+0x2c0>)
 800b49a:	601a      	str	r2, [r3, #0]
 800b49c:	e054      	b.n	800b548 <ControlMotor+0x328>
 800b49e:	bf00      	nop
 800b4a0:	317249d5 	.word	0x317249d5
 800b4a4:	3f502de0 	.word	0x3f502de0
 800b4a8:	d2f1a9fc 	.word	0xd2f1a9fc
 800b4ac:	3f50624d 	.word	0x3f50624d
 800b4b0:	40000424 	.word	0x40000424
 800b4b4:	200004ac 	.word	0x200004ac
 800b4b8:	40000824 	.word	0x40000824
 800b4bc:	20000440 	.word	0x20000440
 800b4c0:	20000434 	.word	0x20000434
 800b4c4:	42120000 	.word	0x42120000
 800b4c8:	20000254 	.word	0x20000254
 800b4cc:	20000258 	.word	0x20000258
 800b4d0:	20000000 	.word	0x20000000
 800b4d4:	2000025c 	.word	0x2000025c
 800b4d8:	20000430 	.word	0x20000430
 800b4dc:	3a83126f 	.word	0x3a83126f
 800b4e0:	20000400 	.word	0x20000400
 800b4e4:	20000458 	.word	0x20000458
 800b4e8:	20000420 	.word	0x20000420
 800b4ec:	20000488 	.word	0x20000488

		}
		else if( Pid[R_WALL_PID].flag == 1 )
 800b4f0:	4b63      	ldr	r3, [pc, #396]	; (800b680 <ControlMotor+0x460>)
 800b4f2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800b4f6:	2b01      	cmp	r3, #1
 800b4f8:	d126      	bne.n	800b548 <ControlMotor+0x328>
		{
			wall_r = PIDControl( R_WALL_PID, T1, TargetPhoto[SR], Photo[SR]);			//-
 800b4fa:	4b62      	ldr	r3, [pc, #392]	; (800b684 <ControlMotor+0x464>)
 800b4fc:	edd3 7a01 	vldr	s15, [r3, #4]
 800b500:	4b61      	ldr	r3, [pc, #388]	; (800b688 <ControlMotor+0x468>)
 800b502:	ed93 7a01 	vldr	s14, [r3, #4]
 800b506:	eeb0 1a47 	vmov.f32	s2, s14
 800b50a:	eef0 0a67 	vmov.f32	s1, s15
 800b50e:	ed9f 0a5f 	vldr	s0, [pc, #380]	; 800b68c <ControlMotor+0x46c>
 800b512:	2003      	movs	r0, #3
 800b514:	f001 f844 	bl	800c5a0 <PIDControl>
 800b518:	6078      	str	r0, [r7, #4]
			TargetAngularV = (float)wall_r*0.001;//0.002 
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	ee07 3a90 	vmov	s15, r3
 800b520:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b524:	ee17 0a90 	vmov	r0, s15
 800b528:	f7fc ff46 	bl	80083b8 <__aeabi_f2d>
 800b52c:	a352      	add	r3, pc, #328	; (adr r3, 800b678 <ControlMotor+0x458>)
 800b52e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b532:	f7fc ff99 	bl	8008468 <__aeabi_dmul>
 800b536:	4603      	mov	r3, r0
 800b538:	460c      	mov	r4, r1
 800b53a:	4618      	mov	r0, r3
 800b53c:	4621      	mov	r1, r4
 800b53e:	f7fd fa8b 	bl	8008a58 <__aeabi_d2f>
 800b542:	4602      	mov	r2, r0
 800b544:	4b52      	ldr	r3, [pc, #328]	; (800b690 <ControlMotor+0x470>)
 800b546:	601a      	str	r2, [r3, #0]
//		TargetAngularV += AngularAcceleration;
//	}
	//
	//

	TargetVelocity[BODY] += Acceleration;
 800b548:	4b52      	ldr	r3, [pc, #328]	; (800b694 <ControlMotor+0x474>)
 800b54a:	ed93 7a02 	vldr	s14, [r3, #8]
 800b54e:	4b52      	ldr	r3, [pc, #328]	; (800b698 <ControlMotor+0x478>)
 800b550:	edd3 7a00 	vldr	s15, [r3]
 800b554:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b558:	4b4e      	ldr	r3, [pc, #312]	; (800b694 <ControlMotor+0x474>)
 800b55a:	edc3 7a02 	vstr	s15, [r3, #8]
	TargetAngularV += AngularAcceleration;
 800b55e:	4b4c      	ldr	r3, [pc, #304]	; (800b690 <ControlMotor+0x470>)
 800b560:	ed93 7a00 	vldr	s14, [r3]
 800b564:	4b4d      	ldr	r3, [pc, #308]	; (800b69c <ControlMotor+0x47c>)
 800b566:	edd3 7a00 	vldr	s15, [r3]
 800b56a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b56e:	4b48      	ldr	r3, [pc, #288]	; (800b690 <ControlMotor+0x470>)
 800b570:	edc3 7a00 	vstr	s15, [r3]
//		PIDChangeFlag(A_VELO_PID, 0);
//	}

	//
	//
	TargetVelocity[RIGHT] = ( TargetVelocity[BODY]*2 - TargetAngularV * TREAD_WIDTH )/2;
 800b574:	4b47      	ldr	r3, [pc, #284]	; (800b694 <ControlMotor+0x474>)
 800b576:	edd3 7a02 	vldr	s15, [r3, #8]
 800b57a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800b57e:	ee17 0a90 	vmov	r0, s15
 800b582:	f7fc ff19 	bl	80083b8 <__aeabi_f2d>
 800b586:	4604      	mov	r4, r0
 800b588:	460d      	mov	r5, r1
 800b58a:	4b41      	ldr	r3, [pc, #260]	; (800b690 <ControlMotor+0x470>)
 800b58c:	681b      	ldr	r3, [r3, #0]
 800b58e:	4618      	mov	r0, r3
 800b590:	f7fc ff12 	bl	80083b8 <__aeabi_f2d>
 800b594:	f04f 0200 	mov.w	r2, #0
 800b598:	4b41      	ldr	r3, [pc, #260]	; (800b6a0 <ControlMotor+0x480>)
 800b59a:	f7fc ff65 	bl	8008468 <__aeabi_dmul>
 800b59e:	4602      	mov	r2, r0
 800b5a0:	460b      	mov	r3, r1
 800b5a2:	4620      	mov	r0, r4
 800b5a4:	4629      	mov	r1, r5
 800b5a6:	f7fc fda7 	bl	80080f8 <__aeabi_dsub>
 800b5aa:	4603      	mov	r3, r0
 800b5ac:	460c      	mov	r4, r1
 800b5ae:	4618      	mov	r0, r3
 800b5b0:	4621      	mov	r1, r4
 800b5b2:	f04f 0200 	mov.w	r2, #0
 800b5b6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b5ba:	f7fd f87f 	bl	80086bc <__aeabi_ddiv>
 800b5be:	4603      	mov	r3, r0
 800b5c0:	460c      	mov	r4, r1
 800b5c2:	4618      	mov	r0, r3
 800b5c4:	4621      	mov	r1, r4
 800b5c6:	f7fd fa47 	bl	8008a58 <__aeabi_d2f>
 800b5ca:	4602      	mov	r2, r0
 800b5cc:	4b31      	ldr	r3, [pc, #196]	; (800b694 <ControlMotor+0x474>)
 800b5ce:	605a      	str	r2, [r3, #4]
	TargetVelocity[LEFT] = ( TargetAngularV *TREAD_WIDTH ) + TargetVelocity[RIGHT];
 800b5d0:	4b2f      	ldr	r3, [pc, #188]	; (800b690 <ControlMotor+0x470>)
 800b5d2:	681b      	ldr	r3, [r3, #0]
 800b5d4:	4618      	mov	r0, r3
 800b5d6:	f7fc feef 	bl	80083b8 <__aeabi_f2d>
 800b5da:	f04f 0200 	mov.w	r2, #0
 800b5de:	4b30      	ldr	r3, [pc, #192]	; (800b6a0 <ControlMotor+0x480>)
 800b5e0:	f7fc ff42 	bl	8008468 <__aeabi_dmul>
 800b5e4:	4603      	mov	r3, r0
 800b5e6:	460c      	mov	r4, r1
 800b5e8:	4625      	mov	r5, r4
 800b5ea:	461c      	mov	r4, r3
 800b5ec:	4b29      	ldr	r3, [pc, #164]	; (800b694 <ControlMotor+0x474>)
 800b5ee:	685b      	ldr	r3, [r3, #4]
 800b5f0:	4618      	mov	r0, r3
 800b5f2:	f7fc fee1 	bl	80083b8 <__aeabi_f2d>
 800b5f6:	4602      	mov	r2, r0
 800b5f8:	460b      	mov	r3, r1
 800b5fa:	4620      	mov	r0, r4
 800b5fc:	4629      	mov	r1, r5
 800b5fe:	f7fc fd7d 	bl	80080fc <__adddf3>
 800b602:	4603      	mov	r3, r0
 800b604:	460c      	mov	r4, r1
 800b606:	4618      	mov	r0, r3
 800b608:	4621      	mov	r1, r4
 800b60a:	f7fd fa25 	bl	8008a58 <__aeabi_d2f>
 800b60e:	4602      	mov	r2, r0
 800b610:	4b20      	ldr	r3, [pc, #128]	; (800b694 <ControlMotor+0x474>)
 800b612:	601a      	str	r2, [r3, #0]

	//0
	//
	//PIDControl(int n, int T, float target, float current, int *output);
	//+
	VelocityLeftOut = PIDControl( L_WALL_PID, T1, TargetVelocity[LEFT], CurrentVelocity[LEFT]);
 800b614:	4b1f      	ldr	r3, [pc, #124]	; (800b694 <ControlMotor+0x474>)
 800b616:	edd3 7a00 	vldr	s15, [r3]
 800b61a:	4b22      	ldr	r3, [pc, #136]	; (800b6a4 <ControlMotor+0x484>)
 800b61c:	ed93 7a00 	vldr	s14, [r3]
 800b620:	eeb0 1a47 	vmov.f32	s2, s14
 800b624:	eef0 0a67 	vmov.f32	s1, s15
 800b628:	ed9f 0a18 	vldr	s0, [pc, #96]	; 800b68c <ControlMotor+0x46c>
 800b62c:	2002      	movs	r0, #2
 800b62e:	f000 ffb7 	bl	800c5a0 <PIDControl>
 800b632:	4602      	mov	r2, r0
 800b634:	4b1c      	ldr	r3, [pc, #112]	; (800b6a8 <ControlMotor+0x488>)
 800b636:	601a      	str	r2, [r3, #0]
	VelocityRightOut = PIDControl( R_WALL_PID, T1, TargetVelocity[RIGHT], CurrentVelocity[RIGHT]);
 800b638:	4b16      	ldr	r3, [pc, #88]	; (800b694 <ControlMotor+0x474>)
 800b63a:	edd3 7a01 	vldr	s15, [r3, #4]
 800b63e:	4b19      	ldr	r3, [pc, #100]	; (800b6a4 <ControlMotor+0x484>)
 800b640:	ed93 7a01 	vldr	s14, [r3, #4]
 800b644:	eeb0 1a47 	vmov.f32	s2, s14
 800b648:	eef0 0a67 	vmov.f32	s1, s15
 800b64c:	ed9f 0a0f 	vldr	s0, [pc, #60]	; 800b68c <ControlMotor+0x46c>
 800b650:	2003      	movs	r0, #3
 800b652:	f000 ffa5 	bl	800c5a0 <PIDControl>
 800b656:	4602      	mov	r2, r0
 800b658:	4b14      	ldr	r3, [pc, #80]	; (800b6ac <ControlMotor+0x48c>)
 800b65a:	601a      	str	r2, [r3, #0]

	//L_motor = VelocityLeftOut; //WallLeftOut
	//R_motor = VelocityRightOut; //+ WallRightOut

	//
	Motor_Switch( VelocityLeftOut, VelocityRightOut );
 800b65c:	4b12      	ldr	r3, [pc, #72]	; (800b6a8 <ControlMotor+0x488>)
 800b65e:	681a      	ldr	r2, [r3, #0]
 800b660:	4b12      	ldr	r3, [pc, #72]	; (800b6ac <ControlMotor+0x48c>)
 800b662:	681b      	ldr	r3, [r3, #0]
 800b664:	4619      	mov	r1, r3
 800b666:	4610      	mov	r0, r2
 800b668:	f002 ff62 	bl	800e530 <Motor_Switch>

//	int left = 300, right = 300;
//	Motor_Switch( left, right );

}
 800b66c:	bf00      	nop
 800b66e:	3710      	adds	r7, #16
 800b670:	46bd      	mov	sp, r7
 800b672:	bdb0      	pop	{r4, r5, r7, pc}
 800b674:	f3af 8000 	nop.w
 800b678:	d2f1a9fc 	.word	0xd2f1a9fc
 800b67c:	3f50624d 	.word	0x3f50624d
 800b680:	2000025c 	.word	0x2000025c
 800b684:	20000488 	.word	0x20000488
 800b688:	20000458 	.word	0x20000458
 800b68c:	3a83126f 	.word	0x3a83126f
 800b690:	20000400 	.word	0x20000400
 800b694:	200003e8 	.word	0x200003e8
 800b698:	2000042c 	.word	0x2000042c
 800b69c:	20000428 	.word	0x20000428
 800b6a0:	40424000 	.word	0x40424000
 800b6a4:	20000440 	.word	0x20000440
 800b6a8:	2000046c 	.word	0x2000046c
 800b6ac:	2000049c 	.word	0x2000049c

0800b6b0 <HAL_TIM_PeriodElapsedCallback>:
//	}
//}

//Convert
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b6b0:	b580      	push	{r7, lr}
 800b6b2:	b082      	sub	sp, #8
 800b6b4:	af00      	add	r7, sp, #0
 800b6b6:	6078      	str	r0, [r7, #4]
	if( htim == &htim1)
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	4a2a      	ldr	r2, [pc, #168]	; (800b764 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 800b6bc:	4293      	cmp	r3, r2
 800b6be:	d111      	bne.n	800b6e4 <HAL_TIM_PeriodElapsedCallback+0x34>
		//ConvertEncData();
		//

		// - ()

		timer1 += t;
 800b6c0:	4b29      	ldr	r3, [pc, #164]	; (800b768 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 800b6c2:	681a      	ldr	r2, [r3, #0]
 800b6c4:	4b29      	ldr	r3, [pc, #164]	; (800b76c <HAL_TIM_PeriodElapsedCallback+0xbc>)
 800b6c6:	681b      	ldr	r3, [r3, #0]
 800b6c8:	4413      	add	r3, r2
 800b6ca:	4a27      	ldr	r2, [pc, #156]	; (800b768 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 800b6cc:	6013      	str	r3, [r2, #0]
		if(timer1 == 30000)
 800b6ce:	4b26      	ldr	r3, [pc, #152]	; (800b768 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 800b6d0:	681b      	ldr	r3, [r3, #0]
 800b6d2:	f247 5230 	movw	r2, #30000	; 0x7530
 800b6d6:	4293      	cmp	r3, r2
 800b6d8:	d102      	bne.n	800b6e0 <HAL_TIM_PeriodElapsedCallback+0x30>
		{
			t = 0;
 800b6da:	4b24      	ldr	r3, [pc, #144]	; (800b76c <HAL_TIM_PeriodElapsedCallback+0xbc>)
 800b6dc:	2200      	movs	r2, #0
 800b6de:	601a      	str	r2, [r3, #0]
		}
		ControlMotor();
 800b6e0:	f7ff fd9e 	bl	800b220 <ControlMotor>
//+
//PID

	}

	if( htim == &htim8)
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	4a22      	ldr	r2, [pc, #136]	; (800b770 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 800b6e8:	4293      	cmp	r3, r2
 800b6ea:	d136      	bne.n	800b75a <HAL_TIM_PeriodElapsedCallback+0xaa>
	{
		//timer += t;
		timer8 += t;
 800b6ec:	4b21      	ldr	r3, [pc, #132]	; (800b774 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 800b6ee:	681a      	ldr	r2, [r3, #0]
 800b6f0:	4b1e      	ldr	r3, [pc, #120]	; (800b76c <HAL_TIM_PeriodElapsedCallback+0xbc>)
 800b6f2:	681b      	ldr	r3, [r3, #0]
 800b6f4:	4413      	add	r3, r2
 800b6f6:	4a1f      	ldr	r2, [pc, #124]	; (800b774 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 800b6f8:	6013      	str	r3, [r2, #0]

		//
		//UpdatePhotoData();
		//TIM11ms
		Photo[FL] = GetWallDataAverage(10, adc1[0], FL);	//adc1_IN10
 800b6fa:	4b1f      	ldr	r3, [pc, #124]	; (800b778 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	2200      	movs	r2, #0
 800b700:	4619      	mov	r1, r3
 800b702:	200a      	movs	r0, #10
 800b704:	f7ff f984 	bl	800aa10 <GetWallDataAverage>
 800b708:	eef0 7a40 	vmov.f32	s15, s0
 800b70c:	4b1b      	ldr	r3, [pc, #108]	; (800b77c <HAL_TIM_PeriodElapsedCallback+0xcc>)
 800b70e:	edc3 7a00 	vstr	s15, [r3]
		Photo[SR] = GetWallDataAverage(10, adc1[1], SR);	//adc1_IN14
 800b712:	4b19      	ldr	r3, [pc, #100]	; (800b778 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 800b714:	685b      	ldr	r3, [r3, #4]
 800b716:	2201      	movs	r2, #1
 800b718:	4619      	mov	r1, r3
 800b71a:	200a      	movs	r0, #10
 800b71c:	f7ff f978 	bl	800aa10 <GetWallDataAverage>
 800b720:	eef0 7a40 	vmov.f32	s15, s0
 800b724:	4b15      	ldr	r3, [pc, #84]	; (800b77c <HAL_TIM_PeriodElapsedCallback+0xcc>)
 800b726:	edc3 7a01 	vstr	s15, [r3, #4]
		Photo[SL] = GetWallDataAverage(10, adc2[0], SL);	//adc2_IN11
 800b72a:	4b15      	ldr	r3, [pc, #84]	; (800b780 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 800b72c:	681b      	ldr	r3, [r3, #0]
 800b72e:	2202      	movs	r2, #2
 800b730:	4619      	mov	r1, r3
 800b732:	200a      	movs	r0, #10
 800b734:	f7ff f96c 	bl	800aa10 <GetWallDataAverage>
 800b738:	eef0 7a40 	vmov.f32	s15, s0
 800b73c:	4b0f      	ldr	r3, [pc, #60]	; (800b77c <HAL_TIM_PeriodElapsedCallback+0xcc>)
 800b73e:	edc3 7a02 	vstr	s15, [r3, #8]
		Photo[FR] = GetWallDataAverage(10, adc2[1], FR);	//adc2_IN15
 800b742:	4b0f      	ldr	r3, [pc, #60]	; (800b780 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 800b744:	685b      	ldr	r3, [r3, #4]
 800b746:	2203      	movs	r2, #3
 800b748:	4619      	mov	r1, r3
 800b74a:	200a      	movs	r0, #10
 800b74c:	f7ff f960 	bl	800aa10 <GetWallDataAverage>
 800b750:	eef0 7a40 	vmov.f32	s15, s0
 800b754:	4b09      	ldr	r3, [pc, #36]	; (800b77c <HAL_TIM_PeriodElapsedCallback+0xcc>)
 800b756:	edc3 7a03 	vstr	s15, [r3, #12]
	}
//	if( htim == &htim9)
//	{
//
//	}
}
 800b75a:	bf00      	nop
 800b75c:	3708      	adds	r7, #8
 800b75e:	46bd      	mov	sp, r7
 800b760:	bd80      	pop	{r7, pc}
 800b762:	bf00      	nop
 800b764:	20000940 	.word	0x20000940
 800b768:	200003e4 	.word	0x200003e4
 800b76c:	200003dc 	.word	0x200003dc
 800b770:	200006b8 	.word	0x200006b8
 800b774:	200003e0 	.word	0x200003e0
 800b778:	200003c0 	.word	0x200003c0
 800b77c:	20000458 	.word	0x20000458
 800b780:	200003cc 	.word	0x200003cc

0800b784 <wall_init>:
				FLASH_Write_Word(address+12, Wall[i][j].west);
				address += 16;
			}
	}
}
void wall_init(){
 800b784:	b480      	push	{r7}
 800b786:	b085      	sub	sp, #20
 800b788:	af00      	add	r7, sp, #0

	//
	for(int i=0; i < NUMBER_OF_SQUARES; i++){
 800b78a:	2300      	movs	r3, #0
 800b78c:	60fb      	str	r3, [r7, #12]
 800b78e:	e037      	b.n	800b800 <wall_init+0x7c>
		for(int j=0; j < NUMBER_OF_SQUARES; j++){
 800b790:	2300      	movs	r3, #0
 800b792:	60bb      	str	r3, [r7, #8]
 800b794:	e02e      	b.n	800b7f4 <wall_init+0x70>
				Wall[i][j].north = UNKNOWN;
 800b796:	493d      	ldr	r1, [pc, #244]	; (800b88c <wall_init+0x108>)
 800b798:	68fb      	ldr	r3, [r7, #12]
 800b79a:	011a      	lsls	r2, r3, #4
 800b79c:	68bb      	ldr	r3, [r7, #8]
 800b79e:	441a      	add	r2, r3
 800b7a0:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b7a4:	f043 0303 	orr.w	r3, r3, #3
 800b7a8:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
				Wall[i][j].east = UNKNOWN;
 800b7ac:	4937      	ldr	r1, [pc, #220]	; (800b88c <wall_init+0x108>)
 800b7ae:	68fb      	ldr	r3, [r7, #12]
 800b7b0:	011a      	lsls	r2, r3, #4
 800b7b2:	68bb      	ldr	r3, [r7, #8]
 800b7b4:	441a      	add	r2, r3
 800b7b6:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b7ba:	f043 030c 	orr.w	r3, r3, #12
 800b7be:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
				Wall[i][j].south = UNKNOWN;
 800b7c2:	4932      	ldr	r1, [pc, #200]	; (800b88c <wall_init+0x108>)
 800b7c4:	68fb      	ldr	r3, [r7, #12]
 800b7c6:	011a      	lsls	r2, r3, #4
 800b7c8:	68bb      	ldr	r3, [r7, #8]
 800b7ca:	441a      	add	r2, r3
 800b7cc:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b7d0:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 800b7d4:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
				Wall[i][j].west = UNKNOWN;
 800b7d8:	492c      	ldr	r1, [pc, #176]	; (800b88c <wall_init+0x108>)
 800b7da:	68fb      	ldr	r3, [r7, #12]
 800b7dc:	011a      	lsls	r2, r3, #4
 800b7de:	68bb      	ldr	r3, [r7, #8]
 800b7e0:	441a      	add	r2, r3
 800b7e2:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b7e6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800b7ea:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
		for(int j=0; j < NUMBER_OF_SQUARES; j++){
 800b7ee:	68bb      	ldr	r3, [r7, #8]
 800b7f0:	3301      	adds	r3, #1
 800b7f2:	60bb      	str	r3, [r7, #8]
 800b7f4:	68bb      	ldr	r3, [r7, #8]
 800b7f6:	2b0f      	cmp	r3, #15
 800b7f8:	ddcd      	ble.n	800b796 <wall_init+0x12>
	for(int i=0; i < NUMBER_OF_SQUARES; i++){
 800b7fa:	68fb      	ldr	r3, [r7, #12]
 800b7fc:	3301      	adds	r3, #1
 800b7fe:	60fb      	str	r3, [r7, #12]
 800b800:	68fb      	ldr	r3, [r7, #12]
 800b802:	2b0f      	cmp	r3, #15
 800b804:	ddc4      	ble.n	800b790 <wall_init+0xc>

			}
	}

	//
	for(int n=0; n < NUMBER_OF_SQUARES; n++)
 800b806:	2300      	movs	r3, #0
 800b808:	607b      	str	r3, [r7, #4]
 800b80a:	e02a      	b.n	800b862 <wall_init+0xde>
	{
		Wall[n][NUMBER_OF_SQUARES-1].north = WALL;
 800b80c:	4a1f      	ldr	r2, [pc, #124]	; (800b88c <wall_init+0x108>)
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	015b      	lsls	r3, r3, #5
 800b812:	4413      	add	r3, r2
 800b814:	f103 021e 	add.w	r2, r3, #30
 800b818:	7813      	ldrb	r3, [r2, #0]
 800b81a:	2101      	movs	r1, #1
 800b81c:	f361 0301 	bfi	r3, r1, #0, #2
 800b820:	7013      	strb	r3, [r2, #0]
		Wall[NUMBER_OF_SQUARES-1][n].east = WALL;
 800b822:	491a      	ldr	r1, [pc, #104]	; (800b88c <wall_init+0x108>)
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	f103 02f0 	add.w	r2, r3, #240	; 0xf0
 800b82a:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b82e:	2001      	movs	r0, #1
 800b830:	f360 0383 	bfi	r3, r0, #2, #2
 800b834:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
		Wall[n][0].south = WALL;
 800b838:	4a14      	ldr	r2, [pc, #80]	; (800b88c <wall_init+0x108>)
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	015b      	lsls	r3, r3, #5
 800b83e:	441a      	add	r2, r3
 800b840:	7813      	ldrb	r3, [r2, #0]
 800b842:	2101      	movs	r1, #1
 800b844:	f361 1305 	bfi	r3, r1, #4, #2
 800b848:	7013      	strb	r3, [r2, #0]
		Wall[0][n].west = WALL;
 800b84a:	4910      	ldr	r1, [pc, #64]	; (800b88c <wall_init+0x108>)
 800b84c:	687a      	ldr	r2, [r7, #4]
 800b84e:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b852:	2001      	movs	r0, #1
 800b854:	f360 1387 	bfi	r3, r0, #6, #2
 800b858:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
	for(int n=0; n < NUMBER_OF_SQUARES; n++)
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	3301      	adds	r3, #1
 800b860:	607b      	str	r3, [r7, #4]
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	2b0f      	cmp	r3, #15
 800b866:	ddd1      	ble.n	800b80c <wall_init+0x88>
	}

	//
	Wall[0][0].east = WALL;
 800b868:	4a08      	ldr	r2, [pc, #32]	; (800b88c <wall_init+0x108>)
 800b86a:	7813      	ldrb	r3, [r2, #0]
 800b86c:	2101      	movs	r1, #1
 800b86e:	f361 0383 	bfi	r3, r1, #2, #2
 800b872:	7013      	strb	r3, [r2, #0]
	Wall[0][0].north = NOWALL;
 800b874:	4a05      	ldr	r2, [pc, #20]	; (800b88c <wall_init+0x108>)
 800b876:	7813      	ldrb	r3, [r2, #0]
 800b878:	f36f 0301 	bfc	r3, #0, #2
 800b87c:	7013      	strb	r3, [r2, #0]
//	Flash_clear_sector1();

	//
	//flash_store_init();

}
 800b87e:	bf00      	nop
 800b880:	3714      	adds	r7, #20
 800b882:	46bd      	mov	sp, r7
 800b884:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b888:	4770      	bx	lr
 800b88a:	bf00      	nop
 800b88c:	200004b8 	.word	0x200004b8

0800b890 <wall_set>:
	FLASH_Write_Word(address+8, Wall[x][y].south);
	FLASH_Write_Word(address+12, Wall[x][y].west);

}
//xy
void wall_set(uint8_t x, uint8_t y, cardinal car, float side_left, float side_right, float front_left, float front_right){
 800b890:	b480      	push	{r7}
 800b892:	b089      	sub	sp, #36	; 0x24
 800b894:	af00      	add	r7, sp, #0
 800b896:	4603      	mov	r3, r0
 800b898:	ed87 0a04 	vstr	s0, [r7, #16]
 800b89c:	edc7 0a03 	vstr	s1, [r7, #12]
 800b8a0:	ed87 1a02 	vstr	s2, [r7, #8]
 800b8a4:	edc7 1a01 	vstr	s3, [r7, #4]
 800b8a8:	75fb      	strb	r3, [r7, #23]
 800b8aa:	460b      	mov	r3, r1
 800b8ac:	75bb      	strb	r3, [r7, #22]
 800b8ae:	4613      	mov	r3, r2
 800b8b0:	757b      	strb	r3, [r7, #21]
	uint8_t wall_dir[4];
	//
	  wall_dir[car] = ((front_left + front_right)/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800b8b2:	ed97 7a02 	vldr	s14, [r7, #8]
 800b8b6:	edd7 7a01 	vldr	s15, [r7, #4]
 800b8ba:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b8be:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800b8c2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b8c6:	ed9f 7a71 	vldr	s14, [pc, #452]	; 800ba8c <wall_set+0x1fc>
 800b8ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b8ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b8d2:	bfcc      	ite	gt
 800b8d4:	2301      	movgt	r3, #1
 800b8d6:	2300      	movle	r3, #0
 800b8d8:	b2da      	uxtb	r2, r3
 800b8da:	7d7b      	ldrb	r3, [r7, #21]
 800b8dc:	f107 0120 	add.w	r1, r7, #32
 800b8e0:	440b      	add	r3, r1
 800b8e2:	f803 2c04 	strb.w	r2, [r3, #-4]
	  wall_dir[(car + 1)%4] = side_right > RIGHT_WALL  ?  WALL :  NOWALL;
 800b8e6:	edd7 7a03 	vldr	s15, [r7, #12]
 800b8ea:	ed9f 7a69 	vldr	s14, [pc, #420]	; 800ba90 <wall_set+0x200>
 800b8ee:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b8f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b8f6:	bfcc      	ite	gt
 800b8f8:	2301      	movgt	r3, #1
 800b8fa:	2300      	movle	r3, #0
 800b8fc:	b2d9      	uxtb	r1, r3
 800b8fe:	7d7b      	ldrb	r3, [r7, #21]
 800b900:	3301      	adds	r3, #1
 800b902:	425a      	negs	r2, r3
 800b904:	f003 0303 	and.w	r3, r3, #3
 800b908:	f002 0203 	and.w	r2, r2, #3
 800b90c:	bf58      	it	pl
 800b90e:	4253      	negpl	r3, r2
 800b910:	460a      	mov	r2, r1
 800b912:	f107 0120 	add.w	r1, r7, #32
 800b916:	440b      	add	r3, r1
 800b918:	f803 2c04 	strb.w	r2, [r3, #-4]
	  wall_dir[(car + 2)%4] = NOWALL;
 800b91c:	7d7b      	ldrb	r3, [r7, #21]
 800b91e:	3302      	adds	r3, #2
 800b920:	425a      	negs	r2, r3
 800b922:	f003 0303 	and.w	r3, r3, #3
 800b926:	f002 0203 	and.w	r2, r2, #3
 800b92a:	bf58      	it	pl
 800b92c:	4253      	negpl	r3, r2
 800b92e:	f107 0220 	add.w	r2, r7, #32
 800b932:	4413      	add	r3, r2
 800b934:	2200      	movs	r2, #0
 800b936:	f803 2c04 	strb.w	r2, [r3, #-4]
	  wall_dir[(car + 3)%4] = side_left > LEFT_WALL ?  WALL :  NOWALL;
 800b93a:	edd7 7a04 	vldr	s15, [r7, #16]
 800b93e:	ed9f 7a55 	vldr	s14, [pc, #340]	; 800ba94 <wall_set+0x204>
 800b942:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b946:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b94a:	bfcc      	ite	gt
 800b94c:	2301      	movgt	r3, #1
 800b94e:	2300      	movle	r3, #0
 800b950:	b2d9      	uxtb	r1, r3
 800b952:	7d7b      	ldrb	r3, [r7, #21]
 800b954:	3303      	adds	r3, #3
 800b956:	425a      	negs	r2, r3
 800b958:	f003 0303 	and.w	r3, r3, #3
 800b95c:	f002 0203 	and.w	r2, r2, #3
 800b960:	bf58      	it	pl
 800b962:	4253      	negpl	r3, r2
 800b964:	460a      	mov	r2, r1
 800b966:	f107 0120 	add.w	r1, r7, #32
 800b96a:	440b      	add	r3, r1
 800b96c:	f803 2c04 	strb.w	r2, [r3, #-4]

	  //
	  Wall[x][y].north = wall_dir[0];
 800b970:	7f39      	ldrb	r1, [r7, #28]
 800b972:	7dfa      	ldrb	r2, [r7, #23]
 800b974:	7dbb      	ldrb	r3, [r7, #22]
 800b976:	f001 0103 	and.w	r1, r1, #3
 800b97a:	b2c8      	uxtb	r0, r1
 800b97c:	4946      	ldr	r1, [pc, #280]	; (800ba98 <wall_set+0x208>)
 800b97e:	0112      	lsls	r2, r2, #4
 800b980:	441a      	add	r2, r3
 800b982:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b986:	f360 0301 	bfi	r3, r0, #0, #2
 800b98a:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
	  Wall[x][y].east = wall_dir[1];
 800b98e:	7f79      	ldrb	r1, [r7, #29]
 800b990:	7dfa      	ldrb	r2, [r7, #23]
 800b992:	7dbb      	ldrb	r3, [r7, #22]
 800b994:	f001 0103 	and.w	r1, r1, #3
 800b998:	b2c8      	uxtb	r0, r1
 800b99a:	493f      	ldr	r1, [pc, #252]	; (800ba98 <wall_set+0x208>)
 800b99c:	0112      	lsls	r2, r2, #4
 800b99e:	441a      	add	r2, r3
 800b9a0:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b9a4:	f360 0383 	bfi	r3, r0, #2, #2
 800b9a8:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
	  Wall[x][y].south = wall_dir[2];
 800b9ac:	7fb9      	ldrb	r1, [r7, #30]
 800b9ae:	7dfa      	ldrb	r2, [r7, #23]
 800b9b0:	7dbb      	ldrb	r3, [r7, #22]
 800b9b2:	f001 0103 	and.w	r1, r1, #3
 800b9b6:	b2c8      	uxtb	r0, r1
 800b9b8:	4937      	ldr	r1, [pc, #220]	; (800ba98 <wall_set+0x208>)
 800b9ba:	0112      	lsls	r2, r2, #4
 800b9bc:	441a      	add	r2, r3
 800b9be:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b9c2:	f360 1305 	bfi	r3, r0, #4, #2
 800b9c6:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
	  Wall[x][y].west = wall_dir[3];
 800b9ca:	7ff9      	ldrb	r1, [r7, #31]
 800b9cc:	7dfa      	ldrb	r2, [r7, #23]
 800b9ce:	7dbb      	ldrb	r3, [r7, #22]
 800b9d0:	f001 0103 	and.w	r1, r1, #3
 800b9d4:	b2c8      	uxtb	r0, r1
 800b9d6:	4930      	ldr	r1, [pc, #192]	; (800ba98 <wall_set+0x208>)
 800b9d8:	0112      	lsls	r2, r2, #4
 800b9da:	441a      	add	r2, r3
 800b9dc:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b9e0:	f360 1387 	bfi	r3, r0, #6, #2
 800b9e4:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]

	  //
	  //uint32_t address;
	  if(y < (NUMBER_OF_SQUARES-1) )
 800b9e8:	7dbb      	ldrb	r3, [r7, #22]
 800b9ea:	2b0e      	cmp	r3, #14
 800b9ec:	d80f      	bhi.n	800ba0e <wall_set+0x17e>
	  {
		  Wall[x][y+1].south = wall_dir[0];//
 800b9ee:	7f39      	ldrb	r1, [r7, #28]
 800b9f0:	7dfa      	ldrb	r2, [r7, #23]
 800b9f2:	7dbb      	ldrb	r3, [r7, #22]
 800b9f4:	3301      	adds	r3, #1
 800b9f6:	f001 0103 	and.w	r1, r1, #3
 800b9fa:	b2c8      	uxtb	r0, r1
 800b9fc:	4926      	ldr	r1, [pc, #152]	; (800ba98 <wall_set+0x208>)
 800b9fe:	0112      	lsls	r2, r2, #4
 800ba00:	441a      	add	r2, r3
 800ba02:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800ba06:	f360 1305 	bfi	r3, r0, #4, #2
 800ba0a:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
		  //address = start_adress_sector1 + ( x*16) + ( (y+1)*16*(NUMBER_OF_SQUARES) );
		  //FLASH_Write_Word(address+8, Wall[x][y+1].south);
	  }
	  if(x < (NUMBER_OF_SQUARES-1) )
 800ba0e:	7dfb      	ldrb	r3, [r7, #23]
 800ba10:	2b0e      	cmp	r3, #14
 800ba12:	d80f      	bhi.n	800ba34 <wall_set+0x1a4>
	  {
		  Wall[x+1][y].west = wall_dir[1];//
 800ba14:	7f79      	ldrb	r1, [r7, #29]
 800ba16:	7dfb      	ldrb	r3, [r7, #23]
 800ba18:	1c5a      	adds	r2, r3, #1
 800ba1a:	7dbb      	ldrb	r3, [r7, #22]
 800ba1c:	f001 0103 	and.w	r1, r1, #3
 800ba20:	b2c8      	uxtb	r0, r1
 800ba22:	491d      	ldr	r1, [pc, #116]	; (800ba98 <wall_set+0x208>)
 800ba24:	0112      	lsls	r2, r2, #4
 800ba26:	441a      	add	r2, r3
 800ba28:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800ba2c:	f360 1387 	bfi	r3, r0, #6, #2
 800ba30:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
//		  address = start_adress_sector1 + ( (x+1)*16) + ( (y)*16*(NUMBER_OF_SQUARES) );
//		  FLASH_Write_Word(address+12, Wall[x+1][y].west);
	  }
	  if(y > 0 )
 800ba34:	7dbb      	ldrb	r3, [r7, #22]
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	d00f      	beq.n	800ba5a <wall_set+0x1ca>
	  {
		  Wall[x][y-1].north = wall_dir[2];//
 800ba3a:	7fb9      	ldrb	r1, [r7, #30]
 800ba3c:	7dfa      	ldrb	r2, [r7, #23]
 800ba3e:	7dbb      	ldrb	r3, [r7, #22]
 800ba40:	3b01      	subs	r3, #1
 800ba42:	f001 0103 	and.w	r1, r1, #3
 800ba46:	b2c8      	uxtb	r0, r1
 800ba48:	4913      	ldr	r1, [pc, #76]	; (800ba98 <wall_set+0x208>)
 800ba4a:	0112      	lsls	r2, r2, #4
 800ba4c:	441a      	add	r2, r3
 800ba4e:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800ba52:	f360 0301 	bfi	r3, r0, #0, #2
 800ba56:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
//		  address = start_adress_sector1 + ( x*16) + ( (y-1)*16*(NUMBER_OF_SQUARES) );
//		  FLASH_Write_Word(address+0, Wall[x][y-1].north);
	  }
	  if(x > 0 )
 800ba5a:	7dfb      	ldrb	r3, [r7, #23]
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	d00f      	beq.n	800ba80 <wall_set+0x1f0>
	  {
		  Wall[x-1][y].east = wall_dir[3];//
 800ba60:	7ff9      	ldrb	r1, [r7, #31]
 800ba62:	7dfb      	ldrb	r3, [r7, #23]
 800ba64:	1e5a      	subs	r2, r3, #1
 800ba66:	7dbb      	ldrb	r3, [r7, #22]
 800ba68:	f001 0103 	and.w	r1, r1, #3
 800ba6c:	b2c8      	uxtb	r0, r1
 800ba6e:	490a      	ldr	r1, [pc, #40]	; (800ba98 <wall_set+0x208>)
 800ba70:	0112      	lsls	r2, r2, #4
 800ba72:	441a      	add	r2, r3
 800ba74:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800ba78:	f360 0383 	bfi	r3, r0, #2, #2
 800ba7c:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
	  }

	  //flash
	  //flash
//	  wall_store_running(x,y);
}
 800ba80:	bf00      	nop
 800ba82:	3724      	adds	r7, #36	; 0x24
 800ba84:	46bd      	mov	sp, r7
 800ba86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba8a:	4770      	bx	lr
 800ba8c:	428c0000 	.word	0x428c0000
 800ba90:	42b40000 	.word	0x42b40000
 800ba94:	42c80000 	.word	0x42c80000
 800ba98:	200004b8 	.word	0x200004b8

0800ba9c <LeftHandJudge>:
	}while(flag);

}
//
//
void LeftHandJudge(char turn_mode){
 800ba9c:	b580      	push	{r7, lr}
 800ba9e:	b082      	sub	sp, #8
 800baa0:	af00      	add	r7, sp, #0
 800baa2:	4603      	mov	r3, r0
 800baa4:	71fb      	strb	r3, [r7, #7]
	/*--??--*/

	/*-=1-=1*/
    	  switch(Pos.Car){
 800baa6:	4bae      	ldr	r3, [pc, #696]	; (800bd60 <LeftHandJudge+0x2c4>)
 800baa8:	78db      	ldrb	r3, [r3, #3]
 800baaa:	2b03      	cmp	r3, #3
 800baac:	f200 81e1 	bhi.w	800be72 <LeftHandJudge+0x3d6>
 800bab0:	a201      	add	r2, pc, #4	; (adr r2, 800bab8 <LeftHandJudge+0x1c>)
 800bab2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bab6:	bf00      	nop
 800bab8:	0800bac9 	.word	0x0800bac9
 800babc:	0800bbb1 	.word	0x0800bbb1
 800bac0:	0800bc99 	.word	0x0800bc99
 800bac4:	0800bd8b 	.word	0x0800bd8b
    	  case north:

    		  if(Wall[Pos.X][Pos.Y].west == NOWALL){
 800bac8:	4ba5      	ldr	r3, [pc, #660]	; (800bd60 <LeftHandJudge+0x2c4>)
 800baca:	781b      	ldrb	r3, [r3, #0]
 800bacc:	4618      	mov	r0, r3
 800bace:	4ba4      	ldr	r3, [pc, #656]	; (800bd60 <LeftHandJudge+0x2c4>)
 800bad0:	785b      	ldrb	r3, [r3, #1]
 800bad2:	4619      	mov	r1, r3
 800bad4:	4aa3      	ldr	r2, [pc, #652]	; (800bd64 <LeftHandJudge+0x2c8>)
 800bad6:	0103      	lsls	r3, r0, #4
 800bad8:	440b      	add	r3, r1
 800bada:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800bade:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800bae2:	b2db      	uxtb	r3, r3
 800bae4:	2b00      	cmp	r3, #0
 800bae6:	d110      	bne.n	800bb0a <LeftHandJudge+0x6e>
    			  Pos.Dir = left;
 800bae8:	4b9d      	ldr	r3, [pc, #628]	; (800bd60 <LeftHandJudge+0x2c4>)
 800baea:	2202      	movs	r2, #2
 800baec:	709a      	strb	r2, [r3, #2]
    			  SelectAction(turn_mode);
 800baee:	79fb      	ldrb	r3, [r7, #7]
 800baf0:	4618      	mov	r0, r3
 800baf2:	f7fe ff2b 	bl	800a94c <SelectAction>
    			  Pos.Car = west;
 800baf6:	4b9a      	ldr	r3, [pc, #616]	; (800bd60 <LeftHandJudge+0x2c4>)
 800baf8:	2203      	movs	r2, #3
 800bafa:	70da      	strb	r2, [r3, #3]
    		      Pos.X-=1;
 800bafc:	4b98      	ldr	r3, [pc, #608]	; (800bd60 <LeftHandJudge+0x2c4>)
 800bafe:	781b      	ldrb	r3, [r3, #0]
 800bb00:	3b01      	subs	r3, #1
 800bb02:	b2da      	uxtb	r2, r3
 800bb04:	4b96      	ldr	r3, [pc, #600]	; (800bd60 <LeftHandJudge+0x2c4>)
 800bb06:	701a      	strb	r2, [r3, #0]
    	       	  Pos.Y-=1;
    		  }



    		  break;
 800bb08:	e1b4      	b.n	800be74 <LeftHandJudge+0x3d8>
    		  else if(Wall[Pos.X][Pos.Y].north == NOWALL){
 800bb0a:	4b95      	ldr	r3, [pc, #596]	; (800bd60 <LeftHandJudge+0x2c4>)
 800bb0c:	781b      	ldrb	r3, [r3, #0]
 800bb0e:	4618      	mov	r0, r3
 800bb10:	4b93      	ldr	r3, [pc, #588]	; (800bd60 <LeftHandJudge+0x2c4>)
 800bb12:	785b      	ldrb	r3, [r3, #1]
 800bb14:	4619      	mov	r1, r3
 800bb16:	4a93      	ldr	r2, [pc, #588]	; (800bd64 <LeftHandJudge+0x2c8>)
 800bb18:	0103      	lsls	r3, r0, #4
 800bb1a:	440b      	add	r3, r1
 800bb1c:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800bb20:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800bb24:	b2db      	uxtb	r3, r3
 800bb26:	2b00      	cmp	r3, #0
 800bb28:	d110      	bne.n	800bb4c <LeftHandJudge+0xb0>
    			  Pos.Dir = front;
 800bb2a:	4b8d      	ldr	r3, [pc, #564]	; (800bd60 <LeftHandJudge+0x2c4>)
 800bb2c:	2200      	movs	r2, #0
 800bb2e:	709a      	strb	r2, [r3, #2]
    			  SelectAction(turn_mode);
 800bb30:	79fb      	ldrb	r3, [r7, #7]
 800bb32:	4618      	mov	r0, r3
 800bb34:	f7fe ff0a 	bl	800a94c <SelectAction>
    			  Pos.Car = north;
 800bb38:	4b89      	ldr	r3, [pc, #548]	; (800bd60 <LeftHandJudge+0x2c4>)
 800bb3a:	2200      	movs	r2, #0
 800bb3c:	70da      	strb	r2, [r3, #3]
    			  Pos.Y+=1;
 800bb3e:	4b88      	ldr	r3, [pc, #544]	; (800bd60 <LeftHandJudge+0x2c4>)
 800bb40:	785b      	ldrb	r3, [r3, #1]
 800bb42:	3301      	adds	r3, #1
 800bb44:	b2da      	uxtb	r2, r3
 800bb46:	4b86      	ldr	r3, [pc, #536]	; (800bd60 <LeftHandJudge+0x2c4>)
 800bb48:	705a      	strb	r2, [r3, #1]
    		  break;
 800bb4a:	e193      	b.n	800be74 <LeftHandJudge+0x3d8>
    		  else if(Wall[Pos.X][Pos.Y].east == NOWALL){
 800bb4c:	4b84      	ldr	r3, [pc, #528]	; (800bd60 <LeftHandJudge+0x2c4>)
 800bb4e:	781b      	ldrb	r3, [r3, #0]
 800bb50:	4618      	mov	r0, r3
 800bb52:	4b83      	ldr	r3, [pc, #524]	; (800bd60 <LeftHandJudge+0x2c4>)
 800bb54:	785b      	ldrb	r3, [r3, #1]
 800bb56:	4619      	mov	r1, r3
 800bb58:	4a82      	ldr	r2, [pc, #520]	; (800bd64 <LeftHandJudge+0x2c8>)
 800bb5a:	0103      	lsls	r3, r0, #4
 800bb5c:	440b      	add	r3, r1
 800bb5e:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800bb62:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800bb66:	b2db      	uxtb	r3, r3
 800bb68:	2b00      	cmp	r3, #0
 800bb6a:	d110      	bne.n	800bb8e <LeftHandJudge+0xf2>
    			  Pos.Dir = right;
 800bb6c:	4b7c      	ldr	r3, [pc, #496]	; (800bd60 <LeftHandJudge+0x2c4>)
 800bb6e:	2201      	movs	r2, #1
 800bb70:	709a      	strb	r2, [r3, #2]
    			  SelectAction(turn_mode);
 800bb72:	79fb      	ldrb	r3, [r7, #7]
 800bb74:	4618      	mov	r0, r3
 800bb76:	f7fe fee9 	bl	800a94c <SelectAction>
    	          Pos.Car = east;
 800bb7a:	4b79      	ldr	r3, [pc, #484]	; (800bd60 <LeftHandJudge+0x2c4>)
 800bb7c:	2201      	movs	r2, #1
 800bb7e:	70da      	strb	r2, [r3, #3]
    	          Pos.X+=1;
 800bb80:	4b77      	ldr	r3, [pc, #476]	; (800bd60 <LeftHandJudge+0x2c4>)
 800bb82:	781b      	ldrb	r3, [r3, #0]
 800bb84:	3301      	adds	r3, #1
 800bb86:	b2da      	uxtb	r2, r3
 800bb88:	4b75      	ldr	r3, [pc, #468]	; (800bd60 <LeftHandJudge+0x2c4>)
 800bb8a:	701a      	strb	r2, [r3, #0]
    		  break;
 800bb8c:	e172      	b.n	800be74 <LeftHandJudge+0x3d8>
    			  Pos.Dir = back;
 800bb8e:	4b74      	ldr	r3, [pc, #464]	; (800bd60 <LeftHandJudge+0x2c4>)
 800bb90:	2203      	movs	r2, #3
 800bb92:	709a      	strb	r2, [r3, #2]
    			  SelectAction(turn_mode);
 800bb94:	79fb      	ldrb	r3, [r7, #7]
 800bb96:	4618      	mov	r0, r3
 800bb98:	f7fe fed8 	bl	800a94c <SelectAction>
    	       	  Pos.Car = south;
 800bb9c:	4b70      	ldr	r3, [pc, #448]	; (800bd60 <LeftHandJudge+0x2c4>)
 800bb9e:	2202      	movs	r2, #2
 800bba0:	70da      	strb	r2, [r3, #3]
    	       	  Pos.Y-=1;
 800bba2:	4b6f      	ldr	r3, [pc, #444]	; (800bd60 <LeftHandJudge+0x2c4>)
 800bba4:	785b      	ldrb	r3, [r3, #1]
 800bba6:	3b01      	subs	r3, #1
 800bba8:	b2da      	uxtb	r2, r3
 800bbaa:	4b6d      	ldr	r3, [pc, #436]	; (800bd60 <LeftHandJudge+0x2c4>)
 800bbac:	705a      	strb	r2, [r3, #1]
    		  break;
 800bbae:	e161      	b.n	800be74 <LeftHandJudge+0x3d8>
    	  case east:
    		  if(Wall[Pos.X][Pos.Y].north== NOWALL){
 800bbb0:	4b6b      	ldr	r3, [pc, #428]	; (800bd60 <LeftHandJudge+0x2c4>)
 800bbb2:	781b      	ldrb	r3, [r3, #0]
 800bbb4:	4618      	mov	r0, r3
 800bbb6:	4b6a      	ldr	r3, [pc, #424]	; (800bd60 <LeftHandJudge+0x2c4>)
 800bbb8:	785b      	ldrb	r3, [r3, #1]
 800bbba:	4619      	mov	r1, r3
 800bbbc:	4a69      	ldr	r2, [pc, #420]	; (800bd64 <LeftHandJudge+0x2c8>)
 800bbbe:	0103      	lsls	r3, r0, #4
 800bbc0:	440b      	add	r3, r1
 800bbc2:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800bbc6:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800bbca:	b2db      	uxtb	r3, r3
 800bbcc:	2b00      	cmp	r3, #0
 800bbce:	d110      	bne.n	800bbf2 <LeftHandJudge+0x156>
    			  Pos.Dir = left;
 800bbd0:	4b63      	ldr	r3, [pc, #396]	; (800bd60 <LeftHandJudge+0x2c4>)
 800bbd2:	2202      	movs	r2, #2
 800bbd4:	709a      	strb	r2, [r3, #2]
    			  SelectAction(turn_mode);
 800bbd6:	79fb      	ldrb	r3, [r7, #7]
 800bbd8:	4618      	mov	r0, r3
 800bbda:	f7fe feb7 	bl	800a94c <SelectAction>
    			  Pos.Car = north;
 800bbde:	4b60      	ldr	r3, [pc, #384]	; (800bd60 <LeftHandJudge+0x2c4>)
 800bbe0:	2200      	movs	r2, #0
 800bbe2:	70da      	strb	r2, [r3, #3]
    			  Pos.Y+=1;
 800bbe4:	4b5e      	ldr	r3, [pc, #376]	; (800bd60 <LeftHandJudge+0x2c4>)
 800bbe6:	785b      	ldrb	r3, [r3, #1]
 800bbe8:	3301      	adds	r3, #1
 800bbea:	b2da      	uxtb	r2, r3
 800bbec:	4b5c      	ldr	r3, [pc, #368]	; (800bd60 <LeftHandJudge+0x2c4>)
 800bbee:	705a      	strb	r2, [r3, #1]
    			  SelectAction(turn_mode);
      			  Pos.Car = west;
      		      Pos.X-=1;
    		  }

    		  break;
 800bbf0:	e140      	b.n	800be74 <LeftHandJudge+0x3d8>
    		  else if(Wall[Pos.X][Pos.Y].east == NOWALL){
 800bbf2:	4b5b      	ldr	r3, [pc, #364]	; (800bd60 <LeftHandJudge+0x2c4>)
 800bbf4:	781b      	ldrb	r3, [r3, #0]
 800bbf6:	4618      	mov	r0, r3
 800bbf8:	4b59      	ldr	r3, [pc, #356]	; (800bd60 <LeftHandJudge+0x2c4>)
 800bbfa:	785b      	ldrb	r3, [r3, #1]
 800bbfc:	4619      	mov	r1, r3
 800bbfe:	4a59      	ldr	r2, [pc, #356]	; (800bd64 <LeftHandJudge+0x2c8>)
 800bc00:	0103      	lsls	r3, r0, #4
 800bc02:	440b      	add	r3, r1
 800bc04:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800bc08:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800bc0c:	b2db      	uxtb	r3, r3
 800bc0e:	2b00      	cmp	r3, #0
 800bc10:	d110      	bne.n	800bc34 <LeftHandJudge+0x198>
    			  Pos.Dir = front;
 800bc12:	4b53      	ldr	r3, [pc, #332]	; (800bd60 <LeftHandJudge+0x2c4>)
 800bc14:	2200      	movs	r2, #0
 800bc16:	709a      	strb	r2, [r3, #2]
    			  SelectAction(turn_mode);
 800bc18:	79fb      	ldrb	r3, [r7, #7]
 800bc1a:	4618      	mov	r0, r3
 800bc1c:	f7fe fe96 	bl	800a94c <SelectAction>
    	          Pos.Car = east;
 800bc20:	4b4f      	ldr	r3, [pc, #316]	; (800bd60 <LeftHandJudge+0x2c4>)
 800bc22:	2201      	movs	r2, #1
 800bc24:	70da      	strb	r2, [r3, #3]
    	          Pos.X+=1;
 800bc26:	4b4e      	ldr	r3, [pc, #312]	; (800bd60 <LeftHandJudge+0x2c4>)
 800bc28:	781b      	ldrb	r3, [r3, #0]
 800bc2a:	3301      	adds	r3, #1
 800bc2c:	b2da      	uxtb	r2, r3
 800bc2e:	4b4c      	ldr	r3, [pc, #304]	; (800bd60 <LeftHandJudge+0x2c4>)
 800bc30:	701a      	strb	r2, [r3, #0]
    		  break;
 800bc32:	e11f      	b.n	800be74 <LeftHandJudge+0x3d8>
    		  else if(Wall[Pos.X][Pos.Y].south == NOWALL){
 800bc34:	4b4a      	ldr	r3, [pc, #296]	; (800bd60 <LeftHandJudge+0x2c4>)
 800bc36:	781b      	ldrb	r3, [r3, #0]
 800bc38:	4618      	mov	r0, r3
 800bc3a:	4b49      	ldr	r3, [pc, #292]	; (800bd60 <LeftHandJudge+0x2c4>)
 800bc3c:	785b      	ldrb	r3, [r3, #1]
 800bc3e:	4619      	mov	r1, r3
 800bc40:	4a48      	ldr	r2, [pc, #288]	; (800bd64 <LeftHandJudge+0x2c8>)
 800bc42:	0103      	lsls	r3, r0, #4
 800bc44:	440b      	add	r3, r1
 800bc46:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800bc4a:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800bc4e:	b2db      	uxtb	r3, r3
 800bc50:	2b00      	cmp	r3, #0
 800bc52:	d110      	bne.n	800bc76 <LeftHandJudge+0x1da>
    			  Pos.Dir = right;
 800bc54:	4b42      	ldr	r3, [pc, #264]	; (800bd60 <LeftHandJudge+0x2c4>)
 800bc56:	2201      	movs	r2, #1
 800bc58:	709a      	strb	r2, [r3, #2]
    			  SelectAction(turn_mode);
 800bc5a:	79fb      	ldrb	r3, [r7, #7]
 800bc5c:	4618      	mov	r0, r3
 800bc5e:	f7fe fe75 	bl	800a94c <SelectAction>
    	       	  Pos.Car = south;
 800bc62:	4b3f      	ldr	r3, [pc, #252]	; (800bd60 <LeftHandJudge+0x2c4>)
 800bc64:	2202      	movs	r2, #2
 800bc66:	70da      	strb	r2, [r3, #3]
    	       	  Pos.Y-=1;
 800bc68:	4b3d      	ldr	r3, [pc, #244]	; (800bd60 <LeftHandJudge+0x2c4>)
 800bc6a:	785b      	ldrb	r3, [r3, #1]
 800bc6c:	3b01      	subs	r3, #1
 800bc6e:	b2da      	uxtb	r2, r3
 800bc70:	4b3b      	ldr	r3, [pc, #236]	; (800bd60 <LeftHandJudge+0x2c4>)
 800bc72:	705a      	strb	r2, [r3, #1]
    		  break;
 800bc74:	e0fe      	b.n	800be74 <LeftHandJudge+0x3d8>
    			  Pos.Dir = back;
 800bc76:	4b3a      	ldr	r3, [pc, #232]	; (800bd60 <LeftHandJudge+0x2c4>)
 800bc78:	2203      	movs	r2, #3
 800bc7a:	709a      	strb	r2, [r3, #2]
    			  SelectAction(turn_mode);
 800bc7c:	79fb      	ldrb	r3, [r7, #7]
 800bc7e:	4618      	mov	r0, r3
 800bc80:	f7fe fe64 	bl	800a94c <SelectAction>
      			  Pos.Car = west;
 800bc84:	4b36      	ldr	r3, [pc, #216]	; (800bd60 <LeftHandJudge+0x2c4>)
 800bc86:	2203      	movs	r2, #3
 800bc88:	70da      	strb	r2, [r3, #3]
      		      Pos.X-=1;
 800bc8a:	4b35      	ldr	r3, [pc, #212]	; (800bd60 <LeftHandJudge+0x2c4>)
 800bc8c:	781b      	ldrb	r3, [r3, #0]
 800bc8e:	3b01      	subs	r3, #1
 800bc90:	b2da      	uxtb	r2, r3
 800bc92:	4b33      	ldr	r3, [pc, #204]	; (800bd60 <LeftHandJudge+0x2c4>)
 800bc94:	701a      	strb	r2, [r3, #0]
    		  break;
 800bc96:	e0ed      	b.n	800be74 <LeftHandJudge+0x3d8>
    	  case south:
    		  if(Wall[Pos.X][Pos.Y].east == NOWALL){
 800bc98:	4b31      	ldr	r3, [pc, #196]	; (800bd60 <LeftHandJudge+0x2c4>)
 800bc9a:	781b      	ldrb	r3, [r3, #0]
 800bc9c:	4618      	mov	r0, r3
 800bc9e:	4b30      	ldr	r3, [pc, #192]	; (800bd60 <LeftHandJudge+0x2c4>)
 800bca0:	785b      	ldrb	r3, [r3, #1]
 800bca2:	4619      	mov	r1, r3
 800bca4:	4a2f      	ldr	r2, [pc, #188]	; (800bd64 <LeftHandJudge+0x2c8>)
 800bca6:	0103      	lsls	r3, r0, #4
 800bca8:	440b      	add	r3, r1
 800bcaa:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800bcae:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800bcb2:	b2db      	uxtb	r3, r3
 800bcb4:	2b00      	cmp	r3, #0
 800bcb6:	d110      	bne.n	800bcda <LeftHandJudge+0x23e>
    			  Pos.Dir = left;
 800bcb8:	4b29      	ldr	r3, [pc, #164]	; (800bd60 <LeftHandJudge+0x2c4>)
 800bcba:	2202      	movs	r2, #2
 800bcbc:	709a      	strb	r2, [r3, #2]
    			  SelectAction(turn_mode);
 800bcbe:	79fb      	ldrb	r3, [r7, #7]
 800bcc0:	4618      	mov	r0, r3
 800bcc2:	f7fe fe43 	bl	800a94c <SelectAction>
    	          Pos.Car = east;
 800bcc6:	4b26      	ldr	r3, [pc, #152]	; (800bd60 <LeftHandJudge+0x2c4>)
 800bcc8:	2201      	movs	r2, #1
 800bcca:	70da      	strb	r2, [r3, #3]
    	          Pos.X+=1;
 800bccc:	4b24      	ldr	r3, [pc, #144]	; (800bd60 <LeftHandJudge+0x2c4>)
 800bcce:	781b      	ldrb	r3, [r3, #0]
 800bcd0:	3301      	adds	r3, #1
 800bcd2:	b2da      	uxtb	r2, r3
 800bcd4:	4b22      	ldr	r3, [pc, #136]	; (800bd60 <LeftHandJudge+0x2c4>)
 800bcd6:	701a      	strb	r2, [r3, #0]
    			  SelectAction(turn_mode);
      			  Pos.Car = north;
      			  Pos.Y+=1;
    		  }

    		  break;
 800bcd8:	e0cc      	b.n	800be74 <LeftHandJudge+0x3d8>
    		  else if(Wall[Pos.X][Pos.Y].south == NOWALL){
 800bcda:	4b21      	ldr	r3, [pc, #132]	; (800bd60 <LeftHandJudge+0x2c4>)
 800bcdc:	781b      	ldrb	r3, [r3, #0]
 800bcde:	4618      	mov	r0, r3
 800bce0:	4b1f      	ldr	r3, [pc, #124]	; (800bd60 <LeftHandJudge+0x2c4>)
 800bce2:	785b      	ldrb	r3, [r3, #1]
 800bce4:	4619      	mov	r1, r3
 800bce6:	4a1f      	ldr	r2, [pc, #124]	; (800bd64 <LeftHandJudge+0x2c8>)
 800bce8:	0103      	lsls	r3, r0, #4
 800bcea:	440b      	add	r3, r1
 800bcec:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800bcf0:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800bcf4:	b2db      	uxtb	r3, r3
 800bcf6:	2b00      	cmp	r3, #0
 800bcf8:	d110      	bne.n	800bd1c <LeftHandJudge+0x280>
    			  Pos.Dir = front;
 800bcfa:	4b19      	ldr	r3, [pc, #100]	; (800bd60 <LeftHandJudge+0x2c4>)
 800bcfc:	2200      	movs	r2, #0
 800bcfe:	709a      	strb	r2, [r3, #2]
    			  SelectAction(turn_mode);
 800bd00:	79fb      	ldrb	r3, [r7, #7]
 800bd02:	4618      	mov	r0, r3
 800bd04:	f7fe fe22 	bl	800a94c <SelectAction>
    	       	  Pos.Car = south;
 800bd08:	4b15      	ldr	r3, [pc, #84]	; (800bd60 <LeftHandJudge+0x2c4>)
 800bd0a:	2202      	movs	r2, #2
 800bd0c:	70da      	strb	r2, [r3, #3]
    	       	  Pos.Y-=1;
 800bd0e:	4b14      	ldr	r3, [pc, #80]	; (800bd60 <LeftHandJudge+0x2c4>)
 800bd10:	785b      	ldrb	r3, [r3, #1]
 800bd12:	3b01      	subs	r3, #1
 800bd14:	b2da      	uxtb	r2, r3
 800bd16:	4b12      	ldr	r3, [pc, #72]	; (800bd60 <LeftHandJudge+0x2c4>)
 800bd18:	705a      	strb	r2, [r3, #1]
    		  break;
 800bd1a:	e0ab      	b.n	800be74 <LeftHandJudge+0x3d8>
    		  else if(Wall[Pos.X][Pos.Y].west == NOWALL){
 800bd1c:	4b10      	ldr	r3, [pc, #64]	; (800bd60 <LeftHandJudge+0x2c4>)
 800bd1e:	781b      	ldrb	r3, [r3, #0]
 800bd20:	4618      	mov	r0, r3
 800bd22:	4b0f      	ldr	r3, [pc, #60]	; (800bd60 <LeftHandJudge+0x2c4>)
 800bd24:	785b      	ldrb	r3, [r3, #1]
 800bd26:	4619      	mov	r1, r3
 800bd28:	4a0e      	ldr	r2, [pc, #56]	; (800bd64 <LeftHandJudge+0x2c8>)
 800bd2a:	0103      	lsls	r3, r0, #4
 800bd2c:	440b      	add	r3, r1
 800bd2e:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800bd32:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800bd36:	b2db      	uxtb	r3, r3
 800bd38:	2b00      	cmp	r3, #0
 800bd3a:	d115      	bne.n	800bd68 <LeftHandJudge+0x2cc>
    			  Pos.Dir = right;
 800bd3c:	4b08      	ldr	r3, [pc, #32]	; (800bd60 <LeftHandJudge+0x2c4>)
 800bd3e:	2201      	movs	r2, #1
 800bd40:	709a      	strb	r2, [r3, #2]
    			  SelectAction(turn_mode);
 800bd42:	79fb      	ldrb	r3, [r7, #7]
 800bd44:	4618      	mov	r0, r3
 800bd46:	f7fe fe01 	bl	800a94c <SelectAction>
      			  Pos.Car = west;
 800bd4a:	4b05      	ldr	r3, [pc, #20]	; (800bd60 <LeftHandJudge+0x2c4>)
 800bd4c:	2203      	movs	r2, #3
 800bd4e:	70da      	strb	r2, [r3, #3]
      		      Pos.X-=1;
 800bd50:	4b03      	ldr	r3, [pc, #12]	; (800bd60 <LeftHandJudge+0x2c4>)
 800bd52:	781b      	ldrb	r3, [r3, #0]
 800bd54:	3b01      	subs	r3, #1
 800bd56:	b2da      	uxtb	r2, r3
 800bd58:	4b01      	ldr	r3, [pc, #4]	; (800bd60 <LeftHandJudge+0x2c4>)
 800bd5a:	701a      	strb	r2, [r3, #0]
    		  break;
 800bd5c:	e08a      	b.n	800be74 <LeftHandJudge+0x3d8>
 800bd5e:	bf00      	nop
 800bd60:	20000000 	.word	0x20000000
 800bd64:	200004b8 	.word	0x200004b8
    			  Pos.Dir = back;
 800bd68:	4b44      	ldr	r3, [pc, #272]	; (800be7c <LeftHandJudge+0x3e0>)
 800bd6a:	2203      	movs	r2, #3
 800bd6c:	709a      	strb	r2, [r3, #2]
    			  SelectAction(turn_mode);
 800bd6e:	79fb      	ldrb	r3, [r7, #7]
 800bd70:	4618      	mov	r0, r3
 800bd72:	f7fe fdeb 	bl	800a94c <SelectAction>
      			  Pos.Car = north;
 800bd76:	4b41      	ldr	r3, [pc, #260]	; (800be7c <LeftHandJudge+0x3e0>)
 800bd78:	2200      	movs	r2, #0
 800bd7a:	70da      	strb	r2, [r3, #3]
      			  Pos.Y+=1;
 800bd7c:	4b3f      	ldr	r3, [pc, #252]	; (800be7c <LeftHandJudge+0x3e0>)
 800bd7e:	785b      	ldrb	r3, [r3, #1]
 800bd80:	3301      	adds	r3, #1
 800bd82:	b2da      	uxtb	r2, r3
 800bd84:	4b3d      	ldr	r3, [pc, #244]	; (800be7c <LeftHandJudge+0x3e0>)
 800bd86:	705a      	strb	r2, [r3, #1]
    		  break;
 800bd88:	e074      	b.n	800be74 <LeftHandJudge+0x3d8>
    	  case west:
    		  if(Wall[Pos.X][Pos.Y].south == NOWALL){
 800bd8a:	4b3c      	ldr	r3, [pc, #240]	; (800be7c <LeftHandJudge+0x3e0>)
 800bd8c:	781b      	ldrb	r3, [r3, #0]
 800bd8e:	4618      	mov	r0, r3
 800bd90:	4b3a      	ldr	r3, [pc, #232]	; (800be7c <LeftHandJudge+0x3e0>)
 800bd92:	785b      	ldrb	r3, [r3, #1]
 800bd94:	4619      	mov	r1, r3
 800bd96:	4a3a      	ldr	r2, [pc, #232]	; (800be80 <LeftHandJudge+0x3e4>)
 800bd98:	0103      	lsls	r3, r0, #4
 800bd9a:	440b      	add	r3, r1
 800bd9c:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800bda0:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800bda4:	b2db      	uxtb	r3, r3
 800bda6:	2b00      	cmp	r3, #0
 800bda8:	d110      	bne.n	800bdcc <LeftHandJudge+0x330>
    			  Pos.Dir = left;
 800bdaa:	4b34      	ldr	r3, [pc, #208]	; (800be7c <LeftHandJudge+0x3e0>)
 800bdac:	2202      	movs	r2, #2
 800bdae:	709a      	strb	r2, [r3, #2]
    			  SelectAction(turn_mode);
 800bdb0:	79fb      	ldrb	r3, [r7, #7]
 800bdb2:	4618      	mov	r0, r3
 800bdb4:	f7fe fdca 	bl	800a94c <SelectAction>
    	       	  Pos.Car = south;
 800bdb8:	4b30      	ldr	r3, [pc, #192]	; (800be7c <LeftHandJudge+0x3e0>)
 800bdba:	2202      	movs	r2, #2
 800bdbc:	70da      	strb	r2, [r3, #3]
    	       	  Pos.Y -= 1;
 800bdbe:	4b2f      	ldr	r3, [pc, #188]	; (800be7c <LeftHandJudge+0x3e0>)
 800bdc0:	785b      	ldrb	r3, [r3, #1]
 800bdc2:	3b01      	subs	r3, #1
 800bdc4:	b2da      	uxtb	r2, r3
 800bdc6:	4b2d      	ldr	r3, [pc, #180]	; (800be7c <LeftHandJudge+0x3e0>)
 800bdc8:	705a      	strb	r2, [r3, #1]
    			  SelectAction(turn_mode);
    	          Pos.Car = east;
    	          Pos.X+=1;
    		  }

    		  break;
 800bdca:	e053      	b.n	800be74 <LeftHandJudge+0x3d8>
    		  else if(Wall[Pos.X][Pos.Y].west == NOWALL){
 800bdcc:	4b2b      	ldr	r3, [pc, #172]	; (800be7c <LeftHandJudge+0x3e0>)
 800bdce:	781b      	ldrb	r3, [r3, #0]
 800bdd0:	4618      	mov	r0, r3
 800bdd2:	4b2a      	ldr	r3, [pc, #168]	; (800be7c <LeftHandJudge+0x3e0>)
 800bdd4:	785b      	ldrb	r3, [r3, #1]
 800bdd6:	4619      	mov	r1, r3
 800bdd8:	4a29      	ldr	r2, [pc, #164]	; (800be80 <LeftHandJudge+0x3e4>)
 800bdda:	0103      	lsls	r3, r0, #4
 800bddc:	440b      	add	r3, r1
 800bdde:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800bde2:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800bde6:	b2db      	uxtb	r3, r3
 800bde8:	2b00      	cmp	r3, #0
 800bdea:	d110      	bne.n	800be0e <LeftHandJudge+0x372>
    			  Pos.Dir = front;
 800bdec:	4b23      	ldr	r3, [pc, #140]	; (800be7c <LeftHandJudge+0x3e0>)
 800bdee:	2200      	movs	r2, #0
 800bdf0:	709a      	strb	r2, [r3, #2]
    			  SelectAction(turn_mode);
 800bdf2:	79fb      	ldrb	r3, [r7, #7]
 800bdf4:	4618      	mov	r0, r3
 800bdf6:	f7fe fda9 	bl	800a94c <SelectAction>
    			  Pos.Car = west;
 800bdfa:	4b20      	ldr	r3, [pc, #128]	; (800be7c <LeftHandJudge+0x3e0>)
 800bdfc:	2203      	movs	r2, #3
 800bdfe:	70da      	strb	r2, [r3, #3]
    		      Pos.X-=1;
 800be00:	4b1e      	ldr	r3, [pc, #120]	; (800be7c <LeftHandJudge+0x3e0>)
 800be02:	781b      	ldrb	r3, [r3, #0]
 800be04:	3b01      	subs	r3, #1
 800be06:	b2da      	uxtb	r2, r3
 800be08:	4b1c      	ldr	r3, [pc, #112]	; (800be7c <LeftHandJudge+0x3e0>)
 800be0a:	701a      	strb	r2, [r3, #0]
    		  break;
 800be0c:	e032      	b.n	800be74 <LeftHandJudge+0x3d8>
    		  else if(Wall[Pos.X][Pos.Y].north == NOWALL){
 800be0e:	4b1b      	ldr	r3, [pc, #108]	; (800be7c <LeftHandJudge+0x3e0>)
 800be10:	781b      	ldrb	r3, [r3, #0]
 800be12:	4618      	mov	r0, r3
 800be14:	4b19      	ldr	r3, [pc, #100]	; (800be7c <LeftHandJudge+0x3e0>)
 800be16:	785b      	ldrb	r3, [r3, #1]
 800be18:	4619      	mov	r1, r3
 800be1a:	4a19      	ldr	r2, [pc, #100]	; (800be80 <LeftHandJudge+0x3e4>)
 800be1c:	0103      	lsls	r3, r0, #4
 800be1e:	440b      	add	r3, r1
 800be20:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800be24:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800be28:	b2db      	uxtb	r3, r3
 800be2a:	2b00      	cmp	r3, #0
 800be2c:	d110      	bne.n	800be50 <LeftHandJudge+0x3b4>
    			  Pos.Dir = right;
 800be2e:	4b13      	ldr	r3, [pc, #76]	; (800be7c <LeftHandJudge+0x3e0>)
 800be30:	2201      	movs	r2, #1
 800be32:	709a      	strb	r2, [r3, #2]
    			  SelectAction(turn_mode);
 800be34:	79fb      	ldrb	r3, [r7, #7]
 800be36:	4618      	mov	r0, r3
 800be38:	f7fe fd88 	bl	800a94c <SelectAction>
      			  Pos.Car = north;
 800be3c:	4b0f      	ldr	r3, [pc, #60]	; (800be7c <LeftHandJudge+0x3e0>)
 800be3e:	2200      	movs	r2, #0
 800be40:	70da      	strb	r2, [r3, #3]
      			  Pos.Y+=1;
 800be42:	4b0e      	ldr	r3, [pc, #56]	; (800be7c <LeftHandJudge+0x3e0>)
 800be44:	785b      	ldrb	r3, [r3, #1]
 800be46:	3301      	adds	r3, #1
 800be48:	b2da      	uxtb	r2, r3
 800be4a:	4b0c      	ldr	r3, [pc, #48]	; (800be7c <LeftHandJudge+0x3e0>)
 800be4c:	705a      	strb	r2, [r3, #1]
    		  break;
 800be4e:	e011      	b.n	800be74 <LeftHandJudge+0x3d8>
    			  Pos.Dir = back;
 800be50:	4b0a      	ldr	r3, [pc, #40]	; (800be7c <LeftHandJudge+0x3e0>)
 800be52:	2203      	movs	r2, #3
 800be54:	709a      	strb	r2, [r3, #2]
    			  SelectAction(turn_mode);
 800be56:	79fb      	ldrb	r3, [r7, #7]
 800be58:	4618      	mov	r0, r3
 800be5a:	f7fe fd77 	bl	800a94c <SelectAction>
    	          Pos.Car = east;
 800be5e:	4b07      	ldr	r3, [pc, #28]	; (800be7c <LeftHandJudge+0x3e0>)
 800be60:	2201      	movs	r2, #1
 800be62:	70da      	strb	r2, [r3, #3]
    	          Pos.X+=1;
 800be64:	4b05      	ldr	r3, [pc, #20]	; (800be7c <LeftHandJudge+0x3e0>)
 800be66:	781b      	ldrb	r3, [r3, #0]
 800be68:	3301      	adds	r3, #1
 800be6a:	b2da      	uxtb	r2, r3
 800be6c:	4b03      	ldr	r3, [pc, #12]	; (800be7c <LeftHandJudge+0x3e0>)
 800be6e:	701a      	strb	r2, [r3, #0]
    		  break;
 800be70:	e000      	b.n	800be74 <LeftHandJudge+0x3d8>
    	  default:
    		  break;
 800be72:	bf00      	nop
    	  }//swtich end
}
 800be74:	bf00      	nop
 800be76:	3708      	adds	r7, #8
 800be78:	46bd      	mov	sp, r7
 800be7a:	bd80      	pop	{r7, pc}
 800be7c:	20000000 	.word	0x20000000
 800be80:	200004b8 	.word	0x200004b8

0800be84 <InitExplore>:
#include "Flash.h"
#include "Interrupt.h"
#include "Debug.h"

void InitExplore()
{
 800be84:	b580      	push	{r7, lr}
 800be86:	af00      	add	r7, sp, #0
	PIDReset(A_VELO_PID);

	HAL_Delay(500);
#else
	//
	Motor_PWM_Start();
 800be88:	f002 fb1e 	bl	800e4c8 <Motor_PWM_Start>
	EncoderStart(); //
 800be8c:	f002 fa22 	bl	800e2d4 <EncoderStart>
	EmitterON();
 800be90:	f002 fa40 	bl	800e314 <EmitterON>
	ADCStart();
 800be94:	f002 f89e 	bl	800dfd4 <ADCStart>
	IMU_init();
 800be98:	f002 f9f2 	bl	800e280 <IMU_init>
	//IMU_DMA_Start();
	//CS_RESET;

	//PID
	//PIDInit();
	PIDChangeFlag(L_VELO_PID, 0);
 800be9c:	2100      	movs	r1, #0
 800be9e:	2004      	movs	r0, #4
 800bea0:	f000 fb2a 	bl	800c4f8 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 0);
 800bea4:	2100      	movs	r1, #0
 800bea6:	2005      	movs	r0, #5
 800bea8:	f000 fb26 	bl	800c4f8 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800beac:	2100      	movs	r1, #0
 800beae:	2002      	movs	r0, #2
 800beb0:	f000 fb22 	bl	800c4f8 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800beb4:	2100      	movs	r1, #0
 800beb6:	2003      	movs	r0, #3
 800beb8:	f000 fb1e 	bl	800c4f8 <PIDChangeFlag>
	PIDChangeFlag(D_WALL_PID, 0);
 800bebc:	2100      	movs	r1, #0
 800bebe:	2001      	movs	r0, #1
 800bec0:	f000 fb1a 	bl	800c4f8 <PIDChangeFlag>
	//PIDChangeFlag(B_VELO, 0);
	PIDChangeFlag(A_VELO_PID, 0);
 800bec4:	2100      	movs	r1, #0
 800bec6:	2000      	movs	r0, #0
 800bec8:	f000 fb16 	bl	800c4f8 <PIDChangeFlag>


	Load_Gain();
 800becc:	f7fe ff18 	bl	800ad00 <Load_Gain>
	InitPulse( (int*)(&(TIM3->CNT)),  INITIAL_PULSE);
 800bed0:	f247 512f 	movw	r1, #29999	; 0x752f
 800bed4:	4826      	ldr	r0, [pc, #152]	; (800bf70 <InitExplore+0xec>)
 800bed6:	f7fe fd77 	bl	800a9c8 <InitPulse>
	InitPulse( (int*)(&(TIM4->CNT)),  INITIAL_PULSE);
 800beda:	f247 512f 	movw	r1, #29999	; 0x752f
 800bede:	4825      	ldr	r0, [pc, #148]	; (800bf74 <InitExplore+0xf0>)
 800bee0:	f7fe fd72 	bl	800a9c8 <InitPulse>

	//
	HAL_TIM_Base_Start_IT(&htim1);
 800bee4:	4824      	ldr	r0, [pc, #144]	; (800bf78 <InitExplore+0xf4>)
 800bee6:	f005 fe3a 	bl	8011b5e <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim8);
 800beea:	4824      	ldr	r0, [pc, #144]	; (800bf7c <InitExplore+0xf8>)
 800beec:	f005 fe37 	bl	8011b5e <HAL_TIM_Base_Start_IT>
	//
	//

	TargetVelocity[BODY] = 0;
 800bef0:	4b23      	ldr	r3, [pc, #140]	; (800bf80 <InitExplore+0xfc>)
 800bef2:	f04f 0200 	mov.w	r2, #0
 800bef6:	609a      	str	r2, [r3, #8]
	TargetAngularV = 0;
 800bef8:	4b22      	ldr	r3, [pc, #136]	; (800bf84 <InitExplore+0x100>)
 800befa:	f04f 0200 	mov.w	r2, #0
 800befe:	601a      	str	r2, [r3, #0]
	Acceleration = 0;
 800bf00:	4b21      	ldr	r3, [pc, #132]	; (800bf88 <InitExplore+0x104>)
 800bf02:	f04f 0200 	mov.w	r2, #0
 800bf06:	601a      	str	r2, [r3, #0]
	AngularAcceleration = 0;
 800bf08:	4b20      	ldr	r3, [pc, #128]	; (800bf8c <InitExplore+0x108>)
 800bf0a:	f04f 0200 	mov.w	r2, #0
 800bf0e:	601a      	str	r2, [r3, #0]
	TotalPulse[LEFT] = 0;
 800bf10:	4b1f      	ldr	r3, [pc, #124]	; (800bf90 <InitExplore+0x10c>)
 800bf12:	2200      	movs	r2, #0
 800bf14:	601a      	str	r2, [r3, #0]
	TotalPulse[RIGHT] = 0;
 800bf16:	4b1e      	ldr	r3, [pc, #120]	; (800bf90 <InitExplore+0x10c>)
 800bf18:	2200      	movs	r2, #0
 800bf1a:	605a      	str	r2, [r3, #4]
	TotalPulse[BODY] = 0;
 800bf1c:	4b1c      	ldr	r3, [pc, #112]	; (800bf90 <InitExplore+0x10c>)
 800bf1e:	2200      	movs	r2, #0
 800bf20:	609a      	str	r2, [r3, #8]

	//
	//IMU_Calib();	//HAL_Delay

	TargetPhoto[SL] = Photo[SL];
 800bf22:	4b1c      	ldr	r3, [pc, #112]	; (800bf94 <InitExplore+0x110>)
 800bf24:	689b      	ldr	r3, [r3, #8]
 800bf26:	4a1c      	ldr	r2, [pc, #112]	; (800bf98 <InitExplore+0x114>)
 800bf28:	6093      	str	r3, [r2, #8]
	TargetPhoto[SR] = Photo[SR];
 800bf2a:	4b1a      	ldr	r3, [pc, #104]	; (800bf94 <InitExplore+0x110>)
 800bf2c:	685b      	ldr	r3, [r3, #4]
 800bf2e:	4a1a      	ldr	r2, [pc, #104]	; (800bf98 <InitExplore+0x114>)
 800bf30:	6053      	str	r3, [r2, #4]
	PhotoDiff = TargetPhoto[SL] - TargetPhoto[SR];
 800bf32:	4b19      	ldr	r3, [pc, #100]	; (800bf98 <InitExplore+0x114>)
 800bf34:	ed93 7a02 	vldr	s14, [r3, #8]
 800bf38:	4b17      	ldr	r3, [pc, #92]	; (800bf98 <InitExplore+0x114>)
 800bf3a:	edd3 7a01 	vldr	s15, [r3, #4]
 800bf3e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bf42:	4b16      	ldr	r3, [pc, #88]	; (800bf9c <InitExplore+0x118>)
 800bf44:	edc3 7a00 	vstr	s15, [r3]

	PIDReset(L_VELO_PID);
 800bf48:	2004      	movs	r0, #4
 800bf4a:	f000 faeb 	bl	800c524 <PIDReset>
	PIDReset(R_VELO_PID);
 800bf4e:	2005      	movs	r0, #5
 800bf50:	f000 fae8 	bl	800c524 <PIDReset>

	PIDReset(A_VELO_PID);
 800bf54:	2000      	movs	r0, #0
 800bf56:	f000 fae5 	bl	800c524 <PIDReset>
	PIDReset(L_WALL_PID);
 800bf5a:	2002      	movs	r0, #2
 800bf5c:	f000 fae2 	bl	800c524 <PIDReset>
	PIDReset(R_WALL_PID);
 800bf60:	2003      	movs	r0, #3
 800bf62:	f000 fadf 	bl	800c524 <PIDReset>
	PIDReset(D_WALL_PID);
 800bf66:	2001      	movs	r0, #1
 800bf68:	f000 fadc 	bl	800c524 <PIDReset>

#endif
}
 800bf6c:	bf00      	nop
 800bf6e:	bd80      	pop	{r7, pc}
 800bf70:	40000424 	.word	0x40000424
 800bf74:	40000824 	.word	0x40000824
 800bf78:	20000940 	.word	0x20000940
 800bf7c:	200006b8 	.word	0x200006b8
 800bf80:	200003e8 	.word	0x200003e8
 800bf84:	20000400 	.word	0x20000400
 800bf88:	2000042c 	.word	0x2000042c
 800bf8c:	20000428 	.word	0x20000428
 800bf90:	20000434 	.word	0x20000434
 800bf94:	20000458 	.word	0x20000458
 800bf98:	20000488 	.word	0x20000488
 800bf9c:	20000420 	.word	0x20000420

0800bfa0 <Debug>:
void Debug()
{
 800bfa0:	b580      	push	{r7, lr}
 800bfa2:	b09e      	sub	sp, #120	; 0x78
 800bfa4:	af00      	add	r7, sp, #0
//	while(1)
//	{
//
//	}
#if 1
	InitExplore();
 800bfa6:	f7ff ff6d 	bl	800be84 <InitExplore>
	InitPosition();
 800bfaa:	f7fc ff25 	bl	8008df8 <InitPosition>
	wall_init();
 800bfae:	f7ff fbe9 	bl	800b784 <wall_init>

	TotalPulse[RIGHT] = 0;
 800bfb2:	4b2c      	ldr	r3, [pc, #176]	; (800c064 <Debug+0xc4>)
 800bfb4:	2200      	movs	r2, #0
 800bfb6:	605a      	str	r2, [r3, #4]
	TotalPulse[LEFT] = 0;
 800bfb8:	4b2a      	ldr	r3, [pc, #168]	; (800c064 <Debug+0xc4>)
 800bfba:	2200      	movs	r2, #0
 800bfbc:	601a      	str	r2, [r3, #0]
	TotalPulse[BODY] = 0;
 800bfbe:	4b29      	ldr	r3, [pc, #164]	; (800c064 <Debug+0xc4>)
 800bfc0:	2200      	movs	r2, #0
 800bfc2:	609a      	str	r2, [r3, #8]
	//
	//while 
	//x,y,dir,sbrl, x2,y2,dir2,sbrl2
//void ChangeNowStatus()

	PIDChangeFlag(L_VELO_PID, 1);
 800bfc4:	2101      	movs	r1, #1
 800bfc6:	2004      	movs	r0, #4
 800bfc8:	f000 fa96 	bl	800c4f8 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800bfcc:	2101      	movs	r1, #1
 800bfce:	2005      	movs	r0, #5
 800bfd0:	f000 fa92 	bl	800c4f8 <PIDChangeFlag>
	printf(": BODY %d, LEFT %d, RIGHT %d\r\n",TotalPulse[BODY],TotalPulse[LEFT],TotalPulse[RIGHT]);
 800bfd4:	4b23      	ldr	r3, [pc, #140]	; (800c064 <Debug+0xc4>)
 800bfd6:	6899      	ldr	r1, [r3, #8]
 800bfd8:	4b22      	ldr	r3, [pc, #136]	; (800c064 <Debug+0xc4>)
 800bfda:	681a      	ldr	r2, [r3, #0]
 800bfdc:	4b21      	ldr	r3, [pc, #132]	; (800c064 <Debug+0xc4>)
 800bfde:	685b      	ldr	r3, [r3, #4]
 800bfe0:	4821      	ldr	r0, [pc, #132]	; (800c068 <Debug+0xc8>)
 800bfe2:	f008 fd43 	bl	8014a6c <iprintf>
	//PIDChangeFlagStraight(N_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 0);
 800bfe6:	2100      	movs	r1, #0
 800bfe8:	2001      	movs	r0, #1
 800bfea:	f000 fa85 	bl	800c4f8 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800bfee:	2100      	movs	r1, #0
 800bff0:	2002      	movs	r0, #2
 800bff2:	f000 fa81 	bl	800c4f8 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800bff6:	2100      	movs	r1, #0
 800bff8:	2003      	movs	r0, #3
 800bffa:	f000 fa7d 	bl	800c4f8 <PIDChangeFlag>
	PIDChangeFlag(A_VELO_PID, 0);
 800bffe:	2100      	movs	r1, #0
 800c000:	2000      	movs	r0, #0
 800c002:	f000 fa79 	bl	800c4f8 <PIDChangeFlag>
	ExploreVelocity=0;
 800c006:	4b19      	ldr	r3, [pc, #100]	; (800c06c <Debug+0xcc>)
 800c008:	f04f 0200 	mov.w	r2, #0
 800c00c:	601a      	str	r2, [r3, #0]
	ChangeLED(3);
 800c00e:	2003      	movs	r0, #3
 800c010:	f002 f99c 	bl	800e34c <ChangeLED>
//	{
//		printf("zg:%f, double:%lf\r\n",(float)zg, AngularV);//, double:%lf\r\n");
//	}

	//
	ExploreVelocity=90;
 800c014:	4b15      	ldr	r3, [pc, #84]	; (800c06c <Debug+0xcc>)
 800c016:	4a16      	ldr	r2, [pc, #88]	; (800c070 <Debug+0xd0>)
 800c018:	601a      	str	r2, [r3, #0]
	t = 0;
 800c01a:	4b16      	ldr	r3, [pc, #88]	; (800c074 <Debug+0xd4>)
 800c01c:	2200      	movs	r2, #0
 800c01e:	601a      	str	r2, [r3, #0]
	timer1=0;
 800c020:	4b15      	ldr	r3, [pc, #84]	; (800c078 <Debug+0xd8>)
 800c022:	2200      	movs	r2, #0
 800c024:	601a      	str	r2, [r3, #0]
	timer8=0;
 800c026:	4b15      	ldr	r3, [pc, #84]	; (800c07c <Debug+0xdc>)
 800c028:	2200      	movs	r2, #0
 800c02a:	601a      	str	r2, [r3, #0]

	TargetVelocity[BODY] = ExploreVelocity;
 800c02c:	4b0f      	ldr	r3, [pc, #60]	; (800c06c <Debug+0xcc>)
 800c02e:	681b      	ldr	r3, [r3, #0]
 800c030:	4a13      	ldr	r2, [pc, #76]	; (800c080 <Debug+0xe0>)
 800c032:	6093      	str	r3, [r2, #8]
	TIM1 ->CNT = 0;
 800c034:	4b13      	ldr	r3, [pc, #76]	; (800c084 <Debug+0xe4>)
 800c036:	2200      	movs	r2, #0
 800c038:	625a      	str	r2, [r3, #36]	; 0x24
	TIM8 ->CNT = 0;//
 800c03a:	4b13      	ldr	r3, [pc, #76]	; (800c088 <Debug+0xe8>)
 800c03c:	2200      	movs	r2, #0
 800c03e:	625a      	str	r2, [r3, #36]	; 0x24
	t = 1;
 800c040:	4b0c      	ldr	r3, [pc, #48]	; (800c074 <Debug+0xd4>)
 800c042:	2201      	movs	r2, #1
 800c044:	601a      	str	r2, [r3, #0]
	while(1)
	{
		if(t == 0)
 800c046:	4b0b      	ldr	r3, [pc, #44]	; (800c074 <Debug+0xd4>)
 800c048:	681b      	ldr	r3, [r3, #0]
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	d1fb      	bne.n	800c046 <Debug+0xa6>
		{
			printf("1: %d, 8 :%d, spi : %d\r\n",timer1, timer8, spi_dma_data);
 800c04e:	4b0a      	ldr	r3, [pc, #40]	; (800c078 <Debug+0xd8>)
 800c050:	6819      	ldr	r1, [r3, #0]
 800c052:	4b0a      	ldr	r3, [pc, #40]	; (800c07c <Debug+0xdc>)
 800c054:	681a      	ldr	r2, [r3, #0]
 800c056:	4b0d      	ldr	r3, [pc, #52]	; (800c08c <Debug+0xec>)
 800c058:	f9b3 3000 	ldrsh.w	r3, [r3]
 800c05c:	480c      	ldr	r0, [pc, #48]	; (800c090 <Debug+0xf0>)
 800c05e:	f008 fd05 	bl	8014a6c <iprintf>
		if(t == 0)
 800c062:	e7f0      	b.n	800c046 <Debug+0xa6>
 800c064:	20000434 	.word	0x20000434
 800c068:	080190a0 	.word	0x080190a0
 800c06c:	20000468 	.word	0x20000468
 800c070:	42b40000 	.word	0x42b40000
 800c074:	200003dc 	.word	0x200003dc
 800c078:	200003e4 	.word	0x200003e4
 800c07c:	200003e0 	.word	0x200003e0
 800c080:	200003e8 	.word	0x200003e8
 800c084:	40010000 	.word	0x40010000
 800c088:	40010400 	.word	0x40010400
 800c08c:	20000a2c 	.word	0x20000a2c
 800c090:	080190d4 	.word	0x080190d4

0800c094 <ParameterSetting>:
		printf("SL:%f, SR:%f, FL:%f, FR:%f\r\n",Photo[SL],Photo[SR],Photo[FL],Photo[FR]);
	}
#endif
}
void ParameterSetting()
{
 800c094:	b580      	push	{r7, lr}
 800c096:	af00      	add	r7, sp, #0
	Load_Gain();
 800c098:	f7fe fe32 	bl	800ad00 <Load_Gain>
	Change_Gain();
 800c09c:	f7fe feec 	bl	800ae78 <Change_Gain>

}
 800c0a0:	bf00      	nop
 800c0a2:	bd80      	pop	{r7, pc}

0800c0a4 <GainTestLWall>:


void GainTestLWall()
{
 800c0a4:	b580      	push	{r7, lr}
 800c0a6:	af00      	add	r7, sp, #0
	InitExplore();
 800c0a8:	f7ff feec 	bl	800be84 <InitExplore>
	InitPosition();
 800c0ac:	f7fc fea4 	bl	8008df8 <InitPosition>
	wall_init();
 800c0b0:	f7ff fb68 	bl	800b784 <wall_init>
	TotalPulse[RIGHT] = 0;
 800c0b4:	4b12      	ldr	r3, [pc, #72]	; (800c100 <GainTestLWall+0x5c>)
 800c0b6:	2200      	movs	r2, #0
 800c0b8:	605a      	str	r2, [r3, #4]
	TotalPulse[LEFT] = 0;
 800c0ba:	4b11      	ldr	r3, [pc, #68]	; (800c100 <GainTestLWall+0x5c>)
 800c0bc:	2200      	movs	r2, #0
 800c0be:	601a      	str	r2, [r3, #0]
	TotalPulse[BODY] = 0;
 800c0c0:	4b0f      	ldr	r3, [pc, #60]	; (800c100 <GainTestLWall+0x5c>)
 800c0c2:	2200      	movs	r2, #0
 800c0c4:	609a      	str	r2, [r3, #8]

	PIDChangeFlag(L_VELO_PID, 1);
 800c0c6:	2101      	movs	r1, #1
 800c0c8:	2004      	movs	r0, #4
 800c0ca:	f000 fa15 	bl	800c4f8 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800c0ce:	2101      	movs	r1, #1
 800c0d0:	2005      	movs	r0, #5
 800c0d2:	f000 fa11 	bl	800c4f8 <PIDChangeFlag>
	//PIDChangeFlagStraight(L_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 0);
 800c0d6:	2100      	movs	r1, #0
 800c0d8:	2001      	movs	r0, #1
 800c0da:	f000 fa0d 	bl	800c4f8 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 1);
 800c0de:	2101      	movs	r1, #1
 800c0e0:	2002      	movs	r0, #2
 800c0e2:	f000 fa09 	bl	800c4f8 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800c0e6:	2100      	movs	r1, #0
 800c0e8:	2003      	movs	r0, #3
 800c0ea:	f000 fa05 	bl	800c4f8 <PIDChangeFlag>
	//PIDSetGain(D_WALL_PID, 10, 0, 0);
	ExploreVelocity=0;
 800c0ee:	4b05      	ldr	r3, [pc, #20]	; (800c104 <GainTestLWall+0x60>)
 800c0f0:	f04f 0200 	mov.w	r2, #0
 800c0f4:	601a      	str	r2, [r3, #0]
	ChangeLED(4);
 800c0f6:	2004      	movs	r0, #4
 800c0f8:	f002 f928 	bl	800e34c <ChangeLED>
	while(1)
 800c0fc:	e7fe      	b.n	800c0fc <GainTestLWall+0x58>
 800c0fe:	bf00      	nop
 800c100:	20000434 	.word	0x20000434
 800c104:	20000468 	.word	0x20000468

0800c108 <GainTestRWall>:
	{

	}
}
void GainTestRWall()
{
 800c108:	b580      	push	{r7, lr}
 800c10a:	af00      	add	r7, sp, #0
	InitExplore();
 800c10c:	f7ff feba 	bl	800be84 <InitExplore>
	InitPosition();
 800c110:	f7fc fe72 	bl	8008df8 <InitPosition>
	wall_init();
 800c114:	f7ff fb36 	bl	800b784 <wall_init>
	TotalPulse[RIGHT] = 0;
 800c118:	4b12      	ldr	r3, [pc, #72]	; (800c164 <GainTestRWall+0x5c>)
 800c11a:	2200      	movs	r2, #0
 800c11c:	605a      	str	r2, [r3, #4]
	TotalPulse[LEFT] = 0;
 800c11e:	4b11      	ldr	r3, [pc, #68]	; (800c164 <GainTestRWall+0x5c>)
 800c120:	2200      	movs	r2, #0
 800c122:	601a      	str	r2, [r3, #0]
	TotalPulse[BODY] = 0;
 800c124:	4b0f      	ldr	r3, [pc, #60]	; (800c164 <GainTestRWall+0x5c>)
 800c126:	2200      	movs	r2, #0
 800c128:	609a      	str	r2, [r3, #8]

	PIDChangeFlag(L_VELO_PID, 1);
 800c12a:	2101      	movs	r1, #1
 800c12c:	2004      	movs	r0, #4
 800c12e:	f000 f9e3 	bl	800c4f8 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800c132:	2101      	movs	r1, #1
 800c134:	2005      	movs	r0, #5
 800c136:	f000 f9df 	bl	800c4f8 <PIDChangeFlag>
	//PIDChangeFlagStraight(R_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 0);
 800c13a:	2100      	movs	r1, #0
 800c13c:	2001      	movs	r0, #1
 800c13e:	f000 f9db 	bl	800c4f8 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800c142:	2100      	movs	r1, #0
 800c144:	2002      	movs	r0, #2
 800c146:	f000 f9d7 	bl	800c4f8 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 1);
 800c14a:	2101      	movs	r1, #1
 800c14c:	2003      	movs	r0, #3
 800c14e:	f000 f9d3 	bl	800c4f8 <PIDChangeFlag>
	//PIDSetGain(D_WALL_PID, 10, 0, 0);
	ExploreVelocity=0;
 800c152:	4b05      	ldr	r3, [pc, #20]	; (800c168 <GainTestRWall+0x60>)
 800c154:	f04f 0200 	mov.w	r2, #0
 800c158:	601a      	str	r2, [r3, #0]
	ChangeLED(1);
 800c15a:	2001      	movs	r0, #1
 800c15c:	f002 f8f6 	bl	800e34c <ChangeLED>
	while(1)
 800c160:	e7fe      	b.n	800c160 <GainTestRWall+0x58>
 800c162:	bf00      	nop
 800c164:	20000434 	.word	0x20000434
 800c168:	20000468 	.word	0x20000468

0800c16c <GainTestDWall>:
	{

	}
}
void GainTestDWall()
{
 800c16c:	b580      	push	{r7, lr}
 800c16e:	af00      	add	r7, sp, #0
	InitExplore();
 800c170:	f7ff fe88 	bl	800be84 <InitExplore>
	InitPosition();
 800c174:	f7fc fe40 	bl	8008df8 <InitPosition>
	wall_init();
 800c178:	f7ff fb04 	bl	800b784 <wall_init>
	TotalPulse[RIGHT] = 0;
 800c17c:	4b12      	ldr	r3, [pc, #72]	; (800c1c8 <GainTestDWall+0x5c>)
 800c17e:	2200      	movs	r2, #0
 800c180:	605a      	str	r2, [r3, #4]
	TotalPulse[LEFT] = 0;
 800c182:	4b11      	ldr	r3, [pc, #68]	; (800c1c8 <GainTestDWall+0x5c>)
 800c184:	2200      	movs	r2, #0
 800c186:	601a      	str	r2, [r3, #0]
	TotalPulse[BODY] = 0;
 800c188:	4b0f      	ldr	r3, [pc, #60]	; (800c1c8 <GainTestDWall+0x5c>)
 800c18a:	2200      	movs	r2, #0
 800c18c:	609a      	str	r2, [r3, #8]

	PIDChangeFlag(L_VELO_PID, 1);
 800c18e:	2101      	movs	r1, #1
 800c190:	2004      	movs	r0, #4
 800c192:	f000 f9b1 	bl	800c4f8 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800c196:	2101      	movs	r1, #1
 800c198:	2005      	movs	r0, #5
 800c19a:	f000 f9ad 	bl	800c4f8 <PIDChangeFlag>
	//PIDChangeFlagStraight(D_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 1);
 800c19e:	2101      	movs	r1, #1
 800c1a0:	2001      	movs	r0, #1
 800c1a2:	f000 f9a9 	bl	800c4f8 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800c1a6:	2100      	movs	r1, #0
 800c1a8:	2002      	movs	r0, #2
 800c1aa:	f000 f9a5 	bl	800c4f8 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800c1ae:	2100      	movs	r1, #0
 800c1b0:	2003      	movs	r0, #3
 800c1b2:	f000 f9a1 	bl	800c4f8 <PIDChangeFlag>
	//PIDSetGain(D_WALL_PID, 10, 0, 0);
	ExploreVelocity=0;
 800c1b6:	4b05      	ldr	r3, [pc, #20]	; (800c1cc <GainTestDWall+0x60>)
 800c1b8:	f04f 0200 	mov.w	r2, #0
 800c1bc:	601a      	str	r2, [r3, #0]
	ChangeLED(2);
 800c1be:	2002      	movs	r0, #2
 800c1c0:	f002 f8c4 	bl	800e34c <ChangeLED>
	while(1)
 800c1c4:	e7fe      	b.n	800c1c4 <GainTestDWall+0x58>
 800c1c6:	bf00      	nop
 800c1c8:	20000434 	.word	0x20000434
 800c1cc:	20000468 	.word	0x20000468

0800c1d0 <GainTestAVelo>:

	}
}

void GainTestAVelo()
{
 800c1d0:	b580      	push	{r7, lr}
 800c1d2:	af00      	add	r7, sp, #0
	InitExplore();
 800c1d4:	f7ff fe56 	bl	800be84 <InitExplore>
	InitPosition();
 800c1d8:	f7fc fe0e 	bl	8008df8 <InitPosition>
	wall_init();
 800c1dc:	f7ff fad2 	bl	800b784 <wall_init>
	TotalPulse[RIGHT] = 0;
 800c1e0:	4b14      	ldr	r3, [pc, #80]	; (800c234 <GainTestAVelo+0x64>)
 800c1e2:	2200      	movs	r2, #0
 800c1e4:	605a      	str	r2, [r3, #4]
	TotalPulse[LEFT] = 0;
 800c1e6:	4b13      	ldr	r3, [pc, #76]	; (800c234 <GainTestAVelo+0x64>)
 800c1e8:	2200      	movs	r2, #0
 800c1ea:	601a      	str	r2, [r3, #0]
	TotalPulse[BODY] = 0;
 800c1ec:	4b11      	ldr	r3, [pc, #68]	; (800c234 <GainTestAVelo+0x64>)
 800c1ee:	2200      	movs	r2, #0
 800c1f0:	609a      	str	r2, [r3, #8]

	PIDChangeFlag(L_VELO_PID, 1);
 800c1f2:	2101      	movs	r1, #1
 800c1f4:	2004      	movs	r0, #4
 800c1f6:	f000 f97f 	bl	800c4f8 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800c1fa:	2101      	movs	r1, #1
 800c1fc:	2005      	movs	r0, #5
 800c1fe:	f000 f97b 	bl	800c4f8 <PIDChangeFlag>
	//PIDChangeFlagStraight(A_VELO_PID);
	PIDChangeFlag(A_VELO_PID, 1);
 800c202:	2101      	movs	r1, #1
 800c204:	2000      	movs	r0, #0
 800c206:	f000 f977 	bl	800c4f8 <PIDChangeFlag>
	PIDChangeFlag(D_WALL_PID, 0);
 800c20a:	2100      	movs	r1, #0
 800c20c:	2001      	movs	r0, #1
 800c20e:	f000 f973 	bl	800c4f8 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800c212:	2100      	movs	r1, #0
 800c214:	2002      	movs	r0, #2
 800c216:	f000 f96f 	bl	800c4f8 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800c21a:	2100      	movs	r1, #0
 800c21c:	2003      	movs	r0, #3
 800c21e:	f000 f96b 	bl	800c4f8 <PIDChangeFlag>
	//PIDSetGain(D_WALL_PID, 10, 0, 0);
	ExploreVelocity=0;
 800c222:	4b05      	ldr	r3, [pc, #20]	; (800c238 <GainTestAVelo+0x68>)
 800c224:	f04f 0200 	mov.w	r2, #0
 800c228:	601a      	str	r2, [r3, #0]
	ChangeLED(5);
 800c22a:	2005      	movs	r0, #5
 800c22c:	f002 f88e 	bl	800e34c <ChangeLED>
	while(1)
 800c230:	e7fe      	b.n	800c230 <GainTestAVelo+0x60>
 800c232:	bf00      	nop
 800c234:	20000434 	.word	0x20000434
 800c238:	20000468 	.word	0x20000468

0800c23c <WritingFree>:
	{

	}
}
void WritingFree()
{
 800c23c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c240:	b086      	sub	sp, #24
 800c242:	af06      	add	r7, sp, #24

	InitExplore();
 800c244:	f7ff fe1e 	bl	800be84 <InitExplore>

	printf("3\r\n");
 800c248:	4838      	ldr	r0, [pc, #224]	; (800c32c <WritingFree+0xf0>)
 800c24a:	f008 fc83 	bl	8014b54 <puts>
//	printf(":%f, double:%f, double:%f, float:%f, float:%f",zg_offset,ImuAngV, ImuAngle, AngularV, Angle);
//}

	//
	//
	InitPosition();
 800c24e:	f7fc fdd3 	bl	8008df8 <InitPosition>
//	uint8_t x, y;
//	Pos.Car = north;
//	x=0,y=0;
	wall_init();
 800c252:	f7ff fa97 	bl	800b784 <wall_init>
	printf("4\r\n");
 800c256:	4836      	ldr	r0, [pc, #216]	; (800c330 <WritingFree+0xf4>)
 800c258:	f008 fc7c 	bl	8014b54 <puts>
	//
	//int timer = 0;
	//
	TotalPulse[RIGHT] = 0;
 800c25c:	4b35      	ldr	r3, [pc, #212]	; (800c334 <WritingFree+0xf8>)
 800c25e:	2200      	movs	r2, #0
 800c260:	605a      	str	r2, [r3, #4]
	TotalPulse[LEFT] = 0;
 800c262:	4b34      	ldr	r3, [pc, #208]	; (800c334 <WritingFree+0xf8>)
 800c264:	2200      	movs	r2, #0
 800c266:	601a      	str	r2, [r3, #0]
	TotalPulse[BODY] = 0;
 800c268:	4b32      	ldr	r3, [pc, #200]	; (800c334 <WritingFree+0xf8>)
 800c26a:	2200      	movs	r2, #0
 800c26c:	609a      	str	r2, [r3, #8]
	//
	//while 
	//x,y,dir,sbrl, x2,y2,dir2,sbrl2
//void ChangeNowStatus()

	PIDChangeFlag(L_VELO_PID, 1);
 800c26e:	2101      	movs	r1, #1
 800c270:	2004      	movs	r0, #4
 800c272:	f000 f941 	bl	800c4f8 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800c276:	2101      	movs	r1, #1
 800c278:	2005      	movs	r0, #5
 800c27a:	f000 f93d 	bl	800c4f8 <PIDChangeFlag>
	printf(": BODY %d, LEFT %d, RIGHT %d\r\n",TotalPulse[BODY],TotalPulse[LEFT],TotalPulse[RIGHT]);
 800c27e:	4b2d      	ldr	r3, [pc, #180]	; (800c334 <WritingFree+0xf8>)
 800c280:	6899      	ldr	r1, [r3, #8]
 800c282:	4b2c      	ldr	r3, [pc, #176]	; (800c334 <WritingFree+0xf8>)
 800c284:	681a      	ldr	r2, [r3, #0]
 800c286:	4b2b      	ldr	r3, [pc, #172]	; (800c334 <WritingFree+0xf8>)
 800c288:	685b      	ldr	r3, [r3, #4]
 800c28a:	482b      	ldr	r0, [pc, #172]	; (800c338 <WritingFree+0xfc>)
 800c28c:	f008 fbee 	bl	8014a6c <iprintf>

	//PIDChangeFlagStraight(N_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 0);
 800c290:	2100      	movs	r1, #0
 800c292:	2001      	movs	r0, #1
 800c294:	f000 f930 	bl	800c4f8 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800c298:	2100      	movs	r1, #0
 800c29a:	2002      	movs	r0, #2
 800c29c:	f000 f92c 	bl	800c4f8 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800c2a0:	2100      	movs	r1, #0
 800c2a2:	2003      	movs	r0, #3
 800c2a4:	f000 f928 	bl	800c4f8 <PIDChangeFlag>
	//PIDSetGain(D_WALL_PID, 10, 0, 0);
	ExploreVelocity=0;
 800c2a8:	4b24      	ldr	r3, [pc, #144]	; (800c33c <WritingFree+0x100>)
 800c2aa:	f04f 0200 	mov.w	r2, #0
 800c2ae:	601a      	str	r2, [r3, #0]
	ChangeLED(7);
 800c2b0:	2007      	movs	r0, #7
 800c2b2:	f002 f84b 	bl	800e34c <ChangeLED>

	}
#else
	while(1)
	{
		printf("%f, %f, %f, %f\r\n", Photo[FL],Photo[FR],Photo[FL]+Photo[FR],(Photo[FL]+Photo[FR])/2);//
 800c2b6:	4b22      	ldr	r3, [pc, #136]	; (800c340 <WritingFree+0x104>)
 800c2b8:	681b      	ldr	r3, [r3, #0]
 800c2ba:	4618      	mov	r0, r3
 800c2bc:	f7fc f87c 	bl	80083b8 <__aeabi_f2d>
 800c2c0:	4682      	mov	sl, r0
 800c2c2:	468b      	mov	fp, r1
 800c2c4:	4b1e      	ldr	r3, [pc, #120]	; (800c340 <WritingFree+0x104>)
 800c2c6:	68db      	ldr	r3, [r3, #12]
 800c2c8:	4618      	mov	r0, r3
 800c2ca:	f7fc f875 	bl	80083b8 <__aeabi_f2d>
 800c2ce:	4604      	mov	r4, r0
 800c2d0:	460d      	mov	r5, r1
 800c2d2:	4b1b      	ldr	r3, [pc, #108]	; (800c340 <WritingFree+0x104>)
 800c2d4:	ed93 7a00 	vldr	s14, [r3]
 800c2d8:	4b19      	ldr	r3, [pc, #100]	; (800c340 <WritingFree+0x104>)
 800c2da:	edd3 7a03 	vldr	s15, [r3, #12]
 800c2de:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c2e2:	ee17 0a90 	vmov	r0, s15
 800c2e6:	f7fc f867 	bl	80083b8 <__aeabi_f2d>
 800c2ea:	4680      	mov	r8, r0
 800c2ec:	4689      	mov	r9, r1
 800c2ee:	4b14      	ldr	r3, [pc, #80]	; (800c340 <WritingFree+0x104>)
 800c2f0:	ed93 7a00 	vldr	s14, [r3]
 800c2f4:	4b12      	ldr	r3, [pc, #72]	; (800c340 <WritingFree+0x104>)
 800c2f6:	edd3 7a03 	vldr	s15, [r3, #12]
 800c2fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c2fe:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800c302:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800c306:	ee16 0a90 	vmov	r0, s13
 800c30a:	f7fc f855 	bl	80083b8 <__aeabi_f2d>
 800c30e:	4602      	mov	r2, r0
 800c310:	460b      	mov	r3, r1
 800c312:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c316:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800c31a:	e9cd 4500 	strd	r4, r5, [sp]
 800c31e:	4652      	mov	r2, sl
 800c320:	465b      	mov	r3, fp
 800c322:	4808      	ldr	r0, [pc, #32]	; (800c344 <WritingFree+0x108>)
 800c324:	f008 fba2 	bl	8014a6c <iprintf>
 800c328:	e7c5      	b.n	800c2b6 <WritingFree+0x7a>
 800c32a:	bf00      	nop
 800c32c:	080190f0 	.word	0x080190f0
 800c330:	080190f4 	.word	0x080190f4
 800c334:	20000434 	.word	0x20000434
 800c338:	080190a0 	.word	0x080190a0
 800c33c:	20000468 	.word	0x20000468
 800c340:	20000458 	.word	0x20000458
 800c344:	080190f8 	.word	0x080190f8

0800c348 <Explore>:


}

void Explore()
{
 800c348:	b580      	push	{r7, lr}
 800c34a:	b082      	sub	sp, #8
 800c34c:	af00      	add	r7, sp, #0
	//70~6RAM
	//flashram
	//flashram
	InitExplore();
 800c34e:	f7ff fd99 	bl	800be84 <InitExplore>

	printf("3\r\n");
 800c352:	4848      	ldr	r0, [pc, #288]	; (800c474 <Explore+0x12c>)
 800c354:	f008 fbfe 	bl	8014b54 <puts>
//	printf(":%f, double:%f, double:%f, float:%f, float:%f",zg_offset,ImuAngV, ImuAngle, AngularV, Angle);
//}

	//
	//
	InitPosition();
 800c358:	f7fc fd4e 	bl	8008df8 <InitPosition>
//	uint8_t x, y;
//	Pos.Car = north;
//	x=0,y=0;
	wall_init();
 800c35c:	f7ff fa12 	bl	800b784 <wall_init>
	printf("4\r\n");
 800c360:	4845      	ldr	r0, [pc, #276]	; (800c478 <Explore+0x130>)
 800c362:	f008 fbf7 	bl	8014b54 <puts>
	//
	//int timer = 0;
	//
	TotalPulse[RIGHT] = 0;
 800c366:	4b45      	ldr	r3, [pc, #276]	; (800c47c <Explore+0x134>)
 800c368:	2200      	movs	r2, #0
 800c36a:	605a      	str	r2, [r3, #4]
	TotalPulse[LEFT] = 0;
 800c36c:	4b43      	ldr	r3, [pc, #268]	; (800c47c <Explore+0x134>)
 800c36e:	2200      	movs	r2, #0
 800c370:	601a      	str	r2, [r3, #0]
	TotalPulse[BODY] = 0;
 800c372:	4b42      	ldr	r3, [pc, #264]	; (800c47c <Explore+0x134>)
 800c374:	2200      	movs	r2, #0
 800c376:	609a      	str	r2, [r3, #8]
	//
	//while 
	//x,y,dir,sbrl, x2,y2,dir2,sbrl2
//void ChangeNowStatus()

	PIDChangeFlag(L_VELO_PID, 1);
 800c378:	2101      	movs	r1, #1
 800c37a:	2004      	movs	r0, #4
 800c37c:	f000 f8bc 	bl	800c4f8 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800c380:	2101      	movs	r1, #1
 800c382:	2005      	movs	r0, #5
 800c384:	f000 f8b8 	bl	800c4f8 <PIDChangeFlag>
	printf(": BODY %d, LEFT %d, RIGHT %d\r\n",TotalPulse[BODY],TotalPulse[LEFT],TotalPulse[RIGHT]);
 800c388:	4b3c      	ldr	r3, [pc, #240]	; (800c47c <Explore+0x134>)
 800c38a:	6899      	ldr	r1, [r3, #8]
 800c38c:	4b3b      	ldr	r3, [pc, #236]	; (800c47c <Explore+0x134>)
 800c38e:	681a      	ldr	r2, [r3, #0]
 800c390:	4b3a      	ldr	r3, [pc, #232]	; (800c47c <Explore+0x134>)
 800c392:	685b      	ldr	r3, [r3, #4]
 800c394:	483a      	ldr	r0, [pc, #232]	; (800c480 <Explore+0x138>)
 800c396:	f008 fb69 	bl	8014a6c <iprintf>
	//PIDChangeFlagStraight(N_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 0);
 800c39a:	2100      	movs	r1, #0
 800c39c:	2001      	movs	r0, #1
 800c39e:	f000 f8ab 	bl	800c4f8 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800c3a2:	2100      	movs	r1, #0
 800c3a4:	2002      	movs	r0, #2
 800c3a6:	f000 f8a7 	bl	800c4f8 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800c3aa:	2100      	movs	r1, #0
 800c3ac:	2003      	movs	r0, #3
 800c3ae:	f000 f8a3 	bl	800c4f8 <PIDChangeFlag>
	//PIDSetGain(D_WALL_PID, 10, 0, 0);
	ExploreVelocity=90;
 800c3b2:	4b34      	ldr	r3, [pc, #208]	; (800c484 <Explore+0x13c>)
 800c3b4:	4a34      	ldr	r2, [pc, #208]	; (800c488 <Explore+0x140>)
 800c3b6:	601a      	str	r2, [r3, #0]
	ChangeLED(2);
 800c3b8:	2002      	movs	r0, #2
 800c3ba:	f001 ffc7 	bl	800e34c <ChangeLED>
//	while(1)
//	{
//
//	}
	int i=0;
 800c3be:	2300      	movs	r3, #0
 800c3c0:	607b      	str	r3, [r7, #4]
	Accel(61.5, ExploreVelocity);
 800c3c2:	4b30      	ldr	r3, [pc, #192]	; (800c484 <Explore+0x13c>)
 800c3c4:	edd3 7a00 	vldr	s15, [r3]
 800c3c8:	eef0 0a67 	vmov.f32	s1, s15
 800c3cc:	ed9f 0a2f 	vldr	s0, [pc, #188]	; 800c48c <Explore+0x144>
 800c3d0:	f7fd feca 	bl	800a168 <Accel>
	//y++;
	Pos.Y++;
 800c3d4:	4b2e      	ldr	r3, [pc, #184]	; (800c490 <Explore+0x148>)
 800c3d6:	785b      	ldrb	r3, [r3, #1]
 800c3d8:	3301      	adds	r3, #1
 800c3da:	b2da      	uxtb	r2, r3
 800c3dc:	4b2c      	ldr	r3, [pc, #176]	; (800c490 <Explore+0x148>)
 800c3de:	705a      	strb	r2, [r3, #1]
	//uint8_t xlog[10]={0},ylog[10]={0};

	while( (Pos.X != 3) || (Pos.Y != 3))
 800c3e0:	e02d      	b.n	800c43e <Explore+0xf6>
		//
		//
		//

		//
		i++;
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	3301      	adds	r3, #1
 800c3e6:	607b      	str	r3, [r7, #4]
		if(i%2)
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	f003 0301 	and.w	r3, r3, #1
 800c3ee:	2b00      	cmp	r3, #0
 800c3f0:	d003      	beq.n	800c3fa <Explore+0xb2>
			ChangeLED(7);
 800c3f2:	2007      	movs	r0, #7
 800c3f4:	f001 ffaa 	bl	800e34c <ChangeLED>
 800c3f8:	e002      	b.n	800c400 <Explore+0xb8>
		else
			ChangeLED(0);
 800c3fa:	2000      	movs	r0, #0
 800c3fc:	f001 ffa6 	bl	800e34c <ChangeLED>

		wall_set(Pos.X, Pos.Y,Pos.Car,Photo[SL], Photo[SR], Photo[FL], Photo[FR]);
 800c400:	4b23      	ldr	r3, [pc, #140]	; (800c490 <Explore+0x148>)
 800c402:	7818      	ldrb	r0, [r3, #0]
 800c404:	4b22      	ldr	r3, [pc, #136]	; (800c490 <Explore+0x148>)
 800c406:	7859      	ldrb	r1, [r3, #1]
 800c408:	4b21      	ldr	r3, [pc, #132]	; (800c490 <Explore+0x148>)
 800c40a:	78da      	ldrb	r2, [r3, #3]
 800c40c:	4b21      	ldr	r3, [pc, #132]	; (800c494 <Explore+0x14c>)
 800c40e:	edd3 7a02 	vldr	s15, [r3, #8]
 800c412:	4b20      	ldr	r3, [pc, #128]	; (800c494 <Explore+0x14c>)
 800c414:	ed93 7a01 	vldr	s14, [r3, #4]
 800c418:	4b1e      	ldr	r3, [pc, #120]	; (800c494 <Explore+0x14c>)
 800c41a:	edd3 6a00 	vldr	s13, [r3]
 800c41e:	4b1d      	ldr	r3, [pc, #116]	; (800c494 <Explore+0x14c>)
 800c420:	ed93 6a03 	vldr	s12, [r3, #12]
 800c424:	eef0 1a46 	vmov.f32	s3, s12
 800c428:	eeb0 1a66 	vmov.f32	s2, s13
 800c42c:	eef0 0a47 	vmov.f32	s1, s14
 800c430:	eeb0 0a67 	vmov.f32	s0, s15
 800c434:	f7ff fa2c 	bl	800b890 <wall_set>
		//UpdateWalkMap();

		//ChangeLED(0);
		//
		//
		LeftHandJudge('S');
 800c438:	2053      	movs	r0, #83	; 0x53
 800c43a:	f7ff fb2f 	bl	800ba9c <LeftHandJudge>
	while( (Pos.X != 3) || (Pos.Y != 3))
 800c43e:	4b14      	ldr	r3, [pc, #80]	; (800c490 <Explore+0x148>)
 800c440:	781b      	ldrb	r3, [r3, #0]
 800c442:	2b03      	cmp	r3, #3
 800c444:	d1cd      	bne.n	800c3e2 <Explore+0x9a>
 800c446:	4b12      	ldr	r3, [pc, #72]	; (800c490 <Explore+0x148>)
 800c448:	785b      	ldrb	r3, [r3, #1]
 800c44a:	2b03      	cmp	r3, #3
 800c44c:	d1c9      	bne.n	800c3e2 <Explore+0x9a>
		UpdateMap();
		// ()
		my_direction = DetermineDirection();
#endif
	}
	Decel(35, 0);
 800c44e:	eddf 0a12 	vldr	s1, [pc, #72]	; 800c498 <Explore+0x150>
 800c452:	ed9f 0a12 	vldr	s0, [pc, #72]	; 800c49c <Explore+0x154>
 800c456:	f7fd ff2f 	bl	800a2b8 <Decel>
	//flash

	Signal(7);
 800c45a:	2007      	movs	r0, #7
 800c45c:	f000 f9cc 	bl	800c7f8 <Signal>
	while(1)
	{
		for(i=0;i < 10; i++)
 800c460:	2300      	movs	r3, #0
 800c462:	607b      	str	r3, [r7, #4]
 800c464:	e002      	b.n	800c46c <Explore+0x124>
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	3301      	adds	r3, #1
 800c46a:	607b      	str	r3, [r7, #4]
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	2b09      	cmp	r3, #9
 800c470:	ddf9      	ble.n	800c466 <Explore+0x11e>
 800c472:	e7f5      	b.n	800c460 <Explore+0x118>
 800c474:	080190f0 	.word	0x080190f0
 800c478:	080190f4 	.word	0x080190f4
 800c47c:	20000434 	.word	0x20000434
 800c480:	080190a0 	.word	0x080190a0
 800c484:	20000468 	.word	0x20000468
 800c488:	42b40000 	.word	0x42b40000
 800c48c:	42760000 	.word	0x42760000
 800c490:	20000000 	.word	0x20000000
 800c494:	20000458 	.word	0x20000458
 800c498:	00000000 	.word	0x00000000
 800c49c:	420c0000 	.word	0x420c0000

0800c4a0 <PIDSetGain>:
//		elast[i] = 0;
//		//PidFlag[i] = 0;
//	}
//}
void PIDSetGain(int n, float kp, float ki, float kd)	//
{
 800c4a0:	b480      	push	{r7}
 800c4a2:	b085      	sub	sp, #20
 800c4a4:	af00      	add	r7, sp, #0
 800c4a6:	60f8      	str	r0, [r7, #12]
 800c4a8:	ed87 0a02 	vstr	s0, [r7, #8]
 800c4ac:	edc7 0a01 	vstr	s1, [r7, #4]
 800c4b0:	ed87 1a00 	vstr	s2, [r7]
	Pid[n].KP = kp;
 800c4b4:	4a0f      	ldr	r2, [pc, #60]	; (800c4f4 <PIDSetGain+0x54>)
 800c4b6:	68fb      	ldr	r3, [r7, #12]
 800c4b8:	212c      	movs	r1, #44	; 0x2c
 800c4ba:	fb01 f303 	mul.w	r3, r1, r3
 800c4be:	4413      	add	r3, r2
 800c4c0:	68ba      	ldr	r2, [r7, #8]
 800c4c2:	601a      	str	r2, [r3, #0]
	Pid[n].KI = ki;
 800c4c4:	4a0b      	ldr	r2, [pc, #44]	; (800c4f4 <PIDSetGain+0x54>)
 800c4c6:	68fb      	ldr	r3, [r7, #12]
 800c4c8:	212c      	movs	r1, #44	; 0x2c
 800c4ca:	fb01 f303 	mul.w	r3, r1, r3
 800c4ce:	4413      	add	r3, r2
 800c4d0:	3304      	adds	r3, #4
 800c4d2:	687a      	ldr	r2, [r7, #4]
 800c4d4:	601a      	str	r2, [r3, #0]
	Pid[n].KD = kd;
 800c4d6:	4a07      	ldr	r2, [pc, #28]	; (800c4f4 <PIDSetGain+0x54>)
 800c4d8:	68fb      	ldr	r3, [r7, #12]
 800c4da:	212c      	movs	r1, #44	; 0x2c
 800c4dc:	fb01 f303 	mul.w	r3, r1, r3
 800c4e0:	4413      	add	r3, r2
 800c4e2:	3308      	adds	r3, #8
 800c4e4:	683a      	ldr	r2, [r7, #0]
 800c4e6:	601a      	str	r2, [r3, #0]
//
//	p = *Pid[n];
//	p->KP;
}
 800c4e8:	bf00      	nop
 800c4ea:	3714      	adds	r7, #20
 800c4ec:	46bd      	mov	sp, r7
 800c4ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4f2:	4770      	bx	lr
 800c4f4:	2000025c 	.word	0x2000025c

0800c4f8 <PIDChangeFlag>:
//{
//	ei[n] = 0;
//	elast[n] = 0;
//}
void PIDChangeFlag(int n, int on_or_off)
{
 800c4f8:	b480      	push	{r7}
 800c4fa:	b083      	sub	sp, #12
 800c4fc:	af00      	add	r7, sp, #0
 800c4fe:	6078      	str	r0, [r7, #4]
 800c500:	6039      	str	r1, [r7, #0]
	Pid[n].flag = on_or_off;
 800c502:	4a07      	ldr	r2, [pc, #28]	; (800c520 <PIDChangeFlag+0x28>)
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	212c      	movs	r1, #44	; 0x2c
 800c508:	fb01 f303 	mul.w	r3, r1, r3
 800c50c:	4413      	add	r3, r2
 800c50e:	3328      	adds	r3, #40	; 0x28
 800c510:	683a      	ldr	r2, [r7, #0]
 800c512:	601a      	str	r2, [r3, #0]
}
 800c514:	bf00      	nop
 800c516:	370c      	adds	r7, #12
 800c518:	46bd      	mov	sp, r7
 800c51a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c51e:	4770      	bx	lr
 800c520:	2000025c 	.word	0x2000025c

0800c524 <PIDReset>:
int PIDGetFlag(int n)
{
	return Pid[n].flag;
}
void PIDReset(int n)
{
 800c524:	b480      	push	{r7}
 800c526:	b083      	sub	sp, #12
 800c528:	af00      	add	r7, sp, #0
 800c52a:	6078      	str	r0, [r7, #4]
	//
	Pid[n].e = 0;
 800c52c:	4a1b      	ldr	r2, [pc, #108]	; (800c59c <PIDReset+0x78>)
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	212c      	movs	r1, #44	; 0x2c
 800c532:	fb01 f303 	mul.w	r3, r1, r3
 800c536:	4413      	add	r3, r2
 800c538:	330c      	adds	r3, #12
 800c53a:	f04f 0200 	mov.w	r2, #0
 800c53e:	601a      	str	r2, [r3, #0]
	Pid[n].ei = 0;
 800c540:	4a16      	ldr	r2, [pc, #88]	; (800c59c <PIDReset+0x78>)
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	212c      	movs	r1, #44	; 0x2c
 800c546:	fb01 f303 	mul.w	r3, r1, r3
 800c54a:	4413      	add	r3, r2
 800c54c:	3310      	adds	r3, #16
 800c54e:	f04f 0200 	mov.w	r2, #0
 800c552:	601a      	str	r2, [r3, #0]
	Pid[n].ed = 0;
 800c554:	4a11      	ldr	r2, [pc, #68]	; (800c59c <PIDReset+0x78>)
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	212c      	movs	r1, #44	; 0x2c
 800c55a:	fb01 f303 	mul.w	r3, r1, r3
 800c55e:	4413      	add	r3, r2
 800c560:	3314      	adds	r3, #20
 800c562:	f04f 0200 	mov.w	r2, #0
 800c566:	601a      	str	r2, [r3, #0]
	Pid[n].elast = 0;
 800c568:	4a0c      	ldr	r2, [pc, #48]	; (800c59c <PIDReset+0x78>)
 800c56a:	687b      	ldr	r3, [r7, #4]
 800c56c:	212c      	movs	r1, #44	; 0x2c
 800c56e:	fb01 f303 	mul.w	r3, r1, r3
 800c572:	4413      	add	r3, r2
 800c574:	3318      	adds	r3, #24
 800c576:	f04f 0200 	mov.w	r2, #0
 800c57a:	601a      	str	r2, [r3, #0]
	Pid[n].out = 0;
 800c57c:	4a07      	ldr	r2, [pc, #28]	; (800c59c <PIDReset+0x78>)
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	212c      	movs	r1, #44	; 0x2c
 800c582:	fb01 f303 	mul.w	r3, r1, r3
 800c586:	4413      	add	r3, r2
 800c588:	3324      	adds	r3, #36	; 0x24
 800c58a:	2200      	movs	r2, #0
 800c58c:	601a      	str	r2, [r3, #0]
}
 800c58e:	bf00      	nop
 800c590:	370c      	adds	r7, #12
 800c592:	46bd      	mov	sp, r7
 800c594:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c598:	4770      	bx	lr
 800c59a:	bf00      	nop
 800c59c:	2000025c 	.word	0x2000025c

0800c5a0 <PIDControl>:
{
	Pid[n].target = target;
	Pid[n].current = current;
}
int PIDControl(int n, float T, float target, float current)
{
 800c5a0:	b590      	push	{r4, r7, lr}
 800c5a2:	b085      	sub	sp, #20
 800c5a4:	af00      	add	r7, sp, #0
 800c5a6:	60f8      	str	r0, [r7, #12]
 800c5a8:	ed87 0a02 	vstr	s0, [r7, #8]
 800c5ac:	edc7 0a01 	vstr	s1, [r7, #4]
 800c5b0:	ed87 1a00 	vstr	s2, [r7]
	//PIDInput( n, target, current);
	Pid[n].target = target;
 800c5b4:	4a8f      	ldr	r2, [pc, #572]	; (800c7f4 <PIDControl+0x254>)
 800c5b6:	68fb      	ldr	r3, [r7, #12]
 800c5b8:	212c      	movs	r1, #44	; 0x2c
 800c5ba:	fb01 f303 	mul.w	r3, r1, r3
 800c5be:	4413      	add	r3, r2
 800c5c0:	3320      	adds	r3, #32
 800c5c2:	687a      	ldr	r2, [r7, #4]
 800c5c4:	601a      	str	r2, [r3, #0]
	Pid[n].current = current;
 800c5c6:	4a8b      	ldr	r2, [pc, #556]	; (800c7f4 <PIDControl+0x254>)
 800c5c8:	68fb      	ldr	r3, [r7, #12]
 800c5ca:	212c      	movs	r1, #44	; 0x2c
 800c5cc:	fb01 f303 	mul.w	r3, r1, r3
 800c5d0:	4413      	add	r3, r2
 800c5d2:	331c      	adds	r3, #28
 800c5d4:	683a      	ldr	r2, [r7, #0]
 800c5d6:	601a      	str	r2, [r3, #0]

	Pid[n].e = Pid[n].target - Pid[n].current;
 800c5d8:	4a86      	ldr	r2, [pc, #536]	; (800c7f4 <PIDControl+0x254>)
 800c5da:	68fb      	ldr	r3, [r7, #12]
 800c5dc:	212c      	movs	r1, #44	; 0x2c
 800c5de:	fb01 f303 	mul.w	r3, r1, r3
 800c5e2:	4413      	add	r3, r2
 800c5e4:	3320      	adds	r3, #32
 800c5e6:	ed93 7a00 	vldr	s14, [r3]
 800c5ea:	4a82      	ldr	r2, [pc, #520]	; (800c7f4 <PIDControl+0x254>)
 800c5ec:	68fb      	ldr	r3, [r7, #12]
 800c5ee:	212c      	movs	r1, #44	; 0x2c
 800c5f0:	fb01 f303 	mul.w	r3, r1, r3
 800c5f4:	4413      	add	r3, r2
 800c5f6:	331c      	adds	r3, #28
 800c5f8:	edd3 7a00 	vldr	s15, [r3]
 800c5fc:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c600:	4a7c      	ldr	r2, [pc, #496]	; (800c7f4 <PIDControl+0x254>)
 800c602:	68fb      	ldr	r3, [r7, #12]
 800c604:	212c      	movs	r1, #44	; 0x2c
 800c606:	fb01 f303 	mul.w	r3, r1, r3
 800c60a:	4413      	add	r3, r2
 800c60c:	330c      	adds	r3, #12
 800c60e:	edc3 7a00 	vstr	s15, [r3]
	Pid[n].ei += Pid[n].e * T;
 800c612:	4a78      	ldr	r2, [pc, #480]	; (800c7f4 <PIDControl+0x254>)
 800c614:	68fb      	ldr	r3, [r7, #12]
 800c616:	212c      	movs	r1, #44	; 0x2c
 800c618:	fb01 f303 	mul.w	r3, r1, r3
 800c61c:	4413      	add	r3, r2
 800c61e:	3310      	adds	r3, #16
 800c620:	ed93 7a00 	vldr	s14, [r3]
 800c624:	4a73      	ldr	r2, [pc, #460]	; (800c7f4 <PIDControl+0x254>)
 800c626:	68fb      	ldr	r3, [r7, #12]
 800c628:	212c      	movs	r1, #44	; 0x2c
 800c62a:	fb01 f303 	mul.w	r3, r1, r3
 800c62e:	4413      	add	r3, r2
 800c630:	330c      	adds	r3, #12
 800c632:	edd3 6a00 	vldr	s13, [r3]
 800c636:	edd7 7a02 	vldr	s15, [r7, #8]
 800c63a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c63e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c642:	4a6c      	ldr	r2, [pc, #432]	; (800c7f4 <PIDControl+0x254>)
 800c644:	68fb      	ldr	r3, [r7, #12]
 800c646:	212c      	movs	r1, #44	; 0x2c
 800c648:	fb01 f303 	mul.w	r3, r1, r3
 800c64c:	4413      	add	r3, r2
 800c64e:	3310      	adds	r3, #16
 800c650:	edc3 7a00 	vstr	s15, [r3]
	Pid[n].ed = ( Pid[n].e - Pid[n].elast ) / T;
 800c654:	4a67      	ldr	r2, [pc, #412]	; (800c7f4 <PIDControl+0x254>)
 800c656:	68fb      	ldr	r3, [r7, #12]
 800c658:	212c      	movs	r1, #44	; 0x2c
 800c65a:	fb01 f303 	mul.w	r3, r1, r3
 800c65e:	4413      	add	r3, r2
 800c660:	330c      	adds	r3, #12
 800c662:	ed93 7a00 	vldr	s14, [r3]
 800c666:	4a63      	ldr	r2, [pc, #396]	; (800c7f4 <PIDControl+0x254>)
 800c668:	68fb      	ldr	r3, [r7, #12]
 800c66a:	212c      	movs	r1, #44	; 0x2c
 800c66c:	fb01 f303 	mul.w	r3, r1, r3
 800c670:	4413      	add	r3, r2
 800c672:	3318      	adds	r3, #24
 800c674:	edd3 7a00 	vldr	s15, [r3]
 800c678:	ee77 6a67 	vsub.f32	s13, s14, s15
 800c67c:	ed97 7a02 	vldr	s14, [r7, #8]
 800c680:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c684:	4a5b      	ldr	r2, [pc, #364]	; (800c7f4 <PIDControl+0x254>)
 800c686:	68fb      	ldr	r3, [r7, #12]
 800c688:	212c      	movs	r1, #44	; 0x2c
 800c68a:	fb01 f303 	mul.w	r3, r1, r3
 800c68e:	4413      	add	r3, r2
 800c690:	3314      	adds	r3, #20
 800c692:	edc3 7a00 	vstr	s15, [r3]
	Pid[n].elast = Pid[n].e;
 800c696:	4a57      	ldr	r2, [pc, #348]	; (800c7f4 <PIDControl+0x254>)
 800c698:	68fb      	ldr	r3, [r7, #12]
 800c69a:	212c      	movs	r1, #44	; 0x2c
 800c69c:	fb01 f303 	mul.w	r3, r1, r3
 800c6a0:	4413      	add	r3, r2
 800c6a2:	330c      	adds	r3, #12
 800c6a4:	681a      	ldr	r2, [r3, #0]
 800c6a6:	4953      	ldr	r1, [pc, #332]	; (800c7f4 <PIDControl+0x254>)
 800c6a8:	68fb      	ldr	r3, [r7, #12]
 800c6aa:	202c      	movs	r0, #44	; 0x2c
 800c6ac:	fb00 f303 	mul.w	r3, r0, r3
 800c6b0:	440b      	add	r3, r1
 800c6b2:	3318      	adds	r3, #24
 800c6b4:	601a      	str	r2, [r3, #0]
	Pid[n].out = round(Pid[n].KP*Pid[n].e + Pid[n].KI*Pid[n].ei + Pid[n].KD*Pid[n].ed);
 800c6b6:	4a4f      	ldr	r2, [pc, #316]	; (800c7f4 <PIDControl+0x254>)
 800c6b8:	68fb      	ldr	r3, [r7, #12]
 800c6ba:	212c      	movs	r1, #44	; 0x2c
 800c6bc:	fb01 f303 	mul.w	r3, r1, r3
 800c6c0:	4413      	add	r3, r2
 800c6c2:	ed93 7a00 	vldr	s14, [r3]
 800c6c6:	4a4b      	ldr	r2, [pc, #300]	; (800c7f4 <PIDControl+0x254>)
 800c6c8:	68fb      	ldr	r3, [r7, #12]
 800c6ca:	212c      	movs	r1, #44	; 0x2c
 800c6cc:	fb01 f303 	mul.w	r3, r1, r3
 800c6d0:	4413      	add	r3, r2
 800c6d2:	330c      	adds	r3, #12
 800c6d4:	edd3 7a00 	vldr	s15, [r3]
 800c6d8:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c6dc:	4a45      	ldr	r2, [pc, #276]	; (800c7f4 <PIDControl+0x254>)
 800c6de:	68fb      	ldr	r3, [r7, #12]
 800c6e0:	212c      	movs	r1, #44	; 0x2c
 800c6e2:	fb01 f303 	mul.w	r3, r1, r3
 800c6e6:	4413      	add	r3, r2
 800c6e8:	3304      	adds	r3, #4
 800c6ea:	edd3 6a00 	vldr	s13, [r3]
 800c6ee:	4a41      	ldr	r2, [pc, #260]	; (800c7f4 <PIDControl+0x254>)
 800c6f0:	68fb      	ldr	r3, [r7, #12]
 800c6f2:	212c      	movs	r1, #44	; 0x2c
 800c6f4:	fb01 f303 	mul.w	r3, r1, r3
 800c6f8:	4413      	add	r3, r2
 800c6fa:	3310      	adds	r3, #16
 800c6fc:	edd3 7a00 	vldr	s15, [r3]
 800c700:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c704:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c708:	4a3a      	ldr	r2, [pc, #232]	; (800c7f4 <PIDControl+0x254>)
 800c70a:	68fb      	ldr	r3, [r7, #12]
 800c70c:	212c      	movs	r1, #44	; 0x2c
 800c70e:	fb01 f303 	mul.w	r3, r1, r3
 800c712:	4413      	add	r3, r2
 800c714:	3308      	adds	r3, #8
 800c716:	edd3 6a00 	vldr	s13, [r3]
 800c71a:	4a36      	ldr	r2, [pc, #216]	; (800c7f4 <PIDControl+0x254>)
 800c71c:	68fb      	ldr	r3, [r7, #12]
 800c71e:	212c      	movs	r1, #44	; 0x2c
 800c720:	fb01 f303 	mul.w	r3, r1, r3
 800c724:	4413      	add	r3, r2
 800c726:	3314      	adds	r3, #20
 800c728:	edd3 7a00 	vldr	s15, [r3]
 800c72c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c730:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c734:	ee17 0a90 	vmov	r0, s15
 800c738:	f7fb fe3e 	bl	80083b8 <__aeabi_f2d>
 800c73c:	4603      	mov	r3, r0
 800c73e:	460c      	mov	r4, r1
 800c740:	ec44 3b10 	vmov	d0, r3, r4
 800c744:	f007 facc 	bl	8013ce0 <round>
 800c748:	ec54 3b10 	vmov	r3, r4, d0
 800c74c:	4618      	mov	r0, r3
 800c74e:	4621      	mov	r1, r4
 800c750:	f7fc f93a 	bl	80089c8 <__aeabi_d2iz>
 800c754:	4a27      	ldr	r2, [pc, #156]	; (800c7f4 <PIDControl+0x254>)
 800c756:	68fb      	ldr	r3, [r7, #12]
 800c758:	212c      	movs	r1, #44	; 0x2c
 800c75a:	fb01 f303 	mul.w	r3, r1, r3
 800c75e:	4413      	add	r3, r2
 800c760:	3324      	adds	r3, #36	; 0x24
 800c762:	6018      	str	r0, [r3, #0]
	//PIDCalculate( n, T );
	//0
	if(Pid[n].flag == 0)
 800c764:	4a23      	ldr	r2, [pc, #140]	; (800c7f4 <PIDControl+0x254>)
 800c766:	68fb      	ldr	r3, [r7, #12]
 800c768:	212c      	movs	r1, #44	; 0x2c
 800c76a:	fb01 f303 	mul.w	r3, r1, r3
 800c76e:	4413      	add	r3, r2
 800c770:	3328      	adds	r3, #40	; 0x28
 800c772:	681b      	ldr	r3, [r3, #0]
 800c774:	2b00      	cmp	r3, #0
 800c776:	d130      	bne.n	800c7da <PIDControl+0x23a>
	{
		Pid[n].e = 0;
 800c778:	4a1e      	ldr	r2, [pc, #120]	; (800c7f4 <PIDControl+0x254>)
 800c77a:	68fb      	ldr	r3, [r7, #12]
 800c77c:	212c      	movs	r1, #44	; 0x2c
 800c77e:	fb01 f303 	mul.w	r3, r1, r3
 800c782:	4413      	add	r3, r2
 800c784:	330c      	adds	r3, #12
 800c786:	f04f 0200 	mov.w	r2, #0
 800c78a:	601a      	str	r2, [r3, #0]
		Pid[n].ei = 0;
 800c78c:	4a19      	ldr	r2, [pc, #100]	; (800c7f4 <PIDControl+0x254>)
 800c78e:	68fb      	ldr	r3, [r7, #12]
 800c790:	212c      	movs	r1, #44	; 0x2c
 800c792:	fb01 f303 	mul.w	r3, r1, r3
 800c796:	4413      	add	r3, r2
 800c798:	3310      	adds	r3, #16
 800c79a:	f04f 0200 	mov.w	r2, #0
 800c79e:	601a      	str	r2, [r3, #0]
		Pid[n].ed = 0;
 800c7a0:	4a14      	ldr	r2, [pc, #80]	; (800c7f4 <PIDControl+0x254>)
 800c7a2:	68fb      	ldr	r3, [r7, #12]
 800c7a4:	212c      	movs	r1, #44	; 0x2c
 800c7a6:	fb01 f303 	mul.w	r3, r1, r3
 800c7aa:	4413      	add	r3, r2
 800c7ac:	3314      	adds	r3, #20
 800c7ae:	f04f 0200 	mov.w	r2, #0
 800c7b2:	601a      	str	r2, [r3, #0]
		Pid[n].elast = 0;
 800c7b4:	4a0f      	ldr	r2, [pc, #60]	; (800c7f4 <PIDControl+0x254>)
 800c7b6:	68fb      	ldr	r3, [r7, #12]
 800c7b8:	212c      	movs	r1, #44	; 0x2c
 800c7ba:	fb01 f303 	mul.w	r3, r1, r3
 800c7be:	4413      	add	r3, r2
 800c7c0:	3318      	adds	r3, #24
 800c7c2:	f04f 0200 	mov.w	r2, #0
 800c7c6:	601a      	str	r2, [r3, #0]
		Pid[n].out = 0;
 800c7c8:	4a0a      	ldr	r2, [pc, #40]	; (800c7f4 <PIDControl+0x254>)
 800c7ca:	68fb      	ldr	r3, [r7, #12]
 800c7cc:	212c      	movs	r1, #44	; 0x2c
 800c7ce:	fb01 f303 	mul.w	r3, r1, r3
 800c7d2:	4413      	add	r3, r2
 800c7d4:	3324      	adds	r3, #36	; 0x24
 800c7d6:	2200      	movs	r2, #0
 800c7d8:	601a      	str	r2, [r3, #0]
		//PIDReset(n);
	}
	//*output = Pid[n].out;
	//PIDOutput( n, output );
	return Pid[n].out;
 800c7da:	4a06      	ldr	r2, [pc, #24]	; (800c7f4 <PIDControl+0x254>)
 800c7dc:	68fb      	ldr	r3, [r7, #12]
 800c7de:	212c      	movs	r1, #44	; 0x2c
 800c7e0:	fb01 f303 	mul.w	r3, r1, r3
 800c7e4:	4413      	add	r3, r2
 800c7e6:	3324      	adds	r3, #36	; 0x24
 800c7e8:	681b      	ldr	r3, [r3, #0]
}
 800c7ea:	4618      	mov	r0, r3
 800c7ec:	3714      	adds	r7, #20
 800c7ee:	46bd      	mov	sp, r7
 800c7f0:	bd90      	pop	{r4, r7, pc}
 800c7f2:	bf00      	nop
 800c7f4:	2000025c 	.word	0x2000025c

0800c7f8 <Signal>:
//while
//float Photo[4];

//led_driver
void Signal(int mode)
{
 800c7f8:	b580      	push	{r7, lr}
 800c7fa:	b084      	sub	sp, #16
 800c7fc:	af00      	add	r7, sp, #0
 800c7fe:	6078      	str	r0, [r7, #4]
	for(int i=0; i < 5; i++)
 800c800:	2300      	movs	r3, #0
 800c802:	60fb      	str	r3, [r7, #12]
 800c804:	e00e      	b.n	800c824 <Signal+0x2c>
	{
		ChangeLED(mode);
 800c806:	6878      	ldr	r0, [r7, #4]
 800c808:	f001 fda0 	bl	800e34c <ChangeLED>
		HAL_Delay(100);
 800c80c:	2064      	movs	r0, #100	; 0x64
 800c80e:	f001 ff8d 	bl	800e72c <HAL_Delay>
		ChangeLED(0);
 800c812:	2000      	movs	r0, #0
 800c814:	f001 fd9a 	bl	800e34c <ChangeLED>
		HAL_Delay(100);
 800c818:	2064      	movs	r0, #100	; 0x64
 800c81a:	f001 ff87 	bl	800e72c <HAL_Delay>
	for(int i=0; i < 5; i++)
 800c81e:	68fb      	ldr	r3, [r7, #12]
 800c820:	3301      	adds	r3, #1
 800c822:	60fb      	str	r3, [r7, #12]
 800c824:	68fb      	ldr	r3, [r7, #12]
 800c826:	2b04      	cmp	r3, #4
 800c828:	dded      	ble.n	800c806 <Signal+0xe>
	}
}
 800c82a:	bf00      	nop
 800c82c:	3710      	adds	r7, #16
 800c82e:	46bd      	mov	sp, r7
 800c830:	bd80      	pop	{r7, pc}
	...

0800c834 <BatteryCheck>:

//battery_adc
void BatteryCheck(int adc_data)
{
 800c834:	b580      	push	{r7, lr}
 800c836:	b086      	sub	sp, #24
 800c838:	af00      	add	r7, sp, #0
 800c83a:	6078      	str	r0, [r7, #4]

	//
	float battery_voltage;//adc1[2] 
	battery_voltage = ADCToBatteryVoltage( adc_data, V_SPLIT_NUM, PIN_V_MAX ,ADC_RESOLUTION );
 800c83c:	ed9f 1a12 	vldr	s2, [pc, #72]	; 800c888 <BatteryCheck+0x54>
 800c840:	eddf 0a12 	vldr	s1, [pc, #72]	; 800c88c <BatteryCheck+0x58>
 800c844:	eeb0 0a08 	vmov.f32	s0, #8	; 0x40400000  3.0
 800c848:	6878      	ldr	r0, [r7, #4]
 800c84a:	f7fe f94b 	bl	800aae4 <ADCToBatteryVoltage>
 800c84e:	ed87 0a05 	vstr	s0, [r7, #20]

	int led_pattern_num = IntegerPower(2, LED_NUM); //led
 800c852:	2103      	movs	r1, #3
 800c854:	2002      	movs	r0, #2
 800c856:	f7fe f96f 	bl	800ab38 <IntegerPower>
 800c85a:	6138      	str	r0, [r7, #16]

	int battery_level = GetBatteryLevel( battery_voltage, BATTERY_MIN, BATTERY_MAX, led_pattern_num);
 800c85c:	6938      	ldr	r0, [r7, #16]
 800c85e:	ed9f 1a0c 	vldr	s2, [pc, #48]	; 800c890 <BatteryCheck+0x5c>
 800c862:	eddf 0a0c 	vldr	s1, [pc, #48]	; 800c894 <BatteryCheck+0x60>
 800c866:	ed97 0a05 	vldr	s0, [r7, #20]
 800c86a:	f7fe f982 	bl	800ab72 <GetBatteryLevel>
 800c86e:	60f8      	str	r0, [r7, #12]

	printf("%d\r\n", battery_level);
 800c870:	68f9      	ldr	r1, [r7, #12]
 800c872:	4809      	ldr	r0, [pc, #36]	; (800c898 <BatteryCheck+0x64>)
 800c874:	f008 f8fa 	bl	8014a6c <iprintf>
	Signal( battery_level );
 800c878:	68f8      	ldr	r0, [r7, #12]
 800c87a:	f7ff ffbd 	bl	800c7f8 <Signal>
}
 800c87e:	bf00      	nop
 800c880:	3718      	adds	r7, #24
 800c882:	46bd      	mov	sp, r7
 800c884:	bd80      	pop	{r7, pc}
 800c886:	bf00      	nop
 800c888:	45800000 	.word	0x45800000
 800c88c:	40533333 	.word	0x40533333
 800c890:	41066666 	.word	0x41066666
 800c894:	40e66666 	.word	0x40e66666
 800c898:	0801910c 	.word	0x0801910c

0800c89c <ModeSelect>:
//enc, emitter,receiver
//


void ModeSelect(int8_t min, int8_t max, int8_t *pMode)
{
 800c89c:	b580      	push	{r7, lr}
 800c89e:	b086      	sub	sp, #24
 800c8a0:	af02      	add	r7, sp, #8
 800c8a2:	4603      	mov	r3, r0
 800c8a4:	603a      	str	r2, [r7, #0]
 800c8a6:	71fb      	strb	r3, [r7, #7]
 800c8a8:	460b      	mov	r3, r1
 800c8aa:	71bb      	strb	r3, [r7, #6]
	//
	//0-7
	//
	EmitterON();
 800c8ac:	f001 fd32 	bl	800e314 <EmitterON>
	ADCStart();
 800c8b0:	f001 fb90 	bl	800dfd4 <ADCStart>
	HAL_TIM_Base_Start_IT(&htim8);
 800c8b4:	4841      	ldr	r0, [pc, #260]	; (800c9bc <ModeSelect+0x120>)
 800c8b6:	f005 f952 	bl	8011b5e <HAL_TIM_Base_Start_IT>
	//
	//
	EncoderStart();
 800c8ba:	f001 fd0b 	bl	800e2d4 <EncoderStart>

	//while
	*pMode=min;
 800c8be:	683b      	ldr	r3, [r7, #0]
 800c8c0:	79fa      	ldrb	r2, [r7, #7]
 800c8c2:	701a      	strb	r2, [r3, #0]

	//adc

	InitPulse((int *) &(TIM3->CNT), INITIAL_PULSE);
 800c8c4:	f247 512f 	movw	r1, #29999	; 0x752f
 800c8c8:	483d      	ldr	r0, [pc, #244]	; (800c9c0 <ModeSelect+0x124>)
 800c8ca:	f7fe f87d 	bl	800a9c8 <InitPulse>

	int ENC3_LEFT;
	while(Photo[FR]/**/ < 250/**/) //
 800c8ce:	e05e      	b.n	800c98e <ModeSelect+0xf2>
	{
		printf("Photo[FR] : %f, ENC3 : %d\r\n", Photo[FR], ENC3_LEFT);
 800c8d0:	4b3c      	ldr	r3, [pc, #240]	; (800c9c4 <ModeSelect+0x128>)
 800c8d2:	68db      	ldr	r3, [r3, #12]
 800c8d4:	4618      	mov	r0, r3
 800c8d6:	f7fb fd6f 	bl	80083b8 <__aeabi_f2d>
 800c8da:	460a      	mov	r2, r1
 800c8dc:	4601      	mov	r1, r0
 800c8de:	68fb      	ldr	r3, [r7, #12]
 800c8e0:	9300      	str	r3, [sp, #0]
 800c8e2:	4613      	mov	r3, r2
 800c8e4:	460a      	mov	r2, r1
 800c8e6:	4838      	ldr	r0, [pc, #224]	; (800c9c8 <ModeSelect+0x12c>)
 800c8e8:	f008 f8c0 	bl	8014a6c <iprintf>
		//
		  ENC3_LEFT = TIM3 -> CNT;	//
 800c8ec:	4b37      	ldr	r3, [pc, #220]	; (800c9cc <ModeSelect+0x130>)
 800c8ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c8f0:	60fb      	str	r3, [r7, #12]

		  if(INITIAL_PULSE + (ENCODER_PULSE * REDUCATION_RATIO) /4 <= ENC3_LEFT )
 800c8f2:	68fb      	ldr	r3, [r7, #12]
 800c8f4:	f24b 522e 	movw	r2, #46382	; 0xb52e
 800c8f8:	4293      	cmp	r3, r2
 800c8fa:	dd21      	ble.n	800c940 <ModeSelect+0xa4>
		  {
		  	  *pMode += 1;
 800c8fc:	683b      	ldr	r3, [r7, #0]
 800c8fe:	f993 3000 	ldrsb.w	r3, [r3]
 800c902:	b2db      	uxtb	r3, r3
 800c904:	3301      	adds	r3, #1
 800c906:	b2db      	uxtb	r3, r3
 800c908:	b25a      	sxtb	r2, r3
 800c90a:	683b      	ldr	r3, [r7, #0]
 800c90c:	701a      	strb	r2, [r3, #0]
		  	  if(*pMode > max)
 800c90e:	683b      	ldr	r3, [r7, #0]
 800c910:	f993 3000 	ldrsb.w	r3, [r3]
 800c914:	f997 2006 	ldrsb.w	r2, [r7, #6]
 800c918:	429a      	cmp	r2, r3
 800c91a:	da02      	bge.n	800c922 <ModeSelect+0x86>
		  	  {
		  		  *pMode = min;
 800c91c:	683b      	ldr	r3, [r7, #0]
 800c91e:	79fa      	ldrb	r2, [r7, #7]
 800c920:	701a      	strb	r2, [r3, #0]
		  	  }
		  	  ChangeLED(*pMode);
 800c922:	683b      	ldr	r3, [r7, #0]
 800c924:	f993 3000 	ldrsb.w	r3, [r3]
 800c928:	4618      	mov	r0, r3
 800c92a:	f001 fd0f 	bl	800e34c <ChangeLED>
		  	  InitPulse((int *) &(TIM3->CNT), INITIAL_PULSE);
 800c92e:	f247 512f 	movw	r1, #29999	; 0x752f
 800c932:	4823      	ldr	r0, [pc, #140]	; (800c9c0 <ModeSelect+0x124>)
 800c934:	f7fe f848 	bl	800a9c8 <InitPulse>
		  	  HAL_Delay(500);
 800c938:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800c93c:	f001 fef6 	bl	800e72c <HAL_Delay>

		  }
		  if(INITIAL_PULSE - (ENCODER_PULSE * REDUCATION_RATIO) /4 >= ENC3_LEFT)
 800c940:	68fb      	ldr	r3, [r7, #12]
 800c942:	f243 522f 	movw	r2, #13615	; 0x352f
 800c946:	4293      	cmp	r3, r2
 800c948:	dc21      	bgt.n	800c98e <ModeSelect+0xf2>
		  {
		  	  *pMode -= 1;
 800c94a:	683b      	ldr	r3, [r7, #0]
 800c94c:	f993 3000 	ldrsb.w	r3, [r3]
 800c950:	b2db      	uxtb	r3, r3
 800c952:	3b01      	subs	r3, #1
 800c954:	b2db      	uxtb	r3, r3
 800c956:	b25a      	sxtb	r2, r3
 800c958:	683b      	ldr	r3, [r7, #0]
 800c95a:	701a      	strb	r2, [r3, #0]
		  	  if(*pMode < min)
 800c95c:	683b      	ldr	r3, [r7, #0]
 800c95e:	f993 3000 	ldrsb.w	r3, [r3]
 800c962:	f997 2007 	ldrsb.w	r2, [r7, #7]
 800c966:	429a      	cmp	r2, r3
 800c968:	dd02      	ble.n	800c970 <ModeSelect+0xd4>
		  	  {
		  	  		  *pMode = max;
 800c96a:	683b      	ldr	r3, [r7, #0]
 800c96c:	79ba      	ldrb	r2, [r7, #6]
 800c96e:	701a      	strb	r2, [r3, #0]
		  	  }
		  	  ChangeLED(*pMode);
 800c970:	683b      	ldr	r3, [r7, #0]
 800c972:	f993 3000 	ldrsb.w	r3, [r3]
 800c976:	4618      	mov	r0, r3
 800c978:	f001 fce8 	bl	800e34c <ChangeLED>
		  	  InitPulse( (int *)&(TIM3->CNT), INITIAL_PULSE);
 800c97c:	f247 512f 	movw	r1, #29999	; 0x752f
 800c980:	480f      	ldr	r0, [pc, #60]	; (800c9c0 <ModeSelect+0x124>)
 800c982:	f7fe f821 	bl	800a9c8 <InitPulse>
		  	  HAL_Delay(500);
 800c986:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800c98a:	f001 fecf 	bl	800e72c <HAL_Delay>
	while(Photo[FR]/**/ < 250/**/) //
 800c98e:	4b0d      	ldr	r3, [pc, #52]	; (800c9c4 <ModeSelect+0x128>)
 800c990:	edd3 7a03 	vldr	s15, [r3, #12]
 800c994:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 800c9d0 <ModeSelect+0x134>
 800c998:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c99c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c9a0:	d496      	bmi.n	800c8d0 <ModeSelect+0x34>
		  }
	}

	EmitterOFF();
 800c9a2:	f001 fcc5 	bl	800e330 <EmitterOFF>
	ADCStop();
 800c9a6:	f001 fb35 	bl	800e014 <ADCStop>
	HAL_TIM_Base_Stop_IT(&htim8);
 800c9aa:	4804      	ldr	r0, [pc, #16]	; (800c9bc <ModeSelect+0x120>)
 800c9ac:	f005 f8fb 	bl	8011ba6 <HAL_TIM_Base_Stop_IT>

	//
	EncoderStop();
 800c9b0:	f001 fca0 	bl	800e2f4 <EncoderStop>

	//
}
 800c9b4:	bf00      	nop
 800c9b6:	3710      	adds	r7, #16
 800c9b8:	46bd      	mov	sp, r7
 800c9ba:	bd80      	pop	{r7, pc}
 800c9bc:	200006b8 	.word	0x200006b8
 800c9c0:	40000424 	.word	0x40000424
 800c9c4:	20000458 	.word	0x20000458
 800c9c8:	08019114 	.word	0x08019114
 800c9cc:	40000400 	.word	0x40000400
 800c9d0:	437a0000 	.word	0x437a0000

0800c9d4 <__io_putchar>:
	#define GETCHAR_PROTOTYPE int __io_getchar(void)
#else
	#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
	#define GETCHAR_PROTOTYPE int f getc(FILE* f)
#endif /*__GNUC__*/
PUTCHAR_PROTOTYPE {
 800c9d4:	b580      	push	{r7, lr}
 800c9d6:	b082      	sub	sp, #8
 800c9d8:	af00      	add	r7, sp, #0
 800c9da:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, 0xFFFF);
 800c9dc:	1d39      	adds	r1, r7, #4
 800c9de:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800c9e2:	2201      	movs	r2, #1
 800c9e4:	4803      	ldr	r0, [pc, #12]	; (800c9f4 <__io_putchar+0x20>)
 800c9e6:	f006 fc75 	bl	80132d4 <HAL_UART_Transmit>
	return ch;
 800c9ea:	687b      	ldr	r3, [r7, #4]
}
 800c9ec:	4618      	mov	r0, r3
 800c9ee:	3708      	adds	r7, #8
 800c9f0:	46bd      	mov	sp, r7
 800c9f2:	bd80      	pop	{r7, pc}
 800c9f4:	200008a0 	.word	0x200008a0

0800c9f8 <__io_getchar>:
int __io_getchar(void) {
 800c9f8:	b580      	push	{r7, lr}
 800c9fa:	b082      	sub	sp, #8
 800c9fc:	af00      	add	r7, sp, #0
HAL_StatusTypeDef Status = HAL_BUSY;
 800c9fe:	2302      	movs	r3, #2
 800ca00:	71fb      	strb	r3, [r7, #7]
uint8_t Data;

while(Status != HAL_OK)
 800ca02:	e007      	b.n	800ca14 <__io_getchar+0x1c>
{
Status = HAL_UART_Receive(&huart1, &Data, sizeof(Data), 10);
 800ca04:	1db9      	adds	r1, r7, #6
 800ca06:	230a      	movs	r3, #10
 800ca08:	2201      	movs	r2, #1
 800ca0a:	4806      	ldr	r0, [pc, #24]	; (800ca24 <__io_getchar+0x2c>)
 800ca0c:	f006 fcfb 	bl	8013406 <HAL_UART_Receive>
 800ca10:	4603      	mov	r3, r0
 800ca12:	71fb      	strb	r3, [r7, #7]
while(Status != HAL_OK)
 800ca14:	79fb      	ldrb	r3, [r7, #7]
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	d1f4      	bne.n	800ca04 <__io_getchar+0xc>
//	break;
//}

}

return(Data);
 800ca1a:	79bb      	ldrb	r3, [r7, #6]
}
 800ca1c:	4618      	mov	r0, r3
 800ca1e:	3708      	adds	r7, #8
 800ca20:	46bd      	mov	sp, r7
 800ca22:	bd80      	pop	{r7, pc}
 800ca24:	200008a0 	.word	0x200008a0

0800ca28 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800ca28:	b580      	push	{r7, lr}
 800ca2a:	b082      	sub	sp, #8
 800ca2c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800ca2e:	f001 fe0b 	bl	800e648 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800ca32:	f000 f8ad 	bl	800cb90 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800ca36:	f000 fcf7 	bl	800d428 <MX_GPIO_Init>
  MX_DMA_Init();
 800ca3a:	f000 fccd 	bl	800d3d8 <MX_DMA_Init>
  MX_ADC1_Init();
 800ca3e:	f000 f911 	bl	800cc64 <MX_ADC1_Init>
  MX_ADC2_Init();
 800ca42:	f000 f97d 	bl	800cd40 <MX_ADC2_Init>
  MX_TIM3_Init();
 800ca46:	f000 fad7 	bl	800cff8 <MX_TIM3_Init>
  MX_TIM2_Init();
 800ca4a:	f000 fa5f 	bl	800cf0c <MX_TIM2_Init>
  MX_SPI3_Init();
 800ca4e:	f000 f9d7 	bl	800ce00 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 800ca52:	f000 fc97 	bl	800d384 <MX_USART1_UART_Init>
  MX_TIM5_Init();
 800ca56:	f000 fb77 	bl	800d148 <MX_TIM5_Init>
  MX_TIM4_Init();
 800ca5a:	f000 fb21 	bl	800d0a0 <MX_TIM4_Init>
  MX_TIM8_Init();
 800ca5e:	f000 fbe9 	bl	800d234 <MX_TIM8_Init>
  MX_TIM1_Init();
 800ca62:	f000 fa03 	bl	800ce6c <MX_TIM1_Init>
//	printf("CS reset, val[0] : %d, val[1] : %d,  t : %d\r\n",val[0], val[1], t);
//	  while(1)
//		  {
//		  	  printf("val[0] : %d, val[1] : %d, spi:%d, t:%d\r\n",val[0], val[1],spi_dma_data, t);
//		  }
  ADCStart();
 800ca66:	f001 fab5 	bl	800dfd4 <ADCStart>
	  //EmitterON();

  HAL_Delay(500);
 800ca6a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800ca6e:	f001 fe5d 	bl	800e72c <HAL_Delay>

  BatteryCheck( (int)adc1[2] );
 800ca72:	4b3f      	ldr	r3, [pc, #252]	; (800cb70 <main+0x148>)
 800ca74:	689b      	ldr	r3, [r3, #8]
 800ca76:	4618      	mov	r0, r3
 800ca78:	f7ff fedc 	bl	800c834 <BatteryCheck>
//  	  while(1)
//  	  {
//
//  		  printf("%d\r\n", timer);
//  	  }
  int8_t mode=0;
 800ca7c:	2300      	movs	r3, #0
 800ca7e:	71fb      	strb	r3, [r7, #7]
  printf("mode : %d\r\n", mode);
 800ca80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ca84:	4619      	mov	r1, r3
 800ca86:	483b      	ldr	r0, [pc, #236]	; (800cb74 <main+0x14c>)
 800ca88:	f007 fff0 	bl	8014a6c <iprintf>
  ModeSelect( 0, 7, &mode);
 800ca8c:	1dfb      	adds	r3, r7, #7
 800ca8e:	461a      	mov	r2, r3
 800ca90:	2107      	movs	r1, #7
 800ca92:	2000      	movs	r0, #0
 800ca94:	f7ff ff02 	bl	800c89c <ModeSelect>
  Signal( mode );
 800ca98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ca9c:	4618      	mov	r0, r3
 800ca9e:	f7ff feab 	bl	800c7f8 <Signal>
  //printf("????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????\r\n");

  //pid????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????
  PIDSetGain(L_VELO_PID, 11.1, 2430, 0.002);//D0.0036 //I2430????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????D????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????0.002????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????PID????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????
 800caa2:	ed9f 1a35 	vldr	s2, [pc, #212]	; 800cb78 <main+0x150>
 800caa6:	eddf 0a35 	vldr	s1, [pc, #212]	; 800cb7c <main+0x154>
 800caaa:	ed9f 0a35 	vldr	s0, [pc, #212]	; 800cb80 <main+0x158>
 800caae:	2004      	movs	r0, #4
 800cab0:	f7ff fcf6 	bl	800c4a0 <PIDSetGain>
  PIDSetGain(R_VELO_PID, 11.1, 2430, 0.002);//I150,
 800cab4:	ed9f 1a30 	vldr	s2, [pc, #192]	; 800cb78 <main+0x150>
 800cab8:	eddf 0a30 	vldr	s1, [pc, #192]	; 800cb7c <main+0x154>
 800cabc:	ed9f 0a30 	vldr	s0, [pc, #192]	; 800cb80 <main+0x158>
 800cac0:	2005      	movs	r0, #5
 800cac2:	f7ff fced 	bl	800c4a0 <PIDSetGain>
  //PIDSetGain(B_VELO, 1.1941, 33.5232, 0.0059922);
  //
  PIDSetGain(A_VELO_PID, 7,0,0);//28.6379,340.0855,0.21289);//17.4394, 321.233, 0.12492);
 800cac6:	ed9f 1a2f 	vldr	s2, [pc, #188]	; 800cb84 <main+0x15c>
 800caca:	eddf 0a2e 	vldr	s1, [pc, #184]	; 800cb84 <main+0x15c>
 800cace:	eeb1 0a0c 	vmov.f32	s0, #28	; 0x40e00000  7.0
 800cad2:	2000      	movs	r0, #0
 800cad4:	f7ff fce4 	bl	800c4a0 <PIDSetGain>
  //I?=????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????
  //D????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????= ??????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????
  PIDSetGain(D_WALL_PID, 3.2, 0, 0);//????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????D????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????
 800cad8:	ed9f 1a2a 	vldr	s2, [pc, #168]	; 800cb84 <main+0x15c>
 800cadc:	eddf 0a29 	vldr	s1, [pc, #164]	; 800cb84 <main+0x15c>
 800cae0:	ed9f 0a29 	vldr	s0, [pc, #164]	; 800cb88 <main+0x160>
 800cae4:	2001      	movs	r0, #1
 800cae6:	f7ff fcdb 	bl	800c4a0 <PIDSetGain>
  PIDSetGain(L_WALL_PID, 6.4, 0, 0);
 800caea:	ed9f 1a26 	vldr	s2, [pc, #152]	; 800cb84 <main+0x15c>
 800caee:	eddf 0a25 	vldr	s1, [pc, #148]	; 800cb84 <main+0x15c>
 800caf2:	ed9f 0a26 	vldr	s0, [pc, #152]	; 800cb8c <main+0x164>
 800caf6:	2002      	movs	r0, #2
 800caf8:	f7ff fcd2 	bl	800c4a0 <PIDSetGain>
  PIDSetGain(R_WALL_PID, 6.4, 0, 0);
 800cafc:	ed9f 1a21 	vldr	s2, [pc, #132]	; 800cb84 <main+0x15c>
 800cb00:	eddf 0a20 	vldr	s1, [pc, #128]	; 800cb84 <main+0x15c>
 800cb04:	ed9f 0a21 	vldr	s0, [pc, #132]	; 800cb8c <main+0x164>
 800cb08:	2003      	movs	r0, #3
 800cb0a:	f7ff fcc9 	bl	800c4a0 <PIDSetGain>
  //PidFlag = A_VELO_PID;
  while (1)
  {

	  switch( mode )
 800cb0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800cb12:	2b07      	cmp	r3, #7
 800cb14:	d82a      	bhi.n	800cb6c <main+0x144>
 800cb16:	a201      	add	r2, pc, #4	; (adr r2, 800cb1c <main+0xf4>)
 800cb18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb1c:	0800cb3d 	.word	0x0800cb3d
 800cb20:	0800cb43 	.word	0x0800cb43
 800cb24:	0800cb49 	.word	0x0800cb49
 800cb28:	0800cb4f 	.word	0x0800cb4f
 800cb2c:	0800cb55 	.word	0x0800cb55
 800cb30:	0800cb5b 	.word	0x0800cb5b
 800cb34:	0800cb61 	.word	0x0800cb61
 800cb38:	0800cb67 	.word	0x0800cb67
	  {
	  case 0:

		  ParameterSetting();
 800cb3c:	f7ff faaa 	bl	800c094 <ParameterSetting>
		//wall_flash_print();
		  break;
 800cb40:	e015      	b.n	800cb6e <main+0x146>
	  case 1:
		  GainTestRWall();
 800cb42:	f7ff fae1 	bl	800c108 <GainTestRWall>
		  break;
 800cb46:	e012      	b.n	800cb6e <main+0x146>
	  case 2:
		  GainTestDWall();
 800cb48:	f7ff fb10 	bl	800c16c <GainTestDWall>
		  break;
 800cb4c:	e00f      	b.n	800cb6e <main+0x146>
	  case 3:
		  Debug();
 800cb4e:	f7ff fa27 	bl	800bfa0 <Debug>
		  break;
 800cb52:	e00c      	b.n	800cb6e <main+0x146>
	  case 4:
		  GainTestLWall();
 800cb54:	f7ff faa6 	bl	800c0a4 <GainTestLWall>
		  break;
 800cb58:	e009      	b.n	800cb6e <main+0x146>
	  case 5:
		  GainTestAVelo();
 800cb5a:	f7ff fb39 	bl	800c1d0 <GainTestAVelo>
		  break;
 800cb5e:	e006      	b.n	800cb6e <main+0x146>
	  case 6:
		  Explore();
 800cb60:	f7ff fbf2 	bl	800c348 <Explore>
		  break;
 800cb64:	e003      	b.n	800cb6e <main+0x146>
	  case 7:
		  WritingFree();
 800cb66:	f7ff fb69 	bl	800c23c <WritingFree>
		  break;
 800cb6a:	e000      	b.n	800cb6e <main+0x146>
	  default :
		  break;
 800cb6c:	bf00      	nop
	  switch( mode )
 800cb6e:	e7ce      	b.n	800cb0e <main+0xe6>
 800cb70:	200003c0 	.word	0x200003c0
 800cb74:	08019130 	.word	0x08019130
 800cb78:	3b03126f 	.word	0x3b03126f
 800cb7c:	4517e000 	.word	0x4517e000
 800cb80:	4131999a 	.word	0x4131999a
 800cb84:	00000000 	.word	0x00000000
 800cb88:	404ccccd 	.word	0x404ccccd
 800cb8c:	40cccccd 	.word	0x40cccccd

0800cb90 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800cb90:	b580      	push	{r7, lr}
 800cb92:	b094      	sub	sp, #80	; 0x50
 800cb94:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800cb96:	f107 0320 	add.w	r3, r7, #32
 800cb9a:	2230      	movs	r2, #48	; 0x30
 800cb9c:	2100      	movs	r1, #0
 800cb9e:	4618      	mov	r0, r3
 800cba0:	f007 f91d 	bl	8013dde <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800cba4:	f107 030c 	add.w	r3, r7, #12
 800cba8:	2200      	movs	r2, #0
 800cbaa:	601a      	str	r2, [r3, #0]
 800cbac:	605a      	str	r2, [r3, #4]
 800cbae:	609a      	str	r2, [r3, #8]
 800cbb0:	60da      	str	r2, [r3, #12]
 800cbb2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800cbb4:	2300      	movs	r3, #0
 800cbb6:	60bb      	str	r3, [r7, #8]
 800cbb8:	4b28      	ldr	r3, [pc, #160]	; (800cc5c <SystemClock_Config+0xcc>)
 800cbba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cbbc:	4a27      	ldr	r2, [pc, #156]	; (800cc5c <SystemClock_Config+0xcc>)
 800cbbe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cbc2:	6413      	str	r3, [r2, #64]	; 0x40
 800cbc4:	4b25      	ldr	r3, [pc, #148]	; (800cc5c <SystemClock_Config+0xcc>)
 800cbc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cbc8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800cbcc:	60bb      	str	r3, [r7, #8]
 800cbce:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800cbd0:	2300      	movs	r3, #0
 800cbd2:	607b      	str	r3, [r7, #4]
 800cbd4:	4b22      	ldr	r3, [pc, #136]	; (800cc60 <SystemClock_Config+0xd0>)
 800cbd6:	681b      	ldr	r3, [r3, #0]
 800cbd8:	4a21      	ldr	r2, [pc, #132]	; (800cc60 <SystemClock_Config+0xd0>)
 800cbda:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800cbde:	6013      	str	r3, [r2, #0]
 800cbe0:	4b1f      	ldr	r3, [pc, #124]	; (800cc60 <SystemClock_Config+0xd0>)
 800cbe2:	681b      	ldr	r3, [r3, #0]
 800cbe4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800cbe8:	607b      	str	r3, [r7, #4]
 800cbea:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800cbec:	2301      	movs	r3, #1
 800cbee:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800cbf0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800cbf4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800cbf6:	2302      	movs	r3, #2
 800cbf8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800cbfa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800cbfe:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800cc00:	2304      	movs	r3, #4
 800cc02:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800cc04:	23a8      	movs	r3, #168	; 0xa8
 800cc06:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800cc08:	2302      	movs	r3, #2
 800cc0a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800cc0c:	2304      	movs	r3, #4
 800cc0e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800cc10:	f107 0320 	add.w	r3, r7, #32
 800cc14:	4618      	mov	r0, r3
 800cc16:	f003 fca1 	bl	801055c <HAL_RCC_OscConfig>
 800cc1a:	4603      	mov	r3, r0
 800cc1c:	2b00      	cmp	r3, #0
 800cc1e:	d001      	beq.n	800cc24 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800cc20:	f000 fccc 	bl	800d5bc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800cc24:	230f      	movs	r3, #15
 800cc26:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800cc28:	2302      	movs	r3, #2
 800cc2a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800cc2c:	2300      	movs	r3, #0
 800cc2e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800cc30:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800cc34:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800cc36:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800cc3a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800cc3c:	f107 030c 	add.w	r3, r7, #12
 800cc40:	2105      	movs	r1, #5
 800cc42:	4618      	mov	r0, r3
 800cc44:	f003 fefa 	bl	8010a3c <HAL_RCC_ClockConfig>
 800cc48:	4603      	mov	r3, r0
 800cc4a:	2b00      	cmp	r3, #0
 800cc4c:	d001      	beq.n	800cc52 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800cc4e:	f000 fcb5 	bl	800d5bc <Error_Handler>
  }
}
 800cc52:	bf00      	nop
 800cc54:	3750      	adds	r7, #80	; 0x50
 800cc56:	46bd      	mov	sp, r7
 800cc58:	bd80      	pop	{r7, pc}
 800cc5a:	bf00      	nop
 800cc5c:	40023800 	.word	0x40023800
 800cc60:	40007000 	.word	0x40007000

0800cc64 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800cc64:	b580      	push	{r7, lr}
 800cc66:	b084      	sub	sp, #16
 800cc68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800cc6a:	463b      	mov	r3, r7
 800cc6c:	2200      	movs	r2, #0
 800cc6e:	601a      	str	r2, [r3, #0]
 800cc70:	605a      	str	r2, [r3, #4]
 800cc72:	609a      	str	r2, [r3, #8]
 800cc74:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800cc76:	4b2f      	ldr	r3, [pc, #188]	; (800cd34 <MX_ADC1_Init+0xd0>)
 800cc78:	4a2f      	ldr	r2, [pc, #188]	; (800cd38 <MX_ADC1_Init+0xd4>)
 800cc7a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 800cc7c:	4b2d      	ldr	r3, [pc, #180]	; (800cd34 <MX_ADC1_Init+0xd0>)
 800cc7e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800cc82:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800cc84:	4b2b      	ldr	r3, [pc, #172]	; (800cd34 <MX_ADC1_Init+0xd0>)
 800cc86:	2200      	movs	r2, #0
 800cc88:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800cc8a:	4b2a      	ldr	r3, [pc, #168]	; (800cd34 <MX_ADC1_Init+0xd0>)
 800cc8c:	2201      	movs	r2, #1
 800cc8e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800cc90:	4b28      	ldr	r3, [pc, #160]	; (800cd34 <MX_ADC1_Init+0xd0>)
 800cc92:	2201      	movs	r2, #1
 800cc94:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800cc96:	4b27      	ldr	r3, [pc, #156]	; (800cd34 <MX_ADC1_Init+0xd0>)
 800cc98:	2200      	movs	r2, #0
 800cc9a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800cc9e:	4b25      	ldr	r3, [pc, #148]	; (800cd34 <MX_ADC1_Init+0xd0>)
 800cca0:	2200      	movs	r2, #0
 800cca2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800cca4:	4b23      	ldr	r3, [pc, #140]	; (800cd34 <MX_ADC1_Init+0xd0>)
 800cca6:	4a25      	ldr	r2, [pc, #148]	; (800cd3c <MX_ADC1_Init+0xd8>)
 800cca8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800ccaa:	4b22      	ldr	r3, [pc, #136]	; (800cd34 <MX_ADC1_Init+0xd0>)
 800ccac:	2200      	movs	r2, #0
 800ccae:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 800ccb0:	4b20      	ldr	r3, [pc, #128]	; (800cd34 <MX_ADC1_Init+0xd0>)
 800ccb2:	2203      	movs	r2, #3
 800ccb4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800ccb6:	4b1f      	ldr	r3, [pc, #124]	; (800cd34 <MX_ADC1_Init+0xd0>)
 800ccb8:	2201      	movs	r2, #1
 800ccba:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800ccbe:	4b1d      	ldr	r3, [pc, #116]	; (800cd34 <MX_ADC1_Init+0xd0>)
 800ccc0:	2201      	movs	r2, #1
 800ccc2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800ccc4:	481b      	ldr	r0, [pc, #108]	; (800cd34 <MX_ADC1_Init+0xd0>)
 800ccc6:	f001 fd53 	bl	800e770 <HAL_ADC_Init>
 800ccca:	4603      	mov	r3, r0
 800cccc:	2b00      	cmp	r3, #0
 800ccce:	d001      	beq.n	800ccd4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800ccd0:	f000 fc74 	bl	800d5bc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 800ccd4:	230a      	movs	r3, #10
 800ccd6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800ccd8:	2301      	movs	r3, #1
 800ccda:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 800ccdc:	2303      	movs	r3, #3
 800ccde:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800cce0:	463b      	mov	r3, r7
 800cce2:	4619      	mov	r1, r3
 800cce4:	4813      	ldr	r0, [pc, #76]	; (800cd34 <MX_ADC1_Init+0xd0>)
 800cce6:	f002 f82b 	bl	800ed40 <HAL_ADC_ConfigChannel>
 800ccea:	4603      	mov	r3, r0
 800ccec:	2b00      	cmp	r3, #0
 800ccee:	d001      	beq.n	800ccf4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800ccf0:	f000 fc64 	bl	800d5bc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 800ccf4:	230e      	movs	r3, #14
 800ccf6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800ccf8:	2302      	movs	r3, #2
 800ccfa:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800ccfc:	463b      	mov	r3, r7
 800ccfe:	4619      	mov	r1, r3
 800cd00:	480c      	ldr	r0, [pc, #48]	; (800cd34 <MX_ADC1_Init+0xd0>)
 800cd02:	f002 f81d 	bl	800ed40 <HAL_ADC_ConfigChannel>
 800cd06:	4603      	mov	r3, r0
 800cd08:	2b00      	cmp	r3, #0
 800cd0a:	d001      	beq.n	800cd10 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 800cd0c:	f000 fc56 	bl	800d5bc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800cd10:	2309      	movs	r3, #9
 800cd12:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 800cd14:	2303      	movs	r3, #3
 800cd16:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800cd18:	463b      	mov	r3, r7
 800cd1a:	4619      	mov	r1, r3
 800cd1c:	4805      	ldr	r0, [pc, #20]	; (800cd34 <MX_ADC1_Init+0xd0>)
 800cd1e:	f002 f80f 	bl	800ed40 <HAL_ADC_ConfigChannel>
 800cd22:	4603      	mov	r3, r0
 800cd24:	2b00      	cmp	r3, #0
 800cd26:	d001      	beq.n	800cd2c <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 800cd28:	f000 fc48 	bl	800d5bc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800cd2c:	bf00      	nop
 800cd2e:	3710      	adds	r7, #16
 800cd30:	46bd      	mov	sp, r7
 800cd32:	bd80      	pop	{r7, pc}
 800cd34:	20000858 	.word	0x20000858
 800cd38:	40012000 	.word	0x40012000
 800cd3c:	0f000001 	.word	0x0f000001

0800cd40 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 800cd40:	b580      	push	{r7, lr}
 800cd42:	b084      	sub	sp, #16
 800cd44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800cd46:	463b      	mov	r3, r7
 800cd48:	2200      	movs	r2, #0
 800cd4a:	601a      	str	r2, [r3, #0]
 800cd4c:	605a      	str	r2, [r3, #4]
 800cd4e:	609a      	str	r2, [r3, #8]
 800cd50:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 800cd52:	4b28      	ldr	r3, [pc, #160]	; (800cdf4 <MX_ADC2_Init+0xb4>)
 800cd54:	4a28      	ldr	r2, [pc, #160]	; (800cdf8 <MX_ADC2_Init+0xb8>)
 800cd56:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 800cd58:	4b26      	ldr	r3, [pc, #152]	; (800cdf4 <MX_ADC2_Init+0xb4>)
 800cd5a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800cd5e:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800cd60:	4b24      	ldr	r3, [pc, #144]	; (800cdf4 <MX_ADC2_Init+0xb4>)
 800cd62:	2200      	movs	r2, #0
 800cd64:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 800cd66:	4b23      	ldr	r3, [pc, #140]	; (800cdf4 <MX_ADC2_Init+0xb4>)
 800cd68:	2201      	movs	r2, #1
 800cd6a:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 800cd6c:	4b21      	ldr	r3, [pc, #132]	; (800cdf4 <MX_ADC2_Init+0xb4>)
 800cd6e:	2201      	movs	r2, #1
 800cd70:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800cd72:	4b20      	ldr	r3, [pc, #128]	; (800cdf4 <MX_ADC2_Init+0xb4>)
 800cd74:	2200      	movs	r2, #0
 800cd76:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800cd7a:	4b1e      	ldr	r3, [pc, #120]	; (800cdf4 <MX_ADC2_Init+0xb4>)
 800cd7c:	2200      	movs	r2, #0
 800cd7e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800cd80:	4b1c      	ldr	r3, [pc, #112]	; (800cdf4 <MX_ADC2_Init+0xb4>)
 800cd82:	4a1e      	ldr	r2, [pc, #120]	; (800cdfc <MX_ADC2_Init+0xbc>)
 800cd84:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800cd86:	4b1b      	ldr	r3, [pc, #108]	; (800cdf4 <MX_ADC2_Init+0xb4>)
 800cd88:	2200      	movs	r2, #0
 800cd8a:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 2;
 800cd8c:	4b19      	ldr	r3, [pc, #100]	; (800cdf4 <MX_ADC2_Init+0xb4>)
 800cd8e:	2202      	movs	r2, #2
 800cd90:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800cd92:	4b18      	ldr	r3, [pc, #96]	; (800cdf4 <MX_ADC2_Init+0xb4>)
 800cd94:	2201      	movs	r2, #1
 800cd96:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800cd9a:	4b16      	ldr	r3, [pc, #88]	; (800cdf4 <MX_ADC2_Init+0xb4>)
 800cd9c:	2201      	movs	r2, #1
 800cd9e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800cda0:	4814      	ldr	r0, [pc, #80]	; (800cdf4 <MX_ADC2_Init+0xb4>)
 800cda2:	f001 fce5 	bl	800e770 <HAL_ADC_Init>
 800cda6:	4603      	mov	r3, r0
 800cda8:	2b00      	cmp	r3, #0
 800cdaa:	d001      	beq.n	800cdb0 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 800cdac:	f000 fc06 	bl	800d5bc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 800cdb0:	230b      	movs	r3, #11
 800cdb2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800cdb4:	2301      	movs	r3, #1
 800cdb6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 800cdb8:	2303      	movs	r3, #3
 800cdba:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800cdbc:	463b      	mov	r3, r7
 800cdbe:	4619      	mov	r1, r3
 800cdc0:	480c      	ldr	r0, [pc, #48]	; (800cdf4 <MX_ADC2_Init+0xb4>)
 800cdc2:	f001 ffbd 	bl	800ed40 <HAL_ADC_ConfigChannel>
 800cdc6:	4603      	mov	r3, r0
 800cdc8:	2b00      	cmp	r3, #0
 800cdca:	d001      	beq.n	800cdd0 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 800cdcc:	f000 fbf6 	bl	800d5bc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 800cdd0:	230f      	movs	r3, #15
 800cdd2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800cdd4:	2302      	movs	r3, #2
 800cdd6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800cdd8:	463b      	mov	r3, r7
 800cdda:	4619      	mov	r1, r3
 800cddc:	4805      	ldr	r0, [pc, #20]	; (800cdf4 <MX_ADC2_Init+0xb4>)
 800cdde:	f001 ffaf 	bl	800ed40 <HAL_ADC_ConfigChannel>
 800cde2:	4603      	mov	r3, r0
 800cde4:	2b00      	cmp	r3, #0
 800cde6:	d001      	beq.n	800cdec <MX_ADC2_Init+0xac>
  {
    Error_Handler();
 800cde8:	f000 fbe8 	bl	800d5bc <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800cdec:	bf00      	nop
 800cdee:	3710      	adds	r7, #16
 800cdf0:	46bd      	mov	sp, r7
 800cdf2:	bd80      	pop	{r7, pc}
 800cdf4:	20000738 	.word	0x20000738
 800cdf8:	40012100 	.word	0x40012100
 800cdfc:	0f000001 	.word	0x0f000001

0800ce00 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 800ce00:	b580      	push	{r7, lr}
 800ce02:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800ce04:	4b17      	ldr	r3, [pc, #92]	; (800ce64 <MX_SPI3_Init+0x64>)
 800ce06:	4a18      	ldr	r2, [pc, #96]	; (800ce68 <MX_SPI3_Init+0x68>)
 800ce08:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800ce0a:	4b16      	ldr	r3, [pc, #88]	; (800ce64 <MX_SPI3_Init+0x64>)
 800ce0c:	f44f 7282 	mov.w	r2, #260	; 0x104
 800ce10:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800ce12:	4b14      	ldr	r3, [pc, #80]	; (800ce64 <MX_SPI3_Init+0x64>)
 800ce14:	2200      	movs	r2, #0
 800ce16:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800ce18:	4b12      	ldr	r3, [pc, #72]	; (800ce64 <MX_SPI3_Init+0x64>)
 800ce1a:	2200      	movs	r2, #0
 800ce1c:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800ce1e:	4b11      	ldr	r3, [pc, #68]	; (800ce64 <MX_SPI3_Init+0x64>)
 800ce20:	2202      	movs	r2, #2
 800ce22:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 800ce24:	4b0f      	ldr	r3, [pc, #60]	; (800ce64 <MX_SPI3_Init+0x64>)
 800ce26:	2201      	movs	r2, #1
 800ce28:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800ce2a:	4b0e      	ldr	r3, [pc, #56]	; (800ce64 <MX_SPI3_Init+0x64>)
 800ce2c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ce30:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800ce32:	4b0c      	ldr	r3, [pc, #48]	; (800ce64 <MX_SPI3_Init+0x64>)
 800ce34:	2228      	movs	r2, #40	; 0x28
 800ce36:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800ce38:	4b0a      	ldr	r3, [pc, #40]	; (800ce64 <MX_SPI3_Init+0x64>)
 800ce3a:	2200      	movs	r2, #0
 800ce3c:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800ce3e:	4b09      	ldr	r3, [pc, #36]	; (800ce64 <MX_SPI3_Init+0x64>)
 800ce40:	2200      	movs	r2, #0
 800ce42:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ce44:	4b07      	ldr	r3, [pc, #28]	; (800ce64 <MX_SPI3_Init+0x64>)
 800ce46:	2200      	movs	r2, #0
 800ce48:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 800ce4a:	4b06      	ldr	r3, [pc, #24]	; (800ce64 <MX_SPI3_Init+0x64>)
 800ce4c:	220a      	movs	r2, #10
 800ce4e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800ce50:	4804      	ldr	r0, [pc, #16]	; (800ce64 <MX_SPI3_Init+0x64>)
 800ce52:	f003 ffe5 	bl	8010e20 <HAL_SPI_Init>
 800ce56:	4603      	mov	r3, r0
 800ce58:	2b00      	cmp	r3, #0
 800ce5a:	d001      	beq.n	800ce60 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 800ce5c:	f000 fbae 	bl	800d5bc <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800ce60:	bf00      	nop
 800ce62:	bd80      	pop	{r7, pc}
 800ce64:	20000800 	.word	0x20000800
 800ce68:	40003c00 	.word	0x40003c00

0800ce6c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800ce6c:	b580      	push	{r7, lr}
 800ce6e:	b086      	sub	sp, #24
 800ce70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800ce72:	f107 0308 	add.w	r3, r7, #8
 800ce76:	2200      	movs	r2, #0
 800ce78:	601a      	str	r2, [r3, #0]
 800ce7a:	605a      	str	r2, [r3, #4]
 800ce7c:	609a      	str	r2, [r3, #8]
 800ce7e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800ce80:	463b      	mov	r3, r7
 800ce82:	2200      	movs	r2, #0
 800ce84:	601a      	str	r2, [r3, #0]
 800ce86:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800ce88:	4b1e      	ldr	r3, [pc, #120]	; (800cf04 <MX_TIM1_Init+0x98>)
 800ce8a:	4a1f      	ldr	r2, [pc, #124]	; (800cf08 <MX_TIM1_Init+0x9c>)
 800ce8c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 168-1;
 800ce8e:	4b1d      	ldr	r3, [pc, #116]	; (800cf04 <MX_TIM1_Init+0x98>)
 800ce90:	22a7      	movs	r2, #167	; 0xa7
 800ce92:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800ce94:	4b1b      	ldr	r3, [pc, #108]	; (800cf04 <MX_TIM1_Init+0x98>)
 800ce96:	2200      	movs	r2, #0
 800ce98:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 800ce9a:	4b1a      	ldr	r3, [pc, #104]	; (800cf04 <MX_TIM1_Init+0x98>)
 800ce9c:	f240 32e7 	movw	r2, #999	; 0x3e7
 800cea0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800cea2:	4b18      	ldr	r3, [pc, #96]	; (800cf04 <MX_TIM1_Init+0x98>)
 800cea4:	2200      	movs	r2, #0
 800cea6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800cea8:	4b16      	ldr	r3, [pc, #88]	; (800cf04 <MX_TIM1_Init+0x98>)
 800ceaa:	2200      	movs	r2, #0
 800ceac:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800ceae:	4b15      	ldr	r3, [pc, #84]	; (800cf04 <MX_TIM1_Init+0x98>)
 800ceb0:	2200      	movs	r2, #0
 800ceb2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800ceb4:	4813      	ldr	r0, [pc, #76]	; (800cf04 <MX_TIM1_Init+0x98>)
 800ceb6:	f004 fe27 	bl	8011b08 <HAL_TIM_Base_Init>
 800ceba:	4603      	mov	r3, r0
 800cebc:	2b00      	cmp	r3, #0
 800cebe:	d001      	beq.n	800cec4 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 800cec0:	f000 fb7c 	bl	800d5bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800cec4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800cec8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800ceca:	f107 0308 	add.w	r3, r7, #8
 800cece:	4619      	mov	r1, r3
 800ced0:	480c      	ldr	r0, [pc, #48]	; (800cf04 <MX_TIM1_Init+0x98>)
 800ced2:	f005 fbf1 	bl	80126b8 <HAL_TIM_ConfigClockSource>
 800ced6:	4603      	mov	r3, r0
 800ced8:	2b00      	cmp	r3, #0
 800ceda:	d001      	beq.n	800cee0 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 800cedc:	f000 fb6e 	bl	800d5bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800cee0:	2300      	movs	r3, #0
 800cee2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800cee4:	2300      	movs	r3, #0
 800cee6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800cee8:	463b      	mov	r3, r7
 800ceea:	4619      	mov	r1, r3
 800ceec:	4805      	ldr	r0, [pc, #20]	; (800cf04 <MX_TIM1_Init+0x98>)
 800ceee:	f006 f89d 	bl	801302c <HAL_TIMEx_MasterConfigSynchronization>
 800cef2:	4603      	mov	r3, r0
 800cef4:	2b00      	cmp	r3, #0
 800cef6:	d001      	beq.n	800cefc <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 800cef8:	f000 fb60 	bl	800d5bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800cefc:	bf00      	nop
 800cefe:	3718      	adds	r7, #24
 800cf00:	46bd      	mov	sp, r7
 800cf02:	bd80      	pop	{r7, pc}
 800cf04:	20000940 	.word	0x20000940
 800cf08:	40010000 	.word	0x40010000

0800cf0c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800cf0c:	b580      	push	{r7, lr}
 800cf0e:	b08e      	sub	sp, #56	; 0x38
 800cf10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800cf12:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800cf16:	2200      	movs	r2, #0
 800cf18:	601a      	str	r2, [r3, #0]
 800cf1a:	605a      	str	r2, [r3, #4]
 800cf1c:	609a      	str	r2, [r3, #8]
 800cf1e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800cf20:	f107 0320 	add.w	r3, r7, #32
 800cf24:	2200      	movs	r2, #0
 800cf26:	601a      	str	r2, [r3, #0]
 800cf28:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800cf2a:	1d3b      	adds	r3, r7, #4
 800cf2c:	2200      	movs	r2, #0
 800cf2e:	601a      	str	r2, [r3, #0]
 800cf30:	605a      	str	r2, [r3, #4]
 800cf32:	609a      	str	r2, [r3, #8]
 800cf34:	60da      	str	r2, [r3, #12]
 800cf36:	611a      	str	r2, [r3, #16]
 800cf38:	615a      	str	r2, [r3, #20]
 800cf3a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800cf3c:	4b2d      	ldr	r3, [pc, #180]	; (800cff4 <MX_TIM2_Init+0xe8>)
 800cf3e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800cf42:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800cf44:	4b2b      	ldr	r3, [pc, #172]	; (800cff4 <MX_TIM2_Init+0xe8>)
 800cf46:	2200      	movs	r2, #0
 800cf48:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800cf4a:	4b2a      	ldr	r3, [pc, #168]	; (800cff4 <MX_TIM2_Init+0xe8>)
 800cf4c:	2200      	movs	r2, #0
 800cf4e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4200-1;
 800cf50:	4b28      	ldr	r3, [pc, #160]	; (800cff4 <MX_TIM2_Init+0xe8>)
 800cf52:	f241 0267 	movw	r2, #4199	; 0x1067
 800cf56:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800cf58:	4b26      	ldr	r3, [pc, #152]	; (800cff4 <MX_TIM2_Init+0xe8>)
 800cf5a:	2200      	movs	r2, #0
 800cf5c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800cf5e:	4b25      	ldr	r3, [pc, #148]	; (800cff4 <MX_TIM2_Init+0xe8>)
 800cf60:	2200      	movs	r2, #0
 800cf62:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800cf64:	4823      	ldr	r0, [pc, #140]	; (800cff4 <MX_TIM2_Init+0xe8>)
 800cf66:	f004 fdcf 	bl	8011b08 <HAL_TIM_Base_Init>
 800cf6a:	4603      	mov	r3, r0
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	d001      	beq.n	800cf74 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 800cf70:	f000 fb24 	bl	800d5bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800cf74:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800cf78:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800cf7a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800cf7e:	4619      	mov	r1, r3
 800cf80:	481c      	ldr	r0, [pc, #112]	; (800cff4 <MX_TIM2_Init+0xe8>)
 800cf82:	f005 fb99 	bl	80126b8 <HAL_TIM_ConfigClockSource>
 800cf86:	4603      	mov	r3, r0
 800cf88:	2b00      	cmp	r3, #0
 800cf8a:	d001      	beq.n	800cf90 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 800cf8c:	f000 fb16 	bl	800d5bc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800cf90:	4818      	ldr	r0, [pc, #96]	; (800cff4 <MX_TIM2_Init+0xe8>)
 800cf92:	f004 ff87 	bl	8011ea4 <HAL_TIM_PWM_Init>
 800cf96:	4603      	mov	r3, r0
 800cf98:	2b00      	cmp	r3, #0
 800cf9a:	d001      	beq.n	800cfa0 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 800cf9c:	f000 fb0e 	bl	800d5bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800cfa0:	2300      	movs	r3, #0
 800cfa2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800cfa4:	2300      	movs	r3, #0
 800cfa6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800cfa8:	f107 0320 	add.w	r3, r7, #32
 800cfac:	4619      	mov	r1, r3
 800cfae:	4811      	ldr	r0, [pc, #68]	; (800cff4 <MX_TIM2_Init+0xe8>)
 800cfb0:	f006 f83c 	bl	801302c <HAL_TIMEx_MasterConfigSynchronization>
 800cfb4:	4603      	mov	r3, r0
 800cfb6:	2b00      	cmp	r3, #0
 800cfb8:	d001      	beq.n	800cfbe <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800cfba:	f000 faff 	bl	800d5bc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800cfbe:	2360      	movs	r3, #96	; 0x60
 800cfc0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800cfc2:	2300      	movs	r3, #0
 800cfc4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800cfc6:	2300      	movs	r3, #0
 800cfc8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800cfca:	2300      	movs	r3, #0
 800cfcc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800cfce:	1d3b      	adds	r3, r7, #4
 800cfd0:	220c      	movs	r2, #12
 800cfd2:	4619      	mov	r1, r3
 800cfd4:	4807      	ldr	r0, [pc, #28]	; (800cff4 <MX_TIM2_Init+0xe8>)
 800cfd6:	f005 faa9 	bl	801252c <HAL_TIM_PWM_ConfigChannel>
 800cfda:	4603      	mov	r3, r0
 800cfdc:	2b00      	cmp	r3, #0
 800cfde:	d001      	beq.n	800cfe4 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 800cfe0:	f000 faec 	bl	800d5bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800cfe4:	4803      	ldr	r0, [pc, #12]	; (800cff4 <MX_TIM2_Init+0xe8>)
 800cfe6:	f000 fd99 	bl	800db1c <HAL_TIM_MspPostInit>

}
 800cfea:	bf00      	nop
 800cfec:	3738      	adds	r7, #56	; 0x38
 800cfee:	46bd      	mov	sp, r7
 800cff0:	bd80      	pop	{r7, pc}
 800cff2:	bf00      	nop
 800cff4:	20000980 	.word	0x20000980

0800cff8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800cff8:	b580      	push	{r7, lr}
 800cffa:	b08c      	sub	sp, #48	; 0x30
 800cffc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800cffe:	f107 030c 	add.w	r3, r7, #12
 800d002:	2224      	movs	r2, #36	; 0x24
 800d004:	2100      	movs	r1, #0
 800d006:	4618      	mov	r0, r3
 800d008:	f006 fee9 	bl	8013dde <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800d00c:	1d3b      	adds	r3, r7, #4
 800d00e:	2200      	movs	r2, #0
 800d010:	601a      	str	r2, [r3, #0]
 800d012:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800d014:	4b20      	ldr	r3, [pc, #128]	; (800d098 <MX_TIM3_Init+0xa0>)
 800d016:	4a21      	ldr	r2, [pc, #132]	; (800d09c <MX_TIM3_Init+0xa4>)
 800d018:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800d01a:	4b1f      	ldr	r3, [pc, #124]	; (800d098 <MX_TIM3_Init+0xa0>)
 800d01c:	2200      	movs	r2, #0
 800d01e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800d020:	4b1d      	ldr	r3, [pc, #116]	; (800d098 <MX_TIM3_Init+0xa0>)
 800d022:	2200      	movs	r2, #0
 800d024:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 60000-1;
 800d026:	4b1c      	ldr	r3, [pc, #112]	; (800d098 <MX_TIM3_Init+0xa0>)
 800d028:	f64e 225f 	movw	r2, #59999	; 0xea5f
 800d02c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800d02e:	4b1a      	ldr	r3, [pc, #104]	; (800d098 <MX_TIM3_Init+0xa0>)
 800d030:	2200      	movs	r2, #0
 800d032:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800d034:	4b18      	ldr	r3, [pc, #96]	; (800d098 <MX_TIM3_Init+0xa0>)
 800d036:	2200      	movs	r2, #0
 800d038:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800d03a:	2303      	movs	r3, #3
 800d03c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800d03e:	2300      	movs	r3, #0
 800d040:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800d042:	2301      	movs	r3, #1
 800d044:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800d046:	2300      	movs	r3, #0
 800d048:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800d04a:	2300      	movs	r3, #0
 800d04c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800d04e:	2300      	movs	r3, #0
 800d050:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800d052:	2301      	movs	r3, #1
 800d054:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800d056:	2300      	movs	r3, #0
 800d058:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800d05a:	2300      	movs	r3, #0
 800d05c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800d05e:	f107 030c 	add.w	r3, r7, #12
 800d062:	4619      	mov	r1, r3
 800d064:	480c      	ldr	r0, [pc, #48]	; (800d098 <MX_TIM3_Init+0xa0>)
 800d066:	f004 ffe9 	bl	801203c <HAL_TIM_Encoder_Init>
 800d06a:	4603      	mov	r3, r0
 800d06c:	2b00      	cmp	r3, #0
 800d06e:	d001      	beq.n	800d074 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 800d070:	f000 faa4 	bl	800d5bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800d074:	2300      	movs	r3, #0
 800d076:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800d078:	2300      	movs	r3, #0
 800d07a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800d07c:	1d3b      	adds	r3, r7, #4
 800d07e:	4619      	mov	r1, r3
 800d080:	4805      	ldr	r0, [pc, #20]	; (800d098 <MX_TIM3_Init+0xa0>)
 800d082:	f005 ffd3 	bl	801302c <HAL_TIMEx_MasterConfigSynchronization>
 800d086:	4603      	mov	r3, r0
 800d088:	2b00      	cmp	r3, #0
 800d08a:	d001      	beq.n	800d090 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 800d08c:	f000 fa96 	bl	800d5bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800d090:	bf00      	nop
 800d092:	3730      	adds	r7, #48	; 0x30
 800d094:	46bd      	mov	sp, r7
 800d096:	bd80      	pop	{r7, pc}
 800d098:	200007c0 	.word	0x200007c0
 800d09c:	40000400 	.word	0x40000400

0800d0a0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800d0a0:	b580      	push	{r7, lr}
 800d0a2:	b08c      	sub	sp, #48	; 0x30
 800d0a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800d0a6:	f107 030c 	add.w	r3, r7, #12
 800d0aa:	2224      	movs	r2, #36	; 0x24
 800d0ac:	2100      	movs	r1, #0
 800d0ae:	4618      	mov	r0, r3
 800d0b0:	f006 fe95 	bl	8013dde <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800d0b4:	1d3b      	adds	r3, r7, #4
 800d0b6:	2200      	movs	r2, #0
 800d0b8:	601a      	str	r2, [r3, #0]
 800d0ba:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800d0bc:	4b20      	ldr	r3, [pc, #128]	; (800d140 <MX_TIM4_Init+0xa0>)
 800d0be:	4a21      	ldr	r2, [pc, #132]	; (800d144 <MX_TIM4_Init+0xa4>)
 800d0c0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800d0c2:	4b1f      	ldr	r3, [pc, #124]	; (800d140 <MX_TIM4_Init+0xa0>)
 800d0c4:	2200      	movs	r2, #0
 800d0c6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800d0c8:	4b1d      	ldr	r3, [pc, #116]	; (800d140 <MX_TIM4_Init+0xa0>)
 800d0ca:	2200      	movs	r2, #0
 800d0cc:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 60000-1;
 800d0ce:	4b1c      	ldr	r3, [pc, #112]	; (800d140 <MX_TIM4_Init+0xa0>)
 800d0d0:	f64e 225f 	movw	r2, #59999	; 0xea5f
 800d0d4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800d0d6:	4b1a      	ldr	r3, [pc, #104]	; (800d140 <MX_TIM4_Init+0xa0>)
 800d0d8:	2200      	movs	r2, #0
 800d0da:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800d0dc:	4b18      	ldr	r3, [pc, #96]	; (800d140 <MX_TIM4_Init+0xa0>)
 800d0de:	2200      	movs	r2, #0
 800d0e0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800d0e2:	2303      	movs	r3, #3
 800d0e4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800d0e6:	2300      	movs	r3, #0
 800d0e8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800d0ea:	2301      	movs	r3, #1
 800d0ec:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800d0ee:	2300      	movs	r3, #0
 800d0f0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800d0f2:	2300      	movs	r3, #0
 800d0f4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800d0f6:	2300      	movs	r3, #0
 800d0f8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800d0fa:	2301      	movs	r3, #1
 800d0fc:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800d0fe:	2300      	movs	r3, #0
 800d100:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800d102:	2300      	movs	r3, #0
 800d104:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800d106:	f107 030c 	add.w	r3, r7, #12
 800d10a:	4619      	mov	r1, r3
 800d10c:	480c      	ldr	r0, [pc, #48]	; (800d140 <MX_TIM4_Init+0xa0>)
 800d10e:	f004 ff95 	bl	801203c <HAL_TIM_Encoder_Init>
 800d112:	4603      	mov	r3, r0
 800d114:	2b00      	cmp	r3, #0
 800d116:	d001      	beq.n	800d11c <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 800d118:	f000 fa50 	bl	800d5bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800d11c:	2300      	movs	r3, #0
 800d11e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800d120:	2300      	movs	r3, #0
 800d122:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800d124:	1d3b      	adds	r3, r7, #4
 800d126:	4619      	mov	r1, r3
 800d128:	4805      	ldr	r0, [pc, #20]	; (800d140 <MX_TIM4_Init+0xa0>)
 800d12a:	f005 ff7f 	bl	801302c <HAL_TIMEx_MasterConfigSynchronization>
 800d12e:	4603      	mov	r3, r0
 800d130:	2b00      	cmp	r3, #0
 800d132:	d001      	beq.n	800d138 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 800d134:	f000 fa42 	bl	800d5bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800d138:	bf00      	nop
 800d13a:	3730      	adds	r7, #48	; 0x30
 800d13c:	46bd      	mov	sp, r7
 800d13e:	bd80      	pop	{r7, pc}
 800d140:	200006f8 	.word	0x200006f8
 800d144:	40000800 	.word	0x40000800

0800d148 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 800d148:	b580      	push	{r7, lr}
 800d14a:	b08e      	sub	sp, #56	; 0x38
 800d14c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800d14e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800d152:	2200      	movs	r2, #0
 800d154:	601a      	str	r2, [r3, #0]
 800d156:	605a      	str	r2, [r3, #4]
 800d158:	609a      	str	r2, [r3, #8]
 800d15a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800d15c:	f107 0320 	add.w	r3, r7, #32
 800d160:	2200      	movs	r2, #0
 800d162:	601a      	str	r2, [r3, #0]
 800d164:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800d166:	1d3b      	adds	r3, r7, #4
 800d168:	2200      	movs	r2, #0
 800d16a:	601a      	str	r2, [r3, #0]
 800d16c:	605a      	str	r2, [r3, #4]
 800d16e:	609a      	str	r2, [r3, #8]
 800d170:	60da      	str	r2, [r3, #12]
 800d172:	611a      	str	r2, [r3, #16]
 800d174:	615a      	str	r2, [r3, #20]
 800d176:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800d178:	4b2c      	ldr	r3, [pc, #176]	; (800d22c <MX_TIM5_Init+0xe4>)
 800d17a:	4a2d      	ldr	r2, [pc, #180]	; (800d230 <MX_TIM5_Init+0xe8>)
 800d17c:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 800d17e:	4b2b      	ldr	r3, [pc, #172]	; (800d22c <MX_TIM5_Init+0xe4>)
 800d180:	2200      	movs	r2, #0
 800d182:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800d184:	4b29      	ldr	r3, [pc, #164]	; (800d22c <MX_TIM5_Init+0xe4>)
 800d186:	2200      	movs	r2, #0
 800d188:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4200-1;
 800d18a:	4b28      	ldr	r3, [pc, #160]	; (800d22c <MX_TIM5_Init+0xe4>)
 800d18c:	f241 0267 	movw	r2, #4199	; 0x1067
 800d190:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800d192:	4b26      	ldr	r3, [pc, #152]	; (800d22c <MX_TIM5_Init+0xe4>)
 800d194:	2200      	movs	r2, #0
 800d196:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800d198:	4b24      	ldr	r3, [pc, #144]	; (800d22c <MX_TIM5_Init+0xe4>)
 800d19a:	2200      	movs	r2, #0
 800d19c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800d19e:	4823      	ldr	r0, [pc, #140]	; (800d22c <MX_TIM5_Init+0xe4>)
 800d1a0:	f004 fcb2 	bl	8011b08 <HAL_TIM_Base_Init>
 800d1a4:	4603      	mov	r3, r0
 800d1a6:	2b00      	cmp	r3, #0
 800d1a8:	d001      	beq.n	800d1ae <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 800d1aa:	f000 fa07 	bl	800d5bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800d1ae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800d1b2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800d1b4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800d1b8:	4619      	mov	r1, r3
 800d1ba:	481c      	ldr	r0, [pc, #112]	; (800d22c <MX_TIM5_Init+0xe4>)
 800d1bc:	f005 fa7c 	bl	80126b8 <HAL_TIM_ConfigClockSource>
 800d1c0:	4603      	mov	r3, r0
 800d1c2:	2b00      	cmp	r3, #0
 800d1c4:	d001      	beq.n	800d1ca <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 800d1c6:	f000 f9f9 	bl	800d5bc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 800d1ca:	4818      	ldr	r0, [pc, #96]	; (800d22c <MX_TIM5_Init+0xe4>)
 800d1cc:	f004 fe6a 	bl	8011ea4 <HAL_TIM_PWM_Init>
 800d1d0:	4603      	mov	r3, r0
 800d1d2:	2b00      	cmp	r3, #0
 800d1d4:	d001      	beq.n	800d1da <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 800d1d6:	f000 f9f1 	bl	800d5bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800d1da:	2300      	movs	r3, #0
 800d1dc:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800d1de:	2300      	movs	r3, #0
 800d1e0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800d1e2:	f107 0320 	add.w	r3, r7, #32
 800d1e6:	4619      	mov	r1, r3
 800d1e8:	4810      	ldr	r0, [pc, #64]	; (800d22c <MX_TIM5_Init+0xe4>)
 800d1ea:	f005 ff1f 	bl	801302c <HAL_TIMEx_MasterConfigSynchronization>
 800d1ee:	4603      	mov	r3, r0
 800d1f0:	2b00      	cmp	r3, #0
 800d1f2:	d001      	beq.n	800d1f8 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 800d1f4:	f000 f9e2 	bl	800d5bc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800d1f8:	2360      	movs	r3, #96	; 0x60
 800d1fa:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800d1fc:	2300      	movs	r3, #0
 800d1fe:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800d200:	2300      	movs	r3, #0
 800d202:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800d204:	2300      	movs	r3, #0
 800d206:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800d208:	1d3b      	adds	r3, r7, #4
 800d20a:	2204      	movs	r2, #4
 800d20c:	4619      	mov	r1, r3
 800d20e:	4807      	ldr	r0, [pc, #28]	; (800d22c <MX_TIM5_Init+0xe4>)
 800d210:	f005 f98c 	bl	801252c <HAL_TIM_PWM_ConfigChannel>
 800d214:	4603      	mov	r3, r0
 800d216:	2b00      	cmp	r3, #0
 800d218:	d001      	beq.n	800d21e <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 800d21a:	f000 f9cf 	bl	800d5bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 800d21e:	4803      	ldr	r0, [pc, #12]	; (800d22c <MX_TIM5_Init+0xe4>)
 800d220:	f000 fc7c 	bl	800db1c <HAL_TIM_MspPostInit>

}
 800d224:	bf00      	nop
 800d226:	3738      	adds	r7, #56	; 0x38
 800d228:	46bd      	mov	sp, r7
 800d22a:	bd80      	pop	{r7, pc}
 800d22c:	20000780 	.word	0x20000780
 800d230:	40000c00 	.word	0x40000c00

0800d234 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 800d234:	b580      	push	{r7, lr}
 800d236:	b096      	sub	sp, #88	; 0x58
 800d238:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800d23a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800d23e:	2200      	movs	r2, #0
 800d240:	601a      	str	r2, [r3, #0]
 800d242:	605a      	str	r2, [r3, #4]
 800d244:	609a      	str	r2, [r3, #8]
 800d246:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800d248:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800d24c:	2200      	movs	r2, #0
 800d24e:	601a      	str	r2, [r3, #0]
 800d250:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800d252:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800d256:	2200      	movs	r2, #0
 800d258:	601a      	str	r2, [r3, #0]
 800d25a:	605a      	str	r2, [r3, #4]
 800d25c:	609a      	str	r2, [r3, #8]
 800d25e:	60da      	str	r2, [r3, #12]
 800d260:	611a      	str	r2, [r3, #16]
 800d262:	615a      	str	r2, [r3, #20]
 800d264:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800d266:	1d3b      	adds	r3, r7, #4
 800d268:	2220      	movs	r2, #32
 800d26a:	2100      	movs	r1, #0
 800d26c:	4618      	mov	r0, r3
 800d26e:	f006 fdb6 	bl	8013dde <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800d272:	4b42      	ldr	r3, [pc, #264]	; (800d37c <MX_TIM8_Init+0x148>)
 800d274:	4a42      	ldr	r2, [pc, #264]	; (800d380 <MX_TIM8_Init+0x14c>)
 800d276:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 168-1;
 800d278:	4b40      	ldr	r3, [pc, #256]	; (800d37c <MX_TIM8_Init+0x148>)
 800d27a:	22a7      	movs	r2, #167	; 0xa7
 800d27c:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800d27e:	4b3f      	ldr	r3, [pc, #252]	; (800d37c <MX_TIM8_Init+0x148>)
 800d280:	2200      	movs	r2, #0
 800d282:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 50-1;
 800d284:	4b3d      	ldr	r3, [pc, #244]	; (800d37c <MX_TIM8_Init+0x148>)
 800d286:	2231      	movs	r2, #49	; 0x31
 800d288:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800d28a:	4b3c      	ldr	r3, [pc, #240]	; (800d37c <MX_TIM8_Init+0x148>)
 800d28c:	2200      	movs	r2, #0
 800d28e:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800d290:	4b3a      	ldr	r3, [pc, #232]	; (800d37c <MX_TIM8_Init+0x148>)
 800d292:	2200      	movs	r2, #0
 800d294:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800d296:	4b39      	ldr	r3, [pc, #228]	; (800d37c <MX_TIM8_Init+0x148>)
 800d298:	2280      	movs	r2, #128	; 0x80
 800d29a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800d29c:	4837      	ldr	r0, [pc, #220]	; (800d37c <MX_TIM8_Init+0x148>)
 800d29e:	f004 fc33 	bl	8011b08 <HAL_TIM_Base_Init>
 800d2a2:	4603      	mov	r3, r0
 800d2a4:	2b00      	cmp	r3, #0
 800d2a6:	d001      	beq.n	800d2ac <MX_TIM8_Init+0x78>
  {
    Error_Handler();
 800d2a8:	f000 f988 	bl	800d5bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800d2ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800d2b0:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800d2b2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800d2b6:	4619      	mov	r1, r3
 800d2b8:	4830      	ldr	r0, [pc, #192]	; (800d37c <MX_TIM8_Init+0x148>)
 800d2ba:	f005 f9fd 	bl	80126b8 <HAL_TIM_ConfigClockSource>
 800d2be:	4603      	mov	r3, r0
 800d2c0:	2b00      	cmp	r3, #0
 800d2c2:	d001      	beq.n	800d2c8 <MX_TIM8_Init+0x94>
  {
    Error_Handler();
 800d2c4:	f000 f97a 	bl	800d5bc <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim8) != HAL_OK)
 800d2c8:	482c      	ldr	r0, [pc, #176]	; (800d37c <MX_TIM8_Init+0x148>)
 800d2ca:	f004 fc97 	bl	8011bfc <HAL_TIM_OC_Init>
 800d2ce:	4603      	mov	r3, r0
 800d2d0:	2b00      	cmp	r3, #0
 800d2d2:	d001      	beq.n	800d2d8 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 800d2d4:	f000 f972 	bl	800d5bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800d2d8:	2300      	movs	r3, #0
 800d2da:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800d2dc:	2300      	movs	r3, #0
 800d2de:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800d2e0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800d2e4:	4619      	mov	r1, r3
 800d2e6:	4825      	ldr	r0, [pc, #148]	; (800d37c <MX_TIM8_Init+0x148>)
 800d2e8:	f005 fea0 	bl	801302c <HAL_TIMEx_MasterConfigSynchronization>
 800d2ec:	4603      	mov	r3, r0
 800d2ee:	2b00      	cmp	r3, #0
 800d2f0:	d001      	beq.n	800d2f6 <MX_TIM8_Init+0xc2>
  {
    Error_Handler();
 800d2f2:	f000 f963 	bl	800d5bc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 800d2f6:	2330      	movs	r3, #48	; 0x30
 800d2f8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 25-1;
 800d2fa:	2318      	movs	r3, #24
 800d2fc:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800d2fe:	2300      	movs	r3, #0
 800d300:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800d302:	2300      	movs	r3, #0
 800d304:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800d306:	2300      	movs	r3, #0
 800d308:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800d30a:	2300      	movs	r3, #0
 800d30c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800d30e:	2300      	movs	r3, #0
 800d310:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800d312:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800d316:	2200      	movs	r2, #0
 800d318:	4619      	mov	r1, r3
 800d31a:	4818      	ldr	r0, [pc, #96]	; (800d37c <MX_TIM8_Init+0x148>)
 800d31c:	f005 f8a6 	bl	801246c <HAL_TIM_OC_ConfigChannel>
 800d320:	4603      	mov	r3, r0
 800d322:	2b00      	cmp	r3, #0
 800d324:	d001      	beq.n	800d32a <MX_TIM8_Init+0xf6>
  {
    Error_Handler();
 800d326:	f000 f949 	bl	800d5bc <Error_Handler>
  }
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim8, TIM_CHANNEL_1);
 800d32a:	4b14      	ldr	r3, [pc, #80]	; (800d37c <MX_TIM8_Init+0x148>)
 800d32c:	681b      	ldr	r3, [r3, #0]
 800d32e:	699a      	ldr	r2, [r3, #24]
 800d330:	4b12      	ldr	r3, [pc, #72]	; (800d37c <MX_TIM8_Init+0x148>)
 800d332:	681b      	ldr	r3, [r3, #0]
 800d334:	f042 0208 	orr.w	r2, r2, #8
 800d338:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800d33a:	2300      	movs	r3, #0
 800d33c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800d33e:	2300      	movs	r3, #0
 800d340:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800d342:	2300      	movs	r3, #0
 800d344:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800d346:	2300      	movs	r3, #0
 800d348:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800d34a:	2300      	movs	r3, #0
 800d34c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800d34e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800d352:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800d354:	2300      	movs	r3, #0
 800d356:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800d358:	1d3b      	adds	r3, r7, #4
 800d35a:	4619      	mov	r1, r3
 800d35c:	4807      	ldr	r0, [pc, #28]	; (800d37c <MX_TIM8_Init+0x148>)
 800d35e:	f005 fee1 	bl	8013124 <HAL_TIMEx_ConfigBreakDeadTime>
 800d362:	4603      	mov	r3, r0
 800d364:	2b00      	cmp	r3, #0
 800d366:	d001      	beq.n	800d36c <MX_TIM8_Init+0x138>
  {
    Error_Handler();
 800d368:	f000 f928 	bl	800d5bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 800d36c:	4803      	ldr	r0, [pc, #12]	; (800d37c <MX_TIM8_Init+0x148>)
 800d36e:	f000 fbd5 	bl	800db1c <HAL_TIM_MspPostInit>

}
 800d372:	bf00      	nop
 800d374:	3758      	adds	r7, #88	; 0x58
 800d376:	46bd      	mov	sp, r7
 800d378:	bd80      	pop	{r7, pc}
 800d37a:	bf00      	nop
 800d37c:	200006b8 	.word	0x200006b8
 800d380:	40010400 	.word	0x40010400

0800d384 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800d384:	b580      	push	{r7, lr}
 800d386:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800d388:	4b11      	ldr	r3, [pc, #68]	; (800d3d0 <MX_USART1_UART_Init+0x4c>)
 800d38a:	4a12      	ldr	r2, [pc, #72]	; (800d3d4 <MX_USART1_UART_Init+0x50>)
 800d38c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800d38e:	4b10      	ldr	r3, [pc, #64]	; (800d3d0 <MX_USART1_UART_Init+0x4c>)
 800d390:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800d394:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800d396:	4b0e      	ldr	r3, [pc, #56]	; (800d3d0 <MX_USART1_UART_Init+0x4c>)
 800d398:	2200      	movs	r2, #0
 800d39a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800d39c:	4b0c      	ldr	r3, [pc, #48]	; (800d3d0 <MX_USART1_UART_Init+0x4c>)
 800d39e:	2200      	movs	r2, #0
 800d3a0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800d3a2:	4b0b      	ldr	r3, [pc, #44]	; (800d3d0 <MX_USART1_UART_Init+0x4c>)
 800d3a4:	2200      	movs	r2, #0
 800d3a6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800d3a8:	4b09      	ldr	r3, [pc, #36]	; (800d3d0 <MX_USART1_UART_Init+0x4c>)
 800d3aa:	220c      	movs	r2, #12
 800d3ac:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800d3ae:	4b08      	ldr	r3, [pc, #32]	; (800d3d0 <MX_USART1_UART_Init+0x4c>)
 800d3b0:	2200      	movs	r2, #0
 800d3b2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800d3b4:	4b06      	ldr	r3, [pc, #24]	; (800d3d0 <MX_USART1_UART_Init+0x4c>)
 800d3b6:	2200      	movs	r2, #0
 800d3b8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800d3ba:	4805      	ldr	r0, [pc, #20]	; (800d3d0 <MX_USART1_UART_Init+0x4c>)
 800d3bc:	f005 ff3d 	bl	801323a <HAL_UART_Init>
 800d3c0:	4603      	mov	r3, r0
 800d3c2:	2b00      	cmp	r3, #0
 800d3c4:	d001      	beq.n	800d3ca <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800d3c6:	f000 f8f9 	bl	800d5bc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800d3ca:	bf00      	nop
 800d3cc:	bd80      	pop	{r7, pc}
 800d3ce:	bf00      	nop
 800d3d0:	200008a0 	.word	0x200008a0
 800d3d4:	40011000 	.word	0x40011000

0800d3d8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800d3d8:	b580      	push	{r7, lr}
 800d3da:	b082      	sub	sp, #8
 800d3dc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800d3de:	2300      	movs	r3, #0
 800d3e0:	607b      	str	r3, [r7, #4]
 800d3e2:	4b10      	ldr	r3, [pc, #64]	; (800d424 <MX_DMA_Init+0x4c>)
 800d3e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d3e6:	4a0f      	ldr	r2, [pc, #60]	; (800d424 <MX_DMA_Init+0x4c>)
 800d3e8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800d3ec:	6313      	str	r3, [r2, #48]	; 0x30
 800d3ee:	4b0d      	ldr	r3, [pc, #52]	; (800d424 <MX_DMA_Init+0x4c>)
 800d3f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d3f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800d3f6:	607b      	str	r3, [r7, #4]
 800d3f8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800d3fa:	2200      	movs	r2, #0
 800d3fc:	2100      	movs	r1, #0
 800d3fe:	2038      	movs	r0, #56	; 0x38
 800d400:	f002 f823 	bl	800f44a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800d404:	2038      	movs	r0, #56	; 0x38
 800d406:	f002 f83c 	bl	800f482 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800d40a:	2200      	movs	r2, #0
 800d40c:	2100      	movs	r1, #0
 800d40e:	203a      	movs	r0, #58	; 0x3a
 800d410:	f002 f81b 	bl	800f44a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800d414:	203a      	movs	r0, #58	; 0x3a
 800d416:	f002 f834 	bl	800f482 <HAL_NVIC_EnableIRQ>

}
 800d41a:	bf00      	nop
 800d41c:	3708      	adds	r7, #8
 800d41e:	46bd      	mov	sp, r7
 800d420:	bd80      	pop	{r7, pc}
 800d422:	bf00      	nop
 800d424:	40023800 	.word	0x40023800

0800d428 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800d428:	b580      	push	{r7, lr}
 800d42a:	b08a      	sub	sp, #40	; 0x28
 800d42c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d42e:	f107 0314 	add.w	r3, r7, #20
 800d432:	2200      	movs	r2, #0
 800d434:	601a      	str	r2, [r3, #0]
 800d436:	605a      	str	r2, [r3, #4]
 800d438:	609a      	str	r2, [r3, #8]
 800d43a:	60da      	str	r2, [r3, #12]
 800d43c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800d43e:	2300      	movs	r3, #0
 800d440:	613b      	str	r3, [r7, #16]
 800d442:	4b59      	ldr	r3, [pc, #356]	; (800d5a8 <MX_GPIO_Init+0x180>)
 800d444:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d446:	4a58      	ldr	r2, [pc, #352]	; (800d5a8 <MX_GPIO_Init+0x180>)
 800d448:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d44c:	6313      	str	r3, [r2, #48]	; 0x30
 800d44e:	4b56      	ldr	r3, [pc, #344]	; (800d5a8 <MX_GPIO_Init+0x180>)
 800d450:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d452:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d456:	613b      	str	r3, [r7, #16]
 800d458:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800d45a:	2300      	movs	r3, #0
 800d45c:	60fb      	str	r3, [r7, #12]
 800d45e:	4b52      	ldr	r3, [pc, #328]	; (800d5a8 <MX_GPIO_Init+0x180>)
 800d460:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d462:	4a51      	ldr	r2, [pc, #324]	; (800d5a8 <MX_GPIO_Init+0x180>)
 800d464:	f043 0304 	orr.w	r3, r3, #4
 800d468:	6313      	str	r3, [r2, #48]	; 0x30
 800d46a:	4b4f      	ldr	r3, [pc, #316]	; (800d5a8 <MX_GPIO_Init+0x180>)
 800d46c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d46e:	f003 0304 	and.w	r3, r3, #4
 800d472:	60fb      	str	r3, [r7, #12]
 800d474:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800d476:	2300      	movs	r3, #0
 800d478:	60bb      	str	r3, [r7, #8]
 800d47a:	4b4b      	ldr	r3, [pc, #300]	; (800d5a8 <MX_GPIO_Init+0x180>)
 800d47c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d47e:	4a4a      	ldr	r2, [pc, #296]	; (800d5a8 <MX_GPIO_Init+0x180>)
 800d480:	f043 0301 	orr.w	r3, r3, #1
 800d484:	6313      	str	r3, [r2, #48]	; 0x30
 800d486:	4b48      	ldr	r3, [pc, #288]	; (800d5a8 <MX_GPIO_Init+0x180>)
 800d488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d48a:	f003 0301 	and.w	r3, r3, #1
 800d48e:	60bb      	str	r3, [r7, #8]
 800d490:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800d492:	2300      	movs	r3, #0
 800d494:	607b      	str	r3, [r7, #4]
 800d496:	4b44      	ldr	r3, [pc, #272]	; (800d5a8 <MX_GPIO_Init+0x180>)
 800d498:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d49a:	4a43      	ldr	r2, [pc, #268]	; (800d5a8 <MX_GPIO_Init+0x180>)
 800d49c:	f043 0302 	orr.w	r3, r3, #2
 800d4a0:	6313      	str	r3, [r2, #48]	; 0x30
 800d4a2:	4b41      	ldr	r3, [pc, #260]	; (800d5a8 <MX_GPIO_Init+0x180>)
 800d4a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d4a6:	f003 0302 	and.w	r3, r3, #2
 800d4aa:	607b      	str	r3, [r7, #4]
 800d4ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800d4ae:	2300      	movs	r3, #0
 800d4b0:	603b      	str	r3, [r7, #0]
 800d4b2:	4b3d      	ldr	r3, [pc, #244]	; (800d5a8 <MX_GPIO_Init+0x180>)
 800d4b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d4b6:	4a3c      	ldr	r2, [pc, #240]	; (800d5a8 <MX_GPIO_Init+0x180>)
 800d4b8:	f043 0308 	orr.w	r3, r3, #8
 800d4bc:	6313      	str	r3, [r2, #48]	; 0x30
 800d4be:	4b3a      	ldr	r3, [pc, #232]	; (800d5a8 <MX_GPIO_Init+0x180>)
 800d4c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d4c2:	f003 0308 	and.w	r3, r3, #8
 800d4c6:	603b      	str	r3, [r7, #0]
 800d4c8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 800d4ca:	2200      	movs	r2, #0
 800d4cc:	f44f 7141 	mov.w	r1, #772	; 0x304
 800d4d0:	4836      	ldr	r0, [pc, #216]	; (800d5ac <MX_GPIO_Init+0x184>)
 800d4d2:	f003 f829 	bl	8010528 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_2, GPIO_PIN_RESET);
 800d4d6:	2200      	movs	r2, #0
 800d4d8:	2105      	movs	r1, #5
 800d4da:	4835      	ldr	r0, [pc, #212]	; (800d5b0 <MX_GPIO_Init+0x188>)
 800d4dc:	f003 f824 	bl	8010528 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 800d4e0:	2200      	movs	r2, #0
 800d4e2:	2104      	movs	r1, #4
 800d4e4:	4833      	ldr	r0, [pc, #204]	; (800d5b4 <MX_GPIO_Init+0x18c>)
 800d4e6:	f003 f81f 	bl	8010528 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800d4ea:	2200      	movs	r2, #0
 800d4ec:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d4f0:	4831      	ldr	r0, [pc, #196]	; (800d5b8 <MX_GPIO_Init+0x190>)
 800d4f2:	f003 f819 	bl	8010528 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC2 PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_8|GPIO_PIN_9;
 800d4f6:	f44f 7341 	mov.w	r3, #772	; 0x304
 800d4fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800d4fc:	2301      	movs	r3, #1
 800d4fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d500:	2300      	movs	r3, #0
 800d502:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d504:	2300      	movs	r3, #0
 800d506:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800d508:	f107 0314 	add.w	r3, r7, #20
 800d50c:	4619      	mov	r1, r3
 800d50e:	4827      	ldr	r0, [pc, #156]	; (800d5ac <MX_GPIO_Init+0x184>)
 800d510:	f002 fe70 	bl	80101f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 800d514:	2305      	movs	r3, #5
 800d516:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800d518:	2301      	movs	r3, #1
 800d51a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d51c:	2300      	movs	r3, #0
 800d51e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d520:	2300      	movs	r3, #0
 800d522:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d524:	f107 0314 	add.w	r3, r7, #20
 800d528:	4619      	mov	r1, r3
 800d52a:	4821      	ldr	r0, [pc, #132]	; (800d5b0 <MX_GPIO_Init+0x188>)
 800d52c:	f002 fe62 	bl	80101f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_12;
 800d530:	f241 0304 	movw	r3, #4100	; 0x1004
 800d534:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800d536:	2300      	movs	r3, #0
 800d538:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d53a:	2300      	movs	r3, #0
 800d53c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d53e:	f107 0314 	add.w	r3, r7, #20
 800d542:	4619      	mov	r1, r3
 800d544:	481c      	ldr	r0, [pc, #112]	; (800d5b8 <MX_GPIO_Init+0x190>)
 800d546:	f002 fe55 	bl	80101f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 800d54a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800d54e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800d550:	2300      	movs	r3, #0
 800d552:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d554:	2300      	movs	r3, #0
 800d556:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d558:	f107 0314 	add.w	r3, r7, #20
 800d55c:	4619      	mov	r1, r3
 800d55e:	4814      	ldr	r0, [pc, #80]	; (800d5b0 <MX_GPIO_Init+0x188>)
 800d560:	f002 fe48 	bl	80101f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800d564:	2304      	movs	r3, #4
 800d566:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800d568:	2301      	movs	r3, #1
 800d56a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d56c:	2300      	movs	r3, #0
 800d56e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d570:	2300      	movs	r3, #0
 800d572:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800d574:	f107 0314 	add.w	r3, r7, #20
 800d578:	4619      	mov	r1, r3
 800d57a:	480e      	ldr	r0, [pc, #56]	; (800d5b4 <MX_GPIO_Init+0x18c>)
 800d57c:	f002 fe3a 	bl	80101f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800d580:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d584:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800d586:	2301      	movs	r3, #1
 800d588:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d58a:	2300      	movs	r3, #0
 800d58c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d58e:	2300      	movs	r3, #0
 800d590:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d592:	f107 0314 	add.w	r3, r7, #20
 800d596:	4619      	mov	r1, r3
 800d598:	4807      	ldr	r0, [pc, #28]	; (800d5b8 <MX_GPIO_Init+0x190>)
 800d59a:	f002 fe2b 	bl	80101f4 <HAL_GPIO_Init>

}
 800d59e:	bf00      	nop
 800d5a0:	3728      	adds	r7, #40	; 0x28
 800d5a2:	46bd      	mov	sp, r7
 800d5a4:	bd80      	pop	{r7, pc}
 800d5a6:	bf00      	nop
 800d5a8:	40023800 	.word	0x40023800
 800d5ac:	40020800 	.word	0x40020800
 800d5b0:	40020000 	.word	0x40020000
 800d5b4:	40020c00 	.word	0x40020c00
 800d5b8:	40020400 	.word	0x40020400

0800d5bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800d5bc:	b480      	push	{r7}
 800d5be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800d5c0:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800d5c2:	e7fe      	b.n	800d5c2 <Error_Handler+0x6>

0800d5c4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800d5c4:	b580      	push	{r7, lr}
 800d5c6:	b082      	sub	sp, #8
 800d5c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800d5ca:	2300      	movs	r3, #0
 800d5cc:	607b      	str	r3, [r7, #4]
 800d5ce:	4b13      	ldr	r3, [pc, #76]	; (800d61c <HAL_MspInit+0x58>)
 800d5d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d5d2:	4a12      	ldr	r2, [pc, #72]	; (800d61c <HAL_MspInit+0x58>)
 800d5d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800d5d8:	6453      	str	r3, [r2, #68]	; 0x44
 800d5da:	4b10      	ldr	r3, [pc, #64]	; (800d61c <HAL_MspInit+0x58>)
 800d5dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d5de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d5e2:	607b      	str	r3, [r7, #4]
 800d5e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800d5e6:	2300      	movs	r3, #0
 800d5e8:	603b      	str	r3, [r7, #0]
 800d5ea:	4b0c      	ldr	r3, [pc, #48]	; (800d61c <HAL_MspInit+0x58>)
 800d5ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d5ee:	4a0b      	ldr	r2, [pc, #44]	; (800d61c <HAL_MspInit+0x58>)
 800d5f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d5f4:	6413      	str	r3, [r2, #64]	; 0x40
 800d5f6:	4b09      	ldr	r3, [pc, #36]	; (800d61c <HAL_MspInit+0x58>)
 800d5f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d5fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d5fe:	603b      	str	r3, [r7, #0]
 800d600:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* FLASH_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FLASH_IRQn, 0, 0);
 800d602:	2200      	movs	r2, #0
 800d604:	2100      	movs	r1, #0
 800d606:	2004      	movs	r0, #4
 800d608:	f001 ff1f 	bl	800f44a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FLASH_IRQn);
 800d60c:	2004      	movs	r0, #4
 800d60e:	f001 ff38 	bl	800f482 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800d612:	bf00      	nop
 800d614:	3708      	adds	r7, #8
 800d616:	46bd      	mov	sp, r7
 800d618:	bd80      	pop	{r7, pc}
 800d61a:	bf00      	nop
 800d61c:	40023800 	.word	0x40023800

0800d620 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800d620:	b580      	push	{r7, lr}
 800d622:	b08c      	sub	sp, #48	; 0x30
 800d624:	af00      	add	r7, sp, #0
 800d626:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d628:	f107 031c 	add.w	r3, r7, #28
 800d62c:	2200      	movs	r2, #0
 800d62e:	601a      	str	r2, [r3, #0]
 800d630:	605a      	str	r2, [r3, #4]
 800d632:	609a      	str	r2, [r3, #8]
 800d634:	60da      	str	r2, [r3, #12]
 800d636:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	681b      	ldr	r3, [r3, #0]
 800d63c:	4a73      	ldr	r2, [pc, #460]	; (800d80c <HAL_ADC_MspInit+0x1ec>)
 800d63e:	4293      	cmp	r3, r2
 800d640:	d17a      	bne.n	800d738 <HAL_ADC_MspInit+0x118>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800d642:	2300      	movs	r3, #0
 800d644:	61bb      	str	r3, [r7, #24]
 800d646:	4b72      	ldr	r3, [pc, #456]	; (800d810 <HAL_ADC_MspInit+0x1f0>)
 800d648:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d64a:	4a71      	ldr	r2, [pc, #452]	; (800d810 <HAL_ADC_MspInit+0x1f0>)
 800d64c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d650:	6453      	str	r3, [r2, #68]	; 0x44
 800d652:	4b6f      	ldr	r3, [pc, #444]	; (800d810 <HAL_ADC_MspInit+0x1f0>)
 800d654:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d656:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d65a:	61bb      	str	r3, [r7, #24]
 800d65c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800d65e:	2300      	movs	r3, #0
 800d660:	617b      	str	r3, [r7, #20]
 800d662:	4b6b      	ldr	r3, [pc, #428]	; (800d810 <HAL_ADC_MspInit+0x1f0>)
 800d664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d666:	4a6a      	ldr	r2, [pc, #424]	; (800d810 <HAL_ADC_MspInit+0x1f0>)
 800d668:	f043 0304 	orr.w	r3, r3, #4
 800d66c:	6313      	str	r3, [r2, #48]	; 0x30
 800d66e:	4b68      	ldr	r3, [pc, #416]	; (800d810 <HAL_ADC_MspInit+0x1f0>)
 800d670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d672:	f003 0304 	and.w	r3, r3, #4
 800d676:	617b      	str	r3, [r7, #20]
 800d678:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800d67a:	2300      	movs	r3, #0
 800d67c:	613b      	str	r3, [r7, #16]
 800d67e:	4b64      	ldr	r3, [pc, #400]	; (800d810 <HAL_ADC_MspInit+0x1f0>)
 800d680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d682:	4a63      	ldr	r2, [pc, #396]	; (800d810 <HAL_ADC_MspInit+0x1f0>)
 800d684:	f043 0302 	orr.w	r3, r3, #2
 800d688:	6313      	str	r3, [r2, #48]	; 0x30
 800d68a:	4b61      	ldr	r3, [pc, #388]	; (800d810 <HAL_ADC_MspInit+0x1f0>)
 800d68c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d68e:	f003 0302 	and.w	r3, r3, #2
 800d692:	613b      	str	r3, [r7, #16]
 800d694:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    PC4     ------> ADC1_IN14
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4;
 800d696:	2311      	movs	r3, #17
 800d698:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800d69a:	2303      	movs	r3, #3
 800d69c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d69e:	2300      	movs	r3, #0
 800d6a0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800d6a2:	f107 031c 	add.w	r3, r7, #28
 800d6a6:	4619      	mov	r1, r3
 800d6a8:	485a      	ldr	r0, [pc, #360]	; (800d814 <HAL_ADC_MspInit+0x1f4>)
 800d6aa:	f002 fda3 	bl	80101f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800d6ae:	2302      	movs	r3, #2
 800d6b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800d6b2:	2303      	movs	r3, #3
 800d6b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d6b6:	2300      	movs	r3, #0
 800d6b8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d6ba:	f107 031c 	add.w	r3, r7, #28
 800d6be:	4619      	mov	r1, r3
 800d6c0:	4855      	ldr	r0, [pc, #340]	; (800d818 <HAL_ADC_MspInit+0x1f8>)
 800d6c2:	f002 fd97 	bl	80101f4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800d6c6:	4b55      	ldr	r3, [pc, #340]	; (800d81c <HAL_ADC_MspInit+0x1fc>)
 800d6c8:	4a55      	ldr	r2, [pc, #340]	; (800d820 <HAL_ADC_MspInit+0x200>)
 800d6ca:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800d6cc:	4b53      	ldr	r3, [pc, #332]	; (800d81c <HAL_ADC_MspInit+0x1fc>)
 800d6ce:	2200      	movs	r2, #0
 800d6d0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800d6d2:	4b52      	ldr	r3, [pc, #328]	; (800d81c <HAL_ADC_MspInit+0x1fc>)
 800d6d4:	2200      	movs	r2, #0
 800d6d6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800d6d8:	4b50      	ldr	r3, [pc, #320]	; (800d81c <HAL_ADC_MspInit+0x1fc>)
 800d6da:	2200      	movs	r2, #0
 800d6dc:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800d6de:	4b4f      	ldr	r3, [pc, #316]	; (800d81c <HAL_ADC_MspInit+0x1fc>)
 800d6e0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800d6e4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800d6e6:	4b4d      	ldr	r3, [pc, #308]	; (800d81c <HAL_ADC_MspInit+0x1fc>)
 800d6e8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800d6ec:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800d6ee:	4b4b      	ldr	r3, [pc, #300]	; (800d81c <HAL_ADC_MspInit+0x1fc>)
 800d6f0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800d6f4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800d6f6:	4b49      	ldr	r3, [pc, #292]	; (800d81c <HAL_ADC_MspInit+0x1fc>)
 800d6f8:	f44f 7280 	mov.w	r2, #256	; 0x100
 800d6fc:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800d6fe:	4b47      	ldr	r3, [pc, #284]	; (800d81c <HAL_ADC_MspInit+0x1fc>)
 800d700:	2200      	movs	r2, #0
 800d702:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800d704:	4b45      	ldr	r3, [pc, #276]	; (800d81c <HAL_ADC_MspInit+0x1fc>)
 800d706:	2200      	movs	r2, #0
 800d708:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800d70a:	4844      	ldr	r0, [pc, #272]	; (800d81c <HAL_ADC_MspInit+0x1fc>)
 800d70c:	f001 fed4 	bl	800f4b8 <HAL_DMA_Init>
 800d710:	4603      	mov	r3, r0
 800d712:	2b00      	cmp	r3, #0
 800d714:	d001      	beq.n	800d71a <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 800d716:	f7ff ff51 	bl	800d5bc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800d71a:	687b      	ldr	r3, [r7, #4]
 800d71c:	4a3f      	ldr	r2, [pc, #252]	; (800d81c <HAL_ADC_MspInit+0x1fc>)
 800d71e:	639a      	str	r2, [r3, #56]	; 0x38
 800d720:	4a3e      	ldr	r2, [pc, #248]	; (800d81c <HAL_ADC_MspInit+0x1fc>)
 800d722:	687b      	ldr	r3, [r7, #4]
 800d724:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800d726:	2200      	movs	r2, #0
 800d728:	2100      	movs	r1, #0
 800d72a:	2012      	movs	r0, #18
 800d72c:	f001 fe8d 	bl	800f44a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800d730:	2012      	movs	r0, #18
 800d732:	f001 fea6 	bl	800f482 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800d736:	e065      	b.n	800d804 <HAL_ADC_MspInit+0x1e4>
  else if(hadc->Instance==ADC2)
 800d738:	687b      	ldr	r3, [r7, #4]
 800d73a:	681b      	ldr	r3, [r3, #0]
 800d73c:	4a39      	ldr	r2, [pc, #228]	; (800d824 <HAL_ADC_MspInit+0x204>)
 800d73e:	4293      	cmp	r3, r2
 800d740:	d160      	bne.n	800d804 <HAL_ADC_MspInit+0x1e4>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800d742:	2300      	movs	r3, #0
 800d744:	60fb      	str	r3, [r7, #12]
 800d746:	4b32      	ldr	r3, [pc, #200]	; (800d810 <HAL_ADC_MspInit+0x1f0>)
 800d748:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d74a:	4a31      	ldr	r2, [pc, #196]	; (800d810 <HAL_ADC_MspInit+0x1f0>)
 800d74c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800d750:	6453      	str	r3, [r2, #68]	; 0x44
 800d752:	4b2f      	ldr	r3, [pc, #188]	; (800d810 <HAL_ADC_MspInit+0x1f0>)
 800d754:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d756:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800d75a:	60fb      	str	r3, [r7, #12]
 800d75c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800d75e:	2300      	movs	r3, #0
 800d760:	60bb      	str	r3, [r7, #8]
 800d762:	4b2b      	ldr	r3, [pc, #172]	; (800d810 <HAL_ADC_MspInit+0x1f0>)
 800d764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d766:	4a2a      	ldr	r2, [pc, #168]	; (800d810 <HAL_ADC_MspInit+0x1f0>)
 800d768:	f043 0304 	orr.w	r3, r3, #4
 800d76c:	6313      	str	r3, [r2, #48]	; 0x30
 800d76e:	4b28      	ldr	r3, [pc, #160]	; (800d810 <HAL_ADC_MspInit+0x1f0>)
 800d770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d772:	f003 0304 	and.w	r3, r3, #4
 800d776:	60bb      	str	r3, [r7, #8]
 800d778:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 800d77a:	2322      	movs	r3, #34	; 0x22
 800d77c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800d77e:	2303      	movs	r3, #3
 800d780:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d782:	2300      	movs	r3, #0
 800d784:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800d786:	f107 031c 	add.w	r3, r7, #28
 800d78a:	4619      	mov	r1, r3
 800d78c:	4821      	ldr	r0, [pc, #132]	; (800d814 <HAL_ADC_MspInit+0x1f4>)
 800d78e:	f002 fd31 	bl	80101f4 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 800d792:	4b25      	ldr	r3, [pc, #148]	; (800d828 <HAL_ADC_MspInit+0x208>)
 800d794:	4a25      	ldr	r2, [pc, #148]	; (800d82c <HAL_ADC_MspInit+0x20c>)
 800d796:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 800d798:	4b23      	ldr	r3, [pc, #140]	; (800d828 <HAL_ADC_MspInit+0x208>)
 800d79a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800d79e:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800d7a0:	4b21      	ldr	r3, [pc, #132]	; (800d828 <HAL_ADC_MspInit+0x208>)
 800d7a2:	2200      	movs	r2, #0
 800d7a4:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800d7a6:	4b20      	ldr	r3, [pc, #128]	; (800d828 <HAL_ADC_MspInit+0x208>)
 800d7a8:	2200      	movs	r2, #0
 800d7aa:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800d7ac:	4b1e      	ldr	r3, [pc, #120]	; (800d828 <HAL_ADC_MspInit+0x208>)
 800d7ae:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800d7b2:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800d7b4:	4b1c      	ldr	r3, [pc, #112]	; (800d828 <HAL_ADC_MspInit+0x208>)
 800d7b6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800d7ba:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800d7bc:	4b1a      	ldr	r3, [pc, #104]	; (800d828 <HAL_ADC_MspInit+0x208>)
 800d7be:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800d7c2:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 800d7c4:	4b18      	ldr	r3, [pc, #96]	; (800d828 <HAL_ADC_MspInit+0x208>)
 800d7c6:	f44f 7280 	mov.w	r2, #256	; 0x100
 800d7ca:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 800d7cc:	4b16      	ldr	r3, [pc, #88]	; (800d828 <HAL_ADC_MspInit+0x208>)
 800d7ce:	2200      	movs	r2, #0
 800d7d0:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800d7d2:	4b15      	ldr	r3, [pc, #84]	; (800d828 <HAL_ADC_MspInit+0x208>)
 800d7d4:	2200      	movs	r2, #0
 800d7d6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800d7d8:	4813      	ldr	r0, [pc, #76]	; (800d828 <HAL_ADC_MspInit+0x208>)
 800d7da:	f001 fe6d 	bl	800f4b8 <HAL_DMA_Init>
 800d7de:	4603      	mov	r3, r0
 800d7e0:	2b00      	cmp	r3, #0
 800d7e2:	d001      	beq.n	800d7e8 <HAL_ADC_MspInit+0x1c8>
      Error_Handler();
 800d7e4:	f7ff feea 	bl	800d5bc <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	4a0f      	ldr	r2, [pc, #60]	; (800d828 <HAL_ADC_MspInit+0x208>)
 800d7ec:	639a      	str	r2, [r3, #56]	; 0x38
 800d7ee:	4a0e      	ldr	r2, [pc, #56]	; (800d828 <HAL_ADC_MspInit+0x208>)
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800d7f4:	2200      	movs	r2, #0
 800d7f6:	2100      	movs	r1, #0
 800d7f8:	2012      	movs	r0, #18
 800d7fa:	f001 fe26 	bl	800f44a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800d7fe:	2012      	movs	r0, #18
 800d800:	f001 fe3f 	bl	800f482 <HAL_NVIC_EnableIRQ>
}
 800d804:	bf00      	nop
 800d806:	3730      	adds	r7, #48	; 0x30
 800d808:	46bd      	mov	sp, r7
 800d80a:	bd80      	pop	{r7, pc}
 800d80c:	40012000 	.word	0x40012000
 800d810:	40023800 	.word	0x40023800
 800d814:	40020800 	.word	0x40020800
 800d818:	40020400 	.word	0x40020400
 800d81c:	200008e0 	.word	0x200008e0
 800d820:	40026410 	.word	0x40026410
 800d824:	40012100 	.word	0x40012100
 800d828:	200009c0 	.word	0x200009c0
 800d82c:	40026440 	.word	0x40026440

0800d830 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800d830:	b580      	push	{r7, lr}
 800d832:	b08a      	sub	sp, #40	; 0x28
 800d834:	af00      	add	r7, sp, #0
 800d836:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d838:	f107 0314 	add.w	r3, r7, #20
 800d83c:	2200      	movs	r2, #0
 800d83e:	601a      	str	r2, [r3, #0]
 800d840:	605a      	str	r2, [r3, #4]
 800d842:	609a      	str	r2, [r3, #8]
 800d844:	60da      	str	r2, [r3, #12]
 800d846:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 800d848:	687b      	ldr	r3, [r7, #4]
 800d84a:	681b      	ldr	r3, [r3, #0]
 800d84c:	4a1d      	ldr	r2, [pc, #116]	; (800d8c4 <HAL_SPI_MspInit+0x94>)
 800d84e:	4293      	cmp	r3, r2
 800d850:	d134      	bne.n	800d8bc <HAL_SPI_MspInit+0x8c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800d852:	2300      	movs	r3, #0
 800d854:	613b      	str	r3, [r7, #16]
 800d856:	4b1c      	ldr	r3, [pc, #112]	; (800d8c8 <HAL_SPI_MspInit+0x98>)
 800d858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d85a:	4a1b      	ldr	r2, [pc, #108]	; (800d8c8 <HAL_SPI_MspInit+0x98>)
 800d85c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800d860:	6413      	str	r3, [r2, #64]	; 0x40
 800d862:	4b19      	ldr	r3, [pc, #100]	; (800d8c8 <HAL_SPI_MspInit+0x98>)
 800d864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d866:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800d86a:	613b      	str	r3, [r7, #16]
 800d86c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800d86e:	2300      	movs	r3, #0
 800d870:	60fb      	str	r3, [r7, #12]
 800d872:	4b15      	ldr	r3, [pc, #84]	; (800d8c8 <HAL_SPI_MspInit+0x98>)
 800d874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d876:	4a14      	ldr	r2, [pc, #80]	; (800d8c8 <HAL_SPI_MspInit+0x98>)
 800d878:	f043 0304 	orr.w	r3, r3, #4
 800d87c:	6313      	str	r3, [r2, #48]	; 0x30
 800d87e:	4b12      	ldr	r3, [pc, #72]	; (800d8c8 <HAL_SPI_MspInit+0x98>)
 800d880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d882:	f003 0304 	and.w	r3, r3, #4
 800d886:	60fb      	str	r3, [r7, #12]
 800d888:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800d88a:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800d88e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d890:	2302      	movs	r3, #2
 800d892:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d894:	2300      	movs	r3, #0
 800d896:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d898:	2303      	movs	r3, #3
 800d89a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800d89c:	2306      	movs	r3, #6
 800d89e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800d8a0:	f107 0314 	add.w	r3, r7, #20
 800d8a4:	4619      	mov	r1, r3
 800d8a6:	4809      	ldr	r0, [pc, #36]	; (800d8cc <HAL_SPI_MspInit+0x9c>)
 800d8a8:	f002 fca4 	bl	80101f4 <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 800d8ac:	2200      	movs	r2, #0
 800d8ae:	2100      	movs	r1, #0
 800d8b0:	2033      	movs	r0, #51	; 0x33
 800d8b2:	f001 fdca 	bl	800f44a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 800d8b6:	2033      	movs	r0, #51	; 0x33
 800d8b8:	f001 fde3 	bl	800f482 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800d8bc:	bf00      	nop
 800d8be:	3728      	adds	r7, #40	; 0x28
 800d8c0:	46bd      	mov	sp, r7
 800d8c2:	bd80      	pop	{r7, pc}
 800d8c4:	40003c00 	.word	0x40003c00
 800d8c8:	40023800 	.word	0x40023800
 800d8cc:	40020800 	.word	0x40020800

0800d8d0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800d8d0:	b580      	push	{r7, lr}
 800d8d2:	b086      	sub	sp, #24
 800d8d4:	af00      	add	r7, sp, #0
 800d8d6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800d8d8:	687b      	ldr	r3, [r7, #4]
 800d8da:	681b      	ldr	r3, [r3, #0]
 800d8dc:	4a44      	ldr	r2, [pc, #272]	; (800d9f0 <HAL_TIM_Base_MspInit+0x120>)
 800d8de:	4293      	cmp	r3, r2
 800d8e0:	d11e      	bne.n	800d920 <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800d8e2:	2300      	movs	r3, #0
 800d8e4:	617b      	str	r3, [r7, #20]
 800d8e6:	4b43      	ldr	r3, [pc, #268]	; (800d9f4 <HAL_TIM_Base_MspInit+0x124>)
 800d8e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d8ea:	4a42      	ldr	r2, [pc, #264]	; (800d9f4 <HAL_TIM_Base_MspInit+0x124>)
 800d8ec:	f043 0301 	orr.w	r3, r3, #1
 800d8f0:	6453      	str	r3, [r2, #68]	; 0x44
 800d8f2:	4b40      	ldr	r3, [pc, #256]	; (800d9f4 <HAL_TIM_Base_MspInit+0x124>)
 800d8f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d8f6:	f003 0301 	and.w	r3, r3, #1
 800d8fa:	617b      	str	r3, [r7, #20]
 800d8fc:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 800d8fe:	2200      	movs	r2, #0
 800d900:	2100      	movs	r1, #0
 800d902:	2018      	movs	r0, #24
 800d904:	f001 fda1 	bl	800f44a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 800d908:	2018      	movs	r0, #24
 800d90a:	f001 fdba 	bl	800f482 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 1, 0);
 800d90e:	2200      	movs	r2, #0
 800d910:	2101      	movs	r1, #1
 800d912:	2019      	movs	r0, #25
 800d914:	f001 fd99 	bl	800f44a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800d918:	2019      	movs	r0, #25
 800d91a:	f001 fdb2 	bl	800f482 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 800d91e:	e062      	b.n	800d9e6 <HAL_TIM_Base_MspInit+0x116>
  else if(htim_base->Instance==TIM2)
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	681b      	ldr	r3, [r3, #0]
 800d924:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d928:	d116      	bne.n	800d958 <HAL_TIM_Base_MspInit+0x88>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800d92a:	2300      	movs	r3, #0
 800d92c:	613b      	str	r3, [r7, #16]
 800d92e:	4b31      	ldr	r3, [pc, #196]	; (800d9f4 <HAL_TIM_Base_MspInit+0x124>)
 800d930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d932:	4a30      	ldr	r2, [pc, #192]	; (800d9f4 <HAL_TIM_Base_MspInit+0x124>)
 800d934:	f043 0301 	orr.w	r3, r3, #1
 800d938:	6413      	str	r3, [r2, #64]	; 0x40
 800d93a:	4b2e      	ldr	r3, [pc, #184]	; (800d9f4 <HAL_TIM_Base_MspInit+0x124>)
 800d93c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d93e:	f003 0301 	and.w	r3, r3, #1
 800d942:	613b      	str	r3, [r7, #16]
 800d944:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800d946:	2200      	movs	r2, #0
 800d948:	2100      	movs	r1, #0
 800d94a:	201c      	movs	r0, #28
 800d94c:	f001 fd7d 	bl	800f44a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800d950:	201c      	movs	r0, #28
 800d952:	f001 fd96 	bl	800f482 <HAL_NVIC_EnableIRQ>
}
 800d956:	e046      	b.n	800d9e6 <HAL_TIM_Base_MspInit+0x116>
  else if(htim_base->Instance==TIM5)
 800d958:	687b      	ldr	r3, [r7, #4]
 800d95a:	681b      	ldr	r3, [r3, #0]
 800d95c:	4a26      	ldr	r2, [pc, #152]	; (800d9f8 <HAL_TIM_Base_MspInit+0x128>)
 800d95e:	4293      	cmp	r3, r2
 800d960:	d116      	bne.n	800d990 <HAL_TIM_Base_MspInit+0xc0>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800d962:	2300      	movs	r3, #0
 800d964:	60fb      	str	r3, [r7, #12]
 800d966:	4b23      	ldr	r3, [pc, #140]	; (800d9f4 <HAL_TIM_Base_MspInit+0x124>)
 800d968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d96a:	4a22      	ldr	r2, [pc, #136]	; (800d9f4 <HAL_TIM_Base_MspInit+0x124>)
 800d96c:	f043 0308 	orr.w	r3, r3, #8
 800d970:	6413      	str	r3, [r2, #64]	; 0x40
 800d972:	4b20      	ldr	r3, [pc, #128]	; (800d9f4 <HAL_TIM_Base_MspInit+0x124>)
 800d974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d976:	f003 0308 	and.w	r3, r3, #8
 800d97a:	60fb      	str	r3, [r7, #12]
 800d97c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 800d97e:	2200      	movs	r2, #0
 800d980:	2100      	movs	r1, #0
 800d982:	2032      	movs	r0, #50	; 0x32
 800d984:	f001 fd61 	bl	800f44a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 800d988:	2032      	movs	r0, #50	; 0x32
 800d98a:	f001 fd7a 	bl	800f482 <HAL_NVIC_EnableIRQ>
}
 800d98e:	e02a      	b.n	800d9e6 <HAL_TIM_Base_MspInit+0x116>
  else if(htim_base->Instance==TIM8)
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	681b      	ldr	r3, [r3, #0]
 800d994:	4a19      	ldr	r2, [pc, #100]	; (800d9fc <HAL_TIM_Base_MspInit+0x12c>)
 800d996:	4293      	cmp	r3, r2
 800d998:	d125      	bne.n	800d9e6 <HAL_TIM_Base_MspInit+0x116>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800d99a:	2300      	movs	r3, #0
 800d99c:	60bb      	str	r3, [r7, #8]
 800d99e:	4b15      	ldr	r3, [pc, #84]	; (800d9f4 <HAL_TIM_Base_MspInit+0x124>)
 800d9a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d9a2:	4a14      	ldr	r2, [pc, #80]	; (800d9f4 <HAL_TIM_Base_MspInit+0x124>)
 800d9a4:	f043 0302 	orr.w	r3, r3, #2
 800d9a8:	6453      	str	r3, [r2, #68]	; 0x44
 800d9aa:	4b12      	ldr	r3, [pc, #72]	; (800d9f4 <HAL_TIM_Base_MspInit+0x124>)
 800d9ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d9ae:	f003 0302 	and.w	r3, r3, #2
 800d9b2:	60bb      	str	r3, [r7, #8]
 800d9b4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 2, 0);
 800d9b6:	2200      	movs	r2, #0
 800d9b8:	2102      	movs	r1, #2
 800d9ba:	202c      	movs	r0, #44	; 0x2c
 800d9bc:	f001 fd45 	bl	800f44a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 800d9c0:	202c      	movs	r0, #44	; 0x2c
 800d9c2:	f001 fd5e 	bl	800f482 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 800d9c6:	2200      	movs	r2, #0
 800d9c8:	2100      	movs	r1, #0
 800d9ca:	202d      	movs	r0, #45	; 0x2d
 800d9cc:	f001 fd3d 	bl	800f44a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 800d9d0:	202d      	movs	r0, #45	; 0x2d
 800d9d2:	f001 fd56 	bl	800f482 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 0, 0);
 800d9d6:	2200      	movs	r2, #0
 800d9d8:	2100      	movs	r1, #0
 800d9da:	202e      	movs	r0, #46	; 0x2e
 800d9dc:	f001 fd35 	bl	800f44a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 800d9e0:	202e      	movs	r0, #46	; 0x2e
 800d9e2:	f001 fd4e 	bl	800f482 <HAL_NVIC_EnableIRQ>
}
 800d9e6:	bf00      	nop
 800d9e8:	3718      	adds	r7, #24
 800d9ea:	46bd      	mov	sp, r7
 800d9ec:	bd80      	pop	{r7, pc}
 800d9ee:	bf00      	nop
 800d9f0:	40010000 	.word	0x40010000
 800d9f4:	40023800 	.word	0x40023800
 800d9f8:	40000c00 	.word	0x40000c00
 800d9fc:	40010400 	.word	0x40010400

0800da00 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800da00:	b580      	push	{r7, lr}
 800da02:	b08c      	sub	sp, #48	; 0x30
 800da04:	af00      	add	r7, sp, #0
 800da06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800da08:	f107 031c 	add.w	r3, r7, #28
 800da0c:	2200      	movs	r2, #0
 800da0e:	601a      	str	r2, [r3, #0]
 800da10:	605a      	str	r2, [r3, #4]
 800da12:	609a      	str	r2, [r3, #8]
 800da14:	60da      	str	r2, [r3, #12]
 800da16:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 800da18:	687b      	ldr	r3, [r7, #4]
 800da1a:	681b      	ldr	r3, [r3, #0]
 800da1c:	4a3a      	ldr	r2, [pc, #232]	; (800db08 <HAL_TIM_Encoder_MspInit+0x108>)
 800da1e:	4293      	cmp	r3, r2
 800da20:	d134      	bne.n	800da8c <HAL_TIM_Encoder_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800da22:	2300      	movs	r3, #0
 800da24:	61bb      	str	r3, [r7, #24]
 800da26:	4b39      	ldr	r3, [pc, #228]	; (800db0c <HAL_TIM_Encoder_MspInit+0x10c>)
 800da28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800da2a:	4a38      	ldr	r2, [pc, #224]	; (800db0c <HAL_TIM_Encoder_MspInit+0x10c>)
 800da2c:	f043 0302 	orr.w	r3, r3, #2
 800da30:	6413      	str	r3, [r2, #64]	; 0x40
 800da32:	4b36      	ldr	r3, [pc, #216]	; (800db0c <HAL_TIM_Encoder_MspInit+0x10c>)
 800da34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800da36:	f003 0302 	and.w	r3, r3, #2
 800da3a:	61bb      	str	r3, [r7, #24]
 800da3c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800da3e:	2300      	movs	r3, #0
 800da40:	617b      	str	r3, [r7, #20]
 800da42:	4b32      	ldr	r3, [pc, #200]	; (800db0c <HAL_TIM_Encoder_MspInit+0x10c>)
 800da44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800da46:	4a31      	ldr	r2, [pc, #196]	; (800db0c <HAL_TIM_Encoder_MspInit+0x10c>)
 800da48:	f043 0301 	orr.w	r3, r3, #1
 800da4c:	6313      	str	r3, [r2, #48]	; 0x30
 800da4e:	4b2f      	ldr	r3, [pc, #188]	; (800db0c <HAL_TIM_Encoder_MspInit+0x10c>)
 800da50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800da52:	f003 0301 	and.w	r3, r3, #1
 800da56:	617b      	str	r3, [r7, #20]
 800da58:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800da5a:	23c0      	movs	r3, #192	; 0xc0
 800da5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800da5e:	2302      	movs	r3, #2
 800da60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800da62:	2300      	movs	r3, #0
 800da64:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800da66:	2300      	movs	r3, #0
 800da68:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800da6a:	2302      	movs	r3, #2
 800da6c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800da6e:	f107 031c 	add.w	r3, r7, #28
 800da72:	4619      	mov	r1, r3
 800da74:	4826      	ldr	r0, [pc, #152]	; (800db10 <HAL_TIM_Encoder_MspInit+0x110>)
 800da76:	f002 fbbd 	bl	80101f4 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800da7a:	2200      	movs	r2, #0
 800da7c:	2100      	movs	r1, #0
 800da7e:	201d      	movs	r0, #29
 800da80:	f001 fce3 	bl	800f44a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800da84:	201d      	movs	r0, #29
 800da86:	f001 fcfc 	bl	800f482 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800da8a:	e038      	b.n	800dafe <HAL_TIM_Encoder_MspInit+0xfe>
  else if(htim_encoder->Instance==TIM4)
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	681b      	ldr	r3, [r3, #0]
 800da90:	4a20      	ldr	r2, [pc, #128]	; (800db14 <HAL_TIM_Encoder_MspInit+0x114>)
 800da92:	4293      	cmp	r3, r2
 800da94:	d133      	bne.n	800dafe <HAL_TIM_Encoder_MspInit+0xfe>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800da96:	2300      	movs	r3, #0
 800da98:	613b      	str	r3, [r7, #16]
 800da9a:	4b1c      	ldr	r3, [pc, #112]	; (800db0c <HAL_TIM_Encoder_MspInit+0x10c>)
 800da9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800da9e:	4a1b      	ldr	r2, [pc, #108]	; (800db0c <HAL_TIM_Encoder_MspInit+0x10c>)
 800daa0:	f043 0304 	orr.w	r3, r3, #4
 800daa4:	6413      	str	r3, [r2, #64]	; 0x40
 800daa6:	4b19      	ldr	r3, [pc, #100]	; (800db0c <HAL_TIM_Encoder_MspInit+0x10c>)
 800daa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800daaa:	f003 0304 	and.w	r3, r3, #4
 800daae:	613b      	str	r3, [r7, #16]
 800dab0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800dab2:	2300      	movs	r3, #0
 800dab4:	60fb      	str	r3, [r7, #12]
 800dab6:	4b15      	ldr	r3, [pc, #84]	; (800db0c <HAL_TIM_Encoder_MspInit+0x10c>)
 800dab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800daba:	4a14      	ldr	r2, [pc, #80]	; (800db0c <HAL_TIM_Encoder_MspInit+0x10c>)
 800dabc:	f043 0302 	orr.w	r3, r3, #2
 800dac0:	6313      	str	r3, [r2, #48]	; 0x30
 800dac2:	4b12      	ldr	r3, [pc, #72]	; (800db0c <HAL_TIM_Encoder_MspInit+0x10c>)
 800dac4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dac6:	f003 0302 	and.w	r3, r3, #2
 800daca:	60fb      	str	r3, [r7, #12]
 800dacc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800dace:	23c0      	movs	r3, #192	; 0xc0
 800dad0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800dad2:	2302      	movs	r3, #2
 800dad4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800dad6:	2300      	movs	r3, #0
 800dad8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800dada:	2300      	movs	r3, #0
 800dadc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800dade:	2302      	movs	r3, #2
 800dae0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800dae2:	f107 031c 	add.w	r3, r7, #28
 800dae6:	4619      	mov	r1, r3
 800dae8:	480b      	ldr	r0, [pc, #44]	; (800db18 <HAL_TIM_Encoder_MspInit+0x118>)
 800daea:	f002 fb83 	bl	80101f4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800daee:	2200      	movs	r2, #0
 800daf0:	2100      	movs	r1, #0
 800daf2:	201e      	movs	r0, #30
 800daf4:	f001 fca9 	bl	800f44a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800daf8:	201e      	movs	r0, #30
 800dafa:	f001 fcc2 	bl	800f482 <HAL_NVIC_EnableIRQ>
}
 800dafe:	bf00      	nop
 800db00:	3730      	adds	r7, #48	; 0x30
 800db02:	46bd      	mov	sp, r7
 800db04:	bd80      	pop	{r7, pc}
 800db06:	bf00      	nop
 800db08:	40000400 	.word	0x40000400
 800db0c:	40023800 	.word	0x40023800
 800db10:	40020000 	.word	0x40020000
 800db14:	40000800 	.word	0x40000800
 800db18:	40020400 	.word	0x40020400

0800db1c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800db1c:	b580      	push	{r7, lr}
 800db1e:	b08c      	sub	sp, #48	; 0x30
 800db20:	af00      	add	r7, sp, #0
 800db22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800db24:	f107 031c 	add.w	r3, r7, #28
 800db28:	2200      	movs	r2, #0
 800db2a:	601a      	str	r2, [r3, #0]
 800db2c:	605a      	str	r2, [r3, #4]
 800db2e:	609a      	str	r2, [r3, #8]
 800db30:	60da      	str	r2, [r3, #12]
 800db32:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	681b      	ldr	r3, [r3, #0]
 800db38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800db3c:	d11e      	bne.n	800db7c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800db3e:	2300      	movs	r3, #0
 800db40:	61bb      	str	r3, [r7, #24]
 800db42:	4b43      	ldr	r3, [pc, #268]	; (800dc50 <HAL_TIM_MspPostInit+0x134>)
 800db44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800db46:	4a42      	ldr	r2, [pc, #264]	; (800dc50 <HAL_TIM_MspPostInit+0x134>)
 800db48:	f043 0301 	orr.w	r3, r3, #1
 800db4c:	6313      	str	r3, [r2, #48]	; 0x30
 800db4e:	4b40      	ldr	r3, [pc, #256]	; (800dc50 <HAL_TIM_MspPostInit+0x134>)
 800db50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800db52:	f003 0301 	and.w	r3, r3, #1
 800db56:	61bb      	str	r3, [r7, #24]
 800db58:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800db5a:	2308      	movs	r3, #8
 800db5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800db5e:	2302      	movs	r3, #2
 800db60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800db62:	2300      	movs	r3, #0
 800db64:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800db66:	2303      	movs	r3, #3
 800db68:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800db6a:	2301      	movs	r3, #1
 800db6c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800db6e:	f107 031c 	add.w	r3, r7, #28
 800db72:	4619      	mov	r1, r3
 800db74:	4837      	ldr	r0, [pc, #220]	; (800dc54 <HAL_TIM_MspPostInit+0x138>)
 800db76:	f002 fb3d 	bl	80101f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 800db7a:	e064      	b.n	800dc46 <HAL_TIM_MspPostInit+0x12a>
  else if(htim->Instance==TIM5)
 800db7c:	687b      	ldr	r3, [r7, #4]
 800db7e:	681b      	ldr	r3, [r3, #0]
 800db80:	4a35      	ldr	r2, [pc, #212]	; (800dc58 <HAL_TIM_MspPostInit+0x13c>)
 800db82:	4293      	cmp	r3, r2
 800db84:	d11e      	bne.n	800dbc4 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800db86:	2300      	movs	r3, #0
 800db88:	617b      	str	r3, [r7, #20]
 800db8a:	4b31      	ldr	r3, [pc, #196]	; (800dc50 <HAL_TIM_MspPostInit+0x134>)
 800db8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800db8e:	4a30      	ldr	r2, [pc, #192]	; (800dc50 <HAL_TIM_MspPostInit+0x134>)
 800db90:	f043 0301 	orr.w	r3, r3, #1
 800db94:	6313      	str	r3, [r2, #48]	; 0x30
 800db96:	4b2e      	ldr	r3, [pc, #184]	; (800dc50 <HAL_TIM_MspPostInit+0x134>)
 800db98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800db9a:	f003 0301 	and.w	r3, r3, #1
 800db9e:	617b      	str	r3, [r7, #20]
 800dba0:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800dba2:	2302      	movs	r3, #2
 800dba4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800dba6:	2302      	movs	r3, #2
 800dba8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800dbaa:	2300      	movs	r3, #0
 800dbac:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800dbae:	2300      	movs	r3, #0
 800dbb0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800dbb2:	2302      	movs	r3, #2
 800dbb4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800dbb6:	f107 031c 	add.w	r3, r7, #28
 800dbba:	4619      	mov	r1, r3
 800dbbc:	4825      	ldr	r0, [pc, #148]	; (800dc54 <HAL_TIM_MspPostInit+0x138>)
 800dbbe:	f002 fb19 	bl	80101f4 <HAL_GPIO_Init>
}
 800dbc2:	e040      	b.n	800dc46 <HAL_TIM_MspPostInit+0x12a>
  else if(htim->Instance==TIM8)
 800dbc4:	687b      	ldr	r3, [r7, #4]
 800dbc6:	681b      	ldr	r3, [r3, #0]
 800dbc8:	4a24      	ldr	r2, [pc, #144]	; (800dc5c <HAL_TIM_MspPostInit+0x140>)
 800dbca:	4293      	cmp	r3, r2
 800dbcc:	d13b      	bne.n	800dc46 <HAL_TIM_MspPostInit+0x12a>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800dbce:	2300      	movs	r3, #0
 800dbd0:	613b      	str	r3, [r7, #16]
 800dbd2:	4b1f      	ldr	r3, [pc, #124]	; (800dc50 <HAL_TIM_MspPostInit+0x134>)
 800dbd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dbd6:	4a1e      	ldr	r2, [pc, #120]	; (800dc50 <HAL_TIM_MspPostInit+0x134>)
 800dbd8:	f043 0301 	orr.w	r3, r3, #1
 800dbdc:	6313      	str	r3, [r2, #48]	; 0x30
 800dbde:	4b1c      	ldr	r3, [pc, #112]	; (800dc50 <HAL_TIM_MspPostInit+0x134>)
 800dbe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dbe2:	f003 0301 	and.w	r3, r3, #1
 800dbe6:	613b      	str	r3, [r7, #16]
 800dbe8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800dbea:	2300      	movs	r3, #0
 800dbec:	60fb      	str	r3, [r7, #12]
 800dbee:	4b18      	ldr	r3, [pc, #96]	; (800dc50 <HAL_TIM_MspPostInit+0x134>)
 800dbf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dbf2:	4a17      	ldr	r2, [pc, #92]	; (800dc50 <HAL_TIM_MspPostInit+0x134>)
 800dbf4:	f043 0304 	orr.w	r3, r3, #4
 800dbf8:	6313      	str	r3, [r2, #48]	; 0x30
 800dbfa:	4b15      	ldr	r3, [pc, #84]	; (800dc50 <HAL_TIM_MspPostInit+0x134>)
 800dbfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dbfe:	f003 0304 	and.w	r3, r3, #4
 800dc02:	60fb      	str	r3, [r7, #12]
 800dc04:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800dc06:	2320      	movs	r3, #32
 800dc08:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800dc0a:	2302      	movs	r3, #2
 800dc0c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800dc0e:	2300      	movs	r3, #0
 800dc10:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800dc12:	2300      	movs	r3, #0
 800dc14:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800dc16:	2303      	movs	r3, #3
 800dc18:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800dc1a:	f107 031c 	add.w	r3, r7, #28
 800dc1e:	4619      	mov	r1, r3
 800dc20:	480c      	ldr	r0, [pc, #48]	; (800dc54 <HAL_TIM_MspPostInit+0x138>)
 800dc22:	f002 fae7 	bl	80101f4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800dc26:	2340      	movs	r3, #64	; 0x40
 800dc28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800dc2a:	2302      	movs	r3, #2
 800dc2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800dc2e:	2300      	movs	r3, #0
 800dc30:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800dc32:	2300      	movs	r3, #0
 800dc34:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800dc36:	2303      	movs	r3, #3
 800dc38:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800dc3a:	f107 031c 	add.w	r3, r7, #28
 800dc3e:	4619      	mov	r1, r3
 800dc40:	4807      	ldr	r0, [pc, #28]	; (800dc60 <HAL_TIM_MspPostInit+0x144>)
 800dc42:	f002 fad7 	bl	80101f4 <HAL_GPIO_Init>
}
 800dc46:	bf00      	nop
 800dc48:	3730      	adds	r7, #48	; 0x30
 800dc4a:	46bd      	mov	sp, r7
 800dc4c:	bd80      	pop	{r7, pc}
 800dc4e:	bf00      	nop
 800dc50:	40023800 	.word	0x40023800
 800dc54:	40020000 	.word	0x40020000
 800dc58:	40000c00 	.word	0x40000c00
 800dc5c:	40010400 	.word	0x40010400
 800dc60:	40020800 	.word	0x40020800

0800dc64 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800dc64:	b580      	push	{r7, lr}
 800dc66:	b08a      	sub	sp, #40	; 0x28
 800dc68:	af00      	add	r7, sp, #0
 800dc6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800dc6c:	f107 0314 	add.w	r3, r7, #20
 800dc70:	2200      	movs	r2, #0
 800dc72:	601a      	str	r2, [r3, #0]
 800dc74:	605a      	str	r2, [r3, #4]
 800dc76:	609a      	str	r2, [r3, #8]
 800dc78:	60da      	str	r2, [r3, #12]
 800dc7a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800dc7c:	687b      	ldr	r3, [r7, #4]
 800dc7e:	681b      	ldr	r3, [r3, #0]
 800dc80:	4a19      	ldr	r2, [pc, #100]	; (800dce8 <HAL_UART_MspInit+0x84>)
 800dc82:	4293      	cmp	r3, r2
 800dc84:	d12c      	bne.n	800dce0 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800dc86:	2300      	movs	r3, #0
 800dc88:	613b      	str	r3, [r7, #16]
 800dc8a:	4b18      	ldr	r3, [pc, #96]	; (800dcec <HAL_UART_MspInit+0x88>)
 800dc8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dc8e:	4a17      	ldr	r2, [pc, #92]	; (800dcec <HAL_UART_MspInit+0x88>)
 800dc90:	f043 0310 	orr.w	r3, r3, #16
 800dc94:	6453      	str	r3, [r2, #68]	; 0x44
 800dc96:	4b15      	ldr	r3, [pc, #84]	; (800dcec <HAL_UART_MspInit+0x88>)
 800dc98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dc9a:	f003 0310 	and.w	r3, r3, #16
 800dc9e:	613b      	str	r3, [r7, #16]
 800dca0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800dca2:	2300      	movs	r3, #0
 800dca4:	60fb      	str	r3, [r7, #12]
 800dca6:	4b11      	ldr	r3, [pc, #68]	; (800dcec <HAL_UART_MspInit+0x88>)
 800dca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dcaa:	4a10      	ldr	r2, [pc, #64]	; (800dcec <HAL_UART_MspInit+0x88>)
 800dcac:	f043 0301 	orr.w	r3, r3, #1
 800dcb0:	6313      	str	r3, [r2, #48]	; 0x30
 800dcb2:	4b0e      	ldr	r3, [pc, #56]	; (800dcec <HAL_UART_MspInit+0x88>)
 800dcb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dcb6:	f003 0301 	and.w	r3, r3, #1
 800dcba:	60fb      	str	r3, [r7, #12]
 800dcbc:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800dcbe:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800dcc2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800dcc4:	2302      	movs	r3, #2
 800dcc6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800dcc8:	2300      	movs	r3, #0
 800dcca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800dccc:	2303      	movs	r3, #3
 800dcce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800dcd0:	2307      	movs	r3, #7
 800dcd2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800dcd4:	f107 0314 	add.w	r3, r7, #20
 800dcd8:	4619      	mov	r1, r3
 800dcda:	4805      	ldr	r0, [pc, #20]	; (800dcf0 <HAL_UART_MspInit+0x8c>)
 800dcdc:	f002 fa8a 	bl	80101f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800dce0:	bf00      	nop
 800dce2:	3728      	adds	r7, #40	; 0x28
 800dce4:	46bd      	mov	sp, r7
 800dce6:	bd80      	pop	{r7, pc}
 800dce8:	40011000 	.word	0x40011000
 800dcec:	40023800 	.word	0x40023800
 800dcf0:	40020000 	.word	0x40020000

0800dcf4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800dcf4:	b480      	push	{r7}
 800dcf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800dcf8:	e7fe      	b.n	800dcf8 <NMI_Handler+0x4>

0800dcfa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800dcfa:	b480      	push	{r7}
 800dcfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800dcfe:	e7fe      	b.n	800dcfe <HardFault_Handler+0x4>

0800dd00 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800dd00:	b480      	push	{r7}
 800dd02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800dd04:	e7fe      	b.n	800dd04 <MemManage_Handler+0x4>

0800dd06 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800dd06:	b480      	push	{r7}
 800dd08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800dd0a:	e7fe      	b.n	800dd0a <BusFault_Handler+0x4>

0800dd0c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800dd0c:	b480      	push	{r7}
 800dd0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800dd10:	e7fe      	b.n	800dd10 <UsageFault_Handler+0x4>

0800dd12 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800dd12:	b480      	push	{r7}
 800dd14:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800dd16:	bf00      	nop
 800dd18:	46bd      	mov	sp, r7
 800dd1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd1e:	4770      	bx	lr

0800dd20 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800dd20:	b480      	push	{r7}
 800dd22:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800dd24:	bf00      	nop
 800dd26:	46bd      	mov	sp, r7
 800dd28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd2c:	4770      	bx	lr

0800dd2e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800dd2e:	b480      	push	{r7}
 800dd30:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800dd32:	bf00      	nop
 800dd34:	46bd      	mov	sp, r7
 800dd36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd3a:	4770      	bx	lr

0800dd3c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800dd3c:	b580      	push	{r7, lr}
 800dd3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800dd40:	f000 fcd4 	bl	800e6ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800dd44:	bf00      	nop
 800dd46:	bd80      	pop	{r7, pc}

0800dd48 <FLASH_IRQHandler>:

/**
  * @brief This function handles Flash global interrupt.
  */
void FLASH_IRQHandler(void)
{
 800dd48:	b580      	push	{r7, lr}
 800dd4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FLASH_IRQn 0 */

  /* USER CODE END FLASH_IRQn 0 */
  HAL_FLASH_IRQHandler();
 800dd4c:	f001 ffb4 	bl	800fcb8 <HAL_FLASH_IRQHandler>
  /* USER CODE BEGIN FLASH_IRQn 1 */

  /* USER CODE END FLASH_IRQn 1 */
}
 800dd50:	bf00      	nop
 800dd52:	bd80      	pop	{r7, pc}

0800dd54 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 800dd54:	b580      	push	{r7, lr}
 800dd56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800dd58:	4803      	ldr	r0, [pc, #12]	; (800dd68 <ADC_IRQHandler+0x14>)
 800dd5a:	f000 fd4c 	bl	800e7f6 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 800dd5e:	4803      	ldr	r0, [pc, #12]	; (800dd6c <ADC_IRQHandler+0x18>)
 800dd60:	f000 fd49 	bl	800e7f6 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800dd64:	bf00      	nop
 800dd66:	bd80      	pop	{r7, pc}
 800dd68:	20000858 	.word	0x20000858
 800dd6c:	20000738 	.word	0x20000738

0800dd70 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 800dd70:	b580      	push	{r7, lr}
 800dd72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800dd74:	4802      	ldr	r0, [pc, #8]	; (800dd80 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 800dd76:	f004 fa71 	bl	801225c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 800dd7a:	bf00      	nop
 800dd7c:	bd80      	pop	{r7, pc}
 800dd7e:	bf00      	nop
 800dd80:	20000940 	.word	0x20000940

0800dd84 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800dd84:	b580      	push	{r7, lr}
 800dd86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800dd88:	4802      	ldr	r0, [pc, #8]	; (800dd94 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800dd8a:	f004 fa67 	bl	801225c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800dd8e:	bf00      	nop
 800dd90:	bd80      	pop	{r7, pc}
 800dd92:	bf00      	nop
 800dd94:	20000940 	.word	0x20000940

0800dd98 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800dd98:	b580      	push	{r7, lr}
 800dd9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800dd9c:	4802      	ldr	r0, [pc, #8]	; (800dda8 <TIM2_IRQHandler+0x10>)
 800dd9e:	f004 fa5d 	bl	801225c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800dda2:	bf00      	nop
 800dda4:	bd80      	pop	{r7, pc}
 800dda6:	bf00      	nop
 800dda8:	20000980 	.word	0x20000980

0800ddac <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800ddac:	b580      	push	{r7, lr}
 800ddae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800ddb0:	4802      	ldr	r0, [pc, #8]	; (800ddbc <TIM3_IRQHandler+0x10>)
 800ddb2:	f004 fa53 	bl	801225c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800ddb6:	bf00      	nop
 800ddb8:	bd80      	pop	{r7, pc}
 800ddba:	bf00      	nop
 800ddbc:	200007c0 	.word	0x200007c0

0800ddc0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800ddc0:	b580      	push	{r7, lr}
 800ddc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800ddc4:	4802      	ldr	r0, [pc, #8]	; (800ddd0 <TIM4_IRQHandler+0x10>)
 800ddc6:	f004 fa49 	bl	801225c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800ddca:	bf00      	nop
 800ddcc:	bd80      	pop	{r7, pc}
 800ddce:	bf00      	nop
 800ddd0:	200006f8 	.word	0x200006f8

0800ddd4 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 800ddd4:	b580      	push	{r7, lr}
 800ddd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 800ddd8:	4802      	ldr	r0, [pc, #8]	; (800dde4 <TIM8_UP_TIM13_IRQHandler+0x10>)
 800ddda:	f004 fa3f 	bl	801225c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 800ddde:	bf00      	nop
 800dde0:	bd80      	pop	{r7, pc}
 800dde2:	bf00      	nop
 800dde4:	200006b8 	.word	0x200006b8

0800dde8 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 800dde8:	b580      	push	{r7, lr}
 800ddea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 800ddec:	4802      	ldr	r0, [pc, #8]	; (800ddf8 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 800ddee:	f004 fa35 	bl	801225c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 800ddf2:	bf00      	nop
 800ddf4:	bd80      	pop	{r7, pc}
 800ddf6:	bf00      	nop
 800ddf8:	200006b8 	.word	0x200006b8

0800ddfc <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 800ddfc:	b580      	push	{r7, lr}
 800ddfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */

  /* USER CODE END TIM8_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 800de00:	4802      	ldr	r0, [pc, #8]	; (800de0c <TIM8_CC_IRQHandler+0x10>)
 800de02:	f004 fa2b 	bl	801225c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_CC_IRQn 1 */

  /* USER CODE END TIM8_CC_IRQn 1 */
}
 800de06:	bf00      	nop
 800de08:	bd80      	pop	{r7, pc}
 800de0a:	bf00      	nop
 800de0c:	200006b8 	.word	0x200006b8

0800de10 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 800de10:	b580      	push	{r7, lr}
 800de12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 800de14:	4802      	ldr	r0, [pc, #8]	; (800de20 <TIM5_IRQHandler+0x10>)
 800de16:	f004 fa21 	bl	801225c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800de1a:	bf00      	nop
 800de1c:	bd80      	pop	{r7, pc}
 800de1e:	bf00      	nop
 800de20:	20000780 	.word	0x20000780

0800de24 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 800de24:	b580      	push	{r7, lr}
 800de26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 800de28:	4802      	ldr	r0, [pc, #8]	; (800de34 <SPI3_IRQHandler+0x10>)
 800de2a:	f003 fc3d 	bl	80116a8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 800de2e:	bf00      	nop
 800de30:	bd80      	pop	{r7, pc}
 800de32:	bf00      	nop
 800de34:	20000800 	.word	0x20000800

0800de38 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800de38:	b580      	push	{r7, lr}
 800de3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800de3c:	4802      	ldr	r0, [pc, #8]	; (800de48 <DMA2_Stream0_IRQHandler+0x10>)
 800de3e:	f001 fcd3 	bl	800f7e8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800de42:	bf00      	nop
 800de44:	bd80      	pop	{r7, pc}
 800de46:	bf00      	nop
 800de48:	200008e0 	.word	0x200008e0

0800de4c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 800de4c:	b580      	push	{r7, lr}
 800de4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 800de50:	4802      	ldr	r0, [pc, #8]	; (800de5c <DMA2_Stream2_IRQHandler+0x10>)
 800de52:	f001 fcc9 	bl	800f7e8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800de56:	bf00      	nop
 800de58:	bd80      	pop	{r7, pc}
 800de5a:	bf00      	nop
 800de5c:	200009c0 	.word	0x200009c0

0800de60 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800de60:	b480      	push	{r7}
 800de62:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800de64:	4b08      	ldr	r3, [pc, #32]	; (800de88 <SystemInit+0x28>)
 800de66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800de6a:	4a07      	ldr	r2, [pc, #28]	; (800de88 <SystemInit+0x28>)
 800de6c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800de70:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800de74:	4b04      	ldr	r3, [pc, #16]	; (800de88 <SystemInit+0x28>)
 800de76:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800de7a:	609a      	str	r2, [r3, #8]
#endif
}
 800de7c:	bf00      	nop
 800de7e:	46bd      	mov	sp, r7
 800de80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de84:	4770      	bx	lr
 800de86:	bf00      	nop
 800de88:	e000ed00 	.word	0xe000ed00

0800de8c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800de8c:	b580      	push	{r7, lr}
 800de8e:	b086      	sub	sp, #24
 800de90:	af00      	add	r7, sp, #0
 800de92:	60f8      	str	r0, [r7, #12]
 800de94:	60b9      	str	r1, [r7, #8]
 800de96:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800de98:	2300      	movs	r3, #0
 800de9a:	617b      	str	r3, [r7, #20]
 800de9c:	e00a      	b.n	800deb4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800de9e:	f7fe fdab 	bl	800c9f8 <__io_getchar>
 800dea2:	4601      	mov	r1, r0
 800dea4:	68bb      	ldr	r3, [r7, #8]
 800dea6:	1c5a      	adds	r2, r3, #1
 800dea8:	60ba      	str	r2, [r7, #8]
 800deaa:	b2ca      	uxtb	r2, r1
 800deac:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800deae:	697b      	ldr	r3, [r7, #20]
 800deb0:	3301      	adds	r3, #1
 800deb2:	617b      	str	r3, [r7, #20]
 800deb4:	697a      	ldr	r2, [r7, #20]
 800deb6:	687b      	ldr	r3, [r7, #4]
 800deb8:	429a      	cmp	r2, r3
 800deba:	dbf0      	blt.n	800de9e <_read+0x12>
	}

return len;
 800debc:	687b      	ldr	r3, [r7, #4]
}
 800debe:	4618      	mov	r0, r3
 800dec0:	3718      	adds	r7, #24
 800dec2:	46bd      	mov	sp, r7
 800dec4:	bd80      	pop	{r7, pc}

0800dec6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800dec6:	b580      	push	{r7, lr}
 800dec8:	b086      	sub	sp, #24
 800deca:	af00      	add	r7, sp, #0
 800decc:	60f8      	str	r0, [r7, #12]
 800dece:	60b9      	str	r1, [r7, #8]
 800ded0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800ded2:	2300      	movs	r3, #0
 800ded4:	617b      	str	r3, [r7, #20]
 800ded6:	e009      	b.n	800deec <_write+0x26>
	{
		__io_putchar(*ptr++);
 800ded8:	68bb      	ldr	r3, [r7, #8]
 800deda:	1c5a      	adds	r2, r3, #1
 800dedc:	60ba      	str	r2, [r7, #8]
 800dede:	781b      	ldrb	r3, [r3, #0]
 800dee0:	4618      	mov	r0, r3
 800dee2:	f7fe fd77 	bl	800c9d4 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800dee6:	697b      	ldr	r3, [r7, #20]
 800dee8:	3301      	adds	r3, #1
 800deea:	617b      	str	r3, [r7, #20]
 800deec:	697a      	ldr	r2, [r7, #20]
 800deee:	687b      	ldr	r3, [r7, #4]
 800def0:	429a      	cmp	r2, r3
 800def2:	dbf1      	blt.n	800ded8 <_write+0x12>
	}
	return len;
 800def4:	687b      	ldr	r3, [r7, #4]
}
 800def6:	4618      	mov	r0, r3
 800def8:	3718      	adds	r7, #24
 800defa:	46bd      	mov	sp, r7
 800defc:	bd80      	pop	{r7, pc}

0800defe <_close>:

int _close(int file)
{
 800defe:	b480      	push	{r7}
 800df00:	b083      	sub	sp, #12
 800df02:	af00      	add	r7, sp, #0
 800df04:	6078      	str	r0, [r7, #4]
	return -1;
 800df06:	f04f 33ff 	mov.w	r3, #4294967295
}
 800df0a:	4618      	mov	r0, r3
 800df0c:	370c      	adds	r7, #12
 800df0e:	46bd      	mov	sp, r7
 800df10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df14:	4770      	bx	lr

0800df16 <_fstat>:


int _fstat(int file, struct stat *st)
{
 800df16:	b480      	push	{r7}
 800df18:	b083      	sub	sp, #12
 800df1a:	af00      	add	r7, sp, #0
 800df1c:	6078      	str	r0, [r7, #4]
 800df1e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800df20:	683b      	ldr	r3, [r7, #0]
 800df22:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800df26:	605a      	str	r2, [r3, #4]
	return 0;
 800df28:	2300      	movs	r3, #0
}
 800df2a:	4618      	mov	r0, r3
 800df2c:	370c      	adds	r7, #12
 800df2e:	46bd      	mov	sp, r7
 800df30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df34:	4770      	bx	lr

0800df36 <_isatty>:

int _isatty(int file)
{
 800df36:	b480      	push	{r7}
 800df38:	b083      	sub	sp, #12
 800df3a:	af00      	add	r7, sp, #0
 800df3c:	6078      	str	r0, [r7, #4]
	return 1;
 800df3e:	2301      	movs	r3, #1
}
 800df40:	4618      	mov	r0, r3
 800df42:	370c      	adds	r7, #12
 800df44:	46bd      	mov	sp, r7
 800df46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df4a:	4770      	bx	lr

0800df4c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800df4c:	b480      	push	{r7}
 800df4e:	b085      	sub	sp, #20
 800df50:	af00      	add	r7, sp, #0
 800df52:	60f8      	str	r0, [r7, #12]
 800df54:	60b9      	str	r1, [r7, #8]
 800df56:	607a      	str	r2, [r7, #4]
	return 0;
 800df58:	2300      	movs	r3, #0
}
 800df5a:	4618      	mov	r0, r3
 800df5c:	3714      	adds	r7, #20
 800df5e:	46bd      	mov	sp, r7
 800df60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df64:	4770      	bx	lr
	...

0800df68 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800df68:	b580      	push	{r7, lr}
 800df6a:	b086      	sub	sp, #24
 800df6c:	af00      	add	r7, sp, #0
 800df6e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800df70:	4a14      	ldr	r2, [pc, #80]	; (800dfc4 <_sbrk+0x5c>)
 800df72:	4b15      	ldr	r3, [pc, #84]	; (800dfc8 <_sbrk+0x60>)
 800df74:	1ad3      	subs	r3, r2, r3
 800df76:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800df78:	697b      	ldr	r3, [r7, #20]
 800df7a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800df7c:	4b13      	ldr	r3, [pc, #76]	; (800dfcc <_sbrk+0x64>)
 800df7e:	681b      	ldr	r3, [r3, #0]
 800df80:	2b00      	cmp	r3, #0
 800df82:	d102      	bne.n	800df8a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800df84:	4b11      	ldr	r3, [pc, #68]	; (800dfcc <_sbrk+0x64>)
 800df86:	4a12      	ldr	r2, [pc, #72]	; (800dfd0 <_sbrk+0x68>)
 800df88:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800df8a:	4b10      	ldr	r3, [pc, #64]	; (800dfcc <_sbrk+0x64>)
 800df8c:	681a      	ldr	r2, [r3, #0]
 800df8e:	687b      	ldr	r3, [r7, #4]
 800df90:	4413      	add	r3, r2
 800df92:	693a      	ldr	r2, [r7, #16]
 800df94:	429a      	cmp	r2, r3
 800df96:	d207      	bcs.n	800dfa8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 800df98:	f005 feec 	bl	8013d74 <__errno>
 800df9c:	4602      	mov	r2, r0
 800df9e:	230c      	movs	r3, #12
 800dfa0:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800dfa2:	f04f 33ff 	mov.w	r3, #4294967295
 800dfa6:	e009      	b.n	800dfbc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800dfa8:	4b08      	ldr	r3, [pc, #32]	; (800dfcc <_sbrk+0x64>)
 800dfaa:	681b      	ldr	r3, [r3, #0]
 800dfac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800dfae:	4b07      	ldr	r3, [pc, #28]	; (800dfcc <_sbrk+0x64>)
 800dfb0:	681a      	ldr	r2, [r3, #0]
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	4413      	add	r3, r2
 800dfb6:	4a05      	ldr	r2, [pc, #20]	; (800dfcc <_sbrk+0x64>)
 800dfb8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800dfba:	68fb      	ldr	r3, [r7, #12]
}
 800dfbc:	4618      	mov	r0, r3
 800dfbe:	3718      	adds	r7, #24
 800dfc0:	46bd      	mov	sp, r7
 800dfc2:	bd80      	pop	{r7, pc}
 800dfc4:	20020000 	.word	0x20020000
 800dfc8:	00000400 	.word	0x00000400
 800dfcc:	200003bc 	.word	0x200003bc
 800dfd0:	20000a60 	.word	0x20000a60

0800dfd4 <ADCStart>:
#include <stdio.h>
uint32_t adc1[3]={0};
uint32_t adc2[2]={0};

void ADCStart()
{  //ADDMA
 800dfd4:	b580      	push	{r7, lr}
 800dfd6:	af00      	add	r7, sp, #0
	if (HAL_ADC_Start_DMA(&hadc1, (uint32_t *) adc1, 3) != HAL_OK)
 800dfd8:	2203      	movs	r2, #3
 800dfda:	490a      	ldr	r1, [pc, #40]	; (800e004 <ADCStart+0x30>)
 800dfdc:	480a      	ldr	r0, [pc, #40]	; (800e008 <ADCStart+0x34>)
 800dfde:	f000 fd4b 	bl	800ea78 <HAL_ADC_Start_DMA>
 800dfe2:	4603      	mov	r3, r0
 800dfe4:	2b00      	cmp	r3, #0
 800dfe6:	d001      	beq.n	800dfec <ADCStart+0x18>
	{
		Error_Handler();
 800dfe8:	f7ff fae8 	bl	800d5bc <Error_Handler>
	}
	if (HAL_ADC_Start_DMA(&hadc2, (uint32_t *) adc2, 2) != HAL_OK)
 800dfec:	2202      	movs	r2, #2
 800dfee:	4907      	ldr	r1, [pc, #28]	; (800e00c <ADCStart+0x38>)
 800dff0:	4807      	ldr	r0, [pc, #28]	; (800e010 <ADCStart+0x3c>)
 800dff2:	f000 fd41 	bl	800ea78 <HAL_ADC_Start_DMA>
 800dff6:	4603      	mov	r3, r0
 800dff8:	2b00      	cmp	r3, #0
 800dffa:	d001      	beq.n	800e000 <ADCStart+0x2c>
	{
		Error_Handler();
 800dffc:	f7ff fade 	bl	800d5bc <Error_Handler>
	}

}
 800e000:	bf00      	nop
 800e002:	bd80      	pop	{r7, pc}
 800e004:	200003c0 	.word	0x200003c0
 800e008:	20000858 	.word	0x20000858
 800e00c:	200003cc 	.word	0x200003cc
 800e010:	20000738 	.word	0x20000738

0800e014 <ADCStop>:
void ADCStop()
{
 800e014:	b580      	push	{r7, lr}
 800e016:	af00      	add	r7, sp, #0
	if (HAL_ADC_Stop_DMA(&hadc1) != HAL_OK)
 800e018:	480e      	ldr	r0, [pc, #56]	; (800e054 <ADCStop+0x40>)
 800e01a:	f000 fe1f 	bl	800ec5c <HAL_ADC_Stop_DMA>
 800e01e:	4603      	mov	r3, r0
 800e020:	2b00      	cmp	r3, #0
 800e022:	d007      	beq.n	800e034 <ADCStop+0x20>
	{
		printf("\r\n");
 800e024:	480c      	ldr	r0, [pc, #48]	; (800e058 <ADCStop+0x44>)
 800e026:	f006 fd95 	bl	8014b54 <puts>
		Error_Handler();
 800e02a:	f7ff fac7 	bl	800d5bc <Error_Handler>
		printf("\r\n");
 800e02e:	480b      	ldr	r0, [pc, #44]	; (800e05c <ADCStop+0x48>)
 800e030:	f006 fd90 	bl	8014b54 <puts>
	}
	if (HAL_ADC_Stop_DMA(&hadc2) != HAL_OK)
 800e034:	480a      	ldr	r0, [pc, #40]	; (800e060 <ADCStop+0x4c>)
 800e036:	f000 fe11 	bl	800ec5c <HAL_ADC_Stop_DMA>
 800e03a:	4603      	mov	r3, r0
 800e03c:	2b00      	cmp	r3, #0
 800e03e:	d007      	beq.n	800e050 <ADCStop+0x3c>
	{
		printf("\r\n");
 800e040:	4808      	ldr	r0, [pc, #32]	; (800e064 <ADCStop+0x50>)
 800e042:	f006 fd87 	bl	8014b54 <puts>
		Error_Handler();
 800e046:	f7ff fab9 	bl	800d5bc <Error_Handler>
		printf("\r\n");
 800e04a:	4807      	ldr	r0, [pc, #28]	; (800e068 <ADCStop+0x54>)
 800e04c:	f006 fd82 	bl	8014b54 <puts>
	}
}
 800e050:	bf00      	nop
 800e052:	bd80      	pop	{r7, pc}
 800e054:	20000858 	.word	0x20000858
 800e058:	0801913c 	.word	0x0801913c
 800e05c:	08019144 	.word	0x08019144
 800e060:	20000738 	.word	0x20000738
 800e064:	0801914c 	.word	0x0801914c
 800e068:	08019154 	.word	0x08019154

0800e06c <FLASH_Unlock>:
const uint32_t end_adress_sector11 	 = 	0x80FFFFF;
uint32_t run_log_address;


inline static void FLASH_Unlock(void)
{
 800e06c:	b480      	push	{r7}
 800e06e:	af00      	add	r7, sp, #0
	FLASH->KEYR =  0x45670123;
 800e070:	4b05      	ldr	r3, [pc, #20]	; (800e088 <FLASH_Unlock+0x1c>)
 800e072:	4a06      	ldr	r2, [pc, #24]	; (800e08c <FLASH_Unlock+0x20>)
 800e074:	605a      	str	r2, [r3, #4]
	FLASH->KEYR =  0xCDEF89AB;
 800e076:	4b04      	ldr	r3, [pc, #16]	; (800e088 <FLASH_Unlock+0x1c>)
 800e078:	4a05      	ldr	r2, [pc, #20]	; (800e090 <FLASH_Unlock+0x24>)
 800e07a:	605a      	str	r2, [r3, #4]
}
 800e07c:	bf00      	nop
 800e07e:	46bd      	mov	sp, r7
 800e080:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e084:	4770      	bx	lr
 800e086:	bf00      	nop
 800e088:	40023c00 	.word	0x40023c00
 800e08c:	45670123 	.word	0x45670123
 800e090:	cdef89ab 	.word	0xcdef89ab

0800e094 <FLASH_Lock>:

inline static void FLASH_Lock(void)
{
 800e094:	b480      	push	{r7}
 800e096:	af00      	add	r7, sp, #0
	FLASH->CR |= FLASH_CR_LOCK;
 800e098:	4b05      	ldr	r3, [pc, #20]	; (800e0b0 <FLASH_Lock+0x1c>)
 800e09a:	691b      	ldr	r3, [r3, #16]
 800e09c:	4a04      	ldr	r2, [pc, #16]	; (800e0b0 <FLASH_Lock+0x1c>)
 800e09e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800e0a2:	6113      	str	r3, [r2, #16]

}
 800e0a4:	bf00      	nop
 800e0a6:	46bd      	mov	sp, r7
 800e0a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0ac:	4770      	bx	lr
 800e0ae:	bf00      	nop
 800e0b0:	40023c00 	.word	0x40023c00

0800e0b4 <FLASH_WaitBusy>:

void FLASH_WaitBusy(void)
{
 800e0b4:	b480      	push	{r7}
 800e0b6:	af00      	add	r7, sp, #0
	while(FLASH->SR & FLASH_SR_BSY);//BSY
 800e0b8:	bf00      	nop
 800e0ba:	4b05      	ldr	r3, [pc, #20]	; (800e0d0 <FLASH_WaitBusy+0x1c>)
 800e0bc:	68db      	ldr	r3, [r3, #12]
 800e0be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800e0c2:	2b00      	cmp	r3, #0
 800e0c4:	d1f9      	bne.n	800e0ba <FLASH_WaitBusy+0x6>
}
 800e0c6:	bf00      	nop
 800e0c8:	46bd      	mov	sp, r7
 800e0ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0ce:	4770      	bx	lr
 800e0d0:	40023c00 	.word	0x40023c00

0800e0d4 <FLASH_Write_Word_F>:

	FLASH_Lock();
}

void FLASH_Write_Word_F(uint32_t address, float data)
{
 800e0d4:	b580      	push	{r7, lr}
 800e0d6:	b082      	sub	sp, #8
 800e0d8:	af00      	add	r7, sp, #0
 800e0da:	6078      	str	r0, [r7, #4]
 800e0dc:	ed87 0a00 	vstr	s0, [r7]
	FLASH_Unlock();
 800e0e0:	f7ff ffc4 	bl	800e06c <FLASH_Unlock>

	FLASH_WaitBusy();
 800e0e4:	f7ff ffe6 	bl	800e0b4 <FLASH_WaitBusy>

	FLASH->CR |= FLASH_PSIZE_WORD;
 800e0e8:	4b0e      	ldr	r3, [pc, #56]	; (800e124 <FLASH_Write_Word_F+0x50>)
 800e0ea:	691b      	ldr	r3, [r3, #16]
 800e0ec:	4a0d      	ldr	r2, [pc, #52]	; (800e124 <FLASH_Write_Word_F+0x50>)
 800e0ee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800e0f2:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_PG;
 800e0f4:	4b0b      	ldr	r3, [pc, #44]	; (800e124 <FLASH_Write_Word_F+0x50>)
 800e0f6:	691b      	ldr	r3, [r3, #16]
 800e0f8:	4a0a      	ldr	r2, [pc, #40]	; (800e124 <FLASH_Write_Word_F+0x50>)
 800e0fa:	f043 0301 	orr.w	r3, r3, #1
 800e0fe:	6113      	str	r3, [r2, #16]

	*(__IO float*)address = data;
 800e100:	687b      	ldr	r3, [r7, #4]
 800e102:	683a      	ldr	r2, [r7, #0]
 800e104:	601a      	str	r2, [r3, #0]

	FLASH_WaitBusy();
 800e106:	f7ff ffd5 	bl	800e0b4 <FLASH_WaitBusy>

	FLASH->CR &= ~FLASH_CR_PG;
 800e10a:	4b06      	ldr	r3, [pc, #24]	; (800e124 <FLASH_Write_Word_F+0x50>)
 800e10c:	691b      	ldr	r3, [r3, #16]
 800e10e:	4a05      	ldr	r2, [pc, #20]	; (800e124 <FLASH_Write_Word_F+0x50>)
 800e110:	f023 0301 	bic.w	r3, r3, #1
 800e114:	6113      	str	r3, [r2, #16]

	FLASH_Lock();
 800e116:	f7ff ffbd 	bl	800e094 <FLASH_Lock>
}
 800e11a:	bf00      	nop
 800e11c:	3708      	adds	r7, #8
 800e11e:	46bd      	mov	sp, r7
 800e120:	bd80      	pop	{r7, pc}
 800e122:	bf00      	nop
 800e124:	40023c00 	.word	0x40023c00

0800e128 <FLASH_Read_Word_F>:
void FLASH_Read_Word_F(uint32_t address, float * data)
{
 800e128:	b580      	push	{r7, lr}
 800e12a:	b082      	sub	sp, #8
 800e12c:	af00      	add	r7, sp, #0
 800e12e:	6078      	str	r0, [r7, #4]
 800e130:	6039      	str	r1, [r7, #0]
	FLASH_Unlock();
 800e132:	f7ff ff9b 	bl	800e06c <FLASH_Unlock>

	FLASH_WaitBusy();
 800e136:	f7ff ffbd 	bl	800e0b4 <FLASH_WaitBusy>

	FLASH->CR |= FLASH_PSIZE_WORD;
 800e13a:	4b0f      	ldr	r3, [pc, #60]	; (800e178 <FLASH_Read_Word_F+0x50>)
 800e13c:	691b      	ldr	r3, [r3, #16]
 800e13e:	4a0e      	ldr	r2, [pc, #56]	; (800e178 <FLASH_Read_Word_F+0x50>)
 800e140:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800e144:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_PG;
 800e146:	4b0c      	ldr	r3, [pc, #48]	; (800e178 <FLASH_Read_Word_F+0x50>)
 800e148:	691b      	ldr	r3, [r3, #16]
 800e14a:	4a0b      	ldr	r2, [pc, #44]	; (800e178 <FLASH_Read_Word_F+0x50>)
 800e14c:	f043 0301 	orr.w	r3, r3, #1
 800e150:	6113      	str	r3, [r2, #16]

	* data = *(__IO float*)address;
 800e152:	687b      	ldr	r3, [r7, #4]
 800e154:	681a      	ldr	r2, [r3, #0]
 800e156:	683b      	ldr	r3, [r7, #0]
 800e158:	601a      	str	r2, [r3, #0]

	FLASH_WaitBusy();
 800e15a:	f7ff ffab 	bl	800e0b4 <FLASH_WaitBusy>

	FLASH->CR &= ~FLASH_CR_PG;
 800e15e:	4b06      	ldr	r3, [pc, #24]	; (800e178 <FLASH_Read_Word_F+0x50>)
 800e160:	691b      	ldr	r3, [r3, #16]
 800e162:	4a05      	ldr	r2, [pc, #20]	; (800e178 <FLASH_Read_Word_F+0x50>)
 800e164:	f023 0301 	bic.w	r3, r3, #1
 800e168:	6113      	str	r3, [r2, #16]

	FLASH_Lock();
 800e16a:	f7ff ff93 	bl	800e094 <FLASH_Lock>
}
 800e16e:	bf00      	nop
 800e170:	3708      	adds	r7, #8
 800e172:	46bd      	mov	sp, r7
 800e174:	bd80      	pop	{r7, pc}
 800e176:	bf00      	nop
 800e178:	40023c00 	.word	0x40023c00

0800e17c <Flash_clear_sector9>:
//    HAL_FLASH_Lock();
//
//    return result_3 == HAL_OK;
//}
bool Flash_clear_sector9()// Flashsectoe1
{
 800e17c:	b580      	push	{r7, lr}
 800e17e:	b088      	sub	sp, #32
 800e180:	af00      	add	r7, sp, #0
    HAL_FLASH_Unlock();
 800e182:	f001 fe4d 	bl	800fe20 <HAL_FLASH_Unlock>

    //printf("\r\n1?\r\n");
    FLASH_EraseInitTypeDef EraseInitStruct;
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 800e186:	2300      	movs	r3, #0
 800e188:	60bb      	str	r3, [r7, #8]
    EraseInitStruct.Sector = BACKUP_FLASH_SECTOR_NUM_9;
 800e18a:	2309      	movs	r3, #9
 800e18c:	613b      	str	r3, [r7, #16]
    EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 800e18e:	2302      	movs	r3, #2
 800e190:	61bb      	str	r3, [r7, #24]
    EraseInitStruct.NbSectors = 1;
 800e192:	2301      	movs	r3, #1
 800e194:	617b      	str	r3, [r7, #20]

    //printf("\r\n12?\r\n");
    // Erasesectorerror_sector
    // Erase????
    uint32_t error_sector;
    HAL_StatusTypeDef result = HAL_FLASHEx_Erase(&EraseInitStruct, &error_sector);
 800e196:	1d3a      	adds	r2, r7, #4
 800e198:	f107 0308 	add.w	r3, r7, #8
 800e19c:	4611      	mov	r1, r2
 800e19e:	4618      	mov	r0, r3
 800e1a0:	f001 ff06 	bl	800ffb0 <HAL_FLASHEx_Erase>
 800e1a4:	4603      	mov	r3, r0
 800e1a6:	77fb      	strb	r3, [r7, #31]

    //printf("\r\n3?\r\n");
    HAL_FLASH_Lock();
 800e1a8:	f001 fe5c 	bl	800fe64 <HAL_FLASH_Lock>

    return result == HAL_OK && error_sector == 0xFFFFFFFF;
 800e1ac:	7ffb      	ldrb	r3, [r7, #31]
 800e1ae:	2b00      	cmp	r3, #0
 800e1b0:	d105      	bne.n	800e1be <Flash_clear_sector9+0x42>
 800e1b2:	687b      	ldr	r3, [r7, #4]
 800e1b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e1b8:	d101      	bne.n	800e1be <Flash_clear_sector9+0x42>
 800e1ba:	2301      	movs	r3, #1
 800e1bc:	e000      	b.n	800e1c0 <Flash_clear_sector9+0x44>
 800e1be:	2300      	movs	r3, #0
 800e1c0:	f003 0301 	and.w	r3, r3, #1
 800e1c4:	b2db      	uxtb	r3, r3
}
 800e1c6:	4618      	mov	r0, r3
 800e1c8:	3720      	adds	r7, #32
 800e1ca:	46bd      	mov	sp, r7
 800e1cc:	bd80      	pop	{r7, pc}
	...

0800e1d0 <read_byte>:
		Error_Handler();
		printf("2\r\n");
	}
	printf("ok\r\n");
}
inline uint8_t read_byte( uint8_t reg ) {
 800e1d0:	b580      	push	{r7, lr}
 800e1d2:	b084      	sub	sp, #16
 800e1d4:	af00      	add	r7, sp, #0
 800e1d6:	4603      	mov	r3, r0
 800e1d8:	71fb      	strb	r3, [r7, #7]

	uint8_t ret,val;

	ret = reg | 0x80;
 800e1da:	79fb      	ldrb	r3, [r7, #7]
 800e1dc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800e1e0:	b2db      	uxtb	r3, r3
 800e1e2:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 800e1e4:	2200      	movs	r2, #0
 800e1e6:	2104      	movs	r1, #4
 800e1e8:	480d      	ldr	r0, [pc, #52]	; (800e220 <read_byte+0x50>)
 800e1ea:	f002 f99d 	bl	8010528 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3,&ret,1,100);
 800e1ee:	f107 010f 	add.w	r1, r7, #15
 800e1f2:	2364      	movs	r3, #100	; 0x64
 800e1f4:	2201      	movs	r2, #1
 800e1f6:	480b      	ldr	r0, [pc, #44]	; (800e224 <read_byte+0x54>)
 800e1f8:	f002 fe76 	bl	8010ee8 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi3,&val,1,100);
 800e1fc:	f107 010e 	add.w	r1, r7, #14
 800e200:	2364      	movs	r3, #100	; 0x64
 800e202:	2201      	movs	r2, #1
 800e204:	4807      	ldr	r0, [pc, #28]	; (800e224 <read_byte+0x54>)
 800e206:	f002 ffa3 	bl	8011150 <HAL_SPI_Receive>
	CS_SET;
 800e20a:	2201      	movs	r2, #1
 800e20c:	2104      	movs	r1, #4
 800e20e:	4804      	ldr	r0, [pc, #16]	; (800e220 <read_byte+0x50>)
 800e210:	f002 f98a 	bl	8010528 <HAL_GPIO_WritePin>
	//10.2ms
	//40.8ms = 1.25kHz . 656250Bit/s 1131.25bit, 4525Bit=65.625byte
	//1ms2as5047P4.5MHz
	return val;
 800e214:	7bbb      	ldrb	r3, [r7, #14]
}
 800e216:	4618      	mov	r0, r3
 800e218:	3710      	adds	r7, #16
 800e21a:	46bd      	mov	sp, r7
 800e21c:	bd80      	pop	{r7, pc}
 800e21e:	bf00      	nop
 800e220:	40020c00 	.word	0x40020c00
 800e224:	20000800 	.word	0x20000800

0800e228 <write_byte>:

void write_byte( uint8_t reg, uint8_t val )  {
 800e228:	b580      	push	{r7, lr}
 800e22a:	b084      	sub	sp, #16
 800e22c:	af00      	add	r7, sp, #0
 800e22e:	4603      	mov	r3, r0
 800e230:	460a      	mov	r2, r1
 800e232:	71fb      	strb	r3, [r7, #7]
 800e234:	4613      	mov	r3, r2
 800e236:	71bb      	strb	r3, [r7, #6]
	uint8_t ret;

	ret = reg & 0x7F;
 800e238:	79fb      	ldrb	r3, [r7, #7]
 800e23a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e23e:	b2db      	uxtb	r3, r3
 800e240:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 800e242:	2200      	movs	r2, #0
 800e244:	2104      	movs	r1, #4
 800e246:	480c      	ldr	r0, [pc, #48]	; (800e278 <write_byte+0x50>)
 800e248:	f002 f96e 	bl	8010528 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3,&ret,1,100);
 800e24c:	f107 010f 	add.w	r1, r7, #15
 800e250:	2364      	movs	r3, #100	; 0x64
 800e252:	2201      	movs	r2, #1
 800e254:	4809      	ldr	r0, [pc, #36]	; (800e27c <write_byte+0x54>)
 800e256:	f002 fe47 	bl	8010ee8 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3,&val,1,100);
 800e25a:	1db9      	adds	r1, r7, #6
 800e25c:	2364      	movs	r3, #100	; 0x64
 800e25e:	2201      	movs	r2, #1
 800e260:	4806      	ldr	r0, [pc, #24]	; (800e27c <write_byte+0x54>)
 800e262:	f002 fe41 	bl	8010ee8 <HAL_SPI_Transmit>
	CS_SET;
 800e266:	2201      	movs	r2, #1
 800e268:	2104      	movs	r1, #4
 800e26a:	4803      	ldr	r0, [pc, #12]	; (800e278 <write_byte+0x50>)
 800e26c:	f002 f95c 	bl	8010528 <HAL_GPIO_WritePin>
}
 800e270:	bf00      	nop
 800e272:	3710      	adds	r7, #16
 800e274:	46bd      	mov	sp, r7
 800e276:	bd80      	pop	{r7, pc}
 800e278:	40020c00 	.word	0x40020c00
 800e27c:	20000800 	.word	0x20000800

0800e280 <IMU_init>:

uint8_t IMU_init() {
 800e280:	b580      	push	{r7, lr}
 800e282:	b082      	sub	sp, #8
 800e284:	af00      	add	r7, sp, #0
	uint8_t who_am_i,ret;

	who_am_i = read_byte(0x00);	//IMU0xE0
 800e286:	2000      	movs	r0, #0
 800e288:	f7ff ffa2 	bl	800e1d0 <read_byte>
 800e28c:	4603      	mov	r3, r0
 800e28e:	71bb      	strb	r3, [r7, #6]
	if ( who_am_i == 0xE0 ) {
 800e290:	79bb      	ldrb	r3, [r7, #6]
 800e292:	2be0      	cmp	r3, #224	; 0xe0
 800e294:	d119      	bne.n	800e2ca <IMU_init+0x4a>
		ret = 1;
 800e296:	2301      	movs	r3, #1
 800e298:	71fb      	strb	r3, [r7, #7]
		write_byte(0x06,0x01);	//PWR_MGMT_1	
 800e29a:	2101      	movs	r1, #1
 800e29c:	2006      	movs	r0, #6
 800e29e:	f7ff ffc3 	bl	800e228 <write_byte>
		write_byte(0x03,0x10);	//USER_CTRL	SPIonly
 800e2a2:	2110      	movs	r1, #16
 800e2a4:	2003      	movs	r0, #3
 800e2a6:	f7ff ffbf 	bl	800e228 <write_byte>
		write_byte(0x7F,0x20);	//USER_BANK2
 800e2aa:	2120      	movs	r1, #32
 800e2ac:	207f      	movs	r0, #127	; 0x7f
 800e2ae:	f7ff ffbb 	bl	800e228 <write_byte>

		//write_byte(0x01,0x06);	//	2000dps DLPF disable
		//write_byte(0x01,0x07);	//range2000dps DLPF enable DLPFCFG = 0
		//write_byte(0x01,0x0F);	//range2000dps DLPF enable DLPFCFG = 1
		write_byte(0x01,0x17);	//range2000dps DLPF enable DLPFCFG = 2
 800e2b2:	2117      	movs	r1, #23
 800e2b4:	2001      	movs	r0, #1
 800e2b6:	f7ff ffb7 	bl	800e228 <write_byte>

		//2:1 GYRO_FS_SEL[1:0] 00:250	01:500 10:1000 11:2000
		write_byte(0x14,0x06);	//	16g
 800e2ba:	2106      	movs	r1, #6
 800e2bc:	2014      	movs	r0, #20
 800e2be:	f7ff ffb3 	bl	800e228 <write_byte>
		//2:1 ACCEL_FS_SEL[1:0] 00:2	01:4 10:8 11:16
		write_byte(0x7F,0x00);	//USER_BANK0
 800e2c2:	2100      	movs	r1, #0
 800e2c4:	207f      	movs	r0, #127	; 0x7f
 800e2c6:	f7ff ffaf 	bl	800e228 <write_byte>
	}
	return ret;
 800e2ca:	79fb      	ldrb	r3, [r7, #7]
}
 800e2cc:	4618      	mov	r0, r3
 800e2ce:	3708      	adds	r7, #8
 800e2d0:	46bd      	mov	sp, r7
 800e2d2:	bd80      	pop	{r7, pc}

0800e2d4 <EncoderStart>:
#include "IEH2_4096.h"

//TIM3_Left, TIM4_Right

void EncoderStart()
{
 800e2d4:	b580      	push	{r7, lr}
 800e2d6:	af00      	add	r7, sp, #0
	  HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_ALL);
 800e2d8:	213c      	movs	r1, #60	; 0x3c
 800e2da:	4804      	ldr	r0, [pc, #16]	; (800e2ec <EncoderStart+0x18>)
 800e2dc:	f003 ff40 	bl	8012160 <HAL_TIM_Encoder_Start>
	  HAL_TIM_Encoder_Start(&htim4,TIM_CHANNEL_ALL);
 800e2e0:	213c      	movs	r1, #60	; 0x3c
 800e2e2:	4803      	ldr	r0, [pc, #12]	; (800e2f0 <EncoderStart+0x1c>)
 800e2e4:	f003 ff3c 	bl	8012160 <HAL_TIM_Encoder_Start>
}
 800e2e8:	bf00      	nop
 800e2ea:	bd80      	pop	{r7, pc}
 800e2ec:	200007c0 	.word	0x200007c0
 800e2f0:	200006f8 	.word	0x200006f8

0800e2f4 <EncoderStop>:
//PulseInit((int *) (&(TIM3->CNT) ), INITIAL_PULSE_L);
//PulseInit((int *) (&(TIM4->CNT) ), INITIAL_PUSEL_R );
void EncoderStop()
{
 800e2f4:	b580      	push	{r7, lr}
 800e2f6:	af00      	add	r7, sp, #0
	HAL_TIM_Encoder_Stop(&htim3,TIM_CHANNEL_ALL);
 800e2f8:	213c      	movs	r1, #60	; 0x3c
 800e2fa:	4804      	ldr	r0, [pc, #16]	; (800e30c <EncoderStop+0x18>)
 800e2fc:	f003 ff67 	bl	80121ce <HAL_TIM_Encoder_Stop>
	HAL_TIM_Encoder_Stop(&htim4,TIM_CHANNEL_ALL);
 800e300:	213c      	movs	r1, #60	; 0x3c
 800e302:	4803      	ldr	r0, [pc, #12]	; (800e310 <EncoderStop+0x1c>)
 800e304:	f003 ff63 	bl	80121ce <HAL_TIM_Encoder_Stop>
}
 800e308:	bf00      	nop
 800e30a:	bd80      	pop	{r7, pc}
 800e30c:	200007c0 	.word	0x200007c0
 800e310:	200006f8 	.word	0x200006f8

0800e314 <EmitterON>:
 */

#include "IR_Emitter.h"

void EmitterON()
{
 800e314:	b580      	push	{r7, lr}
 800e316:	af00      	add	r7, sp, #0
	  HAL_TIM_OC_Start_IT(&htim8,TIM_CHANNEL_1);
 800e318:	2100      	movs	r1, #0
 800e31a:	4804      	ldr	r0, [pc, #16]	; (800e32c <EmitterON+0x18>)
 800e31c:	f003 fca4 	bl	8011c68 <HAL_TIM_OC_Start_IT>
	  HAL_TIMEx_OCN_Start_IT(&htim8, TIM_CHANNEL_1); // 
 800e320:	2100      	movs	r1, #0
 800e322:	4802      	ldr	r0, [pc, #8]	; (800e32c <EmitterON+0x18>)
 800e324:	f004 fdb7 	bl	8012e96 <HAL_TIMEx_OCN_Start_IT>

}
 800e328:	bf00      	nop
 800e32a:	bd80      	pop	{r7, pc}
 800e32c:	200006b8 	.word	0x200006b8

0800e330 <EmitterOFF>:
void EmitterOFF()
{
 800e330:	b580      	push	{r7, lr}
 800e332:	af00      	add	r7, sp, #0
	  HAL_TIM_OC_Stop_IT(&htim8,TIM_CHANNEL_1);
 800e334:	2100      	movs	r1, #0
 800e336:	4804      	ldr	r0, [pc, #16]	; (800e348 <EmitterOFF+0x18>)
 800e338:	f003 fd1a 	bl	8011d70 <HAL_TIM_OC_Stop_IT>
	  HAL_TIMEx_OCN_Stop_IT(&htim8, TIM_CHANNEL_1); // 
 800e33c:	2100      	movs	r1, #0
 800e33e:	4802      	ldr	r0, [pc, #8]	; (800e348 <EmitterOFF+0x18>)
 800e340:	f004 fdfe 	bl	8012f40 <HAL_TIMEx_OCN_Stop_IT>

}
 800e344:	bf00      	nop
 800e346:	bd80      	pop	{r7, pc}
 800e348:	200006b8 	.word	0x200006b8

0800e34c <ChangeLED>:

#include "LED_Driver.h"
//
//
void ChangeLED(int mode)
{
 800e34c:	b580      	push	{r7, lr}
 800e34e:	b082      	sub	sp, #8
 800e350:	af00      	add	r7, sp, #0
 800e352:	6078      	str	r0, [r7, #4]
	//Switch
	switch(mode){
 800e354:	687b      	ldr	r3, [r7, #4]
 800e356:	2b07      	cmp	r3, #7
 800e358:	f200 80ac 	bhi.w	800e4b4 <ChangeLED+0x168>
 800e35c:	a201      	add	r2, pc, #4	; (adr r2, 800e364 <ChangeLED+0x18>)
 800e35e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e362:	bf00      	nop
 800e364:	0800e385 	.word	0x0800e385
 800e368:	0800e3ab 	.word	0x0800e3ab
 800e36c:	0800e3d1 	.word	0x0800e3d1
 800e370:	0800e3f7 	.word	0x0800e3f7
 800e374:	0800e41d 	.word	0x0800e41d
 800e378:	0800e443 	.word	0x0800e443
 800e37c:	0800e469 	.word	0x0800e469
 800e380:	0800e48f 	.word	0x0800e48f
	//oD4,5,3. B9c9c8
	case 0:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800e384:	2200      	movs	r2, #0
 800e386:	f44f 7100 	mov.w	r1, #512	; 0x200
 800e38a:	484d      	ldr	r0, [pc, #308]	; (800e4c0 <ChangeLED+0x174>)
 800e38c:	f002 f8cc 	bl	8010528 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800e390:	2200      	movs	r2, #0
 800e392:	f44f 7180 	mov.w	r1, #256	; 0x100
 800e396:	484a      	ldr	r0, [pc, #296]	; (800e4c0 <ChangeLED+0x174>)
 800e398:	f002 f8c6 	bl	8010528 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800e39c:	2200      	movs	r2, #0
 800e39e:	f44f 7100 	mov.w	r1, #512	; 0x200
 800e3a2:	4848      	ldr	r0, [pc, #288]	; (800e4c4 <ChangeLED+0x178>)
 800e3a4:	f002 f8c0 	bl	8010528 <HAL_GPIO_WritePin>
		break;
 800e3a8:	e085      	b.n	800e4b6 <ChangeLED+0x16a>
	case 1:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800e3aa:	2201      	movs	r2, #1
 800e3ac:	f44f 7100 	mov.w	r1, #512	; 0x200
 800e3b0:	4843      	ldr	r0, [pc, #268]	; (800e4c0 <ChangeLED+0x174>)
 800e3b2:	f002 f8b9 	bl	8010528 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800e3b6:	2200      	movs	r2, #0
 800e3b8:	f44f 7180 	mov.w	r1, #256	; 0x100
 800e3bc:	4840      	ldr	r0, [pc, #256]	; (800e4c0 <ChangeLED+0x174>)
 800e3be:	f002 f8b3 	bl	8010528 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800e3c2:	2200      	movs	r2, #0
 800e3c4:	f44f 7100 	mov.w	r1, #512	; 0x200
 800e3c8:	483e      	ldr	r0, [pc, #248]	; (800e4c4 <ChangeLED+0x178>)
 800e3ca:	f002 f8ad 	bl	8010528 <HAL_GPIO_WritePin>
		break;
 800e3ce:	e072      	b.n	800e4b6 <ChangeLED+0x16a>
	case 2:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800e3d0:	2200      	movs	r2, #0
 800e3d2:	f44f 7100 	mov.w	r1, #512	; 0x200
 800e3d6:	483a      	ldr	r0, [pc, #232]	; (800e4c0 <ChangeLED+0x174>)
 800e3d8:	f002 f8a6 	bl	8010528 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800e3dc:	2201      	movs	r2, #1
 800e3de:	f44f 7180 	mov.w	r1, #256	; 0x100
 800e3e2:	4837      	ldr	r0, [pc, #220]	; (800e4c0 <ChangeLED+0x174>)
 800e3e4:	f002 f8a0 	bl	8010528 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800e3e8:	2200      	movs	r2, #0
 800e3ea:	f44f 7100 	mov.w	r1, #512	; 0x200
 800e3ee:	4835      	ldr	r0, [pc, #212]	; (800e4c4 <ChangeLED+0x178>)
 800e3f0:	f002 f89a 	bl	8010528 <HAL_GPIO_WritePin>

		break;
 800e3f4:	e05f      	b.n	800e4b6 <ChangeLED+0x16a>
	case 3:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800e3f6:	2201      	movs	r2, #1
 800e3f8:	f44f 7100 	mov.w	r1, #512	; 0x200
 800e3fc:	4830      	ldr	r0, [pc, #192]	; (800e4c0 <ChangeLED+0x174>)
 800e3fe:	f002 f893 	bl	8010528 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800e402:	2201      	movs	r2, #1
 800e404:	f44f 7180 	mov.w	r1, #256	; 0x100
 800e408:	482d      	ldr	r0, [pc, #180]	; (800e4c0 <ChangeLED+0x174>)
 800e40a:	f002 f88d 	bl	8010528 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800e40e:	2200      	movs	r2, #0
 800e410:	f44f 7100 	mov.w	r1, #512	; 0x200
 800e414:	482b      	ldr	r0, [pc, #172]	; (800e4c4 <ChangeLED+0x178>)
 800e416:	f002 f887 	bl	8010528 <HAL_GPIO_WritePin>
		break;
 800e41a:	e04c      	b.n	800e4b6 <ChangeLED+0x16a>
	case 4:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800e41c:	2200      	movs	r2, #0
 800e41e:	f44f 7100 	mov.w	r1, #512	; 0x200
 800e422:	4827      	ldr	r0, [pc, #156]	; (800e4c0 <ChangeLED+0x174>)
 800e424:	f002 f880 	bl	8010528 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800e428:	2200      	movs	r2, #0
 800e42a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800e42e:	4824      	ldr	r0, [pc, #144]	; (800e4c0 <ChangeLED+0x174>)
 800e430:	f002 f87a 	bl	8010528 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 800e434:	2201      	movs	r2, #1
 800e436:	f44f 7100 	mov.w	r1, #512	; 0x200
 800e43a:	4822      	ldr	r0, [pc, #136]	; (800e4c4 <ChangeLED+0x178>)
 800e43c:	f002 f874 	bl	8010528 <HAL_GPIO_WritePin>
		break;
 800e440:	e039      	b.n	800e4b6 <ChangeLED+0x16a>
	case 5:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800e442:	2201      	movs	r2, #1
 800e444:	f44f 7100 	mov.w	r1, #512	; 0x200
 800e448:	481d      	ldr	r0, [pc, #116]	; (800e4c0 <ChangeLED+0x174>)
 800e44a:	f002 f86d 	bl	8010528 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800e44e:	2200      	movs	r2, #0
 800e450:	f44f 7180 	mov.w	r1, #256	; 0x100
 800e454:	481a      	ldr	r0, [pc, #104]	; (800e4c0 <ChangeLED+0x174>)
 800e456:	f002 f867 	bl	8010528 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 800e45a:	2201      	movs	r2, #1
 800e45c:	f44f 7100 	mov.w	r1, #512	; 0x200
 800e460:	4818      	ldr	r0, [pc, #96]	; (800e4c4 <ChangeLED+0x178>)
 800e462:	f002 f861 	bl	8010528 <HAL_GPIO_WritePin>
		break;
 800e466:	e026      	b.n	800e4b6 <ChangeLED+0x16a>
	case 6:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800e468:	2200      	movs	r2, #0
 800e46a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800e46e:	4814      	ldr	r0, [pc, #80]	; (800e4c0 <ChangeLED+0x174>)
 800e470:	f002 f85a 	bl	8010528 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800e474:	2201      	movs	r2, #1
 800e476:	f44f 7180 	mov.w	r1, #256	; 0x100
 800e47a:	4811      	ldr	r0, [pc, #68]	; (800e4c0 <ChangeLED+0x174>)
 800e47c:	f002 f854 	bl	8010528 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 800e480:	2201      	movs	r2, #1
 800e482:	f44f 7100 	mov.w	r1, #512	; 0x200
 800e486:	480f      	ldr	r0, [pc, #60]	; (800e4c4 <ChangeLED+0x178>)
 800e488:	f002 f84e 	bl	8010528 <HAL_GPIO_WritePin>

		break;
 800e48c:	e013      	b.n	800e4b6 <ChangeLED+0x16a>
	case 7:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800e48e:	2201      	movs	r2, #1
 800e490:	f44f 7100 	mov.w	r1, #512	; 0x200
 800e494:	480a      	ldr	r0, [pc, #40]	; (800e4c0 <ChangeLED+0x174>)
 800e496:	f002 f847 	bl	8010528 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800e49a:	2201      	movs	r2, #1
 800e49c:	f44f 7180 	mov.w	r1, #256	; 0x100
 800e4a0:	4807      	ldr	r0, [pc, #28]	; (800e4c0 <ChangeLED+0x174>)
 800e4a2:	f002 f841 	bl	8010528 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 800e4a6:	2201      	movs	r2, #1
 800e4a8:	f44f 7100 	mov.w	r1, #512	; 0x200
 800e4ac:	4805      	ldr	r0, [pc, #20]	; (800e4c4 <ChangeLED+0x178>)
 800e4ae:	f002 f83b 	bl	8010528 <HAL_GPIO_WritePin>

		break;
 800e4b2:	e000      	b.n	800e4b6 <ChangeLED+0x16a>
	default: break;
 800e4b4:	bf00      	nop

	}
}
 800e4b6:	bf00      	nop
 800e4b8:	3708      	adds	r7, #8
 800e4ba:	46bd      	mov	sp, r7
 800e4bc:	bd80      	pop	{r7, pc}
 800e4be:	bf00      	nop
 800e4c0:	40020800 	.word	0x40020800
 800e4c4:	40020400 	.word	0x40020400

0800e4c8 <Motor_PWM_Start>:

#include "Motor_Driver.h"


//HAL
void Motor_PWM_Start(){ // PWMCCR
 800e4c8:	b580      	push	{r7, lr}
 800e4ca:	af00      	add	r7, sp, #0
#if 1
  if (HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4) != HAL_OK)
 800e4cc:	210c      	movs	r1, #12
 800e4ce:	4809      	ldr	r0, [pc, #36]	; (800e4f4 <Motor_PWM_Start+0x2c>)
 800e4d0:	f003 fd1e 	bl	8011f10 <HAL_TIM_PWM_Start>
 800e4d4:	4603      	mov	r3, r0
 800e4d6:	2b00      	cmp	r3, #0
 800e4d8:	d001      	beq.n	800e4de <Motor_PWM_Start+0x16>
  {
	  Error_Handler();
 800e4da:	f7ff f86f 	bl	800d5bc <Error_Handler>
  }
  if (HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2) != HAL_OK)
 800e4de:	2104      	movs	r1, #4
 800e4e0:	4805      	ldr	r0, [pc, #20]	; (800e4f8 <Motor_PWM_Start+0x30>)
 800e4e2:	f003 fd15 	bl	8011f10 <HAL_TIM_PWM_Start>
 800e4e6:	4603      	mov	r3, r0
 800e4e8:	2b00      	cmp	r3, #0
 800e4ea:	d001      	beq.n	800e4f0 <Motor_PWM_Start+0x28>
  {
	  Error_Handler();
 800e4ec:	f7ff f866 	bl	800d5bc <Error_Handler>
  }
#endif
}
 800e4f0:	bf00      	nop
 800e4f2:	bd80      	pop	{r7, pc}
 800e4f4:	20000980 	.word	0x20000980
 800e4f8:	20000780 	.word	0x20000780

0800e4fc <Motor_PWM_Stop>:

void Motor_PWM_Stop(){ // PWMCCR
 800e4fc:	b580      	push	{r7, lr}
 800e4fe:	af00      	add	r7, sp, #0
#if 1
  if (HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4) != HAL_OK)
 800e500:	210c      	movs	r1, #12
 800e502:	4809      	ldr	r0, [pc, #36]	; (800e528 <Motor_PWM_Stop+0x2c>)
 800e504:	f003 fd42 	bl	8011f8c <HAL_TIM_PWM_Stop>
 800e508:	4603      	mov	r3, r0
 800e50a:	2b00      	cmp	r3, #0
 800e50c:	d001      	beq.n	800e512 <Motor_PWM_Stop+0x16>
  {
	  Error_Handler();
 800e50e:	f7ff f855 	bl	800d5bc <Error_Handler>
  }
  if (HAL_TIM_PWM_Stop(&htim5, TIM_CHANNEL_2) != HAL_OK)
 800e512:	2104      	movs	r1, #4
 800e514:	4805      	ldr	r0, [pc, #20]	; (800e52c <Motor_PWM_Stop+0x30>)
 800e516:	f003 fd39 	bl	8011f8c <HAL_TIM_PWM_Stop>
 800e51a:	4603      	mov	r3, r0
 800e51c:	2b00      	cmp	r3, #0
 800e51e:	d001      	beq.n	800e524 <Motor_PWM_Stop+0x28>
  {
	  Error_Handler();
 800e520:	f7ff f84c 	bl	800d5bc <Error_Handler>
  }
#endif
}
 800e524:	bf00      	nop
 800e526:	bd80      	pop	{r7, pc}
 800e528:	20000980 	.word	0x20000980
 800e52c:	20000780 	.word	0x20000780

0800e530 <Motor_Switch>:
inline void Motor_Switch(int left, int right){
 800e530:	b580      	push	{r7, lr}
 800e532:	b082      	sub	sp, #8
 800e534:	af00      	add	r7, sp, #0
 800e536:	6078      	str	r0, [r7, #4]
 800e538:	6039      	str	r1, [r7, #0]
	if (left > 0 ){
 800e53a:	687b      	ldr	r3, [r7, #4]
 800e53c:	2b00      	cmp	r3, #0
 800e53e:	dd05      	ble.n	800e54c <Motor_Switch+0x1c>
		//to -
		HAL_GPIO_WritePin(GPIO_LEFT, GPIO_L_PIN_NUM, GPIO_PIN_SET); //A2SET:1
 800e540:	2201      	movs	r2, #1
 800e542:	2104      	movs	r1, #4
 800e544:	4828      	ldr	r0, [pc, #160]	; (800e5e8 <Motor_Switch+0xb8>)
 800e546:	f001 ffef 	bl	8010528 <HAL_GPIO_WritePin>
 800e54a:	e00a      	b.n	800e562 <Motor_Switch+0x32>

	}
	else  if (left < 0){
 800e54c:	687b      	ldr	r3, [r7, #4]
 800e54e:	2b00      	cmp	r3, #0
 800e550:	da07      	bge.n	800e562 <Motor_Switch+0x32>
		//to +
		HAL_GPIO_WritePin(GPIO_LEFT, GPIO_L_PIN_NUM, GPIO_PIN_RESET); //A2,RESET:0
 800e552:	2200      	movs	r2, #0
 800e554:	2104      	movs	r1, #4
 800e556:	4824      	ldr	r0, [pc, #144]	; (800e5e8 <Motor_Switch+0xb8>)
 800e558:	f001 ffe6 	bl	8010528 <HAL_GPIO_WritePin>
		left = -left;
 800e55c:	687b      	ldr	r3, [r7, #4]
 800e55e:	425b      	negs	r3, r3
 800e560:	607b      	str	r3, [r7, #4]
	}
	if (right > 0){
 800e562:	683b      	ldr	r3, [r7, #0]
 800e564:	2b00      	cmp	r3, #0
 800e566:	dd05      	ble.n	800e574 <Motor_Switch+0x44>
		//to -
		HAL_GPIO_WritePin(GPIO_RIGHT, GPIO_R_PIN_NUM, GPIO_PIN_RESET); //A0,RESET:0
 800e568:	2200      	movs	r2, #0
 800e56a:	2101      	movs	r1, #1
 800e56c:	481e      	ldr	r0, [pc, #120]	; (800e5e8 <Motor_Switch+0xb8>)
 800e56e:	f001 ffdb 	bl	8010528 <HAL_GPIO_WritePin>
 800e572:	e00a      	b.n	800e58a <Motor_Switch+0x5a>

	}

	else if (right < 0){
 800e574:	683b      	ldr	r3, [r7, #0]
 800e576:	2b00      	cmp	r3, #0
 800e578:	da07      	bge.n	800e58a <Motor_Switch+0x5a>
	  	//to +
	  	HAL_GPIO_WritePin(GPIO_RIGHT, GPIO_R_PIN_NUM, GPIO_PIN_SET); //A0,SET:1
 800e57a:	2201      	movs	r2, #1
 800e57c:	2101      	movs	r1, #1
 800e57e:	481a      	ldr	r0, [pc, #104]	; (800e5e8 <Motor_Switch+0xb8>)
 800e580:	f001 ffd2 	bl	8010528 <HAL_GPIO_WritePin>
	  	right = -right;
 800e584:	683b      	ldr	r3, [r7, #0]
 800e586:	425b      	negs	r3, r3
 800e588:	603b      	str	r3, [r7, #0]
	}

	//
	if(left > 4200*0.6) left = 4200*0.6;
 800e58a:	6878      	ldr	r0, [r7, #4]
 800e58c:	f7f9 ff02 	bl	8008394 <__aeabi_i2d>
 800e590:	a313      	add	r3, pc, #76	; (adr r3, 800e5e0 <Motor_Switch+0xb0>)
 800e592:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e596:	f7fa f9f7 	bl	8008988 <__aeabi_dcmpgt>
 800e59a:	4603      	mov	r3, r0
 800e59c:	2b00      	cmp	r3, #0
 800e59e:	d002      	beq.n	800e5a6 <Motor_Switch+0x76>
 800e5a0:	f640 13d8 	movw	r3, #2520	; 0x9d8
 800e5a4:	607b      	str	r3, [r7, #4]
	if(right > 4200*0.6) right = 4200*0.6;
 800e5a6:	6838      	ldr	r0, [r7, #0]
 800e5a8:	f7f9 fef4 	bl	8008394 <__aeabi_i2d>
 800e5ac:	a30c      	add	r3, pc, #48	; (adr r3, 800e5e0 <Motor_Switch+0xb0>)
 800e5ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5b2:	f7fa f9e9 	bl	8008988 <__aeabi_dcmpgt>
 800e5b6:	4603      	mov	r3, r0
 800e5b8:	2b00      	cmp	r3, #0
 800e5ba:	d002      	beq.n	800e5c2 <Motor_Switch+0x92>
 800e5bc:	f640 13d8 	movw	r3, #2520	; 0x9d8
 800e5c0:	603b      	str	r3, [r7, #0]

	  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, left); //tim2ch4
 800e5c2:	4b0a      	ldr	r3, [pc, #40]	; (800e5ec <Motor_Switch+0xbc>)
 800e5c4:	681b      	ldr	r3, [r3, #0]
 800e5c6:	687a      	ldr	r2, [r7, #4]
 800e5c8:	641a      	str	r2, [r3, #64]	; 0x40
	  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, right); //tim5ch2
 800e5ca:	4b09      	ldr	r3, [pc, #36]	; (800e5f0 <Motor_Switch+0xc0>)
 800e5cc:	681b      	ldr	r3, [r3, #0]
 800e5ce:	683a      	ldr	r2, [r7, #0]
 800e5d0:	639a      	str	r2, [r3, #56]	; 0x38
}
 800e5d2:	bf00      	nop
 800e5d4:	3708      	adds	r7, #8
 800e5d6:	46bd      	mov	sp, r7
 800e5d8:	bd80      	pop	{r7, pc}
 800e5da:	bf00      	nop
 800e5dc:	f3af 8000 	nop.w
 800e5e0:	00000000 	.word	0x00000000
 800e5e4:	40a3b000 	.word	0x40a3b000
 800e5e8:	40020000 	.word	0x40020000
 800e5ec:	20000980 	.word	0x20000980
 800e5f0:	20000780 	.word	0x20000780

0800e5f4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800e5f4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800e62c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800e5f8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800e5fa:	e003      	b.n	800e604 <LoopCopyDataInit>

0800e5fc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800e5fc:	4b0c      	ldr	r3, [pc, #48]	; (800e630 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800e5fe:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800e600:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800e602:	3104      	adds	r1, #4

0800e604 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800e604:	480b      	ldr	r0, [pc, #44]	; (800e634 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800e606:	4b0c      	ldr	r3, [pc, #48]	; (800e638 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800e608:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800e60a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800e60c:	d3f6      	bcc.n	800e5fc <CopyDataInit>
  ldr  r2, =_sbss
 800e60e:	4a0b      	ldr	r2, [pc, #44]	; (800e63c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800e610:	e002      	b.n	800e618 <LoopFillZerobss>

0800e612 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800e612:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800e614:	f842 3b04 	str.w	r3, [r2], #4

0800e618 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800e618:	4b09      	ldr	r3, [pc, #36]	; (800e640 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800e61a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800e61c:	d3f9      	bcc.n	800e612 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800e61e:	f7ff fc1f 	bl	800de60 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800e622:	f005 fbad 	bl	8013d80 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800e626:	f7fe f9ff 	bl	800ca28 <main>
  bx  lr    
 800e62a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800e62c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800e630:	080194d4 	.word	0x080194d4
  ldr  r0, =_sdata
 800e634:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800e638:	200001f4 	.word	0x200001f4
  ldr  r2, =_sbss
 800e63c:	200001f8 	.word	0x200001f8
  ldr  r3, = _ebss
 800e640:	20000a60 	.word	0x20000a60

0800e644 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800e644:	e7fe      	b.n	800e644 <CAN1_RX0_IRQHandler>
	...

0800e648 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800e648:	b580      	push	{r7, lr}
 800e64a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800e64c:	4b0e      	ldr	r3, [pc, #56]	; (800e688 <HAL_Init+0x40>)
 800e64e:	681b      	ldr	r3, [r3, #0]
 800e650:	4a0d      	ldr	r2, [pc, #52]	; (800e688 <HAL_Init+0x40>)
 800e652:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800e656:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800e658:	4b0b      	ldr	r3, [pc, #44]	; (800e688 <HAL_Init+0x40>)
 800e65a:	681b      	ldr	r3, [r3, #0]
 800e65c:	4a0a      	ldr	r2, [pc, #40]	; (800e688 <HAL_Init+0x40>)
 800e65e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800e662:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800e664:	4b08      	ldr	r3, [pc, #32]	; (800e688 <HAL_Init+0x40>)
 800e666:	681b      	ldr	r3, [r3, #0]
 800e668:	4a07      	ldr	r2, [pc, #28]	; (800e688 <HAL_Init+0x40>)
 800e66a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800e66e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800e670:	2003      	movs	r0, #3
 800e672:	f000 fedf 	bl	800f434 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800e676:	2000      	movs	r0, #0
 800e678:	f000 f808 	bl	800e68c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800e67c:	f7fe ffa2 	bl	800d5c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800e680:	2300      	movs	r3, #0
}
 800e682:	4618      	mov	r0, r3
 800e684:	bd80      	pop	{r7, pc}
 800e686:	bf00      	nop
 800e688:	40023c00 	.word	0x40023c00

0800e68c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800e68c:	b580      	push	{r7, lr}
 800e68e:	b082      	sub	sp, #8
 800e690:	af00      	add	r7, sp, #0
 800e692:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800e694:	4b12      	ldr	r3, [pc, #72]	; (800e6e0 <HAL_InitTick+0x54>)
 800e696:	681a      	ldr	r2, [r3, #0]
 800e698:	4b12      	ldr	r3, [pc, #72]	; (800e6e4 <HAL_InitTick+0x58>)
 800e69a:	781b      	ldrb	r3, [r3, #0]
 800e69c:	4619      	mov	r1, r3
 800e69e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800e6a2:	fbb3 f3f1 	udiv	r3, r3, r1
 800e6a6:	fbb2 f3f3 	udiv	r3, r2, r3
 800e6aa:	4618      	mov	r0, r3
 800e6ac:	f000 fef7 	bl	800f49e <HAL_SYSTICK_Config>
 800e6b0:	4603      	mov	r3, r0
 800e6b2:	2b00      	cmp	r3, #0
 800e6b4:	d001      	beq.n	800e6ba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800e6b6:	2301      	movs	r3, #1
 800e6b8:	e00e      	b.n	800e6d8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800e6ba:	687b      	ldr	r3, [r7, #4]
 800e6bc:	2b0f      	cmp	r3, #15
 800e6be:	d80a      	bhi.n	800e6d6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800e6c0:	2200      	movs	r2, #0
 800e6c2:	6879      	ldr	r1, [r7, #4]
 800e6c4:	f04f 30ff 	mov.w	r0, #4294967295
 800e6c8:	f000 febf 	bl	800f44a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800e6cc:	4a06      	ldr	r2, [pc, #24]	; (800e6e8 <HAL_InitTick+0x5c>)
 800e6ce:	687b      	ldr	r3, [r7, #4]
 800e6d0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800e6d2:	2300      	movs	r3, #0
 800e6d4:	e000      	b.n	800e6d8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800e6d6:	2301      	movs	r3, #1
}
 800e6d8:	4618      	mov	r0, r3
 800e6da:	3708      	adds	r7, #8
 800e6dc:	46bd      	mov	sp, r7
 800e6de:	bd80      	pop	{r7, pc}
 800e6e0:	20000018 	.word	0x20000018
 800e6e4:	20000020 	.word	0x20000020
 800e6e8:	2000001c 	.word	0x2000001c

0800e6ec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800e6ec:	b480      	push	{r7}
 800e6ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800e6f0:	4b06      	ldr	r3, [pc, #24]	; (800e70c <HAL_IncTick+0x20>)
 800e6f2:	781b      	ldrb	r3, [r3, #0]
 800e6f4:	461a      	mov	r2, r3
 800e6f6:	4b06      	ldr	r3, [pc, #24]	; (800e710 <HAL_IncTick+0x24>)
 800e6f8:	681b      	ldr	r3, [r3, #0]
 800e6fa:	4413      	add	r3, r2
 800e6fc:	4a04      	ldr	r2, [pc, #16]	; (800e710 <HAL_IncTick+0x24>)
 800e6fe:	6013      	str	r3, [r2, #0]
}
 800e700:	bf00      	nop
 800e702:	46bd      	mov	sp, r7
 800e704:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e708:	4770      	bx	lr
 800e70a:	bf00      	nop
 800e70c:	20000020 	.word	0x20000020
 800e710:	20000a38 	.word	0x20000a38

0800e714 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800e714:	b480      	push	{r7}
 800e716:	af00      	add	r7, sp, #0
  return uwTick;
 800e718:	4b03      	ldr	r3, [pc, #12]	; (800e728 <HAL_GetTick+0x14>)
 800e71a:	681b      	ldr	r3, [r3, #0]
}
 800e71c:	4618      	mov	r0, r3
 800e71e:	46bd      	mov	sp, r7
 800e720:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e724:	4770      	bx	lr
 800e726:	bf00      	nop
 800e728:	20000a38 	.word	0x20000a38

0800e72c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800e72c:	b580      	push	{r7, lr}
 800e72e:	b084      	sub	sp, #16
 800e730:	af00      	add	r7, sp, #0
 800e732:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800e734:	f7ff ffee 	bl	800e714 <HAL_GetTick>
 800e738:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800e73a:	687b      	ldr	r3, [r7, #4]
 800e73c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800e73e:	68fb      	ldr	r3, [r7, #12]
 800e740:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e744:	d005      	beq.n	800e752 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800e746:	4b09      	ldr	r3, [pc, #36]	; (800e76c <HAL_Delay+0x40>)
 800e748:	781b      	ldrb	r3, [r3, #0]
 800e74a:	461a      	mov	r2, r3
 800e74c:	68fb      	ldr	r3, [r7, #12]
 800e74e:	4413      	add	r3, r2
 800e750:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800e752:	bf00      	nop
 800e754:	f7ff ffde 	bl	800e714 <HAL_GetTick>
 800e758:	4602      	mov	r2, r0
 800e75a:	68bb      	ldr	r3, [r7, #8]
 800e75c:	1ad3      	subs	r3, r2, r3
 800e75e:	68fa      	ldr	r2, [r7, #12]
 800e760:	429a      	cmp	r2, r3
 800e762:	d8f7      	bhi.n	800e754 <HAL_Delay+0x28>
  {
  }
}
 800e764:	bf00      	nop
 800e766:	3710      	adds	r7, #16
 800e768:	46bd      	mov	sp, r7
 800e76a:	bd80      	pop	{r7, pc}
 800e76c:	20000020 	.word	0x20000020

0800e770 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800e770:	b580      	push	{r7, lr}
 800e772:	b084      	sub	sp, #16
 800e774:	af00      	add	r7, sp, #0
 800e776:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800e778:	2300      	movs	r3, #0
 800e77a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800e77c:	687b      	ldr	r3, [r7, #4]
 800e77e:	2b00      	cmp	r3, #0
 800e780:	d101      	bne.n	800e786 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800e782:	2301      	movs	r3, #1
 800e784:	e033      	b.n	800e7ee <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800e786:	687b      	ldr	r3, [r7, #4]
 800e788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e78a:	2b00      	cmp	r3, #0
 800e78c:	d109      	bne.n	800e7a2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800e78e:	6878      	ldr	r0, [r7, #4]
 800e790:	f7fe ff46 	bl	800d620 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800e794:	687b      	ldr	r3, [r7, #4]
 800e796:	2200      	movs	r2, #0
 800e798:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800e79a:	687b      	ldr	r3, [r7, #4]
 800e79c:	2200      	movs	r2, #0
 800e79e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800e7a2:	687b      	ldr	r3, [r7, #4]
 800e7a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e7a6:	f003 0310 	and.w	r3, r3, #16
 800e7aa:	2b00      	cmp	r3, #0
 800e7ac:	d118      	bne.n	800e7e0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800e7ae:	687b      	ldr	r3, [r7, #4]
 800e7b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e7b2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800e7b6:	f023 0302 	bic.w	r3, r3, #2
 800e7ba:	f043 0202 	orr.w	r2, r3, #2
 800e7be:	687b      	ldr	r3, [r7, #4]
 800e7c0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800e7c2:	6878      	ldr	r0, [r7, #4]
 800e7c4:	f000 fbde 	bl	800ef84 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800e7c8:	687b      	ldr	r3, [r7, #4]
 800e7ca:	2200      	movs	r2, #0
 800e7cc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800e7ce:	687b      	ldr	r3, [r7, #4]
 800e7d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e7d2:	f023 0303 	bic.w	r3, r3, #3
 800e7d6:	f043 0201 	orr.w	r2, r3, #1
 800e7da:	687b      	ldr	r3, [r7, #4]
 800e7dc:	641a      	str	r2, [r3, #64]	; 0x40
 800e7de:	e001      	b.n	800e7e4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800e7e0:	2301      	movs	r3, #1
 800e7e2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800e7e4:	687b      	ldr	r3, [r7, #4]
 800e7e6:	2200      	movs	r2, #0
 800e7e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800e7ec:	7bfb      	ldrb	r3, [r7, #15]
}
 800e7ee:	4618      	mov	r0, r3
 800e7f0:	3710      	adds	r7, #16
 800e7f2:	46bd      	mov	sp, r7
 800e7f4:	bd80      	pop	{r7, pc}

0800e7f6 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 800e7f6:	b580      	push	{r7, lr}
 800e7f8:	b084      	sub	sp, #16
 800e7fa:	af00      	add	r7, sp, #0
 800e7fc:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 800e7fe:	2300      	movs	r3, #0
 800e800:	60fb      	str	r3, [r7, #12]
 800e802:	2300      	movs	r3, #0
 800e804:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 800e806:	687b      	ldr	r3, [r7, #4]
 800e808:	681b      	ldr	r3, [r3, #0]
 800e80a:	681b      	ldr	r3, [r3, #0]
 800e80c:	f003 0302 	and.w	r3, r3, #2
 800e810:	2b02      	cmp	r3, #2
 800e812:	bf0c      	ite	eq
 800e814:	2301      	moveq	r3, #1
 800e816:	2300      	movne	r3, #0
 800e818:	b2db      	uxtb	r3, r3
 800e81a:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 800e81c:	687b      	ldr	r3, [r7, #4]
 800e81e:	681b      	ldr	r3, [r3, #0]
 800e820:	685b      	ldr	r3, [r3, #4]
 800e822:	f003 0320 	and.w	r3, r3, #32
 800e826:	2b20      	cmp	r3, #32
 800e828:	bf0c      	ite	eq
 800e82a:	2301      	moveq	r3, #1
 800e82c:	2300      	movne	r3, #0
 800e82e:	b2db      	uxtb	r3, r3
 800e830:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 800e832:	68fb      	ldr	r3, [r7, #12]
 800e834:	2b00      	cmp	r3, #0
 800e836:	d049      	beq.n	800e8cc <HAL_ADC_IRQHandler+0xd6>
 800e838:	68bb      	ldr	r3, [r7, #8]
 800e83a:	2b00      	cmp	r3, #0
 800e83c:	d046      	beq.n	800e8cc <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800e83e:	687b      	ldr	r3, [r7, #4]
 800e840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e842:	f003 0310 	and.w	r3, r3, #16
 800e846:	2b00      	cmp	r3, #0
 800e848:	d105      	bne.n	800e856 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800e84a:	687b      	ldr	r3, [r7, #4]
 800e84c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e84e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800e852:	687b      	ldr	r3, [r7, #4]
 800e854:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800e856:	687b      	ldr	r3, [r7, #4]
 800e858:	681b      	ldr	r3, [r3, #0]
 800e85a:	689b      	ldr	r3, [r3, #8]
 800e85c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800e860:	2b00      	cmp	r3, #0
 800e862:	d12b      	bne.n	800e8bc <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800e864:	687b      	ldr	r3, [r7, #4]
 800e866:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800e868:	2b00      	cmp	r3, #0
 800e86a:	d127      	bne.n	800e8bc <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800e86c:	687b      	ldr	r3, [r7, #4]
 800e86e:	681b      	ldr	r3, [r3, #0]
 800e870:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e872:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800e876:	2b00      	cmp	r3, #0
 800e878:	d006      	beq.n	800e888 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800e87a:	687b      	ldr	r3, [r7, #4]
 800e87c:	681b      	ldr	r3, [r3, #0]
 800e87e:	689b      	ldr	r3, [r3, #8]
 800e880:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800e884:	2b00      	cmp	r3, #0
 800e886:	d119      	bne.n	800e8bc <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800e888:	687b      	ldr	r3, [r7, #4]
 800e88a:	681b      	ldr	r3, [r3, #0]
 800e88c:	685a      	ldr	r2, [r3, #4]
 800e88e:	687b      	ldr	r3, [r7, #4]
 800e890:	681b      	ldr	r3, [r3, #0]
 800e892:	f022 0220 	bic.w	r2, r2, #32
 800e896:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800e898:	687b      	ldr	r3, [r7, #4]
 800e89a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e89c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800e8a0:	687b      	ldr	r3, [r7, #4]
 800e8a2:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800e8a4:	687b      	ldr	r3, [r7, #4]
 800e8a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e8a8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800e8ac:	2b00      	cmp	r3, #0
 800e8ae:	d105      	bne.n	800e8bc <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800e8b0:	687b      	ldr	r3, [r7, #4]
 800e8b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e8b4:	f043 0201 	orr.w	r2, r3, #1
 800e8b8:	687b      	ldr	r3, [r7, #4]
 800e8ba:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800e8bc:	6878      	ldr	r0, [r7, #4]
 800e8be:	f000 fa17 	bl	800ecf0 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800e8c2:	687b      	ldr	r3, [r7, #4]
 800e8c4:	681b      	ldr	r3, [r3, #0]
 800e8c6:	f06f 0212 	mvn.w	r2, #18
 800e8ca:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 800e8cc:	687b      	ldr	r3, [r7, #4]
 800e8ce:	681b      	ldr	r3, [r3, #0]
 800e8d0:	681b      	ldr	r3, [r3, #0]
 800e8d2:	f003 0304 	and.w	r3, r3, #4
 800e8d6:	2b04      	cmp	r3, #4
 800e8d8:	bf0c      	ite	eq
 800e8da:	2301      	moveq	r3, #1
 800e8dc:	2300      	movne	r3, #0
 800e8de:	b2db      	uxtb	r3, r3
 800e8e0:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 800e8e2:	687b      	ldr	r3, [r7, #4]
 800e8e4:	681b      	ldr	r3, [r3, #0]
 800e8e6:	685b      	ldr	r3, [r3, #4]
 800e8e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e8ec:	2b80      	cmp	r3, #128	; 0x80
 800e8ee:	bf0c      	ite	eq
 800e8f0:	2301      	moveq	r3, #1
 800e8f2:	2300      	movne	r3, #0
 800e8f4:	b2db      	uxtb	r3, r3
 800e8f6:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 800e8f8:	68fb      	ldr	r3, [r7, #12]
 800e8fa:	2b00      	cmp	r3, #0
 800e8fc:	d057      	beq.n	800e9ae <HAL_ADC_IRQHandler+0x1b8>
 800e8fe:	68bb      	ldr	r3, [r7, #8]
 800e900:	2b00      	cmp	r3, #0
 800e902:	d054      	beq.n	800e9ae <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800e904:	687b      	ldr	r3, [r7, #4]
 800e906:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e908:	f003 0310 	and.w	r3, r3, #16
 800e90c:	2b00      	cmp	r3, #0
 800e90e:	d105      	bne.n	800e91c <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800e910:	687b      	ldr	r3, [r7, #4]
 800e912:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e914:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800e918:	687b      	ldr	r3, [r7, #4]
 800e91a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800e91c:	687b      	ldr	r3, [r7, #4]
 800e91e:	681b      	ldr	r3, [r3, #0]
 800e920:	689b      	ldr	r3, [r3, #8]
 800e922:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800e926:	2b00      	cmp	r3, #0
 800e928:	d139      	bne.n	800e99e <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800e92a:	687b      	ldr	r3, [r7, #4]
 800e92c:	681b      	ldr	r3, [r3, #0]
 800e92e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e930:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800e934:	2b00      	cmp	r3, #0
 800e936:	d006      	beq.n	800e946 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800e938:	687b      	ldr	r3, [r7, #4]
 800e93a:	681b      	ldr	r3, [r3, #0]
 800e93c:	689b      	ldr	r3, [r3, #8]
 800e93e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800e942:	2b00      	cmp	r3, #0
 800e944:	d12b      	bne.n	800e99e <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800e946:	687b      	ldr	r3, [r7, #4]
 800e948:	681b      	ldr	r3, [r3, #0]
 800e94a:	685b      	ldr	r3, [r3, #4]
 800e94c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800e950:	2b00      	cmp	r3, #0
 800e952:	d124      	bne.n	800e99e <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800e954:	687b      	ldr	r3, [r7, #4]
 800e956:	681b      	ldr	r3, [r3, #0]
 800e958:	689b      	ldr	r3, [r3, #8]
 800e95a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800e95e:	2b00      	cmp	r3, #0
 800e960:	d11d      	bne.n	800e99e <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 800e962:	687b      	ldr	r3, [r7, #4]
 800e964:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800e966:	2b00      	cmp	r3, #0
 800e968:	d119      	bne.n	800e99e <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800e96a:	687b      	ldr	r3, [r7, #4]
 800e96c:	681b      	ldr	r3, [r3, #0]
 800e96e:	685a      	ldr	r2, [r3, #4]
 800e970:	687b      	ldr	r3, [r7, #4]
 800e972:	681b      	ldr	r3, [r3, #0]
 800e974:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800e978:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800e97a:	687b      	ldr	r3, [r7, #4]
 800e97c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e97e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800e982:	687b      	ldr	r3, [r7, #4]
 800e984:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800e986:	687b      	ldr	r3, [r7, #4]
 800e988:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e98a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e98e:	2b00      	cmp	r3, #0
 800e990:	d105      	bne.n	800e99e <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800e992:	687b      	ldr	r3, [r7, #4]
 800e994:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e996:	f043 0201 	orr.w	r2, r3, #1
 800e99a:	687b      	ldr	r3, [r7, #4]
 800e99c:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800e99e:	6878      	ldr	r0, [r7, #4]
 800e9a0:	f000 fc6e 	bl	800f280 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800e9a4:	687b      	ldr	r3, [r7, #4]
 800e9a6:	681b      	ldr	r3, [r3, #0]
 800e9a8:	f06f 020c 	mvn.w	r2, #12
 800e9ac:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 800e9ae:	687b      	ldr	r3, [r7, #4]
 800e9b0:	681b      	ldr	r3, [r3, #0]
 800e9b2:	681b      	ldr	r3, [r3, #0]
 800e9b4:	f003 0301 	and.w	r3, r3, #1
 800e9b8:	2b01      	cmp	r3, #1
 800e9ba:	bf0c      	ite	eq
 800e9bc:	2301      	moveq	r3, #1
 800e9be:	2300      	movne	r3, #0
 800e9c0:	b2db      	uxtb	r3, r3
 800e9c2:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 800e9c4:	687b      	ldr	r3, [r7, #4]
 800e9c6:	681b      	ldr	r3, [r3, #0]
 800e9c8:	685b      	ldr	r3, [r3, #4]
 800e9ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e9ce:	2b40      	cmp	r3, #64	; 0x40
 800e9d0:	bf0c      	ite	eq
 800e9d2:	2301      	moveq	r3, #1
 800e9d4:	2300      	movne	r3, #0
 800e9d6:	b2db      	uxtb	r3, r3
 800e9d8:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 800e9da:	68fb      	ldr	r3, [r7, #12]
 800e9dc:	2b00      	cmp	r3, #0
 800e9de:	d017      	beq.n	800ea10 <HAL_ADC_IRQHandler+0x21a>
 800e9e0:	68bb      	ldr	r3, [r7, #8]
 800e9e2:	2b00      	cmp	r3, #0
 800e9e4:	d014      	beq.n	800ea10 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800e9e6:	687b      	ldr	r3, [r7, #4]
 800e9e8:	681b      	ldr	r3, [r3, #0]
 800e9ea:	681b      	ldr	r3, [r3, #0]
 800e9ec:	f003 0301 	and.w	r3, r3, #1
 800e9f0:	2b01      	cmp	r3, #1
 800e9f2:	d10d      	bne.n	800ea10 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800e9f4:	687b      	ldr	r3, [r7, #4]
 800e9f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e9f8:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800e9fc:	687b      	ldr	r3, [r7, #4]
 800e9fe:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800ea00:	6878      	ldr	r0, [r7, #4]
 800ea02:	f000 f989 	bl	800ed18 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800ea06:	687b      	ldr	r3, [r7, #4]
 800ea08:	681b      	ldr	r3, [r3, #0]
 800ea0a:	f06f 0201 	mvn.w	r2, #1
 800ea0e:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 800ea10:	687b      	ldr	r3, [r7, #4]
 800ea12:	681b      	ldr	r3, [r3, #0]
 800ea14:	681b      	ldr	r3, [r3, #0]
 800ea16:	f003 0320 	and.w	r3, r3, #32
 800ea1a:	2b20      	cmp	r3, #32
 800ea1c:	bf0c      	ite	eq
 800ea1e:	2301      	moveq	r3, #1
 800ea20:	2300      	movne	r3, #0
 800ea22:	b2db      	uxtb	r3, r3
 800ea24:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 800ea26:	687b      	ldr	r3, [r7, #4]
 800ea28:	681b      	ldr	r3, [r3, #0]
 800ea2a:	685b      	ldr	r3, [r3, #4]
 800ea2c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800ea30:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800ea34:	bf0c      	ite	eq
 800ea36:	2301      	moveq	r3, #1
 800ea38:	2300      	movne	r3, #0
 800ea3a:	b2db      	uxtb	r3, r3
 800ea3c:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 800ea3e:	68fb      	ldr	r3, [r7, #12]
 800ea40:	2b00      	cmp	r3, #0
 800ea42:	d015      	beq.n	800ea70 <HAL_ADC_IRQHandler+0x27a>
 800ea44:	68bb      	ldr	r3, [r7, #8]
 800ea46:	2b00      	cmp	r3, #0
 800ea48:	d012      	beq.n	800ea70 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800ea4a:	687b      	ldr	r3, [r7, #4]
 800ea4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ea4e:	f043 0202 	orr.w	r2, r3, #2
 800ea52:	687b      	ldr	r3, [r7, #4]
 800ea54:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800ea56:	687b      	ldr	r3, [r7, #4]
 800ea58:	681b      	ldr	r3, [r3, #0]
 800ea5a:	f06f 0220 	mvn.w	r2, #32
 800ea5e:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800ea60:	6878      	ldr	r0, [r7, #4]
 800ea62:	f000 f963 	bl	800ed2c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800ea66:	687b      	ldr	r3, [r7, #4]
 800ea68:	681b      	ldr	r3, [r3, #0]
 800ea6a:	f06f 0220 	mvn.w	r2, #32
 800ea6e:	601a      	str	r2, [r3, #0]
  }
}
 800ea70:	bf00      	nop
 800ea72:	3710      	adds	r7, #16
 800ea74:	46bd      	mov	sp, r7
 800ea76:	bd80      	pop	{r7, pc}

0800ea78 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800ea78:	b580      	push	{r7, lr}
 800ea7a:	b086      	sub	sp, #24
 800ea7c:	af00      	add	r7, sp, #0
 800ea7e:	60f8      	str	r0, [r7, #12]
 800ea80:	60b9      	str	r1, [r7, #8]
 800ea82:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 800ea84:	2300      	movs	r3, #0
 800ea86:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800ea88:	68fb      	ldr	r3, [r7, #12]
 800ea8a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ea8e:	2b01      	cmp	r3, #1
 800ea90:	d101      	bne.n	800ea96 <HAL_ADC_Start_DMA+0x1e>
 800ea92:	2302      	movs	r3, #2
 800ea94:	e0cc      	b.n	800ec30 <HAL_ADC_Start_DMA+0x1b8>
 800ea96:	68fb      	ldr	r3, [r7, #12]
 800ea98:	2201      	movs	r2, #1
 800ea9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800ea9e:	68fb      	ldr	r3, [r7, #12]
 800eaa0:	681b      	ldr	r3, [r3, #0]
 800eaa2:	689b      	ldr	r3, [r3, #8]
 800eaa4:	f003 0301 	and.w	r3, r3, #1
 800eaa8:	2b01      	cmp	r3, #1
 800eaaa:	d018      	beq.n	800eade <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800eaac:	68fb      	ldr	r3, [r7, #12]
 800eaae:	681b      	ldr	r3, [r3, #0]
 800eab0:	689a      	ldr	r2, [r3, #8]
 800eab2:	68fb      	ldr	r3, [r7, #12]
 800eab4:	681b      	ldr	r3, [r3, #0]
 800eab6:	f042 0201 	orr.w	r2, r2, #1
 800eaba:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800eabc:	4b5e      	ldr	r3, [pc, #376]	; (800ec38 <HAL_ADC_Start_DMA+0x1c0>)
 800eabe:	681b      	ldr	r3, [r3, #0]
 800eac0:	4a5e      	ldr	r2, [pc, #376]	; (800ec3c <HAL_ADC_Start_DMA+0x1c4>)
 800eac2:	fba2 2303 	umull	r2, r3, r2, r3
 800eac6:	0c9a      	lsrs	r2, r3, #18
 800eac8:	4613      	mov	r3, r2
 800eaca:	005b      	lsls	r3, r3, #1
 800eacc:	4413      	add	r3, r2
 800eace:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800ead0:	e002      	b.n	800ead8 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800ead2:	693b      	ldr	r3, [r7, #16]
 800ead4:	3b01      	subs	r3, #1
 800ead6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800ead8:	693b      	ldr	r3, [r7, #16]
 800eada:	2b00      	cmp	r3, #0
 800eadc:	d1f9      	bne.n	800ead2 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800eade:	68fb      	ldr	r3, [r7, #12]
 800eae0:	681b      	ldr	r3, [r3, #0]
 800eae2:	689b      	ldr	r3, [r3, #8]
 800eae4:	f003 0301 	and.w	r3, r3, #1
 800eae8:	2b01      	cmp	r3, #1
 800eaea:	f040 80a0 	bne.w	800ec2e <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800eaee:	68fb      	ldr	r3, [r7, #12]
 800eaf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800eaf2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800eaf6:	f023 0301 	bic.w	r3, r3, #1
 800eafa:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800eafe:	68fb      	ldr	r3, [r7, #12]
 800eb00:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800eb02:	68fb      	ldr	r3, [r7, #12]
 800eb04:	681b      	ldr	r3, [r3, #0]
 800eb06:	685b      	ldr	r3, [r3, #4]
 800eb08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800eb0c:	2b00      	cmp	r3, #0
 800eb0e:	d007      	beq.n	800eb20 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800eb10:	68fb      	ldr	r3, [r7, #12]
 800eb12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800eb14:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800eb18:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800eb1c:	68fb      	ldr	r3, [r7, #12]
 800eb1e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800eb20:	68fb      	ldr	r3, [r7, #12]
 800eb22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800eb24:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800eb28:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800eb2c:	d106      	bne.n	800eb3c <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800eb2e:	68fb      	ldr	r3, [r7, #12]
 800eb30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800eb32:	f023 0206 	bic.w	r2, r3, #6
 800eb36:	68fb      	ldr	r3, [r7, #12]
 800eb38:	645a      	str	r2, [r3, #68]	; 0x44
 800eb3a:	e002      	b.n	800eb42 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800eb3c:	68fb      	ldr	r3, [r7, #12]
 800eb3e:	2200      	movs	r2, #0
 800eb40:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800eb42:	68fb      	ldr	r3, [r7, #12]
 800eb44:	2200      	movs	r2, #0
 800eb46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800eb4a:	4b3d      	ldr	r3, [pc, #244]	; (800ec40 <HAL_ADC_Start_DMA+0x1c8>)
 800eb4c:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800eb4e:	68fb      	ldr	r3, [r7, #12]
 800eb50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eb52:	4a3c      	ldr	r2, [pc, #240]	; (800ec44 <HAL_ADC_Start_DMA+0x1cc>)
 800eb54:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800eb56:	68fb      	ldr	r3, [r7, #12]
 800eb58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eb5a:	4a3b      	ldr	r2, [pc, #236]	; (800ec48 <HAL_ADC_Start_DMA+0x1d0>)
 800eb5c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800eb5e:	68fb      	ldr	r3, [r7, #12]
 800eb60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eb62:	4a3a      	ldr	r2, [pc, #232]	; (800ec4c <HAL_ADC_Start_DMA+0x1d4>)
 800eb64:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800eb66:	68fb      	ldr	r3, [r7, #12]
 800eb68:	681b      	ldr	r3, [r3, #0]
 800eb6a:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800eb6e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800eb70:	68fb      	ldr	r3, [r7, #12]
 800eb72:	681b      	ldr	r3, [r3, #0]
 800eb74:	685a      	ldr	r2, [r3, #4]
 800eb76:	68fb      	ldr	r3, [r7, #12]
 800eb78:	681b      	ldr	r3, [r3, #0]
 800eb7a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800eb7e:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800eb80:	68fb      	ldr	r3, [r7, #12]
 800eb82:	681b      	ldr	r3, [r3, #0]
 800eb84:	689a      	ldr	r2, [r3, #8]
 800eb86:	68fb      	ldr	r3, [r7, #12]
 800eb88:	681b      	ldr	r3, [r3, #0]
 800eb8a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800eb8e:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800eb90:	68fb      	ldr	r3, [r7, #12]
 800eb92:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800eb94:	68fb      	ldr	r3, [r7, #12]
 800eb96:	681b      	ldr	r3, [r3, #0]
 800eb98:	334c      	adds	r3, #76	; 0x4c
 800eb9a:	4619      	mov	r1, r3
 800eb9c:	68ba      	ldr	r2, [r7, #8]
 800eb9e:	687b      	ldr	r3, [r7, #4]
 800eba0:	f000 fd38 	bl	800f614 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800eba4:	697b      	ldr	r3, [r7, #20]
 800eba6:	685b      	ldr	r3, [r3, #4]
 800eba8:	f003 031f 	and.w	r3, r3, #31
 800ebac:	2b00      	cmp	r3, #0
 800ebae:	d12a      	bne.n	800ec06 <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800ebb0:	68fb      	ldr	r3, [r7, #12]
 800ebb2:	681b      	ldr	r3, [r3, #0]
 800ebb4:	4a26      	ldr	r2, [pc, #152]	; (800ec50 <HAL_ADC_Start_DMA+0x1d8>)
 800ebb6:	4293      	cmp	r3, r2
 800ebb8:	d015      	beq.n	800ebe6 <HAL_ADC_Start_DMA+0x16e>
 800ebba:	68fb      	ldr	r3, [r7, #12]
 800ebbc:	681b      	ldr	r3, [r3, #0]
 800ebbe:	4a25      	ldr	r2, [pc, #148]	; (800ec54 <HAL_ADC_Start_DMA+0x1dc>)
 800ebc0:	4293      	cmp	r3, r2
 800ebc2:	d105      	bne.n	800ebd0 <HAL_ADC_Start_DMA+0x158>
 800ebc4:	4b1e      	ldr	r3, [pc, #120]	; (800ec40 <HAL_ADC_Start_DMA+0x1c8>)
 800ebc6:	685b      	ldr	r3, [r3, #4]
 800ebc8:	f003 031f 	and.w	r3, r3, #31
 800ebcc:	2b00      	cmp	r3, #0
 800ebce:	d00a      	beq.n	800ebe6 <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800ebd0:	68fb      	ldr	r3, [r7, #12]
 800ebd2:	681b      	ldr	r3, [r3, #0]
 800ebd4:	4a20      	ldr	r2, [pc, #128]	; (800ec58 <HAL_ADC_Start_DMA+0x1e0>)
 800ebd6:	4293      	cmp	r3, r2
 800ebd8:	d129      	bne.n	800ec2e <HAL_ADC_Start_DMA+0x1b6>
 800ebda:	4b19      	ldr	r3, [pc, #100]	; (800ec40 <HAL_ADC_Start_DMA+0x1c8>)
 800ebdc:	685b      	ldr	r3, [r3, #4]
 800ebde:	f003 031f 	and.w	r3, r3, #31
 800ebe2:	2b0f      	cmp	r3, #15
 800ebe4:	d823      	bhi.n	800ec2e <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800ebe6:	68fb      	ldr	r3, [r7, #12]
 800ebe8:	681b      	ldr	r3, [r3, #0]
 800ebea:	689b      	ldr	r3, [r3, #8]
 800ebec:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800ebf0:	2b00      	cmp	r3, #0
 800ebf2:	d11c      	bne.n	800ec2e <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800ebf4:	68fb      	ldr	r3, [r7, #12]
 800ebf6:	681b      	ldr	r3, [r3, #0]
 800ebf8:	689a      	ldr	r2, [r3, #8]
 800ebfa:	68fb      	ldr	r3, [r7, #12]
 800ebfc:	681b      	ldr	r3, [r3, #0]
 800ebfe:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800ec02:	609a      	str	r2, [r3, #8]
 800ec04:	e013      	b.n	800ec2e <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800ec06:	68fb      	ldr	r3, [r7, #12]
 800ec08:	681b      	ldr	r3, [r3, #0]
 800ec0a:	4a11      	ldr	r2, [pc, #68]	; (800ec50 <HAL_ADC_Start_DMA+0x1d8>)
 800ec0c:	4293      	cmp	r3, r2
 800ec0e:	d10e      	bne.n	800ec2e <HAL_ADC_Start_DMA+0x1b6>
 800ec10:	68fb      	ldr	r3, [r7, #12]
 800ec12:	681b      	ldr	r3, [r3, #0]
 800ec14:	689b      	ldr	r3, [r3, #8]
 800ec16:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800ec1a:	2b00      	cmp	r3, #0
 800ec1c:	d107      	bne.n	800ec2e <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800ec1e:	68fb      	ldr	r3, [r7, #12]
 800ec20:	681b      	ldr	r3, [r3, #0]
 800ec22:	689a      	ldr	r2, [r3, #8]
 800ec24:	68fb      	ldr	r3, [r7, #12]
 800ec26:	681b      	ldr	r3, [r3, #0]
 800ec28:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800ec2c:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 800ec2e:	2300      	movs	r3, #0
}
 800ec30:	4618      	mov	r0, r3
 800ec32:	3718      	adds	r7, #24
 800ec34:	46bd      	mov	sp, r7
 800ec36:	bd80      	pop	{r7, pc}
 800ec38:	20000018 	.word	0x20000018
 800ec3c:	431bde83 	.word	0x431bde83
 800ec40:	40012300 	.word	0x40012300
 800ec44:	0800f17d 	.word	0x0800f17d
 800ec48:	0800f237 	.word	0x0800f237
 800ec4c:	0800f253 	.word	0x0800f253
 800ec50:	40012000 	.word	0x40012000
 800ec54:	40012100 	.word	0x40012100
 800ec58:	40012200 	.word	0x40012200

0800ec5c <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 800ec5c:	b580      	push	{r7, lr}
 800ec5e:	b084      	sub	sp, #16
 800ec60:	af00      	add	r7, sp, #0
 800ec62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800ec64:	2300      	movs	r3, #0
 800ec66:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800ec68:	687b      	ldr	r3, [r7, #4]
 800ec6a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ec6e:	2b01      	cmp	r3, #1
 800ec70:	d101      	bne.n	800ec76 <HAL_ADC_Stop_DMA+0x1a>
 800ec72:	2302      	movs	r3, #2
 800ec74:	e038      	b.n	800ece8 <HAL_ADC_Stop_DMA+0x8c>
 800ec76:	687b      	ldr	r3, [r7, #4]
 800ec78:	2201      	movs	r2, #1
 800ec7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800ec7e:	687b      	ldr	r3, [r7, #4]
 800ec80:	681b      	ldr	r3, [r3, #0]
 800ec82:	689a      	ldr	r2, [r3, #8]
 800ec84:	687b      	ldr	r3, [r7, #4]
 800ec86:	681b      	ldr	r3, [r3, #0]
 800ec88:	f022 0201 	bic.w	r2, r2, #1
 800ec8c:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800ec8e:	687b      	ldr	r3, [r7, #4]
 800ec90:	681b      	ldr	r3, [r3, #0]
 800ec92:	689b      	ldr	r3, [r3, #8]
 800ec94:	f003 0301 	and.w	r3, r3, #1
 800ec98:	2b00      	cmp	r3, #0
 800ec9a:	d120      	bne.n	800ecde <HAL_ADC_Stop_DMA+0x82>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 800ec9c:	687b      	ldr	r3, [r7, #4]
 800ec9e:	681b      	ldr	r3, [r3, #0]
 800eca0:	689a      	ldr	r2, [r3, #8]
 800eca2:	687b      	ldr	r3, [r7, #4]
 800eca4:	681b      	ldr	r3, [r3, #0]
 800eca6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800ecaa:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800ecac:	687b      	ldr	r3, [r7, #4]
 800ecae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ecb0:	4618      	mov	r0, r3
 800ecb2:	f000 fd07 	bl	800f6c4 <HAL_DMA_Abort>
 800ecb6:	4603      	mov	r3, r0
 800ecb8:	73fb      	strb	r3, [r7, #15]
    
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800ecba:	687b      	ldr	r3, [r7, #4]
 800ecbc:	681b      	ldr	r3, [r3, #0]
 800ecbe:	685a      	ldr	r2, [r3, #4]
 800ecc0:	687b      	ldr	r3, [r7, #4]
 800ecc2:	681b      	ldr	r3, [r3, #0]
 800ecc4:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 800ecc8:	605a      	str	r2, [r3, #4]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800ecca:	687b      	ldr	r3, [r7, #4]
 800eccc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ecce:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800ecd2:	f023 0301 	bic.w	r3, r3, #1
 800ecd6:	f043 0201 	orr.w	r2, r3, #1
 800ecda:	687b      	ldr	r3, [r7, #4]
 800ecdc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800ecde:	687b      	ldr	r3, [r7, #4]
 800ece0:	2200      	movs	r2, #0
 800ece2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800ece6:	7bfb      	ldrb	r3, [r7, #15]
}
 800ece8:	4618      	mov	r0, r3
 800ecea:	3710      	adds	r7, #16
 800ecec:	46bd      	mov	sp, r7
 800ecee:	bd80      	pop	{r7, pc}

0800ecf0 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800ecf0:	b480      	push	{r7}
 800ecf2:	b083      	sub	sp, #12
 800ecf4:	af00      	add	r7, sp, #0
 800ecf6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 800ecf8:	bf00      	nop
 800ecfa:	370c      	adds	r7, #12
 800ecfc:	46bd      	mov	sp, r7
 800ecfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed02:	4770      	bx	lr

0800ed04 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800ed04:	b480      	push	{r7}
 800ed06:	b083      	sub	sp, #12
 800ed08:	af00      	add	r7, sp, #0
 800ed0a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800ed0c:	bf00      	nop
 800ed0e:	370c      	adds	r7, #12
 800ed10:	46bd      	mov	sp, r7
 800ed12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed16:	4770      	bx	lr

0800ed18 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 800ed18:	b480      	push	{r7}
 800ed1a:	b083      	sub	sp, #12
 800ed1c:	af00      	add	r7, sp, #0
 800ed1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 800ed20:	bf00      	nop
 800ed22:	370c      	adds	r7, #12
 800ed24:	46bd      	mov	sp, r7
 800ed26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed2a:	4770      	bx	lr

0800ed2c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800ed2c:	b480      	push	{r7}
 800ed2e:	b083      	sub	sp, #12
 800ed30:	af00      	add	r7, sp, #0
 800ed32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800ed34:	bf00      	nop
 800ed36:	370c      	adds	r7, #12
 800ed38:	46bd      	mov	sp, r7
 800ed3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed3e:	4770      	bx	lr

0800ed40 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800ed40:	b480      	push	{r7}
 800ed42:	b085      	sub	sp, #20
 800ed44:	af00      	add	r7, sp, #0
 800ed46:	6078      	str	r0, [r7, #4]
 800ed48:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800ed4a:	2300      	movs	r3, #0
 800ed4c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800ed4e:	687b      	ldr	r3, [r7, #4]
 800ed50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ed54:	2b01      	cmp	r3, #1
 800ed56:	d101      	bne.n	800ed5c <HAL_ADC_ConfigChannel+0x1c>
 800ed58:	2302      	movs	r3, #2
 800ed5a:	e105      	b.n	800ef68 <HAL_ADC_ConfigChannel+0x228>
 800ed5c:	687b      	ldr	r3, [r7, #4]
 800ed5e:	2201      	movs	r2, #1
 800ed60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800ed64:	683b      	ldr	r3, [r7, #0]
 800ed66:	681b      	ldr	r3, [r3, #0]
 800ed68:	2b09      	cmp	r3, #9
 800ed6a:	d925      	bls.n	800edb8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800ed6c:	687b      	ldr	r3, [r7, #4]
 800ed6e:	681b      	ldr	r3, [r3, #0]
 800ed70:	68d9      	ldr	r1, [r3, #12]
 800ed72:	683b      	ldr	r3, [r7, #0]
 800ed74:	681b      	ldr	r3, [r3, #0]
 800ed76:	b29b      	uxth	r3, r3
 800ed78:	461a      	mov	r2, r3
 800ed7a:	4613      	mov	r3, r2
 800ed7c:	005b      	lsls	r3, r3, #1
 800ed7e:	4413      	add	r3, r2
 800ed80:	3b1e      	subs	r3, #30
 800ed82:	2207      	movs	r2, #7
 800ed84:	fa02 f303 	lsl.w	r3, r2, r3
 800ed88:	43da      	mvns	r2, r3
 800ed8a:	687b      	ldr	r3, [r7, #4]
 800ed8c:	681b      	ldr	r3, [r3, #0]
 800ed8e:	400a      	ands	r2, r1
 800ed90:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800ed92:	687b      	ldr	r3, [r7, #4]
 800ed94:	681b      	ldr	r3, [r3, #0]
 800ed96:	68d9      	ldr	r1, [r3, #12]
 800ed98:	683b      	ldr	r3, [r7, #0]
 800ed9a:	689a      	ldr	r2, [r3, #8]
 800ed9c:	683b      	ldr	r3, [r7, #0]
 800ed9e:	681b      	ldr	r3, [r3, #0]
 800eda0:	b29b      	uxth	r3, r3
 800eda2:	4618      	mov	r0, r3
 800eda4:	4603      	mov	r3, r0
 800eda6:	005b      	lsls	r3, r3, #1
 800eda8:	4403      	add	r3, r0
 800edaa:	3b1e      	subs	r3, #30
 800edac:	409a      	lsls	r2, r3
 800edae:	687b      	ldr	r3, [r7, #4]
 800edb0:	681b      	ldr	r3, [r3, #0]
 800edb2:	430a      	orrs	r2, r1
 800edb4:	60da      	str	r2, [r3, #12]
 800edb6:	e022      	b.n	800edfe <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800edb8:	687b      	ldr	r3, [r7, #4]
 800edba:	681b      	ldr	r3, [r3, #0]
 800edbc:	6919      	ldr	r1, [r3, #16]
 800edbe:	683b      	ldr	r3, [r7, #0]
 800edc0:	681b      	ldr	r3, [r3, #0]
 800edc2:	b29b      	uxth	r3, r3
 800edc4:	461a      	mov	r2, r3
 800edc6:	4613      	mov	r3, r2
 800edc8:	005b      	lsls	r3, r3, #1
 800edca:	4413      	add	r3, r2
 800edcc:	2207      	movs	r2, #7
 800edce:	fa02 f303 	lsl.w	r3, r2, r3
 800edd2:	43da      	mvns	r2, r3
 800edd4:	687b      	ldr	r3, [r7, #4]
 800edd6:	681b      	ldr	r3, [r3, #0]
 800edd8:	400a      	ands	r2, r1
 800edda:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800eddc:	687b      	ldr	r3, [r7, #4]
 800edde:	681b      	ldr	r3, [r3, #0]
 800ede0:	6919      	ldr	r1, [r3, #16]
 800ede2:	683b      	ldr	r3, [r7, #0]
 800ede4:	689a      	ldr	r2, [r3, #8]
 800ede6:	683b      	ldr	r3, [r7, #0]
 800ede8:	681b      	ldr	r3, [r3, #0]
 800edea:	b29b      	uxth	r3, r3
 800edec:	4618      	mov	r0, r3
 800edee:	4603      	mov	r3, r0
 800edf0:	005b      	lsls	r3, r3, #1
 800edf2:	4403      	add	r3, r0
 800edf4:	409a      	lsls	r2, r3
 800edf6:	687b      	ldr	r3, [r7, #4]
 800edf8:	681b      	ldr	r3, [r3, #0]
 800edfa:	430a      	orrs	r2, r1
 800edfc:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800edfe:	683b      	ldr	r3, [r7, #0]
 800ee00:	685b      	ldr	r3, [r3, #4]
 800ee02:	2b06      	cmp	r3, #6
 800ee04:	d824      	bhi.n	800ee50 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800ee06:	687b      	ldr	r3, [r7, #4]
 800ee08:	681b      	ldr	r3, [r3, #0]
 800ee0a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800ee0c:	683b      	ldr	r3, [r7, #0]
 800ee0e:	685a      	ldr	r2, [r3, #4]
 800ee10:	4613      	mov	r3, r2
 800ee12:	009b      	lsls	r3, r3, #2
 800ee14:	4413      	add	r3, r2
 800ee16:	3b05      	subs	r3, #5
 800ee18:	221f      	movs	r2, #31
 800ee1a:	fa02 f303 	lsl.w	r3, r2, r3
 800ee1e:	43da      	mvns	r2, r3
 800ee20:	687b      	ldr	r3, [r7, #4]
 800ee22:	681b      	ldr	r3, [r3, #0]
 800ee24:	400a      	ands	r2, r1
 800ee26:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800ee28:	687b      	ldr	r3, [r7, #4]
 800ee2a:	681b      	ldr	r3, [r3, #0]
 800ee2c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800ee2e:	683b      	ldr	r3, [r7, #0]
 800ee30:	681b      	ldr	r3, [r3, #0]
 800ee32:	b29b      	uxth	r3, r3
 800ee34:	4618      	mov	r0, r3
 800ee36:	683b      	ldr	r3, [r7, #0]
 800ee38:	685a      	ldr	r2, [r3, #4]
 800ee3a:	4613      	mov	r3, r2
 800ee3c:	009b      	lsls	r3, r3, #2
 800ee3e:	4413      	add	r3, r2
 800ee40:	3b05      	subs	r3, #5
 800ee42:	fa00 f203 	lsl.w	r2, r0, r3
 800ee46:	687b      	ldr	r3, [r7, #4]
 800ee48:	681b      	ldr	r3, [r3, #0]
 800ee4a:	430a      	orrs	r2, r1
 800ee4c:	635a      	str	r2, [r3, #52]	; 0x34
 800ee4e:	e04c      	b.n	800eeea <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800ee50:	683b      	ldr	r3, [r7, #0]
 800ee52:	685b      	ldr	r3, [r3, #4]
 800ee54:	2b0c      	cmp	r3, #12
 800ee56:	d824      	bhi.n	800eea2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800ee58:	687b      	ldr	r3, [r7, #4]
 800ee5a:	681b      	ldr	r3, [r3, #0]
 800ee5c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800ee5e:	683b      	ldr	r3, [r7, #0]
 800ee60:	685a      	ldr	r2, [r3, #4]
 800ee62:	4613      	mov	r3, r2
 800ee64:	009b      	lsls	r3, r3, #2
 800ee66:	4413      	add	r3, r2
 800ee68:	3b23      	subs	r3, #35	; 0x23
 800ee6a:	221f      	movs	r2, #31
 800ee6c:	fa02 f303 	lsl.w	r3, r2, r3
 800ee70:	43da      	mvns	r2, r3
 800ee72:	687b      	ldr	r3, [r7, #4]
 800ee74:	681b      	ldr	r3, [r3, #0]
 800ee76:	400a      	ands	r2, r1
 800ee78:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800ee7a:	687b      	ldr	r3, [r7, #4]
 800ee7c:	681b      	ldr	r3, [r3, #0]
 800ee7e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800ee80:	683b      	ldr	r3, [r7, #0]
 800ee82:	681b      	ldr	r3, [r3, #0]
 800ee84:	b29b      	uxth	r3, r3
 800ee86:	4618      	mov	r0, r3
 800ee88:	683b      	ldr	r3, [r7, #0]
 800ee8a:	685a      	ldr	r2, [r3, #4]
 800ee8c:	4613      	mov	r3, r2
 800ee8e:	009b      	lsls	r3, r3, #2
 800ee90:	4413      	add	r3, r2
 800ee92:	3b23      	subs	r3, #35	; 0x23
 800ee94:	fa00 f203 	lsl.w	r2, r0, r3
 800ee98:	687b      	ldr	r3, [r7, #4]
 800ee9a:	681b      	ldr	r3, [r3, #0]
 800ee9c:	430a      	orrs	r2, r1
 800ee9e:	631a      	str	r2, [r3, #48]	; 0x30
 800eea0:	e023      	b.n	800eeea <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800eea2:	687b      	ldr	r3, [r7, #4]
 800eea4:	681b      	ldr	r3, [r3, #0]
 800eea6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800eea8:	683b      	ldr	r3, [r7, #0]
 800eeaa:	685a      	ldr	r2, [r3, #4]
 800eeac:	4613      	mov	r3, r2
 800eeae:	009b      	lsls	r3, r3, #2
 800eeb0:	4413      	add	r3, r2
 800eeb2:	3b41      	subs	r3, #65	; 0x41
 800eeb4:	221f      	movs	r2, #31
 800eeb6:	fa02 f303 	lsl.w	r3, r2, r3
 800eeba:	43da      	mvns	r2, r3
 800eebc:	687b      	ldr	r3, [r7, #4]
 800eebe:	681b      	ldr	r3, [r3, #0]
 800eec0:	400a      	ands	r2, r1
 800eec2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800eec4:	687b      	ldr	r3, [r7, #4]
 800eec6:	681b      	ldr	r3, [r3, #0]
 800eec8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800eeca:	683b      	ldr	r3, [r7, #0]
 800eecc:	681b      	ldr	r3, [r3, #0]
 800eece:	b29b      	uxth	r3, r3
 800eed0:	4618      	mov	r0, r3
 800eed2:	683b      	ldr	r3, [r7, #0]
 800eed4:	685a      	ldr	r2, [r3, #4]
 800eed6:	4613      	mov	r3, r2
 800eed8:	009b      	lsls	r3, r3, #2
 800eeda:	4413      	add	r3, r2
 800eedc:	3b41      	subs	r3, #65	; 0x41
 800eede:	fa00 f203 	lsl.w	r2, r0, r3
 800eee2:	687b      	ldr	r3, [r7, #4]
 800eee4:	681b      	ldr	r3, [r3, #0]
 800eee6:	430a      	orrs	r2, r1
 800eee8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800eeea:	4b22      	ldr	r3, [pc, #136]	; (800ef74 <HAL_ADC_ConfigChannel+0x234>)
 800eeec:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800eeee:	687b      	ldr	r3, [r7, #4]
 800eef0:	681b      	ldr	r3, [r3, #0]
 800eef2:	4a21      	ldr	r2, [pc, #132]	; (800ef78 <HAL_ADC_ConfigChannel+0x238>)
 800eef4:	4293      	cmp	r3, r2
 800eef6:	d109      	bne.n	800ef0c <HAL_ADC_ConfigChannel+0x1cc>
 800eef8:	683b      	ldr	r3, [r7, #0]
 800eefa:	681b      	ldr	r3, [r3, #0]
 800eefc:	2b12      	cmp	r3, #18
 800eefe:	d105      	bne.n	800ef0c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800ef00:	68fb      	ldr	r3, [r7, #12]
 800ef02:	685b      	ldr	r3, [r3, #4]
 800ef04:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800ef08:	68fb      	ldr	r3, [r7, #12]
 800ef0a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800ef0c:	687b      	ldr	r3, [r7, #4]
 800ef0e:	681b      	ldr	r3, [r3, #0]
 800ef10:	4a19      	ldr	r2, [pc, #100]	; (800ef78 <HAL_ADC_ConfigChannel+0x238>)
 800ef12:	4293      	cmp	r3, r2
 800ef14:	d123      	bne.n	800ef5e <HAL_ADC_ConfigChannel+0x21e>
 800ef16:	683b      	ldr	r3, [r7, #0]
 800ef18:	681b      	ldr	r3, [r3, #0]
 800ef1a:	2b10      	cmp	r3, #16
 800ef1c:	d003      	beq.n	800ef26 <HAL_ADC_ConfigChannel+0x1e6>
 800ef1e:	683b      	ldr	r3, [r7, #0]
 800ef20:	681b      	ldr	r3, [r3, #0]
 800ef22:	2b11      	cmp	r3, #17
 800ef24:	d11b      	bne.n	800ef5e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800ef26:	68fb      	ldr	r3, [r7, #12]
 800ef28:	685b      	ldr	r3, [r3, #4]
 800ef2a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800ef2e:	68fb      	ldr	r3, [r7, #12]
 800ef30:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800ef32:	683b      	ldr	r3, [r7, #0]
 800ef34:	681b      	ldr	r3, [r3, #0]
 800ef36:	2b10      	cmp	r3, #16
 800ef38:	d111      	bne.n	800ef5e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800ef3a:	4b10      	ldr	r3, [pc, #64]	; (800ef7c <HAL_ADC_ConfigChannel+0x23c>)
 800ef3c:	681b      	ldr	r3, [r3, #0]
 800ef3e:	4a10      	ldr	r2, [pc, #64]	; (800ef80 <HAL_ADC_ConfigChannel+0x240>)
 800ef40:	fba2 2303 	umull	r2, r3, r2, r3
 800ef44:	0c9a      	lsrs	r2, r3, #18
 800ef46:	4613      	mov	r3, r2
 800ef48:	009b      	lsls	r3, r3, #2
 800ef4a:	4413      	add	r3, r2
 800ef4c:	005b      	lsls	r3, r3, #1
 800ef4e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800ef50:	e002      	b.n	800ef58 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800ef52:	68bb      	ldr	r3, [r7, #8]
 800ef54:	3b01      	subs	r3, #1
 800ef56:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800ef58:	68bb      	ldr	r3, [r7, #8]
 800ef5a:	2b00      	cmp	r3, #0
 800ef5c:	d1f9      	bne.n	800ef52 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800ef5e:	687b      	ldr	r3, [r7, #4]
 800ef60:	2200      	movs	r2, #0
 800ef62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800ef66:	2300      	movs	r3, #0
}
 800ef68:	4618      	mov	r0, r3
 800ef6a:	3714      	adds	r7, #20
 800ef6c:	46bd      	mov	sp, r7
 800ef6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef72:	4770      	bx	lr
 800ef74:	40012300 	.word	0x40012300
 800ef78:	40012000 	.word	0x40012000
 800ef7c:	20000018 	.word	0x20000018
 800ef80:	431bde83 	.word	0x431bde83

0800ef84 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800ef84:	b480      	push	{r7}
 800ef86:	b085      	sub	sp, #20
 800ef88:	af00      	add	r7, sp, #0
 800ef8a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800ef8c:	4b79      	ldr	r3, [pc, #484]	; (800f174 <ADC_Init+0x1f0>)
 800ef8e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800ef90:	68fb      	ldr	r3, [r7, #12]
 800ef92:	685b      	ldr	r3, [r3, #4]
 800ef94:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800ef98:	68fb      	ldr	r3, [r7, #12]
 800ef9a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800ef9c:	68fb      	ldr	r3, [r7, #12]
 800ef9e:	685a      	ldr	r2, [r3, #4]
 800efa0:	687b      	ldr	r3, [r7, #4]
 800efa2:	685b      	ldr	r3, [r3, #4]
 800efa4:	431a      	orrs	r2, r3
 800efa6:	68fb      	ldr	r3, [r7, #12]
 800efa8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800efaa:	687b      	ldr	r3, [r7, #4]
 800efac:	681b      	ldr	r3, [r3, #0]
 800efae:	685a      	ldr	r2, [r3, #4]
 800efb0:	687b      	ldr	r3, [r7, #4]
 800efb2:	681b      	ldr	r3, [r3, #0]
 800efb4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800efb8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800efba:	687b      	ldr	r3, [r7, #4]
 800efbc:	681b      	ldr	r3, [r3, #0]
 800efbe:	6859      	ldr	r1, [r3, #4]
 800efc0:	687b      	ldr	r3, [r7, #4]
 800efc2:	691b      	ldr	r3, [r3, #16]
 800efc4:	021a      	lsls	r2, r3, #8
 800efc6:	687b      	ldr	r3, [r7, #4]
 800efc8:	681b      	ldr	r3, [r3, #0]
 800efca:	430a      	orrs	r2, r1
 800efcc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800efce:	687b      	ldr	r3, [r7, #4]
 800efd0:	681b      	ldr	r3, [r3, #0]
 800efd2:	685a      	ldr	r2, [r3, #4]
 800efd4:	687b      	ldr	r3, [r7, #4]
 800efd6:	681b      	ldr	r3, [r3, #0]
 800efd8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800efdc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800efde:	687b      	ldr	r3, [r7, #4]
 800efe0:	681b      	ldr	r3, [r3, #0]
 800efe2:	6859      	ldr	r1, [r3, #4]
 800efe4:	687b      	ldr	r3, [r7, #4]
 800efe6:	689a      	ldr	r2, [r3, #8]
 800efe8:	687b      	ldr	r3, [r7, #4]
 800efea:	681b      	ldr	r3, [r3, #0]
 800efec:	430a      	orrs	r2, r1
 800efee:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800eff0:	687b      	ldr	r3, [r7, #4]
 800eff2:	681b      	ldr	r3, [r3, #0]
 800eff4:	689a      	ldr	r2, [r3, #8]
 800eff6:	687b      	ldr	r3, [r7, #4]
 800eff8:	681b      	ldr	r3, [r3, #0]
 800effa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800effe:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800f000:	687b      	ldr	r3, [r7, #4]
 800f002:	681b      	ldr	r3, [r3, #0]
 800f004:	6899      	ldr	r1, [r3, #8]
 800f006:	687b      	ldr	r3, [r7, #4]
 800f008:	68da      	ldr	r2, [r3, #12]
 800f00a:	687b      	ldr	r3, [r7, #4]
 800f00c:	681b      	ldr	r3, [r3, #0]
 800f00e:	430a      	orrs	r2, r1
 800f010:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800f012:	687b      	ldr	r3, [r7, #4]
 800f014:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f016:	4a58      	ldr	r2, [pc, #352]	; (800f178 <ADC_Init+0x1f4>)
 800f018:	4293      	cmp	r3, r2
 800f01a:	d022      	beq.n	800f062 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800f01c:	687b      	ldr	r3, [r7, #4]
 800f01e:	681b      	ldr	r3, [r3, #0]
 800f020:	689a      	ldr	r2, [r3, #8]
 800f022:	687b      	ldr	r3, [r7, #4]
 800f024:	681b      	ldr	r3, [r3, #0]
 800f026:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800f02a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800f02c:	687b      	ldr	r3, [r7, #4]
 800f02e:	681b      	ldr	r3, [r3, #0]
 800f030:	6899      	ldr	r1, [r3, #8]
 800f032:	687b      	ldr	r3, [r7, #4]
 800f034:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800f036:	687b      	ldr	r3, [r7, #4]
 800f038:	681b      	ldr	r3, [r3, #0]
 800f03a:	430a      	orrs	r2, r1
 800f03c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800f03e:	687b      	ldr	r3, [r7, #4]
 800f040:	681b      	ldr	r3, [r3, #0]
 800f042:	689a      	ldr	r2, [r3, #8]
 800f044:	687b      	ldr	r3, [r7, #4]
 800f046:	681b      	ldr	r3, [r3, #0]
 800f048:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800f04c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800f04e:	687b      	ldr	r3, [r7, #4]
 800f050:	681b      	ldr	r3, [r3, #0]
 800f052:	6899      	ldr	r1, [r3, #8]
 800f054:	687b      	ldr	r3, [r7, #4]
 800f056:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f058:	687b      	ldr	r3, [r7, #4]
 800f05a:	681b      	ldr	r3, [r3, #0]
 800f05c:	430a      	orrs	r2, r1
 800f05e:	609a      	str	r2, [r3, #8]
 800f060:	e00f      	b.n	800f082 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800f062:	687b      	ldr	r3, [r7, #4]
 800f064:	681b      	ldr	r3, [r3, #0]
 800f066:	689a      	ldr	r2, [r3, #8]
 800f068:	687b      	ldr	r3, [r7, #4]
 800f06a:	681b      	ldr	r3, [r3, #0]
 800f06c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800f070:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800f072:	687b      	ldr	r3, [r7, #4]
 800f074:	681b      	ldr	r3, [r3, #0]
 800f076:	689a      	ldr	r2, [r3, #8]
 800f078:	687b      	ldr	r3, [r7, #4]
 800f07a:	681b      	ldr	r3, [r3, #0]
 800f07c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800f080:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800f082:	687b      	ldr	r3, [r7, #4]
 800f084:	681b      	ldr	r3, [r3, #0]
 800f086:	689a      	ldr	r2, [r3, #8]
 800f088:	687b      	ldr	r3, [r7, #4]
 800f08a:	681b      	ldr	r3, [r3, #0]
 800f08c:	f022 0202 	bic.w	r2, r2, #2
 800f090:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800f092:	687b      	ldr	r3, [r7, #4]
 800f094:	681b      	ldr	r3, [r3, #0]
 800f096:	6899      	ldr	r1, [r3, #8]
 800f098:	687b      	ldr	r3, [r7, #4]
 800f09a:	7e1b      	ldrb	r3, [r3, #24]
 800f09c:	005a      	lsls	r2, r3, #1
 800f09e:	687b      	ldr	r3, [r7, #4]
 800f0a0:	681b      	ldr	r3, [r3, #0]
 800f0a2:	430a      	orrs	r2, r1
 800f0a4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800f0a6:	687b      	ldr	r3, [r7, #4]
 800f0a8:	f893 3020 	ldrb.w	r3, [r3, #32]
 800f0ac:	2b00      	cmp	r3, #0
 800f0ae:	d01b      	beq.n	800f0e8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800f0b0:	687b      	ldr	r3, [r7, #4]
 800f0b2:	681b      	ldr	r3, [r3, #0]
 800f0b4:	685a      	ldr	r2, [r3, #4]
 800f0b6:	687b      	ldr	r3, [r7, #4]
 800f0b8:	681b      	ldr	r3, [r3, #0]
 800f0ba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800f0be:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800f0c0:	687b      	ldr	r3, [r7, #4]
 800f0c2:	681b      	ldr	r3, [r3, #0]
 800f0c4:	685a      	ldr	r2, [r3, #4]
 800f0c6:	687b      	ldr	r3, [r7, #4]
 800f0c8:	681b      	ldr	r3, [r3, #0]
 800f0ca:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800f0ce:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800f0d0:	687b      	ldr	r3, [r7, #4]
 800f0d2:	681b      	ldr	r3, [r3, #0]
 800f0d4:	6859      	ldr	r1, [r3, #4]
 800f0d6:	687b      	ldr	r3, [r7, #4]
 800f0d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f0da:	3b01      	subs	r3, #1
 800f0dc:	035a      	lsls	r2, r3, #13
 800f0de:	687b      	ldr	r3, [r7, #4]
 800f0e0:	681b      	ldr	r3, [r3, #0]
 800f0e2:	430a      	orrs	r2, r1
 800f0e4:	605a      	str	r2, [r3, #4]
 800f0e6:	e007      	b.n	800f0f8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800f0e8:	687b      	ldr	r3, [r7, #4]
 800f0ea:	681b      	ldr	r3, [r3, #0]
 800f0ec:	685a      	ldr	r2, [r3, #4]
 800f0ee:	687b      	ldr	r3, [r7, #4]
 800f0f0:	681b      	ldr	r3, [r3, #0]
 800f0f2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800f0f6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800f0f8:	687b      	ldr	r3, [r7, #4]
 800f0fa:	681b      	ldr	r3, [r3, #0]
 800f0fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f0fe:	687b      	ldr	r3, [r7, #4]
 800f100:	681b      	ldr	r3, [r3, #0]
 800f102:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800f106:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800f108:	687b      	ldr	r3, [r7, #4]
 800f10a:	681b      	ldr	r3, [r3, #0]
 800f10c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800f10e:	687b      	ldr	r3, [r7, #4]
 800f110:	69db      	ldr	r3, [r3, #28]
 800f112:	3b01      	subs	r3, #1
 800f114:	051a      	lsls	r2, r3, #20
 800f116:	687b      	ldr	r3, [r7, #4]
 800f118:	681b      	ldr	r3, [r3, #0]
 800f11a:	430a      	orrs	r2, r1
 800f11c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800f11e:	687b      	ldr	r3, [r7, #4]
 800f120:	681b      	ldr	r3, [r3, #0]
 800f122:	689a      	ldr	r2, [r3, #8]
 800f124:	687b      	ldr	r3, [r7, #4]
 800f126:	681b      	ldr	r3, [r3, #0]
 800f128:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800f12c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800f12e:	687b      	ldr	r3, [r7, #4]
 800f130:	681b      	ldr	r3, [r3, #0]
 800f132:	6899      	ldr	r1, [r3, #8]
 800f134:	687b      	ldr	r3, [r7, #4]
 800f136:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800f13a:	025a      	lsls	r2, r3, #9
 800f13c:	687b      	ldr	r3, [r7, #4]
 800f13e:	681b      	ldr	r3, [r3, #0]
 800f140:	430a      	orrs	r2, r1
 800f142:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800f144:	687b      	ldr	r3, [r7, #4]
 800f146:	681b      	ldr	r3, [r3, #0]
 800f148:	689a      	ldr	r2, [r3, #8]
 800f14a:	687b      	ldr	r3, [r7, #4]
 800f14c:	681b      	ldr	r3, [r3, #0]
 800f14e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800f152:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800f154:	687b      	ldr	r3, [r7, #4]
 800f156:	681b      	ldr	r3, [r3, #0]
 800f158:	6899      	ldr	r1, [r3, #8]
 800f15a:	687b      	ldr	r3, [r7, #4]
 800f15c:	695b      	ldr	r3, [r3, #20]
 800f15e:	029a      	lsls	r2, r3, #10
 800f160:	687b      	ldr	r3, [r7, #4]
 800f162:	681b      	ldr	r3, [r3, #0]
 800f164:	430a      	orrs	r2, r1
 800f166:	609a      	str	r2, [r3, #8]
}
 800f168:	bf00      	nop
 800f16a:	3714      	adds	r7, #20
 800f16c:	46bd      	mov	sp, r7
 800f16e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f172:	4770      	bx	lr
 800f174:	40012300 	.word	0x40012300
 800f178:	0f000001 	.word	0x0f000001

0800f17c <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 800f17c:	b580      	push	{r7, lr}
 800f17e:	b084      	sub	sp, #16
 800f180:	af00      	add	r7, sp, #0
 800f182:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800f184:	687b      	ldr	r3, [r7, #4]
 800f186:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f188:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800f18a:	68fb      	ldr	r3, [r7, #12]
 800f18c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f18e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800f192:	2b00      	cmp	r3, #0
 800f194:	d13c      	bne.n	800f210 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800f196:	68fb      	ldr	r3, [r7, #12]
 800f198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f19a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800f19e:	68fb      	ldr	r3, [r7, #12]
 800f1a0:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800f1a2:	68fb      	ldr	r3, [r7, #12]
 800f1a4:	681b      	ldr	r3, [r3, #0]
 800f1a6:	689b      	ldr	r3, [r3, #8]
 800f1a8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800f1ac:	2b00      	cmp	r3, #0
 800f1ae:	d12b      	bne.n	800f208 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800f1b0:	68fb      	ldr	r3, [r7, #12]
 800f1b2:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800f1b4:	2b00      	cmp	r3, #0
 800f1b6:	d127      	bne.n	800f208 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800f1b8:	68fb      	ldr	r3, [r7, #12]
 800f1ba:	681b      	ldr	r3, [r3, #0]
 800f1bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f1be:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800f1c2:	2b00      	cmp	r3, #0
 800f1c4:	d006      	beq.n	800f1d4 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800f1c6:	68fb      	ldr	r3, [r7, #12]
 800f1c8:	681b      	ldr	r3, [r3, #0]
 800f1ca:	689b      	ldr	r3, [r3, #8]
 800f1cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800f1d0:	2b00      	cmp	r3, #0
 800f1d2:	d119      	bne.n	800f208 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800f1d4:	68fb      	ldr	r3, [r7, #12]
 800f1d6:	681b      	ldr	r3, [r3, #0]
 800f1d8:	685a      	ldr	r2, [r3, #4]
 800f1da:	68fb      	ldr	r3, [r7, #12]
 800f1dc:	681b      	ldr	r3, [r3, #0]
 800f1de:	f022 0220 	bic.w	r2, r2, #32
 800f1e2:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800f1e4:	68fb      	ldr	r3, [r7, #12]
 800f1e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f1e8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800f1ec:	68fb      	ldr	r3, [r7, #12]
 800f1ee:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800f1f0:	68fb      	ldr	r3, [r7, #12]
 800f1f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f1f4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800f1f8:	2b00      	cmp	r3, #0
 800f1fa:	d105      	bne.n	800f208 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800f1fc:	68fb      	ldr	r3, [r7, #12]
 800f1fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f200:	f043 0201 	orr.w	r2, r3, #1
 800f204:	68fb      	ldr	r3, [r7, #12]
 800f206:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800f208:	68f8      	ldr	r0, [r7, #12]
 800f20a:	f7ff fd71 	bl	800ecf0 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800f20e:	e00e      	b.n	800f22e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800f210:	68fb      	ldr	r3, [r7, #12]
 800f212:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f214:	f003 0310 	and.w	r3, r3, #16
 800f218:	2b00      	cmp	r3, #0
 800f21a:	d003      	beq.n	800f224 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800f21c:	68f8      	ldr	r0, [r7, #12]
 800f21e:	f7ff fd85 	bl	800ed2c <HAL_ADC_ErrorCallback>
}
 800f222:	e004      	b.n	800f22e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800f224:	68fb      	ldr	r3, [r7, #12]
 800f226:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f228:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f22a:	6878      	ldr	r0, [r7, #4]
 800f22c:	4798      	blx	r3
}
 800f22e:	bf00      	nop
 800f230:	3710      	adds	r7, #16
 800f232:	46bd      	mov	sp, r7
 800f234:	bd80      	pop	{r7, pc}

0800f236 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800f236:	b580      	push	{r7, lr}
 800f238:	b084      	sub	sp, #16
 800f23a:	af00      	add	r7, sp, #0
 800f23c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800f23e:	687b      	ldr	r3, [r7, #4]
 800f240:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f242:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800f244:	68f8      	ldr	r0, [r7, #12]
 800f246:	f7ff fd5d 	bl	800ed04 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800f24a:	bf00      	nop
 800f24c:	3710      	adds	r7, #16
 800f24e:	46bd      	mov	sp, r7
 800f250:	bd80      	pop	{r7, pc}

0800f252 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800f252:	b580      	push	{r7, lr}
 800f254:	b084      	sub	sp, #16
 800f256:	af00      	add	r7, sp, #0
 800f258:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800f25a:	687b      	ldr	r3, [r7, #4]
 800f25c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f25e:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800f260:	68fb      	ldr	r3, [r7, #12]
 800f262:	2240      	movs	r2, #64	; 0x40
 800f264:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800f266:	68fb      	ldr	r3, [r7, #12]
 800f268:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f26a:	f043 0204 	orr.w	r2, r3, #4
 800f26e:	68fb      	ldr	r3, [r7, #12]
 800f270:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800f272:	68f8      	ldr	r0, [r7, #12]
 800f274:	f7ff fd5a 	bl	800ed2c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800f278:	bf00      	nop
 800f27a:	3710      	adds	r7, #16
 800f27c:	46bd      	mov	sp, r7
 800f27e:	bd80      	pop	{r7, pc}

0800f280 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800f280:	b480      	push	{r7}
 800f282:	b083      	sub	sp, #12
 800f284:	af00      	add	r7, sp, #0
 800f286:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 800f288:	bf00      	nop
 800f28a:	370c      	adds	r7, #12
 800f28c:	46bd      	mov	sp, r7
 800f28e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f292:	4770      	bx	lr

0800f294 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800f294:	b480      	push	{r7}
 800f296:	b085      	sub	sp, #20
 800f298:	af00      	add	r7, sp, #0
 800f29a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800f29c:	687b      	ldr	r3, [r7, #4]
 800f29e:	f003 0307 	and.w	r3, r3, #7
 800f2a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800f2a4:	4b0c      	ldr	r3, [pc, #48]	; (800f2d8 <__NVIC_SetPriorityGrouping+0x44>)
 800f2a6:	68db      	ldr	r3, [r3, #12]
 800f2a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800f2aa:	68ba      	ldr	r2, [r7, #8]
 800f2ac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800f2b0:	4013      	ands	r3, r2
 800f2b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800f2b4:	68fb      	ldr	r3, [r7, #12]
 800f2b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800f2b8:	68bb      	ldr	r3, [r7, #8]
 800f2ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800f2bc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800f2c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800f2c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800f2c6:	4a04      	ldr	r2, [pc, #16]	; (800f2d8 <__NVIC_SetPriorityGrouping+0x44>)
 800f2c8:	68bb      	ldr	r3, [r7, #8]
 800f2ca:	60d3      	str	r3, [r2, #12]
}
 800f2cc:	bf00      	nop
 800f2ce:	3714      	adds	r7, #20
 800f2d0:	46bd      	mov	sp, r7
 800f2d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2d6:	4770      	bx	lr
 800f2d8:	e000ed00 	.word	0xe000ed00

0800f2dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800f2dc:	b480      	push	{r7}
 800f2de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800f2e0:	4b04      	ldr	r3, [pc, #16]	; (800f2f4 <__NVIC_GetPriorityGrouping+0x18>)
 800f2e2:	68db      	ldr	r3, [r3, #12]
 800f2e4:	0a1b      	lsrs	r3, r3, #8
 800f2e6:	f003 0307 	and.w	r3, r3, #7
}
 800f2ea:	4618      	mov	r0, r3
 800f2ec:	46bd      	mov	sp, r7
 800f2ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2f2:	4770      	bx	lr
 800f2f4:	e000ed00 	.word	0xe000ed00

0800f2f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800f2f8:	b480      	push	{r7}
 800f2fa:	b083      	sub	sp, #12
 800f2fc:	af00      	add	r7, sp, #0
 800f2fe:	4603      	mov	r3, r0
 800f300:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800f302:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f306:	2b00      	cmp	r3, #0
 800f308:	db0b      	blt.n	800f322 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800f30a:	79fb      	ldrb	r3, [r7, #7]
 800f30c:	f003 021f 	and.w	r2, r3, #31
 800f310:	4907      	ldr	r1, [pc, #28]	; (800f330 <__NVIC_EnableIRQ+0x38>)
 800f312:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f316:	095b      	lsrs	r3, r3, #5
 800f318:	2001      	movs	r0, #1
 800f31a:	fa00 f202 	lsl.w	r2, r0, r2
 800f31e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800f322:	bf00      	nop
 800f324:	370c      	adds	r7, #12
 800f326:	46bd      	mov	sp, r7
 800f328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f32c:	4770      	bx	lr
 800f32e:	bf00      	nop
 800f330:	e000e100 	.word	0xe000e100

0800f334 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800f334:	b480      	push	{r7}
 800f336:	b083      	sub	sp, #12
 800f338:	af00      	add	r7, sp, #0
 800f33a:	4603      	mov	r3, r0
 800f33c:	6039      	str	r1, [r7, #0]
 800f33e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800f340:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f344:	2b00      	cmp	r3, #0
 800f346:	db0a      	blt.n	800f35e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800f348:	683b      	ldr	r3, [r7, #0]
 800f34a:	b2da      	uxtb	r2, r3
 800f34c:	490c      	ldr	r1, [pc, #48]	; (800f380 <__NVIC_SetPriority+0x4c>)
 800f34e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f352:	0112      	lsls	r2, r2, #4
 800f354:	b2d2      	uxtb	r2, r2
 800f356:	440b      	add	r3, r1
 800f358:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800f35c:	e00a      	b.n	800f374 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800f35e:	683b      	ldr	r3, [r7, #0]
 800f360:	b2da      	uxtb	r2, r3
 800f362:	4908      	ldr	r1, [pc, #32]	; (800f384 <__NVIC_SetPriority+0x50>)
 800f364:	79fb      	ldrb	r3, [r7, #7]
 800f366:	f003 030f 	and.w	r3, r3, #15
 800f36a:	3b04      	subs	r3, #4
 800f36c:	0112      	lsls	r2, r2, #4
 800f36e:	b2d2      	uxtb	r2, r2
 800f370:	440b      	add	r3, r1
 800f372:	761a      	strb	r2, [r3, #24]
}
 800f374:	bf00      	nop
 800f376:	370c      	adds	r7, #12
 800f378:	46bd      	mov	sp, r7
 800f37a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f37e:	4770      	bx	lr
 800f380:	e000e100 	.word	0xe000e100
 800f384:	e000ed00 	.word	0xe000ed00

0800f388 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800f388:	b480      	push	{r7}
 800f38a:	b089      	sub	sp, #36	; 0x24
 800f38c:	af00      	add	r7, sp, #0
 800f38e:	60f8      	str	r0, [r7, #12]
 800f390:	60b9      	str	r1, [r7, #8]
 800f392:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800f394:	68fb      	ldr	r3, [r7, #12]
 800f396:	f003 0307 	and.w	r3, r3, #7
 800f39a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800f39c:	69fb      	ldr	r3, [r7, #28]
 800f39e:	f1c3 0307 	rsb	r3, r3, #7
 800f3a2:	2b04      	cmp	r3, #4
 800f3a4:	bf28      	it	cs
 800f3a6:	2304      	movcs	r3, #4
 800f3a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800f3aa:	69fb      	ldr	r3, [r7, #28]
 800f3ac:	3304      	adds	r3, #4
 800f3ae:	2b06      	cmp	r3, #6
 800f3b0:	d902      	bls.n	800f3b8 <NVIC_EncodePriority+0x30>
 800f3b2:	69fb      	ldr	r3, [r7, #28]
 800f3b4:	3b03      	subs	r3, #3
 800f3b6:	e000      	b.n	800f3ba <NVIC_EncodePriority+0x32>
 800f3b8:	2300      	movs	r3, #0
 800f3ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800f3bc:	f04f 32ff 	mov.w	r2, #4294967295
 800f3c0:	69bb      	ldr	r3, [r7, #24]
 800f3c2:	fa02 f303 	lsl.w	r3, r2, r3
 800f3c6:	43da      	mvns	r2, r3
 800f3c8:	68bb      	ldr	r3, [r7, #8]
 800f3ca:	401a      	ands	r2, r3
 800f3cc:	697b      	ldr	r3, [r7, #20]
 800f3ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800f3d0:	f04f 31ff 	mov.w	r1, #4294967295
 800f3d4:	697b      	ldr	r3, [r7, #20]
 800f3d6:	fa01 f303 	lsl.w	r3, r1, r3
 800f3da:	43d9      	mvns	r1, r3
 800f3dc:	687b      	ldr	r3, [r7, #4]
 800f3de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800f3e0:	4313      	orrs	r3, r2
         );
}
 800f3e2:	4618      	mov	r0, r3
 800f3e4:	3724      	adds	r7, #36	; 0x24
 800f3e6:	46bd      	mov	sp, r7
 800f3e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3ec:	4770      	bx	lr
	...

0800f3f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800f3f0:	b580      	push	{r7, lr}
 800f3f2:	b082      	sub	sp, #8
 800f3f4:	af00      	add	r7, sp, #0
 800f3f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800f3f8:	687b      	ldr	r3, [r7, #4]
 800f3fa:	3b01      	subs	r3, #1
 800f3fc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800f400:	d301      	bcc.n	800f406 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800f402:	2301      	movs	r3, #1
 800f404:	e00f      	b.n	800f426 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800f406:	4a0a      	ldr	r2, [pc, #40]	; (800f430 <SysTick_Config+0x40>)
 800f408:	687b      	ldr	r3, [r7, #4]
 800f40a:	3b01      	subs	r3, #1
 800f40c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800f40e:	210f      	movs	r1, #15
 800f410:	f04f 30ff 	mov.w	r0, #4294967295
 800f414:	f7ff ff8e 	bl	800f334 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800f418:	4b05      	ldr	r3, [pc, #20]	; (800f430 <SysTick_Config+0x40>)
 800f41a:	2200      	movs	r2, #0
 800f41c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800f41e:	4b04      	ldr	r3, [pc, #16]	; (800f430 <SysTick_Config+0x40>)
 800f420:	2207      	movs	r2, #7
 800f422:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800f424:	2300      	movs	r3, #0
}
 800f426:	4618      	mov	r0, r3
 800f428:	3708      	adds	r7, #8
 800f42a:	46bd      	mov	sp, r7
 800f42c:	bd80      	pop	{r7, pc}
 800f42e:	bf00      	nop
 800f430:	e000e010 	.word	0xe000e010

0800f434 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800f434:	b580      	push	{r7, lr}
 800f436:	b082      	sub	sp, #8
 800f438:	af00      	add	r7, sp, #0
 800f43a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800f43c:	6878      	ldr	r0, [r7, #4]
 800f43e:	f7ff ff29 	bl	800f294 <__NVIC_SetPriorityGrouping>
}
 800f442:	bf00      	nop
 800f444:	3708      	adds	r7, #8
 800f446:	46bd      	mov	sp, r7
 800f448:	bd80      	pop	{r7, pc}

0800f44a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800f44a:	b580      	push	{r7, lr}
 800f44c:	b086      	sub	sp, #24
 800f44e:	af00      	add	r7, sp, #0
 800f450:	4603      	mov	r3, r0
 800f452:	60b9      	str	r1, [r7, #8]
 800f454:	607a      	str	r2, [r7, #4]
 800f456:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800f458:	2300      	movs	r3, #0
 800f45a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800f45c:	f7ff ff3e 	bl	800f2dc <__NVIC_GetPriorityGrouping>
 800f460:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800f462:	687a      	ldr	r2, [r7, #4]
 800f464:	68b9      	ldr	r1, [r7, #8]
 800f466:	6978      	ldr	r0, [r7, #20]
 800f468:	f7ff ff8e 	bl	800f388 <NVIC_EncodePriority>
 800f46c:	4602      	mov	r2, r0
 800f46e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f472:	4611      	mov	r1, r2
 800f474:	4618      	mov	r0, r3
 800f476:	f7ff ff5d 	bl	800f334 <__NVIC_SetPriority>
}
 800f47a:	bf00      	nop
 800f47c:	3718      	adds	r7, #24
 800f47e:	46bd      	mov	sp, r7
 800f480:	bd80      	pop	{r7, pc}

0800f482 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800f482:	b580      	push	{r7, lr}
 800f484:	b082      	sub	sp, #8
 800f486:	af00      	add	r7, sp, #0
 800f488:	4603      	mov	r3, r0
 800f48a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800f48c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f490:	4618      	mov	r0, r3
 800f492:	f7ff ff31 	bl	800f2f8 <__NVIC_EnableIRQ>
}
 800f496:	bf00      	nop
 800f498:	3708      	adds	r7, #8
 800f49a:	46bd      	mov	sp, r7
 800f49c:	bd80      	pop	{r7, pc}

0800f49e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800f49e:	b580      	push	{r7, lr}
 800f4a0:	b082      	sub	sp, #8
 800f4a2:	af00      	add	r7, sp, #0
 800f4a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800f4a6:	6878      	ldr	r0, [r7, #4]
 800f4a8:	f7ff ffa2 	bl	800f3f0 <SysTick_Config>
 800f4ac:	4603      	mov	r3, r0
}
 800f4ae:	4618      	mov	r0, r3
 800f4b0:	3708      	adds	r7, #8
 800f4b2:	46bd      	mov	sp, r7
 800f4b4:	bd80      	pop	{r7, pc}
	...

0800f4b8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800f4b8:	b580      	push	{r7, lr}
 800f4ba:	b086      	sub	sp, #24
 800f4bc:	af00      	add	r7, sp, #0
 800f4be:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800f4c0:	2300      	movs	r3, #0
 800f4c2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800f4c4:	f7ff f926 	bl	800e714 <HAL_GetTick>
 800f4c8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800f4ca:	687b      	ldr	r3, [r7, #4]
 800f4cc:	2b00      	cmp	r3, #0
 800f4ce:	d101      	bne.n	800f4d4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800f4d0:	2301      	movs	r3, #1
 800f4d2:	e099      	b.n	800f608 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800f4d4:	687b      	ldr	r3, [r7, #4]
 800f4d6:	2200      	movs	r2, #0
 800f4d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800f4dc:	687b      	ldr	r3, [r7, #4]
 800f4de:	2202      	movs	r2, #2
 800f4e0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800f4e4:	687b      	ldr	r3, [r7, #4]
 800f4e6:	681b      	ldr	r3, [r3, #0]
 800f4e8:	681a      	ldr	r2, [r3, #0]
 800f4ea:	687b      	ldr	r3, [r7, #4]
 800f4ec:	681b      	ldr	r3, [r3, #0]
 800f4ee:	f022 0201 	bic.w	r2, r2, #1
 800f4f2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800f4f4:	e00f      	b.n	800f516 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800f4f6:	f7ff f90d 	bl	800e714 <HAL_GetTick>
 800f4fa:	4602      	mov	r2, r0
 800f4fc:	693b      	ldr	r3, [r7, #16]
 800f4fe:	1ad3      	subs	r3, r2, r3
 800f500:	2b05      	cmp	r3, #5
 800f502:	d908      	bls.n	800f516 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800f504:	687b      	ldr	r3, [r7, #4]
 800f506:	2220      	movs	r2, #32
 800f508:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800f50a:	687b      	ldr	r3, [r7, #4]
 800f50c:	2203      	movs	r2, #3
 800f50e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800f512:	2303      	movs	r3, #3
 800f514:	e078      	b.n	800f608 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800f516:	687b      	ldr	r3, [r7, #4]
 800f518:	681b      	ldr	r3, [r3, #0]
 800f51a:	681b      	ldr	r3, [r3, #0]
 800f51c:	f003 0301 	and.w	r3, r3, #1
 800f520:	2b00      	cmp	r3, #0
 800f522:	d1e8      	bne.n	800f4f6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800f524:	687b      	ldr	r3, [r7, #4]
 800f526:	681b      	ldr	r3, [r3, #0]
 800f528:	681b      	ldr	r3, [r3, #0]
 800f52a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800f52c:	697a      	ldr	r2, [r7, #20]
 800f52e:	4b38      	ldr	r3, [pc, #224]	; (800f610 <HAL_DMA_Init+0x158>)
 800f530:	4013      	ands	r3, r2
 800f532:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800f534:	687b      	ldr	r3, [r7, #4]
 800f536:	685a      	ldr	r2, [r3, #4]
 800f538:	687b      	ldr	r3, [r7, #4]
 800f53a:	689b      	ldr	r3, [r3, #8]
 800f53c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800f53e:	687b      	ldr	r3, [r7, #4]
 800f540:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800f542:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800f544:	687b      	ldr	r3, [r7, #4]
 800f546:	691b      	ldr	r3, [r3, #16]
 800f548:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800f54a:	687b      	ldr	r3, [r7, #4]
 800f54c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800f54e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800f550:	687b      	ldr	r3, [r7, #4]
 800f552:	699b      	ldr	r3, [r3, #24]
 800f554:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800f556:	687b      	ldr	r3, [r7, #4]
 800f558:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800f55a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800f55c:	687b      	ldr	r3, [r7, #4]
 800f55e:	6a1b      	ldr	r3, [r3, #32]
 800f560:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800f562:	697a      	ldr	r2, [r7, #20]
 800f564:	4313      	orrs	r3, r2
 800f566:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800f568:	687b      	ldr	r3, [r7, #4]
 800f56a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f56c:	2b04      	cmp	r3, #4
 800f56e:	d107      	bne.n	800f580 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800f570:	687b      	ldr	r3, [r7, #4]
 800f572:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f574:	687b      	ldr	r3, [r7, #4]
 800f576:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f578:	4313      	orrs	r3, r2
 800f57a:	697a      	ldr	r2, [r7, #20]
 800f57c:	4313      	orrs	r3, r2
 800f57e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800f580:	687b      	ldr	r3, [r7, #4]
 800f582:	681b      	ldr	r3, [r3, #0]
 800f584:	697a      	ldr	r2, [r7, #20]
 800f586:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800f588:	687b      	ldr	r3, [r7, #4]
 800f58a:	681b      	ldr	r3, [r3, #0]
 800f58c:	695b      	ldr	r3, [r3, #20]
 800f58e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800f590:	697b      	ldr	r3, [r7, #20]
 800f592:	f023 0307 	bic.w	r3, r3, #7
 800f596:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800f598:	687b      	ldr	r3, [r7, #4]
 800f59a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f59c:	697a      	ldr	r2, [r7, #20]
 800f59e:	4313      	orrs	r3, r2
 800f5a0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800f5a2:	687b      	ldr	r3, [r7, #4]
 800f5a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f5a6:	2b04      	cmp	r3, #4
 800f5a8:	d117      	bne.n	800f5da <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800f5aa:	687b      	ldr	r3, [r7, #4]
 800f5ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f5ae:	697a      	ldr	r2, [r7, #20]
 800f5b0:	4313      	orrs	r3, r2
 800f5b2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800f5b4:	687b      	ldr	r3, [r7, #4]
 800f5b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f5b8:	2b00      	cmp	r3, #0
 800f5ba:	d00e      	beq.n	800f5da <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800f5bc:	6878      	ldr	r0, [r7, #4]
 800f5be:	f000 fb01 	bl	800fbc4 <DMA_CheckFifoParam>
 800f5c2:	4603      	mov	r3, r0
 800f5c4:	2b00      	cmp	r3, #0
 800f5c6:	d008      	beq.n	800f5da <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800f5c8:	687b      	ldr	r3, [r7, #4]
 800f5ca:	2240      	movs	r2, #64	; 0x40
 800f5cc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800f5ce:	687b      	ldr	r3, [r7, #4]
 800f5d0:	2201      	movs	r2, #1
 800f5d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800f5d6:	2301      	movs	r3, #1
 800f5d8:	e016      	b.n	800f608 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800f5da:	687b      	ldr	r3, [r7, #4]
 800f5dc:	681b      	ldr	r3, [r3, #0]
 800f5de:	697a      	ldr	r2, [r7, #20]
 800f5e0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800f5e2:	6878      	ldr	r0, [r7, #4]
 800f5e4:	f000 fab8 	bl	800fb58 <DMA_CalcBaseAndBitshift>
 800f5e8:	4603      	mov	r3, r0
 800f5ea:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800f5ec:	687b      	ldr	r3, [r7, #4]
 800f5ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f5f0:	223f      	movs	r2, #63	; 0x3f
 800f5f2:	409a      	lsls	r2, r3
 800f5f4:	68fb      	ldr	r3, [r7, #12]
 800f5f6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800f5f8:	687b      	ldr	r3, [r7, #4]
 800f5fa:	2200      	movs	r2, #0
 800f5fc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800f5fe:	687b      	ldr	r3, [r7, #4]
 800f600:	2201      	movs	r2, #1
 800f602:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800f606:	2300      	movs	r3, #0
}
 800f608:	4618      	mov	r0, r3
 800f60a:	3718      	adds	r7, #24
 800f60c:	46bd      	mov	sp, r7
 800f60e:	bd80      	pop	{r7, pc}
 800f610:	f010803f 	.word	0xf010803f

0800f614 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800f614:	b580      	push	{r7, lr}
 800f616:	b086      	sub	sp, #24
 800f618:	af00      	add	r7, sp, #0
 800f61a:	60f8      	str	r0, [r7, #12]
 800f61c:	60b9      	str	r1, [r7, #8]
 800f61e:	607a      	str	r2, [r7, #4]
 800f620:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800f622:	2300      	movs	r3, #0
 800f624:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800f626:	68fb      	ldr	r3, [r7, #12]
 800f628:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f62a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800f62c:	68fb      	ldr	r3, [r7, #12]
 800f62e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800f632:	2b01      	cmp	r3, #1
 800f634:	d101      	bne.n	800f63a <HAL_DMA_Start_IT+0x26>
 800f636:	2302      	movs	r3, #2
 800f638:	e040      	b.n	800f6bc <HAL_DMA_Start_IT+0xa8>
 800f63a:	68fb      	ldr	r3, [r7, #12]
 800f63c:	2201      	movs	r2, #1
 800f63e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800f642:	68fb      	ldr	r3, [r7, #12]
 800f644:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800f648:	b2db      	uxtb	r3, r3
 800f64a:	2b01      	cmp	r3, #1
 800f64c:	d12f      	bne.n	800f6ae <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800f64e:	68fb      	ldr	r3, [r7, #12]
 800f650:	2202      	movs	r2, #2
 800f652:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800f656:	68fb      	ldr	r3, [r7, #12]
 800f658:	2200      	movs	r2, #0
 800f65a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800f65c:	683b      	ldr	r3, [r7, #0]
 800f65e:	687a      	ldr	r2, [r7, #4]
 800f660:	68b9      	ldr	r1, [r7, #8]
 800f662:	68f8      	ldr	r0, [r7, #12]
 800f664:	f000 fa4a 	bl	800fafc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800f668:	68fb      	ldr	r3, [r7, #12]
 800f66a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f66c:	223f      	movs	r2, #63	; 0x3f
 800f66e:	409a      	lsls	r2, r3
 800f670:	693b      	ldr	r3, [r7, #16]
 800f672:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800f674:	68fb      	ldr	r3, [r7, #12]
 800f676:	681b      	ldr	r3, [r3, #0]
 800f678:	681a      	ldr	r2, [r3, #0]
 800f67a:	68fb      	ldr	r3, [r7, #12]
 800f67c:	681b      	ldr	r3, [r3, #0]
 800f67e:	f042 0216 	orr.w	r2, r2, #22
 800f682:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800f684:	68fb      	ldr	r3, [r7, #12]
 800f686:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f688:	2b00      	cmp	r3, #0
 800f68a:	d007      	beq.n	800f69c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800f68c:	68fb      	ldr	r3, [r7, #12]
 800f68e:	681b      	ldr	r3, [r3, #0]
 800f690:	681a      	ldr	r2, [r3, #0]
 800f692:	68fb      	ldr	r3, [r7, #12]
 800f694:	681b      	ldr	r3, [r3, #0]
 800f696:	f042 0208 	orr.w	r2, r2, #8
 800f69a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800f69c:	68fb      	ldr	r3, [r7, #12]
 800f69e:	681b      	ldr	r3, [r3, #0]
 800f6a0:	681a      	ldr	r2, [r3, #0]
 800f6a2:	68fb      	ldr	r3, [r7, #12]
 800f6a4:	681b      	ldr	r3, [r3, #0]
 800f6a6:	f042 0201 	orr.w	r2, r2, #1
 800f6aa:	601a      	str	r2, [r3, #0]
 800f6ac:	e005      	b.n	800f6ba <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800f6ae:	68fb      	ldr	r3, [r7, #12]
 800f6b0:	2200      	movs	r2, #0
 800f6b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800f6b6:	2302      	movs	r3, #2
 800f6b8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800f6ba:	7dfb      	ldrb	r3, [r7, #23]
}
 800f6bc:	4618      	mov	r0, r3
 800f6be:	3718      	adds	r7, #24
 800f6c0:	46bd      	mov	sp, r7
 800f6c2:	bd80      	pop	{r7, pc}

0800f6c4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800f6c4:	b580      	push	{r7, lr}
 800f6c6:	b084      	sub	sp, #16
 800f6c8:	af00      	add	r7, sp, #0
 800f6ca:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800f6cc:	687b      	ldr	r3, [r7, #4]
 800f6ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f6d0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800f6d2:	f7ff f81f 	bl	800e714 <HAL_GetTick>
 800f6d6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800f6d8:	687b      	ldr	r3, [r7, #4]
 800f6da:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800f6de:	b2db      	uxtb	r3, r3
 800f6e0:	2b02      	cmp	r3, #2
 800f6e2:	d008      	beq.n	800f6f6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800f6e4:	687b      	ldr	r3, [r7, #4]
 800f6e6:	2280      	movs	r2, #128	; 0x80
 800f6e8:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800f6ea:	687b      	ldr	r3, [r7, #4]
 800f6ec:	2200      	movs	r2, #0
 800f6ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800f6f2:	2301      	movs	r3, #1
 800f6f4:	e052      	b.n	800f79c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800f6f6:	687b      	ldr	r3, [r7, #4]
 800f6f8:	681b      	ldr	r3, [r3, #0]
 800f6fa:	681a      	ldr	r2, [r3, #0]
 800f6fc:	687b      	ldr	r3, [r7, #4]
 800f6fe:	681b      	ldr	r3, [r3, #0]
 800f700:	f022 0216 	bic.w	r2, r2, #22
 800f704:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800f706:	687b      	ldr	r3, [r7, #4]
 800f708:	681b      	ldr	r3, [r3, #0]
 800f70a:	695a      	ldr	r2, [r3, #20]
 800f70c:	687b      	ldr	r3, [r7, #4]
 800f70e:	681b      	ldr	r3, [r3, #0]
 800f710:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800f714:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800f716:	687b      	ldr	r3, [r7, #4]
 800f718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f71a:	2b00      	cmp	r3, #0
 800f71c:	d103      	bne.n	800f726 <HAL_DMA_Abort+0x62>
 800f71e:	687b      	ldr	r3, [r7, #4]
 800f720:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f722:	2b00      	cmp	r3, #0
 800f724:	d007      	beq.n	800f736 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800f726:	687b      	ldr	r3, [r7, #4]
 800f728:	681b      	ldr	r3, [r3, #0]
 800f72a:	681a      	ldr	r2, [r3, #0]
 800f72c:	687b      	ldr	r3, [r7, #4]
 800f72e:	681b      	ldr	r3, [r3, #0]
 800f730:	f022 0208 	bic.w	r2, r2, #8
 800f734:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800f736:	687b      	ldr	r3, [r7, #4]
 800f738:	681b      	ldr	r3, [r3, #0]
 800f73a:	681a      	ldr	r2, [r3, #0]
 800f73c:	687b      	ldr	r3, [r7, #4]
 800f73e:	681b      	ldr	r3, [r3, #0]
 800f740:	f022 0201 	bic.w	r2, r2, #1
 800f744:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800f746:	e013      	b.n	800f770 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800f748:	f7fe ffe4 	bl	800e714 <HAL_GetTick>
 800f74c:	4602      	mov	r2, r0
 800f74e:	68bb      	ldr	r3, [r7, #8]
 800f750:	1ad3      	subs	r3, r2, r3
 800f752:	2b05      	cmp	r3, #5
 800f754:	d90c      	bls.n	800f770 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800f756:	687b      	ldr	r3, [r7, #4]
 800f758:	2220      	movs	r2, #32
 800f75a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800f75c:	687b      	ldr	r3, [r7, #4]
 800f75e:	2200      	movs	r2, #0
 800f760:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800f764:	687b      	ldr	r3, [r7, #4]
 800f766:	2203      	movs	r2, #3
 800f768:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 800f76c:	2303      	movs	r3, #3
 800f76e:	e015      	b.n	800f79c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800f770:	687b      	ldr	r3, [r7, #4]
 800f772:	681b      	ldr	r3, [r3, #0]
 800f774:	681b      	ldr	r3, [r3, #0]
 800f776:	f003 0301 	and.w	r3, r3, #1
 800f77a:	2b00      	cmp	r3, #0
 800f77c:	d1e4      	bne.n	800f748 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800f77e:	687b      	ldr	r3, [r7, #4]
 800f780:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f782:	223f      	movs	r2, #63	; 0x3f
 800f784:	409a      	lsls	r2, r3
 800f786:	68fb      	ldr	r3, [r7, #12]
 800f788:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800f78a:	687b      	ldr	r3, [r7, #4]
 800f78c:	2200      	movs	r2, #0
 800f78e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800f792:	687b      	ldr	r3, [r7, #4]
 800f794:	2201      	movs	r2, #1
 800f796:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 800f79a:	2300      	movs	r3, #0
}
 800f79c:	4618      	mov	r0, r3
 800f79e:	3710      	adds	r7, #16
 800f7a0:	46bd      	mov	sp, r7
 800f7a2:	bd80      	pop	{r7, pc}

0800f7a4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800f7a4:	b480      	push	{r7}
 800f7a6:	b083      	sub	sp, #12
 800f7a8:	af00      	add	r7, sp, #0
 800f7aa:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800f7ac:	687b      	ldr	r3, [r7, #4]
 800f7ae:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800f7b2:	b2db      	uxtb	r3, r3
 800f7b4:	2b02      	cmp	r3, #2
 800f7b6:	d004      	beq.n	800f7c2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800f7b8:	687b      	ldr	r3, [r7, #4]
 800f7ba:	2280      	movs	r2, #128	; 0x80
 800f7bc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800f7be:	2301      	movs	r3, #1
 800f7c0:	e00c      	b.n	800f7dc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800f7c2:	687b      	ldr	r3, [r7, #4]
 800f7c4:	2205      	movs	r2, #5
 800f7c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800f7ca:	687b      	ldr	r3, [r7, #4]
 800f7cc:	681b      	ldr	r3, [r3, #0]
 800f7ce:	681a      	ldr	r2, [r3, #0]
 800f7d0:	687b      	ldr	r3, [r7, #4]
 800f7d2:	681b      	ldr	r3, [r3, #0]
 800f7d4:	f022 0201 	bic.w	r2, r2, #1
 800f7d8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800f7da:	2300      	movs	r3, #0
}
 800f7dc:	4618      	mov	r0, r3
 800f7de:	370c      	adds	r7, #12
 800f7e0:	46bd      	mov	sp, r7
 800f7e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7e6:	4770      	bx	lr

0800f7e8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800f7e8:	b580      	push	{r7, lr}
 800f7ea:	b086      	sub	sp, #24
 800f7ec:	af00      	add	r7, sp, #0
 800f7ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800f7f0:	2300      	movs	r3, #0
 800f7f2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800f7f4:	4b92      	ldr	r3, [pc, #584]	; (800fa40 <HAL_DMA_IRQHandler+0x258>)
 800f7f6:	681b      	ldr	r3, [r3, #0]
 800f7f8:	4a92      	ldr	r2, [pc, #584]	; (800fa44 <HAL_DMA_IRQHandler+0x25c>)
 800f7fa:	fba2 2303 	umull	r2, r3, r2, r3
 800f7fe:	0a9b      	lsrs	r3, r3, #10
 800f800:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800f802:	687b      	ldr	r3, [r7, #4]
 800f804:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f806:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800f808:	693b      	ldr	r3, [r7, #16]
 800f80a:	681b      	ldr	r3, [r3, #0]
 800f80c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800f80e:	687b      	ldr	r3, [r7, #4]
 800f810:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f812:	2208      	movs	r2, #8
 800f814:	409a      	lsls	r2, r3
 800f816:	68fb      	ldr	r3, [r7, #12]
 800f818:	4013      	ands	r3, r2
 800f81a:	2b00      	cmp	r3, #0
 800f81c:	d01a      	beq.n	800f854 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800f81e:	687b      	ldr	r3, [r7, #4]
 800f820:	681b      	ldr	r3, [r3, #0]
 800f822:	681b      	ldr	r3, [r3, #0]
 800f824:	f003 0304 	and.w	r3, r3, #4
 800f828:	2b00      	cmp	r3, #0
 800f82a:	d013      	beq.n	800f854 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800f82c:	687b      	ldr	r3, [r7, #4]
 800f82e:	681b      	ldr	r3, [r3, #0]
 800f830:	681a      	ldr	r2, [r3, #0]
 800f832:	687b      	ldr	r3, [r7, #4]
 800f834:	681b      	ldr	r3, [r3, #0]
 800f836:	f022 0204 	bic.w	r2, r2, #4
 800f83a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800f83c:	687b      	ldr	r3, [r7, #4]
 800f83e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f840:	2208      	movs	r2, #8
 800f842:	409a      	lsls	r2, r3
 800f844:	693b      	ldr	r3, [r7, #16]
 800f846:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800f848:	687b      	ldr	r3, [r7, #4]
 800f84a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f84c:	f043 0201 	orr.w	r2, r3, #1
 800f850:	687b      	ldr	r3, [r7, #4]
 800f852:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800f854:	687b      	ldr	r3, [r7, #4]
 800f856:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f858:	2201      	movs	r2, #1
 800f85a:	409a      	lsls	r2, r3
 800f85c:	68fb      	ldr	r3, [r7, #12]
 800f85e:	4013      	ands	r3, r2
 800f860:	2b00      	cmp	r3, #0
 800f862:	d012      	beq.n	800f88a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800f864:	687b      	ldr	r3, [r7, #4]
 800f866:	681b      	ldr	r3, [r3, #0]
 800f868:	695b      	ldr	r3, [r3, #20]
 800f86a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f86e:	2b00      	cmp	r3, #0
 800f870:	d00b      	beq.n	800f88a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800f872:	687b      	ldr	r3, [r7, #4]
 800f874:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f876:	2201      	movs	r2, #1
 800f878:	409a      	lsls	r2, r3
 800f87a:	693b      	ldr	r3, [r7, #16]
 800f87c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800f87e:	687b      	ldr	r3, [r7, #4]
 800f880:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f882:	f043 0202 	orr.w	r2, r3, #2
 800f886:	687b      	ldr	r3, [r7, #4]
 800f888:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800f88a:	687b      	ldr	r3, [r7, #4]
 800f88c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f88e:	2204      	movs	r2, #4
 800f890:	409a      	lsls	r2, r3
 800f892:	68fb      	ldr	r3, [r7, #12]
 800f894:	4013      	ands	r3, r2
 800f896:	2b00      	cmp	r3, #0
 800f898:	d012      	beq.n	800f8c0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800f89a:	687b      	ldr	r3, [r7, #4]
 800f89c:	681b      	ldr	r3, [r3, #0]
 800f89e:	681b      	ldr	r3, [r3, #0]
 800f8a0:	f003 0302 	and.w	r3, r3, #2
 800f8a4:	2b00      	cmp	r3, #0
 800f8a6:	d00b      	beq.n	800f8c0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800f8a8:	687b      	ldr	r3, [r7, #4]
 800f8aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f8ac:	2204      	movs	r2, #4
 800f8ae:	409a      	lsls	r2, r3
 800f8b0:	693b      	ldr	r3, [r7, #16]
 800f8b2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800f8b4:	687b      	ldr	r3, [r7, #4]
 800f8b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f8b8:	f043 0204 	orr.w	r2, r3, #4
 800f8bc:	687b      	ldr	r3, [r7, #4]
 800f8be:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800f8c0:	687b      	ldr	r3, [r7, #4]
 800f8c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f8c4:	2210      	movs	r2, #16
 800f8c6:	409a      	lsls	r2, r3
 800f8c8:	68fb      	ldr	r3, [r7, #12]
 800f8ca:	4013      	ands	r3, r2
 800f8cc:	2b00      	cmp	r3, #0
 800f8ce:	d043      	beq.n	800f958 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800f8d0:	687b      	ldr	r3, [r7, #4]
 800f8d2:	681b      	ldr	r3, [r3, #0]
 800f8d4:	681b      	ldr	r3, [r3, #0]
 800f8d6:	f003 0308 	and.w	r3, r3, #8
 800f8da:	2b00      	cmp	r3, #0
 800f8dc:	d03c      	beq.n	800f958 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800f8de:	687b      	ldr	r3, [r7, #4]
 800f8e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f8e2:	2210      	movs	r2, #16
 800f8e4:	409a      	lsls	r2, r3
 800f8e6:	693b      	ldr	r3, [r7, #16]
 800f8e8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800f8ea:	687b      	ldr	r3, [r7, #4]
 800f8ec:	681b      	ldr	r3, [r3, #0]
 800f8ee:	681b      	ldr	r3, [r3, #0]
 800f8f0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800f8f4:	2b00      	cmp	r3, #0
 800f8f6:	d018      	beq.n	800f92a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800f8f8:	687b      	ldr	r3, [r7, #4]
 800f8fa:	681b      	ldr	r3, [r3, #0]
 800f8fc:	681b      	ldr	r3, [r3, #0]
 800f8fe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800f902:	2b00      	cmp	r3, #0
 800f904:	d108      	bne.n	800f918 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800f906:	687b      	ldr	r3, [r7, #4]
 800f908:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f90a:	2b00      	cmp	r3, #0
 800f90c:	d024      	beq.n	800f958 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800f90e:	687b      	ldr	r3, [r7, #4]
 800f910:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f912:	6878      	ldr	r0, [r7, #4]
 800f914:	4798      	blx	r3
 800f916:	e01f      	b.n	800f958 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800f918:	687b      	ldr	r3, [r7, #4]
 800f91a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f91c:	2b00      	cmp	r3, #0
 800f91e:	d01b      	beq.n	800f958 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800f920:	687b      	ldr	r3, [r7, #4]
 800f922:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f924:	6878      	ldr	r0, [r7, #4]
 800f926:	4798      	blx	r3
 800f928:	e016      	b.n	800f958 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800f92a:	687b      	ldr	r3, [r7, #4]
 800f92c:	681b      	ldr	r3, [r3, #0]
 800f92e:	681b      	ldr	r3, [r3, #0]
 800f930:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f934:	2b00      	cmp	r3, #0
 800f936:	d107      	bne.n	800f948 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800f938:	687b      	ldr	r3, [r7, #4]
 800f93a:	681b      	ldr	r3, [r3, #0]
 800f93c:	681a      	ldr	r2, [r3, #0]
 800f93e:	687b      	ldr	r3, [r7, #4]
 800f940:	681b      	ldr	r3, [r3, #0]
 800f942:	f022 0208 	bic.w	r2, r2, #8
 800f946:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800f948:	687b      	ldr	r3, [r7, #4]
 800f94a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f94c:	2b00      	cmp	r3, #0
 800f94e:	d003      	beq.n	800f958 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800f950:	687b      	ldr	r3, [r7, #4]
 800f952:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f954:	6878      	ldr	r0, [r7, #4]
 800f956:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800f958:	687b      	ldr	r3, [r7, #4]
 800f95a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f95c:	2220      	movs	r2, #32
 800f95e:	409a      	lsls	r2, r3
 800f960:	68fb      	ldr	r3, [r7, #12]
 800f962:	4013      	ands	r3, r2
 800f964:	2b00      	cmp	r3, #0
 800f966:	f000 808e 	beq.w	800fa86 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800f96a:	687b      	ldr	r3, [r7, #4]
 800f96c:	681b      	ldr	r3, [r3, #0]
 800f96e:	681b      	ldr	r3, [r3, #0]
 800f970:	f003 0310 	and.w	r3, r3, #16
 800f974:	2b00      	cmp	r3, #0
 800f976:	f000 8086 	beq.w	800fa86 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800f97a:	687b      	ldr	r3, [r7, #4]
 800f97c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f97e:	2220      	movs	r2, #32
 800f980:	409a      	lsls	r2, r3
 800f982:	693b      	ldr	r3, [r7, #16]
 800f984:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800f986:	687b      	ldr	r3, [r7, #4]
 800f988:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800f98c:	b2db      	uxtb	r3, r3
 800f98e:	2b05      	cmp	r3, #5
 800f990:	d136      	bne.n	800fa00 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800f992:	687b      	ldr	r3, [r7, #4]
 800f994:	681b      	ldr	r3, [r3, #0]
 800f996:	681a      	ldr	r2, [r3, #0]
 800f998:	687b      	ldr	r3, [r7, #4]
 800f99a:	681b      	ldr	r3, [r3, #0]
 800f99c:	f022 0216 	bic.w	r2, r2, #22
 800f9a0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800f9a2:	687b      	ldr	r3, [r7, #4]
 800f9a4:	681b      	ldr	r3, [r3, #0]
 800f9a6:	695a      	ldr	r2, [r3, #20]
 800f9a8:	687b      	ldr	r3, [r7, #4]
 800f9aa:	681b      	ldr	r3, [r3, #0]
 800f9ac:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800f9b0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800f9b2:	687b      	ldr	r3, [r7, #4]
 800f9b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f9b6:	2b00      	cmp	r3, #0
 800f9b8:	d103      	bne.n	800f9c2 <HAL_DMA_IRQHandler+0x1da>
 800f9ba:	687b      	ldr	r3, [r7, #4]
 800f9bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f9be:	2b00      	cmp	r3, #0
 800f9c0:	d007      	beq.n	800f9d2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800f9c2:	687b      	ldr	r3, [r7, #4]
 800f9c4:	681b      	ldr	r3, [r3, #0]
 800f9c6:	681a      	ldr	r2, [r3, #0]
 800f9c8:	687b      	ldr	r3, [r7, #4]
 800f9ca:	681b      	ldr	r3, [r3, #0]
 800f9cc:	f022 0208 	bic.w	r2, r2, #8
 800f9d0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800f9d2:	687b      	ldr	r3, [r7, #4]
 800f9d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f9d6:	223f      	movs	r2, #63	; 0x3f
 800f9d8:	409a      	lsls	r2, r3
 800f9da:	693b      	ldr	r3, [r7, #16]
 800f9dc:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800f9de:	687b      	ldr	r3, [r7, #4]
 800f9e0:	2200      	movs	r2, #0
 800f9e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800f9e6:	687b      	ldr	r3, [r7, #4]
 800f9e8:	2201      	movs	r2, #1
 800f9ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800f9ee:	687b      	ldr	r3, [r7, #4]
 800f9f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f9f2:	2b00      	cmp	r3, #0
 800f9f4:	d07d      	beq.n	800faf2 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800f9f6:	687b      	ldr	r3, [r7, #4]
 800f9f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f9fa:	6878      	ldr	r0, [r7, #4]
 800f9fc:	4798      	blx	r3
        }
        return;
 800f9fe:	e078      	b.n	800faf2 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800fa00:	687b      	ldr	r3, [r7, #4]
 800fa02:	681b      	ldr	r3, [r3, #0]
 800fa04:	681b      	ldr	r3, [r3, #0]
 800fa06:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800fa0a:	2b00      	cmp	r3, #0
 800fa0c:	d01c      	beq.n	800fa48 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800fa0e:	687b      	ldr	r3, [r7, #4]
 800fa10:	681b      	ldr	r3, [r3, #0]
 800fa12:	681b      	ldr	r3, [r3, #0]
 800fa14:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800fa18:	2b00      	cmp	r3, #0
 800fa1a:	d108      	bne.n	800fa2e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800fa1c:	687b      	ldr	r3, [r7, #4]
 800fa1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800fa20:	2b00      	cmp	r3, #0
 800fa22:	d030      	beq.n	800fa86 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800fa24:	687b      	ldr	r3, [r7, #4]
 800fa26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800fa28:	6878      	ldr	r0, [r7, #4]
 800fa2a:	4798      	blx	r3
 800fa2c:	e02b      	b.n	800fa86 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800fa2e:	687b      	ldr	r3, [r7, #4]
 800fa30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fa32:	2b00      	cmp	r3, #0
 800fa34:	d027      	beq.n	800fa86 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800fa36:	687b      	ldr	r3, [r7, #4]
 800fa38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fa3a:	6878      	ldr	r0, [r7, #4]
 800fa3c:	4798      	blx	r3
 800fa3e:	e022      	b.n	800fa86 <HAL_DMA_IRQHandler+0x29e>
 800fa40:	20000018 	.word	0x20000018
 800fa44:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800fa48:	687b      	ldr	r3, [r7, #4]
 800fa4a:	681b      	ldr	r3, [r3, #0]
 800fa4c:	681b      	ldr	r3, [r3, #0]
 800fa4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800fa52:	2b00      	cmp	r3, #0
 800fa54:	d10f      	bne.n	800fa76 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800fa56:	687b      	ldr	r3, [r7, #4]
 800fa58:	681b      	ldr	r3, [r3, #0]
 800fa5a:	681a      	ldr	r2, [r3, #0]
 800fa5c:	687b      	ldr	r3, [r7, #4]
 800fa5e:	681b      	ldr	r3, [r3, #0]
 800fa60:	f022 0210 	bic.w	r2, r2, #16
 800fa64:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800fa66:	687b      	ldr	r3, [r7, #4]
 800fa68:	2200      	movs	r2, #0
 800fa6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800fa6e:	687b      	ldr	r3, [r7, #4]
 800fa70:	2201      	movs	r2, #1
 800fa72:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800fa76:	687b      	ldr	r3, [r7, #4]
 800fa78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fa7a:	2b00      	cmp	r3, #0
 800fa7c:	d003      	beq.n	800fa86 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800fa7e:	687b      	ldr	r3, [r7, #4]
 800fa80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fa82:	6878      	ldr	r0, [r7, #4]
 800fa84:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800fa86:	687b      	ldr	r3, [r7, #4]
 800fa88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fa8a:	2b00      	cmp	r3, #0
 800fa8c:	d032      	beq.n	800faf4 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800fa8e:	687b      	ldr	r3, [r7, #4]
 800fa90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fa92:	f003 0301 	and.w	r3, r3, #1
 800fa96:	2b00      	cmp	r3, #0
 800fa98:	d022      	beq.n	800fae0 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800fa9a:	687b      	ldr	r3, [r7, #4]
 800fa9c:	2205      	movs	r2, #5
 800fa9e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800faa2:	687b      	ldr	r3, [r7, #4]
 800faa4:	681b      	ldr	r3, [r3, #0]
 800faa6:	681a      	ldr	r2, [r3, #0]
 800faa8:	687b      	ldr	r3, [r7, #4]
 800faaa:	681b      	ldr	r3, [r3, #0]
 800faac:	f022 0201 	bic.w	r2, r2, #1
 800fab0:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800fab2:	68bb      	ldr	r3, [r7, #8]
 800fab4:	3301      	adds	r3, #1
 800fab6:	60bb      	str	r3, [r7, #8]
 800fab8:	697a      	ldr	r2, [r7, #20]
 800faba:	429a      	cmp	r2, r3
 800fabc:	d307      	bcc.n	800face <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800fabe:	687b      	ldr	r3, [r7, #4]
 800fac0:	681b      	ldr	r3, [r3, #0]
 800fac2:	681b      	ldr	r3, [r3, #0]
 800fac4:	f003 0301 	and.w	r3, r3, #1
 800fac8:	2b00      	cmp	r3, #0
 800faca:	d1f2      	bne.n	800fab2 <HAL_DMA_IRQHandler+0x2ca>
 800facc:	e000      	b.n	800fad0 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800face:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800fad0:	687b      	ldr	r3, [r7, #4]
 800fad2:	2200      	movs	r2, #0
 800fad4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800fad8:	687b      	ldr	r3, [r7, #4]
 800fada:	2201      	movs	r2, #1
 800fadc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800fae0:	687b      	ldr	r3, [r7, #4]
 800fae2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800fae4:	2b00      	cmp	r3, #0
 800fae6:	d005      	beq.n	800faf4 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800fae8:	687b      	ldr	r3, [r7, #4]
 800faea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800faec:	6878      	ldr	r0, [r7, #4]
 800faee:	4798      	blx	r3
 800faf0:	e000      	b.n	800faf4 <HAL_DMA_IRQHandler+0x30c>
        return;
 800faf2:	bf00      	nop
    }
  }
}
 800faf4:	3718      	adds	r7, #24
 800faf6:	46bd      	mov	sp, r7
 800faf8:	bd80      	pop	{r7, pc}
 800fafa:	bf00      	nop

0800fafc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800fafc:	b480      	push	{r7}
 800fafe:	b085      	sub	sp, #20
 800fb00:	af00      	add	r7, sp, #0
 800fb02:	60f8      	str	r0, [r7, #12]
 800fb04:	60b9      	str	r1, [r7, #8]
 800fb06:	607a      	str	r2, [r7, #4]
 800fb08:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800fb0a:	68fb      	ldr	r3, [r7, #12]
 800fb0c:	681b      	ldr	r3, [r3, #0]
 800fb0e:	681a      	ldr	r2, [r3, #0]
 800fb10:	68fb      	ldr	r3, [r7, #12]
 800fb12:	681b      	ldr	r3, [r3, #0]
 800fb14:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800fb18:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800fb1a:	68fb      	ldr	r3, [r7, #12]
 800fb1c:	681b      	ldr	r3, [r3, #0]
 800fb1e:	683a      	ldr	r2, [r7, #0]
 800fb20:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800fb22:	68fb      	ldr	r3, [r7, #12]
 800fb24:	689b      	ldr	r3, [r3, #8]
 800fb26:	2b40      	cmp	r3, #64	; 0x40
 800fb28:	d108      	bne.n	800fb3c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800fb2a:	68fb      	ldr	r3, [r7, #12]
 800fb2c:	681b      	ldr	r3, [r3, #0]
 800fb2e:	687a      	ldr	r2, [r7, #4]
 800fb30:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800fb32:	68fb      	ldr	r3, [r7, #12]
 800fb34:	681b      	ldr	r3, [r3, #0]
 800fb36:	68ba      	ldr	r2, [r7, #8]
 800fb38:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800fb3a:	e007      	b.n	800fb4c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800fb3c:	68fb      	ldr	r3, [r7, #12]
 800fb3e:	681b      	ldr	r3, [r3, #0]
 800fb40:	68ba      	ldr	r2, [r7, #8]
 800fb42:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800fb44:	68fb      	ldr	r3, [r7, #12]
 800fb46:	681b      	ldr	r3, [r3, #0]
 800fb48:	687a      	ldr	r2, [r7, #4]
 800fb4a:	60da      	str	r2, [r3, #12]
}
 800fb4c:	bf00      	nop
 800fb4e:	3714      	adds	r7, #20
 800fb50:	46bd      	mov	sp, r7
 800fb52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb56:	4770      	bx	lr

0800fb58 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800fb58:	b480      	push	{r7}
 800fb5a:	b085      	sub	sp, #20
 800fb5c:	af00      	add	r7, sp, #0
 800fb5e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800fb60:	687b      	ldr	r3, [r7, #4]
 800fb62:	681b      	ldr	r3, [r3, #0]
 800fb64:	b2db      	uxtb	r3, r3
 800fb66:	3b10      	subs	r3, #16
 800fb68:	4a14      	ldr	r2, [pc, #80]	; (800fbbc <DMA_CalcBaseAndBitshift+0x64>)
 800fb6a:	fba2 2303 	umull	r2, r3, r2, r3
 800fb6e:	091b      	lsrs	r3, r3, #4
 800fb70:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800fb72:	4a13      	ldr	r2, [pc, #76]	; (800fbc0 <DMA_CalcBaseAndBitshift+0x68>)
 800fb74:	68fb      	ldr	r3, [r7, #12]
 800fb76:	4413      	add	r3, r2
 800fb78:	781b      	ldrb	r3, [r3, #0]
 800fb7a:	461a      	mov	r2, r3
 800fb7c:	687b      	ldr	r3, [r7, #4]
 800fb7e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800fb80:	68fb      	ldr	r3, [r7, #12]
 800fb82:	2b03      	cmp	r3, #3
 800fb84:	d909      	bls.n	800fb9a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800fb86:	687b      	ldr	r3, [r7, #4]
 800fb88:	681b      	ldr	r3, [r3, #0]
 800fb8a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800fb8e:	f023 0303 	bic.w	r3, r3, #3
 800fb92:	1d1a      	adds	r2, r3, #4
 800fb94:	687b      	ldr	r3, [r7, #4]
 800fb96:	659a      	str	r2, [r3, #88]	; 0x58
 800fb98:	e007      	b.n	800fbaa <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800fb9a:	687b      	ldr	r3, [r7, #4]
 800fb9c:	681b      	ldr	r3, [r3, #0]
 800fb9e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800fba2:	f023 0303 	bic.w	r3, r3, #3
 800fba6:	687a      	ldr	r2, [r7, #4]
 800fba8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800fbaa:	687b      	ldr	r3, [r7, #4]
 800fbac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800fbae:	4618      	mov	r0, r3
 800fbb0:	3714      	adds	r7, #20
 800fbb2:	46bd      	mov	sp, r7
 800fbb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbb8:	4770      	bx	lr
 800fbba:	bf00      	nop
 800fbbc:	aaaaaaab 	.word	0xaaaaaaab
 800fbc0:	08019184 	.word	0x08019184

0800fbc4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800fbc4:	b480      	push	{r7}
 800fbc6:	b085      	sub	sp, #20
 800fbc8:	af00      	add	r7, sp, #0
 800fbca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800fbcc:	2300      	movs	r3, #0
 800fbce:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800fbd0:	687b      	ldr	r3, [r7, #4]
 800fbd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fbd4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800fbd6:	687b      	ldr	r3, [r7, #4]
 800fbd8:	699b      	ldr	r3, [r3, #24]
 800fbda:	2b00      	cmp	r3, #0
 800fbdc:	d11f      	bne.n	800fc1e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800fbde:	68bb      	ldr	r3, [r7, #8]
 800fbe0:	2b03      	cmp	r3, #3
 800fbe2:	d855      	bhi.n	800fc90 <DMA_CheckFifoParam+0xcc>
 800fbe4:	a201      	add	r2, pc, #4	; (adr r2, 800fbec <DMA_CheckFifoParam+0x28>)
 800fbe6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fbea:	bf00      	nop
 800fbec:	0800fbfd 	.word	0x0800fbfd
 800fbf0:	0800fc0f 	.word	0x0800fc0f
 800fbf4:	0800fbfd 	.word	0x0800fbfd
 800fbf8:	0800fc91 	.word	0x0800fc91
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800fbfc:	687b      	ldr	r3, [r7, #4]
 800fbfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fc00:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800fc04:	2b00      	cmp	r3, #0
 800fc06:	d045      	beq.n	800fc94 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 800fc08:	2301      	movs	r3, #1
 800fc0a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800fc0c:	e042      	b.n	800fc94 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800fc0e:	687b      	ldr	r3, [r7, #4]
 800fc10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fc12:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800fc16:	d13f      	bne.n	800fc98 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 800fc18:	2301      	movs	r3, #1
 800fc1a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800fc1c:	e03c      	b.n	800fc98 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800fc1e:	687b      	ldr	r3, [r7, #4]
 800fc20:	699b      	ldr	r3, [r3, #24]
 800fc22:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800fc26:	d121      	bne.n	800fc6c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800fc28:	68bb      	ldr	r3, [r7, #8]
 800fc2a:	2b03      	cmp	r3, #3
 800fc2c:	d836      	bhi.n	800fc9c <DMA_CheckFifoParam+0xd8>
 800fc2e:	a201      	add	r2, pc, #4	; (adr r2, 800fc34 <DMA_CheckFifoParam+0x70>)
 800fc30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fc34:	0800fc45 	.word	0x0800fc45
 800fc38:	0800fc4b 	.word	0x0800fc4b
 800fc3c:	0800fc45 	.word	0x0800fc45
 800fc40:	0800fc5d 	.word	0x0800fc5d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800fc44:	2301      	movs	r3, #1
 800fc46:	73fb      	strb	r3, [r7, #15]
      break;
 800fc48:	e02f      	b.n	800fcaa <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800fc4a:	687b      	ldr	r3, [r7, #4]
 800fc4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fc4e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800fc52:	2b00      	cmp	r3, #0
 800fc54:	d024      	beq.n	800fca0 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800fc56:	2301      	movs	r3, #1
 800fc58:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800fc5a:	e021      	b.n	800fca0 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800fc5c:	687b      	ldr	r3, [r7, #4]
 800fc5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fc60:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800fc64:	d11e      	bne.n	800fca4 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800fc66:	2301      	movs	r3, #1
 800fc68:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800fc6a:	e01b      	b.n	800fca4 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800fc6c:	68bb      	ldr	r3, [r7, #8]
 800fc6e:	2b02      	cmp	r3, #2
 800fc70:	d902      	bls.n	800fc78 <DMA_CheckFifoParam+0xb4>
 800fc72:	2b03      	cmp	r3, #3
 800fc74:	d003      	beq.n	800fc7e <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800fc76:	e018      	b.n	800fcaa <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 800fc78:	2301      	movs	r3, #1
 800fc7a:	73fb      	strb	r3, [r7, #15]
      break;
 800fc7c:	e015      	b.n	800fcaa <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800fc7e:	687b      	ldr	r3, [r7, #4]
 800fc80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fc82:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800fc86:	2b00      	cmp	r3, #0
 800fc88:	d00e      	beq.n	800fca8 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800fc8a:	2301      	movs	r3, #1
 800fc8c:	73fb      	strb	r3, [r7, #15]
      break;
 800fc8e:	e00b      	b.n	800fca8 <DMA_CheckFifoParam+0xe4>
      break;
 800fc90:	bf00      	nop
 800fc92:	e00a      	b.n	800fcaa <DMA_CheckFifoParam+0xe6>
      break;
 800fc94:	bf00      	nop
 800fc96:	e008      	b.n	800fcaa <DMA_CheckFifoParam+0xe6>
      break;
 800fc98:	bf00      	nop
 800fc9a:	e006      	b.n	800fcaa <DMA_CheckFifoParam+0xe6>
      break;
 800fc9c:	bf00      	nop
 800fc9e:	e004      	b.n	800fcaa <DMA_CheckFifoParam+0xe6>
      break;
 800fca0:	bf00      	nop
 800fca2:	e002      	b.n	800fcaa <DMA_CheckFifoParam+0xe6>
      break;   
 800fca4:	bf00      	nop
 800fca6:	e000      	b.n	800fcaa <DMA_CheckFifoParam+0xe6>
      break;
 800fca8:	bf00      	nop
    }
  } 
  
  return status; 
 800fcaa:	7bfb      	ldrb	r3, [r7, #15]
}
 800fcac:	4618      	mov	r0, r3
 800fcae:	3714      	adds	r7, #20
 800fcb0:	46bd      	mov	sp, r7
 800fcb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcb6:	4770      	bx	lr

0800fcb8 <HAL_FLASH_IRQHandler>:
/**
  * @brief This function handles FLASH interrupt request.
  * @retval None
  */
void HAL_FLASH_IRQHandler(void)
{
 800fcb8:	b580      	push	{r7, lr}
 800fcba:	b082      	sub	sp, #8
 800fcbc:	af00      	add	r7, sp, #0
  uint32_t addresstmp = 0U;
 800fcbe:	2300      	movs	r3, #0
 800fcc0:	607b      	str	r3, [r7, #4]
  /* Check FLASH operation error flags */
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
    FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 800fcc2:	4b4b      	ldr	r3, [pc, #300]	; (800fdf0 <HAL_FLASH_IRQHandler+0x138>)
 800fcc4:	68db      	ldr	r3, [r3, #12]
 800fcc6:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 800fcca:	2b00      	cmp	r3, #0
 800fccc:	d020      	beq.n	800fd10 <HAL_FLASH_IRQHandler+0x58>
    FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    if(pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE)
 800fcce:	4b49      	ldr	r3, [pc, #292]	; (800fdf4 <HAL_FLASH_IRQHandler+0x13c>)
 800fcd0:	781b      	ldrb	r3, [r3, #0]
 800fcd2:	b2db      	uxtb	r3, r3
 800fcd4:	2b01      	cmp	r3, #1
 800fcd6:	d107      	bne.n	800fce8 <HAL_FLASH_IRQHandler+0x30>
    {
      /*return the faulty sector*/
      addresstmp = pFlash.Sector;
 800fcd8:	4b46      	ldr	r3, [pc, #280]	; (800fdf4 <HAL_FLASH_IRQHandler+0x13c>)
 800fcda:	68db      	ldr	r3, [r3, #12]
 800fcdc:	607b      	str	r3, [r7, #4]
      pFlash.Sector = 0xFFFFFFFFU;
 800fcde:	4b45      	ldr	r3, [pc, #276]	; (800fdf4 <HAL_FLASH_IRQHandler+0x13c>)
 800fce0:	f04f 32ff 	mov.w	r2, #4294967295
 800fce4:	60da      	str	r2, [r3, #12]
 800fce6:	e00b      	b.n	800fd00 <HAL_FLASH_IRQHandler+0x48>
    }
    else if(pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE)
 800fce8:	4b42      	ldr	r3, [pc, #264]	; (800fdf4 <HAL_FLASH_IRQHandler+0x13c>)
 800fcea:	781b      	ldrb	r3, [r3, #0]
 800fcec:	b2db      	uxtb	r3, r3
 800fcee:	2b02      	cmp	r3, #2
 800fcf0:	d103      	bne.n	800fcfa <HAL_FLASH_IRQHandler+0x42>
    {
      /*return the faulty bank*/
      addresstmp = pFlash.Bank;
 800fcf2:	4b40      	ldr	r3, [pc, #256]	; (800fdf4 <HAL_FLASH_IRQHandler+0x13c>)
 800fcf4:	691b      	ldr	r3, [r3, #16]
 800fcf6:	607b      	str	r3, [r7, #4]
 800fcf8:	e002      	b.n	800fd00 <HAL_FLASH_IRQHandler+0x48>
    }
    else
    {
      /*return the faulty address*/
      addresstmp = pFlash.Address;
 800fcfa:	4b3e      	ldr	r3, [pc, #248]	; (800fdf4 <HAL_FLASH_IRQHandler+0x13c>)
 800fcfc:	695b      	ldr	r3, [r3, #20]
 800fcfe:	607b      	str	r3, [r7, #4]
    }
    
    /*Save the Error code*/
    FLASH_SetErrorCode();
 800fd00:	f000 f900 	bl	800ff04 <FLASH_SetErrorCode>
    
    /* FLASH error interrupt user callback */
    HAL_FLASH_OperationErrorCallback(addresstmp);
 800fd04:	6878      	ldr	r0, [r7, #4]
 800fd06:	f000 f881 	bl	800fe0c <HAL_FLASH_OperationErrorCallback>
    
    /*Stop the procedure ongoing*/
    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 800fd0a:	4b3a      	ldr	r3, [pc, #232]	; (800fdf4 <HAL_FLASH_IRQHandler+0x13c>)
 800fd0c:	2200      	movs	r2, #0
 800fd0e:	701a      	strb	r2, [r3, #0]
  }
  
  /* Check FLASH End of Operation flag  */
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 800fd10:	4b37      	ldr	r3, [pc, #220]	; (800fdf0 <HAL_FLASH_IRQHandler+0x138>)
 800fd12:	68db      	ldr	r3, [r3, #12]
 800fd14:	f003 0301 	and.w	r3, r3, #1
 800fd18:	2b00      	cmp	r3, #0
 800fd1a:	d04a      	beq.n	800fdb2 <HAL_FLASH_IRQHandler+0xfa>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800fd1c:	4b34      	ldr	r3, [pc, #208]	; (800fdf0 <HAL_FLASH_IRQHandler+0x138>)
 800fd1e:	2201      	movs	r2, #1
 800fd20:	60da      	str	r2, [r3, #12]
    
    if(pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE)
 800fd22:	4b34      	ldr	r3, [pc, #208]	; (800fdf4 <HAL_FLASH_IRQHandler+0x13c>)
 800fd24:	781b      	ldrb	r3, [r3, #0]
 800fd26:	b2db      	uxtb	r3, r3
 800fd28:	2b01      	cmp	r3, #1
 800fd2a:	d12d      	bne.n	800fd88 <HAL_FLASH_IRQHandler+0xd0>
    {
      /*Nb of sector to erased can be decreased*/
      pFlash.NbSectorsToErase--;
 800fd2c:	4b31      	ldr	r3, [pc, #196]	; (800fdf4 <HAL_FLASH_IRQHandler+0x13c>)
 800fd2e:	685b      	ldr	r3, [r3, #4]
 800fd30:	3b01      	subs	r3, #1
 800fd32:	4a30      	ldr	r2, [pc, #192]	; (800fdf4 <HAL_FLASH_IRQHandler+0x13c>)
 800fd34:	6053      	str	r3, [r2, #4]
      
      /* Check if there are still sectors to erase*/
      if(pFlash.NbSectorsToErase != 0U)
 800fd36:	4b2f      	ldr	r3, [pc, #188]	; (800fdf4 <HAL_FLASH_IRQHandler+0x13c>)
 800fd38:	685b      	ldr	r3, [r3, #4]
 800fd3a:	2b00      	cmp	r3, #0
 800fd3c:	d015      	beq.n	800fd6a <HAL_FLASH_IRQHandler+0xb2>
      {
        addresstmp = pFlash.Sector;
 800fd3e:	4b2d      	ldr	r3, [pc, #180]	; (800fdf4 <HAL_FLASH_IRQHandler+0x13c>)
 800fd40:	68db      	ldr	r3, [r3, #12]
 800fd42:	607b      	str	r3, [r7, #4]
        /*Indicate user which sector has been erased*/
        HAL_FLASH_EndOfOperationCallback(addresstmp);
 800fd44:	6878      	ldr	r0, [r7, #4]
 800fd46:	f000 f857 	bl	800fdf8 <HAL_FLASH_EndOfOperationCallback>
        
        /*Increment sector number*/
        pFlash.Sector++;
 800fd4a:	4b2a      	ldr	r3, [pc, #168]	; (800fdf4 <HAL_FLASH_IRQHandler+0x13c>)
 800fd4c:	68db      	ldr	r3, [r3, #12]
 800fd4e:	3301      	adds	r3, #1
 800fd50:	4a28      	ldr	r2, [pc, #160]	; (800fdf4 <HAL_FLASH_IRQHandler+0x13c>)
 800fd52:	60d3      	str	r3, [r2, #12]
        addresstmp = pFlash.Sector;
 800fd54:	4b27      	ldr	r3, [pc, #156]	; (800fdf4 <HAL_FLASH_IRQHandler+0x13c>)
 800fd56:	68db      	ldr	r3, [r3, #12]
 800fd58:	607b      	str	r3, [r7, #4]
        FLASH_Erase_Sector(addresstmp, pFlash.VoltageForErase);
 800fd5a:	4b26      	ldr	r3, [pc, #152]	; (800fdf4 <HAL_FLASH_IRQHandler+0x13c>)
 800fd5c:	7a1b      	ldrb	r3, [r3, #8]
 800fd5e:	b2db      	uxtb	r3, r3
 800fd60:	4619      	mov	r1, r3
 800fd62:	6878      	ldr	r0, [r7, #4]
 800fd64:	f000 f9b8 	bl	80100d8 <FLASH_Erase_Sector>
 800fd68:	e023      	b.n	800fdb2 <HAL_FLASH_IRQHandler+0xfa>
      }
      else
      {
        /*No more sectors to Erase, user callback can be called.*/
        /*Reset Sector and stop Erase sectors procedure*/
        pFlash.Sector = addresstmp = 0xFFFFFFFFU;
 800fd6a:	f04f 33ff 	mov.w	r3, #4294967295
 800fd6e:	607b      	str	r3, [r7, #4]
 800fd70:	4a20      	ldr	r2, [pc, #128]	; (800fdf4 <HAL_FLASH_IRQHandler+0x13c>)
 800fd72:	687b      	ldr	r3, [r7, #4]
 800fd74:	60d3      	str	r3, [r2, #12]
        pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 800fd76:	4b1f      	ldr	r3, [pc, #124]	; (800fdf4 <HAL_FLASH_IRQHandler+0x13c>)
 800fd78:	2200      	movs	r2, #0
 800fd7a:	701a      	strb	r2, [r3, #0]
        
        /* Flush the caches to be sure of the data consistency */
        FLASH_FlushCaches() ;
 800fd7c:	f000 f9f4 	bl	8010168 <FLASH_FlushCaches>
                
        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(addresstmp);
 800fd80:	6878      	ldr	r0, [r7, #4]
 800fd82:	f000 f839 	bl	800fdf8 <HAL_FLASH_EndOfOperationCallback>
 800fd86:	e014      	b.n	800fdb2 <HAL_FLASH_IRQHandler+0xfa>
      }
    }
    else 
    {
      if(pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE) 
 800fd88:	4b1a      	ldr	r3, [pc, #104]	; (800fdf4 <HAL_FLASH_IRQHandler+0x13c>)
 800fd8a:	781b      	ldrb	r3, [r3, #0]
 800fd8c:	b2db      	uxtb	r3, r3
 800fd8e:	2b02      	cmp	r3, #2
 800fd90:	d107      	bne.n	800fda2 <HAL_FLASH_IRQHandler+0xea>
      {
        /* MassErase ended. Return the selected bank */
        /* Flush the caches to be sure of the data consistency */
        FLASH_FlushCaches() ;
 800fd92:	f000 f9e9 	bl	8010168 <FLASH_FlushCaches>

        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Bank);
 800fd96:	4b17      	ldr	r3, [pc, #92]	; (800fdf4 <HAL_FLASH_IRQHandler+0x13c>)
 800fd98:	691b      	ldr	r3, [r3, #16]
 800fd9a:	4618      	mov	r0, r3
 800fd9c:	f000 f82c 	bl	800fdf8 <HAL_FLASH_EndOfOperationCallback>
 800fda0:	e004      	b.n	800fdac <HAL_FLASH_IRQHandler+0xf4>
      }
      else
      {
        /*Program ended. Return the selected address*/
        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 800fda2:	4b14      	ldr	r3, [pc, #80]	; (800fdf4 <HAL_FLASH_IRQHandler+0x13c>)
 800fda4:	695b      	ldr	r3, [r3, #20]
 800fda6:	4618      	mov	r0, r3
 800fda8:	f000 f826 	bl	800fdf8 <HAL_FLASH_EndOfOperationCallback>
      }
      pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 800fdac:	4b11      	ldr	r3, [pc, #68]	; (800fdf4 <HAL_FLASH_IRQHandler+0x13c>)
 800fdae:	2200      	movs	r2, #0
 800fdb0:	701a      	strb	r2, [r3, #0]
    }
  }
  
  if(pFlash.ProcedureOnGoing == FLASH_PROC_NONE)
 800fdb2:	4b10      	ldr	r3, [pc, #64]	; (800fdf4 <HAL_FLASH_IRQHandler+0x13c>)
 800fdb4:	781b      	ldrb	r3, [r3, #0]
 800fdb6:	b2db      	uxtb	r3, r3
 800fdb8:	2b00      	cmp	r3, #0
 800fdba:	d114      	bne.n	800fde6 <HAL_FLASH_IRQHandler+0x12e>
  {
    /* Operation is completed, disable the PG, SER, SNB and MER Bits */
    CLEAR_BIT(FLASH->CR, (FLASH_CR_PG | FLASH_CR_SER | FLASH_CR_SNB | FLASH_MER_BIT));
 800fdbc:	4b0c      	ldr	r3, [pc, #48]	; (800fdf0 <HAL_FLASH_IRQHandler+0x138>)
 800fdbe:	691b      	ldr	r3, [r3, #16]
 800fdc0:	4a0b      	ldr	r2, [pc, #44]	; (800fdf0 <HAL_FLASH_IRQHandler+0x138>)
 800fdc2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800fdc6:	6113      	str	r3, [r2, #16]

    /* Disable End of FLASH Operation interrupt */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP);
 800fdc8:	4b09      	ldr	r3, [pc, #36]	; (800fdf0 <HAL_FLASH_IRQHandler+0x138>)
 800fdca:	691b      	ldr	r3, [r3, #16]
 800fdcc:	4a08      	ldr	r2, [pc, #32]	; (800fdf0 <HAL_FLASH_IRQHandler+0x138>)
 800fdce:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800fdd2:	6113      	str	r3, [r2, #16]
    
    /* Disable Error source interrupt */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_ERR);
 800fdd4:	4b06      	ldr	r3, [pc, #24]	; (800fdf0 <HAL_FLASH_IRQHandler+0x138>)
 800fdd6:	691b      	ldr	r3, [r3, #16]
 800fdd8:	4a05      	ldr	r2, [pc, #20]	; (800fdf0 <HAL_FLASH_IRQHandler+0x138>)
 800fdda:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800fdde:	6113      	str	r3, [r2, #16]
    
    /* Process Unlocked */
    __HAL_UNLOCK(&pFlash);
 800fde0:	4b04      	ldr	r3, [pc, #16]	; (800fdf4 <HAL_FLASH_IRQHandler+0x13c>)
 800fde2:	2200      	movs	r2, #0
 800fde4:	761a      	strb	r2, [r3, #24]
  }
}
 800fde6:	bf00      	nop
 800fde8:	3708      	adds	r7, #8
 800fdea:	46bd      	mov	sp, r7
 800fdec:	bd80      	pop	{r7, pc}
 800fdee:	bf00      	nop
 800fdf0:	40023c00 	.word	0x40023c00
 800fdf4:	20000a3c 	.word	0x20000a3c

0800fdf8 <HAL_FLASH_EndOfOperationCallback>:
  *                    (if 0xFFFFFFFFU, it means that all the selected sectors have been erased)
  *                  Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue)
{
 800fdf8:	b480      	push	{r7}
 800fdfa:	b083      	sub	sp, #12
 800fdfc:	af00      	add	r7, sp, #0
 800fdfe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(ReturnValue);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_EndOfOperationCallback could be implemented in the user file
   */ 
}
 800fe00:	bf00      	nop
 800fe02:	370c      	adds	r7, #12
 800fe04:	46bd      	mov	sp, r7
 800fe06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe0a:	4770      	bx	lr

0800fe0c <HAL_FLASH_OperationErrorCallback>:
  *                 Sectors Erase: Sector number which returned an error
  *                 Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue)
{
 800fe0c:	b480      	push	{r7}
 800fe0e:	b083      	sub	sp, #12
 800fe10:	af00      	add	r7, sp, #0
 800fe12:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(ReturnValue);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_OperationErrorCallback could be implemented in the user file
   */ 
}
 800fe14:	bf00      	nop
 800fe16:	370c      	adds	r7, #12
 800fe18:	46bd      	mov	sp, r7
 800fe1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe1e:	4770      	bx	lr

0800fe20 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 800fe20:	b480      	push	{r7}
 800fe22:	b083      	sub	sp, #12
 800fe24:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800fe26:	2300      	movs	r3, #0
 800fe28:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800fe2a:	4b0b      	ldr	r3, [pc, #44]	; (800fe58 <HAL_FLASH_Unlock+0x38>)
 800fe2c:	691b      	ldr	r3, [r3, #16]
 800fe2e:	2b00      	cmp	r3, #0
 800fe30:	da0b      	bge.n	800fe4a <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800fe32:	4b09      	ldr	r3, [pc, #36]	; (800fe58 <HAL_FLASH_Unlock+0x38>)
 800fe34:	4a09      	ldr	r2, [pc, #36]	; (800fe5c <HAL_FLASH_Unlock+0x3c>)
 800fe36:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800fe38:	4b07      	ldr	r3, [pc, #28]	; (800fe58 <HAL_FLASH_Unlock+0x38>)
 800fe3a:	4a09      	ldr	r2, [pc, #36]	; (800fe60 <HAL_FLASH_Unlock+0x40>)
 800fe3c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800fe3e:	4b06      	ldr	r3, [pc, #24]	; (800fe58 <HAL_FLASH_Unlock+0x38>)
 800fe40:	691b      	ldr	r3, [r3, #16]
 800fe42:	2b00      	cmp	r3, #0
 800fe44:	da01      	bge.n	800fe4a <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 800fe46:	2301      	movs	r3, #1
 800fe48:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800fe4a:	79fb      	ldrb	r3, [r7, #7]
}
 800fe4c:	4618      	mov	r0, r3
 800fe4e:	370c      	adds	r7, #12
 800fe50:	46bd      	mov	sp, r7
 800fe52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe56:	4770      	bx	lr
 800fe58:	40023c00 	.word	0x40023c00
 800fe5c:	45670123 	.word	0x45670123
 800fe60:	cdef89ab 	.word	0xcdef89ab

0800fe64 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 800fe64:	b480      	push	{r7}
 800fe66:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 800fe68:	4b05      	ldr	r3, [pc, #20]	; (800fe80 <HAL_FLASH_Lock+0x1c>)
 800fe6a:	691b      	ldr	r3, [r3, #16]
 800fe6c:	4a04      	ldr	r2, [pc, #16]	; (800fe80 <HAL_FLASH_Lock+0x1c>)
 800fe6e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800fe72:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 800fe74:	2300      	movs	r3, #0
}
 800fe76:	4618      	mov	r0, r3
 800fe78:	46bd      	mov	sp, r7
 800fe7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe7e:	4770      	bx	lr
 800fe80:	40023c00 	.word	0x40023c00

0800fe84 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 800fe84:	b580      	push	{r7, lr}
 800fe86:	b084      	sub	sp, #16
 800fe88:	af00      	add	r7, sp, #0
 800fe8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800fe8c:	2300      	movs	r3, #0
 800fe8e:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800fe90:	4b1a      	ldr	r3, [pc, #104]	; (800fefc <FLASH_WaitForLastOperation+0x78>)
 800fe92:	2200      	movs	r2, #0
 800fe94:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 800fe96:	f7fe fc3d 	bl	800e714 <HAL_GetTick>
 800fe9a:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 800fe9c:	e010      	b.n	800fec0 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 800fe9e:	687b      	ldr	r3, [r7, #4]
 800fea0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fea4:	d00c      	beq.n	800fec0 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 800fea6:	687b      	ldr	r3, [r7, #4]
 800fea8:	2b00      	cmp	r3, #0
 800feaa:	d007      	beq.n	800febc <FLASH_WaitForLastOperation+0x38>
 800feac:	f7fe fc32 	bl	800e714 <HAL_GetTick>
 800feb0:	4602      	mov	r2, r0
 800feb2:	68fb      	ldr	r3, [r7, #12]
 800feb4:	1ad3      	subs	r3, r2, r3
 800feb6:	687a      	ldr	r2, [r7, #4]
 800feb8:	429a      	cmp	r2, r3
 800feba:	d201      	bcs.n	800fec0 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 800febc:	2303      	movs	r3, #3
 800febe:	e019      	b.n	800fef4 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 800fec0:	4b0f      	ldr	r3, [pc, #60]	; (800ff00 <FLASH_WaitForLastOperation+0x7c>)
 800fec2:	68db      	ldr	r3, [r3, #12]
 800fec4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800fec8:	2b00      	cmp	r3, #0
 800feca:	d1e8      	bne.n	800fe9e <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 800fecc:	4b0c      	ldr	r3, [pc, #48]	; (800ff00 <FLASH_WaitForLastOperation+0x7c>)
 800fece:	68db      	ldr	r3, [r3, #12]
 800fed0:	f003 0301 	and.w	r3, r3, #1
 800fed4:	2b00      	cmp	r3, #0
 800fed6:	d002      	beq.n	800fede <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800fed8:	4b09      	ldr	r3, [pc, #36]	; (800ff00 <FLASH_WaitForLastOperation+0x7c>)
 800feda:	2201      	movs	r2, #1
 800fedc:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 800fede:	4b08      	ldr	r3, [pc, #32]	; (800ff00 <FLASH_WaitForLastOperation+0x7c>)
 800fee0:	68db      	ldr	r3, [r3, #12]
 800fee2:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 800fee6:	2b00      	cmp	r3, #0
 800fee8:	d003      	beq.n	800fef2 <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 800feea:	f000 f80b 	bl	800ff04 <FLASH_SetErrorCode>
    return HAL_ERROR;
 800feee:	2301      	movs	r3, #1
 800fef0:	e000      	b.n	800fef4 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 800fef2:	2300      	movs	r3, #0
  
}  
 800fef4:	4618      	mov	r0, r3
 800fef6:	3710      	adds	r7, #16
 800fef8:	46bd      	mov	sp, r7
 800fefa:	bd80      	pop	{r7, pc}
 800fefc:	20000a3c 	.word	0x20000a3c
 800ff00:	40023c00 	.word	0x40023c00

0800ff04 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 800ff04:	b480      	push	{r7}
 800ff06:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 800ff08:	4b27      	ldr	r3, [pc, #156]	; (800ffa8 <FLASH_SetErrorCode+0xa4>)
 800ff0a:	68db      	ldr	r3, [r3, #12]
 800ff0c:	f003 0310 	and.w	r3, r3, #16
 800ff10:	2b00      	cmp	r3, #0
 800ff12:	d008      	beq.n	800ff26 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800ff14:	4b25      	ldr	r3, [pc, #148]	; (800ffac <FLASH_SetErrorCode+0xa8>)
 800ff16:	69db      	ldr	r3, [r3, #28]
 800ff18:	f043 0310 	orr.w	r3, r3, #16
 800ff1c:	4a23      	ldr	r2, [pc, #140]	; (800ffac <FLASH_SetErrorCode+0xa8>)
 800ff1e:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 800ff20:	4b21      	ldr	r3, [pc, #132]	; (800ffa8 <FLASH_SetErrorCode+0xa4>)
 800ff22:	2210      	movs	r2, #16
 800ff24:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 800ff26:	4b20      	ldr	r3, [pc, #128]	; (800ffa8 <FLASH_SetErrorCode+0xa4>)
 800ff28:	68db      	ldr	r3, [r3, #12]
 800ff2a:	f003 0320 	and.w	r3, r3, #32
 800ff2e:	2b00      	cmp	r3, #0
 800ff30:	d008      	beq.n	800ff44 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 800ff32:	4b1e      	ldr	r3, [pc, #120]	; (800ffac <FLASH_SetErrorCode+0xa8>)
 800ff34:	69db      	ldr	r3, [r3, #28]
 800ff36:	f043 0308 	orr.w	r3, r3, #8
 800ff3a:	4a1c      	ldr	r2, [pc, #112]	; (800ffac <FLASH_SetErrorCode+0xa8>)
 800ff3c:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 800ff3e:	4b1a      	ldr	r3, [pc, #104]	; (800ffa8 <FLASH_SetErrorCode+0xa4>)
 800ff40:	2220      	movs	r2, #32
 800ff42:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 800ff44:	4b18      	ldr	r3, [pc, #96]	; (800ffa8 <FLASH_SetErrorCode+0xa4>)
 800ff46:	68db      	ldr	r3, [r3, #12]
 800ff48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ff4c:	2b00      	cmp	r3, #0
 800ff4e:	d008      	beq.n	800ff62 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 800ff50:	4b16      	ldr	r3, [pc, #88]	; (800ffac <FLASH_SetErrorCode+0xa8>)
 800ff52:	69db      	ldr	r3, [r3, #28]
 800ff54:	f043 0304 	orr.w	r3, r3, #4
 800ff58:	4a14      	ldr	r2, [pc, #80]	; (800ffac <FLASH_SetErrorCode+0xa8>)
 800ff5a:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 800ff5c:	4b12      	ldr	r3, [pc, #72]	; (800ffa8 <FLASH_SetErrorCode+0xa4>)
 800ff5e:	2240      	movs	r2, #64	; 0x40
 800ff60:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 800ff62:	4b11      	ldr	r3, [pc, #68]	; (800ffa8 <FLASH_SetErrorCode+0xa4>)
 800ff64:	68db      	ldr	r3, [r3, #12]
 800ff66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ff6a:	2b00      	cmp	r3, #0
 800ff6c:	d008      	beq.n	800ff80 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 800ff6e:	4b0f      	ldr	r3, [pc, #60]	; (800ffac <FLASH_SetErrorCode+0xa8>)
 800ff70:	69db      	ldr	r3, [r3, #28]
 800ff72:	f043 0302 	orr.w	r3, r3, #2
 800ff76:	4a0d      	ldr	r2, [pc, #52]	; (800ffac <FLASH_SetErrorCode+0xa8>)
 800ff78:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 800ff7a:	4b0b      	ldr	r3, [pc, #44]	; (800ffa8 <FLASH_SetErrorCode+0xa4>)
 800ff7c:	2280      	movs	r2, #128	; 0x80
 800ff7e:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 800ff80:	4b09      	ldr	r3, [pc, #36]	; (800ffa8 <FLASH_SetErrorCode+0xa4>)
 800ff82:	68db      	ldr	r3, [r3, #12]
 800ff84:	f003 0302 	and.w	r3, r3, #2
 800ff88:	2b00      	cmp	r3, #0
 800ff8a:	d008      	beq.n	800ff9e <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 800ff8c:	4b07      	ldr	r3, [pc, #28]	; (800ffac <FLASH_SetErrorCode+0xa8>)
 800ff8e:	69db      	ldr	r3, [r3, #28]
 800ff90:	f043 0320 	orr.w	r3, r3, #32
 800ff94:	4a05      	ldr	r2, [pc, #20]	; (800ffac <FLASH_SetErrorCode+0xa8>)
 800ff96:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 800ff98:	4b03      	ldr	r3, [pc, #12]	; (800ffa8 <FLASH_SetErrorCode+0xa4>)
 800ff9a:	2202      	movs	r2, #2
 800ff9c:	60da      	str	r2, [r3, #12]
  }
}
 800ff9e:	bf00      	nop
 800ffa0:	46bd      	mov	sp, r7
 800ffa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffa6:	4770      	bx	lr
 800ffa8:	40023c00 	.word	0x40023c00
 800ffac:	20000a3c 	.word	0x20000a3c

0800ffb0 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 800ffb0:	b580      	push	{r7, lr}
 800ffb2:	b084      	sub	sp, #16
 800ffb4:	af00      	add	r7, sp, #0
 800ffb6:	6078      	str	r0, [r7, #4]
 800ffb8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800ffba:	2301      	movs	r3, #1
 800ffbc:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 800ffbe:	2300      	movs	r3, #0
 800ffc0:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800ffc2:	4b31      	ldr	r3, [pc, #196]	; (8010088 <HAL_FLASHEx_Erase+0xd8>)
 800ffc4:	7e1b      	ldrb	r3, [r3, #24]
 800ffc6:	2b01      	cmp	r3, #1
 800ffc8:	d101      	bne.n	800ffce <HAL_FLASHEx_Erase+0x1e>
 800ffca:	2302      	movs	r3, #2
 800ffcc:	e058      	b.n	8010080 <HAL_FLASHEx_Erase+0xd0>
 800ffce:	4b2e      	ldr	r3, [pc, #184]	; (8010088 <HAL_FLASHEx_Erase+0xd8>)
 800ffd0:	2201      	movs	r2, #1
 800ffd2:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800ffd4:	f24c 3050 	movw	r0, #50000	; 0xc350
 800ffd8:	f7ff ff54 	bl	800fe84 <FLASH_WaitForLastOperation>
 800ffdc:	4603      	mov	r3, r0
 800ffde:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 800ffe0:	7bfb      	ldrb	r3, [r7, #15]
 800ffe2:	2b00      	cmp	r3, #0
 800ffe4:	d148      	bne.n	8010078 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 800ffe6:	683b      	ldr	r3, [r7, #0]
 800ffe8:	f04f 32ff 	mov.w	r2, #4294967295
 800ffec:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800ffee:	687b      	ldr	r3, [r7, #4]
 800fff0:	681b      	ldr	r3, [r3, #0]
 800fff2:	2b01      	cmp	r3, #1
 800fff4:	d115      	bne.n	8010022 <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 800fff6:	687b      	ldr	r3, [r7, #4]
 800fff8:	691b      	ldr	r3, [r3, #16]
 800fffa:	b2da      	uxtb	r2, r3
 800fffc:	687b      	ldr	r3, [r7, #4]
 800fffe:	685b      	ldr	r3, [r3, #4]
 8010000:	4619      	mov	r1, r3
 8010002:	4610      	mov	r0, r2
 8010004:	f000 f844 	bl	8010090 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8010008:	f24c 3050 	movw	r0, #50000	; 0xc350
 801000c:	f7ff ff3a 	bl	800fe84 <FLASH_WaitForLastOperation>
 8010010:	4603      	mov	r3, r0
 8010012:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8010014:	4b1d      	ldr	r3, [pc, #116]	; (801008c <HAL_FLASHEx_Erase+0xdc>)
 8010016:	691b      	ldr	r3, [r3, #16]
 8010018:	4a1c      	ldr	r2, [pc, #112]	; (801008c <HAL_FLASHEx_Erase+0xdc>)
 801001a:	f023 0304 	bic.w	r3, r3, #4
 801001e:	6113      	str	r3, [r2, #16]
 8010020:	e028      	b.n	8010074 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8010022:	687b      	ldr	r3, [r7, #4]
 8010024:	689b      	ldr	r3, [r3, #8]
 8010026:	60bb      	str	r3, [r7, #8]
 8010028:	e01c      	b.n	8010064 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 801002a:	687b      	ldr	r3, [r7, #4]
 801002c:	691b      	ldr	r3, [r3, #16]
 801002e:	b2db      	uxtb	r3, r3
 8010030:	4619      	mov	r1, r3
 8010032:	68b8      	ldr	r0, [r7, #8]
 8010034:	f000 f850 	bl	80100d8 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8010038:	f24c 3050 	movw	r0, #50000	; 0xc350
 801003c:	f7ff ff22 	bl	800fe84 <FLASH_WaitForLastOperation>
 8010040:	4603      	mov	r3, r0
 8010042:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8010044:	4b11      	ldr	r3, [pc, #68]	; (801008c <HAL_FLASHEx_Erase+0xdc>)
 8010046:	691b      	ldr	r3, [r3, #16]
 8010048:	4a10      	ldr	r2, [pc, #64]	; (801008c <HAL_FLASHEx_Erase+0xdc>)
 801004a:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 801004e:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 8010050:	7bfb      	ldrb	r3, [r7, #15]
 8010052:	2b00      	cmp	r3, #0
 8010054:	d003      	beq.n	801005e <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8010056:	683b      	ldr	r3, [r7, #0]
 8010058:	68ba      	ldr	r2, [r7, #8]
 801005a:	601a      	str	r2, [r3, #0]
          break;
 801005c:	e00a      	b.n	8010074 <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 801005e:	68bb      	ldr	r3, [r7, #8]
 8010060:	3301      	adds	r3, #1
 8010062:	60bb      	str	r3, [r7, #8]
 8010064:	687b      	ldr	r3, [r7, #4]
 8010066:	68da      	ldr	r2, [r3, #12]
 8010068:	687b      	ldr	r3, [r7, #4]
 801006a:	689b      	ldr	r3, [r3, #8]
 801006c:	4413      	add	r3, r2
 801006e:	68ba      	ldr	r2, [r7, #8]
 8010070:	429a      	cmp	r2, r3
 8010072:	d3da      	bcc.n	801002a <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 8010074:	f000 f878 	bl	8010168 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8010078:	4b03      	ldr	r3, [pc, #12]	; (8010088 <HAL_FLASHEx_Erase+0xd8>)
 801007a:	2200      	movs	r2, #0
 801007c:	761a      	strb	r2, [r3, #24]

  return status;
 801007e:	7bfb      	ldrb	r3, [r7, #15]
}
 8010080:	4618      	mov	r0, r3
 8010082:	3710      	adds	r7, #16
 8010084:	46bd      	mov	sp, r7
 8010086:	bd80      	pop	{r7, pc}
 8010088:	20000a3c 	.word	0x20000a3c
 801008c:	40023c00 	.word	0x40023c00

08010090 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8010090:	b480      	push	{r7}
 8010092:	b083      	sub	sp, #12
 8010094:	af00      	add	r7, sp, #0
 8010096:	4603      	mov	r3, r0
 8010098:	6039      	str	r1, [r7, #0]
 801009a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 801009c:	4b0d      	ldr	r3, [pc, #52]	; (80100d4 <FLASH_MassErase+0x44>)
 801009e:	691b      	ldr	r3, [r3, #16]
 80100a0:	4a0c      	ldr	r2, [pc, #48]	; (80100d4 <FLASH_MassErase+0x44>)
 80100a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80100a6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 80100a8:	4b0a      	ldr	r3, [pc, #40]	; (80100d4 <FLASH_MassErase+0x44>)
 80100aa:	691b      	ldr	r3, [r3, #16]
 80100ac:	4a09      	ldr	r2, [pc, #36]	; (80100d4 <FLASH_MassErase+0x44>)
 80100ae:	f043 0304 	orr.w	r3, r3, #4
 80100b2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 80100b4:	4b07      	ldr	r3, [pc, #28]	; (80100d4 <FLASH_MassErase+0x44>)
 80100b6:	691a      	ldr	r2, [r3, #16]
 80100b8:	79fb      	ldrb	r3, [r7, #7]
 80100ba:	021b      	lsls	r3, r3, #8
 80100bc:	4313      	orrs	r3, r2
 80100be:	4a05      	ldr	r2, [pc, #20]	; (80100d4 <FLASH_MassErase+0x44>)
 80100c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80100c4:	6113      	str	r3, [r2, #16]
}
 80100c6:	bf00      	nop
 80100c8:	370c      	adds	r7, #12
 80100ca:	46bd      	mov	sp, r7
 80100cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100d0:	4770      	bx	lr
 80100d2:	bf00      	nop
 80100d4:	40023c00 	.word	0x40023c00

080100d8 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 80100d8:	b480      	push	{r7}
 80100da:	b085      	sub	sp, #20
 80100dc:	af00      	add	r7, sp, #0
 80100de:	6078      	str	r0, [r7, #4]
 80100e0:	460b      	mov	r3, r1
 80100e2:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 80100e4:	2300      	movs	r3, #0
 80100e6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 80100e8:	78fb      	ldrb	r3, [r7, #3]
 80100ea:	2b00      	cmp	r3, #0
 80100ec:	d102      	bne.n	80100f4 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 80100ee:	2300      	movs	r3, #0
 80100f0:	60fb      	str	r3, [r7, #12]
 80100f2:	e010      	b.n	8010116 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 80100f4:	78fb      	ldrb	r3, [r7, #3]
 80100f6:	2b01      	cmp	r3, #1
 80100f8:	d103      	bne.n	8010102 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 80100fa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80100fe:	60fb      	str	r3, [r7, #12]
 8010100:	e009      	b.n	8010116 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8010102:	78fb      	ldrb	r3, [r7, #3]
 8010104:	2b02      	cmp	r3, #2
 8010106:	d103      	bne.n	8010110 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8010108:	f44f 7300 	mov.w	r3, #512	; 0x200
 801010c:	60fb      	str	r3, [r7, #12]
 801010e:	e002      	b.n	8010116 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8010110:	f44f 7340 	mov.w	r3, #768	; 0x300
 8010114:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8010116:	4b13      	ldr	r3, [pc, #76]	; (8010164 <FLASH_Erase_Sector+0x8c>)
 8010118:	691b      	ldr	r3, [r3, #16]
 801011a:	4a12      	ldr	r2, [pc, #72]	; (8010164 <FLASH_Erase_Sector+0x8c>)
 801011c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8010120:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8010122:	4b10      	ldr	r3, [pc, #64]	; (8010164 <FLASH_Erase_Sector+0x8c>)
 8010124:	691a      	ldr	r2, [r3, #16]
 8010126:	490f      	ldr	r1, [pc, #60]	; (8010164 <FLASH_Erase_Sector+0x8c>)
 8010128:	68fb      	ldr	r3, [r7, #12]
 801012a:	4313      	orrs	r3, r2
 801012c:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 801012e:	4b0d      	ldr	r3, [pc, #52]	; (8010164 <FLASH_Erase_Sector+0x8c>)
 8010130:	691b      	ldr	r3, [r3, #16]
 8010132:	4a0c      	ldr	r2, [pc, #48]	; (8010164 <FLASH_Erase_Sector+0x8c>)
 8010134:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8010138:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 801013a:	4b0a      	ldr	r3, [pc, #40]	; (8010164 <FLASH_Erase_Sector+0x8c>)
 801013c:	691a      	ldr	r2, [r3, #16]
 801013e:	687b      	ldr	r3, [r7, #4]
 8010140:	00db      	lsls	r3, r3, #3
 8010142:	4313      	orrs	r3, r2
 8010144:	4a07      	ldr	r2, [pc, #28]	; (8010164 <FLASH_Erase_Sector+0x8c>)
 8010146:	f043 0302 	orr.w	r3, r3, #2
 801014a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 801014c:	4b05      	ldr	r3, [pc, #20]	; (8010164 <FLASH_Erase_Sector+0x8c>)
 801014e:	691b      	ldr	r3, [r3, #16]
 8010150:	4a04      	ldr	r2, [pc, #16]	; (8010164 <FLASH_Erase_Sector+0x8c>)
 8010152:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8010156:	6113      	str	r3, [r2, #16]
}
 8010158:	bf00      	nop
 801015a:	3714      	adds	r7, #20
 801015c:	46bd      	mov	sp, r7
 801015e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010162:	4770      	bx	lr
 8010164:	40023c00 	.word	0x40023c00

08010168 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8010168:	b480      	push	{r7}
 801016a:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 801016c:	4b20      	ldr	r3, [pc, #128]	; (80101f0 <FLASH_FlushCaches+0x88>)
 801016e:	681b      	ldr	r3, [r3, #0]
 8010170:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8010174:	2b00      	cmp	r3, #0
 8010176:	d017      	beq.n	80101a8 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8010178:	4b1d      	ldr	r3, [pc, #116]	; (80101f0 <FLASH_FlushCaches+0x88>)
 801017a:	681b      	ldr	r3, [r3, #0]
 801017c:	4a1c      	ldr	r2, [pc, #112]	; (80101f0 <FLASH_FlushCaches+0x88>)
 801017e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8010182:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8010184:	4b1a      	ldr	r3, [pc, #104]	; (80101f0 <FLASH_FlushCaches+0x88>)
 8010186:	681b      	ldr	r3, [r3, #0]
 8010188:	4a19      	ldr	r2, [pc, #100]	; (80101f0 <FLASH_FlushCaches+0x88>)
 801018a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 801018e:	6013      	str	r3, [r2, #0]
 8010190:	4b17      	ldr	r3, [pc, #92]	; (80101f0 <FLASH_FlushCaches+0x88>)
 8010192:	681b      	ldr	r3, [r3, #0]
 8010194:	4a16      	ldr	r2, [pc, #88]	; (80101f0 <FLASH_FlushCaches+0x88>)
 8010196:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 801019a:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 801019c:	4b14      	ldr	r3, [pc, #80]	; (80101f0 <FLASH_FlushCaches+0x88>)
 801019e:	681b      	ldr	r3, [r3, #0]
 80101a0:	4a13      	ldr	r2, [pc, #76]	; (80101f0 <FLASH_FlushCaches+0x88>)
 80101a2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80101a6:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 80101a8:	4b11      	ldr	r3, [pc, #68]	; (80101f0 <FLASH_FlushCaches+0x88>)
 80101aa:	681b      	ldr	r3, [r3, #0]
 80101ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80101b0:	2b00      	cmp	r3, #0
 80101b2:	d017      	beq.n	80101e4 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 80101b4:	4b0e      	ldr	r3, [pc, #56]	; (80101f0 <FLASH_FlushCaches+0x88>)
 80101b6:	681b      	ldr	r3, [r3, #0]
 80101b8:	4a0d      	ldr	r2, [pc, #52]	; (80101f0 <FLASH_FlushCaches+0x88>)
 80101ba:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80101be:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80101c0:	4b0b      	ldr	r3, [pc, #44]	; (80101f0 <FLASH_FlushCaches+0x88>)
 80101c2:	681b      	ldr	r3, [r3, #0]
 80101c4:	4a0a      	ldr	r2, [pc, #40]	; (80101f0 <FLASH_FlushCaches+0x88>)
 80101c6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80101ca:	6013      	str	r3, [r2, #0]
 80101cc:	4b08      	ldr	r3, [pc, #32]	; (80101f0 <FLASH_FlushCaches+0x88>)
 80101ce:	681b      	ldr	r3, [r3, #0]
 80101d0:	4a07      	ldr	r2, [pc, #28]	; (80101f0 <FLASH_FlushCaches+0x88>)
 80101d2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80101d6:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80101d8:	4b05      	ldr	r3, [pc, #20]	; (80101f0 <FLASH_FlushCaches+0x88>)
 80101da:	681b      	ldr	r3, [r3, #0]
 80101dc:	4a04      	ldr	r2, [pc, #16]	; (80101f0 <FLASH_FlushCaches+0x88>)
 80101de:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80101e2:	6013      	str	r3, [r2, #0]
  }
}
 80101e4:	bf00      	nop
 80101e6:	46bd      	mov	sp, r7
 80101e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101ec:	4770      	bx	lr
 80101ee:	bf00      	nop
 80101f0:	40023c00 	.word	0x40023c00

080101f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80101f4:	b480      	push	{r7}
 80101f6:	b089      	sub	sp, #36	; 0x24
 80101f8:	af00      	add	r7, sp, #0
 80101fa:	6078      	str	r0, [r7, #4]
 80101fc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80101fe:	2300      	movs	r3, #0
 8010200:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8010202:	2300      	movs	r3, #0
 8010204:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8010206:	2300      	movs	r3, #0
 8010208:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 801020a:	2300      	movs	r3, #0
 801020c:	61fb      	str	r3, [r7, #28]
 801020e:	e16b      	b.n	80104e8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8010210:	2201      	movs	r2, #1
 8010212:	69fb      	ldr	r3, [r7, #28]
 8010214:	fa02 f303 	lsl.w	r3, r2, r3
 8010218:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 801021a:	683b      	ldr	r3, [r7, #0]
 801021c:	681b      	ldr	r3, [r3, #0]
 801021e:	697a      	ldr	r2, [r7, #20]
 8010220:	4013      	ands	r3, r2
 8010222:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8010224:	693a      	ldr	r2, [r7, #16]
 8010226:	697b      	ldr	r3, [r7, #20]
 8010228:	429a      	cmp	r2, r3
 801022a:	f040 815a 	bne.w	80104e2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 801022e:	683b      	ldr	r3, [r7, #0]
 8010230:	685b      	ldr	r3, [r3, #4]
 8010232:	2b01      	cmp	r3, #1
 8010234:	d00b      	beq.n	801024e <HAL_GPIO_Init+0x5a>
 8010236:	683b      	ldr	r3, [r7, #0]
 8010238:	685b      	ldr	r3, [r3, #4]
 801023a:	2b02      	cmp	r3, #2
 801023c:	d007      	beq.n	801024e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 801023e:	683b      	ldr	r3, [r7, #0]
 8010240:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8010242:	2b11      	cmp	r3, #17
 8010244:	d003      	beq.n	801024e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8010246:	683b      	ldr	r3, [r7, #0]
 8010248:	685b      	ldr	r3, [r3, #4]
 801024a:	2b12      	cmp	r3, #18
 801024c:	d130      	bne.n	80102b0 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 801024e:	687b      	ldr	r3, [r7, #4]
 8010250:	689b      	ldr	r3, [r3, #8]
 8010252:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8010254:	69fb      	ldr	r3, [r7, #28]
 8010256:	005b      	lsls	r3, r3, #1
 8010258:	2203      	movs	r2, #3
 801025a:	fa02 f303 	lsl.w	r3, r2, r3
 801025e:	43db      	mvns	r3, r3
 8010260:	69ba      	ldr	r2, [r7, #24]
 8010262:	4013      	ands	r3, r2
 8010264:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8010266:	683b      	ldr	r3, [r7, #0]
 8010268:	68da      	ldr	r2, [r3, #12]
 801026a:	69fb      	ldr	r3, [r7, #28]
 801026c:	005b      	lsls	r3, r3, #1
 801026e:	fa02 f303 	lsl.w	r3, r2, r3
 8010272:	69ba      	ldr	r2, [r7, #24]
 8010274:	4313      	orrs	r3, r2
 8010276:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8010278:	687b      	ldr	r3, [r7, #4]
 801027a:	69ba      	ldr	r2, [r7, #24]
 801027c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 801027e:	687b      	ldr	r3, [r7, #4]
 8010280:	685b      	ldr	r3, [r3, #4]
 8010282:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8010284:	2201      	movs	r2, #1
 8010286:	69fb      	ldr	r3, [r7, #28]
 8010288:	fa02 f303 	lsl.w	r3, r2, r3
 801028c:	43db      	mvns	r3, r3
 801028e:	69ba      	ldr	r2, [r7, #24]
 8010290:	4013      	ands	r3, r2
 8010292:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8010294:	683b      	ldr	r3, [r7, #0]
 8010296:	685b      	ldr	r3, [r3, #4]
 8010298:	091b      	lsrs	r3, r3, #4
 801029a:	f003 0201 	and.w	r2, r3, #1
 801029e:	69fb      	ldr	r3, [r7, #28]
 80102a0:	fa02 f303 	lsl.w	r3, r2, r3
 80102a4:	69ba      	ldr	r2, [r7, #24]
 80102a6:	4313      	orrs	r3, r2
 80102a8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80102aa:	687b      	ldr	r3, [r7, #4]
 80102ac:	69ba      	ldr	r2, [r7, #24]
 80102ae:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80102b0:	687b      	ldr	r3, [r7, #4]
 80102b2:	68db      	ldr	r3, [r3, #12]
 80102b4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80102b6:	69fb      	ldr	r3, [r7, #28]
 80102b8:	005b      	lsls	r3, r3, #1
 80102ba:	2203      	movs	r2, #3
 80102bc:	fa02 f303 	lsl.w	r3, r2, r3
 80102c0:	43db      	mvns	r3, r3
 80102c2:	69ba      	ldr	r2, [r7, #24]
 80102c4:	4013      	ands	r3, r2
 80102c6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80102c8:	683b      	ldr	r3, [r7, #0]
 80102ca:	689a      	ldr	r2, [r3, #8]
 80102cc:	69fb      	ldr	r3, [r7, #28]
 80102ce:	005b      	lsls	r3, r3, #1
 80102d0:	fa02 f303 	lsl.w	r3, r2, r3
 80102d4:	69ba      	ldr	r2, [r7, #24]
 80102d6:	4313      	orrs	r3, r2
 80102d8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80102da:	687b      	ldr	r3, [r7, #4]
 80102dc:	69ba      	ldr	r2, [r7, #24]
 80102de:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80102e0:	683b      	ldr	r3, [r7, #0]
 80102e2:	685b      	ldr	r3, [r3, #4]
 80102e4:	2b02      	cmp	r3, #2
 80102e6:	d003      	beq.n	80102f0 <HAL_GPIO_Init+0xfc>
 80102e8:	683b      	ldr	r3, [r7, #0]
 80102ea:	685b      	ldr	r3, [r3, #4]
 80102ec:	2b12      	cmp	r3, #18
 80102ee:	d123      	bne.n	8010338 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80102f0:	69fb      	ldr	r3, [r7, #28]
 80102f2:	08da      	lsrs	r2, r3, #3
 80102f4:	687b      	ldr	r3, [r7, #4]
 80102f6:	3208      	adds	r2, #8
 80102f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80102fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80102fe:	69fb      	ldr	r3, [r7, #28]
 8010300:	f003 0307 	and.w	r3, r3, #7
 8010304:	009b      	lsls	r3, r3, #2
 8010306:	220f      	movs	r2, #15
 8010308:	fa02 f303 	lsl.w	r3, r2, r3
 801030c:	43db      	mvns	r3, r3
 801030e:	69ba      	ldr	r2, [r7, #24]
 8010310:	4013      	ands	r3, r2
 8010312:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8010314:	683b      	ldr	r3, [r7, #0]
 8010316:	691a      	ldr	r2, [r3, #16]
 8010318:	69fb      	ldr	r3, [r7, #28]
 801031a:	f003 0307 	and.w	r3, r3, #7
 801031e:	009b      	lsls	r3, r3, #2
 8010320:	fa02 f303 	lsl.w	r3, r2, r3
 8010324:	69ba      	ldr	r2, [r7, #24]
 8010326:	4313      	orrs	r3, r2
 8010328:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 801032a:	69fb      	ldr	r3, [r7, #28]
 801032c:	08da      	lsrs	r2, r3, #3
 801032e:	687b      	ldr	r3, [r7, #4]
 8010330:	3208      	adds	r2, #8
 8010332:	69b9      	ldr	r1, [r7, #24]
 8010334:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8010338:	687b      	ldr	r3, [r7, #4]
 801033a:	681b      	ldr	r3, [r3, #0]
 801033c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 801033e:	69fb      	ldr	r3, [r7, #28]
 8010340:	005b      	lsls	r3, r3, #1
 8010342:	2203      	movs	r2, #3
 8010344:	fa02 f303 	lsl.w	r3, r2, r3
 8010348:	43db      	mvns	r3, r3
 801034a:	69ba      	ldr	r2, [r7, #24]
 801034c:	4013      	ands	r3, r2
 801034e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8010350:	683b      	ldr	r3, [r7, #0]
 8010352:	685b      	ldr	r3, [r3, #4]
 8010354:	f003 0203 	and.w	r2, r3, #3
 8010358:	69fb      	ldr	r3, [r7, #28]
 801035a:	005b      	lsls	r3, r3, #1
 801035c:	fa02 f303 	lsl.w	r3, r2, r3
 8010360:	69ba      	ldr	r2, [r7, #24]
 8010362:	4313      	orrs	r3, r2
 8010364:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8010366:	687b      	ldr	r3, [r7, #4]
 8010368:	69ba      	ldr	r2, [r7, #24]
 801036a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 801036c:	683b      	ldr	r3, [r7, #0]
 801036e:	685b      	ldr	r3, [r3, #4]
 8010370:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8010374:	2b00      	cmp	r3, #0
 8010376:	f000 80b4 	beq.w	80104e2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 801037a:	2300      	movs	r3, #0
 801037c:	60fb      	str	r3, [r7, #12]
 801037e:	4b5f      	ldr	r3, [pc, #380]	; (80104fc <HAL_GPIO_Init+0x308>)
 8010380:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010382:	4a5e      	ldr	r2, [pc, #376]	; (80104fc <HAL_GPIO_Init+0x308>)
 8010384:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8010388:	6453      	str	r3, [r2, #68]	; 0x44
 801038a:	4b5c      	ldr	r3, [pc, #368]	; (80104fc <HAL_GPIO_Init+0x308>)
 801038c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801038e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8010392:	60fb      	str	r3, [r7, #12]
 8010394:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8010396:	4a5a      	ldr	r2, [pc, #360]	; (8010500 <HAL_GPIO_Init+0x30c>)
 8010398:	69fb      	ldr	r3, [r7, #28]
 801039a:	089b      	lsrs	r3, r3, #2
 801039c:	3302      	adds	r3, #2
 801039e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80103a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80103a4:	69fb      	ldr	r3, [r7, #28]
 80103a6:	f003 0303 	and.w	r3, r3, #3
 80103aa:	009b      	lsls	r3, r3, #2
 80103ac:	220f      	movs	r2, #15
 80103ae:	fa02 f303 	lsl.w	r3, r2, r3
 80103b2:	43db      	mvns	r3, r3
 80103b4:	69ba      	ldr	r2, [r7, #24]
 80103b6:	4013      	ands	r3, r2
 80103b8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80103ba:	687b      	ldr	r3, [r7, #4]
 80103bc:	4a51      	ldr	r2, [pc, #324]	; (8010504 <HAL_GPIO_Init+0x310>)
 80103be:	4293      	cmp	r3, r2
 80103c0:	d02b      	beq.n	801041a <HAL_GPIO_Init+0x226>
 80103c2:	687b      	ldr	r3, [r7, #4]
 80103c4:	4a50      	ldr	r2, [pc, #320]	; (8010508 <HAL_GPIO_Init+0x314>)
 80103c6:	4293      	cmp	r3, r2
 80103c8:	d025      	beq.n	8010416 <HAL_GPIO_Init+0x222>
 80103ca:	687b      	ldr	r3, [r7, #4]
 80103cc:	4a4f      	ldr	r2, [pc, #316]	; (801050c <HAL_GPIO_Init+0x318>)
 80103ce:	4293      	cmp	r3, r2
 80103d0:	d01f      	beq.n	8010412 <HAL_GPIO_Init+0x21e>
 80103d2:	687b      	ldr	r3, [r7, #4]
 80103d4:	4a4e      	ldr	r2, [pc, #312]	; (8010510 <HAL_GPIO_Init+0x31c>)
 80103d6:	4293      	cmp	r3, r2
 80103d8:	d019      	beq.n	801040e <HAL_GPIO_Init+0x21a>
 80103da:	687b      	ldr	r3, [r7, #4]
 80103dc:	4a4d      	ldr	r2, [pc, #308]	; (8010514 <HAL_GPIO_Init+0x320>)
 80103de:	4293      	cmp	r3, r2
 80103e0:	d013      	beq.n	801040a <HAL_GPIO_Init+0x216>
 80103e2:	687b      	ldr	r3, [r7, #4]
 80103e4:	4a4c      	ldr	r2, [pc, #304]	; (8010518 <HAL_GPIO_Init+0x324>)
 80103e6:	4293      	cmp	r3, r2
 80103e8:	d00d      	beq.n	8010406 <HAL_GPIO_Init+0x212>
 80103ea:	687b      	ldr	r3, [r7, #4]
 80103ec:	4a4b      	ldr	r2, [pc, #300]	; (801051c <HAL_GPIO_Init+0x328>)
 80103ee:	4293      	cmp	r3, r2
 80103f0:	d007      	beq.n	8010402 <HAL_GPIO_Init+0x20e>
 80103f2:	687b      	ldr	r3, [r7, #4]
 80103f4:	4a4a      	ldr	r2, [pc, #296]	; (8010520 <HAL_GPIO_Init+0x32c>)
 80103f6:	4293      	cmp	r3, r2
 80103f8:	d101      	bne.n	80103fe <HAL_GPIO_Init+0x20a>
 80103fa:	2307      	movs	r3, #7
 80103fc:	e00e      	b.n	801041c <HAL_GPIO_Init+0x228>
 80103fe:	2308      	movs	r3, #8
 8010400:	e00c      	b.n	801041c <HAL_GPIO_Init+0x228>
 8010402:	2306      	movs	r3, #6
 8010404:	e00a      	b.n	801041c <HAL_GPIO_Init+0x228>
 8010406:	2305      	movs	r3, #5
 8010408:	e008      	b.n	801041c <HAL_GPIO_Init+0x228>
 801040a:	2304      	movs	r3, #4
 801040c:	e006      	b.n	801041c <HAL_GPIO_Init+0x228>
 801040e:	2303      	movs	r3, #3
 8010410:	e004      	b.n	801041c <HAL_GPIO_Init+0x228>
 8010412:	2302      	movs	r3, #2
 8010414:	e002      	b.n	801041c <HAL_GPIO_Init+0x228>
 8010416:	2301      	movs	r3, #1
 8010418:	e000      	b.n	801041c <HAL_GPIO_Init+0x228>
 801041a:	2300      	movs	r3, #0
 801041c:	69fa      	ldr	r2, [r7, #28]
 801041e:	f002 0203 	and.w	r2, r2, #3
 8010422:	0092      	lsls	r2, r2, #2
 8010424:	4093      	lsls	r3, r2
 8010426:	69ba      	ldr	r2, [r7, #24]
 8010428:	4313      	orrs	r3, r2
 801042a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 801042c:	4934      	ldr	r1, [pc, #208]	; (8010500 <HAL_GPIO_Init+0x30c>)
 801042e:	69fb      	ldr	r3, [r7, #28]
 8010430:	089b      	lsrs	r3, r3, #2
 8010432:	3302      	adds	r3, #2
 8010434:	69ba      	ldr	r2, [r7, #24]
 8010436:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 801043a:	4b3a      	ldr	r3, [pc, #232]	; (8010524 <HAL_GPIO_Init+0x330>)
 801043c:	681b      	ldr	r3, [r3, #0]
 801043e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8010440:	693b      	ldr	r3, [r7, #16]
 8010442:	43db      	mvns	r3, r3
 8010444:	69ba      	ldr	r2, [r7, #24]
 8010446:	4013      	ands	r3, r2
 8010448:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 801044a:	683b      	ldr	r3, [r7, #0]
 801044c:	685b      	ldr	r3, [r3, #4]
 801044e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8010452:	2b00      	cmp	r3, #0
 8010454:	d003      	beq.n	801045e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8010456:	69ba      	ldr	r2, [r7, #24]
 8010458:	693b      	ldr	r3, [r7, #16]
 801045a:	4313      	orrs	r3, r2
 801045c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 801045e:	4a31      	ldr	r2, [pc, #196]	; (8010524 <HAL_GPIO_Init+0x330>)
 8010460:	69bb      	ldr	r3, [r7, #24]
 8010462:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8010464:	4b2f      	ldr	r3, [pc, #188]	; (8010524 <HAL_GPIO_Init+0x330>)
 8010466:	685b      	ldr	r3, [r3, #4]
 8010468:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 801046a:	693b      	ldr	r3, [r7, #16]
 801046c:	43db      	mvns	r3, r3
 801046e:	69ba      	ldr	r2, [r7, #24]
 8010470:	4013      	ands	r3, r2
 8010472:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8010474:	683b      	ldr	r3, [r7, #0]
 8010476:	685b      	ldr	r3, [r3, #4]
 8010478:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801047c:	2b00      	cmp	r3, #0
 801047e:	d003      	beq.n	8010488 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8010480:	69ba      	ldr	r2, [r7, #24]
 8010482:	693b      	ldr	r3, [r7, #16]
 8010484:	4313      	orrs	r3, r2
 8010486:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8010488:	4a26      	ldr	r2, [pc, #152]	; (8010524 <HAL_GPIO_Init+0x330>)
 801048a:	69bb      	ldr	r3, [r7, #24]
 801048c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 801048e:	4b25      	ldr	r3, [pc, #148]	; (8010524 <HAL_GPIO_Init+0x330>)
 8010490:	689b      	ldr	r3, [r3, #8]
 8010492:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8010494:	693b      	ldr	r3, [r7, #16]
 8010496:	43db      	mvns	r3, r3
 8010498:	69ba      	ldr	r2, [r7, #24]
 801049a:	4013      	ands	r3, r2
 801049c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 801049e:	683b      	ldr	r3, [r7, #0]
 80104a0:	685b      	ldr	r3, [r3, #4]
 80104a2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80104a6:	2b00      	cmp	r3, #0
 80104a8:	d003      	beq.n	80104b2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80104aa:	69ba      	ldr	r2, [r7, #24]
 80104ac:	693b      	ldr	r3, [r7, #16]
 80104ae:	4313      	orrs	r3, r2
 80104b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80104b2:	4a1c      	ldr	r2, [pc, #112]	; (8010524 <HAL_GPIO_Init+0x330>)
 80104b4:	69bb      	ldr	r3, [r7, #24]
 80104b6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80104b8:	4b1a      	ldr	r3, [pc, #104]	; (8010524 <HAL_GPIO_Init+0x330>)
 80104ba:	68db      	ldr	r3, [r3, #12]
 80104bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80104be:	693b      	ldr	r3, [r7, #16]
 80104c0:	43db      	mvns	r3, r3
 80104c2:	69ba      	ldr	r2, [r7, #24]
 80104c4:	4013      	ands	r3, r2
 80104c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80104c8:	683b      	ldr	r3, [r7, #0]
 80104ca:	685b      	ldr	r3, [r3, #4]
 80104cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80104d0:	2b00      	cmp	r3, #0
 80104d2:	d003      	beq.n	80104dc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80104d4:	69ba      	ldr	r2, [r7, #24]
 80104d6:	693b      	ldr	r3, [r7, #16]
 80104d8:	4313      	orrs	r3, r2
 80104da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80104dc:	4a11      	ldr	r2, [pc, #68]	; (8010524 <HAL_GPIO_Init+0x330>)
 80104de:	69bb      	ldr	r3, [r7, #24]
 80104e0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80104e2:	69fb      	ldr	r3, [r7, #28]
 80104e4:	3301      	adds	r3, #1
 80104e6:	61fb      	str	r3, [r7, #28]
 80104e8:	69fb      	ldr	r3, [r7, #28]
 80104ea:	2b0f      	cmp	r3, #15
 80104ec:	f67f ae90 	bls.w	8010210 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80104f0:	bf00      	nop
 80104f2:	3724      	adds	r7, #36	; 0x24
 80104f4:	46bd      	mov	sp, r7
 80104f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104fa:	4770      	bx	lr
 80104fc:	40023800 	.word	0x40023800
 8010500:	40013800 	.word	0x40013800
 8010504:	40020000 	.word	0x40020000
 8010508:	40020400 	.word	0x40020400
 801050c:	40020800 	.word	0x40020800
 8010510:	40020c00 	.word	0x40020c00
 8010514:	40021000 	.word	0x40021000
 8010518:	40021400 	.word	0x40021400
 801051c:	40021800 	.word	0x40021800
 8010520:	40021c00 	.word	0x40021c00
 8010524:	40013c00 	.word	0x40013c00

08010528 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8010528:	b480      	push	{r7}
 801052a:	b083      	sub	sp, #12
 801052c:	af00      	add	r7, sp, #0
 801052e:	6078      	str	r0, [r7, #4]
 8010530:	460b      	mov	r3, r1
 8010532:	807b      	strh	r3, [r7, #2]
 8010534:	4613      	mov	r3, r2
 8010536:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8010538:	787b      	ldrb	r3, [r7, #1]
 801053a:	2b00      	cmp	r3, #0
 801053c:	d003      	beq.n	8010546 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 801053e:	887a      	ldrh	r2, [r7, #2]
 8010540:	687b      	ldr	r3, [r7, #4]
 8010542:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8010544:	e003      	b.n	801054e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8010546:	887b      	ldrh	r3, [r7, #2]
 8010548:	041a      	lsls	r2, r3, #16
 801054a:	687b      	ldr	r3, [r7, #4]
 801054c:	619a      	str	r2, [r3, #24]
}
 801054e:	bf00      	nop
 8010550:	370c      	adds	r7, #12
 8010552:	46bd      	mov	sp, r7
 8010554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010558:	4770      	bx	lr
	...

0801055c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 801055c:	b580      	push	{r7, lr}
 801055e:	b086      	sub	sp, #24
 8010560:	af00      	add	r7, sp, #0
 8010562:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8010564:	687b      	ldr	r3, [r7, #4]
 8010566:	2b00      	cmp	r3, #0
 8010568:	d101      	bne.n	801056e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 801056a:	2301      	movs	r3, #1
 801056c:	e25b      	b.n	8010a26 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 801056e:	687b      	ldr	r3, [r7, #4]
 8010570:	681b      	ldr	r3, [r3, #0]
 8010572:	f003 0301 	and.w	r3, r3, #1
 8010576:	2b00      	cmp	r3, #0
 8010578:	d075      	beq.n	8010666 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 801057a:	4ba3      	ldr	r3, [pc, #652]	; (8010808 <HAL_RCC_OscConfig+0x2ac>)
 801057c:	689b      	ldr	r3, [r3, #8]
 801057e:	f003 030c 	and.w	r3, r3, #12
 8010582:	2b04      	cmp	r3, #4
 8010584:	d00c      	beq.n	80105a0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8010586:	4ba0      	ldr	r3, [pc, #640]	; (8010808 <HAL_RCC_OscConfig+0x2ac>)
 8010588:	689b      	ldr	r3, [r3, #8]
 801058a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 801058e:	2b08      	cmp	r3, #8
 8010590:	d112      	bne.n	80105b8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8010592:	4b9d      	ldr	r3, [pc, #628]	; (8010808 <HAL_RCC_OscConfig+0x2ac>)
 8010594:	685b      	ldr	r3, [r3, #4]
 8010596:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 801059a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 801059e:	d10b      	bne.n	80105b8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80105a0:	4b99      	ldr	r3, [pc, #612]	; (8010808 <HAL_RCC_OscConfig+0x2ac>)
 80105a2:	681b      	ldr	r3, [r3, #0]
 80105a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80105a8:	2b00      	cmp	r3, #0
 80105aa:	d05b      	beq.n	8010664 <HAL_RCC_OscConfig+0x108>
 80105ac:	687b      	ldr	r3, [r7, #4]
 80105ae:	685b      	ldr	r3, [r3, #4]
 80105b0:	2b00      	cmp	r3, #0
 80105b2:	d157      	bne.n	8010664 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80105b4:	2301      	movs	r3, #1
 80105b6:	e236      	b.n	8010a26 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80105b8:	687b      	ldr	r3, [r7, #4]
 80105ba:	685b      	ldr	r3, [r3, #4]
 80105bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80105c0:	d106      	bne.n	80105d0 <HAL_RCC_OscConfig+0x74>
 80105c2:	4b91      	ldr	r3, [pc, #580]	; (8010808 <HAL_RCC_OscConfig+0x2ac>)
 80105c4:	681b      	ldr	r3, [r3, #0]
 80105c6:	4a90      	ldr	r2, [pc, #576]	; (8010808 <HAL_RCC_OscConfig+0x2ac>)
 80105c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80105cc:	6013      	str	r3, [r2, #0]
 80105ce:	e01d      	b.n	801060c <HAL_RCC_OscConfig+0xb0>
 80105d0:	687b      	ldr	r3, [r7, #4]
 80105d2:	685b      	ldr	r3, [r3, #4]
 80105d4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80105d8:	d10c      	bne.n	80105f4 <HAL_RCC_OscConfig+0x98>
 80105da:	4b8b      	ldr	r3, [pc, #556]	; (8010808 <HAL_RCC_OscConfig+0x2ac>)
 80105dc:	681b      	ldr	r3, [r3, #0]
 80105de:	4a8a      	ldr	r2, [pc, #552]	; (8010808 <HAL_RCC_OscConfig+0x2ac>)
 80105e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80105e4:	6013      	str	r3, [r2, #0]
 80105e6:	4b88      	ldr	r3, [pc, #544]	; (8010808 <HAL_RCC_OscConfig+0x2ac>)
 80105e8:	681b      	ldr	r3, [r3, #0]
 80105ea:	4a87      	ldr	r2, [pc, #540]	; (8010808 <HAL_RCC_OscConfig+0x2ac>)
 80105ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80105f0:	6013      	str	r3, [r2, #0]
 80105f2:	e00b      	b.n	801060c <HAL_RCC_OscConfig+0xb0>
 80105f4:	4b84      	ldr	r3, [pc, #528]	; (8010808 <HAL_RCC_OscConfig+0x2ac>)
 80105f6:	681b      	ldr	r3, [r3, #0]
 80105f8:	4a83      	ldr	r2, [pc, #524]	; (8010808 <HAL_RCC_OscConfig+0x2ac>)
 80105fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80105fe:	6013      	str	r3, [r2, #0]
 8010600:	4b81      	ldr	r3, [pc, #516]	; (8010808 <HAL_RCC_OscConfig+0x2ac>)
 8010602:	681b      	ldr	r3, [r3, #0]
 8010604:	4a80      	ldr	r2, [pc, #512]	; (8010808 <HAL_RCC_OscConfig+0x2ac>)
 8010606:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 801060a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 801060c:	687b      	ldr	r3, [r7, #4]
 801060e:	685b      	ldr	r3, [r3, #4]
 8010610:	2b00      	cmp	r3, #0
 8010612:	d013      	beq.n	801063c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8010614:	f7fe f87e 	bl	800e714 <HAL_GetTick>
 8010618:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 801061a:	e008      	b.n	801062e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 801061c:	f7fe f87a 	bl	800e714 <HAL_GetTick>
 8010620:	4602      	mov	r2, r0
 8010622:	693b      	ldr	r3, [r7, #16]
 8010624:	1ad3      	subs	r3, r2, r3
 8010626:	2b64      	cmp	r3, #100	; 0x64
 8010628:	d901      	bls.n	801062e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 801062a:	2303      	movs	r3, #3
 801062c:	e1fb      	b.n	8010a26 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 801062e:	4b76      	ldr	r3, [pc, #472]	; (8010808 <HAL_RCC_OscConfig+0x2ac>)
 8010630:	681b      	ldr	r3, [r3, #0]
 8010632:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8010636:	2b00      	cmp	r3, #0
 8010638:	d0f0      	beq.n	801061c <HAL_RCC_OscConfig+0xc0>
 801063a:	e014      	b.n	8010666 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 801063c:	f7fe f86a 	bl	800e714 <HAL_GetTick>
 8010640:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8010642:	e008      	b.n	8010656 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8010644:	f7fe f866 	bl	800e714 <HAL_GetTick>
 8010648:	4602      	mov	r2, r0
 801064a:	693b      	ldr	r3, [r7, #16]
 801064c:	1ad3      	subs	r3, r2, r3
 801064e:	2b64      	cmp	r3, #100	; 0x64
 8010650:	d901      	bls.n	8010656 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8010652:	2303      	movs	r3, #3
 8010654:	e1e7      	b.n	8010a26 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8010656:	4b6c      	ldr	r3, [pc, #432]	; (8010808 <HAL_RCC_OscConfig+0x2ac>)
 8010658:	681b      	ldr	r3, [r3, #0]
 801065a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801065e:	2b00      	cmp	r3, #0
 8010660:	d1f0      	bne.n	8010644 <HAL_RCC_OscConfig+0xe8>
 8010662:	e000      	b.n	8010666 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8010664:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8010666:	687b      	ldr	r3, [r7, #4]
 8010668:	681b      	ldr	r3, [r3, #0]
 801066a:	f003 0302 	and.w	r3, r3, #2
 801066e:	2b00      	cmp	r3, #0
 8010670:	d063      	beq.n	801073a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8010672:	4b65      	ldr	r3, [pc, #404]	; (8010808 <HAL_RCC_OscConfig+0x2ac>)
 8010674:	689b      	ldr	r3, [r3, #8]
 8010676:	f003 030c 	and.w	r3, r3, #12
 801067a:	2b00      	cmp	r3, #0
 801067c:	d00b      	beq.n	8010696 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 801067e:	4b62      	ldr	r3, [pc, #392]	; (8010808 <HAL_RCC_OscConfig+0x2ac>)
 8010680:	689b      	ldr	r3, [r3, #8]
 8010682:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8010686:	2b08      	cmp	r3, #8
 8010688:	d11c      	bne.n	80106c4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 801068a:	4b5f      	ldr	r3, [pc, #380]	; (8010808 <HAL_RCC_OscConfig+0x2ac>)
 801068c:	685b      	ldr	r3, [r3, #4]
 801068e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8010692:	2b00      	cmp	r3, #0
 8010694:	d116      	bne.n	80106c4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8010696:	4b5c      	ldr	r3, [pc, #368]	; (8010808 <HAL_RCC_OscConfig+0x2ac>)
 8010698:	681b      	ldr	r3, [r3, #0]
 801069a:	f003 0302 	and.w	r3, r3, #2
 801069e:	2b00      	cmp	r3, #0
 80106a0:	d005      	beq.n	80106ae <HAL_RCC_OscConfig+0x152>
 80106a2:	687b      	ldr	r3, [r7, #4]
 80106a4:	68db      	ldr	r3, [r3, #12]
 80106a6:	2b01      	cmp	r3, #1
 80106a8:	d001      	beq.n	80106ae <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80106aa:	2301      	movs	r3, #1
 80106ac:	e1bb      	b.n	8010a26 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80106ae:	4b56      	ldr	r3, [pc, #344]	; (8010808 <HAL_RCC_OscConfig+0x2ac>)
 80106b0:	681b      	ldr	r3, [r3, #0]
 80106b2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80106b6:	687b      	ldr	r3, [r7, #4]
 80106b8:	691b      	ldr	r3, [r3, #16]
 80106ba:	00db      	lsls	r3, r3, #3
 80106bc:	4952      	ldr	r1, [pc, #328]	; (8010808 <HAL_RCC_OscConfig+0x2ac>)
 80106be:	4313      	orrs	r3, r2
 80106c0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80106c2:	e03a      	b.n	801073a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80106c4:	687b      	ldr	r3, [r7, #4]
 80106c6:	68db      	ldr	r3, [r3, #12]
 80106c8:	2b00      	cmp	r3, #0
 80106ca:	d020      	beq.n	801070e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80106cc:	4b4f      	ldr	r3, [pc, #316]	; (801080c <HAL_RCC_OscConfig+0x2b0>)
 80106ce:	2201      	movs	r2, #1
 80106d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80106d2:	f7fe f81f 	bl	800e714 <HAL_GetTick>
 80106d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80106d8:	e008      	b.n	80106ec <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80106da:	f7fe f81b 	bl	800e714 <HAL_GetTick>
 80106de:	4602      	mov	r2, r0
 80106e0:	693b      	ldr	r3, [r7, #16]
 80106e2:	1ad3      	subs	r3, r2, r3
 80106e4:	2b02      	cmp	r3, #2
 80106e6:	d901      	bls.n	80106ec <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80106e8:	2303      	movs	r3, #3
 80106ea:	e19c      	b.n	8010a26 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80106ec:	4b46      	ldr	r3, [pc, #280]	; (8010808 <HAL_RCC_OscConfig+0x2ac>)
 80106ee:	681b      	ldr	r3, [r3, #0]
 80106f0:	f003 0302 	and.w	r3, r3, #2
 80106f4:	2b00      	cmp	r3, #0
 80106f6:	d0f0      	beq.n	80106da <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80106f8:	4b43      	ldr	r3, [pc, #268]	; (8010808 <HAL_RCC_OscConfig+0x2ac>)
 80106fa:	681b      	ldr	r3, [r3, #0]
 80106fc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8010700:	687b      	ldr	r3, [r7, #4]
 8010702:	691b      	ldr	r3, [r3, #16]
 8010704:	00db      	lsls	r3, r3, #3
 8010706:	4940      	ldr	r1, [pc, #256]	; (8010808 <HAL_RCC_OscConfig+0x2ac>)
 8010708:	4313      	orrs	r3, r2
 801070a:	600b      	str	r3, [r1, #0]
 801070c:	e015      	b.n	801073a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 801070e:	4b3f      	ldr	r3, [pc, #252]	; (801080c <HAL_RCC_OscConfig+0x2b0>)
 8010710:	2200      	movs	r2, #0
 8010712:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8010714:	f7fd fffe 	bl	800e714 <HAL_GetTick>
 8010718:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 801071a:	e008      	b.n	801072e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 801071c:	f7fd fffa 	bl	800e714 <HAL_GetTick>
 8010720:	4602      	mov	r2, r0
 8010722:	693b      	ldr	r3, [r7, #16]
 8010724:	1ad3      	subs	r3, r2, r3
 8010726:	2b02      	cmp	r3, #2
 8010728:	d901      	bls.n	801072e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 801072a:	2303      	movs	r3, #3
 801072c:	e17b      	b.n	8010a26 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 801072e:	4b36      	ldr	r3, [pc, #216]	; (8010808 <HAL_RCC_OscConfig+0x2ac>)
 8010730:	681b      	ldr	r3, [r3, #0]
 8010732:	f003 0302 	and.w	r3, r3, #2
 8010736:	2b00      	cmp	r3, #0
 8010738:	d1f0      	bne.n	801071c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 801073a:	687b      	ldr	r3, [r7, #4]
 801073c:	681b      	ldr	r3, [r3, #0]
 801073e:	f003 0308 	and.w	r3, r3, #8
 8010742:	2b00      	cmp	r3, #0
 8010744:	d030      	beq.n	80107a8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8010746:	687b      	ldr	r3, [r7, #4]
 8010748:	695b      	ldr	r3, [r3, #20]
 801074a:	2b00      	cmp	r3, #0
 801074c:	d016      	beq.n	801077c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 801074e:	4b30      	ldr	r3, [pc, #192]	; (8010810 <HAL_RCC_OscConfig+0x2b4>)
 8010750:	2201      	movs	r2, #1
 8010752:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8010754:	f7fd ffde 	bl	800e714 <HAL_GetTick>
 8010758:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 801075a:	e008      	b.n	801076e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 801075c:	f7fd ffda 	bl	800e714 <HAL_GetTick>
 8010760:	4602      	mov	r2, r0
 8010762:	693b      	ldr	r3, [r7, #16]
 8010764:	1ad3      	subs	r3, r2, r3
 8010766:	2b02      	cmp	r3, #2
 8010768:	d901      	bls.n	801076e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 801076a:	2303      	movs	r3, #3
 801076c:	e15b      	b.n	8010a26 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 801076e:	4b26      	ldr	r3, [pc, #152]	; (8010808 <HAL_RCC_OscConfig+0x2ac>)
 8010770:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010772:	f003 0302 	and.w	r3, r3, #2
 8010776:	2b00      	cmp	r3, #0
 8010778:	d0f0      	beq.n	801075c <HAL_RCC_OscConfig+0x200>
 801077a:	e015      	b.n	80107a8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 801077c:	4b24      	ldr	r3, [pc, #144]	; (8010810 <HAL_RCC_OscConfig+0x2b4>)
 801077e:	2200      	movs	r2, #0
 8010780:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8010782:	f7fd ffc7 	bl	800e714 <HAL_GetTick>
 8010786:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8010788:	e008      	b.n	801079c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 801078a:	f7fd ffc3 	bl	800e714 <HAL_GetTick>
 801078e:	4602      	mov	r2, r0
 8010790:	693b      	ldr	r3, [r7, #16]
 8010792:	1ad3      	subs	r3, r2, r3
 8010794:	2b02      	cmp	r3, #2
 8010796:	d901      	bls.n	801079c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8010798:	2303      	movs	r3, #3
 801079a:	e144      	b.n	8010a26 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 801079c:	4b1a      	ldr	r3, [pc, #104]	; (8010808 <HAL_RCC_OscConfig+0x2ac>)
 801079e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80107a0:	f003 0302 	and.w	r3, r3, #2
 80107a4:	2b00      	cmp	r3, #0
 80107a6:	d1f0      	bne.n	801078a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80107a8:	687b      	ldr	r3, [r7, #4]
 80107aa:	681b      	ldr	r3, [r3, #0]
 80107ac:	f003 0304 	and.w	r3, r3, #4
 80107b0:	2b00      	cmp	r3, #0
 80107b2:	f000 80a0 	beq.w	80108f6 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80107b6:	2300      	movs	r3, #0
 80107b8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80107ba:	4b13      	ldr	r3, [pc, #76]	; (8010808 <HAL_RCC_OscConfig+0x2ac>)
 80107bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80107be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80107c2:	2b00      	cmp	r3, #0
 80107c4:	d10f      	bne.n	80107e6 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80107c6:	2300      	movs	r3, #0
 80107c8:	60bb      	str	r3, [r7, #8]
 80107ca:	4b0f      	ldr	r3, [pc, #60]	; (8010808 <HAL_RCC_OscConfig+0x2ac>)
 80107cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80107ce:	4a0e      	ldr	r2, [pc, #56]	; (8010808 <HAL_RCC_OscConfig+0x2ac>)
 80107d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80107d4:	6413      	str	r3, [r2, #64]	; 0x40
 80107d6:	4b0c      	ldr	r3, [pc, #48]	; (8010808 <HAL_RCC_OscConfig+0x2ac>)
 80107d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80107da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80107de:	60bb      	str	r3, [r7, #8]
 80107e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80107e2:	2301      	movs	r3, #1
 80107e4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80107e6:	4b0b      	ldr	r3, [pc, #44]	; (8010814 <HAL_RCC_OscConfig+0x2b8>)
 80107e8:	681b      	ldr	r3, [r3, #0]
 80107ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80107ee:	2b00      	cmp	r3, #0
 80107f0:	d121      	bne.n	8010836 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80107f2:	4b08      	ldr	r3, [pc, #32]	; (8010814 <HAL_RCC_OscConfig+0x2b8>)
 80107f4:	681b      	ldr	r3, [r3, #0]
 80107f6:	4a07      	ldr	r2, [pc, #28]	; (8010814 <HAL_RCC_OscConfig+0x2b8>)
 80107f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80107fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80107fe:	f7fd ff89 	bl	800e714 <HAL_GetTick>
 8010802:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8010804:	e011      	b.n	801082a <HAL_RCC_OscConfig+0x2ce>
 8010806:	bf00      	nop
 8010808:	40023800 	.word	0x40023800
 801080c:	42470000 	.word	0x42470000
 8010810:	42470e80 	.word	0x42470e80
 8010814:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8010818:	f7fd ff7c 	bl	800e714 <HAL_GetTick>
 801081c:	4602      	mov	r2, r0
 801081e:	693b      	ldr	r3, [r7, #16]
 8010820:	1ad3      	subs	r3, r2, r3
 8010822:	2b02      	cmp	r3, #2
 8010824:	d901      	bls.n	801082a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8010826:	2303      	movs	r3, #3
 8010828:	e0fd      	b.n	8010a26 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 801082a:	4b81      	ldr	r3, [pc, #516]	; (8010a30 <HAL_RCC_OscConfig+0x4d4>)
 801082c:	681b      	ldr	r3, [r3, #0]
 801082e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010832:	2b00      	cmp	r3, #0
 8010834:	d0f0      	beq.n	8010818 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8010836:	687b      	ldr	r3, [r7, #4]
 8010838:	689b      	ldr	r3, [r3, #8]
 801083a:	2b01      	cmp	r3, #1
 801083c:	d106      	bne.n	801084c <HAL_RCC_OscConfig+0x2f0>
 801083e:	4b7d      	ldr	r3, [pc, #500]	; (8010a34 <HAL_RCC_OscConfig+0x4d8>)
 8010840:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010842:	4a7c      	ldr	r2, [pc, #496]	; (8010a34 <HAL_RCC_OscConfig+0x4d8>)
 8010844:	f043 0301 	orr.w	r3, r3, #1
 8010848:	6713      	str	r3, [r2, #112]	; 0x70
 801084a:	e01c      	b.n	8010886 <HAL_RCC_OscConfig+0x32a>
 801084c:	687b      	ldr	r3, [r7, #4]
 801084e:	689b      	ldr	r3, [r3, #8]
 8010850:	2b05      	cmp	r3, #5
 8010852:	d10c      	bne.n	801086e <HAL_RCC_OscConfig+0x312>
 8010854:	4b77      	ldr	r3, [pc, #476]	; (8010a34 <HAL_RCC_OscConfig+0x4d8>)
 8010856:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010858:	4a76      	ldr	r2, [pc, #472]	; (8010a34 <HAL_RCC_OscConfig+0x4d8>)
 801085a:	f043 0304 	orr.w	r3, r3, #4
 801085e:	6713      	str	r3, [r2, #112]	; 0x70
 8010860:	4b74      	ldr	r3, [pc, #464]	; (8010a34 <HAL_RCC_OscConfig+0x4d8>)
 8010862:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010864:	4a73      	ldr	r2, [pc, #460]	; (8010a34 <HAL_RCC_OscConfig+0x4d8>)
 8010866:	f043 0301 	orr.w	r3, r3, #1
 801086a:	6713      	str	r3, [r2, #112]	; 0x70
 801086c:	e00b      	b.n	8010886 <HAL_RCC_OscConfig+0x32a>
 801086e:	4b71      	ldr	r3, [pc, #452]	; (8010a34 <HAL_RCC_OscConfig+0x4d8>)
 8010870:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010872:	4a70      	ldr	r2, [pc, #448]	; (8010a34 <HAL_RCC_OscConfig+0x4d8>)
 8010874:	f023 0301 	bic.w	r3, r3, #1
 8010878:	6713      	str	r3, [r2, #112]	; 0x70
 801087a:	4b6e      	ldr	r3, [pc, #440]	; (8010a34 <HAL_RCC_OscConfig+0x4d8>)
 801087c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801087e:	4a6d      	ldr	r2, [pc, #436]	; (8010a34 <HAL_RCC_OscConfig+0x4d8>)
 8010880:	f023 0304 	bic.w	r3, r3, #4
 8010884:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8010886:	687b      	ldr	r3, [r7, #4]
 8010888:	689b      	ldr	r3, [r3, #8]
 801088a:	2b00      	cmp	r3, #0
 801088c:	d015      	beq.n	80108ba <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 801088e:	f7fd ff41 	bl	800e714 <HAL_GetTick>
 8010892:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8010894:	e00a      	b.n	80108ac <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8010896:	f7fd ff3d 	bl	800e714 <HAL_GetTick>
 801089a:	4602      	mov	r2, r0
 801089c:	693b      	ldr	r3, [r7, #16]
 801089e:	1ad3      	subs	r3, r2, r3
 80108a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80108a4:	4293      	cmp	r3, r2
 80108a6:	d901      	bls.n	80108ac <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80108a8:	2303      	movs	r3, #3
 80108aa:	e0bc      	b.n	8010a26 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80108ac:	4b61      	ldr	r3, [pc, #388]	; (8010a34 <HAL_RCC_OscConfig+0x4d8>)
 80108ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80108b0:	f003 0302 	and.w	r3, r3, #2
 80108b4:	2b00      	cmp	r3, #0
 80108b6:	d0ee      	beq.n	8010896 <HAL_RCC_OscConfig+0x33a>
 80108b8:	e014      	b.n	80108e4 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80108ba:	f7fd ff2b 	bl	800e714 <HAL_GetTick>
 80108be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80108c0:	e00a      	b.n	80108d8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80108c2:	f7fd ff27 	bl	800e714 <HAL_GetTick>
 80108c6:	4602      	mov	r2, r0
 80108c8:	693b      	ldr	r3, [r7, #16]
 80108ca:	1ad3      	subs	r3, r2, r3
 80108cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80108d0:	4293      	cmp	r3, r2
 80108d2:	d901      	bls.n	80108d8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80108d4:	2303      	movs	r3, #3
 80108d6:	e0a6      	b.n	8010a26 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80108d8:	4b56      	ldr	r3, [pc, #344]	; (8010a34 <HAL_RCC_OscConfig+0x4d8>)
 80108da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80108dc:	f003 0302 	and.w	r3, r3, #2
 80108e0:	2b00      	cmp	r3, #0
 80108e2:	d1ee      	bne.n	80108c2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80108e4:	7dfb      	ldrb	r3, [r7, #23]
 80108e6:	2b01      	cmp	r3, #1
 80108e8:	d105      	bne.n	80108f6 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80108ea:	4b52      	ldr	r3, [pc, #328]	; (8010a34 <HAL_RCC_OscConfig+0x4d8>)
 80108ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80108ee:	4a51      	ldr	r2, [pc, #324]	; (8010a34 <HAL_RCC_OscConfig+0x4d8>)
 80108f0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80108f4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80108f6:	687b      	ldr	r3, [r7, #4]
 80108f8:	699b      	ldr	r3, [r3, #24]
 80108fa:	2b00      	cmp	r3, #0
 80108fc:	f000 8092 	beq.w	8010a24 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8010900:	4b4c      	ldr	r3, [pc, #304]	; (8010a34 <HAL_RCC_OscConfig+0x4d8>)
 8010902:	689b      	ldr	r3, [r3, #8]
 8010904:	f003 030c 	and.w	r3, r3, #12
 8010908:	2b08      	cmp	r3, #8
 801090a:	d05c      	beq.n	80109c6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 801090c:	687b      	ldr	r3, [r7, #4]
 801090e:	699b      	ldr	r3, [r3, #24]
 8010910:	2b02      	cmp	r3, #2
 8010912:	d141      	bne.n	8010998 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8010914:	4b48      	ldr	r3, [pc, #288]	; (8010a38 <HAL_RCC_OscConfig+0x4dc>)
 8010916:	2200      	movs	r2, #0
 8010918:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 801091a:	f7fd fefb 	bl	800e714 <HAL_GetTick>
 801091e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8010920:	e008      	b.n	8010934 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8010922:	f7fd fef7 	bl	800e714 <HAL_GetTick>
 8010926:	4602      	mov	r2, r0
 8010928:	693b      	ldr	r3, [r7, #16]
 801092a:	1ad3      	subs	r3, r2, r3
 801092c:	2b02      	cmp	r3, #2
 801092e:	d901      	bls.n	8010934 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8010930:	2303      	movs	r3, #3
 8010932:	e078      	b.n	8010a26 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8010934:	4b3f      	ldr	r3, [pc, #252]	; (8010a34 <HAL_RCC_OscConfig+0x4d8>)
 8010936:	681b      	ldr	r3, [r3, #0]
 8010938:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 801093c:	2b00      	cmp	r3, #0
 801093e:	d1f0      	bne.n	8010922 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8010940:	687b      	ldr	r3, [r7, #4]
 8010942:	69da      	ldr	r2, [r3, #28]
 8010944:	687b      	ldr	r3, [r7, #4]
 8010946:	6a1b      	ldr	r3, [r3, #32]
 8010948:	431a      	orrs	r2, r3
 801094a:	687b      	ldr	r3, [r7, #4]
 801094c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801094e:	019b      	lsls	r3, r3, #6
 8010950:	431a      	orrs	r2, r3
 8010952:	687b      	ldr	r3, [r7, #4]
 8010954:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010956:	085b      	lsrs	r3, r3, #1
 8010958:	3b01      	subs	r3, #1
 801095a:	041b      	lsls	r3, r3, #16
 801095c:	431a      	orrs	r2, r3
 801095e:	687b      	ldr	r3, [r7, #4]
 8010960:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010962:	061b      	lsls	r3, r3, #24
 8010964:	4933      	ldr	r1, [pc, #204]	; (8010a34 <HAL_RCC_OscConfig+0x4d8>)
 8010966:	4313      	orrs	r3, r2
 8010968:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 801096a:	4b33      	ldr	r3, [pc, #204]	; (8010a38 <HAL_RCC_OscConfig+0x4dc>)
 801096c:	2201      	movs	r2, #1
 801096e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8010970:	f7fd fed0 	bl	800e714 <HAL_GetTick>
 8010974:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8010976:	e008      	b.n	801098a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8010978:	f7fd fecc 	bl	800e714 <HAL_GetTick>
 801097c:	4602      	mov	r2, r0
 801097e:	693b      	ldr	r3, [r7, #16]
 8010980:	1ad3      	subs	r3, r2, r3
 8010982:	2b02      	cmp	r3, #2
 8010984:	d901      	bls.n	801098a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8010986:	2303      	movs	r3, #3
 8010988:	e04d      	b.n	8010a26 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 801098a:	4b2a      	ldr	r3, [pc, #168]	; (8010a34 <HAL_RCC_OscConfig+0x4d8>)
 801098c:	681b      	ldr	r3, [r3, #0]
 801098e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8010992:	2b00      	cmp	r3, #0
 8010994:	d0f0      	beq.n	8010978 <HAL_RCC_OscConfig+0x41c>
 8010996:	e045      	b.n	8010a24 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8010998:	4b27      	ldr	r3, [pc, #156]	; (8010a38 <HAL_RCC_OscConfig+0x4dc>)
 801099a:	2200      	movs	r2, #0
 801099c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 801099e:	f7fd feb9 	bl	800e714 <HAL_GetTick>
 80109a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80109a4:	e008      	b.n	80109b8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80109a6:	f7fd feb5 	bl	800e714 <HAL_GetTick>
 80109aa:	4602      	mov	r2, r0
 80109ac:	693b      	ldr	r3, [r7, #16]
 80109ae:	1ad3      	subs	r3, r2, r3
 80109b0:	2b02      	cmp	r3, #2
 80109b2:	d901      	bls.n	80109b8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80109b4:	2303      	movs	r3, #3
 80109b6:	e036      	b.n	8010a26 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80109b8:	4b1e      	ldr	r3, [pc, #120]	; (8010a34 <HAL_RCC_OscConfig+0x4d8>)
 80109ba:	681b      	ldr	r3, [r3, #0]
 80109bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80109c0:	2b00      	cmp	r3, #0
 80109c2:	d1f0      	bne.n	80109a6 <HAL_RCC_OscConfig+0x44a>
 80109c4:	e02e      	b.n	8010a24 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80109c6:	687b      	ldr	r3, [r7, #4]
 80109c8:	699b      	ldr	r3, [r3, #24]
 80109ca:	2b01      	cmp	r3, #1
 80109cc:	d101      	bne.n	80109d2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80109ce:	2301      	movs	r3, #1
 80109d0:	e029      	b.n	8010a26 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80109d2:	4b18      	ldr	r3, [pc, #96]	; (8010a34 <HAL_RCC_OscConfig+0x4d8>)
 80109d4:	685b      	ldr	r3, [r3, #4]
 80109d6:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80109d8:	68fb      	ldr	r3, [r7, #12]
 80109da:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80109de:	687b      	ldr	r3, [r7, #4]
 80109e0:	69db      	ldr	r3, [r3, #28]
 80109e2:	429a      	cmp	r2, r3
 80109e4:	d11c      	bne.n	8010a20 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80109e6:	68fb      	ldr	r3, [r7, #12]
 80109e8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80109ec:	687b      	ldr	r3, [r7, #4]
 80109ee:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80109f0:	429a      	cmp	r2, r3
 80109f2:	d115      	bne.n	8010a20 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80109f4:	68fa      	ldr	r2, [r7, #12]
 80109f6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80109fa:	4013      	ands	r3, r2
 80109fc:	687a      	ldr	r2, [r7, #4]
 80109fe:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8010a00:	4293      	cmp	r3, r2
 8010a02:	d10d      	bne.n	8010a20 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8010a04:	68fb      	ldr	r3, [r7, #12]
 8010a06:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8010a0a:	687b      	ldr	r3, [r7, #4]
 8010a0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8010a0e:	429a      	cmp	r2, r3
 8010a10:	d106      	bne.n	8010a20 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8010a12:	68fb      	ldr	r3, [r7, #12]
 8010a14:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8010a18:	687b      	ldr	r3, [r7, #4]
 8010a1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8010a1c:	429a      	cmp	r2, r3
 8010a1e:	d001      	beq.n	8010a24 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8010a20:	2301      	movs	r3, #1
 8010a22:	e000      	b.n	8010a26 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8010a24:	2300      	movs	r3, #0
}
 8010a26:	4618      	mov	r0, r3
 8010a28:	3718      	adds	r7, #24
 8010a2a:	46bd      	mov	sp, r7
 8010a2c:	bd80      	pop	{r7, pc}
 8010a2e:	bf00      	nop
 8010a30:	40007000 	.word	0x40007000
 8010a34:	40023800 	.word	0x40023800
 8010a38:	42470060 	.word	0x42470060

08010a3c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8010a3c:	b580      	push	{r7, lr}
 8010a3e:	b084      	sub	sp, #16
 8010a40:	af00      	add	r7, sp, #0
 8010a42:	6078      	str	r0, [r7, #4]
 8010a44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8010a46:	687b      	ldr	r3, [r7, #4]
 8010a48:	2b00      	cmp	r3, #0
 8010a4a:	d101      	bne.n	8010a50 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8010a4c:	2301      	movs	r3, #1
 8010a4e:	e0cc      	b.n	8010bea <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8010a50:	4b68      	ldr	r3, [pc, #416]	; (8010bf4 <HAL_RCC_ClockConfig+0x1b8>)
 8010a52:	681b      	ldr	r3, [r3, #0]
 8010a54:	f003 030f 	and.w	r3, r3, #15
 8010a58:	683a      	ldr	r2, [r7, #0]
 8010a5a:	429a      	cmp	r2, r3
 8010a5c:	d90c      	bls.n	8010a78 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8010a5e:	4b65      	ldr	r3, [pc, #404]	; (8010bf4 <HAL_RCC_ClockConfig+0x1b8>)
 8010a60:	683a      	ldr	r2, [r7, #0]
 8010a62:	b2d2      	uxtb	r2, r2
 8010a64:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8010a66:	4b63      	ldr	r3, [pc, #396]	; (8010bf4 <HAL_RCC_ClockConfig+0x1b8>)
 8010a68:	681b      	ldr	r3, [r3, #0]
 8010a6a:	f003 030f 	and.w	r3, r3, #15
 8010a6e:	683a      	ldr	r2, [r7, #0]
 8010a70:	429a      	cmp	r2, r3
 8010a72:	d001      	beq.n	8010a78 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8010a74:	2301      	movs	r3, #1
 8010a76:	e0b8      	b.n	8010bea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8010a78:	687b      	ldr	r3, [r7, #4]
 8010a7a:	681b      	ldr	r3, [r3, #0]
 8010a7c:	f003 0302 	and.w	r3, r3, #2
 8010a80:	2b00      	cmp	r3, #0
 8010a82:	d020      	beq.n	8010ac6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8010a84:	687b      	ldr	r3, [r7, #4]
 8010a86:	681b      	ldr	r3, [r3, #0]
 8010a88:	f003 0304 	and.w	r3, r3, #4
 8010a8c:	2b00      	cmp	r3, #0
 8010a8e:	d005      	beq.n	8010a9c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8010a90:	4b59      	ldr	r3, [pc, #356]	; (8010bf8 <HAL_RCC_ClockConfig+0x1bc>)
 8010a92:	689b      	ldr	r3, [r3, #8]
 8010a94:	4a58      	ldr	r2, [pc, #352]	; (8010bf8 <HAL_RCC_ClockConfig+0x1bc>)
 8010a96:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8010a9a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8010a9c:	687b      	ldr	r3, [r7, #4]
 8010a9e:	681b      	ldr	r3, [r3, #0]
 8010aa0:	f003 0308 	and.w	r3, r3, #8
 8010aa4:	2b00      	cmp	r3, #0
 8010aa6:	d005      	beq.n	8010ab4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8010aa8:	4b53      	ldr	r3, [pc, #332]	; (8010bf8 <HAL_RCC_ClockConfig+0x1bc>)
 8010aaa:	689b      	ldr	r3, [r3, #8]
 8010aac:	4a52      	ldr	r2, [pc, #328]	; (8010bf8 <HAL_RCC_ClockConfig+0x1bc>)
 8010aae:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8010ab2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8010ab4:	4b50      	ldr	r3, [pc, #320]	; (8010bf8 <HAL_RCC_ClockConfig+0x1bc>)
 8010ab6:	689b      	ldr	r3, [r3, #8]
 8010ab8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8010abc:	687b      	ldr	r3, [r7, #4]
 8010abe:	689b      	ldr	r3, [r3, #8]
 8010ac0:	494d      	ldr	r1, [pc, #308]	; (8010bf8 <HAL_RCC_ClockConfig+0x1bc>)
 8010ac2:	4313      	orrs	r3, r2
 8010ac4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8010ac6:	687b      	ldr	r3, [r7, #4]
 8010ac8:	681b      	ldr	r3, [r3, #0]
 8010aca:	f003 0301 	and.w	r3, r3, #1
 8010ace:	2b00      	cmp	r3, #0
 8010ad0:	d044      	beq.n	8010b5c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8010ad2:	687b      	ldr	r3, [r7, #4]
 8010ad4:	685b      	ldr	r3, [r3, #4]
 8010ad6:	2b01      	cmp	r3, #1
 8010ad8:	d107      	bne.n	8010aea <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8010ada:	4b47      	ldr	r3, [pc, #284]	; (8010bf8 <HAL_RCC_ClockConfig+0x1bc>)
 8010adc:	681b      	ldr	r3, [r3, #0]
 8010ade:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8010ae2:	2b00      	cmp	r3, #0
 8010ae4:	d119      	bne.n	8010b1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8010ae6:	2301      	movs	r3, #1
 8010ae8:	e07f      	b.n	8010bea <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8010aea:	687b      	ldr	r3, [r7, #4]
 8010aec:	685b      	ldr	r3, [r3, #4]
 8010aee:	2b02      	cmp	r3, #2
 8010af0:	d003      	beq.n	8010afa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8010af2:	687b      	ldr	r3, [r7, #4]
 8010af4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8010af6:	2b03      	cmp	r3, #3
 8010af8:	d107      	bne.n	8010b0a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8010afa:	4b3f      	ldr	r3, [pc, #252]	; (8010bf8 <HAL_RCC_ClockConfig+0x1bc>)
 8010afc:	681b      	ldr	r3, [r3, #0]
 8010afe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8010b02:	2b00      	cmp	r3, #0
 8010b04:	d109      	bne.n	8010b1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8010b06:	2301      	movs	r3, #1
 8010b08:	e06f      	b.n	8010bea <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8010b0a:	4b3b      	ldr	r3, [pc, #236]	; (8010bf8 <HAL_RCC_ClockConfig+0x1bc>)
 8010b0c:	681b      	ldr	r3, [r3, #0]
 8010b0e:	f003 0302 	and.w	r3, r3, #2
 8010b12:	2b00      	cmp	r3, #0
 8010b14:	d101      	bne.n	8010b1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8010b16:	2301      	movs	r3, #1
 8010b18:	e067      	b.n	8010bea <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8010b1a:	4b37      	ldr	r3, [pc, #220]	; (8010bf8 <HAL_RCC_ClockConfig+0x1bc>)
 8010b1c:	689b      	ldr	r3, [r3, #8]
 8010b1e:	f023 0203 	bic.w	r2, r3, #3
 8010b22:	687b      	ldr	r3, [r7, #4]
 8010b24:	685b      	ldr	r3, [r3, #4]
 8010b26:	4934      	ldr	r1, [pc, #208]	; (8010bf8 <HAL_RCC_ClockConfig+0x1bc>)
 8010b28:	4313      	orrs	r3, r2
 8010b2a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8010b2c:	f7fd fdf2 	bl	800e714 <HAL_GetTick>
 8010b30:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8010b32:	e00a      	b.n	8010b4a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8010b34:	f7fd fdee 	bl	800e714 <HAL_GetTick>
 8010b38:	4602      	mov	r2, r0
 8010b3a:	68fb      	ldr	r3, [r7, #12]
 8010b3c:	1ad3      	subs	r3, r2, r3
 8010b3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8010b42:	4293      	cmp	r3, r2
 8010b44:	d901      	bls.n	8010b4a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8010b46:	2303      	movs	r3, #3
 8010b48:	e04f      	b.n	8010bea <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8010b4a:	4b2b      	ldr	r3, [pc, #172]	; (8010bf8 <HAL_RCC_ClockConfig+0x1bc>)
 8010b4c:	689b      	ldr	r3, [r3, #8]
 8010b4e:	f003 020c 	and.w	r2, r3, #12
 8010b52:	687b      	ldr	r3, [r7, #4]
 8010b54:	685b      	ldr	r3, [r3, #4]
 8010b56:	009b      	lsls	r3, r3, #2
 8010b58:	429a      	cmp	r2, r3
 8010b5a:	d1eb      	bne.n	8010b34 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8010b5c:	4b25      	ldr	r3, [pc, #148]	; (8010bf4 <HAL_RCC_ClockConfig+0x1b8>)
 8010b5e:	681b      	ldr	r3, [r3, #0]
 8010b60:	f003 030f 	and.w	r3, r3, #15
 8010b64:	683a      	ldr	r2, [r7, #0]
 8010b66:	429a      	cmp	r2, r3
 8010b68:	d20c      	bcs.n	8010b84 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8010b6a:	4b22      	ldr	r3, [pc, #136]	; (8010bf4 <HAL_RCC_ClockConfig+0x1b8>)
 8010b6c:	683a      	ldr	r2, [r7, #0]
 8010b6e:	b2d2      	uxtb	r2, r2
 8010b70:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8010b72:	4b20      	ldr	r3, [pc, #128]	; (8010bf4 <HAL_RCC_ClockConfig+0x1b8>)
 8010b74:	681b      	ldr	r3, [r3, #0]
 8010b76:	f003 030f 	and.w	r3, r3, #15
 8010b7a:	683a      	ldr	r2, [r7, #0]
 8010b7c:	429a      	cmp	r2, r3
 8010b7e:	d001      	beq.n	8010b84 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8010b80:	2301      	movs	r3, #1
 8010b82:	e032      	b.n	8010bea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8010b84:	687b      	ldr	r3, [r7, #4]
 8010b86:	681b      	ldr	r3, [r3, #0]
 8010b88:	f003 0304 	and.w	r3, r3, #4
 8010b8c:	2b00      	cmp	r3, #0
 8010b8e:	d008      	beq.n	8010ba2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8010b90:	4b19      	ldr	r3, [pc, #100]	; (8010bf8 <HAL_RCC_ClockConfig+0x1bc>)
 8010b92:	689b      	ldr	r3, [r3, #8]
 8010b94:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8010b98:	687b      	ldr	r3, [r7, #4]
 8010b9a:	68db      	ldr	r3, [r3, #12]
 8010b9c:	4916      	ldr	r1, [pc, #88]	; (8010bf8 <HAL_RCC_ClockConfig+0x1bc>)
 8010b9e:	4313      	orrs	r3, r2
 8010ba0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8010ba2:	687b      	ldr	r3, [r7, #4]
 8010ba4:	681b      	ldr	r3, [r3, #0]
 8010ba6:	f003 0308 	and.w	r3, r3, #8
 8010baa:	2b00      	cmp	r3, #0
 8010bac:	d009      	beq.n	8010bc2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8010bae:	4b12      	ldr	r3, [pc, #72]	; (8010bf8 <HAL_RCC_ClockConfig+0x1bc>)
 8010bb0:	689b      	ldr	r3, [r3, #8]
 8010bb2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8010bb6:	687b      	ldr	r3, [r7, #4]
 8010bb8:	691b      	ldr	r3, [r3, #16]
 8010bba:	00db      	lsls	r3, r3, #3
 8010bbc:	490e      	ldr	r1, [pc, #56]	; (8010bf8 <HAL_RCC_ClockConfig+0x1bc>)
 8010bbe:	4313      	orrs	r3, r2
 8010bc0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8010bc2:	f000 f821 	bl	8010c08 <HAL_RCC_GetSysClockFreq>
 8010bc6:	4601      	mov	r1, r0
 8010bc8:	4b0b      	ldr	r3, [pc, #44]	; (8010bf8 <HAL_RCC_ClockConfig+0x1bc>)
 8010bca:	689b      	ldr	r3, [r3, #8]
 8010bcc:	091b      	lsrs	r3, r3, #4
 8010bce:	f003 030f 	and.w	r3, r3, #15
 8010bd2:	4a0a      	ldr	r2, [pc, #40]	; (8010bfc <HAL_RCC_ClockConfig+0x1c0>)
 8010bd4:	5cd3      	ldrb	r3, [r2, r3]
 8010bd6:	fa21 f303 	lsr.w	r3, r1, r3
 8010bda:	4a09      	ldr	r2, [pc, #36]	; (8010c00 <HAL_RCC_ClockConfig+0x1c4>)
 8010bdc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8010bde:	4b09      	ldr	r3, [pc, #36]	; (8010c04 <HAL_RCC_ClockConfig+0x1c8>)
 8010be0:	681b      	ldr	r3, [r3, #0]
 8010be2:	4618      	mov	r0, r3
 8010be4:	f7fd fd52 	bl	800e68c <HAL_InitTick>

  return HAL_OK;
 8010be8:	2300      	movs	r3, #0
}
 8010bea:	4618      	mov	r0, r3
 8010bec:	3710      	adds	r7, #16
 8010bee:	46bd      	mov	sp, r7
 8010bf0:	bd80      	pop	{r7, pc}
 8010bf2:	bf00      	nop
 8010bf4:	40023c00 	.word	0x40023c00
 8010bf8:	40023800 	.word	0x40023800
 8010bfc:	08019168 	.word	0x08019168
 8010c00:	20000018 	.word	0x20000018
 8010c04:	2000001c 	.word	0x2000001c

08010c08 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8010c08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010c0a:	b085      	sub	sp, #20
 8010c0c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8010c0e:	2300      	movs	r3, #0
 8010c10:	607b      	str	r3, [r7, #4]
 8010c12:	2300      	movs	r3, #0
 8010c14:	60fb      	str	r3, [r7, #12]
 8010c16:	2300      	movs	r3, #0
 8010c18:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8010c1a:	2300      	movs	r3, #0
 8010c1c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8010c1e:	4b63      	ldr	r3, [pc, #396]	; (8010dac <HAL_RCC_GetSysClockFreq+0x1a4>)
 8010c20:	689b      	ldr	r3, [r3, #8]
 8010c22:	f003 030c 	and.w	r3, r3, #12
 8010c26:	2b04      	cmp	r3, #4
 8010c28:	d007      	beq.n	8010c3a <HAL_RCC_GetSysClockFreq+0x32>
 8010c2a:	2b08      	cmp	r3, #8
 8010c2c:	d008      	beq.n	8010c40 <HAL_RCC_GetSysClockFreq+0x38>
 8010c2e:	2b00      	cmp	r3, #0
 8010c30:	f040 80b4 	bne.w	8010d9c <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8010c34:	4b5e      	ldr	r3, [pc, #376]	; (8010db0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8010c36:	60bb      	str	r3, [r7, #8]
       break;
 8010c38:	e0b3      	b.n	8010da2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8010c3a:	4b5e      	ldr	r3, [pc, #376]	; (8010db4 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8010c3c:	60bb      	str	r3, [r7, #8]
      break;
 8010c3e:	e0b0      	b.n	8010da2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8010c40:	4b5a      	ldr	r3, [pc, #360]	; (8010dac <HAL_RCC_GetSysClockFreq+0x1a4>)
 8010c42:	685b      	ldr	r3, [r3, #4]
 8010c44:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8010c48:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8010c4a:	4b58      	ldr	r3, [pc, #352]	; (8010dac <HAL_RCC_GetSysClockFreq+0x1a4>)
 8010c4c:	685b      	ldr	r3, [r3, #4]
 8010c4e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8010c52:	2b00      	cmp	r3, #0
 8010c54:	d04a      	beq.n	8010cec <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8010c56:	4b55      	ldr	r3, [pc, #340]	; (8010dac <HAL_RCC_GetSysClockFreq+0x1a4>)
 8010c58:	685b      	ldr	r3, [r3, #4]
 8010c5a:	099b      	lsrs	r3, r3, #6
 8010c5c:	f04f 0400 	mov.w	r4, #0
 8010c60:	f240 11ff 	movw	r1, #511	; 0x1ff
 8010c64:	f04f 0200 	mov.w	r2, #0
 8010c68:	ea03 0501 	and.w	r5, r3, r1
 8010c6c:	ea04 0602 	and.w	r6, r4, r2
 8010c70:	4629      	mov	r1, r5
 8010c72:	4632      	mov	r2, r6
 8010c74:	f04f 0300 	mov.w	r3, #0
 8010c78:	f04f 0400 	mov.w	r4, #0
 8010c7c:	0154      	lsls	r4, r2, #5
 8010c7e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8010c82:	014b      	lsls	r3, r1, #5
 8010c84:	4619      	mov	r1, r3
 8010c86:	4622      	mov	r2, r4
 8010c88:	1b49      	subs	r1, r1, r5
 8010c8a:	eb62 0206 	sbc.w	r2, r2, r6
 8010c8e:	f04f 0300 	mov.w	r3, #0
 8010c92:	f04f 0400 	mov.w	r4, #0
 8010c96:	0194      	lsls	r4, r2, #6
 8010c98:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8010c9c:	018b      	lsls	r3, r1, #6
 8010c9e:	1a5b      	subs	r3, r3, r1
 8010ca0:	eb64 0402 	sbc.w	r4, r4, r2
 8010ca4:	f04f 0100 	mov.w	r1, #0
 8010ca8:	f04f 0200 	mov.w	r2, #0
 8010cac:	00e2      	lsls	r2, r4, #3
 8010cae:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8010cb2:	00d9      	lsls	r1, r3, #3
 8010cb4:	460b      	mov	r3, r1
 8010cb6:	4614      	mov	r4, r2
 8010cb8:	195b      	adds	r3, r3, r5
 8010cba:	eb44 0406 	adc.w	r4, r4, r6
 8010cbe:	f04f 0100 	mov.w	r1, #0
 8010cc2:	f04f 0200 	mov.w	r2, #0
 8010cc6:	0262      	lsls	r2, r4, #9
 8010cc8:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8010ccc:	0259      	lsls	r1, r3, #9
 8010cce:	460b      	mov	r3, r1
 8010cd0:	4614      	mov	r4, r2
 8010cd2:	4618      	mov	r0, r3
 8010cd4:	4621      	mov	r1, r4
 8010cd6:	687b      	ldr	r3, [r7, #4]
 8010cd8:	f04f 0400 	mov.w	r4, #0
 8010cdc:	461a      	mov	r2, r3
 8010cde:	4623      	mov	r3, r4
 8010ce0:	f7f7 ff0a 	bl	8008af8 <__aeabi_uldivmod>
 8010ce4:	4603      	mov	r3, r0
 8010ce6:	460c      	mov	r4, r1
 8010ce8:	60fb      	str	r3, [r7, #12]
 8010cea:	e049      	b.n	8010d80 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8010cec:	4b2f      	ldr	r3, [pc, #188]	; (8010dac <HAL_RCC_GetSysClockFreq+0x1a4>)
 8010cee:	685b      	ldr	r3, [r3, #4]
 8010cf0:	099b      	lsrs	r3, r3, #6
 8010cf2:	f04f 0400 	mov.w	r4, #0
 8010cf6:	f240 11ff 	movw	r1, #511	; 0x1ff
 8010cfa:	f04f 0200 	mov.w	r2, #0
 8010cfe:	ea03 0501 	and.w	r5, r3, r1
 8010d02:	ea04 0602 	and.w	r6, r4, r2
 8010d06:	4629      	mov	r1, r5
 8010d08:	4632      	mov	r2, r6
 8010d0a:	f04f 0300 	mov.w	r3, #0
 8010d0e:	f04f 0400 	mov.w	r4, #0
 8010d12:	0154      	lsls	r4, r2, #5
 8010d14:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8010d18:	014b      	lsls	r3, r1, #5
 8010d1a:	4619      	mov	r1, r3
 8010d1c:	4622      	mov	r2, r4
 8010d1e:	1b49      	subs	r1, r1, r5
 8010d20:	eb62 0206 	sbc.w	r2, r2, r6
 8010d24:	f04f 0300 	mov.w	r3, #0
 8010d28:	f04f 0400 	mov.w	r4, #0
 8010d2c:	0194      	lsls	r4, r2, #6
 8010d2e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8010d32:	018b      	lsls	r3, r1, #6
 8010d34:	1a5b      	subs	r3, r3, r1
 8010d36:	eb64 0402 	sbc.w	r4, r4, r2
 8010d3a:	f04f 0100 	mov.w	r1, #0
 8010d3e:	f04f 0200 	mov.w	r2, #0
 8010d42:	00e2      	lsls	r2, r4, #3
 8010d44:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8010d48:	00d9      	lsls	r1, r3, #3
 8010d4a:	460b      	mov	r3, r1
 8010d4c:	4614      	mov	r4, r2
 8010d4e:	195b      	adds	r3, r3, r5
 8010d50:	eb44 0406 	adc.w	r4, r4, r6
 8010d54:	f04f 0100 	mov.w	r1, #0
 8010d58:	f04f 0200 	mov.w	r2, #0
 8010d5c:	02a2      	lsls	r2, r4, #10
 8010d5e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8010d62:	0299      	lsls	r1, r3, #10
 8010d64:	460b      	mov	r3, r1
 8010d66:	4614      	mov	r4, r2
 8010d68:	4618      	mov	r0, r3
 8010d6a:	4621      	mov	r1, r4
 8010d6c:	687b      	ldr	r3, [r7, #4]
 8010d6e:	f04f 0400 	mov.w	r4, #0
 8010d72:	461a      	mov	r2, r3
 8010d74:	4623      	mov	r3, r4
 8010d76:	f7f7 febf 	bl	8008af8 <__aeabi_uldivmod>
 8010d7a:	4603      	mov	r3, r0
 8010d7c:	460c      	mov	r4, r1
 8010d7e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8010d80:	4b0a      	ldr	r3, [pc, #40]	; (8010dac <HAL_RCC_GetSysClockFreq+0x1a4>)
 8010d82:	685b      	ldr	r3, [r3, #4]
 8010d84:	0c1b      	lsrs	r3, r3, #16
 8010d86:	f003 0303 	and.w	r3, r3, #3
 8010d8a:	3301      	adds	r3, #1
 8010d8c:	005b      	lsls	r3, r3, #1
 8010d8e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8010d90:	68fa      	ldr	r2, [r7, #12]
 8010d92:	683b      	ldr	r3, [r7, #0]
 8010d94:	fbb2 f3f3 	udiv	r3, r2, r3
 8010d98:	60bb      	str	r3, [r7, #8]
      break;
 8010d9a:	e002      	b.n	8010da2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8010d9c:	4b04      	ldr	r3, [pc, #16]	; (8010db0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8010d9e:	60bb      	str	r3, [r7, #8]
      break;
 8010da0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8010da2:	68bb      	ldr	r3, [r7, #8]
}
 8010da4:	4618      	mov	r0, r3
 8010da6:	3714      	adds	r7, #20
 8010da8:	46bd      	mov	sp, r7
 8010daa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010dac:	40023800 	.word	0x40023800
 8010db0:	00f42400 	.word	0x00f42400
 8010db4:	007a1200 	.word	0x007a1200

08010db8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8010db8:	b480      	push	{r7}
 8010dba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8010dbc:	4b03      	ldr	r3, [pc, #12]	; (8010dcc <HAL_RCC_GetHCLKFreq+0x14>)
 8010dbe:	681b      	ldr	r3, [r3, #0]
}
 8010dc0:	4618      	mov	r0, r3
 8010dc2:	46bd      	mov	sp, r7
 8010dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010dc8:	4770      	bx	lr
 8010dca:	bf00      	nop
 8010dcc:	20000018 	.word	0x20000018

08010dd0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8010dd0:	b580      	push	{r7, lr}
 8010dd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8010dd4:	f7ff fff0 	bl	8010db8 <HAL_RCC_GetHCLKFreq>
 8010dd8:	4601      	mov	r1, r0
 8010dda:	4b05      	ldr	r3, [pc, #20]	; (8010df0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8010ddc:	689b      	ldr	r3, [r3, #8]
 8010dde:	0a9b      	lsrs	r3, r3, #10
 8010de0:	f003 0307 	and.w	r3, r3, #7
 8010de4:	4a03      	ldr	r2, [pc, #12]	; (8010df4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8010de6:	5cd3      	ldrb	r3, [r2, r3]
 8010de8:	fa21 f303 	lsr.w	r3, r1, r3
}
 8010dec:	4618      	mov	r0, r3
 8010dee:	bd80      	pop	{r7, pc}
 8010df0:	40023800 	.word	0x40023800
 8010df4:	08019178 	.word	0x08019178

08010df8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8010df8:	b580      	push	{r7, lr}
 8010dfa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8010dfc:	f7ff ffdc 	bl	8010db8 <HAL_RCC_GetHCLKFreq>
 8010e00:	4601      	mov	r1, r0
 8010e02:	4b05      	ldr	r3, [pc, #20]	; (8010e18 <HAL_RCC_GetPCLK2Freq+0x20>)
 8010e04:	689b      	ldr	r3, [r3, #8]
 8010e06:	0b5b      	lsrs	r3, r3, #13
 8010e08:	f003 0307 	and.w	r3, r3, #7
 8010e0c:	4a03      	ldr	r2, [pc, #12]	; (8010e1c <HAL_RCC_GetPCLK2Freq+0x24>)
 8010e0e:	5cd3      	ldrb	r3, [r2, r3]
 8010e10:	fa21 f303 	lsr.w	r3, r1, r3
}
 8010e14:	4618      	mov	r0, r3
 8010e16:	bd80      	pop	{r7, pc}
 8010e18:	40023800 	.word	0x40023800
 8010e1c:	08019178 	.word	0x08019178

08010e20 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8010e20:	b580      	push	{r7, lr}
 8010e22:	b082      	sub	sp, #8
 8010e24:	af00      	add	r7, sp, #0
 8010e26:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8010e28:	687b      	ldr	r3, [r7, #4]
 8010e2a:	2b00      	cmp	r3, #0
 8010e2c:	d101      	bne.n	8010e32 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8010e2e:	2301      	movs	r3, #1
 8010e30:	e056      	b.n	8010ee0 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8010e32:	687b      	ldr	r3, [r7, #4]
 8010e34:	2200      	movs	r2, #0
 8010e36:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8010e38:	687b      	ldr	r3, [r7, #4]
 8010e3a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8010e3e:	b2db      	uxtb	r3, r3
 8010e40:	2b00      	cmp	r3, #0
 8010e42:	d106      	bne.n	8010e52 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8010e44:	687b      	ldr	r3, [r7, #4]
 8010e46:	2200      	movs	r2, #0
 8010e48:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8010e4c:	6878      	ldr	r0, [r7, #4]
 8010e4e:	f7fc fcef 	bl	800d830 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8010e52:	687b      	ldr	r3, [r7, #4]
 8010e54:	2202      	movs	r2, #2
 8010e56:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8010e5a:	687b      	ldr	r3, [r7, #4]
 8010e5c:	681b      	ldr	r3, [r3, #0]
 8010e5e:	681a      	ldr	r2, [r3, #0]
 8010e60:	687b      	ldr	r3, [r7, #4]
 8010e62:	681b      	ldr	r3, [r3, #0]
 8010e64:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8010e68:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8010e6a:	687b      	ldr	r3, [r7, #4]
 8010e6c:	685a      	ldr	r2, [r3, #4]
 8010e6e:	687b      	ldr	r3, [r7, #4]
 8010e70:	689b      	ldr	r3, [r3, #8]
 8010e72:	431a      	orrs	r2, r3
 8010e74:	687b      	ldr	r3, [r7, #4]
 8010e76:	68db      	ldr	r3, [r3, #12]
 8010e78:	431a      	orrs	r2, r3
 8010e7a:	687b      	ldr	r3, [r7, #4]
 8010e7c:	691b      	ldr	r3, [r3, #16]
 8010e7e:	431a      	orrs	r2, r3
 8010e80:	687b      	ldr	r3, [r7, #4]
 8010e82:	695b      	ldr	r3, [r3, #20]
 8010e84:	431a      	orrs	r2, r3
 8010e86:	687b      	ldr	r3, [r7, #4]
 8010e88:	699b      	ldr	r3, [r3, #24]
 8010e8a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8010e8e:	431a      	orrs	r2, r3
 8010e90:	687b      	ldr	r3, [r7, #4]
 8010e92:	69db      	ldr	r3, [r3, #28]
 8010e94:	431a      	orrs	r2, r3
 8010e96:	687b      	ldr	r3, [r7, #4]
 8010e98:	6a1b      	ldr	r3, [r3, #32]
 8010e9a:	ea42 0103 	orr.w	r1, r2, r3
 8010e9e:	687b      	ldr	r3, [r7, #4]
 8010ea0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8010ea2:	687b      	ldr	r3, [r7, #4]
 8010ea4:	681b      	ldr	r3, [r3, #0]
 8010ea6:	430a      	orrs	r2, r1
 8010ea8:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8010eaa:	687b      	ldr	r3, [r7, #4]
 8010eac:	699b      	ldr	r3, [r3, #24]
 8010eae:	0c1b      	lsrs	r3, r3, #16
 8010eb0:	f003 0104 	and.w	r1, r3, #4
 8010eb4:	687b      	ldr	r3, [r7, #4]
 8010eb6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010eb8:	687b      	ldr	r3, [r7, #4]
 8010eba:	681b      	ldr	r3, [r3, #0]
 8010ebc:	430a      	orrs	r2, r1
 8010ebe:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8010ec0:	687b      	ldr	r3, [r7, #4]
 8010ec2:	681b      	ldr	r3, [r3, #0]
 8010ec4:	69da      	ldr	r2, [r3, #28]
 8010ec6:	687b      	ldr	r3, [r7, #4]
 8010ec8:	681b      	ldr	r3, [r3, #0]
 8010eca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8010ece:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8010ed0:	687b      	ldr	r3, [r7, #4]
 8010ed2:	2200      	movs	r2, #0
 8010ed4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8010ed6:	687b      	ldr	r3, [r7, #4]
 8010ed8:	2201      	movs	r2, #1
 8010eda:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8010ede:	2300      	movs	r3, #0
}
 8010ee0:	4618      	mov	r0, r3
 8010ee2:	3708      	adds	r7, #8
 8010ee4:	46bd      	mov	sp, r7
 8010ee6:	bd80      	pop	{r7, pc}

08010ee8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8010ee8:	b580      	push	{r7, lr}
 8010eea:	b088      	sub	sp, #32
 8010eec:	af00      	add	r7, sp, #0
 8010eee:	60f8      	str	r0, [r7, #12]
 8010ef0:	60b9      	str	r1, [r7, #8]
 8010ef2:	603b      	str	r3, [r7, #0]
 8010ef4:	4613      	mov	r3, r2
 8010ef6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8010ef8:	2300      	movs	r3, #0
 8010efa:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8010efc:	68fb      	ldr	r3, [r7, #12]
 8010efe:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8010f02:	2b01      	cmp	r3, #1
 8010f04:	d101      	bne.n	8010f0a <HAL_SPI_Transmit+0x22>
 8010f06:	2302      	movs	r3, #2
 8010f08:	e11e      	b.n	8011148 <HAL_SPI_Transmit+0x260>
 8010f0a:	68fb      	ldr	r3, [r7, #12]
 8010f0c:	2201      	movs	r2, #1
 8010f0e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8010f12:	f7fd fbff 	bl	800e714 <HAL_GetTick>
 8010f16:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8010f18:	88fb      	ldrh	r3, [r7, #6]
 8010f1a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8010f1c:	68fb      	ldr	r3, [r7, #12]
 8010f1e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8010f22:	b2db      	uxtb	r3, r3
 8010f24:	2b01      	cmp	r3, #1
 8010f26:	d002      	beq.n	8010f2e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8010f28:	2302      	movs	r3, #2
 8010f2a:	77fb      	strb	r3, [r7, #31]
    goto error;
 8010f2c:	e103      	b.n	8011136 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8010f2e:	68bb      	ldr	r3, [r7, #8]
 8010f30:	2b00      	cmp	r3, #0
 8010f32:	d002      	beq.n	8010f3a <HAL_SPI_Transmit+0x52>
 8010f34:	88fb      	ldrh	r3, [r7, #6]
 8010f36:	2b00      	cmp	r3, #0
 8010f38:	d102      	bne.n	8010f40 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8010f3a:	2301      	movs	r3, #1
 8010f3c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8010f3e:	e0fa      	b.n	8011136 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8010f40:	68fb      	ldr	r3, [r7, #12]
 8010f42:	2203      	movs	r2, #3
 8010f44:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8010f48:	68fb      	ldr	r3, [r7, #12]
 8010f4a:	2200      	movs	r2, #0
 8010f4c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8010f4e:	68fb      	ldr	r3, [r7, #12]
 8010f50:	68ba      	ldr	r2, [r7, #8]
 8010f52:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8010f54:	68fb      	ldr	r3, [r7, #12]
 8010f56:	88fa      	ldrh	r2, [r7, #6]
 8010f58:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8010f5a:	68fb      	ldr	r3, [r7, #12]
 8010f5c:	88fa      	ldrh	r2, [r7, #6]
 8010f5e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8010f60:	68fb      	ldr	r3, [r7, #12]
 8010f62:	2200      	movs	r2, #0
 8010f64:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8010f66:	68fb      	ldr	r3, [r7, #12]
 8010f68:	2200      	movs	r2, #0
 8010f6a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8010f6c:	68fb      	ldr	r3, [r7, #12]
 8010f6e:	2200      	movs	r2, #0
 8010f70:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8010f72:	68fb      	ldr	r3, [r7, #12]
 8010f74:	2200      	movs	r2, #0
 8010f76:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8010f78:	68fb      	ldr	r3, [r7, #12]
 8010f7a:	2200      	movs	r2, #0
 8010f7c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8010f7e:	68fb      	ldr	r3, [r7, #12]
 8010f80:	689b      	ldr	r3, [r3, #8]
 8010f82:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8010f86:	d107      	bne.n	8010f98 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8010f88:	68fb      	ldr	r3, [r7, #12]
 8010f8a:	681b      	ldr	r3, [r3, #0]
 8010f8c:	681a      	ldr	r2, [r3, #0]
 8010f8e:	68fb      	ldr	r3, [r7, #12]
 8010f90:	681b      	ldr	r3, [r3, #0]
 8010f92:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8010f96:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8010f98:	68fb      	ldr	r3, [r7, #12]
 8010f9a:	681b      	ldr	r3, [r3, #0]
 8010f9c:	681b      	ldr	r3, [r3, #0]
 8010f9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010fa2:	2b40      	cmp	r3, #64	; 0x40
 8010fa4:	d007      	beq.n	8010fb6 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8010fa6:	68fb      	ldr	r3, [r7, #12]
 8010fa8:	681b      	ldr	r3, [r3, #0]
 8010faa:	681a      	ldr	r2, [r3, #0]
 8010fac:	68fb      	ldr	r3, [r7, #12]
 8010fae:	681b      	ldr	r3, [r3, #0]
 8010fb0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8010fb4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8010fb6:	68fb      	ldr	r3, [r7, #12]
 8010fb8:	68db      	ldr	r3, [r3, #12]
 8010fba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8010fbe:	d14b      	bne.n	8011058 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8010fc0:	68fb      	ldr	r3, [r7, #12]
 8010fc2:	685b      	ldr	r3, [r3, #4]
 8010fc4:	2b00      	cmp	r3, #0
 8010fc6:	d002      	beq.n	8010fce <HAL_SPI_Transmit+0xe6>
 8010fc8:	8afb      	ldrh	r3, [r7, #22]
 8010fca:	2b01      	cmp	r3, #1
 8010fcc:	d13e      	bne.n	801104c <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8010fce:	68fb      	ldr	r3, [r7, #12]
 8010fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010fd2:	881a      	ldrh	r2, [r3, #0]
 8010fd4:	68fb      	ldr	r3, [r7, #12]
 8010fd6:	681b      	ldr	r3, [r3, #0]
 8010fd8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8010fda:	68fb      	ldr	r3, [r7, #12]
 8010fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010fde:	1c9a      	adds	r2, r3, #2
 8010fe0:	68fb      	ldr	r3, [r7, #12]
 8010fe2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8010fe4:	68fb      	ldr	r3, [r7, #12]
 8010fe6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8010fe8:	b29b      	uxth	r3, r3
 8010fea:	3b01      	subs	r3, #1
 8010fec:	b29a      	uxth	r2, r3
 8010fee:	68fb      	ldr	r3, [r7, #12]
 8010ff0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8010ff2:	e02b      	b.n	801104c <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8010ff4:	68fb      	ldr	r3, [r7, #12]
 8010ff6:	681b      	ldr	r3, [r3, #0]
 8010ff8:	689b      	ldr	r3, [r3, #8]
 8010ffa:	f003 0302 	and.w	r3, r3, #2
 8010ffe:	2b02      	cmp	r3, #2
 8011000:	d112      	bne.n	8011028 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8011002:	68fb      	ldr	r3, [r7, #12]
 8011004:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011006:	881a      	ldrh	r2, [r3, #0]
 8011008:	68fb      	ldr	r3, [r7, #12]
 801100a:	681b      	ldr	r3, [r3, #0]
 801100c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 801100e:	68fb      	ldr	r3, [r7, #12]
 8011010:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011012:	1c9a      	adds	r2, r3, #2
 8011014:	68fb      	ldr	r3, [r7, #12]
 8011016:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8011018:	68fb      	ldr	r3, [r7, #12]
 801101a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 801101c:	b29b      	uxth	r3, r3
 801101e:	3b01      	subs	r3, #1
 8011020:	b29a      	uxth	r2, r3
 8011022:	68fb      	ldr	r3, [r7, #12]
 8011024:	86da      	strh	r2, [r3, #54]	; 0x36
 8011026:	e011      	b.n	801104c <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8011028:	f7fd fb74 	bl	800e714 <HAL_GetTick>
 801102c:	4602      	mov	r2, r0
 801102e:	69bb      	ldr	r3, [r7, #24]
 8011030:	1ad3      	subs	r3, r2, r3
 8011032:	683a      	ldr	r2, [r7, #0]
 8011034:	429a      	cmp	r2, r3
 8011036:	d803      	bhi.n	8011040 <HAL_SPI_Transmit+0x158>
 8011038:	683b      	ldr	r3, [r7, #0]
 801103a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801103e:	d102      	bne.n	8011046 <HAL_SPI_Transmit+0x15e>
 8011040:	683b      	ldr	r3, [r7, #0]
 8011042:	2b00      	cmp	r3, #0
 8011044:	d102      	bne.n	801104c <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8011046:	2303      	movs	r3, #3
 8011048:	77fb      	strb	r3, [r7, #31]
          goto error;
 801104a:	e074      	b.n	8011136 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 801104c:	68fb      	ldr	r3, [r7, #12]
 801104e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8011050:	b29b      	uxth	r3, r3
 8011052:	2b00      	cmp	r3, #0
 8011054:	d1ce      	bne.n	8010ff4 <HAL_SPI_Transmit+0x10c>
 8011056:	e04c      	b.n	80110f2 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8011058:	68fb      	ldr	r3, [r7, #12]
 801105a:	685b      	ldr	r3, [r3, #4]
 801105c:	2b00      	cmp	r3, #0
 801105e:	d002      	beq.n	8011066 <HAL_SPI_Transmit+0x17e>
 8011060:	8afb      	ldrh	r3, [r7, #22]
 8011062:	2b01      	cmp	r3, #1
 8011064:	d140      	bne.n	80110e8 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8011066:	68fb      	ldr	r3, [r7, #12]
 8011068:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801106a:	68fb      	ldr	r3, [r7, #12]
 801106c:	681b      	ldr	r3, [r3, #0]
 801106e:	330c      	adds	r3, #12
 8011070:	7812      	ldrb	r2, [r2, #0]
 8011072:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8011074:	68fb      	ldr	r3, [r7, #12]
 8011076:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011078:	1c5a      	adds	r2, r3, #1
 801107a:	68fb      	ldr	r3, [r7, #12]
 801107c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 801107e:	68fb      	ldr	r3, [r7, #12]
 8011080:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8011082:	b29b      	uxth	r3, r3
 8011084:	3b01      	subs	r3, #1
 8011086:	b29a      	uxth	r2, r3
 8011088:	68fb      	ldr	r3, [r7, #12]
 801108a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 801108c:	e02c      	b.n	80110e8 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 801108e:	68fb      	ldr	r3, [r7, #12]
 8011090:	681b      	ldr	r3, [r3, #0]
 8011092:	689b      	ldr	r3, [r3, #8]
 8011094:	f003 0302 	and.w	r3, r3, #2
 8011098:	2b02      	cmp	r3, #2
 801109a:	d113      	bne.n	80110c4 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 801109c:	68fb      	ldr	r3, [r7, #12]
 801109e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80110a0:	68fb      	ldr	r3, [r7, #12]
 80110a2:	681b      	ldr	r3, [r3, #0]
 80110a4:	330c      	adds	r3, #12
 80110a6:	7812      	ldrb	r2, [r2, #0]
 80110a8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80110aa:	68fb      	ldr	r3, [r7, #12]
 80110ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80110ae:	1c5a      	adds	r2, r3, #1
 80110b0:	68fb      	ldr	r3, [r7, #12]
 80110b2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80110b4:	68fb      	ldr	r3, [r7, #12]
 80110b6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80110b8:	b29b      	uxth	r3, r3
 80110ba:	3b01      	subs	r3, #1
 80110bc:	b29a      	uxth	r2, r3
 80110be:	68fb      	ldr	r3, [r7, #12]
 80110c0:	86da      	strh	r2, [r3, #54]	; 0x36
 80110c2:	e011      	b.n	80110e8 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80110c4:	f7fd fb26 	bl	800e714 <HAL_GetTick>
 80110c8:	4602      	mov	r2, r0
 80110ca:	69bb      	ldr	r3, [r7, #24]
 80110cc:	1ad3      	subs	r3, r2, r3
 80110ce:	683a      	ldr	r2, [r7, #0]
 80110d0:	429a      	cmp	r2, r3
 80110d2:	d803      	bhi.n	80110dc <HAL_SPI_Transmit+0x1f4>
 80110d4:	683b      	ldr	r3, [r7, #0]
 80110d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80110da:	d102      	bne.n	80110e2 <HAL_SPI_Transmit+0x1fa>
 80110dc:	683b      	ldr	r3, [r7, #0]
 80110de:	2b00      	cmp	r3, #0
 80110e0:	d102      	bne.n	80110e8 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 80110e2:	2303      	movs	r3, #3
 80110e4:	77fb      	strb	r3, [r7, #31]
          goto error;
 80110e6:	e026      	b.n	8011136 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 80110e8:	68fb      	ldr	r3, [r7, #12]
 80110ea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80110ec:	b29b      	uxth	r3, r3
 80110ee:	2b00      	cmp	r3, #0
 80110f0:	d1cd      	bne.n	801108e <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80110f2:	69ba      	ldr	r2, [r7, #24]
 80110f4:	6839      	ldr	r1, [r7, #0]
 80110f6:	68f8      	ldr	r0, [r7, #12]
 80110f8:	f000 fcc4 	bl	8011a84 <SPI_EndRxTxTransaction>
 80110fc:	4603      	mov	r3, r0
 80110fe:	2b00      	cmp	r3, #0
 8011100:	d002      	beq.n	8011108 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8011102:	68fb      	ldr	r3, [r7, #12]
 8011104:	2220      	movs	r2, #32
 8011106:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8011108:	68fb      	ldr	r3, [r7, #12]
 801110a:	689b      	ldr	r3, [r3, #8]
 801110c:	2b00      	cmp	r3, #0
 801110e:	d10a      	bne.n	8011126 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8011110:	2300      	movs	r3, #0
 8011112:	613b      	str	r3, [r7, #16]
 8011114:	68fb      	ldr	r3, [r7, #12]
 8011116:	681b      	ldr	r3, [r3, #0]
 8011118:	68db      	ldr	r3, [r3, #12]
 801111a:	613b      	str	r3, [r7, #16]
 801111c:	68fb      	ldr	r3, [r7, #12]
 801111e:	681b      	ldr	r3, [r3, #0]
 8011120:	689b      	ldr	r3, [r3, #8]
 8011122:	613b      	str	r3, [r7, #16]
 8011124:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8011126:	68fb      	ldr	r3, [r7, #12]
 8011128:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801112a:	2b00      	cmp	r3, #0
 801112c:	d002      	beq.n	8011134 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 801112e:	2301      	movs	r3, #1
 8011130:	77fb      	strb	r3, [r7, #31]
 8011132:	e000      	b.n	8011136 <HAL_SPI_Transmit+0x24e>
  }

error:
 8011134:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8011136:	68fb      	ldr	r3, [r7, #12]
 8011138:	2201      	movs	r2, #1
 801113a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 801113e:	68fb      	ldr	r3, [r7, #12]
 8011140:	2200      	movs	r2, #0
 8011142:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8011146:	7ffb      	ldrb	r3, [r7, #31]
}
 8011148:	4618      	mov	r0, r3
 801114a:	3720      	adds	r7, #32
 801114c:	46bd      	mov	sp, r7
 801114e:	bd80      	pop	{r7, pc}

08011150 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8011150:	b580      	push	{r7, lr}
 8011152:	b088      	sub	sp, #32
 8011154:	af02      	add	r7, sp, #8
 8011156:	60f8      	str	r0, [r7, #12]
 8011158:	60b9      	str	r1, [r7, #8]
 801115a:	603b      	str	r3, [r7, #0]
 801115c:	4613      	mov	r3, r2
 801115e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8011160:	2300      	movs	r3, #0
 8011162:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8011164:	68fb      	ldr	r3, [r7, #12]
 8011166:	685b      	ldr	r3, [r3, #4]
 8011168:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 801116c:	d112      	bne.n	8011194 <HAL_SPI_Receive+0x44>
 801116e:	68fb      	ldr	r3, [r7, #12]
 8011170:	689b      	ldr	r3, [r3, #8]
 8011172:	2b00      	cmp	r3, #0
 8011174:	d10e      	bne.n	8011194 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8011176:	68fb      	ldr	r3, [r7, #12]
 8011178:	2204      	movs	r2, #4
 801117a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 801117e:	88fa      	ldrh	r2, [r7, #6]
 8011180:	683b      	ldr	r3, [r7, #0]
 8011182:	9300      	str	r3, [sp, #0]
 8011184:	4613      	mov	r3, r2
 8011186:	68ba      	ldr	r2, [r7, #8]
 8011188:	68b9      	ldr	r1, [r7, #8]
 801118a:	68f8      	ldr	r0, [r7, #12]
 801118c:	f000 f8e9 	bl	8011362 <HAL_SPI_TransmitReceive>
 8011190:	4603      	mov	r3, r0
 8011192:	e0e2      	b.n	801135a <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8011194:	68fb      	ldr	r3, [r7, #12]
 8011196:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 801119a:	2b01      	cmp	r3, #1
 801119c:	d101      	bne.n	80111a2 <HAL_SPI_Receive+0x52>
 801119e:	2302      	movs	r3, #2
 80111a0:	e0db      	b.n	801135a <HAL_SPI_Receive+0x20a>
 80111a2:	68fb      	ldr	r3, [r7, #12]
 80111a4:	2201      	movs	r2, #1
 80111a6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80111aa:	f7fd fab3 	bl	800e714 <HAL_GetTick>
 80111ae:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80111b0:	68fb      	ldr	r3, [r7, #12]
 80111b2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80111b6:	b2db      	uxtb	r3, r3
 80111b8:	2b01      	cmp	r3, #1
 80111ba:	d002      	beq.n	80111c2 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80111bc:	2302      	movs	r3, #2
 80111be:	75fb      	strb	r3, [r7, #23]
    goto error;
 80111c0:	e0c2      	b.n	8011348 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 80111c2:	68bb      	ldr	r3, [r7, #8]
 80111c4:	2b00      	cmp	r3, #0
 80111c6:	d002      	beq.n	80111ce <HAL_SPI_Receive+0x7e>
 80111c8:	88fb      	ldrh	r3, [r7, #6]
 80111ca:	2b00      	cmp	r3, #0
 80111cc:	d102      	bne.n	80111d4 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80111ce:	2301      	movs	r3, #1
 80111d0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80111d2:	e0b9      	b.n	8011348 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80111d4:	68fb      	ldr	r3, [r7, #12]
 80111d6:	2204      	movs	r2, #4
 80111d8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80111dc:	68fb      	ldr	r3, [r7, #12]
 80111de:	2200      	movs	r2, #0
 80111e0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80111e2:	68fb      	ldr	r3, [r7, #12]
 80111e4:	68ba      	ldr	r2, [r7, #8]
 80111e6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80111e8:	68fb      	ldr	r3, [r7, #12]
 80111ea:	88fa      	ldrh	r2, [r7, #6]
 80111ec:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80111ee:	68fb      	ldr	r3, [r7, #12]
 80111f0:	88fa      	ldrh	r2, [r7, #6]
 80111f2:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80111f4:	68fb      	ldr	r3, [r7, #12]
 80111f6:	2200      	movs	r2, #0
 80111f8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80111fa:	68fb      	ldr	r3, [r7, #12]
 80111fc:	2200      	movs	r2, #0
 80111fe:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8011200:	68fb      	ldr	r3, [r7, #12]
 8011202:	2200      	movs	r2, #0
 8011204:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8011206:	68fb      	ldr	r3, [r7, #12]
 8011208:	2200      	movs	r2, #0
 801120a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 801120c:	68fb      	ldr	r3, [r7, #12]
 801120e:	2200      	movs	r2, #0
 8011210:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8011212:	68fb      	ldr	r3, [r7, #12]
 8011214:	689b      	ldr	r3, [r3, #8]
 8011216:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 801121a:	d107      	bne.n	801122c <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 801121c:	68fb      	ldr	r3, [r7, #12]
 801121e:	681b      	ldr	r3, [r3, #0]
 8011220:	681a      	ldr	r2, [r3, #0]
 8011222:	68fb      	ldr	r3, [r7, #12]
 8011224:	681b      	ldr	r3, [r3, #0]
 8011226:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 801122a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 801122c:	68fb      	ldr	r3, [r7, #12]
 801122e:	681b      	ldr	r3, [r3, #0]
 8011230:	681b      	ldr	r3, [r3, #0]
 8011232:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011236:	2b40      	cmp	r3, #64	; 0x40
 8011238:	d007      	beq.n	801124a <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 801123a:	68fb      	ldr	r3, [r7, #12]
 801123c:	681b      	ldr	r3, [r3, #0]
 801123e:	681a      	ldr	r2, [r3, #0]
 8011240:	68fb      	ldr	r3, [r7, #12]
 8011242:	681b      	ldr	r3, [r3, #0]
 8011244:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8011248:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 801124a:	68fb      	ldr	r3, [r7, #12]
 801124c:	68db      	ldr	r3, [r3, #12]
 801124e:	2b00      	cmp	r3, #0
 8011250:	d162      	bne.n	8011318 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8011252:	e02e      	b.n	80112b2 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8011254:	68fb      	ldr	r3, [r7, #12]
 8011256:	681b      	ldr	r3, [r3, #0]
 8011258:	689b      	ldr	r3, [r3, #8]
 801125a:	f003 0301 	and.w	r3, r3, #1
 801125e:	2b01      	cmp	r3, #1
 8011260:	d115      	bne.n	801128e <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8011262:	68fb      	ldr	r3, [r7, #12]
 8011264:	681b      	ldr	r3, [r3, #0]
 8011266:	f103 020c 	add.w	r2, r3, #12
 801126a:	68fb      	ldr	r3, [r7, #12]
 801126c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801126e:	7812      	ldrb	r2, [r2, #0]
 8011270:	b2d2      	uxtb	r2, r2
 8011272:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8011274:	68fb      	ldr	r3, [r7, #12]
 8011276:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011278:	1c5a      	adds	r2, r3, #1
 801127a:	68fb      	ldr	r3, [r7, #12]
 801127c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 801127e:	68fb      	ldr	r3, [r7, #12]
 8011280:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011282:	b29b      	uxth	r3, r3
 8011284:	3b01      	subs	r3, #1
 8011286:	b29a      	uxth	r2, r3
 8011288:	68fb      	ldr	r3, [r7, #12]
 801128a:	87da      	strh	r2, [r3, #62]	; 0x3e
 801128c:	e011      	b.n	80112b2 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801128e:	f7fd fa41 	bl	800e714 <HAL_GetTick>
 8011292:	4602      	mov	r2, r0
 8011294:	693b      	ldr	r3, [r7, #16]
 8011296:	1ad3      	subs	r3, r2, r3
 8011298:	683a      	ldr	r2, [r7, #0]
 801129a:	429a      	cmp	r2, r3
 801129c:	d803      	bhi.n	80112a6 <HAL_SPI_Receive+0x156>
 801129e:	683b      	ldr	r3, [r7, #0]
 80112a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80112a4:	d102      	bne.n	80112ac <HAL_SPI_Receive+0x15c>
 80112a6:	683b      	ldr	r3, [r7, #0]
 80112a8:	2b00      	cmp	r3, #0
 80112aa:	d102      	bne.n	80112b2 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 80112ac:	2303      	movs	r3, #3
 80112ae:	75fb      	strb	r3, [r7, #23]
          goto error;
 80112b0:	e04a      	b.n	8011348 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 80112b2:	68fb      	ldr	r3, [r7, #12]
 80112b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80112b6:	b29b      	uxth	r3, r3
 80112b8:	2b00      	cmp	r3, #0
 80112ba:	d1cb      	bne.n	8011254 <HAL_SPI_Receive+0x104>
 80112bc:	e031      	b.n	8011322 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80112be:	68fb      	ldr	r3, [r7, #12]
 80112c0:	681b      	ldr	r3, [r3, #0]
 80112c2:	689b      	ldr	r3, [r3, #8]
 80112c4:	f003 0301 	and.w	r3, r3, #1
 80112c8:	2b01      	cmp	r3, #1
 80112ca:	d113      	bne.n	80112f4 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80112cc:	68fb      	ldr	r3, [r7, #12]
 80112ce:	681b      	ldr	r3, [r3, #0]
 80112d0:	68da      	ldr	r2, [r3, #12]
 80112d2:	68fb      	ldr	r3, [r7, #12]
 80112d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80112d6:	b292      	uxth	r2, r2
 80112d8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80112da:	68fb      	ldr	r3, [r7, #12]
 80112dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80112de:	1c9a      	adds	r2, r3, #2
 80112e0:	68fb      	ldr	r3, [r7, #12]
 80112e2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80112e4:	68fb      	ldr	r3, [r7, #12]
 80112e6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80112e8:	b29b      	uxth	r3, r3
 80112ea:	3b01      	subs	r3, #1
 80112ec:	b29a      	uxth	r2, r3
 80112ee:	68fb      	ldr	r3, [r7, #12]
 80112f0:	87da      	strh	r2, [r3, #62]	; 0x3e
 80112f2:	e011      	b.n	8011318 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80112f4:	f7fd fa0e 	bl	800e714 <HAL_GetTick>
 80112f8:	4602      	mov	r2, r0
 80112fa:	693b      	ldr	r3, [r7, #16]
 80112fc:	1ad3      	subs	r3, r2, r3
 80112fe:	683a      	ldr	r2, [r7, #0]
 8011300:	429a      	cmp	r2, r3
 8011302:	d803      	bhi.n	801130c <HAL_SPI_Receive+0x1bc>
 8011304:	683b      	ldr	r3, [r7, #0]
 8011306:	f1b3 3fff 	cmp.w	r3, #4294967295
 801130a:	d102      	bne.n	8011312 <HAL_SPI_Receive+0x1c2>
 801130c:	683b      	ldr	r3, [r7, #0]
 801130e:	2b00      	cmp	r3, #0
 8011310:	d102      	bne.n	8011318 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 8011312:	2303      	movs	r3, #3
 8011314:	75fb      	strb	r3, [r7, #23]
          goto error;
 8011316:	e017      	b.n	8011348 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8011318:	68fb      	ldr	r3, [r7, #12]
 801131a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 801131c:	b29b      	uxth	r3, r3
 801131e:	2b00      	cmp	r3, #0
 8011320:	d1cd      	bne.n	80112be <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8011322:	693a      	ldr	r2, [r7, #16]
 8011324:	6839      	ldr	r1, [r7, #0]
 8011326:	68f8      	ldr	r0, [r7, #12]
 8011328:	f000 fb46 	bl	80119b8 <SPI_EndRxTransaction>
 801132c:	4603      	mov	r3, r0
 801132e:	2b00      	cmp	r3, #0
 8011330:	d002      	beq.n	8011338 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8011332:	68fb      	ldr	r3, [r7, #12]
 8011334:	2220      	movs	r2, #32
 8011336:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8011338:	68fb      	ldr	r3, [r7, #12]
 801133a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801133c:	2b00      	cmp	r3, #0
 801133e:	d002      	beq.n	8011346 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 8011340:	2301      	movs	r3, #1
 8011342:	75fb      	strb	r3, [r7, #23]
 8011344:	e000      	b.n	8011348 <HAL_SPI_Receive+0x1f8>
  }

error :
 8011346:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8011348:	68fb      	ldr	r3, [r7, #12]
 801134a:	2201      	movs	r2, #1
 801134c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8011350:	68fb      	ldr	r3, [r7, #12]
 8011352:	2200      	movs	r2, #0
 8011354:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8011358:	7dfb      	ldrb	r3, [r7, #23]
}
 801135a:	4618      	mov	r0, r3
 801135c:	3718      	adds	r7, #24
 801135e:	46bd      	mov	sp, r7
 8011360:	bd80      	pop	{r7, pc}

08011362 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8011362:	b580      	push	{r7, lr}
 8011364:	b08c      	sub	sp, #48	; 0x30
 8011366:	af00      	add	r7, sp, #0
 8011368:	60f8      	str	r0, [r7, #12]
 801136a:	60b9      	str	r1, [r7, #8]
 801136c:	607a      	str	r2, [r7, #4]
 801136e:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8011370:	2301      	movs	r3, #1
 8011372:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8011374:	2300      	movs	r3, #0
 8011376:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 801137a:	68fb      	ldr	r3, [r7, #12]
 801137c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8011380:	2b01      	cmp	r3, #1
 8011382:	d101      	bne.n	8011388 <HAL_SPI_TransmitReceive+0x26>
 8011384:	2302      	movs	r3, #2
 8011386:	e18a      	b.n	801169e <HAL_SPI_TransmitReceive+0x33c>
 8011388:	68fb      	ldr	r3, [r7, #12]
 801138a:	2201      	movs	r2, #1
 801138c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8011390:	f7fd f9c0 	bl	800e714 <HAL_GetTick>
 8011394:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8011396:	68fb      	ldr	r3, [r7, #12]
 8011398:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801139c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80113a0:	68fb      	ldr	r3, [r7, #12]
 80113a2:	685b      	ldr	r3, [r3, #4]
 80113a4:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80113a6:	887b      	ldrh	r3, [r7, #2]
 80113a8:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80113aa:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80113ae:	2b01      	cmp	r3, #1
 80113b0:	d00f      	beq.n	80113d2 <HAL_SPI_TransmitReceive+0x70>
 80113b2:	69fb      	ldr	r3, [r7, #28]
 80113b4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80113b8:	d107      	bne.n	80113ca <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80113ba:	68fb      	ldr	r3, [r7, #12]
 80113bc:	689b      	ldr	r3, [r3, #8]
 80113be:	2b00      	cmp	r3, #0
 80113c0:	d103      	bne.n	80113ca <HAL_SPI_TransmitReceive+0x68>
 80113c2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80113c6:	2b04      	cmp	r3, #4
 80113c8:	d003      	beq.n	80113d2 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80113ca:	2302      	movs	r3, #2
 80113cc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80113d0:	e15b      	b.n	801168a <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80113d2:	68bb      	ldr	r3, [r7, #8]
 80113d4:	2b00      	cmp	r3, #0
 80113d6:	d005      	beq.n	80113e4 <HAL_SPI_TransmitReceive+0x82>
 80113d8:	687b      	ldr	r3, [r7, #4]
 80113da:	2b00      	cmp	r3, #0
 80113dc:	d002      	beq.n	80113e4 <HAL_SPI_TransmitReceive+0x82>
 80113de:	887b      	ldrh	r3, [r7, #2]
 80113e0:	2b00      	cmp	r3, #0
 80113e2:	d103      	bne.n	80113ec <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80113e4:	2301      	movs	r3, #1
 80113e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80113ea:	e14e      	b.n	801168a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80113ec:	68fb      	ldr	r3, [r7, #12]
 80113ee:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80113f2:	b2db      	uxtb	r3, r3
 80113f4:	2b04      	cmp	r3, #4
 80113f6:	d003      	beq.n	8011400 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80113f8:	68fb      	ldr	r3, [r7, #12]
 80113fa:	2205      	movs	r2, #5
 80113fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8011400:	68fb      	ldr	r3, [r7, #12]
 8011402:	2200      	movs	r2, #0
 8011404:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8011406:	68fb      	ldr	r3, [r7, #12]
 8011408:	687a      	ldr	r2, [r7, #4]
 801140a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 801140c:	68fb      	ldr	r3, [r7, #12]
 801140e:	887a      	ldrh	r2, [r7, #2]
 8011410:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8011412:	68fb      	ldr	r3, [r7, #12]
 8011414:	887a      	ldrh	r2, [r7, #2]
 8011416:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8011418:	68fb      	ldr	r3, [r7, #12]
 801141a:	68ba      	ldr	r2, [r7, #8]
 801141c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 801141e:	68fb      	ldr	r3, [r7, #12]
 8011420:	887a      	ldrh	r2, [r7, #2]
 8011422:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8011424:	68fb      	ldr	r3, [r7, #12]
 8011426:	887a      	ldrh	r2, [r7, #2]
 8011428:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 801142a:	68fb      	ldr	r3, [r7, #12]
 801142c:	2200      	movs	r2, #0
 801142e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8011430:	68fb      	ldr	r3, [r7, #12]
 8011432:	2200      	movs	r2, #0
 8011434:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8011436:	68fb      	ldr	r3, [r7, #12]
 8011438:	681b      	ldr	r3, [r3, #0]
 801143a:	681b      	ldr	r3, [r3, #0]
 801143c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011440:	2b40      	cmp	r3, #64	; 0x40
 8011442:	d007      	beq.n	8011454 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8011444:	68fb      	ldr	r3, [r7, #12]
 8011446:	681b      	ldr	r3, [r3, #0]
 8011448:	681a      	ldr	r2, [r3, #0]
 801144a:	68fb      	ldr	r3, [r7, #12]
 801144c:	681b      	ldr	r3, [r3, #0]
 801144e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8011452:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8011454:	68fb      	ldr	r3, [r7, #12]
 8011456:	68db      	ldr	r3, [r3, #12]
 8011458:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 801145c:	d178      	bne.n	8011550 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 801145e:	68fb      	ldr	r3, [r7, #12]
 8011460:	685b      	ldr	r3, [r3, #4]
 8011462:	2b00      	cmp	r3, #0
 8011464:	d002      	beq.n	801146c <HAL_SPI_TransmitReceive+0x10a>
 8011466:	8b7b      	ldrh	r3, [r7, #26]
 8011468:	2b01      	cmp	r3, #1
 801146a:	d166      	bne.n	801153a <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 801146c:	68fb      	ldr	r3, [r7, #12]
 801146e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011470:	881a      	ldrh	r2, [r3, #0]
 8011472:	68fb      	ldr	r3, [r7, #12]
 8011474:	681b      	ldr	r3, [r3, #0]
 8011476:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8011478:	68fb      	ldr	r3, [r7, #12]
 801147a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801147c:	1c9a      	adds	r2, r3, #2
 801147e:	68fb      	ldr	r3, [r7, #12]
 8011480:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8011482:	68fb      	ldr	r3, [r7, #12]
 8011484:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8011486:	b29b      	uxth	r3, r3
 8011488:	3b01      	subs	r3, #1
 801148a:	b29a      	uxth	r2, r3
 801148c:	68fb      	ldr	r3, [r7, #12]
 801148e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8011490:	e053      	b.n	801153a <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8011492:	68fb      	ldr	r3, [r7, #12]
 8011494:	681b      	ldr	r3, [r3, #0]
 8011496:	689b      	ldr	r3, [r3, #8]
 8011498:	f003 0302 	and.w	r3, r3, #2
 801149c:	2b02      	cmp	r3, #2
 801149e:	d11b      	bne.n	80114d8 <HAL_SPI_TransmitReceive+0x176>
 80114a0:	68fb      	ldr	r3, [r7, #12]
 80114a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80114a4:	b29b      	uxth	r3, r3
 80114a6:	2b00      	cmp	r3, #0
 80114a8:	d016      	beq.n	80114d8 <HAL_SPI_TransmitReceive+0x176>
 80114aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80114ac:	2b01      	cmp	r3, #1
 80114ae:	d113      	bne.n	80114d8 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80114b0:	68fb      	ldr	r3, [r7, #12]
 80114b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80114b4:	881a      	ldrh	r2, [r3, #0]
 80114b6:	68fb      	ldr	r3, [r7, #12]
 80114b8:	681b      	ldr	r3, [r3, #0]
 80114ba:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80114bc:	68fb      	ldr	r3, [r7, #12]
 80114be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80114c0:	1c9a      	adds	r2, r3, #2
 80114c2:	68fb      	ldr	r3, [r7, #12]
 80114c4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80114c6:	68fb      	ldr	r3, [r7, #12]
 80114c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80114ca:	b29b      	uxth	r3, r3
 80114cc:	3b01      	subs	r3, #1
 80114ce:	b29a      	uxth	r2, r3
 80114d0:	68fb      	ldr	r3, [r7, #12]
 80114d2:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80114d4:	2300      	movs	r3, #0
 80114d6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80114d8:	68fb      	ldr	r3, [r7, #12]
 80114da:	681b      	ldr	r3, [r3, #0]
 80114dc:	689b      	ldr	r3, [r3, #8]
 80114de:	f003 0301 	and.w	r3, r3, #1
 80114e2:	2b01      	cmp	r3, #1
 80114e4:	d119      	bne.n	801151a <HAL_SPI_TransmitReceive+0x1b8>
 80114e6:	68fb      	ldr	r3, [r7, #12]
 80114e8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80114ea:	b29b      	uxth	r3, r3
 80114ec:	2b00      	cmp	r3, #0
 80114ee:	d014      	beq.n	801151a <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80114f0:	68fb      	ldr	r3, [r7, #12]
 80114f2:	681b      	ldr	r3, [r3, #0]
 80114f4:	68da      	ldr	r2, [r3, #12]
 80114f6:	68fb      	ldr	r3, [r7, #12]
 80114f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80114fa:	b292      	uxth	r2, r2
 80114fc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80114fe:	68fb      	ldr	r3, [r7, #12]
 8011500:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011502:	1c9a      	adds	r2, r3, #2
 8011504:	68fb      	ldr	r3, [r7, #12]
 8011506:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8011508:	68fb      	ldr	r3, [r7, #12]
 801150a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 801150c:	b29b      	uxth	r3, r3
 801150e:	3b01      	subs	r3, #1
 8011510:	b29a      	uxth	r2, r3
 8011512:	68fb      	ldr	r3, [r7, #12]
 8011514:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8011516:	2301      	movs	r3, #1
 8011518:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 801151a:	f7fd f8fb 	bl	800e714 <HAL_GetTick>
 801151e:	4602      	mov	r2, r0
 8011520:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011522:	1ad3      	subs	r3, r2, r3
 8011524:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011526:	429a      	cmp	r2, r3
 8011528:	d807      	bhi.n	801153a <HAL_SPI_TransmitReceive+0x1d8>
 801152a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801152c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011530:	d003      	beq.n	801153a <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8011532:	2303      	movs	r3, #3
 8011534:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8011538:	e0a7      	b.n	801168a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 801153a:	68fb      	ldr	r3, [r7, #12]
 801153c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 801153e:	b29b      	uxth	r3, r3
 8011540:	2b00      	cmp	r3, #0
 8011542:	d1a6      	bne.n	8011492 <HAL_SPI_TransmitReceive+0x130>
 8011544:	68fb      	ldr	r3, [r7, #12]
 8011546:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011548:	b29b      	uxth	r3, r3
 801154a:	2b00      	cmp	r3, #0
 801154c:	d1a1      	bne.n	8011492 <HAL_SPI_TransmitReceive+0x130>
 801154e:	e07c      	b.n	801164a <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8011550:	68fb      	ldr	r3, [r7, #12]
 8011552:	685b      	ldr	r3, [r3, #4]
 8011554:	2b00      	cmp	r3, #0
 8011556:	d002      	beq.n	801155e <HAL_SPI_TransmitReceive+0x1fc>
 8011558:	8b7b      	ldrh	r3, [r7, #26]
 801155a:	2b01      	cmp	r3, #1
 801155c:	d16b      	bne.n	8011636 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 801155e:	68fb      	ldr	r3, [r7, #12]
 8011560:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011562:	68fb      	ldr	r3, [r7, #12]
 8011564:	681b      	ldr	r3, [r3, #0]
 8011566:	330c      	adds	r3, #12
 8011568:	7812      	ldrb	r2, [r2, #0]
 801156a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 801156c:	68fb      	ldr	r3, [r7, #12]
 801156e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011570:	1c5a      	adds	r2, r3, #1
 8011572:	68fb      	ldr	r3, [r7, #12]
 8011574:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8011576:	68fb      	ldr	r3, [r7, #12]
 8011578:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 801157a:	b29b      	uxth	r3, r3
 801157c:	3b01      	subs	r3, #1
 801157e:	b29a      	uxth	r2, r3
 8011580:	68fb      	ldr	r3, [r7, #12]
 8011582:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8011584:	e057      	b.n	8011636 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8011586:	68fb      	ldr	r3, [r7, #12]
 8011588:	681b      	ldr	r3, [r3, #0]
 801158a:	689b      	ldr	r3, [r3, #8]
 801158c:	f003 0302 	and.w	r3, r3, #2
 8011590:	2b02      	cmp	r3, #2
 8011592:	d11c      	bne.n	80115ce <HAL_SPI_TransmitReceive+0x26c>
 8011594:	68fb      	ldr	r3, [r7, #12]
 8011596:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8011598:	b29b      	uxth	r3, r3
 801159a:	2b00      	cmp	r3, #0
 801159c:	d017      	beq.n	80115ce <HAL_SPI_TransmitReceive+0x26c>
 801159e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80115a0:	2b01      	cmp	r3, #1
 80115a2:	d114      	bne.n	80115ce <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80115a4:	68fb      	ldr	r3, [r7, #12]
 80115a6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80115a8:	68fb      	ldr	r3, [r7, #12]
 80115aa:	681b      	ldr	r3, [r3, #0]
 80115ac:	330c      	adds	r3, #12
 80115ae:	7812      	ldrb	r2, [r2, #0]
 80115b0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80115b2:	68fb      	ldr	r3, [r7, #12]
 80115b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80115b6:	1c5a      	adds	r2, r3, #1
 80115b8:	68fb      	ldr	r3, [r7, #12]
 80115ba:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80115bc:	68fb      	ldr	r3, [r7, #12]
 80115be:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80115c0:	b29b      	uxth	r3, r3
 80115c2:	3b01      	subs	r3, #1
 80115c4:	b29a      	uxth	r2, r3
 80115c6:	68fb      	ldr	r3, [r7, #12]
 80115c8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80115ca:	2300      	movs	r3, #0
 80115cc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80115ce:	68fb      	ldr	r3, [r7, #12]
 80115d0:	681b      	ldr	r3, [r3, #0]
 80115d2:	689b      	ldr	r3, [r3, #8]
 80115d4:	f003 0301 	and.w	r3, r3, #1
 80115d8:	2b01      	cmp	r3, #1
 80115da:	d119      	bne.n	8011610 <HAL_SPI_TransmitReceive+0x2ae>
 80115dc:	68fb      	ldr	r3, [r7, #12]
 80115de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80115e0:	b29b      	uxth	r3, r3
 80115e2:	2b00      	cmp	r3, #0
 80115e4:	d014      	beq.n	8011610 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80115e6:	68fb      	ldr	r3, [r7, #12]
 80115e8:	681b      	ldr	r3, [r3, #0]
 80115ea:	68da      	ldr	r2, [r3, #12]
 80115ec:	68fb      	ldr	r3, [r7, #12]
 80115ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80115f0:	b2d2      	uxtb	r2, r2
 80115f2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80115f4:	68fb      	ldr	r3, [r7, #12]
 80115f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80115f8:	1c5a      	adds	r2, r3, #1
 80115fa:	68fb      	ldr	r3, [r7, #12]
 80115fc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80115fe:	68fb      	ldr	r3, [r7, #12]
 8011600:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011602:	b29b      	uxth	r3, r3
 8011604:	3b01      	subs	r3, #1
 8011606:	b29a      	uxth	r2, r3
 8011608:	68fb      	ldr	r3, [r7, #12]
 801160a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 801160c:	2301      	movs	r3, #1
 801160e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8011610:	f7fd f880 	bl	800e714 <HAL_GetTick>
 8011614:	4602      	mov	r2, r0
 8011616:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011618:	1ad3      	subs	r3, r2, r3
 801161a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801161c:	429a      	cmp	r2, r3
 801161e:	d803      	bhi.n	8011628 <HAL_SPI_TransmitReceive+0x2c6>
 8011620:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011622:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011626:	d102      	bne.n	801162e <HAL_SPI_TransmitReceive+0x2cc>
 8011628:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801162a:	2b00      	cmp	r3, #0
 801162c:	d103      	bne.n	8011636 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 801162e:	2303      	movs	r3, #3
 8011630:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8011634:	e029      	b.n	801168a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8011636:	68fb      	ldr	r3, [r7, #12]
 8011638:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 801163a:	b29b      	uxth	r3, r3
 801163c:	2b00      	cmp	r3, #0
 801163e:	d1a2      	bne.n	8011586 <HAL_SPI_TransmitReceive+0x224>
 8011640:	68fb      	ldr	r3, [r7, #12]
 8011642:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011644:	b29b      	uxth	r3, r3
 8011646:	2b00      	cmp	r3, #0
 8011648:	d19d      	bne.n	8011586 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 801164a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801164c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 801164e:	68f8      	ldr	r0, [r7, #12]
 8011650:	f000 fa18 	bl	8011a84 <SPI_EndRxTxTransaction>
 8011654:	4603      	mov	r3, r0
 8011656:	2b00      	cmp	r3, #0
 8011658:	d006      	beq.n	8011668 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 801165a:	2301      	movs	r3, #1
 801165c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8011660:	68fb      	ldr	r3, [r7, #12]
 8011662:	2220      	movs	r2, #32
 8011664:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8011666:	e010      	b.n	801168a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8011668:	68fb      	ldr	r3, [r7, #12]
 801166a:	689b      	ldr	r3, [r3, #8]
 801166c:	2b00      	cmp	r3, #0
 801166e:	d10b      	bne.n	8011688 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8011670:	2300      	movs	r3, #0
 8011672:	617b      	str	r3, [r7, #20]
 8011674:	68fb      	ldr	r3, [r7, #12]
 8011676:	681b      	ldr	r3, [r3, #0]
 8011678:	68db      	ldr	r3, [r3, #12]
 801167a:	617b      	str	r3, [r7, #20]
 801167c:	68fb      	ldr	r3, [r7, #12]
 801167e:	681b      	ldr	r3, [r3, #0]
 8011680:	689b      	ldr	r3, [r3, #8]
 8011682:	617b      	str	r3, [r7, #20]
 8011684:	697b      	ldr	r3, [r7, #20]
 8011686:	e000      	b.n	801168a <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8011688:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 801168a:	68fb      	ldr	r3, [r7, #12]
 801168c:	2201      	movs	r2, #1
 801168e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8011692:	68fb      	ldr	r3, [r7, #12]
 8011694:	2200      	movs	r2, #0
 8011696:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 801169a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 801169e:	4618      	mov	r0, r3
 80116a0:	3730      	adds	r7, #48	; 0x30
 80116a2:	46bd      	mov	sp, r7
 80116a4:	bd80      	pop	{r7, pc}
	...

080116a8 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80116a8:	b580      	push	{r7, lr}
 80116aa:	b088      	sub	sp, #32
 80116ac:	af00      	add	r7, sp, #0
 80116ae:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80116b0:	687b      	ldr	r3, [r7, #4]
 80116b2:	681b      	ldr	r3, [r3, #0]
 80116b4:	685b      	ldr	r3, [r3, #4]
 80116b6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80116b8:	687b      	ldr	r3, [r7, #4]
 80116ba:	681b      	ldr	r3, [r3, #0]
 80116bc:	689b      	ldr	r3, [r3, #8]
 80116be:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80116c0:	69bb      	ldr	r3, [r7, #24]
 80116c2:	099b      	lsrs	r3, r3, #6
 80116c4:	f003 0301 	and.w	r3, r3, #1
 80116c8:	2b00      	cmp	r3, #0
 80116ca:	d10f      	bne.n	80116ec <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80116cc:	69bb      	ldr	r3, [r7, #24]
 80116ce:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80116d2:	2b00      	cmp	r3, #0
 80116d4:	d00a      	beq.n	80116ec <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80116d6:	69fb      	ldr	r3, [r7, #28]
 80116d8:	099b      	lsrs	r3, r3, #6
 80116da:	f003 0301 	and.w	r3, r3, #1
 80116de:	2b00      	cmp	r3, #0
 80116e0:	d004      	beq.n	80116ec <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80116e2:	687b      	ldr	r3, [r7, #4]
 80116e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80116e6:	6878      	ldr	r0, [r7, #4]
 80116e8:	4798      	blx	r3
    return;
 80116ea:	e0d8      	b.n	801189e <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80116ec:	69bb      	ldr	r3, [r7, #24]
 80116ee:	085b      	lsrs	r3, r3, #1
 80116f0:	f003 0301 	and.w	r3, r3, #1
 80116f4:	2b00      	cmp	r3, #0
 80116f6:	d00a      	beq.n	801170e <HAL_SPI_IRQHandler+0x66>
 80116f8:	69fb      	ldr	r3, [r7, #28]
 80116fa:	09db      	lsrs	r3, r3, #7
 80116fc:	f003 0301 	and.w	r3, r3, #1
 8011700:	2b00      	cmp	r3, #0
 8011702:	d004      	beq.n	801170e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8011704:	687b      	ldr	r3, [r7, #4]
 8011706:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011708:	6878      	ldr	r0, [r7, #4]
 801170a:	4798      	blx	r3
    return;
 801170c:	e0c7      	b.n	801189e <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 801170e:	69bb      	ldr	r3, [r7, #24]
 8011710:	095b      	lsrs	r3, r3, #5
 8011712:	f003 0301 	and.w	r3, r3, #1
 8011716:	2b00      	cmp	r3, #0
 8011718:	d10c      	bne.n	8011734 <HAL_SPI_IRQHandler+0x8c>
 801171a:	69bb      	ldr	r3, [r7, #24]
 801171c:	099b      	lsrs	r3, r3, #6
 801171e:	f003 0301 	and.w	r3, r3, #1
 8011722:	2b00      	cmp	r3, #0
 8011724:	d106      	bne.n	8011734 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8011726:	69bb      	ldr	r3, [r7, #24]
 8011728:	0a1b      	lsrs	r3, r3, #8
 801172a:	f003 0301 	and.w	r3, r3, #1
 801172e:	2b00      	cmp	r3, #0
 8011730:	f000 80b5 	beq.w	801189e <HAL_SPI_IRQHandler+0x1f6>
 8011734:	69fb      	ldr	r3, [r7, #28]
 8011736:	095b      	lsrs	r3, r3, #5
 8011738:	f003 0301 	and.w	r3, r3, #1
 801173c:	2b00      	cmp	r3, #0
 801173e:	f000 80ae 	beq.w	801189e <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8011742:	69bb      	ldr	r3, [r7, #24]
 8011744:	099b      	lsrs	r3, r3, #6
 8011746:	f003 0301 	and.w	r3, r3, #1
 801174a:	2b00      	cmp	r3, #0
 801174c:	d023      	beq.n	8011796 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 801174e:	687b      	ldr	r3, [r7, #4]
 8011750:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8011754:	b2db      	uxtb	r3, r3
 8011756:	2b03      	cmp	r3, #3
 8011758:	d011      	beq.n	801177e <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 801175a:	687b      	ldr	r3, [r7, #4]
 801175c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801175e:	f043 0204 	orr.w	r2, r3, #4
 8011762:	687b      	ldr	r3, [r7, #4]
 8011764:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8011766:	2300      	movs	r3, #0
 8011768:	617b      	str	r3, [r7, #20]
 801176a:	687b      	ldr	r3, [r7, #4]
 801176c:	681b      	ldr	r3, [r3, #0]
 801176e:	68db      	ldr	r3, [r3, #12]
 8011770:	617b      	str	r3, [r7, #20]
 8011772:	687b      	ldr	r3, [r7, #4]
 8011774:	681b      	ldr	r3, [r3, #0]
 8011776:	689b      	ldr	r3, [r3, #8]
 8011778:	617b      	str	r3, [r7, #20]
 801177a:	697b      	ldr	r3, [r7, #20]
 801177c:	e00b      	b.n	8011796 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 801177e:	2300      	movs	r3, #0
 8011780:	613b      	str	r3, [r7, #16]
 8011782:	687b      	ldr	r3, [r7, #4]
 8011784:	681b      	ldr	r3, [r3, #0]
 8011786:	68db      	ldr	r3, [r3, #12]
 8011788:	613b      	str	r3, [r7, #16]
 801178a:	687b      	ldr	r3, [r7, #4]
 801178c:	681b      	ldr	r3, [r3, #0]
 801178e:	689b      	ldr	r3, [r3, #8]
 8011790:	613b      	str	r3, [r7, #16]
 8011792:	693b      	ldr	r3, [r7, #16]
        return;
 8011794:	e083      	b.n	801189e <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8011796:	69bb      	ldr	r3, [r7, #24]
 8011798:	095b      	lsrs	r3, r3, #5
 801179a:	f003 0301 	and.w	r3, r3, #1
 801179e:	2b00      	cmp	r3, #0
 80117a0:	d014      	beq.n	80117cc <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80117a2:	687b      	ldr	r3, [r7, #4]
 80117a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80117a6:	f043 0201 	orr.w	r2, r3, #1
 80117aa:	687b      	ldr	r3, [r7, #4]
 80117ac:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80117ae:	2300      	movs	r3, #0
 80117b0:	60fb      	str	r3, [r7, #12]
 80117b2:	687b      	ldr	r3, [r7, #4]
 80117b4:	681b      	ldr	r3, [r3, #0]
 80117b6:	689b      	ldr	r3, [r3, #8]
 80117b8:	60fb      	str	r3, [r7, #12]
 80117ba:	687b      	ldr	r3, [r7, #4]
 80117bc:	681b      	ldr	r3, [r3, #0]
 80117be:	681a      	ldr	r2, [r3, #0]
 80117c0:	687b      	ldr	r3, [r7, #4]
 80117c2:	681b      	ldr	r3, [r3, #0]
 80117c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80117c8:	601a      	str	r2, [r3, #0]
 80117ca:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80117cc:	69bb      	ldr	r3, [r7, #24]
 80117ce:	0a1b      	lsrs	r3, r3, #8
 80117d0:	f003 0301 	and.w	r3, r3, #1
 80117d4:	2b00      	cmp	r3, #0
 80117d6:	d00c      	beq.n	80117f2 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80117d8:	687b      	ldr	r3, [r7, #4]
 80117da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80117dc:	f043 0208 	orr.w	r2, r3, #8
 80117e0:	687b      	ldr	r3, [r7, #4]
 80117e2:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80117e4:	2300      	movs	r3, #0
 80117e6:	60bb      	str	r3, [r7, #8]
 80117e8:	687b      	ldr	r3, [r7, #4]
 80117ea:	681b      	ldr	r3, [r3, #0]
 80117ec:	689b      	ldr	r3, [r3, #8]
 80117ee:	60bb      	str	r3, [r7, #8]
 80117f0:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80117f2:	687b      	ldr	r3, [r7, #4]
 80117f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80117f6:	2b00      	cmp	r3, #0
 80117f8:	d050      	beq.n	801189c <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80117fa:	687b      	ldr	r3, [r7, #4]
 80117fc:	681b      	ldr	r3, [r3, #0]
 80117fe:	685a      	ldr	r2, [r3, #4]
 8011800:	687b      	ldr	r3, [r7, #4]
 8011802:	681b      	ldr	r3, [r3, #0]
 8011804:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8011808:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 801180a:	687b      	ldr	r3, [r7, #4]
 801180c:	2201      	movs	r2, #1
 801180e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8011812:	69fb      	ldr	r3, [r7, #28]
 8011814:	f003 0302 	and.w	r3, r3, #2
 8011818:	2b00      	cmp	r3, #0
 801181a:	d104      	bne.n	8011826 <HAL_SPI_IRQHandler+0x17e>
 801181c:	69fb      	ldr	r3, [r7, #28]
 801181e:	f003 0301 	and.w	r3, r3, #1
 8011822:	2b00      	cmp	r3, #0
 8011824:	d034      	beq.n	8011890 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8011826:	687b      	ldr	r3, [r7, #4]
 8011828:	681b      	ldr	r3, [r3, #0]
 801182a:	685a      	ldr	r2, [r3, #4]
 801182c:	687b      	ldr	r3, [r7, #4]
 801182e:	681b      	ldr	r3, [r3, #0]
 8011830:	f022 0203 	bic.w	r2, r2, #3
 8011834:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8011836:	687b      	ldr	r3, [r7, #4]
 8011838:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801183a:	2b00      	cmp	r3, #0
 801183c:	d011      	beq.n	8011862 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 801183e:	687b      	ldr	r3, [r7, #4]
 8011840:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8011842:	4a18      	ldr	r2, [pc, #96]	; (80118a4 <HAL_SPI_IRQHandler+0x1fc>)
 8011844:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8011846:	687b      	ldr	r3, [r7, #4]
 8011848:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801184a:	4618      	mov	r0, r3
 801184c:	f7fd ffaa 	bl	800f7a4 <HAL_DMA_Abort_IT>
 8011850:	4603      	mov	r3, r0
 8011852:	2b00      	cmp	r3, #0
 8011854:	d005      	beq.n	8011862 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8011856:	687b      	ldr	r3, [r7, #4]
 8011858:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801185a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 801185e:	687b      	ldr	r3, [r7, #4]
 8011860:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8011862:	687b      	ldr	r3, [r7, #4]
 8011864:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8011866:	2b00      	cmp	r3, #0
 8011868:	d016      	beq.n	8011898 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 801186a:	687b      	ldr	r3, [r7, #4]
 801186c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801186e:	4a0d      	ldr	r2, [pc, #52]	; (80118a4 <HAL_SPI_IRQHandler+0x1fc>)
 8011870:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8011872:	687b      	ldr	r3, [r7, #4]
 8011874:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8011876:	4618      	mov	r0, r3
 8011878:	f7fd ff94 	bl	800f7a4 <HAL_DMA_Abort_IT>
 801187c:	4603      	mov	r3, r0
 801187e:	2b00      	cmp	r3, #0
 8011880:	d00a      	beq.n	8011898 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8011882:	687b      	ldr	r3, [r7, #4]
 8011884:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011886:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 801188a:	687b      	ldr	r3, [r7, #4]
 801188c:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 801188e:	e003      	b.n	8011898 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8011890:	6878      	ldr	r0, [r7, #4]
 8011892:	f000 f809 	bl	80118a8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8011896:	e000      	b.n	801189a <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8011898:	bf00      	nop
    return;
 801189a:	bf00      	nop
 801189c:	bf00      	nop
  }
}
 801189e:	3720      	adds	r7, #32
 80118a0:	46bd      	mov	sp, r7
 80118a2:	bd80      	pop	{r7, pc}
 80118a4:	080118bd 	.word	0x080118bd

080118a8 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80118a8:	b480      	push	{r7}
 80118aa:	b083      	sub	sp, #12
 80118ac:	af00      	add	r7, sp, #0
 80118ae:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80118b0:	bf00      	nop
 80118b2:	370c      	adds	r7, #12
 80118b4:	46bd      	mov	sp, r7
 80118b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118ba:	4770      	bx	lr

080118bc <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80118bc:	b580      	push	{r7, lr}
 80118be:	b084      	sub	sp, #16
 80118c0:	af00      	add	r7, sp, #0
 80118c2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80118c4:	687b      	ldr	r3, [r7, #4]
 80118c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80118c8:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80118ca:	68fb      	ldr	r3, [r7, #12]
 80118cc:	2200      	movs	r2, #0
 80118ce:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 80118d0:	68fb      	ldr	r3, [r7, #12]
 80118d2:	2200      	movs	r2, #0
 80118d4:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80118d6:	68f8      	ldr	r0, [r7, #12]
 80118d8:	f7ff ffe6 	bl	80118a8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80118dc:	bf00      	nop
 80118de:	3710      	adds	r7, #16
 80118e0:	46bd      	mov	sp, r7
 80118e2:	bd80      	pop	{r7, pc}

080118e4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80118e4:	b580      	push	{r7, lr}
 80118e6:	b084      	sub	sp, #16
 80118e8:	af00      	add	r7, sp, #0
 80118ea:	60f8      	str	r0, [r7, #12]
 80118ec:	60b9      	str	r1, [r7, #8]
 80118ee:	603b      	str	r3, [r7, #0]
 80118f0:	4613      	mov	r3, r2
 80118f2:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80118f4:	e04c      	b.n	8011990 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 80118f6:	683b      	ldr	r3, [r7, #0]
 80118f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80118fc:	d048      	beq.n	8011990 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80118fe:	f7fc ff09 	bl	800e714 <HAL_GetTick>
 8011902:	4602      	mov	r2, r0
 8011904:	69bb      	ldr	r3, [r7, #24]
 8011906:	1ad3      	subs	r3, r2, r3
 8011908:	683a      	ldr	r2, [r7, #0]
 801190a:	429a      	cmp	r2, r3
 801190c:	d902      	bls.n	8011914 <SPI_WaitFlagStateUntilTimeout+0x30>
 801190e:	683b      	ldr	r3, [r7, #0]
 8011910:	2b00      	cmp	r3, #0
 8011912:	d13d      	bne.n	8011990 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8011914:	68fb      	ldr	r3, [r7, #12]
 8011916:	681b      	ldr	r3, [r3, #0]
 8011918:	685a      	ldr	r2, [r3, #4]
 801191a:	68fb      	ldr	r3, [r7, #12]
 801191c:	681b      	ldr	r3, [r3, #0]
 801191e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8011922:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8011924:	68fb      	ldr	r3, [r7, #12]
 8011926:	685b      	ldr	r3, [r3, #4]
 8011928:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 801192c:	d111      	bne.n	8011952 <SPI_WaitFlagStateUntilTimeout+0x6e>
 801192e:	68fb      	ldr	r3, [r7, #12]
 8011930:	689b      	ldr	r3, [r3, #8]
 8011932:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8011936:	d004      	beq.n	8011942 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8011938:	68fb      	ldr	r3, [r7, #12]
 801193a:	689b      	ldr	r3, [r3, #8]
 801193c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8011940:	d107      	bne.n	8011952 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8011942:	68fb      	ldr	r3, [r7, #12]
 8011944:	681b      	ldr	r3, [r3, #0]
 8011946:	681a      	ldr	r2, [r3, #0]
 8011948:	68fb      	ldr	r3, [r7, #12]
 801194a:	681b      	ldr	r3, [r3, #0]
 801194c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8011950:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8011952:	68fb      	ldr	r3, [r7, #12]
 8011954:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011956:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 801195a:	d10f      	bne.n	801197c <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 801195c:	68fb      	ldr	r3, [r7, #12]
 801195e:	681b      	ldr	r3, [r3, #0]
 8011960:	681a      	ldr	r2, [r3, #0]
 8011962:	68fb      	ldr	r3, [r7, #12]
 8011964:	681b      	ldr	r3, [r3, #0]
 8011966:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 801196a:	601a      	str	r2, [r3, #0]
 801196c:	68fb      	ldr	r3, [r7, #12]
 801196e:	681b      	ldr	r3, [r3, #0]
 8011970:	681a      	ldr	r2, [r3, #0]
 8011972:	68fb      	ldr	r3, [r7, #12]
 8011974:	681b      	ldr	r3, [r3, #0]
 8011976:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 801197a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 801197c:	68fb      	ldr	r3, [r7, #12]
 801197e:	2201      	movs	r2, #1
 8011980:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8011984:	68fb      	ldr	r3, [r7, #12]
 8011986:	2200      	movs	r2, #0
 8011988:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 801198c:	2303      	movs	r3, #3
 801198e:	e00f      	b.n	80119b0 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8011990:	68fb      	ldr	r3, [r7, #12]
 8011992:	681b      	ldr	r3, [r3, #0]
 8011994:	689a      	ldr	r2, [r3, #8]
 8011996:	68bb      	ldr	r3, [r7, #8]
 8011998:	4013      	ands	r3, r2
 801199a:	68ba      	ldr	r2, [r7, #8]
 801199c:	429a      	cmp	r2, r3
 801199e:	bf0c      	ite	eq
 80119a0:	2301      	moveq	r3, #1
 80119a2:	2300      	movne	r3, #0
 80119a4:	b2db      	uxtb	r3, r3
 80119a6:	461a      	mov	r2, r3
 80119a8:	79fb      	ldrb	r3, [r7, #7]
 80119aa:	429a      	cmp	r2, r3
 80119ac:	d1a3      	bne.n	80118f6 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 80119ae:	2300      	movs	r3, #0
}
 80119b0:	4618      	mov	r0, r3
 80119b2:	3710      	adds	r7, #16
 80119b4:	46bd      	mov	sp, r7
 80119b6:	bd80      	pop	{r7, pc}

080119b8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80119b8:	b580      	push	{r7, lr}
 80119ba:	b086      	sub	sp, #24
 80119bc:	af02      	add	r7, sp, #8
 80119be:	60f8      	str	r0, [r7, #12]
 80119c0:	60b9      	str	r1, [r7, #8]
 80119c2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80119c4:	68fb      	ldr	r3, [r7, #12]
 80119c6:	685b      	ldr	r3, [r3, #4]
 80119c8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80119cc:	d111      	bne.n	80119f2 <SPI_EndRxTransaction+0x3a>
 80119ce:	68fb      	ldr	r3, [r7, #12]
 80119d0:	689b      	ldr	r3, [r3, #8]
 80119d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80119d6:	d004      	beq.n	80119e2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80119d8:	68fb      	ldr	r3, [r7, #12]
 80119da:	689b      	ldr	r3, [r3, #8]
 80119dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80119e0:	d107      	bne.n	80119f2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80119e2:	68fb      	ldr	r3, [r7, #12]
 80119e4:	681b      	ldr	r3, [r3, #0]
 80119e6:	681a      	ldr	r2, [r3, #0]
 80119e8:	68fb      	ldr	r3, [r7, #12]
 80119ea:	681b      	ldr	r3, [r3, #0]
 80119ec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80119f0:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80119f2:	68fb      	ldr	r3, [r7, #12]
 80119f4:	685b      	ldr	r3, [r3, #4]
 80119f6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80119fa:	d12a      	bne.n	8011a52 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80119fc:	68fb      	ldr	r3, [r7, #12]
 80119fe:	689b      	ldr	r3, [r3, #8]
 8011a00:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8011a04:	d012      	beq.n	8011a2c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8011a06:	687b      	ldr	r3, [r7, #4]
 8011a08:	9300      	str	r3, [sp, #0]
 8011a0a:	68bb      	ldr	r3, [r7, #8]
 8011a0c:	2200      	movs	r2, #0
 8011a0e:	2180      	movs	r1, #128	; 0x80
 8011a10:	68f8      	ldr	r0, [r7, #12]
 8011a12:	f7ff ff67 	bl	80118e4 <SPI_WaitFlagStateUntilTimeout>
 8011a16:	4603      	mov	r3, r0
 8011a18:	2b00      	cmp	r3, #0
 8011a1a:	d02d      	beq.n	8011a78 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8011a1c:	68fb      	ldr	r3, [r7, #12]
 8011a1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011a20:	f043 0220 	orr.w	r2, r3, #32
 8011a24:	68fb      	ldr	r3, [r7, #12]
 8011a26:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8011a28:	2303      	movs	r3, #3
 8011a2a:	e026      	b.n	8011a7a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8011a2c:	687b      	ldr	r3, [r7, #4]
 8011a2e:	9300      	str	r3, [sp, #0]
 8011a30:	68bb      	ldr	r3, [r7, #8]
 8011a32:	2200      	movs	r2, #0
 8011a34:	2101      	movs	r1, #1
 8011a36:	68f8      	ldr	r0, [r7, #12]
 8011a38:	f7ff ff54 	bl	80118e4 <SPI_WaitFlagStateUntilTimeout>
 8011a3c:	4603      	mov	r3, r0
 8011a3e:	2b00      	cmp	r3, #0
 8011a40:	d01a      	beq.n	8011a78 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8011a42:	68fb      	ldr	r3, [r7, #12]
 8011a44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011a46:	f043 0220 	orr.w	r2, r3, #32
 8011a4a:	68fb      	ldr	r3, [r7, #12]
 8011a4c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8011a4e:	2303      	movs	r3, #3
 8011a50:	e013      	b.n	8011a7a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8011a52:	687b      	ldr	r3, [r7, #4]
 8011a54:	9300      	str	r3, [sp, #0]
 8011a56:	68bb      	ldr	r3, [r7, #8]
 8011a58:	2200      	movs	r2, #0
 8011a5a:	2101      	movs	r1, #1
 8011a5c:	68f8      	ldr	r0, [r7, #12]
 8011a5e:	f7ff ff41 	bl	80118e4 <SPI_WaitFlagStateUntilTimeout>
 8011a62:	4603      	mov	r3, r0
 8011a64:	2b00      	cmp	r3, #0
 8011a66:	d007      	beq.n	8011a78 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8011a68:	68fb      	ldr	r3, [r7, #12]
 8011a6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011a6c:	f043 0220 	orr.w	r2, r3, #32
 8011a70:	68fb      	ldr	r3, [r7, #12]
 8011a72:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8011a74:	2303      	movs	r3, #3
 8011a76:	e000      	b.n	8011a7a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8011a78:	2300      	movs	r3, #0
}
 8011a7a:	4618      	mov	r0, r3
 8011a7c:	3710      	adds	r7, #16
 8011a7e:	46bd      	mov	sp, r7
 8011a80:	bd80      	pop	{r7, pc}
	...

08011a84 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8011a84:	b580      	push	{r7, lr}
 8011a86:	b088      	sub	sp, #32
 8011a88:	af02      	add	r7, sp, #8
 8011a8a:	60f8      	str	r0, [r7, #12]
 8011a8c:	60b9      	str	r1, [r7, #8]
 8011a8e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8011a90:	4b1b      	ldr	r3, [pc, #108]	; (8011b00 <SPI_EndRxTxTransaction+0x7c>)
 8011a92:	681b      	ldr	r3, [r3, #0]
 8011a94:	4a1b      	ldr	r2, [pc, #108]	; (8011b04 <SPI_EndRxTxTransaction+0x80>)
 8011a96:	fba2 2303 	umull	r2, r3, r2, r3
 8011a9a:	0d5b      	lsrs	r3, r3, #21
 8011a9c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8011aa0:	fb02 f303 	mul.w	r3, r2, r3
 8011aa4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8011aa6:	68fb      	ldr	r3, [r7, #12]
 8011aa8:	685b      	ldr	r3, [r3, #4]
 8011aaa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8011aae:	d112      	bne.n	8011ad6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8011ab0:	687b      	ldr	r3, [r7, #4]
 8011ab2:	9300      	str	r3, [sp, #0]
 8011ab4:	68bb      	ldr	r3, [r7, #8]
 8011ab6:	2200      	movs	r2, #0
 8011ab8:	2180      	movs	r1, #128	; 0x80
 8011aba:	68f8      	ldr	r0, [r7, #12]
 8011abc:	f7ff ff12 	bl	80118e4 <SPI_WaitFlagStateUntilTimeout>
 8011ac0:	4603      	mov	r3, r0
 8011ac2:	2b00      	cmp	r3, #0
 8011ac4:	d016      	beq.n	8011af4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8011ac6:	68fb      	ldr	r3, [r7, #12]
 8011ac8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011aca:	f043 0220 	orr.w	r2, r3, #32
 8011ace:	68fb      	ldr	r3, [r7, #12]
 8011ad0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8011ad2:	2303      	movs	r3, #3
 8011ad4:	e00f      	b.n	8011af6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8011ad6:	697b      	ldr	r3, [r7, #20]
 8011ad8:	2b00      	cmp	r3, #0
 8011ada:	d00a      	beq.n	8011af2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8011adc:	697b      	ldr	r3, [r7, #20]
 8011ade:	3b01      	subs	r3, #1
 8011ae0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8011ae2:	68fb      	ldr	r3, [r7, #12]
 8011ae4:	681b      	ldr	r3, [r3, #0]
 8011ae6:	689b      	ldr	r3, [r3, #8]
 8011ae8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8011aec:	2b80      	cmp	r3, #128	; 0x80
 8011aee:	d0f2      	beq.n	8011ad6 <SPI_EndRxTxTransaction+0x52>
 8011af0:	e000      	b.n	8011af4 <SPI_EndRxTxTransaction+0x70>
        break;
 8011af2:	bf00      	nop
  }

  return HAL_OK;
 8011af4:	2300      	movs	r3, #0
}
 8011af6:	4618      	mov	r0, r3
 8011af8:	3718      	adds	r7, #24
 8011afa:	46bd      	mov	sp, r7
 8011afc:	bd80      	pop	{r7, pc}
 8011afe:	bf00      	nop
 8011b00:	20000018 	.word	0x20000018
 8011b04:	165e9f81 	.word	0x165e9f81

08011b08 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8011b08:	b580      	push	{r7, lr}
 8011b0a:	b082      	sub	sp, #8
 8011b0c:	af00      	add	r7, sp, #0
 8011b0e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8011b10:	687b      	ldr	r3, [r7, #4]
 8011b12:	2b00      	cmp	r3, #0
 8011b14:	d101      	bne.n	8011b1a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8011b16:	2301      	movs	r3, #1
 8011b18:	e01d      	b.n	8011b56 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8011b1a:	687b      	ldr	r3, [r7, #4]
 8011b1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8011b20:	b2db      	uxtb	r3, r3
 8011b22:	2b00      	cmp	r3, #0
 8011b24:	d106      	bne.n	8011b34 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8011b26:	687b      	ldr	r3, [r7, #4]
 8011b28:	2200      	movs	r2, #0
 8011b2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8011b2e:	6878      	ldr	r0, [r7, #4]
 8011b30:	f7fb fece 	bl	800d8d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8011b34:	687b      	ldr	r3, [r7, #4]
 8011b36:	2202      	movs	r2, #2
 8011b38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8011b3c:	687b      	ldr	r3, [r7, #4]
 8011b3e:	681a      	ldr	r2, [r3, #0]
 8011b40:	687b      	ldr	r3, [r7, #4]
 8011b42:	3304      	adds	r3, #4
 8011b44:	4619      	mov	r1, r3
 8011b46:	4610      	mov	r0, r2
 8011b48:	f000 fe96 	bl	8012878 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8011b4c:	687b      	ldr	r3, [r7, #4]
 8011b4e:	2201      	movs	r2, #1
 8011b50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8011b54:	2300      	movs	r3, #0
}
 8011b56:	4618      	mov	r0, r3
 8011b58:	3708      	adds	r7, #8
 8011b5a:	46bd      	mov	sp, r7
 8011b5c:	bd80      	pop	{r7, pc}

08011b5e <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8011b5e:	b480      	push	{r7}
 8011b60:	b085      	sub	sp, #20
 8011b62:	af00      	add	r7, sp, #0
 8011b64:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8011b66:	687b      	ldr	r3, [r7, #4]
 8011b68:	681b      	ldr	r3, [r3, #0]
 8011b6a:	68da      	ldr	r2, [r3, #12]
 8011b6c:	687b      	ldr	r3, [r7, #4]
 8011b6e:	681b      	ldr	r3, [r3, #0]
 8011b70:	f042 0201 	orr.w	r2, r2, #1
 8011b74:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8011b76:	687b      	ldr	r3, [r7, #4]
 8011b78:	681b      	ldr	r3, [r3, #0]
 8011b7a:	689b      	ldr	r3, [r3, #8]
 8011b7c:	f003 0307 	and.w	r3, r3, #7
 8011b80:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011b82:	68fb      	ldr	r3, [r7, #12]
 8011b84:	2b06      	cmp	r3, #6
 8011b86:	d007      	beq.n	8011b98 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8011b88:	687b      	ldr	r3, [r7, #4]
 8011b8a:	681b      	ldr	r3, [r3, #0]
 8011b8c:	681a      	ldr	r2, [r3, #0]
 8011b8e:	687b      	ldr	r3, [r7, #4]
 8011b90:	681b      	ldr	r3, [r3, #0]
 8011b92:	f042 0201 	orr.w	r2, r2, #1
 8011b96:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8011b98:	2300      	movs	r3, #0
}
 8011b9a:	4618      	mov	r0, r3
 8011b9c:	3714      	adds	r7, #20
 8011b9e:	46bd      	mov	sp, r7
 8011ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ba4:	4770      	bx	lr

08011ba6 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8011ba6:	b480      	push	{r7}
 8011ba8:	b083      	sub	sp, #12
 8011baa:	af00      	add	r7, sp, #0
 8011bac:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8011bae:	687b      	ldr	r3, [r7, #4]
 8011bb0:	681b      	ldr	r3, [r3, #0]
 8011bb2:	68da      	ldr	r2, [r3, #12]
 8011bb4:	687b      	ldr	r3, [r7, #4]
 8011bb6:	681b      	ldr	r3, [r3, #0]
 8011bb8:	f022 0201 	bic.w	r2, r2, #1
 8011bbc:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8011bbe:	687b      	ldr	r3, [r7, #4]
 8011bc0:	681b      	ldr	r3, [r3, #0]
 8011bc2:	6a1a      	ldr	r2, [r3, #32]
 8011bc4:	f241 1311 	movw	r3, #4369	; 0x1111
 8011bc8:	4013      	ands	r3, r2
 8011bca:	2b00      	cmp	r3, #0
 8011bcc:	d10f      	bne.n	8011bee <HAL_TIM_Base_Stop_IT+0x48>
 8011bce:	687b      	ldr	r3, [r7, #4]
 8011bd0:	681b      	ldr	r3, [r3, #0]
 8011bd2:	6a1a      	ldr	r2, [r3, #32]
 8011bd4:	f240 4344 	movw	r3, #1092	; 0x444
 8011bd8:	4013      	ands	r3, r2
 8011bda:	2b00      	cmp	r3, #0
 8011bdc:	d107      	bne.n	8011bee <HAL_TIM_Base_Stop_IT+0x48>
 8011bde:	687b      	ldr	r3, [r7, #4]
 8011be0:	681b      	ldr	r3, [r3, #0]
 8011be2:	681a      	ldr	r2, [r3, #0]
 8011be4:	687b      	ldr	r3, [r7, #4]
 8011be6:	681b      	ldr	r3, [r3, #0]
 8011be8:	f022 0201 	bic.w	r2, r2, #1
 8011bec:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8011bee:	2300      	movs	r3, #0
}
 8011bf0:	4618      	mov	r0, r3
 8011bf2:	370c      	adds	r7, #12
 8011bf4:	46bd      	mov	sp, r7
 8011bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bfa:	4770      	bx	lr

08011bfc <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8011bfc:	b580      	push	{r7, lr}
 8011bfe:	b082      	sub	sp, #8
 8011c00:	af00      	add	r7, sp, #0
 8011c02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8011c04:	687b      	ldr	r3, [r7, #4]
 8011c06:	2b00      	cmp	r3, #0
 8011c08:	d101      	bne.n	8011c0e <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8011c0a:	2301      	movs	r3, #1
 8011c0c:	e01d      	b.n	8011c4a <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8011c0e:	687b      	ldr	r3, [r7, #4]
 8011c10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8011c14:	b2db      	uxtb	r3, r3
 8011c16:	2b00      	cmp	r3, #0
 8011c18:	d106      	bne.n	8011c28 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8011c1a:	687b      	ldr	r3, [r7, #4]
 8011c1c:	2200      	movs	r2, #0
 8011c1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8011c22:	6878      	ldr	r0, [r7, #4]
 8011c24:	f000 f815 	bl	8011c52 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8011c28:	687b      	ldr	r3, [r7, #4]
 8011c2a:	2202      	movs	r2, #2
 8011c2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8011c30:	687b      	ldr	r3, [r7, #4]
 8011c32:	681a      	ldr	r2, [r3, #0]
 8011c34:	687b      	ldr	r3, [r7, #4]
 8011c36:	3304      	adds	r3, #4
 8011c38:	4619      	mov	r1, r3
 8011c3a:	4610      	mov	r0, r2
 8011c3c:	f000 fe1c 	bl	8012878 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8011c40:	687b      	ldr	r3, [r7, #4]
 8011c42:	2201      	movs	r2, #1
 8011c44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8011c48:	2300      	movs	r3, #0
}
 8011c4a:	4618      	mov	r0, r3
 8011c4c:	3708      	adds	r7, #8
 8011c4e:	46bd      	mov	sp, r7
 8011c50:	bd80      	pop	{r7, pc}

08011c52 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8011c52:	b480      	push	{r7}
 8011c54:	b083      	sub	sp, #12
 8011c56:	af00      	add	r7, sp, #0
 8011c58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8011c5a:	bf00      	nop
 8011c5c:	370c      	adds	r7, #12
 8011c5e:	46bd      	mov	sp, r7
 8011c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c64:	4770      	bx	lr
	...

08011c68 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8011c68:	b580      	push	{r7, lr}
 8011c6a:	b084      	sub	sp, #16
 8011c6c:	af00      	add	r7, sp, #0
 8011c6e:	6078      	str	r0, [r7, #4]
 8011c70:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8011c72:	683b      	ldr	r3, [r7, #0]
 8011c74:	2b0c      	cmp	r3, #12
 8011c76:	d841      	bhi.n	8011cfc <HAL_TIM_OC_Start_IT+0x94>
 8011c78:	a201      	add	r2, pc, #4	; (adr r2, 8011c80 <HAL_TIM_OC_Start_IT+0x18>)
 8011c7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011c7e:	bf00      	nop
 8011c80:	08011cb5 	.word	0x08011cb5
 8011c84:	08011cfd 	.word	0x08011cfd
 8011c88:	08011cfd 	.word	0x08011cfd
 8011c8c:	08011cfd 	.word	0x08011cfd
 8011c90:	08011cc7 	.word	0x08011cc7
 8011c94:	08011cfd 	.word	0x08011cfd
 8011c98:	08011cfd 	.word	0x08011cfd
 8011c9c:	08011cfd 	.word	0x08011cfd
 8011ca0:	08011cd9 	.word	0x08011cd9
 8011ca4:	08011cfd 	.word	0x08011cfd
 8011ca8:	08011cfd 	.word	0x08011cfd
 8011cac:	08011cfd 	.word	0x08011cfd
 8011cb0:	08011ceb 	.word	0x08011ceb
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8011cb4:	687b      	ldr	r3, [r7, #4]
 8011cb6:	681b      	ldr	r3, [r3, #0]
 8011cb8:	68da      	ldr	r2, [r3, #12]
 8011cba:	687b      	ldr	r3, [r7, #4]
 8011cbc:	681b      	ldr	r3, [r3, #0]
 8011cbe:	f042 0202 	orr.w	r2, r2, #2
 8011cc2:	60da      	str	r2, [r3, #12]
      break;
 8011cc4:	e01b      	b.n	8011cfe <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8011cc6:	687b      	ldr	r3, [r7, #4]
 8011cc8:	681b      	ldr	r3, [r3, #0]
 8011cca:	68da      	ldr	r2, [r3, #12]
 8011ccc:	687b      	ldr	r3, [r7, #4]
 8011cce:	681b      	ldr	r3, [r3, #0]
 8011cd0:	f042 0204 	orr.w	r2, r2, #4
 8011cd4:	60da      	str	r2, [r3, #12]
      break;
 8011cd6:	e012      	b.n	8011cfe <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8011cd8:	687b      	ldr	r3, [r7, #4]
 8011cda:	681b      	ldr	r3, [r3, #0]
 8011cdc:	68da      	ldr	r2, [r3, #12]
 8011cde:	687b      	ldr	r3, [r7, #4]
 8011ce0:	681b      	ldr	r3, [r3, #0]
 8011ce2:	f042 0208 	orr.w	r2, r2, #8
 8011ce6:	60da      	str	r2, [r3, #12]
      break;
 8011ce8:	e009      	b.n	8011cfe <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8011cea:	687b      	ldr	r3, [r7, #4]
 8011cec:	681b      	ldr	r3, [r3, #0]
 8011cee:	68da      	ldr	r2, [r3, #12]
 8011cf0:	687b      	ldr	r3, [r7, #4]
 8011cf2:	681b      	ldr	r3, [r3, #0]
 8011cf4:	f042 0210 	orr.w	r2, r2, #16
 8011cf8:	60da      	str	r2, [r3, #12]
      break;
 8011cfa:	e000      	b.n	8011cfe <HAL_TIM_OC_Start_IT+0x96>
    }

    default:
      break;
 8011cfc:	bf00      	nop
  }

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8011cfe:	687b      	ldr	r3, [r7, #4]
 8011d00:	681b      	ldr	r3, [r3, #0]
 8011d02:	2201      	movs	r2, #1
 8011d04:	6839      	ldr	r1, [r7, #0]
 8011d06:	4618      	mov	r0, r3
 8011d08:	f001 f8a0 	bl	8012e4c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8011d0c:	687b      	ldr	r3, [r7, #4]
 8011d0e:	681b      	ldr	r3, [r3, #0]
 8011d10:	4a15      	ldr	r2, [pc, #84]	; (8011d68 <HAL_TIM_OC_Start_IT+0x100>)
 8011d12:	4293      	cmp	r3, r2
 8011d14:	d004      	beq.n	8011d20 <HAL_TIM_OC_Start_IT+0xb8>
 8011d16:	687b      	ldr	r3, [r7, #4]
 8011d18:	681b      	ldr	r3, [r3, #0]
 8011d1a:	4a14      	ldr	r2, [pc, #80]	; (8011d6c <HAL_TIM_OC_Start_IT+0x104>)
 8011d1c:	4293      	cmp	r3, r2
 8011d1e:	d101      	bne.n	8011d24 <HAL_TIM_OC_Start_IT+0xbc>
 8011d20:	2301      	movs	r3, #1
 8011d22:	e000      	b.n	8011d26 <HAL_TIM_OC_Start_IT+0xbe>
 8011d24:	2300      	movs	r3, #0
 8011d26:	2b00      	cmp	r3, #0
 8011d28:	d007      	beq.n	8011d3a <HAL_TIM_OC_Start_IT+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8011d2a:	687b      	ldr	r3, [r7, #4]
 8011d2c:	681b      	ldr	r3, [r3, #0]
 8011d2e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8011d30:	687b      	ldr	r3, [r7, #4]
 8011d32:	681b      	ldr	r3, [r3, #0]
 8011d34:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8011d38:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8011d3a:	687b      	ldr	r3, [r7, #4]
 8011d3c:	681b      	ldr	r3, [r3, #0]
 8011d3e:	689b      	ldr	r3, [r3, #8]
 8011d40:	f003 0307 	and.w	r3, r3, #7
 8011d44:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011d46:	68fb      	ldr	r3, [r7, #12]
 8011d48:	2b06      	cmp	r3, #6
 8011d4a:	d007      	beq.n	8011d5c <HAL_TIM_OC_Start_IT+0xf4>
  {
    __HAL_TIM_ENABLE(htim);
 8011d4c:	687b      	ldr	r3, [r7, #4]
 8011d4e:	681b      	ldr	r3, [r3, #0]
 8011d50:	681a      	ldr	r2, [r3, #0]
 8011d52:	687b      	ldr	r3, [r7, #4]
 8011d54:	681b      	ldr	r3, [r3, #0]
 8011d56:	f042 0201 	orr.w	r2, r2, #1
 8011d5a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8011d5c:	2300      	movs	r3, #0
}
 8011d5e:	4618      	mov	r0, r3
 8011d60:	3710      	adds	r7, #16
 8011d62:	46bd      	mov	sp, r7
 8011d64:	bd80      	pop	{r7, pc}
 8011d66:	bf00      	nop
 8011d68:	40010000 	.word	0x40010000
 8011d6c:	40010400 	.word	0x40010400

08011d70 <HAL_TIM_OC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8011d70:	b580      	push	{r7, lr}
 8011d72:	b082      	sub	sp, #8
 8011d74:	af00      	add	r7, sp, #0
 8011d76:	6078      	str	r0, [r7, #4]
 8011d78:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8011d7a:	683b      	ldr	r3, [r7, #0]
 8011d7c:	2b0c      	cmp	r3, #12
 8011d7e:	d841      	bhi.n	8011e04 <HAL_TIM_OC_Stop_IT+0x94>
 8011d80:	a201      	add	r2, pc, #4	; (adr r2, 8011d88 <HAL_TIM_OC_Stop_IT+0x18>)
 8011d82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011d86:	bf00      	nop
 8011d88:	08011dbd 	.word	0x08011dbd
 8011d8c:	08011e05 	.word	0x08011e05
 8011d90:	08011e05 	.word	0x08011e05
 8011d94:	08011e05 	.word	0x08011e05
 8011d98:	08011dcf 	.word	0x08011dcf
 8011d9c:	08011e05 	.word	0x08011e05
 8011da0:	08011e05 	.word	0x08011e05
 8011da4:	08011e05 	.word	0x08011e05
 8011da8:	08011de1 	.word	0x08011de1
 8011dac:	08011e05 	.word	0x08011e05
 8011db0:	08011e05 	.word	0x08011e05
 8011db4:	08011e05 	.word	0x08011e05
 8011db8:	08011df3 	.word	0x08011df3
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8011dbc:	687b      	ldr	r3, [r7, #4]
 8011dbe:	681b      	ldr	r3, [r3, #0]
 8011dc0:	68da      	ldr	r2, [r3, #12]
 8011dc2:	687b      	ldr	r3, [r7, #4]
 8011dc4:	681b      	ldr	r3, [r3, #0]
 8011dc6:	f022 0202 	bic.w	r2, r2, #2
 8011dca:	60da      	str	r2, [r3, #12]
      break;
 8011dcc:	e01b      	b.n	8011e06 <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8011dce:	687b      	ldr	r3, [r7, #4]
 8011dd0:	681b      	ldr	r3, [r3, #0]
 8011dd2:	68da      	ldr	r2, [r3, #12]
 8011dd4:	687b      	ldr	r3, [r7, #4]
 8011dd6:	681b      	ldr	r3, [r3, #0]
 8011dd8:	f022 0204 	bic.w	r2, r2, #4
 8011ddc:	60da      	str	r2, [r3, #12]
      break;
 8011dde:	e012      	b.n	8011e06 <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8011de0:	687b      	ldr	r3, [r7, #4]
 8011de2:	681b      	ldr	r3, [r3, #0]
 8011de4:	68da      	ldr	r2, [r3, #12]
 8011de6:	687b      	ldr	r3, [r7, #4]
 8011de8:	681b      	ldr	r3, [r3, #0]
 8011dea:	f022 0208 	bic.w	r2, r2, #8
 8011dee:	60da      	str	r2, [r3, #12]
      break;
 8011df0:	e009      	b.n	8011e06 <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8011df2:	687b      	ldr	r3, [r7, #4]
 8011df4:	681b      	ldr	r3, [r3, #0]
 8011df6:	68da      	ldr	r2, [r3, #12]
 8011df8:	687b      	ldr	r3, [r7, #4]
 8011dfa:	681b      	ldr	r3, [r3, #0]
 8011dfc:	f022 0210 	bic.w	r2, r2, #16
 8011e00:	60da      	str	r2, [r3, #12]
      break;
 8011e02:	e000      	b.n	8011e06 <HAL_TIM_OC_Stop_IT+0x96>
    }

    default:
      break;
 8011e04:	bf00      	nop
  }

  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8011e06:	687b      	ldr	r3, [r7, #4]
 8011e08:	681b      	ldr	r3, [r3, #0]
 8011e0a:	2200      	movs	r2, #0
 8011e0c:	6839      	ldr	r1, [r7, #0]
 8011e0e:	4618      	mov	r0, r3
 8011e10:	f001 f81c 	bl	8012e4c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8011e14:	687b      	ldr	r3, [r7, #4]
 8011e16:	681b      	ldr	r3, [r3, #0]
 8011e18:	4a20      	ldr	r2, [pc, #128]	; (8011e9c <HAL_TIM_OC_Stop_IT+0x12c>)
 8011e1a:	4293      	cmp	r3, r2
 8011e1c:	d004      	beq.n	8011e28 <HAL_TIM_OC_Stop_IT+0xb8>
 8011e1e:	687b      	ldr	r3, [r7, #4]
 8011e20:	681b      	ldr	r3, [r3, #0]
 8011e22:	4a1f      	ldr	r2, [pc, #124]	; (8011ea0 <HAL_TIM_OC_Stop_IT+0x130>)
 8011e24:	4293      	cmp	r3, r2
 8011e26:	d101      	bne.n	8011e2c <HAL_TIM_OC_Stop_IT+0xbc>
 8011e28:	2301      	movs	r3, #1
 8011e2a:	e000      	b.n	8011e2e <HAL_TIM_OC_Stop_IT+0xbe>
 8011e2c:	2300      	movs	r3, #0
 8011e2e:	2b00      	cmp	r3, #0
 8011e30:	d017      	beq.n	8011e62 <HAL_TIM_OC_Stop_IT+0xf2>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8011e32:	687b      	ldr	r3, [r7, #4]
 8011e34:	681b      	ldr	r3, [r3, #0]
 8011e36:	6a1a      	ldr	r2, [r3, #32]
 8011e38:	f241 1311 	movw	r3, #4369	; 0x1111
 8011e3c:	4013      	ands	r3, r2
 8011e3e:	2b00      	cmp	r3, #0
 8011e40:	d10f      	bne.n	8011e62 <HAL_TIM_OC_Stop_IT+0xf2>
 8011e42:	687b      	ldr	r3, [r7, #4]
 8011e44:	681b      	ldr	r3, [r3, #0]
 8011e46:	6a1a      	ldr	r2, [r3, #32]
 8011e48:	f240 4344 	movw	r3, #1092	; 0x444
 8011e4c:	4013      	ands	r3, r2
 8011e4e:	2b00      	cmp	r3, #0
 8011e50:	d107      	bne.n	8011e62 <HAL_TIM_OC_Stop_IT+0xf2>
 8011e52:	687b      	ldr	r3, [r7, #4]
 8011e54:	681b      	ldr	r3, [r3, #0]
 8011e56:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8011e58:	687b      	ldr	r3, [r7, #4]
 8011e5a:	681b      	ldr	r3, [r3, #0]
 8011e5c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8011e60:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8011e62:	687b      	ldr	r3, [r7, #4]
 8011e64:	681b      	ldr	r3, [r3, #0]
 8011e66:	6a1a      	ldr	r2, [r3, #32]
 8011e68:	f241 1311 	movw	r3, #4369	; 0x1111
 8011e6c:	4013      	ands	r3, r2
 8011e6e:	2b00      	cmp	r3, #0
 8011e70:	d10f      	bne.n	8011e92 <HAL_TIM_OC_Stop_IT+0x122>
 8011e72:	687b      	ldr	r3, [r7, #4]
 8011e74:	681b      	ldr	r3, [r3, #0]
 8011e76:	6a1a      	ldr	r2, [r3, #32]
 8011e78:	f240 4344 	movw	r3, #1092	; 0x444
 8011e7c:	4013      	ands	r3, r2
 8011e7e:	2b00      	cmp	r3, #0
 8011e80:	d107      	bne.n	8011e92 <HAL_TIM_OC_Stop_IT+0x122>
 8011e82:	687b      	ldr	r3, [r7, #4]
 8011e84:	681b      	ldr	r3, [r3, #0]
 8011e86:	681a      	ldr	r2, [r3, #0]
 8011e88:	687b      	ldr	r3, [r7, #4]
 8011e8a:	681b      	ldr	r3, [r3, #0]
 8011e8c:	f022 0201 	bic.w	r2, r2, #1
 8011e90:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8011e92:	2300      	movs	r3, #0
}
 8011e94:	4618      	mov	r0, r3
 8011e96:	3708      	adds	r7, #8
 8011e98:	46bd      	mov	sp, r7
 8011e9a:	bd80      	pop	{r7, pc}
 8011e9c:	40010000 	.word	0x40010000
 8011ea0:	40010400 	.word	0x40010400

08011ea4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8011ea4:	b580      	push	{r7, lr}
 8011ea6:	b082      	sub	sp, #8
 8011ea8:	af00      	add	r7, sp, #0
 8011eaa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8011eac:	687b      	ldr	r3, [r7, #4]
 8011eae:	2b00      	cmp	r3, #0
 8011eb0:	d101      	bne.n	8011eb6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8011eb2:	2301      	movs	r3, #1
 8011eb4:	e01d      	b.n	8011ef2 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8011eb6:	687b      	ldr	r3, [r7, #4]
 8011eb8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8011ebc:	b2db      	uxtb	r3, r3
 8011ebe:	2b00      	cmp	r3, #0
 8011ec0:	d106      	bne.n	8011ed0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8011ec2:	687b      	ldr	r3, [r7, #4]
 8011ec4:	2200      	movs	r2, #0
 8011ec6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8011eca:	6878      	ldr	r0, [r7, #4]
 8011ecc:	f000 f815 	bl	8011efa <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8011ed0:	687b      	ldr	r3, [r7, #4]
 8011ed2:	2202      	movs	r2, #2
 8011ed4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8011ed8:	687b      	ldr	r3, [r7, #4]
 8011eda:	681a      	ldr	r2, [r3, #0]
 8011edc:	687b      	ldr	r3, [r7, #4]
 8011ede:	3304      	adds	r3, #4
 8011ee0:	4619      	mov	r1, r3
 8011ee2:	4610      	mov	r0, r2
 8011ee4:	f000 fcc8 	bl	8012878 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8011ee8:	687b      	ldr	r3, [r7, #4]
 8011eea:	2201      	movs	r2, #1
 8011eec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8011ef0:	2300      	movs	r3, #0
}
 8011ef2:	4618      	mov	r0, r3
 8011ef4:	3708      	adds	r7, #8
 8011ef6:	46bd      	mov	sp, r7
 8011ef8:	bd80      	pop	{r7, pc}

08011efa <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8011efa:	b480      	push	{r7}
 8011efc:	b083      	sub	sp, #12
 8011efe:	af00      	add	r7, sp, #0
 8011f00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8011f02:	bf00      	nop
 8011f04:	370c      	adds	r7, #12
 8011f06:	46bd      	mov	sp, r7
 8011f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f0c:	4770      	bx	lr
	...

08011f10 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8011f10:	b580      	push	{r7, lr}
 8011f12:	b084      	sub	sp, #16
 8011f14:	af00      	add	r7, sp, #0
 8011f16:	6078      	str	r0, [r7, #4]
 8011f18:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8011f1a:	687b      	ldr	r3, [r7, #4]
 8011f1c:	681b      	ldr	r3, [r3, #0]
 8011f1e:	2201      	movs	r2, #1
 8011f20:	6839      	ldr	r1, [r7, #0]
 8011f22:	4618      	mov	r0, r3
 8011f24:	f000 ff92 	bl	8012e4c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8011f28:	687b      	ldr	r3, [r7, #4]
 8011f2a:	681b      	ldr	r3, [r3, #0]
 8011f2c:	4a15      	ldr	r2, [pc, #84]	; (8011f84 <HAL_TIM_PWM_Start+0x74>)
 8011f2e:	4293      	cmp	r3, r2
 8011f30:	d004      	beq.n	8011f3c <HAL_TIM_PWM_Start+0x2c>
 8011f32:	687b      	ldr	r3, [r7, #4]
 8011f34:	681b      	ldr	r3, [r3, #0]
 8011f36:	4a14      	ldr	r2, [pc, #80]	; (8011f88 <HAL_TIM_PWM_Start+0x78>)
 8011f38:	4293      	cmp	r3, r2
 8011f3a:	d101      	bne.n	8011f40 <HAL_TIM_PWM_Start+0x30>
 8011f3c:	2301      	movs	r3, #1
 8011f3e:	e000      	b.n	8011f42 <HAL_TIM_PWM_Start+0x32>
 8011f40:	2300      	movs	r3, #0
 8011f42:	2b00      	cmp	r3, #0
 8011f44:	d007      	beq.n	8011f56 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8011f46:	687b      	ldr	r3, [r7, #4]
 8011f48:	681b      	ldr	r3, [r3, #0]
 8011f4a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8011f4c:	687b      	ldr	r3, [r7, #4]
 8011f4e:	681b      	ldr	r3, [r3, #0]
 8011f50:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8011f54:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8011f56:	687b      	ldr	r3, [r7, #4]
 8011f58:	681b      	ldr	r3, [r3, #0]
 8011f5a:	689b      	ldr	r3, [r3, #8]
 8011f5c:	f003 0307 	and.w	r3, r3, #7
 8011f60:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011f62:	68fb      	ldr	r3, [r7, #12]
 8011f64:	2b06      	cmp	r3, #6
 8011f66:	d007      	beq.n	8011f78 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8011f68:	687b      	ldr	r3, [r7, #4]
 8011f6a:	681b      	ldr	r3, [r3, #0]
 8011f6c:	681a      	ldr	r2, [r3, #0]
 8011f6e:	687b      	ldr	r3, [r7, #4]
 8011f70:	681b      	ldr	r3, [r3, #0]
 8011f72:	f042 0201 	orr.w	r2, r2, #1
 8011f76:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8011f78:	2300      	movs	r3, #0
}
 8011f7a:	4618      	mov	r0, r3
 8011f7c:	3710      	adds	r7, #16
 8011f7e:	46bd      	mov	sp, r7
 8011f80:	bd80      	pop	{r7, pc}
 8011f82:	bf00      	nop
 8011f84:	40010000 	.word	0x40010000
 8011f88:	40010400 	.word	0x40010400

08011f8c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8011f8c:	b580      	push	{r7, lr}
 8011f8e:	b082      	sub	sp, #8
 8011f90:	af00      	add	r7, sp, #0
 8011f92:	6078      	str	r0, [r7, #4]
 8011f94:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8011f96:	687b      	ldr	r3, [r7, #4]
 8011f98:	681b      	ldr	r3, [r3, #0]
 8011f9a:	2200      	movs	r2, #0
 8011f9c:	6839      	ldr	r1, [r7, #0]
 8011f9e:	4618      	mov	r0, r3
 8011fa0:	f000 ff54 	bl	8012e4c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8011fa4:	687b      	ldr	r3, [r7, #4]
 8011fa6:	681b      	ldr	r3, [r3, #0]
 8011fa8:	4a22      	ldr	r2, [pc, #136]	; (8012034 <HAL_TIM_PWM_Stop+0xa8>)
 8011faa:	4293      	cmp	r3, r2
 8011fac:	d004      	beq.n	8011fb8 <HAL_TIM_PWM_Stop+0x2c>
 8011fae:	687b      	ldr	r3, [r7, #4]
 8011fb0:	681b      	ldr	r3, [r3, #0]
 8011fb2:	4a21      	ldr	r2, [pc, #132]	; (8012038 <HAL_TIM_PWM_Stop+0xac>)
 8011fb4:	4293      	cmp	r3, r2
 8011fb6:	d101      	bne.n	8011fbc <HAL_TIM_PWM_Stop+0x30>
 8011fb8:	2301      	movs	r3, #1
 8011fba:	e000      	b.n	8011fbe <HAL_TIM_PWM_Stop+0x32>
 8011fbc:	2300      	movs	r3, #0
 8011fbe:	2b00      	cmp	r3, #0
 8011fc0:	d017      	beq.n	8011ff2 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8011fc2:	687b      	ldr	r3, [r7, #4]
 8011fc4:	681b      	ldr	r3, [r3, #0]
 8011fc6:	6a1a      	ldr	r2, [r3, #32]
 8011fc8:	f241 1311 	movw	r3, #4369	; 0x1111
 8011fcc:	4013      	ands	r3, r2
 8011fce:	2b00      	cmp	r3, #0
 8011fd0:	d10f      	bne.n	8011ff2 <HAL_TIM_PWM_Stop+0x66>
 8011fd2:	687b      	ldr	r3, [r7, #4]
 8011fd4:	681b      	ldr	r3, [r3, #0]
 8011fd6:	6a1a      	ldr	r2, [r3, #32]
 8011fd8:	f240 4344 	movw	r3, #1092	; 0x444
 8011fdc:	4013      	ands	r3, r2
 8011fde:	2b00      	cmp	r3, #0
 8011fe0:	d107      	bne.n	8011ff2 <HAL_TIM_PWM_Stop+0x66>
 8011fe2:	687b      	ldr	r3, [r7, #4]
 8011fe4:	681b      	ldr	r3, [r3, #0]
 8011fe6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8011fe8:	687b      	ldr	r3, [r7, #4]
 8011fea:	681b      	ldr	r3, [r3, #0]
 8011fec:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8011ff0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8011ff2:	687b      	ldr	r3, [r7, #4]
 8011ff4:	681b      	ldr	r3, [r3, #0]
 8011ff6:	6a1a      	ldr	r2, [r3, #32]
 8011ff8:	f241 1311 	movw	r3, #4369	; 0x1111
 8011ffc:	4013      	ands	r3, r2
 8011ffe:	2b00      	cmp	r3, #0
 8012000:	d10f      	bne.n	8012022 <HAL_TIM_PWM_Stop+0x96>
 8012002:	687b      	ldr	r3, [r7, #4]
 8012004:	681b      	ldr	r3, [r3, #0]
 8012006:	6a1a      	ldr	r2, [r3, #32]
 8012008:	f240 4344 	movw	r3, #1092	; 0x444
 801200c:	4013      	ands	r3, r2
 801200e:	2b00      	cmp	r3, #0
 8012010:	d107      	bne.n	8012022 <HAL_TIM_PWM_Stop+0x96>
 8012012:	687b      	ldr	r3, [r7, #4]
 8012014:	681b      	ldr	r3, [r3, #0]
 8012016:	681a      	ldr	r2, [r3, #0]
 8012018:	687b      	ldr	r3, [r7, #4]
 801201a:	681b      	ldr	r3, [r3, #0]
 801201c:	f022 0201 	bic.w	r2, r2, #1
 8012020:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8012022:	687b      	ldr	r3, [r7, #4]
 8012024:	2201      	movs	r2, #1
 8012026:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 801202a:	2300      	movs	r3, #0
}
 801202c:	4618      	mov	r0, r3
 801202e:	3708      	adds	r7, #8
 8012030:	46bd      	mov	sp, r7
 8012032:	bd80      	pop	{r7, pc}
 8012034:	40010000 	.word	0x40010000
 8012038:	40010400 	.word	0x40010400

0801203c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 801203c:	b580      	push	{r7, lr}
 801203e:	b086      	sub	sp, #24
 8012040:	af00      	add	r7, sp, #0
 8012042:	6078      	str	r0, [r7, #4]
 8012044:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8012046:	687b      	ldr	r3, [r7, #4]
 8012048:	2b00      	cmp	r3, #0
 801204a:	d101      	bne.n	8012050 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 801204c:	2301      	movs	r3, #1
 801204e:	e083      	b.n	8012158 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8012050:	687b      	ldr	r3, [r7, #4]
 8012052:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8012056:	b2db      	uxtb	r3, r3
 8012058:	2b00      	cmp	r3, #0
 801205a:	d106      	bne.n	801206a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 801205c:	687b      	ldr	r3, [r7, #4]
 801205e:	2200      	movs	r2, #0
 8012060:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8012064:	6878      	ldr	r0, [r7, #4]
 8012066:	f7fb fccb 	bl	800da00 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 801206a:	687b      	ldr	r3, [r7, #4]
 801206c:	2202      	movs	r2, #2
 801206e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8012072:	687b      	ldr	r3, [r7, #4]
 8012074:	681b      	ldr	r3, [r3, #0]
 8012076:	689b      	ldr	r3, [r3, #8]
 8012078:	687a      	ldr	r2, [r7, #4]
 801207a:	6812      	ldr	r2, [r2, #0]
 801207c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8012080:	f023 0307 	bic.w	r3, r3, #7
 8012084:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8012086:	687b      	ldr	r3, [r7, #4]
 8012088:	681a      	ldr	r2, [r3, #0]
 801208a:	687b      	ldr	r3, [r7, #4]
 801208c:	3304      	adds	r3, #4
 801208e:	4619      	mov	r1, r3
 8012090:	4610      	mov	r0, r2
 8012092:	f000 fbf1 	bl	8012878 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8012096:	687b      	ldr	r3, [r7, #4]
 8012098:	681b      	ldr	r3, [r3, #0]
 801209a:	689b      	ldr	r3, [r3, #8]
 801209c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 801209e:	687b      	ldr	r3, [r7, #4]
 80120a0:	681b      	ldr	r3, [r3, #0]
 80120a2:	699b      	ldr	r3, [r3, #24]
 80120a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80120a6:	687b      	ldr	r3, [r7, #4]
 80120a8:	681b      	ldr	r3, [r3, #0]
 80120aa:	6a1b      	ldr	r3, [r3, #32]
 80120ac:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80120ae:	683b      	ldr	r3, [r7, #0]
 80120b0:	681b      	ldr	r3, [r3, #0]
 80120b2:	697a      	ldr	r2, [r7, #20]
 80120b4:	4313      	orrs	r3, r2
 80120b6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80120b8:	693b      	ldr	r3, [r7, #16]
 80120ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80120be:	f023 0303 	bic.w	r3, r3, #3
 80120c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80120c4:	683b      	ldr	r3, [r7, #0]
 80120c6:	689a      	ldr	r2, [r3, #8]
 80120c8:	683b      	ldr	r3, [r7, #0]
 80120ca:	699b      	ldr	r3, [r3, #24]
 80120cc:	021b      	lsls	r3, r3, #8
 80120ce:	4313      	orrs	r3, r2
 80120d0:	693a      	ldr	r2, [r7, #16]
 80120d2:	4313      	orrs	r3, r2
 80120d4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80120d6:	693b      	ldr	r3, [r7, #16]
 80120d8:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80120dc:	f023 030c 	bic.w	r3, r3, #12
 80120e0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80120e2:	693b      	ldr	r3, [r7, #16]
 80120e4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80120e8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80120ec:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80120ee:	683b      	ldr	r3, [r7, #0]
 80120f0:	68da      	ldr	r2, [r3, #12]
 80120f2:	683b      	ldr	r3, [r7, #0]
 80120f4:	69db      	ldr	r3, [r3, #28]
 80120f6:	021b      	lsls	r3, r3, #8
 80120f8:	4313      	orrs	r3, r2
 80120fa:	693a      	ldr	r2, [r7, #16]
 80120fc:	4313      	orrs	r3, r2
 80120fe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8012100:	683b      	ldr	r3, [r7, #0]
 8012102:	691b      	ldr	r3, [r3, #16]
 8012104:	011a      	lsls	r2, r3, #4
 8012106:	683b      	ldr	r3, [r7, #0]
 8012108:	6a1b      	ldr	r3, [r3, #32]
 801210a:	031b      	lsls	r3, r3, #12
 801210c:	4313      	orrs	r3, r2
 801210e:	693a      	ldr	r2, [r7, #16]
 8012110:	4313      	orrs	r3, r2
 8012112:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8012114:	68fb      	ldr	r3, [r7, #12]
 8012116:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 801211a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 801211c:	68fb      	ldr	r3, [r7, #12]
 801211e:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8012122:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8012124:	683b      	ldr	r3, [r7, #0]
 8012126:	685a      	ldr	r2, [r3, #4]
 8012128:	683b      	ldr	r3, [r7, #0]
 801212a:	695b      	ldr	r3, [r3, #20]
 801212c:	011b      	lsls	r3, r3, #4
 801212e:	4313      	orrs	r3, r2
 8012130:	68fa      	ldr	r2, [r7, #12]
 8012132:	4313      	orrs	r3, r2
 8012134:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8012136:	687b      	ldr	r3, [r7, #4]
 8012138:	681b      	ldr	r3, [r3, #0]
 801213a:	697a      	ldr	r2, [r7, #20]
 801213c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 801213e:	687b      	ldr	r3, [r7, #4]
 8012140:	681b      	ldr	r3, [r3, #0]
 8012142:	693a      	ldr	r2, [r7, #16]
 8012144:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8012146:	687b      	ldr	r3, [r7, #4]
 8012148:	681b      	ldr	r3, [r3, #0]
 801214a:	68fa      	ldr	r2, [r7, #12]
 801214c:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 801214e:	687b      	ldr	r3, [r7, #4]
 8012150:	2201      	movs	r2, #1
 8012152:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8012156:	2300      	movs	r3, #0
}
 8012158:	4618      	mov	r0, r3
 801215a:	3718      	adds	r7, #24
 801215c:	46bd      	mov	sp, r7
 801215e:	bd80      	pop	{r7, pc}

08012160 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8012160:	b580      	push	{r7, lr}
 8012162:	b082      	sub	sp, #8
 8012164:	af00      	add	r7, sp, #0
 8012166:	6078      	str	r0, [r7, #4]
 8012168:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 801216a:	683b      	ldr	r3, [r7, #0]
 801216c:	2b00      	cmp	r3, #0
 801216e:	d002      	beq.n	8012176 <HAL_TIM_Encoder_Start+0x16>
 8012170:	2b04      	cmp	r3, #4
 8012172:	d008      	beq.n	8012186 <HAL_TIM_Encoder_Start+0x26>
 8012174:	e00f      	b.n	8012196 <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8012176:	687b      	ldr	r3, [r7, #4]
 8012178:	681b      	ldr	r3, [r3, #0]
 801217a:	2201      	movs	r2, #1
 801217c:	2100      	movs	r1, #0
 801217e:	4618      	mov	r0, r3
 8012180:	f000 fe64 	bl	8012e4c <TIM_CCxChannelCmd>
      break;
 8012184:	e016      	b.n	80121b4 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8012186:	687b      	ldr	r3, [r7, #4]
 8012188:	681b      	ldr	r3, [r3, #0]
 801218a:	2201      	movs	r2, #1
 801218c:	2104      	movs	r1, #4
 801218e:	4618      	mov	r0, r3
 8012190:	f000 fe5c 	bl	8012e4c <TIM_CCxChannelCmd>
      break;
 8012194:	e00e      	b.n	80121b4 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8012196:	687b      	ldr	r3, [r7, #4]
 8012198:	681b      	ldr	r3, [r3, #0]
 801219a:	2201      	movs	r2, #1
 801219c:	2100      	movs	r1, #0
 801219e:	4618      	mov	r0, r3
 80121a0:	f000 fe54 	bl	8012e4c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80121a4:	687b      	ldr	r3, [r7, #4]
 80121a6:	681b      	ldr	r3, [r3, #0]
 80121a8:	2201      	movs	r2, #1
 80121aa:	2104      	movs	r1, #4
 80121ac:	4618      	mov	r0, r3
 80121ae:	f000 fe4d 	bl	8012e4c <TIM_CCxChannelCmd>
      break;
 80121b2:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80121b4:	687b      	ldr	r3, [r7, #4]
 80121b6:	681b      	ldr	r3, [r3, #0]
 80121b8:	681a      	ldr	r2, [r3, #0]
 80121ba:	687b      	ldr	r3, [r7, #4]
 80121bc:	681b      	ldr	r3, [r3, #0]
 80121be:	f042 0201 	orr.w	r2, r2, #1
 80121c2:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80121c4:	2300      	movs	r3, #0
}
 80121c6:	4618      	mov	r0, r3
 80121c8:	3708      	adds	r7, #8
 80121ca:	46bd      	mov	sp, r7
 80121cc:	bd80      	pop	{r7, pc}

080121ce <HAL_TIM_Encoder_Stop>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80121ce:	b580      	push	{r7, lr}
 80121d0:	b082      	sub	sp, #8
 80121d2:	af00      	add	r7, sp, #0
 80121d4:	6078      	str	r0, [r7, #4]
 80121d6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Disable the Input Capture channels 1 and 2
    (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */
  switch (Channel)
 80121d8:	683b      	ldr	r3, [r7, #0]
 80121da:	2b00      	cmp	r3, #0
 80121dc:	d002      	beq.n	80121e4 <HAL_TIM_Encoder_Stop+0x16>
 80121de:	2b04      	cmp	r3, #4
 80121e0:	d008      	beq.n	80121f4 <HAL_TIM_Encoder_Stop+0x26>
 80121e2:	e00f      	b.n	8012204 <HAL_TIM_Encoder_Stop+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 80121e4:	687b      	ldr	r3, [r7, #4]
 80121e6:	681b      	ldr	r3, [r3, #0]
 80121e8:	2200      	movs	r2, #0
 80121ea:	2100      	movs	r1, #0
 80121ec:	4618      	mov	r0, r3
 80121ee:	f000 fe2d 	bl	8012e4c <TIM_CCxChannelCmd>
      break;
 80121f2:	e016      	b.n	8012222 <HAL_TIM_Encoder_Stop+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 80121f4:	687b      	ldr	r3, [r7, #4]
 80121f6:	681b      	ldr	r3, [r3, #0]
 80121f8:	2200      	movs	r2, #0
 80121fa:	2104      	movs	r1, #4
 80121fc:	4618      	mov	r0, r3
 80121fe:	f000 fe25 	bl	8012e4c <TIM_CCxChannelCmd>
      break;
 8012202:	e00e      	b.n	8012222 <HAL_TIM_Encoder_Stop+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8012204:	687b      	ldr	r3, [r7, #4]
 8012206:	681b      	ldr	r3, [r3, #0]
 8012208:	2200      	movs	r2, #0
 801220a:	2100      	movs	r1, #0
 801220c:	4618      	mov	r0, r3
 801220e:	f000 fe1d 	bl	8012e4c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8012212:	687b      	ldr	r3, [r7, #4]
 8012214:	681b      	ldr	r3, [r3, #0]
 8012216:	2200      	movs	r2, #0
 8012218:	2104      	movs	r1, #4
 801221a:	4618      	mov	r0, r3
 801221c:	f000 fe16 	bl	8012e4c <TIM_CCxChannelCmd>
      break;
 8012220:	bf00      	nop
    }
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8012222:	687b      	ldr	r3, [r7, #4]
 8012224:	681b      	ldr	r3, [r3, #0]
 8012226:	6a1a      	ldr	r2, [r3, #32]
 8012228:	f241 1311 	movw	r3, #4369	; 0x1111
 801222c:	4013      	ands	r3, r2
 801222e:	2b00      	cmp	r3, #0
 8012230:	d10f      	bne.n	8012252 <HAL_TIM_Encoder_Stop+0x84>
 8012232:	687b      	ldr	r3, [r7, #4]
 8012234:	681b      	ldr	r3, [r3, #0]
 8012236:	6a1a      	ldr	r2, [r3, #32]
 8012238:	f240 4344 	movw	r3, #1092	; 0x444
 801223c:	4013      	ands	r3, r2
 801223e:	2b00      	cmp	r3, #0
 8012240:	d107      	bne.n	8012252 <HAL_TIM_Encoder_Stop+0x84>
 8012242:	687b      	ldr	r3, [r7, #4]
 8012244:	681b      	ldr	r3, [r3, #0]
 8012246:	681a      	ldr	r2, [r3, #0]
 8012248:	687b      	ldr	r3, [r7, #4]
 801224a:	681b      	ldr	r3, [r3, #0]
 801224c:	f022 0201 	bic.w	r2, r2, #1
 8012250:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8012252:	2300      	movs	r3, #0
}
 8012254:	4618      	mov	r0, r3
 8012256:	3708      	adds	r7, #8
 8012258:	46bd      	mov	sp, r7
 801225a:	bd80      	pop	{r7, pc}

0801225c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 801225c:	b580      	push	{r7, lr}
 801225e:	b082      	sub	sp, #8
 8012260:	af00      	add	r7, sp, #0
 8012262:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8012264:	687b      	ldr	r3, [r7, #4]
 8012266:	681b      	ldr	r3, [r3, #0]
 8012268:	691b      	ldr	r3, [r3, #16]
 801226a:	f003 0302 	and.w	r3, r3, #2
 801226e:	2b02      	cmp	r3, #2
 8012270:	d122      	bne.n	80122b8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8012272:	687b      	ldr	r3, [r7, #4]
 8012274:	681b      	ldr	r3, [r3, #0]
 8012276:	68db      	ldr	r3, [r3, #12]
 8012278:	f003 0302 	and.w	r3, r3, #2
 801227c:	2b02      	cmp	r3, #2
 801227e:	d11b      	bne.n	80122b8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8012280:	687b      	ldr	r3, [r7, #4]
 8012282:	681b      	ldr	r3, [r3, #0]
 8012284:	f06f 0202 	mvn.w	r2, #2
 8012288:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 801228a:	687b      	ldr	r3, [r7, #4]
 801228c:	2201      	movs	r2, #1
 801228e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8012290:	687b      	ldr	r3, [r7, #4]
 8012292:	681b      	ldr	r3, [r3, #0]
 8012294:	699b      	ldr	r3, [r3, #24]
 8012296:	f003 0303 	and.w	r3, r3, #3
 801229a:	2b00      	cmp	r3, #0
 801229c:	d003      	beq.n	80122a6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 801229e:	6878      	ldr	r0, [r7, #4]
 80122a0:	f000 facb 	bl	801283a <HAL_TIM_IC_CaptureCallback>
 80122a4:	e005      	b.n	80122b2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80122a6:	6878      	ldr	r0, [r7, #4]
 80122a8:	f000 fabd 	bl	8012826 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80122ac:	6878      	ldr	r0, [r7, #4]
 80122ae:	f000 face 	bl	801284e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80122b2:	687b      	ldr	r3, [r7, #4]
 80122b4:	2200      	movs	r2, #0
 80122b6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80122b8:	687b      	ldr	r3, [r7, #4]
 80122ba:	681b      	ldr	r3, [r3, #0]
 80122bc:	691b      	ldr	r3, [r3, #16]
 80122be:	f003 0304 	and.w	r3, r3, #4
 80122c2:	2b04      	cmp	r3, #4
 80122c4:	d122      	bne.n	801230c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80122c6:	687b      	ldr	r3, [r7, #4]
 80122c8:	681b      	ldr	r3, [r3, #0]
 80122ca:	68db      	ldr	r3, [r3, #12]
 80122cc:	f003 0304 	and.w	r3, r3, #4
 80122d0:	2b04      	cmp	r3, #4
 80122d2:	d11b      	bne.n	801230c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80122d4:	687b      	ldr	r3, [r7, #4]
 80122d6:	681b      	ldr	r3, [r3, #0]
 80122d8:	f06f 0204 	mvn.w	r2, #4
 80122dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80122de:	687b      	ldr	r3, [r7, #4]
 80122e0:	2202      	movs	r2, #2
 80122e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80122e4:	687b      	ldr	r3, [r7, #4]
 80122e6:	681b      	ldr	r3, [r3, #0]
 80122e8:	699b      	ldr	r3, [r3, #24]
 80122ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80122ee:	2b00      	cmp	r3, #0
 80122f0:	d003      	beq.n	80122fa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80122f2:	6878      	ldr	r0, [r7, #4]
 80122f4:	f000 faa1 	bl	801283a <HAL_TIM_IC_CaptureCallback>
 80122f8:	e005      	b.n	8012306 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80122fa:	6878      	ldr	r0, [r7, #4]
 80122fc:	f000 fa93 	bl	8012826 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8012300:	6878      	ldr	r0, [r7, #4]
 8012302:	f000 faa4 	bl	801284e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8012306:	687b      	ldr	r3, [r7, #4]
 8012308:	2200      	movs	r2, #0
 801230a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 801230c:	687b      	ldr	r3, [r7, #4]
 801230e:	681b      	ldr	r3, [r3, #0]
 8012310:	691b      	ldr	r3, [r3, #16]
 8012312:	f003 0308 	and.w	r3, r3, #8
 8012316:	2b08      	cmp	r3, #8
 8012318:	d122      	bne.n	8012360 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 801231a:	687b      	ldr	r3, [r7, #4]
 801231c:	681b      	ldr	r3, [r3, #0]
 801231e:	68db      	ldr	r3, [r3, #12]
 8012320:	f003 0308 	and.w	r3, r3, #8
 8012324:	2b08      	cmp	r3, #8
 8012326:	d11b      	bne.n	8012360 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8012328:	687b      	ldr	r3, [r7, #4]
 801232a:	681b      	ldr	r3, [r3, #0]
 801232c:	f06f 0208 	mvn.w	r2, #8
 8012330:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8012332:	687b      	ldr	r3, [r7, #4]
 8012334:	2204      	movs	r2, #4
 8012336:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8012338:	687b      	ldr	r3, [r7, #4]
 801233a:	681b      	ldr	r3, [r3, #0]
 801233c:	69db      	ldr	r3, [r3, #28]
 801233e:	f003 0303 	and.w	r3, r3, #3
 8012342:	2b00      	cmp	r3, #0
 8012344:	d003      	beq.n	801234e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8012346:	6878      	ldr	r0, [r7, #4]
 8012348:	f000 fa77 	bl	801283a <HAL_TIM_IC_CaptureCallback>
 801234c:	e005      	b.n	801235a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801234e:	6878      	ldr	r0, [r7, #4]
 8012350:	f000 fa69 	bl	8012826 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8012354:	6878      	ldr	r0, [r7, #4]
 8012356:	f000 fa7a 	bl	801284e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801235a:	687b      	ldr	r3, [r7, #4]
 801235c:	2200      	movs	r2, #0
 801235e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8012360:	687b      	ldr	r3, [r7, #4]
 8012362:	681b      	ldr	r3, [r3, #0]
 8012364:	691b      	ldr	r3, [r3, #16]
 8012366:	f003 0310 	and.w	r3, r3, #16
 801236a:	2b10      	cmp	r3, #16
 801236c:	d122      	bne.n	80123b4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 801236e:	687b      	ldr	r3, [r7, #4]
 8012370:	681b      	ldr	r3, [r3, #0]
 8012372:	68db      	ldr	r3, [r3, #12]
 8012374:	f003 0310 	and.w	r3, r3, #16
 8012378:	2b10      	cmp	r3, #16
 801237a:	d11b      	bne.n	80123b4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 801237c:	687b      	ldr	r3, [r7, #4]
 801237e:	681b      	ldr	r3, [r3, #0]
 8012380:	f06f 0210 	mvn.w	r2, #16
 8012384:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8012386:	687b      	ldr	r3, [r7, #4]
 8012388:	2208      	movs	r2, #8
 801238a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 801238c:	687b      	ldr	r3, [r7, #4]
 801238e:	681b      	ldr	r3, [r3, #0]
 8012390:	69db      	ldr	r3, [r3, #28]
 8012392:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8012396:	2b00      	cmp	r3, #0
 8012398:	d003      	beq.n	80123a2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 801239a:	6878      	ldr	r0, [r7, #4]
 801239c:	f000 fa4d 	bl	801283a <HAL_TIM_IC_CaptureCallback>
 80123a0:	e005      	b.n	80123ae <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80123a2:	6878      	ldr	r0, [r7, #4]
 80123a4:	f000 fa3f 	bl	8012826 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80123a8:	6878      	ldr	r0, [r7, #4]
 80123aa:	f000 fa50 	bl	801284e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80123ae:	687b      	ldr	r3, [r7, #4]
 80123b0:	2200      	movs	r2, #0
 80123b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80123b4:	687b      	ldr	r3, [r7, #4]
 80123b6:	681b      	ldr	r3, [r3, #0]
 80123b8:	691b      	ldr	r3, [r3, #16]
 80123ba:	f003 0301 	and.w	r3, r3, #1
 80123be:	2b01      	cmp	r3, #1
 80123c0:	d10e      	bne.n	80123e0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80123c2:	687b      	ldr	r3, [r7, #4]
 80123c4:	681b      	ldr	r3, [r3, #0]
 80123c6:	68db      	ldr	r3, [r3, #12]
 80123c8:	f003 0301 	and.w	r3, r3, #1
 80123cc:	2b01      	cmp	r3, #1
 80123ce:	d107      	bne.n	80123e0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80123d0:	687b      	ldr	r3, [r7, #4]
 80123d2:	681b      	ldr	r3, [r3, #0]
 80123d4:	f06f 0201 	mvn.w	r2, #1
 80123d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80123da:	6878      	ldr	r0, [r7, #4]
 80123dc:	f7f9 f968 	bl	800b6b0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80123e0:	687b      	ldr	r3, [r7, #4]
 80123e2:	681b      	ldr	r3, [r3, #0]
 80123e4:	691b      	ldr	r3, [r3, #16]
 80123e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80123ea:	2b80      	cmp	r3, #128	; 0x80
 80123ec:	d10e      	bne.n	801240c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80123ee:	687b      	ldr	r3, [r7, #4]
 80123f0:	681b      	ldr	r3, [r3, #0]
 80123f2:	68db      	ldr	r3, [r3, #12]
 80123f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80123f8:	2b80      	cmp	r3, #128	; 0x80
 80123fa:	d107      	bne.n	801240c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80123fc:	687b      	ldr	r3, [r7, #4]
 80123fe:	681b      	ldr	r3, [r3, #0]
 8012400:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8012404:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8012406:	6878      	ldr	r0, [r7, #4]
 8012408:	f000 fee8 	bl	80131dc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 801240c:	687b      	ldr	r3, [r7, #4]
 801240e:	681b      	ldr	r3, [r3, #0]
 8012410:	691b      	ldr	r3, [r3, #16]
 8012412:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012416:	2b40      	cmp	r3, #64	; 0x40
 8012418:	d10e      	bne.n	8012438 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 801241a:	687b      	ldr	r3, [r7, #4]
 801241c:	681b      	ldr	r3, [r3, #0]
 801241e:	68db      	ldr	r3, [r3, #12]
 8012420:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012424:	2b40      	cmp	r3, #64	; 0x40
 8012426:	d107      	bne.n	8012438 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8012428:	687b      	ldr	r3, [r7, #4]
 801242a:	681b      	ldr	r3, [r3, #0]
 801242c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8012430:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8012432:	6878      	ldr	r0, [r7, #4]
 8012434:	f000 fa15 	bl	8012862 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8012438:	687b      	ldr	r3, [r7, #4]
 801243a:	681b      	ldr	r3, [r3, #0]
 801243c:	691b      	ldr	r3, [r3, #16]
 801243e:	f003 0320 	and.w	r3, r3, #32
 8012442:	2b20      	cmp	r3, #32
 8012444:	d10e      	bne.n	8012464 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8012446:	687b      	ldr	r3, [r7, #4]
 8012448:	681b      	ldr	r3, [r3, #0]
 801244a:	68db      	ldr	r3, [r3, #12]
 801244c:	f003 0320 	and.w	r3, r3, #32
 8012450:	2b20      	cmp	r3, #32
 8012452:	d107      	bne.n	8012464 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8012454:	687b      	ldr	r3, [r7, #4]
 8012456:	681b      	ldr	r3, [r3, #0]
 8012458:	f06f 0220 	mvn.w	r2, #32
 801245c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 801245e:	6878      	ldr	r0, [r7, #4]
 8012460:	f000 feb2 	bl	80131c8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8012464:	bf00      	nop
 8012466:	3708      	adds	r7, #8
 8012468:	46bd      	mov	sp, r7
 801246a:	bd80      	pop	{r7, pc}

0801246c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 801246c:	b580      	push	{r7, lr}
 801246e:	b084      	sub	sp, #16
 8012470:	af00      	add	r7, sp, #0
 8012472:	60f8      	str	r0, [r7, #12]
 8012474:	60b9      	str	r1, [r7, #8]
 8012476:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8012478:	68fb      	ldr	r3, [r7, #12]
 801247a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 801247e:	2b01      	cmp	r3, #1
 8012480:	d101      	bne.n	8012486 <HAL_TIM_OC_ConfigChannel+0x1a>
 8012482:	2302      	movs	r3, #2
 8012484:	e04e      	b.n	8012524 <HAL_TIM_OC_ConfigChannel+0xb8>
 8012486:	68fb      	ldr	r3, [r7, #12]
 8012488:	2201      	movs	r2, #1
 801248a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 801248e:	68fb      	ldr	r3, [r7, #12]
 8012490:	2202      	movs	r2, #2
 8012492:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8012496:	687b      	ldr	r3, [r7, #4]
 8012498:	2b0c      	cmp	r3, #12
 801249a:	d839      	bhi.n	8012510 <HAL_TIM_OC_ConfigChannel+0xa4>
 801249c:	a201      	add	r2, pc, #4	; (adr r2, 80124a4 <HAL_TIM_OC_ConfigChannel+0x38>)
 801249e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80124a2:	bf00      	nop
 80124a4:	080124d9 	.word	0x080124d9
 80124a8:	08012511 	.word	0x08012511
 80124ac:	08012511 	.word	0x08012511
 80124b0:	08012511 	.word	0x08012511
 80124b4:	080124e7 	.word	0x080124e7
 80124b8:	08012511 	.word	0x08012511
 80124bc:	08012511 	.word	0x08012511
 80124c0:	08012511 	.word	0x08012511
 80124c4:	080124f5 	.word	0x080124f5
 80124c8:	08012511 	.word	0x08012511
 80124cc:	08012511 	.word	0x08012511
 80124d0:	08012511 	.word	0x08012511
 80124d4:	08012503 	.word	0x08012503
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80124d8:	68fb      	ldr	r3, [r7, #12]
 80124da:	681b      	ldr	r3, [r3, #0]
 80124dc:	68b9      	ldr	r1, [r7, #8]
 80124de:	4618      	mov	r0, r3
 80124e0:	f000 fa6a 	bl	80129b8 <TIM_OC1_SetConfig>
      break;
 80124e4:	e015      	b.n	8012512 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80124e6:	68fb      	ldr	r3, [r7, #12]
 80124e8:	681b      	ldr	r3, [r3, #0]
 80124ea:	68b9      	ldr	r1, [r7, #8]
 80124ec:	4618      	mov	r0, r3
 80124ee:	f000 fad3 	bl	8012a98 <TIM_OC2_SetConfig>
      break;
 80124f2:	e00e      	b.n	8012512 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80124f4:	68fb      	ldr	r3, [r7, #12]
 80124f6:	681b      	ldr	r3, [r3, #0]
 80124f8:	68b9      	ldr	r1, [r7, #8]
 80124fa:	4618      	mov	r0, r3
 80124fc:	f000 fb42 	bl	8012b84 <TIM_OC3_SetConfig>
      break;
 8012500:	e007      	b.n	8012512 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8012502:	68fb      	ldr	r3, [r7, #12]
 8012504:	681b      	ldr	r3, [r3, #0]
 8012506:	68b9      	ldr	r1, [r7, #8]
 8012508:	4618      	mov	r0, r3
 801250a:	f000 fbaf 	bl	8012c6c <TIM_OC4_SetConfig>
      break;
 801250e:	e000      	b.n	8012512 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 8012510:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8012512:	68fb      	ldr	r3, [r7, #12]
 8012514:	2201      	movs	r2, #1
 8012516:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 801251a:	68fb      	ldr	r3, [r7, #12]
 801251c:	2200      	movs	r2, #0
 801251e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8012522:	2300      	movs	r3, #0
}
 8012524:	4618      	mov	r0, r3
 8012526:	3710      	adds	r7, #16
 8012528:	46bd      	mov	sp, r7
 801252a:	bd80      	pop	{r7, pc}

0801252c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 801252c:	b580      	push	{r7, lr}
 801252e:	b084      	sub	sp, #16
 8012530:	af00      	add	r7, sp, #0
 8012532:	60f8      	str	r0, [r7, #12]
 8012534:	60b9      	str	r1, [r7, #8]
 8012536:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8012538:	68fb      	ldr	r3, [r7, #12]
 801253a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 801253e:	2b01      	cmp	r3, #1
 8012540:	d101      	bne.n	8012546 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8012542:	2302      	movs	r3, #2
 8012544:	e0b4      	b.n	80126b0 <HAL_TIM_PWM_ConfigChannel+0x184>
 8012546:	68fb      	ldr	r3, [r7, #12]
 8012548:	2201      	movs	r2, #1
 801254a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 801254e:	68fb      	ldr	r3, [r7, #12]
 8012550:	2202      	movs	r2, #2
 8012552:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8012556:	687b      	ldr	r3, [r7, #4]
 8012558:	2b0c      	cmp	r3, #12
 801255a:	f200 809f 	bhi.w	801269c <HAL_TIM_PWM_ConfigChannel+0x170>
 801255e:	a201      	add	r2, pc, #4	; (adr r2, 8012564 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8012560:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012564:	08012599 	.word	0x08012599
 8012568:	0801269d 	.word	0x0801269d
 801256c:	0801269d 	.word	0x0801269d
 8012570:	0801269d 	.word	0x0801269d
 8012574:	080125d9 	.word	0x080125d9
 8012578:	0801269d 	.word	0x0801269d
 801257c:	0801269d 	.word	0x0801269d
 8012580:	0801269d 	.word	0x0801269d
 8012584:	0801261b 	.word	0x0801261b
 8012588:	0801269d 	.word	0x0801269d
 801258c:	0801269d 	.word	0x0801269d
 8012590:	0801269d 	.word	0x0801269d
 8012594:	0801265b 	.word	0x0801265b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8012598:	68fb      	ldr	r3, [r7, #12]
 801259a:	681b      	ldr	r3, [r3, #0]
 801259c:	68b9      	ldr	r1, [r7, #8]
 801259e:	4618      	mov	r0, r3
 80125a0:	f000 fa0a 	bl	80129b8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80125a4:	68fb      	ldr	r3, [r7, #12]
 80125a6:	681b      	ldr	r3, [r3, #0]
 80125a8:	699a      	ldr	r2, [r3, #24]
 80125aa:	68fb      	ldr	r3, [r7, #12]
 80125ac:	681b      	ldr	r3, [r3, #0]
 80125ae:	f042 0208 	orr.w	r2, r2, #8
 80125b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80125b4:	68fb      	ldr	r3, [r7, #12]
 80125b6:	681b      	ldr	r3, [r3, #0]
 80125b8:	699a      	ldr	r2, [r3, #24]
 80125ba:	68fb      	ldr	r3, [r7, #12]
 80125bc:	681b      	ldr	r3, [r3, #0]
 80125be:	f022 0204 	bic.w	r2, r2, #4
 80125c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80125c4:	68fb      	ldr	r3, [r7, #12]
 80125c6:	681b      	ldr	r3, [r3, #0]
 80125c8:	6999      	ldr	r1, [r3, #24]
 80125ca:	68bb      	ldr	r3, [r7, #8]
 80125cc:	691a      	ldr	r2, [r3, #16]
 80125ce:	68fb      	ldr	r3, [r7, #12]
 80125d0:	681b      	ldr	r3, [r3, #0]
 80125d2:	430a      	orrs	r2, r1
 80125d4:	619a      	str	r2, [r3, #24]
      break;
 80125d6:	e062      	b.n	801269e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80125d8:	68fb      	ldr	r3, [r7, #12]
 80125da:	681b      	ldr	r3, [r3, #0]
 80125dc:	68b9      	ldr	r1, [r7, #8]
 80125de:	4618      	mov	r0, r3
 80125e0:	f000 fa5a 	bl	8012a98 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80125e4:	68fb      	ldr	r3, [r7, #12]
 80125e6:	681b      	ldr	r3, [r3, #0]
 80125e8:	699a      	ldr	r2, [r3, #24]
 80125ea:	68fb      	ldr	r3, [r7, #12]
 80125ec:	681b      	ldr	r3, [r3, #0]
 80125ee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80125f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80125f4:	68fb      	ldr	r3, [r7, #12]
 80125f6:	681b      	ldr	r3, [r3, #0]
 80125f8:	699a      	ldr	r2, [r3, #24]
 80125fa:	68fb      	ldr	r3, [r7, #12]
 80125fc:	681b      	ldr	r3, [r3, #0]
 80125fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8012602:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8012604:	68fb      	ldr	r3, [r7, #12]
 8012606:	681b      	ldr	r3, [r3, #0]
 8012608:	6999      	ldr	r1, [r3, #24]
 801260a:	68bb      	ldr	r3, [r7, #8]
 801260c:	691b      	ldr	r3, [r3, #16]
 801260e:	021a      	lsls	r2, r3, #8
 8012610:	68fb      	ldr	r3, [r7, #12]
 8012612:	681b      	ldr	r3, [r3, #0]
 8012614:	430a      	orrs	r2, r1
 8012616:	619a      	str	r2, [r3, #24]
      break;
 8012618:	e041      	b.n	801269e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 801261a:	68fb      	ldr	r3, [r7, #12]
 801261c:	681b      	ldr	r3, [r3, #0]
 801261e:	68b9      	ldr	r1, [r7, #8]
 8012620:	4618      	mov	r0, r3
 8012622:	f000 faaf 	bl	8012b84 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8012626:	68fb      	ldr	r3, [r7, #12]
 8012628:	681b      	ldr	r3, [r3, #0]
 801262a:	69da      	ldr	r2, [r3, #28]
 801262c:	68fb      	ldr	r3, [r7, #12]
 801262e:	681b      	ldr	r3, [r3, #0]
 8012630:	f042 0208 	orr.w	r2, r2, #8
 8012634:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8012636:	68fb      	ldr	r3, [r7, #12]
 8012638:	681b      	ldr	r3, [r3, #0]
 801263a:	69da      	ldr	r2, [r3, #28]
 801263c:	68fb      	ldr	r3, [r7, #12]
 801263e:	681b      	ldr	r3, [r3, #0]
 8012640:	f022 0204 	bic.w	r2, r2, #4
 8012644:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8012646:	68fb      	ldr	r3, [r7, #12]
 8012648:	681b      	ldr	r3, [r3, #0]
 801264a:	69d9      	ldr	r1, [r3, #28]
 801264c:	68bb      	ldr	r3, [r7, #8]
 801264e:	691a      	ldr	r2, [r3, #16]
 8012650:	68fb      	ldr	r3, [r7, #12]
 8012652:	681b      	ldr	r3, [r3, #0]
 8012654:	430a      	orrs	r2, r1
 8012656:	61da      	str	r2, [r3, #28]
      break;
 8012658:	e021      	b.n	801269e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 801265a:	68fb      	ldr	r3, [r7, #12]
 801265c:	681b      	ldr	r3, [r3, #0]
 801265e:	68b9      	ldr	r1, [r7, #8]
 8012660:	4618      	mov	r0, r3
 8012662:	f000 fb03 	bl	8012c6c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8012666:	68fb      	ldr	r3, [r7, #12]
 8012668:	681b      	ldr	r3, [r3, #0]
 801266a:	69da      	ldr	r2, [r3, #28]
 801266c:	68fb      	ldr	r3, [r7, #12]
 801266e:	681b      	ldr	r3, [r3, #0]
 8012670:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8012674:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8012676:	68fb      	ldr	r3, [r7, #12]
 8012678:	681b      	ldr	r3, [r3, #0]
 801267a:	69da      	ldr	r2, [r3, #28]
 801267c:	68fb      	ldr	r3, [r7, #12]
 801267e:	681b      	ldr	r3, [r3, #0]
 8012680:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8012684:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8012686:	68fb      	ldr	r3, [r7, #12]
 8012688:	681b      	ldr	r3, [r3, #0]
 801268a:	69d9      	ldr	r1, [r3, #28]
 801268c:	68bb      	ldr	r3, [r7, #8]
 801268e:	691b      	ldr	r3, [r3, #16]
 8012690:	021a      	lsls	r2, r3, #8
 8012692:	68fb      	ldr	r3, [r7, #12]
 8012694:	681b      	ldr	r3, [r3, #0]
 8012696:	430a      	orrs	r2, r1
 8012698:	61da      	str	r2, [r3, #28]
      break;
 801269a:	e000      	b.n	801269e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 801269c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 801269e:	68fb      	ldr	r3, [r7, #12]
 80126a0:	2201      	movs	r2, #1
 80126a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80126a6:	68fb      	ldr	r3, [r7, #12]
 80126a8:	2200      	movs	r2, #0
 80126aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80126ae:	2300      	movs	r3, #0
}
 80126b0:	4618      	mov	r0, r3
 80126b2:	3710      	adds	r7, #16
 80126b4:	46bd      	mov	sp, r7
 80126b6:	bd80      	pop	{r7, pc}

080126b8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80126b8:	b580      	push	{r7, lr}
 80126ba:	b084      	sub	sp, #16
 80126bc:	af00      	add	r7, sp, #0
 80126be:	6078      	str	r0, [r7, #4]
 80126c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80126c2:	687b      	ldr	r3, [r7, #4]
 80126c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80126c8:	2b01      	cmp	r3, #1
 80126ca:	d101      	bne.n	80126d0 <HAL_TIM_ConfigClockSource+0x18>
 80126cc:	2302      	movs	r3, #2
 80126ce:	e0a6      	b.n	801281e <HAL_TIM_ConfigClockSource+0x166>
 80126d0:	687b      	ldr	r3, [r7, #4]
 80126d2:	2201      	movs	r2, #1
 80126d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80126d8:	687b      	ldr	r3, [r7, #4]
 80126da:	2202      	movs	r2, #2
 80126dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80126e0:	687b      	ldr	r3, [r7, #4]
 80126e2:	681b      	ldr	r3, [r3, #0]
 80126e4:	689b      	ldr	r3, [r3, #8]
 80126e6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80126e8:	68fb      	ldr	r3, [r7, #12]
 80126ea:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80126ee:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80126f0:	68fb      	ldr	r3, [r7, #12]
 80126f2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80126f6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80126f8:	687b      	ldr	r3, [r7, #4]
 80126fa:	681b      	ldr	r3, [r3, #0]
 80126fc:	68fa      	ldr	r2, [r7, #12]
 80126fe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8012700:	683b      	ldr	r3, [r7, #0]
 8012702:	681b      	ldr	r3, [r3, #0]
 8012704:	2b40      	cmp	r3, #64	; 0x40
 8012706:	d067      	beq.n	80127d8 <HAL_TIM_ConfigClockSource+0x120>
 8012708:	2b40      	cmp	r3, #64	; 0x40
 801270a:	d80b      	bhi.n	8012724 <HAL_TIM_ConfigClockSource+0x6c>
 801270c:	2b10      	cmp	r3, #16
 801270e:	d073      	beq.n	80127f8 <HAL_TIM_ConfigClockSource+0x140>
 8012710:	2b10      	cmp	r3, #16
 8012712:	d802      	bhi.n	801271a <HAL_TIM_ConfigClockSource+0x62>
 8012714:	2b00      	cmp	r3, #0
 8012716:	d06f      	beq.n	80127f8 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8012718:	e078      	b.n	801280c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 801271a:	2b20      	cmp	r3, #32
 801271c:	d06c      	beq.n	80127f8 <HAL_TIM_ConfigClockSource+0x140>
 801271e:	2b30      	cmp	r3, #48	; 0x30
 8012720:	d06a      	beq.n	80127f8 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8012722:	e073      	b.n	801280c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8012724:	2b70      	cmp	r3, #112	; 0x70
 8012726:	d00d      	beq.n	8012744 <HAL_TIM_ConfigClockSource+0x8c>
 8012728:	2b70      	cmp	r3, #112	; 0x70
 801272a:	d804      	bhi.n	8012736 <HAL_TIM_ConfigClockSource+0x7e>
 801272c:	2b50      	cmp	r3, #80	; 0x50
 801272e:	d033      	beq.n	8012798 <HAL_TIM_ConfigClockSource+0xe0>
 8012730:	2b60      	cmp	r3, #96	; 0x60
 8012732:	d041      	beq.n	80127b8 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8012734:	e06a      	b.n	801280c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8012736:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801273a:	d066      	beq.n	801280a <HAL_TIM_ConfigClockSource+0x152>
 801273c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8012740:	d017      	beq.n	8012772 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8012742:	e063      	b.n	801280c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8012744:	687b      	ldr	r3, [r7, #4]
 8012746:	6818      	ldr	r0, [r3, #0]
 8012748:	683b      	ldr	r3, [r7, #0]
 801274a:	6899      	ldr	r1, [r3, #8]
 801274c:	683b      	ldr	r3, [r7, #0]
 801274e:	685a      	ldr	r2, [r3, #4]
 8012750:	683b      	ldr	r3, [r7, #0]
 8012752:	68db      	ldr	r3, [r3, #12]
 8012754:	f000 fb5a 	bl	8012e0c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8012758:	687b      	ldr	r3, [r7, #4]
 801275a:	681b      	ldr	r3, [r3, #0]
 801275c:	689b      	ldr	r3, [r3, #8]
 801275e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8012760:	68fb      	ldr	r3, [r7, #12]
 8012762:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8012766:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8012768:	687b      	ldr	r3, [r7, #4]
 801276a:	681b      	ldr	r3, [r3, #0]
 801276c:	68fa      	ldr	r2, [r7, #12]
 801276e:	609a      	str	r2, [r3, #8]
      break;
 8012770:	e04c      	b.n	801280c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8012772:	687b      	ldr	r3, [r7, #4]
 8012774:	6818      	ldr	r0, [r3, #0]
 8012776:	683b      	ldr	r3, [r7, #0]
 8012778:	6899      	ldr	r1, [r3, #8]
 801277a:	683b      	ldr	r3, [r7, #0]
 801277c:	685a      	ldr	r2, [r3, #4]
 801277e:	683b      	ldr	r3, [r7, #0]
 8012780:	68db      	ldr	r3, [r3, #12]
 8012782:	f000 fb43 	bl	8012e0c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8012786:	687b      	ldr	r3, [r7, #4]
 8012788:	681b      	ldr	r3, [r3, #0]
 801278a:	689a      	ldr	r2, [r3, #8]
 801278c:	687b      	ldr	r3, [r7, #4]
 801278e:	681b      	ldr	r3, [r3, #0]
 8012790:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8012794:	609a      	str	r2, [r3, #8]
      break;
 8012796:	e039      	b.n	801280c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8012798:	687b      	ldr	r3, [r7, #4]
 801279a:	6818      	ldr	r0, [r3, #0]
 801279c:	683b      	ldr	r3, [r7, #0]
 801279e:	6859      	ldr	r1, [r3, #4]
 80127a0:	683b      	ldr	r3, [r7, #0]
 80127a2:	68db      	ldr	r3, [r3, #12]
 80127a4:	461a      	mov	r2, r3
 80127a6:	f000 fab7 	bl	8012d18 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80127aa:	687b      	ldr	r3, [r7, #4]
 80127ac:	681b      	ldr	r3, [r3, #0]
 80127ae:	2150      	movs	r1, #80	; 0x50
 80127b0:	4618      	mov	r0, r3
 80127b2:	f000 fb10 	bl	8012dd6 <TIM_ITRx_SetConfig>
      break;
 80127b6:	e029      	b.n	801280c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80127b8:	687b      	ldr	r3, [r7, #4]
 80127ba:	6818      	ldr	r0, [r3, #0]
 80127bc:	683b      	ldr	r3, [r7, #0]
 80127be:	6859      	ldr	r1, [r3, #4]
 80127c0:	683b      	ldr	r3, [r7, #0]
 80127c2:	68db      	ldr	r3, [r3, #12]
 80127c4:	461a      	mov	r2, r3
 80127c6:	f000 fad6 	bl	8012d76 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80127ca:	687b      	ldr	r3, [r7, #4]
 80127cc:	681b      	ldr	r3, [r3, #0]
 80127ce:	2160      	movs	r1, #96	; 0x60
 80127d0:	4618      	mov	r0, r3
 80127d2:	f000 fb00 	bl	8012dd6 <TIM_ITRx_SetConfig>
      break;
 80127d6:	e019      	b.n	801280c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80127d8:	687b      	ldr	r3, [r7, #4]
 80127da:	6818      	ldr	r0, [r3, #0]
 80127dc:	683b      	ldr	r3, [r7, #0]
 80127de:	6859      	ldr	r1, [r3, #4]
 80127e0:	683b      	ldr	r3, [r7, #0]
 80127e2:	68db      	ldr	r3, [r3, #12]
 80127e4:	461a      	mov	r2, r3
 80127e6:	f000 fa97 	bl	8012d18 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80127ea:	687b      	ldr	r3, [r7, #4]
 80127ec:	681b      	ldr	r3, [r3, #0]
 80127ee:	2140      	movs	r1, #64	; 0x40
 80127f0:	4618      	mov	r0, r3
 80127f2:	f000 faf0 	bl	8012dd6 <TIM_ITRx_SetConfig>
      break;
 80127f6:	e009      	b.n	801280c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80127f8:	687b      	ldr	r3, [r7, #4]
 80127fa:	681a      	ldr	r2, [r3, #0]
 80127fc:	683b      	ldr	r3, [r7, #0]
 80127fe:	681b      	ldr	r3, [r3, #0]
 8012800:	4619      	mov	r1, r3
 8012802:	4610      	mov	r0, r2
 8012804:	f000 fae7 	bl	8012dd6 <TIM_ITRx_SetConfig>
      break;
 8012808:	e000      	b.n	801280c <HAL_TIM_ConfigClockSource+0x154>
      break;
 801280a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 801280c:	687b      	ldr	r3, [r7, #4]
 801280e:	2201      	movs	r2, #1
 8012810:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8012814:	687b      	ldr	r3, [r7, #4]
 8012816:	2200      	movs	r2, #0
 8012818:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 801281c:	2300      	movs	r3, #0
}
 801281e:	4618      	mov	r0, r3
 8012820:	3710      	adds	r7, #16
 8012822:	46bd      	mov	sp, r7
 8012824:	bd80      	pop	{r7, pc}

08012826 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8012826:	b480      	push	{r7}
 8012828:	b083      	sub	sp, #12
 801282a:	af00      	add	r7, sp, #0
 801282c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 801282e:	bf00      	nop
 8012830:	370c      	adds	r7, #12
 8012832:	46bd      	mov	sp, r7
 8012834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012838:	4770      	bx	lr

0801283a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 801283a:	b480      	push	{r7}
 801283c:	b083      	sub	sp, #12
 801283e:	af00      	add	r7, sp, #0
 8012840:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8012842:	bf00      	nop
 8012844:	370c      	adds	r7, #12
 8012846:	46bd      	mov	sp, r7
 8012848:	f85d 7b04 	ldr.w	r7, [sp], #4
 801284c:	4770      	bx	lr

0801284e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 801284e:	b480      	push	{r7}
 8012850:	b083      	sub	sp, #12
 8012852:	af00      	add	r7, sp, #0
 8012854:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8012856:	bf00      	nop
 8012858:	370c      	adds	r7, #12
 801285a:	46bd      	mov	sp, r7
 801285c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012860:	4770      	bx	lr

08012862 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8012862:	b480      	push	{r7}
 8012864:	b083      	sub	sp, #12
 8012866:	af00      	add	r7, sp, #0
 8012868:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 801286a:	bf00      	nop
 801286c:	370c      	adds	r7, #12
 801286e:	46bd      	mov	sp, r7
 8012870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012874:	4770      	bx	lr
	...

08012878 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8012878:	b480      	push	{r7}
 801287a:	b085      	sub	sp, #20
 801287c:	af00      	add	r7, sp, #0
 801287e:	6078      	str	r0, [r7, #4]
 8012880:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8012882:	687b      	ldr	r3, [r7, #4]
 8012884:	681b      	ldr	r3, [r3, #0]
 8012886:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8012888:	687b      	ldr	r3, [r7, #4]
 801288a:	4a40      	ldr	r2, [pc, #256]	; (801298c <TIM_Base_SetConfig+0x114>)
 801288c:	4293      	cmp	r3, r2
 801288e:	d013      	beq.n	80128b8 <TIM_Base_SetConfig+0x40>
 8012890:	687b      	ldr	r3, [r7, #4]
 8012892:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8012896:	d00f      	beq.n	80128b8 <TIM_Base_SetConfig+0x40>
 8012898:	687b      	ldr	r3, [r7, #4]
 801289a:	4a3d      	ldr	r2, [pc, #244]	; (8012990 <TIM_Base_SetConfig+0x118>)
 801289c:	4293      	cmp	r3, r2
 801289e:	d00b      	beq.n	80128b8 <TIM_Base_SetConfig+0x40>
 80128a0:	687b      	ldr	r3, [r7, #4]
 80128a2:	4a3c      	ldr	r2, [pc, #240]	; (8012994 <TIM_Base_SetConfig+0x11c>)
 80128a4:	4293      	cmp	r3, r2
 80128a6:	d007      	beq.n	80128b8 <TIM_Base_SetConfig+0x40>
 80128a8:	687b      	ldr	r3, [r7, #4]
 80128aa:	4a3b      	ldr	r2, [pc, #236]	; (8012998 <TIM_Base_SetConfig+0x120>)
 80128ac:	4293      	cmp	r3, r2
 80128ae:	d003      	beq.n	80128b8 <TIM_Base_SetConfig+0x40>
 80128b0:	687b      	ldr	r3, [r7, #4]
 80128b2:	4a3a      	ldr	r2, [pc, #232]	; (801299c <TIM_Base_SetConfig+0x124>)
 80128b4:	4293      	cmp	r3, r2
 80128b6:	d108      	bne.n	80128ca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80128b8:	68fb      	ldr	r3, [r7, #12]
 80128ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80128be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80128c0:	683b      	ldr	r3, [r7, #0]
 80128c2:	685b      	ldr	r3, [r3, #4]
 80128c4:	68fa      	ldr	r2, [r7, #12]
 80128c6:	4313      	orrs	r3, r2
 80128c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80128ca:	687b      	ldr	r3, [r7, #4]
 80128cc:	4a2f      	ldr	r2, [pc, #188]	; (801298c <TIM_Base_SetConfig+0x114>)
 80128ce:	4293      	cmp	r3, r2
 80128d0:	d02b      	beq.n	801292a <TIM_Base_SetConfig+0xb2>
 80128d2:	687b      	ldr	r3, [r7, #4]
 80128d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80128d8:	d027      	beq.n	801292a <TIM_Base_SetConfig+0xb2>
 80128da:	687b      	ldr	r3, [r7, #4]
 80128dc:	4a2c      	ldr	r2, [pc, #176]	; (8012990 <TIM_Base_SetConfig+0x118>)
 80128de:	4293      	cmp	r3, r2
 80128e0:	d023      	beq.n	801292a <TIM_Base_SetConfig+0xb2>
 80128e2:	687b      	ldr	r3, [r7, #4]
 80128e4:	4a2b      	ldr	r2, [pc, #172]	; (8012994 <TIM_Base_SetConfig+0x11c>)
 80128e6:	4293      	cmp	r3, r2
 80128e8:	d01f      	beq.n	801292a <TIM_Base_SetConfig+0xb2>
 80128ea:	687b      	ldr	r3, [r7, #4]
 80128ec:	4a2a      	ldr	r2, [pc, #168]	; (8012998 <TIM_Base_SetConfig+0x120>)
 80128ee:	4293      	cmp	r3, r2
 80128f0:	d01b      	beq.n	801292a <TIM_Base_SetConfig+0xb2>
 80128f2:	687b      	ldr	r3, [r7, #4]
 80128f4:	4a29      	ldr	r2, [pc, #164]	; (801299c <TIM_Base_SetConfig+0x124>)
 80128f6:	4293      	cmp	r3, r2
 80128f8:	d017      	beq.n	801292a <TIM_Base_SetConfig+0xb2>
 80128fa:	687b      	ldr	r3, [r7, #4]
 80128fc:	4a28      	ldr	r2, [pc, #160]	; (80129a0 <TIM_Base_SetConfig+0x128>)
 80128fe:	4293      	cmp	r3, r2
 8012900:	d013      	beq.n	801292a <TIM_Base_SetConfig+0xb2>
 8012902:	687b      	ldr	r3, [r7, #4]
 8012904:	4a27      	ldr	r2, [pc, #156]	; (80129a4 <TIM_Base_SetConfig+0x12c>)
 8012906:	4293      	cmp	r3, r2
 8012908:	d00f      	beq.n	801292a <TIM_Base_SetConfig+0xb2>
 801290a:	687b      	ldr	r3, [r7, #4]
 801290c:	4a26      	ldr	r2, [pc, #152]	; (80129a8 <TIM_Base_SetConfig+0x130>)
 801290e:	4293      	cmp	r3, r2
 8012910:	d00b      	beq.n	801292a <TIM_Base_SetConfig+0xb2>
 8012912:	687b      	ldr	r3, [r7, #4]
 8012914:	4a25      	ldr	r2, [pc, #148]	; (80129ac <TIM_Base_SetConfig+0x134>)
 8012916:	4293      	cmp	r3, r2
 8012918:	d007      	beq.n	801292a <TIM_Base_SetConfig+0xb2>
 801291a:	687b      	ldr	r3, [r7, #4]
 801291c:	4a24      	ldr	r2, [pc, #144]	; (80129b0 <TIM_Base_SetConfig+0x138>)
 801291e:	4293      	cmp	r3, r2
 8012920:	d003      	beq.n	801292a <TIM_Base_SetConfig+0xb2>
 8012922:	687b      	ldr	r3, [r7, #4]
 8012924:	4a23      	ldr	r2, [pc, #140]	; (80129b4 <TIM_Base_SetConfig+0x13c>)
 8012926:	4293      	cmp	r3, r2
 8012928:	d108      	bne.n	801293c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 801292a:	68fb      	ldr	r3, [r7, #12]
 801292c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8012930:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8012932:	683b      	ldr	r3, [r7, #0]
 8012934:	68db      	ldr	r3, [r3, #12]
 8012936:	68fa      	ldr	r2, [r7, #12]
 8012938:	4313      	orrs	r3, r2
 801293a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 801293c:	68fb      	ldr	r3, [r7, #12]
 801293e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8012942:	683b      	ldr	r3, [r7, #0]
 8012944:	695b      	ldr	r3, [r3, #20]
 8012946:	4313      	orrs	r3, r2
 8012948:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 801294a:	687b      	ldr	r3, [r7, #4]
 801294c:	68fa      	ldr	r2, [r7, #12]
 801294e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8012950:	683b      	ldr	r3, [r7, #0]
 8012952:	689a      	ldr	r2, [r3, #8]
 8012954:	687b      	ldr	r3, [r7, #4]
 8012956:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8012958:	683b      	ldr	r3, [r7, #0]
 801295a:	681a      	ldr	r2, [r3, #0]
 801295c:	687b      	ldr	r3, [r7, #4]
 801295e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8012960:	687b      	ldr	r3, [r7, #4]
 8012962:	4a0a      	ldr	r2, [pc, #40]	; (801298c <TIM_Base_SetConfig+0x114>)
 8012964:	4293      	cmp	r3, r2
 8012966:	d003      	beq.n	8012970 <TIM_Base_SetConfig+0xf8>
 8012968:	687b      	ldr	r3, [r7, #4]
 801296a:	4a0c      	ldr	r2, [pc, #48]	; (801299c <TIM_Base_SetConfig+0x124>)
 801296c:	4293      	cmp	r3, r2
 801296e:	d103      	bne.n	8012978 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8012970:	683b      	ldr	r3, [r7, #0]
 8012972:	691a      	ldr	r2, [r3, #16]
 8012974:	687b      	ldr	r3, [r7, #4]
 8012976:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8012978:	687b      	ldr	r3, [r7, #4]
 801297a:	2201      	movs	r2, #1
 801297c:	615a      	str	r2, [r3, #20]
}
 801297e:	bf00      	nop
 8012980:	3714      	adds	r7, #20
 8012982:	46bd      	mov	sp, r7
 8012984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012988:	4770      	bx	lr
 801298a:	bf00      	nop
 801298c:	40010000 	.word	0x40010000
 8012990:	40000400 	.word	0x40000400
 8012994:	40000800 	.word	0x40000800
 8012998:	40000c00 	.word	0x40000c00
 801299c:	40010400 	.word	0x40010400
 80129a0:	40014000 	.word	0x40014000
 80129a4:	40014400 	.word	0x40014400
 80129a8:	40014800 	.word	0x40014800
 80129ac:	40001800 	.word	0x40001800
 80129b0:	40001c00 	.word	0x40001c00
 80129b4:	40002000 	.word	0x40002000

080129b8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80129b8:	b480      	push	{r7}
 80129ba:	b087      	sub	sp, #28
 80129bc:	af00      	add	r7, sp, #0
 80129be:	6078      	str	r0, [r7, #4]
 80129c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80129c2:	687b      	ldr	r3, [r7, #4]
 80129c4:	6a1b      	ldr	r3, [r3, #32]
 80129c6:	f023 0201 	bic.w	r2, r3, #1
 80129ca:	687b      	ldr	r3, [r7, #4]
 80129cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80129ce:	687b      	ldr	r3, [r7, #4]
 80129d0:	6a1b      	ldr	r3, [r3, #32]
 80129d2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80129d4:	687b      	ldr	r3, [r7, #4]
 80129d6:	685b      	ldr	r3, [r3, #4]
 80129d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80129da:	687b      	ldr	r3, [r7, #4]
 80129dc:	699b      	ldr	r3, [r3, #24]
 80129de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80129e0:	68fb      	ldr	r3, [r7, #12]
 80129e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80129e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80129e8:	68fb      	ldr	r3, [r7, #12]
 80129ea:	f023 0303 	bic.w	r3, r3, #3
 80129ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80129f0:	683b      	ldr	r3, [r7, #0]
 80129f2:	681b      	ldr	r3, [r3, #0]
 80129f4:	68fa      	ldr	r2, [r7, #12]
 80129f6:	4313      	orrs	r3, r2
 80129f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80129fa:	697b      	ldr	r3, [r7, #20]
 80129fc:	f023 0302 	bic.w	r3, r3, #2
 8012a00:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8012a02:	683b      	ldr	r3, [r7, #0]
 8012a04:	689b      	ldr	r3, [r3, #8]
 8012a06:	697a      	ldr	r2, [r7, #20]
 8012a08:	4313      	orrs	r3, r2
 8012a0a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8012a0c:	687b      	ldr	r3, [r7, #4]
 8012a0e:	4a20      	ldr	r2, [pc, #128]	; (8012a90 <TIM_OC1_SetConfig+0xd8>)
 8012a10:	4293      	cmp	r3, r2
 8012a12:	d003      	beq.n	8012a1c <TIM_OC1_SetConfig+0x64>
 8012a14:	687b      	ldr	r3, [r7, #4]
 8012a16:	4a1f      	ldr	r2, [pc, #124]	; (8012a94 <TIM_OC1_SetConfig+0xdc>)
 8012a18:	4293      	cmp	r3, r2
 8012a1a:	d10c      	bne.n	8012a36 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8012a1c:	697b      	ldr	r3, [r7, #20]
 8012a1e:	f023 0308 	bic.w	r3, r3, #8
 8012a22:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8012a24:	683b      	ldr	r3, [r7, #0]
 8012a26:	68db      	ldr	r3, [r3, #12]
 8012a28:	697a      	ldr	r2, [r7, #20]
 8012a2a:	4313      	orrs	r3, r2
 8012a2c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8012a2e:	697b      	ldr	r3, [r7, #20]
 8012a30:	f023 0304 	bic.w	r3, r3, #4
 8012a34:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012a36:	687b      	ldr	r3, [r7, #4]
 8012a38:	4a15      	ldr	r2, [pc, #84]	; (8012a90 <TIM_OC1_SetConfig+0xd8>)
 8012a3a:	4293      	cmp	r3, r2
 8012a3c:	d003      	beq.n	8012a46 <TIM_OC1_SetConfig+0x8e>
 8012a3e:	687b      	ldr	r3, [r7, #4]
 8012a40:	4a14      	ldr	r2, [pc, #80]	; (8012a94 <TIM_OC1_SetConfig+0xdc>)
 8012a42:	4293      	cmp	r3, r2
 8012a44:	d111      	bne.n	8012a6a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8012a46:	693b      	ldr	r3, [r7, #16]
 8012a48:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8012a4c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8012a4e:	693b      	ldr	r3, [r7, #16]
 8012a50:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8012a54:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8012a56:	683b      	ldr	r3, [r7, #0]
 8012a58:	695b      	ldr	r3, [r3, #20]
 8012a5a:	693a      	ldr	r2, [r7, #16]
 8012a5c:	4313      	orrs	r3, r2
 8012a5e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8012a60:	683b      	ldr	r3, [r7, #0]
 8012a62:	699b      	ldr	r3, [r3, #24]
 8012a64:	693a      	ldr	r2, [r7, #16]
 8012a66:	4313      	orrs	r3, r2
 8012a68:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012a6a:	687b      	ldr	r3, [r7, #4]
 8012a6c:	693a      	ldr	r2, [r7, #16]
 8012a6e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8012a70:	687b      	ldr	r3, [r7, #4]
 8012a72:	68fa      	ldr	r2, [r7, #12]
 8012a74:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8012a76:	683b      	ldr	r3, [r7, #0]
 8012a78:	685a      	ldr	r2, [r3, #4]
 8012a7a:	687b      	ldr	r3, [r7, #4]
 8012a7c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012a7e:	687b      	ldr	r3, [r7, #4]
 8012a80:	697a      	ldr	r2, [r7, #20]
 8012a82:	621a      	str	r2, [r3, #32]
}
 8012a84:	bf00      	nop
 8012a86:	371c      	adds	r7, #28
 8012a88:	46bd      	mov	sp, r7
 8012a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a8e:	4770      	bx	lr
 8012a90:	40010000 	.word	0x40010000
 8012a94:	40010400 	.word	0x40010400

08012a98 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8012a98:	b480      	push	{r7}
 8012a9a:	b087      	sub	sp, #28
 8012a9c:	af00      	add	r7, sp, #0
 8012a9e:	6078      	str	r0, [r7, #4]
 8012aa0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8012aa2:	687b      	ldr	r3, [r7, #4]
 8012aa4:	6a1b      	ldr	r3, [r3, #32]
 8012aa6:	f023 0210 	bic.w	r2, r3, #16
 8012aaa:	687b      	ldr	r3, [r7, #4]
 8012aac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012aae:	687b      	ldr	r3, [r7, #4]
 8012ab0:	6a1b      	ldr	r3, [r3, #32]
 8012ab2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012ab4:	687b      	ldr	r3, [r7, #4]
 8012ab6:	685b      	ldr	r3, [r3, #4]
 8012ab8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8012aba:	687b      	ldr	r3, [r7, #4]
 8012abc:	699b      	ldr	r3, [r3, #24]
 8012abe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8012ac0:	68fb      	ldr	r3, [r7, #12]
 8012ac2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8012ac6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8012ac8:	68fb      	ldr	r3, [r7, #12]
 8012aca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8012ace:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8012ad0:	683b      	ldr	r3, [r7, #0]
 8012ad2:	681b      	ldr	r3, [r3, #0]
 8012ad4:	021b      	lsls	r3, r3, #8
 8012ad6:	68fa      	ldr	r2, [r7, #12]
 8012ad8:	4313      	orrs	r3, r2
 8012ada:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8012adc:	697b      	ldr	r3, [r7, #20]
 8012ade:	f023 0320 	bic.w	r3, r3, #32
 8012ae2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8012ae4:	683b      	ldr	r3, [r7, #0]
 8012ae6:	689b      	ldr	r3, [r3, #8]
 8012ae8:	011b      	lsls	r3, r3, #4
 8012aea:	697a      	ldr	r2, [r7, #20]
 8012aec:	4313      	orrs	r3, r2
 8012aee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8012af0:	687b      	ldr	r3, [r7, #4]
 8012af2:	4a22      	ldr	r2, [pc, #136]	; (8012b7c <TIM_OC2_SetConfig+0xe4>)
 8012af4:	4293      	cmp	r3, r2
 8012af6:	d003      	beq.n	8012b00 <TIM_OC2_SetConfig+0x68>
 8012af8:	687b      	ldr	r3, [r7, #4]
 8012afa:	4a21      	ldr	r2, [pc, #132]	; (8012b80 <TIM_OC2_SetConfig+0xe8>)
 8012afc:	4293      	cmp	r3, r2
 8012afe:	d10d      	bne.n	8012b1c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8012b00:	697b      	ldr	r3, [r7, #20]
 8012b02:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8012b06:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8012b08:	683b      	ldr	r3, [r7, #0]
 8012b0a:	68db      	ldr	r3, [r3, #12]
 8012b0c:	011b      	lsls	r3, r3, #4
 8012b0e:	697a      	ldr	r2, [r7, #20]
 8012b10:	4313      	orrs	r3, r2
 8012b12:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8012b14:	697b      	ldr	r3, [r7, #20]
 8012b16:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8012b1a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012b1c:	687b      	ldr	r3, [r7, #4]
 8012b1e:	4a17      	ldr	r2, [pc, #92]	; (8012b7c <TIM_OC2_SetConfig+0xe4>)
 8012b20:	4293      	cmp	r3, r2
 8012b22:	d003      	beq.n	8012b2c <TIM_OC2_SetConfig+0x94>
 8012b24:	687b      	ldr	r3, [r7, #4]
 8012b26:	4a16      	ldr	r2, [pc, #88]	; (8012b80 <TIM_OC2_SetConfig+0xe8>)
 8012b28:	4293      	cmp	r3, r2
 8012b2a:	d113      	bne.n	8012b54 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8012b2c:	693b      	ldr	r3, [r7, #16]
 8012b2e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8012b32:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8012b34:	693b      	ldr	r3, [r7, #16]
 8012b36:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8012b3a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8012b3c:	683b      	ldr	r3, [r7, #0]
 8012b3e:	695b      	ldr	r3, [r3, #20]
 8012b40:	009b      	lsls	r3, r3, #2
 8012b42:	693a      	ldr	r2, [r7, #16]
 8012b44:	4313      	orrs	r3, r2
 8012b46:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8012b48:	683b      	ldr	r3, [r7, #0]
 8012b4a:	699b      	ldr	r3, [r3, #24]
 8012b4c:	009b      	lsls	r3, r3, #2
 8012b4e:	693a      	ldr	r2, [r7, #16]
 8012b50:	4313      	orrs	r3, r2
 8012b52:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012b54:	687b      	ldr	r3, [r7, #4]
 8012b56:	693a      	ldr	r2, [r7, #16]
 8012b58:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8012b5a:	687b      	ldr	r3, [r7, #4]
 8012b5c:	68fa      	ldr	r2, [r7, #12]
 8012b5e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8012b60:	683b      	ldr	r3, [r7, #0]
 8012b62:	685a      	ldr	r2, [r3, #4]
 8012b64:	687b      	ldr	r3, [r7, #4]
 8012b66:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012b68:	687b      	ldr	r3, [r7, #4]
 8012b6a:	697a      	ldr	r2, [r7, #20]
 8012b6c:	621a      	str	r2, [r3, #32]
}
 8012b6e:	bf00      	nop
 8012b70:	371c      	adds	r7, #28
 8012b72:	46bd      	mov	sp, r7
 8012b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b78:	4770      	bx	lr
 8012b7a:	bf00      	nop
 8012b7c:	40010000 	.word	0x40010000
 8012b80:	40010400 	.word	0x40010400

08012b84 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8012b84:	b480      	push	{r7}
 8012b86:	b087      	sub	sp, #28
 8012b88:	af00      	add	r7, sp, #0
 8012b8a:	6078      	str	r0, [r7, #4]
 8012b8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8012b8e:	687b      	ldr	r3, [r7, #4]
 8012b90:	6a1b      	ldr	r3, [r3, #32]
 8012b92:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8012b96:	687b      	ldr	r3, [r7, #4]
 8012b98:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012b9a:	687b      	ldr	r3, [r7, #4]
 8012b9c:	6a1b      	ldr	r3, [r3, #32]
 8012b9e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012ba0:	687b      	ldr	r3, [r7, #4]
 8012ba2:	685b      	ldr	r3, [r3, #4]
 8012ba4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8012ba6:	687b      	ldr	r3, [r7, #4]
 8012ba8:	69db      	ldr	r3, [r3, #28]
 8012baa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8012bac:	68fb      	ldr	r3, [r7, #12]
 8012bae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8012bb2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8012bb4:	68fb      	ldr	r3, [r7, #12]
 8012bb6:	f023 0303 	bic.w	r3, r3, #3
 8012bba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8012bbc:	683b      	ldr	r3, [r7, #0]
 8012bbe:	681b      	ldr	r3, [r3, #0]
 8012bc0:	68fa      	ldr	r2, [r7, #12]
 8012bc2:	4313      	orrs	r3, r2
 8012bc4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8012bc6:	697b      	ldr	r3, [r7, #20]
 8012bc8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8012bcc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8012bce:	683b      	ldr	r3, [r7, #0]
 8012bd0:	689b      	ldr	r3, [r3, #8]
 8012bd2:	021b      	lsls	r3, r3, #8
 8012bd4:	697a      	ldr	r2, [r7, #20]
 8012bd6:	4313      	orrs	r3, r2
 8012bd8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8012bda:	687b      	ldr	r3, [r7, #4]
 8012bdc:	4a21      	ldr	r2, [pc, #132]	; (8012c64 <TIM_OC3_SetConfig+0xe0>)
 8012bde:	4293      	cmp	r3, r2
 8012be0:	d003      	beq.n	8012bea <TIM_OC3_SetConfig+0x66>
 8012be2:	687b      	ldr	r3, [r7, #4]
 8012be4:	4a20      	ldr	r2, [pc, #128]	; (8012c68 <TIM_OC3_SetConfig+0xe4>)
 8012be6:	4293      	cmp	r3, r2
 8012be8:	d10d      	bne.n	8012c06 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8012bea:	697b      	ldr	r3, [r7, #20]
 8012bec:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8012bf0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8012bf2:	683b      	ldr	r3, [r7, #0]
 8012bf4:	68db      	ldr	r3, [r3, #12]
 8012bf6:	021b      	lsls	r3, r3, #8
 8012bf8:	697a      	ldr	r2, [r7, #20]
 8012bfa:	4313      	orrs	r3, r2
 8012bfc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8012bfe:	697b      	ldr	r3, [r7, #20]
 8012c00:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8012c04:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012c06:	687b      	ldr	r3, [r7, #4]
 8012c08:	4a16      	ldr	r2, [pc, #88]	; (8012c64 <TIM_OC3_SetConfig+0xe0>)
 8012c0a:	4293      	cmp	r3, r2
 8012c0c:	d003      	beq.n	8012c16 <TIM_OC3_SetConfig+0x92>
 8012c0e:	687b      	ldr	r3, [r7, #4]
 8012c10:	4a15      	ldr	r2, [pc, #84]	; (8012c68 <TIM_OC3_SetConfig+0xe4>)
 8012c12:	4293      	cmp	r3, r2
 8012c14:	d113      	bne.n	8012c3e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8012c16:	693b      	ldr	r3, [r7, #16]
 8012c18:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8012c1c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8012c1e:	693b      	ldr	r3, [r7, #16]
 8012c20:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8012c24:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8012c26:	683b      	ldr	r3, [r7, #0]
 8012c28:	695b      	ldr	r3, [r3, #20]
 8012c2a:	011b      	lsls	r3, r3, #4
 8012c2c:	693a      	ldr	r2, [r7, #16]
 8012c2e:	4313      	orrs	r3, r2
 8012c30:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8012c32:	683b      	ldr	r3, [r7, #0]
 8012c34:	699b      	ldr	r3, [r3, #24]
 8012c36:	011b      	lsls	r3, r3, #4
 8012c38:	693a      	ldr	r2, [r7, #16]
 8012c3a:	4313      	orrs	r3, r2
 8012c3c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012c3e:	687b      	ldr	r3, [r7, #4]
 8012c40:	693a      	ldr	r2, [r7, #16]
 8012c42:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8012c44:	687b      	ldr	r3, [r7, #4]
 8012c46:	68fa      	ldr	r2, [r7, #12]
 8012c48:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8012c4a:	683b      	ldr	r3, [r7, #0]
 8012c4c:	685a      	ldr	r2, [r3, #4]
 8012c4e:	687b      	ldr	r3, [r7, #4]
 8012c50:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012c52:	687b      	ldr	r3, [r7, #4]
 8012c54:	697a      	ldr	r2, [r7, #20]
 8012c56:	621a      	str	r2, [r3, #32]
}
 8012c58:	bf00      	nop
 8012c5a:	371c      	adds	r7, #28
 8012c5c:	46bd      	mov	sp, r7
 8012c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c62:	4770      	bx	lr
 8012c64:	40010000 	.word	0x40010000
 8012c68:	40010400 	.word	0x40010400

08012c6c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8012c6c:	b480      	push	{r7}
 8012c6e:	b087      	sub	sp, #28
 8012c70:	af00      	add	r7, sp, #0
 8012c72:	6078      	str	r0, [r7, #4]
 8012c74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8012c76:	687b      	ldr	r3, [r7, #4]
 8012c78:	6a1b      	ldr	r3, [r3, #32]
 8012c7a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8012c7e:	687b      	ldr	r3, [r7, #4]
 8012c80:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012c82:	687b      	ldr	r3, [r7, #4]
 8012c84:	6a1b      	ldr	r3, [r3, #32]
 8012c86:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012c88:	687b      	ldr	r3, [r7, #4]
 8012c8a:	685b      	ldr	r3, [r3, #4]
 8012c8c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8012c8e:	687b      	ldr	r3, [r7, #4]
 8012c90:	69db      	ldr	r3, [r3, #28]
 8012c92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8012c94:	68fb      	ldr	r3, [r7, #12]
 8012c96:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8012c9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8012c9c:	68fb      	ldr	r3, [r7, #12]
 8012c9e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8012ca2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8012ca4:	683b      	ldr	r3, [r7, #0]
 8012ca6:	681b      	ldr	r3, [r3, #0]
 8012ca8:	021b      	lsls	r3, r3, #8
 8012caa:	68fa      	ldr	r2, [r7, #12]
 8012cac:	4313      	orrs	r3, r2
 8012cae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8012cb0:	693b      	ldr	r3, [r7, #16]
 8012cb2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8012cb6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8012cb8:	683b      	ldr	r3, [r7, #0]
 8012cba:	689b      	ldr	r3, [r3, #8]
 8012cbc:	031b      	lsls	r3, r3, #12
 8012cbe:	693a      	ldr	r2, [r7, #16]
 8012cc0:	4313      	orrs	r3, r2
 8012cc2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012cc4:	687b      	ldr	r3, [r7, #4]
 8012cc6:	4a12      	ldr	r2, [pc, #72]	; (8012d10 <TIM_OC4_SetConfig+0xa4>)
 8012cc8:	4293      	cmp	r3, r2
 8012cca:	d003      	beq.n	8012cd4 <TIM_OC4_SetConfig+0x68>
 8012ccc:	687b      	ldr	r3, [r7, #4]
 8012cce:	4a11      	ldr	r2, [pc, #68]	; (8012d14 <TIM_OC4_SetConfig+0xa8>)
 8012cd0:	4293      	cmp	r3, r2
 8012cd2:	d109      	bne.n	8012ce8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8012cd4:	697b      	ldr	r3, [r7, #20]
 8012cd6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8012cda:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8012cdc:	683b      	ldr	r3, [r7, #0]
 8012cde:	695b      	ldr	r3, [r3, #20]
 8012ce0:	019b      	lsls	r3, r3, #6
 8012ce2:	697a      	ldr	r2, [r7, #20]
 8012ce4:	4313      	orrs	r3, r2
 8012ce6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012ce8:	687b      	ldr	r3, [r7, #4]
 8012cea:	697a      	ldr	r2, [r7, #20]
 8012cec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8012cee:	687b      	ldr	r3, [r7, #4]
 8012cf0:	68fa      	ldr	r2, [r7, #12]
 8012cf2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8012cf4:	683b      	ldr	r3, [r7, #0]
 8012cf6:	685a      	ldr	r2, [r3, #4]
 8012cf8:	687b      	ldr	r3, [r7, #4]
 8012cfa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012cfc:	687b      	ldr	r3, [r7, #4]
 8012cfe:	693a      	ldr	r2, [r7, #16]
 8012d00:	621a      	str	r2, [r3, #32]
}
 8012d02:	bf00      	nop
 8012d04:	371c      	adds	r7, #28
 8012d06:	46bd      	mov	sp, r7
 8012d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d0c:	4770      	bx	lr
 8012d0e:	bf00      	nop
 8012d10:	40010000 	.word	0x40010000
 8012d14:	40010400 	.word	0x40010400

08012d18 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8012d18:	b480      	push	{r7}
 8012d1a:	b087      	sub	sp, #28
 8012d1c:	af00      	add	r7, sp, #0
 8012d1e:	60f8      	str	r0, [r7, #12]
 8012d20:	60b9      	str	r1, [r7, #8]
 8012d22:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8012d24:	68fb      	ldr	r3, [r7, #12]
 8012d26:	6a1b      	ldr	r3, [r3, #32]
 8012d28:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8012d2a:	68fb      	ldr	r3, [r7, #12]
 8012d2c:	6a1b      	ldr	r3, [r3, #32]
 8012d2e:	f023 0201 	bic.w	r2, r3, #1
 8012d32:	68fb      	ldr	r3, [r7, #12]
 8012d34:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8012d36:	68fb      	ldr	r3, [r7, #12]
 8012d38:	699b      	ldr	r3, [r3, #24]
 8012d3a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8012d3c:	693b      	ldr	r3, [r7, #16]
 8012d3e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8012d42:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8012d44:	687b      	ldr	r3, [r7, #4]
 8012d46:	011b      	lsls	r3, r3, #4
 8012d48:	693a      	ldr	r2, [r7, #16]
 8012d4a:	4313      	orrs	r3, r2
 8012d4c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8012d4e:	697b      	ldr	r3, [r7, #20]
 8012d50:	f023 030a 	bic.w	r3, r3, #10
 8012d54:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8012d56:	697a      	ldr	r2, [r7, #20]
 8012d58:	68bb      	ldr	r3, [r7, #8]
 8012d5a:	4313      	orrs	r3, r2
 8012d5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8012d5e:	68fb      	ldr	r3, [r7, #12]
 8012d60:	693a      	ldr	r2, [r7, #16]
 8012d62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8012d64:	68fb      	ldr	r3, [r7, #12]
 8012d66:	697a      	ldr	r2, [r7, #20]
 8012d68:	621a      	str	r2, [r3, #32]
}
 8012d6a:	bf00      	nop
 8012d6c:	371c      	adds	r7, #28
 8012d6e:	46bd      	mov	sp, r7
 8012d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d74:	4770      	bx	lr

08012d76 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8012d76:	b480      	push	{r7}
 8012d78:	b087      	sub	sp, #28
 8012d7a:	af00      	add	r7, sp, #0
 8012d7c:	60f8      	str	r0, [r7, #12]
 8012d7e:	60b9      	str	r1, [r7, #8]
 8012d80:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8012d82:	68fb      	ldr	r3, [r7, #12]
 8012d84:	6a1b      	ldr	r3, [r3, #32]
 8012d86:	f023 0210 	bic.w	r2, r3, #16
 8012d8a:	68fb      	ldr	r3, [r7, #12]
 8012d8c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8012d8e:	68fb      	ldr	r3, [r7, #12]
 8012d90:	699b      	ldr	r3, [r3, #24]
 8012d92:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8012d94:	68fb      	ldr	r3, [r7, #12]
 8012d96:	6a1b      	ldr	r3, [r3, #32]
 8012d98:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8012d9a:	697b      	ldr	r3, [r7, #20]
 8012d9c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8012da0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8012da2:	687b      	ldr	r3, [r7, #4]
 8012da4:	031b      	lsls	r3, r3, #12
 8012da6:	697a      	ldr	r2, [r7, #20]
 8012da8:	4313      	orrs	r3, r2
 8012daa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8012dac:	693b      	ldr	r3, [r7, #16]
 8012dae:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8012db2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8012db4:	68bb      	ldr	r3, [r7, #8]
 8012db6:	011b      	lsls	r3, r3, #4
 8012db8:	693a      	ldr	r2, [r7, #16]
 8012dba:	4313      	orrs	r3, r2
 8012dbc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8012dbe:	68fb      	ldr	r3, [r7, #12]
 8012dc0:	697a      	ldr	r2, [r7, #20]
 8012dc2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8012dc4:	68fb      	ldr	r3, [r7, #12]
 8012dc6:	693a      	ldr	r2, [r7, #16]
 8012dc8:	621a      	str	r2, [r3, #32]
}
 8012dca:	bf00      	nop
 8012dcc:	371c      	adds	r7, #28
 8012dce:	46bd      	mov	sp, r7
 8012dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012dd4:	4770      	bx	lr

08012dd6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8012dd6:	b480      	push	{r7}
 8012dd8:	b085      	sub	sp, #20
 8012dda:	af00      	add	r7, sp, #0
 8012ddc:	6078      	str	r0, [r7, #4]
 8012dde:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8012de0:	687b      	ldr	r3, [r7, #4]
 8012de2:	689b      	ldr	r3, [r3, #8]
 8012de4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8012de6:	68fb      	ldr	r3, [r7, #12]
 8012de8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8012dec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8012dee:	683a      	ldr	r2, [r7, #0]
 8012df0:	68fb      	ldr	r3, [r7, #12]
 8012df2:	4313      	orrs	r3, r2
 8012df4:	f043 0307 	orr.w	r3, r3, #7
 8012df8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8012dfa:	687b      	ldr	r3, [r7, #4]
 8012dfc:	68fa      	ldr	r2, [r7, #12]
 8012dfe:	609a      	str	r2, [r3, #8]
}
 8012e00:	bf00      	nop
 8012e02:	3714      	adds	r7, #20
 8012e04:	46bd      	mov	sp, r7
 8012e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e0a:	4770      	bx	lr

08012e0c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8012e0c:	b480      	push	{r7}
 8012e0e:	b087      	sub	sp, #28
 8012e10:	af00      	add	r7, sp, #0
 8012e12:	60f8      	str	r0, [r7, #12]
 8012e14:	60b9      	str	r1, [r7, #8]
 8012e16:	607a      	str	r2, [r7, #4]
 8012e18:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8012e1a:	68fb      	ldr	r3, [r7, #12]
 8012e1c:	689b      	ldr	r3, [r3, #8]
 8012e1e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8012e20:	697b      	ldr	r3, [r7, #20]
 8012e22:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8012e26:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8012e28:	683b      	ldr	r3, [r7, #0]
 8012e2a:	021a      	lsls	r2, r3, #8
 8012e2c:	687b      	ldr	r3, [r7, #4]
 8012e2e:	431a      	orrs	r2, r3
 8012e30:	68bb      	ldr	r3, [r7, #8]
 8012e32:	4313      	orrs	r3, r2
 8012e34:	697a      	ldr	r2, [r7, #20]
 8012e36:	4313      	orrs	r3, r2
 8012e38:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8012e3a:	68fb      	ldr	r3, [r7, #12]
 8012e3c:	697a      	ldr	r2, [r7, #20]
 8012e3e:	609a      	str	r2, [r3, #8]
}
 8012e40:	bf00      	nop
 8012e42:	371c      	adds	r7, #28
 8012e44:	46bd      	mov	sp, r7
 8012e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e4a:	4770      	bx	lr

08012e4c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8012e4c:	b480      	push	{r7}
 8012e4e:	b087      	sub	sp, #28
 8012e50:	af00      	add	r7, sp, #0
 8012e52:	60f8      	str	r0, [r7, #12]
 8012e54:	60b9      	str	r1, [r7, #8]
 8012e56:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8012e58:	68bb      	ldr	r3, [r7, #8]
 8012e5a:	f003 031f 	and.w	r3, r3, #31
 8012e5e:	2201      	movs	r2, #1
 8012e60:	fa02 f303 	lsl.w	r3, r2, r3
 8012e64:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8012e66:	68fb      	ldr	r3, [r7, #12]
 8012e68:	6a1a      	ldr	r2, [r3, #32]
 8012e6a:	697b      	ldr	r3, [r7, #20]
 8012e6c:	43db      	mvns	r3, r3
 8012e6e:	401a      	ands	r2, r3
 8012e70:	68fb      	ldr	r3, [r7, #12]
 8012e72:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8012e74:	68fb      	ldr	r3, [r7, #12]
 8012e76:	6a1a      	ldr	r2, [r3, #32]
 8012e78:	68bb      	ldr	r3, [r7, #8]
 8012e7a:	f003 031f 	and.w	r3, r3, #31
 8012e7e:	6879      	ldr	r1, [r7, #4]
 8012e80:	fa01 f303 	lsl.w	r3, r1, r3
 8012e84:	431a      	orrs	r2, r3
 8012e86:	68fb      	ldr	r3, [r7, #12]
 8012e88:	621a      	str	r2, [r3, #32]
}
 8012e8a:	bf00      	nop
 8012e8c:	371c      	adds	r7, #28
 8012e8e:	46bd      	mov	sp, r7
 8012e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e94:	4770      	bx	lr

08012e96 <HAL_TIMEx_OCN_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OCN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8012e96:	b580      	push	{r7, lr}
 8012e98:	b084      	sub	sp, #16
 8012e9a:	af00      	add	r7, sp, #0
 8012e9c:	6078      	str	r0, [r7, #4]
 8012e9e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8012ea0:	683b      	ldr	r3, [r7, #0]
 8012ea2:	2b04      	cmp	r3, #4
 8012ea4:	d00d      	beq.n	8012ec2 <HAL_TIMEx_OCN_Start_IT+0x2c>
 8012ea6:	2b08      	cmp	r3, #8
 8012ea8:	d014      	beq.n	8012ed4 <HAL_TIMEx_OCN_Start_IT+0x3e>
 8012eaa:	2b00      	cmp	r3, #0
 8012eac:	d000      	beq.n	8012eb0 <HAL_TIMEx_OCN_Start_IT+0x1a>
      break;
    }


    default:
      break;
 8012eae:	e01a      	b.n	8012ee6 <HAL_TIMEx_OCN_Start_IT+0x50>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8012eb0:	687b      	ldr	r3, [r7, #4]
 8012eb2:	681b      	ldr	r3, [r3, #0]
 8012eb4:	68da      	ldr	r2, [r3, #12]
 8012eb6:	687b      	ldr	r3, [r7, #4]
 8012eb8:	681b      	ldr	r3, [r3, #0]
 8012eba:	f042 0202 	orr.w	r2, r2, #2
 8012ebe:	60da      	str	r2, [r3, #12]
      break;
 8012ec0:	e011      	b.n	8012ee6 <HAL_TIMEx_OCN_Start_IT+0x50>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8012ec2:	687b      	ldr	r3, [r7, #4]
 8012ec4:	681b      	ldr	r3, [r3, #0]
 8012ec6:	68da      	ldr	r2, [r3, #12]
 8012ec8:	687b      	ldr	r3, [r7, #4]
 8012eca:	681b      	ldr	r3, [r3, #0]
 8012ecc:	f042 0204 	orr.w	r2, r2, #4
 8012ed0:	60da      	str	r2, [r3, #12]
      break;
 8012ed2:	e008      	b.n	8012ee6 <HAL_TIMEx_OCN_Start_IT+0x50>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8012ed4:	687b      	ldr	r3, [r7, #4]
 8012ed6:	681b      	ldr	r3, [r3, #0]
 8012ed8:	68da      	ldr	r2, [r3, #12]
 8012eda:	687b      	ldr	r3, [r7, #4]
 8012edc:	681b      	ldr	r3, [r3, #0]
 8012ede:	f042 0208 	orr.w	r2, r2, #8
 8012ee2:	60da      	str	r2, [r3, #12]
      break;
 8012ee4:	bf00      	nop
  }

  /* Enable the TIM Break interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_BREAK);
 8012ee6:	687b      	ldr	r3, [r7, #4]
 8012ee8:	681b      	ldr	r3, [r3, #0]
 8012eea:	68da      	ldr	r2, [r3, #12]
 8012eec:	687b      	ldr	r3, [r7, #4]
 8012eee:	681b      	ldr	r3, [r3, #0]
 8012ef0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8012ef4:	60da      	str	r2, [r3, #12]

  /* Enable the Capture compare channel N */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8012ef6:	687b      	ldr	r3, [r7, #4]
 8012ef8:	681b      	ldr	r3, [r3, #0]
 8012efa:	2204      	movs	r2, #4
 8012efc:	6839      	ldr	r1, [r7, #0]
 8012efe:	4618      	mov	r0, r3
 8012f00:	f000 f976 	bl	80131f0 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8012f04:	687b      	ldr	r3, [r7, #4]
 8012f06:	681b      	ldr	r3, [r3, #0]
 8012f08:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8012f0a:	687b      	ldr	r3, [r7, #4]
 8012f0c:	681b      	ldr	r3, [r3, #0]
 8012f0e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8012f12:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8012f14:	687b      	ldr	r3, [r7, #4]
 8012f16:	681b      	ldr	r3, [r3, #0]
 8012f18:	689b      	ldr	r3, [r3, #8]
 8012f1a:	f003 0307 	and.w	r3, r3, #7
 8012f1e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012f20:	68fb      	ldr	r3, [r7, #12]
 8012f22:	2b06      	cmp	r3, #6
 8012f24:	d007      	beq.n	8012f36 <HAL_TIMEx_OCN_Start_IT+0xa0>
  {
    __HAL_TIM_ENABLE(htim);
 8012f26:	687b      	ldr	r3, [r7, #4]
 8012f28:	681b      	ldr	r3, [r3, #0]
 8012f2a:	681a      	ldr	r2, [r3, #0]
 8012f2c:	687b      	ldr	r3, [r7, #4]
 8012f2e:	681b      	ldr	r3, [r3, #0]
 8012f30:	f042 0201 	orr.w	r2, r2, #1
 8012f34:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8012f36:	2300      	movs	r3, #0
}
 8012f38:	4618      	mov	r0, r3
 8012f3a:	3710      	adds	r7, #16
 8012f3c:	46bd      	mov	sp, r7
 8012f3e:	bd80      	pop	{r7, pc}

08012f40 <HAL_TIMEx_OCN_Stop_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OCN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8012f40:	b580      	push	{r7, lr}
 8012f42:	b084      	sub	sp, #16
 8012f44:	af00      	add	r7, sp, #0
 8012f46:	6078      	str	r0, [r7, #4]
 8012f48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccer;
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8012f4a:	683b      	ldr	r3, [r7, #0]
 8012f4c:	2b04      	cmp	r3, #4
 8012f4e:	d00d      	beq.n	8012f6c <HAL_TIMEx_OCN_Stop_IT+0x2c>
 8012f50:	2b08      	cmp	r3, #8
 8012f52:	d014      	beq.n	8012f7e <HAL_TIMEx_OCN_Stop_IT+0x3e>
 8012f54:	2b00      	cmp	r3, #0
 8012f56:	d000      	beq.n	8012f5a <HAL_TIMEx_OCN_Stop_IT+0x1a>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
      break;
    }

    default:
      break;
 8012f58:	e01a      	b.n	8012f90 <HAL_TIMEx_OCN_Stop_IT+0x50>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8012f5a:	687b      	ldr	r3, [r7, #4]
 8012f5c:	681b      	ldr	r3, [r3, #0]
 8012f5e:	68da      	ldr	r2, [r3, #12]
 8012f60:	687b      	ldr	r3, [r7, #4]
 8012f62:	681b      	ldr	r3, [r3, #0]
 8012f64:	f022 0202 	bic.w	r2, r2, #2
 8012f68:	60da      	str	r2, [r3, #12]
      break;
 8012f6a:	e011      	b.n	8012f90 <HAL_TIMEx_OCN_Stop_IT+0x50>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8012f6c:	687b      	ldr	r3, [r7, #4]
 8012f6e:	681b      	ldr	r3, [r3, #0]
 8012f70:	68da      	ldr	r2, [r3, #12]
 8012f72:	687b      	ldr	r3, [r7, #4]
 8012f74:	681b      	ldr	r3, [r3, #0]
 8012f76:	f022 0204 	bic.w	r2, r2, #4
 8012f7a:	60da      	str	r2, [r3, #12]
      break;
 8012f7c:	e008      	b.n	8012f90 <HAL_TIMEx_OCN_Stop_IT+0x50>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8012f7e:	687b      	ldr	r3, [r7, #4]
 8012f80:	681b      	ldr	r3, [r3, #0]
 8012f82:	68da      	ldr	r2, [r3, #12]
 8012f84:	687b      	ldr	r3, [r7, #4]
 8012f86:	681b      	ldr	r3, [r3, #0]
 8012f88:	f022 0208 	bic.w	r2, r2, #8
 8012f8c:	60da      	str	r2, [r3, #12]
      break;
 8012f8e:	bf00      	nop
  }

  /* Disable the Capture compare channel N */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 8012f90:	687b      	ldr	r3, [r7, #4]
 8012f92:	681b      	ldr	r3, [r3, #0]
 8012f94:	2200      	movs	r2, #0
 8012f96:	6839      	ldr	r1, [r7, #0]
 8012f98:	4618      	mov	r0, r3
 8012f9a:	f000 f929 	bl	80131f0 <TIM_CCxNChannelCmd>

  /* Disable the TIM Break interrupt (only if no more channel is active) */
  tmpccer = htim->Instance->CCER;
 8012f9e:	687b      	ldr	r3, [r7, #4]
 8012fa0:	681b      	ldr	r3, [r3, #0]
 8012fa2:	6a1b      	ldr	r3, [r3, #32]
 8012fa4:	60fb      	str	r3, [r7, #12]
  if ((tmpccer & (TIM_CCER_CC1NE | TIM_CCER_CC2NE | TIM_CCER_CC3NE)) == (uint32_t)RESET)
 8012fa6:	68fa      	ldr	r2, [r7, #12]
 8012fa8:	f240 4344 	movw	r3, #1092	; 0x444
 8012fac:	4013      	ands	r3, r2
 8012fae:	2b00      	cmp	r3, #0
 8012fb0:	d107      	bne.n	8012fc2 <HAL_TIMEx_OCN_Stop_IT+0x82>
  {
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_BREAK);
 8012fb2:	687b      	ldr	r3, [r7, #4]
 8012fb4:	681b      	ldr	r3, [r3, #0]
 8012fb6:	68da      	ldr	r2, [r3, #12]
 8012fb8:	687b      	ldr	r3, [r7, #4]
 8012fba:	681b      	ldr	r3, [r3, #0]
 8012fbc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8012fc0:	60da      	str	r2, [r3, #12]
  }

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 8012fc2:	687b      	ldr	r3, [r7, #4]
 8012fc4:	681b      	ldr	r3, [r3, #0]
 8012fc6:	6a1a      	ldr	r2, [r3, #32]
 8012fc8:	f241 1311 	movw	r3, #4369	; 0x1111
 8012fcc:	4013      	ands	r3, r2
 8012fce:	2b00      	cmp	r3, #0
 8012fd0:	d10f      	bne.n	8012ff2 <HAL_TIMEx_OCN_Stop_IT+0xb2>
 8012fd2:	687b      	ldr	r3, [r7, #4]
 8012fd4:	681b      	ldr	r3, [r3, #0]
 8012fd6:	6a1a      	ldr	r2, [r3, #32]
 8012fd8:	f240 4344 	movw	r3, #1092	; 0x444
 8012fdc:	4013      	ands	r3, r2
 8012fde:	2b00      	cmp	r3, #0
 8012fe0:	d107      	bne.n	8012ff2 <HAL_TIMEx_OCN_Stop_IT+0xb2>
 8012fe2:	687b      	ldr	r3, [r7, #4]
 8012fe4:	681b      	ldr	r3, [r3, #0]
 8012fe6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8012fe8:	687b      	ldr	r3, [r7, #4]
 8012fea:	681b      	ldr	r3, [r3, #0]
 8012fec:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8012ff0:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8012ff2:	687b      	ldr	r3, [r7, #4]
 8012ff4:	681b      	ldr	r3, [r3, #0]
 8012ff6:	6a1a      	ldr	r2, [r3, #32]
 8012ff8:	f241 1311 	movw	r3, #4369	; 0x1111
 8012ffc:	4013      	ands	r3, r2
 8012ffe:	2b00      	cmp	r3, #0
 8013000:	d10f      	bne.n	8013022 <HAL_TIMEx_OCN_Stop_IT+0xe2>
 8013002:	687b      	ldr	r3, [r7, #4]
 8013004:	681b      	ldr	r3, [r3, #0]
 8013006:	6a1a      	ldr	r2, [r3, #32]
 8013008:	f240 4344 	movw	r3, #1092	; 0x444
 801300c:	4013      	ands	r3, r2
 801300e:	2b00      	cmp	r3, #0
 8013010:	d107      	bne.n	8013022 <HAL_TIMEx_OCN_Stop_IT+0xe2>
 8013012:	687b      	ldr	r3, [r7, #4]
 8013014:	681b      	ldr	r3, [r3, #0]
 8013016:	681a      	ldr	r2, [r3, #0]
 8013018:	687b      	ldr	r3, [r7, #4]
 801301a:	681b      	ldr	r3, [r3, #0]
 801301c:	f022 0201 	bic.w	r2, r2, #1
 8013020:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8013022:	2300      	movs	r3, #0
}
 8013024:	4618      	mov	r0, r3
 8013026:	3710      	adds	r7, #16
 8013028:	46bd      	mov	sp, r7
 801302a:	bd80      	pop	{r7, pc}

0801302c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 801302c:	b480      	push	{r7}
 801302e:	b085      	sub	sp, #20
 8013030:	af00      	add	r7, sp, #0
 8013032:	6078      	str	r0, [r7, #4]
 8013034:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8013036:	687b      	ldr	r3, [r7, #4]
 8013038:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 801303c:	2b01      	cmp	r3, #1
 801303e:	d101      	bne.n	8013044 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8013040:	2302      	movs	r3, #2
 8013042:	e05a      	b.n	80130fa <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8013044:	687b      	ldr	r3, [r7, #4]
 8013046:	2201      	movs	r2, #1
 8013048:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 801304c:	687b      	ldr	r3, [r7, #4]
 801304e:	2202      	movs	r2, #2
 8013050:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8013054:	687b      	ldr	r3, [r7, #4]
 8013056:	681b      	ldr	r3, [r3, #0]
 8013058:	685b      	ldr	r3, [r3, #4]
 801305a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 801305c:	687b      	ldr	r3, [r7, #4]
 801305e:	681b      	ldr	r3, [r3, #0]
 8013060:	689b      	ldr	r3, [r3, #8]
 8013062:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8013064:	68fb      	ldr	r3, [r7, #12]
 8013066:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801306a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 801306c:	683b      	ldr	r3, [r7, #0]
 801306e:	681b      	ldr	r3, [r3, #0]
 8013070:	68fa      	ldr	r2, [r7, #12]
 8013072:	4313      	orrs	r3, r2
 8013074:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8013076:	687b      	ldr	r3, [r7, #4]
 8013078:	681b      	ldr	r3, [r3, #0]
 801307a:	68fa      	ldr	r2, [r7, #12]
 801307c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 801307e:	687b      	ldr	r3, [r7, #4]
 8013080:	681b      	ldr	r3, [r3, #0]
 8013082:	4a21      	ldr	r2, [pc, #132]	; (8013108 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8013084:	4293      	cmp	r3, r2
 8013086:	d022      	beq.n	80130ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8013088:	687b      	ldr	r3, [r7, #4]
 801308a:	681b      	ldr	r3, [r3, #0]
 801308c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8013090:	d01d      	beq.n	80130ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8013092:	687b      	ldr	r3, [r7, #4]
 8013094:	681b      	ldr	r3, [r3, #0]
 8013096:	4a1d      	ldr	r2, [pc, #116]	; (801310c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8013098:	4293      	cmp	r3, r2
 801309a:	d018      	beq.n	80130ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 801309c:	687b      	ldr	r3, [r7, #4]
 801309e:	681b      	ldr	r3, [r3, #0]
 80130a0:	4a1b      	ldr	r2, [pc, #108]	; (8013110 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80130a2:	4293      	cmp	r3, r2
 80130a4:	d013      	beq.n	80130ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80130a6:	687b      	ldr	r3, [r7, #4]
 80130a8:	681b      	ldr	r3, [r3, #0]
 80130aa:	4a1a      	ldr	r2, [pc, #104]	; (8013114 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80130ac:	4293      	cmp	r3, r2
 80130ae:	d00e      	beq.n	80130ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80130b0:	687b      	ldr	r3, [r7, #4]
 80130b2:	681b      	ldr	r3, [r3, #0]
 80130b4:	4a18      	ldr	r2, [pc, #96]	; (8013118 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80130b6:	4293      	cmp	r3, r2
 80130b8:	d009      	beq.n	80130ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80130ba:	687b      	ldr	r3, [r7, #4]
 80130bc:	681b      	ldr	r3, [r3, #0]
 80130be:	4a17      	ldr	r2, [pc, #92]	; (801311c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80130c0:	4293      	cmp	r3, r2
 80130c2:	d004      	beq.n	80130ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80130c4:	687b      	ldr	r3, [r7, #4]
 80130c6:	681b      	ldr	r3, [r3, #0]
 80130c8:	4a15      	ldr	r2, [pc, #84]	; (8013120 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80130ca:	4293      	cmp	r3, r2
 80130cc:	d10c      	bne.n	80130e8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80130ce:	68bb      	ldr	r3, [r7, #8]
 80130d0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80130d4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80130d6:	683b      	ldr	r3, [r7, #0]
 80130d8:	685b      	ldr	r3, [r3, #4]
 80130da:	68ba      	ldr	r2, [r7, #8]
 80130dc:	4313      	orrs	r3, r2
 80130de:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80130e0:	687b      	ldr	r3, [r7, #4]
 80130e2:	681b      	ldr	r3, [r3, #0]
 80130e4:	68ba      	ldr	r2, [r7, #8]
 80130e6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80130e8:	687b      	ldr	r3, [r7, #4]
 80130ea:	2201      	movs	r2, #1
 80130ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80130f0:	687b      	ldr	r3, [r7, #4]
 80130f2:	2200      	movs	r2, #0
 80130f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80130f8:	2300      	movs	r3, #0
}
 80130fa:	4618      	mov	r0, r3
 80130fc:	3714      	adds	r7, #20
 80130fe:	46bd      	mov	sp, r7
 8013100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013104:	4770      	bx	lr
 8013106:	bf00      	nop
 8013108:	40010000 	.word	0x40010000
 801310c:	40000400 	.word	0x40000400
 8013110:	40000800 	.word	0x40000800
 8013114:	40000c00 	.word	0x40000c00
 8013118:	40010400 	.word	0x40010400
 801311c:	40014000 	.word	0x40014000
 8013120:	40001800 	.word	0x40001800

08013124 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8013124:	b480      	push	{r7}
 8013126:	b085      	sub	sp, #20
 8013128:	af00      	add	r7, sp, #0
 801312a:	6078      	str	r0, [r7, #4]
 801312c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 801312e:	2300      	movs	r3, #0
 8013130:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8013132:	687b      	ldr	r3, [r7, #4]
 8013134:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8013138:	2b01      	cmp	r3, #1
 801313a:	d101      	bne.n	8013140 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 801313c:	2302      	movs	r3, #2
 801313e:	e03d      	b.n	80131bc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8013140:	687b      	ldr	r3, [r7, #4]
 8013142:	2201      	movs	r2, #1
 8013144:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8013148:	68fb      	ldr	r3, [r7, #12]
 801314a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 801314e:	683b      	ldr	r3, [r7, #0]
 8013150:	68db      	ldr	r3, [r3, #12]
 8013152:	4313      	orrs	r3, r2
 8013154:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8013156:	68fb      	ldr	r3, [r7, #12]
 8013158:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 801315c:	683b      	ldr	r3, [r7, #0]
 801315e:	689b      	ldr	r3, [r3, #8]
 8013160:	4313      	orrs	r3, r2
 8013162:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8013164:	68fb      	ldr	r3, [r7, #12]
 8013166:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 801316a:	683b      	ldr	r3, [r7, #0]
 801316c:	685b      	ldr	r3, [r3, #4]
 801316e:	4313      	orrs	r3, r2
 8013170:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8013172:	68fb      	ldr	r3, [r7, #12]
 8013174:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8013178:	683b      	ldr	r3, [r7, #0]
 801317a:	681b      	ldr	r3, [r3, #0]
 801317c:	4313      	orrs	r3, r2
 801317e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8013180:	68fb      	ldr	r3, [r7, #12]
 8013182:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8013186:	683b      	ldr	r3, [r7, #0]
 8013188:	691b      	ldr	r3, [r3, #16]
 801318a:	4313      	orrs	r3, r2
 801318c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 801318e:	68fb      	ldr	r3, [r7, #12]
 8013190:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8013194:	683b      	ldr	r3, [r7, #0]
 8013196:	695b      	ldr	r3, [r3, #20]
 8013198:	4313      	orrs	r3, r2
 801319a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 801319c:	68fb      	ldr	r3, [r7, #12]
 801319e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80131a2:	683b      	ldr	r3, [r7, #0]
 80131a4:	69db      	ldr	r3, [r3, #28]
 80131a6:	4313      	orrs	r3, r2
 80131a8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80131aa:	687b      	ldr	r3, [r7, #4]
 80131ac:	681b      	ldr	r3, [r3, #0]
 80131ae:	68fa      	ldr	r2, [r7, #12]
 80131b0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80131b2:	687b      	ldr	r3, [r7, #4]
 80131b4:	2200      	movs	r2, #0
 80131b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80131ba:	2300      	movs	r3, #0
}
 80131bc:	4618      	mov	r0, r3
 80131be:	3714      	adds	r7, #20
 80131c0:	46bd      	mov	sp, r7
 80131c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131c6:	4770      	bx	lr

080131c8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80131c8:	b480      	push	{r7}
 80131ca:	b083      	sub	sp, #12
 80131cc:	af00      	add	r7, sp, #0
 80131ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80131d0:	bf00      	nop
 80131d2:	370c      	adds	r7, #12
 80131d4:	46bd      	mov	sp, r7
 80131d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131da:	4770      	bx	lr

080131dc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80131dc:	b480      	push	{r7}
 80131de:	b083      	sub	sp, #12
 80131e0:	af00      	add	r7, sp, #0
 80131e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80131e4:	bf00      	nop
 80131e6:	370c      	adds	r7, #12
 80131e8:	46bd      	mov	sp, r7
 80131ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131ee:	4770      	bx	lr

080131f0 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 80131f0:	b480      	push	{r7}
 80131f2:	b087      	sub	sp, #28
 80131f4:	af00      	add	r7, sp, #0
 80131f6:	60f8      	str	r0, [r7, #12]
 80131f8:	60b9      	str	r1, [r7, #8]
 80131fa:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80131fc:	68bb      	ldr	r3, [r7, #8]
 80131fe:	f003 031f 	and.w	r3, r3, #31
 8013202:	2204      	movs	r2, #4
 8013204:	fa02 f303 	lsl.w	r3, r2, r3
 8013208:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 801320a:	68fb      	ldr	r3, [r7, #12]
 801320c:	6a1a      	ldr	r2, [r3, #32]
 801320e:	697b      	ldr	r3, [r7, #20]
 8013210:	43db      	mvns	r3, r3
 8013212:	401a      	ands	r2, r3
 8013214:	68fb      	ldr	r3, [r7, #12]
 8013216:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8013218:	68fb      	ldr	r3, [r7, #12]
 801321a:	6a1a      	ldr	r2, [r3, #32]
 801321c:	68bb      	ldr	r3, [r7, #8]
 801321e:	f003 031f 	and.w	r3, r3, #31
 8013222:	6879      	ldr	r1, [r7, #4]
 8013224:	fa01 f303 	lsl.w	r3, r1, r3
 8013228:	431a      	orrs	r2, r3
 801322a:	68fb      	ldr	r3, [r7, #12]
 801322c:	621a      	str	r2, [r3, #32]
}
 801322e:	bf00      	nop
 8013230:	371c      	adds	r7, #28
 8013232:	46bd      	mov	sp, r7
 8013234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013238:	4770      	bx	lr

0801323a <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 801323a:	b580      	push	{r7, lr}
 801323c:	b082      	sub	sp, #8
 801323e:	af00      	add	r7, sp, #0
 8013240:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8013242:	687b      	ldr	r3, [r7, #4]
 8013244:	2b00      	cmp	r3, #0
 8013246:	d101      	bne.n	801324c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8013248:	2301      	movs	r3, #1
 801324a:	e03f      	b.n	80132cc <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 801324c:	687b      	ldr	r3, [r7, #4]
 801324e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8013252:	b2db      	uxtb	r3, r3
 8013254:	2b00      	cmp	r3, #0
 8013256:	d106      	bne.n	8013266 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8013258:	687b      	ldr	r3, [r7, #4]
 801325a:	2200      	movs	r2, #0
 801325c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8013260:	6878      	ldr	r0, [r7, #4]
 8013262:	f7fa fcff 	bl	800dc64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8013266:	687b      	ldr	r3, [r7, #4]
 8013268:	2224      	movs	r2, #36	; 0x24
 801326a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 801326e:	687b      	ldr	r3, [r7, #4]
 8013270:	681b      	ldr	r3, [r3, #0]
 8013272:	68da      	ldr	r2, [r3, #12]
 8013274:	687b      	ldr	r3, [r7, #4]
 8013276:	681b      	ldr	r3, [r3, #0]
 8013278:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 801327c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 801327e:	6878      	ldr	r0, [r7, #4]
 8013280:	f000 f9b2 	bl	80135e8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8013284:	687b      	ldr	r3, [r7, #4]
 8013286:	681b      	ldr	r3, [r3, #0]
 8013288:	691a      	ldr	r2, [r3, #16]
 801328a:	687b      	ldr	r3, [r7, #4]
 801328c:	681b      	ldr	r3, [r3, #0]
 801328e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8013292:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8013294:	687b      	ldr	r3, [r7, #4]
 8013296:	681b      	ldr	r3, [r3, #0]
 8013298:	695a      	ldr	r2, [r3, #20]
 801329a:	687b      	ldr	r3, [r7, #4]
 801329c:	681b      	ldr	r3, [r3, #0]
 801329e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80132a2:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80132a4:	687b      	ldr	r3, [r7, #4]
 80132a6:	681b      	ldr	r3, [r3, #0]
 80132a8:	68da      	ldr	r2, [r3, #12]
 80132aa:	687b      	ldr	r3, [r7, #4]
 80132ac:	681b      	ldr	r3, [r3, #0]
 80132ae:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80132b2:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80132b4:	687b      	ldr	r3, [r7, #4]
 80132b6:	2200      	movs	r2, #0
 80132b8:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80132ba:	687b      	ldr	r3, [r7, #4]
 80132bc:	2220      	movs	r2, #32
 80132be:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80132c2:	687b      	ldr	r3, [r7, #4]
 80132c4:	2220      	movs	r2, #32
 80132c6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80132ca:	2300      	movs	r3, #0
}
 80132cc:	4618      	mov	r0, r3
 80132ce:	3708      	adds	r7, #8
 80132d0:	46bd      	mov	sp, r7
 80132d2:	bd80      	pop	{r7, pc}

080132d4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80132d4:	b580      	push	{r7, lr}
 80132d6:	b088      	sub	sp, #32
 80132d8:	af02      	add	r7, sp, #8
 80132da:	60f8      	str	r0, [r7, #12]
 80132dc:	60b9      	str	r1, [r7, #8]
 80132de:	603b      	str	r3, [r7, #0]
 80132e0:	4613      	mov	r3, r2
 80132e2:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80132e4:	2300      	movs	r3, #0
 80132e6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80132e8:	68fb      	ldr	r3, [r7, #12]
 80132ea:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80132ee:	b2db      	uxtb	r3, r3
 80132f0:	2b20      	cmp	r3, #32
 80132f2:	f040 8083 	bne.w	80133fc <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80132f6:	68bb      	ldr	r3, [r7, #8]
 80132f8:	2b00      	cmp	r3, #0
 80132fa:	d002      	beq.n	8013302 <HAL_UART_Transmit+0x2e>
 80132fc:	88fb      	ldrh	r3, [r7, #6]
 80132fe:	2b00      	cmp	r3, #0
 8013300:	d101      	bne.n	8013306 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8013302:	2301      	movs	r3, #1
 8013304:	e07b      	b.n	80133fe <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8013306:	68fb      	ldr	r3, [r7, #12]
 8013308:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801330c:	2b01      	cmp	r3, #1
 801330e:	d101      	bne.n	8013314 <HAL_UART_Transmit+0x40>
 8013310:	2302      	movs	r3, #2
 8013312:	e074      	b.n	80133fe <HAL_UART_Transmit+0x12a>
 8013314:	68fb      	ldr	r3, [r7, #12]
 8013316:	2201      	movs	r2, #1
 8013318:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 801331c:	68fb      	ldr	r3, [r7, #12]
 801331e:	2200      	movs	r2, #0
 8013320:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8013322:	68fb      	ldr	r3, [r7, #12]
 8013324:	2221      	movs	r2, #33	; 0x21
 8013326:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 801332a:	f7fb f9f3 	bl	800e714 <HAL_GetTick>
 801332e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8013330:	68fb      	ldr	r3, [r7, #12]
 8013332:	88fa      	ldrh	r2, [r7, #6]
 8013334:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8013336:	68fb      	ldr	r3, [r7, #12]
 8013338:	88fa      	ldrh	r2, [r7, #6]
 801333a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 801333c:	68fb      	ldr	r3, [r7, #12]
 801333e:	2200      	movs	r2, #0
 8013340:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8013344:	e042      	b.n	80133cc <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8013346:	68fb      	ldr	r3, [r7, #12]
 8013348:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 801334a:	b29b      	uxth	r3, r3
 801334c:	3b01      	subs	r3, #1
 801334e:	b29a      	uxth	r2, r3
 8013350:	68fb      	ldr	r3, [r7, #12]
 8013352:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8013354:	68fb      	ldr	r3, [r7, #12]
 8013356:	689b      	ldr	r3, [r3, #8]
 8013358:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801335c:	d122      	bne.n	80133a4 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 801335e:	683b      	ldr	r3, [r7, #0]
 8013360:	9300      	str	r3, [sp, #0]
 8013362:	697b      	ldr	r3, [r7, #20]
 8013364:	2200      	movs	r2, #0
 8013366:	2180      	movs	r1, #128	; 0x80
 8013368:	68f8      	ldr	r0, [r7, #12]
 801336a:	f000 f8f2 	bl	8013552 <UART_WaitOnFlagUntilTimeout>
 801336e:	4603      	mov	r3, r0
 8013370:	2b00      	cmp	r3, #0
 8013372:	d001      	beq.n	8013378 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8013374:	2303      	movs	r3, #3
 8013376:	e042      	b.n	80133fe <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8013378:	68bb      	ldr	r3, [r7, #8]
 801337a:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 801337c:	693b      	ldr	r3, [r7, #16]
 801337e:	881b      	ldrh	r3, [r3, #0]
 8013380:	461a      	mov	r2, r3
 8013382:	68fb      	ldr	r3, [r7, #12]
 8013384:	681b      	ldr	r3, [r3, #0]
 8013386:	f3c2 0208 	ubfx	r2, r2, #0, #9
 801338a:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 801338c:	68fb      	ldr	r3, [r7, #12]
 801338e:	691b      	ldr	r3, [r3, #16]
 8013390:	2b00      	cmp	r3, #0
 8013392:	d103      	bne.n	801339c <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8013394:	68bb      	ldr	r3, [r7, #8]
 8013396:	3302      	adds	r3, #2
 8013398:	60bb      	str	r3, [r7, #8]
 801339a:	e017      	b.n	80133cc <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 801339c:	68bb      	ldr	r3, [r7, #8]
 801339e:	3301      	adds	r3, #1
 80133a0:	60bb      	str	r3, [r7, #8]
 80133a2:	e013      	b.n	80133cc <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80133a4:	683b      	ldr	r3, [r7, #0]
 80133a6:	9300      	str	r3, [sp, #0]
 80133a8:	697b      	ldr	r3, [r7, #20]
 80133aa:	2200      	movs	r2, #0
 80133ac:	2180      	movs	r1, #128	; 0x80
 80133ae:	68f8      	ldr	r0, [r7, #12]
 80133b0:	f000 f8cf 	bl	8013552 <UART_WaitOnFlagUntilTimeout>
 80133b4:	4603      	mov	r3, r0
 80133b6:	2b00      	cmp	r3, #0
 80133b8:	d001      	beq.n	80133be <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 80133ba:	2303      	movs	r3, #3
 80133bc:	e01f      	b.n	80133fe <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80133be:	68bb      	ldr	r3, [r7, #8]
 80133c0:	1c5a      	adds	r2, r3, #1
 80133c2:	60ba      	str	r2, [r7, #8]
 80133c4:	781a      	ldrb	r2, [r3, #0]
 80133c6:	68fb      	ldr	r3, [r7, #12]
 80133c8:	681b      	ldr	r3, [r3, #0]
 80133ca:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80133cc:	68fb      	ldr	r3, [r7, #12]
 80133ce:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80133d0:	b29b      	uxth	r3, r3
 80133d2:	2b00      	cmp	r3, #0
 80133d4:	d1b7      	bne.n	8013346 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80133d6:	683b      	ldr	r3, [r7, #0]
 80133d8:	9300      	str	r3, [sp, #0]
 80133da:	697b      	ldr	r3, [r7, #20]
 80133dc:	2200      	movs	r2, #0
 80133de:	2140      	movs	r1, #64	; 0x40
 80133e0:	68f8      	ldr	r0, [r7, #12]
 80133e2:	f000 f8b6 	bl	8013552 <UART_WaitOnFlagUntilTimeout>
 80133e6:	4603      	mov	r3, r0
 80133e8:	2b00      	cmp	r3, #0
 80133ea:	d001      	beq.n	80133f0 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 80133ec:	2303      	movs	r3, #3
 80133ee:	e006      	b.n	80133fe <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80133f0:	68fb      	ldr	r3, [r7, #12]
 80133f2:	2220      	movs	r2, #32
 80133f4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80133f8:	2300      	movs	r3, #0
 80133fa:	e000      	b.n	80133fe <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80133fc:	2302      	movs	r3, #2
  }
}
 80133fe:	4618      	mov	r0, r3
 8013400:	3718      	adds	r7, #24
 8013402:	46bd      	mov	sp, r7
 8013404:	bd80      	pop	{r7, pc}

08013406 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8013406:	b580      	push	{r7, lr}
 8013408:	b088      	sub	sp, #32
 801340a:	af02      	add	r7, sp, #8
 801340c:	60f8      	str	r0, [r7, #12]
 801340e:	60b9      	str	r1, [r7, #8]
 8013410:	603b      	str	r3, [r7, #0]
 8013412:	4613      	mov	r3, r2
 8013414:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8013416:	2300      	movs	r3, #0
 8013418:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 801341a:	68fb      	ldr	r3, [r7, #12]
 801341c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8013420:	b2db      	uxtb	r3, r3
 8013422:	2b20      	cmp	r3, #32
 8013424:	f040 8090 	bne.w	8013548 <HAL_UART_Receive+0x142>
  {
    if ((pData == NULL) || (Size == 0U))
 8013428:	68bb      	ldr	r3, [r7, #8]
 801342a:	2b00      	cmp	r3, #0
 801342c:	d002      	beq.n	8013434 <HAL_UART_Receive+0x2e>
 801342e:	88fb      	ldrh	r3, [r7, #6]
 8013430:	2b00      	cmp	r3, #0
 8013432:	d101      	bne.n	8013438 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8013434:	2301      	movs	r3, #1
 8013436:	e088      	b.n	801354a <HAL_UART_Receive+0x144>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8013438:	68fb      	ldr	r3, [r7, #12]
 801343a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801343e:	2b01      	cmp	r3, #1
 8013440:	d101      	bne.n	8013446 <HAL_UART_Receive+0x40>
 8013442:	2302      	movs	r3, #2
 8013444:	e081      	b.n	801354a <HAL_UART_Receive+0x144>
 8013446:	68fb      	ldr	r3, [r7, #12]
 8013448:	2201      	movs	r2, #1
 801344a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 801344e:	68fb      	ldr	r3, [r7, #12]
 8013450:	2200      	movs	r2, #0
 8013452:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8013454:	68fb      	ldr	r3, [r7, #12]
 8013456:	2222      	movs	r2, #34	; 0x22
 8013458:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 801345c:	f7fb f95a 	bl	800e714 <HAL_GetTick>
 8013460:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8013462:	68fb      	ldr	r3, [r7, #12]
 8013464:	88fa      	ldrh	r2, [r7, #6]
 8013466:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8013468:	68fb      	ldr	r3, [r7, #12]
 801346a:	88fa      	ldrh	r2, [r7, #6]
 801346c:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 801346e:	68fb      	ldr	r3, [r7, #12]
 8013470:	2200      	movs	r2, #0
 8013472:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8013476:	e05c      	b.n	8013532 <HAL_UART_Receive+0x12c>
    {
      huart->RxXferCount--;
 8013478:	68fb      	ldr	r3, [r7, #12]
 801347a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 801347c:	b29b      	uxth	r3, r3
 801347e:	3b01      	subs	r3, #1
 8013480:	b29a      	uxth	r2, r3
 8013482:	68fb      	ldr	r3, [r7, #12]
 8013484:	85da      	strh	r2, [r3, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8013486:	68fb      	ldr	r3, [r7, #12]
 8013488:	689b      	ldr	r3, [r3, #8]
 801348a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801348e:	d12b      	bne.n	80134e8 <HAL_UART_Receive+0xe2>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8013490:	683b      	ldr	r3, [r7, #0]
 8013492:	9300      	str	r3, [sp, #0]
 8013494:	697b      	ldr	r3, [r7, #20]
 8013496:	2200      	movs	r2, #0
 8013498:	2120      	movs	r1, #32
 801349a:	68f8      	ldr	r0, [r7, #12]
 801349c:	f000 f859 	bl	8013552 <UART_WaitOnFlagUntilTimeout>
 80134a0:	4603      	mov	r3, r0
 80134a2:	2b00      	cmp	r3, #0
 80134a4:	d001      	beq.n	80134aa <HAL_UART_Receive+0xa4>
        {
          return HAL_TIMEOUT;
 80134a6:	2303      	movs	r3, #3
 80134a8:	e04f      	b.n	801354a <HAL_UART_Receive+0x144>
        }
        tmp = (uint16_t *) pData;
 80134aa:	68bb      	ldr	r3, [r7, #8]
 80134ac:	613b      	str	r3, [r7, #16]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80134ae:	68fb      	ldr	r3, [r7, #12]
 80134b0:	691b      	ldr	r3, [r3, #16]
 80134b2:	2b00      	cmp	r3, #0
 80134b4:	d10c      	bne.n	80134d0 <HAL_UART_Receive+0xca>
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80134b6:	68fb      	ldr	r3, [r7, #12]
 80134b8:	681b      	ldr	r3, [r3, #0]
 80134ba:	685b      	ldr	r3, [r3, #4]
 80134bc:	b29b      	uxth	r3, r3
 80134be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80134c2:	b29a      	uxth	r2, r3
 80134c4:	693b      	ldr	r3, [r7, #16]
 80134c6:	801a      	strh	r2, [r3, #0]
          pData += 2U;
 80134c8:	68bb      	ldr	r3, [r7, #8]
 80134ca:	3302      	adds	r3, #2
 80134cc:	60bb      	str	r3, [r7, #8]
 80134ce:	e030      	b.n	8013532 <HAL_UART_Receive+0x12c>
        }
        else
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80134d0:	68fb      	ldr	r3, [r7, #12]
 80134d2:	681b      	ldr	r3, [r3, #0]
 80134d4:	685b      	ldr	r3, [r3, #4]
 80134d6:	b29b      	uxth	r3, r3
 80134d8:	b2db      	uxtb	r3, r3
 80134da:	b29a      	uxth	r2, r3
 80134dc:	693b      	ldr	r3, [r7, #16]
 80134de:	801a      	strh	r2, [r3, #0]
          pData += 1U;
 80134e0:	68bb      	ldr	r3, [r7, #8]
 80134e2:	3301      	adds	r3, #1
 80134e4:	60bb      	str	r3, [r7, #8]
 80134e6:	e024      	b.n	8013532 <HAL_UART_Receive+0x12c>
        }

      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80134e8:	683b      	ldr	r3, [r7, #0]
 80134ea:	9300      	str	r3, [sp, #0]
 80134ec:	697b      	ldr	r3, [r7, #20]
 80134ee:	2200      	movs	r2, #0
 80134f0:	2120      	movs	r1, #32
 80134f2:	68f8      	ldr	r0, [r7, #12]
 80134f4:	f000 f82d 	bl	8013552 <UART_WaitOnFlagUntilTimeout>
 80134f8:	4603      	mov	r3, r0
 80134fa:	2b00      	cmp	r3, #0
 80134fc:	d001      	beq.n	8013502 <HAL_UART_Receive+0xfc>
        {
          return HAL_TIMEOUT;
 80134fe:	2303      	movs	r3, #3
 8013500:	e023      	b.n	801354a <HAL_UART_Receive+0x144>
        }
        if (huart->Init.Parity == UART_PARITY_NONE)
 8013502:	68fb      	ldr	r3, [r7, #12]
 8013504:	691b      	ldr	r3, [r3, #16]
 8013506:	2b00      	cmp	r3, #0
 8013508:	d108      	bne.n	801351c <HAL_UART_Receive+0x116>
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 801350a:	68fb      	ldr	r3, [r7, #12]
 801350c:	681b      	ldr	r3, [r3, #0]
 801350e:	6859      	ldr	r1, [r3, #4]
 8013510:	68bb      	ldr	r3, [r7, #8]
 8013512:	1c5a      	adds	r2, r3, #1
 8013514:	60ba      	str	r2, [r7, #8]
 8013516:	b2ca      	uxtb	r2, r1
 8013518:	701a      	strb	r2, [r3, #0]
 801351a:	e00a      	b.n	8013532 <HAL_UART_Receive+0x12c>
        }
        else
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 801351c:	68fb      	ldr	r3, [r7, #12]
 801351e:	681b      	ldr	r3, [r3, #0]
 8013520:	685b      	ldr	r3, [r3, #4]
 8013522:	b2da      	uxtb	r2, r3
 8013524:	68bb      	ldr	r3, [r7, #8]
 8013526:	1c59      	adds	r1, r3, #1
 8013528:	60b9      	str	r1, [r7, #8]
 801352a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 801352e:	b2d2      	uxtb	r2, r2
 8013530:	701a      	strb	r2, [r3, #0]
    while (huart->RxXferCount > 0U)
 8013532:	68fb      	ldr	r3, [r7, #12]
 8013534:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8013536:	b29b      	uxth	r3, r3
 8013538:	2b00      	cmp	r3, #0
 801353a:	d19d      	bne.n	8013478 <HAL_UART_Receive+0x72>

      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 801353c:	68fb      	ldr	r3, [r7, #12]
 801353e:	2220      	movs	r2, #32
 8013540:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    return HAL_OK;
 8013544:	2300      	movs	r3, #0
 8013546:	e000      	b.n	801354a <HAL_UART_Receive+0x144>
  }
  else
  {
    return HAL_BUSY;
 8013548:	2302      	movs	r3, #2
  }
}
 801354a:	4618      	mov	r0, r3
 801354c:	3718      	adds	r7, #24
 801354e:	46bd      	mov	sp, r7
 8013550:	bd80      	pop	{r7, pc}

08013552 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8013552:	b580      	push	{r7, lr}
 8013554:	b084      	sub	sp, #16
 8013556:	af00      	add	r7, sp, #0
 8013558:	60f8      	str	r0, [r7, #12]
 801355a:	60b9      	str	r1, [r7, #8]
 801355c:	603b      	str	r3, [r7, #0]
 801355e:	4613      	mov	r3, r2
 8013560:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8013562:	e02c      	b.n	80135be <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8013564:	69bb      	ldr	r3, [r7, #24]
 8013566:	f1b3 3fff 	cmp.w	r3, #4294967295
 801356a:	d028      	beq.n	80135be <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 801356c:	69bb      	ldr	r3, [r7, #24]
 801356e:	2b00      	cmp	r3, #0
 8013570:	d007      	beq.n	8013582 <UART_WaitOnFlagUntilTimeout+0x30>
 8013572:	f7fb f8cf 	bl	800e714 <HAL_GetTick>
 8013576:	4602      	mov	r2, r0
 8013578:	683b      	ldr	r3, [r7, #0]
 801357a:	1ad3      	subs	r3, r2, r3
 801357c:	69ba      	ldr	r2, [r7, #24]
 801357e:	429a      	cmp	r2, r3
 8013580:	d21d      	bcs.n	80135be <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8013582:	68fb      	ldr	r3, [r7, #12]
 8013584:	681b      	ldr	r3, [r3, #0]
 8013586:	68da      	ldr	r2, [r3, #12]
 8013588:	68fb      	ldr	r3, [r7, #12]
 801358a:	681b      	ldr	r3, [r3, #0]
 801358c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8013590:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8013592:	68fb      	ldr	r3, [r7, #12]
 8013594:	681b      	ldr	r3, [r3, #0]
 8013596:	695a      	ldr	r2, [r3, #20]
 8013598:	68fb      	ldr	r3, [r7, #12]
 801359a:	681b      	ldr	r3, [r3, #0]
 801359c:	f022 0201 	bic.w	r2, r2, #1
 80135a0:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80135a2:	68fb      	ldr	r3, [r7, #12]
 80135a4:	2220      	movs	r2, #32
 80135a6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80135aa:	68fb      	ldr	r3, [r7, #12]
 80135ac:	2220      	movs	r2, #32
 80135ae:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80135b2:	68fb      	ldr	r3, [r7, #12]
 80135b4:	2200      	movs	r2, #0
 80135b6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80135ba:	2303      	movs	r3, #3
 80135bc:	e00f      	b.n	80135de <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80135be:	68fb      	ldr	r3, [r7, #12]
 80135c0:	681b      	ldr	r3, [r3, #0]
 80135c2:	681a      	ldr	r2, [r3, #0]
 80135c4:	68bb      	ldr	r3, [r7, #8]
 80135c6:	4013      	ands	r3, r2
 80135c8:	68ba      	ldr	r2, [r7, #8]
 80135ca:	429a      	cmp	r2, r3
 80135cc:	bf0c      	ite	eq
 80135ce:	2301      	moveq	r3, #1
 80135d0:	2300      	movne	r3, #0
 80135d2:	b2db      	uxtb	r3, r3
 80135d4:	461a      	mov	r2, r3
 80135d6:	79fb      	ldrb	r3, [r7, #7]
 80135d8:	429a      	cmp	r2, r3
 80135da:	d0c3      	beq.n	8013564 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80135dc:	2300      	movs	r3, #0
}
 80135de:	4618      	mov	r0, r3
 80135e0:	3710      	adds	r7, #16
 80135e2:	46bd      	mov	sp, r7
 80135e4:	bd80      	pop	{r7, pc}
	...

080135e8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80135e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80135ec:	b085      	sub	sp, #20
 80135ee:	af00      	add	r7, sp, #0
 80135f0:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80135f2:	687b      	ldr	r3, [r7, #4]
 80135f4:	681b      	ldr	r3, [r3, #0]
 80135f6:	691b      	ldr	r3, [r3, #16]
 80135f8:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80135fc:	687b      	ldr	r3, [r7, #4]
 80135fe:	68da      	ldr	r2, [r3, #12]
 8013600:	687b      	ldr	r3, [r7, #4]
 8013602:	681b      	ldr	r3, [r3, #0]
 8013604:	430a      	orrs	r2, r1
 8013606:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8013608:	687b      	ldr	r3, [r7, #4]
 801360a:	689a      	ldr	r2, [r3, #8]
 801360c:	687b      	ldr	r3, [r7, #4]
 801360e:	691b      	ldr	r3, [r3, #16]
 8013610:	431a      	orrs	r2, r3
 8013612:	687b      	ldr	r3, [r7, #4]
 8013614:	695b      	ldr	r3, [r3, #20]
 8013616:	431a      	orrs	r2, r3
 8013618:	687b      	ldr	r3, [r7, #4]
 801361a:	69db      	ldr	r3, [r3, #28]
 801361c:	4313      	orrs	r3, r2
 801361e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8013620:	687b      	ldr	r3, [r7, #4]
 8013622:	681b      	ldr	r3, [r3, #0]
 8013624:	68db      	ldr	r3, [r3, #12]
 8013626:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 801362a:	f023 030c 	bic.w	r3, r3, #12
 801362e:	687a      	ldr	r2, [r7, #4]
 8013630:	6812      	ldr	r2, [r2, #0]
 8013632:	68f9      	ldr	r1, [r7, #12]
 8013634:	430b      	orrs	r3, r1
 8013636:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8013638:	687b      	ldr	r3, [r7, #4]
 801363a:	681b      	ldr	r3, [r3, #0]
 801363c:	695b      	ldr	r3, [r3, #20]
 801363e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8013642:	687b      	ldr	r3, [r7, #4]
 8013644:	699a      	ldr	r2, [r3, #24]
 8013646:	687b      	ldr	r3, [r7, #4]
 8013648:	681b      	ldr	r3, [r3, #0]
 801364a:	430a      	orrs	r2, r1
 801364c:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 801364e:	687b      	ldr	r3, [r7, #4]
 8013650:	69db      	ldr	r3, [r3, #28]
 8013652:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8013656:	f040 818b 	bne.w	8013970 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 801365a:	687b      	ldr	r3, [r7, #4]
 801365c:	681b      	ldr	r3, [r3, #0]
 801365e:	4ac1      	ldr	r2, [pc, #772]	; (8013964 <UART_SetConfig+0x37c>)
 8013660:	4293      	cmp	r3, r2
 8013662:	d005      	beq.n	8013670 <UART_SetConfig+0x88>
 8013664:	687b      	ldr	r3, [r7, #4]
 8013666:	681b      	ldr	r3, [r3, #0]
 8013668:	4abf      	ldr	r2, [pc, #764]	; (8013968 <UART_SetConfig+0x380>)
 801366a:	4293      	cmp	r3, r2
 801366c:	f040 80bd 	bne.w	80137ea <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8013670:	f7fd fbc2 	bl	8010df8 <HAL_RCC_GetPCLK2Freq>
 8013674:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8013676:	68bb      	ldr	r3, [r7, #8]
 8013678:	461d      	mov	r5, r3
 801367a:	f04f 0600 	mov.w	r6, #0
 801367e:	46a8      	mov	r8, r5
 8013680:	46b1      	mov	r9, r6
 8013682:	eb18 0308 	adds.w	r3, r8, r8
 8013686:	eb49 0409 	adc.w	r4, r9, r9
 801368a:	4698      	mov	r8, r3
 801368c:	46a1      	mov	r9, r4
 801368e:	eb18 0805 	adds.w	r8, r8, r5
 8013692:	eb49 0906 	adc.w	r9, r9, r6
 8013696:	f04f 0100 	mov.w	r1, #0
 801369a:	f04f 0200 	mov.w	r2, #0
 801369e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80136a2:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80136a6:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80136aa:	4688      	mov	r8, r1
 80136ac:	4691      	mov	r9, r2
 80136ae:	eb18 0005 	adds.w	r0, r8, r5
 80136b2:	eb49 0106 	adc.w	r1, r9, r6
 80136b6:	687b      	ldr	r3, [r7, #4]
 80136b8:	685b      	ldr	r3, [r3, #4]
 80136ba:	461d      	mov	r5, r3
 80136bc:	f04f 0600 	mov.w	r6, #0
 80136c0:	196b      	adds	r3, r5, r5
 80136c2:	eb46 0406 	adc.w	r4, r6, r6
 80136c6:	461a      	mov	r2, r3
 80136c8:	4623      	mov	r3, r4
 80136ca:	f7f5 fa15 	bl	8008af8 <__aeabi_uldivmod>
 80136ce:	4603      	mov	r3, r0
 80136d0:	460c      	mov	r4, r1
 80136d2:	461a      	mov	r2, r3
 80136d4:	4ba5      	ldr	r3, [pc, #660]	; (801396c <UART_SetConfig+0x384>)
 80136d6:	fba3 2302 	umull	r2, r3, r3, r2
 80136da:	095b      	lsrs	r3, r3, #5
 80136dc:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80136e0:	68bb      	ldr	r3, [r7, #8]
 80136e2:	461d      	mov	r5, r3
 80136e4:	f04f 0600 	mov.w	r6, #0
 80136e8:	46a9      	mov	r9, r5
 80136ea:	46b2      	mov	sl, r6
 80136ec:	eb19 0309 	adds.w	r3, r9, r9
 80136f0:	eb4a 040a 	adc.w	r4, sl, sl
 80136f4:	4699      	mov	r9, r3
 80136f6:	46a2      	mov	sl, r4
 80136f8:	eb19 0905 	adds.w	r9, r9, r5
 80136fc:	eb4a 0a06 	adc.w	sl, sl, r6
 8013700:	f04f 0100 	mov.w	r1, #0
 8013704:	f04f 0200 	mov.w	r2, #0
 8013708:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 801370c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8013710:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8013714:	4689      	mov	r9, r1
 8013716:	4692      	mov	sl, r2
 8013718:	eb19 0005 	adds.w	r0, r9, r5
 801371c:	eb4a 0106 	adc.w	r1, sl, r6
 8013720:	687b      	ldr	r3, [r7, #4]
 8013722:	685b      	ldr	r3, [r3, #4]
 8013724:	461d      	mov	r5, r3
 8013726:	f04f 0600 	mov.w	r6, #0
 801372a:	196b      	adds	r3, r5, r5
 801372c:	eb46 0406 	adc.w	r4, r6, r6
 8013730:	461a      	mov	r2, r3
 8013732:	4623      	mov	r3, r4
 8013734:	f7f5 f9e0 	bl	8008af8 <__aeabi_uldivmod>
 8013738:	4603      	mov	r3, r0
 801373a:	460c      	mov	r4, r1
 801373c:	461a      	mov	r2, r3
 801373e:	4b8b      	ldr	r3, [pc, #556]	; (801396c <UART_SetConfig+0x384>)
 8013740:	fba3 1302 	umull	r1, r3, r3, r2
 8013744:	095b      	lsrs	r3, r3, #5
 8013746:	2164      	movs	r1, #100	; 0x64
 8013748:	fb01 f303 	mul.w	r3, r1, r3
 801374c:	1ad3      	subs	r3, r2, r3
 801374e:	00db      	lsls	r3, r3, #3
 8013750:	3332      	adds	r3, #50	; 0x32
 8013752:	4a86      	ldr	r2, [pc, #536]	; (801396c <UART_SetConfig+0x384>)
 8013754:	fba2 2303 	umull	r2, r3, r2, r3
 8013758:	095b      	lsrs	r3, r3, #5
 801375a:	005b      	lsls	r3, r3, #1
 801375c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8013760:	4498      	add	r8, r3
 8013762:	68bb      	ldr	r3, [r7, #8]
 8013764:	461d      	mov	r5, r3
 8013766:	f04f 0600 	mov.w	r6, #0
 801376a:	46a9      	mov	r9, r5
 801376c:	46b2      	mov	sl, r6
 801376e:	eb19 0309 	adds.w	r3, r9, r9
 8013772:	eb4a 040a 	adc.w	r4, sl, sl
 8013776:	4699      	mov	r9, r3
 8013778:	46a2      	mov	sl, r4
 801377a:	eb19 0905 	adds.w	r9, r9, r5
 801377e:	eb4a 0a06 	adc.w	sl, sl, r6
 8013782:	f04f 0100 	mov.w	r1, #0
 8013786:	f04f 0200 	mov.w	r2, #0
 801378a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 801378e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8013792:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8013796:	4689      	mov	r9, r1
 8013798:	4692      	mov	sl, r2
 801379a:	eb19 0005 	adds.w	r0, r9, r5
 801379e:	eb4a 0106 	adc.w	r1, sl, r6
 80137a2:	687b      	ldr	r3, [r7, #4]
 80137a4:	685b      	ldr	r3, [r3, #4]
 80137a6:	461d      	mov	r5, r3
 80137a8:	f04f 0600 	mov.w	r6, #0
 80137ac:	196b      	adds	r3, r5, r5
 80137ae:	eb46 0406 	adc.w	r4, r6, r6
 80137b2:	461a      	mov	r2, r3
 80137b4:	4623      	mov	r3, r4
 80137b6:	f7f5 f99f 	bl	8008af8 <__aeabi_uldivmod>
 80137ba:	4603      	mov	r3, r0
 80137bc:	460c      	mov	r4, r1
 80137be:	461a      	mov	r2, r3
 80137c0:	4b6a      	ldr	r3, [pc, #424]	; (801396c <UART_SetConfig+0x384>)
 80137c2:	fba3 1302 	umull	r1, r3, r3, r2
 80137c6:	095b      	lsrs	r3, r3, #5
 80137c8:	2164      	movs	r1, #100	; 0x64
 80137ca:	fb01 f303 	mul.w	r3, r1, r3
 80137ce:	1ad3      	subs	r3, r2, r3
 80137d0:	00db      	lsls	r3, r3, #3
 80137d2:	3332      	adds	r3, #50	; 0x32
 80137d4:	4a65      	ldr	r2, [pc, #404]	; (801396c <UART_SetConfig+0x384>)
 80137d6:	fba2 2303 	umull	r2, r3, r2, r3
 80137da:	095b      	lsrs	r3, r3, #5
 80137dc:	f003 0207 	and.w	r2, r3, #7
 80137e0:	687b      	ldr	r3, [r7, #4]
 80137e2:	681b      	ldr	r3, [r3, #0]
 80137e4:	4442      	add	r2, r8
 80137e6:	609a      	str	r2, [r3, #8]
 80137e8:	e26f      	b.n	8013cca <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80137ea:	f7fd faf1 	bl	8010dd0 <HAL_RCC_GetPCLK1Freq>
 80137ee:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80137f0:	68bb      	ldr	r3, [r7, #8]
 80137f2:	461d      	mov	r5, r3
 80137f4:	f04f 0600 	mov.w	r6, #0
 80137f8:	46a8      	mov	r8, r5
 80137fa:	46b1      	mov	r9, r6
 80137fc:	eb18 0308 	adds.w	r3, r8, r8
 8013800:	eb49 0409 	adc.w	r4, r9, r9
 8013804:	4698      	mov	r8, r3
 8013806:	46a1      	mov	r9, r4
 8013808:	eb18 0805 	adds.w	r8, r8, r5
 801380c:	eb49 0906 	adc.w	r9, r9, r6
 8013810:	f04f 0100 	mov.w	r1, #0
 8013814:	f04f 0200 	mov.w	r2, #0
 8013818:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 801381c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8013820:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8013824:	4688      	mov	r8, r1
 8013826:	4691      	mov	r9, r2
 8013828:	eb18 0005 	adds.w	r0, r8, r5
 801382c:	eb49 0106 	adc.w	r1, r9, r6
 8013830:	687b      	ldr	r3, [r7, #4]
 8013832:	685b      	ldr	r3, [r3, #4]
 8013834:	461d      	mov	r5, r3
 8013836:	f04f 0600 	mov.w	r6, #0
 801383a:	196b      	adds	r3, r5, r5
 801383c:	eb46 0406 	adc.w	r4, r6, r6
 8013840:	461a      	mov	r2, r3
 8013842:	4623      	mov	r3, r4
 8013844:	f7f5 f958 	bl	8008af8 <__aeabi_uldivmod>
 8013848:	4603      	mov	r3, r0
 801384a:	460c      	mov	r4, r1
 801384c:	461a      	mov	r2, r3
 801384e:	4b47      	ldr	r3, [pc, #284]	; (801396c <UART_SetConfig+0x384>)
 8013850:	fba3 2302 	umull	r2, r3, r3, r2
 8013854:	095b      	lsrs	r3, r3, #5
 8013856:	ea4f 1803 	mov.w	r8, r3, lsl #4
 801385a:	68bb      	ldr	r3, [r7, #8]
 801385c:	461d      	mov	r5, r3
 801385e:	f04f 0600 	mov.w	r6, #0
 8013862:	46a9      	mov	r9, r5
 8013864:	46b2      	mov	sl, r6
 8013866:	eb19 0309 	adds.w	r3, r9, r9
 801386a:	eb4a 040a 	adc.w	r4, sl, sl
 801386e:	4699      	mov	r9, r3
 8013870:	46a2      	mov	sl, r4
 8013872:	eb19 0905 	adds.w	r9, r9, r5
 8013876:	eb4a 0a06 	adc.w	sl, sl, r6
 801387a:	f04f 0100 	mov.w	r1, #0
 801387e:	f04f 0200 	mov.w	r2, #0
 8013882:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8013886:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 801388a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 801388e:	4689      	mov	r9, r1
 8013890:	4692      	mov	sl, r2
 8013892:	eb19 0005 	adds.w	r0, r9, r5
 8013896:	eb4a 0106 	adc.w	r1, sl, r6
 801389a:	687b      	ldr	r3, [r7, #4]
 801389c:	685b      	ldr	r3, [r3, #4]
 801389e:	461d      	mov	r5, r3
 80138a0:	f04f 0600 	mov.w	r6, #0
 80138a4:	196b      	adds	r3, r5, r5
 80138a6:	eb46 0406 	adc.w	r4, r6, r6
 80138aa:	461a      	mov	r2, r3
 80138ac:	4623      	mov	r3, r4
 80138ae:	f7f5 f923 	bl	8008af8 <__aeabi_uldivmod>
 80138b2:	4603      	mov	r3, r0
 80138b4:	460c      	mov	r4, r1
 80138b6:	461a      	mov	r2, r3
 80138b8:	4b2c      	ldr	r3, [pc, #176]	; (801396c <UART_SetConfig+0x384>)
 80138ba:	fba3 1302 	umull	r1, r3, r3, r2
 80138be:	095b      	lsrs	r3, r3, #5
 80138c0:	2164      	movs	r1, #100	; 0x64
 80138c2:	fb01 f303 	mul.w	r3, r1, r3
 80138c6:	1ad3      	subs	r3, r2, r3
 80138c8:	00db      	lsls	r3, r3, #3
 80138ca:	3332      	adds	r3, #50	; 0x32
 80138cc:	4a27      	ldr	r2, [pc, #156]	; (801396c <UART_SetConfig+0x384>)
 80138ce:	fba2 2303 	umull	r2, r3, r2, r3
 80138d2:	095b      	lsrs	r3, r3, #5
 80138d4:	005b      	lsls	r3, r3, #1
 80138d6:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80138da:	4498      	add	r8, r3
 80138dc:	68bb      	ldr	r3, [r7, #8]
 80138de:	461d      	mov	r5, r3
 80138e0:	f04f 0600 	mov.w	r6, #0
 80138e4:	46a9      	mov	r9, r5
 80138e6:	46b2      	mov	sl, r6
 80138e8:	eb19 0309 	adds.w	r3, r9, r9
 80138ec:	eb4a 040a 	adc.w	r4, sl, sl
 80138f0:	4699      	mov	r9, r3
 80138f2:	46a2      	mov	sl, r4
 80138f4:	eb19 0905 	adds.w	r9, r9, r5
 80138f8:	eb4a 0a06 	adc.w	sl, sl, r6
 80138fc:	f04f 0100 	mov.w	r1, #0
 8013900:	f04f 0200 	mov.w	r2, #0
 8013904:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8013908:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 801390c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8013910:	4689      	mov	r9, r1
 8013912:	4692      	mov	sl, r2
 8013914:	eb19 0005 	adds.w	r0, r9, r5
 8013918:	eb4a 0106 	adc.w	r1, sl, r6
 801391c:	687b      	ldr	r3, [r7, #4]
 801391e:	685b      	ldr	r3, [r3, #4]
 8013920:	461d      	mov	r5, r3
 8013922:	f04f 0600 	mov.w	r6, #0
 8013926:	196b      	adds	r3, r5, r5
 8013928:	eb46 0406 	adc.w	r4, r6, r6
 801392c:	461a      	mov	r2, r3
 801392e:	4623      	mov	r3, r4
 8013930:	f7f5 f8e2 	bl	8008af8 <__aeabi_uldivmod>
 8013934:	4603      	mov	r3, r0
 8013936:	460c      	mov	r4, r1
 8013938:	461a      	mov	r2, r3
 801393a:	4b0c      	ldr	r3, [pc, #48]	; (801396c <UART_SetConfig+0x384>)
 801393c:	fba3 1302 	umull	r1, r3, r3, r2
 8013940:	095b      	lsrs	r3, r3, #5
 8013942:	2164      	movs	r1, #100	; 0x64
 8013944:	fb01 f303 	mul.w	r3, r1, r3
 8013948:	1ad3      	subs	r3, r2, r3
 801394a:	00db      	lsls	r3, r3, #3
 801394c:	3332      	adds	r3, #50	; 0x32
 801394e:	4a07      	ldr	r2, [pc, #28]	; (801396c <UART_SetConfig+0x384>)
 8013950:	fba2 2303 	umull	r2, r3, r2, r3
 8013954:	095b      	lsrs	r3, r3, #5
 8013956:	f003 0207 	and.w	r2, r3, #7
 801395a:	687b      	ldr	r3, [r7, #4]
 801395c:	681b      	ldr	r3, [r3, #0]
 801395e:	4442      	add	r2, r8
 8013960:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8013962:	e1b2      	b.n	8013cca <UART_SetConfig+0x6e2>
 8013964:	40011000 	.word	0x40011000
 8013968:	40011400 	.word	0x40011400
 801396c:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8013970:	687b      	ldr	r3, [r7, #4]
 8013972:	681b      	ldr	r3, [r3, #0]
 8013974:	4ad7      	ldr	r2, [pc, #860]	; (8013cd4 <UART_SetConfig+0x6ec>)
 8013976:	4293      	cmp	r3, r2
 8013978:	d005      	beq.n	8013986 <UART_SetConfig+0x39e>
 801397a:	687b      	ldr	r3, [r7, #4]
 801397c:	681b      	ldr	r3, [r3, #0]
 801397e:	4ad6      	ldr	r2, [pc, #856]	; (8013cd8 <UART_SetConfig+0x6f0>)
 8013980:	4293      	cmp	r3, r2
 8013982:	f040 80d1 	bne.w	8013b28 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8013986:	f7fd fa37 	bl	8010df8 <HAL_RCC_GetPCLK2Freq>
 801398a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 801398c:	68bb      	ldr	r3, [r7, #8]
 801398e:	469a      	mov	sl, r3
 8013990:	f04f 0b00 	mov.w	fp, #0
 8013994:	46d0      	mov	r8, sl
 8013996:	46d9      	mov	r9, fp
 8013998:	eb18 0308 	adds.w	r3, r8, r8
 801399c:	eb49 0409 	adc.w	r4, r9, r9
 80139a0:	4698      	mov	r8, r3
 80139a2:	46a1      	mov	r9, r4
 80139a4:	eb18 080a 	adds.w	r8, r8, sl
 80139a8:	eb49 090b 	adc.w	r9, r9, fp
 80139ac:	f04f 0100 	mov.w	r1, #0
 80139b0:	f04f 0200 	mov.w	r2, #0
 80139b4:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80139b8:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80139bc:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80139c0:	4688      	mov	r8, r1
 80139c2:	4691      	mov	r9, r2
 80139c4:	eb1a 0508 	adds.w	r5, sl, r8
 80139c8:	eb4b 0609 	adc.w	r6, fp, r9
 80139cc:	687b      	ldr	r3, [r7, #4]
 80139ce:	685b      	ldr	r3, [r3, #4]
 80139d0:	4619      	mov	r1, r3
 80139d2:	f04f 0200 	mov.w	r2, #0
 80139d6:	f04f 0300 	mov.w	r3, #0
 80139da:	f04f 0400 	mov.w	r4, #0
 80139de:	0094      	lsls	r4, r2, #2
 80139e0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80139e4:	008b      	lsls	r3, r1, #2
 80139e6:	461a      	mov	r2, r3
 80139e8:	4623      	mov	r3, r4
 80139ea:	4628      	mov	r0, r5
 80139ec:	4631      	mov	r1, r6
 80139ee:	f7f5 f883 	bl	8008af8 <__aeabi_uldivmod>
 80139f2:	4603      	mov	r3, r0
 80139f4:	460c      	mov	r4, r1
 80139f6:	461a      	mov	r2, r3
 80139f8:	4bb8      	ldr	r3, [pc, #736]	; (8013cdc <UART_SetConfig+0x6f4>)
 80139fa:	fba3 2302 	umull	r2, r3, r3, r2
 80139fe:	095b      	lsrs	r3, r3, #5
 8013a00:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8013a04:	68bb      	ldr	r3, [r7, #8]
 8013a06:	469b      	mov	fp, r3
 8013a08:	f04f 0c00 	mov.w	ip, #0
 8013a0c:	46d9      	mov	r9, fp
 8013a0e:	46e2      	mov	sl, ip
 8013a10:	eb19 0309 	adds.w	r3, r9, r9
 8013a14:	eb4a 040a 	adc.w	r4, sl, sl
 8013a18:	4699      	mov	r9, r3
 8013a1a:	46a2      	mov	sl, r4
 8013a1c:	eb19 090b 	adds.w	r9, r9, fp
 8013a20:	eb4a 0a0c 	adc.w	sl, sl, ip
 8013a24:	f04f 0100 	mov.w	r1, #0
 8013a28:	f04f 0200 	mov.w	r2, #0
 8013a2c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8013a30:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8013a34:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8013a38:	4689      	mov	r9, r1
 8013a3a:	4692      	mov	sl, r2
 8013a3c:	eb1b 0509 	adds.w	r5, fp, r9
 8013a40:	eb4c 060a 	adc.w	r6, ip, sl
 8013a44:	687b      	ldr	r3, [r7, #4]
 8013a46:	685b      	ldr	r3, [r3, #4]
 8013a48:	4619      	mov	r1, r3
 8013a4a:	f04f 0200 	mov.w	r2, #0
 8013a4e:	f04f 0300 	mov.w	r3, #0
 8013a52:	f04f 0400 	mov.w	r4, #0
 8013a56:	0094      	lsls	r4, r2, #2
 8013a58:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8013a5c:	008b      	lsls	r3, r1, #2
 8013a5e:	461a      	mov	r2, r3
 8013a60:	4623      	mov	r3, r4
 8013a62:	4628      	mov	r0, r5
 8013a64:	4631      	mov	r1, r6
 8013a66:	f7f5 f847 	bl	8008af8 <__aeabi_uldivmod>
 8013a6a:	4603      	mov	r3, r0
 8013a6c:	460c      	mov	r4, r1
 8013a6e:	461a      	mov	r2, r3
 8013a70:	4b9a      	ldr	r3, [pc, #616]	; (8013cdc <UART_SetConfig+0x6f4>)
 8013a72:	fba3 1302 	umull	r1, r3, r3, r2
 8013a76:	095b      	lsrs	r3, r3, #5
 8013a78:	2164      	movs	r1, #100	; 0x64
 8013a7a:	fb01 f303 	mul.w	r3, r1, r3
 8013a7e:	1ad3      	subs	r3, r2, r3
 8013a80:	011b      	lsls	r3, r3, #4
 8013a82:	3332      	adds	r3, #50	; 0x32
 8013a84:	4a95      	ldr	r2, [pc, #596]	; (8013cdc <UART_SetConfig+0x6f4>)
 8013a86:	fba2 2303 	umull	r2, r3, r2, r3
 8013a8a:	095b      	lsrs	r3, r3, #5
 8013a8c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8013a90:	4498      	add	r8, r3
 8013a92:	68bb      	ldr	r3, [r7, #8]
 8013a94:	469b      	mov	fp, r3
 8013a96:	f04f 0c00 	mov.w	ip, #0
 8013a9a:	46d9      	mov	r9, fp
 8013a9c:	46e2      	mov	sl, ip
 8013a9e:	eb19 0309 	adds.w	r3, r9, r9
 8013aa2:	eb4a 040a 	adc.w	r4, sl, sl
 8013aa6:	4699      	mov	r9, r3
 8013aa8:	46a2      	mov	sl, r4
 8013aaa:	eb19 090b 	adds.w	r9, r9, fp
 8013aae:	eb4a 0a0c 	adc.w	sl, sl, ip
 8013ab2:	f04f 0100 	mov.w	r1, #0
 8013ab6:	f04f 0200 	mov.w	r2, #0
 8013aba:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8013abe:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8013ac2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8013ac6:	4689      	mov	r9, r1
 8013ac8:	4692      	mov	sl, r2
 8013aca:	eb1b 0509 	adds.w	r5, fp, r9
 8013ace:	eb4c 060a 	adc.w	r6, ip, sl
 8013ad2:	687b      	ldr	r3, [r7, #4]
 8013ad4:	685b      	ldr	r3, [r3, #4]
 8013ad6:	4619      	mov	r1, r3
 8013ad8:	f04f 0200 	mov.w	r2, #0
 8013adc:	f04f 0300 	mov.w	r3, #0
 8013ae0:	f04f 0400 	mov.w	r4, #0
 8013ae4:	0094      	lsls	r4, r2, #2
 8013ae6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8013aea:	008b      	lsls	r3, r1, #2
 8013aec:	461a      	mov	r2, r3
 8013aee:	4623      	mov	r3, r4
 8013af0:	4628      	mov	r0, r5
 8013af2:	4631      	mov	r1, r6
 8013af4:	f7f5 f800 	bl	8008af8 <__aeabi_uldivmod>
 8013af8:	4603      	mov	r3, r0
 8013afa:	460c      	mov	r4, r1
 8013afc:	461a      	mov	r2, r3
 8013afe:	4b77      	ldr	r3, [pc, #476]	; (8013cdc <UART_SetConfig+0x6f4>)
 8013b00:	fba3 1302 	umull	r1, r3, r3, r2
 8013b04:	095b      	lsrs	r3, r3, #5
 8013b06:	2164      	movs	r1, #100	; 0x64
 8013b08:	fb01 f303 	mul.w	r3, r1, r3
 8013b0c:	1ad3      	subs	r3, r2, r3
 8013b0e:	011b      	lsls	r3, r3, #4
 8013b10:	3332      	adds	r3, #50	; 0x32
 8013b12:	4a72      	ldr	r2, [pc, #456]	; (8013cdc <UART_SetConfig+0x6f4>)
 8013b14:	fba2 2303 	umull	r2, r3, r2, r3
 8013b18:	095b      	lsrs	r3, r3, #5
 8013b1a:	f003 020f 	and.w	r2, r3, #15
 8013b1e:	687b      	ldr	r3, [r7, #4]
 8013b20:	681b      	ldr	r3, [r3, #0]
 8013b22:	4442      	add	r2, r8
 8013b24:	609a      	str	r2, [r3, #8]
 8013b26:	e0d0      	b.n	8013cca <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8013b28:	f7fd f952 	bl	8010dd0 <HAL_RCC_GetPCLK1Freq>
 8013b2c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8013b2e:	68bb      	ldr	r3, [r7, #8]
 8013b30:	469a      	mov	sl, r3
 8013b32:	f04f 0b00 	mov.w	fp, #0
 8013b36:	46d0      	mov	r8, sl
 8013b38:	46d9      	mov	r9, fp
 8013b3a:	eb18 0308 	adds.w	r3, r8, r8
 8013b3e:	eb49 0409 	adc.w	r4, r9, r9
 8013b42:	4698      	mov	r8, r3
 8013b44:	46a1      	mov	r9, r4
 8013b46:	eb18 080a 	adds.w	r8, r8, sl
 8013b4a:	eb49 090b 	adc.w	r9, r9, fp
 8013b4e:	f04f 0100 	mov.w	r1, #0
 8013b52:	f04f 0200 	mov.w	r2, #0
 8013b56:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8013b5a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8013b5e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8013b62:	4688      	mov	r8, r1
 8013b64:	4691      	mov	r9, r2
 8013b66:	eb1a 0508 	adds.w	r5, sl, r8
 8013b6a:	eb4b 0609 	adc.w	r6, fp, r9
 8013b6e:	687b      	ldr	r3, [r7, #4]
 8013b70:	685b      	ldr	r3, [r3, #4]
 8013b72:	4619      	mov	r1, r3
 8013b74:	f04f 0200 	mov.w	r2, #0
 8013b78:	f04f 0300 	mov.w	r3, #0
 8013b7c:	f04f 0400 	mov.w	r4, #0
 8013b80:	0094      	lsls	r4, r2, #2
 8013b82:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8013b86:	008b      	lsls	r3, r1, #2
 8013b88:	461a      	mov	r2, r3
 8013b8a:	4623      	mov	r3, r4
 8013b8c:	4628      	mov	r0, r5
 8013b8e:	4631      	mov	r1, r6
 8013b90:	f7f4 ffb2 	bl	8008af8 <__aeabi_uldivmod>
 8013b94:	4603      	mov	r3, r0
 8013b96:	460c      	mov	r4, r1
 8013b98:	461a      	mov	r2, r3
 8013b9a:	4b50      	ldr	r3, [pc, #320]	; (8013cdc <UART_SetConfig+0x6f4>)
 8013b9c:	fba3 2302 	umull	r2, r3, r3, r2
 8013ba0:	095b      	lsrs	r3, r3, #5
 8013ba2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8013ba6:	68bb      	ldr	r3, [r7, #8]
 8013ba8:	469b      	mov	fp, r3
 8013baa:	f04f 0c00 	mov.w	ip, #0
 8013bae:	46d9      	mov	r9, fp
 8013bb0:	46e2      	mov	sl, ip
 8013bb2:	eb19 0309 	adds.w	r3, r9, r9
 8013bb6:	eb4a 040a 	adc.w	r4, sl, sl
 8013bba:	4699      	mov	r9, r3
 8013bbc:	46a2      	mov	sl, r4
 8013bbe:	eb19 090b 	adds.w	r9, r9, fp
 8013bc2:	eb4a 0a0c 	adc.w	sl, sl, ip
 8013bc6:	f04f 0100 	mov.w	r1, #0
 8013bca:	f04f 0200 	mov.w	r2, #0
 8013bce:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8013bd2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8013bd6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8013bda:	4689      	mov	r9, r1
 8013bdc:	4692      	mov	sl, r2
 8013bde:	eb1b 0509 	adds.w	r5, fp, r9
 8013be2:	eb4c 060a 	adc.w	r6, ip, sl
 8013be6:	687b      	ldr	r3, [r7, #4]
 8013be8:	685b      	ldr	r3, [r3, #4]
 8013bea:	4619      	mov	r1, r3
 8013bec:	f04f 0200 	mov.w	r2, #0
 8013bf0:	f04f 0300 	mov.w	r3, #0
 8013bf4:	f04f 0400 	mov.w	r4, #0
 8013bf8:	0094      	lsls	r4, r2, #2
 8013bfa:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8013bfe:	008b      	lsls	r3, r1, #2
 8013c00:	461a      	mov	r2, r3
 8013c02:	4623      	mov	r3, r4
 8013c04:	4628      	mov	r0, r5
 8013c06:	4631      	mov	r1, r6
 8013c08:	f7f4 ff76 	bl	8008af8 <__aeabi_uldivmod>
 8013c0c:	4603      	mov	r3, r0
 8013c0e:	460c      	mov	r4, r1
 8013c10:	461a      	mov	r2, r3
 8013c12:	4b32      	ldr	r3, [pc, #200]	; (8013cdc <UART_SetConfig+0x6f4>)
 8013c14:	fba3 1302 	umull	r1, r3, r3, r2
 8013c18:	095b      	lsrs	r3, r3, #5
 8013c1a:	2164      	movs	r1, #100	; 0x64
 8013c1c:	fb01 f303 	mul.w	r3, r1, r3
 8013c20:	1ad3      	subs	r3, r2, r3
 8013c22:	011b      	lsls	r3, r3, #4
 8013c24:	3332      	adds	r3, #50	; 0x32
 8013c26:	4a2d      	ldr	r2, [pc, #180]	; (8013cdc <UART_SetConfig+0x6f4>)
 8013c28:	fba2 2303 	umull	r2, r3, r2, r3
 8013c2c:	095b      	lsrs	r3, r3, #5
 8013c2e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8013c32:	4498      	add	r8, r3
 8013c34:	68bb      	ldr	r3, [r7, #8]
 8013c36:	469b      	mov	fp, r3
 8013c38:	f04f 0c00 	mov.w	ip, #0
 8013c3c:	46d9      	mov	r9, fp
 8013c3e:	46e2      	mov	sl, ip
 8013c40:	eb19 0309 	adds.w	r3, r9, r9
 8013c44:	eb4a 040a 	adc.w	r4, sl, sl
 8013c48:	4699      	mov	r9, r3
 8013c4a:	46a2      	mov	sl, r4
 8013c4c:	eb19 090b 	adds.w	r9, r9, fp
 8013c50:	eb4a 0a0c 	adc.w	sl, sl, ip
 8013c54:	f04f 0100 	mov.w	r1, #0
 8013c58:	f04f 0200 	mov.w	r2, #0
 8013c5c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8013c60:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8013c64:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8013c68:	4689      	mov	r9, r1
 8013c6a:	4692      	mov	sl, r2
 8013c6c:	eb1b 0509 	adds.w	r5, fp, r9
 8013c70:	eb4c 060a 	adc.w	r6, ip, sl
 8013c74:	687b      	ldr	r3, [r7, #4]
 8013c76:	685b      	ldr	r3, [r3, #4]
 8013c78:	4619      	mov	r1, r3
 8013c7a:	f04f 0200 	mov.w	r2, #0
 8013c7e:	f04f 0300 	mov.w	r3, #0
 8013c82:	f04f 0400 	mov.w	r4, #0
 8013c86:	0094      	lsls	r4, r2, #2
 8013c88:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8013c8c:	008b      	lsls	r3, r1, #2
 8013c8e:	461a      	mov	r2, r3
 8013c90:	4623      	mov	r3, r4
 8013c92:	4628      	mov	r0, r5
 8013c94:	4631      	mov	r1, r6
 8013c96:	f7f4 ff2f 	bl	8008af8 <__aeabi_uldivmod>
 8013c9a:	4603      	mov	r3, r0
 8013c9c:	460c      	mov	r4, r1
 8013c9e:	461a      	mov	r2, r3
 8013ca0:	4b0e      	ldr	r3, [pc, #56]	; (8013cdc <UART_SetConfig+0x6f4>)
 8013ca2:	fba3 1302 	umull	r1, r3, r3, r2
 8013ca6:	095b      	lsrs	r3, r3, #5
 8013ca8:	2164      	movs	r1, #100	; 0x64
 8013caa:	fb01 f303 	mul.w	r3, r1, r3
 8013cae:	1ad3      	subs	r3, r2, r3
 8013cb0:	011b      	lsls	r3, r3, #4
 8013cb2:	3332      	adds	r3, #50	; 0x32
 8013cb4:	4a09      	ldr	r2, [pc, #36]	; (8013cdc <UART_SetConfig+0x6f4>)
 8013cb6:	fba2 2303 	umull	r2, r3, r2, r3
 8013cba:	095b      	lsrs	r3, r3, #5
 8013cbc:	f003 020f 	and.w	r2, r3, #15
 8013cc0:	687b      	ldr	r3, [r7, #4]
 8013cc2:	681b      	ldr	r3, [r3, #0]
 8013cc4:	4442      	add	r2, r8
 8013cc6:	609a      	str	r2, [r3, #8]
}
 8013cc8:	e7ff      	b.n	8013cca <UART_SetConfig+0x6e2>
 8013cca:	bf00      	nop
 8013ccc:	3714      	adds	r7, #20
 8013cce:	46bd      	mov	sp, r7
 8013cd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013cd4:	40011000 	.word	0x40011000
 8013cd8:	40011400 	.word	0x40011400
 8013cdc:	51eb851f 	.word	0x51eb851f

08013ce0 <round>:
 8013ce0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013ce2:	ec57 6b10 	vmov	r6, r7, d0
 8013ce6:	f3c7 500a 	ubfx	r0, r7, #20, #11
 8013cea:	f2a0 34ff 	subw	r4, r0, #1023	; 0x3ff
 8013cee:	2c13      	cmp	r4, #19
 8013cf0:	463b      	mov	r3, r7
 8013cf2:	463d      	mov	r5, r7
 8013cf4:	dc17      	bgt.n	8013d26 <round+0x46>
 8013cf6:	2c00      	cmp	r4, #0
 8013cf8:	da09      	bge.n	8013d0e <round+0x2e>
 8013cfa:	3401      	adds	r4, #1
 8013cfc:	f007 4300 	and.w	r3, r7, #2147483648	; 0x80000000
 8013d00:	d103      	bne.n	8013d0a <round+0x2a>
 8013d02:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8013d06:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8013d0a:	2100      	movs	r1, #0
 8013d0c:	e02c      	b.n	8013d68 <round+0x88>
 8013d0e:	4a18      	ldr	r2, [pc, #96]	; (8013d70 <round+0x90>)
 8013d10:	4122      	asrs	r2, r4
 8013d12:	4217      	tst	r7, r2
 8013d14:	d100      	bne.n	8013d18 <round+0x38>
 8013d16:	b19e      	cbz	r6, 8013d40 <round+0x60>
 8013d18:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8013d1c:	4123      	asrs	r3, r4
 8013d1e:	442b      	add	r3, r5
 8013d20:	ea23 0302 	bic.w	r3, r3, r2
 8013d24:	e7f1      	b.n	8013d0a <round+0x2a>
 8013d26:	2c33      	cmp	r4, #51	; 0x33
 8013d28:	dd0d      	ble.n	8013d46 <round+0x66>
 8013d2a:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8013d2e:	d107      	bne.n	8013d40 <round+0x60>
 8013d30:	4630      	mov	r0, r6
 8013d32:	4639      	mov	r1, r7
 8013d34:	ee10 2a10 	vmov	r2, s0
 8013d38:	f7f4 f9e0 	bl	80080fc <__adddf3>
 8013d3c:	4606      	mov	r6, r0
 8013d3e:	460f      	mov	r7, r1
 8013d40:	ec47 6b10 	vmov	d0, r6, r7
 8013d44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013d46:	f2a0 4213 	subw	r2, r0, #1043	; 0x413
 8013d4a:	f04f 30ff 	mov.w	r0, #4294967295
 8013d4e:	40d0      	lsrs	r0, r2
 8013d50:	4206      	tst	r6, r0
 8013d52:	d0f5      	beq.n	8013d40 <round+0x60>
 8013d54:	2201      	movs	r2, #1
 8013d56:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 8013d5a:	fa02 f404 	lsl.w	r4, r2, r4
 8013d5e:	1931      	adds	r1, r6, r4
 8013d60:	bf28      	it	cs
 8013d62:	189b      	addcs	r3, r3, r2
 8013d64:	ea21 0100 	bic.w	r1, r1, r0
 8013d68:	461f      	mov	r7, r3
 8013d6a:	460e      	mov	r6, r1
 8013d6c:	e7e8      	b.n	8013d40 <round+0x60>
 8013d6e:	bf00      	nop
 8013d70:	000fffff 	.word	0x000fffff

08013d74 <__errno>:
 8013d74:	4b01      	ldr	r3, [pc, #4]	; (8013d7c <__errno+0x8>)
 8013d76:	6818      	ldr	r0, [r3, #0]
 8013d78:	4770      	bx	lr
 8013d7a:	bf00      	nop
 8013d7c:	20000024 	.word	0x20000024

08013d80 <__libc_init_array>:
 8013d80:	b570      	push	{r4, r5, r6, lr}
 8013d82:	4e0d      	ldr	r6, [pc, #52]	; (8013db8 <__libc_init_array+0x38>)
 8013d84:	4c0d      	ldr	r4, [pc, #52]	; (8013dbc <__libc_init_array+0x3c>)
 8013d86:	1ba4      	subs	r4, r4, r6
 8013d88:	10a4      	asrs	r4, r4, #2
 8013d8a:	2500      	movs	r5, #0
 8013d8c:	42a5      	cmp	r5, r4
 8013d8e:	d109      	bne.n	8013da4 <__libc_init_array+0x24>
 8013d90:	4e0b      	ldr	r6, [pc, #44]	; (8013dc0 <__libc_init_array+0x40>)
 8013d92:	4c0c      	ldr	r4, [pc, #48]	; (8013dc4 <__libc_init_array+0x44>)
 8013d94:	f005 f83c 	bl	8018e10 <_init>
 8013d98:	1ba4      	subs	r4, r4, r6
 8013d9a:	10a4      	asrs	r4, r4, #2
 8013d9c:	2500      	movs	r5, #0
 8013d9e:	42a5      	cmp	r5, r4
 8013da0:	d105      	bne.n	8013dae <__libc_init_array+0x2e>
 8013da2:	bd70      	pop	{r4, r5, r6, pc}
 8013da4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8013da8:	4798      	blx	r3
 8013daa:	3501      	adds	r5, #1
 8013dac:	e7ee      	b.n	8013d8c <__libc_init_array+0xc>
 8013dae:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8013db2:	4798      	blx	r3
 8013db4:	3501      	adds	r5, #1
 8013db6:	e7f2      	b.n	8013d9e <__libc_init_array+0x1e>
 8013db8:	080194cc 	.word	0x080194cc
 8013dbc:	080194cc 	.word	0x080194cc
 8013dc0:	080194cc 	.word	0x080194cc
 8013dc4:	080194d0 	.word	0x080194d0

08013dc8 <memcpy>:
 8013dc8:	b510      	push	{r4, lr}
 8013dca:	1e43      	subs	r3, r0, #1
 8013dcc:	440a      	add	r2, r1
 8013dce:	4291      	cmp	r1, r2
 8013dd0:	d100      	bne.n	8013dd4 <memcpy+0xc>
 8013dd2:	bd10      	pop	{r4, pc}
 8013dd4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013dd8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8013ddc:	e7f7      	b.n	8013dce <memcpy+0x6>

08013dde <memset>:
 8013dde:	4402      	add	r2, r0
 8013de0:	4603      	mov	r3, r0
 8013de2:	4293      	cmp	r3, r2
 8013de4:	d100      	bne.n	8013de8 <memset+0xa>
 8013de6:	4770      	bx	lr
 8013de8:	f803 1b01 	strb.w	r1, [r3], #1
 8013dec:	e7f9      	b.n	8013de2 <memset+0x4>

08013dee <__cvt>:
 8013dee:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8013df2:	ec55 4b10 	vmov	r4, r5, d0
 8013df6:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8013df8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8013dfc:	2d00      	cmp	r5, #0
 8013dfe:	460e      	mov	r6, r1
 8013e00:	4691      	mov	r9, r2
 8013e02:	4619      	mov	r1, r3
 8013e04:	bfb8      	it	lt
 8013e06:	4622      	movlt	r2, r4
 8013e08:	462b      	mov	r3, r5
 8013e0a:	f027 0720 	bic.w	r7, r7, #32
 8013e0e:	bfbb      	ittet	lt
 8013e10:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8013e14:	461d      	movlt	r5, r3
 8013e16:	2300      	movge	r3, #0
 8013e18:	232d      	movlt	r3, #45	; 0x2d
 8013e1a:	bfb8      	it	lt
 8013e1c:	4614      	movlt	r4, r2
 8013e1e:	2f46      	cmp	r7, #70	; 0x46
 8013e20:	700b      	strb	r3, [r1, #0]
 8013e22:	d004      	beq.n	8013e2e <__cvt+0x40>
 8013e24:	2f45      	cmp	r7, #69	; 0x45
 8013e26:	d100      	bne.n	8013e2a <__cvt+0x3c>
 8013e28:	3601      	adds	r6, #1
 8013e2a:	2102      	movs	r1, #2
 8013e2c:	e000      	b.n	8013e30 <__cvt+0x42>
 8013e2e:	2103      	movs	r1, #3
 8013e30:	ab03      	add	r3, sp, #12
 8013e32:	9301      	str	r3, [sp, #4]
 8013e34:	ab02      	add	r3, sp, #8
 8013e36:	9300      	str	r3, [sp, #0]
 8013e38:	4632      	mov	r2, r6
 8013e3a:	4653      	mov	r3, sl
 8013e3c:	ec45 4b10 	vmov	d0, r4, r5
 8013e40:	f001 ff82 	bl	8015d48 <_dtoa_r>
 8013e44:	2f47      	cmp	r7, #71	; 0x47
 8013e46:	4680      	mov	r8, r0
 8013e48:	d102      	bne.n	8013e50 <__cvt+0x62>
 8013e4a:	f019 0f01 	tst.w	r9, #1
 8013e4e:	d026      	beq.n	8013e9e <__cvt+0xb0>
 8013e50:	2f46      	cmp	r7, #70	; 0x46
 8013e52:	eb08 0906 	add.w	r9, r8, r6
 8013e56:	d111      	bne.n	8013e7c <__cvt+0x8e>
 8013e58:	f898 3000 	ldrb.w	r3, [r8]
 8013e5c:	2b30      	cmp	r3, #48	; 0x30
 8013e5e:	d10a      	bne.n	8013e76 <__cvt+0x88>
 8013e60:	2200      	movs	r2, #0
 8013e62:	2300      	movs	r3, #0
 8013e64:	4620      	mov	r0, r4
 8013e66:	4629      	mov	r1, r5
 8013e68:	f7f4 fd66 	bl	8008938 <__aeabi_dcmpeq>
 8013e6c:	b918      	cbnz	r0, 8013e76 <__cvt+0x88>
 8013e6e:	f1c6 0601 	rsb	r6, r6, #1
 8013e72:	f8ca 6000 	str.w	r6, [sl]
 8013e76:	f8da 3000 	ldr.w	r3, [sl]
 8013e7a:	4499      	add	r9, r3
 8013e7c:	2200      	movs	r2, #0
 8013e7e:	2300      	movs	r3, #0
 8013e80:	4620      	mov	r0, r4
 8013e82:	4629      	mov	r1, r5
 8013e84:	f7f4 fd58 	bl	8008938 <__aeabi_dcmpeq>
 8013e88:	b938      	cbnz	r0, 8013e9a <__cvt+0xac>
 8013e8a:	2230      	movs	r2, #48	; 0x30
 8013e8c:	9b03      	ldr	r3, [sp, #12]
 8013e8e:	454b      	cmp	r3, r9
 8013e90:	d205      	bcs.n	8013e9e <__cvt+0xb0>
 8013e92:	1c59      	adds	r1, r3, #1
 8013e94:	9103      	str	r1, [sp, #12]
 8013e96:	701a      	strb	r2, [r3, #0]
 8013e98:	e7f8      	b.n	8013e8c <__cvt+0x9e>
 8013e9a:	f8cd 900c 	str.w	r9, [sp, #12]
 8013e9e:	9b03      	ldr	r3, [sp, #12]
 8013ea0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8013ea2:	eba3 0308 	sub.w	r3, r3, r8
 8013ea6:	4640      	mov	r0, r8
 8013ea8:	6013      	str	r3, [r2, #0]
 8013eaa:	b004      	add	sp, #16
 8013eac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08013eb0 <__exponent>:
 8013eb0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013eb2:	2900      	cmp	r1, #0
 8013eb4:	4604      	mov	r4, r0
 8013eb6:	bfba      	itte	lt
 8013eb8:	4249      	neglt	r1, r1
 8013eba:	232d      	movlt	r3, #45	; 0x2d
 8013ebc:	232b      	movge	r3, #43	; 0x2b
 8013ebe:	2909      	cmp	r1, #9
 8013ec0:	f804 2b02 	strb.w	r2, [r4], #2
 8013ec4:	7043      	strb	r3, [r0, #1]
 8013ec6:	dd20      	ble.n	8013f0a <__exponent+0x5a>
 8013ec8:	f10d 0307 	add.w	r3, sp, #7
 8013ecc:	461f      	mov	r7, r3
 8013ece:	260a      	movs	r6, #10
 8013ed0:	fb91 f5f6 	sdiv	r5, r1, r6
 8013ed4:	fb06 1115 	mls	r1, r6, r5, r1
 8013ed8:	3130      	adds	r1, #48	; 0x30
 8013eda:	2d09      	cmp	r5, #9
 8013edc:	f803 1c01 	strb.w	r1, [r3, #-1]
 8013ee0:	f103 32ff 	add.w	r2, r3, #4294967295
 8013ee4:	4629      	mov	r1, r5
 8013ee6:	dc09      	bgt.n	8013efc <__exponent+0x4c>
 8013ee8:	3130      	adds	r1, #48	; 0x30
 8013eea:	3b02      	subs	r3, #2
 8013eec:	f802 1c01 	strb.w	r1, [r2, #-1]
 8013ef0:	42bb      	cmp	r3, r7
 8013ef2:	4622      	mov	r2, r4
 8013ef4:	d304      	bcc.n	8013f00 <__exponent+0x50>
 8013ef6:	1a10      	subs	r0, r2, r0
 8013ef8:	b003      	add	sp, #12
 8013efa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013efc:	4613      	mov	r3, r2
 8013efe:	e7e7      	b.n	8013ed0 <__exponent+0x20>
 8013f00:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013f04:	f804 2b01 	strb.w	r2, [r4], #1
 8013f08:	e7f2      	b.n	8013ef0 <__exponent+0x40>
 8013f0a:	2330      	movs	r3, #48	; 0x30
 8013f0c:	4419      	add	r1, r3
 8013f0e:	7083      	strb	r3, [r0, #2]
 8013f10:	1d02      	adds	r2, r0, #4
 8013f12:	70c1      	strb	r1, [r0, #3]
 8013f14:	e7ef      	b.n	8013ef6 <__exponent+0x46>
	...

08013f18 <_printf_float>:
 8013f18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013f1c:	b08d      	sub	sp, #52	; 0x34
 8013f1e:	460c      	mov	r4, r1
 8013f20:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8013f24:	4616      	mov	r6, r2
 8013f26:	461f      	mov	r7, r3
 8013f28:	4605      	mov	r5, r0
 8013f2a:	f003 f9a7 	bl	801727c <_localeconv_r>
 8013f2e:	6803      	ldr	r3, [r0, #0]
 8013f30:	9304      	str	r3, [sp, #16]
 8013f32:	4618      	mov	r0, r3
 8013f34:	f7f4 f884 	bl	8008040 <strlen>
 8013f38:	2300      	movs	r3, #0
 8013f3a:	930a      	str	r3, [sp, #40]	; 0x28
 8013f3c:	f8d8 3000 	ldr.w	r3, [r8]
 8013f40:	9005      	str	r0, [sp, #20]
 8013f42:	3307      	adds	r3, #7
 8013f44:	f023 0307 	bic.w	r3, r3, #7
 8013f48:	f103 0208 	add.w	r2, r3, #8
 8013f4c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8013f50:	f8d4 b000 	ldr.w	fp, [r4]
 8013f54:	f8c8 2000 	str.w	r2, [r8]
 8013f58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f5c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8013f60:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8013f64:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8013f68:	9307      	str	r3, [sp, #28]
 8013f6a:	f8cd 8018 	str.w	r8, [sp, #24]
 8013f6e:	f04f 32ff 	mov.w	r2, #4294967295
 8013f72:	4ba7      	ldr	r3, [pc, #668]	; (8014210 <_printf_float+0x2f8>)
 8013f74:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8013f78:	f7f4 fd10 	bl	800899c <__aeabi_dcmpun>
 8013f7c:	bb70      	cbnz	r0, 8013fdc <_printf_float+0xc4>
 8013f7e:	f04f 32ff 	mov.w	r2, #4294967295
 8013f82:	4ba3      	ldr	r3, [pc, #652]	; (8014210 <_printf_float+0x2f8>)
 8013f84:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8013f88:	f7f4 fcea 	bl	8008960 <__aeabi_dcmple>
 8013f8c:	bb30      	cbnz	r0, 8013fdc <_printf_float+0xc4>
 8013f8e:	2200      	movs	r2, #0
 8013f90:	2300      	movs	r3, #0
 8013f92:	4640      	mov	r0, r8
 8013f94:	4649      	mov	r1, r9
 8013f96:	f7f4 fcd9 	bl	800894c <__aeabi_dcmplt>
 8013f9a:	b110      	cbz	r0, 8013fa2 <_printf_float+0x8a>
 8013f9c:	232d      	movs	r3, #45	; 0x2d
 8013f9e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013fa2:	4a9c      	ldr	r2, [pc, #624]	; (8014214 <_printf_float+0x2fc>)
 8013fa4:	4b9c      	ldr	r3, [pc, #624]	; (8014218 <_printf_float+0x300>)
 8013fa6:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8013faa:	bf8c      	ite	hi
 8013fac:	4690      	movhi	r8, r2
 8013fae:	4698      	movls	r8, r3
 8013fb0:	2303      	movs	r3, #3
 8013fb2:	f02b 0204 	bic.w	r2, fp, #4
 8013fb6:	6123      	str	r3, [r4, #16]
 8013fb8:	6022      	str	r2, [r4, #0]
 8013fba:	f04f 0900 	mov.w	r9, #0
 8013fbe:	9700      	str	r7, [sp, #0]
 8013fc0:	4633      	mov	r3, r6
 8013fc2:	aa0b      	add	r2, sp, #44	; 0x2c
 8013fc4:	4621      	mov	r1, r4
 8013fc6:	4628      	mov	r0, r5
 8013fc8:	f000 f9e6 	bl	8014398 <_printf_common>
 8013fcc:	3001      	adds	r0, #1
 8013fce:	f040 808d 	bne.w	80140ec <_printf_float+0x1d4>
 8013fd2:	f04f 30ff 	mov.w	r0, #4294967295
 8013fd6:	b00d      	add	sp, #52	; 0x34
 8013fd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013fdc:	4642      	mov	r2, r8
 8013fde:	464b      	mov	r3, r9
 8013fe0:	4640      	mov	r0, r8
 8013fe2:	4649      	mov	r1, r9
 8013fe4:	f7f4 fcda 	bl	800899c <__aeabi_dcmpun>
 8013fe8:	b110      	cbz	r0, 8013ff0 <_printf_float+0xd8>
 8013fea:	4a8c      	ldr	r2, [pc, #560]	; (801421c <_printf_float+0x304>)
 8013fec:	4b8c      	ldr	r3, [pc, #560]	; (8014220 <_printf_float+0x308>)
 8013fee:	e7da      	b.n	8013fa6 <_printf_float+0x8e>
 8013ff0:	6861      	ldr	r1, [r4, #4]
 8013ff2:	1c4b      	adds	r3, r1, #1
 8013ff4:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8013ff8:	a80a      	add	r0, sp, #40	; 0x28
 8013ffa:	d13e      	bne.n	801407a <_printf_float+0x162>
 8013ffc:	2306      	movs	r3, #6
 8013ffe:	6063      	str	r3, [r4, #4]
 8014000:	2300      	movs	r3, #0
 8014002:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8014006:	ab09      	add	r3, sp, #36	; 0x24
 8014008:	9300      	str	r3, [sp, #0]
 801400a:	ec49 8b10 	vmov	d0, r8, r9
 801400e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8014012:	6022      	str	r2, [r4, #0]
 8014014:	f8cd a004 	str.w	sl, [sp, #4]
 8014018:	6861      	ldr	r1, [r4, #4]
 801401a:	4628      	mov	r0, r5
 801401c:	f7ff fee7 	bl	8013dee <__cvt>
 8014020:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8014024:	2b47      	cmp	r3, #71	; 0x47
 8014026:	4680      	mov	r8, r0
 8014028:	d109      	bne.n	801403e <_printf_float+0x126>
 801402a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801402c:	1cd8      	adds	r0, r3, #3
 801402e:	db02      	blt.n	8014036 <_printf_float+0x11e>
 8014030:	6862      	ldr	r2, [r4, #4]
 8014032:	4293      	cmp	r3, r2
 8014034:	dd47      	ble.n	80140c6 <_printf_float+0x1ae>
 8014036:	f1aa 0a02 	sub.w	sl, sl, #2
 801403a:	fa5f fa8a 	uxtb.w	sl, sl
 801403e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8014042:	9909      	ldr	r1, [sp, #36]	; 0x24
 8014044:	d824      	bhi.n	8014090 <_printf_float+0x178>
 8014046:	3901      	subs	r1, #1
 8014048:	4652      	mov	r2, sl
 801404a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 801404e:	9109      	str	r1, [sp, #36]	; 0x24
 8014050:	f7ff ff2e 	bl	8013eb0 <__exponent>
 8014054:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014056:	1813      	adds	r3, r2, r0
 8014058:	2a01      	cmp	r2, #1
 801405a:	4681      	mov	r9, r0
 801405c:	6123      	str	r3, [r4, #16]
 801405e:	dc02      	bgt.n	8014066 <_printf_float+0x14e>
 8014060:	6822      	ldr	r2, [r4, #0]
 8014062:	07d1      	lsls	r1, r2, #31
 8014064:	d501      	bpl.n	801406a <_printf_float+0x152>
 8014066:	3301      	adds	r3, #1
 8014068:	6123      	str	r3, [r4, #16]
 801406a:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 801406e:	2b00      	cmp	r3, #0
 8014070:	d0a5      	beq.n	8013fbe <_printf_float+0xa6>
 8014072:	232d      	movs	r3, #45	; 0x2d
 8014074:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8014078:	e7a1      	b.n	8013fbe <_printf_float+0xa6>
 801407a:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 801407e:	f000 8177 	beq.w	8014370 <_printf_float+0x458>
 8014082:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8014086:	d1bb      	bne.n	8014000 <_printf_float+0xe8>
 8014088:	2900      	cmp	r1, #0
 801408a:	d1b9      	bne.n	8014000 <_printf_float+0xe8>
 801408c:	2301      	movs	r3, #1
 801408e:	e7b6      	b.n	8013ffe <_printf_float+0xe6>
 8014090:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8014094:	d119      	bne.n	80140ca <_printf_float+0x1b2>
 8014096:	2900      	cmp	r1, #0
 8014098:	6863      	ldr	r3, [r4, #4]
 801409a:	dd0c      	ble.n	80140b6 <_printf_float+0x19e>
 801409c:	6121      	str	r1, [r4, #16]
 801409e:	b913      	cbnz	r3, 80140a6 <_printf_float+0x18e>
 80140a0:	6822      	ldr	r2, [r4, #0]
 80140a2:	07d2      	lsls	r2, r2, #31
 80140a4:	d502      	bpl.n	80140ac <_printf_float+0x194>
 80140a6:	3301      	adds	r3, #1
 80140a8:	440b      	add	r3, r1
 80140aa:	6123      	str	r3, [r4, #16]
 80140ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80140ae:	65a3      	str	r3, [r4, #88]	; 0x58
 80140b0:	f04f 0900 	mov.w	r9, #0
 80140b4:	e7d9      	b.n	801406a <_printf_float+0x152>
 80140b6:	b913      	cbnz	r3, 80140be <_printf_float+0x1a6>
 80140b8:	6822      	ldr	r2, [r4, #0]
 80140ba:	07d0      	lsls	r0, r2, #31
 80140bc:	d501      	bpl.n	80140c2 <_printf_float+0x1aa>
 80140be:	3302      	adds	r3, #2
 80140c0:	e7f3      	b.n	80140aa <_printf_float+0x192>
 80140c2:	2301      	movs	r3, #1
 80140c4:	e7f1      	b.n	80140aa <_printf_float+0x192>
 80140c6:	f04f 0a67 	mov.w	sl, #103	; 0x67
 80140ca:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80140ce:	4293      	cmp	r3, r2
 80140d0:	db05      	blt.n	80140de <_printf_float+0x1c6>
 80140d2:	6822      	ldr	r2, [r4, #0]
 80140d4:	6123      	str	r3, [r4, #16]
 80140d6:	07d1      	lsls	r1, r2, #31
 80140d8:	d5e8      	bpl.n	80140ac <_printf_float+0x194>
 80140da:	3301      	adds	r3, #1
 80140dc:	e7e5      	b.n	80140aa <_printf_float+0x192>
 80140de:	2b00      	cmp	r3, #0
 80140e0:	bfd4      	ite	le
 80140e2:	f1c3 0302 	rsble	r3, r3, #2
 80140e6:	2301      	movgt	r3, #1
 80140e8:	4413      	add	r3, r2
 80140ea:	e7de      	b.n	80140aa <_printf_float+0x192>
 80140ec:	6823      	ldr	r3, [r4, #0]
 80140ee:	055a      	lsls	r2, r3, #21
 80140f0:	d407      	bmi.n	8014102 <_printf_float+0x1ea>
 80140f2:	6923      	ldr	r3, [r4, #16]
 80140f4:	4642      	mov	r2, r8
 80140f6:	4631      	mov	r1, r6
 80140f8:	4628      	mov	r0, r5
 80140fa:	47b8      	blx	r7
 80140fc:	3001      	adds	r0, #1
 80140fe:	d12b      	bne.n	8014158 <_printf_float+0x240>
 8014100:	e767      	b.n	8013fd2 <_printf_float+0xba>
 8014102:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8014106:	f240 80dc 	bls.w	80142c2 <_printf_float+0x3aa>
 801410a:	2200      	movs	r2, #0
 801410c:	2300      	movs	r3, #0
 801410e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8014112:	f7f4 fc11 	bl	8008938 <__aeabi_dcmpeq>
 8014116:	2800      	cmp	r0, #0
 8014118:	d033      	beq.n	8014182 <_printf_float+0x26a>
 801411a:	2301      	movs	r3, #1
 801411c:	4a41      	ldr	r2, [pc, #260]	; (8014224 <_printf_float+0x30c>)
 801411e:	4631      	mov	r1, r6
 8014120:	4628      	mov	r0, r5
 8014122:	47b8      	blx	r7
 8014124:	3001      	adds	r0, #1
 8014126:	f43f af54 	beq.w	8013fd2 <_printf_float+0xba>
 801412a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801412e:	429a      	cmp	r2, r3
 8014130:	db02      	blt.n	8014138 <_printf_float+0x220>
 8014132:	6823      	ldr	r3, [r4, #0]
 8014134:	07d8      	lsls	r0, r3, #31
 8014136:	d50f      	bpl.n	8014158 <_printf_float+0x240>
 8014138:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801413c:	4631      	mov	r1, r6
 801413e:	4628      	mov	r0, r5
 8014140:	47b8      	blx	r7
 8014142:	3001      	adds	r0, #1
 8014144:	f43f af45 	beq.w	8013fd2 <_printf_float+0xba>
 8014148:	f04f 0800 	mov.w	r8, #0
 801414c:	f104 091a 	add.w	r9, r4, #26
 8014150:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014152:	3b01      	subs	r3, #1
 8014154:	4543      	cmp	r3, r8
 8014156:	dc09      	bgt.n	801416c <_printf_float+0x254>
 8014158:	6823      	ldr	r3, [r4, #0]
 801415a:	079b      	lsls	r3, r3, #30
 801415c:	f100 8103 	bmi.w	8014366 <_printf_float+0x44e>
 8014160:	68e0      	ldr	r0, [r4, #12]
 8014162:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014164:	4298      	cmp	r0, r3
 8014166:	bfb8      	it	lt
 8014168:	4618      	movlt	r0, r3
 801416a:	e734      	b.n	8013fd6 <_printf_float+0xbe>
 801416c:	2301      	movs	r3, #1
 801416e:	464a      	mov	r2, r9
 8014170:	4631      	mov	r1, r6
 8014172:	4628      	mov	r0, r5
 8014174:	47b8      	blx	r7
 8014176:	3001      	adds	r0, #1
 8014178:	f43f af2b 	beq.w	8013fd2 <_printf_float+0xba>
 801417c:	f108 0801 	add.w	r8, r8, #1
 8014180:	e7e6      	b.n	8014150 <_printf_float+0x238>
 8014182:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014184:	2b00      	cmp	r3, #0
 8014186:	dc2b      	bgt.n	80141e0 <_printf_float+0x2c8>
 8014188:	2301      	movs	r3, #1
 801418a:	4a26      	ldr	r2, [pc, #152]	; (8014224 <_printf_float+0x30c>)
 801418c:	4631      	mov	r1, r6
 801418e:	4628      	mov	r0, r5
 8014190:	47b8      	blx	r7
 8014192:	3001      	adds	r0, #1
 8014194:	f43f af1d 	beq.w	8013fd2 <_printf_float+0xba>
 8014198:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801419a:	b923      	cbnz	r3, 80141a6 <_printf_float+0x28e>
 801419c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801419e:	b913      	cbnz	r3, 80141a6 <_printf_float+0x28e>
 80141a0:	6823      	ldr	r3, [r4, #0]
 80141a2:	07d9      	lsls	r1, r3, #31
 80141a4:	d5d8      	bpl.n	8014158 <_printf_float+0x240>
 80141a6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80141aa:	4631      	mov	r1, r6
 80141ac:	4628      	mov	r0, r5
 80141ae:	47b8      	blx	r7
 80141b0:	3001      	adds	r0, #1
 80141b2:	f43f af0e 	beq.w	8013fd2 <_printf_float+0xba>
 80141b6:	f04f 0900 	mov.w	r9, #0
 80141ba:	f104 0a1a 	add.w	sl, r4, #26
 80141be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80141c0:	425b      	negs	r3, r3
 80141c2:	454b      	cmp	r3, r9
 80141c4:	dc01      	bgt.n	80141ca <_printf_float+0x2b2>
 80141c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80141c8:	e794      	b.n	80140f4 <_printf_float+0x1dc>
 80141ca:	2301      	movs	r3, #1
 80141cc:	4652      	mov	r2, sl
 80141ce:	4631      	mov	r1, r6
 80141d0:	4628      	mov	r0, r5
 80141d2:	47b8      	blx	r7
 80141d4:	3001      	adds	r0, #1
 80141d6:	f43f aefc 	beq.w	8013fd2 <_printf_float+0xba>
 80141da:	f109 0901 	add.w	r9, r9, #1
 80141de:	e7ee      	b.n	80141be <_printf_float+0x2a6>
 80141e0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80141e2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80141e4:	429a      	cmp	r2, r3
 80141e6:	bfa8      	it	ge
 80141e8:	461a      	movge	r2, r3
 80141ea:	2a00      	cmp	r2, #0
 80141ec:	4691      	mov	r9, r2
 80141ee:	dd07      	ble.n	8014200 <_printf_float+0x2e8>
 80141f0:	4613      	mov	r3, r2
 80141f2:	4631      	mov	r1, r6
 80141f4:	4642      	mov	r2, r8
 80141f6:	4628      	mov	r0, r5
 80141f8:	47b8      	blx	r7
 80141fa:	3001      	adds	r0, #1
 80141fc:	f43f aee9 	beq.w	8013fd2 <_printf_float+0xba>
 8014200:	f104 031a 	add.w	r3, r4, #26
 8014204:	f04f 0b00 	mov.w	fp, #0
 8014208:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801420c:	9306      	str	r3, [sp, #24]
 801420e:	e015      	b.n	801423c <_printf_float+0x324>
 8014210:	7fefffff 	.word	0x7fefffff
 8014214:	08019194 	.word	0x08019194
 8014218:	08019190 	.word	0x08019190
 801421c:	0801919c 	.word	0x0801919c
 8014220:	08019198 	.word	0x08019198
 8014224:	080193bb 	.word	0x080193bb
 8014228:	2301      	movs	r3, #1
 801422a:	9a06      	ldr	r2, [sp, #24]
 801422c:	4631      	mov	r1, r6
 801422e:	4628      	mov	r0, r5
 8014230:	47b8      	blx	r7
 8014232:	3001      	adds	r0, #1
 8014234:	f43f aecd 	beq.w	8013fd2 <_printf_float+0xba>
 8014238:	f10b 0b01 	add.w	fp, fp, #1
 801423c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8014240:	ebaa 0309 	sub.w	r3, sl, r9
 8014244:	455b      	cmp	r3, fp
 8014246:	dcef      	bgt.n	8014228 <_printf_float+0x310>
 8014248:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801424c:	429a      	cmp	r2, r3
 801424e:	44d0      	add	r8, sl
 8014250:	db15      	blt.n	801427e <_printf_float+0x366>
 8014252:	6823      	ldr	r3, [r4, #0]
 8014254:	07da      	lsls	r2, r3, #31
 8014256:	d412      	bmi.n	801427e <_printf_float+0x366>
 8014258:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801425a:	9909      	ldr	r1, [sp, #36]	; 0x24
 801425c:	eba3 020a 	sub.w	r2, r3, sl
 8014260:	eba3 0a01 	sub.w	sl, r3, r1
 8014264:	4592      	cmp	sl, r2
 8014266:	bfa8      	it	ge
 8014268:	4692      	movge	sl, r2
 801426a:	f1ba 0f00 	cmp.w	sl, #0
 801426e:	dc0e      	bgt.n	801428e <_printf_float+0x376>
 8014270:	f04f 0800 	mov.w	r8, #0
 8014274:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8014278:	f104 091a 	add.w	r9, r4, #26
 801427c:	e019      	b.n	80142b2 <_printf_float+0x39a>
 801427e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014282:	4631      	mov	r1, r6
 8014284:	4628      	mov	r0, r5
 8014286:	47b8      	blx	r7
 8014288:	3001      	adds	r0, #1
 801428a:	d1e5      	bne.n	8014258 <_printf_float+0x340>
 801428c:	e6a1      	b.n	8013fd2 <_printf_float+0xba>
 801428e:	4653      	mov	r3, sl
 8014290:	4642      	mov	r2, r8
 8014292:	4631      	mov	r1, r6
 8014294:	4628      	mov	r0, r5
 8014296:	47b8      	blx	r7
 8014298:	3001      	adds	r0, #1
 801429a:	d1e9      	bne.n	8014270 <_printf_float+0x358>
 801429c:	e699      	b.n	8013fd2 <_printf_float+0xba>
 801429e:	2301      	movs	r3, #1
 80142a0:	464a      	mov	r2, r9
 80142a2:	4631      	mov	r1, r6
 80142a4:	4628      	mov	r0, r5
 80142a6:	47b8      	blx	r7
 80142a8:	3001      	adds	r0, #1
 80142aa:	f43f ae92 	beq.w	8013fd2 <_printf_float+0xba>
 80142ae:	f108 0801 	add.w	r8, r8, #1
 80142b2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80142b6:	1a9b      	subs	r3, r3, r2
 80142b8:	eba3 030a 	sub.w	r3, r3, sl
 80142bc:	4543      	cmp	r3, r8
 80142be:	dcee      	bgt.n	801429e <_printf_float+0x386>
 80142c0:	e74a      	b.n	8014158 <_printf_float+0x240>
 80142c2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80142c4:	2a01      	cmp	r2, #1
 80142c6:	dc01      	bgt.n	80142cc <_printf_float+0x3b4>
 80142c8:	07db      	lsls	r3, r3, #31
 80142ca:	d53a      	bpl.n	8014342 <_printf_float+0x42a>
 80142cc:	2301      	movs	r3, #1
 80142ce:	4642      	mov	r2, r8
 80142d0:	4631      	mov	r1, r6
 80142d2:	4628      	mov	r0, r5
 80142d4:	47b8      	blx	r7
 80142d6:	3001      	adds	r0, #1
 80142d8:	f43f ae7b 	beq.w	8013fd2 <_printf_float+0xba>
 80142dc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80142e0:	4631      	mov	r1, r6
 80142e2:	4628      	mov	r0, r5
 80142e4:	47b8      	blx	r7
 80142e6:	3001      	adds	r0, #1
 80142e8:	f108 0801 	add.w	r8, r8, #1
 80142ec:	f43f ae71 	beq.w	8013fd2 <_printf_float+0xba>
 80142f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80142f2:	2200      	movs	r2, #0
 80142f4:	f103 3aff 	add.w	sl, r3, #4294967295
 80142f8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80142fc:	2300      	movs	r3, #0
 80142fe:	f7f4 fb1b 	bl	8008938 <__aeabi_dcmpeq>
 8014302:	b9c8      	cbnz	r0, 8014338 <_printf_float+0x420>
 8014304:	4653      	mov	r3, sl
 8014306:	4642      	mov	r2, r8
 8014308:	4631      	mov	r1, r6
 801430a:	4628      	mov	r0, r5
 801430c:	47b8      	blx	r7
 801430e:	3001      	adds	r0, #1
 8014310:	d10e      	bne.n	8014330 <_printf_float+0x418>
 8014312:	e65e      	b.n	8013fd2 <_printf_float+0xba>
 8014314:	2301      	movs	r3, #1
 8014316:	4652      	mov	r2, sl
 8014318:	4631      	mov	r1, r6
 801431a:	4628      	mov	r0, r5
 801431c:	47b8      	blx	r7
 801431e:	3001      	adds	r0, #1
 8014320:	f43f ae57 	beq.w	8013fd2 <_printf_float+0xba>
 8014324:	f108 0801 	add.w	r8, r8, #1
 8014328:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801432a:	3b01      	subs	r3, #1
 801432c:	4543      	cmp	r3, r8
 801432e:	dcf1      	bgt.n	8014314 <_printf_float+0x3fc>
 8014330:	464b      	mov	r3, r9
 8014332:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8014336:	e6de      	b.n	80140f6 <_printf_float+0x1de>
 8014338:	f04f 0800 	mov.w	r8, #0
 801433c:	f104 0a1a 	add.w	sl, r4, #26
 8014340:	e7f2      	b.n	8014328 <_printf_float+0x410>
 8014342:	2301      	movs	r3, #1
 8014344:	e7df      	b.n	8014306 <_printf_float+0x3ee>
 8014346:	2301      	movs	r3, #1
 8014348:	464a      	mov	r2, r9
 801434a:	4631      	mov	r1, r6
 801434c:	4628      	mov	r0, r5
 801434e:	47b8      	blx	r7
 8014350:	3001      	adds	r0, #1
 8014352:	f43f ae3e 	beq.w	8013fd2 <_printf_float+0xba>
 8014356:	f108 0801 	add.w	r8, r8, #1
 801435a:	68e3      	ldr	r3, [r4, #12]
 801435c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801435e:	1a9b      	subs	r3, r3, r2
 8014360:	4543      	cmp	r3, r8
 8014362:	dcf0      	bgt.n	8014346 <_printf_float+0x42e>
 8014364:	e6fc      	b.n	8014160 <_printf_float+0x248>
 8014366:	f04f 0800 	mov.w	r8, #0
 801436a:	f104 0919 	add.w	r9, r4, #25
 801436e:	e7f4      	b.n	801435a <_printf_float+0x442>
 8014370:	2900      	cmp	r1, #0
 8014372:	f43f ae8b 	beq.w	801408c <_printf_float+0x174>
 8014376:	2300      	movs	r3, #0
 8014378:	e9cd 0302 	strd	r0, r3, [sp, #8]
 801437c:	ab09      	add	r3, sp, #36	; 0x24
 801437e:	9300      	str	r3, [sp, #0]
 8014380:	ec49 8b10 	vmov	d0, r8, r9
 8014384:	6022      	str	r2, [r4, #0]
 8014386:	f8cd a004 	str.w	sl, [sp, #4]
 801438a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 801438e:	4628      	mov	r0, r5
 8014390:	f7ff fd2d 	bl	8013dee <__cvt>
 8014394:	4680      	mov	r8, r0
 8014396:	e648      	b.n	801402a <_printf_float+0x112>

08014398 <_printf_common>:
 8014398:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801439c:	4691      	mov	r9, r2
 801439e:	461f      	mov	r7, r3
 80143a0:	688a      	ldr	r2, [r1, #8]
 80143a2:	690b      	ldr	r3, [r1, #16]
 80143a4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80143a8:	4293      	cmp	r3, r2
 80143aa:	bfb8      	it	lt
 80143ac:	4613      	movlt	r3, r2
 80143ae:	f8c9 3000 	str.w	r3, [r9]
 80143b2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80143b6:	4606      	mov	r6, r0
 80143b8:	460c      	mov	r4, r1
 80143ba:	b112      	cbz	r2, 80143c2 <_printf_common+0x2a>
 80143bc:	3301      	adds	r3, #1
 80143be:	f8c9 3000 	str.w	r3, [r9]
 80143c2:	6823      	ldr	r3, [r4, #0]
 80143c4:	0699      	lsls	r1, r3, #26
 80143c6:	bf42      	ittt	mi
 80143c8:	f8d9 3000 	ldrmi.w	r3, [r9]
 80143cc:	3302      	addmi	r3, #2
 80143ce:	f8c9 3000 	strmi.w	r3, [r9]
 80143d2:	6825      	ldr	r5, [r4, #0]
 80143d4:	f015 0506 	ands.w	r5, r5, #6
 80143d8:	d107      	bne.n	80143ea <_printf_common+0x52>
 80143da:	f104 0a19 	add.w	sl, r4, #25
 80143de:	68e3      	ldr	r3, [r4, #12]
 80143e0:	f8d9 2000 	ldr.w	r2, [r9]
 80143e4:	1a9b      	subs	r3, r3, r2
 80143e6:	42ab      	cmp	r3, r5
 80143e8:	dc28      	bgt.n	801443c <_printf_common+0xa4>
 80143ea:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80143ee:	6822      	ldr	r2, [r4, #0]
 80143f0:	3300      	adds	r3, #0
 80143f2:	bf18      	it	ne
 80143f4:	2301      	movne	r3, #1
 80143f6:	0692      	lsls	r2, r2, #26
 80143f8:	d42d      	bmi.n	8014456 <_printf_common+0xbe>
 80143fa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80143fe:	4639      	mov	r1, r7
 8014400:	4630      	mov	r0, r6
 8014402:	47c0      	blx	r8
 8014404:	3001      	adds	r0, #1
 8014406:	d020      	beq.n	801444a <_printf_common+0xb2>
 8014408:	6823      	ldr	r3, [r4, #0]
 801440a:	68e5      	ldr	r5, [r4, #12]
 801440c:	f8d9 2000 	ldr.w	r2, [r9]
 8014410:	f003 0306 	and.w	r3, r3, #6
 8014414:	2b04      	cmp	r3, #4
 8014416:	bf08      	it	eq
 8014418:	1aad      	subeq	r5, r5, r2
 801441a:	68a3      	ldr	r3, [r4, #8]
 801441c:	6922      	ldr	r2, [r4, #16]
 801441e:	bf0c      	ite	eq
 8014420:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8014424:	2500      	movne	r5, #0
 8014426:	4293      	cmp	r3, r2
 8014428:	bfc4      	itt	gt
 801442a:	1a9b      	subgt	r3, r3, r2
 801442c:	18ed      	addgt	r5, r5, r3
 801442e:	f04f 0900 	mov.w	r9, #0
 8014432:	341a      	adds	r4, #26
 8014434:	454d      	cmp	r5, r9
 8014436:	d11a      	bne.n	801446e <_printf_common+0xd6>
 8014438:	2000      	movs	r0, #0
 801443a:	e008      	b.n	801444e <_printf_common+0xb6>
 801443c:	2301      	movs	r3, #1
 801443e:	4652      	mov	r2, sl
 8014440:	4639      	mov	r1, r7
 8014442:	4630      	mov	r0, r6
 8014444:	47c0      	blx	r8
 8014446:	3001      	adds	r0, #1
 8014448:	d103      	bne.n	8014452 <_printf_common+0xba>
 801444a:	f04f 30ff 	mov.w	r0, #4294967295
 801444e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014452:	3501      	adds	r5, #1
 8014454:	e7c3      	b.n	80143de <_printf_common+0x46>
 8014456:	18e1      	adds	r1, r4, r3
 8014458:	1c5a      	adds	r2, r3, #1
 801445a:	2030      	movs	r0, #48	; 0x30
 801445c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8014460:	4422      	add	r2, r4
 8014462:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8014466:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801446a:	3302      	adds	r3, #2
 801446c:	e7c5      	b.n	80143fa <_printf_common+0x62>
 801446e:	2301      	movs	r3, #1
 8014470:	4622      	mov	r2, r4
 8014472:	4639      	mov	r1, r7
 8014474:	4630      	mov	r0, r6
 8014476:	47c0      	blx	r8
 8014478:	3001      	adds	r0, #1
 801447a:	d0e6      	beq.n	801444a <_printf_common+0xb2>
 801447c:	f109 0901 	add.w	r9, r9, #1
 8014480:	e7d8      	b.n	8014434 <_printf_common+0x9c>
	...

08014484 <_printf_i>:
 8014484:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014488:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 801448c:	460c      	mov	r4, r1
 801448e:	7e09      	ldrb	r1, [r1, #24]
 8014490:	b085      	sub	sp, #20
 8014492:	296e      	cmp	r1, #110	; 0x6e
 8014494:	4617      	mov	r7, r2
 8014496:	4606      	mov	r6, r0
 8014498:	4698      	mov	r8, r3
 801449a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801449c:	f000 80b3 	beq.w	8014606 <_printf_i+0x182>
 80144a0:	d822      	bhi.n	80144e8 <_printf_i+0x64>
 80144a2:	2963      	cmp	r1, #99	; 0x63
 80144a4:	d036      	beq.n	8014514 <_printf_i+0x90>
 80144a6:	d80a      	bhi.n	80144be <_printf_i+0x3a>
 80144a8:	2900      	cmp	r1, #0
 80144aa:	f000 80b9 	beq.w	8014620 <_printf_i+0x19c>
 80144ae:	2958      	cmp	r1, #88	; 0x58
 80144b0:	f000 8083 	beq.w	80145ba <_printf_i+0x136>
 80144b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80144b8:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80144bc:	e032      	b.n	8014524 <_printf_i+0xa0>
 80144be:	2964      	cmp	r1, #100	; 0x64
 80144c0:	d001      	beq.n	80144c6 <_printf_i+0x42>
 80144c2:	2969      	cmp	r1, #105	; 0x69
 80144c4:	d1f6      	bne.n	80144b4 <_printf_i+0x30>
 80144c6:	6820      	ldr	r0, [r4, #0]
 80144c8:	6813      	ldr	r3, [r2, #0]
 80144ca:	0605      	lsls	r5, r0, #24
 80144cc:	f103 0104 	add.w	r1, r3, #4
 80144d0:	d52a      	bpl.n	8014528 <_printf_i+0xa4>
 80144d2:	681b      	ldr	r3, [r3, #0]
 80144d4:	6011      	str	r1, [r2, #0]
 80144d6:	2b00      	cmp	r3, #0
 80144d8:	da03      	bge.n	80144e2 <_printf_i+0x5e>
 80144da:	222d      	movs	r2, #45	; 0x2d
 80144dc:	425b      	negs	r3, r3
 80144de:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80144e2:	486f      	ldr	r0, [pc, #444]	; (80146a0 <_printf_i+0x21c>)
 80144e4:	220a      	movs	r2, #10
 80144e6:	e039      	b.n	801455c <_printf_i+0xd8>
 80144e8:	2973      	cmp	r1, #115	; 0x73
 80144ea:	f000 809d 	beq.w	8014628 <_printf_i+0x1a4>
 80144ee:	d808      	bhi.n	8014502 <_printf_i+0x7e>
 80144f0:	296f      	cmp	r1, #111	; 0x6f
 80144f2:	d020      	beq.n	8014536 <_printf_i+0xb2>
 80144f4:	2970      	cmp	r1, #112	; 0x70
 80144f6:	d1dd      	bne.n	80144b4 <_printf_i+0x30>
 80144f8:	6823      	ldr	r3, [r4, #0]
 80144fa:	f043 0320 	orr.w	r3, r3, #32
 80144fe:	6023      	str	r3, [r4, #0]
 8014500:	e003      	b.n	801450a <_printf_i+0x86>
 8014502:	2975      	cmp	r1, #117	; 0x75
 8014504:	d017      	beq.n	8014536 <_printf_i+0xb2>
 8014506:	2978      	cmp	r1, #120	; 0x78
 8014508:	d1d4      	bne.n	80144b4 <_printf_i+0x30>
 801450a:	2378      	movs	r3, #120	; 0x78
 801450c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8014510:	4864      	ldr	r0, [pc, #400]	; (80146a4 <_printf_i+0x220>)
 8014512:	e055      	b.n	80145c0 <_printf_i+0x13c>
 8014514:	6813      	ldr	r3, [r2, #0]
 8014516:	1d19      	adds	r1, r3, #4
 8014518:	681b      	ldr	r3, [r3, #0]
 801451a:	6011      	str	r1, [r2, #0]
 801451c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8014520:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8014524:	2301      	movs	r3, #1
 8014526:	e08c      	b.n	8014642 <_printf_i+0x1be>
 8014528:	681b      	ldr	r3, [r3, #0]
 801452a:	6011      	str	r1, [r2, #0]
 801452c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8014530:	bf18      	it	ne
 8014532:	b21b      	sxthne	r3, r3
 8014534:	e7cf      	b.n	80144d6 <_printf_i+0x52>
 8014536:	6813      	ldr	r3, [r2, #0]
 8014538:	6825      	ldr	r5, [r4, #0]
 801453a:	1d18      	adds	r0, r3, #4
 801453c:	6010      	str	r0, [r2, #0]
 801453e:	0628      	lsls	r0, r5, #24
 8014540:	d501      	bpl.n	8014546 <_printf_i+0xc2>
 8014542:	681b      	ldr	r3, [r3, #0]
 8014544:	e002      	b.n	801454c <_printf_i+0xc8>
 8014546:	0668      	lsls	r0, r5, #25
 8014548:	d5fb      	bpl.n	8014542 <_printf_i+0xbe>
 801454a:	881b      	ldrh	r3, [r3, #0]
 801454c:	4854      	ldr	r0, [pc, #336]	; (80146a0 <_printf_i+0x21c>)
 801454e:	296f      	cmp	r1, #111	; 0x6f
 8014550:	bf14      	ite	ne
 8014552:	220a      	movne	r2, #10
 8014554:	2208      	moveq	r2, #8
 8014556:	2100      	movs	r1, #0
 8014558:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801455c:	6865      	ldr	r5, [r4, #4]
 801455e:	60a5      	str	r5, [r4, #8]
 8014560:	2d00      	cmp	r5, #0
 8014562:	f2c0 8095 	blt.w	8014690 <_printf_i+0x20c>
 8014566:	6821      	ldr	r1, [r4, #0]
 8014568:	f021 0104 	bic.w	r1, r1, #4
 801456c:	6021      	str	r1, [r4, #0]
 801456e:	2b00      	cmp	r3, #0
 8014570:	d13d      	bne.n	80145ee <_printf_i+0x16a>
 8014572:	2d00      	cmp	r5, #0
 8014574:	f040 808e 	bne.w	8014694 <_printf_i+0x210>
 8014578:	4665      	mov	r5, ip
 801457a:	2a08      	cmp	r2, #8
 801457c:	d10b      	bne.n	8014596 <_printf_i+0x112>
 801457e:	6823      	ldr	r3, [r4, #0]
 8014580:	07db      	lsls	r3, r3, #31
 8014582:	d508      	bpl.n	8014596 <_printf_i+0x112>
 8014584:	6923      	ldr	r3, [r4, #16]
 8014586:	6862      	ldr	r2, [r4, #4]
 8014588:	429a      	cmp	r2, r3
 801458a:	bfde      	ittt	le
 801458c:	2330      	movle	r3, #48	; 0x30
 801458e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8014592:	f105 35ff 	addle.w	r5, r5, #4294967295
 8014596:	ebac 0305 	sub.w	r3, ip, r5
 801459a:	6123      	str	r3, [r4, #16]
 801459c:	f8cd 8000 	str.w	r8, [sp]
 80145a0:	463b      	mov	r3, r7
 80145a2:	aa03      	add	r2, sp, #12
 80145a4:	4621      	mov	r1, r4
 80145a6:	4630      	mov	r0, r6
 80145a8:	f7ff fef6 	bl	8014398 <_printf_common>
 80145ac:	3001      	adds	r0, #1
 80145ae:	d14d      	bne.n	801464c <_printf_i+0x1c8>
 80145b0:	f04f 30ff 	mov.w	r0, #4294967295
 80145b4:	b005      	add	sp, #20
 80145b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80145ba:	4839      	ldr	r0, [pc, #228]	; (80146a0 <_printf_i+0x21c>)
 80145bc:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80145c0:	6813      	ldr	r3, [r2, #0]
 80145c2:	6821      	ldr	r1, [r4, #0]
 80145c4:	1d1d      	adds	r5, r3, #4
 80145c6:	681b      	ldr	r3, [r3, #0]
 80145c8:	6015      	str	r5, [r2, #0]
 80145ca:	060a      	lsls	r2, r1, #24
 80145cc:	d50b      	bpl.n	80145e6 <_printf_i+0x162>
 80145ce:	07ca      	lsls	r2, r1, #31
 80145d0:	bf44      	itt	mi
 80145d2:	f041 0120 	orrmi.w	r1, r1, #32
 80145d6:	6021      	strmi	r1, [r4, #0]
 80145d8:	b91b      	cbnz	r3, 80145e2 <_printf_i+0x15e>
 80145da:	6822      	ldr	r2, [r4, #0]
 80145dc:	f022 0220 	bic.w	r2, r2, #32
 80145e0:	6022      	str	r2, [r4, #0]
 80145e2:	2210      	movs	r2, #16
 80145e4:	e7b7      	b.n	8014556 <_printf_i+0xd2>
 80145e6:	064d      	lsls	r5, r1, #25
 80145e8:	bf48      	it	mi
 80145ea:	b29b      	uxthmi	r3, r3
 80145ec:	e7ef      	b.n	80145ce <_printf_i+0x14a>
 80145ee:	4665      	mov	r5, ip
 80145f0:	fbb3 f1f2 	udiv	r1, r3, r2
 80145f4:	fb02 3311 	mls	r3, r2, r1, r3
 80145f8:	5cc3      	ldrb	r3, [r0, r3]
 80145fa:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80145fe:	460b      	mov	r3, r1
 8014600:	2900      	cmp	r1, #0
 8014602:	d1f5      	bne.n	80145f0 <_printf_i+0x16c>
 8014604:	e7b9      	b.n	801457a <_printf_i+0xf6>
 8014606:	6813      	ldr	r3, [r2, #0]
 8014608:	6825      	ldr	r5, [r4, #0]
 801460a:	6961      	ldr	r1, [r4, #20]
 801460c:	1d18      	adds	r0, r3, #4
 801460e:	6010      	str	r0, [r2, #0]
 8014610:	0628      	lsls	r0, r5, #24
 8014612:	681b      	ldr	r3, [r3, #0]
 8014614:	d501      	bpl.n	801461a <_printf_i+0x196>
 8014616:	6019      	str	r1, [r3, #0]
 8014618:	e002      	b.n	8014620 <_printf_i+0x19c>
 801461a:	066a      	lsls	r2, r5, #25
 801461c:	d5fb      	bpl.n	8014616 <_printf_i+0x192>
 801461e:	8019      	strh	r1, [r3, #0]
 8014620:	2300      	movs	r3, #0
 8014622:	6123      	str	r3, [r4, #16]
 8014624:	4665      	mov	r5, ip
 8014626:	e7b9      	b.n	801459c <_printf_i+0x118>
 8014628:	6813      	ldr	r3, [r2, #0]
 801462a:	1d19      	adds	r1, r3, #4
 801462c:	6011      	str	r1, [r2, #0]
 801462e:	681d      	ldr	r5, [r3, #0]
 8014630:	6862      	ldr	r2, [r4, #4]
 8014632:	2100      	movs	r1, #0
 8014634:	4628      	mov	r0, r5
 8014636:	f7f3 fd0b 	bl	8008050 <memchr>
 801463a:	b108      	cbz	r0, 8014640 <_printf_i+0x1bc>
 801463c:	1b40      	subs	r0, r0, r5
 801463e:	6060      	str	r0, [r4, #4]
 8014640:	6863      	ldr	r3, [r4, #4]
 8014642:	6123      	str	r3, [r4, #16]
 8014644:	2300      	movs	r3, #0
 8014646:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801464a:	e7a7      	b.n	801459c <_printf_i+0x118>
 801464c:	6923      	ldr	r3, [r4, #16]
 801464e:	462a      	mov	r2, r5
 8014650:	4639      	mov	r1, r7
 8014652:	4630      	mov	r0, r6
 8014654:	47c0      	blx	r8
 8014656:	3001      	adds	r0, #1
 8014658:	d0aa      	beq.n	80145b0 <_printf_i+0x12c>
 801465a:	6823      	ldr	r3, [r4, #0]
 801465c:	079b      	lsls	r3, r3, #30
 801465e:	d413      	bmi.n	8014688 <_printf_i+0x204>
 8014660:	68e0      	ldr	r0, [r4, #12]
 8014662:	9b03      	ldr	r3, [sp, #12]
 8014664:	4298      	cmp	r0, r3
 8014666:	bfb8      	it	lt
 8014668:	4618      	movlt	r0, r3
 801466a:	e7a3      	b.n	80145b4 <_printf_i+0x130>
 801466c:	2301      	movs	r3, #1
 801466e:	464a      	mov	r2, r9
 8014670:	4639      	mov	r1, r7
 8014672:	4630      	mov	r0, r6
 8014674:	47c0      	blx	r8
 8014676:	3001      	adds	r0, #1
 8014678:	d09a      	beq.n	80145b0 <_printf_i+0x12c>
 801467a:	3501      	adds	r5, #1
 801467c:	68e3      	ldr	r3, [r4, #12]
 801467e:	9a03      	ldr	r2, [sp, #12]
 8014680:	1a9b      	subs	r3, r3, r2
 8014682:	42ab      	cmp	r3, r5
 8014684:	dcf2      	bgt.n	801466c <_printf_i+0x1e8>
 8014686:	e7eb      	b.n	8014660 <_printf_i+0x1dc>
 8014688:	2500      	movs	r5, #0
 801468a:	f104 0919 	add.w	r9, r4, #25
 801468e:	e7f5      	b.n	801467c <_printf_i+0x1f8>
 8014690:	2b00      	cmp	r3, #0
 8014692:	d1ac      	bne.n	80145ee <_printf_i+0x16a>
 8014694:	7803      	ldrb	r3, [r0, #0]
 8014696:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801469a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801469e:	e76c      	b.n	801457a <_printf_i+0xf6>
 80146a0:	080191a0 	.word	0x080191a0
 80146a4:	080191b1 	.word	0x080191b1

080146a8 <_scanf_float>:
 80146a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80146ac:	469a      	mov	sl, r3
 80146ae:	688b      	ldr	r3, [r1, #8]
 80146b0:	4616      	mov	r6, r2
 80146b2:	1e5a      	subs	r2, r3, #1
 80146b4:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80146b8:	b087      	sub	sp, #28
 80146ba:	bf83      	ittte	hi
 80146bc:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 80146c0:	189b      	addhi	r3, r3, r2
 80146c2:	9301      	strhi	r3, [sp, #4]
 80146c4:	2300      	movls	r3, #0
 80146c6:	bf86      	itte	hi
 80146c8:	f240 135d 	movwhi	r3, #349	; 0x15d
 80146cc:	608b      	strhi	r3, [r1, #8]
 80146ce:	9301      	strls	r3, [sp, #4]
 80146d0:	680b      	ldr	r3, [r1, #0]
 80146d2:	4688      	mov	r8, r1
 80146d4:	f04f 0b00 	mov.w	fp, #0
 80146d8:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80146dc:	f848 3b1c 	str.w	r3, [r8], #28
 80146e0:	e9cd bb03 	strd	fp, fp, [sp, #12]
 80146e4:	4607      	mov	r7, r0
 80146e6:	460c      	mov	r4, r1
 80146e8:	4645      	mov	r5, r8
 80146ea:	465a      	mov	r2, fp
 80146ec:	46d9      	mov	r9, fp
 80146ee:	f8cd b008 	str.w	fp, [sp, #8]
 80146f2:	68a1      	ldr	r1, [r4, #8]
 80146f4:	b181      	cbz	r1, 8014718 <_scanf_float+0x70>
 80146f6:	6833      	ldr	r3, [r6, #0]
 80146f8:	781b      	ldrb	r3, [r3, #0]
 80146fa:	2b49      	cmp	r3, #73	; 0x49
 80146fc:	d071      	beq.n	80147e2 <_scanf_float+0x13a>
 80146fe:	d84d      	bhi.n	801479c <_scanf_float+0xf4>
 8014700:	2b39      	cmp	r3, #57	; 0x39
 8014702:	d840      	bhi.n	8014786 <_scanf_float+0xde>
 8014704:	2b31      	cmp	r3, #49	; 0x31
 8014706:	f080 8088 	bcs.w	801481a <_scanf_float+0x172>
 801470a:	2b2d      	cmp	r3, #45	; 0x2d
 801470c:	f000 8090 	beq.w	8014830 <_scanf_float+0x188>
 8014710:	d815      	bhi.n	801473e <_scanf_float+0x96>
 8014712:	2b2b      	cmp	r3, #43	; 0x2b
 8014714:	f000 808c 	beq.w	8014830 <_scanf_float+0x188>
 8014718:	f1b9 0f00 	cmp.w	r9, #0
 801471c:	d003      	beq.n	8014726 <_scanf_float+0x7e>
 801471e:	6823      	ldr	r3, [r4, #0]
 8014720:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8014724:	6023      	str	r3, [r4, #0]
 8014726:	3a01      	subs	r2, #1
 8014728:	2a01      	cmp	r2, #1
 801472a:	f200 80ea 	bhi.w	8014902 <_scanf_float+0x25a>
 801472e:	4545      	cmp	r5, r8
 8014730:	f200 80dc 	bhi.w	80148ec <_scanf_float+0x244>
 8014734:	2601      	movs	r6, #1
 8014736:	4630      	mov	r0, r6
 8014738:	b007      	add	sp, #28
 801473a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801473e:	2b2e      	cmp	r3, #46	; 0x2e
 8014740:	f000 809f 	beq.w	8014882 <_scanf_float+0x1da>
 8014744:	2b30      	cmp	r3, #48	; 0x30
 8014746:	d1e7      	bne.n	8014718 <_scanf_float+0x70>
 8014748:	6820      	ldr	r0, [r4, #0]
 801474a:	f410 7f80 	tst.w	r0, #256	; 0x100
 801474e:	d064      	beq.n	801481a <_scanf_float+0x172>
 8014750:	9b01      	ldr	r3, [sp, #4]
 8014752:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 8014756:	6020      	str	r0, [r4, #0]
 8014758:	f109 0901 	add.w	r9, r9, #1
 801475c:	b11b      	cbz	r3, 8014766 <_scanf_float+0xbe>
 801475e:	3b01      	subs	r3, #1
 8014760:	3101      	adds	r1, #1
 8014762:	9301      	str	r3, [sp, #4]
 8014764:	60a1      	str	r1, [r4, #8]
 8014766:	68a3      	ldr	r3, [r4, #8]
 8014768:	3b01      	subs	r3, #1
 801476a:	60a3      	str	r3, [r4, #8]
 801476c:	6923      	ldr	r3, [r4, #16]
 801476e:	3301      	adds	r3, #1
 8014770:	6123      	str	r3, [r4, #16]
 8014772:	6873      	ldr	r3, [r6, #4]
 8014774:	3b01      	subs	r3, #1
 8014776:	2b00      	cmp	r3, #0
 8014778:	6073      	str	r3, [r6, #4]
 801477a:	f340 80ac 	ble.w	80148d6 <_scanf_float+0x22e>
 801477e:	6833      	ldr	r3, [r6, #0]
 8014780:	3301      	adds	r3, #1
 8014782:	6033      	str	r3, [r6, #0]
 8014784:	e7b5      	b.n	80146f2 <_scanf_float+0x4a>
 8014786:	2b45      	cmp	r3, #69	; 0x45
 8014788:	f000 8085 	beq.w	8014896 <_scanf_float+0x1ee>
 801478c:	2b46      	cmp	r3, #70	; 0x46
 801478e:	d06a      	beq.n	8014866 <_scanf_float+0x1be>
 8014790:	2b41      	cmp	r3, #65	; 0x41
 8014792:	d1c1      	bne.n	8014718 <_scanf_float+0x70>
 8014794:	2a01      	cmp	r2, #1
 8014796:	d1bf      	bne.n	8014718 <_scanf_float+0x70>
 8014798:	2202      	movs	r2, #2
 801479a:	e046      	b.n	801482a <_scanf_float+0x182>
 801479c:	2b65      	cmp	r3, #101	; 0x65
 801479e:	d07a      	beq.n	8014896 <_scanf_float+0x1ee>
 80147a0:	d818      	bhi.n	80147d4 <_scanf_float+0x12c>
 80147a2:	2b54      	cmp	r3, #84	; 0x54
 80147a4:	d066      	beq.n	8014874 <_scanf_float+0x1cc>
 80147a6:	d811      	bhi.n	80147cc <_scanf_float+0x124>
 80147a8:	2b4e      	cmp	r3, #78	; 0x4e
 80147aa:	d1b5      	bne.n	8014718 <_scanf_float+0x70>
 80147ac:	2a00      	cmp	r2, #0
 80147ae:	d146      	bne.n	801483e <_scanf_float+0x196>
 80147b0:	f1b9 0f00 	cmp.w	r9, #0
 80147b4:	d145      	bne.n	8014842 <_scanf_float+0x19a>
 80147b6:	6821      	ldr	r1, [r4, #0]
 80147b8:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 80147bc:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 80147c0:	d13f      	bne.n	8014842 <_scanf_float+0x19a>
 80147c2:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 80147c6:	6021      	str	r1, [r4, #0]
 80147c8:	2201      	movs	r2, #1
 80147ca:	e02e      	b.n	801482a <_scanf_float+0x182>
 80147cc:	2b59      	cmp	r3, #89	; 0x59
 80147ce:	d01e      	beq.n	801480e <_scanf_float+0x166>
 80147d0:	2b61      	cmp	r3, #97	; 0x61
 80147d2:	e7de      	b.n	8014792 <_scanf_float+0xea>
 80147d4:	2b6e      	cmp	r3, #110	; 0x6e
 80147d6:	d0e9      	beq.n	80147ac <_scanf_float+0x104>
 80147d8:	d815      	bhi.n	8014806 <_scanf_float+0x15e>
 80147da:	2b66      	cmp	r3, #102	; 0x66
 80147dc:	d043      	beq.n	8014866 <_scanf_float+0x1be>
 80147de:	2b69      	cmp	r3, #105	; 0x69
 80147e0:	d19a      	bne.n	8014718 <_scanf_float+0x70>
 80147e2:	f1bb 0f00 	cmp.w	fp, #0
 80147e6:	d138      	bne.n	801485a <_scanf_float+0x1b2>
 80147e8:	f1b9 0f00 	cmp.w	r9, #0
 80147ec:	d197      	bne.n	801471e <_scanf_float+0x76>
 80147ee:	6821      	ldr	r1, [r4, #0]
 80147f0:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 80147f4:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 80147f8:	d195      	bne.n	8014726 <_scanf_float+0x7e>
 80147fa:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 80147fe:	6021      	str	r1, [r4, #0]
 8014800:	f04f 0b01 	mov.w	fp, #1
 8014804:	e011      	b.n	801482a <_scanf_float+0x182>
 8014806:	2b74      	cmp	r3, #116	; 0x74
 8014808:	d034      	beq.n	8014874 <_scanf_float+0x1cc>
 801480a:	2b79      	cmp	r3, #121	; 0x79
 801480c:	d184      	bne.n	8014718 <_scanf_float+0x70>
 801480e:	f1bb 0f07 	cmp.w	fp, #7
 8014812:	d181      	bne.n	8014718 <_scanf_float+0x70>
 8014814:	f04f 0b08 	mov.w	fp, #8
 8014818:	e007      	b.n	801482a <_scanf_float+0x182>
 801481a:	eb12 0f0b 	cmn.w	r2, fp
 801481e:	f47f af7b 	bne.w	8014718 <_scanf_float+0x70>
 8014822:	6821      	ldr	r1, [r4, #0]
 8014824:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8014828:	6021      	str	r1, [r4, #0]
 801482a:	702b      	strb	r3, [r5, #0]
 801482c:	3501      	adds	r5, #1
 801482e:	e79a      	b.n	8014766 <_scanf_float+0xbe>
 8014830:	6821      	ldr	r1, [r4, #0]
 8014832:	0608      	lsls	r0, r1, #24
 8014834:	f57f af70 	bpl.w	8014718 <_scanf_float+0x70>
 8014838:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 801483c:	e7f4      	b.n	8014828 <_scanf_float+0x180>
 801483e:	2a02      	cmp	r2, #2
 8014840:	d047      	beq.n	80148d2 <_scanf_float+0x22a>
 8014842:	f1bb 0f01 	cmp.w	fp, #1
 8014846:	d003      	beq.n	8014850 <_scanf_float+0x1a8>
 8014848:	f1bb 0f04 	cmp.w	fp, #4
 801484c:	f47f af64 	bne.w	8014718 <_scanf_float+0x70>
 8014850:	f10b 0b01 	add.w	fp, fp, #1
 8014854:	fa5f fb8b 	uxtb.w	fp, fp
 8014858:	e7e7      	b.n	801482a <_scanf_float+0x182>
 801485a:	f1bb 0f03 	cmp.w	fp, #3
 801485e:	d0f7      	beq.n	8014850 <_scanf_float+0x1a8>
 8014860:	f1bb 0f05 	cmp.w	fp, #5
 8014864:	e7f2      	b.n	801484c <_scanf_float+0x1a4>
 8014866:	f1bb 0f02 	cmp.w	fp, #2
 801486a:	f47f af55 	bne.w	8014718 <_scanf_float+0x70>
 801486e:	f04f 0b03 	mov.w	fp, #3
 8014872:	e7da      	b.n	801482a <_scanf_float+0x182>
 8014874:	f1bb 0f06 	cmp.w	fp, #6
 8014878:	f47f af4e 	bne.w	8014718 <_scanf_float+0x70>
 801487c:	f04f 0b07 	mov.w	fp, #7
 8014880:	e7d3      	b.n	801482a <_scanf_float+0x182>
 8014882:	6821      	ldr	r1, [r4, #0]
 8014884:	0588      	lsls	r0, r1, #22
 8014886:	f57f af47 	bpl.w	8014718 <_scanf_float+0x70>
 801488a:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 801488e:	6021      	str	r1, [r4, #0]
 8014890:	f8cd 9008 	str.w	r9, [sp, #8]
 8014894:	e7c9      	b.n	801482a <_scanf_float+0x182>
 8014896:	6821      	ldr	r1, [r4, #0]
 8014898:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 801489c:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 80148a0:	d006      	beq.n	80148b0 <_scanf_float+0x208>
 80148a2:	0548      	lsls	r0, r1, #21
 80148a4:	f57f af38 	bpl.w	8014718 <_scanf_float+0x70>
 80148a8:	f1b9 0f00 	cmp.w	r9, #0
 80148ac:	f43f af3b 	beq.w	8014726 <_scanf_float+0x7e>
 80148b0:	0588      	lsls	r0, r1, #22
 80148b2:	bf58      	it	pl
 80148b4:	9802      	ldrpl	r0, [sp, #8]
 80148b6:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 80148ba:	bf58      	it	pl
 80148bc:	eba9 0000 	subpl.w	r0, r9, r0
 80148c0:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 80148c4:	bf58      	it	pl
 80148c6:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 80148ca:	6021      	str	r1, [r4, #0]
 80148cc:	f04f 0900 	mov.w	r9, #0
 80148d0:	e7ab      	b.n	801482a <_scanf_float+0x182>
 80148d2:	2203      	movs	r2, #3
 80148d4:	e7a9      	b.n	801482a <_scanf_float+0x182>
 80148d6:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80148da:	9205      	str	r2, [sp, #20]
 80148dc:	4631      	mov	r1, r6
 80148de:	4638      	mov	r0, r7
 80148e0:	4798      	blx	r3
 80148e2:	9a05      	ldr	r2, [sp, #20]
 80148e4:	2800      	cmp	r0, #0
 80148e6:	f43f af04 	beq.w	80146f2 <_scanf_float+0x4a>
 80148ea:	e715      	b.n	8014718 <_scanf_float+0x70>
 80148ec:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80148f0:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80148f4:	4632      	mov	r2, r6
 80148f6:	4638      	mov	r0, r7
 80148f8:	4798      	blx	r3
 80148fa:	6923      	ldr	r3, [r4, #16]
 80148fc:	3b01      	subs	r3, #1
 80148fe:	6123      	str	r3, [r4, #16]
 8014900:	e715      	b.n	801472e <_scanf_float+0x86>
 8014902:	f10b 33ff 	add.w	r3, fp, #4294967295
 8014906:	2b06      	cmp	r3, #6
 8014908:	d80a      	bhi.n	8014920 <_scanf_float+0x278>
 801490a:	f1bb 0f02 	cmp.w	fp, #2
 801490e:	d968      	bls.n	80149e2 <_scanf_float+0x33a>
 8014910:	f1ab 0b03 	sub.w	fp, fp, #3
 8014914:	fa5f fb8b 	uxtb.w	fp, fp
 8014918:	eba5 0b0b 	sub.w	fp, r5, fp
 801491c:	455d      	cmp	r5, fp
 801491e:	d14b      	bne.n	80149b8 <_scanf_float+0x310>
 8014920:	6823      	ldr	r3, [r4, #0]
 8014922:	05da      	lsls	r2, r3, #23
 8014924:	d51f      	bpl.n	8014966 <_scanf_float+0x2be>
 8014926:	055b      	lsls	r3, r3, #21
 8014928:	d468      	bmi.n	80149fc <_scanf_float+0x354>
 801492a:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 801492e:	6923      	ldr	r3, [r4, #16]
 8014930:	2965      	cmp	r1, #101	; 0x65
 8014932:	f103 33ff 	add.w	r3, r3, #4294967295
 8014936:	f105 3bff 	add.w	fp, r5, #4294967295
 801493a:	6123      	str	r3, [r4, #16]
 801493c:	d00d      	beq.n	801495a <_scanf_float+0x2b2>
 801493e:	2945      	cmp	r1, #69	; 0x45
 8014940:	d00b      	beq.n	801495a <_scanf_float+0x2b2>
 8014942:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8014946:	4632      	mov	r2, r6
 8014948:	4638      	mov	r0, r7
 801494a:	4798      	blx	r3
 801494c:	6923      	ldr	r3, [r4, #16]
 801494e:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 8014952:	3b01      	subs	r3, #1
 8014954:	f1a5 0b02 	sub.w	fp, r5, #2
 8014958:	6123      	str	r3, [r4, #16]
 801495a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801495e:	4632      	mov	r2, r6
 8014960:	4638      	mov	r0, r7
 8014962:	4798      	blx	r3
 8014964:	465d      	mov	r5, fp
 8014966:	6826      	ldr	r6, [r4, #0]
 8014968:	f016 0610 	ands.w	r6, r6, #16
 801496c:	d17a      	bne.n	8014a64 <_scanf_float+0x3bc>
 801496e:	702e      	strb	r6, [r5, #0]
 8014970:	6823      	ldr	r3, [r4, #0]
 8014972:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8014976:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801497a:	d142      	bne.n	8014a02 <_scanf_float+0x35a>
 801497c:	9b02      	ldr	r3, [sp, #8]
 801497e:	eba9 0303 	sub.w	r3, r9, r3
 8014982:	425a      	negs	r2, r3
 8014984:	2b00      	cmp	r3, #0
 8014986:	d149      	bne.n	8014a1c <_scanf_float+0x374>
 8014988:	2200      	movs	r2, #0
 801498a:	4641      	mov	r1, r8
 801498c:	4638      	mov	r0, r7
 801498e:	f000 ffef 	bl	8015970 <_strtod_r>
 8014992:	6825      	ldr	r5, [r4, #0]
 8014994:	f8da 3000 	ldr.w	r3, [sl]
 8014998:	f015 0f02 	tst.w	r5, #2
 801499c:	f103 0204 	add.w	r2, r3, #4
 80149a0:	ec59 8b10 	vmov	r8, r9, d0
 80149a4:	f8ca 2000 	str.w	r2, [sl]
 80149a8:	d043      	beq.n	8014a32 <_scanf_float+0x38a>
 80149aa:	681b      	ldr	r3, [r3, #0]
 80149ac:	e9c3 8900 	strd	r8, r9, [r3]
 80149b0:	68e3      	ldr	r3, [r4, #12]
 80149b2:	3301      	adds	r3, #1
 80149b4:	60e3      	str	r3, [r4, #12]
 80149b6:	e6be      	b.n	8014736 <_scanf_float+0x8e>
 80149b8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80149bc:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80149c0:	4632      	mov	r2, r6
 80149c2:	4638      	mov	r0, r7
 80149c4:	4798      	blx	r3
 80149c6:	6923      	ldr	r3, [r4, #16]
 80149c8:	3b01      	subs	r3, #1
 80149ca:	6123      	str	r3, [r4, #16]
 80149cc:	e7a6      	b.n	801491c <_scanf_float+0x274>
 80149ce:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80149d2:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80149d6:	4632      	mov	r2, r6
 80149d8:	4638      	mov	r0, r7
 80149da:	4798      	blx	r3
 80149dc:	6923      	ldr	r3, [r4, #16]
 80149de:	3b01      	subs	r3, #1
 80149e0:	6123      	str	r3, [r4, #16]
 80149e2:	4545      	cmp	r5, r8
 80149e4:	d8f3      	bhi.n	80149ce <_scanf_float+0x326>
 80149e6:	e6a5      	b.n	8014734 <_scanf_float+0x8c>
 80149e8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80149ec:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80149f0:	4632      	mov	r2, r6
 80149f2:	4638      	mov	r0, r7
 80149f4:	4798      	blx	r3
 80149f6:	6923      	ldr	r3, [r4, #16]
 80149f8:	3b01      	subs	r3, #1
 80149fa:	6123      	str	r3, [r4, #16]
 80149fc:	4545      	cmp	r5, r8
 80149fe:	d8f3      	bhi.n	80149e8 <_scanf_float+0x340>
 8014a00:	e698      	b.n	8014734 <_scanf_float+0x8c>
 8014a02:	9b03      	ldr	r3, [sp, #12]
 8014a04:	2b00      	cmp	r3, #0
 8014a06:	d0bf      	beq.n	8014988 <_scanf_float+0x2e0>
 8014a08:	9904      	ldr	r1, [sp, #16]
 8014a0a:	230a      	movs	r3, #10
 8014a0c:	4632      	mov	r2, r6
 8014a0e:	3101      	adds	r1, #1
 8014a10:	4638      	mov	r0, r7
 8014a12:	f001 f839 	bl	8015a88 <_strtol_r>
 8014a16:	9b03      	ldr	r3, [sp, #12]
 8014a18:	9d04      	ldr	r5, [sp, #16]
 8014a1a:	1ac2      	subs	r2, r0, r3
 8014a1c:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8014a20:	429d      	cmp	r5, r3
 8014a22:	bf28      	it	cs
 8014a24:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8014a28:	490f      	ldr	r1, [pc, #60]	; (8014a68 <_scanf_float+0x3c0>)
 8014a2a:	4628      	mov	r0, r5
 8014a2c:	f000 f96e 	bl	8014d0c <siprintf>
 8014a30:	e7aa      	b.n	8014988 <_scanf_float+0x2e0>
 8014a32:	f015 0504 	ands.w	r5, r5, #4
 8014a36:	d1b8      	bne.n	80149aa <_scanf_float+0x302>
 8014a38:	681f      	ldr	r7, [r3, #0]
 8014a3a:	ee10 2a10 	vmov	r2, s0
 8014a3e:	464b      	mov	r3, r9
 8014a40:	ee10 0a10 	vmov	r0, s0
 8014a44:	4649      	mov	r1, r9
 8014a46:	f7f3 ffa9 	bl	800899c <__aeabi_dcmpun>
 8014a4a:	b128      	cbz	r0, 8014a58 <_scanf_float+0x3b0>
 8014a4c:	4628      	mov	r0, r5
 8014a4e:	f000 f957 	bl	8014d00 <nanf>
 8014a52:	ed87 0a00 	vstr	s0, [r7]
 8014a56:	e7ab      	b.n	80149b0 <_scanf_float+0x308>
 8014a58:	4640      	mov	r0, r8
 8014a5a:	4649      	mov	r1, r9
 8014a5c:	f7f3 fffc 	bl	8008a58 <__aeabi_d2f>
 8014a60:	6038      	str	r0, [r7, #0]
 8014a62:	e7a5      	b.n	80149b0 <_scanf_float+0x308>
 8014a64:	2600      	movs	r6, #0
 8014a66:	e666      	b.n	8014736 <_scanf_float+0x8e>
 8014a68:	080191c2 	.word	0x080191c2

08014a6c <iprintf>:
 8014a6c:	b40f      	push	{r0, r1, r2, r3}
 8014a6e:	4b0a      	ldr	r3, [pc, #40]	; (8014a98 <iprintf+0x2c>)
 8014a70:	b513      	push	{r0, r1, r4, lr}
 8014a72:	681c      	ldr	r4, [r3, #0]
 8014a74:	b124      	cbz	r4, 8014a80 <iprintf+0x14>
 8014a76:	69a3      	ldr	r3, [r4, #24]
 8014a78:	b913      	cbnz	r3, 8014a80 <iprintf+0x14>
 8014a7a:	4620      	mov	r0, r4
 8014a7c:	f002 f81e 	bl	8016abc <__sinit>
 8014a80:	ab05      	add	r3, sp, #20
 8014a82:	9a04      	ldr	r2, [sp, #16]
 8014a84:	68a1      	ldr	r1, [r4, #8]
 8014a86:	9301      	str	r3, [sp, #4]
 8014a88:	4620      	mov	r0, r4
 8014a8a:	f003 fab5 	bl	8017ff8 <_vfiprintf_r>
 8014a8e:	b002      	add	sp, #8
 8014a90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014a94:	b004      	add	sp, #16
 8014a96:	4770      	bx	lr
 8014a98:	20000024 	.word	0x20000024

08014a9c <_puts_r>:
 8014a9c:	b570      	push	{r4, r5, r6, lr}
 8014a9e:	460e      	mov	r6, r1
 8014aa0:	4605      	mov	r5, r0
 8014aa2:	b118      	cbz	r0, 8014aac <_puts_r+0x10>
 8014aa4:	6983      	ldr	r3, [r0, #24]
 8014aa6:	b90b      	cbnz	r3, 8014aac <_puts_r+0x10>
 8014aa8:	f002 f808 	bl	8016abc <__sinit>
 8014aac:	69ab      	ldr	r3, [r5, #24]
 8014aae:	68ac      	ldr	r4, [r5, #8]
 8014ab0:	b913      	cbnz	r3, 8014ab8 <_puts_r+0x1c>
 8014ab2:	4628      	mov	r0, r5
 8014ab4:	f002 f802 	bl	8016abc <__sinit>
 8014ab8:	4b23      	ldr	r3, [pc, #140]	; (8014b48 <_puts_r+0xac>)
 8014aba:	429c      	cmp	r4, r3
 8014abc:	d117      	bne.n	8014aee <_puts_r+0x52>
 8014abe:	686c      	ldr	r4, [r5, #4]
 8014ac0:	89a3      	ldrh	r3, [r4, #12]
 8014ac2:	071b      	lsls	r3, r3, #28
 8014ac4:	d51d      	bpl.n	8014b02 <_puts_r+0x66>
 8014ac6:	6923      	ldr	r3, [r4, #16]
 8014ac8:	b1db      	cbz	r3, 8014b02 <_puts_r+0x66>
 8014aca:	3e01      	subs	r6, #1
 8014acc:	68a3      	ldr	r3, [r4, #8]
 8014ace:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8014ad2:	3b01      	subs	r3, #1
 8014ad4:	60a3      	str	r3, [r4, #8]
 8014ad6:	b9e9      	cbnz	r1, 8014b14 <_puts_r+0x78>
 8014ad8:	2b00      	cmp	r3, #0
 8014ada:	da2e      	bge.n	8014b3a <_puts_r+0x9e>
 8014adc:	4622      	mov	r2, r4
 8014ade:	210a      	movs	r1, #10
 8014ae0:	4628      	mov	r0, r5
 8014ae2:	f000 ffe3 	bl	8015aac <__swbuf_r>
 8014ae6:	3001      	adds	r0, #1
 8014ae8:	d011      	beq.n	8014b0e <_puts_r+0x72>
 8014aea:	200a      	movs	r0, #10
 8014aec:	e011      	b.n	8014b12 <_puts_r+0x76>
 8014aee:	4b17      	ldr	r3, [pc, #92]	; (8014b4c <_puts_r+0xb0>)
 8014af0:	429c      	cmp	r4, r3
 8014af2:	d101      	bne.n	8014af8 <_puts_r+0x5c>
 8014af4:	68ac      	ldr	r4, [r5, #8]
 8014af6:	e7e3      	b.n	8014ac0 <_puts_r+0x24>
 8014af8:	4b15      	ldr	r3, [pc, #84]	; (8014b50 <_puts_r+0xb4>)
 8014afa:	429c      	cmp	r4, r3
 8014afc:	bf08      	it	eq
 8014afe:	68ec      	ldreq	r4, [r5, #12]
 8014b00:	e7de      	b.n	8014ac0 <_puts_r+0x24>
 8014b02:	4621      	mov	r1, r4
 8014b04:	4628      	mov	r0, r5
 8014b06:	f001 f823 	bl	8015b50 <__swsetup_r>
 8014b0a:	2800      	cmp	r0, #0
 8014b0c:	d0dd      	beq.n	8014aca <_puts_r+0x2e>
 8014b0e:	f04f 30ff 	mov.w	r0, #4294967295
 8014b12:	bd70      	pop	{r4, r5, r6, pc}
 8014b14:	2b00      	cmp	r3, #0
 8014b16:	da04      	bge.n	8014b22 <_puts_r+0x86>
 8014b18:	69a2      	ldr	r2, [r4, #24]
 8014b1a:	429a      	cmp	r2, r3
 8014b1c:	dc06      	bgt.n	8014b2c <_puts_r+0x90>
 8014b1e:	290a      	cmp	r1, #10
 8014b20:	d004      	beq.n	8014b2c <_puts_r+0x90>
 8014b22:	6823      	ldr	r3, [r4, #0]
 8014b24:	1c5a      	adds	r2, r3, #1
 8014b26:	6022      	str	r2, [r4, #0]
 8014b28:	7019      	strb	r1, [r3, #0]
 8014b2a:	e7cf      	b.n	8014acc <_puts_r+0x30>
 8014b2c:	4622      	mov	r2, r4
 8014b2e:	4628      	mov	r0, r5
 8014b30:	f000 ffbc 	bl	8015aac <__swbuf_r>
 8014b34:	3001      	adds	r0, #1
 8014b36:	d1c9      	bne.n	8014acc <_puts_r+0x30>
 8014b38:	e7e9      	b.n	8014b0e <_puts_r+0x72>
 8014b3a:	6823      	ldr	r3, [r4, #0]
 8014b3c:	200a      	movs	r0, #10
 8014b3e:	1c5a      	adds	r2, r3, #1
 8014b40:	6022      	str	r2, [r4, #0]
 8014b42:	7018      	strb	r0, [r3, #0]
 8014b44:	e7e5      	b.n	8014b12 <_puts_r+0x76>
 8014b46:	bf00      	nop
 8014b48:	08019248 	.word	0x08019248
 8014b4c:	08019268 	.word	0x08019268
 8014b50:	08019228 	.word	0x08019228

08014b54 <puts>:
 8014b54:	4b02      	ldr	r3, [pc, #8]	; (8014b60 <puts+0xc>)
 8014b56:	4601      	mov	r1, r0
 8014b58:	6818      	ldr	r0, [r3, #0]
 8014b5a:	f7ff bf9f 	b.w	8014a9c <_puts_r>
 8014b5e:	bf00      	nop
 8014b60:	20000024 	.word	0x20000024

08014b64 <iscanf>:
 8014b64:	b40f      	push	{r0, r1, r2, r3}
 8014b66:	4b0a      	ldr	r3, [pc, #40]	; (8014b90 <iscanf+0x2c>)
 8014b68:	b513      	push	{r0, r1, r4, lr}
 8014b6a:	681c      	ldr	r4, [r3, #0]
 8014b6c:	b124      	cbz	r4, 8014b78 <iscanf+0x14>
 8014b6e:	69a3      	ldr	r3, [r4, #24]
 8014b70:	b913      	cbnz	r3, 8014b78 <iscanf+0x14>
 8014b72:	4620      	mov	r0, r4
 8014b74:	f001 ffa2 	bl	8016abc <__sinit>
 8014b78:	ab05      	add	r3, sp, #20
 8014b7a:	9a04      	ldr	r2, [sp, #16]
 8014b7c:	6861      	ldr	r1, [r4, #4]
 8014b7e:	9301      	str	r3, [sp, #4]
 8014b80:	4620      	mov	r0, r4
 8014b82:	f003 fc9f 	bl	80184c4 <_vfiscanf_r>
 8014b86:	b002      	add	sp, #8
 8014b88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014b8c:	b004      	add	sp, #16
 8014b8e:	4770      	bx	lr
 8014b90:	20000024 	.word	0x20000024

08014b94 <setbuf>:
 8014b94:	2900      	cmp	r1, #0
 8014b96:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8014b9a:	bf0c      	ite	eq
 8014b9c:	2202      	moveq	r2, #2
 8014b9e:	2200      	movne	r2, #0
 8014ba0:	f000 b800 	b.w	8014ba4 <setvbuf>

08014ba4 <setvbuf>:
 8014ba4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8014ba8:	461d      	mov	r5, r3
 8014baa:	4b51      	ldr	r3, [pc, #324]	; (8014cf0 <setvbuf+0x14c>)
 8014bac:	681e      	ldr	r6, [r3, #0]
 8014bae:	4604      	mov	r4, r0
 8014bb0:	460f      	mov	r7, r1
 8014bb2:	4690      	mov	r8, r2
 8014bb4:	b126      	cbz	r6, 8014bc0 <setvbuf+0x1c>
 8014bb6:	69b3      	ldr	r3, [r6, #24]
 8014bb8:	b913      	cbnz	r3, 8014bc0 <setvbuf+0x1c>
 8014bba:	4630      	mov	r0, r6
 8014bbc:	f001 ff7e 	bl	8016abc <__sinit>
 8014bc0:	4b4c      	ldr	r3, [pc, #304]	; (8014cf4 <setvbuf+0x150>)
 8014bc2:	429c      	cmp	r4, r3
 8014bc4:	d152      	bne.n	8014c6c <setvbuf+0xc8>
 8014bc6:	6874      	ldr	r4, [r6, #4]
 8014bc8:	f1b8 0f02 	cmp.w	r8, #2
 8014bcc:	d006      	beq.n	8014bdc <setvbuf+0x38>
 8014bce:	f1b8 0f01 	cmp.w	r8, #1
 8014bd2:	f200 8089 	bhi.w	8014ce8 <setvbuf+0x144>
 8014bd6:	2d00      	cmp	r5, #0
 8014bd8:	f2c0 8086 	blt.w	8014ce8 <setvbuf+0x144>
 8014bdc:	4621      	mov	r1, r4
 8014bde:	4630      	mov	r0, r6
 8014be0:	f001 fef0 	bl	80169c4 <_fflush_r>
 8014be4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8014be6:	b141      	cbz	r1, 8014bfa <setvbuf+0x56>
 8014be8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8014bec:	4299      	cmp	r1, r3
 8014bee:	d002      	beq.n	8014bf6 <setvbuf+0x52>
 8014bf0:	4630      	mov	r0, r6
 8014bf2:	f002 ffdd 	bl	8017bb0 <_free_r>
 8014bf6:	2300      	movs	r3, #0
 8014bf8:	6363      	str	r3, [r4, #52]	; 0x34
 8014bfa:	2300      	movs	r3, #0
 8014bfc:	61a3      	str	r3, [r4, #24]
 8014bfe:	6063      	str	r3, [r4, #4]
 8014c00:	89a3      	ldrh	r3, [r4, #12]
 8014c02:	061b      	lsls	r3, r3, #24
 8014c04:	d503      	bpl.n	8014c0e <setvbuf+0x6a>
 8014c06:	6921      	ldr	r1, [r4, #16]
 8014c08:	4630      	mov	r0, r6
 8014c0a:	f002 ffd1 	bl	8017bb0 <_free_r>
 8014c0e:	89a3      	ldrh	r3, [r4, #12]
 8014c10:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8014c14:	f023 0303 	bic.w	r3, r3, #3
 8014c18:	f1b8 0f02 	cmp.w	r8, #2
 8014c1c:	81a3      	strh	r3, [r4, #12]
 8014c1e:	d05d      	beq.n	8014cdc <setvbuf+0x138>
 8014c20:	ab01      	add	r3, sp, #4
 8014c22:	466a      	mov	r2, sp
 8014c24:	4621      	mov	r1, r4
 8014c26:	4630      	mov	r0, r6
 8014c28:	f002 fb36 	bl	8017298 <__swhatbuf_r>
 8014c2c:	89a3      	ldrh	r3, [r4, #12]
 8014c2e:	4318      	orrs	r0, r3
 8014c30:	81a0      	strh	r0, [r4, #12]
 8014c32:	bb2d      	cbnz	r5, 8014c80 <setvbuf+0xdc>
 8014c34:	9d00      	ldr	r5, [sp, #0]
 8014c36:	4628      	mov	r0, r5
 8014c38:	f002 fb92 	bl	8017360 <malloc>
 8014c3c:	4607      	mov	r7, r0
 8014c3e:	2800      	cmp	r0, #0
 8014c40:	d14e      	bne.n	8014ce0 <setvbuf+0x13c>
 8014c42:	f8dd 9000 	ldr.w	r9, [sp]
 8014c46:	45a9      	cmp	r9, r5
 8014c48:	d13c      	bne.n	8014cc4 <setvbuf+0x120>
 8014c4a:	f04f 30ff 	mov.w	r0, #4294967295
 8014c4e:	89a3      	ldrh	r3, [r4, #12]
 8014c50:	f043 0302 	orr.w	r3, r3, #2
 8014c54:	81a3      	strh	r3, [r4, #12]
 8014c56:	2300      	movs	r3, #0
 8014c58:	60a3      	str	r3, [r4, #8]
 8014c5a:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8014c5e:	6023      	str	r3, [r4, #0]
 8014c60:	6123      	str	r3, [r4, #16]
 8014c62:	2301      	movs	r3, #1
 8014c64:	6163      	str	r3, [r4, #20]
 8014c66:	b003      	add	sp, #12
 8014c68:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014c6c:	4b22      	ldr	r3, [pc, #136]	; (8014cf8 <setvbuf+0x154>)
 8014c6e:	429c      	cmp	r4, r3
 8014c70:	d101      	bne.n	8014c76 <setvbuf+0xd2>
 8014c72:	68b4      	ldr	r4, [r6, #8]
 8014c74:	e7a8      	b.n	8014bc8 <setvbuf+0x24>
 8014c76:	4b21      	ldr	r3, [pc, #132]	; (8014cfc <setvbuf+0x158>)
 8014c78:	429c      	cmp	r4, r3
 8014c7a:	bf08      	it	eq
 8014c7c:	68f4      	ldreq	r4, [r6, #12]
 8014c7e:	e7a3      	b.n	8014bc8 <setvbuf+0x24>
 8014c80:	2f00      	cmp	r7, #0
 8014c82:	d0d8      	beq.n	8014c36 <setvbuf+0x92>
 8014c84:	69b3      	ldr	r3, [r6, #24]
 8014c86:	b913      	cbnz	r3, 8014c8e <setvbuf+0xea>
 8014c88:	4630      	mov	r0, r6
 8014c8a:	f001 ff17 	bl	8016abc <__sinit>
 8014c8e:	f1b8 0f01 	cmp.w	r8, #1
 8014c92:	bf08      	it	eq
 8014c94:	89a3      	ldrheq	r3, [r4, #12]
 8014c96:	6027      	str	r7, [r4, #0]
 8014c98:	bf04      	itt	eq
 8014c9a:	f043 0301 	orreq.w	r3, r3, #1
 8014c9e:	81a3      	strheq	r3, [r4, #12]
 8014ca0:	89a3      	ldrh	r3, [r4, #12]
 8014ca2:	f013 0008 	ands.w	r0, r3, #8
 8014ca6:	e9c4 7504 	strd	r7, r5, [r4, #16]
 8014caa:	d01b      	beq.n	8014ce4 <setvbuf+0x140>
 8014cac:	f013 0001 	ands.w	r0, r3, #1
 8014cb0:	bf18      	it	ne
 8014cb2:	426d      	negne	r5, r5
 8014cb4:	f04f 0300 	mov.w	r3, #0
 8014cb8:	bf1d      	ittte	ne
 8014cba:	60a3      	strne	r3, [r4, #8]
 8014cbc:	61a5      	strne	r5, [r4, #24]
 8014cbe:	4618      	movne	r0, r3
 8014cc0:	60a5      	streq	r5, [r4, #8]
 8014cc2:	e7d0      	b.n	8014c66 <setvbuf+0xc2>
 8014cc4:	4648      	mov	r0, r9
 8014cc6:	f002 fb4b 	bl	8017360 <malloc>
 8014cca:	4607      	mov	r7, r0
 8014ccc:	2800      	cmp	r0, #0
 8014cce:	d0bc      	beq.n	8014c4a <setvbuf+0xa6>
 8014cd0:	89a3      	ldrh	r3, [r4, #12]
 8014cd2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014cd6:	81a3      	strh	r3, [r4, #12]
 8014cd8:	464d      	mov	r5, r9
 8014cda:	e7d3      	b.n	8014c84 <setvbuf+0xe0>
 8014cdc:	2000      	movs	r0, #0
 8014cde:	e7b6      	b.n	8014c4e <setvbuf+0xaa>
 8014ce0:	46a9      	mov	r9, r5
 8014ce2:	e7f5      	b.n	8014cd0 <setvbuf+0x12c>
 8014ce4:	60a0      	str	r0, [r4, #8]
 8014ce6:	e7be      	b.n	8014c66 <setvbuf+0xc2>
 8014ce8:	f04f 30ff 	mov.w	r0, #4294967295
 8014cec:	e7bb      	b.n	8014c66 <setvbuf+0xc2>
 8014cee:	bf00      	nop
 8014cf0:	20000024 	.word	0x20000024
 8014cf4:	08019248 	.word	0x08019248
 8014cf8:	08019268 	.word	0x08019268
 8014cfc:	08019228 	.word	0x08019228

08014d00 <nanf>:
 8014d00:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8014d08 <nanf+0x8>
 8014d04:	4770      	bx	lr
 8014d06:	bf00      	nop
 8014d08:	7fc00000 	.word	0x7fc00000

08014d0c <siprintf>:
 8014d0c:	b40e      	push	{r1, r2, r3}
 8014d0e:	b500      	push	{lr}
 8014d10:	b09c      	sub	sp, #112	; 0x70
 8014d12:	ab1d      	add	r3, sp, #116	; 0x74
 8014d14:	9002      	str	r0, [sp, #8]
 8014d16:	9006      	str	r0, [sp, #24]
 8014d18:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8014d1c:	4809      	ldr	r0, [pc, #36]	; (8014d44 <siprintf+0x38>)
 8014d1e:	9107      	str	r1, [sp, #28]
 8014d20:	9104      	str	r1, [sp, #16]
 8014d22:	4909      	ldr	r1, [pc, #36]	; (8014d48 <siprintf+0x3c>)
 8014d24:	f853 2b04 	ldr.w	r2, [r3], #4
 8014d28:	9105      	str	r1, [sp, #20]
 8014d2a:	6800      	ldr	r0, [r0, #0]
 8014d2c:	9301      	str	r3, [sp, #4]
 8014d2e:	a902      	add	r1, sp, #8
 8014d30:	f003 f840 	bl	8017db4 <_svfiprintf_r>
 8014d34:	9b02      	ldr	r3, [sp, #8]
 8014d36:	2200      	movs	r2, #0
 8014d38:	701a      	strb	r2, [r3, #0]
 8014d3a:	b01c      	add	sp, #112	; 0x70
 8014d3c:	f85d eb04 	ldr.w	lr, [sp], #4
 8014d40:	b003      	add	sp, #12
 8014d42:	4770      	bx	lr
 8014d44:	20000024 	.word	0x20000024
 8014d48:	ffff0208 	.word	0xffff0208

08014d4c <sulp>:
 8014d4c:	b570      	push	{r4, r5, r6, lr}
 8014d4e:	4604      	mov	r4, r0
 8014d50:	460d      	mov	r5, r1
 8014d52:	ec45 4b10 	vmov	d0, r4, r5
 8014d56:	4616      	mov	r6, r2
 8014d58:	f002 fde8 	bl	801792c <__ulp>
 8014d5c:	ec51 0b10 	vmov	r0, r1, d0
 8014d60:	b17e      	cbz	r6, 8014d82 <sulp+0x36>
 8014d62:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8014d66:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8014d6a:	2b00      	cmp	r3, #0
 8014d6c:	dd09      	ble.n	8014d82 <sulp+0x36>
 8014d6e:	051b      	lsls	r3, r3, #20
 8014d70:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8014d74:	2400      	movs	r4, #0
 8014d76:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8014d7a:	4622      	mov	r2, r4
 8014d7c:	462b      	mov	r3, r5
 8014d7e:	f7f3 fb73 	bl	8008468 <__aeabi_dmul>
 8014d82:	bd70      	pop	{r4, r5, r6, pc}
 8014d84:	0000      	movs	r0, r0
	...

08014d88 <_strtod_l>:
 8014d88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014d8c:	461f      	mov	r7, r3
 8014d8e:	b0a1      	sub	sp, #132	; 0x84
 8014d90:	2300      	movs	r3, #0
 8014d92:	4681      	mov	r9, r0
 8014d94:	4638      	mov	r0, r7
 8014d96:	460e      	mov	r6, r1
 8014d98:	9217      	str	r2, [sp, #92]	; 0x5c
 8014d9a:	931c      	str	r3, [sp, #112]	; 0x70
 8014d9c:	f002 fa6c 	bl	8017278 <__localeconv_l>
 8014da0:	4680      	mov	r8, r0
 8014da2:	6800      	ldr	r0, [r0, #0]
 8014da4:	f7f3 f94c 	bl	8008040 <strlen>
 8014da8:	f04f 0a00 	mov.w	sl, #0
 8014dac:	4604      	mov	r4, r0
 8014dae:	f04f 0b00 	mov.w	fp, #0
 8014db2:	961b      	str	r6, [sp, #108]	; 0x6c
 8014db4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014db6:	781a      	ldrb	r2, [r3, #0]
 8014db8:	2a0d      	cmp	r2, #13
 8014dba:	d832      	bhi.n	8014e22 <_strtod_l+0x9a>
 8014dbc:	2a09      	cmp	r2, #9
 8014dbe:	d236      	bcs.n	8014e2e <_strtod_l+0xa6>
 8014dc0:	2a00      	cmp	r2, #0
 8014dc2:	d03e      	beq.n	8014e42 <_strtod_l+0xba>
 8014dc4:	2300      	movs	r3, #0
 8014dc6:	930d      	str	r3, [sp, #52]	; 0x34
 8014dc8:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8014dca:	782b      	ldrb	r3, [r5, #0]
 8014dcc:	2b30      	cmp	r3, #48	; 0x30
 8014dce:	f040 80ac 	bne.w	8014f2a <_strtod_l+0x1a2>
 8014dd2:	786b      	ldrb	r3, [r5, #1]
 8014dd4:	2b58      	cmp	r3, #88	; 0x58
 8014dd6:	d001      	beq.n	8014ddc <_strtod_l+0x54>
 8014dd8:	2b78      	cmp	r3, #120	; 0x78
 8014dda:	d167      	bne.n	8014eac <_strtod_l+0x124>
 8014ddc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014dde:	9301      	str	r3, [sp, #4]
 8014de0:	ab1c      	add	r3, sp, #112	; 0x70
 8014de2:	9300      	str	r3, [sp, #0]
 8014de4:	9702      	str	r7, [sp, #8]
 8014de6:	ab1d      	add	r3, sp, #116	; 0x74
 8014de8:	4a88      	ldr	r2, [pc, #544]	; (801500c <_strtod_l+0x284>)
 8014dea:	a91b      	add	r1, sp, #108	; 0x6c
 8014dec:	4648      	mov	r0, r9
 8014dee:	f001 ff5a 	bl	8016ca6 <__gethex>
 8014df2:	f010 0407 	ands.w	r4, r0, #7
 8014df6:	4606      	mov	r6, r0
 8014df8:	d005      	beq.n	8014e06 <_strtod_l+0x7e>
 8014dfa:	2c06      	cmp	r4, #6
 8014dfc:	d12b      	bne.n	8014e56 <_strtod_l+0xce>
 8014dfe:	3501      	adds	r5, #1
 8014e00:	2300      	movs	r3, #0
 8014e02:	951b      	str	r5, [sp, #108]	; 0x6c
 8014e04:	930d      	str	r3, [sp, #52]	; 0x34
 8014e06:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8014e08:	2b00      	cmp	r3, #0
 8014e0a:	f040 859a 	bne.w	8015942 <_strtod_l+0xbba>
 8014e0e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014e10:	b1e3      	cbz	r3, 8014e4c <_strtod_l+0xc4>
 8014e12:	4652      	mov	r2, sl
 8014e14:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8014e18:	ec43 2b10 	vmov	d0, r2, r3
 8014e1c:	b021      	add	sp, #132	; 0x84
 8014e1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014e22:	2a2b      	cmp	r2, #43	; 0x2b
 8014e24:	d015      	beq.n	8014e52 <_strtod_l+0xca>
 8014e26:	2a2d      	cmp	r2, #45	; 0x2d
 8014e28:	d004      	beq.n	8014e34 <_strtod_l+0xac>
 8014e2a:	2a20      	cmp	r2, #32
 8014e2c:	d1ca      	bne.n	8014dc4 <_strtod_l+0x3c>
 8014e2e:	3301      	adds	r3, #1
 8014e30:	931b      	str	r3, [sp, #108]	; 0x6c
 8014e32:	e7bf      	b.n	8014db4 <_strtod_l+0x2c>
 8014e34:	2201      	movs	r2, #1
 8014e36:	920d      	str	r2, [sp, #52]	; 0x34
 8014e38:	1c5a      	adds	r2, r3, #1
 8014e3a:	921b      	str	r2, [sp, #108]	; 0x6c
 8014e3c:	785b      	ldrb	r3, [r3, #1]
 8014e3e:	2b00      	cmp	r3, #0
 8014e40:	d1c2      	bne.n	8014dc8 <_strtod_l+0x40>
 8014e42:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8014e44:	961b      	str	r6, [sp, #108]	; 0x6c
 8014e46:	2b00      	cmp	r3, #0
 8014e48:	f040 8579 	bne.w	801593e <_strtod_l+0xbb6>
 8014e4c:	4652      	mov	r2, sl
 8014e4e:	465b      	mov	r3, fp
 8014e50:	e7e2      	b.n	8014e18 <_strtod_l+0x90>
 8014e52:	2200      	movs	r2, #0
 8014e54:	e7ef      	b.n	8014e36 <_strtod_l+0xae>
 8014e56:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8014e58:	b13a      	cbz	r2, 8014e6a <_strtod_l+0xe2>
 8014e5a:	2135      	movs	r1, #53	; 0x35
 8014e5c:	a81e      	add	r0, sp, #120	; 0x78
 8014e5e:	f002 fe5d 	bl	8017b1c <__copybits>
 8014e62:	991c      	ldr	r1, [sp, #112]	; 0x70
 8014e64:	4648      	mov	r0, r9
 8014e66:	f002 fac9 	bl	80173fc <_Bfree>
 8014e6a:	3c01      	subs	r4, #1
 8014e6c:	2c04      	cmp	r4, #4
 8014e6e:	d806      	bhi.n	8014e7e <_strtod_l+0xf6>
 8014e70:	e8df f004 	tbb	[pc, r4]
 8014e74:	1714030a 	.word	0x1714030a
 8014e78:	0a          	.byte	0x0a
 8014e79:	00          	.byte	0x00
 8014e7a:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 8014e7e:	0730      	lsls	r0, r6, #28
 8014e80:	d5c1      	bpl.n	8014e06 <_strtod_l+0x7e>
 8014e82:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8014e86:	e7be      	b.n	8014e06 <_strtod_l+0x7e>
 8014e88:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 8014e8c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8014e8e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8014e92:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8014e96:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8014e9a:	e7f0      	b.n	8014e7e <_strtod_l+0xf6>
 8014e9c:	f8df b170 	ldr.w	fp, [pc, #368]	; 8015010 <_strtod_l+0x288>
 8014ea0:	e7ed      	b.n	8014e7e <_strtod_l+0xf6>
 8014ea2:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8014ea6:	f04f 3aff 	mov.w	sl, #4294967295
 8014eaa:	e7e8      	b.n	8014e7e <_strtod_l+0xf6>
 8014eac:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014eae:	1c5a      	adds	r2, r3, #1
 8014eb0:	921b      	str	r2, [sp, #108]	; 0x6c
 8014eb2:	785b      	ldrb	r3, [r3, #1]
 8014eb4:	2b30      	cmp	r3, #48	; 0x30
 8014eb6:	d0f9      	beq.n	8014eac <_strtod_l+0x124>
 8014eb8:	2b00      	cmp	r3, #0
 8014eba:	d0a4      	beq.n	8014e06 <_strtod_l+0x7e>
 8014ebc:	2301      	movs	r3, #1
 8014ebe:	2500      	movs	r5, #0
 8014ec0:	9306      	str	r3, [sp, #24]
 8014ec2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014ec4:	9308      	str	r3, [sp, #32]
 8014ec6:	9507      	str	r5, [sp, #28]
 8014ec8:	9505      	str	r5, [sp, #20]
 8014eca:	220a      	movs	r2, #10
 8014ecc:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8014ece:	7807      	ldrb	r7, [r0, #0]
 8014ed0:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8014ed4:	b2d9      	uxtb	r1, r3
 8014ed6:	2909      	cmp	r1, #9
 8014ed8:	d929      	bls.n	8014f2e <_strtod_l+0x1a6>
 8014eda:	4622      	mov	r2, r4
 8014edc:	f8d8 1000 	ldr.w	r1, [r8]
 8014ee0:	f003 fd8b 	bl	80189fa <strncmp>
 8014ee4:	2800      	cmp	r0, #0
 8014ee6:	d031      	beq.n	8014f4c <_strtod_l+0x1c4>
 8014ee8:	2000      	movs	r0, #0
 8014eea:	9c05      	ldr	r4, [sp, #20]
 8014eec:	9004      	str	r0, [sp, #16]
 8014eee:	463b      	mov	r3, r7
 8014ef0:	4602      	mov	r2, r0
 8014ef2:	2b65      	cmp	r3, #101	; 0x65
 8014ef4:	d001      	beq.n	8014efa <_strtod_l+0x172>
 8014ef6:	2b45      	cmp	r3, #69	; 0x45
 8014ef8:	d114      	bne.n	8014f24 <_strtod_l+0x19c>
 8014efa:	b924      	cbnz	r4, 8014f06 <_strtod_l+0x17e>
 8014efc:	b910      	cbnz	r0, 8014f04 <_strtod_l+0x17c>
 8014efe:	9b06      	ldr	r3, [sp, #24]
 8014f00:	2b00      	cmp	r3, #0
 8014f02:	d09e      	beq.n	8014e42 <_strtod_l+0xba>
 8014f04:	2400      	movs	r4, #0
 8014f06:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8014f08:	1c73      	adds	r3, r6, #1
 8014f0a:	931b      	str	r3, [sp, #108]	; 0x6c
 8014f0c:	7873      	ldrb	r3, [r6, #1]
 8014f0e:	2b2b      	cmp	r3, #43	; 0x2b
 8014f10:	d078      	beq.n	8015004 <_strtod_l+0x27c>
 8014f12:	2b2d      	cmp	r3, #45	; 0x2d
 8014f14:	d070      	beq.n	8014ff8 <_strtod_l+0x270>
 8014f16:	f04f 0c00 	mov.w	ip, #0
 8014f1a:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8014f1e:	2f09      	cmp	r7, #9
 8014f20:	d97c      	bls.n	801501c <_strtod_l+0x294>
 8014f22:	961b      	str	r6, [sp, #108]	; 0x6c
 8014f24:	f04f 0e00 	mov.w	lr, #0
 8014f28:	e09a      	b.n	8015060 <_strtod_l+0x2d8>
 8014f2a:	2300      	movs	r3, #0
 8014f2c:	e7c7      	b.n	8014ebe <_strtod_l+0x136>
 8014f2e:	9905      	ldr	r1, [sp, #20]
 8014f30:	2908      	cmp	r1, #8
 8014f32:	bfdd      	ittte	le
 8014f34:	9907      	ldrle	r1, [sp, #28]
 8014f36:	fb02 3301 	mlale	r3, r2, r1, r3
 8014f3a:	9307      	strle	r3, [sp, #28]
 8014f3c:	fb02 3505 	mlagt	r5, r2, r5, r3
 8014f40:	9b05      	ldr	r3, [sp, #20]
 8014f42:	3001      	adds	r0, #1
 8014f44:	3301      	adds	r3, #1
 8014f46:	9305      	str	r3, [sp, #20]
 8014f48:	901b      	str	r0, [sp, #108]	; 0x6c
 8014f4a:	e7bf      	b.n	8014ecc <_strtod_l+0x144>
 8014f4c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014f4e:	191a      	adds	r2, r3, r4
 8014f50:	921b      	str	r2, [sp, #108]	; 0x6c
 8014f52:	9a05      	ldr	r2, [sp, #20]
 8014f54:	5d1b      	ldrb	r3, [r3, r4]
 8014f56:	2a00      	cmp	r2, #0
 8014f58:	d037      	beq.n	8014fca <_strtod_l+0x242>
 8014f5a:	9c05      	ldr	r4, [sp, #20]
 8014f5c:	4602      	mov	r2, r0
 8014f5e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8014f62:	2909      	cmp	r1, #9
 8014f64:	d913      	bls.n	8014f8e <_strtod_l+0x206>
 8014f66:	2101      	movs	r1, #1
 8014f68:	9104      	str	r1, [sp, #16]
 8014f6a:	e7c2      	b.n	8014ef2 <_strtod_l+0x16a>
 8014f6c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014f6e:	1c5a      	adds	r2, r3, #1
 8014f70:	921b      	str	r2, [sp, #108]	; 0x6c
 8014f72:	785b      	ldrb	r3, [r3, #1]
 8014f74:	3001      	adds	r0, #1
 8014f76:	2b30      	cmp	r3, #48	; 0x30
 8014f78:	d0f8      	beq.n	8014f6c <_strtod_l+0x1e4>
 8014f7a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8014f7e:	2a08      	cmp	r2, #8
 8014f80:	f200 84e4 	bhi.w	801594c <_strtod_l+0xbc4>
 8014f84:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8014f86:	9208      	str	r2, [sp, #32]
 8014f88:	4602      	mov	r2, r0
 8014f8a:	2000      	movs	r0, #0
 8014f8c:	4604      	mov	r4, r0
 8014f8e:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8014f92:	f100 0101 	add.w	r1, r0, #1
 8014f96:	d012      	beq.n	8014fbe <_strtod_l+0x236>
 8014f98:	440a      	add	r2, r1
 8014f9a:	eb00 0c04 	add.w	ip, r0, r4
 8014f9e:	4621      	mov	r1, r4
 8014fa0:	270a      	movs	r7, #10
 8014fa2:	458c      	cmp	ip, r1
 8014fa4:	d113      	bne.n	8014fce <_strtod_l+0x246>
 8014fa6:	1821      	adds	r1, r4, r0
 8014fa8:	2908      	cmp	r1, #8
 8014faa:	f104 0401 	add.w	r4, r4, #1
 8014fae:	4404      	add	r4, r0
 8014fb0:	dc19      	bgt.n	8014fe6 <_strtod_l+0x25e>
 8014fb2:	9b07      	ldr	r3, [sp, #28]
 8014fb4:	210a      	movs	r1, #10
 8014fb6:	fb01 e303 	mla	r3, r1, r3, lr
 8014fba:	9307      	str	r3, [sp, #28]
 8014fbc:	2100      	movs	r1, #0
 8014fbe:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014fc0:	1c58      	adds	r0, r3, #1
 8014fc2:	901b      	str	r0, [sp, #108]	; 0x6c
 8014fc4:	785b      	ldrb	r3, [r3, #1]
 8014fc6:	4608      	mov	r0, r1
 8014fc8:	e7c9      	b.n	8014f5e <_strtod_l+0x1d6>
 8014fca:	9805      	ldr	r0, [sp, #20]
 8014fcc:	e7d3      	b.n	8014f76 <_strtod_l+0x1ee>
 8014fce:	2908      	cmp	r1, #8
 8014fd0:	f101 0101 	add.w	r1, r1, #1
 8014fd4:	dc03      	bgt.n	8014fde <_strtod_l+0x256>
 8014fd6:	9b07      	ldr	r3, [sp, #28]
 8014fd8:	437b      	muls	r3, r7
 8014fda:	9307      	str	r3, [sp, #28]
 8014fdc:	e7e1      	b.n	8014fa2 <_strtod_l+0x21a>
 8014fde:	2910      	cmp	r1, #16
 8014fe0:	bfd8      	it	le
 8014fe2:	437d      	mulle	r5, r7
 8014fe4:	e7dd      	b.n	8014fa2 <_strtod_l+0x21a>
 8014fe6:	2c10      	cmp	r4, #16
 8014fe8:	bfdc      	itt	le
 8014fea:	210a      	movle	r1, #10
 8014fec:	fb01 e505 	mlale	r5, r1, r5, lr
 8014ff0:	e7e4      	b.n	8014fbc <_strtod_l+0x234>
 8014ff2:	2301      	movs	r3, #1
 8014ff4:	9304      	str	r3, [sp, #16]
 8014ff6:	e781      	b.n	8014efc <_strtod_l+0x174>
 8014ff8:	f04f 0c01 	mov.w	ip, #1
 8014ffc:	1cb3      	adds	r3, r6, #2
 8014ffe:	931b      	str	r3, [sp, #108]	; 0x6c
 8015000:	78b3      	ldrb	r3, [r6, #2]
 8015002:	e78a      	b.n	8014f1a <_strtod_l+0x192>
 8015004:	f04f 0c00 	mov.w	ip, #0
 8015008:	e7f8      	b.n	8014ffc <_strtod_l+0x274>
 801500a:	bf00      	nop
 801500c:	080191c8 	.word	0x080191c8
 8015010:	7ff00000 	.word	0x7ff00000
 8015014:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8015016:	1c5f      	adds	r7, r3, #1
 8015018:	971b      	str	r7, [sp, #108]	; 0x6c
 801501a:	785b      	ldrb	r3, [r3, #1]
 801501c:	2b30      	cmp	r3, #48	; 0x30
 801501e:	d0f9      	beq.n	8015014 <_strtod_l+0x28c>
 8015020:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8015024:	2f08      	cmp	r7, #8
 8015026:	f63f af7d 	bhi.w	8014f24 <_strtod_l+0x19c>
 801502a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 801502e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8015030:	930a      	str	r3, [sp, #40]	; 0x28
 8015032:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8015034:	1c5f      	adds	r7, r3, #1
 8015036:	971b      	str	r7, [sp, #108]	; 0x6c
 8015038:	785b      	ldrb	r3, [r3, #1]
 801503a:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 801503e:	f1b8 0f09 	cmp.w	r8, #9
 8015042:	d937      	bls.n	80150b4 <_strtod_l+0x32c>
 8015044:	990a      	ldr	r1, [sp, #40]	; 0x28
 8015046:	1a7f      	subs	r7, r7, r1
 8015048:	2f08      	cmp	r7, #8
 801504a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 801504e:	dc37      	bgt.n	80150c0 <_strtod_l+0x338>
 8015050:	45be      	cmp	lr, r7
 8015052:	bfa8      	it	ge
 8015054:	46be      	movge	lr, r7
 8015056:	f1bc 0f00 	cmp.w	ip, #0
 801505a:	d001      	beq.n	8015060 <_strtod_l+0x2d8>
 801505c:	f1ce 0e00 	rsb	lr, lr, #0
 8015060:	2c00      	cmp	r4, #0
 8015062:	d151      	bne.n	8015108 <_strtod_l+0x380>
 8015064:	2800      	cmp	r0, #0
 8015066:	f47f aece 	bne.w	8014e06 <_strtod_l+0x7e>
 801506a:	9a06      	ldr	r2, [sp, #24]
 801506c:	2a00      	cmp	r2, #0
 801506e:	f47f aeca 	bne.w	8014e06 <_strtod_l+0x7e>
 8015072:	9a04      	ldr	r2, [sp, #16]
 8015074:	2a00      	cmp	r2, #0
 8015076:	f47f aee4 	bne.w	8014e42 <_strtod_l+0xba>
 801507a:	2b4e      	cmp	r3, #78	; 0x4e
 801507c:	d027      	beq.n	80150ce <_strtod_l+0x346>
 801507e:	dc21      	bgt.n	80150c4 <_strtod_l+0x33c>
 8015080:	2b49      	cmp	r3, #73	; 0x49
 8015082:	f47f aede 	bne.w	8014e42 <_strtod_l+0xba>
 8015086:	49a0      	ldr	r1, [pc, #640]	; (8015308 <_strtod_l+0x580>)
 8015088:	a81b      	add	r0, sp, #108	; 0x6c
 801508a:	f002 f83f 	bl	801710c <__match>
 801508e:	2800      	cmp	r0, #0
 8015090:	f43f aed7 	beq.w	8014e42 <_strtod_l+0xba>
 8015094:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8015096:	499d      	ldr	r1, [pc, #628]	; (801530c <_strtod_l+0x584>)
 8015098:	3b01      	subs	r3, #1
 801509a:	a81b      	add	r0, sp, #108	; 0x6c
 801509c:	931b      	str	r3, [sp, #108]	; 0x6c
 801509e:	f002 f835 	bl	801710c <__match>
 80150a2:	b910      	cbnz	r0, 80150aa <_strtod_l+0x322>
 80150a4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80150a6:	3301      	adds	r3, #1
 80150a8:	931b      	str	r3, [sp, #108]	; 0x6c
 80150aa:	f8df b274 	ldr.w	fp, [pc, #628]	; 8015320 <_strtod_l+0x598>
 80150ae:	f04f 0a00 	mov.w	sl, #0
 80150b2:	e6a8      	b.n	8014e06 <_strtod_l+0x7e>
 80150b4:	210a      	movs	r1, #10
 80150b6:	fb01 3e0e 	mla	lr, r1, lr, r3
 80150ba:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80150be:	e7b8      	b.n	8015032 <_strtod_l+0x2aa>
 80150c0:	46be      	mov	lr, r7
 80150c2:	e7c8      	b.n	8015056 <_strtod_l+0x2ce>
 80150c4:	2b69      	cmp	r3, #105	; 0x69
 80150c6:	d0de      	beq.n	8015086 <_strtod_l+0x2fe>
 80150c8:	2b6e      	cmp	r3, #110	; 0x6e
 80150ca:	f47f aeba 	bne.w	8014e42 <_strtod_l+0xba>
 80150ce:	4990      	ldr	r1, [pc, #576]	; (8015310 <_strtod_l+0x588>)
 80150d0:	a81b      	add	r0, sp, #108	; 0x6c
 80150d2:	f002 f81b 	bl	801710c <__match>
 80150d6:	2800      	cmp	r0, #0
 80150d8:	f43f aeb3 	beq.w	8014e42 <_strtod_l+0xba>
 80150dc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80150de:	781b      	ldrb	r3, [r3, #0]
 80150e0:	2b28      	cmp	r3, #40	; 0x28
 80150e2:	d10e      	bne.n	8015102 <_strtod_l+0x37a>
 80150e4:	aa1e      	add	r2, sp, #120	; 0x78
 80150e6:	498b      	ldr	r1, [pc, #556]	; (8015314 <_strtod_l+0x58c>)
 80150e8:	a81b      	add	r0, sp, #108	; 0x6c
 80150ea:	f002 f823 	bl	8017134 <__hexnan>
 80150ee:	2805      	cmp	r0, #5
 80150f0:	d107      	bne.n	8015102 <_strtod_l+0x37a>
 80150f2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80150f4:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 80150f8:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 80150fc:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8015100:	e681      	b.n	8014e06 <_strtod_l+0x7e>
 8015102:	f8df b224 	ldr.w	fp, [pc, #548]	; 8015328 <_strtod_l+0x5a0>
 8015106:	e7d2      	b.n	80150ae <_strtod_l+0x326>
 8015108:	ebae 0302 	sub.w	r3, lr, r2
 801510c:	9306      	str	r3, [sp, #24]
 801510e:	9b05      	ldr	r3, [sp, #20]
 8015110:	9807      	ldr	r0, [sp, #28]
 8015112:	2b00      	cmp	r3, #0
 8015114:	bf08      	it	eq
 8015116:	4623      	moveq	r3, r4
 8015118:	2c10      	cmp	r4, #16
 801511a:	9305      	str	r3, [sp, #20]
 801511c:	46a0      	mov	r8, r4
 801511e:	bfa8      	it	ge
 8015120:	f04f 0810 	movge.w	r8, #16
 8015124:	f7f3 f926 	bl	8008374 <__aeabi_ui2d>
 8015128:	2c09      	cmp	r4, #9
 801512a:	4682      	mov	sl, r0
 801512c:	468b      	mov	fp, r1
 801512e:	dc13      	bgt.n	8015158 <_strtod_l+0x3d0>
 8015130:	9b06      	ldr	r3, [sp, #24]
 8015132:	2b00      	cmp	r3, #0
 8015134:	f43f ae67 	beq.w	8014e06 <_strtod_l+0x7e>
 8015138:	9b06      	ldr	r3, [sp, #24]
 801513a:	dd7a      	ble.n	8015232 <_strtod_l+0x4aa>
 801513c:	2b16      	cmp	r3, #22
 801513e:	dc61      	bgt.n	8015204 <_strtod_l+0x47c>
 8015140:	4a75      	ldr	r2, [pc, #468]	; (8015318 <_strtod_l+0x590>)
 8015142:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8015146:	e9de 0100 	ldrd	r0, r1, [lr]
 801514a:	4652      	mov	r2, sl
 801514c:	465b      	mov	r3, fp
 801514e:	f7f3 f98b 	bl	8008468 <__aeabi_dmul>
 8015152:	4682      	mov	sl, r0
 8015154:	468b      	mov	fp, r1
 8015156:	e656      	b.n	8014e06 <_strtod_l+0x7e>
 8015158:	4b6f      	ldr	r3, [pc, #444]	; (8015318 <_strtod_l+0x590>)
 801515a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801515e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8015162:	f7f3 f981 	bl	8008468 <__aeabi_dmul>
 8015166:	4606      	mov	r6, r0
 8015168:	4628      	mov	r0, r5
 801516a:	460f      	mov	r7, r1
 801516c:	f7f3 f902 	bl	8008374 <__aeabi_ui2d>
 8015170:	4602      	mov	r2, r0
 8015172:	460b      	mov	r3, r1
 8015174:	4630      	mov	r0, r6
 8015176:	4639      	mov	r1, r7
 8015178:	f7f2 ffc0 	bl	80080fc <__adddf3>
 801517c:	2c0f      	cmp	r4, #15
 801517e:	4682      	mov	sl, r0
 8015180:	468b      	mov	fp, r1
 8015182:	ddd5      	ble.n	8015130 <_strtod_l+0x3a8>
 8015184:	9b06      	ldr	r3, [sp, #24]
 8015186:	eba4 0808 	sub.w	r8, r4, r8
 801518a:	4498      	add	r8, r3
 801518c:	f1b8 0f00 	cmp.w	r8, #0
 8015190:	f340 8096 	ble.w	80152c0 <_strtod_l+0x538>
 8015194:	f018 030f 	ands.w	r3, r8, #15
 8015198:	d00a      	beq.n	80151b0 <_strtod_l+0x428>
 801519a:	495f      	ldr	r1, [pc, #380]	; (8015318 <_strtod_l+0x590>)
 801519c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80151a0:	4652      	mov	r2, sl
 80151a2:	465b      	mov	r3, fp
 80151a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80151a8:	f7f3 f95e 	bl	8008468 <__aeabi_dmul>
 80151ac:	4682      	mov	sl, r0
 80151ae:	468b      	mov	fp, r1
 80151b0:	f038 080f 	bics.w	r8, r8, #15
 80151b4:	d073      	beq.n	801529e <_strtod_l+0x516>
 80151b6:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80151ba:	dd47      	ble.n	801524c <_strtod_l+0x4c4>
 80151bc:	2400      	movs	r4, #0
 80151be:	46a0      	mov	r8, r4
 80151c0:	9407      	str	r4, [sp, #28]
 80151c2:	9405      	str	r4, [sp, #20]
 80151c4:	2322      	movs	r3, #34	; 0x22
 80151c6:	f8df b158 	ldr.w	fp, [pc, #344]	; 8015320 <_strtod_l+0x598>
 80151ca:	f8c9 3000 	str.w	r3, [r9]
 80151ce:	f04f 0a00 	mov.w	sl, #0
 80151d2:	9b07      	ldr	r3, [sp, #28]
 80151d4:	2b00      	cmp	r3, #0
 80151d6:	f43f ae16 	beq.w	8014e06 <_strtod_l+0x7e>
 80151da:	991c      	ldr	r1, [sp, #112]	; 0x70
 80151dc:	4648      	mov	r0, r9
 80151de:	f002 f90d 	bl	80173fc <_Bfree>
 80151e2:	9905      	ldr	r1, [sp, #20]
 80151e4:	4648      	mov	r0, r9
 80151e6:	f002 f909 	bl	80173fc <_Bfree>
 80151ea:	4641      	mov	r1, r8
 80151ec:	4648      	mov	r0, r9
 80151ee:	f002 f905 	bl	80173fc <_Bfree>
 80151f2:	9907      	ldr	r1, [sp, #28]
 80151f4:	4648      	mov	r0, r9
 80151f6:	f002 f901 	bl	80173fc <_Bfree>
 80151fa:	4621      	mov	r1, r4
 80151fc:	4648      	mov	r0, r9
 80151fe:	f002 f8fd 	bl	80173fc <_Bfree>
 8015202:	e600      	b.n	8014e06 <_strtod_l+0x7e>
 8015204:	9a06      	ldr	r2, [sp, #24]
 8015206:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 801520a:	4293      	cmp	r3, r2
 801520c:	dbba      	blt.n	8015184 <_strtod_l+0x3fc>
 801520e:	4d42      	ldr	r5, [pc, #264]	; (8015318 <_strtod_l+0x590>)
 8015210:	f1c4 040f 	rsb	r4, r4, #15
 8015214:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8015218:	4652      	mov	r2, sl
 801521a:	465b      	mov	r3, fp
 801521c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015220:	f7f3 f922 	bl	8008468 <__aeabi_dmul>
 8015224:	9b06      	ldr	r3, [sp, #24]
 8015226:	1b1c      	subs	r4, r3, r4
 8015228:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 801522c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8015230:	e78d      	b.n	801514e <_strtod_l+0x3c6>
 8015232:	f113 0f16 	cmn.w	r3, #22
 8015236:	dba5      	blt.n	8015184 <_strtod_l+0x3fc>
 8015238:	4a37      	ldr	r2, [pc, #220]	; (8015318 <_strtod_l+0x590>)
 801523a:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 801523e:	e9d2 2300 	ldrd	r2, r3, [r2]
 8015242:	4650      	mov	r0, sl
 8015244:	4659      	mov	r1, fp
 8015246:	f7f3 fa39 	bl	80086bc <__aeabi_ddiv>
 801524a:	e782      	b.n	8015152 <_strtod_l+0x3ca>
 801524c:	2300      	movs	r3, #0
 801524e:	4e33      	ldr	r6, [pc, #204]	; (801531c <_strtod_l+0x594>)
 8015250:	ea4f 1828 	mov.w	r8, r8, asr #4
 8015254:	4650      	mov	r0, sl
 8015256:	4659      	mov	r1, fp
 8015258:	461d      	mov	r5, r3
 801525a:	f1b8 0f01 	cmp.w	r8, #1
 801525e:	dc21      	bgt.n	80152a4 <_strtod_l+0x51c>
 8015260:	b10b      	cbz	r3, 8015266 <_strtod_l+0x4de>
 8015262:	4682      	mov	sl, r0
 8015264:	468b      	mov	fp, r1
 8015266:	4b2d      	ldr	r3, [pc, #180]	; (801531c <_strtod_l+0x594>)
 8015268:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 801526c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8015270:	4652      	mov	r2, sl
 8015272:	465b      	mov	r3, fp
 8015274:	e9d5 0100 	ldrd	r0, r1, [r5]
 8015278:	f7f3 f8f6 	bl	8008468 <__aeabi_dmul>
 801527c:	4b28      	ldr	r3, [pc, #160]	; (8015320 <_strtod_l+0x598>)
 801527e:	460a      	mov	r2, r1
 8015280:	400b      	ands	r3, r1
 8015282:	4928      	ldr	r1, [pc, #160]	; (8015324 <_strtod_l+0x59c>)
 8015284:	428b      	cmp	r3, r1
 8015286:	4682      	mov	sl, r0
 8015288:	d898      	bhi.n	80151bc <_strtod_l+0x434>
 801528a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 801528e:	428b      	cmp	r3, r1
 8015290:	bf86      	itte	hi
 8015292:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 801532c <_strtod_l+0x5a4>
 8015296:	f04f 3aff 	movhi.w	sl, #4294967295
 801529a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 801529e:	2300      	movs	r3, #0
 80152a0:	9304      	str	r3, [sp, #16]
 80152a2:	e077      	b.n	8015394 <_strtod_l+0x60c>
 80152a4:	f018 0f01 	tst.w	r8, #1
 80152a8:	d006      	beq.n	80152b8 <_strtod_l+0x530>
 80152aa:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 80152ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80152b2:	f7f3 f8d9 	bl	8008468 <__aeabi_dmul>
 80152b6:	2301      	movs	r3, #1
 80152b8:	3501      	adds	r5, #1
 80152ba:	ea4f 0868 	mov.w	r8, r8, asr #1
 80152be:	e7cc      	b.n	801525a <_strtod_l+0x4d2>
 80152c0:	d0ed      	beq.n	801529e <_strtod_l+0x516>
 80152c2:	f1c8 0800 	rsb	r8, r8, #0
 80152c6:	f018 020f 	ands.w	r2, r8, #15
 80152ca:	d00a      	beq.n	80152e2 <_strtod_l+0x55a>
 80152cc:	4b12      	ldr	r3, [pc, #72]	; (8015318 <_strtod_l+0x590>)
 80152ce:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80152d2:	4650      	mov	r0, sl
 80152d4:	4659      	mov	r1, fp
 80152d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80152da:	f7f3 f9ef 	bl	80086bc <__aeabi_ddiv>
 80152de:	4682      	mov	sl, r0
 80152e0:	468b      	mov	fp, r1
 80152e2:	ea5f 1828 	movs.w	r8, r8, asr #4
 80152e6:	d0da      	beq.n	801529e <_strtod_l+0x516>
 80152e8:	f1b8 0f1f 	cmp.w	r8, #31
 80152ec:	dd20      	ble.n	8015330 <_strtod_l+0x5a8>
 80152ee:	2400      	movs	r4, #0
 80152f0:	46a0      	mov	r8, r4
 80152f2:	9407      	str	r4, [sp, #28]
 80152f4:	9405      	str	r4, [sp, #20]
 80152f6:	2322      	movs	r3, #34	; 0x22
 80152f8:	f04f 0a00 	mov.w	sl, #0
 80152fc:	f04f 0b00 	mov.w	fp, #0
 8015300:	f8c9 3000 	str.w	r3, [r9]
 8015304:	e765      	b.n	80151d2 <_strtod_l+0x44a>
 8015306:	bf00      	nop
 8015308:	08019195 	.word	0x08019195
 801530c:	0801921b 	.word	0x0801921b
 8015310:	0801919d 	.word	0x0801919d
 8015314:	080191dc 	.word	0x080191dc
 8015318:	080192c0 	.word	0x080192c0
 801531c:	08019298 	.word	0x08019298
 8015320:	7ff00000 	.word	0x7ff00000
 8015324:	7ca00000 	.word	0x7ca00000
 8015328:	fff80000 	.word	0xfff80000
 801532c:	7fefffff 	.word	0x7fefffff
 8015330:	f018 0310 	ands.w	r3, r8, #16
 8015334:	bf18      	it	ne
 8015336:	236a      	movne	r3, #106	; 0x6a
 8015338:	4da0      	ldr	r5, [pc, #640]	; (80155bc <_strtod_l+0x834>)
 801533a:	9304      	str	r3, [sp, #16]
 801533c:	4650      	mov	r0, sl
 801533e:	4659      	mov	r1, fp
 8015340:	2300      	movs	r3, #0
 8015342:	f1b8 0f00 	cmp.w	r8, #0
 8015346:	f300 810a 	bgt.w	801555e <_strtod_l+0x7d6>
 801534a:	b10b      	cbz	r3, 8015350 <_strtod_l+0x5c8>
 801534c:	4682      	mov	sl, r0
 801534e:	468b      	mov	fp, r1
 8015350:	9b04      	ldr	r3, [sp, #16]
 8015352:	b1bb      	cbz	r3, 8015384 <_strtod_l+0x5fc>
 8015354:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8015358:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801535c:	2b00      	cmp	r3, #0
 801535e:	4659      	mov	r1, fp
 8015360:	dd10      	ble.n	8015384 <_strtod_l+0x5fc>
 8015362:	2b1f      	cmp	r3, #31
 8015364:	f340 8107 	ble.w	8015576 <_strtod_l+0x7ee>
 8015368:	2b34      	cmp	r3, #52	; 0x34
 801536a:	bfde      	ittt	le
 801536c:	3b20      	suble	r3, #32
 801536e:	f04f 32ff 	movle.w	r2, #4294967295
 8015372:	fa02 f303 	lslle.w	r3, r2, r3
 8015376:	f04f 0a00 	mov.w	sl, #0
 801537a:	bfcc      	ite	gt
 801537c:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8015380:	ea03 0b01 	andle.w	fp, r3, r1
 8015384:	2200      	movs	r2, #0
 8015386:	2300      	movs	r3, #0
 8015388:	4650      	mov	r0, sl
 801538a:	4659      	mov	r1, fp
 801538c:	f7f3 fad4 	bl	8008938 <__aeabi_dcmpeq>
 8015390:	2800      	cmp	r0, #0
 8015392:	d1ac      	bne.n	80152ee <_strtod_l+0x566>
 8015394:	9b07      	ldr	r3, [sp, #28]
 8015396:	9300      	str	r3, [sp, #0]
 8015398:	9a05      	ldr	r2, [sp, #20]
 801539a:	9908      	ldr	r1, [sp, #32]
 801539c:	4623      	mov	r3, r4
 801539e:	4648      	mov	r0, r9
 80153a0:	f002 f87e 	bl	80174a0 <__s2b>
 80153a4:	9007      	str	r0, [sp, #28]
 80153a6:	2800      	cmp	r0, #0
 80153a8:	f43f af08 	beq.w	80151bc <_strtod_l+0x434>
 80153ac:	9a06      	ldr	r2, [sp, #24]
 80153ae:	9b06      	ldr	r3, [sp, #24]
 80153b0:	2a00      	cmp	r2, #0
 80153b2:	f1c3 0300 	rsb	r3, r3, #0
 80153b6:	bfa8      	it	ge
 80153b8:	2300      	movge	r3, #0
 80153ba:	930e      	str	r3, [sp, #56]	; 0x38
 80153bc:	2400      	movs	r4, #0
 80153be:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80153c2:	9316      	str	r3, [sp, #88]	; 0x58
 80153c4:	46a0      	mov	r8, r4
 80153c6:	9b07      	ldr	r3, [sp, #28]
 80153c8:	4648      	mov	r0, r9
 80153ca:	6859      	ldr	r1, [r3, #4]
 80153cc:	f001 ffe2 	bl	8017394 <_Balloc>
 80153d0:	9005      	str	r0, [sp, #20]
 80153d2:	2800      	cmp	r0, #0
 80153d4:	f43f aef6 	beq.w	80151c4 <_strtod_l+0x43c>
 80153d8:	9b07      	ldr	r3, [sp, #28]
 80153da:	691a      	ldr	r2, [r3, #16]
 80153dc:	3202      	adds	r2, #2
 80153de:	f103 010c 	add.w	r1, r3, #12
 80153e2:	0092      	lsls	r2, r2, #2
 80153e4:	300c      	adds	r0, #12
 80153e6:	f7fe fcef 	bl	8013dc8 <memcpy>
 80153ea:	aa1e      	add	r2, sp, #120	; 0x78
 80153ec:	a91d      	add	r1, sp, #116	; 0x74
 80153ee:	ec4b ab10 	vmov	d0, sl, fp
 80153f2:	4648      	mov	r0, r9
 80153f4:	e9cd ab08 	strd	sl, fp, [sp, #32]
 80153f8:	f002 fb0e 	bl	8017a18 <__d2b>
 80153fc:	901c      	str	r0, [sp, #112]	; 0x70
 80153fe:	2800      	cmp	r0, #0
 8015400:	f43f aee0 	beq.w	80151c4 <_strtod_l+0x43c>
 8015404:	2101      	movs	r1, #1
 8015406:	4648      	mov	r0, r9
 8015408:	f002 f8d6 	bl	80175b8 <__i2b>
 801540c:	4680      	mov	r8, r0
 801540e:	2800      	cmp	r0, #0
 8015410:	f43f aed8 	beq.w	80151c4 <_strtod_l+0x43c>
 8015414:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8015416:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8015418:	2e00      	cmp	r6, #0
 801541a:	bfab      	itete	ge
 801541c:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 801541e:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8015420:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8015422:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 8015424:	bfac      	ite	ge
 8015426:	18f7      	addge	r7, r6, r3
 8015428:	1b9d      	sublt	r5, r3, r6
 801542a:	9b04      	ldr	r3, [sp, #16]
 801542c:	1af6      	subs	r6, r6, r3
 801542e:	4416      	add	r6, r2
 8015430:	4b63      	ldr	r3, [pc, #396]	; (80155c0 <_strtod_l+0x838>)
 8015432:	3e01      	subs	r6, #1
 8015434:	429e      	cmp	r6, r3
 8015436:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 801543a:	f280 80af 	bge.w	801559c <_strtod_l+0x814>
 801543e:	1b9b      	subs	r3, r3, r6
 8015440:	2b1f      	cmp	r3, #31
 8015442:	eba2 0203 	sub.w	r2, r2, r3
 8015446:	f04f 0101 	mov.w	r1, #1
 801544a:	f300 809b 	bgt.w	8015584 <_strtod_l+0x7fc>
 801544e:	fa01 f303 	lsl.w	r3, r1, r3
 8015452:	930f      	str	r3, [sp, #60]	; 0x3c
 8015454:	2300      	movs	r3, #0
 8015456:	930a      	str	r3, [sp, #40]	; 0x28
 8015458:	18be      	adds	r6, r7, r2
 801545a:	9b04      	ldr	r3, [sp, #16]
 801545c:	42b7      	cmp	r7, r6
 801545e:	4415      	add	r5, r2
 8015460:	441d      	add	r5, r3
 8015462:	463b      	mov	r3, r7
 8015464:	bfa8      	it	ge
 8015466:	4633      	movge	r3, r6
 8015468:	42ab      	cmp	r3, r5
 801546a:	bfa8      	it	ge
 801546c:	462b      	movge	r3, r5
 801546e:	2b00      	cmp	r3, #0
 8015470:	bfc2      	ittt	gt
 8015472:	1af6      	subgt	r6, r6, r3
 8015474:	1aed      	subgt	r5, r5, r3
 8015476:	1aff      	subgt	r7, r7, r3
 8015478:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801547a:	b1bb      	cbz	r3, 80154ac <_strtod_l+0x724>
 801547c:	4641      	mov	r1, r8
 801547e:	461a      	mov	r2, r3
 8015480:	4648      	mov	r0, r9
 8015482:	f002 f939 	bl	80176f8 <__pow5mult>
 8015486:	4680      	mov	r8, r0
 8015488:	2800      	cmp	r0, #0
 801548a:	f43f ae9b 	beq.w	80151c4 <_strtod_l+0x43c>
 801548e:	4601      	mov	r1, r0
 8015490:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8015492:	4648      	mov	r0, r9
 8015494:	f002 f899 	bl	80175ca <__multiply>
 8015498:	900c      	str	r0, [sp, #48]	; 0x30
 801549a:	2800      	cmp	r0, #0
 801549c:	f43f ae92 	beq.w	80151c4 <_strtod_l+0x43c>
 80154a0:	991c      	ldr	r1, [sp, #112]	; 0x70
 80154a2:	4648      	mov	r0, r9
 80154a4:	f001 ffaa 	bl	80173fc <_Bfree>
 80154a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80154aa:	931c      	str	r3, [sp, #112]	; 0x70
 80154ac:	2e00      	cmp	r6, #0
 80154ae:	dc7a      	bgt.n	80155a6 <_strtod_l+0x81e>
 80154b0:	9b06      	ldr	r3, [sp, #24]
 80154b2:	2b00      	cmp	r3, #0
 80154b4:	dd08      	ble.n	80154c8 <_strtod_l+0x740>
 80154b6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80154b8:	9905      	ldr	r1, [sp, #20]
 80154ba:	4648      	mov	r0, r9
 80154bc:	f002 f91c 	bl	80176f8 <__pow5mult>
 80154c0:	9005      	str	r0, [sp, #20]
 80154c2:	2800      	cmp	r0, #0
 80154c4:	f43f ae7e 	beq.w	80151c4 <_strtod_l+0x43c>
 80154c8:	2d00      	cmp	r5, #0
 80154ca:	dd08      	ble.n	80154de <_strtod_l+0x756>
 80154cc:	462a      	mov	r2, r5
 80154ce:	9905      	ldr	r1, [sp, #20]
 80154d0:	4648      	mov	r0, r9
 80154d2:	f002 f95f 	bl	8017794 <__lshift>
 80154d6:	9005      	str	r0, [sp, #20]
 80154d8:	2800      	cmp	r0, #0
 80154da:	f43f ae73 	beq.w	80151c4 <_strtod_l+0x43c>
 80154de:	2f00      	cmp	r7, #0
 80154e0:	dd08      	ble.n	80154f4 <_strtod_l+0x76c>
 80154e2:	4641      	mov	r1, r8
 80154e4:	463a      	mov	r2, r7
 80154e6:	4648      	mov	r0, r9
 80154e8:	f002 f954 	bl	8017794 <__lshift>
 80154ec:	4680      	mov	r8, r0
 80154ee:	2800      	cmp	r0, #0
 80154f0:	f43f ae68 	beq.w	80151c4 <_strtod_l+0x43c>
 80154f4:	9a05      	ldr	r2, [sp, #20]
 80154f6:	991c      	ldr	r1, [sp, #112]	; 0x70
 80154f8:	4648      	mov	r0, r9
 80154fa:	f002 f9b9 	bl	8017870 <__mdiff>
 80154fe:	4604      	mov	r4, r0
 8015500:	2800      	cmp	r0, #0
 8015502:	f43f ae5f 	beq.w	80151c4 <_strtod_l+0x43c>
 8015506:	68c3      	ldr	r3, [r0, #12]
 8015508:	930c      	str	r3, [sp, #48]	; 0x30
 801550a:	2300      	movs	r3, #0
 801550c:	60c3      	str	r3, [r0, #12]
 801550e:	4641      	mov	r1, r8
 8015510:	f002 f994 	bl	801783c <__mcmp>
 8015514:	2800      	cmp	r0, #0
 8015516:	da55      	bge.n	80155c4 <_strtod_l+0x83c>
 8015518:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801551a:	b9e3      	cbnz	r3, 8015556 <_strtod_l+0x7ce>
 801551c:	f1ba 0f00 	cmp.w	sl, #0
 8015520:	d119      	bne.n	8015556 <_strtod_l+0x7ce>
 8015522:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8015526:	b9b3      	cbnz	r3, 8015556 <_strtod_l+0x7ce>
 8015528:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801552c:	0d1b      	lsrs	r3, r3, #20
 801552e:	051b      	lsls	r3, r3, #20
 8015530:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8015534:	d90f      	bls.n	8015556 <_strtod_l+0x7ce>
 8015536:	6963      	ldr	r3, [r4, #20]
 8015538:	b913      	cbnz	r3, 8015540 <_strtod_l+0x7b8>
 801553a:	6923      	ldr	r3, [r4, #16]
 801553c:	2b01      	cmp	r3, #1
 801553e:	dd0a      	ble.n	8015556 <_strtod_l+0x7ce>
 8015540:	4621      	mov	r1, r4
 8015542:	2201      	movs	r2, #1
 8015544:	4648      	mov	r0, r9
 8015546:	f002 f925 	bl	8017794 <__lshift>
 801554a:	4641      	mov	r1, r8
 801554c:	4604      	mov	r4, r0
 801554e:	f002 f975 	bl	801783c <__mcmp>
 8015552:	2800      	cmp	r0, #0
 8015554:	dc67      	bgt.n	8015626 <_strtod_l+0x89e>
 8015556:	9b04      	ldr	r3, [sp, #16]
 8015558:	2b00      	cmp	r3, #0
 801555a:	d171      	bne.n	8015640 <_strtod_l+0x8b8>
 801555c:	e63d      	b.n	80151da <_strtod_l+0x452>
 801555e:	f018 0f01 	tst.w	r8, #1
 8015562:	d004      	beq.n	801556e <_strtod_l+0x7e6>
 8015564:	e9d5 2300 	ldrd	r2, r3, [r5]
 8015568:	f7f2 ff7e 	bl	8008468 <__aeabi_dmul>
 801556c:	2301      	movs	r3, #1
 801556e:	ea4f 0868 	mov.w	r8, r8, asr #1
 8015572:	3508      	adds	r5, #8
 8015574:	e6e5      	b.n	8015342 <_strtod_l+0x5ba>
 8015576:	f04f 32ff 	mov.w	r2, #4294967295
 801557a:	fa02 f303 	lsl.w	r3, r2, r3
 801557e:	ea03 0a0a 	and.w	sl, r3, sl
 8015582:	e6ff      	b.n	8015384 <_strtod_l+0x5fc>
 8015584:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8015588:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 801558c:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8015590:	36e2      	adds	r6, #226	; 0xe2
 8015592:	fa01 f306 	lsl.w	r3, r1, r6
 8015596:	930a      	str	r3, [sp, #40]	; 0x28
 8015598:	910f      	str	r1, [sp, #60]	; 0x3c
 801559a:	e75d      	b.n	8015458 <_strtod_l+0x6d0>
 801559c:	2300      	movs	r3, #0
 801559e:	930a      	str	r3, [sp, #40]	; 0x28
 80155a0:	2301      	movs	r3, #1
 80155a2:	930f      	str	r3, [sp, #60]	; 0x3c
 80155a4:	e758      	b.n	8015458 <_strtod_l+0x6d0>
 80155a6:	4632      	mov	r2, r6
 80155a8:	991c      	ldr	r1, [sp, #112]	; 0x70
 80155aa:	4648      	mov	r0, r9
 80155ac:	f002 f8f2 	bl	8017794 <__lshift>
 80155b0:	901c      	str	r0, [sp, #112]	; 0x70
 80155b2:	2800      	cmp	r0, #0
 80155b4:	f47f af7c 	bne.w	80154b0 <_strtod_l+0x728>
 80155b8:	e604      	b.n	80151c4 <_strtod_l+0x43c>
 80155ba:	bf00      	nop
 80155bc:	080191f0 	.word	0x080191f0
 80155c0:	fffffc02 	.word	0xfffffc02
 80155c4:	465d      	mov	r5, fp
 80155c6:	f040 8086 	bne.w	80156d6 <_strtod_l+0x94e>
 80155ca:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80155cc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80155d0:	b32a      	cbz	r2, 801561e <_strtod_l+0x896>
 80155d2:	4aaf      	ldr	r2, [pc, #700]	; (8015890 <_strtod_l+0xb08>)
 80155d4:	4293      	cmp	r3, r2
 80155d6:	d153      	bne.n	8015680 <_strtod_l+0x8f8>
 80155d8:	9b04      	ldr	r3, [sp, #16]
 80155da:	4650      	mov	r0, sl
 80155dc:	b1d3      	cbz	r3, 8015614 <_strtod_l+0x88c>
 80155de:	4aad      	ldr	r2, [pc, #692]	; (8015894 <_strtod_l+0xb0c>)
 80155e0:	402a      	ands	r2, r5
 80155e2:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 80155e6:	f04f 31ff 	mov.w	r1, #4294967295
 80155ea:	d816      	bhi.n	801561a <_strtod_l+0x892>
 80155ec:	0d12      	lsrs	r2, r2, #20
 80155ee:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80155f2:	fa01 f303 	lsl.w	r3, r1, r3
 80155f6:	4298      	cmp	r0, r3
 80155f8:	d142      	bne.n	8015680 <_strtod_l+0x8f8>
 80155fa:	4ba7      	ldr	r3, [pc, #668]	; (8015898 <_strtod_l+0xb10>)
 80155fc:	429d      	cmp	r5, r3
 80155fe:	d102      	bne.n	8015606 <_strtod_l+0x87e>
 8015600:	3001      	adds	r0, #1
 8015602:	f43f addf 	beq.w	80151c4 <_strtod_l+0x43c>
 8015606:	4ba3      	ldr	r3, [pc, #652]	; (8015894 <_strtod_l+0xb0c>)
 8015608:	402b      	ands	r3, r5
 801560a:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 801560e:	f04f 0a00 	mov.w	sl, #0
 8015612:	e7a0      	b.n	8015556 <_strtod_l+0x7ce>
 8015614:	f04f 33ff 	mov.w	r3, #4294967295
 8015618:	e7ed      	b.n	80155f6 <_strtod_l+0x86e>
 801561a:	460b      	mov	r3, r1
 801561c:	e7eb      	b.n	80155f6 <_strtod_l+0x86e>
 801561e:	bb7b      	cbnz	r3, 8015680 <_strtod_l+0x8f8>
 8015620:	f1ba 0f00 	cmp.w	sl, #0
 8015624:	d12c      	bne.n	8015680 <_strtod_l+0x8f8>
 8015626:	9904      	ldr	r1, [sp, #16]
 8015628:	4a9a      	ldr	r2, [pc, #616]	; (8015894 <_strtod_l+0xb0c>)
 801562a:	465b      	mov	r3, fp
 801562c:	b1f1      	cbz	r1, 801566c <_strtod_l+0x8e4>
 801562e:	ea02 010b 	and.w	r1, r2, fp
 8015632:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8015636:	dc19      	bgt.n	801566c <_strtod_l+0x8e4>
 8015638:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 801563c:	f77f ae5b 	ble.w	80152f6 <_strtod_l+0x56e>
 8015640:	4a96      	ldr	r2, [pc, #600]	; (801589c <_strtod_l+0xb14>)
 8015642:	2300      	movs	r3, #0
 8015644:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8015648:	4650      	mov	r0, sl
 801564a:	4659      	mov	r1, fp
 801564c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8015650:	f7f2 ff0a 	bl	8008468 <__aeabi_dmul>
 8015654:	4682      	mov	sl, r0
 8015656:	468b      	mov	fp, r1
 8015658:	2900      	cmp	r1, #0
 801565a:	f47f adbe 	bne.w	80151da <_strtod_l+0x452>
 801565e:	2800      	cmp	r0, #0
 8015660:	f47f adbb 	bne.w	80151da <_strtod_l+0x452>
 8015664:	2322      	movs	r3, #34	; 0x22
 8015666:	f8c9 3000 	str.w	r3, [r9]
 801566a:	e5b6      	b.n	80151da <_strtod_l+0x452>
 801566c:	4013      	ands	r3, r2
 801566e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8015672:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8015676:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801567a:	f04f 3aff 	mov.w	sl, #4294967295
 801567e:	e76a      	b.n	8015556 <_strtod_l+0x7ce>
 8015680:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015682:	b193      	cbz	r3, 80156aa <_strtod_l+0x922>
 8015684:	422b      	tst	r3, r5
 8015686:	f43f af66 	beq.w	8015556 <_strtod_l+0x7ce>
 801568a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801568c:	9a04      	ldr	r2, [sp, #16]
 801568e:	4650      	mov	r0, sl
 8015690:	4659      	mov	r1, fp
 8015692:	b173      	cbz	r3, 80156b2 <_strtod_l+0x92a>
 8015694:	f7ff fb5a 	bl	8014d4c <sulp>
 8015698:	4602      	mov	r2, r0
 801569a:	460b      	mov	r3, r1
 801569c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80156a0:	f7f2 fd2c 	bl	80080fc <__adddf3>
 80156a4:	4682      	mov	sl, r0
 80156a6:	468b      	mov	fp, r1
 80156a8:	e755      	b.n	8015556 <_strtod_l+0x7ce>
 80156aa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80156ac:	ea13 0f0a 	tst.w	r3, sl
 80156b0:	e7e9      	b.n	8015686 <_strtod_l+0x8fe>
 80156b2:	f7ff fb4b 	bl	8014d4c <sulp>
 80156b6:	4602      	mov	r2, r0
 80156b8:	460b      	mov	r3, r1
 80156ba:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80156be:	f7f2 fd1b 	bl	80080f8 <__aeabi_dsub>
 80156c2:	2200      	movs	r2, #0
 80156c4:	2300      	movs	r3, #0
 80156c6:	4682      	mov	sl, r0
 80156c8:	468b      	mov	fp, r1
 80156ca:	f7f3 f935 	bl	8008938 <__aeabi_dcmpeq>
 80156ce:	2800      	cmp	r0, #0
 80156d0:	f47f ae11 	bne.w	80152f6 <_strtod_l+0x56e>
 80156d4:	e73f      	b.n	8015556 <_strtod_l+0x7ce>
 80156d6:	4641      	mov	r1, r8
 80156d8:	4620      	mov	r0, r4
 80156da:	f002 f9ec 	bl	8017ab6 <__ratio>
 80156de:	ec57 6b10 	vmov	r6, r7, d0
 80156e2:	2200      	movs	r2, #0
 80156e4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80156e8:	ee10 0a10 	vmov	r0, s0
 80156ec:	4639      	mov	r1, r7
 80156ee:	f7f3 f937 	bl	8008960 <__aeabi_dcmple>
 80156f2:	2800      	cmp	r0, #0
 80156f4:	d077      	beq.n	80157e6 <_strtod_l+0xa5e>
 80156f6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80156f8:	2b00      	cmp	r3, #0
 80156fa:	d04a      	beq.n	8015792 <_strtod_l+0xa0a>
 80156fc:	4b68      	ldr	r3, [pc, #416]	; (80158a0 <_strtod_l+0xb18>)
 80156fe:	2200      	movs	r2, #0
 8015700:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8015704:	4f66      	ldr	r7, [pc, #408]	; (80158a0 <_strtod_l+0xb18>)
 8015706:	2600      	movs	r6, #0
 8015708:	4b62      	ldr	r3, [pc, #392]	; (8015894 <_strtod_l+0xb0c>)
 801570a:	402b      	ands	r3, r5
 801570c:	930f      	str	r3, [sp, #60]	; 0x3c
 801570e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8015710:	4b64      	ldr	r3, [pc, #400]	; (80158a4 <_strtod_l+0xb1c>)
 8015712:	429a      	cmp	r2, r3
 8015714:	f040 80ce 	bne.w	80158b4 <_strtod_l+0xb2c>
 8015718:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801571c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8015720:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 8015724:	ec4b ab10 	vmov	d0, sl, fp
 8015728:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 801572c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8015730:	f002 f8fc 	bl	801792c <__ulp>
 8015734:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8015738:	ec53 2b10 	vmov	r2, r3, d0
 801573c:	f7f2 fe94 	bl	8008468 <__aeabi_dmul>
 8015740:	4652      	mov	r2, sl
 8015742:	465b      	mov	r3, fp
 8015744:	f7f2 fcda 	bl	80080fc <__adddf3>
 8015748:	460b      	mov	r3, r1
 801574a:	4952      	ldr	r1, [pc, #328]	; (8015894 <_strtod_l+0xb0c>)
 801574c:	4a56      	ldr	r2, [pc, #344]	; (80158a8 <_strtod_l+0xb20>)
 801574e:	4019      	ands	r1, r3
 8015750:	4291      	cmp	r1, r2
 8015752:	4682      	mov	sl, r0
 8015754:	d95b      	bls.n	801580e <_strtod_l+0xa86>
 8015756:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015758:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 801575c:	4293      	cmp	r3, r2
 801575e:	d103      	bne.n	8015768 <_strtod_l+0x9e0>
 8015760:	9b08      	ldr	r3, [sp, #32]
 8015762:	3301      	adds	r3, #1
 8015764:	f43f ad2e 	beq.w	80151c4 <_strtod_l+0x43c>
 8015768:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8015898 <_strtod_l+0xb10>
 801576c:	f04f 3aff 	mov.w	sl, #4294967295
 8015770:	991c      	ldr	r1, [sp, #112]	; 0x70
 8015772:	4648      	mov	r0, r9
 8015774:	f001 fe42 	bl	80173fc <_Bfree>
 8015778:	9905      	ldr	r1, [sp, #20]
 801577a:	4648      	mov	r0, r9
 801577c:	f001 fe3e 	bl	80173fc <_Bfree>
 8015780:	4641      	mov	r1, r8
 8015782:	4648      	mov	r0, r9
 8015784:	f001 fe3a 	bl	80173fc <_Bfree>
 8015788:	4621      	mov	r1, r4
 801578a:	4648      	mov	r0, r9
 801578c:	f001 fe36 	bl	80173fc <_Bfree>
 8015790:	e619      	b.n	80153c6 <_strtod_l+0x63e>
 8015792:	f1ba 0f00 	cmp.w	sl, #0
 8015796:	d11a      	bne.n	80157ce <_strtod_l+0xa46>
 8015798:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801579c:	b9eb      	cbnz	r3, 80157da <_strtod_l+0xa52>
 801579e:	2200      	movs	r2, #0
 80157a0:	4b3f      	ldr	r3, [pc, #252]	; (80158a0 <_strtod_l+0xb18>)
 80157a2:	4630      	mov	r0, r6
 80157a4:	4639      	mov	r1, r7
 80157a6:	f7f3 f8d1 	bl	800894c <__aeabi_dcmplt>
 80157aa:	b9c8      	cbnz	r0, 80157e0 <_strtod_l+0xa58>
 80157ac:	4630      	mov	r0, r6
 80157ae:	4639      	mov	r1, r7
 80157b0:	2200      	movs	r2, #0
 80157b2:	4b3e      	ldr	r3, [pc, #248]	; (80158ac <_strtod_l+0xb24>)
 80157b4:	f7f2 fe58 	bl	8008468 <__aeabi_dmul>
 80157b8:	4606      	mov	r6, r0
 80157ba:	460f      	mov	r7, r1
 80157bc:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 80157c0:	9618      	str	r6, [sp, #96]	; 0x60
 80157c2:	9319      	str	r3, [sp, #100]	; 0x64
 80157c4:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 80157c8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80157cc:	e79c      	b.n	8015708 <_strtod_l+0x980>
 80157ce:	f1ba 0f01 	cmp.w	sl, #1
 80157d2:	d102      	bne.n	80157da <_strtod_l+0xa52>
 80157d4:	2d00      	cmp	r5, #0
 80157d6:	f43f ad8e 	beq.w	80152f6 <_strtod_l+0x56e>
 80157da:	2200      	movs	r2, #0
 80157dc:	4b34      	ldr	r3, [pc, #208]	; (80158b0 <_strtod_l+0xb28>)
 80157de:	e78f      	b.n	8015700 <_strtod_l+0x978>
 80157e0:	2600      	movs	r6, #0
 80157e2:	4f32      	ldr	r7, [pc, #200]	; (80158ac <_strtod_l+0xb24>)
 80157e4:	e7ea      	b.n	80157bc <_strtod_l+0xa34>
 80157e6:	4b31      	ldr	r3, [pc, #196]	; (80158ac <_strtod_l+0xb24>)
 80157e8:	4630      	mov	r0, r6
 80157ea:	4639      	mov	r1, r7
 80157ec:	2200      	movs	r2, #0
 80157ee:	f7f2 fe3b 	bl	8008468 <__aeabi_dmul>
 80157f2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80157f4:	4606      	mov	r6, r0
 80157f6:	460f      	mov	r7, r1
 80157f8:	b933      	cbnz	r3, 8015808 <_strtod_l+0xa80>
 80157fa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80157fe:	9010      	str	r0, [sp, #64]	; 0x40
 8015800:	9311      	str	r3, [sp, #68]	; 0x44
 8015802:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8015806:	e7df      	b.n	80157c8 <_strtod_l+0xa40>
 8015808:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 801580c:	e7f9      	b.n	8015802 <_strtod_l+0xa7a>
 801580e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8015812:	9b04      	ldr	r3, [sp, #16]
 8015814:	2b00      	cmp	r3, #0
 8015816:	d1ab      	bne.n	8015770 <_strtod_l+0x9e8>
 8015818:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801581c:	0d1b      	lsrs	r3, r3, #20
 801581e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8015820:	051b      	lsls	r3, r3, #20
 8015822:	429a      	cmp	r2, r3
 8015824:	465d      	mov	r5, fp
 8015826:	d1a3      	bne.n	8015770 <_strtod_l+0x9e8>
 8015828:	4639      	mov	r1, r7
 801582a:	4630      	mov	r0, r6
 801582c:	f7f3 f8cc 	bl	80089c8 <__aeabi_d2iz>
 8015830:	f7f2 fdb0 	bl	8008394 <__aeabi_i2d>
 8015834:	460b      	mov	r3, r1
 8015836:	4602      	mov	r2, r0
 8015838:	4639      	mov	r1, r7
 801583a:	4630      	mov	r0, r6
 801583c:	f7f2 fc5c 	bl	80080f8 <__aeabi_dsub>
 8015840:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8015842:	4606      	mov	r6, r0
 8015844:	460f      	mov	r7, r1
 8015846:	b933      	cbnz	r3, 8015856 <_strtod_l+0xace>
 8015848:	f1ba 0f00 	cmp.w	sl, #0
 801584c:	d103      	bne.n	8015856 <_strtod_l+0xace>
 801584e:	f3cb 0513 	ubfx	r5, fp, #0, #20
 8015852:	2d00      	cmp	r5, #0
 8015854:	d06d      	beq.n	8015932 <_strtod_l+0xbaa>
 8015856:	a30a      	add	r3, pc, #40	; (adr r3, 8015880 <_strtod_l+0xaf8>)
 8015858:	e9d3 2300 	ldrd	r2, r3, [r3]
 801585c:	4630      	mov	r0, r6
 801585e:	4639      	mov	r1, r7
 8015860:	f7f3 f874 	bl	800894c <__aeabi_dcmplt>
 8015864:	2800      	cmp	r0, #0
 8015866:	f47f acb8 	bne.w	80151da <_strtod_l+0x452>
 801586a:	a307      	add	r3, pc, #28	; (adr r3, 8015888 <_strtod_l+0xb00>)
 801586c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015870:	4630      	mov	r0, r6
 8015872:	4639      	mov	r1, r7
 8015874:	f7f3 f888 	bl	8008988 <__aeabi_dcmpgt>
 8015878:	2800      	cmp	r0, #0
 801587a:	f43f af79 	beq.w	8015770 <_strtod_l+0x9e8>
 801587e:	e4ac      	b.n	80151da <_strtod_l+0x452>
 8015880:	94a03595 	.word	0x94a03595
 8015884:	3fdfffff 	.word	0x3fdfffff
 8015888:	35afe535 	.word	0x35afe535
 801588c:	3fe00000 	.word	0x3fe00000
 8015890:	000fffff 	.word	0x000fffff
 8015894:	7ff00000 	.word	0x7ff00000
 8015898:	7fefffff 	.word	0x7fefffff
 801589c:	39500000 	.word	0x39500000
 80158a0:	3ff00000 	.word	0x3ff00000
 80158a4:	7fe00000 	.word	0x7fe00000
 80158a8:	7c9fffff 	.word	0x7c9fffff
 80158ac:	3fe00000 	.word	0x3fe00000
 80158b0:	bff00000 	.word	0xbff00000
 80158b4:	9b04      	ldr	r3, [sp, #16]
 80158b6:	b333      	cbz	r3, 8015906 <_strtod_l+0xb7e>
 80158b8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80158ba:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80158be:	d822      	bhi.n	8015906 <_strtod_l+0xb7e>
 80158c0:	a327      	add	r3, pc, #156	; (adr r3, 8015960 <_strtod_l+0xbd8>)
 80158c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80158c6:	4630      	mov	r0, r6
 80158c8:	4639      	mov	r1, r7
 80158ca:	f7f3 f849 	bl	8008960 <__aeabi_dcmple>
 80158ce:	b1a0      	cbz	r0, 80158fa <_strtod_l+0xb72>
 80158d0:	4639      	mov	r1, r7
 80158d2:	4630      	mov	r0, r6
 80158d4:	f7f3 f8a0 	bl	8008a18 <__aeabi_d2uiz>
 80158d8:	2800      	cmp	r0, #0
 80158da:	bf08      	it	eq
 80158dc:	2001      	moveq	r0, #1
 80158de:	f7f2 fd49 	bl	8008374 <__aeabi_ui2d>
 80158e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80158e4:	4606      	mov	r6, r0
 80158e6:	460f      	mov	r7, r1
 80158e8:	bb03      	cbnz	r3, 801592c <_strtod_l+0xba4>
 80158ea:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80158ee:	9012      	str	r0, [sp, #72]	; 0x48
 80158f0:	9313      	str	r3, [sp, #76]	; 0x4c
 80158f2:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 80158f6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80158fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80158fc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80158fe:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8015902:	1a9b      	subs	r3, r3, r2
 8015904:	930b      	str	r3, [sp, #44]	; 0x2c
 8015906:	ed9d 0b08 	vldr	d0, [sp, #32]
 801590a:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 801590e:	f002 f80d 	bl	801792c <__ulp>
 8015912:	4650      	mov	r0, sl
 8015914:	ec53 2b10 	vmov	r2, r3, d0
 8015918:	4659      	mov	r1, fp
 801591a:	f7f2 fda5 	bl	8008468 <__aeabi_dmul>
 801591e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8015922:	f7f2 fbeb 	bl	80080fc <__adddf3>
 8015926:	4682      	mov	sl, r0
 8015928:	468b      	mov	fp, r1
 801592a:	e772      	b.n	8015812 <_strtod_l+0xa8a>
 801592c:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8015930:	e7df      	b.n	80158f2 <_strtod_l+0xb6a>
 8015932:	a30d      	add	r3, pc, #52	; (adr r3, 8015968 <_strtod_l+0xbe0>)
 8015934:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015938:	f7f3 f808 	bl	800894c <__aeabi_dcmplt>
 801593c:	e79c      	b.n	8015878 <_strtod_l+0xaf0>
 801593e:	2300      	movs	r3, #0
 8015940:	930d      	str	r3, [sp, #52]	; 0x34
 8015942:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8015944:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8015946:	6013      	str	r3, [r2, #0]
 8015948:	f7ff ba61 	b.w	8014e0e <_strtod_l+0x86>
 801594c:	2b65      	cmp	r3, #101	; 0x65
 801594e:	f04f 0200 	mov.w	r2, #0
 8015952:	f43f ab4e 	beq.w	8014ff2 <_strtod_l+0x26a>
 8015956:	2101      	movs	r1, #1
 8015958:	4614      	mov	r4, r2
 801595a:	9104      	str	r1, [sp, #16]
 801595c:	f7ff bacb 	b.w	8014ef6 <_strtod_l+0x16e>
 8015960:	ffc00000 	.word	0xffc00000
 8015964:	41dfffff 	.word	0x41dfffff
 8015968:	94a03595 	.word	0x94a03595
 801596c:	3fcfffff 	.word	0x3fcfffff

08015970 <_strtod_r>:
 8015970:	4b05      	ldr	r3, [pc, #20]	; (8015988 <_strtod_r+0x18>)
 8015972:	681b      	ldr	r3, [r3, #0]
 8015974:	b410      	push	{r4}
 8015976:	6a1b      	ldr	r3, [r3, #32]
 8015978:	4c04      	ldr	r4, [pc, #16]	; (801598c <_strtod_r+0x1c>)
 801597a:	2b00      	cmp	r3, #0
 801597c:	bf08      	it	eq
 801597e:	4623      	moveq	r3, r4
 8015980:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015984:	f7ff ba00 	b.w	8014d88 <_strtod_l>
 8015988:	20000024 	.word	0x20000024
 801598c:	20000088 	.word	0x20000088

08015990 <_strtol_l.isra.0>:
 8015990:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015994:	4680      	mov	r8, r0
 8015996:	4689      	mov	r9, r1
 8015998:	4692      	mov	sl, r2
 801599a:	461e      	mov	r6, r3
 801599c:	460f      	mov	r7, r1
 801599e:	463d      	mov	r5, r7
 80159a0:	9808      	ldr	r0, [sp, #32]
 80159a2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80159a6:	f001 fc55 	bl	8017254 <__locale_ctype_ptr_l>
 80159aa:	4420      	add	r0, r4
 80159ac:	7843      	ldrb	r3, [r0, #1]
 80159ae:	f013 0308 	ands.w	r3, r3, #8
 80159b2:	d132      	bne.n	8015a1a <_strtol_l.isra.0+0x8a>
 80159b4:	2c2d      	cmp	r4, #45	; 0x2d
 80159b6:	d132      	bne.n	8015a1e <_strtol_l.isra.0+0x8e>
 80159b8:	787c      	ldrb	r4, [r7, #1]
 80159ba:	1cbd      	adds	r5, r7, #2
 80159bc:	2201      	movs	r2, #1
 80159be:	2e00      	cmp	r6, #0
 80159c0:	d05d      	beq.n	8015a7e <_strtol_l.isra.0+0xee>
 80159c2:	2e10      	cmp	r6, #16
 80159c4:	d109      	bne.n	80159da <_strtol_l.isra.0+0x4a>
 80159c6:	2c30      	cmp	r4, #48	; 0x30
 80159c8:	d107      	bne.n	80159da <_strtol_l.isra.0+0x4a>
 80159ca:	782b      	ldrb	r3, [r5, #0]
 80159cc:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80159d0:	2b58      	cmp	r3, #88	; 0x58
 80159d2:	d14f      	bne.n	8015a74 <_strtol_l.isra.0+0xe4>
 80159d4:	786c      	ldrb	r4, [r5, #1]
 80159d6:	2610      	movs	r6, #16
 80159d8:	3502      	adds	r5, #2
 80159da:	2a00      	cmp	r2, #0
 80159dc:	bf14      	ite	ne
 80159de:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 80159e2:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 80159e6:	2700      	movs	r7, #0
 80159e8:	fbb1 fcf6 	udiv	ip, r1, r6
 80159ec:	4638      	mov	r0, r7
 80159ee:	fb06 1e1c 	mls	lr, r6, ip, r1
 80159f2:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 80159f6:	2b09      	cmp	r3, #9
 80159f8:	d817      	bhi.n	8015a2a <_strtol_l.isra.0+0x9a>
 80159fa:	461c      	mov	r4, r3
 80159fc:	42a6      	cmp	r6, r4
 80159fe:	dd23      	ble.n	8015a48 <_strtol_l.isra.0+0xb8>
 8015a00:	1c7b      	adds	r3, r7, #1
 8015a02:	d007      	beq.n	8015a14 <_strtol_l.isra.0+0x84>
 8015a04:	4584      	cmp	ip, r0
 8015a06:	d31c      	bcc.n	8015a42 <_strtol_l.isra.0+0xb2>
 8015a08:	d101      	bne.n	8015a0e <_strtol_l.isra.0+0x7e>
 8015a0a:	45a6      	cmp	lr, r4
 8015a0c:	db19      	blt.n	8015a42 <_strtol_l.isra.0+0xb2>
 8015a0e:	fb00 4006 	mla	r0, r0, r6, r4
 8015a12:	2701      	movs	r7, #1
 8015a14:	f815 4b01 	ldrb.w	r4, [r5], #1
 8015a18:	e7eb      	b.n	80159f2 <_strtol_l.isra.0+0x62>
 8015a1a:	462f      	mov	r7, r5
 8015a1c:	e7bf      	b.n	801599e <_strtol_l.isra.0+0xe>
 8015a1e:	2c2b      	cmp	r4, #43	; 0x2b
 8015a20:	bf04      	itt	eq
 8015a22:	1cbd      	addeq	r5, r7, #2
 8015a24:	787c      	ldrbeq	r4, [r7, #1]
 8015a26:	461a      	mov	r2, r3
 8015a28:	e7c9      	b.n	80159be <_strtol_l.isra.0+0x2e>
 8015a2a:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8015a2e:	2b19      	cmp	r3, #25
 8015a30:	d801      	bhi.n	8015a36 <_strtol_l.isra.0+0xa6>
 8015a32:	3c37      	subs	r4, #55	; 0x37
 8015a34:	e7e2      	b.n	80159fc <_strtol_l.isra.0+0x6c>
 8015a36:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8015a3a:	2b19      	cmp	r3, #25
 8015a3c:	d804      	bhi.n	8015a48 <_strtol_l.isra.0+0xb8>
 8015a3e:	3c57      	subs	r4, #87	; 0x57
 8015a40:	e7dc      	b.n	80159fc <_strtol_l.isra.0+0x6c>
 8015a42:	f04f 37ff 	mov.w	r7, #4294967295
 8015a46:	e7e5      	b.n	8015a14 <_strtol_l.isra.0+0x84>
 8015a48:	1c7b      	adds	r3, r7, #1
 8015a4a:	d108      	bne.n	8015a5e <_strtol_l.isra.0+0xce>
 8015a4c:	2322      	movs	r3, #34	; 0x22
 8015a4e:	f8c8 3000 	str.w	r3, [r8]
 8015a52:	4608      	mov	r0, r1
 8015a54:	f1ba 0f00 	cmp.w	sl, #0
 8015a58:	d107      	bne.n	8015a6a <_strtol_l.isra.0+0xda>
 8015a5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015a5e:	b102      	cbz	r2, 8015a62 <_strtol_l.isra.0+0xd2>
 8015a60:	4240      	negs	r0, r0
 8015a62:	f1ba 0f00 	cmp.w	sl, #0
 8015a66:	d0f8      	beq.n	8015a5a <_strtol_l.isra.0+0xca>
 8015a68:	b10f      	cbz	r7, 8015a6e <_strtol_l.isra.0+0xde>
 8015a6a:	f105 39ff 	add.w	r9, r5, #4294967295
 8015a6e:	f8ca 9000 	str.w	r9, [sl]
 8015a72:	e7f2      	b.n	8015a5a <_strtol_l.isra.0+0xca>
 8015a74:	2430      	movs	r4, #48	; 0x30
 8015a76:	2e00      	cmp	r6, #0
 8015a78:	d1af      	bne.n	80159da <_strtol_l.isra.0+0x4a>
 8015a7a:	2608      	movs	r6, #8
 8015a7c:	e7ad      	b.n	80159da <_strtol_l.isra.0+0x4a>
 8015a7e:	2c30      	cmp	r4, #48	; 0x30
 8015a80:	d0a3      	beq.n	80159ca <_strtol_l.isra.0+0x3a>
 8015a82:	260a      	movs	r6, #10
 8015a84:	e7a9      	b.n	80159da <_strtol_l.isra.0+0x4a>
	...

08015a88 <_strtol_r>:
 8015a88:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8015a8a:	4c06      	ldr	r4, [pc, #24]	; (8015aa4 <_strtol_r+0x1c>)
 8015a8c:	4d06      	ldr	r5, [pc, #24]	; (8015aa8 <_strtol_r+0x20>)
 8015a8e:	6824      	ldr	r4, [r4, #0]
 8015a90:	6a24      	ldr	r4, [r4, #32]
 8015a92:	2c00      	cmp	r4, #0
 8015a94:	bf08      	it	eq
 8015a96:	462c      	moveq	r4, r5
 8015a98:	9400      	str	r4, [sp, #0]
 8015a9a:	f7ff ff79 	bl	8015990 <_strtol_l.isra.0>
 8015a9e:	b003      	add	sp, #12
 8015aa0:	bd30      	pop	{r4, r5, pc}
 8015aa2:	bf00      	nop
 8015aa4:	20000024 	.word	0x20000024
 8015aa8:	20000088 	.word	0x20000088

08015aac <__swbuf_r>:
 8015aac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015aae:	460e      	mov	r6, r1
 8015ab0:	4614      	mov	r4, r2
 8015ab2:	4605      	mov	r5, r0
 8015ab4:	b118      	cbz	r0, 8015abe <__swbuf_r+0x12>
 8015ab6:	6983      	ldr	r3, [r0, #24]
 8015ab8:	b90b      	cbnz	r3, 8015abe <__swbuf_r+0x12>
 8015aba:	f000 ffff 	bl	8016abc <__sinit>
 8015abe:	4b21      	ldr	r3, [pc, #132]	; (8015b44 <__swbuf_r+0x98>)
 8015ac0:	429c      	cmp	r4, r3
 8015ac2:	d12a      	bne.n	8015b1a <__swbuf_r+0x6e>
 8015ac4:	686c      	ldr	r4, [r5, #4]
 8015ac6:	69a3      	ldr	r3, [r4, #24]
 8015ac8:	60a3      	str	r3, [r4, #8]
 8015aca:	89a3      	ldrh	r3, [r4, #12]
 8015acc:	071a      	lsls	r2, r3, #28
 8015ace:	d52e      	bpl.n	8015b2e <__swbuf_r+0x82>
 8015ad0:	6923      	ldr	r3, [r4, #16]
 8015ad2:	b363      	cbz	r3, 8015b2e <__swbuf_r+0x82>
 8015ad4:	6923      	ldr	r3, [r4, #16]
 8015ad6:	6820      	ldr	r0, [r4, #0]
 8015ad8:	1ac0      	subs	r0, r0, r3
 8015ada:	6963      	ldr	r3, [r4, #20]
 8015adc:	b2f6      	uxtb	r6, r6
 8015ade:	4283      	cmp	r3, r0
 8015ae0:	4637      	mov	r7, r6
 8015ae2:	dc04      	bgt.n	8015aee <__swbuf_r+0x42>
 8015ae4:	4621      	mov	r1, r4
 8015ae6:	4628      	mov	r0, r5
 8015ae8:	f000 ff6c 	bl	80169c4 <_fflush_r>
 8015aec:	bb28      	cbnz	r0, 8015b3a <__swbuf_r+0x8e>
 8015aee:	68a3      	ldr	r3, [r4, #8]
 8015af0:	3b01      	subs	r3, #1
 8015af2:	60a3      	str	r3, [r4, #8]
 8015af4:	6823      	ldr	r3, [r4, #0]
 8015af6:	1c5a      	adds	r2, r3, #1
 8015af8:	6022      	str	r2, [r4, #0]
 8015afa:	701e      	strb	r6, [r3, #0]
 8015afc:	6963      	ldr	r3, [r4, #20]
 8015afe:	3001      	adds	r0, #1
 8015b00:	4283      	cmp	r3, r0
 8015b02:	d004      	beq.n	8015b0e <__swbuf_r+0x62>
 8015b04:	89a3      	ldrh	r3, [r4, #12]
 8015b06:	07db      	lsls	r3, r3, #31
 8015b08:	d519      	bpl.n	8015b3e <__swbuf_r+0x92>
 8015b0a:	2e0a      	cmp	r6, #10
 8015b0c:	d117      	bne.n	8015b3e <__swbuf_r+0x92>
 8015b0e:	4621      	mov	r1, r4
 8015b10:	4628      	mov	r0, r5
 8015b12:	f000 ff57 	bl	80169c4 <_fflush_r>
 8015b16:	b190      	cbz	r0, 8015b3e <__swbuf_r+0x92>
 8015b18:	e00f      	b.n	8015b3a <__swbuf_r+0x8e>
 8015b1a:	4b0b      	ldr	r3, [pc, #44]	; (8015b48 <__swbuf_r+0x9c>)
 8015b1c:	429c      	cmp	r4, r3
 8015b1e:	d101      	bne.n	8015b24 <__swbuf_r+0x78>
 8015b20:	68ac      	ldr	r4, [r5, #8]
 8015b22:	e7d0      	b.n	8015ac6 <__swbuf_r+0x1a>
 8015b24:	4b09      	ldr	r3, [pc, #36]	; (8015b4c <__swbuf_r+0xa0>)
 8015b26:	429c      	cmp	r4, r3
 8015b28:	bf08      	it	eq
 8015b2a:	68ec      	ldreq	r4, [r5, #12]
 8015b2c:	e7cb      	b.n	8015ac6 <__swbuf_r+0x1a>
 8015b2e:	4621      	mov	r1, r4
 8015b30:	4628      	mov	r0, r5
 8015b32:	f000 f80d 	bl	8015b50 <__swsetup_r>
 8015b36:	2800      	cmp	r0, #0
 8015b38:	d0cc      	beq.n	8015ad4 <__swbuf_r+0x28>
 8015b3a:	f04f 37ff 	mov.w	r7, #4294967295
 8015b3e:	4638      	mov	r0, r7
 8015b40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015b42:	bf00      	nop
 8015b44:	08019248 	.word	0x08019248
 8015b48:	08019268 	.word	0x08019268
 8015b4c:	08019228 	.word	0x08019228

08015b50 <__swsetup_r>:
 8015b50:	4b32      	ldr	r3, [pc, #200]	; (8015c1c <__swsetup_r+0xcc>)
 8015b52:	b570      	push	{r4, r5, r6, lr}
 8015b54:	681d      	ldr	r5, [r3, #0]
 8015b56:	4606      	mov	r6, r0
 8015b58:	460c      	mov	r4, r1
 8015b5a:	b125      	cbz	r5, 8015b66 <__swsetup_r+0x16>
 8015b5c:	69ab      	ldr	r3, [r5, #24]
 8015b5e:	b913      	cbnz	r3, 8015b66 <__swsetup_r+0x16>
 8015b60:	4628      	mov	r0, r5
 8015b62:	f000 ffab 	bl	8016abc <__sinit>
 8015b66:	4b2e      	ldr	r3, [pc, #184]	; (8015c20 <__swsetup_r+0xd0>)
 8015b68:	429c      	cmp	r4, r3
 8015b6a:	d10f      	bne.n	8015b8c <__swsetup_r+0x3c>
 8015b6c:	686c      	ldr	r4, [r5, #4]
 8015b6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015b72:	b29a      	uxth	r2, r3
 8015b74:	0715      	lsls	r5, r2, #28
 8015b76:	d42c      	bmi.n	8015bd2 <__swsetup_r+0x82>
 8015b78:	06d0      	lsls	r0, r2, #27
 8015b7a:	d411      	bmi.n	8015ba0 <__swsetup_r+0x50>
 8015b7c:	2209      	movs	r2, #9
 8015b7e:	6032      	str	r2, [r6, #0]
 8015b80:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015b84:	81a3      	strh	r3, [r4, #12]
 8015b86:	f04f 30ff 	mov.w	r0, #4294967295
 8015b8a:	e03e      	b.n	8015c0a <__swsetup_r+0xba>
 8015b8c:	4b25      	ldr	r3, [pc, #148]	; (8015c24 <__swsetup_r+0xd4>)
 8015b8e:	429c      	cmp	r4, r3
 8015b90:	d101      	bne.n	8015b96 <__swsetup_r+0x46>
 8015b92:	68ac      	ldr	r4, [r5, #8]
 8015b94:	e7eb      	b.n	8015b6e <__swsetup_r+0x1e>
 8015b96:	4b24      	ldr	r3, [pc, #144]	; (8015c28 <__swsetup_r+0xd8>)
 8015b98:	429c      	cmp	r4, r3
 8015b9a:	bf08      	it	eq
 8015b9c:	68ec      	ldreq	r4, [r5, #12]
 8015b9e:	e7e6      	b.n	8015b6e <__swsetup_r+0x1e>
 8015ba0:	0751      	lsls	r1, r2, #29
 8015ba2:	d512      	bpl.n	8015bca <__swsetup_r+0x7a>
 8015ba4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8015ba6:	b141      	cbz	r1, 8015bba <__swsetup_r+0x6a>
 8015ba8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8015bac:	4299      	cmp	r1, r3
 8015bae:	d002      	beq.n	8015bb6 <__swsetup_r+0x66>
 8015bb0:	4630      	mov	r0, r6
 8015bb2:	f001 fffd 	bl	8017bb0 <_free_r>
 8015bb6:	2300      	movs	r3, #0
 8015bb8:	6363      	str	r3, [r4, #52]	; 0x34
 8015bba:	89a3      	ldrh	r3, [r4, #12]
 8015bbc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8015bc0:	81a3      	strh	r3, [r4, #12]
 8015bc2:	2300      	movs	r3, #0
 8015bc4:	6063      	str	r3, [r4, #4]
 8015bc6:	6923      	ldr	r3, [r4, #16]
 8015bc8:	6023      	str	r3, [r4, #0]
 8015bca:	89a3      	ldrh	r3, [r4, #12]
 8015bcc:	f043 0308 	orr.w	r3, r3, #8
 8015bd0:	81a3      	strh	r3, [r4, #12]
 8015bd2:	6923      	ldr	r3, [r4, #16]
 8015bd4:	b94b      	cbnz	r3, 8015bea <__swsetup_r+0x9a>
 8015bd6:	89a3      	ldrh	r3, [r4, #12]
 8015bd8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8015bdc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8015be0:	d003      	beq.n	8015bea <__swsetup_r+0x9a>
 8015be2:	4621      	mov	r1, r4
 8015be4:	4630      	mov	r0, r6
 8015be6:	f001 fb7b 	bl	80172e0 <__smakebuf_r>
 8015bea:	89a2      	ldrh	r2, [r4, #12]
 8015bec:	f012 0301 	ands.w	r3, r2, #1
 8015bf0:	d00c      	beq.n	8015c0c <__swsetup_r+0xbc>
 8015bf2:	2300      	movs	r3, #0
 8015bf4:	60a3      	str	r3, [r4, #8]
 8015bf6:	6963      	ldr	r3, [r4, #20]
 8015bf8:	425b      	negs	r3, r3
 8015bfa:	61a3      	str	r3, [r4, #24]
 8015bfc:	6923      	ldr	r3, [r4, #16]
 8015bfe:	b953      	cbnz	r3, 8015c16 <__swsetup_r+0xc6>
 8015c00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015c04:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8015c08:	d1ba      	bne.n	8015b80 <__swsetup_r+0x30>
 8015c0a:	bd70      	pop	{r4, r5, r6, pc}
 8015c0c:	0792      	lsls	r2, r2, #30
 8015c0e:	bf58      	it	pl
 8015c10:	6963      	ldrpl	r3, [r4, #20]
 8015c12:	60a3      	str	r3, [r4, #8]
 8015c14:	e7f2      	b.n	8015bfc <__swsetup_r+0xac>
 8015c16:	2000      	movs	r0, #0
 8015c18:	e7f7      	b.n	8015c0a <__swsetup_r+0xba>
 8015c1a:	bf00      	nop
 8015c1c:	20000024 	.word	0x20000024
 8015c20:	08019248 	.word	0x08019248
 8015c24:	08019268 	.word	0x08019268
 8015c28:	08019228 	.word	0x08019228

08015c2c <quorem>:
 8015c2c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015c30:	6903      	ldr	r3, [r0, #16]
 8015c32:	690c      	ldr	r4, [r1, #16]
 8015c34:	42a3      	cmp	r3, r4
 8015c36:	4680      	mov	r8, r0
 8015c38:	f2c0 8082 	blt.w	8015d40 <quorem+0x114>
 8015c3c:	3c01      	subs	r4, #1
 8015c3e:	f101 0714 	add.w	r7, r1, #20
 8015c42:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8015c46:	f100 0614 	add.w	r6, r0, #20
 8015c4a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8015c4e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8015c52:	eb06 030c 	add.w	r3, r6, ip
 8015c56:	3501      	adds	r5, #1
 8015c58:	eb07 090c 	add.w	r9, r7, ip
 8015c5c:	9301      	str	r3, [sp, #4]
 8015c5e:	fbb0 f5f5 	udiv	r5, r0, r5
 8015c62:	b395      	cbz	r5, 8015cca <quorem+0x9e>
 8015c64:	f04f 0a00 	mov.w	sl, #0
 8015c68:	4638      	mov	r0, r7
 8015c6a:	46b6      	mov	lr, r6
 8015c6c:	46d3      	mov	fp, sl
 8015c6e:	f850 2b04 	ldr.w	r2, [r0], #4
 8015c72:	b293      	uxth	r3, r2
 8015c74:	fb05 a303 	mla	r3, r5, r3, sl
 8015c78:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8015c7c:	b29b      	uxth	r3, r3
 8015c7e:	ebab 0303 	sub.w	r3, fp, r3
 8015c82:	0c12      	lsrs	r2, r2, #16
 8015c84:	f8de b000 	ldr.w	fp, [lr]
 8015c88:	fb05 a202 	mla	r2, r5, r2, sl
 8015c8c:	fa13 f38b 	uxtah	r3, r3, fp
 8015c90:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8015c94:	fa1f fb82 	uxth.w	fp, r2
 8015c98:	f8de 2000 	ldr.w	r2, [lr]
 8015c9c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8015ca0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8015ca4:	b29b      	uxth	r3, r3
 8015ca6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8015caa:	4581      	cmp	r9, r0
 8015cac:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8015cb0:	f84e 3b04 	str.w	r3, [lr], #4
 8015cb4:	d2db      	bcs.n	8015c6e <quorem+0x42>
 8015cb6:	f856 300c 	ldr.w	r3, [r6, ip]
 8015cba:	b933      	cbnz	r3, 8015cca <quorem+0x9e>
 8015cbc:	9b01      	ldr	r3, [sp, #4]
 8015cbe:	3b04      	subs	r3, #4
 8015cc0:	429e      	cmp	r6, r3
 8015cc2:	461a      	mov	r2, r3
 8015cc4:	d330      	bcc.n	8015d28 <quorem+0xfc>
 8015cc6:	f8c8 4010 	str.w	r4, [r8, #16]
 8015cca:	4640      	mov	r0, r8
 8015ccc:	f001 fdb6 	bl	801783c <__mcmp>
 8015cd0:	2800      	cmp	r0, #0
 8015cd2:	db25      	blt.n	8015d20 <quorem+0xf4>
 8015cd4:	3501      	adds	r5, #1
 8015cd6:	4630      	mov	r0, r6
 8015cd8:	f04f 0c00 	mov.w	ip, #0
 8015cdc:	f857 2b04 	ldr.w	r2, [r7], #4
 8015ce0:	f8d0 e000 	ldr.w	lr, [r0]
 8015ce4:	b293      	uxth	r3, r2
 8015ce6:	ebac 0303 	sub.w	r3, ip, r3
 8015cea:	0c12      	lsrs	r2, r2, #16
 8015cec:	fa13 f38e 	uxtah	r3, r3, lr
 8015cf0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8015cf4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8015cf8:	b29b      	uxth	r3, r3
 8015cfa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8015cfe:	45b9      	cmp	r9, r7
 8015d00:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8015d04:	f840 3b04 	str.w	r3, [r0], #4
 8015d08:	d2e8      	bcs.n	8015cdc <quorem+0xb0>
 8015d0a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8015d0e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8015d12:	b92a      	cbnz	r2, 8015d20 <quorem+0xf4>
 8015d14:	3b04      	subs	r3, #4
 8015d16:	429e      	cmp	r6, r3
 8015d18:	461a      	mov	r2, r3
 8015d1a:	d30b      	bcc.n	8015d34 <quorem+0x108>
 8015d1c:	f8c8 4010 	str.w	r4, [r8, #16]
 8015d20:	4628      	mov	r0, r5
 8015d22:	b003      	add	sp, #12
 8015d24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015d28:	6812      	ldr	r2, [r2, #0]
 8015d2a:	3b04      	subs	r3, #4
 8015d2c:	2a00      	cmp	r2, #0
 8015d2e:	d1ca      	bne.n	8015cc6 <quorem+0x9a>
 8015d30:	3c01      	subs	r4, #1
 8015d32:	e7c5      	b.n	8015cc0 <quorem+0x94>
 8015d34:	6812      	ldr	r2, [r2, #0]
 8015d36:	3b04      	subs	r3, #4
 8015d38:	2a00      	cmp	r2, #0
 8015d3a:	d1ef      	bne.n	8015d1c <quorem+0xf0>
 8015d3c:	3c01      	subs	r4, #1
 8015d3e:	e7ea      	b.n	8015d16 <quorem+0xea>
 8015d40:	2000      	movs	r0, #0
 8015d42:	e7ee      	b.n	8015d22 <quorem+0xf6>
 8015d44:	0000      	movs	r0, r0
	...

08015d48 <_dtoa_r>:
 8015d48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015d4c:	ec57 6b10 	vmov	r6, r7, d0
 8015d50:	b097      	sub	sp, #92	; 0x5c
 8015d52:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8015d54:	9106      	str	r1, [sp, #24]
 8015d56:	4604      	mov	r4, r0
 8015d58:	920b      	str	r2, [sp, #44]	; 0x2c
 8015d5a:	9312      	str	r3, [sp, #72]	; 0x48
 8015d5c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8015d60:	e9cd 6700 	strd	r6, r7, [sp]
 8015d64:	b93d      	cbnz	r5, 8015d76 <_dtoa_r+0x2e>
 8015d66:	2010      	movs	r0, #16
 8015d68:	f001 fafa 	bl	8017360 <malloc>
 8015d6c:	6260      	str	r0, [r4, #36]	; 0x24
 8015d6e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8015d72:	6005      	str	r5, [r0, #0]
 8015d74:	60c5      	str	r5, [r0, #12]
 8015d76:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015d78:	6819      	ldr	r1, [r3, #0]
 8015d7a:	b151      	cbz	r1, 8015d92 <_dtoa_r+0x4a>
 8015d7c:	685a      	ldr	r2, [r3, #4]
 8015d7e:	604a      	str	r2, [r1, #4]
 8015d80:	2301      	movs	r3, #1
 8015d82:	4093      	lsls	r3, r2
 8015d84:	608b      	str	r3, [r1, #8]
 8015d86:	4620      	mov	r0, r4
 8015d88:	f001 fb38 	bl	80173fc <_Bfree>
 8015d8c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015d8e:	2200      	movs	r2, #0
 8015d90:	601a      	str	r2, [r3, #0]
 8015d92:	1e3b      	subs	r3, r7, #0
 8015d94:	bfbb      	ittet	lt
 8015d96:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8015d9a:	9301      	strlt	r3, [sp, #4]
 8015d9c:	2300      	movge	r3, #0
 8015d9e:	2201      	movlt	r2, #1
 8015da0:	bfac      	ite	ge
 8015da2:	f8c8 3000 	strge.w	r3, [r8]
 8015da6:	f8c8 2000 	strlt.w	r2, [r8]
 8015daa:	4baf      	ldr	r3, [pc, #700]	; (8016068 <_dtoa_r+0x320>)
 8015dac:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8015db0:	ea33 0308 	bics.w	r3, r3, r8
 8015db4:	d114      	bne.n	8015de0 <_dtoa_r+0x98>
 8015db6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8015db8:	f242 730f 	movw	r3, #9999	; 0x270f
 8015dbc:	6013      	str	r3, [r2, #0]
 8015dbe:	9b00      	ldr	r3, [sp, #0]
 8015dc0:	b923      	cbnz	r3, 8015dcc <_dtoa_r+0x84>
 8015dc2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8015dc6:	2800      	cmp	r0, #0
 8015dc8:	f000 8542 	beq.w	8016850 <_dtoa_r+0xb08>
 8015dcc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8015dce:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 801607c <_dtoa_r+0x334>
 8015dd2:	2b00      	cmp	r3, #0
 8015dd4:	f000 8544 	beq.w	8016860 <_dtoa_r+0xb18>
 8015dd8:	f10b 0303 	add.w	r3, fp, #3
 8015ddc:	f000 bd3e 	b.w	801685c <_dtoa_r+0xb14>
 8015de0:	e9dd 6700 	ldrd	r6, r7, [sp]
 8015de4:	2200      	movs	r2, #0
 8015de6:	2300      	movs	r3, #0
 8015de8:	4630      	mov	r0, r6
 8015dea:	4639      	mov	r1, r7
 8015dec:	f7f2 fda4 	bl	8008938 <__aeabi_dcmpeq>
 8015df0:	4681      	mov	r9, r0
 8015df2:	b168      	cbz	r0, 8015e10 <_dtoa_r+0xc8>
 8015df4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8015df6:	2301      	movs	r3, #1
 8015df8:	6013      	str	r3, [r2, #0]
 8015dfa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8015dfc:	2b00      	cmp	r3, #0
 8015dfe:	f000 8524 	beq.w	801684a <_dtoa_r+0xb02>
 8015e02:	4b9a      	ldr	r3, [pc, #616]	; (801606c <_dtoa_r+0x324>)
 8015e04:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8015e06:	f103 3bff 	add.w	fp, r3, #4294967295
 8015e0a:	6013      	str	r3, [r2, #0]
 8015e0c:	f000 bd28 	b.w	8016860 <_dtoa_r+0xb18>
 8015e10:	aa14      	add	r2, sp, #80	; 0x50
 8015e12:	a915      	add	r1, sp, #84	; 0x54
 8015e14:	ec47 6b10 	vmov	d0, r6, r7
 8015e18:	4620      	mov	r0, r4
 8015e1a:	f001 fdfd 	bl	8017a18 <__d2b>
 8015e1e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8015e22:	9004      	str	r0, [sp, #16]
 8015e24:	2d00      	cmp	r5, #0
 8015e26:	d07c      	beq.n	8015f22 <_dtoa_r+0x1da>
 8015e28:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8015e2c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8015e30:	46b2      	mov	sl, r6
 8015e32:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8015e36:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8015e3a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8015e3e:	2200      	movs	r2, #0
 8015e40:	4b8b      	ldr	r3, [pc, #556]	; (8016070 <_dtoa_r+0x328>)
 8015e42:	4650      	mov	r0, sl
 8015e44:	4659      	mov	r1, fp
 8015e46:	f7f2 f957 	bl	80080f8 <__aeabi_dsub>
 8015e4a:	a381      	add	r3, pc, #516	; (adr r3, 8016050 <_dtoa_r+0x308>)
 8015e4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015e50:	f7f2 fb0a 	bl	8008468 <__aeabi_dmul>
 8015e54:	a380      	add	r3, pc, #512	; (adr r3, 8016058 <_dtoa_r+0x310>)
 8015e56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015e5a:	f7f2 f94f 	bl	80080fc <__adddf3>
 8015e5e:	4606      	mov	r6, r0
 8015e60:	4628      	mov	r0, r5
 8015e62:	460f      	mov	r7, r1
 8015e64:	f7f2 fa96 	bl	8008394 <__aeabi_i2d>
 8015e68:	a37d      	add	r3, pc, #500	; (adr r3, 8016060 <_dtoa_r+0x318>)
 8015e6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015e6e:	f7f2 fafb 	bl	8008468 <__aeabi_dmul>
 8015e72:	4602      	mov	r2, r0
 8015e74:	460b      	mov	r3, r1
 8015e76:	4630      	mov	r0, r6
 8015e78:	4639      	mov	r1, r7
 8015e7a:	f7f2 f93f 	bl	80080fc <__adddf3>
 8015e7e:	4606      	mov	r6, r0
 8015e80:	460f      	mov	r7, r1
 8015e82:	f7f2 fda1 	bl	80089c8 <__aeabi_d2iz>
 8015e86:	2200      	movs	r2, #0
 8015e88:	4682      	mov	sl, r0
 8015e8a:	2300      	movs	r3, #0
 8015e8c:	4630      	mov	r0, r6
 8015e8e:	4639      	mov	r1, r7
 8015e90:	f7f2 fd5c 	bl	800894c <__aeabi_dcmplt>
 8015e94:	b148      	cbz	r0, 8015eaa <_dtoa_r+0x162>
 8015e96:	4650      	mov	r0, sl
 8015e98:	f7f2 fa7c 	bl	8008394 <__aeabi_i2d>
 8015e9c:	4632      	mov	r2, r6
 8015e9e:	463b      	mov	r3, r7
 8015ea0:	f7f2 fd4a 	bl	8008938 <__aeabi_dcmpeq>
 8015ea4:	b908      	cbnz	r0, 8015eaa <_dtoa_r+0x162>
 8015ea6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8015eaa:	f1ba 0f16 	cmp.w	sl, #22
 8015eae:	d859      	bhi.n	8015f64 <_dtoa_r+0x21c>
 8015eb0:	4970      	ldr	r1, [pc, #448]	; (8016074 <_dtoa_r+0x32c>)
 8015eb2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8015eb6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015eba:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015ebe:	f7f2 fd63 	bl	8008988 <__aeabi_dcmpgt>
 8015ec2:	2800      	cmp	r0, #0
 8015ec4:	d050      	beq.n	8015f68 <_dtoa_r+0x220>
 8015ec6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8015eca:	2300      	movs	r3, #0
 8015ecc:	930f      	str	r3, [sp, #60]	; 0x3c
 8015ece:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8015ed0:	1b5d      	subs	r5, r3, r5
 8015ed2:	f1b5 0801 	subs.w	r8, r5, #1
 8015ed6:	bf49      	itett	mi
 8015ed8:	f1c5 0301 	rsbmi	r3, r5, #1
 8015edc:	2300      	movpl	r3, #0
 8015ede:	9305      	strmi	r3, [sp, #20]
 8015ee0:	f04f 0800 	movmi.w	r8, #0
 8015ee4:	bf58      	it	pl
 8015ee6:	9305      	strpl	r3, [sp, #20]
 8015ee8:	f1ba 0f00 	cmp.w	sl, #0
 8015eec:	db3e      	blt.n	8015f6c <_dtoa_r+0x224>
 8015eee:	2300      	movs	r3, #0
 8015ef0:	44d0      	add	r8, sl
 8015ef2:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8015ef6:	9307      	str	r3, [sp, #28]
 8015ef8:	9b06      	ldr	r3, [sp, #24]
 8015efa:	2b09      	cmp	r3, #9
 8015efc:	f200 8090 	bhi.w	8016020 <_dtoa_r+0x2d8>
 8015f00:	2b05      	cmp	r3, #5
 8015f02:	bfc4      	itt	gt
 8015f04:	3b04      	subgt	r3, #4
 8015f06:	9306      	strgt	r3, [sp, #24]
 8015f08:	9b06      	ldr	r3, [sp, #24]
 8015f0a:	f1a3 0302 	sub.w	r3, r3, #2
 8015f0e:	bfcc      	ite	gt
 8015f10:	2500      	movgt	r5, #0
 8015f12:	2501      	movle	r5, #1
 8015f14:	2b03      	cmp	r3, #3
 8015f16:	f200 808f 	bhi.w	8016038 <_dtoa_r+0x2f0>
 8015f1a:	e8df f003 	tbb	[pc, r3]
 8015f1e:	7f7d      	.short	0x7f7d
 8015f20:	7131      	.short	0x7131
 8015f22:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8015f26:	441d      	add	r5, r3
 8015f28:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8015f2c:	2820      	cmp	r0, #32
 8015f2e:	dd13      	ble.n	8015f58 <_dtoa_r+0x210>
 8015f30:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8015f34:	9b00      	ldr	r3, [sp, #0]
 8015f36:	fa08 f800 	lsl.w	r8, r8, r0
 8015f3a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8015f3e:	fa23 f000 	lsr.w	r0, r3, r0
 8015f42:	ea48 0000 	orr.w	r0, r8, r0
 8015f46:	f7f2 fa15 	bl	8008374 <__aeabi_ui2d>
 8015f4a:	2301      	movs	r3, #1
 8015f4c:	4682      	mov	sl, r0
 8015f4e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8015f52:	3d01      	subs	r5, #1
 8015f54:	9313      	str	r3, [sp, #76]	; 0x4c
 8015f56:	e772      	b.n	8015e3e <_dtoa_r+0xf6>
 8015f58:	9b00      	ldr	r3, [sp, #0]
 8015f5a:	f1c0 0020 	rsb	r0, r0, #32
 8015f5e:	fa03 f000 	lsl.w	r0, r3, r0
 8015f62:	e7f0      	b.n	8015f46 <_dtoa_r+0x1fe>
 8015f64:	2301      	movs	r3, #1
 8015f66:	e7b1      	b.n	8015ecc <_dtoa_r+0x184>
 8015f68:	900f      	str	r0, [sp, #60]	; 0x3c
 8015f6a:	e7b0      	b.n	8015ece <_dtoa_r+0x186>
 8015f6c:	9b05      	ldr	r3, [sp, #20]
 8015f6e:	eba3 030a 	sub.w	r3, r3, sl
 8015f72:	9305      	str	r3, [sp, #20]
 8015f74:	f1ca 0300 	rsb	r3, sl, #0
 8015f78:	9307      	str	r3, [sp, #28]
 8015f7a:	2300      	movs	r3, #0
 8015f7c:	930e      	str	r3, [sp, #56]	; 0x38
 8015f7e:	e7bb      	b.n	8015ef8 <_dtoa_r+0x1b0>
 8015f80:	2301      	movs	r3, #1
 8015f82:	930a      	str	r3, [sp, #40]	; 0x28
 8015f84:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015f86:	2b00      	cmp	r3, #0
 8015f88:	dd59      	ble.n	801603e <_dtoa_r+0x2f6>
 8015f8a:	9302      	str	r3, [sp, #8]
 8015f8c:	4699      	mov	r9, r3
 8015f8e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8015f90:	2200      	movs	r2, #0
 8015f92:	6072      	str	r2, [r6, #4]
 8015f94:	2204      	movs	r2, #4
 8015f96:	f102 0014 	add.w	r0, r2, #20
 8015f9a:	4298      	cmp	r0, r3
 8015f9c:	6871      	ldr	r1, [r6, #4]
 8015f9e:	d953      	bls.n	8016048 <_dtoa_r+0x300>
 8015fa0:	4620      	mov	r0, r4
 8015fa2:	f001 f9f7 	bl	8017394 <_Balloc>
 8015fa6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015fa8:	6030      	str	r0, [r6, #0]
 8015faa:	f1b9 0f0e 	cmp.w	r9, #14
 8015fae:	f8d3 b000 	ldr.w	fp, [r3]
 8015fb2:	f200 80e6 	bhi.w	8016182 <_dtoa_r+0x43a>
 8015fb6:	2d00      	cmp	r5, #0
 8015fb8:	f000 80e3 	beq.w	8016182 <_dtoa_r+0x43a>
 8015fbc:	ed9d 7b00 	vldr	d7, [sp]
 8015fc0:	f1ba 0f00 	cmp.w	sl, #0
 8015fc4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8015fc8:	dd74      	ble.n	80160b4 <_dtoa_r+0x36c>
 8015fca:	4a2a      	ldr	r2, [pc, #168]	; (8016074 <_dtoa_r+0x32c>)
 8015fcc:	f00a 030f 	and.w	r3, sl, #15
 8015fd0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8015fd4:	ed93 7b00 	vldr	d7, [r3]
 8015fd8:	ea4f 162a 	mov.w	r6, sl, asr #4
 8015fdc:	06f0      	lsls	r0, r6, #27
 8015fde:	ed8d 7b08 	vstr	d7, [sp, #32]
 8015fe2:	d565      	bpl.n	80160b0 <_dtoa_r+0x368>
 8015fe4:	4b24      	ldr	r3, [pc, #144]	; (8016078 <_dtoa_r+0x330>)
 8015fe6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8015fea:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8015fee:	f7f2 fb65 	bl	80086bc <__aeabi_ddiv>
 8015ff2:	e9cd 0100 	strd	r0, r1, [sp]
 8015ff6:	f006 060f 	and.w	r6, r6, #15
 8015ffa:	2503      	movs	r5, #3
 8015ffc:	4f1e      	ldr	r7, [pc, #120]	; (8016078 <_dtoa_r+0x330>)
 8015ffe:	e04c      	b.n	801609a <_dtoa_r+0x352>
 8016000:	2301      	movs	r3, #1
 8016002:	930a      	str	r3, [sp, #40]	; 0x28
 8016004:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8016006:	4453      	add	r3, sl
 8016008:	f103 0901 	add.w	r9, r3, #1
 801600c:	9302      	str	r3, [sp, #8]
 801600e:	464b      	mov	r3, r9
 8016010:	2b01      	cmp	r3, #1
 8016012:	bfb8      	it	lt
 8016014:	2301      	movlt	r3, #1
 8016016:	e7ba      	b.n	8015f8e <_dtoa_r+0x246>
 8016018:	2300      	movs	r3, #0
 801601a:	e7b2      	b.n	8015f82 <_dtoa_r+0x23a>
 801601c:	2300      	movs	r3, #0
 801601e:	e7f0      	b.n	8016002 <_dtoa_r+0x2ba>
 8016020:	2501      	movs	r5, #1
 8016022:	2300      	movs	r3, #0
 8016024:	9306      	str	r3, [sp, #24]
 8016026:	950a      	str	r5, [sp, #40]	; 0x28
 8016028:	f04f 33ff 	mov.w	r3, #4294967295
 801602c:	9302      	str	r3, [sp, #8]
 801602e:	4699      	mov	r9, r3
 8016030:	2200      	movs	r2, #0
 8016032:	2312      	movs	r3, #18
 8016034:	920b      	str	r2, [sp, #44]	; 0x2c
 8016036:	e7aa      	b.n	8015f8e <_dtoa_r+0x246>
 8016038:	2301      	movs	r3, #1
 801603a:	930a      	str	r3, [sp, #40]	; 0x28
 801603c:	e7f4      	b.n	8016028 <_dtoa_r+0x2e0>
 801603e:	2301      	movs	r3, #1
 8016040:	9302      	str	r3, [sp, #8]
 8016042:	4699      	mov	r9, r3
 8016044:	461a      	mov	r2, r3
 8016046:	e7f5      	b.n	8016034 <_dtoa_r+0x2ec>
 8016048:	3101      	adds	r1, #1
 801604a:	6071      	str	r1, [r6, #4]
 801604c:	0052      	lsls	r2, r2, #1
 801604e:	e7a2      	b.n	8015f96 <_dtoa_r+0x24e>
 8016050:	636f4361 	.word	0x636f4361
 8016054:	3fd287a7 	.word	0x3fd287a7
 8016058:	8b60c8b3 	.word	0x8b60c8b3
 801605c:	3fc68a28 	.word	0x3fc68a28
 8016060:	509f79fb 	.word	0x509f79fb
 8016064:	3fd34413 	.word	0x3fd34413
 8016068:	7ff00000 	.word	0x7ff00000
 801606c:	080193bc 	.word	0x080193bc
 8016070:	3ff80000 	.word	0x3ff80000
 8016074:	080192c0 	.word	0x080192c0
 8016078:	08019298 	.word	0x08019298
 801607c:	08019221 	.word	0x08019221
 8016080:	07f1      	lsls	r1, r6, #31
 8016082:	d508      	bpl.n	8016096 <_dtoa_r+0x34e>
 8016084:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8016088:	e9d7 2300 	ldrd	r2, r3, [r7]
 801608c:	f7f2 f9ec 	bl	8008468 <__aeabi_dmul>
 8016090:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8016094:	3501      	adds	r5, #1
 8016096:	1076      	asrs	r6, r6, #1
 8016098:	3708      	adds	r7, #8
 801609a:	2e00      	cmp	r6, #0
 801609c:	d1f0      	bne.n	8016080 <_dtoa_r+0x338>
 801609e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80160a2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80160a6:	f7f2 fb09 	bl	80086bc <__aeabi_ddiv>
 80160aa:	e9cd 0100 	strd	r0, r1, [sp]
 80160ae:	e01a      	b.n	80160e6 <_dtoa_r+0x39e>
 80160b0:	2502      	movs	r5, #2
 80160b2:	e7a3      	b.n	8015ffc <_dtoa_r+0x2b4>
 80160b4:	f000 80a0 	beq.w	80161f8 <_dtoa_r+0x4b0>
 80160b8:	f1ca 0600 	rsb	r6, sl, #0
 80160bc:	4b9f      	ldr	r3, [pc, #636]	; (801633c <_dtoa_r+0x5f4>)
 80160be:	4fa0      	ldr	r7, [pc, #640]	; (8016340 <_dtoa_r+0x5f8>)
 80160c0:	f006 020f 	and.w	r2, r6, #15
 80160c4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80160c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80160cc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80160d0:	f7f2 f9ca 	bl	8008468 <__aeabi_dmul>
 80160d4:	e9cd 0100 	strd	r0, r1, [sp]
 80160d8:	1136      	asrs	r6, r6, #4
 80160da:	2300      	movs	r3, #0
 80160dc:	2502      	movs	r5, #2
 80160de:	2e00      	cmp	r6, #0
 80160e0:	d17f      	bne.n	80161e2 <_dtoa_r+0x49a>
 80160e2:	2b00      	cmp	r3, #0
 80160e4:	d1e1      	bne.n	80160aa <_dtoa_r+0x362>
 80160e6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80160e8:	2b00      	cmp	r3, #0
 80160ea:	f000 8087 	beq.w	80161fc <_dtoa_r+0x4b4>
 80160ee:	e9dd 6700 	ldrd	r6, r7, [sp]
 80160f2:	2200      	movs	r2, #0
 80160f4:	4b93      	ldr	r3, [pc, #588]	; (8016344 <_dtoa_r+0x5fc>)
 80160f6:	4630      	mov	r0, r6
 80160f8:	4639      	mov	r1, r7
 80160fa:	f7f2 fc27 	bl	800894c <__aeabi_dcmplt>
 80160fe:	2800      	cmp	r0, #0
 8016100:	d07c      	beq.n	80161fc <_dtoa_r+0x4b4>
 8016102:	f1b9 0f00 	cmp.w	r9, #0
 8016106:	d079      	beq.n	80161fc <_dtoa_r+0x4b4>
 8016108:	9b02      	ldr	r3, [sp, #8]
 801610a:	2b00      	cmp	r3, #0
 801610c:	dd35      	ble.n	801617a <_dtoa_r+0x432>
 801610e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8016112:	9308      	str	r3, [sp, #32]
 8016114:	4639      	mov	r1, r7
 8016116:	2200      	movs	r2, #0
 8016118:	4b8b      	ldr	r3, [pc, #556]	; (8016348 <_dtoa_r+0x600>)
 801611a:	4630      	mov	r0, r6
 801611c:	f7f2 f9a4 	bl	8008468 <__aeabi_dmul>
 8016120:	e9cd 0100 	strd	r0, r1, [sp]
 8016124:	9f02      	ldr	r7, [sp, #8]
 8016126:	3501      	adds	r5, #1
 8016128:	4628      	mov	r0, r5
 801612a:	f7f2 f933 	bl	8008394 <__aeabi_i2d>
 801612e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8016132:	f7f2 f999 	bl	8008468 <__aeabi_dmul>
 8016136:	2200      	movs	r2, #0
 8016138:	4b84      	ldr	r3, [pc, #528]	; (801634c <_dtoa_r+0x604>)
 801613a:	f7f1 ffdf 	bl	80080fc <__adddf3>
 801613e:	4605      	mov	r5, r0
 8016140:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8016144:	2f00      	cmp	r7, #0
 8016146:	d15d      	bne.n	8016204 <_dtoa_r+0x4bc>
 8016148:	2200      	movs	r2, #0
 801614a:	4b81      	ldr	r3, [pc, #516]	; (8016350 <_dtoa_r+0x608>)
 801614c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016150:	f7f1 ffd2 	bl	80080f8 <__aeabi_dsub>
 8016154:	462a      	mov	r2, r5
 8016156:	4633      	mov	r3, r6
 8016158:	e9cd 0100 	strd	r0, r1, [sp]
 801615c:	f7f2 fc14 	bl	8008988 <__aeabi_dcmpgt>
 8016160:	2800      	cmp	r0, #0
 8016162:	f040 8288 	bne.w	8016676 <_dtoa_r+0x92e>
 8016166:	462a      	mov	r2, r5
 8016168:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 801616c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016170:	f7f2 fbec 	bl	800894c <__aeabi_dcmplt>
 8016174:	2800      	cmp	r0, #0
 8016176:	f040 827c 	bne.w	8016672 <_dtoa_r+0x92a>
 801617a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 801617e:	e9cd 2300 	strd	r2, r3, [sp]
 8016182:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8016184:	2b00      	cmp	r3, #0
 8016186:	f2c0 8150 	blt.w	801642a <_dtoa_r+0x6e2>
 801618a:	f1ba 0f0e 	cmp.w	sl, #14
 801618e:	f300 814c 	bgt.w	801642a <_dtoa_r+0x6e2>
 8016192:	4b6a      	ldr	r3, [pc, #424]	; (801633c <_dtoa_r+0x5f4>)
 8016194:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8016198:	ed93 7b00 	vldr	d7, [r3]
 801619c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801619e:	2b00      	cmp	r3, #0
 80161a0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80161a4:	f280 80d8 	bge.w	8016358 <_dtoa_r+0x610>
 80161a8:	f1b9 0f00 	cmp.w	r9, #0
 80161ac:	f300 80d4 	bgt.w	8016358 <_dtoa_r+0x610>
 80161b0:	f040 825e 	bne.w	8016670 <_dtoa_r+0x928>
 80161b4:	2200      	movs	r2, #0
 80161b6:	4b66      	ldr	r3, [pc, #408]	; (8016350 <_dtoa_r+0x608>)
 80161b8:	ec51 0b17 	vmov	r0, r1, d7
 80161bc:	f7f2 f954 	bl	8008468 <__aeabi_dmul>
 80161c0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80161c4:	f7f2 fbd6 	bl	8008974 <__aeabi_dcmpge>
 80161c8:	464f      	mov	r7, r9
 80161ca:	464e      	mov	r6, r9
 80161cc:	2800      	cmp	r0, #0
 80161ce:	f040 8234 	bne.w	801663a <_dtoa_r+0x8f2>
 80161d2:	2331      	movs	r3, #49	; 0x31
 80161d4:	f10b 0501 	add.w	r5, fp, #1
 80161d8:	f88b 3000 	strb.w	r3, [fp]
 80161dc:	f10a 0a01 	add.w	sl, sl, #1
 80161e0:	e22f      	b.n	8016642 <_dtoa_r+0x8fa>
 80161e2:	07f2      	lsls	r2, r6, #31
 80161e4:	d505      	bpl.n	80161f2 <_dtoa_r+0x4aa>
 80161e6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80161ea:	f7f2 f93d 	bl	8008468 <__aeabi_dmul>
 80161ee:	3501      	adds	r5, #1
 80161f0:	2301      	movs	r3, #1
 80161f2:	1076      	asrs	r6, r6, #1
 80161f4:	3708      	adds	r7, #8
 80161f6:	e772      	b.n	80160de <_dtoa_r+0x396>
 80161f8:	2502      	movs	r5, #2
 80161fa:	e774      	b.n	80160e6 <_dtoa_r+0x39e>
 80161fc:	f8cd a020 	str.w	sl, [sp, #32]
 8016200:	464f      	mov	r7, r9
 8016202:	e791      	b.n	8016128 <_dtoa_r+0x3e0>
 8016204:	4b4d      	ldr	r3, [pc, #308]	; (801633c <_dtoa_r+0x5f4>)
 8016206:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801620a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 801620e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016210:	2b00      	cmp	r3, #0
 8016212:	d047      	beq.n	80162a4 <_dtoa_r+0x55c>
 8016214:	4602      	mov	r2, r0
 8016216:	460b      	mov	r3, r1
 8016218:	2000      	movs	r0, #0
 801621a:	494e      	ldr	r1, [pc, #312]	; (8016354 <_dtoa_r+0x60c>)
 801621c:	f7f2 fa4e 	bl	80086bc <__aeabi_ddiv>
 8016220:	462a      	mov	r2, r5
 8016222:	4633      	mov	r3, r6
 8016224:	f7f1 ff68 	bl	80080f8 <__aeabi_dsub>
 8016228:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 801622c:	465d      	mov	r5, fp
 801622e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016232:	f7f2 fbc9 	bl	80089c8 <__aeabi_d2iz>
 8016236:	4606      	mov	r6, r0
 8016238:	f7f2 f8ac 	bl	8008394 <__aeabi_i2d>
 801623c:	4602      	mov	r2, r0
 801623e:	460b      	mov	r3, r1
 8016240:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016244:	f7f1 ff58 	bl	80080f8 <__aeabi_dsub>
 8016248:	3630      	adds	r6, #48	; 0x30
 801624a:	f805 6b01 	strb.w	r6, [r5], #1
 801624e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8016252:	e9cd 0100 	strd	r0, r1, [sp]
 8016256:	f7f2 fb79 	bl	800894c <__aeabi_dcmplt>
 801625a:	2800      	cmp	r0, #0
 801625c:	d163      	bne.n	8016326 <_dtoa_r+0x5de>
 801625e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8016262:	2000      	movs	r0, #0
 8016264:	4937      	ldr	r1, [pc, #220]	; (8016344 <_dtoa_r+0x5fc>)
 8016266:	f7f1 ff47 	bl	80080f8 <__aeabi_dsub>
 801626a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 801626e:	f7f2 fb6d 	bl	800894c <__aeabi_dcmplt>
 8016272:	2800      	cmp	r0, #0
 8016274:	f040 80b7 	bne.w	80163e6 <_dtoa_r+0x69e>
 8016278:	eba5 030b 	sub.w	r3, r5, fp
 801627c:	429f      	cmp	r7, r3
 801627e:	f77f af7c 	ble.w	801617a <_dtoa_r+0x432>
 8016282:	2200      	movs	r2, #0
 8016284:	4b30      	ldr	r3, [pc, #192]	; (8016348 <_dtoa_r+0x600>)
 8016286:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801628a:	f7f2 f8ed 	bl	8008468 <__aeabi_dmul>
 801628e:	2200      	movs	r2, #0
 8016290:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8016294:	4b2c      	ldr	r3, [pc, #176]	; (8016348 <_dtoa_r+0x600>)
 8016296:	e9dd 0100 	ldrd	r0, r1, [sp]
 801629a:	f7f2 f8e5 	bl	8008468 <__aeabi_dmul>
 801629e:	e9cd 0100 	strd	r0, r1, [sp]
 80162a2:	e7c4      	b.n	801622e <_dtoa_r+0x4e6>
 80162a4:	462a      	mov	r2, r5
 80162a6:	4633      	mov	r3, r6
 80162a8:	f7f2 f8de 	bl	8008468 <__aeabi_dmul>
 80162ac:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80162b0:	eb0b 0507 	add.w	r5, fp, r7
 80162b4:	465e      	mov	r6, fp
 80162b6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80162ba:	f7f2 fb85 	bl	80089c8 <__aeabi_d2iz>
 80162be:	4607      	mov	r7, r0
 80162c0:	f7f2 f868 	bl	8008394 <__aeabi_i2d>
 80162c4:	3730      	adds	r7, #48	; 0x30
 80162c6:	4602      	mov	r2, r0
 80162c8:	460b      	mov	r3, r1
 80162ca:	e9dd 0100 	ldrd	r0, r1, [sp]
 80162ce:	f7f1 ff13 	bl	80080f8 <__aeabi_dsub>
 80162d2:	f806 7b01 	strb.w	r7, [r6], #1
 80162d6:	42ae      	cmp	r6, r5
 80162d8:	e9cd 0100 	strd	r0, r1, [sp]
 80162dc:	f04f 0200 	mov.w	r2, #0
 80162e0:	d126      	bne.n	8016330 <_dtoa_r+0x5e8>
 80162e2:	4b1c      	ldr	r3, [pc, #112]	; (8016354 <_dtoa_r+0x60c>)
 80162e4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80162e8:	f7f1 ff08 	bl	80080fc <__adddf3>
 80162ec:	4602      	mov	r2, r0
 80162ee:	460b      	mov	r3, r1
 80162f0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80162f4:	f7f2 fb48 	bl	8008988 <__aeabi_dcmpgt>
 80162f8:	2800      	cmp	r0, #0
 80162fa:	d174      	bne.n	80163e6 <_dtoa_r+0x69e>
 80162fc:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8016300:	2000      	movs	r0, #0
 8016302:	4914      	ldr	r1, [pc, #80]	; (8016354 <_dtoa_r+0x60c>)
 8016304:	f7f1 fef8 	bl	80080f8 <__aeabi_dsub>
 8016308:	4602      	mov	r2, r0
 801630a:	460b      	mov	r3, r1
 801630c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016310:	f7f2 fb1c 	bl	800894c <__aeabi_dcmplt>
 8016314:	2800      	cmp	r0, #0
 8016316:	f43f af30 	beq.w	801617a <_dtoa_r+0x432>
 801631a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801631e:	2b30      	cmp	r3, #48	; 0x30
 8016320:	f105 32ff 	add.w	r2, r5, #4294967295
 8016324:	d002      	beq.n	801632c <_dtoa_r+0x5e4>
 8016326:	f8dd a020 	ldr.w	sl, [sp, #32]
 801632a:	e04a      	b.n	80163c2 <_dtoa_r+0x67a>
 801632c:	4615      	mov	r5, r2
 801632e:	e7f4      	b.n	801631a <_dtoa_r+0x5d2>
 8016330:	4b05      	ldr	r3, [pc, #20]	; (8016348 <_dtoa_r+0x600>)
 8016332:	f7f2 f899 	bl	8008468 <__aeabi_dmul>
 8016336:	e9cd 0100 	strd	r0, r1, [sp]
 801633a:	e7bc      	b.n	80162b6 <_dtoa_r+0x56e>
 801633c:	080192c0 	.word	0x080192c0
 8016340:	08019298 	.word	0x08019298
 8016344:	3ff00000 	.word	0x3ff00000
 8016348:	40240000 	.word	0x40240000
 801634c:	401c0000 	.word	0x401c0000
 8016350:	40140000 	.word	0x40140000
 8016354:	3fe00000 	.word	0x3fe00000
 8016358:	e9dd 6700 	ldrd	r6, r7, [sp]
 801635c:	465d      	mov	r5, fp
 801635e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8016362:	4630      	mov	r0, r6
 8016364:	4639      	mov	r1, r7
 8016366:	f7f2 f9a9 	bl	80086bc <__aeabi_ddiv>
 801636a:	f7f2 fb2d 	bl	80089c8 <__aeabi_d2iz>
 801636e:	4680      	mov	r8, r0
 8016370:	f7f2 f810 	bl	8008394 <__aeabi_i2d>
 8016374:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8016378:	f7f2 f876 	bl	8008468 <__aeabi_dmul>
 801637c:	4602      	mov	r2, r0
 801637e:	460b      	mov	r3, r1
 8016380:	4630      	mov	r0, r6
 8016382:	4639      	mov	r1, r7
 8016384:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8016388:	f7f1 feb6 	bl	80080f8 <__aeabi_dsub>
 801638c:	f805 6b01 	strb.w	r6, [r5], #1
 8016390:	eba5 060b 	sub.w	r6, r5, fp
 8016394:	45b1      	cmp	r9, r6
 8016396:	4602      	mov	r2, r0
 8016398:	460b      	mov	r3, r1
 801639a:	d139      	bne.n	8016410 <_dtoa_r+0x6c8>
 801639c:	f7f1 feae 	bl	80080fc <__adddf3>
 80163a0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80163a4:	4606      	mov	r6, r0
 80163a6:	460f      	mov	r7, r1
 80163a8:	f7f2 faee 	bl	8008988 <__aeabi_dcmpgt>
 80163ac:	b9c8      	cbnz	r0, 80163e2 <_dtoa_r+0x69a>
 80163ae:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80163b2:	4630      	mov	r0, r6
 80163b4:	4639      	mov	r1, r7
 80163b6:	f7f2 fabf 	bl	8008938 <__aeabi_dcmpeq>
 80163ba:	b110      	cbz	r0, 80163c2 <_dtoa_r+0x67a>
 80163bc:	f018 0f01 	tst.w	r8, #1
 80163c0:	d10f      	bne.n	80163e2 <_dtoa_r+0x69a>
 80163c2:	9904      	ldr	r1, [sp, #16]
 80163c4:	4620      	mov	r0, r4
 80163c6:	f001 f819 	bl	80173fc <_Bfree>
 80163ca:	2300      	movs	r3, #0
 80163cc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80163ce:	702b      	strb	r3, [r5, #0]
 80163d0:	f10a 0301 	add.w	r3, sl, #1
 80163d4:	6013      	str	r3, [r2, #0]
 80163d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80163d8:	2b00      	cmp	r3, #0
 80163da:	f000 8241 	beq.w	8016860 <_dtoa_r+0xb18>
 80163de:	601d      	str	r5, [r3, #0]
 80163e0:	e23e      	b.n	8016860 <_dtoa_r+0xb18>
 80163e2:	f8cd a020 	str.w	sl, [sp, #32]
 80163e6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80163ea:	2a39      	cmp	r2, #57	; 0x39
 80163ec:	f105 33ff 	add.w	r3, r5, #4294967295
 80163f0:	d108      	bne.n	8016404 <_dtoa_r+0x6bc>
 80163f2:	459b      	cmp	fp, r3
 80163f4:	d10a      	bne.n	801640c <_dtoa_r+0x6c4>
 80163f6:	9b08      	ldr	r3, [sp, #32]
 80163f8:	3301      	adds	r3, #1
 80163fa:	9308      	str	r3, [sp, #32]
 80163fc:	2330      	movs	r3, #48	; 0x30
 80163fe:	f88b 3000 	strb.w	r3, [fp]
 8016402:	465b      	mov	r3, fp
 8016404:	781a      	ldrb	r2, [r3, #0]
 8016406:	3201      	adds	r2, #1
 8016408:	701a      	strb	r2, [r3, #0]
 801640a:	e78c      	b.n	8016326 <_dtoa_r+0x5de>
 801640c:	461d      	mov	r5, r3
 801640e:	e7ea      	b.n	80163e6 <_dtoa_r+0x69e>
 8016410:	2200      	movs	r2, #0
 8016412:	4b9b      	ldr	r3, [pc, #620]	; (8016680 <_dtoa_r+0x938>)
 8016414:	f7f2 f828 	bl	8008468 <__aeabi_dmul>
 8016418:	2200      	movs	r2, #0
 801641a:	2300      	movs	r3, #0
 801641c:	4606      	mov	r6, r0
 801641e:	460f      	mov	r7, r1
 8016420:	f7f2 fa8a 	bl	8008938 <__aeabi_dcmpeq>
 8016424:	2800      	cmp	r0, #0
 8016426:	d09a      	beq.n	801635e <_dtoa_r+0x616>
 8016428:	e7cb      	b.n	80163c2 <_dtoa_r+0x67a>
 801642a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801642c:	2a00      	cmp	r2, #0
 801642e:	f000 808b 	beq.w	8016548 <_dtoa_r+0x800>
 8016432:	9a06      	ldr	r2, [sp, #24]
 8016434:	2a01      	cmp	r2, #1
 8016436:	dc6e      	bgt.n	8016516 <_dtoa_r+0x7ce>
 8016438:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801643a:	2a00      	cmp	r2, #0
 801643c:	d067      	beq.n	801650e <_dtoa_r+0x7c6>
 801643e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8016442:	9f07      	ldr	r7, [sp, #28]
 8016444:	9d05      	ldr	r5, [sp, #20]
 8016446:	9a05      	ldr	r2, [sp, #20]
 8016448:	2101      	movs	r1, #1
 801644a:	441a      	add	r2, r3
 801644c:	4620      	mov	r0, r4
 801644e:	9205      	str	r2, [sp, #20]
 8016450:	4498      	add	r8, r3
 8016452:	f001 f8b1 	bl	80175b8 <__i2b>
 8016456:	4606      	mov	r6, r0
 8016458:	2d00      	cmp	r5, #0
 801645a:	dd0c      	ble.n	8016476 <_dtoa_r+0x72e>
 801645c:	f1b8 0f00 	cmp.w	r8, #0
 8016460:	dd09      	ble.n	8016476 <_dtoa_r+0x72e>
 8016462:	4545      	cmp	r5, r8
 8016464:	9a05      	ldr	r2, [sp, #20]
 8016466:	462b      	mov	r3, r5
 8016468:	bfa8      	it	ge
 801646a:	4643      	movge	r3, r8
 801646c:	1ad2      	subs	r2, r2, r3
 801646e:	9205      	str	r2, [sp, #20]
 8016470:	1aed      	subs	r5, r5, r3
 8016472:	eba8 0803 	sub.w	r8, r8, r3
 8016476:	9b07      	ldr	r3, [sp, #28]
 8016478:	b1eb      	cbz	r3, 80164b6 <_dtoa_r+0x76e>
 801647a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801647c:	2b00      	cmp	r3, #0
 801647e:	d067      	beq.n	8016550 <_dtoa_r+0x808>
 8016480:	b18f      	cbz	r7, 80164a6 <_dtoa_r+0x75e>
 8016482:	4631      	mov	r1, r6
 8016484:	463a      	mov	r2, r7
 8016486:	4620      	mov	r0, r4
 8016488:	f001 f936 	bl	80176f8 <__pow5mult>
 801648c:	9a04      	ldr	r2, [sp, #16]
 801648e:	4601      	mov	r1, r0
 8016490:	4606      	mov	r6, r0
 8016492:	4620      	mov	r0, r4
 8016494:	f001 f899 	bl	80175ca <__multiply>
 8016498:	9904      	ldr	r1, [sp, #16]
 801649a:	9008      	str	r0, [sp, #32]
 801649c:	4620      	mov	r0, r4
 801649e:	f000 ffad 	bl	80173fc <_Bfree>
 80164a2:	9b08      	ldr	r3, [sp, #32]
 80164a4:	9304      	str	r3, [sp, #16]
 80164a6:	9b07      	ldr	r3, [sp, #28]
 80164a8:	1bda      	subs	r2, r3, r7
 80164aa:	d004      	beq.n	80164b6 <_dtoa_r+0x76e>
 80164ac:	9904      	ldr	r1, [sp, #16]
 80164ae:	4620      	mov	r0, r4
 80164b0:	f001 f922 	bl	80176f8 <__pow5mult>
 80164b4:	9004      	str	r0, [sp, #16]
 80164b6:	2101      	movs	r1, #1
 80164b8:	4620      	mov	r0, r4
 80164ba:	f001 f87d 	bl	80175b8 <__i2b>
 80164be:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80164c0:	4607      	mov	r7, r0
 80164c2:	2b00      	cmp	r3, #0
 80164c4:	f000 81d0 	beq.w	8016868 <_dtoa_r+0xb20>
 80164c8:	461a      	mov	r2, r3
 80164ca:	4601      	mov	r1, r0
 80164cc:	4620      	mov	r0, r4
 80164ce:	f001 f913 	bl	80176f8 <__pow5mult>
 80164d2:	9b06      	ldr	r3, [sp, #24]
 80164d4:	2b01      	cmp	r3, #1
 80164d6:	4607      	mov	r7, r0
 80164d8:	dc40      	bgt.n	801655c <_dtoa_r+0x814>
 80164da:	9b00      	ldr	r3, [sp, #0]
 80164dc:	2b00      	cmp	r3, #0
 80164de:	d139      	bne.n	8016554 <_dtoa_r+0x80c>
 80164e0:	9b01      	ldr	r3, [sp, #4]
 80164e2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80164e6:	2b00      	cmp	r3, #0
 80164e8:	d136      	bne.n	8016558 <_dtoa_r+0x810>
 80164ea:	9b01      	ldr	r3, [sp, #4]
 80164ec:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80164f0:	0d1b      	lsrs	r3, r3, #20
 80164f2:	051b      	lsls	r3, r3, #20
 80164f4:	b12b      	cbz	r3, 8016502 <_dtoa_r+0x7ba>
 80164f6:	9b05      	ldr	r3, [sp, #20]
 80164f8:	3301      	adds	r3, #1
 80164fa:	9305      	str	r3, [sp, #20]
 80164fc:	f108 0801 	add.w	r8, r8, #1
 8016500:	2301      	movs	r3, #1
 8016502:	9307      	str	r3, [sp, #28]
 8016504:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8016506:	2b00      	cmp	r3, #0
 8016508:	d12a      	bne.n	8016560 <_dtoa_r+0x818>
 801650a:	2001      	movs	r0, #1
 801650c:	e030      	b.n	8016570 <_dtoa_r+0x828>
 801650e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8016510:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8016514:	e795      	b.n	8016442 <_dtoa_r+0x6fa>
 8016516:	9b07      	ldr	r3, [sp, #28]
 8016518:	f109 37ff 	add.w	r7, r9, #4294967295
 801651c:	42bb      	cmp	r3, r7
 801651e:	bfbf      	itttt	lt
 8016520:	9b07      	ldrlt	r3, [sp, #28]
 8016522:	9707      	strlt	r7, [sp, #28]
 8016524:	1afa      	sublt	r2, r7, r3
 8016526:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8016528:	bfbb      	ittet	lt
 801652a:	189b      	addlt	r3, r3, r2
 801652c:	930e      	strlt	r3, [sp, #56]	; 0x38
 801652e:	1bdf      	subge	r7, r3, r7
 8016530:	2700      	movlt	r7, #0
 8016532:	f1b9 0f00 	cmp.w	r9, #0
 8016536:	bfb5      	itete	lt
 8016538:	9b05      	ldrlt	r3, [sp, #20]
 801653a:	9d05      	ldrge	r5, [sp, #20]
 801653c:	eba3 0509 	sublt.w	r5, r3, r9
 8016540:	464b      	movge	r3, r9
 8016542:	bfb8      	it	lt
 8016544:	2300      	movlt	r3, #0
 8016546:	e77e      	b.n	8016446 <_dtoa_r+0x6fe>
 8016548:	9f07      	ldr	r7, [sp, #28]
 801654a:	9d05      	ldr	r5, [sp, #20]
 801654c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 801654e:	e783      	b.n	8016458 <_dtoa_r+0x710>
 8016550:	9a07      	ldr	r2, [sp, #28]
 8016552:	e7ab      	b.n	80164ac <_dtoa_r+0x764>
 8016554:	2300      	movs	r3, #0
 8016556:	e7d4      	b.n	8016502 <_dtoa_r+0x7ba>
 8016558:	9b00      	ldr	r3, [sp, #0]
 801655a:	e7d2      	b.n	8016502 <_dtoa_r+0x7ba>
 801655c:	2300      	movs	r3, #0
 801655e:	9307      	str	r3, [sp, #28]
 8016560:	693b      	ldr	r3, [r7, #16]
 8016562:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8016566:	6918      	ldr	r0, [r3, #16]
 8016568:	f000 ffd8 	bl	801751c <__hi0bits>
 801656c:	f1c0 0020 	rsb	r0, r0, #32
 8016570:	4440      	add	r0, r8
 8016572:	f010 001f 	ands.w	r0, r0, #31
 8016576:	d047      	beq.n	8016608 <_dtoa_r+0x8c0>
 8016578:	f1c0 0320 	rsb	r3, r0, #32
 801657c:	2b04      	cmp	r3, #4
 801657e:	dd3b      	ble.n	80165f8 <_dtoa_r+0x8b0>
 8016580:	9b05      	ldr	r3, [sp, #20]
 8016582:	f1c0 001c 	rsb	r0, r0, #28
 8016586:	4403      	add	r3, r0
 8016588:	9305      	str	r3, [sp, #20]
 801658a:	4405      	add	r5, r0
 801658c:	4480      	add	r8, r0
 801658e:	9b05      	ldr	r3, [sp, #20]
 8016590:	2b00      	cmp	r3, #0
 8016592:	dd05      	ble.n	80165a0 <_dtoa_r+0x858>
 8016594:	461a      	mov	r2, r3
 8016596:	9904      	ldr	r1, [sp, #16]
 8016598:	4620      	mov	r0, r4
 801659a:	f001 f8fb 	bl	8017794 <__lshift>
 801659e:	9004      	str	r0, [sp, #16]
 80165a0:	f1b8 0f00 	cmp.w	r8, #0
 80165a4:	dd05      	ble.n	80165b2 <_dtoa_r+0x86a>
 80165a6:	4639      	mov	r1, r7
 80165a8:	4642      	mov	r2, r8
 80165aa:	4620      	mov	r0, r4
 80165ac:	f001 f8f2 	bl	8017794 <__lshift>
 80165b0:	4607      	mov	r7, r0
 80165b2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80165b4:	b353      	cbz	r3, 801660c <_dtoa_r+0x8c4>
 80165b6:	4639      	mov	r1, r7
 80165b8:	9804      	ldr	r0, [sp, #16]
 80165ba:	f001 f93f 	bl	801783c <__mcmp>
 80165be:	2800      	cmp	r0, #0
 80165c0:	da24      	bge.n	801660c <_dtoa_r+0x8c4>
 80165c2:	2300      	movs	r3, #0
 80165c4:	220a      	movs	r2, #10
 80165c6:	9904      	ldr	r1, [sp, #16]
 80165c8:	4620      	mov	r0, r4
 80165ca:	f000 ff2e 	bl	801742a <__multadd>
 80165ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80165d0:	9004      	str	r0, [sp, #16]
 80165d2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80165d6:	2b00      	cmp	r3, #0
 80165d8:	f000 814d 	beq.w	8016876 <_dtoa_r+0xb2e>
 80165dc:	2300      	movs	r3, #0
 80165de:	4631      	mov	r1, r6
 80165e0:	220a      	movs	r2, #10
 80165e2:	4620      	mov	r0, r4
 80165e4:	f000 ff21 	bl	801742a <__multadd>
 80165e8:	9b02      	ldr	r3, [sp, #8]
 80165ea:	2b00      	cmp	r3, #0
 80165ec:	4606      	mov	r6, r0
 80165ee:	dc4f      	bgt.n	8016690 <_dtoa_r+0x948>
 80165f0:	9b06      	ldr	r3, [sp, #24]
 80165f2:	2b02      	cmp	r3, #2
 80165f4:	dd4c      	ble.n	8016690 <_dtoa_r+0x948>
 80165f6:	e011      	b.n	801661c <_dtoa_r+0x8d4>
 80165f8:	d0c9      	beq.n	801658e <_dtoa_r+0x846>
 80165fa:	9a05      	ldr	r2, [sp, #20]
 80165fc:	331c      	adds	r3, #28
 80165fe:	441a      	add	r2, r3
 8016600:	9205      	str	r2, [sp, #20]
 8016602:	441d      	add	r5, r3
 8016604:	4498      	add	r8, r3
 8016606:	e7c2      	b.n	801658e <_dtoa_r+0x846>
 8016608:	4603      	mov	r3, r0
 801660a:	e7f6      	b.n	80165fa <_dtoa_r+0x8b2>
 801660c:	f1b9 0f00 	cmp.w	r9, #0
 8016610:	dc38      	bgt.n	8016684 <_dtoa_r+0x93c>
 8016612:	9b06      	ldr	r3, [sp, #24]
 8016614:	2b02      	cmp	r3, #2
 8016616:	dd35      	ble.n	8016684 <_dtoa_r+0x93c>
 8016618:	f8cd 9008 	str.w	r9, [sp, #8]
 801661c:	9b02      	ldr	r3, [sp, #8]
 801661e:	b963      	cbnz	r3, 801663a <_dtoa_r+0x8f2>
 8016620:	4639      	mov	r1, r7
 8016622:	2205      	movs	r2, #5
 8016624:	4620      	mov	r0, r4
 8016626:	f000 ff00 	bl	801742a <__multadd>
 801662a:	4601      	mov	r1, r0
 801662c:	4607      	mov	r7, r0
 801662e:	9804      	ldr	r0, [sp, #16]
 8016630:	f001 f904 	bl	801783c <__mcmp>
 8016634:	2800      	cmp	r0, #0
 8016636:	f73f adcc 	bgt.w	80161d2 <_dtoa_r+0x48a>
 801663a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801663c:	465d      	mov	r5, fp
 801663e:	ea6f 0a03 	mvn.w	sl, r3
 8016642:	f04f 0900 	mov.w	r9, #0
 8016646:	4639      	mov	r1, r7
 8016648:	4620      	mov	r0, r4
 801664a:	f000 fed7 	bl	80173fc <_Bfree>
 801664e:	2e00      	cmp	r6, #0
 8016650:	f43f aeb7 	beq.w	80163c2 <_dtoa_r+0x67a>
 8016654:	f1b9 0f00 	cmp.w	r9, #0
 8016658:	d005      	beq.n	8016666 <_dtoa_r+0x91e>
 801665a:	45b1      	cmp	r9, r6
 801665c:	d003      	beq.n	8016666 <_dtoa_r+0x91e>
 801665e:	4649      	mov	r1, r9
 8016660:	4620      	mov	r0, r4
 8016662:	f000 fecb 	bl	80173fc <_Bfree>
 8016666:	4631      	mov	r1, r6
 8016668:	4620      	mov	r0, r4
 801666a:	f000 fec7 	bl	80173fc <_Bfree>
 801666e:	e6a8      	b.n	80163c2 <_dtoa_r+0x67a>
 8016670:	2700      	movs	r7, #0
 8016672:	463e      	mov	r6, r7
 8016674:	e7e1      	b.n	801663a <_dtoa_r+0x8f2>
 8016676:	f8dd a020 	ldr.w	sl, [sp, #32]
 801667a:	463e      	mov	r6, r7
 801667c:	e5a9      	b.n	80161d2 <_dtoa_r+0x48a>
 801667e:	bf00      	nop
 8016680:	40240000 	.word	0x40240000
 8016684:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016686:	f8cd 9008 	str.w	r9, [sp, #8]
 801668a:	2b00      	cmp	r3, #0
 801668c:	f000 80fa 	beq.w	8016884 <_dtoa_r+0xb3c>
 8016690:	2d00      	cmp	r5, #0
 8016692:	dd05      	ble.n	80166a0 <_dtoa_r+0x958>
 8016694:	4631      	mov	r1, r6
 8016696:	462a      	mov	r2, r5
 8016698:	4620      	mov	r0, r4
 801669a:	f001 f87b 	bl	8017794 <__lshift>
 801669e:	4606      	mov	r6, r0
 80166a0:	9b07      	ldr	r3, [sp, #28]
 80166a2:	2b00      	cmp	r3, #0
 80166a4:	d04c      	beq.n	8016740 <_dtoa_r+0x9f8>
 80166a6:	6871      	ldr	r1, [r6, #4]
 80166a8:	4620      	mov	r0, r4
 80166aa:	f000 fe73 	bl	8017394 <_Balloc>
 80166ae:	6932      	ldr	r2, [r6, #16]
 80166b0:	3202      	adds	r2, #2
 80166b2:	4605      	mov	r5, r0
 80166b4:	0092      	lsls	r2, r2, #2
 80166b6:	f106 010c 	add.w	r1, r6, #12
 80166ba:	300c      	adds	r0, #12
 80166bc:	f7fd fb84 	bl	8013dc8 <memcpy>
 80166c0:	2201      	movs	r2, #1
 80166c2:	4629      	mov	r1, r5
 80166c4:	4620      	mov	r0, r4
 80166c6:	f001 f865 	bl	8017794 <__lshift>
 80166ca:	9b00      	ldr	r3, [sp, #0]
 80166cc:	f8cd b014 	str.w	fp, [sp, #20]
 80166d0:	f003 0301 	and.w	r3, r3, #1
 80166d4:	46b1      	mov	r9, r6
 80166d6:	9307      	str	r3, [sp, #28]
 80166d8:	4606      	mov	r6, r0
 80166da:	4639      	mov	r1, r7
 80166dc:	9804      	ldr	r0, [sp, #16]
 80166de:	f7ff faa5 	bl	8015c2c <quorem>
 80166e2:	4649      	mov	r1, r9
 80166e4:	4605      	mov	r5, r0
 80166e6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80166ea:	9804      	ldr	r0, [sp, #16]
 80166ec:	f001 f8a6 	bl	801783c <__mcmp>
 80166f0:	4632      	mov	r2, r6
 80166f2:	9000      	str	r0, [sp, #0]
 80166f4:	4639      	mov	r1, r7
 80166f6:	4620      	mov	r0, r4
 80166f8:	f001 f8ba 	bl	8017870 <__mdiff>
 80166fc:	68c3      	ldr	r3, [r0, #12]
 80166fe:	4602      	mov	r2, r0
 8016700:	bb03      	cbnz	r3, 8016744 <_dtoa_r+0x9fc>
 8016702:	4601      	mov	r1, r0
 8016704:	9008      	str	r0, [sp, #32]
 8016706:	9804      	ldr	r0, [sp, #16]
 8016708:	f001 f898 	bl	801783c <__mcmp>
 801670c:	9a08      	ldr	r2, [sp, #32]
 801670e:	4603      	mov	r3, r0
 8016710:	4611      	mov	r1, r2
 8016712:	4620      	mov	r0, r4
 8016714:	9308      	str	r3, [sp, #32]
 8016716:	f000 fe71 	bl	80173fc <_Bfree>
 801671a:	9b08      	ldr	r3, [sp, #32]
 801671c:	b9a3      	cbnz	r3, 8016748 <_dtoa_r+0xa00>
 801671e:	9a06      	ldr	r2, [sp, #24]
 8016720:	b992      	cbnz	r2, 8016748 <_dtoa_r+0xa00>
 8016722:	9a07      	ldr	r2, [sp, #28]
 8016724:	b982      	cbnz	r2, 8016748 <_dtoa_r+0xa00>
 8016726:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801672a:	d029      	beq.n	8016780 <_dtoa_r+0xa38>
 801672c:	9b00      	ldr	r3, [sp, #0]
 801672e:	2b00      	cmp	r3, #0
 8016730:	dd01      	ble.n	8016736 <_dtoa_r+0x9ee>
 8016732:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8016736:	9b05      	ldr	r3, [sp, #20]
 8016738:	1c5d      	adds	r5, r3, #1
 801673a:	f883 8000 	strb.w	r8, [r3]
 801673e:	e782      	b.n	8016646 <_dtoa_r+0x8fe>
 8016740:	4630      	mov	r0, r6
 8016742:	e7c2      	b.n	80166ca <_dtoa_r+0x982>
 8016744:	2301      	movs	r3, #1
 8016746:	e7e3      	b.n	8016710 <_dtoa_r+0x9c8>
 8016748:	9a00      	ldr	r2, [sp, #0]
 801674a:	2a00      	cmp	r2, #0
 801674c:	db04      	blt.n	8016758 <_dtoa_r+0xa10>
 801674e:	d125      	bne.n	801679c <_dtoa_r+0xa54>
 8016750:	9a06      	ldr	r2, [sp, #24]
 8016752:	bb1a      	cbnz	r2, 801679c <_dtoa_r+0xa54>
 8016754:	9a07      	ldr	r2, [sp, #28]
 8016756:	bb0a      	cbnz	r2, 801679c <_dtoa_r+0xa54>
 8016758:	2b00      	cmp	r3, #0
 801675a:	ddec      	ble.n	8016736 <_dtoa_r+0x9ee>
 801675c:	2201      	movs	r2, #1
 801675e:	9904      	ldr	r1, [sp, #16]
 8016760:	4620      	mov	r0, r4
 8016762:	f001 f817 	bl	8017794 <__lshift>
 8016766:	4639      	mov	r1, r7
 8016768:	9004      	str	r0, [sp, #16]
 801676a:	f001 f867 	bl	801783c <__mcmp>
 801676e:	2800      	cmp	r0, #0
 8016770:	dc03      	bgt.n	801677a <_dtoa_r+0xa32>
 8016772:	d1e0      	bne.n	8016736 <_dtoa_r+0x9ee>
 8016774:	f018 0f01 	tst.w	r8, #1
 8016778:	d0dd      	beq.n	8016736 <_dtoa_r+0x9ee>
 801677a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801677e:	d1d8      	bne.n	8016732 <_dtoa_r+0x9ea>
 8016780:	9b05      	ldr	r3, [sp, #20]
 8016782:	9a05      	ldr	r2, [sp, #20]
 8016784:	1c5d      	adds	r5, r3, #1
 8016786:	2339      	movs	r3, #57	; 0x39
 8016788:	7013      	strb	r3, [r2, #0]
 801678a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801678e:	2b39      	cmp	r3, #57	; 0x39
 8016790:	f105 32ff 	add.w	r2, r5, #4294967295
 8016794:	d04f      	beq.n	8016836 <_dtoa_r+0xaee>
 8016796:	3301      	adds	r3, #1
 8016798:	7013      	strb	r3, [r2, #0]
 801679a:	e754      	b.n	8016646 <_dtoa_r+0x8fe>
 801679c:	9a05      	ldr	r2, [sp, #20]
 801679e:	2b00      	cmp	r3, #0
 80167a0:	f102 0501 	add.w	r5, r2, #1
 80167a4:	dd06      	ble.n	80167b4 <_dtoa_r+0xa6c>
 80167a6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80167aa:	d0e9      	beq.n	8016780 <_dtoa_r+0xa38>
 80167ac:	f108 0801 	add.w	r8, r8, #1
 80167b0:	9b05      	ldr	r3, [sp, #20]
 80167b2:	e7c2      	b.n	801673a <_dtoa_r+0x9f2>
 80167b4:	9a02      	ldr	r2, [sp, #8]
 80167b6:	f805 8c01 	strb.w	r8, [r5, #-1]
 80167ba:	eba5 030b 	sub.w	r3, r5, fp
 80167be:	4293      	cmp	r3, r2
 80167c0:	d021      	beq.n	8016806 <_dtoa_r+0xabe>
 80167c2:	2300      	movs	r3, #0
 80167c4:	220a      	movs	r2, #10
 80167c6:	9904      	ldr	r1, [sp, #16]
 80167c8:	4620      	mov	r0, r4
 80167ca:	f000 fe2e 	bl	801742a <__multadd>
 80167ce:	45b1      	cmp	r9, r6
 80167d0:	9004      	str	r0, [sp, #16]
 80167d2:	f04f 0300 	mov.w	r3, #0
 80167d6:	f04f 020a 	mov.w	r2, #10
 80167da:	4649      	mov	r1, r9
 80167dc:	4620      	mov	r0, r4
 80167de:	d105      	bne.n	80167ec <_dtoa_r+0xaa4>
 80167e0:	f000 fe23 	bl	801742a <__multadd>
 80167e4:	4681      	mov	r9, r0
 80167e6:	4606      	mov	r6, r0
 80167e8:	9505      	str	r5, [sp, #20]
 80167ea:	e776      	b.n	80166da <_dtoa_r+0x992>
 80167ec:	f000 fe1d 	bl	801742a <__multadd>
 80167f0:	4631      	mov	r1, r6
 80167f2:	4681      	mov	r9, r0
 80167f4:	2300      	movs	r3, #0
 80167f6:	220a      	movs	r2, #10
 80167f8:	4620      	mov	r0, r4
 80167fa:	f000 fe16 	bl	801742a <__multadd>
 80167fe:	4606      	mov	r6, r0
 8016800:	e7f2      	b.n	80167e8 <_dtoa_r+0xaa0>
 8016802:	f04f 0900 	mov.w	r9, #0
 8016806:	2201      	movs	r2, #1
 8016808:	9904      	ldr	r1, [sp, #16]
 801680a:	4620      	mov	r0, r4
 801680c:	f000 ffc2 	bl	8017794 <__lshift>
 8016810:	4639      	mov	r1, r7
 8016812:	9004      	str	r0, [sp, #16]
 8016814:	f001 f812 	bl	801783c <__mcmp>
 8016818:	2800      	cmp	r0, #0
 801681a:	dcb6      	bgt.n	801678a <_dtoa_r+0xa42>
 801681c:	d102      	bne.n	8016824 <_dtoa_r+0xadc>
 801681e:	f018 0f01 	tst.w	r8, #1
 8016822:	d1b2      	bne.n	801678a <_dtoa_r+0xa42>
 8016824:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8016828:	2b30      	cmp	r3, #48	; 0x30
 801682a:	f105 32ff 	add.w	r2, r5, #4294967295
 801682e:	f47f af0a 	bne.w	8016646 <_dtoa_r+0x8fe>
 8016832:	4615      	mov	r5, r2
 8016834:	e7f6      	b.n	8016824 <_dtoa_r+0xadc>
 8016836:	4593      	cmp	fp, r2
 8016838:	d105      	bne.n	8016846 <_dtoa_r+0xafe>
 801683a:	2331      	movs	r3, #49	; 0x31
 801683c:	f10a 0a01 	add.w	sl, sl, #1
 8016840:	f88b 3000 	strb.w	r3, [fp]
 8016844:	e6ff      	b.n	8016646 <_dtoa_r+0x8fe>
 8016846:	4615      	mov	r5, r2
 8016848:	e79f      	b.n	801678a <_dtoa_r+0xa42>
 801684a:	f8df b064 	ldr.w	fp, [pc, #100]	; 80168b0 <_dtoa_r+0xb68>
 801684e:	e007      	b.n	8016860 <_dtoa_r+0xb18>
 8016850:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8016852:	f8df b060 	ldr.w	fp, [pc, #96]	; 80168b4 <_dtoa_r+0xb6c>
 8016856:	b11b      	cbz	r3, 8016860 <_dtoa_r+0xb18>
 8016858:	f10b 0308 	add.w	r3, fp, #8
 801685c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801685e:	6013      	str	r3, [r2, #0]
 8016860:	4658      	mov	r0, fp
 8016862:	b017      	add	sp, #92	; 0x5c
 8016864:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016868:	9b06      	ldr	r3, [sp, #24]
 801686a:	2b01      	cmp	r3, #1
 801686c:	f77f ae35 	ble.w	80164da <_dtoa_r+0x792>
 8016870:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8016872:	9307      	str	r3, [sp, #28]
 8016874:	e649      	b.n	801650a <_dtoa_r+0x7c2>
 8016876:	9b02      	ldr	r3, [sp, #8]
 8016878:	2b00      	cmp	r3, #0
 801687a:	dc03      	bgt.n	8016884 <_dtoa_r+0xb3c>
 801687c:	9b06      	ldr	r3, [sp, #24]
 801687e:	2b02      	cmp	r3, #2
 8016880:	f73f aecc 	bgt.w	801661c <_dtoa_r+0x8d4>
 8016884:	465d      	mov	r5, fp
 8016886:	4639      	mov	r1, r7
 8016888:	9804      	ldr	r0, [sp, #16]
 801688a:	f7ff f9cf 	bl	8015c2c <quorem>
 801688e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8016892:	f805 8b01 	strb.w	r8, [r5], #1
 8016896:	9a02      	ldr	r2, [sp, #8]
 8016898:	eba5 030b 	sub.w	r3, r5, fp
 801689c:	429a      	cmp	r2, r3
 801689e:	ddb0      	ble.n	8016802 <_dtoa_r+0xaba>
 80168a0:	2300      	movs	r3, #0
 80168a2:	220a      	movs	r2, #10
 80168a4:	9904      	ldr	r1, [sp, #16]
 80168a6:	4620      	mov	r0, r4
 80168a8:	f000 fdbf 	bl	801742a <__multadd>
 80168ac:	9004      	str	r0, [sp, #16]
 80168ae:	e7ea      	b.n	8016886 <_dtoa_r+0xb3e>
 80168b0:	080193bb 	.word	0x080193bb
 80168b4:	08019218 	.word	0x08019218

080168b8 <__sflush_r>:
 80168b8:	898a      	ldrh	r2, [r1, #12]
 80168ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80168be:	4605      	mov	r5, r0
 80168c0:	0710      	lsls	r0, r2, #28
 80168c2:	460c      	mov	r4, r1
 80168c4:	d458      	bmi.n	8016978 <__sflush_r+0xc0>
 80168c6:	684b      	ldr	r3, [r1, #4]
 80168c8:	2b00      	cmp	r3, #0
 80168ca:	dc05      	bgt.n	80168d8 <__sflush_r+0x20>
 80168cc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80168ce:	2b00      	cmp	r3, #0
 80168d0:	dc02      	bgt.n	80168d8 <__sflush_r+0x20>
 80168d2:	2000      	movs	r0, #0
 80168d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80168d8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80168da:	2e00      	cmp	r6, #0
 80168dc:	d0f9      	beq.n	80168d2 <__sflush_r+0x1a>
 80168de:	2300      	movs	r3, #0
 80168e0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80168e4:	682f      	ldr	r7, [r5, #0]
 80168e6:	6a21      	ldr	r1, [r4, #32]
 80168e8:	602b      	str	r3, [r5, #0]
 80168ea:	d032      	beq.n	8016952 <__sflush_r+0x9a>
 80168ec:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80168ee:	89a3      	ldrh	r3, [r4, #12]
 80168f0:	075a      	lsls	r2, r3, #29
 80168f2:	d505      	bpl.n	8016900 <__sflush_r+0x48>
 80168f4:	6863      	ldr	r3, [r4, #4]
 80168f6:	1ac0      	subs	r0, r0, r3
 80168f8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80168fa:	b10b      	cbz	r3, 8016900 <__sflush_r+0x48>
 80168fc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80168fe:	1ac0      	subs	r0, r0, r3
 8016900:	2300      	movs	r3, #0
 8016902:	4602      	mov	r2, r0
 8016904:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8016906:	6a21      	ldr	r1, [r4, #32]
 8016908:	4628      	mov	r0, r5
 801690a:	47b0      	blx	r6
 801690c:	1c43      	adds	r3, r0, #1
 801690e:	89a3      	ldrh	r3, [r4, #12]
 8016910:	d106      	bne.n	8016920 <__sflush_r+0x68>
 8016912:	6829      	ldr	r1, [r5, #0]
 8016914:	291d      	cmp	r1, #29
 8016916:	d848      	bhi.n	80169aa <__sflush_r+0xf2>
 8016918:	4a29      	ldr	r2, [pc, #164]	; (80169c0 <__sflush_r+0x108>)
 801691a:	40ca      	lsrs	r2, r1
 801691c:	07d6      	lsls	r6, r2, #31
 801691e:	d544      	bpl.n	80169aa <__sflush_r+0xf2>
 8016920:	2200      	movs	r2, #0
 8016922:	6062      	str	r2, [r4, #4]
 8016924:	04d9      	lsls	r1, r3, #19
 8016926:	6922      	ldr	r2, [r4, #16]
 8016928:	6022      	str	r2, [r4, #0]
 801692a:	d504      	bpl.n	8016936 <__sflush_r+0x7e>
 801692c:	1c42      	adds	r2, r0, #1
 801692e:	d101      	bne.n	8016934 <__sflush_r+0x7c>
 8016930:	682b      	ldr	r3, [r5, #0]
 8016932:	b903      	cbnz	r3, 8016936 <__sflush_r+0x7e>
 8016934:	6560      	str	r0, [r4, #84]	; 0x54
 8016936:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8016938:	602f      	str	r7, [r5, #0]
 801693a:	2900      	cmp	r1, #0
 801693c:	d0c9      	beq.n	80168d2 <__sflush_r+0x1a>
 801693e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8016942:	4299      	cmp	r1, r3
 8016944:	d002      	beq.n	801694c <__sflush_r+0x94>
 8016946:	4628      	mov	r0, r5
 8016948:	f001 f932 	bl	8017bb0 <_free_r>
 801694c:	2000      	movs	r0, #0
 801694e:	6360      	str	r0, [r4, #52]	; 0x34
 8016950:	e7c0      	b.n	80168d4 <__sflush_r+0x1c>
 8016952:	2301      	movs	r3, #1
 8016954:	4628      	mov	r0, r5
 8016956:	47b0      	blx	r6
 8016958:	1c41      	adds	r1, r0, #1
 801695a:	d1c8      	bne.n	80168ee <__sflush_r+0x36>
 801695c:	682b      	ldr	r3, [r5, #0]
 801695e:	2b00      	cmp	r3, #0
 8016960:	d0c5      	beq.n	80168ee <__sflush_r+0x36>
 8016962:	2b1d      	cmp	r3, #29
 8016964:	d001      	beq.n	801696a <__sflush_r+0xb2>
 8016966:	2b16      	cmp	r3, #22
 8016968:	d101      	bne.n	801696e <__sflush_r+0xb6>
 801696a:	602f      	str	r7, [r5, #0]
 801696c:	e7b1      	b.n	80168d2 <__sflush_r+0x1a>
 801696e:	89a3      	ldrh	r3, [r4, #12]
 8016970:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016974:	81a3      	strh	r3, [r4, #12]
 8016976:	e7ad      	b.n	80168d4 <__sflush_r+0x1c>
 8016978:	690f      	ldr	r7, [r1, #16]
 801697a:	2f00      	cmp	r7, #0
 801697c:	d0a9      	beq.n	80168d2 <__sflush_r+0x1a>
 801697e:	0793      	lsls	r3, r2, #30
 8016980:	680e      	ldr	r6, [r1, #0]
 8016982:	bf08      	it	eq
 8016984:	694b      	ldreq	r3, [r1, #20]
 8016986:	600f      	str	r7, [r1, #0]
 8016988:	bf18      	it	ne
 801698a:	2300      	movne	r3, #0
 801698c:	eba6 0807 	sub.w	r8, r6, r7
 8016990:	608b      	str	r3, [r1, #8]
 8016992:	f1b8 0f00 	cmp.w	r8, #0
 8016996:	dd9c      	ble.n	80168d2 <__sflush_r+0x1a>
 8016998:	4643      	mov	r3, r8
 801699a:	463a      	mov	r2, r7
 801699c:	6a21      	ldr	r1, [r4, #32]
 801699e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80169a0:	4628      	mov	r0, r5
 80169a2:	47b0      	blx	r6
 80169a4:	2800      	cmp	r0, #0
 80169a6:	dc06      	bgt.n	80169b6 <__sflush_r+0xfe>
 80169a8:	89a3      	ldrh	r3, [r4, #12]
 80169aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80169ae:	81a3      	strh	r3, [r4, #12]
 80169b0:	f04f 30ff 	mov.w	r0, #4294967295
 80169b4:	e78e      	b.n	80168d4 <__sflush_r+0x1c>
 80169b6:	4407      	add	r7, r0
 80169b8:	eba8 0800 	sub.w	r8, r8, r0
 80169bc:	e7e9      	b.n	8016992 <__sflush_r+0xda>
 80169be:	bf00      	nop
 80169c0:	20400001 	.word	0x20400001

080169c4 <_fflush_r>:
 80169c4:	b538      	push	{r3, r4, r5, lr}
 80169c6:	690b      	ldr	r3, [r1, #16]
 80169c8:	4605      	mov	r5, r0
 80169ca:	460c      	mov	r4, r1
 80169cc:	b1db      	cbz	r3, 8016a06 <_fflush_r+0x42>
 80169ce:	b118      	cbz	r0, 80169d8 <_fflush_r+0x14>
 80169d0:	6983      	ldr	r3, [r0, #24]
 80169d2:	b90b      	cbnz	r3, 80169d8 <_fflush_r+0x14>
 80169d4:	f000 f872 	bl	8016abc <__sinit>
 80169d8:	4b0c      	ldr	r3, [pc, #48]	; (8016a0c <_fflush_r+0x48>)
 80169da:	429c      	cmp	r4, r3
 80169dc:	d109      	bne.n	80169f2 <_fflush_r+0x2e>
 80169de:	686c      	ldr	r4, [r5, #4]
 80169e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80169e4:	b17b      	cbz	r3, 8016a06 <_fflush_r+0x42>
 80169e6:	4621      	mov	r1, r4
 80169e8:	4628      	mov	r0, r5
 80169ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80169ee:	f7ff bf63 	b.w	80168b8 <__sflush_r>
 80169f2:	4b07      	ldr	r3, [pc, #28]	; (8016a10 <_fflush_r+0x4c>)
 80169f4:	429c      	cmp	r4, r3
 80169f6:	d101      	bne.n	80169fc <_fflush_r+0x38>
 80169f8:	68ac      	ldr	r4, [r5, #8]
 80169fa:	e7f1      	b.n	80169e0 <_fflush_r+0x1c>
 80169fc:	4b05      	ldr	r3, [pc, #20]	; (8016a14 <_fflush_r+0x50>)
 80169fe:	429c      	cmp	r4, r3
 8016a00:	bf08      	it	eq
 8016a02:	68ec      	ldreq	r4, [r5, #12]
 8016a04:	e7ec      	b.n	80169e0 <_fflush_r+0x1c>
 8016a06:	2000      	movs	r0, #0
 8016a08:	bd38      	pop	{r3, r4, r5, pc}
 8016a0a:	bf00      	nop
 8016a0c:	08019248 	.word	0x08019248
 8016a10:	08019268 	.word	0x08019268
 8016a14:	08019228 	.word	0x08019228

08016a18 <fflush>:
 8016a18:	4601      	mov	r1, r0
 8016a1a:	b920      	cbnz	r0, 8016a26 <fflush+0xe>
 8016a1c:	4b04      	ldr	r3, [pc, #16]	; (8016a30 <fflush+0x18>)
 8016a1e:	4905      	ldr	r1, [pc, #20]	; (8016a34 <fflush+0x1c>)
 8016a20:	6818      	ldr	r0, [r3, #0]
 8016a22:	f000 b8d3 	b.w	8016bcc <_fwalk_reent>
 8016a26:	4b04      	ldr	r3, [pc, #16]	; (8016a38 <fflush+0x20>)
 8016a28:	6818      	ldr	r0, [r3, #0]
 8016a2a:	f7ff bfcb 	b.w	80169c4 <_fflush_r>
 8016a2e:	bf00      	nop
 8016a30:	0801918c 	.word	0x0801918c
 8016a34:	080169c5 	.word	0x080169c5
 8016a38:	20000024 	.word	0x20000024

08016a3c <std>:
 8016a3c:	2300      	movs	r3, #0
 8016a3e:	b510      	push	{r4, lr}
 8016a40:	4604      	mov	r4, r0
 8016a42:	e9c0 3300 	strd	r3, r3, [r0]
 8016a46:	6083      	str	r3, [r0, #8]
 8016a48:	8181      	strh	r1, [r0, #12]
 8016a4a:	6643      	str	r3, [r0, #100]	; 0x64
 8016a4c:	81c2      	strh	r2, [r0, #14]
 8016a4e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8016a52:	6183      	str	r3, [r0, #24]
 8016a54:	4619      	mov	r1, r3
 8016a56:	2208      	movs	r2, #8
 8016a58:	305c      	adds	r0, #92	; 0x5c
 8016a5a:	f7fd f9c0 	bl	8013dde <memset>
 8016a5e:	4b05      	ldr	r3, [pc, #20]	; (8016a74 <std+0x38>)
 8016a60:	6263      	str	r3, [r4, #36]	; 0x24
 8016a62:	4b05      	ldr	r3, [pc, #20]	; (8016a78 <std+0x3c>)
 8016a64:	62a3      	str	r3, [r4, #40]	; 0x28
 8016a66:	4b05      	ldr	r3, [pc, #20]	; (8016a7c <std+0x40>)
 8016a68:	62e3      	str	r3, [r4, #44]	; 0x2c
 8016a6a:	4b05      	ldr	r3, [pc, #20]	; (8016a80 <std+0x44>)
 8016a6c:	6224      	str	r4, [r4, #32]
 8016a6e:	6323      	str	r3, [r4, #48]	; 0x30
 8016a70:	bd10      	pop	{r4, pc}
 8016a72:	bf00      	nop
 8016a74:	08018975 	.word	0x08018975
 8016a78:	08018997 	.word	0x08018997
 8016a7c:	080189cf 	.word	0x080189cf
 8016a80:	080189f3 	.word	0x080189f3

08016a84 <_cleanup_r>:
 8016a84:	4901      	ldr	r1, [pc, #4]	; (8016a8c <_cleanup_r+0x8>)
 8016a86:	f000 b8a1 	b.w	8016bcc <_fwalk_reent>
 8016a8a:	bf00      	nop
 8016a8c:	080169c5 	.word	0x080169c5

08016a90 <__sfmoreglue>:
 8016a90:	b570      	push	{r4, r5, r6, lr}
 8016a92:	1e4a      	subs	r2, r1, #1
 8016a94:	2568      	movs	r5, #104	; 0x68
 8016a96:	4355      	muls	r5, r2
 8016a98:	460e      	mov	r6, r1
 8016a9a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8016a9e:	f001 f8d5 	bl	8017c4c <_malloc_r>
 8016aa2:	4604      	mov	r4, r0
 8016aa4:	b140      	cbz	r0, 8016ab8 <__sfmoreglue+0x28>
 8016aa6:	2100      	movs	r1, #0
 8016aa8:	e9c0 1600 	strd	r1, r6, [r0]
 8016aac:	300c      	adds	r0, #12
 8016aae:	60a0      	str	r0, [r4, #8]
 8016ab0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8016ab4:	f7fd f993 	bl	8013dde <memset>
 8016ab8:	4620      	mov	r0, r4
 8016aba:	bd70      	pop	{r4, r5, r6, pc}

08016abc <__sinit>:
 8016abc:	6983      	ldr	r3, [r0, #24]
 8016abe:	b510      	push	{r4, lr}
 8016ac0:	4604      	mov	r4, r0
 8016ac2:	bb33      	cbnz	r3, 8016b12 <__sinit+0x56>
 8016ac4:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8016ac8:	6503      	str	r3, [r0, #80]	; 0x50
 8016aca:	4b12      	ldr	r3, [pc, #72]	; (8016b14 <__sinit+0x58>)
 8016acc:	4a12      	ldr	r2, [pc, #72]	; (8016b18 <__sinit+0x5c>)
 8016ace:	681b      	ldr	r3, [r3, #0]
 8016ad0:	6282      	str	r2, [r0, #40]	; 0x28
 8016ad2:	4298      	cmp	r0, r3
 8016ad4:	bf04      	itt	eq
 8016ad6:	2301      	moveq	r3, #1
 8016ad8:	6183      	streq	r3, [r0, #24]
 8016ada:	f000 f81f 	bl	8016b1c <__sfp>
 8016ade:	6060      	str	r0, [r4, #4]
 8016ae0:	4620      	mov	r0, r4
 8016ae2:	f000 f81b 	bl	8016b1c <__sfp>
 8016ae6:	60a0      	str	r0, [r4, #8]
 8016ae8:	4620      	mov	r0, r4
 8016aea:	f000 f817 	bl	8016b1c <__sfp>
 8016aee:	2200      	movs	r2, #0
 8016af0:	60e0      	str	r0, [r4, #12]
 8016af2:	2104      	movs	r1, #4
 8016af4:	6860      	ldr	r0, [r4, #4]
 8016af6:	f7ff ffa1 	bl	8016a3c <std>
 8016afa:	2201      	movs	r2, #1
 8016afc:	2109      	movs	r1, #9
 8016afe:	68a0      	ldr	r0, [r4, #8]
 8016b00:	f7ff ff9c 	bl	8016a3c <std>
 8016b04:	2202      	movs	r2, #2
 8016b06:	2112      	movs	r1, #18
 8016b08:	68e0      	ldr	r0, [r4, #12]
 8016b0a:	f7ff ff97 	bl	8016a3c <std>
 8016b0e:	2301      	movs	r3, #1
 8016b10:	61a3      	str	r3, [r4, #24]
 8016b12:	bd10      	pop	{r4, pc}
 8016b14:	0801918c 	.word	0x0801918c
 8016b18:	08016a85 	.word	0x08016a85

08016b1c <__sfp>:
 8016b1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016b1e:	4b1b      	ldr	r3, [pc, #108]	; (8016b8c <__sfp+0x70>)
 8016b20:	681e      	ldr	r6, [r3, #0]
 8016b22:	69b3      	ldr	r3, [r6, #24]
 8016b24:	4607      	mov	r7, r0
 8016b26:	b913      	cbnz	r3, 8016b2e <__sfp+0x12>
 8016b28:	4630      	mov	r0, r6
 8016b2a:	f7ff ffc7 	bl	8016abc <__sinit>
 8016b2e:	3648      	adds	r6, #72	; 0x48
 8016b30:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8016b34:	3b01      	subs	r3, #1
 8016b36:	d503      	bpl.n	8016b40 <__sfp+0x24>
 8016b38:	6833      	ldr	r3, [r6, #0]
 8016b3a:	b133      	cbz	r3, 8016b4a <__sfp+0x2e>
 8016b3c:	6836      	ldr	r6, [r6, #0]
 8016b3e:	e7f7      	b.n	8016b30 <__sfp+0x14>
 8016b40:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8016b44:	b16d      	cbz	r5, 8016b62 <__sfp+0x46>
 8016b46:	3468      	adds	r4, #104	; 0x68
 8016b48:	e7f4      	b.n	8016b34 <__sfp+0x18>
 8016b4a:	2104      	movs	r1, #4
 8016b4c:	4638      	mov	r0, r7
 8016b4e:	f7ff ff9f 	bl	8016a90 <__sfmoreglue>
 8016b52:	6030      	str	r0, [r6, #0]
 8016b54:	2800      	cmp	r0, #0
 8016b56:	d1f1      	bne.n	8016b3c <__sfp+0x20>
 8016b58:	230c      	movs	r3, #12
 8016b5a:	603b      	str	r3, [r7, #0]
 8016b5c:	4604      	mov	r4, r0
 8016b5e:	4620      	mov	r0, r4
 8016b60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016b62:	4b0b      	ldr	r3, [pc, #44]	; (8016b90 <__sfp+0x74>)
 8016b64:	6665      	str	r5, [r4, #100]	; 0x64
 8016b66:	e9c4 5500 	strd	r5, r5, [r4]
 8016b6a:	60a5      	str	r5, [r4, #8]
 8016b6c:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8016b70:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8016b74:	2208      	movs	r2, #8
 8016b76:	4629      	mov	r1, r5
 8016b78:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8016b7c:	f7fd f92f 	bl	8013dde <memset>
 8016b80:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8016b84:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8016b88:	e7e9      	b.n	8016b5e <__sfp+0x42>
 8016b8a:	bf00      	nop
 8016b8c:	0801918c 	.word	0x0801918c
 8016b90:	ffff0001 	.word	0xffff0001

08016b94 <_fwalk>:
 8016b94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016b98:	4688      	mov	r8, r1
 8016b9a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8016b9e:	2600      	movs	r6, #0
 8016ba0:	b914      	cbnz	r4, 8016ba8 <_fwalk+0x14>
 8016ba2:	4630      	mov	r0, r6
 8016ba4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016ba8:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8016bac:	3f01      	subs	r7, #1
 8016bae:	d501      	bpl.n	8016bb4 <_fwalk+0x20>
 8016bb0:	6824      	ldr	r4, [r4, #0]
 8016bb2:	e7f5      	b.n	8016ba0 <_fwalk+0xc>
 8016bb4:	89ab      	ldrh	r3, [r5, #12]
 8016bb6:	2b01      	cmp	r3, #1
 8016bb8:	d906      	bls.n	8016bc8 <_fwalk+0x34>
 8016bba:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8016bbe:	3301      	adds	r3, #1
 8016bc0:	d002      	beq.n	8016bc8 <_fwalk+0x34>
 8016bc2:	4628      	mov	r0, r5
 8016bc4:	47c0      	blx	r8
 8016bc6:	4306      	orrs	r6, r0
 8016bc8:	3568      	adds	r5, #104	; 0x68
 8016bca:	e7ef      	b.n	8016bac <_fwalk+0x18>

08016bcc <_fwalk_reent>:
 8016bcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016bd0:	4680      	mov	r8, r0
 8016bd2:	4689      	mov	r9, r1
 8016bd4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8016bd8:	2600      	movs	r6, #0
 8016bda:	b914      	cbnz	r4, 8016be2 <_fwalk_reent+0x16>
 8016bdc:	4630      	mov	r0, r6
 8016bde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016be2:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8016be6:	3f01      	subs	r7, #1
 8016be8:	d501      	bpl.n	8016bee <_fwalk_reent+0x22>
 8016bea:	6824      	ldr	r4, [r4, #0]
 8016bec:	e7f5      	b.n	8016bda <_fwalk_reent+0xe>
 8016bee:	89ab      	ldrh	r3, [r5, #12]
 8016bf0:	2b01      	cmp	r3, #1
 8016bf2:	d907      	bls.n	8016c04 <_fwalk_reent+0x38>
 8016bf4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8016bf8:	3301      	adds	r3, #1
 8016bfa:	d003      	beq.n	8016c04 <_fwalk_reent+0x38>
 8016bfc:	4629      	mov	r1, r5
 8016bfe:	4640      	mov	r0, r8
 8016c00:	47c8      	blx	r9
 8016c02:	4306      	orrs	r6, r0
 8016c04:	3568      	adds	r5, #104	; 0x68
 8016c06:	e7ee      	b.n	8016be6 <_fwalk_reent+0x1a>

08016c08 <rshift>:
 8016c08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8016c0a:	6906      	ldr	r6, [r0, #16]
 8016c0c:	114b      	asrs	r3, r1, #5
 8016c0e:	429e      	cmp	r6, r3
 8016c10:	f100 0414 	add.w	r4, r0, #20
 8016c14:	dd30      	ble.n	8016c78 <rshift+0x70>
 8016c16:	f011 011f 	ands.w	r1, r1, #31
 8016c1a:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8016c1e:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8016c22:	d108      	bne.n	8016c36 <rshift+0x2e>
 8016c24:	4621      	mov	r1, r4
 8016c26:	42b2      	cmp	r2, r6
 8016c28:	460b      	mov	r3, r1
 8016c2a:	d211      	bcs.n	8016c50 <rshift+0x48>
 8016c2c:	f852 3b04 	ldr.w	r3, [r2], #4
 8016c30:	f841 3b04 	str.w	r3, [r1], #4
 8016c34:	e7f7      	b.n	8016c26 <rshift+0x1e>
 8016c36:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8016c3a:	f1c1 0c20 	rsb	ip, r1, #32
 8016c3e:	40cd      	lsrs	r5, r1
 8016c40:	3204      	adds	r2, #4
 8016c42:	4623      	mov	r3, r4
 8016c44:	42b2      	cmp	r2, r6
 8016c46:	4617      	mov	r7, r2
 8016c48:	d30c      	bcc.n	8016c64 <rshift+0x5c>
 8016c4a:	601d      	str	r5, [r3, #0]
 8016c4c:	b105      	cbz	r5, 8016c50 <rshift+0x48>
 8016c4e:	3304      	adds	r3, #4
 8016c50:	1b1a      	subs	r2, r3, r4
 8016c52:	42a3      	cmp	r3, r4
 8016c54:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8016c58:	bf08      	it	eq
 8016c5a:	2300      	moveq	r3, #0
 8016c5c:	6102      	str	r2, [r0, #16]
 8016c5e:	bf08      	it	eq
 8016c60:	6143      	streq	r3, [r0, #20]
 8016c62:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016c64:	683f      	ldr	r7, [r7, #0]
 8016c66:	fa07 f70c 	lsl.w	r7, r7, ip
 8016c6a:	433d      	orrs	r5, r7
 8016c6c:	f843 5b04 	str.w	r5, [r3], #4
 8016c70:	f852 5b04 	ldr.w	r5, [r2], #4
 8016c74:	40cd      	lsrs	r5, r1
 8016c76:	e7e5      	b.n	8016c44 <rshift+0x3c>
 8016c78:	4623      	mov	r3, r4
 8016c7a:	e7e9      	b.n	8016c50 <rshift+0x48>

08016c7c <__hexdig_fun>:
 8016c7c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8016c80:	2b09      	cmp	r3, #9
 8016c82:	d802      	bhi.n	8016c8a <__hexdig_fun+0xe>
 8016c84:	3820      	subs	r0, #32
 8016c86:	b2c0      	uxtb	r0, r0
 8016c88:	4770      	bx	lr
 8016c8a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8016c8e:	2b05      	cmp	r3, #5
 8016c90:	d801      	bhi.n	8016c96 <__hexdig_fun+0x1a>
 8016c92:	3847      	subs	r0, #71	; 0x47
 8016c94:	e7f7      	b.n	8016c86 <__hexdig_fun+0xa>
 8016c96:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8016c9a:	2b05      	cmp	r3, #5
 8016c9c:	d801      	bhi.n	8016ca2 <__hexdig_fun+0x26>
 8016c9e:	3827      	subs	r0, #39	; 0x27
 8016ca0:	e7f1      	b.n	8016c86 <__hexdig_fun+0xa>
 8016ca2:	2000      	movs	r0, #0
 8016ca4:	4770      	bx	lr

08016ca6 <__gethex>:
 8016ca6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016caa:	b08b      	sub	sp, #44	; 0x2c
 8016cac:	468a      	mov	sl, r1
 8016cae:	9002      	str	r0, [sp, #8]
 8016cb0:	9816      	ldr	r0, [sp, #88]	; 0x58
 8016cb2:	9306      	str	r3, [sp, #24]
 8016cb4:	4690      	mov	r8, r2
 8016cb6:	f000 fadf 	bl	8017278 <__localeconv_l>
 8016cba:	6803      	ldr	r3, [r0, #0]
 8016cbc:	9303      	str	r3, [sp, #12]
 8016cbe:	4618      	mov	r0, r3
 8016cc0:	f7f1 f9be 	bl	8008040 <strlen>
 8016cc4:	9b03      	ldr	r3, [sp, #12]
 8016cc6:	9001      	str	r0, [sp, #4]
 8016cc8:	4403      	add	r3, r0
 8016cca:	f04f 0b00 	mov.w	fp, #0
 8016cce:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8016cd2:	9307      	str	r3, [sp, #28]
 8016cd4:	f8da 3000 	ldr.w	r3, [sl]
 8016cd8:	3302      	adds	r3, #2
 8016cda:	461f      	mov	r7, r3
 8016cdc:	f813 0b01 	ldrb.w	r0, [r3], #1
 8016ce0:	2830      	cmp	r0, #48	; 0x30
 8016ce2:	d06c      	beq.n	8016dbe <__gethex+0x118>
 8016ce4:	f7ff ffca 	bl	8016c7c <__hexdig_fun>
 8016ce8:	4604      	mov	r4, r0
 8016cea:	2800      	cmp	r0, #0
 8016cec:	d16a      	bne.n	8016dc4 <__gethex+0x11e>
 8016cee:	9a01      	ldr	r2, [sp, #4]
 8016cf0:	9903      	ldr	r1, [sp, #12]
 8016cf2:	4638      	mov	r0, r7
 8016cf4:	f001 fe81 	bl	80189fa <strncmp>
 8016cf8:	2800      	cmp	r0, #0
 8016cfa:	d166      	bne.n	8016dca <__gethex+0x124>
 8016cfc:	9b01      	ldr	r3, [sp, #4]
 8016cfe:	5cf8      	ldrb	r0, [r7, r3]
 8016d00:	18fe      	adds	r6, r7, r3
 8016d02:	f7ff ffbb 	bl	8016c7c <__hexdig_fun>
 8016d06:	2800      	cmp	r0, #0
 8016d08:	d062      	beq.n	8016dd0 <__gethex+0x12a>
 8016d0a:	4633      	mov	r3, r6
 8016d0c:	7818      	ldrb	r0, [r3, #0]
 8016d0e:	2830      	cmp	r0, #48	; 0x30
 8016d10:	461f      	mov	r7, r3
 8016d12:	f103 0301 	add.w	r3, r3, #1
 8016d16:	d0f9      	beq.n	8016d0c <__gethex+0x66>
 8016d18:	f7ff ffb0 	bl	8016c7c <__hexdig_fun>
 8016d1c:	fab0 f580 	clz	r5, r0
 8016d20:	096d      	lsrs	r5, r5, #5
 8016d22:	4634      	mov	r4, r6
 8016d24:	f04f 0b01 	mov.w	fp, #1
 8016d28:	463a      	mov	r2, r7
 8016d2a:	4616      	mov	r6, r2
 8016d2c:	3201      	adds	r2, #1
 8016d2e:	7830      	ldrb	r0, [r6, #0]
 8016d30:	f7ff ffa4 	bl	8016c7c <__hexdig_fun>
 8016d34:	2800      	cmp	r0, #0
 8016d36:	d1f8      	bne.n	8016d2a <__gethex+0x84>
 8016d38:	9a01      	ldr	r2, [sp, #4]
 8016d3a:	9903      	ldr	r1, [sp, #12]
 8016d3c:	4630      	mov	r0, r6
 8016d3e:	f001 fe5c 	bl	80189fa <strncmp>
 8016d42:	b950      	cbnz	r0, 8016d5a <__gethex+0xb4>
 8016d44:	b954      	cbnz	r4, 8016d5c <__gethex+0xb6>
 8016d46:	9b01      	ldr	r3, [sp, #4]
 8016d48:	18f4      	adds	r4, r6, r3
 8016d4a:	4622      	mov	r2, r4
 8016d4c:	4616      	mov	r6, r2
 8016d4e:	3201      	adds	r2, #1
 8016d50:	7830      	ldrb	r0, [r6, #0]
 8016d52:	f7ff ff93 	bl	8016c7c <__hexdig_fun>
 8016d56:	2800      	cmp	r0, #0
 8016d58:	d1f8      	bne.n	8016d4c <__gethex+0xa6>
 8016d5a:	b10c      	cbz	r4, 8016d60 <__gethex+0xba>
 8016d5c:	1ba4      	subs	r4, r4, r6
 8016d5e:	00a4      	lsls	r4, r4, #2
 8016d60:	7833      	ldrb	r3, [r6, #0]
 8016d62:	2b50      	cmp	r3, #80	; 0x50
 8016d64:	d001      	beq.n	8016d6a <__gethex+0xc4>
 8016d66:	2b70      	cmp	r3, #112	; 0x70
 8016d68:	d140      	bne.n	8016dec <__gethex+0x146>
 8016d6a:	7873      	ldrb	r3, [r6, #1]
 8016d6c:	2b2b      	cmp	r3, #43	; 0x2b
 8016d6e:	d031      	beq.n	8016dd4 <__gethex+0x12e>
 8016d70:	2b2d      	cmp	r3, #45	; 0x2d
 8016d72:	d033      	beq.n	8016ddc <__gethex+0x136>
 8016d74:	1c71      	adds	r1, r6, #1
 8016d76:	f04f 0900 	mov.w	r9, #0
 8016d7a:	7808      	ldrb	r0, [r1, #0]
 8016d7c:	f7ff ff7e 	bl	8016c7c <__hexdig_fun>
 8016d80:	1e43      	subs	r3, r0, #1
 8016d82:	b2db      	uxtb	r3, r3
 8016d84:	2b18      	cmp	r3, #24
 8016d86:	d831      	bhi.n	8016dec <__gethex+0x146>
 8016d88:	f1a0 0210 	sub.w	r2, r0, #16
 8016d8c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8016d90:	f7ff ff74 	bl	8016c7c <__hexdig_fun>
 8016d94:	1e43      	subs	r3, r0, #1
 8016d96:	b2db      	uxtb	r3, r3
 8016d98:	2b18      	cmp	r3, #24
 8016d9a:	d922      	bls.n	8016de2 <__gethex+0x13c>
 8016d9c:	f1b9 0f00 	cmp.w	r9, #0
 8016da0:	d000      	beq.n	8016da4 <__gethex+0xfe>
 8016da2:	4252      	negs	r2, r2
 8016da4:	4414      	add	r4, r2
 8016da6:	f8ca 1000 	str.w	r1, [sl]
 8016daa:	b30d      	cbz	r5, 8016df0 <__gethex+0x14a>
 8016dac:	f1bb 0f00 	cmp.w	fp, #0
 8016db0:	bf0c      	ite	eq
 8016db2:	2706      	moveq	r7, #6
 8016db4:	2700      	movne	r7, #0
 8016db6:	4638      	mov	r0, r7
 8016db8:	b00b      	add	sp, #44	; 0x2c
 8016dba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016dbe:	f10b 0b01 	add.w	fp, fp, #1
 8016dc2:	e78a      	b.n	8016cda <__gethex+0x34>
 8016dc4:	2500      	movs	r5, #0
 8016dc6:	462c      	mov	r4, r5
 8016dc8:	e7ae      	b.n	8016d28 <__gethex+0x82>
 8016dca:	463e      	mov	r6, r7
 8016dcc:	2501      	movs	r5, #1
 8016dce:	e7c7      	b.n	8016d60 <__gethex+0xba>
 8016dd0:	4604      	mov	r4, r0
 8016dd2:	e7fb      	b.n	8016dcc <__gethex+0x126>
 8016dd4:	f04f 0900 	mov.w	r9, #0
 8016dd8:	1cb1      	adds	r1, r6, #2
 8016dda:	e7ce      	b.n	8016d7a <__gethex+0xd4>
 8016ddc:	f04f 0901 	mov.w	r9, #1
 8016de0:	e7fa      	b.n	8016dd8 <__gethex+0x132>
 8016de2:	230a      	movs	r3, #10
 8016de4:	fb03 0202 	mla	r2, r3, r2, r0
 8016de8:	3a10      	subs	r2, #16
 8016dea:	e7cf      	b.n	8016d8c <__gethex+0xe6>
 8016dec:	4631      	mov	r1, r6
 8016dee:	e7da      	b.n	8016da6 <__gethex+0x100>
 8016df0:	1bf3      	subs	r3, r6, r7
 8016df2:	3b01      	subs	r3, #1
 8016df4:	4629      	mov	r1, r5
 8016df6:	2b07      	cmp	r3, #7
 8016df8:	dc49      	bgt.n	8016e8e <__gethex+0x1e8>
 8016dfa:	9802      	ldr	r0, [sp, #8]
 8016dfc:	f000 faca 	bl	8017394 <_Balloc>
 8016e00:	9b01      	ldr	r3, [sp, #4]
 8016e02:	f100 0914 	add.w	r9, r0, #20
 8016e06:	f04f 0b00 	mov.w	fp, #0
 8016e0a:	f1c3 0301 	rsb	r3, r3, #1
 8016e0e:	4605      	mov	r5, r0
 8016e10:	f8cd 9010 	str.w	r9, [sp, #16]
 8016e14:	46da      	mov	sl, fp
 8016e16:	9308      	str	r3, [sp, #32]
 8016e18:	42b7      	cmp	r7, r6
 8016e1a:	d33b      	bcc.n	8016e94 <__gethex+0x1ee>
 8016e1c:	9804      	ldr	r0, [sp, #16]
 8016e1e:	f840 ab04 	str.w	sl, [r0], #4
 8016e22:	eba0 0009 	sub.w	r0, r0, r9
 8016e26:	1080      	asrs	r0, r0, #2
 8016e28:	6128      	str	r0, [r5, #16]
 8016e2a:	0147      	lsls	r7, r0, #5
 8016e2c:	4650      	mov	r0, sl
 8016e2e:	f000 fb75 	bl	801751c <__hi0bits>
 8016e32:	f8d8 6000 	ldr.w	r6, [r8]
 8016e36:	1a3f      	subs	r7, r7, r0
 8016e38:	42b7      	cmp	r7, r6
 8016e3a:	dd64      	ble.n	8016f06 <__gethex+0x260>
 8016e3c:	1bbf      	subs	r7, r7, r6
 8016e3e:	4639      	mov	r1, r7
 8016e40:	4628      	mov	r0, r5
 8016e42:	f000 fe85 	bl	8017b50 <__any_on>
 8016e46:	4682      	mov	sl, r0
 8016e48:	b178      	cbz	r0, 8016e6a <__gethex+0x1c4>
 8016e4a:	1e7b      	subs	r3, r7, #1
 8016e4c:	1159      	asrs	r1, r3, #5
 8016e4e:	f003 021f 	and.w	r2, r3, #31
 8016e52:	f04f 0a01 	mov.w	sl, #1
 8016e56:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8016e5a:	fa0a f202 	lsl.w	r2, sl, r2
 8016e5e:	420a      	tst	r2, r1
 8016e60:	d003      	beq.n	8016e6a <__gethex+0x1c4>
 8016e62:	4553      	cmp	r3, sl
 8016e64:	dc46      	bgt.n	8016ef4 <__gethex+0x24e>
 8016e66:	f04f 0a02 	mov.w	sl, #2
 8016e6a:	4639      	mov	r1, r7
 8016e6c:	4628      	mov	r0, r5
 8016e6e:	f7ff fecb 	bl	8016c08 <rshift>
 8016e72:	443c      	add	r4, r7
 8016e74:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8016e78:	42a3      	cmp	r3, r4
 8016e7a:	da52      	bge.n	8016f22 <__gethex+0x27c>
 8016e7c:	4629      	mov	r1, r5
 8016e7e:	9802      	ldr	r0, [sp, #8]
 8016e80:	f000 fabc 	bl	80173fc <_Bfree>
 8016e84:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8016e86:	2300      	movs	r3, #0
 8016e88:	6013      	str	r3, [r2, #0]
 8016e8a:	27a3      	movs	r7, #163	; 0xa3
 8016e8c:	e793      	b.n	8016db6 <__gethex+0x110>
 8016e8e:	3101      	adds	r1, #1
 8016e90:	105b      	asrs	r3, r3, #1
 8016e92:	e7b0      	b.n	8016df6 <__gethex+0x150>
 8016e94:	1e73      	subs	r3, r6, #1
 8016e96:	9305      	str	r3, [sp, #20]
 8016e98:	9a07      	ldr	r2, [sp, #28]
 8016e9a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8016e9e:	4293      	cmp	r3, r2
 8016ea0:	d018      	beq.n	8016ed4 <__gethex+0x22e>
 8016ea2:	f1bb 0f20 	cmp.w	fp, #32
 8016ea6:	d107      	bne.n	8016eb8 <__gethex+0x212>
 8016ea8:	9b04      	ldr	r3, [sp, #16]
 8016eaa:	f8c3 a000 	str.w	sl, [r3]
 8016eae:	3304      	adds	r3, #4
 8016eb0:	f04f 0a00 	mov.w	sl, #0
 8016eb4:	9304      	str	r3, [sp, #16]
 8016eb6:	46d3      	mov	fp, sl
 8016eb8:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8016ebc:	f7ff fede 	bl	8016c7c <__hexdig_fun>
 8016ec0:	f000 000f 	and.w	r0, r0, #15
 8016ec4:	fa00 f00b 	lsl.w	r0, r0, fp
 8016ec8:	ea4a 0a00 	orr.w	sl, sl, r0
 8016ecc:	f10b 0b04 	add.w	fp, fp, #4
 8016ed0:	9b05      	ldr	r3, [sp, #20]
 8016ed2:	e00d      	b.n	8016ef0 <__gethex+0x24a>
 8016ed4:	9b05      	ldr	r3, [sp, #20]
 8016ed6:	9a08      	ldr	r2, [sp, #32]
 8016ed8:	4413      	add	r3, r2
 8016eda:	42bb      	cmp	r3, r7
 8016edc:	d3e1      	bcc.n	8016ea2 <__gethex+0x1fc>
 8016ede:	4618      	mov	r0, r3
 8016ee0:	9a01      	ldr	r2, [sp, #4]
 8016ee2:	9903      	ldr	r1, [sp, #12]
 8016ee4:	9309      	str	r3, [sp, #36]	; 0x24
 8016ee6:	f001 fd88 	bl	80189fa <strncmp>
 8016eea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016eec:	2800      	cmp	r0, #0
 8016eee:	d1d8      	bne.n	8016ea2 <__gethex+0x1fc>
 8016ef0:	461e      	mov	r6, r3
 8016ef2:	e791      	b.n	8016e18 <__gethex+0x172>
 8016ef4:	1eb9      	subs	r1, r7, #2
 8016ef6:	4628      	mov	r0, r5
 8016ef8:	f000 fe2a 	bl	8017b50 <__any_on>
 8016efc:	2800      	cmp	r0, #0
 8016efe:	d0b2      	beq.n	8016e66 <__gethex+0x1c0>
 8016f00:	f04f 0a03 	mov.w	sl, #3
 8016f04:	e7b1      	b.n	8016e6a <__gethex+0x1c4>
 8016f06:	da09      	bge.n	8016f1c <__gethex+0x276>
 8016f08:	1bf7      	subs	r7, r6, r7
 8016f0a:	4629      	mov	r1, r5
 8016f0c:	463a      	mov	r2, r7
 8016f0e:	9802      	ldr	r0, [sp, #8]
 8016f10:	f000 fc40 	bl	8017794 <__lshift>
 8016f14:	1be4      	subs	r4, r4, r7
 8016f16:	4605      	mov	r5, r0
 8016f18:	f100 0914 	add.w	r9, r0, #20
 8016f1c:	f04f 0a00 	mov.w	sl, #0
 8016f20:	e7a8      	b.n	8016e74 <__gethex+0x1ce>
 8016f22:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8016f26:	42a0      	cmp	r0, r4
 8016f28:	dd6a      	ble.n	8017000 <__gethex+0x35a>
 8016f2a:	1b04      	subs	r4, r0, r4
 8016f2c:	42a6      	cmp	r6, r4
 8016f2e:	dc2e      	bgt.n	8016f8e <__gethex+0x2e8>
 8016f30:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8016f34:	2b02      	cmp	r3, #2
 8016f36:	d022      	beq.n	8016f7e <__gethex+0x2d8>
 8016f38:	2b03      	cmp	r3, #3
 8016f3a:	d024      	beq.n	8016f86 <__gethex+0x2e0>
 8016f3c:	2b01      	cmp	r3, #1
 8016f3e:	d115      	bne.n	8016f6c <__gethex+0x2c6>
 8016f40:	42a6      	cmp	r6, r4
 8016f42:	d113      	bne.n	8016f6c <__gethex+0x2c6>
 8016f44:	2e01      	cmp	r6, #1
 8016f46:	dc0b      	bgt.n	8016f60 <__gethex+0x2ba>
 8016f48:	9a06      	ldr	r2, [sp, #24]
 8016f4a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8016f4e:	6013      	str	r3, [r2, #0]
 8016f50:	2301      	movs	r3, #1
 8016f52:	612b      	str	r3, [r5, #16]
 8016f54:	f8c9 3000 	str.w	r3, [r9]
 8016f58:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8016f5a:	2762      	movs	r7, #98	; 0x62
 8016f5c:	601d      	str	r5, [r3, #0]
 8016f5e:	e72a      	b.n	8016db6 <__gethex+0x110>
 8016f60:	1e71      	subs	r1, r6, #1
 8016f62:	4628      	mov	r0, r5
 8016f64:	f000 fdf4 	bl	8017b50 <__any_on>
 8016f68:	2800      	cmp	r0, #0
 8016f6a:	d1ed      	bne.n	8016f48 <__gethex+0x2a2>
 8016f6c:	4629      	mov	r1, r5
 8016f6e:	9802      	ldr	r0, [sp, #8]
 8016f70:	f000 fa44 	bl	80173fc <_Bfree>
 8016f74:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8016f76:	2300      	movs	r3, #0
 8016f78:	6013      	str	r3, [r2, #0]
 8016f7a:	2750      	movs	r7, #80	; 0x50
 8016f7c:	e71b      	b.n	8016db6 <__gethex+0x110>
 8016f7e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8016f80:	2b00      	cmp	r3, #0
 8016f82:	d0e1      	beq.n	8016f48 <__gethex+0x2a2>
 8016f84:	e7f2      	b.n	8016f6c <__gethex+0x2c6>
 8016f86:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8016f88:	2b00      	cmp	r3, #0
 8016f8a:	d1dd      	bne.n	8016f48 <__gethex+0x2a2>
 8016f8c:	e7ee      	b.n	8016f6c <__gethex+0x2c6>
 8016f8e:	1e67      	subs	r7, r4, #1
 8016f90:	f1ba 0f00 	cmp.w	sl, #0
 8016f94:	d131      	bne.n	8016ffa <__gethex+0x354>
 8016f96:	b127      	cbz	r7, 8016fa2 <__gethex+0x2fc>
 8016f98:	4639      	mov	r1, r7
 8016f9a:	4628      	mov	r0, r5
 8016f9c:	f000 fdd8 	bl	8017b50 <__any_on>
 8016fa0:	4682      	mov	sl, r0
 8016fa2:	117a      	asrs	r2, r7, #5
 8016fa4:	2301      	movs	r3, #1
 8016fa6:	f007 071f 	and.w	r7, r7, #31
 8016faa:	fa03 f707 	lsl.w	r7, r3, r7
 8016fae:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8016fb2:	4621      	mov	r1, r4
 8016fb4:	421f      	tst	r7, r3
 8016fb6:	4628      	mov	r0, r5
 8016fb8:	bf18      	it	ne
 8016fba:	f04a 0a02 	orrne.w	sl, sl, #2
 8016fbe:	1b36      	subs	r6, r6, r4
 8016fc0:	f7ff fe22 	bl	8016c08 <rshift>
 8016fc4:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8016fc8:	2702      	movs	r7, #2
 8016fca:	f1ba 0f00 	cmp.w	sl, #0
 8016fce:	d048      	beq.n	8017062 <__gethex+0x3bc>
 8016fd0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8016fd4:	2b02      	cmp	r3, #2
 8016fd6:	d015      	beq.n	8017004 <__gethex+0x35e>
 8016fd8:	2b03      	cmp	r3, #3
 8016fda:	d017      	beq.n	801700c <__gethex+0x366>
 8016fdc:	2b01      	cmp	r3, #1
 8016fde:	d109      	bne.n	8016ff4 <__gethex+0x34e>
 8016fe0:	f01a 0f02 	tst.w	sl, #2
 8016fe4:	d006      	beq.n	8016ff4 <__gethex+0x34e>
 8016fe6:	f8d9 3000 	ldr.w	r3, [r9]
 8016fea:	ea4a 0a03 	orr.w	sl, sl, r3
 8016fee:	f01a 0f01 	tst.w	sl, #1
 8016ff2:	d10e      	bne.n	8017012 <__gethex+0x36c>
 8016ff4:	f047 0710 	orr.w	r7, r7, #16
 8016ff8:	e033      	b.n	8017062 <__gethex+0x3bc>
 8016ffa:	f04f 0a01 	mov.w	sl, #1
 8016ffe:	e7d0      	b.n	8016fa2 <__gethex+0x2fc>
 8017000:	2701      	movs	r7, #1
 8017002:	e7e2      	b.n	8016fca <__gethex+0x324>
 8017004:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8017006:	f1c3 0301 	rsb	r3, r3, #1
 801700a:	9315      	str	r3, [sp, #84]	; 0x54
 801700c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801700e:	2b00      	cmp	r3, #0
 8017010:	d0f0      	beq.n	8016ff4 <__gethex+0x34e>
 8017012:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8017016:	f105 0314 	add.w	r3, r5, #20
 801701a:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 801701e:	eb03 010a 	add.w	r1, r3, sl
 8017022:	f04f 0c00 	mov.w	ip, #0
 8017026:	4618      	mov	r0, r3
 8017028:	f853 2b04 	ldr.w	r2, [r3], #4
 801702c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8017030:	d01c      	beq.n	801706c <__gethex+0x3c6>
 8017032:	3201      	adds	r2, #1
 8017034:	6002      	str	r2, [r0, #0]
 8017036:	2f02      	cmp	r7, #2
 8017038:	f105 0314 	add.w	r3, r5, #20
 801703c:	d138      	bne.n	80170b0 <__gethex+0x40a>
 801703e:	f8d8 2000 	ldr.w	r2, [r8]
 8017042:	3a01      	subs	r2, #1
 8017044:	42b2      	cmp	r2, r6
 8017046:	d10a      	bne.n	801705e <__gethex+0x3b8>
 8017048:	1171      	asrs	r1, r6, #5
 801704a:	2201      	movs	r2, #1
 801704c:	f006 061f 	and.w	r6, r6, #31
 8017050:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8017054:	fa02 f606 	lsl.w	r6, r2, r6
 8017058:	421e      	tst	r6, r3
 801705a:	bf18      	it	ne
 801705c:	4617      	movne	r7, r2
 801705e:	f047 0720 	orr.w	r7, r7, #32
 8017062:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8017064:	601d      	str	r5, [r3, #0]
 8017066:	9b06      	ldr	r3, [sp, #24]
 8017068:	601c      	str	r4, [r3, #0]
 801706a:	e6a4      	b.n	8016db6 <__gethex+0x110>
 801706c:	4299      	cmp	r1, r3
 801706e:	f843 cc04 	str.w	ip, [r3, #-4]
 8017072:	d8d8      	bhi.n	8017026 <__gethex+0x380>
 8017074:	68ab      	ldr	r3, [r5, #8]
 8017076:	4599      	cmp	r9, r3
 8017078:	db12      	blt.n	80170a0 <__gethex+0x3fa>
 801707a:	6869      	ldr	r1, [r5, #4]
 801707c:	9802      	ldr	r0, [sp, #8]
 801707e:	3101      	adds	r1, #1
 8017080:	f000 f988 	bl	8017394 <_Balloc>
 8017084:	692a      	ldr	r2, [r5, #16]
 8017086:	3202      	adds	r2, #2
 8017088:	f105 010c 	add.w	r1, r5, #12
 801708c:	4683      	mov	fp, r0
 801708e:	0092      	lsls	r2, r2, #2
 8017090:	300c      	adds	r0, #12
 8017092:	f7fc fe99 	bl	8013dc8 <memcpy>
 8017096:	4629      	mov	r1, r5
 8017098:	9802      	ldr	r0, [sp, #8]
 801709a:	f000 f9af 	bl	80173fc <_Bfree>
 801709e:	465d      	mov	r5, fp
 80170a0:	692b      	ldr	r3, [r5, #16]
 80170a2:	1c5a      	adds	r2, r3, #1
 80170a4:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80170a8:	612a      	str	r2, [r5, #16]
 80170aa:	2201      	movs	r2, #1
 80170ac:	615a      	str	r2, [r3, #20]
 80170ae:	e7c2      	b.n	8017036 <__gethex+0x390>
 80170b0:	692a      	ldr	r2, [r5, #16]
 80170b2:	454a      	cmp	r2, r9
 80170b4:	dd0b      	ble.n	80170ce <__gethex+0x428>
 80170b6:	2101      	movs	r1, #1
 80170b8:	4628      	mov	r0, r5
 80170ba:	f7ff fda5 	bl	8016c08 <rshift>
 80170be:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80170c2:	3401      	adds	r4, #1
 80170c4:	42a3      	cmp	r3, r4
 80170c6:	f6ff aed9 	blt.w	8016e7c <__gethex+0x1d6>
 80170ca:	2701      	movs	r7, #1
 80170cc:	e7c7      	b.n	801705e <__gethex+0x3b8>
 80170ce:	f016 061f 	ands.w	r6, r6, #31
 80170d2:	d0fa      	beq.n	80170ca <__gethex+0x424>
 80170d4:	449a      	add	sl, r3
 80170d6:	f1c6 0620 	rsb	r6, r6, #32
 80170da:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 80170de:	f000 fa1d 	bl	801751c <__hi0bits>
 80170e2:	42b0      	cmp	r0, r6
 80170e4:	dbe7      	blt.n	80170b6 <__gethex+0x410>
 80170e6:	e7f0      	b.n	80170ca <__gethex+0x424>

080170e8 <L_shift>:
 80170e8:	f1c2 0208 	rsb	r2, r2, #8
 80170ec:	0092      	lsls	r2, r2, #2
 80170ee:	b570      	push	{r4, r5, r6, lr}
 80170f0:	f1c2 0620 	rsb	r6, r2, #32
 80170f4:	6843      	ldr	r3, [r0, #4]
 80170f6:	6804      	ldr	r4, [r0, #0]
 80170f8:	fa03 f506 	lsl.w	r5, r3, r6
 80170fc:	432c      	orrs	r4, r5
 80170fe:	40d3      	lsrs	r3, r2
 8017100:	6004      	str	r4, [r0, #0]
 8017102:	f840 3f04 	str.w	r3, [r0, #4]!
 8017106:	4288      	cmp	r0, r1
 8017108:	d3f4      	bcc.n	80170f4 <L_shift+0xc>
 801710a:	bd70      	pop	{r4, r5, r6, pc}

0801710c <__match>:
 801710c:	b530      	push	{r4, r5, lr}
 801710e:	6803      	ldr	r3, [r0, #0]
 8017110:	3301      	adds	r3, #1
 8017112:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017116:	b914      	cbnz	r4, 801711e <__match+0x12>
 8017118:	6003      	str	r3, [r0, #0]
 801711a:	2001      	movs	r0, #1
 801711c:	bd30      	pop	{r4, r5, pc}
 801711e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017122:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8017126:	2d19      	cmp	r5, #25
 8017128:	bf98      	it	ls
 801712a:	3220      	addls	r2, #32
 801712c:	42a2      	cmp	r2, r4
 801712e:	d0f0      	beq.n	8017112 <__match+0x6>
 8017130:	2000      	movs	r0, #0
 8017132:	e7f3      	b.n	801711c <__match+0x10>

08017134 <__hexnan>:
 8017134:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017138:	680b      	ldr	r3, [r1, #0]
 801713a:	6801      	ldr	r1, [r0, #0]
 801713c:	115f      	asrs	r7, r3, #5
 801713e:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8017142:	f013 031f 	ands.w	r3, r3, #31
 8017146:	b087      	sub	sp, #28
 8017148:	bf18      	it	ne
 801714a:	3704      	addne	r7, #4
 801714c:	2500      	movs	r5, #0
 801714e:	1f3e      	subs	r6, r7, #4
 8017150:	4682      	mov	sl, r0
 8017152:	4690      	mov	r8, r2
 8017154:	9301      	str	r3, [sp, #4]
 8017156:	f847 5c04 	str.w	r5, [r7, #-4]
 801715a:	46b1      	mov	r9, r6
 801715c:	4634      	mov	r4, r6
 801715e:	9502      	str	r5, [sp, #8]
 8017160:	46ab      	mov	fp, r5
 8017162:	784a      	ldrb	r2, [r1, #1]
 8017164:	1c4b      	adds	r3, r1, #1
 8017166:	9303      	str	r3, [sp, #12]
 8017168:	b342      	cbz	r2, 80171bc <__hexnan+0x88>
 801716a:	4610      	mov	r0, r2
 801716c:	9105      	str	r1, [sp, #20]
 801716e:	9204      	str	r2, [sp, #16]
 8017170:	f7ff fd84 	bl	8016c7c <__hexdig_fun>
 8017174:	2800      	cmp	r0, #0
 8017176:	d143      	bne.n	8017200 <__hexnan+0xcc>
 8017178:	9a04      	ldr	r2, [sp, #16]
 801717a:	9905      	ldr	r1, [sp, #20]
 801717c:	2a20      	cmp	r2, #32
 801717e:	d818      	bhi.n	80171b2 <__hexnan+0x7e>
 8017180:	9b02      	ldr	r3, [sp, #8]
 8017182:	459b      	cmp	fp, r3
 8017184:	dd13      	ble.n	80171ae <__hexnan+0x7a>
 8017186:	454c      	cmp	r4, r9
 8017188:	d206      	bcs.n	8017198 <__hexnan+0x64>
 801718a:	2d07      	cmp	r5, #7
 801718c:	dc04      	bgt.n	8017198 <__hexnan+0x64>
 801718e:	462a      	mov	r2, r5
 8017190:	4649      	mov	r1, r9
 8017192:	4620      	mov	r0, r4
 8017194:	f7ff ffa8 	bl	80170e8 <L_shift>
 8017198:	4544      	cmp	r4, r8
 801719a:	d944      	bls.n	8017226 <__hexnan+0xf2>
 801719c:	2300      	movs	r3, #0
 801719e:	f1a4 0904 	sub.w	r9, r4, #4
 80171a2:	f844 3c04 	str.w	r3, [r4, #-4]
 80171a6:	f8cd b008 	str.w	fp, [sp, #8]
 80171aa:	464c      	mov	r4, r9
 80171ac:	461d      	mov	r5, r3
 80171ae:	9903      	ldr	r1, [sp, #12]
 80171b0:	e7d7      	b.n	8017162 <__hexnan+0x2e>
 80171b2:	2a29      	cmp	r2, #41	; 0x29
 80171b4:	d14a      	bne.n	801724c <__hexnan+0x118>
 80171b6:	3102      	adds	r1, #2
 80171b8:	f8ca 1000 	str.w	r1, [sl]
 80171bc:	f1bb 0f00 	cmp.w	fp, #0
 80171c0:	d044      	beq.n	801724c <__hexnan+0x118>
 80171c2:	454c      	cmp	r4, r9
 80171c4:	d206      	bcs.n	80171d4 <__hexnan+0xa0>
 80171c6:	2d07      	cmp	r5, #7
 80171c8:	dc04      	bgt.n	80171d4 <__hexnan+0xa0>
 80171ca:	462a      	mov	r2, r5
 80171cc:	4649      	mov	r1, r9
 80171ce:	4620      	mov	r0, r4
 80171d0:	f7ff ff8a 	bl	80170e8 <L_shift>
 80171d4:	4544      	cmp	r4, r8
 80171d6:	d928      	bls.n	801722a <__hexnan+0xf6>
 80171d8:	4643      	mov	r3, r8
 80171da:	f854 2b04 	ldr.w	r2, [r4], #4
 80171de:	f843 2b04 	str.w	r2, [r3], #4
 80171e2:	42a6      	cmp	r6, r4
 80171e4:	d2f9      	bcs.n	80171da <__hexnan+0xa6>
 80171e6:	2200      	movs	r2, #0
 80171e8:	f843 2b04 	str.w	r2, [r3], #4
 80171ec:	429e      	cmp	r6, r3
 80171ee:	d2fb      	bcs.n	80171e8 <__hexnan+0xb4>
 80171f0:	6833      	ldr	r3, [r6, #0]
 80171f2:	b91b      	cbnz	r3, 80171fc <__hexnan+0xc8>
 80171f4:	4546      	cmp	r6, r8
 80171f6:	d127      	bne.n	8017248 <__hexnan+0x114>
 80171f8:	2301      	movs	r3, #1
 80171fa:	6033      	str	r3, [r6, #0]
 80171fc:	2005      	movs	r0, #5
 80171fe:	e026      	b.n	801724e <__hexnan+0x11a>
 8017200:	3501      	adds	r5, #1
 8017202:	2d08      	cmp	r5, #8
 8017204:	f10b 0b01 	add.w	fp, fp, #1
 8017208:	dd06      	ble.n	8017218 <__hexnan+0xe4>
 801720a:	4544      	cmp	r4, r8
 801720c:	d9cf      	bls.n	80171ae <__hexnan+0x7a>
 801720e:	2300      	movs	r3, #0
 8017210:	f844 3c04 	str.w	r3, [r4, #-4]
 8017214:	2501      	movs	r5, #1
 8017216:	3c04      	subs	r4, #4
 8017218:	6822      	ldr	r2, [r4, #0]
 801721a:	f000 000f 	and.w	r0, r0, #15
 801721e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8017222:	6020      	str	r0, [r4, #0]
 8017224:	e7c3      	b.n	80171ae <__hexnan+0x7a>
 8017226:	2508      	movs	r5, #8
 8017228:	e7c1      	b.n	80171ae <__hexnan+0x7a>
 801722a:	9b01      	ldr	r3, [sp, #4]
 801722c:	2b00      	cmp	r3, #0
 801722e:	d0df      	beq.n	80171f0 <__hexnan+0xbc>
 8017230:	f04f 32ff 	mov.w	r2, #4294967295
 8017234:	f1c3 0320 	rsb	r3, r3, #32
 8017238:	fa22 f303 	lsr.w	r3, r2, r3
 801723c:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8017240:	401a      	ands	r2, r3
 8017242:	f847 2c04 	str.w	r2, [r7, #-4]
 8017246:	e7d3      	b.n	80171f0 <__hexnan+0xbc>
 8017248:	3e04      	subs	r6, #4
 801724a:	e7d1      	b.n	80171f0 <__hexnan+0xbc>
 801724c:	2004      	movs	r0, #4
 801724e:	b007      	add	sp, #28
 8017250:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08017254 <__locale_ctype_ptr_l>:
 8017254:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8017258:	4770      	bx	lr
	...

0801725c <__locale_ctype_ptr>:
 801725c:	4b04      	ldr	r3, [pc, #16]	; (8017270 <__locale_ctype_ptr+0x14>)
 801725e:	4a05      	ldr	r2, [pc, #20]	; (8017274 <__locale_ctype_ptr+0x18>)
 8017260:	681b      	ldr	r3, [r3, #0]
 8017262:	6a1b      	ldr	r3, [r3, #32]
 8017264:	2b00      	cmp	r3, #0
 8017266:	bf08      	it	eq
 8017268:	4613      	moveq	r3, r2
 801726a:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 801726e:	4770      	bx	lr
 8017270:	20000024 	.word	0x20000024
 8017274:	20000088 	.word	0x20000088

08017278 <__localeconv_l>:
 8017278:	30f0      	adds	r0, #240	; 0xf0
 801727a:	4770      	bx	lr

0801727c <_localeconv_r>:
 801727c:	4b04      	ldr	r3, [pc, #16]	; (8017290 <_localeconv_r+0x14>)
 801727e:	681b      	ldr	r3, [r3, #0]
 8017280:	6a18      	ldr	r0, [r3, #32]
 8017282:	4b04      	ldr	r3, [pc, #16]	; (8017294 <_localeconv_r+0x18>)
 8017284:	2800      	cmp	r0, #0
 8017286:	bf08      	it	eq
 8017288:	4618      	moveq	r0, r3
 801728a:	30f0      	adds	r0, #240	; 0xf0
 801728c:	4770      	bx	lr
 801728e:	bf00      	nop
 8017290:	20000024 	.word	0x20000024
 8017294:	20000088 	.word	0x20000088

08017298 <__swhatbuf_r>:
 8017298:	b570      	push	{r4, r5, r6, lr}
 801729a:	460e      	mov	r6, r1
 801729c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80172a0:	2900      	cmp	r1, #0
 80172a2:	b096      	sub	sp, #88	; 0x58
 80172a4:	4614      	mov	r4, r2
 80172a6:	461d      	mov	r5, r3
 80172a8:	da07      	bge.n	80172ba <__swhatbuf_r+0x22>
 80172aa:	2300      	movs	r3, #0
 80172ac:	602b      	str	r3, [r5, #0]
 80172ae:	89b3      	ldrh	r3, [r6, #12]
 80172b0:	061a      	lsls	r2, r3, #24
 80172b2:	d410      	bmi.n	80172d6 <__swhatbuf_r+0x3e>
 80172b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80172b8:	e00e      	b.n	80172d8 <__swhatbuf_r+0x40>
 80172ba:	466a      	mov	r2, sp
 80172bc:	f001 fd18 	bl	8018cf0 <_fstat_r>
 80172c0:	2800      	cmp	r0, #0
 80172c2:	dbf2      	blt.n	80172aa <__swhatbuf_r+0x12>
 80172c4:	9a01      	ldr	r2, [sp, #4]
 80172c6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80172ca:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80172ce:	425a      	negs	r2, r3
 80172d0:	415a      	adcs	r2, r3
 80172d2:	602a      	str	r2, [r5, #0]
 80172d4:	e7ee      	b.n	80172b4 <__swhatbuf_r+0x1c>
 80172d6:	2340      	movs	r3, #64	; 0x40
 80172d8:	2000      	movs	r0, #0
 80172da:	6023      	str	r3, [r4, #0]
 80172dc:	b016      	add	sp, #88	; 0x58
 80172de:	bd70      	pop	{r4, r5, r6, pc}

080172e0 <__smakebuf_r>:
 80172e0:	898b      	ldrh	r3, [r1, #12]
 80172e2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80172e4:	079d      	lsls	r5, r3, #30
 80172e6:	4606      	mov	r6, r0
 80172e8:	460c      	mov	r4, r1
 80172ea:	d507      	bpl.n	80172fc <__smakebuf_r+0x1c>
 80172ec:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80172f0:	6023      	str	r3, [r4, #0]
 80172f2:	6123      	str	r3, [r4, #16]
 80172f4:	2301      	movs	r3, #1
 80172f6:	6163      	str	r3, [r4, #20]
 80172f8:	b002      	add	sp, #8
 80172fa:	bd70      	pop	{r4, r5, r6, pc}
 80172fc:	ab01      	add	r3, sp, #4
 80172fe:	466a      	mov	r2, sp
 8017300:	f7ff ffca 	bl	8017298 <__swhatbuf_r>
 8017304:	9900      	ldr	r1, [sp, #0]
 8017306:	4605      	mov	r5, r0
 8017308:	4630      	mov	r0, r6
 801730a:	f000 fc9f 	bl	8017c4c <_malloc_r>
 801730e:	b948      	cbnz	r0, 8017324 <__smakebuf_r+0x44>
 8017310:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017314:	059a      	lsls	r2, r3, #22
 8017316:	d4ef      	bmi.n	80172f8 <__smakebuf_r+0x18>
 8017318:	f023 0303 	bic.w	r3, r3, #3
 801731c:	f043 0302 	orr.w	r3, r3, #2
 8017320:	81a3      	strh	r3, [r4, #12]
 8017322:	e7e3      	b.n	80172ec <__smakebuf_r+0xc>
 8017324:	4b0d      	ldr	r3, [pc, #52]	; (801735c <__smakebuf_r+0x7c>)
 8017326:	62b3      	str	r3, [r6, #40]	; 0x28
 8017328:	89a3      	ldrh	r3, [r4, #12]
 801732a:	6020      	str	r0, [r4, #0]
 801732c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8017330:	81a3      	strh	r3, [r4, #12]
 8017332:	9b00      	ldr	r3, [sp, #0]
 8017334:	6163      	str	r3, [r4, #20]
 8017336:	9b01      	ldr	r3, [sp, #4]
 8017338:	6120      	str	r0, [r4, #16]
 801733a:	b15b      	cbz	r3, 8017354 <__smakebuf_r+0x74>
 801733c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8017340:	4630      	mov	r0, r6
 8017342:	f001 fce7 	bl	8018d14 <_isatty_r>
 8017346:	b128      	cbz	r0, 8017354 <__smakebuf_r+0x74>
 8017348:	89a3      	ldrh	r3, [r4, #12]
 801734a:	f023 0303 	bic.w	r3, r3, #3
 801734e:	f043 0301 	orr.w	r3, r3, #1
 8017352:	81a3      	strh	r3, [r4, #12]
 8017354:	89a3      	ldrh	r3, [r4, #12]
 8017356:	431d      	orrs	r5, r3
 8017358:	81a5      	strh	r5, [r4, #12]
 801735a:	e7cd      	b.n	80172f8 <__smakebuf_r+0x18>
 801735c:	08016a85 	.word	0x08016a85

08017360 <malloc>:
 8017360:	4b02      	ldr	r3, [pc, #8]	; (801736c <malloc+0xc>)
 8017362:	4601      	mov	r1, r0
 8017364:	6818      	ldr	r0, [r3, #0]
 8017366:	f000 bc71 	b.w	8017c4c <_malloc_r>
 801736a:	bf00      	nop
 801736c:	20000024 	.word	0x20000024

08017370 <__ascii_mbtowc>:
 8017370:	b082      	sub	sp, #8
 8017372:	b901      	cbnz	r1, 8017376 <__ascii_mbtowc+0x6>
 8017374:	a901      	add	r1, sp, #4
 8017376:	b142      	cbz	r2, 801738a <__ascii_mbtowc+0x1a>
 8017378:	b14b      	cbz	r3, 801738e <__ascii_mbtowc+0x1e>
 801737a:	7813      	ldrb	r3, [r2, #0]
 801737c:	600b      	str	r3, [r1, #0]
 801737e:	7812      	ldrb	r2, [r2, #0]
 8017380:	1c10      	adds	r0, r2, #0
 8017382:	bf18      	it	ne
 8017384:	2001      	movne	r0, #1
 8017386:	b002      	add	sp, #8
 8017388:	4770      	bx	lr
 801738a:	4610      	mov	r0, r2
 801738c:	e7fb      	b.n	8017386 <__ascii_mbtowc+0x16>
 801738e:	f06f 0001 	mvn.w	r0, #1
 8017392:	e7f8      	b.n	8017386 <__ascii_mbtowc+0x16>

08017394 <_Balloc>:
 8017394:	b570      	push	{r4, r5, r6, lr}
 8017396:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8017398:	4604      	mov	r4, r0
 801739a:	460e      	mov	r6, r1
 801739c:	b93d      	cbnz	r5, 80173ae <_Balloc+0x1a>
 801739e:	2010      	movs	r0, #16
 80173a0:	f7ff ffde 	bl	8017360 <malloc>
 80173a4:	6260      	str	r0, [r4, #36]	; 0x24
 80173a6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80173aa:	6005      	str	r5, [r0, #0]
 80173ac:	60c5      	str	r5, [r0, #12]
 80173ae:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80173b0:	68eb      	ldr	r3, [r5, #12]
 80173b2:	b183      	cbz	r3, 80173d6 <_Balloc+0x42>
 80173b4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80173b6:	68db      	ldr	r3, [r3, #12]
 80173b8:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80173bc:	b9b8      	cbnz	r0, 80173ee <_Balloc+0x5a>
 80173be:	2101      	movs	r1, #1
 80173c0:	fa01 f506 	lsl.w	r5, r1, r6
 80173c4:	1d6a      	adds	r2, r5, #5
 80173c6:	0092      	lsls	r2, r2, #2
 80173c8:	4620      	mov	r0, r4
 80173ca:	f000 fbe2 	bl	8017b92 <_calloc_r>
 80173ce:	b160      	cbz	r0, 80173ea <_Balloc+0x56>
 80173d0:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80173d4:	e00e      	b.n	80173f4 <_Balloc+0x60>
 80173d6:	2221      	movs	r2, #33	; 0x21
 80173d8:	2104      	movs	r1, #4
 80173da:	4620      	mov	r0, r4
 80173dc:	f000 fbd9 	bl	8017b92 <_calloc_r>
 80173e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80173e2:	60e8      	str	r0, [r5, #12]
 80173e4:	68db      	ldr	r3, [r3, #12]
 80173e6:	2b00      	cmp	r3, #0
 80173e8:	d1e4      	bne.n	80173b4 <_Balloc+0x20>
 80173ea:	2000      	movs	r0, #0
 80173ec:	bd70      	pop	{r4, r5, r6, pc}
 80173ee:	6802      	ldr	r2, [r0, #0]
 80173f0:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80173f4:	2300      	movs	r3, #0
 80173f6:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80173fa:	e7f7      	b.n	80173ec <_Balloc+0x58>

080173fc <_Bfree>:
 80173fc:	b570      	push	{r4, r5, r6, lr}
 80173fe:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8017400:	4606      	mov	r6, r0
 8017402:	460d      	mov	r5, r1
 8017404:	b93c      	cbnz	r4, 8017416 <_Bfree+0x1a>
 8017406:	2010      	movs	r0, #16
 8017408:	f7ff ffaa 	bl	8017360 <malloc>
 801740c:	6270      	str	r0, [r6, #36]	; 0x24
 801740e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8017412:	6004      	str	r4, [r0, #0]
 8017414:	60c4      	str	r4, [r0, #12]
 8017416:	b13d      	cbz	r5, 8017428 <_Bfree+0x2c>
 8017418:	6a73      	ldr	r3, [r6, #36]	; 0x24
 801741a:	686a      	ldr	r2, [r5, #4]
 801741c:	68db      	ldr	r3, [r3, #12]
 801741e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8017422:	6029      	str	r1, [r5, #0]
 8017424:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8017428:	bd70      	pop	{r4, r5, r6, pc}

0801742a <__multadd>:
 801742a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801742e:	690d      	ldr	r5, [r1, #16]
 8017430:	461f      	mov	r7, r3
 8017432:	4606      	mov	r6, r0
 8017434:	460c      	mov	r4, r1
 8017436:	f101 0c14 	add.w	ip, r1, #20
 801743a:	2300      	movs	r3, #0
 801743c:	f8dc 0000 	ldr.w	r0, [ip]
 8017440:	b281      	uxth	r1, r0
 8017442:	fb02 7101 	mla	r1, r2, r1, r7
 8017446:	0c0f      	lsrs	r7, r1, #16
 8017448:	0c00      	lsrs	r0, r0, #16
 801744a:	fb02 7000 	mla	r0, r2, r0, r7
 801744e:	b289      	uxth	r1, r1
 8017450:	3301      	adds	r3, #1
 8017452:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8017456:	429d      	cmp	r5, r3
 8017458:	ea4f 4710 	mov.w	r7, r0, lsr #16
 801745c:	f84c 1b04 	str.w	r1, [ip], #4
 8017460:	dcec      	bgt.n	801743c <__multadd+0x12>
 8017462:	b1d7      	cbz	r7, 801749a <__multadd+0x70>
 8017464:	68a3      	ldr	r3, [r4, #8]
 8017466:	42ab      	cmp	r3, r5
 8017468:	dc12      	bgt.n	8017490 <__multadd+0x66>
 801746a:	6861      	ldr	r1, [r4, #4]
 801746c:	4630      	mov	r0, r6
 801746e:	3101      	adds	r1, #1
 8017470:	f7ff ff90 	bl	8017394 <_Balloc>
 8017474:	6922      	ldr	r2, [r4, #16]
 8017476:	3202      	adds	r2, #2
 8017478:	f104 010c 	add.w	r1, r4, #12
 801747c:	4680      	mov	r8, r0
 801747e:	0092      	lsls	r2, r2, #2
 8017480:	300c      	adds	r0, #12
 8017482:	f7fc fca1 	bl	8013dc8 <memcpy>
 8017486:	4621      	mov	r1, r4
 8017488:	4630      	mov	r0, r6
 801748a:	f7ff ffb7 	bl	80173fc <_Bfree>
 801748e:	4644      	mov	r4, r8
 8017490:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8017494:	3501      	adds	r5, #1
 8017496:	615f      	str	r7, [r3, #20]
 8017498:	6125      	str	r5, [r4, #16]
 801749a:	4620      	mov	r0, r4
 801749c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080174a0 <__s2b>:
 80174a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80174a4:	460c      	mov	r4, r1
 80174a6:	4615      	mov	r5, r2
 80174a8:	461f      	mov	r7, r3
 80174aa:	2209      	movs	r2, #9
 80174ac:	3308      	adds	r3, #8
 80174ae:	4606      	mov	r6, r0
 80174b0:	fb93 f3f2 	sdiv	r3, r3, r2
 80174b4:	2100      	movs	r1, #0
 80174b6:	2201      	movs	r2, #1
 80174b8:	429a      	cmp	r2, r3
 80174ba:	db20      	blt.n	80174fe <__s2b+0x5e>
 80174bc:	4630      	mov	r0, r6
 80174be:	f7ff ff69 	bl	8017394 <_Balloc>
 80174c2:	9b08      	ldr	r3, [sp, #32]
 80174c4:	6143      	str	r3, [r0, #20]
 80174c6:	2d09      	cmp	r5, #9
 80174c8:	f04f 0301 	mov.w	r3, #1
 80174cc:	6103      	str	r3, [r0, #16]
 80174ce:	dd19      	ble.n	8017504 <__s2b+0x64>
 80174d0:	f104 0809 	add.w	r8, r4, #9
 80174d4:	46c1      	mov	r9, r8
 80174d6:	442c      	add	r4, r5
 80174d8:	f819 3b01 	ldrb.w	r3, [r9], #1
 80174dc:	4601      	mov	r1, r0
 80174de:	3b30      	subs	r3, #48	; 0x30
 80174e0:	220a      	movs	r2, #10
 80174e2:	4630      	mov	r0, r6
 80174e4:	f7ff ffa1 	bl	801742a <__multadd>
 80174e8:	45a1      	cmp	r9, r4
 80174ea:	d1f5      	bne.n	80174d8 <__s2b+0x38>
 80174ec:	eb08 0405 	add.w	r4, r8, r5
 80174f0:	3c08      	subs	r4, #8
 80174f2:	1b2d      	subs	r5, r5, r4
 80174f4:	1963      	adds	r3, r4, r5
 80174f6:	42bb      	cmp	r3, r7
 80174f8:	db07      	blt.n	801750a <__s2b+0x6a>
 80174fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80174fe:	0052      	lsls	r2, r2, #1
 8017500:	3101      	adds	r1, #1
 8017502:	e7d9      	b.n	80174b8 <__s2b+0x18>
 8017504:	340a      	adds	r4, #10
 8017506:	2509      	movs	r5, #9
 8017508:	e7f3      	b.n	80174f2 <__s2b+0x52>
 801750a:	f814 3b01 	ldrb.w	r3, [r4], #1
 801750e:	4601      	mov	r1, r0
 8017510:	3b30      	subs	r3, #48	; 0x30
 8017512:	220a      	movs	r2, #10
 8017514:	4630      	mov	r0, r6
 8017516:	f7ff ff88 	bl	801742a <__multadd>
 801751a:	e7eb      	b.n	80174f4 <__s2b+0x54>

0801751c <__hi0bits>:
 801751c:	0c02      	lsrs	r2, r0, #16
 801751e:	0412      	lsls	r2, r2, #16
 8017520:	4603      	mov	r3, r0
 8017522:	b9b2      	cbnz	r2, 8017552 <__hi0bits+0x36>
 8017524:	0403      	lsls	r3, r0, #16
 8017526:	2010      	movs	r0, #16
 8017528:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 801752c:	bf04      	itt	eq
 801752e:	021b      	lsleq	r3, r3, #8
 8017530:	3008      	addeq	r0, #8
 8017532:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8017536:	bf04      	itt	eq
 8017538:	011b      	lsleq	r3, r3, #4
 801753a:	3004      	addeq	r0, #4
 801753c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8017540:	bf04      	itt	eq
 8017542:	009b      	lsleq	r3, r3, #2
 8017544:	3002      	addeq	r0, #2
 8017546:	2b00      	cmp	r3, #0
 8017548:	db06      	blt.n	8017558 <__hi0bits+0x3c>
 801754a:	005b      	lsls	r3, r3, #1
 801754c:	d503      	bpl.n	8017556 <__hi0bits+0x3a>
 801754e:	3001      	adds	r0, #1
 8017550:	4770      	bx	lr
 8017552:	2000      	movs	r0, #0
 8017554:	e7e8      	b.n	8017528 <__hi0bits+0xc>
 8017556:	2020      	movs	r0, #32
 8017558:	4770      	bx	lr

0801755a <__lo0bits>:
 801755a:	6803      	ldr	r3, [r0, #0]
 801755c:	f013 0207 	ands.w	r2, r3, #7
 8017560:	4601      	mov	r1, r0
 8017562:	d00b      	beq.n	801757c <__lo0bits+0x22>
 8017564:	07da      	lsls	r2, r3, #31
 8017566:	d423      	bmi.n	80175b0 <__lo0bits+0x56>
 8017568:	0798      	lsls	r0, r3, #30
 801756a:	bf49      	itett	mi
 801756c:	085b      	lsrmi	r3, r3, #1
 801756e:	089b      	lsrpl	r3, r3, #2
 8017570:	2001      	movmi	r0, #1
 8017572:	600b      	strmi	r3, [r1, #0]
 8017574:	bf5c      	itt	pl
 8017576:	600b      	strpl	r3, [r1, #0]
 8017578:	2002      	movpl	r0, #2
 801757a:	4770      	bx	lr
 801757c:	b298      	uxth	r0, r3
 801757e:	b9a8      	cbnz	r0, 80175ac <__lo0bits+0x52>
 8017580:	0c1b      	lsrs	r3, r3, #16
 8017582:	2010      	movs	r0, #16
 8017584:	f013 0fff 	tst.w	r3, #255	; 0xff
 8017588:	bf04      	itt	eq
 801758a:	0a1b      	lsreq	r3, r3, #8
 801758c:	3008      	addeq	r0, #8
 801758e:	071a      	lsls	r2, r3, #28
 8017590:	bf04      	itt	eq
 8017592:	091b      	lsreq	r3, r3, #4
 8017594:	3004      	addeq	r0, #4
 8017596:	079a      	lsls	r2, r3, #30
 8017598:	bf04      	itt	eq
 801759a:	089b      	lsreq	r3, r3, #2
 801759c:	3002      	addeq	r0, #2
 801759e:	07da      	lsls	r2, r3, #31
 80175a0:	d402      	bmi.n	80175a8 <__lo0bits+0x4e>
 80175a2:	085b      	lsrs	r3, r3, #1
 80175a4:	d006      	beq.n	80175b4 <__lo0bits+0x5a>
 80175a6:	3001      	adds	r0, #1
 80175a8:	600b      	str	r3, [r1, #0]
 80175aa:	4770      	bx	lr
 80175ac:	4610      	mov	r0, r2
 80175ae:	e7e9      	b.n	8017584 <__lo0bits+0x2a>
 80175b0:	2000      	movs	r0, #0
 80175b2:	4770      	bx	lr
 80175b4:	2020      	movs	r0, #32
 80175b6:	4770      	bx	lr

080175b8 <__i2b>:
 80175b8:	b510      	push	{r4, lr}
 80175ba:	460c      	mov	r4, r1
 80175bc:	2101      	movs	r1, #1
 80175be:	f7ff fee9 	bl	8017394 <_Balloc>
 80175c2:	2201      	movs	r2, #1
 80175c4:	6144      	str	r4, [r0, #20]
 80175c6:	6102      	str	r2, [r0, #16]
 80175c8:	bd10      	pop	{r4, pc}

080175ca <__multiply>:
 80175ca:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80175ce:	4614      	mov	r4, r2
 80175d0:	690a      	ldr	r2, [r1, #16]
 80175d2:	6923      	ldr	r3, [r4, #16]
 80175d4:	429a      	cmp	r2, r3
 80175d6:	bfb8      	it	lt
 80175d8:	460b      	movlt	r3, r1
 80175da:	4688      	mov	r8, r1
 80175dc:	bfbc      	itt	lt
 80175de:	46a0      	movlt	r8, r4
 80175e0:	461c      	movlt	r4, r3
 80175e2:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80175e6:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80175ea:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80175ee:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80175f2:	eb07 0609 	add.w	r6, r7, r9
 80175f6:	42b3      	cmp	r3, r6
 80175f8:	bfb8      	it	lt
 80175fa:	3101      	addlt	r1, #1
 80175fc:	f7ff feca 	bl	8017394 <_Balloc>
 8017600:	f100 0514 	add.w	r5, r0, #20
 8017604:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8017608:	462b      	mov	r3, r5
 801760a:	2200      	movs	r2, #0
 801760c:	4573      	cmp	r3, lr
 801760e:	d316      	bcc.n	801763e <__multiply+0x74>
 8017610:	f104 0214 	add.w	r2, r4, #20
 8017614:	f108 0114 	add.w	r1, r8, #20
 8017618:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 801761c:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8017620:	9300      	str	r3, [sp, #0]
 8017622:	9b00      	ldr	r3, [sp, #0]
 8017624:	9201      	str	r2, [sp, #4]
 8017626:	4293      	cmp	r3, r2
 8017628:	d80c      	bhi.n	8017644 <__multiply+0x7a>
 801762a:	2e00      	cmp	r6, #0
 801762c:	dd03      	ble.n	8017636 <__multiply+0x6c>
 801762e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8017632:	2b00      	cmp	r3, #0
 8017634:	d05d      	beq.n	80176f2 <__multiply+0x128>
 8017636:	6106      	str	r6, [r0, #16]
 8017638:	b003      	add	sp, #12
 801763a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801763e:	f843 2b04 	str.w	r2, [r3], #4
 8017642:	e7e3      	b.n	801760c <__multiply+0x42>
 8017644:	f8b2 b000 	ldrh.w	fp, [r2]
 8017648:	f1bb 0f00 	cmp.w	fp, #0
 801764c:	d023      	beq.n	8017696 <__multiply+0xcc>
 801764e:	4689      	mov	r9, r1
 8017650:	46ac      	mov	ip, r5
 8017652:	f04f 0800 	mov.w	r8, #0
 8017656:	f859 4b04 	ldr.w	r4, [r9], #4
 801765a:	f8dc a000 	ldr.w	sl, [ip]
 801765e:	b2a3      	uxth	r3, r4
 8017660:	fa1f fa8a 	uxth.w	sl, sl
 8017664:	fb0b a303 	mla	r3, fp, r3, sl
 8017668:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 801766c:	f8dc 4000 	ldr.w	r4, [ip]
 8017670:	4443      	add	r3, r8
 8017672:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8017676:	fb0b 840a 	mla	r4, fp, sl, r8
 801767a:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 801767e:	46e2      	mov	sl, ip
 8017680:	b29b      	uxth	r3, r3
 8017682:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8017686:	454f      	cmp	r7, r9
 8017688:	ea4f 4814 	mov.w	r8, r4, lsr #16
 801768c:	f84a 3b04 	str.w	r3, [sl], #4
 8017690:	d82b      	bhi.n	80176ea <__multiply+0x120>
 8017692:	f8cc 8004 	str.w	r8, [ip, #4]
 8017696:	9b01      	ldr	r3, [sp, #4]
 8017698:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 801769c:	3204      	adds	r2, #4
 801769e:	f1ba 0f00 	cmp.w	sl, #0
 80176a2:	d020      	beq.n	80176e6 <__multiply+0x11c>
 80176a4:	682b      	ldr	r3, [r5, #0]
 80176a6:	4689      	mov	r9, r1
 80176a8:	46a8      	mov	r8, r5
 80176aa:	f04f 0b00 	mov.w	fp, #0
 80176ae:	f8b9 c000 	ldrh.w	ip, [r9]
 80176b2:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80176b6:	fb0a 440c 	mla	r4, sl, ip, r4
 80176ba:	445c      	add	r4, fp
 80176bc:	46c4      	mov	ip, r8
 80176be:	b29b      	uxth	r3, r3
 80176c0:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80176c4:	f84c 3b04 	str.w	r3, [ip], #4
 80176c8:	f859 3b04 	ldr.w	r3, [r9], #4
 80176cc:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80176d0:	0c1b      	lsrs	r3, r3, #16
 80176d2:	fb0a b303 	mla	r3, sl, r3, fp
 80176d6:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80176da:	454f      	cmp	r7, r9
 80176dc:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80176e0:	d805      	bhi.n	80176ee <__multiply+0x124>
 80176e2:	f8c8 3004 	str.w	r3, [r8, #4]
 80176e6:	3504      	adds	r5, #4
 80176e8:	e79b      	b.n	8017622 <__multiply+0x58>
 80176ea:	46d4      	mov	ip, sl
 80176ec:	e7b3      	b.n	8017656 <__multiply+0x8c>
 80176ee:	46e0      	mov	r8, ip
 80176f0:	e7dd      	b.n	80176ae <__multiply+0xe4>
 80176f2:	3e01      	subs	r6, #1
 80176f4:	e799      	b.n	801762a <__multiply+0x60>
	...

080176f8 <__pow5mult>:
 80176f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80176fc:	4615      	mov	r5, r2
 80176fe:	f012 0203 	ands.w	r2, r2, #3
 8017702:	4606      	mov	r6, r0
 8017704:	460f      	mov	r7, r1
 8017706:	d007      	beq.n	8017718 <__pow5mult+0x20>
 8017708:	3a01      	subs	r2, #1
 801770a:	4c21      	ldr	r4, [pc, #132]	; (8017790 <__pow5mult+0x98>)
 801770c:	2300      	movs	r3, #0
 801770e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8017712:	f7ff fe8a 	bl	801742a <__multadd>
 8017716:	4607      	mov	r7, r0
 8017718:	10ad      	asrs	r5, r5, #2
 801771a:	d035      	beq.n	8017788 <__pow5mult+0x90>
 801771c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801771e:	b93c      	cbnz	r4, 8017730 <__pow5mult+0x38>
 8017720:	2010      	movs	r0, #16
 8017722:	f7ff fe1d 	bl	8017360 <malloc>
 8017726:	6270      	str	r0, [r6, #36]	; 0x24
 8017728:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801772c:	6004      	str	r4, [r0, #0]
 801772e:	60c4      	str	r4, [r0, #12]
 8017730:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8017734:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8017738:	b94c      	cbnz	r4, 801774e <__pow5mult+0x56>
 801773a:	f240 2171 	movw	r1, #625	; 0x271
 801773e:	4630      	mov	r0, r6
 8017740:	f7ff ff3a 	bl	80175b8 <__i2b>
 8017744:	2300      	movs	r3, #0
 8017746:	f8c8 0008 	str.w	r0, [r8, #8]
 801774a:	4604      	mov	r4, r0
 801774c:	6003      	str	r3, [r0, #0]
 801774e:	f04f 0800 	mov.w	r8, #0
 8017752:	07eb      	lsls	r3, r5, #31
 8017754:	d50a      	bpl.n	801776c <__pow5mult+0x74>
 8017756:	4639      	mov	r1, r7
 8017758:	4622      	mov	r2, r4
 801775a:	4630      	mov	r0, r6
 801775c:	f7ff ff35 	bl	80175ca <__multiply>
 8017760:	4639      	mov	r1, r7
 8017762:	4681      	mov	r9, r0
 8017764:	4630      	mov	r0, r6
 8017766:	f7ff fe49 	bl	80173fc <_Bfree>
 801776a:	464f      	mov	r7, r9
 801776c:	106d      	asrs	r5, r5, #1
 801776e:	d00b      	beq.n	8017788 <__pow5mult+0x90>
 8017770:	6820      	ldr	r0, [r4, #0]
 8017772:	b938      	cbnz	r0, 8017784 <__pow5mult+0x8c>
 8017774:	4622      	mov	r2, r4
 8017776:	4621      	mov	r1, r4
 8017778:	4630      	mov	r0, r6
 801777a:	f7ff ff26 	bl	80175ca <__multiply>
 801777e:	6020      	str	r0, [r4, #0]
 8017780:	f8c0 8000 	str.w	r8, [r0]
 8017784:	4604      	mov	r4, r0
 8017786:	e7e4      	b.n	8017752 <__pow5mult+0x5a>
 8017788:	4638      	mov	r0, r7
 801778a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801778e:	bf00      	nop
 8017790:	08019388 	.word	0x08019388

08017794 <__lshift>:
 8017794:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017798:	460c      	mov	r4, r1
 801779a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801779e:	6923      	ldr	r3, [r4, #16]
 80177a0:	6849      	ldr	r1, [r1, #4]
 80177a2:	eb0a 0903 	add.w	r9, sl, r3
 80177a6:	68a3      	ldr	r3, [r4, #8]
 80177a8:	4607      	mov	r7, r0
 80177aa:	4616      	mov	r6, r2
 80177ac:	f109 0501 	add.w	r5, r9, #1
 80177b0:	42ab      	cmp	r3, r5
 80177b2:	db32      	blt.n	801781a <__lshift+0x86>
 80177b4:	4638      	mov	r0, r7
 80177b6:	f7ff fded 	bl	8017394 <_Balloc>
 80177ba:	2300      	movs	r3, #0
 80177bc:	4680      	mov	r8, r0
 80177be:	f100 0114 	add.w	r1, r0, #20
 80177c2:	461a      	mov	r2, r3
 80177c4:	4553      	cmp	r3, sl
 80177c6:	db2b      	blt.n	8017820 <__lshift+0x8c>
 80177c8:	6920      	ldr	r0, [r4, #16]
 80177ca:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80177ce:	f104 0314 	add.w	r3, r4, #20
 80177d2:	f016 021f 	ands.w	r2, r6, #31
 80177d6:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80177da:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80177de:	d025      	beq.n	801782c <__lshift+0x98>
 80177e0:	f1c2 0e20 	rsb	lr, r2, #32
 80177e4:	2000      	movs	r0, #0
 80177e6:	681e      	ldr	r6, [r3, #0]
 80177e8:	468a      	mov	sl, r1
 80177ea:	4096      	lsls	r6, r2
 80177ec:	4330      	orrs	r0, r6
 80177ee:	f84a 0b04 	str.w	r0, [sl], #4
 80177f2:	f853 0b04 	ldr.w	r0, [r3], #4
 80177f6:	459c      	cmp	ip, r3
 80177f8:	fa20 f00e 	lsr.w	r0, r0, lr
 80177fc:	d814      	bhi.n	8017828 <__lshift+0x94>
 80177fe:	6048      	str	r0, [r1, #4]
 8017800:	b108      	cbz	r0, 8017806 <__lshift+0x72>
 8017802:	f109 0502 	add.w	r5, r9, #2
 8017806:	3d01      	subs	r5, #1
 8017808:	4638      	mov	r0, r7
 801780a:	f8c8 5010 	str.w	r5, [r8, #16]
 801780e:	4621      	mov	r1, r4
 8017810:	f7ff fdf4 	bl	80173fc <_Bfree>
 8017814:	4640      	mov	r0, r8
 8017816:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801781a:	3101      	adds	r1, #1
 801781c:	005b      	lsls	r3, r3, #1
 801781e:	e7c7      	b.n	80177b0 <__lshift+0x1c>
 8017820:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8017824:	3301      	adds	r3, #1
 8017826:	e7cd      	b.n	80177c4 <__lshift+0x30>
 8017828:	4651      	mov	r1, sl
 801782a:	e7dc      	b.n	80177e6 <__lshift+0x52>
 801782c:	3904      	subs	r1, #4
 801782e:	f853 2b04 	ldr.w	r2, [r3], #4
 8017832:	f841 2f04 	str.w	r2, [r1, #4]!
 8017836:	459c      	cmp	ip, r3
 8017838:	d8f9      	bhi.n	801782e <__lshift+0x9a>
 801783a:	e7e4      	b.n	8017806 <__lshift+0x72>

0801783c <__mcmp>:
 801783c:	6903      	ldr	r3, [r0, #16]
 801783e:	690a      	ldr	r2, [r1, #16]
 8017840:	1a9b      	subs	r3, r3, r2
 8017842:	b530      	push	{r4, r5, lr}
 8017844:	d10c      	bne.n	8017860 <__mcmp+0x24>
 8017846:	0092      	lsls	r2, r2, #2
 8017848:	3014      	adds	r0, #20
 801784a:	3114      	adds	r1, #20
 801784c:	1884      	adds	r4, r0, r2
 801784e:	4411      	add	r1, r2
 8017850:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8017854:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8017858:	4295      	cmp	r5, r2
 801785a:	d003      	beq.n	8017864 <__mcmp+0x28>
 801785c:	d305      	bcc.n	801786a <__mcmp+0x2e>
 801785e:	2301      	movs	r3, #1
 8017860:	4618      	mov	r0, r3
 8017862:	bd30      	pop	{r4, r5, pc}
 8017864:	42a0      	cmp	r0, r4
 8017866:	d3f3      	bcc.n	8017850 <__mcmp+0x14>
 8017868:	e7fa      	b.n	8017860 <__mcmp+0x24>
 801786a:	f04f 33ff 	mov.w	r3, #4294967295
 801786e:	e7f7      	b.n	8017860 <__mcmp+0x24>

08017870 <__mdiff>:
 8017870:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017874:	460d      	mov	r5, r1
 8017876:	4607      	mov	r7, r0
 8017878:	4611      	mov	r1, r2
 801787a:	4628      	mov	r0, r5
 801787c:	4614      	mov	r4, r2
 801787e:	f7ff ffdd 	bl	801783c <__mcmp>
 8017882:	1e06      	subs	r6, r0, #0
 8017884:	d108      	bne.n	8017898 <__mdiff+0x28>
 8017886:	4631      	mov	r1, r6
 8017888:	4638      	mov	r0, r7
 801788a:	f7ff fd83 	bl	8017394 <_Balloc>
 801788e:	2301      	movs	r3, #1
 8017890:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8017894:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017898:	bfa4      	itt	ge
 801789a:	4623      	movge	r3, r4
 801789c:	462c      	movge	r4, r5
 801789e:	4638      	mov	r0, r7
 80178a0:	6861      	ldr	r1, [r4, #4]
 80178a2:	bfa6      	itte	ge
 80178a4:	461d      	movge	r5, r3
 80178a6:	2600      	movge	r6, #0
 80178a8:	2601      	movlt	r6, #1
 80178aa:	f7ff fd73 	bl	8017394 <_Balloc>
 80178ae:	692b      	ldr	r3, [r5, #16]
 80178b0:	60c6      	str	r6, [r0, #12]
 80178b2:	6926      	ldr	r6, [r4, #16]
 80178b4:	f105 0914 	add.w	r9, r5, #20
 80178b8:	f104 0214 	add.w	r2, r4, #20
 80178bc:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80178c0:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80178c4:	f100 0514 	add.w	r5, r0, #20
 80178c8:	f04f 0e00 	mov.w	lr, #0
 80178cc:	f852 ab04 	ldr.w	sl, [r2], #4
 80178d0:	f859 4b04 	ldr.w	r4, [r9], #4
 80178d4:	fa1e f18a 	uxtah	r1, lr, sl
 80178d8:	b2a3      	uxth	r3, r4
 80178da:	1ac9      	subs	r1, r1, r3
 80178dc:	0c23      	lsrs	r3, r4, #16
 80178de:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80178e2:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80178e6:	b289      	uxth	r1, r1
 80178e8:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80178ec:	45c8      	cmp	r8, r9
 80178ee:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80178f2:	4694      	mov	ip, r2
 80178f4:	f845 3b04 	str.w	r3, [r5], #4
 80178f8:	d8e8      	bhi.n	80178cc <__mdiff+0x5c>
 80178fa:	45bc      	cmp	ip, r7
 80178fc:	d304      	bcc.n	8017908 <__mdiff+0x98>
 80178fe:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8017902:	b183      	cbz	r3, 8017926 <__mdiff+0xb6>
 8017904:	6106      	str	r6, [r0, #16]
 8017906:	e7c5      	b.n	8017894 <__mdiff+0x24>
 8017908:	f85c 1b04 	ldr.w	r1, [ip], #4
 801790c:	fa1e f381 	uxtah	r3, lr, r1
 8017910:	141a      	asrs	r2, r3, #16
 8017912:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8017916:	b29b      	uxth	r3, r3
 8017918:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801791c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8017920:	f845 3b04 	str.w	r3, [r5], #4
 8017924:	e7e9      	b.n	80178fa <__mdiff+0x8a>
 8017926:	3e01      	subs	r6, #1
 8017928:	e7e9      	b.n	80178fe <__mdiff+0x8e>
	...

0801792c <__ulp>:
 801792c:	4b12      	ldr	r3, [pc, #72]	; (8017978 <__ulp+0x4c>)
 801792e:	ee10 2a90 	vmov	r2, s1
 8017932:	401a      	ands	r2, r3
 8017934:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8017938:	2b00      	cmp	r3, #0
 801793a:	dd04      	ble.n	8017946 <__ulp+0x1a>
 801793c:	2000      	movs	r0, #0
 801793e:	4619      	mov	r1, r3
 8017940:	ec41 0b10 	vmov	d0, r0, r1
 8017944:	4770      	bx	lr
 8017946:	425b      	negs	r3, r3
 8017948:	151b      	asrs	r3, r3, #20
 801794a:	2b13      	cmp	r3, #19
 801794c:	f04f 0000 	mov.w	r0, #0
 8017950:	f04f 0100 	mov.w	r1, #0
 8017954:	dc04      	bgt.n	8017960 <__ulp+0x34>
 8017956:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 801795a:	fa42 f103 	asr.w	r1, r2, r3
 801795e:	e7ef      	b.n	8017940 <__ulp+0x14>
 8017960:	3b14      	subs	r3, #20
 8017962:	2b1e      	cmp	r3, #30
 8017964:	f04f 0201 	mov.w	r2, #1
 8017968:	bfda      	itte	le
 801796a:	f1c3 031f 	rsble	r3, r3, #31
 801796e:	fa02 f303 	lslle.w	r3, r2, r3
 8017972:	4613      	movgt	r3, r2
 8017974:	4618      	mov	r0, r3
 8017976:	e7e3      	b.n	8017940 <__ulp+0x14>
 8017978:	7ff00000 	.word	0x7ff00000

0801797c <__b2d>:
 801797c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801797e:	6905      	ldr	r5, [r0, #16]
 8017980:	f100 0714 	add.w	r7, r0, #20
 8017984:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8017988:	1f2e      	subs	r6, r5, #4
 801798a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 801798e:	4620      	mov	r0, r4
 8017990:	f7ff fdc4 	bl	801751c <__hi0bits>
 8017994:	f1c0 0320 	rsb	r3, r0, #32
 8017998:	280a      	cmp	r0, #10
 801799a:	600b      	str	r3, [r1, #0]
 801799c:	f8df c074 	ldr.w	ip, [pc, #116]	; 8017a14 <__b2d+0x98>
 80179a0:	dc14      	bgt.n	80179cc <__b2d+0x50>
 80179a2:	f1c0 0e0b 	rsb	lr, r0, #11
 80179a6:	fa24 f10e 	lsr.w	r1, r4, lr
 80179aa:	42b7      	cmp	r7, r6
 80179ac:	ea41 030c 	orr.w	r3, r1, ip
 80179b0:	bf34      	ite	cc
 80179b2:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80179b6:	2100      	movcs	r1, #0
 80179b8:	3015      	adds	r0, #21
 80179ba:	fa04 f000 	lsl.w	r0, r4, r0
 80179be:	fa21 f10e 	lsr.w	r1, r1, lr
 80179c2:	ea40 0201 	orr.w	r2, r0, r1
 80179c6:	ec43 2b10 	vmov	d0, r2, r3
 80179ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80179cc:	42b7      	cmp	r7, r6
 80179ce:	bf3a      	itte	cc
 80179d0:	f1a5 0608 	subcc.w	r6, r5, #8
 80179d4:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80179d8:	2100      	movcs	r1, #0
 80179da:	380b      	subs	r0, #11
 80179dc:	d015      	beq.n	8017a0a <__b2d+0x8e>
 80179de:	4084      	lsls	r4, r0
 80179e0:	f1c0 0520 	rsb	r5, r0, #32
 80179e4:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 80179e8:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 80179ec:	42be      	cmp	r6, r7
 80179ee:	fa21 fc05 	lsr.w	ip, r1, r5
 80179f2:	ea44 030c 	orr.w	r3, r4, ip
 80179f6:	bf8c      	ite	hi
 80179f8:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80179fc:	2400      	movls	r4, #0
 80179fe:	fa01 f000 	lsl.w	r0, r1, r0
 8017a02:	40ec      	lsrs	r4, r5
 8017a04:	ea40 0204 	orr.w	r2, r0, r4
 8017a08:	e7dd      	b.n	80179c6 <__b2d+0x4a>
 8017a0a:	ea44 030c 	orr.w	r3, r4, ip
 8017a0e:	460a      	mov	r2, r1
 8017a10:	e7d9      	b.n	80179c6 <__b2d+0x4a>
 8017a12:	bf00      	nop
 8017a14:	3ff00000 	.word	0x3ff00000

08017a18 <__d2b>:
 8017a18:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8017a1c:	460e      	mov	r6, r1
 8017a1e:	2101      	movs	r1, #1
 8017a20:	ec59 8b10 	vmov	r8, r9, d0
 8017a24:	4615      	mov	r5, r2
 8017a26:	f7ff fcb5 	bl	8017394 <_Balloc>
 8017a2a:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8017a2e:	4607      	mov	r7, r0
 8017a30:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8017a34:	bb34      	cbnz	r4, 8017a84 <__d2b+0x6c>
 8017a36:	9301      	str	r3, [sp, #4]
 8017a38:	f1b8 0300 	subs.w	r3, r8, #0
 8017a3c:	d027      	beq.n	8017a8e <__d2b+0x76>
 8017a3e:	a802      	add	r0, sp, #8
 8017a40:	f840 3d08 	str.w	r3, [r0, #-8]!
 8017a44:	f7ff fd89 	bl	801755a <__lo0bits>
 8017a48:	9900      	ldr	r1, [sp, #0]
 8017a4a:	b1f0      	cbz	r0, 8017a8a <__d2b+0x72>
 8017a4c:	9a01      	ldr	r2, [sp, #4]
 8017a4e:	f1c0 0320 	rsb	r3, r0, #32
 8017a52:	fa02 f303 	lsl.w	r3, r2, r3
 8017a56:	430b      	orrs	r3, r1
 8017a58:	40c2      	lsrs	r2, r0
 8017a5a:	617b      	str	r3, [r7, #20]
 8017a5c:	9201      	str	r2, [sp, #4]
 8017a5e:	9b01      	ldr	r3, [sp, #4]
 8017a60:	61bb      	str	r3, [r7, #24]
 8017a62:	2b00      	cmp	r3, #0
 8017a64:	bf14      	ite	ne
 8017a66:	2102      	movne	r1, #2
 8017a68:	2101      	moveq	r1, #1
 8017a6a:	6139      	str	r1, [r7, #16]
 8017a6c:	b1c4      	cbz	r4, 8017aa0 <__d2b+0x88>
 8017a6e:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8017a72:	4404      	add	r4, r0
 8017a74:	6034      	str	r4, [r6, #0]
 8017a76:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8017a7a:	6028      	str	r0, [r5, #0]
 8017a7c:	4638      	mov	r0, r7
 8017a7e:	b003      	add	sp, #12
 8017a80:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017a84:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8017a88:	e7d5      	b.n	8017a36 <__d2b+0x1e>
 8017a8a:	6179      	str	r1, [r7, #20]
 8017a8c:	e7e7      	b.n	8017a5e <__d2b+0x46>
 8017a8e:	a801      	add	r0, sp, #4
 8017a90:	f7ff fd63 	bl	801755a <__lo0bits>
 8017a94:	9b01      	ldr	r3, [sp, #4]
 8017a96:	617b      	str	r3, [r7, #20]
 8017a98:	2101      	movs	r1, #1
 8017a9a:	6139      	str	r1, [r7, #16]
 8017a9c:	3020      	adds	r0, #32
 8017a9e:	e7e5      	b.n	8017a6c <__d2b+0x54>
 8017aa0:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8017aa4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8017aa8:	6030      	str	r0, [r6, #0]
 8017aaa:	6918      	ldr	r0, [r3, #16]
 8017aac:	f7ff fd36 	bl	801751c <__hi0bits>
 8017ab0:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8017ab4:	e7e1      	b.n	8017a7a <__d2b+0x62>

08017ab6 <__ratio>:
 8017ab6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017aba:	4688      	mov	r8, r1
 8017abc:	4669      	mov	r1, sp
 8017abe:	4681      	mov	r9, r0
 8017ac0:	f7ff ff5c 	bl	801797c <__b2d>
 8017ac4:	a901      	add	r1, sp, #4
 8017ac6:	4640      	mov	r0, r8
 8017ac8:	ec57 6b10 	vmov	r6, r7, d0
 8017acc:	f7ff ff56 	bl	801797c <__b2d>
 8017ad0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8017ad4:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8017ad8:	eba3 0c02 	sub.w	ip, r3, r2
 8017adc:	e9dd 3200 	ldrd	r3, r2, [sp]
 8017ae0:	1a9b      	subs	r3, r3, r2
 8017ae2:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8017ae6:	ec5b ab10 	vmov	sl, fp, d0
 8017aea:	2b00      	cmp	r3, #0
 8017aec:	bfce      	itee	gt
 8017aee:	463a      	movgt	r2, r7
 8017af0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8017af4:	465a      	movle	r2, fp
 8017af6:	4659      	mov	r1, fp
 8017af8:	463d      	mov	r5, r7
 8017afa:	bfd4      	ite	le
 8017afc:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 8017b00:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 8017b04:	4630      	mov	r0, r6
 8017b06:	ee10 2a10 	vmov	r2, s0
 8017b0a:	460b      	mov	r3, r1
 8017b0c:	4629      	mov	r1, r5
 8017b0e:	f7f0 fdd5 	bl	80086bc <__aeabi_ddiv>
 8017b12:	ec41 0b10 	vmov	d0, r0, r1
 8017b16:	b003      	add	sp, #12
 8017b18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08017b1c <__copybits>:
 8017b1c:	3901      	subs	r1, #1
 8017b1e:	b510      	push	{r4, lr}
 8017b20:	1149      	asrs	r1, r1, #5
 8017b22:	6914      	ldr	r4, [r2, #16]
 8017b24:	3101      	adds	r1, #1
 8017b26:	f102 0314 	add.w	r3, r2, #20
 8017b2a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8017b2e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8017b32:	42a3      	cmp	r3, r4
 8017b34:	4602      	mov	r2, r0
 8017b36:	d303      	bcc.n	8017b40 <__copybits+0x24>
 8017b38:	2300      	movs	r3, #0
 8017b3a:	428a      	cmp	r2, r1
 8017b3c:	d305      	bcc.n	8017b4a <__copybits+0x2e>
 8017b3e:	bd10      	pop	{r4, pc}
 8017b40:	f853 2b04 	ldr.w	r2, [r3], #4
 8017b44:	f840 2b04 	str.w	r2, [r0], #4
 8017b48:	e7f3      	b.n	8017b32 <__copybits+0x16>
 8017b4a:	f842 3b04 	str.w	r3, [r2], #4
 8017b4e:	e7f4      	b.n	8017b3a <__copybits+0x1e>

08017b50 <__any_on>:
 8017b50:	f100 0214 	add.w	r2, r0, #20
 8017b54:	6900      	ldr	r0, [r0, #16]
 8017b56:	114b      	asrs	r3, r1, #5
 8017b58:	4298      	cmp	r0, r3
 8017b5a:	b510      	push	{r4, lr}
 8017b5c:	db11      	blt.n	8017b82 <__any_on+0x32>
 8017b5e:	dd0a      	ble.n	8017b76 <__any_on+0x26>
 8017b60:	f011 011f 	ands.w	r1, r1, #31
 8017b64:	d007      	beq.n	8017b76 <__any_on+0x26>
 8017b66:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8017b6a:	fa24 f001 	lsr.w	r0, r4, r1
 8017b6e:	fa00 f101 	lsl.w	r1, r0, r1
 8017b72:	428c      	cmp	r4, r1
 8017b74:	d10b      	bne.n	8017b8e <__any_on+0x3e>
 8017b76:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8017b7a:	4293      	cmp	r3, r2
 8017b7c:	d803      	bhi.n	8017b86 <__any_on+0x36>
 8017b7e:	2000      	movs	r0, #0
 8017b80:	bd10      	pop	{r4, pc}
 8017b82:	4603      	mov	r3, r0
 8017b84:	e7f7      	b.n	8017b76 <__any_on+0x26>
 8017b86:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8017b8a:	2900      	cmp	r1, #0
 8017b8c:	d0f5      	beq.n	8017b7a <__any_on+0x2a>
 8017b8e:	2001      	movs	r0, #1
 8017b90:	e7f6      	b.n	8017b80 <__any_on+0x30>

08017b92 <_calloc_r>:
 8017b92:	b538      	push	{r3, r4, r5, lr}
 8017b94:	fb02 f401 	mul.w	r4, r2, r1
 8017b98:	4621      	mov	r1, r4
 8017b9a:	f000 f857 	bl	8017c4c <_malloc_r>
 8017b9e:	4605      	mov	r5, r0
 8017ba0:	b118      	cbz	r0, 8017baa <_calloc_r+0x18>
 8017ba2:	4622      	mov	r2, r4
 8017ba4:	2100      	movs	r1, #0
 8017ba6:	f7fc f91a 	bl	8013dde <memset>
 8017baa:	4628      	mov	r0, r5
 8017bac:	bd38      	pop	{r3, r4, r5, pc}
	...

08017bb0 <_free_r>:
 8017bb0:	b538      	push	{r3, r4, r5, lr}
 8017bb2:	4605      	mov	r5, r0
 8017bb4:	2900      	cmp	r1, #0
 8017bb6:	d045      	beq.n	8017c44 <_free_r+0x94>
 8017bb8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017bbc:	1f0c      	subs	r4, r1, #4
 8017bbe:	2b00      	cmp	r3, #0
 8017bc0:	bfb8      	it	lt
 8017bc2:	18e4      	addlt	r4, r4, r3
 8017bc4:	f001 f8e1 	bl	8018d8a <__malloc_lock>
 8017bc8:	4a1f      	ldr	r2, [pc, #124]	; (8017c48 <_free_r+0x98>)
 8017bca:	6813      	ldr	r3, [r2, #0]
 8017bcc:	4610      	mov	r0, r2
 8017bce:	b933      	cbnz	r3, 8017bde <_free_r+0x2e>
 8017bd0:	6063      	str	r3, [r4, #4]
 8017bd2:	6014      	str	r4, [r2, #0]
 8017bd4:	4628      	mov	r0, r5
 8017bd6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017bda:	f001 b8d7 	b.w	8018d8c <__malloc_unlock>
 8017bde:	42a3      	cmp	r3, r4
 8017be0:	d90c      	bls.n	8017bfc <_free_r+0x4c>
 8017be2:	6821      	ldr	r1, [r4, #0]
 8017be4:	1862      	adds	r2, r4, r1
 8017be6:	4293      	cmp	r3, r2
 8017be8:	bf04      	itt	eq
 8017bea:	681a      	ldreq	r2, [r3, #0]
 8017bec:	685b      	ldreq	r3, [r3, #4]
 8017bee:	6063      	str	r3, [r4, #4]
 8017bf0:	bf04      	itt	eq
 8017bf2:	1852      	addeq	r2, r2, r1
 8017bf4:	6022      	streq	r2, [r4, #0]
 8017bf6:	6004      	str	r4, [r0, #0]
 8017bf8:	e7ec      	b.n	8017bd4 <_free_r+0x24>
 8017bfa:	4613      	mov	r3, r2
 8017bfc:	685a      	ldr	r2, [r3, #4]
 8017bfe:	b10a      	cbz	r2, 8017c04 <_free_r+0x54>
 8017c00:	42a2      	cmp	r2, r4
 8017c02:	d9fa      	bls.n	8017bfa <_free_r+0x4a>
 8017c04:	6819      	ldr	r1, [r3, #0]
 8017c06:	1858      	adds	r0, r3, r1
 8017c08:	42a0      	cmp	r0, r4
 8017c0a:	d10b      	bne.n	8017c24 <_free_r+0x74>
 8017c0c:	6820      	ldr	r0, [r4, #0]
 8017c0e:	4401      	add	r1, r0
 8017c10:	1858      	adds	r0, r3, r1
 8017c12:	4282      	cmp	r2, r0
 8017c14:	6019      	str	r1, [r3, #0]
 8017c16:	d1dd      	bne.n	8017bd4 <_free_r+0x24>
 8017c18:	6810      	ldr	r0, [r2, #0]
 8017c1a:	6852      	ldr	r2, [r2, #4]
 8017c1c:	605a      	str	r2, [r3, #4]
 8017c1e:	4401      	add	r1, r0
 8017c20:	6019      	str	r1, [r3, #0]
 8017c22:	e7d7      	b.n	8017bd4 <_free_r+0x24>
 8017c24:	d902      	bls.n	8017c2c <_free_r+0x7c>
 8017c26:	230c      	movs	r3, #12
 8017c28:	602b      	str	r3, [r5, #0]
 8017c2a:	e7d3      	b.n	8017bd4 <_free_r+0x24>
 8017c2c:	6820      	ldr	r0, [r4, #0]
 8017c2e:	1821      	adds	r1, r4, r0
 8017c30:	428a      	cmp	r2, r1
 8017c32:	bf04      	itt	eq
 8017c34:	6811      	ldreq	r1, [r2, #0]
 8017c36:	6852      	ldreq	r2, [r2, #4]
 8017c38:	6062      	str	r2, [r4, #4]
 8017c3a:	bf04      	itt	eq
 8017c3c:	1809      	addeq	r1, r1, r0
 8017c3e:	6021      	streq	r1, [r4, #0]
 8017c40:	605c      	str	r4, [r3, #4]
 8017c42:	e7c7      	b.n	8017bd4 <_free_r+0x24>
 8017c44:	bd38      	pop	{r3, r4, r5, pc}
 8017c46:	bf00      	nop
 8017c48:	200003d4 	.word	0x200003d4

08017c4c <_malloc_r>:
 8017c4c:	b570      	push	{r4, r5, r6, lr}
 8017c4e:	1ccd      	adds	r5, r1, #3
 8017c50:	f025 0503 	bic.w	r5, r5, #3
 8017c54:	3508      	adds	r5, #8
 8017c56:	2d0c      	cmp	r5, #12
 8017c58:	bf38      	it	cc
 8017c5a:	250c      	movcc	r5, #12
 8017c5c:	2d00      	cmp	r5, #0
 8017c5e:	4606      	mov	r6, r0
 8017c60:	db01      	blt.n	8017c66 <_malloc_r+0x1a>
 8017c62:	42a9      	cmp	r1, r5
 8017c64:	d903      	bls.n	8017c6e <_malloc_r+0x22>
 8017c66:	230c      	movs	r3, #12
 8017c68:	6033      	str	r3, [r6, #0]
 8017c6a:	2000      	movs	r0, #0
 8017c6c:	bd70      	pop	{r4, r5, r6, pc}
 8017c6e:	f001 f88c 	bl	8018d8a <__malloc_lock>
 8017c72:	4a21      	ldr	r2, [pc, #132]	; (8017cf8 <_malloc_r+0xac>)
 8017c74:	6814      	ldr	r4, [r2, #0]
 8017c76:	4621      	mov	r1, r4
 8017c78:	b991      	cbnz	r1, 8017ca0 <_malloc_r+0x54>
 8017c7a:	4c20      	ldr	r4, [pc, #128]	; (8017cfc <_malloc_r+0xb0>)
 8017c7c:	6823      	ldr	r3, [r4, #0]
 8017c7e:	b91b      	cbnz	r3, 8017c88 <_malloc_r+0x3c>
 8017c80:	4630      	mov	r0, r6
 8017c82:	f000 fe35 	bl	80188f0 <_sbrk_r>
 8017c86:	6020      	str	r0, [r4, #0]
 8017c88:	4629      	mov	r1, r5
 8017c8a:	4630      	mov	r0, r6
 8017c8c:	f000 fe30 	bl	80188f0 <_sbrk_r>
 8017c90:	1c43      	adds	r3, r0, #1
 8017c92:	d124      	bne.n	8017cde <_malloc_r+0x92>
 8017c94:	230c      	movs	r3, #12
 8017c96:	6033      	str	r3, [r6, #0]
 8017c98:	4630      	mov	r0, r6
 8017c9a:	f001 f877 	bl	8018d8c <__malloc_unlock>
 8017c9e:	e7e4      	b.n	8017c6a <_malloc_r+0x1e>
 8017ca0:	680b      	ldr	r3, [r1, #0]
 8017ca2:	1b5b      	subs	r3, r3, r5
 8017ca4:	d418      	bmi.n	8017cd8 <_malloc_r+0x8c>
 8017ca6:	2b0b      	cmp	r3, #11
 8017ca8:	d90f      	bls.n	8017cca <_malloc_r+0x7e>
 8017caa:	600b      	str	r3, [r1, #0]
 8017cac:	50cd      	str	r5, [r1, r3]
 8017cae:	18cc      	adds	r4, r1, r3
 8017cb0:	4630      	mov	r0, r6
 8017cb2:	f001 f86b 	bl	8018d8c <__malloc_unlock>
 8017cb6:	f104 000b 	add.w	r0, r4, #11
 8017cba:	1d23      	adds	r3, r4, #4
 8017cbc:	f020 0007 	bic.w	r0, r0, #7
 8017cc0:	1ac3      	subs	r3, r0, r3
 8017cc2:	d0d3      	beq.n	8017c6c <_malloc_r+0x20>
 8017cc4:	425a      	negs	r2, r3
 8017cc6:	50e2      	str	r2, [r4, r3]
 8017cc8:	e7d0      	b.n	8017c6c <_malloc_r+0x20>
 8017cca:	428c      	cmp	r4, r1
 8017ccc:	684b      	ldr	r3, [r1, #4]
 8017cce:	bf16      	itet	ne
 8017cd0:	6063      	strne	r3, [r4, #4]
 8017cd2:	6013      	streq	r3, [r2, #0]
 8017cd4:	460c      	movne	r4, r1
 8017cd6:	e7eb      	b.n	8017cb0 <_malloc_r+0x64>
 8017cd8:	460c      	mov	r4, r1
 8017cda:	6849      	ldr	r1, [r1, #4]
 8017cdc:	e7cc      	b.n	8017c78 <_malloc_r+0x2c>
 8017cde:	1cc4      	adds	r4, r0, #3
 8017ce0:	f024 0403 	bic.w	r4, r4, #3
 8017ce4:	42a0      	cmp	r0, r4
 8017ce6:	d005      	beq.n	8017cf4 <_malloc_r+0xa8>
 8017ce8:	1a21      	subs	r1, r4, r0
 8017cea:	4630      	mov	r0, r6
 8017cec:	f000 fe00 	bl	80188f0 <_sbrk_r>
 8017cf0:	3001      	adds	r0, #1
 8017cf2:	d0cf      	beq.n	8017c94 <_malloc_r+0x48>
 8017cf4:	6025      	str	r5, [r4, #0]
 8017cf6:	e7db      	b.n	8017cb0 <_malloc_r+0x64>
 8017cf8:	200003d4 	.word	0x200003d4
 8017cfc:	200003d8 	.word	0x200003d8

08017d00 <__ssputs_r>:
 8017d00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017d04:	688e      	ldr	r6, [r1, #8]
 8017d06:	429e      	cmp	r6, r3
 8017d08:	4682      	mov	sl, r0
 8017d0a:	460c      	mov	r4, r1
 8017d0c:	4690      	mov	r8, r2
 8017d0e:	4699      	mov	r9, r3
 8017d10:	d837      	bhi.n	8017d82 <__ssputs_r+0x82>
 8017d12:	898a      	ldrh	r2, [r1, #12]
 8017d14:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8017d18:	d031      	beq.n	8017d7e <__ssputs_r+0x7e>
 8017d1a:	6825      	ldr	r5, [r4, #0]
 8017d1c:	6909      	ldr	r1, [r1, #16]
 8017d1e:	1a6f      	subs	r7, r5, r1
 8017d20:	6965      	ldr	r5, [r4, #20]
 8017d22:	2302      	movs	r3, #2
 8017d24:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8017d28:	fb95 f5f3 	sdiv	r5, r5, r3
 8017d2c:	f109 0301 	add.w	r3, r9, #1
 8017d30:	443b      	add	r3, r7
 8017d32:	429d      	cmp	r5, r3
 8017d34:	bf38      	it	cc
 8017d36:	461d      	movcc	r5, r3
 8017d38:	0553      	lsls	r3, r2, #21
 8017d3a:	d530      	bpl.n	8017d9e <__ssputs_r+0x9e>
 8017d3c:	4629      	mov	r1, r5
 8017d3e:	f7ff ff85 	bl	8017c4c <_malloc_r>
 8017d42:	4606      	mov	r6, r0
 8017d44:	b950      	cbnz	r0, 8017d5c <__ssputs_r+0x5c>
 8017d46:	230c      	movs	r3, #12
 8017d48:	f8ca 3000 	str.w	r3, [sl]
 8017d4c:	89a3      	ldrh	r3, [r4, #12]
 8017d4e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8017d52:	81a3      	strh	r3, [r4, #12]
 8017d54:	f04f 30ff 	mov.w	r0, #4294967295
 8017d58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017d5c:	463a      	mov	r2, r7
 8017d5e:	6921      	ldr	r1, [r4, #16]
 8017d60:	f7fc f832 	bl	8013dc8 <memcpy>
 8017d64:	89a3      	ldrh	r3, [r4, #12]
 8017d66:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8017d6a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8017d6e:	81a3      	strh	r3, [r4, #12]
 8017d70:	6126      	str	r6, [r4, #16]
 8017d72:	6165      	str	r5, [r4, #20]
 8017d74:	443e      	add	r6, r7
 8017d76:	1bed      	subs	r5, r5, r7
 8017d78:	6026      	str	r6, [r4, #0]
 8017d7a:	60a5      	str	r5, [r4, #8]
 8017d7c:	464e      	mov	r6, r9
 8017d7e:	454e      	cmp	r6, r9
 8017d80:	d900      	bls.n	8017d84 <__ssputs_r+0x84>
 8017d82:	464e      	mov	r6, r9
 8017d84:	4632      	mov	r2, r6
 8017d86:	4641      	mov	r1, r8
 8017d88:	6820      	ldr	r0, [r4, #0]
 8017d8a:	f000 ffe5 	bl	8018d58 <memmove>
 8017d8e:	68a3      	ldr	r3, [r4, #8]
 8017d90:	1b9b      	subs	r3, r3, r6
 8017d92:	60a3      	str	r3, [r4, #8]
 8017d94:	6823      	ldr	r3, [r4, #0]
 8017d96:	441e      	add	r6, r3
 8017d98:	6026      	str	r6, [r4, #0]
 8017d9a:	2000      	movs	r0, #0
 8017d9c:	e7dc      	b.n	8017d58 <__ssputs_r+0x58>
 8017d9e:	462a      	mov	r2, r5
 8017da0:	f000 fff5 	bl	8018d8e <_realloc_r>
 8017da4:	4606      	mov	r6, r0
 8017da6:	2800      	cmp	r0, #0
 8017da8:	d1e2      	bne.n	8017d70 <__ssputs_r+0x70>
 8017daa:	6921      	ldr	r1, [r4, #16]
 8017dac:	4650      	mov	r0, sl
 8017dae:	f7ff feff 	bl	8017bb0 <_free_r>
 8017db2:	e7c8      	b.n	8017d46 <__ssputs_r+0x46>

08017db4 <_svfiprintf_r>:
 8017db4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017db8:	461d      	mov	r5, r3
 8017dba:	898b      	ldrh	r3, [r1, #12]
 8017dbc:	061f      	lsls	r7, r3, #24
 8017dbe:	b09d      	sub	sp, #116	; 0x74
 8017dc0:	4680      	mov	r8, r0
 8017dc2:	460c      	mov	r4, r1
 8017dc4:	4616      	mov	r6, r2
 8017dc6:	d50f      	bpl.n	8017de8 <_svfiprintf_r+0x34>
 8017dc8:	690b      	ldr	r3, [r1, #16]
 8017dca:	b96b      	cbnz	r3, 8017de8 <_svfiprintf_r+0x34>
 8017dcc:	2140      	movs	r1, #64	; 0x40
 8017dce:	f7ff ff3d 	bl	8017c4c <_malloc_r>
 8017dd2:	6020      	str	r0, [r4, #0]
 8017dd4:	6120      	str	r0, [r4, #16]
 8017dd6:	b928      	cbnz	r0, 8017de4 <_svfiprintf_r+0x30>
 8017dd8:	230c      	movs	r3, #12
 8017dda:	f8c8 3000 	str.w	r3, [r8]
 8017dde:	f04f 30ff 	mov.w	r0, #4294967295
 8017de2:	e0c8      	b.n	8017f76 <_svfiprintf_r+0x1c2>
 8017de4:	2340      	movs	r3, #64	; 0x40
 8017de6:	6163      	str	r3, [r4, #20]
 8017de8:	2300      	movs	r3, #0
 8017dea:	9309      	str	r3, [sp, #36]	; 0x24
 8017dec:	2320      	movs	r3, #32
 8017dee:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8017df2:	2330      	movs	r3, #48	; 0x30
 8017df4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8017df8:	9503      	str	r5, [sp, #12]
 8017dfa:	f04f 0b01 	mov.w	fp, #1
 8017dfe:	4637      	mov	r7, r6
 8017e00:	463d      	mov	r5, r7
 8017e02:	f815 3b01 	ldrb.w	r3, [r5], #1
 8017e06:	b10b      	cbz	r3, 8017e0c <_svfiprintf_r+0x58>
 8017e08:	2b25      	cmp	r3, #37	; 0x25
 8017e0a:	d13e      	bne.n	8017e8a <_svfiprintf_r+0xd6>
 8017e0c:	ebb7 0a06 	subs.w	sl, r7, r6
 8017e10:	d00b      	beq.n	8017e2a <_svfiprintf_r+0x76>
 8017e12:	4653      	mov	r3, sl
 8017e14:	4632      	mov	r2, r6
 8017e16:	4621      	mov	r1, r4
 8017e18:	4640      	mov	r0, r8
 8017e1a:	f7ff ff71 	bl	8017d00 <__ssputs_r>
 8017e1e:	3001      	adds	r0, #1
 8017e20:	f000 80a4 	beq.w	8017f6c <_svfiprintf_r+0x1b8>
 8017e24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017e26:	4453      	add	r3, sl
 8017e28:	9309      	str	r3, [sp, #36]	; 0x24
 8017e2a:	783b      	ldrb	r3, [r7, #0]
 8017e2c:	2b00      	cmp	r3, #0
 8017e2e:	f000 809d 	beq.w	8017f6c <_svfiprintf_r+0x1b8>
 8017e32:	2300      	movs	r3, #0
 8017e34:	f04f 32ff 	mov.w	r2, #4294967295
 8017e38:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8017e3c:	9304      	str	r3, [sp, #16]
 8017e3e:	9307      	str	r3, [sp, #28]
 8017e40:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8017e44:	931a      	str	r3, [sp, #104]	; 0x68
 8017e46:	462f      	mov	r7, r5
 8017e48:	2205      	movs	r2, #5
 8017e4a:	f817 1b01 	ldrb.w	r1, [r7], #1
 8017e4e:	4850      	ldr	r0, [pc, #320]	; (8017f90 <_svfiprintf_r+0x1dc>)
 8017e50:	f7f0 f8fe 	bl	8008050 <memchr>
 8017e54:	9b04      	ldr	r3, [sp, #16]
 8017e56:	b9d0      	cbnz	r0, 8017e8e <_svfiprintf_r+0xda>
 8017e58:	06d9      	lsls	r1, r3, #27
 8017e5a:	bf44      	itt	mi
 8017e5c:	2220      	movmi	r2, #32
 8017e5e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8017e62:	071a      	lsls	r2, r3, #28
 8017e64:	bf44      	itt	mi
 8017e66:	222b      	movmi	r2, #43	; 0x2b
 8017e68:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8017e6c:	782a      	ldrb	r2, [r5, #0]
 8017e6e:	2a2a      	cmp	r2, #42	; 0x2a
 8017e70:	d015      	beq.n	8017e9e <_svfiprintf_r+0xea>
 8017e72:	9a07      	ldr	r2, [sp, #28]
 8017e74:	462f      	mov	r7, r5
 8017e76:	2000      	movs	r0, #0
 8017e78:	250a      	movs	r5, #10
 8017e7a:	4639      	mov	r1, r7
 8017e7c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8017e80:	3b30      	subs	r3, #48	; 0x30
 8017e82:	2b09      	cmp	r3, #9
 8017e84:	d94d      	bls.n	8017f22 <_svfiprintf_r+0x16e>
 8017e86:	b1b8      	cbz	r0, 8017eb8 <_svfiprintf_r+0x104>
 8017e88:	e00f      	b.n	8017eaa <_svfiprintf_r+0xf6>
 8017e8a:	462f      	mov	r7, r5
 8017e8c:	e7b8      	b.n	8017e00 <_svfiprintf_r+0x4c>
 8017e8e:	4a40      	ldr	r2, [pc, #256]	; (8017f90 <_svfiprintf_r+0x1dc>)
 8017e90:	1a80      	subs	r0, r0, r2
 8017e92:	fa0b f000 	lsl.w	r0, fp, r0
 8017e96:	4318      	orrs	r0, r3
 8017e98:	9004      	str	r0, [sp, #16]
 8017e9a:	463d      	mov	r5, r7
 8017e9c:	e7d3      	b.n	8017e46 <_svfiprintf_r+0x92>
 8017e9e:	9a03      	ldr	r2, [sp, #12]
 8017ea0:	1d11      	adds	r1, r2, #4
 8017ea2:	6812      	ldr	r2, [r2, #0]
 8017ea4:	9103      	str	r1, [sp, #12]
 8017ea6:	2a00      	cmp	r2, #0
 8017ea8:	db01      	blt.n	8017eae <_svfiprintf_r+0xfa>
 8017eaa:	9207      	str	r2, [sp, #28]
 8017eac:	e004      	b.n	8017eb8 <_svfiprintf_r+0x104>
 8017eae:	4252      	negs	r2, r2
 8017eb0:	f043 0302 	orr.w	r3, r3, #2
 8017eb4:	9207      	str	r2, [sp, #28]
 8017eb6:	9304      	str	r3, [sp, #16]
 8017eb8:	783b      	ldrb	r3, [r7, #0]
 8017eba:	2b2e      	cmp	r3, #46	; 0x2e
 8017ebc:	d10c      	bne.n	8017ed8 <_svfiprintf_r+0x124>
 8017ebe:	787b      	ldrb	r3, [r7, #1]
 8017ec0:	2b2a      	cmp	r3, #42	; 0x2a
 8017ec2:	d133      	bne.n	8017f2c <_svfiprintf_r+0x178>
 8017ec4:	9b03      	ldr	r3, [sp, #12]
 8017ec6:	1d1a      	adds	r2, r3, #4
 8017ec8:	681b      	ldr	r3, [r3, #0]
 8017eca:	9203      	str	r2, [sp, #12]
 8017ecc:	2b00      	cmp	r3, #0
 8017ece:	bfb8      	it	lt
 8017ed0:	f04f 33ff 	movlt.w	r3, #4294967295
 8017ed4:	3702      	adds	r7, #2
 8017ed6:	9305      	str	r3, [sp, #20]
 8017ed8:	4d2e      	ldr	r5, [pc, #184]	; (8017f94 <_svfiprintf_r+0x1e0>)
 8017eda:	7839      	ldrb	r1, [r7, #0]
 8017edc:	2203      	movs	r2, #3
 8017ede:	4628      	mov	r0, r5
 8017ee0:	f7f0 f8b6 	bl	8008050 <memchr>
 8017ee4:	b138      	cbz	r0, 8017ef6 <_svfiprintf_r+0x142>
 8017ee6:	2340      	movs	r3, #64	; 0x40
 8017ee8:	1b40      	subs	r0, r0, r5
 8017eea:	fa03 f000 	lsl.w	r0, r3, r0
 8017eee:	9b04      	ldr	r3, [sp, #16]
 8017ef0:	4303      	orrs	r3, r0
 8017ef2:	3701      	adds	r7, #1
 8017ef4:	9304      	str	r3, [sp, #16]
 8017ef6:	7839      	ldrb	r1, [r7, #0]
 8017ef8:	4827      	ldr	r0, [pc, #156]	; (8017f98 <_svfiprintf_r+0x1e4>)
 8017efa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8017efe:	2206      	movs	r2, #6
 8017f00:	1c7e      	adds	r6, r7, #1
 8017f02:	f7f0 f8a5 	bl	8008050 <memchr>
 8017f06:	2800      	cmp	r0, #0
 8017f08:	d038      	beq.n	8017f7c <_svfiprintf_r+0x1c8>
 8017f0a:	4b24      	ldr	r3, [pc, #144]	; (8017f9c <_svfiprintf_r+0x1e8>)
 8017f0c:	bb13      	cbnz	r3, 8017f54 <_svfiprintf_r+0x1a0>
 8017f0e:	9b03      	ldr	r3, [sp, #12]
 8017f10:	3307      	adds	r3, #7
 8017f12:	f023 0307 	bic.w	r3, r3, #7
 8017f16:	3308      	adds	r3, #8
 8017f18:	9303      	str	r3, [sp, #12]
 8017f1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017f1c:	444b      	add	r3, r9
 8017f1e:	9309      	str	r3, [sp, #36]	; 0x24
 8017f20:	e76d      	b.n	8017dfe <_svfiprintf_r+0x4a>
 8017f22:	fb05 3202 	mla	r2, r5, r2, r3
 8017f26:	2001      	movs	r0, #1
 8017f28:	460f      	mov	r7, r1
 8017f2a:	e7a6      	b.n	8017e7a <_svfiprintf_r+0xc6>
 8017f2c:	2300      	movs	r3, #0
 8017f2e:	3701      	adds	r7, #1
 8017f30:	9305      	str	r3, [sp, #20]
 8017f32:	4619      	mov	r1, r3
 8017f34:	250a      	movs	r5, #10
 8017f36:	4638      	mov	r0, r7
 8017f38:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017f3c:	3a30      	subs	r2, #48	; 0x30
 8017f3e:	2a09      	cmp	r2, #9
 8017f40:	d903      	bls.n	8017f4a <_svfiprintf_r+0x196>
 8017f42:	2b00      	cmp	r3, #0
 8017f44:	d0c8      	beq.n	8017ed8 <_svfiprintf_r+0x124>
 8017f46:	9105      	str	r1, [sp, #20]
 8017f48:	e7c6      	b.n	8017ed8 <_svfiprintf_r+0x124>
 8017f4a:	fb05 2101 	mla	r1, r5, r1, r2
 8017f4e:	2301      	movs	r3, #1
 8017f50:	4607      	mov	r7, r0
 8017f52:	e7f0      	b.n	8017f36 <_svfiprintf_r+0x182>
 8017f54:	ab03      	add	r3, sp, #12
 8017f56:	9300      	str	r3, [sp, #0]
 8017f58:	4622      	mov	r2, r4
 8017f5a:	4b11      	ldr	r3, [pc, #68]	; (8017fa0 <_svfiprintf_r+0x1ec>)
 8017f5c:	a904      	add	r1, sp, #16
 8017f5e:	4640      	mov	r0, r8
 8017f60:	f7fb ffda 	bl	8013f18 <_printf_float>
 8017f64:	f1b0 3fff 	cmp.w	r0, #4294967295
 8017f68:	4681      	mov	r9, r0
 8017f6a:	d1d6      	bne.n	8017f1a <_svfiprintf_r+0x166>
 8017f6c:	89a3      	ldrh	r3, [r4, #12]
 8017f6e:	065b      	lsls	r3, r3, #25
 8017f70:	f53f af35 	bmi.w	8017dde <_svfiprintf_r+0x2a>
 8017f74:	9809      	ldr	r0, [sp, #36]	; 0x24
 8017f76:	b01d      	add	sp, #116	; 0x74
 8017f78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017f7c:	ab03      	add	r3, sp, #12
 8017f7e:	9300      	str	r3, [sp, #0]
 8017f80:	4622      	mov	r2, r4
 8017f82:	4b07      	ldr	r3, [pc, #28]	; (8017fa0 <_svfiprintf_r+0x1ec>)
 8017f84:	a904      	add	r1, sp, #16
 8017f86:	4640      	mov	r0, r8
 8017f88:	f7fc fa7c 	bl	8014484 <_printf_i>
 8017f8c:	e7ea      	b.n	8017f64 <_svfiprintf_r+0x1b0>
 8017f8e:	bf00      	nop
 8017f90:	08019394 	.word	0x08019394
 8017f94:	0801939a 	.word	0x0801939a
 8017f98:	0801939e 	.word	0x0801939e
 8017f9c:	08013f19 	.word	0x08013f19
 8017fa0:	08017d01 	.word	0x08017d01

08017fa4 <__sfputc_r>:
 8017fa4:	6893      	ldr	r3, [r2, #8]
 8017fa6:	3b01      	subs	r3, #1
 8017fa8:	2b00      	cmp	r3, #0
 8017faa:	b410      	push	{r4}
 8017fac:	6093      	str	r3, [r2, #8]
 8017fae:	da08      	bge.n	8017fc2 <__sfputc_r+0x1e>
 8017fb0:	6994      	ldr	r4, [r2, #24]
 8017fb2:	42a3      	cmp	r3, r4
 8017fb4:	db01      	blt.n	8017fba <__sfputc_r+0x16>
 8017fb6:	290a      	cmp	r1, #10
 8017fb8:	d103      	bne.n	8017fc2 <__sfputc_r+0x1e>
 8017fba:	f85d 4b04 	ldr.w	r4, [sp], #4
 8017fbe:	f7fd bd75 	b.w	8015aac <__swbuf_r>
 8017fc2:	6813      	ldr	r3, [r2, #0]
 8017fc4:	1c58      	adds	r0, r3, #1
 8017fc6:	6010      	str	r0, [r2, #0]
 8017fc8:	7019      	strb	r1, [r3, #0]
 8017fca:	4608      	mov	r0, r1
 8017fcc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8017fd0:	4770      	bx	lr

08017fd2 <__sfputs_r>:
 8017fd2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017fd4:	4606      	mov	r6, r0
 8017fd6:	460f      	mov	r7, r1
 8017fd8:	4614      	mov	r4, r2
 8017fda:	18d5      	adds	r5, r2, r3
 8017fdc:	42ac      	cmp	r4, r5
 8017fde:	d101      	bne.n	8017fe4 <__sfputs_r+0x12>
 8017fe0:	2000      	movs	r0, #0
 8017fe2:	e007      	b.n	8017ff4 <__sfputs_r+0x22>
 8017fe4:	463a      	mov	r2, r7
 8017fe6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017fea:	4630      	mov	r0, r6
 8017fec:	f7ff ffda 	bl	8017fa4 <__sfputc_r>
 8017ff0:	1c43      	adds	r3, r0, #1
 8017ff2:	d1f3      	bne.n	8017fdc <__sfputs_r+0xa>
 8017ff4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08017ff8 <_vfiprintf_r>:
 8017ff8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017ffc:	460c      	mov	r4, r1
 8017ffe:	b09d      	sub	sp, #116	; 0x74
 8018000:	4617      	mov	r7, r2
 8018002:	461d      	mov	r5, r3
 8018004:	4606      	mov	r6, r0
 8018006:	b118      	cbz	r0, 8018010 <_vfiprintf_r+0x18>
 8018008:	6983      	ldr	r3, [r0, #24]
 801800a:	b90b      	cbnz	r3, 8018010 <_vfiprintf_r+0x18>
 801800c:	f7fe fd56 	bl	8016abc <__sinit>
 8018010:	4b7c      	ldr	r3, [pc, #496]	; (8018204 <_vfiprintf_r+0x20c>)
 8018012:	429c      	cmp	r4, r3
 8018014:	d158      	bne.n	80180c8 <_vfiprintf_r+0xd0>
 8018016:	6874      	ldr	r4, [r6, #4]
 8018018:	89a3      	ldrh	r3, [r4, #12]
 801801a:	0718      	lsls	r0, r3, #28
 801801c:	d55e      	bpl.n	80180dc <_vfiprintf_r+0xe4>
 801801e:	6923      	ldr	r3, [r4, #16]
 8018020:	2b00      	cmp	r3, #0
 8018022:	d05b      	beq.n	80180dc <_vfiprintf_r+0xe4>
 8018024:	2300      	movs	r3, #0
 8018026:	9309      	str	r3, [sp, #36]	; 0x24
 8018028:	2320      	movs	r3, #32
 801802a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801802e:	2330      	movs	r3, #48	; 0x30
 8018030:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8018034:	9503      	str	r5, [sp, #12]
 8018036:	f04f 0b01 	mov.w	fp, #1
 801803a:	46b8      	mov	r8, r7
 801803c:	4645      	mov	r5, r8
 801803e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8018042:	b10b      	cbz	r3, 8018048 <_vfiprintf_r+0x50>
 8018044:	2b25      	cmp	r3, #37	; 0x25
 8018046:	d154      	bne.n	80180f2 <_vfiprintf_r+0xfa>
 8018048:	ebb8 0a07 	subs.w	sl, r8, r7
 801804c:	d00b      	beq.n	8018066 <_vfiprintf_r+0x6e>
 801804e:	4653      	mov	r3, sl
 8018050:	463a      	mov	r2, r7
 8018052:	4621      	mov	r1, r4
 8018054:	4630      	mov	r0, r6
 8018056:	f7ff ffbc 	bl	8017fd2 <__sfputs_r>
 801805a:	3001      	adds	r0, #1
 801805c:	f000 80c2 	beq.w	80181e4 <_vfiprintf_r+0x1ec>
 8018060:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018062:	4453      	add	r3, sl
 8018064:	9309      	str	r3, [sp, #36]	; 0x24
 8018066:	f898 3000 	ldrb.w	r3, [r8]
 801806a:	2b00      	cmp	r3, #0
 801806c:	f000 80ba 	beq.w	80181e4 <_vfiprintf_r+0x1ec>
 8018070:	2300      	movs	r3, #0
 8018072:	f04f 32ff 	mov.w	r2, #4294967295
 8018076:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801807a:	9304      	str	r3, [sp, #16]
 801807c:	9307      	str	r3, [sp, #28]
 801807e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8018082:	931a      	str	r3, [sp, #104]	; 0x68
 8018084:	46a8      	mov	r8, r5
 8018086:	2205      	movs	r2, #5
 8018088:	f818 1b01 	ldrb.w	r1, [r8], #1
 801808c:	485e      	ldr	r0, [pc, #376]	; (8018208 <_vfiprintf_r+0x210>)
 801808e:	f7ef ffdf 	bl	8008050 <memchr>
 8018092:	9b04      	ldr	r3, [sp, #16]
 8018094:	bb78      	cbnz	r0, 80180f6 <_vfiprintf_r+0xfe>
 8018096:	06d9      	lsls	r1, r3, #27
 8018098:	bf44      	itt	mi
 801809a:	2220      	movmi	r2, #32
 801809c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80180a0:	071a      	lsls	r2, r3, #28
 80180a2:	bf44      	itt	mi
 80180a4:	222b      	movmi	r2, #43	; 0x2b
 80180a6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80180aa:	782a      	ldrb	r2, [r5, #0]
 80180ac:	2a2a      	cmp	r2, #42	; 0x2a
 80180ae:	d02a      	beq.n	8018106 <_vfiprintf_r+0x10e>
 80180b0:	9a07      	ldr	r2, [sp, #28]
 80180b2:	46a8      	mov	r8, r5
 80180b4:	2000      	movs	r0, #0
 80180b6:	250a      	movs	r5, #10
 80180b8:	4641      	mov	r1, r8
 80180ba:	f811 3b01 	ldrb.w	r3, [r1], #1
 80180be:	3b30      	subs	r3, #48	; 0x30
 80180c0:	2b09      	cmp	r3, #9
 80180c2:	d969      	bls.n	8018198 <_vfiprintf_r+0x1a0>
 80180c4:	b360      	cbz	r0, 8018120 <_vfiprintf_r+0x128>
 80180c6:	e024      	b.n	8018112 <_vfiprintf_r+0x11a>
 80180c8:	4b50      	ldr	r3, [pc, #320]	; (801820c <_vfiprintf_r+0x214>)
 80180ca:	429c      	cmp	r4, r3
 80180cc:	d101      	bne.n	80180d2 <_vfiprintf_r+0xda>
 80180ce:	68b4      	ldr	r4, [r6, #8]
 80180d0:	e7a2      	b.n	8018018 <_vfiprintf_r+0x20>
 80180d2:	4b4f      	ldr	r3, [pc, #316]	; (8018210 <_vfiprintf_r+0x218>)
 80180d4:	429c      	cmp	r4, r3
 80180d6:	bf08      	it	eq
 80180d8:	68f4      	ldreq	r4, [r6, #12]
 80180da:	e79d      	b.n	8018018 <_vfiprintf_r+0x20>
 80180dc:	4621      	mov	r1, r4
 80180de:	4630      	mov	r0, r6
 80180e0:	f7fd fd36 	bl	8015b50 <__swsetup_r>
 80180e4:	2800      	cmp	r0, #0
 80180e6:	d09d      	beq.n	8018024 <_vfiprintf_r+0x2c>
 80180e8:	f04f 30ff 	mov.w	r0, #4294967295
 80180ec:	b01d      	add	sp, #116	; 0x74
 80180ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80180f2:	46a8      	mov	r8, r5
 80180f4:	e7a2      	b.n	801803c <_vfiprintf_r+0x44>
 80180f6:	4a44      	ldr	r2, [pc, #272]	; (8018208 <_vfiprintf_r+0x210>)
 80180f8:	1a80      	subs	r0, r0, r2
 80180fa:	fa0b f000 	lsl.w	r0, fp, r0
 80180fe:	4318      	orrs	r0, r3
 8018100:	9004      	str	r0, [sp, #16]
 8018102:	4645      	mov	r5, r8
 8018104:	e7be      	b.n	8018084 <_vfiprintf_r+0x8c>
 8018106:	9a03      	ldr	r2, [sp, #12]
 8018108:	1d11      	adds	r1, r2, #4
 801810a:	6812      	ldr	r2, [r2, #0]
 801810c:	9103      	str	r1, [sp, #12]
 801810e:	2a00      	cmp	r2, #0
 8018110:	db01      	blt.n	8018116 <_vfiprintf_r+0x11e>
 8018112:	9207      	str	r2, [sp, #28]
 8018114:	e004      	b.n	8018120 <_vfiprintf_r+0x128>
 8018116:	4252      	negs	r2, r2
 8018118:	f043 0302 	orr.w	r3, r3, #2
 801811c:	9207      	str	r2, [sp, #28]
 801811e:	9304      	str	r3, [sp, #16]
 8018120:	f898 3000 	ldrb.w	r3, [r8]
 8018124:	2b2e      	cmp	r3, #46	; 0x2e
 8018126:	d10e      	bne.n	8018146 <_vfiprintf_r+0x14e>
 8018128:	f898 3001 	ldrb.w	r3, [r8, #1]
 801812c:	2b2a      	cmp	r3, #42	; 0x2a
 801812e:	d138      	bne.n	80181a2 <_vfiprintf_r+0x1aa>
 8018130:	9b03      	ldr	r3, [sp, #12]
 8018132:	1d1a      	adds	r2, r3, #4
 8018134:	681b      	ldr	r3, [r3, #0]
 8018136:	9203      	str	r2, [sp, #12]
 8018138:	2b00      	cmp	r3, #0
 801813a:	bfb8      	it	lt
 801813c:	f04f 33ff 	movlt.w	r3, #4294967295
 8018140:	f108 0802 	add.w	r8, r8, #2
 8018144:	9305      	str	r3, [sp, #20]
 8018146:	4d33      	ldr	r5, [pc, #204]	; (8018214 <_vfiprintf_r+0x21c>)
 8018148:	f898 1000 	ldrb.w	r1, [r8]
 801814c:	2203      	movs	r2, #3
 801814e:	4628      	mov	r0, r5
 8018150:	f7ef ff7e 	bl	8008050 <memchr>
 8018154:	b140      	cbz	r0, 8018168 <_vfiprintf_r+0x170>
 8018156:	2340      	movs	r3, #64	; 0x40
 8018158:	1b40      	subs	r0, r0, r5
 801815a:	fa03 f000 	lsl.w	r0, r3, r0
 801815e:	9b04      	ldr	r3, [sp, #16]
 8018160:	4303      	orrs	r3, r0
 8018162:	f108 0801 	add.w	r8, r8, #1
 8018166:	9304      	str	r3, [sp, #16]
 8018168:	f898 1000 	ldrb.w	r1, [r8]
 801816c:	482a      	ldr	r0, [pc, #168]	; (8018218 <_vfiprintf_r+0x220>)
 801816e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8018172:	2206      	movs	r2, #6
 8018174:	f108 0701 	add.w	r7, r8, #1
 8018178:	f7ef ff6a 	bl	8008050 <memchr>
 801817c:	2800      	cmp	r0, #0
 801817e:	d037      	beq.n	80181f0 <_vfiprintf_r+0x1f8>
 8018180:	4b26      	ldr	r3, [pc, #152]	; (801821c <_vfiprintf_r+0x224>)
 8018182:	bb1b      	cbnz	r3, 80181cc <_vfiprintf_r+0x1d4>
 8018184:	9b03      	ldr	r3, [sp, #12]
 8018186:	3307      	adds	r3, #7
 8018188:	f023 0307 	bic.w	r3, r3, #7
 801818c:	3308      	adds	r3, #8
 801818e:	9303      	str	r3, [sp, #12]
 8018190:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018192:	444b      	add	r3, r9
 8018194:	9309      	str	r3, [sp, #36]	; 0x24
 8018196:	e750      	b.n	801803a <_vfiprintf_r+0x42>
 8018198:	fb05 3202 	mla	r2, r5, r2, r3
 801819c:	2001      	movs	r0, #1
 801819e:	4688      	mov	r8, r1
 80181a0:	e78a      	b.n	80180b8 <_vfiprintf_r+0xc0>
 80181a2:	2300      	movs	r3, #0
 80181a4:	f108 0801 	add.w	r8, r8, #1
 80181a8:	9305      	str	r3, [sp, #20]
 80181aa:	4619      	mov	r1, r3
 80181ac:	250a      	movs	r5, #10
 80181ae:	4640      	mov	r0, r8
 80181b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80181b4:	3a30      	subs	r2, #48	; 0x30
 80181b6:	2a09      	cmp	r2, #9
 80181b8:	d903      	bls.n	80181c2 <_vfiprintf_r+0x1ca>
 80181ba:	2b00      	cmp	r3, #0
 80181bc:	d0c3      	beq.n	8018146 <_vfiprintf_r+0x14e>
 80181be:	9105      	str	r1, [sp, #20]
 80181c0:	e7c1      	b.n	8018146 <_vfiprintf_r+0x14e>
 80181c2:	fb05 2101 	mla	r1, r5, r1, r2
 80181c6:	2301      	movs	r3, #1
 80181c8:	4680      	mov	r8, r0
 80181ca:	e7f0      	b.n	80181ae <_vfiprintf_r+0x1b6>
 80181cc:	ab03      	add	r3, sp, #12
 80181ce:	9300      	str	r3, [sp, #0]
 80181d0:	4622      	mov	r2, r4
 80181d2:	4b13      	ldr	r3, [pc, #76]	; (8018220 <_vfiprintf_r+0x228>)
 80181d4:	a904      	add	r1, sp, #16
 80181d6:	4630      	mov	r0, r6
 80181d8:	f7fb fe9e 	bl	8013f18 <_printf_float>
 80181dc:	f1b0 3fff 	cmp.w	r0, #4294967295
 80181e0:	4681      	mov	r9, r0
 80181e2:	d1d5      	bne.n	8018190 <_vfiprintf_r+0x198>
 80181e4:	89a3      	ldrh	r3, [r4, #12]
 80181e6:	065b      	lsls	r3, r3, #25
 80181e8:	f53f af7e 	bmi.w	80180e8 <_vfiprintf_r+0xf0>
 80181ec:	9809      	ldr	r0, [sp, #36]	; 0x24
 80181ee:	e77d      	b.n	80180ec <_vfiprintf_r+0xf4>
 80181f0:	ab03      	add	r3, sp, #12
 80181f2:	9300      	str	r3, [sp, #0]
 80181f4:	4622      	mov	r2, r4
 80181f6:	4b0a      	ldr	r3, [pc, #40]	; (8018220 <_vfiprintf_r+0x228>)
 80181f8:	a904      	add	r1, sp, #16
 80181fa:	4630      	mov	r0, r6
 80181fc:	f7fc f942 	bl	8014484 <_printf_i>
 8018200:	e7ec      	b.n	80181dc <_vfiprintf_r+0x1e4>
 8018202:	bf00      	nop
 8018204:	08019248 	.word	0x08019248
 8018208:	08019394 	.word	0x08019394
 801820c:	08019268 	.word	0x08019268
 8018210:	08019228 	.word	0x08019228
 8018214:	0801939a 	.word	0x0801939a
 8018218:	0801939e 	.word	0x0801939e
 801821c:	08013f19 	.word	0x08013f19
 8018220:	08017fd3 	.word	0x08017fd3

08018224 <__svfiscanf_r>:
 8018224:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018228:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 801822c:	460c      	mov	r4, r1
 801822e:	2100      	movs	r1, #0
 8018230:	9144      	str	r1, [sp, #272]	; 0x110
 8018232:	9145      	str	r1, [sp, #276]	; 0x114
 8018234:	499f      	ldr	r1, [pc, #636]	; (80184b4 <__svfiscanf_r+0x290>)
 8018236:	91a0      	str	r1, [sp, #640]	; 0x280
 8018238:	f10d 0804 	add.w	r8, sp, #4
 801823c:	499e      	ldr	r1, [pc, #632]	; (80184b8 <__svfiscanf_r+0x294>)
 801823e:	f8df 927c 	ldr.w	r9, [pc, #636]	; 80184bc <__svfiscanf_r+0x298>
 8018242:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8018246:	4606      	mov	r6, r0
 8018248:	4692      	mov	sl, r2
 801824a:	91a1      	str	r1, [sp, #644]	; 0x284
 801824c:	9300      	str	r3, [sp, #0]
 801824e:	270a      	movs	r7, #10
 8018250:	f89a 3000 	ldrb.w	r3, [sl]
 8018254:	2b00      	cmp	r3, #0
 8018256:	f000 812a 	beq.w	80184ae <__svfiscanf_r+0x28a>
 801825a:	4655      	mov	r5, sl
 801825c:	f7fe fffe 	bl	801725c <__locale_ctype_ptr>
 8018260:	f815 bb01 	ldrb.w	fp, [r5], #1
 8018264:	4458      	add	r0, fp
 8018266:	7843      	ldrb	r3, [r0, #1]
 8018268:	f013 0308 	ands.w	r3, r3, #8
 801826c:	d01c      	beq.n	80182a8 <__svfiscanf_r+0x84>
 801826e:	6863      	ldr	r3, [r4, #4]
 8018270:	2b00      	cmp	r3, #0
 8018272:	dd12      	ble.n	801829a <__svfiscanf_r+0x76>
 8018274:	f7fe fff2 	bl	801725c <__locale_ctype_ptr>
 8018278:	6823      	ldr	r3, [r4, #0]
 801827a:	781a      	ldrb	r2, [r3, #0]
 801827c:	4410      	add	r0, r2
 801827e:	7842      	ldrb	r2, [r0, #1]
 8018280:	0712      	lsls	r2, r2, #28
 8018282:	d401      	bmi.n	8018288 <__svfiscanf_r+0x64>
 8018284:	46aa      	mov	sl, r5
 8018286:	e7e3      	b.n	8018250 <__svfiscanf_r+0x2c>
 8018288:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801828a:	3201      	adds	r2, #1
 801828c:	9245      	str	r2, [sp, #276]	; 0x114
 801828e:	6862      	ldr	r2, [r4, #4]
 8018290:	3301      	adds	r3, #1
 8018292:	3a01      	subs	r2, #1
 8018294:	6062      	str	r2, [r4, #4]
 8018296:	6023      	str	r3, [r4, #0]
 8018298:	e7e9      	b.n	801826e <__svfiscanf_r+0x4a>
 801829a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801829c:	4621      	mov	r1, r4
 801829e:	4630      	mov	r0, r6
 80182a0:	4798      	blx	r3
 80182a2:	2800      	cmp	r0, #0
 80182a4:	d0e6      	beq.n	8018274 <__svfiscanf_r+0x50>
 80182a6:	e7ed      	b.n	8018284 <__svfiscanf_r+0x60>
 80182a8:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 80182ac:	f040 8082 	bne.w	80183b4 <__svfiscanf_r+0x190>
 80182b0:	9343      	str	r3, [sp, #268]	; 0x10c
 80182b2:	9341      	str	r3, [sp, #260]	; 0x104
 80182b4:	f89a 3001 	ldrb.w	r3, [sl, #1]
 80182b8:	2b2a      	cmp	r3, #42	; 0x2a
 80182ba:	d103      	bne.n	80182c4 <__svfiscanf_r+0xa0>
 80182bc:	2310      	movs	r3, #16
 80182be:	9341      	str	r3, [sp, #260]	; 0x104
 80182c0:	f10a 0502 	add.w	r5, sl, #2
 80182c4:	46aa      	mov	sl, r5
 80182c6:	f815 1b01 	ldrb.w	r1, [r5], #1
 80182ca:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 80182ce:	2a09      	cmp	r2, #9
 80182d0:	d922      	bls.n	8018318 <__svfiscanf_r+0xf4>
 80182d2:	2203      	movs	r2, #3
 80182d4:	4879      	ldr	r0, [pc, #484]	; (80184bc <__svfiscanf_r+0x298>)
 80182d6:	f7ef febb 	bl	8008050 <memchr>
 80182da:	b138      	cbz	r0, 80182ec <__svfiscanf_r+0xc8>
 80182dc:	eba0 0309 	sub.w	r3, r0, r9
 80182e0:	2001      	movs	r0, #1
 80182e2:	4098      	lsls	r0, r3
 80182e4:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80182e6:	4318      	orrs	r0, r3
 80182e8:	9041      	str	r0, [sp, #260]	; 0x104
 80182ea:	46aa      	mov	sl, r5
 80182ec:	f89a 3000 	ldrb.w	r3, [sl]
 80182f0:	2b67      	cmp	r3, #103	; 0x67
 80182f2:	f10a 0501 	add.w	r5, sl, #1
 80182f6:	d82b      	bhi.n	8018350 <__svfiscanf_r+0x12c>
 80182f8:	2b65      	cmp	r3, #101	; 0x65
 80182fa:	f080 809f 	bcs.w	801843c <__svfiscanf_r+0x218>
 80182fe:	2b47      	cmp	r3, #71	; 0x47
 8018300:	d810      	bhi.n	8018324 <__svfiscanf_r+0x100>
 8018302:	2b45      	cmp	r3, #69	; 0x45
 8018304:	f080 809a 	bcs.w	801843c <__svfiscanf_r+0x218>
 8018308:	2b00      	cmp	r3, #0
 801830a:	d06c      	beq.n	80183e6 <__svfiscanf_r+0x1c2>
 801830c:	2b25      	cmp	r3, #37	; 0x25
 801830e:	d051      	beq.n	80183b4 <__svfiscanf_r+0x190>
 8018310:	2303      	movs	r3, #3
 8018312:	9347      	str	r3, [sp, #284]	; 0x11c
 8018314:	9742      	str	r7, [sp, #264]	; 0x108
 8018316:	e027      	b.n	8018368 <__svfiscanf_r+0x144>
 8018318:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 801831a:	fb07 1303 	mla	r3, r7, r3, r1
 801831e:	3b30      	subs	r3, #48	; 0x30
 8018320:	9343      	str	r3, [sp, #268]	; 0x10c
 8018322:	e7cf      	b.n	80182c4 <__svfiscanf_r+0xa0>
 8018324:	2b5b      	cmp	r3, #91	; 0x5b
 8018326:	d06a      	beq.n	80183fe <__svfiscanf_r+0x1da>
 8018328:	d80c      	bhi.n	8018344 <__svfiscanf_r+0x120>
 801832a:	2b58      	cmp	r3, #88	; 0x58
 801832c:	d1f0      	bne.n	8018310 <__svfiscanf_r+0xec>
 801832e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8018330:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8018334:	9241      	str	r2, [sp, #260]	; 0x104
 8018336:	2210      	movs	r2, #16
 8018338:	9242      	str	r2, [sp, #264]	; 0x108
 801833a:	2b6e      	cmp	r3, #110	; 0x6e
 801833c:	bf8c      	ite	hi
 801833e:	2304      	movhi	r3, #4
 8018340:	2303      	movls	r3, #3
 8018342:	e010      	b.n	8018366 <__svfiscanf_r+0x142>
 8018344:	2b63      	cmp	r3, #99	; 0x63
 8018346:	d065      	beq.n	8018414 <__svfiscanf_r+0x1f0>
 8018348:	2b64      	cmp	r3, #100	; 0x64
 801834a:	d1e1      	bne.n	8018310 <__svfiscanf_r+0xec>
 801834c:	9742      	str	r7, [sp, #264]	; 0x108
 801834e:	e7f4      	b.n	801833a <__svfiscanf_r+0x116>
 8018350:	2b70      	cmp	r3, #112	; 0x70
 8018352:	d04b      	beq.n	80183ec <__svfiscanf_r+0x1c8>
 8018354:	d826      	bhi.n	80183a4 <__svfiscanf_r+0x180>
 8018356:	2b6e      	cmp	r3, #110	; 0x6e
 8018358:	d062      	beq.n	8018420 <__svfiscanf_r+0x1fc>
 801835a:	d84c      	bhi.n	80183f6 <__svfiscanf_r+0x1d2>
 801835c:	2b69      	cmp	r3, #105	; 0x69
 801835e:	d1d7      	bne.n	8018310 <__svfiscanf_r+0xec>
 8018360:	2300      	movs	r3, #0
 8018362:	9342      	str	r3, [sp, #264]	; 0x108
 8018364:	2303      	movs	r3, #3
 8018366:	9347      	str	r3, [sp, #284]	; 0x11c
 8018368:	6863      	ldr	r3, [r4, #4]
 801836a:	2b00      	cmp	r3, #0
 801836c:	dd68      	ble.n	8018440 <__svfiscanf_r+0x21c>
 801836e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8018370:	0659      	lsls	r1, r3, #25
 8018372:	d407      	bmi.n	8018384 <__svfiscanf_r+0x160>
 8018374:	f7fe ff72 	bl	801725c <__locale_ctype_ptr>
 8018378:	6823      	ldr	r3, [r4, #0]
 801837a:	781a      	ldrb	r2, [r3, #0]
 801837c:	4410      	add	r0, r2
 801837e:	7842      	ldrb	r2, [r0, #1]
 8018380:	0712      	lsls	r2, r2, #28
 8018382:	d464      	bmi.n	801844e <__svfiscanf_r+0x22a>
 8018384:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8018386:	2b02      	cmp	r3, #2
 8018388:	dc73      	bgt.n	8018472 <__svfiscanf_r+0x24e>
 801838a:	466b      	mov	r3, sp
 801838c:	4622      	mov	r2, r4
 801838e:	a941      	add	r1, sp, #260	; 0x104
 8018390:	4630      	mov	r0, r6
 8018392:	f000 f8bf 	bl	8018514 <_scanf_chars>
 8018396:	2801      	cmp	r0, #1
 8018398:	f000 8089 	beq.w	80184ae <__svfiscanf_r+0x28a>
 801839c:	2802      	cmp	r0, #2
 801839e:	f47f af71 	bne.w	8018284 <__svfiscanf_r+0x60>
 80183a2:	e01d      	b.n	80183e0 <__svfiscanf_r+0x1bc>
 80183a4:	2b75      	cmp	r3, #117	; 0x75
 80183a6:	d0d1      	beq.n	801834c <__svfiscanf_r+0x128>
 80183a8:	2b78      	cmp	r3, #120	; 0x78
 80183aa:	d0c0      	beq.n	801832e <__svfiscanf_r+0x10a>
 80183ac:	2b73      	cmp	r3, #115	; 0x73
 80183ae:	d1af      	bne.n	8018310 <__svfiscanf_r+0xec>
 80183b0:	2302      	movs	r3, #2
 80183b2:	e7d8      	b.n	8018366 <__svfiscanf_r+0x142>
 80183b4:	6863      	ldr	r3, [r4, #4]
 80183b6:	2b00      	cmp	r3, #0
 80183b8:	dd0c      	ble.n	80183d4 <__svfiscanf_r+0x1b0>
 80183ba:	6823      	ldr	r3, [r4, #0]
 80183bc:	781a      	ldrb	r2, [r3, #0]
 80183be:	455a      	cmp	r2, fp
 80183c0:	d175      	bne.n	80184ae <__svfiscanf_r+0x28a>
 80183c2:	3301      	adds	r3, #1
 80183c4:	6862      	ldr	r2, [r4, #4]
 80183c6:	6023      	str	r3, [r4, #0]
 80183c8:	9b45      	ldr	r3, [sp, #276]	; 0x114
 80183ca:	3a01      	subs	r2, #1
 80183cc:	3301      	adds	r3, #1
 80183ce:	6062      	str	r2, [r4, #4]
 80183d0:	9345      	str	r3, [sp, #276]	; 0x114
 80183d2:	e757      	b.n	8018284 <__svfiscanf_r+0x60>
 80183d4:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80183d6:	4621      	mov	r1, r4
 80183d8:	4630      	mov	r0, r6
 80183da:	4798      	blx	r3
 80183dc:	2800      	cmp	r0, #0
 80183de:	d0ec      	beq.n	80183ba <__svfiscanf_r+0x196>
 80183e0:	9844      	ldr	r0, [sp, #272]	; 0x110
 80183e2:	2800      	cmp	r0, #0
 80183e4:	d159      	bne.n	801849a <__svfiscanf_r+0x276>
 80183e6:	f04f 30ff 	mov.w	r0, #4294967295
 80183ea:	e05c      	b.n	80184a6 <__svfiscanf_r+0x282>
 80183ec:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80183ee:	f042 0220 	orr.w	r2, r2, #32
 80183f2:	9241      	str	r2, [sp, #260]	; 0x104
 80183f4:	e79b      	b.n	801832e <__svfiscanf_r+0x10a>
 80183f6:	2308      	movs	r3, #8
 80183f8:	9342      	str	r3, [sp, #264]	; 0x108
 80183fa:	2304      	movs	r3, #4
 80183fc:	e7b3      	b.n	8018366 <__svfiscanf_r+0x142>
 80183fe:	4629      	mov	r1, r5
 8018400:	4640      	mov	r0, r8
 8018402:	f000 fa85 	bl	8018910 <__sccl>
 8018406:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8018408:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801840c:	9341      	str	r3, [sp, #260]	; 0x104
 801840e:	4605      	mov	r5, r0
 8018410:	2301      	movs	r3, #1
 8018412:	e7a8      	b.n	8018366 <__svfiscanf_r+0x142>
 8018414:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8018416:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801841a:	9341      	str	r3, [sp, #260]	; 0x104
 801841c:	2300      	movs	r3, #0
 801841e:	e7a2      	b.n	8018366 <__svfiscanf_r+0x142>
 8018420:	9841      	ldr	r0, [sp, #260]	; 0x104
 8018422:	06c3      	lsls	r3, r0, #27
 8018424:	f53f af2e 	bmi.w	8018284 <__svfiscanf_r+0x60>
 8018428:	9b00      	ldr	r3, [sp, #0]
 801842a:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801842c:	1d19      	adds	r1, r3, #4
 801842e:	9100      	str	r1, [sp, #0]
 8018430:	681b      	ldr	r3, [r3, #0]
 8018432:	07c0      	lsls	r0, r0, #31
 8018434:	bf4c      	ite	mi
 8018436:	801a      	strhmi	r2, [r3, #0]
 8018438:	601a      	strpl	r2, [r3, #0]
 801843a:	e723      	b.n	8018284 <__svfiscanf_r+0x60>
 801843c:	2305      	movs	r3, #5
 801843e:	e792      	b.n	8018366 <__svfiscanf_r+0x142>
 8018440:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8018442:	4621      	mov	r1, r4
 8018444:	4630      	mov	r0, r6
 8018446:	4798      	blx	r3
 8018448:	2800      	cmp	r0, #0
 801844a:	d090      	beq.n	801836e <__svfiscanf_r+0x14a>
 801844c:	e7c8      	b.n	80183e0 <__svfiscanf_r+0x1bc>
 801844e:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8018450:	3201      	adds	r2, #1
 8018452:	9245      	str	r2, [sp, #276]	; 0x114
 8018454:	6862      	ldr	r2, [r4, #4]
 8018456:	3a01      	subs	r2, #1
 8018458:	2a00      	cmp	r2, #0
 801845a:	6062      	str	r2, [r4, #4]
 801845c:	dd02      	ble.n	8018464 <__svfiscanf_r+0x240>
 801845e:	3301      	adds	r3, #1
 8018460:	6023      	str	r3, [r4, #0]
 8018462:	e787      	b.n	8018374 <__svfiscanf_r+0x150>
 8018464:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8018466:	4621      	mov	r1, r4
 8018468:	4630      	mov	r0, r6
 801846a:	4798      	blx	r3
 801846c:	2800      	cmp	r0, #0
 801846e:	d081      	beq.n	8018374 <__svfiscanf_r+0x150>
 8018470:	e7b6      	b.n	80183e0 <__svfiscanf_r+0x1bc>
 8018472:	2b04      	cmp	r3, #4
 8018474:	dc06      	bgt.n	8018484 <__svfiscanf_r+0x260>
 8018476:	466b      	mov	r3, sp
 8018478:	4622      	mov	r2, r4
 801847a:	a941      	add	r1, sp, #260	; 0x104
 801847c:	4630      	mov	r0, r6
 801847e:	f000 f8ad 	bl	80185dc <_scanf_i>
 8018482:	e788      	b.n	8018396 <__svfiscanf_r+0x172>
 8018484:	4b0e      	ldr	r3, [pc, #56]	; (80184c0 <__svfiscanf_r+0x29c>)
 8018486:	2b00      	cmp	r3, #0
 8018488:	f43f aefc 	beq.w	8018284 <__svfiscanf_r+0x60>
 801848c:	466b      	mov	r3, sp
 801848e:	4622      	mov	r2, r4
 8018490:	a941      	add	r1, sp, #260	; 0x104
 8018492:	4630      	mov	r0, r6
 8018494:	f7fc f908 	bl	80146a8 <_scanf_float>
 8018498:	e77d      	b.n	8018396 <__svfiscanf_r+0x172>
 801849a:	89a3      	ldrh	r3, [r4, #12]
 801849c:	f013 0f40 	tst.w	r3, #64	; 0x40
 80184a0:	bf18      	it	ne
 80184a2:	f04f 30ff 	movne.w	r0, #4294967295
 80184a6:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 80184aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80184ae:	9844      	ldr	r0, [sp, #272]	; 0x110
 80184b0:	e7f9      	b.n	80184a6 <__svfiscanf_r+0x282>
 80184b2:	bf00      	nop
 80184b4:	08018bad 	.word	0x08018bad
 80184b8:	080187d9 	.word	0x080187d9
 80184bc:	0801939a 	.word	0x0801939a
 80184c0:	080146a9 	.word	0x080146a9

080184c4 <_vfiscanf_r>:
 80184c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80184c8:	460c      	mov	r4, r1
 80184ca:	4616      	mov	r6, r2
 80184cc:	461f      	mov	r7, r3
 80184ce:	4605      	mov	r5, r0
 80184d0:	b118      	cbz	r0, 80184da <_vfiscanf_r+0x16>
 80184d2:	6983      	ldr	r3, [r0, #24]
 80184d4:	b90b      	cbnz	r3, 80184da <_vfiscanf_r+0x16>
 80184d6:	f7fe faf1 	bl	8016abc <__sinit>
 80184da:	4b0b      	ldr	r3, [pc, #44]	; (8018508 <_vfiscanf_r+0x44>)
 80184dc:	429c      	cmp	r4, r3
 80184de:	d108      	bne.n	80184f2 <_vfiscanf_r+0x2e>
 80184e0:	686c      	ldr	r4, [r5, #4]
 80184e2:	463b      	mov	r3, r7
 80184e4:	4632      	mov	r2, r6
 80184e6:	4621      	mov	r1, r4
 80184e8:	4628      	mov	r0, r5
 80184ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80184ee:	f7ff be99 	b.w	8018224 <__svfiscanf_r>
 80184f2:	4b06      	ldr	r3, [pc, #24]	; (801850c <_vfiscanf_r+0x48>)
 80184f4:	429c      	cmp	r4, r3
 80184f6:	d101      	bne.n	80184fc <_vfiscanf_r+0x38>
 80184f8:	68ac      	ldr	r4, [r5, #8]
 80184fa:	e7f2      	b.n	80184e2 <_vfiscanf_r+0x1e>
 80184fc:	4b04      	ldr	r3, [pc, #16]	; (8018510 <_vfiscanf_r+0x4c>)
 80184fe:	429c      	cmp	r4, r3
 8018500:	bf08      	it	eq
 8018502:	68ec      	ldreq	r4, [r5, #12]
 8018504:	e7ed      	b.n	80184e2 <_vfiscanf_r+0x1e>
 8018506:	bf00      	nop
 8018508:	08019248 	.word	0x08019248
 801850c:	08019268 	.word	0x08019268
 8018510:	08019228 	.word	0x08019228

08018514 <_scanf_chars>:
 8018514:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018518:	4615      	mov	r5, r2
 801851a:	688a      	ldr	r2, [r1, #8]
 801851c:	4680      	mov	r8, r0
 801851e:	460c      	mov	r4, r1
 8018520:	b932      	cbnz	r2, 8018530 <_scanf_chars+0x1c>
 8018522:	698a      	ldr	r2, [r1, #24]
 8018524:	2a00      	cmp	r2, #0
 8018526:	bf14      	ite	ne
 8018528:	f04f 32ff 	movne.w	r2, #4294967295
 801852c:	2201      	moveq	r2, #1
 801852e:	608a      	str	r2, [r1, #8]
 8018530:	6822      	ldr	r2, [r4, #0]
 8018532:	06d1      	lsls	r1, r2, #27
 8018534:	bf5f      	itttt	pl
 8018536:	681a      	ldrpl	r2, [r3, #0]
 8018538:	1d11      	addpl	r1, r2, #4
 801853a:	6019      	strpl	r1, [r3, #0]
 801853c:	6817      	ldrpl	r7, [r2, #0]
 801853e:	2600      	movs	r6, #0
 8018540:	69a3      	ldr	r3, [r4, #24]
 8018542:	b1db      	cbz	r3, 801857c <_scanf_chars+0x68>
 8018544:	2b01      	cmp	r3, #1
 8018546:	d107      	bne.n	8018558 <_scanf_chars+0x44>
 8018548:	682b      	ldr	r3, [r5, #0]
 801854a:	6962      	ldr	r2, [r4, #20]
 801854c:	781b      	ldrb	r3, [r3, #0]
 801854e:	5cd3      	ldrb	r3, [r2, r3]
 8018550:	b9a3      	cbnz	r3, 801857c <_scanf_chars+0x68>
 8018552:	2e00      	cmp	r6, #0
 8018554:	d132      	bne.n	80185bc <_scanf_chars+0xa8>
 8018556:	e006      	b.n	8018566 <_scanf_chars+0x52>
 8018558:	2b02      	cmp	r3, #2
 801855a:	d007      	beq.n	801856c <_scanf_chars+0x58>
 801855c:	2e00      	cmp	r6, #0
 801855e:	d12d      	bne.n	80185bc <_scanf_chars+0xa8>
 8018560:	69a3      	ldr	r3, [r4, #24]
 8018562:	2b01      	cmp	r3, #1
 8018564:	d12a      	bne.n	80185bc <_scanf_chars+0xa8>
 8018566:	2001      	movs	r0, #1
 8018568:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801856c:	f7fe fe76 	bl	801725c <__locale_ctype_ptr>
 8018570:	682b      	ldr	r3, [r5, #0]
 8018572:	781b      	ldrb	r3, [r3, #0]
 8018574:	4418      	add	r0, r3
 8018576:	7843      	ldrb	r3, [r0, #1]
 8018578:	071b      	lsls	r3, r3, #28
 801857a:	d4ef      	bmi.n	801855c <_scanf_chars+0x48>
 801857c:	6823      	ldr	r3, [r4, #0]
 801857e:	06da      	lsls	r2, r3, #27
 8018580:	bf5e      	ittt	pl
 8018582:	682b      	ldrpl	r3, [r5, #0]
 8018584:	781b      	ldrbpl	r3, [r3, #0]
 8018586:	703b      	strbpl	r3, [r7, #0]
 8018588:	682a      	ldr	r2, [r5, #0]
 801858a:	686b      	ldr	r3, [r5, #4]
 801858c:	f102 0201 	add.w	r2, r2, #1
 8018590:	602a      	str	r2, [r5, #0]
 8018592:	68a2      	ldr	r2, [r4, #8]
 8018594:	f103 33ff 	add.w	r3, r3, #4294967295
 8018598:	f102 32ff 	add.w	r2, r2, #4294967295
 801859c:	606b      	str	r3, [r5, #4]
 801859e:	f106 0601 	add.w	r6, r6, #1
 80185a2:	bf58      	it	pl
 80185a4:	3701      	addpl	r7, #1
 80185a6:	60a2      	str	r2, [r4, #8]
 80185a8:	b142      	cbz	r2, 80185bc <_scanf_chars+0xa8>
 80185aa:	2b00      	cmp	r3, #0
 80185ac:	dcc8      	bgt.n	8018540 <_scanf_chars+0x2c>
 80185ae:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80185b2:	4629      	mov	r1, r5
 80185b4:	4640      	mov	r0, r8
 80185b6:	4798      	blx	r3
 80185b8:	2800      	cmp	r0, #0
 80185ba:	d0c1      	beq.n	8018540 <_scanf_chars+0x2c>
 80185bc:	6823      	ldr	r3, [r4, #0]
 80185be:	f013 0310 	ands.w	r3, r3, #16
 80185c2:	d105      	bne.n	80185d0 <_scanf_chars+0xbc>
 80185c4:	68e2      	ldr	r2, [r4, #12]
 80185c6:	3201      	adds	r2, #1
 80185c8:	60e2      	str	r2, [r4, #12]
 80185ca:	69a2      	ldr	r2, [r4, #24]
 80185cc:	b102      	cbz	r2, 80185d0 <_scanf_chars+0xbc>
 80185ce:	703b      	strb	r3, [r7, #0]
 80185d0:	6923      	ldr	r3, [r4, #16]
 80185d2:	441e      	add	r6, r3
 80185d4:	6126      	str	r6, [r4, #16]
 80185d6:	2000      	movs	r0, #0
 80185d8:	e7c6      	b.n	8018568 <_scanf_chars+0x54>
	...

080185dc <_scanf_i>:
 80185dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80185e0:	469a      	mov	sl, r3
 80185e2:	4b74      	ldr	r3, [pc, #464]	; (80187b4 <_scanf_i+0x1d8>)
 80185e4:	460c      	mov	r4, r1
 80185e6:	4683      	mov	fp, r0
 80185e8:	4616      	mov	r6, r2
 80185ea:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80185ee:	b087      	sub	sp, #28
 80185f0:	ab03      	add	r3, sp, #12
 80185f2:	68a7      	ldr	r7, [r4, #8]
 80185f4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80185f8:	4b6f      	ldr	r3, [pc, #444]	; (80187b8 <_scanf_i+0x1dc>)
 80185fa:	69a1      	ldr	r1, [r4, #24]
 80185fc:	4a6f      	ldr	r2, [pc, #444]	; (80187bc <_scanf_i+0x1e0>)
 80185fe:	2903      	cmp	r1, #3
 8018600:	bf08      	it	eq
 8018602:	461a      	moveq	r2, r3
 8018604:	1e7b      	subs	r3, r7, #1
 8018606:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 801860a:	bf84      	itt	hi
 801860c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8018610:	60a3      	strhi	r3, [r4, #8]
 8018612:	6823      	ldr	r3, [r4, #0]
 8018614:	9200      	str	r2, [sp, #0]
 8018616:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 801861a:	bf88      	it	hi
 801861c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8018620:	f104 091c 	add.w	r9, r4, #28
 8018624:	6023      	str	r3, [r4, #0]
 8018626:	bf8c      	ite	hi
 8018628:	197f      	addhi	r7, r7, r5
 801862a:	2700      	movls	r7, #0
 801862c:	464b      	mov	r3, r9
 801862e:	f04f 0800 	mov.w	r8, #0
 8018632:	9301      	str	r3, [sp, #4]
 8018634:	6831      	ldr	r1, [r6, #0]
 8018636:	ab03      	add	r3, sp, #12
 8018638:	2202      	movs	r2, #2
 801863a:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 801863e:	7809      	ldrb	r1, [r1, #0]
 8018640:	f7ef fd06 	bl	8008050 <memchr>
 8018644:	9b01      	ldr	r3, [sp, #4]
 8018646:	b330      	cbz	r0, 8018696 <_scanf_i+0xba>
 8018648:	f1b8 0f01 	cmp.w	r8, #1
 801864c:	d15a      	bne.n	8018704 <_scanf_i+0x128>
 801864e:	6862      	ldr	r2, [r4, #4]
 8018650:	b92a      	cbnz	r2, 801865e <_scanf_i+0x82>
 8018652:	6822      	ldr	r2, [r4, #0]
 8018654:	2108      	movs	r1, #8
 8018656:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801865a:	6061      	str	r1, [r4, #4]
 801865c:	6022      	str	r2, [r4, #0]
 801865e:	6822      	ldr	r2, [r4, #0]
 8018660:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8018664:	6022      	str	r2, [r4, #0]
 8018666:	68a2      	ldr	r2, [r4, #8]
 8018668:	1e51      	subs	r1, r2, #1
 801866a:	60a1      	str	r1, [r4, #8]
 801866c:	b19a      	cbz	r2, 8018696 <_scanf_i+0xba>
 801866e:	6832      	ldr	r2, [r6, #0]
 8018670:	1c51      	adds	r1, r2, #1
 8018672:	6031      	str	r1, [r6, #0]
 8018674:	7812      	ldrb	r2, [r2, #0]
 8018676:	701a      	strb	r2, [r3, #0]
 8018678:	1c5d      	adds	r5, r3, #1
 801867a:	6873      	ldr	r3, [r6, #4]
 801867c:	3b01      	subs	r3, #1
 801867e:	2b00      	cmp	r3, #0
 8018680:	6073      	str	r3, [r6, #4]
 8018682:	dc07      	bgt.n	8018694 <_scanf_i+0xb8>
 8018684:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8018688:	4631      	mov	r1, r6
 801868a:	4658      	mov	r0, fp
 801868c:	4798      	blx	r3
 801868e:	2800      	cmp	r0, #0
 8018690:	f040 8086 	bne.w	80187a0 <_scanf_i+0x1c4>
 8018694:	462b      	mov	r3, r5
 8018696:	f108 0801 	add.w	r8, r8, #1
 801869a:	f1b8 0f03 	cmp.w	r8, #3
 801869e:	d1c8      	bne.n	8018632 <_scanf_i+0x56>
 80186a0:	6862      	ldr	r2, [r4, #4]
 80186a2:	b90a      	cbnz	r2, 80186a8 <_scanf_i+0xcc>
 80186a4:	220a      	movs	r2, #10
 80186a6:	6062      	str	r2, [r4, #4]
 80186a8:	6862      	ldr	r2, [r4, #4]
 80186aa:	4945      	ldr	r1, [pc, #276]	; (80187c0 <_scanf_i+0x1e4>)
 80186ac:	6960      	ldr	r0, [r4, #20]
 80186ae:	9301      	str	r3, [sp, #4]
 80186b0:	1a89      	subs	r1, r1, r2
 80186b2:	f000 f92d 	bl	8018910 <__sccl>
 80186b6:	9b01      	ldr	r3, [sp, #4]
 80186b8:	f04f 0800 	mov.w	r8, #0
 80186bc:	461d      	mov	r5, r3
 80186be:	68a3      	ldr	r3, [r4, #8]
 80186c0:	6822      	ldr	r2, [r4, #0]
 80186c2:	2b00      	cmp	r3, #0
 80186c4:	d03a      	beq.n	801873c <_scanf_i+0x160>
 80186c6:	6831      	ldr	r1, [r6, #0]
 80186c8:	6960      	ldr	r0, [r4, #20]
 80186ca:	f891 c000 	ldrb.w	ip, [r1]
 80186ce:	f810 000c 	ldrb.w	r0, [r0, ip]
 80186d2:	2800      	cmp	r0, #0
 80186d4:	d032      	beq.n	801873c <_scanf_i+0x160>
 80186d6:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 80186da:	d121      	bne.n	8018720 <_scanf_i+0x144>
 80186dc:	0510      	lsls	r0, r2, #20
 80186de:	d51f      	bpl.n	8018720 <_scanf_i+0x144>
 80186e0:	f108 0801 	add.w	r8, r8, #1
 80186e4:	b117      	cbz	r7, 80186ec <_scanf_i+0x110>
 80186e6:	3301      	adds	r3, #1
 80186e8:	3f01      	subs	r7, #1
 80186ea:	60a3      	str	r3, [r4, #8]
 80186ec:	6873      	ldr	r3, [r6, #4]
 80186ee:	3b01      	subs	r3, #1
 80186f0:	2b00      	cmp	r3, #0
 80186f2:	6073      	str	r3, [r6, #4]
 80186f4:	dd1b      	ble.n	801872e <_scanf_i+0x152>
 80186f6:	6833      	ldr	r3, [r6, #0]
 80186f8:	3301      	adds	r3, #1
 80186fa:	6033      	str	r3, [r6, #0]
 80186fc:	68a3      	ldr	r3, [r4, #8]
 80186fe:	3b01      	subs	r3, #1
 8018700:	60a3      	str	r3, [r4, #8]
 8018702:	e7dc      	b.n	80186be <_scanf_i+0xe2>
 8018704:	f1b8 0f02 	cmp.w	r8, #2
 8018708:	d1ad      	bne.n	8018666 <_scanf_i+0x8a>
 801870a:	6822      	ldr	r2, [r4, #0]
 801870c:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8018710:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8018714:	d1bf      	bne.n	8018696 <_scanf_i+0xba>
 8018716:	2110      	movs	r1, #16
 8018718:	6061      	str	r1, [r4, #4]
 801871a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 801871e:	e7a1      	b.n	8018664 <_scanf_i+0x88>
 8018720:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8018724:	6022      	str	r2, [r4, #0]
 8018726:	780b      	ldrb	r3, [r1, #0]
 8018728:	702b      	strb	r3, [r5, #0]
 801872a:	3501      	adds	r5, #1
 801872c:	e7de      	b.n	80186ec <_scanf_i+0x110>
 801872e:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8018732:	4631      	mov	r1, r6
 8018734:	4658      	mov	r0, fp
 8018736:	4798      	blx	r3
 8018738:	2800      	cmp	r0, #0
 801873a:	d0df      	beq.n	80186fc <_scanf_i+0x120>
 801873c:	6823      	ldr	r3, [r4, #0]
 801873e:	05d9      	lsls	r1, r3, #23
 8018740:	d50c      	bpl.n	801875c <_scanf_i+0x180>
 8018742:	454d      	cmp	r5, r9
 8018744:	d908      	bls.n	8018758 <_scanf_i+0x17c>
 8018746:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 801874a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801874e:	4632      	mov	r2, r6
 8018750:	4658      	mov	r0, fp
 8018752:	4798      	blx	r3
 8018754:	1e6f      	subs	r7, r5, #1
 8018756:	463d      	mov	r5, r7
 8018758:	454d      	cmp	r5, r9
 801875a:	d029      	beq.n	80187b0 <_scanf_i+0x1d4>
 801875c:	6822      	ldr	r2, [r4, #0]
 801875e:	f012 0210 	ands.w	r2, r2, #16
 8018762:	d113      	bne.n	801878c <_scanf_i+0x1b0>
 8018764:	702a      	strb	r2, [r5, #0]
 8018766:	6863      	ldr	r3, [r4, #4]
 8018768:	9e00      	ldr	r6, [sp, #0]
 801876a:	4649      	mov	r1, r9
 801876c:	4658      	mov	r0, fp
 801876e:	47b0      	blx	r6
 8018770:	f8da 3000 	ldr.w	r3, [sl]
 8018774:	6821      	ldr	r1, [r4, #0]
 8018776:	1d1a      	adds	r2, r3, #4
 8018778:	f8ca 2000 	str.w	r2, [sl]
 801877c:	f011 0f20 	tst.w	r1, #32
 8018780:	681b      	ldr	r3, [r3, #0]
 8018782:	d010      	beq.n	80187a6 <_scanf_i+0x1ca>
 8018784:	6018      	str	r0, [r3, #0]
 8018786:	68e3      	ldr	r3, [r4, #12]
 8018788:	3301      	adds	r3, #1
 801878a:	60e3      	str	r3, [r4, #12]
 801878c:	eba5 0509 	sub.w	r5, r5, r9
 8018790:	44a8      	add	r8, r5
 8018792:	6925      	ldr	r5, [r4, #16]
 8018794:	4445      	add	r5, r8
 8018796:	6125      	str	r5, [r4, #16]
 8018798:	2000      	movs	r0, #0
 801879a:	b007      	add	sp, #28
 801879c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80187a0:	f04f 0800 	mov.w	r8, #0
 80187a4:	e7ca      	b.n	801873c <_scanf_i+0x160>
 80187a6:	07ca      	lsls	r2, r1, #31
 80187a8:	bf4c      	ite	mi
 80187aa:	8018      	strhmi	r0, [r3, #0]
 80187ac:	6018      	strpl	r0, [r3, #0]
 80187ae:	e7ea      	b.n	8018786 <_scanf_i+0x1aa>
 80187b0:	2001      	movs	r0, #1
 80187b2:	e7f2      	b.n	801879a <_scanf_i+0x1be>
 80187b4:	0801915c 	.word	0x0801915c
 80187b8:	08015a89 	.word	0x08015a89
 80187bc:	08018b15 	.word	0x08018b15
 80187c0:	080193b5 	.word	0x080193b5

080187c4 <lflush>:
 80187c4:	8983      	ldrh	r3, [r0, #12]
 80187c6:	f003 0309 	and.w	r3, r3, #9
 80187ca:	2b09      	cmp	r3, #9
 80187cc:	d101      	bne.n	80187d2 <lflush+0xe>
 80187ce:	f7fe b923 	b.w	8016a18 <fflush>
 80187d2:	2000      	movs	r0, #0
 80187d4:	4770      	bx	lr
	...

080187d8 <__srefill_r>:
 80187d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80187da:	460c      	mov	r4, r1
 80187dc:	4605      	mov	r5, r0
 80187de:	b118      	cbz	r0, 80187e8 <__srefill_r+0x10>
 80187e0:	6983      	ldr	r3, [r0, #24]
 80187e2:	b90b      	cbnz	r3, 80187e8 <__srefill_r+0x10>
 80187e4:	f7fe f96a 	bl	8016abc <__sinit>
 80187e8:	4b3c      	ldr	r3, [pc, #240]	; (80188dc <__srefill_r+0x104>)
 80187ea:	429c      	cmp	r4, r3
 80187ec:	d10a      	bne.n	8018804 <__srefill_r+0x2c>
 80187ee:	686c      	ldr	r4, [r5, #4]
 80187f0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80187f4:	2300      	movs	r3, #0
 80187f6:	6063      	str	r3, [r4, #4]
 80187f8:	b293      	uxth	r3, r2
 80187fa:	069e      	lsls	r6, r3, #26
 80187fc:	d50c      	bpl.n	8018818 <__srefill_r+0x40>
 80187fe:	f04f 30ff 	mov.w	r0, #4294967295
 8018802:	e067      	b.n	80188d4 <__srefill_r+0xfc>
 8018804:	4b36      	ldr	r3, [pc, #216]	; (80188e0 <__srefill_r+0x108>)
 8018806:	429c      	cmp	r4, r3
 8018808:	d101      	bne.n	801880e <__srefill_r+0x36>
 801880a:	68ac      	ldr	r4, [r5, #8]
 801880c:	e7f0      	b.n	80187f0 <__srefill_r+0x18>
 801880e:	4b35      	ldr	r3, [pc, #212]	; (80188e4 <__srefill_r+0x10c>)
 8018810:	429c      	cmp	r4, r3
 8018812:	bf08      	it	eq
 8018814:	68ec      	ldreq	r4, [r5, #12]
 8018816:	e7eb      	b.n	80187f0 <__srefill_r+0x18>
 8018818:	0758      	lsls	r0, r3, #29
 801881a:	d449      	bmi.n	80188b0 <__srefill_r+0xd8>
 801881c:	06d9      	lsls	r1, r3, #27
 801881e:	d405      	bmi.n	801882c <__srefill_r+0x54>
 8018820:	2309      	movs	r3, #9
 8018822:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8018826:	602b      	str	r3, [r5, #0]
 8018828:	81a2      	strh	r2, [r4, #12]
 801882a:	e7e8      	b.n	80187fe <__srefill_r+0x26>
 801882c:	071a      	lsls	r2, r3, #28
 801882e:	d50b      	bpl.n	8018848 <__srefill_r+0x70>
 8018830:	4621      	mov	r1, r4
 8018832:	4628      	mov	r0, r5
 8018834:	f7fe f8c6 	bl	80169c4 <_fflush_r>
 8018838:	2800      	cmp	r0, #0
 801883a:	d1e0      	bne.n	80187fe <__srefill_r+0x26>
 801883c:	89a3      	ldrh	r3, [r4, #12]
 801883e:	60a0      	str	r0, [r4, #8]
 8018840:	f023 0308 	bic.w	r3, r3, #8
 8018844:	81a3      	strh	r3, [r4, #12]
 8018846:	61a0      	str	r0, [r4, #24]
 8018848:	89a3      	ldrh	r3, [r4, #12]
 801884a:	f043 0304 	orr.w	r3, r3, #4
 801884e:	81a3      	strh	r3, [r4, #12]
 8018850:	6923      	ldr	r3, [r4, #16]
 8018852:	b91b      	cbnz	r3, 801885c <__srefill_r+0x84>
 8018854:	4621      	mov	r1, r4
 8018856:	4628      	mov	r0, r5
 8018858:	f7fe fd42 	bl	80172e0 <__smakebuf_r>
 801885c:	f9b4 700c 	ldrsh.w	r7, [r4, #12]
 8018860:	b2be      	uxth	r6, r7
 8018862:	07b3      	lsls	r3, r6, #30
 8018864:	d00f      	beq.n	8018886 <__srefill_r+0xae>
 8018866:	2301      	movs	r3, #1
 8018868:	81a3      	strh	r3, [r4, #12]
 801886a:	4b1f      	ldr	r3, [pc, #124]	; (80188e8 <__srefill_r+0x110>)
 801886c:	491f      	ldr	r1, [pc, #124]	; (80188ec <__srefill_r+0x114>)
 801886e:	6818      	ldr	r0, [r3, #0]
 8018870:	f006 0609 	and.w	r6, r6, #9
 8018874:	f7fe f98e 	bl	8016b94 <_fwalk>
 8018878:	2e09      	cmp	r6, #9
 801887a:	81a7      	strh	r7, [r4, #12]
 801887c:	d103      	bne.n	8018886 <__srefill_r+0xae>
 801887e:	4621      	mov	r1, r4
 8018880:	4628      	mov	r0, r5
 8018882:	f7fe f819 	bl	80168b8 <__sflush_r>
 8018886:	6922      	ldr	r2, [r4, #16]
 8018888:	6022      	str	r2, [r4, #0]
 801888a:	6a66      	ldr	r6, [r4, #36]	; 0x24
 801888c:	6963      	ldr	r3, [r4, #20]
 801888e:	6a21      	ldr	r1, [r4, #32]
 8018890:	4628      	mov	r0, r5
 8018892:	47b0      	blx	r6
 8018894:	2800      	cmp	r0, #0
 8018896:	6060      	str	r0, [r4, #4]
 8018898:	dc1d      	bgt.n	80188d6 <__srefill_r+0xfe>
 801889a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801889e:	bf17      	itett	ne
 80188a0:	2200      	movne	r2, #0
 80188a2:	f043 0320 	orreq.w	r3, r3, #32
 80188a6:	f043 0340 	orrne.w	r3, r3, #64	; 0x40
 80188aa:	6062      	strne	r2, [r4, #4]
 80188ac:	81a3      	strh	r3, [r4, #12]
 80188ae:	e7a6      	b.n	80187fe <__srefill_r+0x26>
 80188b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80188b2:	2900      	cmp	r1, #0
 80188b4:	d0cc      	beq.n	8018850 <__srefill_r+0x78>
 80188b6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80188ba:	4299      	cmp	r1, r3
 80188bc:	d002      	beq.n	80188c4 <__srefill_r+0xec>
 80188be:	4628      	mov	r0, r5
 80188c0:	f7ff f976 	bl	8017bb0 <_free_r>
 80188c4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80188c6:	6063      	str	r3, [r4, #4]
 80188c8:	2000      	movs	r0, #0
 80188ca:	6360      	str	r0, [r4, #52]	; 0x34
 80188cc:	2b00      	cmp	r3, #0
 80188ce:	d0bf      	beq.n	8018850 <__srefill_r+0x78>
 80188d0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80188d2:	6023      	str	r3, [r4, #0]
 80188d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80188d6:	2000      	movs	r0, #0
 80188d8:	e7fc      	b.n	80188d4 <__srefill_r+0xfc>
 80188da:	bf00      	nop
 80188dc:	08019248 	.word	0x08019248
 80188e0:	08019268 	.word	0x08019268
 80188e4:	08019228 	.word	0x08019228
 80188e8:	0801918c 	.word	0x0801918c
 80188ec:	080187c5 	.word	0x080187c5

080188f0 <_sbrk_r>:
 80188f0:	b538      	push	{r3, r4, r5, lr}
 80188f2:	4c06      	ldr	r4, [pc, #24]	; (801890c <_sbrk_r+0x1c>)
 80188f4:	2300      	movs	r3, #0
 80188f6:	4605      	mov	r5, r0
 80188f8:	4608      	mov	r0, r1
 80188fa:	6023      	str	r3, [r4, #0]
 80188fc:	f7f5 fb34 	bl	800df68 <_sbrk>
 8018900:	1c43      	adds	r3, r0, #1
 8018902:	d102      	bne.n	801890a <_sbrk_r+0x1a>
 8018904:	6823      	ldr	r3, [r4, #0]
 8018906:	b103      	cbz	r3, 801890a <_sbrk_r+0x1a>
 8018908:	602b      	str	r3, [r5, #0]
 801890a:	bd38      	pop	{r3, r4, r5, pc}
 801890c:	20000a5c 	.word	0x20000a5c

08018910 <__sccl>:
 8018910:	b570      	push	{r4, r5, r6, lr}
 8018912:	780b      	ldrb	r3, [r1, #0]
 8018914:	2b5e      	cmp	r3, #94	; 0x5e
 8018916:	bf13      	iteet	ne
 8018918:	1c4a      	addne	r2, r1, #1
 801891a:	1c8a      	addeq	r2, r1, #2
 801891c:	784b      	ldrbeq	r3, [r1, #1]
 801891e:	2100      	movne	r1, #0
 8018920:	bf08      	it	eq
 8018922:	2101      	moveq	r1, #1
 8018924:	1e44      	subs	r4, r0, #1
 8018926:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 801892a:	f804 1f01 	strb.w	r1, [r4, #1]!
 801892e:	42ac      	cmp	r4, r5
 8018930:	d1fb      	bne.n	801892a <__sccl+0x1a>
 8018932:	b913      	cbnz	r3, 801893a <__sccl+0x2a>
 8018934:	3a01      	subs	r2, #1
 8018936:	4610      	mov	r0, r2
 8018938:	bd70      	pop	{r4, r5, r6, pc}
 801893a:	f081 0401 	eor.w	r4, r1, #1
 801893e:	54c4      	strb	r4, [r0, r3]
 8018940:	1c51      	adds	r1, r2, #1
 8018942:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 8018946:	2d2d      	cmp	r5, #45	; 0x2d
 8018948:	f101 36ff 	add.w	r6, r1, #4294967295
 801894c:	460a      	mov	r2, r1
 801894e:	d006      	beq.n	801895e <__sccl+0x4e>
 8018950:	2d5d      	cmp	r5, #93	; 0x5d
 8018952:	d0f0      	beq.n	8018936 <__sccl+0x26>
 8018954:	b90d      	cbnz	r5, 801895a <__sccl+0x4a>
 8018956:	4632      	mov	r2, r6
 8018958:	e7ed      	b.n	8018936 <__sccl+0x26>
 801895a:	462b      	mov	r3, r5
 801895c:	e7ef      	b.n	801893e <__sccl+0x2e>
 801895e:	780e      	ldrb	r6, [r1, #0]
 8018960:	2e5d      	cmp	r6, #93	; 0x5d
 8018962:	d0fa      	beq.n	801895a <__sccl+0x4a>
 8018964:	42b3      	cmp	r3, r6
 8018966:	dcf8      	bgt.n	801895a <__sccl+0x4a>
 8018968:	3301      	adds	r3, #1
 801896a:	429e      	cmp	r6, r3
 801896c:	54c4      	strb	r4, [r0, r3]
 801896e:	dcfb      	bgt.n	8018968 <__sccl+0x58>
 8018970:	3102      	adds	r1, #2
 8018972:	e7e6      	b.n	8018942 <__sccl+0x32>

08018974 <__sread>:
 8018974:	b510      	push	{r4, lr}
 8018976:	460c      	mov	r4, r1
 8018978:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801897c:	f000 fa2e 	bl	8018ddc <_read_r>
 8018980:	2800      	cmp	r0, #0
 8018982:	bfab      	itete	ge
 8018984:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8018986:	89a3      	ldrhlt	r3, [r4, #12]
 8018988:	181b      	addge	r3, r3, r0
 801898a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801898e:	bfac      	ite	ge
 8018990:	6563      	strge	r3, [r4, #84]	; 0x54
 8018992:	81a3      	strhlt	r3, [r4, #12]
 8018994:	bd10      	pop	{r4, pc}

08018996 <__swrite>:
 8018996:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801899a:	461f      	mov	r7, r3
 801899c:	898b      	ldrh	r3, [r1, #12]
 801899e:	05db      	lsls	r3, r3, #23
 80189a0:	4605      	mov	r5, r0
 80189a2:	460c      	mov	r4, r1
 80189a4:	4616      	mov	r6, r2
 80189a6:	d505      	bpl.n	80189b4 <__swrite+0x1e>
 80189a8:	2302      	movs	r3, #2
 80189aa:	2200      	movs	r2, #0
 80189ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80189b0:	f000 f9c0 	bl	8018d34 <_lseek_r>
 80189b4:	89a3      	ldrh	r3, [r4, #12]
 80189b6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80189ba:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80189be:	81a3      	strh	r3, [r4, #12]
 80189c0:	4632      	mov	r2, r6
 80189c2:	463b      	mov	r3, r7
 80189c4:	4628      	mov	r0, r5
 80189c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80189ca:	f000 b96f 	b.w	8018cac <_write_r>

080189ce <__sseek>:
 80189ce:	b510      	push	{r4, lr}
 80189d0:	460c      	mov	r4, r1
 80189d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80189d6:	f000 f9ad 	bl	8018d34 <_lseek_r>
 80189da:	1c43      	adds	r3, r0, #1
 80189dc:	89a3      	ldrh	r3, [r4, #12]
 80189de:	bf15      	itete	ne
 80189e0:	6560      	strne	r0, [r4, #84]	; 0x54
 80189e2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80189e6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80189ea:	81a3      	strheq	r3, [r4, #12]
 80189ec:	bf18      	it	ne
 80189ee:	81a3      	strhne	r3, [r4, #12]
 80189f0:	bd10      	pop	{r4, pc}

080189f2 <__sclose>:
 80189f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80189f6:	f000 b96b 	b.w	8018cd0 <_close_r>

080189fa <strncmp>:
 80189fa:	b510      	push	{r4, lr}
 80189fc:	b16a      	cbz	r2, 8018a1a <strncmp+0x20>
 80189fe:	3901      	subs	r1, #1
 8018a00:	1884      	adds	r4, r0, r2
 8018a02:	f810 3b01 	ldrb.w	r3, [r0], #1
 8018a06:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8018a0a:	4293      	cmp	r3, r2
 8018a0c:	d103      	bne.n	8018a16 <strncmp+0x1c>
 8018a0e:	42a0      	cmp	r0, r4
 8018a10:	d001      	beq.n	8018a16 <strncmp+0x1c>
 8018a12:	2b00      	cmp	r3, #0
 8018a14:	d1f5      	bne.n	8018a02 <strncmp+0x8>
 8018a16:	1a98      	subs	r0, r3, r2
 8018a18:	bd10      	pop	{r4, pc}
 8018a1a:	4610      	mov	r0, r2
 8018a1c:	e7fc      	b.n	8018a18 <strncmp+0x1e>

08018a1e <_strtoul_l.isra.0>:
 8018a1e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018a22:	4680      	mov	r8, r0
 8018a24:	4689      	mov	r9, r1
 8018a26:	4692      	mov	sl, r2
 8018a28:	461e      	mov	r6, r3
 8018a2a:	460f      	mov	r7, r1
 8018a2c:	463d      	mov	r5, r7
 8018a2e:	9808      	ldr	r0, [sp, #32]
 8018a30:	f815 4b01 	ldrb.w	r4, [r5], #1
 8018a34:	f7fe fc0e 	bl	8017254 <__locale_ctype_ptr_l>
 8018a38:	4420      	add	r0, r4
 8018a3a:	7843      	ldrb	r3, [r0, #1]
 8018a3c:	f013 0308 	ands.w	r3, r3, #8
 8018a40:	d130      	bne.n	8018aa4 <_strtoul_l.isra.0+0x86>
 8018a42:	2c2d      	cmp	r4, #45	; 0x2d
 8018a44:	d130      	bne.n	8018aa8 <_strtoul_l.isra.0+0x8a>
 8018a46:	787c      	ldrb	r4, [r7, #1]
 8018a48:	1cbd      	adds	r5, r7, #2
 8018a4a:	2101      	movs	r1, #1
 8018a4c:	2e00      	cmp	r6, #0
 8018a4e:	d05c      	beq.n	8018b0a <_strtoul_l.isra.0+0xec>
 8018a50:	2e10      	cmp	r6, #16
 8018a52:	d109      	bne.n	8018a68 <_strtoul_l.isra.0+0x4a>
 8018a54:	2c30      	cmp	r4, #48	; 0x30
 8018a56:	d107      	bne.n	8018a68 <_strtoul_l.isra.0+0x4a>
 8018a58:	782b      	ldrb	r3, [r5, #0]
 8018a5a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8018a5e:	2b58      	cmp	r3, #88	; 0x58
 8018a60:	d14e      	bne.n	8018b00 <_strtoul_l.isra.0+0xe2>
 8018a62:	786c      	ldrb	r4, [r5, #1]
 8018a64:	2610      	movs	r6, #16
 8018a66:	3502      	adds	r5, #2
 8018a68:	f04f 32ff 	mov.w	r2, #4294967295
 8018a6c:	2300      	movs	r3, #0
 8018a6e:	fbb2 f2f6 	udiv	r2, r2, r6
 8018a72:	fb06 fc02 	mul.w	ip, r6, r2
 8018a76:	ea6f 0c0c 	mvn.w	ip, ip
 8018a7a:	4618      	mov	r0, r3
 8018a7c:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8018a80:	2f09      	cmp	r7, #9
 8018a82:	d817      	bhi.n	8018ab4 <_strtoul_l.isra.0+0x96>
 8018a84:	463c      	mov	r4, r7
 8018a86:	42a6      	cmp	r6, r4
 8018a88:	dd23      	ble.n	8018ad2 <_strtoul_l.isra.0+0xb4>
 8018a8a:	2b00      	cmp	r3, #0
 8018a8c:	db1e      	blt.n	8018acc <_strtoul_l.isra.0+0xae>
 8018a8e:	4282      	cmp	r2, r0
 8018a90:	d31c      	bcc.n	8018acc <_strtoul_l.isra.0+0xae>
 8018a92:	d101      	bne.n	8018a98 <_strtoul_l.isra.0+0x7a>
 8018a94:	45a4      	cmp	ip, r4
 8018a96:	db19      	blt.n	8018acc <_strtoul_l.isra.0+0xae>
 8018a98:	fb00 4006 	mla	r0, r0, r6, r4
 8018a9c:	2301      	movs	r3, #1
 8018a9e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8018aa2:	e7eb      	b.n	8018a7c <_strtoul_l.isra.0+0x5e>
 8018aa4:	462f      	mov	r7, r5
 8018aa6:	e7c1      	b.n	8018a2c <_strtoul_l.isra.0+0xe>
 8018aa8:	2c2b      	cmp	r4, #43	; 0x2b
 8018aaa:	bf04      	itt	eq
 8018aac:	1cbd      	addeq	r5, r7, #2
 8018aae:	787c      	ldrbeq	r4, [r7, #1]
 8018ab0:	4619      	mov	r1, r3
 8018ab2:	e7cb      	b.n	8018a4c <_strtoul_l.isra.0+0x2e>
 8018ab4:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8018ab8:	2f19      	cmp	r7, #25
 8018aba:	d801      	bhi.n	8018ac0 <_strtoul_l.isra.0+0xa2>
 8018abc:	3c37      	subs	r4, #55	; 0x37
 8018abe:	e7e2      	b.n	8018a86 <_strtoul_l.isra.0+0x68>
 8018ac0:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8018ac4:	2f19      	cmp	r7, #25
 8018ac6:	d804      	bhi.n	8018ad2 <_strtoul_l.isra.0+0xb4>
 8018ac8:	3c57      	subs	r4, #87	; 0x57
 8018aca:	e7dc      	b.n	8018a86 <_strtoul_l.isra.0+0x68>
 8018acc:	f04f 33ff 	mov.w	r3, #4294967295
 8018ad0:	e7e5      	b.n	8018a9e <_strtoul_l.isra.0+0x80>
 8018ad2:	2b00      	cmp	r3, #0
 8018ad4:	da09      	bge.n	8018aea <_strtoul_l.isra.0+0xcc>
 8018ad6:	2322      	movs	r3, #34	; 0x22
 8018ad8:	f8c8 3000 	str.w	r3, [r8]
 8018adc:	f04f 30ff 	mov.w	r0, #4294967295
 8018ae0:	f1ba 0f00 	cmp.w	sl, #0
 8018ae4:	d107      	bne.n	8018af6 <_strtoul_l.isra.0+0xd8>
 8018ae6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018aea:	b101      	cbz	r1, 8018aee <_strtoul_l.isra.0+0xd0>
 8018aec:	4240      	negs	r0, r0
 8018aee:	f1ba 0f00 	cmp.w	sl, #0
 8018af2:	d0f8      	beq.n	8018ae6 <_strtoul_l.isra.0+0xc8>
 8018af4:	b10b      	cbz	r3, 8018afa <_strtoul_l.isra.0+0xdc>
 8018af6:	f105 39ff 	add.w	r9, r5, #4294967295
 8018afa:	f8ca 9000 	str.w	r9, [sl]
 8018afe:	e7f2      	b.n	8018ae6 <_strtoul_l.isra.0+0xc8>
 8018b00:	2430      	movs	r4, #48	; 0x30
 8018b02:	2e00      	cmp	r6, #0
 8018b04:	d1b0      	bne.n	8018a68 <_strtoul_l.isra.0+0x4a>
 8018b06:	2608      	movs	r6, #8
 8018b08:	e7ae      	b.n	8018a68 <_strtoul_l.isra.0+0x4a>
 8018b0a:	2c30      	cmp	r4, #48	; 0x30
 8018b0c:	d0a4      	beq.n	8018a58 <_strtoul_l.isra.0+0x3a>
 8018b0e:	260a      	movs	r6, #10
 8018b10:	e7aa      	b.n	8018a68 <_strtoul_l.isra.0+0x4a>
	...

08018b14 <_strtoul_r>:
 8018b14:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8018b16:	4c06      	ldr	r4, [pc, #24]	; (8018b30 <_strtoul_r+0x1c>)
 8018b18:	4d06      	ldr	r5, [pc, #24]	; (8018b34 <_strtoul_r+0x20>)
 8018b1a:	6824      	ldr	r4, [r4, #0]
 8018b1c:	6a24      	ldr	r4, [r4, #32]
 8018b1e:	2c00      	cmp	r4, #0
 8018b20:	bf08      	it	eq
 8018b22:	462c      	moveq	r4, r5
 8018b24:	9400      	str	r4, [sp, #0]
 8018b26:	f7ff ff7a 	bl	8018a1e <_strtoul_l.isra.0>
 8018b2a:	b003      	add	sp, #12
 8018b2c:	bd30      	pop	{r4, r5, pc}
 8018b2e:	bf00      	nop
 8018b30:	20000024 	.word	0x20000024
 8018b34:	20000088 	.word	0x20000088

08018b38 <__submore>:
 8018b38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018b3c:	460c      	mov	r4, r1
 8018b3e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8018b40:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8018b44:	4299      	cmp	r1, r3
 8018b46:	d11d      	bne.n	8018b84 <__submore+0x4c>
 8018b48:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8018b4c:	f7ff f87e 	bl	8017c4c <_malloc_r>
 8018b50:	b918      	cbnz	r0, 8018b5a <__submore+0x22>
 8018b52:	f04f 30ff 	mov.w	r0, #4294967295
 8018b56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018b5a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8018b5e:	63a3      	str	r3, [r4, #56]	; 0x38
 8018b60:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8018b64:	6360      	str	r0, [r4, #52]	; 0x34
 8018b66:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8018b6a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8018b6e:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8018b72:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8018b76:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8018b7a:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8018b7e:	6020      	str	r0, [r4, #0]
 8018b80:	2000      	movs	r0, #0
 8018b82:	e7e8      	b.n	8018b56 <__submore+0x1e>
 8018b84:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8018b86:	0077      	lsls	r7, r6, #1
 8018b88:	463a      	mov	r2, r7
 8018b8a:	f000 f900 	bl	8018d8e <_realloc_r>
 8018b8e:	4605      	mov	r5, r0
 8018b90:	2800      	cmp	r0, #0
 8018b92:	d0de      	beq.n	8018b52 <__submore+0x1a>
 8018b94:	eb00 0806 	add.w	r8, r0, r6
 8018b98:	4601      	mov	r1, r0
 8018b9a:	4632      	mov	r2, r6
 8018b9c:	4640      	mov	r0, r8
 8018b9e:	f7fb f913 	bl	8013dc8 <memcpy>
 8018ba2:	f8c4 8000 	str.w	r8, [r4]
 8018ba6:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8018baa:	e7e9      	b.n	8018b80 <__submore+0x48>

08018bac <_ungetc_r>:
 8018bac:	1c4b      	adds	r3, r1, #1
 8018bae:	b570      	push	{r4, r5, r6, lr}
 8018bb0:	4606      	mov	r6, r0
 8018bb2:	460d      	mov	r5, r1
 8018bb4:	4614      	mov	r4, r2
 8018bb6:	d103      	bne.n	8018bc0 <_ungetc_r+0x14>
 8018bb8:	f04f 35ff 	mov.w	r5, #4294967295
 8018bbc:	4628      	mov	r0, r5
 8018bbe:	bd70      	pop	{r4, r5, r6, pc}
 8018bc0:	b118      	cbz	r0, 8018bca <_ungetc_r+0x1e>
 8018bc2:	6983      	ldr	r3, [r0, #24]
 8018bc4:	b90b      	cbnz	r3, 8018bca <_ungetc_r+0x1e>
 8018bc6:	f7fd ff79 	bl	8016abc <__sinit>
 8018bca:	4b2e      	ldr	r3, [pc, #184]	; (8018c84 <_ungetc_r+0xd8>)
 8018bcc:	429c      	cmp	r4, r3
 8018bce:	d12c      	bne.n	8018c2a <_ungetc_r+0x7e>
 8018bd0:	6874      	ldr	r4, [r6, #4]
 8018bd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018bd6:	f023 0320 	bic.w	r3, r3, #32
 8018bda:	81a3      	strh	r3, [r4, #12]
 8018bdc:	b29b      	uxth	r3, r3
 8018bde:	0759      	lsls	r1, r3, #29
 8018be0:	d413      	bmi.n	8018c0a <_ungetc_r+0x5e>
 8018be2:	06da      	lsls	r2, r3, #27
 8018be4:	d5e8      	bpl.n	8018bb8 <_ungetc_r+0xc>
 8018be6:	071b      	lsls	r3, r3, #28
 8018be8:	d50b      	bpl.n	8018c02 <_ungetc_r+0x56>
 8018bea:	4621      	mov	r1, r4
 8018bec:	4630      	mov	r0, r6
 8018bee:	f7fd fee9 	bl	80169c4 <_fflush_r>
 8018bf2:	2800      	cmp	r0, #0
 8018bf4:	d1e0      	bne.n	8018bb8 <_ungetc_r+0xc>
 8018bf6:	89a3      	ldrh	r3, [r4, #12]
 8018bf8:	60a0      	str	r0, [r4, #8]
 8018bfa:	f023 0308 	bic.w	r3, r3, #8
 8018bfe:	81a3      	strh	r3, [r4, #12]
 8018c00:	61a0      	str	r0, [r4, #24]
 8018c02:	89a3      	ldrh	r3, [r4, #12]
 8018c04:	f043 0304 	orr.w	r3, r3, #4
 8018c08:	81a3      	strh	r3, [r4, #12]
 8018c0a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8018c0c:	6862      	ldr	r2, [r4, #4]
 8018c0e:	b2ed      	uxtb	r5, r5
 8018c10:	b1e3      	cbz	r3, 8018c4c <_ungetc_r+0xa0>
 8018c12:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8018c14:	4293      	cmp	r3, r2
 8018c16:	dd12      	ble.n	8018c3e <_ungetc_r+0x92>
 8018c18:	6823      	ldr	r3, [r4, #0]
 8018c1a:	1e5a      	subs	r2, r3, #1
 8018c1c:	6022      	str	r2, [r4, #0]
 8018c1e:	f803 5c01 	strb.w	r5, [r3, #-1]
 8018c22:	6863      	ldr	r3, [r4, #4]
 8018c24:	3301      	adds	r3, #1
 8018c26:	6063      	str	r3, [r4, #4]
 8018c28:	e7c8      	b.n	8018bbc <_ungetc_r+0x10>
 8018c2a:	4b17      	ldr	r3, [pc, #92]	; (8018c88 <_ungetc_r+0xdc>)
 8018c2c:	429c      	cmp	r4, r3
 8018c2e:	d101      	bne.n	8018c34 <_ungetc_r+0x88>
 8018c30:	68b4      	ldr	r4, [r6, #8]
 8018c32:	e7ce      	b.n	8018bd2 <_ungetc_r+0x26>
 8018c34:	4b15      	ldr	r3, [pc, #84]	; (8018c8c <_ungetc_r+0xe0>)
 8018c36:	429c      	cmp	r4, r3
 8018c38:	bf08      	it	eq
 8018c3a:	68f4      	ldreq	r4, [r6, #12]
 8018c3c:	e7c9      	b.n	8018bd2 <_ungetc_r+0x26>
 8018c3e:	4621      	mov	r1, r4
 8018c40:	4630      	mov	r0, r6
 8018c42:	f7ff ff79 	bl	8018b38 <__submore>
 8018c46:	2800      	cmp	r0, #0
 8018c48:	d0e6      	beq.n	8018c18 <_ungetc_r+0x6c>
 8018c4a:	e7b5      	b.n	8018bb8 <_ungetc_r+0xc>
 8018c4c:	6921      	ldr	r1, [r4, #16]
 8018c4e:	6823      	ldr	r3, [r4, #0]
 8018c50:	b151      	cbz	r1, 8018c68 <_ungetc_r+0xbc>
 8018c52:	4299      	cmp	r1, r3
 8018c54:	d208      	bcs.n	8018c68 <_ungetc_r+0xbc>
 8018c56:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8018c5a:	42a9      	cmp	r1, r5
 8018c5c:	d104      	bne.n	8018c68 <_ungetc_r+0xbc>
 8018c5e:	3b01      	subs	r3, #1
 8018c60:	3201      	adds	r2, #1
 8018c62:	6023      	str	r3, [r4, #0]
 8018c64:	6062      	str	r2, [r4, #4]
 8018c66:	e7a9      	b.n	8018bbc <_ungetc_r+0x10>
 8018c68:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8018c6c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8018c70:	6363      	str	r3, [r4, #52]	; 0x34
 8018c72:	2303      	movs	r3, #3
 8018c74:	63a3      	str	r3, [r4, #56]	; 0x38
 8018c76:	4623      	mov	r3, r4
 8018c78:	f803 5f46 	strb.w	r5, [r3, #70]!
 8018c7c:	6023      	str	r3, [r4, #0]
 8018c7e:	2301      	movs	r3, #1
 8018c80:	e7d1      	b.n	8018c26 <_ungetc_r+0x7a>
 8018c82:	bf00      	nop
 8018c84:	08019248 	.word	0x08019248
 8018c88:	08019268 	.word	0x08019268
 8018c8c:	08019228 	.word	0x08019228

08018c90 <__ascii_wctomb>:
 8018c90:	b149      	cbz	r1, 8018ca6 <__ascii_wctomb+0x16>
 8018c92:	2aff      	cmp	r2, #255	; 0xff
 8018c94:	bf85      	ittet	hi
 8018c96:	238a      	movhi	r3, #138	; 0x8a
 8018c98:	6003      	strhi	r3, [r0, #0]
 8018c9a:	700a      	strbls	r2, [r1, #0]
 8018c9c:	f04f 30ff 	movhi.w	r0, #4294967295
 8018ca0:	bf98      	it	ls
 8018ca2:	2001      	movls	r0, #1
 8018ca4:	4770      	bx	lr
 8018ca6:	4608      	mov	r0, r1
 8018ca8:	4770      	bx	lr
	...

08018cac <_write_r>:
 8018cac:	b538      	push	{r3, r4, r5, lr}
 8018cae:	4c07      	ldr	r4, [pc, #28]	; (8018ccc <_write_r+0x20>)
 8018cb0:	4605      	mov	r5, r0
 8018cb2:	4608      	mov	r0, r1
 8018cb4:	4611      	mov	r1, r2
 8018cb6:	2200      	movs	r2, #0
 8018cb8:	6022      	str	r2, [r4, #0]
 8018cba:	461a      	mov	r2, r3
 8018cbc:	f7f5 f903 	bl	800dec6 <_write>
 8018cc0:	1c43      	adds	r3, r0, #1
 8018cc2:	d102      	bne.n	8018cca <_write_r+0x1e>
 8018cc4:	6823      	ldr	r3, [r4, #0]
 8018cc6:	b103      	cbz	r3, 8018cca <_write_r+0x1e>
 8018cc8:	602b      	str	r3, [r5, #0]
 8018cca:	bd38      	pop	{r3, r4, r5, pc}
 8018ccc:	20000a5c 	.word	0x20000a5c

08018cd0 <_close_r>:
 8018cd0:	b538      	push	{r3, r4, r5, lr}
 8018cd2:	4c06      	ldr	r4, [pc, #24]	; (8018cec <_close_r+0x1c>)
 8018cd4:	2300      	movs	r3, #0
 8018cd6:	4605      	mov	r5, r0
 8018cd8:	4608      	mov	r0, r1
 8018cda:	6023      	str	r3, [r4, #0]
 8018cdc:	f7f5 f90f 	bl	800defe <_close>
 8018ce0:	1c43      	adds	r3, r0, #1
 8018ce2:	d102      	bne.n	8018cea <_close_r+0x1a>
 8018ce4:	6823      	ldr	r3, [r4, #0]
 8018ce6:	b103      	cbz	r3, 8018cea <_close_r+0x1a>
 8018ce8:	602b      	str	r3, [r5, #0]
 8018cea:	bd38      	pop	{r3, r4, r5, pc}
 8018cec:	20000a5c 	.word	0x20000a5c

08018cf0 <_fstat_r>:
 8018cf0:	b538      	push	{r3, r4, r5, lr}
 8018cf2:	4c07      	ldr	r4, [pc, #28]	; (8018d10 <_fstat_r+0x20>)
 8018cf4:	2300      	movs	r3, #0
 8018cf6:	4605      	mov	r5, r0
 8018cf8:	4608      	mov	r0, r1
 8018cfa:	4611      	mov	r1, r2
 8018cfc:	6023      	str	r3, [r4, #0]
 8018cfe:	f7f5 f90a 	bl	800df16 <_fstat>
 8018d02:	1c43      	adds	r3, r0, #1
 8018d04:	d102      	bne.n	8018d0c <_fstat_r+0x1c>
 8018d06:	6823      	ldr	r3, [r4, #0]
 8018d08:	b103      	cbz	r3, 8018d0c <_fstat_r+0x1c>
 8018d0a:	602b      	str	r3, [r5, #0]
 8018d0c:	bd38      	pop	{r3, r4, r5, pc}
 8018d0e:	bf00      	nop
 8018d10:	20000a5c 	.word	0x20000a5c

08018d14 <_isatty_r>:
 8018d14:	b538      	push	{r3, r4, r5, lr}
 8018d16:	4c06      	ldr	r4, [pc, #24]	; (8018d30 <_isatty_r+0x1c>)
 8018d18:	2300      	movs	r3, #0
 8018d1a:	4605      	mov	r5, r0
 8018d1c:	4608      	mov	r0, r1
 8018d1e:	6023      	str	r3, [r4, #0]
 8018d20:	f7f5 f909 	bl	800df36 <_isatty>
 8018d24:	1c43      	adds	r3, r0, #1
 8018d26:	d102      	bne.n	8018d2e <_isatty_r+0x1a>
 8018d28:	6823      	ldr	r3, [r4, #0]
 8018d2a:	b103      	cbz	r3, 8018d2e <_isatty_r+0x1a>
 8018d2c:	602b      	str	r3, [r5, #0]
 8018d2e:	bd38      	pop	{r3, r4, r5, pc}
 8018d30:	20000a5c 	.word	0x20000a5c

08018d34 <_lseek_r>:
 8018d34:	b538      	push	{r3, r4, r5, lr}
 8018d36:	4c07      	ldr	r4, [pc, #28]	; (8018d54 <_lseek_r+0x20>)
 8018d38:	4605      	mov	r5, r0
 8018d3a:	4608      	mov	r0, r1
 8018d3c:	4611      	mov	r1, r2
 8018d3e:	2200      	movs	r2, #0
 8018d40:	6022      	str	r2, [r4, #0]
 8018d42:	461a      	mov	r2, r3
 8018d44:	f7f5 f902 	bl	800df4c <_lseek>
 8018d48:	1c43      	adds	r3, r0, #1
 8018d4a:	d102      	bne.n	8018d52 <_lseek_r+0x1e>
 8018d4c:	6823      	ldr	r3, [r4, #0]
 8018d4e:	b103      	cbz	r3, 8018d52 <_lseek_r+0x1e>
 8018d50:	602b      	str	r3, [r5, #0]
 8018d52:	bd38      	pop	{r3, r4, r5, pc}
 8018d54:	20000a5c 	.word	0x20000a5c

08018d58 <memmove>:
 8018d58:	4288      	cmp	r0, r1
 8018d5a:	b510      	push	{r4, lr}
 8018d5c:	eb01 0302 	add.w	r3, r1, r2
 8018d60:	d807      	bhi.n	8018d72 <memmove+0x1a>
 8018d62:	1e42      	subs	r2, r0, #1
 8018d64:	4299      	cmp	r1, r3
 8018d66:	d00a      	beq.n	8018d7e <memmove+0x26>
 8018d68:	f811 4b01 	ldrb.w	r4, [r1], #1
 8018d6c:	f802 4f01 	strb.w	r4, [r2, #1]!
 8018d70:	e7f8      	b.n	8018d64 <memmove+0xc>
 8018d72:	4283      	cmp	r3, r0
 8018d74:	d9f5      	bls.n	8018d62 <memmove+0xa>
 8018d76:	1881      	adds	r1, r0, r2
 8018d78:	1ad2      	subs	r2, r2, r3
 8018d7a:	42d3      	cmn	r3, r2
 8018d7c:	d100      	bne.n	8018d80 <memmove+0x28>
 8018d7e:	bd10      	pop	{r4, pc}
 8018d80:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8018d84:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8018d88:	e7f7      	b.n	8018d7a <memmove+0x22>

08018d8a <__malloc_lock>:
 8018d8a:	4770      	bx	lr

08018d8c <__malloc_unlock>:
 8018d8c:	4770      	bx	lr

08018d8e <_realloc_r>:
 8018d8e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018d90:	4607      	mov	r7, r0
 8018d92:	4614      	mov	r4, r2
 8018d94:	460e      	mov	r6, r1
 8018d96:	b921      	cbnz	r1, 8018da2 <_realloc_r+0x14>
 8018d98:	4611      	mov	r1, r2
 8018d9a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8018d9e:	f7fe bf55 	b.w	8017c4c <_malloc_r>
 8018da2:	b922      	cbnz	r2, 8018dae <_realloc_r+0x20>
 8018da4:	f7fe ff04 	bl	8017bb0 <_free_r>
 8018da8:	4625      	mov	r5, r4
 8018daa:	4628      	mov	r0, r5
 8018dac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018dae:	f000 f827 	bl	8018e00 <_malloc_usable_size_r>
 8018db2:	42a0      	cmp	r0, r4
 8018db4:	d20f      	bcs.n	8018dd6 <_realloc_r+0x48>
 8018db6:	4621      	mov	r1, r4
 8018db8:	4638      	mov	r0, r7
 8018dba:	f7fe ff47 	bl	8017c4c <_malloc_r>
 8018dbe:	4605      	mov	r5, r0
 8018dc0:	2800      	cmp	r0, #0
 8018dc2:	d0f2      	beq.n	8018daa <_realloc_r+0x1c>
 8018dc4:	4631      	mov	r1, r6
 8018dc6:	4622      	mov	r2, r4
 8018dc8:	f7fa fffe 	bl	8013dc8 <memcpy>
 8018dcc:	4631      	mov	r1, r6
 8018dce:	4638      	mov	r0, r7
 8018dd0:	f7fe feee 	bl	8017bb0 <_free_r>
 8018dd4:	e7e9      	b.n	8018daa <_realloc_r+0x1c>
 8018dd6:	4635      	mov	r5, r6
 8018dd8:	e7e7      	b.n	8018daa <_realloc_r+0x1c>
	...

08018ddc <_read_r>:
 8018ddc:	b538      	push	{r3, r4, r5, lr}
 8018dde:	4c07      	ldr	r4, [pc, #28]	; (8018dfc <_read_r+0x20>)
 8018de0:	4605      	mov	r5, r0
 8018de2:	4608      	mov	r0, r1
 8018de4:	4611      	mov	r1, r2
 8018de6:	2200      	movs	r2, #0
 8018de8:	6022      	str	r2, [r4, #0]
 8018dea:	461a      	mov	r2, r3
 8018dec:	f7f5 f84e 	bl	800de8c <_read>
 8018df0:	1c43      	adds	r3, r0, #1
 8018df2:	d102      	bne.n	8018dfa <_read_r+0x1e>
 8018df4:	6823      	ldr	r3, [r4, #0]
 8018df6:	b103      	cbz	r3, 8018dfa <_read_r+0x1e>
 8018df8:	602b      	str	r3, [r5, #0]
 8018dfa:	bd38      	pop	{r3, r4, r5, pc}
 8018dfc:	20000a5c 	.word	0x20000a5c

08018e00 <_malloc_usable_size_r>:
 8018e00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8018e04:	1f18      	subs	r0, r3, #4
 8018e06:	2b00      	cmp	r3, #0
 8018e08:	bfbc      	itt	lt
 8018e0a:	580b      	ldrlt	r3, [r1, r0]
 8018e0c:	18c0      	addlt	r0, r0, r3
 8018e0e:	4770      	bx	lr

08018e10 <_init>:
 8018e10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018e12:	bf00      	nop
 8018e14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8018e16:	bc08      	pop	{r3}
 8018e18:	469e      	mov	lr, r3
 8018e1a:	4770      	bx	lr

08018e1c <_fini>:
 8018e1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018e1e:	bf00      	nop
 8018e20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8018e22:	bc08      	pop	{r3}
 8018e24:	469e      	mov	lr, r3
 8018e26:	4770      	bx	lr
