statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     283.2780
gpu_ipc_2 =       3.7208
gpu_tot_sim_cycle_stream_1 = 693260
gpu_tot_sim_cycle_stream_2 = 693261
gpu_sim_insn_1 = 196385312
gpu_sim_insn_2 = 2579488
gpu_sim_cycle = 693262
gpu_sim_insn = 198964800
gpu_ipc =     286.9980
gpu_tot_sim_cycle = 693262
gpu_tot_sim_insn = 198964800
gpu_tot_ipc =     286.9980
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2190579
gpu_stall_icnt2sh    = 19255
gpu_total_sim_rate=185601

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3150774
	L1I_total_cache_misses = 6582
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 11740, Miss = 11740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 600988
	L1D_cache_core[1]: Access = 10420, Miss = 10420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 633912
	L1D_cache_core[2]: Access = 11700, Miss = 11700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 630411
	L1D_cache_core[3]: Access = 10400, Miss = 10400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 629164
	L1D_cache_core[4]: Access = 9780, Miss = 9780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 636122
	L1D_cache_core[5]: Access = 10400, Miss = 10400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 640796
	L1D_cache_core[6]: Access = 10420, Miss = 10420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 629502
	L1D_cache_core[7]: Access = 9120, Miss = 9120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 627687
	L1D_cache_core[8]: Access = 11060, Miss = 11060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 633532
	L1D_cache_core[9]: Access = 11060, Miss = 11060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 594704
	L1D_cache_core[10]: Access = 11080, Miss = 11080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 595535
	L1D_cache_core[11]: Access = 10400, Miss = 10400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 623432
	L1D_cache_core[12]: Access = 9780, Miss = 9780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641402
	L1D_cache_core[13]: Access = 10400, Miss = 10400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 632521
	L1D_cache_core[14]: Access = 11060, Miss = 11060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 637272
	L1D_cache_core[15]: Access = 11700, Miss = 11700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 602693
	L1D_cache_core[16]: Access = 10400, Miss = 10400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 604539
	L1D_cache_core[17]: Access = 9780, Miss = 9780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 637226
	L1D_cache_core[18]: Access = 11100, Miss = 11100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 598256
	L1D_cache_core[19]: Access = 10400, Miss = 10400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 607961
	L1D_cache_core[20]: Access = 10420, Miss = 10420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 574223
	L1D_cache_core[21]: Access = 9760, Miss = 9760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 579636
	L1D_cache_core[22]: Access = 9760, Miss = 9760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 599697
	L1D_cache_core[23]: Access = 11060, Miss = 11060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 601094
	L1D_cache_core[24]: Access = 10440, Miss = 10440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 608326
	L1D_cache_core[25]: Access = 9780, Miss = 9780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 618467
	L1D_cache_core[26]: Access = 9780, Miss = 9780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 620135
	L1D_cache_core[27]: Access = 10400, Miss = 10400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 576350
	L1D_cache_core[28]: Access = 9120, Miss = 9120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 613484
	L1D_cache_core[29]: Access = 9780, Miss = 9780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 602272
	L1D_cache_core[30]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[31]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 685
	L1D_cache_core[32]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 607
	L1D_cache_core[33]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 569
	L1D_cache_core[34]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 559
	L1D_cache_core[35]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 584
	L1D_cache_core[36]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 936
	L1D_cache_core[37]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 653
	L1D_cache_core[38]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 595
	L1D_cache_core[39]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 688
	L1D_cache_core[40]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 925
	L1D_cache_core[41]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 920
	L1D_cache_core[42]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641
	L1D_cache_core[43]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 764
	L1D_cache_core[44]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 898
	L1D_cache_core[45]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 749
	L1D_cache_core[46]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 976
	L1D_cache_core[47]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 819
	L1D_cache_core[48]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 737
	L1D_cache_core[49]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921
	L1D_cache_core[50]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 826
	L1D_cache_core[51]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 750
	L1D_cache_core[52]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1025
	L1D_cache_core[53]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[54]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 802
	L1D_cache_core[55]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 998
	L1D_cache_core[56]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 841
	L1D_cache_core[57]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[58]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1068
	L1D_cache_core[59]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 796
	L1D_total_cache_accesses = 314420
	L1D_total_cache_misses = 314420
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 18455138
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 17752
	L1C_total_cache_misses = 1440
	L1C_total_cache_miss_rate = 0.0811
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 189420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14926173
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 16312
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 125000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3528965
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3144192
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6582
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
15966, 15966, 15966, 15966, 15966, 15966, 15966, 15966, 12831, 12831, 12831, 12831, 12734, 12734, 12734, 12734, 
gpgpu_n_tot_thrd_icount = 199111520
gpgpu_n_tot_w_icount = 6222235
gpgpu_n_stall_shd_mem = 39178142
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 443705
gpgpu_n_mem_write_global = 125000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 6287360
gpgpu_n_store_insn = 4000000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 568064
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 39178142
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:70051757	W0_Idle:1595103	W0_Scoreboard:5322150	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6222430
Warp Occupancy Distribution:
Stall:28629609	W0_Idle:1557454	W0_Scoreboard:5286637	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6122020
Warp Occupancy Distribution:
Stall:41422148	W0_Idle:37649	W0_Scoreboard:35513	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:100410
warp_utilization0: 0.074797
warp_utilization1: 0.147179
warp_utilization2: 0.002414
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1515360 {8:189420,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17000000 {136:125000,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 10277224 {40:252714,72:703,136:868,}
traffic_breakdown_coretomem[INST_ACC_R] = 3120 {8:390,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 25761120 {136:189420,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1000000 {8:125000,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 10247776 {40:252009,72:697,136:862,}
traffic_breakdown_memtocore[INST_ACC_R] = 53040 {136:390,}
maxmrqlatency = 1565 
maxdqlatency = 0 
maxmflatency = 7219 
averagemflatency = 1303 
averagemflatency_1 = 1421 
averagemflatency_2= 1159 
averagemrqlatency_1 = 73 
averagemrqlatency_2 = 65 
max_icnt2mem_latency = 6682 
max_icnt2sh_latency = 693261 
mrq_lat_table:245534 	7996 	13536 	27164 	76568 	130954 	172089 	129983 	32972 	862 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10504 	44314 	166617 	267667 	77267 	1677 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3585 	14198 	45766 	40749 	31829 	68787 	184109 	156026 	23057 	787 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	400842 	41460 	727 	17 	0 	0 	0 	0 	0 	794 	1384 	2805 	5737 	11514 	25569 	48931 	28266 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	12 	71 	1301 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        26        31        20         9        26        12        26        44         6         4        20        24        32        28        32        32 
dram[1]:        24        18        32        18        22        12        28        46         6         6        20        12        32        24        32        28 
dram[2]:        30        23        13        18        17        14        50        27         6         6         6         8        28        32        32        32 
dram[3]:        14        20        18        12        10        10        56        16         5         6         6        16        12        24        20        32 
dram[4]:        24        30        20        18        21        12        36        30         6         8        10        26        32        26        32        32 
dram[5]:        24        14        28        18        16        12        46        32         6         8         8         8        18        30        32        32 
maximum service time to same row:
dram[0]:      1015       983      1242       930      1615      1397      1694      1951      1697      1967       925      1800       961      1051      1767      2444 
dram[1]:      1245       970      1476      1035      1972      1019      1638      1601      1641      2006      1055      1348      1155       963      1569      1361 
dram[2]:      1071      1007       978      1613      1626      1466      1795      2022      2376      2125      1647      1186      1060      1147      1479      1319 
dram[3]:      1025      1043      1188      1057      1187      1135      1688      1854      2876      2285       932       985       936       999      1134      1050 
dram[4]:       963       972      1054      1106      1607      1704      1726      1838      2270      1884      1131      1638       940      1221      1607      1755 
dram[5]:      1040      1027      1315       993      1672      1147      1672      1591      2324      1674      1022       992      1201      1041      1789      1894 
average row accesses per activate:
dram[0]:  1.268659  1.291829  1.260972  1.252298  1.271558  1.269651  1.280568  1.279957  1.251520  1.253923  1.262103  1.256683  1.280055  1.277854  1.277983  1.282679 
dram[1]:  1.270944  1.251096  1.266188  1.249858  1.273764  1.266880  1.276195  1.268570  1.253771  1.258379  1.266050  1.267315  1.278664  1.276481  1.272644  1.279919 
dram[2]:  1.259995  1.266097  1.253503  1.259868  1.259179  1.271616  1.317248  1.280727  1.241969  1.261130  1.249426  1.262929  1.268638  1.287051  1.275430  1.288660 
dram[3]:  1.265561  1.273937  1.261339  1.254215  1.272509  1.262676  1.273077  1.269237  1.254184  1.255237  1.271365  1.278535  1.273097  1.282462  1.270386  1.281754 
dram[4]:  1.256172  1.255920  1.262079  1.256556  1.262986  1.260383  1.274679  1.275206  1.248559  1.246127  1.258900  1.271666  1.277651  1.264766  1.282932  1.270166 
dram[5]:  1.260089  1.259281  1.247718  1.253802  1.270952  1.268654  1.285358  1.274364  1.254128  1.263034  1.261014  1.268668  1.281332  1.280862  1.281255  1.288452 
average row locality = 837669/660766 = 1.267724
average row locality_1 = 637072/479339 = 1.329064
average row locality_2 = 200597/181427 = 1.105662
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5433      6847      5305      5868      5363      5782      5378      5803      5327      6081      5417      6041      5187      5685      4999      5389 
dram[1]:      5108      5451      5081      5413      5150      5191      5244      5369      5248      5142      5177      5307      4906      5031      5186      5104 
dram[2]:      5628      5475      5850      5243      5683      5179      6436      5452      5717      5116      5908      5502      5597      5142      5801      4948 
dram[3]:      5227      5239      5166      5377      5245      5151      5302      5144      5405      5231      5178      5229      5089      5104      5161      4993 
dram[4]:      5226      5726      5428      6005      5260      5747      5378      5965      5338      5712      5283      6409      5222      5369      4932      5620 
dram[5]:      5282      5254      5539      5266      5049      5340      5135      5114      5181      5290      5189      5304      4928      5093      4916      5055 
total reads: 516486
bank skew: 6847/4906 = 1.40
chip skew: 89905/82935 = 1.08
number of total write accesses:
dram[0]:      3355      4776      3257      3806      3339      3751      3367      3789      3316      4070      3396      4020      3150      3651      2963      3364 
dram[1]:      3054      3398      3034      3361      3118      3142      3222      3343      3232      3119      3165      3294      2867      3007      3146      3068 
dram[2]:      3575      3414      3812      3183      3645      3147      4412      3426      3718      3099      3880      3485      3542      3108      3766      2927 
dram[3]:      3170      3183      3121      3326      3221      3117      3290      3120      3363      3218      3138      3217      3056      3065      3127      2959 
dram[4]:      3169      3662      3375      3963      3226      3721      3351      3958      3330      3700      3275      4378      3176      3325      2908      3579 
dram[5]:      3211      3192      3482      3226      3019      3297      3117      3100      3174      3286      3174      3276      2883      3052      2883      3012 
total reads: 321250
bank skew: 4776/2867 = 1.67
chip skew: 57370/50384 = 1.14
average mf latency per bank:
dram[0]:        942      2026       913      1301       913      1247       926      1273       905      1299       905      1274       904      1259       927      1259
dram[1]:        754       797       733       758       739       771       742       762       726       762       736       760       735       769       740       781
dram[2]:        934       946       930       934       942       926      1017       925       902       917       940       928       932       920       946       936
dram[3]:        731       761       742       736       753       746       762       742       724       730       744       754       745       744       742       764
dram[4]:        835       991       827       996       804       985       823       972       813       996       806      1048       832       976       828       982
dram[5]:        752       769       742       737       736       752       751       741       743       731       742       745       743       732       753       763
maximum mf latency per bank:
dram[0]:       4777      7219      4875      6855      5263      6966      4394      6295      5883      7164      5657      6966      4599      7132      5244      7000
dram[1]:       4788      5823      5511      4967      4529      4398      5741      5852      4911      5086      4338      4608      3937      5450      5728      5198
dram[2]:       5331      4525      5618      4442      5942      5509      4879      5235      4488      5540      6624      5707      5804      4129      5972      4634
dram[3]:       5124      4516      5302      4924      5201      4279      4641      5323      5930      4026      5379      4487      6038      3914      4922      4483
dram[4]:       5843      5729      6229      5939      4575      5075      4745      5937      5327      6086      5284      5964      5050      5427      4052      4536
dram[5]:       4969      5830      5964      5566      4311      5082      4616      4511      4943      5075      5783      5600      4940      4483      4564      3959
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=915105 n_nop=388698 n_act=115961 n_pre=115947 n_req=110737 n_req_1=72916 n_req_2=37821 n_req_3=0 n_rd=179782 n_write=114717 bw_util=0.484 bw_util_1=0.3187 bw_util_2=0.1653 bw_util_3=0 blp=10.280596 blp_1= 5.118052 blp_2= 2.975407 blp_3= -nan
 n_activity=913770 dram_eff=0.4847 dram_eff_1=0.3192 dram_eff_2=0.1655 dram_eff_3=0
bk0: 10866a 396879i bk1: 13690a 223052i bk2: 10608a 374706i bk3: 11736a 302695i bk4: 10724a 348661i bk5: 11562a 283766i bk6: 10756a 326330i bk7: 11606a 261642i bk8: 10652a 404188i bk9: 12156a 297772i bk10: 10834a 364134i bk11: 12080a 275561i bk12: 10374a 378804i bk13: 11370a 305448i bk14: 9990a 381070i bk15: 10778a 324990i 
bw_dist = 0.319	0.165	0.000	0.515	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.7214
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=915105 n_nop=436807 n_act=105495 n_pre=105481 n_req=103940 n_req_1=72916 n_req_2=31024 n_req_3=0 n_rd=166198 n_write=101124 bw_util=0.4543 bw_util_1=0.3187 bw_util_2=0.1356 bw_util_3=0 blp=9.327415 blp_1= 5.242329 blp_2= 2.730055 blp_3= -nan
 n_activity=888582 dram_eff=0.4679 dram_eff_1=0.3282 dram_eff_2=0.1396 dram_eff_3=0
bk0: 10214a 448936i bk1: 10902a 391633i bk2: 10162a 430510i bk3: 10826a 379755i bk4: 10300a 402302i bk5: 10380a 386415i bk6: 10486a 366367i bk7: 10736a 348407i bk8: 10494a 429290i bk9: 10282a 427218i bk10: 10354a 416848i bk11: 10612a 392430i bk12: 9812a 432098i bk13: 10062a 407140i bk14: 10372a 381106i bk15: 10204a 379510i 
bw_dist = 0.319	0.136	0.000	0.517	0.029
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.4509
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=915105 n_nop=397313 n_act=114112 n_pre=114100 n_req=109511 n_req_1=72920 n_req_2=36591 n_req_3=0 n_rd=177326 n_write=112254 bw_util=0.4786 bw_util_1=0.3187 bw_util_2=0.1599 bw_util_3=0 blp=10.028377 blp_1= 5.089875 blp_2= 2.869968 blp_3= -nan
 n_activity=911386 dram_eff=0.4806 dram_eff_1=0.32 dram_eff_2=0.1605 dram_eff_3=0
bk0: 11256a 380076i bk1: 10950a 384042i bk2: 11700a 323651i bk3: 10486a 385691i bk4: 11366a 316544i bk5: 10354a 368817i bk6: 12860a 215916i bk7: 10902a 312916i bk8: 11434a 362743i bk9: 10232a 416976i bk10: 11814a 315359i bk11: 11004a 345012i bk12: 11190a 336430i bk13: 10282a 377410i bk14: 11602a 288744i bk15: 9894a 381419i 
bw_dist = 0.319	0.160	0.000	0.517	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.279
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=915105 n_nop=436128 n_act=105573 n_pre=105562 n_req=104075 n_req_1=72920 n_req_2=31155 n_req_3=0 n_rd=166474 n_write=101368 bw_util=0.4549 bw_util_1=0.3187 bw_util_2=0.1362 bw_util_3=0 blp=9.341146 blp_1= 5.255436 blp_2= 2.737913 blp_3= -nan
 n_activity=888701 dram_eff=0.4684 dram_eff_1=0.3282 dram_eff_2=0.1402 dram_eff_3=0
bk0: 10452a 437093i bk1: 10478a 420474i bk2: 10332a 418043i bk3: 10754a 382575i bk4: 10490a 391195i bk5: 10302a 389419i bk6: 10604a 365160i bk7: 10288a 373961i bk8: 10808a 415063i bk9: 10462a 416498i bk10: 10354a 416719i bk11: 10458a 400613i bk12: 10178a 404712i bk13: 10206a 395747i bk14: 10322a 381745i bk15: 9986a 395481i 
bw_dist = 0.319	0.136	0.000	0.516	0.029
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.4303
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=915105 n_nop=396764 n_act=114487 n_pre=114472 n_req=109454 n_req_1=72918 n_req_2=36536 n_req_3=0 n_rd=177208 n_write=112174 bw_util=0.4784 bw_util_1=0.3187 bw_util_2=0.1596 bw_util_3=0 blp=10.097909 blp_1= 5.119403 blp_2= 2.906648 blp_3= -nan
 n_activity=910742 dram_eff=0.4807 dram_eff_1=0.3203 dram_eff_2=0.1604 dram_eff_3=0
bk0: 10452a 422509i bk1: 11452a 356531i bk2: 10854a 373415i bk3: 12006a 286734i bk4: 10518a 364677i bk5: 11494a 295132i bk6: 10754a 330865i bk7: 11920a 246171i bk8: 10672a 401794i bk9: 11422a 341885i bk10: 10566a 385845i bk11: 12816a 242301i bk12: 10444a 370310i bk13: 10738a 349181i bk14: 9864a 393320i bk15: 11236a 295528i 
bw_dist = 0.319	0.160	0.000	0.517	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1873
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=915105 n_nop=438290 n_act=105112 n_pre=105100 n_req=103769 n_req_1=72919 n_req_2=30850 n_req_3=0 n_rd=165853 n_write=100750 bw_util=0.4535 bw_util_1=0.3187 bw_util_2=0.1348 bw_util_3=0 blp=9.272820 blp_1= 5.205014 blp_2= 2.741100 blp_3= -nan
 n_activity=888491 dram_eff=0.4671 dram_eff_1=0.3283 dram_eff_2=0.1388 dram_eff_3=0
bk0: 10564a 426820i bk1: 10508a 424293i bk2: 11078a 376694i bk3: 10532a 396807i bk4: 10098a 413784i bk5: 10680a 370033i bk6: 10268a 384427i bk7: 10224a 378040i bk8: 10362a 435675i bk9: 10580a 415483i bk10: 10372a 418077i bk11: 10608a 393299i bk12: 9856a 430871i bk13: 10184a 403370i bk14: 9831a 414043i bk15: 10108a 389145i 
bw_dist = 0.319	0.135	0.000	0.517	0.029
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.333

========= L2 cache stats =========
L2_cache_bank[0]: Access = 45908, Miss = 42422, Miss_rate = 0.924, Pending_hits = 184, Reservation_fails = 14212
L2_cache_bank[1]: Access = 55991, Miss = 47503, Miss_rate = 0.848, Pending_hits = 526, Reservation_fails = 78771
L2_cache_bank[2]: Access = 44405, Miss = 41110, Miss_rate = 0.926, Pending_hits = 153, Reservation_fails = 26847
L2_cache_bank[3]: Access = 46024, Miss = 42016, Miss_rate = 0.913, Pending_hits = 155, Reservation_fails = 30095
L2_cache_bank[4]: Access = 52265, Miss = 46643, Miss_rate = 0.892, Pending_hits = 622, Reservation_fails = 67674
L2_cache_bank[5]: Access = 45869, Miss = 42078, Miss_rate = 0.917, Pending_hits = 197, Reservation_fails = 22513
L2_cache_bank[6]: Access = 45340, Miss = 41783, Miss_rate = 0.922, Pending_hits = 155, Reservation_fails = 31587
L2_cache_bank[7]: Access = 45193, Miss = 41482, Miss_rate = 0.918, Pending_hits = 184, Reservation_fails = 36397
L2_cache_bank[8]: Access = 45683, Miss = 42079, Miss_rate = 0.921, Pending_hits = 173, Reservation_fails = 19952
L2_cache_bank[9]: Access = 52101, Miss = 46567, Miss_rate = 0.894, Pending_hits = 600, Reservation_fails = 62383
L2_cache_bank[10]: Access = 44427, Miss = 41229, Miss_rate = 0.928, Pending_hits = 121, Reservation_fails = 23830
L2_cache_bank[11]: Access = 45480, Miss = 41725, Miss_rate = 0.917, Pending_hits = 191, Reservation_fails = 31628
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 45908, Miss = 42422 (0.924), PendingHit = 184 (0.00401)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 55991, Miss = 47503 (0.848), PendingHit = 526 (0.00939)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 44405, Miss = 41110 (0.926), PendingHit = 153 (0.00345)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 46024, Miss = 42016 (0.913), PendingHit = 155 (0.00337)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 52265, Miss = 46643 (0.892), PendingHit = 622 (0.0119)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 45869, Miss = 42078 (0.917), PendingHit = 197 (0.00429)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 45340, Miss = 41783 (0.922), PendingHit = 155 (0.00342)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 45193, Miss = 41482 (0.918), PendingHit = 184 (0.00407)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 45683, Miss = 42079 (0.921), PendingHit = 173 (0.00379)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 52101, Miss = 46567 (0.894), PendingHit = 600 (0.0115)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 44427, Miss = 41229 (0.928), PendingHit = 121 (0.00272)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 45480, Miss = 41725 (0.917), PendingHit = 191 (0.0042)
L2 Cache Total Miss Rate = 0.908
Stream 1: L2 Cache Miss Rate = 0.999
Stream 2: L2 Cache Miss Rate = 0.798
Stream 1: Accesses  = 312800
Stream 1: Misses  = 312509
Stream 2: Accesses  = 255886
Stream 2: Misses  = 204128
Stream 1+2: Accesses  = 568686
Stream 1+2: Misses  = 516637
Total Accesses  = 568686
MPKI-CORES
CORE_L2MPKI_0	1.596
CORE_L2MPKI_1	1.597
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	56.666
CORE_L2MPKI_31	45.152
CORE_L2MPKI_32	57.198
CORE_L2MPKI_33	51.345
CORE_L2MPKI_34	57.829
CORE_L2MPKI_35	58.104
CORE_L2MPKI_36	61.684
CORE_L2MPKI_37	60.924
CORE_L2MPKI_38	71.020
CORE_L2MPKI_39	63.491
CORE_L2MPKI_40	66.775
CORE_L2MPKI_41	60.648
CORE_L2MPKI_42	70.573
CORE_L2MPKI_43	59.706
CORE_L2MPKI_44	73.792
CORE_L2MPKI_45	69.191
CORE_L2MPKI_46	69.146
CORE_L2MPKI_47	59.282
CORE_L2MPKI_48	67.572
CORE_L2MPKI_49	63.868
CORE_L2MPKI_50	67.416
CORE_L2MPKI_51	67.951
CORE_L2MPKI_52	72.628
CORE_L2MPKI_53	58.908
CORE_L2MPKI_54	68.212
CORE_L2MPKI_55	60.437
CORE_L2MPKI_56	72.210
CORE_L2MPKI_57	66.926
CORE_L2MPKI_58	62.509
CORE_L2MPKI_59	57.229
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 63.280
MISSES-CORES
CORE_MISSES_0	11741
CORE_MISSES_1	10423
CORE_MISSES_2	11700
CORE_MISSES_3	10401
CORE_MISSES_4	9781
CORE_MISSES_5	10400
CORE_MISSES_6	10420
CORE_MISSES_7	9120
CORE_MISSES_8	11060
CORE_MISSES_9	11061
CORE_MISSES_10	11082
CORE_MISSES_11	10400
CORE_MISSES_12	9780
CORE_MISSES_13	10400
CORE_MISSES_14	11060
CORE_MISSES_15	11700
CORE_MISSES_16	10400
CORE_MISSES_17	9780
CORE_MISSES_18	11100
CORE_MISSES_19	10400
CORE_MISSES_20	10420
CORE_MISSES_21	9760
CORE_MISSES_22	9760
CORE_MISSES_23	11060
CORE_MISSES_24	10440
CORE_MISSES_25	9780
CORE_MISSES_26	9780
CORE_MISSES_27	10400
CORE_MISSES_28	9120
CORE_MISSES_29	9780
CORE_MISSES_30	5449
CORE_MISSES_31	3079
CORE_MISSES_32	4865
CORE_MISSES_33	4101
CORE_MISSES_34	5026
CORE_MISSES_35	5009
CORE_MISSES_36	6425
CORE_MISSES_37	5024
CORE_MISSES_38	8161
CORE_MISSES_39	5892
CORE_MISSES_40	8107
CORE_MISSES_41	5698
CORE_MISSES_42	8523
CORE_MISSES_43	6624
CORE_MISSES_44	8796
CORE_MISSES_45	7869
CORE_MISSES_46	8459
CORE_MISSES_47	6300
CORE_MISSES_48	8314
CORE_MISSES_49	7425
CORE_MISSES_50	8927
CORE_MISSES_51	8065
CORE_MISSES_52	8562
CORE_MISSES_53	5789
CORE_MISSES_54	7404
CORE_MISSES_55	6297
CORE_MISSES_56	9333
CORE_MISSES_57	8059
CORE_MISSES_58	7107
CORE_MISSES_59	5439
L2_MISSES = 516637
L2_total_cache_accesses = 568686
L2_total_cache_misses = 516637
L2_total_cache_miss_rate = 0.9085
L2_total_cache_pending_hits = 3261
L2_total_cache_reservation_fails = 445889
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 48387
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3226
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 391623
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 349803
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 125000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 94382
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 345
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1604
L2_cache_data_port_util = 0.079
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1584649
icnt_total_pkts_simt_to_mem=1326747
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     283.2780
gpu_ipc_2 =       3.7208
gpu_tot_sim_cycle_stream_1 = 693260
gpu_tot_sim_cycle_stream_2 = 693261
gpu_sim_insn_1 = 196385312
gpu_sim_insn_2 = 2579488
gpu_sim_cycle = 693262
gpu_sim_insn = 198964800
gpu_ipc =     286.9980
gpu_tot_sim_cycle = 693262
gpu_tot_sim_insn = 198964800
gpu_tot_ipc =     286.9980
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2190579
gpu_stall_icnt2sh    = 19255
gpu_total_sim_rate=185601

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3150774
	L1I_total_cache_misses = 6582
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 11740, Miss = 11740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 600988
	L1D_cache_core[1]: Access = 10420, Miss = 10420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 633912
	L1D_cache_core[2]: Access = 11700, Miss = 11700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 630411
	L1D_cache_core[3]: Access = 10400, Miss = 10400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 629164
	L1D_cache_core[4]: Access = 9780, Miss = 9780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 636122
	L1D_cache_core[5]: Access = 10400, Miss = 10400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 640796
	L1D_cache_core[6]: Access = 10420, Miss = 10420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 629502
	L1D_cache_core[7]: Access = 9120, Miss = 9120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 627687
	L1D_cache_core[8]: Access = 11060, Miss = 11060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 633532
	L1D_cache_core[9]: Access = 11060, Miss = 11060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 594704
	L1D_cache_core[10]: Access = 11080, Miss = 11080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 595535
	L1D_cache_core[11]: Access = 10400, Miss = 10400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 623432
	L1D_cache_core[12]: Access = 9780, Miss = 9780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641402
	L1D_cache_core[13]: Access = 10400, Miss = 10400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 632521
	L1D_cache_core[14]: Access = 11060, Miss = 11060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 637272
	L1D_cache_core[15]: Access = 11700, Miss = 11700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 602693
	L1D_cache_core[16]: Access = 10400, Miss = 10400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 604539
	L1D_cache_core[17]: Access = 9780, Miss = 9780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 637226
	L1D_cache_core[18]: Access = 11100, Miss = 11100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 598256
	L1D_cache_core[19]: Access = 10400, Miss = 10400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 607961
	L1D_cache_core[20]: Access = 10420, Miss = 10420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 574223
	L1D_cache_core[21]: Access = 9760, Miss = 9760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 579636
	L1D_cache_core[22]: Access = 9760, Miss = 9760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 599697
	L1D_cache_core[23]: Access = 11060, Miss = 11060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 601094
	L1D_cache_core[24]: Access = 10440, Miss = 10440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 608326
	L1D_cache_core[25]: Access = 9780, Miss = 9780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 618467
	L1D_cache_core[26]: Access = 9780, Miss = 9780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 620135
	L1D_cache_core[27]: Access = 10400, Miss = 10400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 576350
	L1D_cache_core[28]: Access = 9120, Miss = 9120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 613484
	L1D_cache_core[29]: Access = 9780, Miss = 9780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 602272
	L1D_cache_core[30]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[31]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 685
	L1D_cache_core[32]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 607
	L1D_cache_core[33]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 569
	L1D_cache_core[34]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 559
	L1D_cache_core[35]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 584
	L1D_cache_core[36]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 936
	L1D_cache_core[37]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 653
	L1D_cache_core[38]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 595
	L1D_cache_core[39]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 688
	L1D_cache_core[40]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 925
	L1D_cache_core[41]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 920
	L1D_cache_core[42]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641
	L1D_cache_core[43]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 764
	L1D_cache_core[44]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 898
	L1D_cache_core[45]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 749
	L1D_cache_core[46]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 976
	L1D_cache_core[47]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 819
	L1D_cache_core[48]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 737
	L1D_cache_core[49]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921
	L1D_cache_core[50]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 826
	L1D_cache_core[51]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 750
	L1D_cache_core[52]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1025
	L1D_cache_core[53]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[54]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 802
	L1D_cache_core[55]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 998
	L1D_cache_core[56]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 841
	L1D_cache_core[57]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[58]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1068
	L1D_cache_core[59]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 796
	L1D_total_cache_accesses = 314420
	L1D_total_cache_misses = 314420
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 18455138
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 17752
	L1C_total_cache_misses = 1440
	L1C_total_cache_miss_rate = 0.0811
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 189420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14926173
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 16312
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 125000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3528965
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3144192
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6582
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
15966, 15966, 15966, 15966, 15966, 15966, 15966, 15966, 12831, 12831, 12831, 12831, 12734, 12734, 12734, 12734, 
gpgpu_n_tot_thrd_icount = 199111520
gpgpu_n_tot_w_icount = 6222235
gpgpu_n_stall_shd_mem = 39178142
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 443705
gpgpu_n_mem_write_global = 125000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 6287360
gpgpu_n_store_insn = 4000000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 568064
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 39178142
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:70051757	W0_Idle:1595103	W0_Scoreboard:5322150	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6222430
Warp Occupancy Distribution:
Stall:28629609	W0_Idle:1557454	W0_Scoreboard:5286637	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6122020
Warp Occupancy Distribution:
Stall:41422148	W0_Idle:37649	W0_Scoreboard:35513	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:100410
warp_utilization0: 0.074797
warp_utilization1: 0.147179
warp_utilization2: 0.002414
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1515360 {8:189420,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17000000 {136:125000,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 10277224 {40:252714,72:703,136:868,}
traffic_breakdown_coretomem[INST_ACC_R] = 3120 {8:390,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 25761120 {136:189420,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1000000 {8:125000,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 10247776 {40:252009,72:697,136:862,}
traffic_breakdown_memtocore[INST_ACC_R] = 53040 {136:390,}
maxmrqlatency = 1565 
maxdqlatency = 0 
maxmflatency = 7219 
averagemflatency = 1303 
averagemflatency_1 = 1421 
averagemflatency_2= 1159 
averagemrqlatency_1 = 73 
averagemrqlatency_2 = 65 
max_icnt2mem_latency = 6682 
max_icnt2sh_latency = 693261 
mrq_lat_table:245534 	7996 	13536 	27164 	76568 	130954 	172089 	129983 	32972 	862 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10504 	44314 	166617 	267667 	77267 	1677 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3585 	14198 	45766 	40749 	31829 	68787 	184109 	156026 	23057 	787 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	400842 	41460 	727 	17 	0 	0 	0 	0 	0 	794 	1384 	2805 	5737 	11514 	25569 	48931 	28266 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	12 	71 	1301 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        26        31        20         9        26        12        26        44         6         4        20        24        32        28        32        32 
dram[1]:        24        18        32        18        22        12        28        46         6         6        20        12        32        24        32        28 
dram[2]:        30        23        13        18        17        14        50        27         6         6         6         8        28        32        32        32 
dram[3]:        14        20        18        12        10        10        56        16         5         6         6        16        12        24        20        32 
dram[4]:        24        30        20        18        21        12        36        30         6         8        10        26        32        26        32        32 
dram[5]:        24        14        28        18        16        12        46        32         6         8         8         8        18        30        32        32 
maximum service time to same row:
dram[0]:      1015       983      1242       930      1615      1397      1694      1951      1697      1967       925      1800       961      1051      1767      2444 
dram[1]:      1245       970      1476      1035      1972      1019      1638      1601      1641      2006      1055      1348      1155       963      1569      1361 
dram[2]:      1071      1007       978      1613      1626      1466      1795      2022      2376      2125      1647      1186      1060      1147      1479      1319 
dram[3]:      1025      1043      1188      1057      1187      1135      1688      1854      2876      2285       932       985       936       999      1134      1050 
dram[4]:       963       972      1054      1106      1607      1704      1726      1838      2270      1884      1131      1638       940      1221      1607      1755 
dram[5]:      1040      1027      1315       993      1672      1147      1672      1591      2324      1674      1022       992      1201      1041      1789      1894 
average row accesses per activate:
dram[0]:  1.268659  1.291829  1.260972  1.252298  1.271558  1.269651  1.280568  1.279957  1.251520  1.253923  1.262103  1.256683  1.280055  1.277854  1.277983  1.282679 
dram[1]:  1.270944  1.251096  1.266188  1.249858  1.273764  1.266880  1.276195  1.268570  1.253771  1.258379  1.266050  1.267315  1.278664  1.276481  1.272644  1.279919 
dram[2]:  1.259995  1.266097  1.253503  1.259868  1.259179  1.271616  1.317248  1.280727  1.241969  1.261130  1.249426  1.262929  1.268638  1.287051  1.275430  1.288660 
dram[3]:  1.265561  1.273937  1.261339  1.254215  1.272509  1.262676  1.273077  1.269237  1.254184  1.255237  1.271365  1.278535  1.273097  1.282462  1.270386  1.281754 
dram[4]:  1.256172  1.255920  1.262079  1.256556  1.262986  1.260383  1.274679  1.275206  1.248559  1.246127  1.258900  1.271666  1.277651  1.264766  1.282932  1.270166 
dram[5]:  1.260089  1.259281  1.247718  1.253802  1.270952  1.268654  1.285358  1.274364  1.254128  1.263034  1.261014  1.268668  1.281332  1.280862  1.281255  1.288452 
average row locality = 837669/660766 = 1.267724
average row locality_1 = 637072/479339 = 1.329064
average row locality_2 = 200597/181427 = 1.105662
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5433      6847      5305      5868      5363      5782      5378      5803      5327      6081      5417      6041      5187      5685      4999      5389 
dram[1]:      5108      5451      5081      5413      5150      5191      5244      5369      5248      5142      5177      5307      4906      5031      5186      5104 
dram[2]:      5628      5475      5850      5243      5683      5179      6436      5452      5717      5116      5908      5502      5597      5142      5801      4948 
dram[3]:      5227      5239      5166      5377      5245      5151      5302      5144      5405      5231      5178      5229      5089      5104      5161      4993 
dram[4]:      5226      5726      5428      6005      5260      5747      5378      5965      5338      5712      5283      6409      5222      5369      4932      5620 
dram[5]:      5282      5254      5539      5266      5049      5340      5135      5114      5181      5290      5189      5304      4928      5093      4916      5055 
total reads: 516486
bank skew: 6847/4906 = 1.40
chip skew: 89905/82935 = 1.08
number of total write accesses:
dram[0]:      3355      4776      3257      3806      3339      3751      3367      3789      3316      4070      3396      4020      3150      3651      2963      3364 
dram[1]:      3054      3398      3034      3361      3118      3142      3222      3343      3232      3119      3165      3294      2867      3007      3146      3068 
dram[2]:      3575      3414      3812      3183      3645      3147      4412      3426      3718      3099      3880      3485      3542      3108      3766      2927 
dram[3]:      3170      3183      3121      3326      3221      3117      3290      3120      3363      3218      3138      3217      3056      3065      3127      2959 
dram[4]:      3169      3662      3375      3963      3226      3721      3351      3958      3330      3700      3275      4378      3176      3325      2908      3579 
dram[5]:      3211      3192      3482      3226      3019      3297      3117      3100      3174      3286      3174      3276      2883      3052      2883      3012 
total reads: 321250
bank skew: 4776/2867 = 1.67
chip skew: 57370/50384 = 1.14
average mf latency per bank:
dram[0]:        942      2026       913      1301       913      1247       926      1273       905      1299       905      1274       904      1259       927      1259
dram[1]:        754       797       733       758       739       771       742       762       726       762       736       760       735       769       740       781
dram[2]:        934       946       930       934       942       926      1017       925       902       917       940       928       932       920       946       936
dram[3]:        731       761       742       736       753       746       762       742       724       730       744       754       745       744       742       764
dram[4]:        835       991       827       996       804       985       823       972       813       996       806      1048       832       976       828       982
dram[5]:        752       769       742       737       736       752       751       741       743       731       742       745       743       732       753       763
maximum mf latency per bank:
dram[0]:       4777      7219      4875      6855      5263      6966      4394      6295      5883      7164      5657      6966      4599      7132      5244      7000
dram[1]:       4788      5823      5511      4967      4529      4398      5741      5852      4911      5086      4338      4608      3937      5450      5728      5198
dram[2]:       5331      4525      5618      4442      5942      5509      4879      5235      4488      5540      6624      5707      5804      4129      5972      4634
dram[3]:       5124      4516      5302      4924      5201      4279      4641      5323      5930      4026      5379      4487      6038      3914      4922      4483
dram[4]:       5843      5729      6229      5939      4575      5075      4745      5937      5327      6086      5284      5964      5050      5427      4052      4536
dram[5]:       4969      5830      5964      5566      4311      5082      4616      4511      4943      5075      5783      5600      4940      4483      4564      3959
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=915105 n_nop=388698 n_act=115961 n_pre=115947 n_req=110737 n_req_1=72916 n_req_2=37821 n_req_3=0 n_rd=179782 n_write=114717 bw_util=0.484 bw_util_1=0.3187 bw_util_2=0.1653 bw_util_3=0 blp=10.280596 blp_1= 5.118052 blp_2= 2.975407 blp_3= -nan
 n_activity=913770 dram_eff=0.4847 dram_eff_1=0.3192 dram_eff_2=0.1655 dram_eff_3=0
bk0: 10866a 396879i bk1: 13690a 223052i bk2: 10608a 374706i bk3: 11736a 302695i bk4: 10724a 348661i bk5: 11562a 283766i bk6: 10756a 326330i bk7: 11606a 261642i bk8: 10652a 404188i bk9: 12156a 297772i bk10: 10834a 364134i bk11: 12080a 275561i bk12: 10374a 378804i bk13: 11370a 305448i bk14: 9990a 381070i bk15: 10778a 324990i 
bw_dist = 0.319	0.165	0.000	0.515	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.7214
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=915105 n_nop=436807 n_act=105495 n_pre=105481 n_req=103940 n_req_1=72916 n_req_2=31024 n_req_3=0 n_rd=166198 n_write=101124 bw_util=0.4543 bw_util_1=0.3187 bw_util_2=0.1356 bw_util_3=0 blp=9.327415 blp_1= 5.242329 blp_2= 2.730055 blp_3= -nan
 n_activity=888582 dram_eff=0.4679 dram_eff_1=0.3282 dram_eff_2=0.1396 dram_eff_3=0
bk0: 10214a 448936i bk1: 10902a 391633i bk2: 10162a 430510i bk3: 10826a 379755i bk4: 10300a 402302i bk5: 10380a 386415i bk6: 10486a 366367i bk7: 10736a 348407i bk8: 10494a 429290i bk9: 10282a 427218i bk10: 10354a 416848i bk11: 10612a 392430i bk12: 9812a 432098i bk13: 10062a 407140i bk14: 10372a 381106i bk15: 10204a 379510i 
bw_dist = 0.319	0.136	0.000	0.517	0.029
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.4509
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=915105 n_nop=397313 n_act=114112 n_pre=114100 n_req=109511 n_req_1=72920 n_req_2=36591 n_req_3=0 n_rd=177326 n_write=112254 bw_util=0.4786 bw_util_1=0.3187 bw_util_2=0.1599 bw_util_3=0 blp=10.028377 blp_1= 5.089875 blp_2= 2.869968 blp_3= -nan
 n_activity=911386 dram_eff=0.4806 dram_eff_1=0.32 dram_eff_2=0.1605 dram_eff_3=0
bk0: 11256a 380076i bk1: 10950a 384042i bk2: 11700a 323651i bk3: 10486a 385691i bk4: 11366a 316544i bk5: 10354a 368817i bk6: 12860a 215916i bk7: 10902a 312916i bk8: 11434a 362743i bk9: 10232a 416976i bk10: 11814a 315359i bk11: 11004a 345012i bk12: 11190a 336430i bk13: 10282a 377410i bk14: 11602a 288744i bk15: 9894a 381419i 
bw_dist = 0.319	0.160	0.000	0.517	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.279
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=915105 n_nop=436128 n_act=105573 n_pre=105562 n_req=104075 n_req_1=72920 n_req_2=31155 n_req_3=0 n_rd=166474 n_write=101368 bw_util=0.4549 bw_util_1=0.3187 bw_util_2=0.1362 bw_util_3=0 blp=9.341146 blp_1= 5.255436 blp_2= 2.737913 blp_3= -nan
 n_activity=888701 dram_eff=0.4684 dram_eff_1=0.3282 dram_eff_2=0.1402 dram_eff_3=0
bk0: 10452a 437093i bk1: 10478a 420474i bk2: 10332a 418043i bk3: 10754a 382575i bk4: 10490a 391195i bk5: 10302a 389419i bk6: 10604a 365160i bk7: 10288a 373961i bk8: 10808a 415063i bk9: 10462a 416498i bk10: 10354a 416719i bk11: 10458a 400613i bk12: 10178a 404712i bk13: 10206a 395747i bk14: 10322a 381745i bk15: 9986a 395481i 
bw_dist = 0.319	0.136	0.000	0.516	0.029
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.4303
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=915105 n_nop=396764 n_act=114487 n_pre=114472 n_req=109454 n_req_1=72918 n_req_2=36536 n_req_3=0 n_rd=177208 n_write=112174 bw_util=0.4784 bw_util_1=0.3187 bw_util_2=0.1596 bw_util_3=0 blp=10.097909 blp_1= 5.119403 blp_2= 2.906648 blp_3= -nan
 n_activity=910742 dram_eff=0.4807 dram_eff_1=0.3203 dram_eff_2=0.1604 dram_eff_3=0
bk0: 10452a 422509i bk1: 11452a 356531i bk2: 10854a 373415i bk3: 12006a 286734i bk4: 10518a 364677i bk5: 11494a 295132i bk6: 10754a 330865i bk7: 11920a 246171i bk8: 10672a 401794i bk9: 11422a 341885i bk10: 10566a 385845i bk11: 12816a 242301i bk12: 10444a 370310i bk13: 10738a 349181i bk14: 9864a 393320i bk15: 11236a 295528i 
bw_dist = 0.319	0.160	0.000	0.517	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1873
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=915105 n_nop=438290 n_act=105112 n_pre=105100 n_req=103769 n_req_1=72919 n_req_2=30850 n_req_3=0 n_rd=165853 n_write=100750 bw_util=0.4535 bw_util_1=0.3187 bw_util_2=0.1348 bw_util_3=0 blp=9.272820 blp_1= 5.205014 blp_2= 2.741100 blp_3= -nan
 n_activity=888491 dram_eff=0.4671 dram_eff_1=0.3283 dram_eff_2=0.1388 dram_eff_3=0
bk0: 10564a 426820i bk1: 10508a 424293i bk2: 11078a 376694i bk3: 10532a 396807i bk4: 10098a 413784i bk5: 10680a 370033i bk6: 10268a 384427i bk7: 10224a 378040i bk8: 10362a 435675i bk9: 10580a 415483i bk10: 10372a 418077i bk11: 10608a 393299i bk12: 9856a 430871i bk13: 10184a 403370i bk14: 9831a 414043i bk15: 10108a 389145i 
bw_dist = 0.319	0.135	0.000	0.517	0.029
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.333

========= L2 cache stats =========
L2_cache_bank[0]: Access = 45908, Miss = 42422, Miss_rate = 0.924, Pending_hits = 184, Reservation_fails = 14212
L2_cache_bank[1]: Access = 55991, Miss = 47503, Miss_rate = 0.848, Pending_hits = 526, Reservation_fails = 78771
L2_cache_bank[2]: Access = 44405, Miss = 41110, Miss_rate = 0.926, Pending_hits = 153, Reservation_fails = 26847
L2_cache_bank[3]: Access = 46024, Miss = 42016, Miss_rate = 0.913, Pending_hits = 155, Reservation_fails = 30095
L2_cache_bank[4]: Access = 52265, Miss = 46643, Miss_rate = 0.892, Pending_hits = 622, Reservation_fails = 67674
L2_cache_bank[5]: Access = 45869, Miss = 42078, Miss_rate = 0.917, Pending_hits = 197, Reservation_fails = 22513
L2_cache_bank[6]: Access = 45340, Miss = 41783, Miss_rate = 0.922, Pending_hits = 155, Reservation_fails = 31587
L2_cache_bank[7]: Access = 45193, Miss = 41482, Miss_rate = 0.918, Pending_hits = 184, Reservation_fails = 36397
L2_cache_bank[8]: Access = 45683, Miss = 42079, Miss_rate = 0.921, Pending_hits = 173, Reservation_fails = 19952
L2_cache_bank[9]: Access = 52101, Miss = 46567, Miss_rate = 0.894, Pending_hits = 600, Reservation_fails = 62383
L2_cache_bank[10]: Access = 44427, Miss = 41229, Miss_rate = 0.928, Pending_hits = 121, Reservation_fails = 23830
L2_cache_bank[11]: Access = 45480, Miss = 41725, Miss_rate = 0.917, Pending_hits = 191, Reservation_fails = 31628
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 45908, Miss = 42422 (0.924), PendingHit = 184 (0.00401)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 55991, Miss = 47503 (0.848), PendingHit = 526 (0.00939)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 44405, Miss = 41110 (0.926), PendingHit = 153 (0.00345)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 46024, Miss = 42016 (0.913), PendingHit = 155 (0.00337)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 52265, Miss = 46643 (0.892), PendingHit = 622 (0.0119)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 45869, Miss = 42078 (0.917), PendingHit = 197 (0.00429)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 45340, Miss = 41783 (0.922), PendingHit = 155 (0.00342)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 45193, Miss = 41482 (0.918), PendingHit = 184 (0.00407)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 45683, Miss = 42079 (0.921), PendingHit = 173 (0.00379)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 52101, Miss = 46567 (0.894), PendingHit = 600 (0.0115)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 44427, Miss = 41229 (0.928), PendingHit = 121 (0.00272)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 45480, Miss = 41725 (0.917), PendingHit = 191 (0.0042)
L2 Cache Total Miss Rate = 0.908
Stream 1: L2 Cache Miss Rate = 0.999
Stream 2: L2 Cache Miss Rate = 0.798
Stream 1: Accesses  = 312800
Stream 1: Misses  = 312509
Stream 2: Accesses  = 255886
Stream 2: Misses  = 204128
Stream 1+2: Accesses  = 568686
Stream 1+2: Misses  = 516637
Total Accesses  = 568686
MPKI-CORES
CORE_L2MPKI_0	1.596
CORE_L2MPKI_1	1.597
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	56.666
CORE_L2MPKI_31	45.152
CORE_L2MPKI_32	57.198
CORE_L2MPKI_33	51.345
CORE_L2MPKI_34	57.829
CORE_L2MPKI_35	58.104
CORE_L2MPKI_36	61.684
CORE_L2MPKI_37	60.924
CORE_L2MPKI_38	71.020
CORE_L2MPKI_39	63.491
CORE_L2MPKI_40	66.775
CORE_L2MPKI_41	60.648
CORE_L2MPKI_42	70.573
CORE_L2MPKI_43	59.706
CORE_L2MPKI_44	73.792
CORE_L2MPKI_45	69.191
CORE_L2MPKI_46	69.146
CORE_L2MPKI_47	59.282
CORE_L2MPKI_48	67.572
CORE_L2MPKI_49	63.868
CORE_L2MPKI_50	67.416
CORE_L2MPKI_51	67.951
CORE_L2MPKI_52	72.628
CORE_L2MPKI_53	58.908
CORE_L2MPKI_54	68.212
CORE_L2MPKI_55	60.437
CORE_L2MPKI_56	72.210
CORE_L2MPKI_57	66.926
CORE_L2MPKI_58	62.509
CORE_L2MPKI_59	57.229
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 63.280
MISSES-CORES
CORE_MISSES_0	11741
CORE_MISSES_1	10423
CORE_MISSES_2	11700
CORE_MISSES_3	10401
CORE_MISSES_4	9781
CORE_MISSES_5	10400
CORE_MISSES_6	10420
CORE_MISSES_7	9120
CORE_MISSES_8	11060
CORE_MISSES_9	11061
CORE_MISSES_10	11082
CORE_MISSES_11	10400
CORE_MISSES_12	9780
CORE_MISSES_13	10400
CORE_MISSES_14	11060
CORE_MISSES_15	11700
CORE_MISSES_16	10400
CORE_MISSES_17	9780
CORE_MISSES_18	11100
CORE_MISSES_19	10400
CORE_MISSES_20	10420
CORE_MISSES_21	9760
CORE_MISSES_22	9760
CORE_MISSES_23	11060
CORE_MISSES_24	10440
CORE_MISSES_25	9780
CORE_MISSES_26	9780
CORE_MISSES_27	10400
CORE_MISSES_28	9120
CORE_MISSES_29	9780
CORE_MISSES_30	5449
CORE_MISSES_31	3079
CORE_MISSES_32	4865
CORE_MISSES_33	4101
CORE_MISSES_34	5026
CORE_MISSES_35	5009
CORE_MISSES_36	6425
CORE_MISSES_37	5024
CORE_MISSES_38	8161
CORE_MISSES_39	5892
CORE_MISSES_40	8107
CORE_MISSES_41	5698
CORE_MISSES_42	8523
CORE_MISSES_43	6624
CORE_MISSES_44	8796
CORE_MISSES_45	7869
CORE_MISSES_46	8459
CORE_MISSES_47	6300
CORE_MISSES_48	8314
CORE_MISSES_49	7425
CORE_MISSES_50	8927
CORE_MISSES_51	8065
CORE_MISSES_52	8562
CORE_MISSES_53	5789
CORE_MISSES_54	7404
CORE_MISSES_55	6297
CORE_MISSES_56	9333
CORE_MISSES_57	8059
CORE_MISSES_58	7107
CORE_MISSES_59	5439
L2_MISSES = 516637
L2_total_cache_accesses = 568686
L2_total_cache_misses = 516637
L2_total_cache_miss_rate = 0.9085
L2_total_cache_pending_hits = 3261
L2_total_cache_reservation_fails = 445889
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 48387
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3226
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 391623
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 349803
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 125000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 94382
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 345
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1604
L2_cache_data_port_util = 0.079
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1584649
icnt_total_pkts_simt_to_mem=1326747
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     279.9196
gpu_ipc_2 =       3.2523
gpu_tot_sim_cycle_stream_1 = 1403753
gpu_tot_sim_cycle_stream_2 = 1403756
gpu_sim_insn_1 = 392937984
gpu_sim_insn_2 = 4565376
gpu_sim_cycle = 1403757
gpu_sim_insn = 397503360
gpu_ipc =     283.1711
gpu_tot_sim_cycle = 1403757
gpu_tot_sim_insn = 397503360
gpu_tot_ipc =     283.1711
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 5187898
gpu_stall_icnt2sh    = 26507
gpu_total_sim_rate=192123

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6291320
	L1I_total_cache_misses = 10590
	L1I_total_cache_miss_rate = 0.0017
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 20860, Miss = 20860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1215372
	L1D_cache_core[1]: Access = 20180, Miss = 20180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1264816
	L1D_cache_core[2]: Access = 22120, Miss = 22120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1249458
	L1D_cache_core[3]: Access = 20820, Miss = 20820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1246159
	L1D_cache_core[4]: Access = 19560, Miss = 19560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1233127
	L1D_cache_core[5]: Access = 22080, Miss = 22080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1246320
	L1D_cache_core[6]: Access = 20860, Miss = 20860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1269209
	L1D_cache_core[7]: Access = 20200, Miss = 20200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1247451
	L1D_cache_core[8]: Access = 20820, Miss = 20820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1248752
	L1D_cache_core[9]: Access = 22760, Miss = 22760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1232566
	L1D_cache_core[10]: Access = 20200, Miss = 20200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1223779
	L1D_cache_core[11]: Access = 20180, Miss = 20180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1206658
	L1D_cache_core[12]: Access = 21500, Miss = 21500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1266649
	L1D_cache_core[13]: Access = 20800, Miss = 20800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1247365
	L1D_cache_core[14]: Access = 22160, Miss = 22160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1267054
	L1D_cache_core[15]: Access = 22120, Miss = 22120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1222626
	L1D_cache_core[16]: Access = 21460, Miss = 21460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1203127
	L1D_cache_core[17]: Access = 20820, Miss = 20820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1259086
	L1D_cache_core[18]: Access = 22820, Miss = 22820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1223253
	L1D_cache_core[19]: Access = 20160, Miss = 20160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1205805
	L1D_cache_core[20]: Access = 21480, Miss = 21480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1190069
	L1D_cache_core[21]: Access = 20820, Miss = 20820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1161080
	L1D_cache_core[22]: Access = 19520, Miss = 19520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1216342
	L1D_cache_core[23]: Access = 20180, Miss = 20180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1225178
	L1D_cache_core[24]: Access = 21520, Miss = 21520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1214760
	L1D_cache_core[25]: Access = 18900, Miss = 18900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1223873
	L1D_cache_core[26]: Access = 20220, Miss = 20220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1213988
	L1D_cache_core[27]: Access = 20160, Miss = 20160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1161330
	L1D_cache_core[28]: Access = 18880, Miss = 18880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1222345
	L1D_cache_core[29]: Access = 20840, Miss = 20840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1201191
	L1D_cache_core[30]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[31]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 685
	L1D_cache_core[32]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 607
	L1D_cache_core[33]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 569
	L1D_cache_core[34]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 559
	L1D_cache_core[35]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 584
	L1D_cache_core[36]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 936
	L1D_cache_core[37]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 653
	L1D_cache_core[38]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 595
	L1D_cache_core[39]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 688
	L1D_cache_core[40]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 925
	L1D_cache_core[41]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 920
	L1D_cache_core[42]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641
	L1D_cache_core[43]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 764
	L1D_cache_core[44]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 898
	L1D_cache_core[45]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 749
	L1D_cache_core[46]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 976
	L1D_cache_core[47]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 819
	L1D_cache_core[48]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 737
	L1D_cache_core[49]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921
	L1D_cache_core[50]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 826
	L1D_cache_core[51]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 750
	L1D_cache_core[52]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1025
	L1D_cache_core[53]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[54]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 802
	L1D_cache_core[55]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 998
	L1D_cache_core[56]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 841
	L1D_cache_core[57]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[58]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1068
	L1D_cache_core[59]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 796
	L1D_total_cache_accesses = 626920
	L1D_total_cache_misses = 626920
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 36832587
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 33220
	L1C_total_cache_misses = 1440
	L1C_total_cache_miss_rate = 0.0433
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 376920
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 29702694
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 31780
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 250000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 7129893
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6280730
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 10590
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
28700, 28700, 28700, 28700, 28700, 28700, 28700, 28700, 22430, 22430, 22430, 22430, 22333, 22333, 22333, 22333, 
gpgpu_n_tot_thrd_icount = 397780000
gpgpu_n_tot_w_icount = 12430625
gpgpu_n_stall_shd_mem = 78861210
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 920416
gpgpu_n_mem_write_global = 250000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 12579296
gpgpu_n_store_insn = 8000000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1063040
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 78861210
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:140543437	W0_Idle:4109856	W0_Scoreboard:11366737	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12430810
Warp Occupancy Distribution:
Stall:56578282	W0_Idle:4072156	W0_Scoreboard:11330942	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12244040
Warp Occupancy Distribution:
Stall:83965155	W0_Idle:37700	W0_Scoreboard:35795	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:186770
warp_utilization0: 0.073795
warp_utilization1: 0.145372
warp_utilization2: 0.002218
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3015360 {8:376920,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 34000000 {136:250000,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 22005824 {40:539504,72:1832,136:2160,}
traffic_breakdown_coretomem[INST_ACC_R] = 5280 {8:660,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51261120 {136:376920,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2000000 {8:250000,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 21978584 {40:538830,72:1830,136:2159,}
traffic_breakdown_memtocore[INST_ACC_R] = 89760 {136:660,}
maxmrqlatency = 1565 
maxdqlatency = 0 
maxmflatency = 7219 
averagemflatency = 1305 
averagemflatency_1 = 1448 
averagemflatency_2= 1142 
averagemrqlatency_1 = 75 
averagemrqlatency_2 = 66 
max_icnt2mem_latency = 6682 
max_icnt2sh_latency = 1403756 
mrq_lat_table:496956 	16108 	28010 	56568 	155633 	270363 	358555 	274881 	70016 	1590 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	21113 	79507 	345369 	569513 	150549 	3748 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	5679 	26768 	87007 	81973 	71354 	156244 	388195 	309530 	42069 	2034 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	840254 	78604 	915 	26 	0 	0 	0 	0 	0 	794 	1384 	2805 	5737 	11514 	25569 	48931 	94509 	58757 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	13 	171 	2621 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        26        31        20         9        26        12        26        44         8        10        20        24        32        28        32        32 
dram[1]:        24        18        32        18        22        12        28        46         8        10        20        12        32        24        32        28 
dram[2]:        30        23        14        18        17        14        50        27         6         6         6         8        28        32        32        32 
dram[3]:        14        20        18        12        10        10        56        16         8         8         6        16        12        24        20        32 
dram[4]:        24        30        20        18        21        12        36        30         8         8        10        26        32        26        32        32 
dram[5]:        24        20        28        28        16        12        46        32         8         9         8         8        18        30        32        32 
maximum service time to same row:
dram[0]:      1015       983      1242       930      1615      1397      1694      1951      1697      1967       925      1800       961      1051      1767      2444 
dram[1]:      1245       970      1476      1309      1972      1019      1638      1601      1641      2006      1055      1348      1155      1182      1569      1361 
dram[2]:      1071      1007       978      1613      1626      1466      1795      2022      2376      2125      1647      1186      1060      1147      1479      1319 
dram[3]:      1035      1043      1188      1057      1187      1786      1688      1854      2876      2285       932       985      1082      1412      1134      1050 
dram[4]:       963       972      1054      1106      1607      1704      1726      1838      2270      1884      1131      1638      1048      1221      1607      1755 
dram[5]:      1040      1027      1315      1110      1672      1147      1672      1591      2324      1674      1042      1010      1201      1041      1789      1894 
average row accesses per activate:
dram[0]:  1.257341  1.272727  1.259770  1.252407  1.259091  1.263855  1.270478  1.272515  1.248602  1.251513  1.253432  1.252733  1.273150  1.271038  1.270044  1.272667 
dram[1]:  1.256525  1.248105  1.259777  1.250407  1.265400  1.262042  1.268862  1.266467  1.246787  1.251807  1.257321  1.257852  1.267605  1.265372  1.272974  1.271769 
dram[2]:  1.250050  1.256625  1.247861  1.257898  1.256886  1.265069  1.304786  1.274601  1.238990  1.251180  1.245997  1.253184  1.262338  1.274247  1.269304  1.275265 
dram[3]:  1.251023  1.260022  1.254688  1.252690  1.263642  1.259281  1.263988  1.266937  1.245256  1.254108  1.258622  1.266264  1.269941  1.270726  1.265139  1.272032 
dram[4]:  1.252474  1.255500  1.260473  1.255548  1.258363  1.264898  1.268975  1.275264  1.244620  1.247448  1.253341  1.263327  1.270524  1.265622  1.274559  1.265456 
dram[5]:  1.251556  1.254219  1.249230  1.254532  1.262686  1.264876  1.276374  1.267781  1.251878  1.254624  1.255167  1.256581  1.273906  1.270886  1.269991  1.270747 
average row locality = 1728691/1370669 = 1.261202
average row locality_1 = 1304849/986548 = 1.322641
average row locality_2 = 423842/384121 = 1.103408
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     11175     13260     10997     11822     10979     11541     11177     11779     10914     12120     11022     11899     10495     11311     10132     10694 
dram[1]:     10694     11314     10657     11231     10626     10776     10926     10877     10860     10640     10678     11059     10114     10403     10436     10438 
dram[2]:     11438     11252     11774     11044     11487     10812     12727     11294     11506     10600     11715     11337     11237     10464     11318     10102 
dram[3]:     10716     11062     10698     11318     11065     10698     10795     10575     11173     10914     10799     11004     10287     10399     10557     10308 
dram[4]:     10803     11622     11134     11899     10706     11504     11060     11950     10947     11455     10800     12421     10788     10804     10059     11056 
dram[5]:     10957     10921     11330     10783     10583     11063     10671     10639     10734     10809     10829     10966     10058     10342     10161     10540 
total reads: 1055915
bank skew: 13260/10058 = 1.32
chip skew: 181317/171386 = 1.06
number of total write accesses:
dram[0]:      7155      9252      6991      7817      6992      7548      7203      7807      6947      8154      7056      7929      6486      7300      6136      6697 
dram[1]:      6688      7294      6644      7220      6629      6779      6953      6911      6895      6677      6712      7083      6106      6410      6450      6446 
dram[2]:      7415      7244      7771      7035      7498      6818      8756      7324      7541      6630      7740      7359      7232      6458      7323      6114 
dram[3]:      6709      7042      6700      7309      7067      6705      6827      6611      7202      6947      6828      7020      6287      6403      6554      6322 
dram[4]:      6788      7612      7129      7904      6715      7515      7081      7977      6983      7485      6832      8440      6777      6797      6068      7059 
dram[5]:      6944      6916      7336      6794      6587      7069      6703      6654      6761      6828      6846      6985      6062      6346      6166      6549 
total reads: 672866
bank skew: 9252/6062 = 1.53
chip skew: 117470/107546 = 1.09
average mf latency per bank:
dram[0]:        894      2391       865      1228       871      1198       884      1213       862      1213       860      1215       867      1202       884      1210
dram[1]:        765       828       738       775       746       794       746       782       730       780       746       783       744       782       752       802
dram[2]:        978       982       962       940       968       941      1090       937       929       926       960       939       961       938       960       946
dram[3]:        771       803       769       771       779       789       778       783       758       766       765       787       770       786       769       794
dram[4]:        813       940       803       926       793       928       807       921       786       935       791       996       806       920       815       927
dram[5]:        762       781       750       746       751       761       758       751       748       745       752       756       755       750       770       770
maximum mf latency per bank:
dram[0]:       5886      7219      5005      6855      5263      7041      6474      6945      5883      7164      5657      6966      5944      7132      5409      7000
dram[1]:       6147      5823      5531      5283      5068      5799      5741      5852      5967      5086      5051      5854      4672      5450      5728      5491
dram[2]:       6158      5594      5882      5152      6039      5509      6801      5235      6388      5875      6624      5932      5866      4640      5972      4977
dram[3]:       5124      5492      5396      5531      5297      5818      4641      6125      6127      5082      5853      5555      6038      6188      5592      5436
dram[4]:       5843      5881      6229      6153      4575      6145      5863      6148      5327      6088      5994      6158      5641      5427      6003      5619
dram[5]:       5553      6250      5976      5566      5995      5780      5481      5500      6264      5649      5783      5606      5180      4483      5433      5525
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1852958 n_nop=782143 n_act=236655 n_pre=236641 n_req=222983 n_req_1=145836 n_req_2=77147 n_req_3=0 n_rd=362610 n_write=234909 bw_util=0.4813 bw_util_1=0.3148 bw_util_2=0.1665 bw_util_3=0 blp=10.402966 blp_1= 5.161082 blp_2= 3.031868 blp_3= -nan
 n_activity=1851156 dram_eff=0.4818 dram_eff_1=0.3151 dram_eff_2=0.1667 dram_eff_3=0
bk0: 22344a 765391i bk1: 26520a 492862i bk2: 21994a 710235i bk3: 23644a 589484i bk4: 21956a 669159i bk5: 23080a 577008i bk6: 22354a 607444i bk7: 23556a 505356i bk8: 21826a 786480i bk9: 24236a 616392i bk10: 22042a 713194i bk11: 23796a 583981i bk12: 20990a 746340i bk13: 22620a 621797i bk14: 20264a 743929i bk15: 21388a 664821i 
bw_dist = 0.315	0.167	0.000	0.518	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6808
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1852958 n_nop=850076 n_act=221849 n_pre=221834 n_req=213395 n_req_1=145836 n_req_2=67559 n_req_3=0 n_rd=343430 n_write=215769 bw_util=0.4606 bw_util_1=0.3148 bw_util_2=0.1458 bw_util_3=0 blp=9.682368 blp_1= 5.189772 blp_2= 2.840555 blp_3= -nan
 n_activity=1820019 dram_eff=0.469 dram_eff_1=0.3205 dram_eff_2=0.1485 dram_eff_3=0
bk0: 21384a 843940i bk1: 22628a 735070i bk2: 21306a 793311i bk3: 22460a 700801i bk4: 21252a 759649i bk5: 21550a 719867i bk6: 21850a 670516i bk7: 21752a 666066i bk8: 21716a 821905i bk9: 21278a 814063i bk10: 21356a 794659i bk11: 22118a 731223i bk12: 20226a 827231i bk13: 20806a 770173i bk14: 20872a 741017i bk15: 20876a 728703i 
bw_dist = 0.315	0.146	0.000	0.522	0.018
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.3578
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1852958 n_nop=790456 n_act=234920 n_pre=234908 n_req=221775 n_req_1=145840 n_req_2=75935 n_req_3=0 n_rd=360190 n_write=232484 bw_util=0.4787 bw_util_1=0.3148 bw_util_2=0.1639 bw_util_3=0 blp=10.313148 blp_1= 5.168819 blp_2= 2.973191 blp_3= -nan
 n_activity=1848859 dram_eff=0.4798 dram_eff_1=0.3155 dram_eff_2=0.1643 dram_eff_3=0
bk0: 22874a 737677i bk1: 22502a 726487i bk2: 23546a 636999i bk3: 22088a 688677i bk4: 22972a 613934i bk5: 21624a 672000i bk6: 25452a 431049i bk7: 22580a 570820i bk8: 23012a 717765i bk9: 21200a 792348i bk10: 23430a 638304i bk11: 22672a 646008i bk12: 22474a 654461i bk13: 20928a 727264i bk14: 22634a 602677i bk15: 20202a 736676i 
bw_dist = 0.315	0.164	0.000	0.519	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4611
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1852958 n_nop=845621 n_act=222800 n_pre=222788 n_req=214036 n_req_1=145840 n_req_2=68196 n_req_3=0 n_rd=344713 n_write=217036 bw_util=0.462 bw_util_1=0.3148 bw_util_2=0.1472 bw_util_3=0 blp=9.771255 blp_1= 5.216337 blp_2= 2.856716 blp_3= -nan
 n_activity=1820477 dram_eff=0.4703 dram_eff_1=0.3204 dram_eff_2=0.1498 dram_eff_3=0
bk0: 21429a 834917i bk1: 22124a 767417i bk2: 21392a 785137i bk3: 22634a 686026i bk4: 22128a 698080i bk5: 21396a 715917i bk6: 21586a 692326i bk7: 21150a 693949i bk8: 22346a 779280i bk9: 21828a 776514i bk10: 21598a 774216i bk11: 22006a 731693i bk12: 20574a 792489i bk13: 20794a 757911i bk14: 21114a 723544i bk15: 20614a 738114i 
bw_dist = 0.315	0.147	0.000	0.520	0.018
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.4596
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1852958 n_nop=798131 n_act=233277 n_pre=233266 n_req=220674 n_req_1=145832 n_req_2=74842 n_req_3=0 n_rd=357994 n_write=230290 bw_util=0.4763 bw_util_1=0.3148 bw_util_2=0.1615 bw_util_3=0 blp=10.187457 blp_1= 5.136962 blp_2= 2.954620 blp_3= -nan
 n_activity=1846344 dram_eff=0.4781 dram_eff_1=0.3159 dram_eff_2=0.1621 dram_eff_3=0
bk0: 21604a 814836i bk1: 23242a 694276i bk2: 22268a 721664i bk3: 23794a 594674i bk4: 21410a 714015i bk5: 23008a 597096i bk6: 22120a 634082i bk7: 23896a 502103i bk8: 21892a 790562i bk9: 22910a 696780i bk10: 21600a 759263i bk11: 24840a 541114i bk12: 21576a 712496i bk13: 21606a 694493i bk14: 20118a 766876i bk15: 22110a 621937i 
bw_dist = 0.315	0.162	0.000	0.520	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2004
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1852958 n_nop=852871 n_act=221139 n_pre=221126 n_req=213052 n_req_1=145834 n_req_2=67218 n_req_3=0 n_rd=342746 n_write=215076 bw_util=0.4599 bw_util_1=0.3148 bw_util_2=0.1451 bw_util_3=0 blp=9.636991 blp_1= 5.182652 blp_2= 2.834194 blp_3= -nan
 n_activity=1819578 dram_eff=0.4683 dram_eff_1=0.3206 dram_eff_2=0.1477 dram_eff_3=0
bk0: 21914a 803397i bk1: 21837a 792211i bk2: 22658a 716229i bk3: 21564a 758171i bk4: 21166a 762527i bk5: 22125a 685457i bk6: 21342a 711651i bk7: 21272a 699096i bk8: 21468a 837100i bk9: 21614a 806568i bk10: 21658a 778503i bk11: 21928a 747684i bk12: 20114a 831602i bk13: 20684a 781716i bk14: 20322a 778515i bk15: 21080a 717600i 
bw_dist = 0.315	0.145	0.000	0.522	0.018
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.2636

========= L2 cache stats =========
L2_cache_bank[0]: Access = 94559, Miss = 86902, Miss_rate = 0.919, Pending_hits = 383, Reservation_fails = 32497
L2_cache_bank[1]: Access = 115605, Miss = 94438, Miss_rate = 0.817, Pending_hits = 751, Reservation_fails = 130144
L2_cache_bank[2]: Access = 92297, Miss = 85005, Miss_rate = 0.921, Pending_hits = 323, Reservation_fails = 61122
L2_cache_bank[3]: Access = 95680, Miss = 86752, Miss_rate = 0.907, Pending_hits = 355, Reservation_fails = 69691
L2_cache_bank[4]: Access = 104511, Miss = 93216, Miss_rate = 0.892, Pending_hits = 932, Reservation_fails = 104607
L2_cache_bank[5]: Access = 95510, Miss = 86920, Miss_rate = 0.910, Pending_hits = 414, Reservation_fails = 49882
L2_cache_bank[6]: Access = 93741, Miss = 86092, Miss_rate = 0.918, Pending_hits = 333, Reservation_fails = 63373
L2_cache_bank[7]: Access = 94616, Miss = 86280, Miss_rate = 0.912, Pending_hits = 412, Reservation_fails = 76068
L2_cache_bank[8]: Access = 93931, Miss = 86310, Miss_rate = 0.919, Pending_hits = 352, Reservation_fails = 47018
L2_cache_bank[9]: Access = 103786, Miss = 92726, Miss_rate = 0.893, Pending_hits = 992, Reservation_fails = 110300
L2_cache_bank[10]: Access = 92190, Miss = 85332, Miss_rate = 0.926, Pending_hits = 245, Reservation_fails = 53720
L2_cache_bank[11]: Access = 94257, Miss = 86066, Miss_rate = 0.913, Pending_hits = 386, Reservation_fails = 61351
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 94559, Miss = 86902 (0.919), PendingHit = 383 (0.00405)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 115605, Miss = 94438 (0.817), PendingHit = 751 (0.0065)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 92297, Miss = 85005 (0.921), PendingHit = 323 (0.0035)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 95680, Miss = 86752 (0.907), PendingHit = 355 (0.00371)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 104511, Miss = 93216 (0.892), PendingHit = 932 (0.00892)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 95510, Miss = 86920 (0.91), PendingHit = 414 (0.00433)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 93741, Miss = 86092 (0.918), PendingHit = 333 (0.00355)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 94616, Miss = 86280 (0.912), PendingHit = 412 (0.00435)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 93931, Miss = 86310 (0.919), PendingHit = 352 (0.00375)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 103786, Miss = 92726 (0.893), PendingHit = 992 (0.00956)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 92190, Miss = 85332 (0.926), PendingHit = 245 (0.00266)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 94257, Miss = 86066 (0.913), PendingHit = 386 (0.0041)
L2 Cache Total Miss Rate = 0.902
Stream 1: L2 Cache Miss Rate = 0.999
Stream 2: L2 Cache Miss Rate = 0.791
Stream 1: Accesses  = 625570
Stream 1: Misses  = 625018
Stream 2: Accesses  = 545113
Stream 2: Misses  = 431021
Stream 1+2: Accesses  = 1170683
Stream 1+2: Misses  = 1056039
Total Accesses  = 1170683
MPKI-CORES
CORE_L2MPKI_0	1.596
CORE_L2MPKI_1	1.597
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.597
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	66.364
CORE_L2MPKI_31	47.487
CORE_L2MPKI_32	64.691
CORE_L2MPKI_33	53.772
CORE_L2MPKI_34	67.084
CORE_L2MPKI_35	62.853
CORE_L2MPKI_36	69.679
CORE_L2MPKI_37	65.989
CORE_L2MPKI_38	77.213
CORE_L2MPKI_39	70.858
CORE_L2MPKI_40	76.157
CORE_L2MPKI_41	70.557
CORE_L2MPKI_42	77.861
CORE_L2MPKI_43	71.171
CORE_L2MPKI_44	80.312
CORE_L2MPKI_45	77.109
CORE_L2MPKI_46	78.245
CORE_L2MPKI_47	67.326
CORE_L2MPKI_48	78.232
CORE_L2MPKI_49	74.042
CORE_L2MPKI_50	77.104
CORE_L2MPKI_51	75.493
CORE_L2MPKI_52	81.280
CORE_L2MPKI_53	69.756
CORE_L2MPKI_54	76.758
CORE_L2MPKI_55	70.993
CORE_L2MPKI_56	80.712
CORE_L2MPKI_57	76.298
CORE_L2MPKI_58	73.480
CORE_L2MPKI_59	64.206
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 71.436
MISSES-CORES
CORE_MISSES_0	20863
CORE_MISSES_1	20186
CORE_MISSES_2	22120
CORE_MISSES_3	20821
CORE_MISSES_4	19564
CORE_MISSES_5	22080
CORE_MISSES_6	20860
CORE_MISSES_7	20200
CORE_MISSES_8	20820
CORE_MISSES_9	22761
CORE_MISSES_10	20202
CORE_MISSES_11	20180
CORE_MISSES_12	21500
CORE_MISSES_13	20800
CORE_MISSES_14	22160
CORE_MISSES_15	22120
CORE_MISSES_16	21460
CORE_MISSES_17	20820
CORE_MISSES_18	22820
CORE_MISSES_19	20160
CORE_MISSES_20	21480
CORE_MISSES_21	20821
CORE_MISSES_22	19520
CORE_MISSES_23	20180
CORE_MISSES_24	21520
CORE_MISSES_25	18900
CORE_MISSES_26	20220
CORE_MISSES_27	20160
CORE_MISSES_28	18880
CORE_MISSES_29	20840
CORE_MISSES_30	12143
CORE_MISSES_31	5858
CORE_MISSES_32	10661
CORE_MISSES_33	7387
CORE_MISSES_34	10976
CORE_MISSES_35	9441
CORE_MISSES_36	14016
CORE_MISSES_37	10193
CORE_MISSES_38	16851
CORE_MISSES_39	12149
CORE_MISSES_40	17181
CORE_MISSES_41	12960
CORE_MISSES_42	17122
CORE_MISSES_43	14708
CORE_MISSES_44	18730
CORE_MISSES_45	17450
CORE_MISSES_46	17324
CORE_MISSES_47	12194
CORE_MISSES_48	18300
CORE_MISSES_49	15486
CORE_MISSES_50	17866
CORE_MISSES_51	16763
CORE_MISSES_52	18173
CORE_MISSES_53	13295
CORE_MISSES_54	16420
CORE_MISSES_55	13517
CORE_MISSES_56	18862
CORE_MISSES_57	17535
CORE_MISSES_58	16396
CORE_MISSES_59	11064
L2_MISSES = 1056039
L2_total_cache_accesses = 1170683
L2_total_cache_misses = 1056039
L2_total_cache_miss_rate = 0.9021
L2_total_cache_pending_hits = 5878
L2_total_cache_reservation_fails = 859773
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 108131
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5816
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 806016
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 665588
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 250000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 191028
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 579
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 59
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 22
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3057
L2_cache_data_port_util = 0.085
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3232025
icnt_total_pkts_simt_to_mem=2722944
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     279.9196
gpu_ipc_2 =       3.2523
gpu_tot_sim_cycle_stream_1 = 1403753
gpu_tot_sim_cycle_stream_2 = 1403756
gpu_sim_insn_1 = 392937984
gpu_sim_insn_2 = 4565376
gpu_sim_cycle = 1403757
gpu_sim_insn = 397503360
gpu_ipc =     283.1711
gpu_tot_sim_cycle = 1403757
gpu_tot_sim_insn = 397503360
gpu_tot_ipc =     283.1711
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 5187898
gpu_stall_icnt2sh    = 26507
gpu_total_sim_rate=192123

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6291320
	L1I_total_cache_misses = 10590
	L1I_total_cache_miss_rate = 0.0017
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 20860, Miss = 20860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1215372
	L1D_cache_core[1]: Access = 20180, Miss = 20180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1264816
	L1D_cache_core[2]: Access = 22120, Miss = 22120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1249458
	L1D_cache_core[3]: Access = 20820, Miss = 20820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1246159
	L1D_cache_core[4]: Access = 19560, Miss = 19560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1233127
	L1D_cache_core[5]: Access = 22080, Miss = 22080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1246320
	L1D_cache_core[6]: Access = 20860, Miss = 20860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1269209
	L1D_cache_core[7]: Access = 20200, Miss = 20200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1247451
	L1D_cache_core[8]: Access = 20820, Miss = 20820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1248752
	L1D_cache_core[9]: Access = 22760, Miss = 22760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1232566
	L1D_cache_core[10]: Access = 20200, Miss = 20200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1223779
	L1D_cache_core[11]: Access = 20180, Miss = 20180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1206658
	L1D_cache_core[12]: Access = 21500, Miss = 21500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1266649
	L1D_cache_core[13]: Access = 20800, Miss = 20800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1247365
	L1D_cache_core[14]: Access = 22160, Miss = 22160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1267054
	L1D_cache_core[15]: Access = 22120, Miss = 22120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1222626
	L1D_cache_core[16]: Access = 21460, Miss = 21460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1203127
	L1D_cache_core[17]: Access = 20820, Miss = 20820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1259086
	L1D_cache_core[18]: Access = 22820, Miss = 22820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1223253
	L1D_cache_core[19]: Access = 20160, Miss = 20160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1205805
	L1D_cache_core[20]: Access = 21480, Miss = 21480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1190069
	L1D_cache_core[21]: Access = 20820, Miss = 20820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1161080
	L1D_cache_core[22]: Access = 19520, Miss = 19520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1216342
	L1D_cache_core[23]: Access = 20180, Miss = 20180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1225178
	L1D_cache_core[24]: Access = 21520, Miss = 21520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1214760
	L1D_cache_core[25]: Access = 18900, Miss = 18900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1223873
	L1D_cache_core[26]: Access = 20220, Miss = 20220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1213988
	L1D_cache_core[27]: Access = 20160, Miss = 20160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1161330
	L1D_cache_core[28]: Access = 18880, Miss = 18880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1222345
	L1D_cache_core[29]: Access = 20840, Miss = 20840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1201191
	L1D_cache_core[30]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[31]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 685
	L1D_cache_core[32]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 607
	L1D_cache_core[33]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 569
	L1D_cache_core[34]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 559
	L1D_cache_core[35]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 584
	L1D_cache_core[36]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 936
	L1D_cache_core[37]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 653
	L1D_cache_core[38]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 595
	L1D_cache_core[39]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 688
	L1D_cache_core[40]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 925
	L1D_cache_core[41]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 920
	L1D_cache_core[42]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641
	L1D_cache_core[43]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 764
	L1D_cache_core[44]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 898
	L1D_cache_core[45]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 749
	L1D_cache_core[46]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 976
	L1D_cache_core[47]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 819
	L1D_cache_core[48]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 737
	L1D_cache_core[49]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921
	L1D_cache_core[50]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 826
	L1D_cache_core[51]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 750
	L1D_cache_core[52]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1025
	L1D_cache_core[53]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[54]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 802
	L1D_cache_core[55]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 998
	L1D_cache_core[56]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 841
	L1D_cache_core[57]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[58]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1068
	L1D_cache_core[59]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 796
	L1D_total_cache_accesses = 626920
	L1D_total_cache_misses = 626920
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 36832587
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 33220
	L1C_total_cache_misses = 1440
	L1C_total_cache_miss_rate = 0.0433
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 376920
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 29702694
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 31780
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 250000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 7129893
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6280730
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 10590
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
28700, 28700, 28700, 28700, 28700, 28700, 28700, 28700, 22430, 22430, 22430, 22430, 22333, 22333, 22333, 22333, 
gpgpu_n_tot_thrd_icount = 397780000
gpgpu_n_tot_w_icount = 12430625
gpgpu_n_stall_shd_mem = 78861210
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 920416
gpgpu_n_mem_write_global = 250000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 12579296
gpgpu_n_store_insn = 8000000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1063040
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 78861210
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:140543437	W0_Idle:4109856	W0_Scoreboard:11366737	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12430810
Warp Occupancy Distribution:
Stall:56578282	W0_Idle:4072156	W0_Scoreboard:11330942	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12244040
Warp Occupancy Distribution:
Stall:83965155	W0_Idle:37700	W0_Scoreboard:35795	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:186770
warp_utilization0: 0.073795
warp_utilization1: 0.145372
warp_utilization2: 0.002218
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3015360 {8:376920,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 34000000 {136:250000,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 22005824 {40:539504,72:1832,136:2160,}
traffic_breakdown_coretomem[INST_ACC_R] = 5280 {8:660,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51261120 {136:376920,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2000000 {8:250000,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 21978584 {40:538830,72:1830,136:2159,}
traffic_breakdown_memtocore[INST_ACC_R] = 89760 {136:660,}
maxmrqlatency = 1565 
maxdqlatency = 0 
maxmflatency = 7219 
averagemflatency = 1305 
averagemflatency_1 = 1448 
averagemflatency_2= 1142 
averagemrqlatency_1 = 75 
averagemrqlatency_2 = 66 
max_icnt2mem_latency = 6682 
max_icnt2sh_latency = 1403756 
mrq_lat_table:496956 	16108 	28010 	56568 	155633 	270363 	358555 	274881 	70016 	1590 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	21113 	79507 	345369 	569513 	150549 	3748 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	5679 	26768 	87007 	81973 	71354 	156244 	388195 	309530 	42069 	2034 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	840254 	78604 	915 	26 	0 	0 	0 	0 	0 	794 	1384 	2805 	5737 	11514 	25569 	48931 	94509 	58757 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	13 	171 	2621 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        26        31        20         9        26        12        26        44         8        10        20        24        32        28        32        32 
dram[1]:        24        18        32        18        22        12        28        46         8        10        20        12        32        24        32        28 
dram[2]:        30        23        14        18        17        14        50        27         6         6         6         8        28        32        32        32 
dram[3]:        14        20        18        12        10        10        56        16         8         8         6        16        12        24        20        32 
dram[4]:        24        30        20        18        21        12        36        30         8         8        10        26        32        26        32        32 
dram[5]:        24        20        28        28        16        12        46        32         8         9         8         8        18        30        32        32 
maximum service time to same row:
dram[0]:      1015       983      1242       930      1615      1397      1694      1951      1697      1967       925      1800       961      1051      1767      2444 
dram[1]:      1245       970      1476      1309      1972      1019      1638      1601      1641      2006      1055      1348      1155      1182      1569      1361 
dram[2]:      1071      1007       978      1613      1626      1466      1795      2022      2376      2125      1647      1186      1060      1147      1479      1319 
dram[3]:      1035      1043      1188      1057      1187      1786      1688      1854      2876      2285       932       985      1082      1412      1134      1050 
dram[4]:       963       972      1054      1106      1607      1704      1726      1838      2270      1884      1131      1638      1048      1221      1607      1755 
dram[5]:      1040      1027      1315      1110      1672      1147      1672      1591      2324      1674      1042      1010      1201      1041      1789      1894 
average row accesses per activate:
dram[0]:  1.257341  1.272727  1.259770  1.252407  1.259091  1.263855  1.270478  1.272515  1.248602  1.251513  1.253432  1.252733  1.273150  1.271038  1.270044  1.272667 
dram[1]:  1.256525  1.248105  1.259777  1.250407  1.265400  1.262042  1.268862  1.266467  1.246787  1.251807  1.257321  1.257852  1.267605  1.265372  1.272974  1.271769 
dram[2]:  1.250050  1.256625  1.247861  1.257898  1.256886  1.265069  1.304786  1.274601  1.238990  1.251180  1.245997  1.253184  1.262338  1.274247  1.269304  1.275265 
dram[3]:  1.251023  1.260022  1.254688  1.252690  1.263642  1.259281  1.263988  1.266937  1.245256  1.254108  1.258622  1.266264  1.269941  1.270726  1.265139  1.272032 
dram[4]:  1.252474  1.255500  1.260473  1.255548  1.258363  1.264898  1.268975  1.275264  1.244620  1.247448  1.253341  1.263327  1.270524  1.265622  1.274559  1.265456 
dram[5]:  1.251556  1.254219  1.249230  1.254532  1.262686  1.264876  1.276374  1.267781  1.251878  1.254624  1.255167  1.256581  1.273906  1.270886  1.269991  1.270747 
average row locality = 1728691/1370669 = 1.261202
average row locality_1 = 1304849/986548 = 1.322641
average row locality_2 = 423842/384121 = 1.103408
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     11175     13260     10997     11822     10979     11541     11177     11779     10914     12120     11022     11899     10495     11311     10132     10694 
dram[1]:     10694     11314     10657     11231     10626     10776     10926     10877     10860     10640     10678     11059     10114     10403     10436     10438 
dram[2]:     11438     11252     11774     11044     11487     10812     12727     11294     11506     10600     11715     11337     11237     10464     11318     10102 
dram[3]:     10716     11062     10698     11318     11065     10698     10795     10575     11173     10914     10799     11004     10287     10399     10557     10308 
dram[4]:     10803     11622     11134     11899     10706     11504     11060     11950     10947     11455     10800     12421     10788     10804     10059     11056 
dram[5]:     10957     10921     11330     10783     10583     11063     10671     10639     10734     10809     10829     10966     10058     10342     10161     10540 
total reads: 1055915
bank skew: 13260/10058 = 1.32
chip skew: 181317/171386 = 1.06
number of total write accesses:
dram[0]:      7155      9252      6991      7817      6992      7548      7203      7807      6947      8154      7056      7929      6486      7300      6136      6697 
dram[1]:      6688      7294      6644      7220      6629      6779      6953      6911      6895      6677      6712      7083      6106      6410      6450      6446 
dram[2]:      7415      7244      7771      7035      7498      6818      8756      7324      7541      6630      7740      7359      7232      6458      7323      6114 
dram[3]:      6709      7042      6700      7309      7067      6705      6827      6611      7202      6947      6828      7020      6287      6403      6554      6322 
dram[4]:      6788      7612      7129      7904      6715      7515      7081      7977      6983      7485      6832      8440      6777      6797      6068      7059 
dram[5]:      6944      6916      7336      6794      6587      7069      6703      6654      6761      6828      6846      6985      6062      6346      6166      6549 
total reads: 672866
bank skew: 9252/6062 = 1.53
chip skew: 117470/107546 = 1.09
average mf latency per bank:
dram[0]:        894      2391       865      1228       871      1198       884      1213       862      1213       860      1215       867      1202       884      1210
dram[1]:        765       828       738       775       746       794       746       782       730       780       746       783       744       782       752       802
dram[2]:        978       982       962       940       968       941      1090       937       929       926       960       939       961       938       960       946
dram[3]:        771       803       769       771       779       789       778       783       758       766       765       787       770       786       769       794
dram[4]:        813       940       803       926       793       928       807       921       786       935       791       996       806       920       815       927
dram[5]:        762       781       750       746       751       761       758       751       748       745       752       756       755       750       770       770
maximum mf latency per bank:
dram[0]:       5886      7219      5005      6855      5263      7041      6474      6945      5883      7164      5657      6966      5944      7132      5409      7000
dram[1]:       6147      5823      5531      5283      5068      5799      5741      5852      5967      5086      5051      5854      4672      5450      5728      5491
dram[2]:       6158      5594      5882      5152      6039      5509      6801      5235      6388      5875      6624      5932      5866      4640      5972      4977
dram[3]:       5124      5492      5396      5531      5297      5818      4641      6125      6127      5082      5853      5555      6038      6188      5592      5436
dram[4]:       5843      5881      6229      6153      4575      6145      5863      6148      5327      6088      5994      6158      5641      5427      6003      5619
dram[5]:       5553      6250      5976      5566      5995      5780      5481      5500      6264      5649      5783      5606      5180      4483      5433      5525
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1852958 n_nop=782143 n_act=236655 n_pre=236641 n_req=222983 n_req_1=145836 n_req_2=77147 n_req_3=0 n_rd=362610 n_write=234909 bw_util=0.4813 bw_util_1=0.3148 bw_util_2=0.1665 bw_util_3=0 blp=10.402966 blp_1= 5.161082 blp_2= 3.031868 blp_3= -nan
 n_activity=1851156 dram_eff=0.4818 dram_eff_1=0.3151 dram_eff_2=0.1667 dram_eff_3=0
bk0: 22344a 765391i bk1: 26520a 492862i bk2: 21994a 710235i bk3: 23644a 589484i bk4: 21956a 669159i bk5: 23080a 577008i bk6: 22354a 607444i bk7: 23556a 505356i bk8: 21826a 786480i bk9: 24236a 616392i bk10: 22042a 713194i bk11: 23796a 583981i bk12: 20990a 746340i bk13: 22620a 621797i bk14: 20264a 743929i bk15: 21388a 664821i 
bw_dist = 0.315	0.167	0.000	0.518	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6808
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1852958 n_nop=850076 n_act=221849 n_pre=221834 n_req=213395 n_req_1=145836 n_req_2=67559 n_req_3=0 n_rd=343430 n_write=215769 bw_util=0.4606 bw_util_1=0.3148 bw_util_2=0.1458 bw_util_3=0 blp=9.682368 blp_1= 5.189772 blp_2= 2.840555 blp_3= -nan
 n_activity=1820019 dram_eff=0.469 dram_eff_1=0.3205 dram_eff_2=0.1485 dram_eff_3=0
bk0: 21384a 843940i bk1: 22628a 735070i bk2: 21306a 793311i bk3: 22460a 700801i bk4: 21252a 759649i bk5: 21550a 719867i bk6: 21850a 670516i bk7: 21752a 666066i bk8: 21716a 821905i bk9: 21278a 814063i bk10: 21356a 794659i bk11: 22118a 731223i bk12: 20226a 827231i bk13: 20806a 770173i bk14: 20872a 741017i bk15: 20876a 728703i 
bw_dist = 0.315	0.146	0.000	0.522	0.018
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.3578
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1852958 n_nop=790456 n_act=234920 n_pre=234908 n_req=221775 n_req_1=145840 n_req_2=75935 n_req_3=0 n_rd=360190 n_write=232484 bw_util=0.4787 bw_util_1=0.3148 bw_util_2=0.1639 bw_util_3=0 blp=10.313148 blp_1= 5.168819 blp_2= 2.973191 blp_3= -nan
 n_activity=1848859 dram_eff=0.4798 dram_eff_1=0.3155 dram_eff_2=0.1643 dram_eff_3=0
bk0: 22874a 737677i bk1: 22502a 726487i bk2: 23546a 636999i bk3: 22088a 688677i bk4: 22972a 613934i bk5: 21624a 672000i bk6: 25452a 431049i bk7: 22580a 570820i bk8: 23012a 717765i bk9: 21200a 792348i bk10: 23430a 638304i bk11: 22672a 646008i bk12: 22474a 654461i bk13: 20928a 727264i bk14: 22634a 602677i bk15: 20202a 736676i 
bw_dist = 0.315	0.164	0.000	0.519	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4611
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1852958 n_nop=845621 n_act=222800 n_pre=222788 n_req=214036 n_req_1=145840 n_req_2=68196 n_req_3=0 n_rd=344713 n_write=217036 bw_util=0.462 bw_util_1=0.3148 bw_util_2=0.1472 bw_util_3=0 blp=9.771255 blp_1= 5.216337 blp_2= 2.856716 blp_3= -nan
 n_activity=1820477 dram_eff=0.4703 dram_eff_1=0.3204 dram_eff_2=0.1498 dram_eff_3=0
bk0: 21429a 834917i bk1: 22124a 767417i bk2: 21392a 785137i bk3: 22634a 686026i bk4: 22128a 698080i bk5: 21396a 715917i bk6: 21586a 692326i bk7: 21150a 693949i bk8: 22346a 779280i bk9: 21828a 776514i bk10: 21598a 774216i bk11: 22006a 731693i bk12: 20574a 792489i bk13: 20794a 757911i bk14: 21114a 723544i bk15: 20614a 738114i 
bw_dist = 0.315	0.147	0.000	0.520	0.018
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.4596
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1852958 n_nop=798131 n_act=233277 n_pre=233266 n_req=220674 n_req_1=145832 n_req_2=74842 n_req_3=0 n_rd=357994 n_write=230290 bw_util=0.4763 bw_util_1=0.3148 bw_util_2=0.1615 bw_util_3=0 blp=10.187457 blp_1= 5.136962 blp_2= 2.954620 blp_3= -nan
 n_activity=1846344 dram_eff=0.4781 dram_eff_1=0.3159 dram_eff_2=0.1621 dram_eff_3=0
bk0: 21604a 814836i bk1: 23242a 694276i bk2: 22268a 721664i bk3: 23794a 594674i bk4: 21410a 714015i bk5: 23008a 597096i bk6: 22120a 634082i bk7: 23896a 502103i bk8: 21892a 790562i bk9: 22910a 696780i bk10: 21600a 759263i bk11: 24840a 541114i bk12: 21576a 712496i bk13: 21606a 694493i bk14: 20118a 766876i bk15: 22110a 621937i 
bw_dist = 0.315	0.162	0.000	0.520	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2004
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1852958 n_nop=852871 n_act=221139 n_pre=221126 n_req=213052 n_req_1=145834 n_req_2=67218 n_req_3=0 n_rd=342746 n_write=215076 bw_util=0.4599 bw_util_1=0.3148 bw_util_2=0.1451 bw_util_3=0 blp=9.636991 blp_1= 5.182652 blp_2= 2.834194 blp_3= -nan
 n_activity=1819578 dram_eff=0.4683 dram_eff_1=0.3206 dram_eff_2=0.1477 dram_eff_3=0
bk0: 21914a 803397i bk1: 21837a 792211i bk2: 22658a 716229i bk3: 21564a 758171i bk4: 21166a 762527i bk5: 22125a 685457i bk6: 21342a 711651i bk7: 21272a 699096i bk8: 21468a 837100i bk9: 21614a 806568i bk10: 21658a 778503i bk11: 21928a 747684i bk12: 20114a 831602i bk13: 20684a 781716i bk14: 20322a 778515i bk15: 21080a 717600i 
bw_dist = 0.315	0.145	0.000	0.522	0.018
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.2636

========= L2 cache stats =========
L2_cache_bank[0]: Access = 94559, Miss = 86902, Miss_rate = 0.919, Pending_hits = 383, Reservation_fails = 32497
L2_cache_bank[1]: Access = 115605, Miss = 94438, Miss_rate = 0.817, Pending_hits = 751, Reservation_fails = 130144
L2_cache_bank[2]: Access = 92297, Miss = 85005, Miss_rate = 0.921, Pending_hits = 323, Reservation_fails = 61122
L2_cache_bank[3]: Access = 95680, Miss = 86752, Miss_rate = 0.907, Pending_hits = 355, Reservation_fails = 69691
L2_cache_bank[4]: Access = 104511, Miss = 93216, Miss_rate = 0.892, Pending_hits = 932, Reservation_fails = 104607
L2_cache_bank[5]: Access = 95510, Miss = 86920, Miss_rate = 0.910, Pending_hits = 414, Reservation_fails = 49882
L2_cache_bank[6]: Access = 93741, Miss = 86092, Miss_rate = 0.918, Pending_hits = 333, Reservation_fails = 63373
L2_cache_bank[7]: Access = 94616, Miss = 86280, Miss_rate = 0.912, Pending_hits = 412, Reservation_fails = 76068
L2_cache_bank[8]: Access = 93931, Miss = 86310, Miss_rate = 0.919, Pending_hits = 352, Reservation_fails = 47018
L2_cache_bank[9]: Access = 103786, Miss = 92726, Miss_rate = 0.893, Pending_hits = 992, Reservation_fails = 110300
L2_cache_bank[10]: Access = 92190, Miss = 85332, Miss_rate = 0.926, Pending_hits = 245, Reservation_fails = 53720
L2_cache_bank[11]: Access = 94257, Miss = 86066, Miss_rate = 0.913, Pending_hits = 386, Reservation_fails = 61351
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 94559, Miss = 86902 (0.919), PendingHit = 383 (0.00405)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 115605, Miss = 94438 (0.817), PendingHit = 751 (0.0065)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 92297, Miss = 85005 (0.921), PendingHit = 323 (0.0035)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 95680, Miss = 86752 (0.907), PendingHit = 355 (0.00371)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 104511, Miss = 93216 (0.892), PendingHit = 932 (0.00892)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 95510, Miss = 86920 (0.91), PendingHit = 414 (0.00433)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 93741, Miss = 86092 (0.918), PendingHit = 333 (0.00355)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 94616, Miss = 86280 (0.912), PendingHit = 412 (0.00435)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 93931, Miss = 86310 (0.919), PendingHit = 352 (0.00375)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 103786, Miss = 92726 (0.893), PendingHit = 992 (0.00956)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 92190, Miss = 85332 (0.926), PendingHit = 245 (0.00266)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 94257, Miss = 86066 (0.913), PendingHit = 386 (0.0041)
L2 Cache Total Miss Rate = 0.902
Stream 1: L2 Cache Miss Rate = 0.999
Stream 2: L2 Cache Miss Rate = 0.791
Stream 1: Accesses  = 625570
Stream 1: Misses  = 625018
Stream 2: Accesses  = 545113
Stream 2: Misses  = 431021
Stream 1+2: Accesses  = 1170683
Stream 1+2: Misses  = 1056039
Total Accesses  = 1170683
MPKI-CORES
CORE_L2MPKI_0	1.596
CORE_L2MPKI_1	1.597
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.597
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	66.364
CORE_L2MPKI_31	47.487
CORE_L2MPKI_32	64.691
CORE_L2MPKI_33	53.772
CORE_L2MPKI_34	67.084
CORE_L2MPKI_35	62.853
CORE_L2MPKI_36	69.679
CORE_L2MPKI_37	65.989
CORE_L2MPKI_38	77.213
CORE_L2MPKI_39	70.858
CORE_L2MPKI_40	76.157
CORE_L2MPKI_41	70.557
CORE_L2MPKI_42	77.861
CORE_L2MPKI_43	71.171
CORE_L2MPKI_44	80.312
CORE_L2MPKI_45	77.109
CORE_L2MPKI_46	78.245
CORE_L2MPKI_47	67.326
CORE_L2MPKI_48	78.232
CORE_L2MPKI_49	74.042
CORE_L2MPKI_50	77.104
CORE_L2MPKI_51	75.493
CORE_L2MPKI_52	81.280
CORE_L2MPKI_53	69.756
CORE_L2MPKI_54	76.758
CORE_L2MPKI_55	70.993
CORE_L2MPKI_56	80.712
CORE_L2MPKI_57	76.298
CORE_L2MPKI_58	73.480
CORE_L2MPKI_59	64.206
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 71.436
MISSES-CORES
CORE_MISSES_0	20863
CORE_MISSES_1	20186
CORE_MISSES_2	22120
CORE_MISSES_3	20821
CORE_MISSES_4	19564
CORE_MISSES_5	22080
CORE_MISSES_6	20860
CORE_MISSES_7	20200
CORE_MISSES_8	20820
CORE_MISSES_9	22761
CORE_MISSES_10	20202
CORE_MISSES_11	20180
CORE_MISSES_12	21500
CORE_MISSES_13	20800
CORE_MISSES_14	22160
CORE_MISSES_15	22120
CORE_MISSES_16	21460
CORE_MISSES_17	20820
CORE_MISSES_18	22820
CORE_MISSES_19	20160
CORE_MISSES_20	21480
CORE_MISSES_21	20821
CORE_MISSES_22	19520
CORE_MISSES_23	20180
CORE_MISSES_24	21520
CORE_MISSES_25	18900
CORE_MISSES_26	20220
CORE_MISSES_27	20160
CORE_MISSES_28	18880
CORE_MISSES_29	20840
CORE_MISSES_30	12143
CORE_MISSES_31	5858
CORE_MISSES_32	10661
CORE_MISSES_33	7387
CORE_MISSES_34	10976
CORE_MISSES_35	9441
CORE_MISSES_36	14016
CORE_MISSES_37	10193
CORE_MISSES_38	16851
CORE_MISSES_39	12149
CORE_MISSES_40	17181
CORE_MISSES_41	12960
CORE_MISSES_42	17122
CORE_MISSES_43	14708
CORE_MISSES_44	18730
CORE_MISSES_45	17450
CORE_MISSES_46	17324
CORE_MISSES_47	12194
CORE_MISSES_48	18300
CORE_MISSES_49	15486
CORE_MISSES_50	17866
CORE_MISSES_51	16763
CORE_MISSES_52	18173
CORE_MISSES_53	13295
CORE_MISSES_54	16420
CORE_MISSES_55	13517
CORE_MISSES_56	18862
CORE_MISSES_57	17535
CORE_MISSES_58	16396
CORE_MISSES_59	11064
L2_MISSES = 1056039
L2_total_cache_accesses = 1170683
L2_total_cache_misses = 1056039
L2_total_cache_miss_rate = 0.9021
L2_total_cache_pending_hits = 5878
L2_total_cache_reservation_fails = 859773
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 108131
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5816
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 806016
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 665588
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 250000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 191028
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 579
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 59
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 22
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3057
L2_cache_data_port_util = 0.085
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3232025
icnt_total_pkts_simt_to_mem=2722944
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     270.0551
gpu_ipc_2 =       3.0507
gpu_tot_sim_cycle_stream_1 = 2183638
gpu_tot_sim_cycle_stream_2 = 2183643
gpu_sim_insn_1 = 589702528
gpu_sim_insn_2 = 6661696
gpu_sim_cycle = 2183644
gpu_sim_insn = 596364224
gpu_ipc =     273.1051
gpu_tot_sim_cycle = 2183644
gpu_tot_sim_insn = 596364224
gpu_tot_ipc =     273.1051
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 8673590
gpu_stall_icnt2sh    = 31351
gpu_total_sim_rate=192437

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9437286
	L1I_total_cache_misses = 14691
	L1I_total_cache_miss_rate = 0.0016
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 32560, Miss = 32560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1921578
	L1D_cache_core[1]: Access = 29960, Miss = 29960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1945758
	L1D_cache_core[2]: Access = 32560, Miss = 32560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1896765
	L1D_cache_core[3]: Access = 31240, Miss = 31240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1949700
	L1D_cache_core[4]: Access = 29960, Miss = 29960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1892139
	L1D_cache_core[5]: Access = 33140, Miss = 33140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1897349
	L1D_cache_core[6]: Access = 30640, Miss = 30640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1948515
	L1D_cache_core[7]: Access = 31280, Miss = 31280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1930673
	L1D_cache_core[8]: Access = 30580, Miss = 30580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1952535
	L1D_cache_core[9]: Access = 33820, Miss = 33820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1899229
	L1D_cache_core[10]: Access = 31920, Miss = 31920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1901596
	L1D_cache_core[11]: Access = 30600, Miss = 30600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1916128
	L1D_cache_core[12]: Access = 31280, Miss = 31280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1955989
	L1D_cache_core[13]: Access = 31200, Miss = 31200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1899535
	L1D_cache_core[14]: Access = 31940, Miss = 31940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1929327
	L1D_cache_core[15]: Access = 31900, Miss = 31900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1899182
	L1D_cache_core[16]: Access = 31220, Miss = 31220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1873401
	L1D_cache_core[17]: Access = 31240, Miss = 31240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1952288
	L1D_cache_core[18]: Access = 33880, Miss = 33880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1939836
	L1D_cache_core[19]: Access = 30580, Miss = 30580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1875473
	L1D_cache_core[20]: Access = 31260, Miss = 31260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1885505
	L1D_cache_core[21]: Access = 31880, Miss = 31880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1821603
	L1D_cache_core[22]: Access = 29280, Miss = 29280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1928856
	L1D_cache_core[23]: Access = 30600, Miss = 30600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1926831
	L1D_cache_core[24]: Access = 31920, Miss = 31920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1922364
	L1D_cache_core[25]: Access = 29960, Miss = 29960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1906359
	L1D_cache_core[26]: Access = 30620, Miss = 30620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1906884
	L1D_cache_core[27]: Access = 31200, Miss = 31200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1827065
	L1D_cache_core[28]: Access = 28680, Miss = 28680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1879164
	L1D_cache_core[29]: Access = 30600, Miss = 30600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1911646
	L1D_cache_core[30]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[31]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 685
	L1D_cache_core[32]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 607
	L1D_cache_core[33]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 569
	L1D_cache_core[34]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 559
	L1D_cache_core[35]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 584
	L1D_cache_core[36]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 936
	L1D_cache_core[37]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 653
	L1D_cache_core[38]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 595
	L1D_cache_core[39]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 688
	L1D_cache_core[40]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 925
	L1D_cache_core[41]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 920
	L1D_cache_core[42]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641
	L1D_cache_core[43]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 764
	L1D_cache_core[44]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 898
	L1D_cache_core[45]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 749
	L1D_cache_core[46]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 976
	L1D_cache_core[47]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 819
	L1D_cache_core[48]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 737
	L1D_cache_core[49]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921
	L1D_cache_core[50]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 826
	L1D_cache_core[51]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 750
	L1D_cache_core[52]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1025
	L1D_cache_core[53]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[54]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 802
	L1D_cache_core[55]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 998
	L1D_cache_core[56]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 841
	L1D_cache_core[57]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[58]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1068
	L1D_cache_core[59]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 796
	L1D_total_cache_accesses = 939420
	L1D_total_cache_misses = 939420
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 57317072
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 48680
	L1C_total_cache_misses = 1440
	L1C_total_cache_miss_rate = 0.0296
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 564420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 46260766
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 47240
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 375000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 11056306
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9422595
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14691
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
44666, 44666, 44666, 44666, 44569, 44569, 44569, 44569, 35164, 35164, 35164, 35164, 35067, 35067, 35067, 35067, 
gpgpu_n_tot_thrd_icount = 596769824
gpgpu_n_tot_w_icount = 18649057
gpgpu_n_stall_shd_mem = 122732042
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1431183
gpgpu_n_mem_write_global = 375000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 18904512
gpgpu_n_store_insn = 12000000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1557760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 122732042
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:216846957	W0_Idle:8733965	W0_Scoreboard:17807118	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:18649240
Warp Occupancy Distribution:
Stall:88315602	W0_Idle:6634549	W0_Scoreboard:17702429	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:18366060
Warp Occupancy Distribution:
Stall:128531355	W0_Idle:2099416	W0_Scoreboard:104689	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:283180
warp_utilization0: 0.071170
warp_utilization1: 0.140179
warp_utilization2: 0.002161
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4515360 {8:564420,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 51000000 {136:375000,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 35028120 {40:861416,72:2433,136:2914,}
traffic_breakdown_coretomem[INST_ACC_R] = 7440 {8:930,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 76761120 {136:564420,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3000000 {8:375000,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 34999984 {40:860723,72:2431,136:2912,}
traffic_breakdown_memtocore[INST_ACC_R] = 126480 {136:930,}
maxmrqlatency = 1565 
maxdqlatency = 0 
maxmflatency = 8040 
averagemflatency = 1326 
averagemflatency_1 = 1494 
averagemflatency_2= 1145 
averagemrqlatency_1 = 76 
averagemrqlatency_2 = 66 
max_icnt2mem_latency = 7400 
max_icnt2sh_latency = 2183643 
mrq_lat_table:772991 	25152 	44358 	88852 	241520 	422369 	563010 	434414 	110616 	2454 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	31186 	112705 	519914 	890483 	246618 	4640 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	7751 	39523 	132931 	122815 	108355 	238276 	604165 	484344 	66368 	2375 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1319250 	110247 	1022 	27 	0 	0 	0 	0 	0 	794 	1384 	2805 	5737 	11514 	25569 	48931 	94509 	175003 	8754 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	13 	280 	4072 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        26        31        20        14        26        12        26        44         8        10        20        24        32        28        32        32 
dram[1]:        24        18        32        18        22        12        28        46         8        10        20        12        32        30        32        28 
dram[2]:        30        23        14        24        17        14        50        27         6         6         6         8        28        32        32        32 
dram[3]:        14        20        18        28        12        10        56        16         8         8         8        16        22        40        20        32 
dram[4]:        24        30        20        26        21        12        36        30         8         8        10        26        32        26        32        32 
dram[5]:        24        20        28        28        16        12        46        32         8         9         8         8        26        30        32        32 
maximum service time to same row:
dram[0]:      1317       983      1242      1045      1615      1397      1694      1951      1697      1967       925      1800      1304      1051      1767      2444 
dram[1]:      1584       970      1476      1309      1972      1047      1638      1601      1641      2006      1055      1348      1155      1182      1569      1361 
dram[2]:      1071      1007       978      1613      1626      1466      1795      2022      2376      2125      1647      1186      1060      1147      1479      1319 
dram[3]:      1035      1043      1188      1057      1187      1786      1688      1854      2876      2285       932       985      1082      1412      1134      1199 
dram[4]:      1203       972      1054      1106      1607      1704      1726      1838      2270      1884      1131      1638      1048      1221      1607      1755 
dram[5]:      1040      1027      1315      1110      1672      1147      1672      1591      2324      1674      1042      1010      1201      1041      1789      1894 
average row accesses per activate:
dram[0]:  1.250087  1.263985  1.251488  1.252428  1.254066  1.258152  1.261521  1.266420  1.241656  1.245317  1.245332  1.245883  1.264812  1.265257  1.261624  1.267584 
dram[1]:  1.245061  1.241505  1.252231  1.247477  1.255949  1.253977  1.259794  1.261383  1.238174  1.243222  1.246637  1.249572  1.262358  1.259065  1.263188  1.265793 
dram[2]:  1.241593  1.250119  1.243300  1.254631  1.250266  1.256677  1.289331  1.266972  1.235274  1.245755  1.241650  1.247160  1.257462  1.267897  1.264166  1.267016 
dram[3]:  1.244731  1.252191  1.247203  1.247011  1.256757  1.251159  1.255512  1.259105  1.240201  1.246945  1.246701  1.253706  1.263130  1.265146  1.260347  1.265064 
dram[4]:  1.242110  1.249010  1.252633  1.252809  1.251221  1.258071  1.262540  1.267128  1.239741  1.240346  1.245271  1.252914  1.263333  1.261143  1.266429  1.261899 
dram[5]:  1.241671  1.245662  1.246132  1.249326  1.253514  1.256966  1.266744  1.260060  1.241289  1.244431  1.245395  1.248849  1.266411  1.264346  1.264072  1.264727 
average row locality = 2705753/2157651 = 1.254027
average row locality_1 = 2016312/1533131 = 1.315160
average row locality_2 = 689441/624520 = 1.103953
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     17285     20186     17061     18269     17008     17787     17404     17992     16989     18626     17004     18362     16319     17311     15808     16557 
dram[1]:     16627     17648     16799     17499     16668     16812     17223     17109     16733     16697     16818     17190     15682     16068     16240     16249 
dram[2]:     17600     17381     18076     17302     17667     16744     19515     17506     17665     16498     17966     17621     17007     16231     17432     15899 
dram[3]:     16802     17268     16697     17590     17017     16738     16940     16377     17499     16843     16847     17170     16024     16125     16353     15893 
dram[4]:     16912     17800     17311     18248     16671     17699     17106     18254     16934     17661     16892     18871     16688     16717     15748     16985 
dram[5]:     17047     17086     17520     16874     16579     17166     16702     16633     16910     16924     16854     17082     15671     16162     15788     16376 
total reads: 1638194
bank skew: 20186/15671 = 1.29
chip skew: 279968/267374 = 1.05
number of total write accesses:
dram[0]:     11317     14228     11110     12297     11063     11845     11477     12069     11060     12689     11072     12431     10366     11361      9861     10620 
dram[1]:     10662     11691     10840     11546     10723     10861     11302     11176     10804     10772     10892     11264      9728     10115     10292     10304 
dram[2]:     11642     11418     12125     11345     11716     10785     13589     11571     11737     10578     12036     11691     11052     10285     11482      9957 
dram[3]:     10836     11307     10724     11616     11069     10800     11019     10452     11580     10914     10927     11249     10071     10168     10413      9951 
dram[4]:     10952     11841     11353     12298     10732     11762     11185     12318     11011     11732     10956     12943     10720     10757      9806     11038 
dram[5]:     11094     11127     11558     10919     10623     11210     10780     10708     10983     11006     10933     11139      9718     10211      9837     10440 
total reads: 1067633
bank skew: 14228/9718 = 1.46
chip skew: 184866/172286 = 1.07
average mf latency per bank:
dram[0]:        886      2095       865      1200       871      1182       885      1195       861      1191       867      1193       872      1185       889      1194
dram[1]:        775       834       753       796       760       814       764       807       748       800       765       801       760       806       769       824
dram[2]:        977       966       963       936       973       937      1063       933       939       917       960       930       968       932       971       938
dram[3]:        783       806       780       785       792       797       793       793       772       777       778       794       786       795       794       799
dram[4]:        819       949       809       939       808       937       816       937       801       939       800       996       813       936       823       944
dram[5]:        769       791       762       759       773       774       774       771       758       761       763       770       769       767       784       785
maximum mf latency per bank:
dram[0]:       5886      8040      5005      7180      5263      7041      6474      6945      5883      7164      5657      6966      5944      7132      5409      7157
dram[1]:       6147      5823      5531      5283      5068      5799      5741      5859      6581      6100      6414      6055      5938      5450      5728      5491
dram[2]:       6158      5594      5882      5152      6039      5509      6801      5235      6388      5875      6624      5932      6321      5208      6231      4977
dram[3]:       5124      5492      5396      5531      5297      6490      4641      6125      6127      5191      5960      5555      6038      6188      5592      5436
dram[4]:       5843      6058      6229      6153      4598      6145      5863      6148      5327      6088      5994      6741      5641      5427      6003      5619
dram[5]:       5553      6250      5976      6733      5995      5780      5481      5500      6264      5649      5783      5606      5180      4483      6597      5623
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2882409 n_nop=1212573 n_act=370116 n_pre=370103 n_req=342468 n_req_1=218756 n_req_2=123712 n_req_3=0 n_rd=559910 n_write=369707 bw_util=0.4752 bw_util_1=0.3036 bw_util_2=0.1717 bw_util_3=0 blp=10.486835 blp_1= 5.031467 blp_2= 3.115328 blp_3= -nan
 n_activity=2879136 dram_eff=0.4758 dram_eff_1=0.3039 dram_eff_2=0.1719 dram_eff_3=0
bk0: 34570a 1174482i bk1: 40370a 784534i bk2: 34122a 1084042i bk3: 36536a 909508i bk4: 34010a 1015953i bk5: 35572a 886987i bk6: 34806a 903964i bk7: 35984a 790870i bk8: 33978a 1196996i bk9: 37246a 956234i bk10: 34008a 1105281i bk11: 36720a 897764i bk12: 32638a 1125388i bk13: 34622a 971468i bk14: 31614a 1119460i bk15: 33114a 1011158i 
bw_dist = 0.304	0.172	0.000	0.524	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6635
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2882409 n_nop=1296271 n_act=352069 n_pre=352057 n_req=330562 n_req_1=218756 n_req_2=111806 n_req_3=0 n_rd=536094 n_write=345918 bw_util=0.4587 bw_util_1=0.3036 bw_util_2=0.1551 bw_util_3=0 blp=9.857463 blp_1= 5.020511 blp_2= 2.951976 blp_3= -nan
 n_activity=2844182 dram_eff=0.4649 dram_eff_1=0.3077 dram_eff_2=0.1572 dram_eff_3=0
bk0: 33250a 1285902i bk1: 35294a 1105489i bk2: 33596a 1172159i bk3: 34998a 1051075i bk4: 33335a 1123932i bk5: 33618a 1072988i bk6: 34442a 978592i bk7: 34216a 977417i bk8: 33466a 1264138i bk9: 33392a 1224581i bk10: 33634a 1179200i bk11: 34380a 1102028i bk12: 31364a 1258990i bk13: 32135a 1179733i bk14: 32480a 1122669i bk15: 32494a 1096131i 
bw_dist = 0.304	0.155	0.000	0.528	0.013
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.7966
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2882409 n_nop=1225360 n_act=367438 n_pre=367426 n_req=340610 n_req_1=218756 n_req_2=121854 n_req_3=0 n_rd=556199 n_write=365986 bw_util=0.4727 bw_util_1=0.3036 bw_util_2=0.1691 bw_util_3=0 blp=10.375147 blp_1= 5.028828 blp_2= 3.062287 blp_3= -nan
 n_activity=2875471 dram_eff=0.4738 dram_eff_1=0.3043 dram_eff_2=0.1695 dram_eff_3=0
bk0: 35200a 1139542i bk1: 34760a 1116836i bk2: 36152a 991937i bk3: 34604a 1030419i bk4: 35330a 952286i bk5: 33486a 1029013i bk6: 39025a 663318i bk7: 35012a 866311i bk8: 35330a 1125626i bk9: 32994a 1215214i bk10: 35932a 1001880i bk11: 35242a 986050i bk12: 34014a 1052711i bk13: 32458a 1110298i bk14: 34864a 929183i bk15: 31796a 1095102i 
bw_dist = 0.304	0.169	0.000	0.525	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4432
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2882409 n_nop=1295644 n_act=352121 n_pre=352108 n_req=330683 n_req_1=218756 n_req_2=111927 n_req_3=0 n_rd=536362 n_write=346174 bw_util=0.4589 bw_util_1=0.3036 bw_util_2=0.1553 bw_util_3=0 blp=9.893028 blp_1= 5.048860 blp_2= 2.938325 blp_3= -nan
 n_activity=2842471 dram_eff=0.4653 dram_eff_1=0.3078 dram_eff_2=0.1575 dram_eff_3=0
bk0: 33604a 1259270i bk1: 34534a 1156763i bk2: 33394a 1184213i bk3: 35178a 1038159i bk4: 34034a 1078243i bk5: 33476a 1073468i bk6: 33880a 1021123i bk7: 32754a 1061379i bk8: 34998a 1177131i bk9: 33686a 1199256i bk10: 33694a 1166201i bk11: 34340a 1099454i bk12: 32048a 1201459i bk13: 32250a 1160035i bk14: 32706a 1101707i bk15: 31786a 1134558i 
bw_dist = 0.304	0.155	0.000	0.527	0.014
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.7693
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2882409 n_nop=1236388 n_act=365133 n_pre=365118 n_req=338997 n_req_1=218750 n_req_2=120247 n_req_3=0 n_rd=552984 n_write=362786 bw_util=0.4704 bw_util_1=0.3036 bw_util_2=0.1669 bw_util_3=0 blp=10.278065 blp_1= 5.014367 blp_2= 3.039240 blp_3= -nan
 n_activity=2871764 dram_eff=0.4722 dram_eff_1=0.3047 dram_eff_2=0.1675 dram_eff_3=0
bk0: 33822a 1231929i bk1: 35596a 1082942i bk2: 34622a 1090687i bk3: 36496a 932465i bk4: 33342a 1075226i bk5: 35398a 918533i bk6: 34212a 964510i bk7: 36508a 788468i bk8: 33868a 1217837i bk9: 35318a 1079068i bk10: 33784a 1139986i bk11: 37742a 859050i bk12: 33376a 1090197i bk13: 33434a 1055912i bk14: 31496a 1151205i bk15: 33970a 956841i 
bw_dist = 0.304	0.167	0.000	0.526	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1633
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2882409 n_nop=1301647 n_act=350753 n_pre=350740 n_req=329874 n_req_1=218753 n_req_2=111121 n_req_3=0 n_rd=534727 n_write=344542 bw_util=0.4578 bw_util_1=0.3036 bw_util_2=0.1542 bw_util_3=0 blp=9.830640 blp_1= 5.032185 blp_2= 2.938504 blp_3= -nan
 n_activity=2841739 dram_eff=0.4643 dram_eff_1=0.3079 dram_eff_2=0.1564 dram_eff_3=0
bk0: 34094a 1224356i bk1: 34172a 1182323i bk2: 35036a 1092121i bk3: 33744a 1133299i bk4: 33154a 1125837i bk5: 34332a 1031403i bk6: 33402a 1055519i bk7: 33262a 1037336i bk8: 33820a 1248279i bk9: 33848a 1202008i bk10: 33708a 1170731i bk11: 34161a 1122191i bk12: 31342a 1256267i bk13: 32324a 1166733i bk14: 31576a 1180826i bk15: 32752a 1074935i 
bw_dist = 0.304	0.154	0.000	0.528	0.014
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.6638

========= L2 cache stats =========
L2_cache_bank[0]: Access = 146704, Miss = 134885, Miss_rate = 0.919, Pending_hits = 551, Reservation_fails = 40003
L2_cache_bank[1]: Access = 173294, Miss = 145098, Miss_rate = 0.837, Pending_hits = 969, Reservation_fails = 157343
L2_cache_bank[2]: Access = 144043, Miss = 132801, Miss_rate = 0.922, Pending_hits = 499, Reservation_fails = 100842
L2_cache_bank[3]: Access = 148632, Miss = 135284, Miss_rate = 0.910, Pending_hits = 524, Reservation_fails = 116350
L2_cache_bank[4]: Access = 158759, Miss = 142929, Miss_rate = 0.900, Pending_hits = 1170, Reservation_fails = 137220
L2_cache_bank[5]: Access = 148467, Miss = 135186, Miss_rate = 0.911, Pending_hits = 577, Reservation_fails = 74342
L2_cache_bank[6]: Access = 145836, Miss = 134180, Miss_rate = 0.920, Pending_hits = 478, Reservation_fails = 97929
L2_cache_bank[7]: Access = 146819, Miss = 134007, Miss_rate = 0.913, Pending_hits = 595, Reservation_fails = 114232
L2_cache_bank[8]: Access = 145836, Miss = 134264, Miss_rate = 0.921, Pending_hits = 498, Reservation_fails = 67857
L2_cache_bank[9]: Access = 157887, Miss = 142236, Miss_rate = 0.901, Pending_hits = 1215, Reservation_fails = 144732
L2_cache_bank[10]: Access = 143982, Miss = 133076, Miss_rate = 0.924, Pending_hits = 391, Reservation_fails = 92217
L2_cache_bank[11]: Access = 146359, Miss = 134307, Miss_rate = 0.918, Pending_hits = 529, Reservation_fails = 105875
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 146704, Miss = 134885 (0.919), PendingHit = 551 (0.00376)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 173294, Miss = 145098 (0.837), PendingHit = 969 (0.00559)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 144043, Miss = 132801 (0.922), PendingHit = 499 (0.00346)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 148632, Miss = 135284 (0.91), PendingHit = 524 (0.00353)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 158759, Miss = 142929 (0.9), PendingHit = 1170 (0.00737)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 148467, Miss = 135186 (0.911), PendingHit = 577 (0.00389)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 145836, Miss = 134180 (0.92), PendingHit = 478 (0.00328)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 146819, Miss = 134007 (0.913), PendingHit = 595 (0.00405)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 145836, Miss = 134264 (0.921), PendingHit = 498 (0.00341)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 157887, Miss = 142236 (0.901), PendingHit = 1215 (0.0077)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 143982, Miss = 133076 (0.924), PendingHit = 391 (0.00272)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 146359, Miss = 134307 (0.918), PendingHit = 529 (0.00361)
L2 Cache Total Miss Rate = 0.907
Stream 1: L2 Cache Miss Rate = 0.999
Stream 2: L2 Cache Miss Rate = 0.807
Stream 1: Accesses  = 938340
Stream 1: Misses  = 937527
Stream 2: Accesses  = 868278
Stream 2: Misses  = 700726
Stream 1+2: Accesses  = 1806618
Stream 1+2: Misses  = 1638253
Total Accesses  = 1806618
MPKI-CORES
CORE_L2MPKI_0	1.596
CORE_L2MPKI_1	1.597
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	74.591
CORE_L2MPKI_31	61.188
CORE_L2MPKI_32	74.733
CORE_L2MPKI_33	65.488
CORE_L2MPKI_34	71.941
CORE_L2MPKI_35	70.252
CORE_L2MPKI_36	76.375
CORE_L2MPKI_37	73.003
CORE_L2MPKI_38	75.171
CORE_L2MPKI_39	75.772
CORE_L2MPKI_40	79.506
CORE_L2MPKI_41	76.543
CORE_L2MPKI_42	79.962
CORE_L2MPKI_43	77.577
CORE_L2MPKI_44	83.370
CORE_L2MPKI_45	80.376
CORE_L2MPKI_46	81.118
CORE_L2MPKI_47	75.629
CORE_L2MPKI_48	82.178
CORE_L2MPKI_49	79.535
CORE_L2MPKI_50	80.351
CORE_L2MPKI_51	80.001
CORE_L2MPKI_52	84.038
CORE_L2MPKI_53	77.673
CORE_L2MPKI_54	80.981
CORE_L2MPKI_55	77.998
CORE_L2MPKI_56	84.146
CORE_L2MPKI_57	81.249
CORE_L2MPKI_58	79.361
CORE_L2MPKI_59	73.994
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 77.137
MISSES-CORES
CORE_MISSES_0	32563
CORE_MISSES_1	29967
CORE_MISSES_2	32560
CORE_MISSES_3	31241
CORE_MISSES_4	29964
CORE_MISSES_5	33142
CORE_MISSES_6	30643
CORE_MISSES_7	31280
CORE_MISSES_8	30580
CORE_MISSES_9	33821
CORE_MISSES_10	31922
CORE_MISSES_11	30600
CORE_MISSES_12	31281
CORE_MISSES_13	31200
CORE_MISSES_14	31940
CORE_MISSES_15	31900
CORE_MISSES_16	31220
CORE_MISSES_17	31242
CORE_MISSES_18	33880
CORE_MISSES_19	30580
CORE_MISSES_20	31260
CORE_MISSES_21	31881
CORE_MISSES_22	29280
CORE_MISSES_23	30600
CORE_MISSES_24	31920
CORE_MISSES_25	29960
CORE_MISSES_26	30620
CORE_MISSES_27	31200
CORE_MISSES_28	28680
CORE_MISSES_29	30600
CORE_MISSES_30	21740
CORE_MISSES_31	13101
CORE_MISSES_32	20612
CORE_MISSES_33	15254
CORE_MISSES_34	17754
CORE_MISSES_35	17182
CORE_MISSES_36	23746
CORE_MISSES_37	18350
CORE_MISSES_38	23855
CORE_MISSES_39	20091
CORE_MISSES_40	26373
CORE_MISSES_41	21246
CORE_MISSES_42	26028
CORE_MISSES_43	24137
CORE_MISSES_44	28562
CORE_MISSES_45	26834
CORE_MISSES_46	26578
CORE_MISSES_47	21464
CORE_MISSES_48	27888
CORE_MISSES_49	24558
CORE_MISSES_50	26548
CORE_MISSES_51	25613
CORE_MISSES_52	27992
CORE_MISSES_53	23133
CORE_MISSES_54	26383
CORE_MISSES_55	23392
CORE_MISSES_56	28424
CORE_MISSES_57	27409
CORE_MISSES_58	26142
CORE_MISSES_59	20337
L2_MISSES = 1638253
L2_total_cache_accesses = 1806618
L2_total_cache_misses = 1638253
L2_total_cache_miss_rate = 0.9068
L2_total_cache_pending_hits = 7996
L2_total_cache_reservation_fails = 1248942
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 159500
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1263221
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 975750
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 375000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 268313
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 813
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 86
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 31
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4779
L2_cache_data_port_util = 0.090
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4945229
icnt_total_pkts_simt_to_mem=4185111
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     270.0551
gpu_ipc_2 =       3.0507
gpu_tot_sim_cycle_stream_1 = 2183638
gpu_tot_sim_cycle_stream_2 = 2183643
gpu_sim_insn_1 = 589702528
gpu_sim_insn_2 = 6661696
gpu_sim_cycle = 2183644
gpu_sim_insn = 596364224
gpu_ipc =     273.1051
gpu_tot_sim_cycle = 2183644
gpu_tot_sim_insn = 596364224
gpu_tot_ipc =     273.1051
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 8673590
gpu_stall_icnt2sh    = 31351
gpu_total_sim_rate=192437

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9437286
	L1I_total_cache_misses = 14691
	L1I_total_cache_miss_rate = 0.0016
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 32560, Miss = 32560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1921578
	L1D_cache_core[1]: Access = 29960, Miss = 29960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1945758
	L1D_cache_core[2]: Access = 32560, Miss = 32560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1896765
	L1D_cache_core[3]: Access = 31240, Miss = 31240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1949700
	L1D_cache_core[4]: Access = 29960, Miss = 29960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1892139
	L1D_cache_core[5]: Access = 33140, Miss = 33140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1897349
	L1D_cache_core[6]: Access = 30640, Miss = 30640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1948515
	L1D_cache_core[7]: Access = 31280, Miss = 31280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1930673
	L1D_cache_core[8]: Access = 30580, Miss = 30580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1952535
	L1D_cache_core[9]: Access = 33820, Miss = 33820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1899229
	L1D_cache_core[10]: Access = 31920, Miss = 31920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1901596
	L1D_cache_core[11]: Access = 30600, Miss = 30600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1916128
	L1D_cache_core[12]: Access = 31280, Miss = 31280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1955989
	L1D_cache_core[13]: Access = 31200, Miss = 31200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1899535
	L1D_cache_core[14]: Access = 31940, Miss = 31940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1929327
	L1D_cache_core[15]: Access = 31900, Miss = 31900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1899182
	L1D_cache_core[16]: Access = 31220, Miss = 31220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1873401
	L1D_cache_core[17]: Access = 31240, Miss = 31240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1952288
	L1D_cache_core[18]: Access = 33880, Miss = 33880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1939836
	L1D_cache_core[19]: Access = 30580, Miss = 30580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1875473
	L1D_cache_core[20]: Access = 31260, Miss = 31260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1885505
	L1D_cache_core[21]: Access = 31880, Miss = 31880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1821603
	L1D_cache_core[22]: Access = 29280, Miss = 29280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1928856
	L1D_cache_core[23]: Access = 30600, Miss = 30600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1926831
	L1D_cache_core[24]: Access = 31920, Miss = 31920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1922364
	L1D_cache_core[25]: Access = 29960, Miss = 29960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1906359
	L1D_cache_core[26]: Access = 30620, Miss = 30620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1906884
	L1D_cache_core[27]: Access = 31200, Miss = 31200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1827065
	L1D_cache_core[28]: Access = 28680, Miss = 28680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1879164
	L1D_cache_core[29]: Access = 30600, Miss = 30600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1911646
	L1D_cache_core[30]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[31]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 685
	L1D_cache_core[32]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 607
	L1D_cache_core[33]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 569
	L1D_cache_core[34]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 559
	L1D_cache_core[35]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 584
	L1D_cache_core[36]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 936
	L1D_cache_core[37]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 653
	L1D_cache_core[38]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 595
	L1D_cache_core[39]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 688
	L1D_cache_core[40]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 925
	L1D_cache_core[41]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 920
	L1D_cache_core[42]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641
	L1D_cache_core[43]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 764
	L1D_cache_core[44]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 898
	L1D_cache_core[45]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 749
	L1D_cache_core[46]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 976
	L1D_cache_core[47]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 819
	L1D_cache_core[48]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 737
	L1D_cache_core[49]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921
	L1D_cache_core[50]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 826
	L1D_cache_core[51]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 750
	L1D_cache_core[52]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1025
	L1D_cache_core[53]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[54]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 802
	L1D_cache_core[55]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 998
	L1D_cache_core[56]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 841
	L1D_cache_core[57]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[58]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1068
	L1D_cache_core[59]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 796
	L1D_total_cache_accesses = 939420
	L1D_total_cache_misses = 939420
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 57317072
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 48680
	L1C_total_cache_misses = 1440
	L1C_total_cache_miss_rate = 0.0296
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 564420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 46260766
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 47240
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 375000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 11056306
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9422595
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14691
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
44666, 44666, 44666, 44666, 44569, 44569, 44569, 44569, 35164, 35164, 35164, 35164, 35067, 35067, 35067, 35067, 
gpgpu_n_tot_thrd_icount = 596769824
gpgpu_n_tot_w_icount = 18649057
gpgpu_n_stall_shd_mem = 122732042
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1431183
gpgpu_n_mem_write_global = 375000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 18904512
gpgpu_n_store_insn = 12000000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1557760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 122732042
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:216846957	W0_Idle:8733965	W0_Scoreboard:17807118	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:18649240
Warp Occupancy Distribution:
Stall:88315602	W0_Idle:6634549	W0_Scoreboard:17702429	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:18366060
Warp Occupancy Distribution:
Stall:128531355	W0_Idle:2099416	W0_Scoreboard:104689	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:283180
warp_utilization0: 0.071170
warp_utilization1: 0.140179
warp_utilization2: 0.002161
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4515360 {8:564420,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 51000000 {136:375000,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 35028120 {40:861416,72:2433,136:2914,}
traffic_breakdown_coretomem[INST_ACC_R] = 7440 {8:930,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 76761120 {136:564420,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3000000 {8:375000,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 34999984 {40:860723,72:2431,136:2912,}
traffic_breakdown_memtocore[INST_ACC_R] = 126480 {136:930,}
maxmrqlatency = 1565 
maxdqlatency = 0 
maxmflatency = 8040 
averagemflatency = 1326 
averagemflatency_1 = 1494 
averagemflatency_2= 1145 
averagemrqlatency_1 = 76 
averagemrqlatency_2 = 66 
max_icnt2mem_latency = 7400 
max_icnt2sh_latency = 2183643 
mrq_lat_table:772991 	25152 	44358 	88852 	241520 	422369 	563010 	434414 	110616 	2454 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	31186 	112705 	519914 	890483 	246618 	4640 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	7751 	39523 	132931 	122815 	108355 	238276 	604165 	484344 	66368 	2375 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1319250 	110247 	1022 	27 	0 	0 	0 	0 	0 	794 	1384 	2805 	5737 	11514 	25569 	48931 	94509 	175003 	8754 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	13 	280 	4072 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        26        31        20        14        26        12        26        44         8        10        20        24        32        28        32        32 
dram[1]:        24        18        32        18        22        12        28        46         8        10        20        12        32        30        32        28 
dram[2]:        30        23        14        24        17        14        50        27         6         6         6         8        28        32        32        32 
dram[3]:        14        20        18        28        12        10        56        16         8         8         8        16        22        40        20        32 
dram[4]:        24        30        20        26        21        12        36        30         8         8        10        26        32        26        32        32 
dram[5]:        24        20        28        28        16        12        46        32         8         9         8         8        26        30        32        32 
maximum service time to same row:
dram[0]:      1317       983      1242      1045      1615      1397      1694      1951      1697      1967       925      1800      1304      1051      1767      2444 
dram[1]:      1584       970      1476      1309      1972      1047      1638      1601      1641      2006      1055      1348      1155      1182      1569      1361 
dram[2]:      1071      1007       978      1613      1626      1466      1795      2022      2376      2125      1647      1186      1060      1147      1479      1319 
dram[3]:      1035      1043      1188      1057      1187      1786      1688      1854      2876      2285       932       985      1082      1412      1134      1199 
dram[4]:      1203       972      1054      1106      1607      1704      1726      1838      2270      1884      1131      1638      1048      1221      1607      1755 
dram[5]:      1040      1027      1315      1110      1672      1147      1672      1591      2324      1674      1042      1010      1201      1041      1789      1894 
average row accesses per activate:
dram[0]:  1.250087  1.263985  1.251488  1.252428  1.254066  1.258152  1.261521  1.266420  1.241656  1.245317  1.245332  1.245883  1.264812  1.265257  1.261624  1.267584 
dram[1]:  1.245061  1.241505  1.252231  1.247477  1.255949  1.253977  1.259794  1.261383  1.238174  1.243222  1.246637  1.249572  1.262358  1.259065  1.263188  1.265793 
dram[2]:  1.241593  1.250119  1.243300  1.254631  1.250266  1.256677  1.289331  1.266972  1.235274  1.245755  1.241650  1.247160  1.257462  1.267897  1.264166  1.267016 
dram[3]:  1.244731  1.252191  1.247203  1.247011  1.256757  1.251159  1.255512  1.259105  1.240201  1.246945  1.246701  1.253706  1.263130  1.265146  1.260347  1.265064 
dram[4]:  1.242110  1.249010  1.252633  1.252809  1.251221  1.258071  1.262540  1.267128  1.239741  1.240346  1.245271  1.252914  1.263333  1.261143  1.266429  1.261899 
dram[5]:  1.241671  1.245662  1.246132  1.249326  1.253514  1.256966  1.266744  1.260060  1.241289  1.244431  1.245395  1.248849  1.266411  1.264346  1.264072  1.264727 
average row locality = 2705753/2157651 = 1.254027
average row locality_1 = 2016312/1533131 = 1.315160
average row locality_2 = 689441/624520 = 1.103953
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     17285     20186     17061     18269     17008     17787     17404     17992     16989     18626     17004     18362     16319     17311     15808     16557 
dram[1]:     16627     17648     16799     17499     16668     16812     17223     17109     16733     16697     16818     17190     15682     16068     16240     16249 
dram[2]:     17600     17381     18076     17302     17667     16744     19515     17506     17665     16498     17966     17621     17007     16231     17432     15899 
dram[3]:     16802     17268     16697     17590     17017     16738     16940     16377     17499     16843     16847     17170     16024     16125     16353     15893 
dram[4]:     16912     17800     17311     18248     16671     17699     17106     18254     16934     17661     16892     18871     16688     16717     15748     16985 
dram[5]:     17047     17086     17520     16874     16579     17166     16702     16633     16910     16924     16854     17082     15671     16162     15788     16376 
total reads: 1638194
bank skew: 20186/15671 = 1.29
chip skew: 279968/267374 = 1.05
number of total write accesses:
dram[0]:     11317     14228     11110     12297     11063     11845     11477     12069     11060     12689     11072     12431     10366     11361      9861     10620 
dram[1]:     10662     11691     10840     11546     10723     10861     11302     11176     10804     10772     10892     11264      9728     10115     10292     10304 
dram[2]:     11642     11418     12125     11345     11716     10785     13589     11571     11737     10578     12036     11691     11052     10285     11482      9957 
dram[3]:     10836     11307     10724     11616     11069     10800     11019     10452     11580     10914     10927     11249     10071     10168     10413      9951 
dram[4]:     10952     11841     11353     12298     10732     11762     11185     12318     11011     11732     10956     12943     10720     10757      9806     11038 
dram[5]:     11094     11127     11558     10919     10623     11210     10780     10708     10983     11006     10933     11139      9718     10211      9837     10440 
total reads: 1067633
bank skew: 14228/9718 = 1.46
chip skew: 184866/172286 = 1.07
average mf latency per bank:
dram[0]:        886      2095       865      1200       871      1182       885      1195       861      1191       867      1193       872      1185       889      1194
dram[1]:        775       834       753       796       760       814       764       807       748       800       765       801       760       806       769       824
dram[2]:        977       966       963       936       973       937      1063       933       939       917       960       930       968       932       971       938
dram[3]:        783       806       780       785       792       797       793       793       772       777       778       794       786       795       794       799
dram[4]:        819       949       809       939       808       937       816       937       801       939       800       996       813       936       823       944
dram[5]:        769       791       762       759       773       774       774       771       758       761       763       770       769       767       784       785
maximum mf latency per bank:
dram[0]:       5886      8040      5005      7180      5263      7041      6474      6945      5883      7164      5657      6966      5944      7132      5409      7157
dram[1]:       6147      5823      5531      5283      5068      5799      5741      5859      6581      6100      6414      6055      5938      5450      5728      5491
dram[2]:       6158      5594      5882      5152      6039      5509      6801      5235      6388      5875      6624      5932      6321      5208      6231      4977
dram[3]:       5124      5492      5396      5531      5297      6490      4641      6125      6127      5191      5960      5555      6038      6188      5592      5436
dram[4]:       5843      6058      6229      6153      4598      6145      5863      6148      5327      6088      5994      6741      5641      5427      6003      5619
dram[5]:       5553      6250      5976      6733      5995      5780      5481      5500      6264      5649      5783      5606      5180      4483      6597      5623
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2882409 n_nop=1212573 n_act=370116 n_pre=370103 n_req=342468 n_req_1=218756 n_req_2=123712 n_req_3=0 n_rd=559910 n_write=369707 bw_util=0.4752 bw_util_1=0.3036 bw_util_2=0.1717 bw_util_3=0 blp=10.486835 blp_1= 5.031467 blp_2= 3.115328 blp_3= -nan
 n_activity=2879136 dram_eff=0.4758 dram_eff_1=0.3039 dram_eff_2=0.1719 dram_eff_3=0
bk0: 34570a 1174482i bk1: 40370a 784534i bk2: 34122a 1084042i bk3: 36536a 909508i bk4: 34010a 1015953i bk5: 35572a 886987i bk6: 34806a 903964i bk7: 35984a 790870i bk8: 33978a 1196996i bk9: 37246a 956234i bk10: 34008a 1105281i bk11: 36720a 897764i bk12: 32638a 1125388i bk13: 34622a 971468i bk14: 31614a 1119460i bk15: 33114a 1011158i 
bw_dist = 0.304	0.172	0.000	0.524	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6635
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2882409 n_nop=1296271 n_act=352069 n_pre=352057 n_req=330562 n_req_1=218756 n_req_2=111806 n_req_3=0 n_rd=536094 n_write=345918 bw_util=0.4587 bw_util_1=0.3036 bw_util_2=0.1551 bw_util_3=0 blp=9.857463 blp_1= 5.020511 blp_2= 2.951976 blp_3= -nan
 n_activity=2844182 dram_eff=0.4649 dram_eff_1=0.3077 dram_eff_2=0.1572 dram_eff_3=0
bk0: 33250a 1285902i bk1: 35294a 1105489i bk2: 33596a 1172159i bk3: 34998a 1051075i bk4: 33335a 1123932i bk5: 33618a 1072988i bk6: 34442a 978592i bk7: 34216a 977417i bk8: 33466a 1264138i bk9: 33392a 1224581i bk10: 33634a 1179200i bk11: 34380a 1102028i bk12: 31364a 1258990i bk13: 32135a 1179733i bk14: 32480a 1122669i bk15: 32494a 1096131i 
bw_dist = 0.304	0.155	0.000	0.528	0.013
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.7966
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2882409 n_nop=1225360 n_act=367438 n_pre=367426 n_req=340610 n_req_1=218756 n_req_2=121854 n_req_3=0 n_rd=556199 n_write=365986 bw_util=0.4727 bw_util_1=0.3036 bw_util_2=0.1691 bw_util_3=0 blp=10.375147 blp_1= 5.028828 blp_2= 3.062287 blp_3= -nan
 n_activity=2875471 dram_eff=0.4738 dram_eff_1=0.3043 dram_eff_2=0.1695 dram_eff_3=0
bk0: 35200a 1139542i bk1: 34760a 1116836i bk2: 36152a 991937i bk3: 34604a 1030419i bk4: 35330a 952286i bk5: 33486a 1029013i bk6: 39025a 663318i bk7: 35012a 866311i bk8: 35330a 1125626i bk9: 32994a 1215214i bk10: 35932a 1001880i bk11: 35242a 986050i bk12: 34014a 1052711i bk13: 32458a 1110298i bk14: 34864a 929183i bk15: 31796a 1095102i 
bw_dist = 0.304	0.169	0.000	0.525	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4432
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2882409 n_nop=1295644 n_act=352121 n_pre=352108 n_req=330683 n_req_1=218756 n_req_2=111927 n_req_3=0 n_rd=536362 n_write=346174 bw_util=0.4589 bw_util_1=0.3036 bw_util_2=0.1553 bw_util_3=0 blp=9.893028 blp_1= 5.048860 blp_2= 2.938325 blp_3= -nan
 n_activity=2842471 dram_eff=0.4653 dram_eff_1=0.3078 dram_eff_2=0.1575 dram_eff_3=0
bk0: 33604a 1259270i bk1: 34534a 1156763i bk2: 33394a 1184213i bk3: 35178a 1038159i bk4: 34034a 1078243i bk5: 33476a 1073468i bk6: 33880a 1021123i bk7: 32754a 1061379i bk8: 34998a 1177131i bk9: 33686a 1199256i bk10: 33694a 1166201i bk11: 34340a 1099454i bk12: 32048a 1201459i bk13: 32250a 1160035i bk14: 32706a 1101707i bk15: 31786a 1134558i 
bw_dist = 0.304	0.155	0.000	0.527	0.014
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.7693
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2882409 n_nop=1236388 n_act=365133 n_pre=365118 n_req=338997 n_req_1=218750 n_req_2=120247 n_req_3=0 n_rd=552984 n_write=362786 bw_util=0.4704 bw_util_1=0.3036 bw_util_2=0.1669 bw_util_3=0 blp=10.278065 blp_1= 5.014367 blp_2= 3.039240 blp_3= -nan
 n_activity=2871764 dram_eff=0.4722 dram_eff_1=0.3047 dram_eff_2=0.1675 dram_eff_3=0
bk0: 33822a 1231929i bk1: 35596a 1082942i bk2: 34622a 1090687i bk3: 36496a 932465i bk4: 33342a 1075226i bk5: 35398a 918533i bk6: 34212a 964510i bk7: 36508a 788468i bk8: 33868a 1217837i bk9: 35318a 1079068i bk10: 33784a 1139986i bk11: 37742a 859050i bk12: 33376a 1090197i bk13: 33434a 1055912i bk14: 31496a 1151205i bk15: 33970a 956841i 
bw_dist = 0.304	0.167	0.000	0.526	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1633
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2882409 n_nop=1301647 n_act=350753 n_pre=350740 n_req=329874 n_req_1=218753 n_req_2=111121 n_req_3=0 n_rd=534727 n_write=344542 bw_util=0.4578 bw_util_1=0.3036 bw_util_2=0.1542 bw_util_3=0 blp=9.830640 blp_1= 5.032185 blp_2= 2.938504 blp_3= -nan
 n_activity=2841739 dram_eff=0.4643 dram_eff_1=0.3079 dram_eff_2=0.1564 dram_eff_3=0
bk0: 34094a 1224356i bk1: 34172a 1182323i bk2: 35036a 1092121i bk3: 33744a 1133299i bk4: 33154a 1125837i bk5: 34332a 1031403i bk6: 33402a 1055519i bk7: 33262a 1037336i bk8: 33820a 1248279i bk9: 33848a 1202008i bk10: 33708a 1170731i bk11: 34161a 1122191i bk12: 31342a 1256267i bk13: 32324a 1166733i bk14: 31576a 1180826i bk15: 32752a 1074935i 
bw_dist = 0.304	0.154	0.000	0.528	0.014
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.6638

========= L2 cache stats =========
L2_cache_bank[0]: Access = 146704, Miss = 134885, Miss_rate = 0.919, Pending_hits = 551, Reservation_fails = 40003
L2_cache_bank[1]: Access = 173294, Miss = 145098, Miss_rate = 0.837, Pending_hits = 969, Reservation_fails = 157343
L2_cache_bank[2]: Access = 144043, Miss = 132801, Miss_rate = 0.922, Pending_hits = 499, Reservation_fails = 100842
L2_cache_bank[3]: Access = 148632, Miss = 135284, Miss_rate = 0.910, Pending_hits = 524, Reservation_fails = 116350
L2_cache_bank[4]: Access = 158759, Miss = 142929, Miss_rate = 0.900, Pending_hits = 1170, Reservation_fails = 137220
L2_cache_bank[5]: Access = 148467, Miss = 135186, Miss_rate = 0.911, Pending_hits = 577, Reservation_fails = 74342
L2_cache_bank[6]: Access = 145836, Miss = 134180, Miss_rate = 0.920, Pending_hits = 478, Reservation_fails = 97929
L2_cache_bank[7]: Access = 146819, Miss = 134007, Miss_rate = 0.913, Pending_hits = 595, Reservation_fails = 114232
L2_cache_bank[8]: Access = 145836, Miss = 134264, Miss_rate = 0.921, Pending_hits = 498, Reservation_fails = 67857
L2_cache_bank[9]: Access = 157887, Miss = 142236, Miss_rate = 0.901, Pending_hits = 1215, Reservation_fails = 144732
L2_cache_bank[10]: Access = 143982, Miss = 133076, Miss_rate = 0.924, Pending_hits = 391, Reservation_fails = 92217
L2_cache_bank[11]: Access = 146359, Miss = 134307, Miss_rate = 0.918, Pending_hits = 529, Reservation_fails = 105875
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 146704, Miss = 134885 (0.919), PendingHit = 551 (0.00376)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 173294, Miss = 145098 (0.837), PendingHit = 969 (0.00559)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 144043, Miss = 132801 (0.922), PendingHit = 499 (0.00346)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 148632, Miss = 135284 (0.91), PendingHit = 524 (0.00353)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 158759, Miss = 142929 (0.9), PendingHit = 1170 (0.00737)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 148467, Miss = 135186 (0.911), PendingHit = 577 (0.00389)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 145836, Miss = 134180 (0.92), PendingHit = 478 (0.00328)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 146819, Miss = 134007 (0.913), PendingHit = 595 (0.00405)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 145836, Miss = 134264 (0.921), PendingHit = 498 (0.00341)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 157887, Miss = 142236 (0.901), PendingHit = 1215 (0.0077)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 143982, Miss = 133076 (0.924), PendingHit = 391 (0.00272)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 146359, Miss = 134307 (0.918), PendingHit = 529 (0.00361)
L2 Cache Total Miss Rate = 0.907
Stream 1: L2 Cache Miss Rate = 0.999
Stream 2: L2 Cache Miss Rate = 0.807
Stream 1: Accesses  = 938340
Stream 1: Misses  = 937527
Stream 2: Accesses  = 868278
Stream 2: Misses  = 700726
Stream 1+2: Accesses  = 1806618
Stream 1+2: Misses  = 1638253
Total Accesses  = 1806618
MPKI-CORES
CORE_L2MPKI_0	1.596
CORE_L2MPKI_1	1.597
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	74.591
CORE_L2MPKI_31	61.188
CORE_L2MPKI_32	74.733
CORE_L2MPKI_33	65.488
CORE_L2MPKI_34	71.941
CORE_L2MPKI_35	70.252
CORE_L2MPKI_36	76.375
CORE_L2MPKI_37	73.003
CORE_L2MPKI_38	75.171
CORE_L2MPKI_39	75.772
CORE_L2MPKI_40	79.506
CORE_L2MPKI_41	76.543
CORE_L2MPKI_42	79.962
CORE_L2MPKI_43	77.577
CORE_L2MPKI_44	83.370
CORE_L2MPKI_45	80.376
CORE_L2MPKI_46	81.118
CORE_L2MPKI_47	75.629
CORE_L2MPKI_48	82.178
CORE_L2MPKI_49	79.535
CORE_L2MPKI_50	80.351
CORE_L2MPKI_51	80.001
CORE_L2MPKI_52	84.038
CORE_L2MPKI_53	77.673
CORE_L2MPKI_54	80.981
CORE_L2MPKI_55	77.998
CORE_L2MPKI_56	84.146
CORE_L2MPKI_57	81.249
CORE_L2MPKI_58	79.361
CORE_L2MPKI_59	73.994
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 77.137
MISSES-CORES
CORE_MISSES_0	32563
CORE_MISSES_1	29967
CORE_MISSES_2	32560
CORE_MISSES_3	31241
CORE_MISSES_4	29964
CORE_MISSES_5	33142
CORE_MISSES_6	30643
CORE_MISSES_7	31280
CORE_MISSES_8	30580
CORE_MISSES_9	33821
CORE_MISSES_10	31922
CORE_MISSES_11	30600
CORE_MISSES_12	31281
CORE_MISSES_13	31200
CORE_MISSES_14	31940
CORE_MISSES_15	31900
CORE_MISSES_16	31220
CORE_MISSES_17	31242
CORE_MISSES_18	33880
CORE_MISSES_19	30580
CORE_MISSES_20	31260
CORE_MISSES_21	31881
CORE_MISSES_22	29280
CORE_MISSES_23	30600
CORE_MISSES_24	31920
CORE_MISSES_25	29960
CORE_MISSES_26	30620
CORE_MISSES_27	31200
CORE_MISSES_28	28680
CORE_MISSES_29	30600
CORE_MISSES_30	21740
CORE_MISSES_31	13101
CORE_MISSES_32	20612
CORE_MISSES_33	15254
CORE_MISSES_34	17754
CORE_MISSES_35	17182
CORE_MISSES_36	23746
CORE_MISSES_37	18350
CORE_MISSES_38	23855
CORE_MISSES_39	20091
CORE_MISSES_40	26373
CORE_MISSES_41	21246
CORE_MISSES_42	26028
CORE_MISSES_43	24137
CORE_MISSES_44	28562
CORE_MISSES_45	26834
CORE_MISSES_46	26578
CORE_MISSES_47	21464
CORE_MISSES_48	27888
CORE_MISSES_49	24558
CORE_MISSES_50	26548
CORE_MISSES_51	25613
CORE_MISSES_52	27992
CORE_MISSES_53	23133
CORE_MISSES_54	26383
CORE_MISSES_55	23392
CORE_MISSES_56	28424
CORE_MISSES_57	27409
CORE_MISSES_58	26142
CORE_MISSES_59	20337
L2_MISSES = 1638253
L2_total_cache_accesses = 1806618
L2_total_cache_misses = 1638253
L2_total_cache_miss_rate = 0.9068
L2_total_cache_pending_hits = 7996
L2_total_cache_reservation_fails = 1248942
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 159500
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1263221
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 975750
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 375000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 268313
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 813
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 86
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 31
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4779
L2_cache_data_port_util = 0.090
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4945229
icnt_total_pkts_simt_to_mem=4185111
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     265.9096
gpu_ipc_2 =       2.9378
gpu_tot_sim_cycle_stream_1 = 2957806
gpu_tot_sim_cycle_stream_2 = 2957813
gpu_sim_insn_1 = 786509056
gpu_sim_insn_2 = 8689408
gpu_sim_cycle = 2957814
gpu_sim_insn = 795198464
gpu_ipc =     268.8467
gpu_tot_sim_cycle = 2957814
gpu_tot_sim_insn = 795198464
gpu_tot_ipc =     268.8467
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 12268523
gpu_stall_icnt2sh    = 36197
gpu_total_sim_rate=193856

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12582827
	L1I_total_cache_misses = 18794
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 42980, Miss = 42980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2602676
	L1D_cache_core[1]: Access = 40380, Miss = 40380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2657480
	L1D_cache_core[2]: Access = 42980, Miss = 42980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2593346
	L1D_cache_core[3]: Access = 41020, Miss = 41020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2611894
	L1D_cache_core[4]: Access = 39720, Miss = 39720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2579185
	L1D_cache_core[5]: Access = 44860, Miss = 44860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2569378
	L1D_cache_core[6]: Access = 41060, Miss = 41060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2624003
	L1D_cache_core[7]: Access = 41060, Miss = 41060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2639852
	L1D_cache_core[8]: Access = 42280, Miss = 42280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2651559
	L1D_cache_core[9]: Access = 42940, Miss = 42940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2578027
	L1D_cache_core[10]: Access = 42340, Miss = 42340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2592356
	L1D_cache_core[11]: Access = 41020, Miss = 41020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2625546
	L1D_cache_core[12]: Access = 42340, Miss = 42340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2653866
	L1D_cache_core[13]: Access = 42240, Miss = 42240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2561948
	L1D_cache_core[14]: Access = 41700, Miss = 41700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2582098
	L1D_cache_core[15]: Access = 41660, Miss = 41660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2571640
	L1D_cache_core[16]: Access = 42300, Miss = 42300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2585442
	L1D_cache_core[17]: Access = 42300, Miss = 42300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2650746
	L1D_cache_core[18]: Access = 43660, Miss = 43660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2638092
	L1D_cache_core[19]: Access = 41000, Miss = 41000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2575962
	L1D_cache_core[20]: Access = 41020, Miss = 41020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2572946
	L1D_cache_core[21]: Access = 42940, Miss = 42940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2508005
	L1D_cache_core[22]: Access = 39700, Miss = 39700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2623672
	L1D_cache_core[23]: Access = 41020, Miss = 41020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2606294
	L1D_cache_core[24]: Access = 41680, Miss = 41680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2615910
	L1D_cache_core[25]: Access = 40380, Miss = 40380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2597196
	L1D_cache_core[26]: Access = 41700, Miss = 41700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2588068
	L1D_cache_core[27]: Access = 41600, Miss = 41600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2488149
	L1D_cache_core[28]: Access = 39080, Miss = 39080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2563372
	L1D_cache_core[29]: Access = 41040, Miss = 41040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2593242
	L1D_cache_core[30]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[31]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 685
	L1D_cache_core[32]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 607
	L1D_cache_core[33]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 569
	L1D_cache_core[34]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 559
	L1D_cache_core[35]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 584
	L1D_cache_core[36]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 936
	L1D_cache_core[37]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 653
	L1D_cache_core[38]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 595
	L1D_cache_core[39]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 688
	L1D_cache_core[40]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 925
	L1D_cache_core[41]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 920
	L1D_cache_core[42]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641
	L1D_cache_core[43]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 764
	L1D_cache_core[44]: Access = 68, Miss = 68, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 898
	L1D_cache_core[45]: Access = 68, Miss = 68, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 749
	L1D_cache_core[46]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 976
	L1D_cache_core[47]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 819
	L1D_cache_core[48]: Access = 68, Miss = 68, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 737
	L1D_cache_core[49]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921
	L1D_cache_core[50]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 826
	L1D_cache_core[51]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 750
	L1D_cache_core[52]: Access = 68, Miss = 68, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1025
	L1D_cache_core[53]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[54]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 802
	L1D_cache_core[55]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 998
	L1D_cache_core[56]: Access = 68, Miss = 68, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 841
	L1D_cache_core[57]: Access = 68, Miss = 68, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[58]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1068
	L1D_cache_core[59]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 796
	L1D_total_cache_accesses = 1251944
	L1D_total_cache_misses = 1251944
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 77925749
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 64127
	L1C_total_cache_misses = 1440
	L1C_total_cache_miss_rate = 0.0225
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 751944
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 62905600
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 62687
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 500000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 15020149
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12564033
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 18794
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
57497, 57497, 57497, 57497, 57303, 57303, 57303, 57303, 47898, 47898, 47898, 47898, 47801, 47801, 47801, 47801, 
gpgpu_n_tot_thrd_icount = 795732992
gpgpu_n_tot_w_icount = 24866656
gpgpu_n_stall_shd_mem = 166555622
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1940124
gpgpu_n_mem_write_global = 500000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 25228032
gpgpu_n_store_insn = 16000000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2052064
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 166555622
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:278569252	W0_Idle:27203521	W0_Scoreboard:24298066	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:24866841
Warp Occupancy Distribution:
Stall:120284189	W0_Idle:8688888	W0_Scoreboard:24007683	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:24488080
Warp Occupancy Distribution:
Stall:158285063	W0_Idle:18514633	W0_Scoreboard:290383	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:378761
warp_utilization0: 0.070060
warp_utilization1: 0.137985
warp_utilization2: 0.002134
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6015552 {8:751944,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 68000000 {136:500000,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 47959008 {40:1181734,72:2922,136:3524,}
traffic_breakdown_coretomem[INST_ACC_R] = 9600 {8:1200,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 102264384 {136:751944,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4000000 {8:500000,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 47929096 {40:1181000,72:2920,136:3521,}
traffic_breakdown_memtocore[INST_ACC_R] = 163200 {136:1200,}
maxmrqlatency = 1565 
maxdqlatency = 0 
maxmflatency = 8040 
averagemflatency = 1340 
averagemflatency_1 = 1521 
averagemflatency_2= 1150 
averagemrqlatency_1 = 76 
averagemrqlatency_2 = 67 
max_icnt2mem_latency = 7400 
max_icnt2sh_latency = 2957813 
mrq_lat_table:1047008 	34378 	60575 	121001 	327063 	574867 	766568 	592840 	151962 	3526 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	39766 	144363 	689425 	1215808 	344895 	5185 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	10489 	50815 	174027 	160482 	146601 	324782 	819885 	661677 	89856 	2502 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1796200 	142057 	1158 	27 	0 	0 	0 	0 	0 	794 	1384 	2805 	5737 	11514 	25569 	48931 	94509 	175003 	133754 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	13 	373 	5527 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        26        31        20        14        26        12        26        44        24        34        20        24        32        28        32        32 
dram[1]:        24        18        32        18        22        12        28        46        28        22        20        12        32        30        32        28 
dram[2]:        30        23        14        24        17        14        50        27        40        20         8         8        28        32        32        32 
dram[3]:        14        20        18        28        12        10        56        16        28        26         8        16        22        40        20        32 
dram[4]:        24        30        20        26        21        12        36        30        36        28        10        26        32        26        32        32 
dram[5]:        24        20        28        28        16        12        46        32        26        28         8         8        26        30        32        32 
maximum service time to same row:
dram[0]:      1317       983      1242      1045      1615      1397      1694      1951      1697      1967       925      1800      1304      1051      1767      2444 
dram[1]:      1584       970      1476      1309      1972      1047      1638      1601      1641      2006      1055      1348      1155      1182      1569      1361 
dram[2]:      1142      1007       978      1613      1626      1466      1795      2022      2376      2125      1647      1186      1060      1147      1479      1319 
dram[3]:      1035      1043      1188      1134      1187      1786      1688      1854      2876      2285      1074       985      1082      1412      1134      1199 
dram[4]:      1203       972      1054      1106      1607      1704      1726      1838      2270      1884      1131      1638      1048      1221      1607      1755 
dram[5]:      1040      1027      1315      1110      1672      1147      1672      1591      2324      1674      1042      1141      1201      1041      1789      1894 
average row accesses per activate:
dram[0]:  1.247132  1.256261  1.249345  1.249450  1.250699  1.253134  1.258255  1.261752  1.239835  1.244148  1.243079  1.245438  1.258975  1.262695  1.259385  1.265509 
dram[1]:  1.239253  1.237538  1.246809  1.245507  1.251652  1.250703  1.254575  1.255837  1.235850  1.241773  1.243807  1.245281  1.258080  1.255944  1.260464  1.264907 
dram[2]:  1.238248  1.244390  1.242051  1.252693  1.248541  1.253536  1.280345  1.261951  1.234426  1.244601  1.239607  1.243550  1.257125  1.263851  1.262834  1.265406 
dram[3]:  1.241255  1.248003  1.244691  1.244285  1.250400  1.247499  1.251803  1.254084  1.239074  1.244386  1.245604  1.250693  1.259768  1.262369  1.259328  1.261459 
dram[4]:  1.237083  1.244202  1.248809  1.251998  1.247320  1.254393  1.256902  1.262370  1.237327  1.239988  1.244097  1.250211  1.261002  1.258723  1.263765  1.263248 
dram[5]:  1.238214  1.241943  1.244261  1.246506  1.251217  1.251252  1.258475  1.254564  1.238549  1.241831  1.242653  1.245785  1.259770  1.261722  1.262438  1.262475 
average row locality = 3679807/2941927 = 1.250815
average row locality_1 = 2726123/2078242 = 1.311745
average row locality_2 = 953684/863685 = 1.104203
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     23413     26959     23252     24405     23199     23896     23549     24256     23074     25174     22914     24657     22097     23258     21695     22492 
dram[1]:     22597     23801     22857     23579     22701     22839     23344     23247     22833     22810     22892     23235     21375     21885     21991     22040 
dram[2]:     23778     23697     24409     23500     23855     22694     26117     23613     23887     22524     24271     23892     22829     22093     23346     21607 
dram[3]:     22840     23175     22863     23834     23092     22584     22946     22132     23653     22890     22852     23338     21831     22023     22261     21717 
dram[4]:     22979     23997     23490     24552     22623     24010     23193     24426     23060     23939     22912     25429     22609     22586     21436     23068 
dram[5]:     23102     23168     23655     22771     22449     23308     22652     22639     23004     22938     22677     23119     21281     21904     21292     22238 
total reads: 2218965
bank skew: 26959/21281 = 1.27
chip skew: 378290/362197 = 1.04
number of total write accesses:
dram[0]:     15501     19042     15350     16482     15285     15995     15662     16380     15197     17298     15032     16775     14198     15359     13797     14596 
dram[1]:     14676     15876     14951     15642     14801     14958     15460     15375     14963     14927     15018     15355     13465     13981     14086     14149 
dram[2]:     15867     15790     16488     15575     15948     14799     18238     15724     16001     14651     16403     16017     14933     14177     15447     13714 
dram[3]:     14914     15262     14945     15902     15195     14695     15070     14260     15783     15014     14973     15467     13925     14109     14363     13812 
dram[4]:     15065     16081     15570     16646     14723     16109     15321     16548     15187     16064     15023     17540     14699     14685     13549     15168 
dram[5]:     15191     15255     15749     14867     14550     15414     14772     14748     15124     15067     14789     15225     13375     13992     13396     14346 
total reads: 1460931
bank skew: 19042/13375 = 1.42
chip skew: 251949/235860 = 1.07
average mf latency per bank:
dram[0]:        884      1909       870      1174       879      1156       894      1171       866      1160       874      1166       880      1163       893      1171
dram[1]:        778       832       761       806       768       818       772       810       754       807       771       810       770       814       779       830
dram[2]:        981       964       972       941       981       944      1056       940       952       925       971       944       985       939       983       945
dram[3]:        791       805       787       797       800       801       802       800       787       782       789       802       795       803       803       806
dram[4]:        836       969       830       961       830       966       837       961       822       962       818      1006       836       961       845       973
dram[5]:        769       792       768       764       776       779       779       779       760       765       769       774       774       772       790       789
maximum mf latency per bank:
dram[0]:       5886      8040      5005      7180      5263      7041      6474      6945      5883      7164      5657      6966      5944      7132      5409      7157
dram[1]:       6147      5823      5952      5283      5068      5799      5741      5859      6581      6100      6414      6055      5938      5450      5728      5491
dram[2]:       6158      5594      5882      5152      6039      5509      6801      5235      6388      5875      6624      5932      6321      5208      6231      4977
dram[3]:       5124      5492      5396      5533      5297      6490      5159      6125      6127      6112      5960      5555      6038      6188      5592      5436
dram[4]:       5843      6058      6229      6153      4829      6145      5863      6148      5327      6088      5994      6741      5641      5427      6003      5619
dram[5]:       5553      6250      5976      6733      5995      5780      5481      5500      6264      5649      5783      5606      5180      4483      6597      5623
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3904314 n_nop=1637706 n_act=503098 n_pre=503084 n_req=461622 n_req_1=291672 n_req_2=169950 n_req_3=0 n_rd=756544 n_write=503882 bw_util=0.4729 bw_util_1=0.2988 bw_util_2=0.1741 bw_util_3=0 blp=10.525912 blp_1= 4.958364 blp_2= 3.148938 blp_3= -nan
 n_activity=3900947 dram_eff=0.4733 dram_eff_1=0.2991 dram_eff_2=0.1742 dram_eff_3=0
bk0: 46824a 1572130i bk1: 53912a 1089922i bk2: 46502a 1433499i bk3: 48810a 1256098i bk4: 46398a 1336715i bk5: 47792a 1213043i bk6: 47096a 1204448i bk7: 48512a 1065444i bk8: 46144a 1607877i bk9: 50344a 1287686i bk10: 45818a 1495282i bk11: 49312a 1229845i bk12: 44194a 1503973i bk13: 46516a 1320134i bk14: 43390a 1466891i bk15: 44980a 1334719i 
bw_dist = 0.299	0.174	0.000	0.526	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.671
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3904314 n_nop=1737476 n_act=481733 n_pre=481717 n_req=447358 n_req_1=291672 n_req_2=155686 n_req_3=0 n_rd=728038 n_write=475350 bw_util=0.4583 bw_util_1=0.2988 bw_util_2=0.1595 bw_util_3=0 blp=9.955760 blp_1= 4.946293 blp_2= 2.994503 blp_3= -nan
 n_activity=3861733 dram_eff=0.4634 dram_eff_1=0.3021 dram_eff_2=0.1613 dram_eff_3=0
bk0: 45194a 1712409i bk1: 47596a 1493459i bk2: 45710a 1550406i bk3: 47158a 1413743i bk4: 45402a 1478883i bk5: 45676a 1414660i bk6: 46688a 1300763i bk7: 46494a 1289722i bk8: 45666a 1671519i bk9: 45618a 1618673i bk10: 45784a 1560444i bk11: 46470a 1472442i bk12: 42750a 1666065i bk13: 43770a 1556092i bk14: 43982a 1496485i bk15: 44080a 1459870i 
bw_dist = 0.299	0.159	0.000	0.531	0.011
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.0152
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3904314 n_nop=1652789 n_act=499910 n_pre=499898 n_req=459446 n_req_1=291676 n_req_2=167770 n_req_3=0 n_rd=752198 n_write=499519 bw_util=0.4707 bw_util_1=0.2988 bw_util_2=0.1719 bw_util_3=0 blp=10.428316 blp_1= 4.957197 blp_2= 3.108417 blp_3= -nan
 n_activity=3896337 dram_eff=0.4717 dram_eff_1=0.2994 dram_eff_2=0.1722 dram_eff_3=0
bk0: 47556a 1533900i bk1: 47394a 1470723i bk2: 48818a 1326876i bk3: 46998a 1374155i bk4: 47706a 1275661i bk5: 45386a 1371508i bk6: 52234a 919071i bk7: 47222a 1159206i bk8: 47772a 1517938i bk9: 45048a 1611239i bk10: 48542a 1342973i bk11: 47782a 1314028i bk12: 45652a 1433603i bk13: 44184a 1476419i bk14: 46692a 1278844i bk15: 43212a 1455455i 
bw_dist = 0.299	0.172	0.000	0.527	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4855
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3904314 n_nop=1738288 n_act=481328 n_pre=481316 n_req=447365 n_req_1=291676 n_req_2=155689 n_req_3=0 n_rd=728030 n_write=475352 bw_util=0.4583 bw_util_1=0.2988 bw_util_2=0.1595 bw_util_3=0 blp=9.971380 blp_1= 4.969391 blp_2= 2.979247 blp_3= -nan
 n_activity=3860013 dram_eff=0.4636 dram_eff_1=0.3023 dram_eff_2=0.1613 dram_eff_3=0
bk0: 45678a 1682267i bk1: 46348a 1578271i bk2: 45718a 1562588i bk3: 47664a 1385602i bk4: 46184a 1432004i bk5: 45168a 1438432i bk6: 45892a 1362475i bk7: 44264a 1418894i bk8: 47306a 1577849i bk9: 45780a 1597939i bk10: 45702a 1559215i bk11: 46674a 1453291i bk12: 43662a 1588351i bk13: 44040a 1526561i bk14: 44516a 1459589i bk15: 43434a 1489456i 
bw_dist = 0.299	0.159	0.000	0.530	0.011
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.9967
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3904314 n_nop=1665138 n_act=497336 n_pre=497322 n_req=457643 n_req_1=291668 n_req_2=165975 n_req_3=0 n_rd=748594 n_write=495924 bw_util=0.4688 bw_util_1=0.2988 bw_util_2=0.17 bw_util_3=0 blp=10.348478 blp_1= 4.945023 blp_2= 3.080218 blp_3= -nan
 n_activity=3892954 dram_eff=0.4702 dram_eff_1=0.2997 dram_eff_2=0.1705 dram_eff_3=0
bk0: 45958a 1640412i bk1: 47990a 1454651i bk2: 46978a 1455447i bk3: 49102a 1257254i bk4: 45246a 1434477i bk5: 48020a 1219464i bk6: 46386a 1281038i bk7: 48850a 1079243i bk8: 46120a 1616238i bk9: 47876a 1444506i bk10: 45824a 1519844i bk11: 50854a 1158023i bk12: 45218a 1457032i bk13: 45168a 1412228i bk14: 42868a 1523637i bk15: 46136a 1266986i 
bw_dist = 0.299	0.170	0.000	0.528	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2667
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3904314 n_nop=1751273 n_act=478498 n_pre=478485 n_req=445531 n_req_1=291672 n_req_2=153859 n_req_3=0 n_rd=724362 n_write=471696 bw_util=0.4564 bw_util_1=0.2988 bw_util_2=0.1576 bw_util_3=0 blp=9.873482 blp_1= 4.953112 blp_2= 2.964040 blp_3= -nan
 n_activity=3856299 dram_eff=0.4621 dram_eff_1=0.3025 dram_eff_2=0.1596 dram_eff_3=0
bk0: 46204a 1645321i bk1: 46334a 1585847i bk2: 47308a 1475278i bk3: 45542a 1525129i bk4: 44892a 1511775i bk5: 46612a 1372819i bk6: 45300a 1408890i bk7: 45274a 1368511i bk8: 46004a 1668443i bk9: 45876a 1614322i bk10: 45354a 1592132i bk11: 46236a 1503630i bk12: 42562a 1675806i bk13: 43808a 1566453i bk14: 42582a 1598700i bk15: 44474a 1432327i 
bw_dist = 0.299	0.158	0.000	0.531	0.012
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.7894

========= L2 cache stats =========
L2_cache_bank[0]: Access = 198944, Miss = 183209, Miss_rate = 0.921, Pending_hits = 731, Reservation_fails = 64974
L2_cache_bank[1]: Access = 230142, Miss = 195119, Miss_rate = 0.848, Pending_hits = 1251, Reservation_fails = 196613
L2_cache_bank[2]: Access = 195750, Miss = 180593, Miss_rate = 0.923, Pending_hits = 688, Reservation_fails = 133788
L2_cache_bank[3]: Access = 201418, Miss = 183438, Miss_rate = 0.911, Pending_hits = 687, Reservation_fails = 153308
L2_cache_bank[4]: Access = 212882, Miss = 192508, Miss_rate = 0.904, Pending_hits = 1394, Reservation_fails = 168518
L2_cache_bank[5]: Access = 201576, Miss = 183636, Miss_rate = 0.911, Pending_hits = 767, Reservation_fails = 96160
L2_cache_bank[6]: Access = 198163, Miss = 182351, Miss_rate = 0.920, Pending_hits = 675, Reservation_fails = 130788
L2_cache_bank[7]: Access = 199486, Miss = 181704, Miss_rate = 0.911, Pending_hits = 795, Reservation_fails = 150456
L2_cache_bank[8]: Access = 197526, Miss = 182312, Miss_rate = 0.923, Pending_hits = 649, Reservation_fails = 95466
L2_cache_bank[9]: Access = 212298, Miss = 192020, Miss_rate = 0.904, Pending_hits = 1435, Reservation_fails = 198757
L2_cache_bank[10]: Access = 194556, Miss = 180117, Miss_rate = 0.926, Pending_hits = 522, Reservation_fails = 121953
L2_cache_bank[11]: Access = 198129, Miss = 182089, Miss_rate = 0.919, Pending_hits = 666, Reservation_fails = 138335
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 198944, Miss = 183209 (0.921), PendingHit = 731 (0.00367)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 230142, Miss = 195119 (0.848), PendingHit = 1251 (0.00544)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 195750, Miss = 180593 (0.923), PendingHit = 688 (0.00351)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 201418, Miss = 183438 (0.911), PendingHit = 687 (0.00341)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 212882, Miss = 192508 (0.904), PendingHit = 1394 (0.00655)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 201576, Miss = 183636 (0.911), PendingHit = 767 (0.00381)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 198163, Miss = 182351 (0.92), PendingHit = 675 (0.00341)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 199486, Miss = 181704 (0.911), PendingHit = 795 (0.00399)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 197526, Miss = 182312 (0.923), PendingHit = 649 (0.00329)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 212298, Miss = 192020 (0.904), PendingHit = 1435 (0.00676)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 194556, Miss = 180117 (0.926), PendingHit = 522 (0.00268)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 198129, Miss = 182089 (0.919), PendingHit = 666 (0.00336)
L2 Cache Total Miss Rate = 0.909
Stream 1: L2 Cache Miss Rate = 0.999
Stream 2: L2 Cache Miss Rate = 0.815
Stream 1: Accesses  = 1251110
Stream 1: Misses  = 1250036
Stream 2: Accesses  = 1189760
Stream 2: Misses  = 969060
Stream 1+2: Accesses  = 2440870
Stream 1+2: Misses  = 2219096
Total Accesses  = 2440870
MPKI-CORES
CORE_L2MPKI_0	1.596
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	78.869
CORE_L2MPKI_31	69.797
CORE_L2MPKI_32	78.805
CORE_L2MPKI_33	71.701
CORE_L2MPKI_34	75.692
CORE_L2MPKI_35	73.686
CORE_L2MPKI_36	79.233
CORE_L2MPKI_37	74.828
CORE_L2MPKI_38	78.886
CORE_L2MPKI_39	76.993
CORE_L2MPKI_40	81.935
CORE_L2MPKI_41	79.740
CORE_L2MPKI_42	81.914
CORE_L2MPKI_43	79.982
CORE_L2MPKI_44	84.773
CORE_L2MPKI_45	81.220
CORE_L2MPKI_46	83.107
CORE_L2MPKI_47	79.387
CORE_L2MPKI_48	83.933
CORE_L2MPKI_49	81.443
CORE_L2MPKI_50	83.095
CORE_L2MPKI_51	81.974
CORE_L2MPKI_52	85.734
CORE_L2MPKI_53	80.193
CORE_L2MPKI_54	82.202
CORE_L2MPKI_55	80.799
CORE_L2MPKI_56	85.431
CORE_L2MPKI_57	82.813
CORE_L2MPKI_58	81.814
CORE_L2MPKI_59	78.701
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 79.956
MISSES-CORES
CORE_MISSES_0	42985
CORE_MISSES_1	40387
CORE_MISSES_2	42984
CORE_MISSES_3	41021
CORE_MISSES_4	39724
CORE_MISSES_5	44863
CORE_MISSES_6	41063
CORE_MISSES_7	41060
CORE_MISSES_8	42280
CORE_MISSES_9	42941
CORE_MISSES_10	42342
CORE_MISSES_11	41020
CORE_MISSES_12	42341
CORE_MISSES_13	42241
CORE_MISSES_14	41700
CORE_MISSES_15	41660
CORE_MISSES_16	42301
CORE_MISSES_17	42302
CORE_MISSES_18	43660
CORE_MISSES_19	41000
CORE_MISSES_20	41020
CORE_MISSES_21	42941
CORE_MISSES_22	39700
CORE_MISSES_23	41020
CORE_MISSES_24	41680
CORE_MISSES_25	40380
CORE_MISSES_26	41700
CORE_MISSES_27	41600
CORE_MISSES_28	39080
CORE_MISSES_29	41040
CORE_MISSES_30	31058
CORE_MISSES_31	21752
CORE_MISSES_32	30072
CORE_MISSES_33	24275
CORE_MISSES_34	26423
CORE_MISSES_35	25209
CORE_MISSES_36	33207
CORE_MISSES_37	26641
CORE_MISSES_38	32718
CORE_MISSES_39	28373
CORE_MISSES_40	35944
CORE_MISSES_41	30110
CORE_MISSES_42	35214
CORE_MISSES_43	32804
CORE_MISSES_44	37707
CORE_MISSES_45	35685
CORE_MISSES_46	35716
CORE_MISSES_47	30185
CORE_MISSES_48	37669
CORE_MISSES_49	32783
CORE_MISSES_50	35711
CORE_MISSES_51	33718
CORE_MISSES_52	37520
CORE_MISSES_53	31528
CORE_MISSES_54	34688
CORE_MISSES_55	31986
CORE_MISSES_56	38180
CORE_MISSES_57	37050
CORE_MISSES_58	35603
CORE_MISSES_59	29531
L2_MISSES = 2219096
L2_total_cache_accesses = 2440870
L2_total_cache_misses = 2219096
L2_total_cache_miss_rate = 0.9091
L2_total_cache_pending_hits = 10260
L2_total_cache_reservation_fails = 1649116
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 210411
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10144
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1719055
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1288865
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 500000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 352980
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1047
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 113
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 40
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7171
L2_cache_data_port_util = 0.092
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=6654265
icnt_total_pkts_simt_to_mem=5643058
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     265.9096
gpu_ipc_2 =       2.9378
gpu_tot_sim_cycle_stream_1 = 2957806
gpu_tot_sim_cycle_stream_2 = 2957813
gpu_sim_insn_1 = 786509056
gpu_sim_insn_2 = 8689408
gpu_sim_cycle = 2957814
gpu_sim_insn = 795198464
gpu_ipc =     268.8467
gpu_tot_sim_cycle = 2957814
gpu_tot_sim_insn = 795198464
gpu_tot_ipc =     268.8467
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 12268523
gpu_stall_icnt2sh    = 36197
gpu_total_sim_rate=193856

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12582827
	L1I_total_cache_misses = 18794
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 42980, Miss = 42980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2602676
	L1D_cache_core[1]: Access = 40380, Miss = 40380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2657480
	L1D_cache_core[2]: Access = 42980, Miss = 42980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2593346
	L1D_cache_core[3]: Access = 41020, Miss = 41020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2611894
	L1D_cache_core[4]: Access = 39720, Miss = 39720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2579185
	L1D_cache_core[5]: Access = 44860, Miss = 44860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2569378
	L1D_cache_core[6]: Access = 41060, Miss = 41060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2624003
	L1D_cache_core[7]: Access = 41060, Miss = 41060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2639852
	L1D_cache_core[8]: Access = 42280, Miss = 42280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2651559
	L1D_cache_core[9]: Access = 42940, Miss = 42940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2578027
	L1D_cache_core[10]: Access = 42340, Miss = 42340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2592356
	L1D_cache_core[11]: Access = 41020, Miss = 41020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2625546
	L1D_cache_core[12]: Access = 42340, Miss = 42340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2653866
	L1D_cache_core[13]: Access = 42240, Miss = 42240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2561948
	L1D_cache_core[14]: Access = 41700, Miss = 41700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2582098
	L1D_cache_core[15]: Access = 41660, Miss = 41660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2571640
	L1D_cache_core[16]: Access = 42300, Miss = 42300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2585442
	L1D_cache_core[17]: Access = 42300, Miss = 42300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2650746
	L1D_cache_core[18]: Access = 43660, Miss = 43660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2638092
	L1D_cache_core[19]: Access = 41000, Miss = 41000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2575962
	L1D_cache_core[20]: Access = 41020, Miss = 41020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2572946
	L1D_cache_core[21]: Access = 42940, Miss = 42940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2508005
	L1D_cache_core[22]: Access = 39700, Miss = 39700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2623672
	L1D_cache_core[23]: Access = 41020, Miss = 41020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2606294
	L1D_cache_core[24]: Access = 41680, Miss = 41680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2615910
	L1D_cache_core[25]: Access = 40380, Miss = 40380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2597196
	L1D_cache_core[26]: Access = 41700, Miss = 41700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2588068
	L1D_cache_core[27]: Access = 41600, Miss = 41600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2488149
	L1D_cache_core[28]: Access = 39080, Miss = 39080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2563372
	L1D_cache_core[29]: Access = 41040, Miss = 41040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2593242
	L1D_cache_core[30]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[31]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 685
	L1D_cache_core[32]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 607
	L1D_cache_core[33]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 569
	L1D_cache_core[34]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 559
	L1D_cache_core[35]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 584
	L1D_cache_core[36]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 936
	L1D_cache_core[37]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 653
	L1D_cache_core[38]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 595
	L1D_cache_core[39]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 688
	L1D_cache_core[40]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 925
	L1D_cache_core[41]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 920
	L1D_cache_core[42]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641
	L1D_cache_core[43]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 764
	L1D_cache_core[44]: Access = 68, Miss = 68, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 898
	L1D_cache_core[45]: Access = 68, Miss = 68, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 749
	L1D_cache_core[46]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 976
	L1D_cache_core[47]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 819
	L1D_cache_core[48]: Access = 68, Miss = 68, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 737
	L1D_cache_core[49]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921
	L1D_cache_core[50]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 826
	L1D_cache_core[51]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 750
	L1D_cache_core[52]: Access = 68, Miss = 68, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1025
	L1D_cache_core[53]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[54]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 802
	L1D_cache_core[55]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 998
	L1D_cache_core[56]: Access = 68, Miss = 68, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 841
	L1D_cache_core[57]: Access = 68, Miss = 68, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[58]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1068
	L1D_cache_core[59]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 796
	L1D_total_cache_accesses = 1251944
	L1D_total_cache_misses = 1251944
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 77925749
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 64127
	L1C_total_cache_misses = 1440
	L1C_total_cache_miss_rate = 0.0225
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 751944
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 62905600
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 62687
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 500000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 15020149
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12564033
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 18794
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
57497, 57497, 57497, 57497, 57303, 57303, 57303, 57303, 47898, 47898, 47898, 47898, 47801, 47801, 47801, 47801, 
gpgpu_n_tot_thrd_icount = 795732992
gpgpu_n_tot_w_icount = 24866656
gpgpu_n_stall_shd_mem = 166555622
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1940124
gpgpu_n_mem_write_global = 500000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 25228032
gpgpu_n_store_insn = 16000000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2052064
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 166555622
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:278569252	W0_Idle:27203521	W0_Scoreboard:24298066	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:24866841
Warp Occupancy Distribution:
Stall:120284189	W0_Idle:8688888	W0_Scoreboard:24007683	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:24488080
Warp Occupancy Distribution:
Stall:158285063	W0_Idle:18514633	W0_Scoreboard:290383	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:378761
warp_utilization0: 0.070060
warp_utilization1: 0.137985
warp_utilization2: 0.002134
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6015552 {8:751944,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 68000000 {136:500000,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 47959008 {40:1181734,72:2922,136:3524,}
traffic_breakdown_coretomem[INST_ACC_R] = 9600 {8:1200,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 102264384 {136:751944,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4000000 {8:500000,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 47929096 {40:1181000,72:2920,136:3521,}
traffic_breakdown_memtocore[INST_ACC_R] = 163200 {136:1200,}
maxmrqlatency = 1565 
maxdqlatency = 0 
maxmflatency = 8040 
averagemflatency = 1340 
averagemflatency_1 = 1521 
averagemflatency_2= 1150 
averagemrqlatency_1 = 76 
averagemrqlatency_2 = 67 
max_icnt2mem_latency = 7400 
max_icnt2sh_latency = 2957813 
mrq_lat_table:1047008 	34378 	60575 	121001 	327063 	574867 	766568 	592840 	151962 	3526 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	39766 	144363 	689425 	1215808 	344895 	5185 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	10489 	50815 	174027 	160482 	146601 	324782 	819885 	661677 	89856 	2502 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1796200 	142057 	1158 	27 	0 	0 	0 	0 	0 	794 	1384 	2805 	5737 	11514 	25569 	48931 	94509 	175003 	133754 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	13 	373 	5527 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        26        31        20        14        26        12        26        44        24        34        20        24        32        28        32        32 
dram[1]:        24        18        32        18        22        12        28        46        28        22        20        12        32        30        32        28 
dram[2]:        30        23        14        24        17        14        50        27        40        20         8         8        28        32        32        32 
dram[3]:        14        20        18        28        12        10        56        16        28        26         8        16        22        40        20        32 
dram[4]:        24        30        20        26        21        12        36        30        36        28        10        26        32        26        32        32 
dram[5]:        24        20        28        28        16        12        46        32        26        28         8         8        26        30        32        32 
maximum service time to same row:
dram[0]:      1317       983      1242      1045      1615      1397      1694      1951      1697      1967       925      1800      1304      1051      1767      2444 
dram[1]:      1584       970      1476      1309      1972      1047      1638      1601      1641      2006      1055      1348      1155      1182      1569      1361 
dram[2]:      1142      1007       978      1613      1626      1466      1795      2022      2376      2125      1647      1186      1060      1147      1479      1319 
dram[3]:      1035      1043      1188      1134      1187      1786      1688      1854      2876      2285      1074       985      1082      1412      1134      1199 
dram[4]:      1203       972      1054      1106      1607      1704      1726      1838      2270      1884      1131      1638      1048      1221      1607      1755 
dram[5]:      1040      1027      1315      1110      1672      1147      1672      1591      2324      1674      1042      1141      1201      1041      1789      1894 
average row accesses per activate:
dram[0]:  1.247132  1.256261  1.249345  1.249450  1.250699  1.253134  1.258255  1.261752  1.239835  1.244148  1.243079  1.245438  1.258975  1.262695  1.259385  1.265509 
dram[1]:  1.239253  1.237538  1.246809  1.245507  1.251652  1.250703  1.254575  1.255837  1.235850  1.241773  1.243807  1.245281  1.258080  1.255944  1.260464  1.264907 
dram[2]:  1.238248  1.244390  1.242051  1.252693  1.248541  1.253536  1.280345  1.261951  1.234426  1.244601  1.239607  1.243550  1.257125  1.263851  1.262834  1.265406 
dram[3]:  1.241255  1.248003  1.244691  1.244285  1.250400  1.247499  1.251803  1.254084  1.239074  1.244386  1.245604  1.250693  1.259768  1.262369  1.259328  1.261459 
dram[4]:  1.237083  1.244202  1.248809  1.251998  1.247320  1.254393  1.256902  1.262370  1.237327  1.239988  1.244097  1.250211  1.261002  1.258723  1.263765  1.263248 
dram[5]:  1.238214  1.241943  1.244261  1.246506  1.251217  1.251252  1.258475  1.254564  1.238549  1.241831  1.242653  1.245785  1.259770  1.261722  1.262438  1.262475 
average row locality = 3679807/2941927 = 1.250815
average row locality_1 = 2726123/2078242 = 1.311745
average row locality_2 = 953684/863685 = 1.104203
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     23413     26959     23252     24405     23199     23896     23549     24256     23074     25174     22914     24657     22097     23258     21695     22492 
dram[1]:     22597     23801     22857     23579     22701     22839     23344     23247     22833     22810     22892     23235     21375     21885     21991     22040 
dram[2]:     23778     23697     24409     23500     23855     22694     26117     23613     23887     22524     24271     23892     22829     22093     23346     21607 
dram[3]:     22840     23175     22863     23834     23092     22584     22946     22132     23653     22890     22852     23338     21831     22023     22261     21717 
dram[4]:     22979     23997     23490     24552     22623     24010     23193     24426     23060     23939     22912     25429     22609     22586     21436     23068 
dram[5]:     23102     23168     23655     22771     22449     23308     22652     22639     23004     22938     22677     23119     21281     21904     21292     22238 
total reads: 2218965
bank skew: 26959/21281 = 1.27
chip skew: 378290/362197 = 1.04
number of total write accesses:
dram[0]:     15501     19042     15350     16482     15285     15995     15662     16380     15197     17298     15032     16775     14198     15359     13797     14596 
dram[1]:     14676     15876     14951     15642     14801     14958     15460     15375     14963     14927     15018     15355     13465     13981     14086     14149 
dram[2]:     15867     15790     16488     15575     15948     14799     18238     15724     16001     14651     16403     16017     14933     14177     15447     13714 
dram[3]:     14914     15262     14945     15902     15195     14695     15070     14260     15783     15014     14973     15467     13925     14109     14363     13812 
dram[4]:     15065     16081     15570     16646     14723     16109     15321     16548     15187     16064     15023     17540     14699     14685     13549     15168 
dram[5]:     15191     15255     15749     14867     14550     15414     14772     14748     15124     15067     14789     15225     13375     13992     13396     14346 
total reads: 1460931
bank skew: 19042/13375 = 1.42
chip skew: 251949/235860 = 1.07
average mf latency per bank:
dram[0]:        884      1909       870      1174       879      1156       894      1171       866      1160       874      1166       880      1163       893      1171
dram[1]:        778       832       761       806       768       818       772       810       754       807       771       810       770       814       779       830
dram[2]:        981       964       972       941       981       944      1056       940       952       925       971       944       985       939       983       945
dram[3]:        791       805       787       797       800       801       802       800       787       782       789       802       795       803       803       806
dram[4]:        836       969       830       961       830       966       837       961       822       962       818      1006       836       961       845       973
dram[5]:        769       792       768       764       776       779       779       779       760       765       769       774       774       772       790       789
maximum mf latency per bank:
dram[0]:       5886      8040      5005      7180      5263      7041      6474      6945      5883      7164      5657      6966      5944      7132      5409      7157
dram[1]:       6147      5823      5952      5283      5068      5799      5741      5859      6581      6100      6414      6055      5938      5450      5728      5491
dram[2]:       6158      5594      5882      5152      6039      5509      6801      5235      6388      5875      6624      5932      6321      5208      6231      4977
dram[3]:       5124      5492      5396      5533      5297      6490      5159      6125      6127      6112      5960      5555      6038      6188      5592      5436
dram[4]:       5843      6058      6229      6153      4829      6145      5863      6148      5327      6088      5994      6741      5641      5427      6003      5619
dram[5]:       5553      6250      5976      6733      5995      5780      5481      5500      6264      5649      5783      5606      5180      4483      6597      5623
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3904314 n_nop=1637706 n_act=503098 n_pre=503084 n_req=461622 n_req_1=291672 n_req_2=169950 n_req_3=0 n_rd=756544 n_write=503882 bw_util=0.4729 bw_util_1=0.2988 bw_util_2=0.1741 bw_util_3=0 blp=10.525912 blp_1= 4.958364 blp_2= 3.148938 blp_3= -nan
 n_activity=3900947 dram_eff=0.4733 dram_eff_1=0.2991 dram_eff_2=0.1742 dram_eff_3=0
bk0: 46824a 1572130i bk1: 53912a 1089922i bk2: 46502a 1433499i bk3: 48810a 1256098i bk4: 46398a 1336715i bk5: 47792a 1213043i bk6: 47096a 1204448i bk7: 48512a 1065444i bk8: 46144a 1607877i bk9: 50344a 1287686i bk10: 45818a 1495282i bk11: 49312a 1229845i bk12: 44194a 1503973i bk13: 46516a 1320134i bk14: 43390a 1466891i bk15: 44980a 1334719i 
bw_dist = 0.299	0.174	0.000	0.526	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.671
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3904314 n_nop=1737476 n_act=481733 n_pre=481717 n_req=447358 n_req_1=291672 n_req_2=155686 n_req_3=0 n_rd=728038 n_write=475350 bw_util=0.4583 bw_util_1=0.2988 bw_util_2=0.1595 bw_util_3=0 blp=9.955760 blp_1= 4.946293 blp_2= 2.994503 blp_3= -nan
 n_activity=3861733 dram_eff=0.4634 dram_eff_1=0.3021 dram_eff_2=0.1613 dram_eff_3=0
bk0: 45194a 1712409i bk1: 47596a 1493459i bk2: 45710a 1550406i bk3: 47158a 1413743i bk4: 45402a 1478883i bk5: 45676a 1414660i bk6: 46688a 1300763i bk7: 46494a 1289722i bk8: 45666a 1671519i bk9: 45618a 1618673i bk10: 45784a 1560444i bk11: 46470a 1472442i bk12: 42750a 1666065i bk13: 43770a 1556092i bk14: 43982a 1496485i bk15: 44080a 1459870i 
bw_dist = 0.299	0.159	0.000	0.531	0.011
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.0152
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3904314 n_nop=1652789 n_act=499910 n_pre=499898 n_req=459446 n_req_1=291676 n_req_2=167770 n_req_3=0 n_rd=752198 n_write=499519 bw_util=0.4707 bw_util_1=0.2988 bw_util_2=0.1719 bw_util_3=0 blp=10.428316 blp_1= 4.957197 blp_2= 3.108417 blp_3= -nan
 n_activity=3896337 dram_eff=0.4717 dram_eff_1=0.2994 dram_eff_2=0.1722 dram_eff_3=0
bk0: 47556a 1533900i bk1: 47394a 1470723i bk2: 48818a 1326876i bk3: 46998a 1374155i bk4: 47706a 1275661i bk5: 45386a 1371508i bk6: 52234a 919071i bk7: 47222a 1159206i bk8: 47772a 1517938i bk9: 45048a 1611239i bk10: 48542a 1342973i bk11: 47782a 1314028i bk12: 45652a 1433603i bk13: 44184a 1476419i bk14: 46692a 1278844i bk15: 43212a 1455455i 
bw_dist = 0.299	0.172	0.000	0.527	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4855
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3904314 n_nop=1738288 n_act=481328 n_pre=481316 n_req=447365 n_req_1=291676 n_req_2=155689 n_req_3=0 n_rd=728030 n_write=475352 bw_util=0.4583 bw_util_1=0.2988 bw_util_2=0.1595 bw_util_3=0 blp=9.971380 blp_1= 4.969391 blp_2= 2.979247 blp_3= -nan
 n_activity=3860013 dram_eff=0.4636 dram_eff_1=0.3023 dram_eff_2=0.1613 dram_eff_3=0
bk0: 45678a 1682267i bk1: 46348a 1578271i bk2: 45718a 1562588i bk3: 47664a 1385602i bk4: 46184a 1432004i bk5: 45168a 1438432i bk6: 45892a 1362475i bk7: 44264a 1418894i bk8: 47306a 1577849i bk9: 45780a 1597939i bk10: 45702a 1559215i bk11: 46674a 1453291i bk12: 43662a 1588351i bk13: 44040a 1526561i bk14: 44516a 1459589i bk15: 43434a 1489456i 
bw_dist = 0.299	0.159	0.000	0.530	0.011
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.9967
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3904314 n_nop=1665138 n_act=497336 n_pre=497322 n_req=457643 n_req_1=291668 n_req_2=165975 n_req_3=0 n_rd=748594 n_write=495924 bw_util=0.4688 bw_util_1=0.2988 bw_util_2=0.17 bw_util_3=0 blp=10.348478 blp_1= 4.945023 blp_2= 3.080218 blp_3= -nan
 n_activity=3892954 dram_eff=0.4702 dram_eff_1=0.2997 dram_eff_2=0.1705 dram_eff_3=0
bk0: 45958a 1640412i bk1: 47990a 1454651i bk2: 46978a 1455447i bk3: 49102a 1257254i bk4: 45246a 1434477i bk5: 48020a 1219464i bk6: 46386a 1281038i bk7: 48850a 1079243i bk8: 46120a 1616238i bk9: 47876a 1444506i bk10: 45824a 1519844i bk11: 50854a 1158023i bk12: 45218a 1457032i bk13: 45168a 1412228i bk14: 42868a 1523637i bk15: 46136a 1266986i 
bw_dist = 0.299	0.170	0.000	0.528	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2667
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3904314 n_nop=1751273 n_act=478498 n_pre=478485 n_req=445531 n_req_1=291672 n_req_2=153859 n_req_3=0 n_rd=724362 n_write=471696 bw_util=0.4564 bw_util_1=0.2988 bw_util_2=0.1576 bw_util_3=0 blp=9.873482 blp_1= 4.953112 blp_2= 2.964040 blp_3= -nan
 n_activity=3856299 dram_eff=0.4621 dram_eff_1=0.3025 dram_eff_2=0.1596 dram_eff_3=0
bk0: 46204a 1645321i bk1: 46334a 1585847i bk2: 47308a 1475278i bk3: 45542a 1525129i bk4: 44892a 1511775i bk5: 46612a 1372819i bk6: 45300a 1408890i bk7: 45274a 1368511i bk8: 46004a 1668443i bk9: 45876a 1614322i bk10: 45354a 1592132i bk11: 46236a 1503630i bk12: 42562a 1675806i bk13: 43808a 1566453i bk14: 42582a 1598700i bk15: 44474a 1432327i 
bw_dist = 0.299	0.158	0.000	0.531	0.012
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.7894

========= L2 cache stats =========
L2_cache_bank[0]: Access = 198944, Miss = 183209, Miss_rate = 0.921, Pending_hits = 731, Reservation_fails = 64974
L2_cache_bank[1]: Access = 230142, Miss = 195119, Miss_rate = 0.848, Pending_hits = 1251, Reservation_fails = 196613
L2_cache_bank[2]: Access = 195750, Miss = 180593, Miss_rate = 0.923, Pending_hits = 688, Reservation_fails = 133788
L2_cache_bank[3]: Access = 201418, Miss = 183438, Miss_rate = 0.911, Pending_hits = 687, Reservation_fails = 153308
L2_cache_bank[4]: Access = 212882, Miss = 192508, Miss_rate = 0.904, Pending_hits = 1394, Reservation_fails = 168518
L2_cache_bank[5]: Access = 201576, Miss = 183636, Miss_rate = 0.911, Pending_hits = 767, Reservation_fails = 96160
L2_cache_bank[6]: Access = 198163, Miss = 182351, Miss_rate = 0.920, Pending_hits = 675, Reservation_fails = 130788
L2_cache_bank[7]: Access = 199486, Miss = 181704, Miss_rate = 0.911, Pending_hits = 795, Reservation_fails = 150456
L2_cache_bank[8]: Access = 197526, Miss = 182312, Miss_rate = 0.923, Pending_hits = 649, Reservation_fails = 95466
L2_cache_bank[9]: Access = 212298, Miss = 192020, Miss_rate = 0.904, Pending_hits = 1435, Reservation_fails = 198757
L2_cache_bank[10]: Access = 194556, Miss = 180117, Miss_rate = 0.926, Pending_hits = 522, Reservation_fails = 121953
L2_cache_bank[11]: Access = 198129, Miss = 182089, Miss_rate = 0.919, Pending_hits = 666, Reservation_fails = 138335
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 198944, Miss = 183209 (0.921), PendingHit = 731 (0.00367)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 230142, Miss = 195119 (0.848), PendingHit = 1251 (0.00544)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 195750, Miss = 180593 (0.923), PendingHit = 688 (0.00351)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 201418, Miss = 183438 (0.911), PendingHit = 687 (0.00341)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 212882, Miss = 192508 (0.904), PendingHit = 1394 (0.00655)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 201576, Miss = 183636 (0.911), PendingHit = 767 (0.00381)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 198163, Miss = 182351 (0.92), PendingHit = 675 (0.00341)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 199486, Miss = 181704 (0.911), PendingHit = 795 (0.00399)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 197526, Miss = 182312 (0.923), PendingHit = 649 (0.00329)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 212298, Miss = 192020 (0.904), PendingHit = 1435 (0.00676)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 194556, Miss = 180117 (0.926), PendingHit = 522 (0.00268)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 198129, Miss = 182089 (0.919), PendingHit = 666 (0.00336)
L2 Cache Total Miss Rate = 0.909
Stream 1: L2 Cache Miss Rate = 0.999
Stream 2: L2 Cache Miss Rate = 0.815
Stream 1: Accesses  = 1251110
Stream 1: Misses  = 1250036
Stream 2: Accesses  = 1189760
Stream 2: Misses  = 969060
Stream 1+2: Accesses  = 2440870
Stream 1+2: Misses  = 2219096
Total Accesses  = 2440870
MPKI-CORES
CORE_L2MPKI_0	1.596
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	78.869
CORE_L2MPKI_31	69.797
CORE_L2MPKI_32	78.805
CORE_L2MPKI_33	71.701
CORE_L2MPKI_34	75.692
CORE_L2MPKI_35	73.686
CORE_L2MPKI_36	79.233
CORE_L2MPKI_37	74.828
CORE_L2MPKI_38	78.886
CORE_L2MPKI_39	76.993
CORE_L2MPKI_40	81.935
CORE_L2MPKI_41	79.740
CORE_L2MPKI_42	81.914
CORE_L2MPKI_43	79.982
CORE_L2MPKI_44	84.773
CORE_L2MPKI_45	81.220
CORE_L2MPKI_46	83.107
CORE_L2MPKI_47	79.387
CORE_L2MPKI_48	83.933
CORE_L2MPKI_49	81.443
CORE_L2MPKI_50	83.095
CORE_L2MPKI_51	81.974
CORE_L2MPKI_52	85.734
CORE_L2MPKI_53	80.193
CORE_L2MPKI_54	82.202
CORE_L2MPKI_55	80.799
CORE_L2MPKI_56	85.431
CORE_L2MPKI_57	82.813
CORE_L2MPKI_58	81.814
CORE_L2MPKI_59	78.701
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 79.956
MISSES-CORES
CORE_MISSES_0	42985
CORE_MISSES_1	40387
CORE_MISSES_2	42984
CORE_MISSES_3	41021
CORE_MISSES_4	39724
CORE_MISSES_5	44863
CORE_MISSES_6	41063
CORE_MISSES_7	41060
CORE_MISSES_8	42280
CORE_MISSES_9	42941
CORE_MISSES_10	42342
CORE_MISSES_11	41020
CORE_MISSES_12	42341
CORE_MISSES_13	42241
CORE_MISSES_14	41700
CORE_MISSES_15	41660
CORE_MISSES_16	42301
CORE_MISSES_17	42302
CORE_MISSES_18	43660
CORE_MISSES_19	41000
CORE_MISSES_20	41020
CORE_MISSES_21	42941
CORE_MISSES_22	39700
CORE_MISSES_23	41020
CORE_MISSES_24	41680
CORE_MISSES_25	40380
CORE_MISSES_26	41700
CORE_MISSES_27	41600
CORE_MISSES_28	39080
CORE_MISSES_29	41040
CORE_MISSES_30	31058
CORE_MISSES_31	21752
CORE_MISSES_32	30072
CORE_MISSES_33	24275
CORE_MISSES_34	26423
CORE_MISSES_35	25209
CORE_MISSES_36	33207
CORE_MISSES_37	26641
CORE_MISSES_38	32718
CORE_MISSES_39	28373
CORE_MISSES_40	35944
CORE_MISSES_41	30110
CORE_MISSES_42	35214
CORE_MISSES_43	32804
CORE_MISSES_44	37707
CORE_MISSES_45	35685
CORE_MISSES_46	35716
CORE_MISSES_47	30185
CORE_MISSES_48	37669
CORE_MISSES_49	32783
CORE_MISSES_50	35711
CORE_MISSES_51	33718
CORE_MISSES_52	37520
CORE_MISSES_53	31528
CORE_MISSES_54	34688
CORE_MISSES_55	31986
CORE_MISSES_56	38180
CORE_MISSES_57	37050
CORE_MISSES_58	35603
CORE_MISSES_59	29531
L2_MISSES = 2219096
L2_total_cache_accesses = 2440870
L2_total_cache_misses = 2219096
L2_total_cache_miss_rate = 0.9091
L2_total_cache_pending_hits = 10260
L2_total_cache_reservation_fails = 1649116
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 210411
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10144
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1719055
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1288865
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 500000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 352980
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1047
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 113
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 40
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7171
L2_cache_data_port_util = 0.092
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=6654265
icnt_total_pkts_simt_to_mem=5643058
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     263.6996
gpu_ipc_2 =       2.9000
gpu_tot_sim_cycle_stream_1 = 3728875
gpu_tot_sim_cycle_stream_2 = 3728884
gpu_sim_insn_1 = 983302816
gpu_sim_insn_2 = 10813792
gpu_sim_cycle = 3728885
gpu_sim_insn = 994116608
gpu_ipc =     266.5989
gpu_tot_sim_cycle = 3728885
gpu_tot_sim_insn = 994116608
gpu_tot_ipc =     266.5989
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 15575752
gpu_stall_icnt2sh    = 41139
gpu_total_sim_rate=194963

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15729908
	L1I_total_cache_misses = 22939
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 53400, Miss = 53400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3273578
	L1D_cache_core[1]: Access = 50820, Miss = 50820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3311722
	L1D_cache_core[2]: Access = 54060, Miss = 54060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3278189
	L1D_cache_core[3]: Access = 52080, Miss = 52080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3288146
	L1D_cache_core[4]: Access = 50140, Miss = 50140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3285144
	L1D_cache_core[5]: Access = 55260, Miss = 55260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3273003
	L1D_cache_core[6]: Access = 50180, Miss = 50180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3295107
	L1D_cache_core[7]: Access = 52100, Miss = 52100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3314224
	L1D_cache_core[8]: Access = 53340, Miss = 53340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3316049
	L1D_cache_core[9]: Access = 52700, Miss = 52700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3268282
	L1D_cache_core[10]: Access = 51460, Miss = 51460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3261727
	L1D_cache_core[11]: Access = 51420, Miss = 51420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3311481
	L1D_cache_core[12]: Access = 52120, Miss = 52120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3316375
	L1D_cache_core[13]: Access = 53320, Miss = 53320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3241110
	L1D_cache_core[14]: Access = 52120, Miss = 52120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3275967
	L1D_cache_core[15]: Access = 52100, Miss = 52100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3243149
	L1D_cache_core[16]: Access = 54040, Miss = 54040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3257450
	L1D_cache_core[17]: Access = 52060, Miss = 52060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3307622
	L1D_cache_core[18]: Access = 54720, Miss = 54720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3290416
	L1D_cache_core[19]: Access = 50760, Miss = 50760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3253565
	L1D_cache_core[20]: Access = 50800, Miss = 50800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3238934
	L1D_cache_core[21]: Access = 53340, Miss = 53340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3173194
	L1D_cache_core[22]: Access = 50120, Miss = 50120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3296882
	L1D_cache_core[23]: Access = 51420, Miss = 51420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3233072
	L1D_cache_core[24]: Access = 52740, Miss = 52740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3271713
	L1D_cache_core[25]: Access = 52120, Miss = 52120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3229358
	L1D_cache_core[26]: Access = 52100, Miss = 52100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3249495
	L1D_cache_core[27]: Access = 51360, Miss = 51360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3190145
	L1D_cache_core[28]: Access = 48840, Miss = 48840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3253482
	L1D_cache_core[29]: Access = 51460, Miss = 51460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3294230
	L1D_cache_core[30]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[31]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 685
	L1D_cache_core[32]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 607
	L1D_cache_core[33]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 569
	L1D_cache_core[34]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 559
	L1D_cache_core[35]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 584
	L1D_cache_core[36]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 936
	L1D_cache_core[37]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 653
	L1D_cache_core[38]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 595
	L1D_cache_core[39]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 688
	L1D_cache_core[40]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 925
	L1D_cache_core[41]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 920
	L1D_cache_core[42]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641
	L1D_cache_core[43]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 764
	L1D_cache_core[44]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 898
	L1D_cache_core[45]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 749
	L1D_cache_core[46]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 976
	L1D_cache_core[47]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 819
	L1D_cache_core[48]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 737
	L1D_cache_core[49]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921
	L1D_cache_core[50]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 826
	L1D_cache_core[51]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 750
	L1D_cache_core[52]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1025
	L1D_cache_core[53]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[54]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 802
	L1D_cache_core[55]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 998
	L1D_cache_core[56]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 841
	L1D_cache_core[57]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[58]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1068
	L1D_cache_core[59]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 796
	L1D_total_cache_accesses = 1564628
	L1D_total_cache_misses = 1564628
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 98116610
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 79793
	L1C_total_cache_misses = 1440
	L1C_total_cache_miss_rate = 0.0180
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 939628
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 79188291
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 78353
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 625000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 18928319
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15706969
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 22939
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
70328, 70328, 70328, 70328, 70037, 70037, 70037, 70037, 60632, 60632, 60632, 60632, 60535, 60535, 60535, 60535, 
gpgpu_n_tot_thrd_icount = 994782240
gpgpu_n_tot_w_icount = 31086945
gpgpu_n_stall_shd_mem = 209868065
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2451332
gpgpu_n_mem_write_global = 625000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 31555776
gpgpu_n_store_insn = 20000000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2553376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 209868065
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:338938949	W0_Idle:45946526	W0_Scoreboard:31493596	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:31087129
Warp Occupancy Distribution:
Stall:151703106	W0_Idle:11255780	W0_Scoreboard:30164114	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30610100
Warp Occupancy Distribution:
Stall:187235843	W0_Idle:34690746	W0_Scoreboard:1329482	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:477029
warp_utilization0: 0.069474
warp_utilization1: 0.136815
warp_utilization2: 0.002132
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7517024 {8:939628,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 85000000 {136:625000,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 60953984 {40:1504474,72:3254,136:3976,}
traffic_breakdown_coretomem[INST_ACC_R] = 11760 {8:1470,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 127789408 {136:939628,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5000000 {8:625000,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 60924712 {40:1503744,72:3253,136:3976,}
traffic_breakdown_memtocore[INST_ACC_R] = 199920 {136:1470,}
maxmrqlatency = 1565 
maxdqlatency = 0 
maxmflatency = 8040 
averagemflatency = 1342 
averagemflatency_1 = 1530 
averagemflatency_2= 1147 
averagemrqlatency_1 = 76 
averagemrqlatency_2 = 67 
max_icnt2mem_latency = 7400 
max_icnt2sh_latency = 3728884 
mrq_lat_table:1320434 	43586 	76666 	152902 	411989 	725097 	969607 	750109 	192258 	4482 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	48898 	182003 	872178 	1525513 	441263 	5802 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12947 	63960 	219940 	203458 	187736 	411980 	1026821 	833346 	114777 	2632 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2273860 	175482 	1288 	27 	0 	0 	0 	0 	0 	794 	1384 	2805 	5737 	11514 	25569 	48931 	94509 	175003 	258754 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	13 	485 	6957 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        26        31        20        14        42        22        26        44        24        34        20        24        32        28        32        32 
dram[1]:        24        18        32        18        34        36        28        46        28        22        20        12        32        30        32        28 
dram[2]:        30        23        14        24        24        28        50        27        40        20        26        12        28        32        32        32 
dram[3]:        14        20        18        28        34        28        56        16        28        26        20        16        22        40        20        32 
dram[4]:        24        30        20        26        46        20        36        30        36        28        10        26        32        26        32        32 
dram[5]:        24        20        28        28        34        20        46        32        26        28         8        12        26        30        32        32 
maximum service time to same row:
dram[0]:      1317       983      1242      1191      1615      1397      1694      1951      1697      1967       935      1800      1304      1051      1767      2444 
dram[1]:      1584       970      1476      1309      1972      1143      1638      1601      1641      2006      1055      1348      1155      1210      1569      1361 
dram[2]:      1142      1007       978      1613      1626      1466      1795      2022      2376      2125      1647      1186      1060      1147      1479      1319 
dram[3]:      1035      1043      1188      1134      1187      1786      1688      1854      2876      2285      1074      1249      1082      1412      1134      1199 
dram[4]:      1203       972      1054      1106      1607      1704      1726      1838      2270      1884      1131      1638      1048      1221      1607      1755 
dram[5]:      1040      1052      1315      1110      1672      1147      1672      1591      2324      1674      1042      1141      1201      1100      1789      1894 
average row accesses per activate:
dram[0]:  1.242200  1.251576  1.245207  1.247996  1.250301  1.253902  1.254361  1.260467  1.238497  1.242747  1.242435  1.247515  1.257270  1.262075  1.257818  1.263330 
dram[1]:  1.237899  1.235930  1.245058  1.243721  1.252043  1.250223  1.253365  1.254822  1.235087  1.240055  1.243773  1.244559  1.256714  1.253792  1.259502  1.262598 
dram[2]:  1.236383  1.241830  1.241099  1.249816  1.248905  1.253710  1.276908  1.260033  1.232722  1.242443  1.240516  1.245208  1.255974  1.261139  1.262461  1.265162 
dram[3]:  1.238420  1.242897  1.244357  1.242146  1.250167  1.246945  1.250072  1.251903  1.238397  1.243158  1.245953  1.249269  1.256960  1.258886  1.258875  1.261048 
dram[4]:  1.235206  1.241371  1.247813  1.248795  1.246948  1.255245  1.254297  1.259557  1.236292  1.240368  1.243384  1.250469  1.257397  1.256081  1.260783  1.261283 
dram[5]:  1.236521  1.239818  1.241342  1.245170  1.250360  1.252180  1.256496  1.253038  1.238745  1.240445  1.241459  1.246382  1.257482  1.259194  1.259826  1.261894 
average row locality = 4647152/3719544 = 1.249388
average row locality_1 = 3432680/2619961 = 1.310203
average row locality_2 = 1214472/1099583 = 1.104484
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     29494     33525     29218     30625     29332     30156     29600     30688     28969     31361     29142     30961     27889     29257     27412     28347 
dram[1]:     28462     29957     28732     29823     28596     28707     29601     29214     28819     28837     28882     29274     27091     27623     27780     27733 
dram[2]:     30004     29880     30659     29567     30024     28583     32655     29942     30139     28381     30522     30188     28879     27862     29295     27387 
dram[3]:     28831     29164     28883     30004     29186     28598     28937     28186     29757     28857     28822     29475     27666     27831     28194     27473 
dram[4]:     28900     30250     29686     30726     28475     30205     29266     30668     29064     30111     28763     31937     28454     28532     27106     28845 
dram[5]:     28923     29201     29725     28780     28394     29342     28562     28525     29048     28936     28625     29028     26963     27594     26855     28076 
total reads: 2796503
bank skew: 33525/26855 = 1.25
chip skew: 475976/456577 = 1.04
number of total write accesses:
dram[0]:     19640     23657     19365     20749     19471     20296     19729     20823     19134     21539     19308     21125     18024     19397     17555     18496 
dram[1]:     18594     20092     18884     19947     18746     18855     19755     19379     18994     19013     19053     19450     17228     17763     17917     17869 
dram[2]:     20144     20013     20792     19697     20177     18728     22796     20075     20304     18561     20689     20355     19007     17994     19437     17525 
dram[3]:     18972     19310     19021     20129     19340     18751     19117     18346     19925     19023     18981     19650     17797     17967     18329     17612 
dram[4]:     19048     20388     19822     20852     18611     20357     19415     20801     19233     20276     18927     22102     18589     18669     17238     18999 
dram[5]:     19055     19354     19848     18910     18538     19483     18734     18699     19217     19099     18797     19200     17114     17737     16993     18209 
total reads: 1850725
bank skew: 23657/16993 = 1.39
chip skew: 318308/298987 = 1.06
average mf latency per bank:
dram[0]:        884      1819       876      1169       882      1153       896      1176       871      1157       878      1163       885      1171       897      1170
dram[1]:        776       831       762       804       769       815       775       809       755       802       771       813       772       814       782       831
dram[2]:        992       958       981       935       990       942      1060       939       966       924       983       955      1000       941       992       951
dram[3]:        801       807       800       808       807       808       815       800       796       782       801       804       808       805       813       808
dram[4]:        833       957       827       950       828       954       837       952       817       948       818       988       838       949       841       966
dram[5]:        767       787       768       762       775       778       779       780       759       764       768       774       773       772       789       789
maximum mf latency per bank:
dram[0]:       5886      8040      5231      7180      5263      7041      6474      6945      5883      7164      5657      6966      5944      7132      5409      7157
dram[1]:       6147      5823      5952      5283      5068      5799      5741      5859      6581      6100      6414      6055      5938      5450      5972      5491
dram[2]:       6158      5594      5882      5152      6039      5509      6801      5235      6388      5875      6624      5932      6321      5208      6231      4977
dram[3]:       5124      5492      5396      5836      5297      6490      5159      6125      6127      6112      6016      5555      6038      6188      5592      5436
dram[4]:       5843      6058      6229      6153      4829      6145      5863      6275      5327      6088      5994      6741      5641      5427      6003      5619
dram[5]:       5553      6250      5976      6733      5995      5780      5481      5500      6264      5649      5783      5606      5180      4483      6597      5623
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4922127 n_nop=2063752 n_act=634926 n_pre=634915 n_req=580142 n_req_1=364592 n_req_2=215550 n_req_3=0 n_rd=951936 n_write=636598 bw_util=0.4714 bw_util_1=0.2963 bw_util_2=0.1752 bw_util_3=0 blp=10.533463 blp_1= 4.927074 blp_2= 3.172933 blp_3= -nan
 n_activity=4918149 dram_eff=0.4718 dram_eff_1=0.2965 dram_eff_2=0.1753 dram_eff_3=0
bk0: 58988a 1972546i bk1: 67050a 1410986i bk2: 58436a 1806747i bk3: 61245a 1593901i bk4: 58664a 1665891i bk5: 60310a 1518129i bk6: 59198a 1521834i bk7: 61373a 1324201i bk8: 57938a 2034405i bk9: 62722a 1660719i bk10: 58284a 1844186i bk11: 61922a 1557469i bk12: 55778a 1882711i bk13: 58512a 1661217i bk14: 54824a 1834511i bk15: 56692a 1672356i 
bw_dist = 0.296	0.175	0.000	0.528	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6677
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4922127 n_nop=2181723 n_act=609563 n_pre=609552 n_req=563297 n_req_1=364592 n_req_2=198705 n_req_3=0 n_rd=918235 n_write=603054 bw_util=0.4578 bw_util_1=0.2963 bw_util_2=0.1615 bw_util_3=0 blp=9.981333 blp_1= 4.910757 blp_2= 3.014396 blp_3= -nan
 n_activity=4873454 dram_eff=0.4623 dram_eff_1=0.2992 dram_eff_2=0.1631 dram_eff_3=0
bk0: 56924a 2150199i bk1: 59914a 1879782i bk2: 57464a 1954510i bk3: 59644a 1763403i bk4: 57190a 1855761i bk5: 57413a 1788958i bk6: 59200a 1614854i bk7: 58428a 1622586i bk8: 57634a 2093935i bk9: 57674a 2020182i bk10: 57764a 1958950i bk11: 58544a 1845129i bk12: 54180a 2066437i bk13: 55244a 1950117i bk14: 55556a 1869525i bk15: 55462a 1834319i 
bw_dist = 0.296	0.161	0.000	0.532	0.010
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.0874
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4922127 n_nop=2078053 n_act=631809 n_pre=631798 n_req=578135 n_req_1=364596 n_req_2=213539 n_req_3=0 n_rd=947904 n_write=632563 bw_util=0.4698 bw_util_1=0.2963 bw_util_2=0.1735 bw_util_3=0 blp=10.471113 blp_1= 4.933363 blp_2= 3.142379 blp_3= -nan
 n_activity=4913553 dram_eff=0.4706 dram_eff_1=0.2968 dram_eff_2=0.1738 dram_eff_3=0
bk0: 60002a 1913102i bk1: 59758a 1837588i bk2: 61316a 1667538i bk3: 59132a 1723515i bk4: 60048a 1597007i bk5: 57164a 1716938i bk6: 65310a 1172723i bk7: 59882a 1418686i bk8: 60278a 1897801i bk9: 56762a 2021316i bk10: 61044a 1693409i bk11: 60376a 1642929i bk12: 57748a 1779939i bk13: 55722a 1836998i bk14: 58588a 1613751i bk15: 54774a 1797823i 
bw_dist = 0.296	0.174	0.000	0.528	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5126
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4922127 n_nop=2177055 n_act=610424 n_pre=610412 n_req=564032 n_req_1=364596 n_req_2=199436 n_req_3=0 n_rd=919710 n_write=604526 bw_util=0.4584 bw_util_1=0.2963 bw_util_2=0.1621 bw_util_3=0 blp=10.017840 blp_1= 4.925876 blp_2= 3.012830 blp_3= -nan
 n_activity=4874417 dram_eff=0.4628 dram_eff_1=0.2992 dram_eff_2=0.1637 dram_eff_3=0
bk0: 57660a 2103617i bk1: 58326a 1983301i bk2: 57766a 1948228i bk3: 60008a 1739873i bk4: 58370a 1782776i bk5: 57196a 1789132i bk6: 57874a 1700540i bk7: 56370a 1742473i bk8: 59514a 1988248i bk9: 57710a 2006043i bk10: 57642a 1954895i bk11: 58950a 1812458i bk12: 55332a 1969424i bk13: 55660a 1898033i bk14: 56386a 1810259i bk15: 54946a 1846161i 
bw_dist = 0.296	0.162	0.000	0.532	0.010
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.1321
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4922127 n_nop=2098286 n_act=627640 n_pre=627625 n_req=575154 n_req_1=364582 n_req_2=210572 n_req_3=0 n_rd=941952 n_write=626624 bw_util=0.4674 bw_util_1=0.2963 bw_util_2=0.1711 bw_util_3=0 blp=10.352885 blp_1= 4.911025 blp_2= 3.097880 blp_3= -nan
 n_activity=4908300 dram_eff=0.4687 dram_eff_1=0.2971 dram_eff_2=0.1716 dram_eff_3=0
bk0: 57798a 2061040i bk1: 60498a 1818184i bk2: 59370a 1816517i bk3: 61448a 1609278i bk4: 56950a 1810715i bk5: 60406a 1537391i bk6: 58528a 1600139i bk7: 61336a 1369458i bk8: 58126a 2034798i bk9: 60220a 1828624i bk10: 57526a 1924061i bk11: 63874a 1463850i bk12: 56908a 1833510i bk13: 57064a 1763521i bk14: 54212a 1897429i bk15: 57688a 1617442i 
bw_dist = 0.296	0.171	0.000	0.530	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2546
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4922127 n_nop=2200761 n_act=605153 n_pre=605141 n_req=560743 n_req_1=364587 n_req_2=196156 n_req_3=0 n_rd=913130 n_write=597942 bw_util=0.4557 bw_util_1=0.2963 bw_util_2=0.1594 bw_util_3=0 blp=9.890243 blp_1= 4.909904 blp_2= 2.988923 blp_3= -nan
 n_activity=4866904 dram_eff=0.4609 dram_eff_1=0.2996 dram_eff_2=0.1612 dram_eff_3=0
bk0: 57842a 2090563i bk1: 58402a 1991232i bk2: 59450a 1859682i bk3: 57560a 1900539i bk4: 56786a 1886982i bk5: 58682a 1729197i bk6: 57118a 1769619i bk7: 57048a 1717157i bk8: 58096a 2090140i bk9: 57872a 2024745i bk10: 57246a 1988511i bk11: 58054a 1899435i bk12: 53926a 2085163i bk13: 55188a 1963148i bk14: 53710a 2004907i bk15: 56150a 1796627i 
bw_dist = 0.296	0.159	0.000	0.533	0.011
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.837

========= L2 cache stats =========
L2_cache_bank[0]: Access = 250871, Miss = 231066, Miss_rate = 0.921, Pending_hits = 908, Reservation_fails = 91245
L2_cache_bank[1]: Access = 287304, Miss = 244931, Miss_rate = 0.853, Pending_hits = 1483, Reservation_fails = 247538
L2_cache_bank[2]: Access = 247156, Miss = 227979, Miss_rate = 0.922, Pending_hits = 831, Reservation_fails = 164345
L2_cache_bank[3]: Access = 254880, Miss = 231177, Miss_rate = 0.907, Pending_hits = 861, Reservation_fails = 191667
L2_cache_bank[4]: Access = 267457, Miss = 242195, Miss_rate = 0.906, Pending_hits = 1597, Reservation_fails = 205473
L2_cache_bank[5]: Access = 255286, Miss = 231801, Miss_rate = 0.908, Pending_hits = 954, Reservation_fails = 133944
L2_cache_bank[6]: Access = 250251, Miss = 230288, Miss_rate = 0.920, Pending_hits = 833, Reservation_fails = 162481
L2_cache_bank[7]: Access = 253120, Miss = 229600, Miss_rate = 0.907, Pending_hits = 967, Reservation_fails = 186644
L2_cache_bank[8]: Access = 249187, Miss = 229721, Miss_rate = 0.922, Pending_hits = 801, Reservation_fails = 121193
L2_cache_bank[9]: Access = 266514, Miss = 241286, Miss_rate = 0.905, Pending_hits = 1626, Reservation_fails = 239784
L2_cache_bank[10]: Access = 245361, Miss = 227107, Miss_rate = 0.926, Pending_hits = 644, Reservation_fails = 151603
L2_cache_bank[11]: Access = 249979, Miss = 229491, Miss_rate = 0.918, Pending_hits = 808, Reservation_fails = 172852
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 250871, Miss = 231066 (0.921), PendingHit = 908 (0.00362)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 287304, Miss = 244931 (0.853), PendingHit = 1483 (0.00516)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 247156, Miss = 227979 (0.922), PendingHit = 831 (0.00336)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 254880, Miss = 231177 (0.907), PendingHit = 861 (0.00338)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 267457, Miss = 242195 (0.906), PendingHit = 1597 (0.00597)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 255286, Miss = 231801 (0.908), PendingHit = 954 (0.00374)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 250251, Miss = 230288 (0.92), PendingHit = 833 (0.00333)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 253120, Miss = 229600 (0.907), PendingHit = 967 (0.00382)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 249187, Miss = 229721 (0.922), PendingHit = 801 (0.00321)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 266514, Miss = 241286 (0.905), PendingHit = 1626 (0.0061)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 245361, Miss = 227107 (0.926), PendingHit = 644 (0.00262)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 249979, Miss = 229491 (0.918), PendingHit = 808 (0.00323)
L2 Cache Total Miss Rate = 0.909
Stream 1: L2 Cache Miss Rate = 0.999
Stream 2: L2 Cache Miss Rate = 0.815
Stream 1: Accesses  = 1563880
Stream 1: Misses  = 1562545
Stream 2: Accesses  = 1513486
Stream 2: Misses  = 1234097
Stream 1+2: Accesses  = 3077366
Stream 1+2: Misses  = 2796642
Total Accesses  = 3077366
MPKI-CORES
CORE_L2MPKI_0	1.596
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	80.144
CORE_L2MPKI_31	70.986
CORE_L2MPKI_32	80.716
CORE_L2MPKI_33	74.366
CORE_L2MPKI_34	78.450
CORE_L2MPKI_35	76.638
CORE_L2MPKI_36	81.120
CORE_L2MPKI_37	77.335
CORE_L2MPKI_38	80.854
CORE_L2MPKI_39	78.917
CORE_L2MPKI_40	81.862
CORE_L2MPKI_41	80.554
CORE_L2MPKI_42	82.645
CORE_L2MPKI_43	81.271
CORE_L2MPKI_44	85.347
CORE_L2MPKI_45	81.348
CORE_L2MPKI_46	83.384
CORE_L2MPKI_47	79.107
CORE_L2MPKI_48	84.565
CORE_L2MPKI_49	81.537
CORE_L2MPKI_50	82.252
CORE_L2MPKI_51	81.590
CORE_L2MPKI_52	85.414
CORE_L2MPKI_53	80.952
CORE_L2MPKI_54	82.755
CORE_L2MPKI_55	81.524
CORE_L2MPKI_56	86.070
CORE_L2MPKI_57	83.610
CORE_L2MPKI_58	82.364
CORE_L2MPKI_59	79.712
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 80.913
MISSES-CORES
CORE_MISSES_0	53408
CORE_MISSES_1	50827
CORE_MISSES_2	54064
CORE_MISSES_3	52082
CORE_MISSES_4	50144
CORE_MISSES_5	55263
CORE_MISSES_6	50186
CORE_MISSES_7	52100
CORE_MISSES_8	53340
CORE_MISSES_9	52701
CORE_MISSES_10	51462
CORE_MISSES_11	51420
CORE_MISSES_12	52121
CORE_MISSES_13	53321
CORE_MISSES_14	52120
CORE_MISSES_15	52100
CORE_MISSES_16	54041
CORE_MISSES_17	52062
CORE_MISSES_18	54720
CORE_MISSES_19	50760
CORE_MISSES_20	50800
CORE_MISSES_21	53341
CORE_MISSES_22	50120
CORE_MISSES_23	51420
CORE_MISSES_24	52740
CORE_MISSES_25	52122
CORE_MISSES_26	52100
CORE_MISSES_27	51360
CORE_MISSES_28	48840
CORE_MISSES_29	51460
CORE_MISSES_30	40136
CORE_MISSES_31	28492
CORE_MISSES_32	38847
CORE_MISSES_33	32245
CORE_MISSES_34	35369
CORE_MISSES_35	33831
CORE_MISSES_36	43662
CORE_MISSES_37	35522
CORE_MISSES_38	41617
CORE_MISSES_39	36741
CORE_MISSES_40	44300
CORE_MISSES_41	38300
CORE_MISSES_42	45017
CORE_MISSES_43	42209
CORE_MISSES_44	46658
CORE_MISSES_45	43696
CORE_MISSES_46	45126
CORE_MISSES_47	37731
CORE_MISSES_48	47459
CORE_MISSES_49	41144
CORE_MISSES_50	44782
CORE_MISSES_51	42424
CORE_MISSES_52	46263
CORE_MISSES_53	39893
CORE_MISSES_54	44375
CORE_MISSES_55	40347
CORE_MISSES_56	48001
CORE_MISSES_57	46399
CORE_MISSES_58	44943
CORE_MISSES_59	38568
L2_MISSES = 2796642
L2_total_cache_accesses = 3077366
L2_total_cache_misses = 2796642
L2_total_cache_miss_rate = 0.9088
L2_total_cache_pending_hits = 12313
L2_total_cache_reservation_fails = 2068769
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 267074
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12170
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2171592
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1617995
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 625000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 440020
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1281
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 140
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10654
L2_cache_data_port_util = 0.093
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=8367797
icnt_total_pkts_simt_to_mem=7104748
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     263.6996
gpu_ipc_2 =       2.9000
gpu_tot_sim_cycle_stream_1 = 3728875
gpu_tot_sim_cycle_stream_2 = 3728884
gpu_sim_insn_1 = 983302816
gpu_sim_insn_2 = 10813792
gpu_sim_cycle = 3728885
gpu_sim_insn = 994116608
gpu_ipc =     266.5989
gpu_tot_sim_cycle = 3728885
gpu_tot_sim_insn = 994116608
gpu_tot_ipc =     266.5989
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 15575752
gpu_stall_icnt2sh    = 41139
gpu_total_sim_rate=194963

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15729908
	L1I_total_cache_misses = 22939
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 53400, Miss = 53400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3273578
	L1D_cache_core[1]: Access = 50820, Miss = 50820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3311722
	L1D_cache_core[2]: Access = 54060, Miss = 54060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3278189
	L1D_cache_core[3]: Access = 52080, Miss = 52080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3288146
	L1D_cache_core[4]: Access = 50140, Miss = 50140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3285144
	L1D_cache_core[5]: Access = 55260, Miss = 55260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3273003
	L1D_cache_core[6]: Access = 50180, Miss = 50180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3295107
	L1D_cache_core[7]: Access = 52100, Miss = 52100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3314224
	L1D_cache_core[8]: Access = 53340, Miss = 53340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3316049
	L1D_cache_core[9]: Access = 52700, Miss = 52700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3268282
	L1D_cache_core[10]: Access = 51460, Miss = 51460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3261727
	L1D_cache_core[11]: Access = 51420, Miss = 51420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3311481
	L1D_cache_core[12]: Access = 52120, Miss = 52120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3316375
	L1D_cache_core[13]: Access = 53320, Miss = 53320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3241110
	L1D_cache_core[14]: Access = 52120, Miss = 52120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3275967
	L1D_cache_core[15]: Access = 52100, Miss = 52100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3243149
	L1D_cache_core[16]: Access = 54040, Miss = 54040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3257450
	L1D_cache_core[17]: Access = 52060, Miss = 52060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3307622
	L1D_cache_core[18]: Access = 54720, Miss = 54720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3290416
	L1D_cache_core[19]: Access = 50760, Miss = 50760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3253565
	L1D_cache_core[20]: Access = 50800, Miss = 50800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3238934
	L1D_cache_core[21]: Access = 53340, Miss = 53340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3173194
	L1D_cache_core[22]: Access = 50120, Miss = 50120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3296882
	L1D_cache_core[23]: Access = 51420, Miss = 51420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3233072
	L1D_cache_core[24]: Access = 52740, Miss = 52740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3271713
	L1D_cache_core[25]: Access = 52120, Miss = 52120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3229358
	L1D_cache_core[26]: Access = 52100, Miss = 52100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3249495
	L1D_cache_core[27]: Access = 51360, Miss = 51360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3190145
	L1D_cache_core[28]: Access = 48840, Miss = 48840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3253482
	L1D_cache_core[29]: Access = 51460, Miss = 51460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3294230
	L1D_cache_core[30]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[31]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 685
	L1D_cache_core[32]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 607
	L1D_cache_core[33]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 569
	L1D_cache_core[34]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 559
	L1D_cache_core[35]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 584
	L1D_cache_core[36]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 936
	L1D_cache_core[37]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 653
	L1D_cache_core[38]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 595
	L1D_cache_core[39]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 688
	L1D_cache_core[40]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 925
	L1D_cache_core[41]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 920
	L1D_cache_core[42]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641
	L1D_cache_core[43]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 764
	L1D_cache_core[44]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 898
	L1D_cache_core[45]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 749
	L1D_cache_core[46]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 976
	L1D_cache_core[47]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 819
	L1D_cache_core[48]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 737
	L1D_cache_core[49]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921
	L1D_cache_core[50]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 826
	L1D_cache_core[51]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 750
	L1D_cache_core[52]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1025
	L1D_cache_core[53]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[54]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 802
	L1D_cache_core[55]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 998
	L1D_cache_core[56]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 841
	L1D_cache_core[57]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[58]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1068
	L1D_cache_core[59]: Access = 72, Miss = 72, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 796
	L1D_total_cache_accesses = 1564628
	L1D_total_cache_misses = 1564628
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 98116610
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 79793
	L1C_total_cache_misses = 1440
	L1C_total_cache_miss_rate = 0.0180
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 939628
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 79188291
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 78353
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 625000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 18928319
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15706969
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 22939
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
70328, 70328, 70328, 70328, 70037, 70037, 70037, 70037, 60632, 60632, 60632, 60632, 60535, 60535, 60535, 60535, 
gpgpu_n_tot_thrd_icount = 994782240
gpgpu_n_tot_w_icount = 31086945
gpgpu_n_stall_shd_mem = 209868065
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2451332
gpgpu_n_mem_write_global = 625000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 31555776
gpgpu_n_store_insn = 20000000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2553376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 209868065
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:338938949	W0_Idle:45946526	W0_Scoreboard:31493596	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:31087129
Warp Occupancy Distribution:
Stall:151703106	W0_Idle:11255780	W0_Scoreboard:30164114	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30610100
Warp Occupancy Distribution:
Stall:187235843	W0_Idle:34690746	W0_Scoreboard:1329482	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:477029
warp_utilization0: 0.069474
warp_utilization1: 0.136815
warp_utilization2: 0.002132
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7517024 {8:939628,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 85000000 {136:625000,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 60953984 {40:1504474,72:3254,136:3976,}
traffic_breakdown_coretomem[INST_ACC_R] = 11760 {8:1470,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 127789408 {136:939628,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5000000 {8:625000,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 60924712 {40:1503744,72:3253,136:3976,}
traffic_breakdown_memtocore[INST_ACC_R] = 199920 {136:1470,}
maxmrqlatency = 1565 
maxdqlatency = 0 
maxmflatency = 8040 
averagemflatency = 1342 
averagemflatency_1 = 1530 
averagemflatency_2= 1147 
averagemrqlatency_1 = 76 
averagemrqlatency_2 = 67 
max_icnt2mem_latency = 7400 
max_icnt2sh_latency = 3728884 
mrq_lat_table:1320434 	43586 	76666 	152902 	411989 	725097 	969607 	750109 	192258 	4482 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	48898 	182003 	872178 	1525513 	441263 	5802 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12947 	63960 	219940 	203458 	187736 	411980 	1026821 	833346 	114777 	2632 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2273860 	175482 	1288 	27 	0 	0 	0 	0 	0 	794 	1384 	2805 	5737 	11514 	25569 	48931 	94509 	175003 	258754 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	13 	485 	6957 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        26        31        20        14        42        22        26        44        24        34        20        24        32        28        32        32 
dram[1]:        24        18        32        18        34        36        28        46        28        22        20        12        32        30        32        28 
dram[2]:        30        23        14        24        24        28        50        27        40        20        26        12        28        32        32        32 
dram[3]:        14        20        18        28        34        28        56        16        28        26        20        16        22        40        20        32 
dram[4]:        24        30        20        26        46        20        36        30        36        28        10        26        32        26        32        32 
dram[5]:        24        20        28        28        34        20        46        32        26        28         8        12        26        30        32        32 
maximum service time to same row:
dram[0]:      1317       983      1242      1191      1615      1397      1694      1951      1697      1967       935      1800      1304      1051      1767      2444 
dram[1]:      1584       970      1476      1309      1972      1143      1638      1601      1641      2006      1055      1348      1155      1210      1569      1361 
dram[2]:      1142      1007       978      1613      1626      1466      1795      2022      2376      2125      1647      1186      1060      1147      1479      1319 
dram[3]:      1035      1043      1188      1134      1187      1786      1688      1854      2876      2285      1074      1249      1082      1412      1134      1199 
dram[4]:      1203       972      1054      1106      1607      1704      1726      1838      2270      1884      1131      1638      1048      1221      1607      1755 
dram[5]:      1040      1052      1315      1110      1672      1147      1672      1591      2324      1674      1042      1141      1201      1100      1789      1894 
average row accesses per activate:
dram[0]:  1.242200  1.251576  1.245207  1.247996  1.250301  1.253902  1.254361  1.260467  1.238497  1.242747  1.242435  1.247515  1.257270  1.262075  1.257818  1.263330 
dram[1]:  1.237899  1.235930  1.245058  1.243721  1.252043  1.250223  1.253365  1.254822  1.235087  1.240055  1.243773  1.244559  1.256714  1.253792  1.259502  1.262598 
dram[2]:  1.236383  1.241830  1.241099  1.249816  1.248905  1.253710  1.276908  1.260033  1.232722  1.242443  1.240516  1.245208  1.255974  1.261139  1.262461  1.265162 
dram[3]:  1.238420  1.242897  1.244357  1.242146  1.250167  1.246945  1.250072  1.251903  1.238397  1.243158  1.245953  1.249269  1.256960  1.258886  1.258875  1.261048 
dram[4]:  1.235206  1.241371  1.247813  1.248795  1.246948  1.255245  1.254297  1.259557  1.236292  1.240368  1.243384  1.250469  1.257397  1.256081  1.260783  1.261283 
dram[5]:  1.236521  1.239818  1.241342  1.245170  1.250360  1.252180  1.256496  1.253038  1.238745  1.240445  1.241459  1.246382  1.257482  1.259194  1.259826  1.261894 
average row locality = 4647152/3719544 = 1.249388
average row locality_1 = 3432680/2619961 = 1.310203
average row locality_2 = 1214472/1099583 = 1.104484
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     29494     33525     29218     30625     29332     30156     29600     30688     28969     31361     29142     30961     27889     29257     27412     28347 
dram[1]:     28462     29957     28732     29823     28596     28707     29601     29214     28819     28837     28882     29274     27091     27623     27780     27733 
dram[2]:     30004     29880     30659     29567     30024     28583     32655     29942     30139     28381     30522     30188     28879     27862     29295     27387 
dram[3]:     28831     29164     28883     30004     29186     28598     28937     28186     29757     28857     28822     29475     27666     27831     28194     27473 
dram[4]:     28900     30250     29686     30726     28475     30205     29266     30668     29064     30111     28763     31937     28454     28532     27106     28845 
dram[5]:     28923     29201     29725     28780     28394     29342     28562     28525     29048     28936     28625     29028     26963     27594     26855     28076 
total reads: 2796503
bank skew: 33525/26855 = 1.25
chip skew: 475976/456577 = 1.04
number of total write accesses:
dram[0]:     19640     23657     19365     20749     19471     20296     19729     20823     19134     21539     19308     21125     18024     19397     17555     18496 
dram[1]:     18594     20092     18884     19947     18746     18855     19755     19379     18994     19013     19053     19450     17228     17763     17917     17869 
dram[2]:     20144     20013     20792     19697     20177     18728     22796     20075     20304     18561     20689     20355     19007     17994     19437     17525 
dram[3]:     18972     19310     19021     20129     19340     18751     19117     18346     19925     19023     18981     19650     17797     17967     18329     17612 
dram[4]:     19048     20388     19822     20852     18611     20357     19415     20801     19233     20276     18927     22102     18589     18669     17238     18999 
dram[5]:     19055     19354     19848     18910     18538     19483     18734     18699     19217     19099     18797     19200     17114     17737     16993     18209 
total reads: 1850725
bank skew: 23657/16993 = 1.39
chip skew: 318308/298987 = 1.06
average mf latency per bank:
dram[0]:        884      1819       876      1169       882      1153       896      1176       871      1157       878      1163       885      1171       897      1170
dram[1]:        776       831       762       804       769       815       775       809       755       802       771       813       772       814       782       831
dram[2]:        992       958       981       935       990       942      1060       939       966       924       983       955      1000       941       992       951
dram[3]:        801       807       800       808       807       808       815       800       796       782       801       804       808       805       813       808
dram[4]:        833       957       827       950       828       954       837       952       817       948       818       988       838       949       841       966
dram[5]:        767       787       768       762       775       778       779       780       759       764       768       774       773       772       789       789
maximum mf latency per bank:
dram[0]:       5886      8040      5231      7180      5263      7041      6474      6945      5883      7164      5657      6966      5944      7132      5409      7157
dram[1]:       6147      5823      5952      5283      5068      5799      5741      5859      6581      6100      6414      6055      5938      5450      5972      5491
dram[2]:       6158      5594      5882      5152      6039      5509      6801      5235      6388      5875      6624      5932      6321      5208      6231      4977
dram[3]:       5124      5492      5396      5836      5297      6490      5159      6125      6127      6112      6016      5555      6038      6188      5592      5436
dram[4]:       5843      6058      6229      6153      4829      6145      5863      6275      5327      6088      5994      6741      5641      5427      6003      5619
dram[5]:       5553      6250      5976      6733      5995      5780      5481      5500      6264      5649      5783      5606      5180      4483      6597      5623
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4922127 n_nop=2063752 n_act=634926 n_pre=634915 n_req=580142 n_req_1=364592 n_req_2=215550 n_req_3=0 n_rd=951936 n_write=636598 bw_util=0.4714 bw_util_1=0.2963 bw_util_2=0.1752 bw_util_3=0 blp=10.533463 blp_1= 4.927074 blp_2= 3.172933 blp_3= -nan
 n_activity=4918149 dram_eff=0.4718 dram_eff_1=0.2965 dram_eff_2=0.1753 dram_eff_3=0
bk0: 58988a 1972546i bk1: 67050a 1410986i bk2: 58436a 1806747i bk3: 61245a 1593901i bk4: 58664a 1665891i bk5: 60310a 1518129i bk6: 59198a 1521834i bk7: 61373a 1324201i bk8: 57938a 2034405i bk9: 62722a 1660719i bk10: 58284a 1844186i bk11: 61922a 1557469i bk12: 55778a 1882711i bk13: 58512a 1661217i bk14: 54824a 1834511i bk15: 56692a 1672356i 
bw_dist = 0.296	0.175	0.000	0.528	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6677
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4922127 n_nop=2181723 n_act=609563 n_pre=609552 n_req=563297 n_req_1=364592 n_req_2=198705 n_req_3=0 n_rd=918235 n_write=603054 bw_util=0.4578 bw_util_1=0.2963 bw_util_2=0.1615 bw_util_3=0 blp=9.981333 blp_1= 4.910757 blp_2= 3.014396 blp_3= -nan
 n_activity=4873454 dram_eff=0.4623 dram_eff_1=0.2992 dram_eff_2=0.1631 dram_eff_3=0
bk0: 56924a 2150199i bk1: 59914a 1879782i bk2: 57464a 1954510i bk3: 59644a 1763403i bk4: 57190a 1855761i bk5: 57413a 1788958i bk6: 59200a 1614854i bk7: 58428a 1622586i bk8: 57634a 2093935i bk9: 57674a 2020182i bk10: 57764a 1958950i bk11: 58544a 1845129i bk12: 54180a 2066437i bk13: 55244a 1950117i bk14: 55556a 1869525i bk15: 55462a 1834319i 
bw_dist = 0.296	0.161	0.000	0.532	0.010
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.0874
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4922127 n_nop=2078053 n_act=631809 n_pre=631798 n_req=578135 n_req_1=364596 n_req_2=213539 n_req_3=0 n_rd=947904 n_write=632563 bw_util=0.4698 bw_util_1=0.2963 bw_util_2=0.1735 bw_util_3=0 blp=10.471113 blp_1= 4.933363 blp_2= 3.142379 blp_3= -nan
 n_activity=4913553 dram_eff=0.4706 dram_eff_1=0.2968 dram_eff_2=0.1738 dram_eff_3=0
bk0: 60002a 1913102i bk1: 59758a 1837588i bk2: 61316a 1667538i bk3: 59132a 1723515i bk4: 60048a 1597007i bk5: 57164a 1716938i bk6: 65310a 1172723i bk7: 59882a 1418686i bk8: 60278a 1897801i bk9: 56762a 2021316i bk10: 61044a 1693409i bk11: 60376a 1642929i bk12: 57748a 1779939i bk13: 55722a 1836998i bk14: 58588a 1613751i bk15: 54774a 1797823i 
bw_dist = 0.296	0.174	0.000	0.528	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5126
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4922127 n_nop=2177055 n_act=610424 n_pre=610412 n_req=564032 n_req_1=364596 n_req_2=199436 n_req_3=0 n_rd=919710 n_write=604526 bw_util=0.4584 bw_util_1=0.2963 bw_util_2=0.1621 bw_util_3=0 blp=10.017840 blp_1= 4.925876 blp_2= 3.012830 blp_3= -nan
 n_activity=4874417 dram_eff=0.4628 dram_eff_1=0.2992 dram_eff_2=0.1637 dram_eff_3=0
bk0: 57660a 2103617i bk1: 58326a 1983301i bk2: 57766a 1948228i bk3: 60008a 1739873i bk4: 58370a 1782776i bk5: 57196a 1789132i bk6: 57874a 1700540i bk7: 56370a 1742473i bk8: 59514a 1988248i bk9: 57710a 2006043i bk10: 57642a 1954895i bk11: 58950a 1812458i bk12: 55332a 1969424i bk13: 55660a 1898033i bk14: 56386a 1810259i bk15: 54946a 1846161i 
bw_dist = 0.296	0.162	0.000	0.532	0.010
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.1321
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4922127 n_nop=2098286 n_act=627640 n_pre=627625 n_req=575154 n_req_1=364582 n_req_2=210572 n_req_3=0 n_rd=941952 n_write=626624 bw_util=0.4674 bw_util_1=0.2963 bw_util_2=0.1711 bw_util_3=0 blp=10.352885 blp_1= 4.911025 blp_2= 3.097880 blp_3= -nan
 n_activity=4908300 dram_eff=0.4687 dram_eff_1=0.2971 dram_eff_2=0.1716 dram_eff_3=0
bk0: 57798a 2061040i bk1: 60498a 1818184i bk2: 59370a 1816517i bk3: 61448a 1609278i bk4: 56950a 1810715i bk5: 60406a 1537391i bk6: 58528a 1600139i bk7: 61336a 1369458i bk8: 58126a 2034798i bk9: 60220a 1828624i bk10: 57526a 1924061i bk11: 63874a 1463850i bk12: 56908a 1833510i bk13: 57064a 1763521i bk14: 54212a 1897429i bk15: 57688a 1617442i 
bw_dist = 0.296	0.171	0.000	0.530	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2546
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4922127 n_nop=2200761 n_act=605153 n_pre=605141 n_req=560743 n_req_1=364587 n_req_2=196156 n_req_3=0 n_rd=913130 n_write=597942 bw_util=0.4557 bw_util_1=0.2963 bw_util_2=0.1594 bw_util_3=0 blp=9.890243 blp_1= 4.909904 blp_2= 2.988923 blp_3= -nan
 n_activity=4866904 dram_eff=0.4609 dram_eff_1=0.2996 dram_eff_2=0.1612 dram_eff_3=0
bk0: 57842a 2090563i bk1: 58402a 1991232i bk2: 59450a 1859682i bk3: 57560a 1900539i bk4: 56786a 1886982i bk5: 58682a 1729197i bk6: 57118a 1769619i bk7: 57048a 1717157i bk8: 58096a 2090140i bk9: 57872a 2024745i bk10: 57246a 1988511i bk11: 58054a 1899435i bk12: 53926a 2085163i bk13: 55188a 1963148i bk14: 53710a 2004907i bk15: 56150a 1796627i 
bw_dist = 0.296	0.159	0.000	0.533	0.011
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.837

========= L2 cache stats =========
L2_cache_bank[0]: Access = 250871, Miss = 231066, Miss_rate = 0.921, Pending_hits = 908, Reservation_fails = 91245
L2_cache_bank[1]: Access = 287304, Miss = 244931, Miss_rate = 0.853, Pending_hits = 1483, Reservation_fails = 247538
L2_cache_bank[2]: Access = 247156, Miss = 227979, Miss_rate = 0.922, Pending_hits = 831, Reservation_fails = 164345
L2_cache_bank[3]: Access = 254880, Miss = 231177, Miss_rate = 0.907, Pending_hits = 861, Reservation_fails = 191667
L2_cache_bank[4]: Access = 267457, Miss = 242195, Miss_rate = 0.906, Pending_hits = 1597, Reservation_fails = 205473
L2_cache_bank[5]: Access = 255286, Miss = 231801, Miss_rate = 0.908, Pending_hits = 954, Reservation_fails = 133944
L2_cache_bank[6]: Access = 250251, Miss = 230288, Miss_rate = 0.920, Pending_hits = 833, Reservation_fails = 162481
L2_cache_bank[7]: Access = 253120, Miss = 229600, Miss_rate = 0.907, Pending_hits = 967, Reservation_fails = 186644
L2_cache_bank[8]: Access = 249187, Miss = 229721, Miss_rate = 0.922, Pending_hits = 801, Reservation_fails = 121193
L2_cache_bank[9]: Access = 266514, Miss = 241286, Miss_rate = 0.905, Pending_hits = 1626, Reservation_fails = 239784
L2_cache_bank[10]: Access = 245361, Miss = 227107, Miss_rate = 0.926, Pending_hits = 644, Reservation_fails = 151603
L2_cache_bank[11]: Access = 249979, Miss = 229491, Miss_rate = 0.918, Pending_hits = 808, Reservation_fails = 172852
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 250871, Miss = 231066 (0.921), PendingHit = 908 (0.00362)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 287304, Miss = 244931 (0.853), PendingHit = 1483 (0.00516)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 247156, Miss = 227979 (0.922), PendingHit = 831 (0.00336)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 254880, Miss = 231177 (0.907), PendingHit = 861 (0.00338)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 267457, Miss = 242195 (0.906), PendingHit = 1597 (0.00597)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 255286, Miss = 231801 (0.908), PendingHit = 954 (0.00374)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 250251, Miss = 230288 (0.92), PendingHit = 833 (0.00333)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 253120, Miss = 229600 (0.907), PendingHit = 967 (0.00382)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 249187, Miss = 229721 (0.922), PendingHit = 801 (0.00321)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 266514, Miss = 241286 (0.905), PendingHit = 1626 (0.0061)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 245361, Miss = 227107 (0.926), PendingHit = 644 (0.00262)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 249979, Miss = 229491 (0.918), PendingHit = 808 (0.00323)
L2 Cache Total Miss Rate = 0.909
Stream 1: L2 Cache Miss Rate = 0.999
Stream 2: L2 Cache Miss Rate = 0.815
Stream 1: Accesses  = 1563880
Stream 1: Misses  = 1562545
Stream 2: Accesses  = 1513486
Stream 2: Misses  = 1234097
Stream 1+2: Accesses  = 3077366
Stream 1+2: Misses  = 2796642
Total Accesses  = 3077366
MPKI-CORES
CORE_L2MPKI_0	1.596
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	80.144
CORE_L2MPKI_31	70.986
CORE_L2MPKI_32	80.716
CORE_L2MPKI_33	74.366
CORE_L2MPKI_34	78.450
CORE_L2MPKI_35	76.638
CORE_L2MPKI_36	81.120
CORE_L2MPKI_37	77.335
CORE_L2MPKI_38	80.854
CORE_L2MPKI_39	78.917
CORE_L2MPKI_40	81.862
CORE_L2MPKI_41	80.554
CORE_L2MPKI_42	82.645
CORE_L2MPKI_43	81.271
CORE_L2MPKI_44	85.347
CORE_L2MPKI_45	81.348
CORE_L2MPKI_46	83.384
CORE_L2MPKI_47	79.107
CORE_L2MPKI_48	84.565
CORE_L2MPKI_49	81.537
CORE_L2MPKI_50	82.252
CORE_L2MPKI_51	81.590
CORE_L2MPKI_52	85.414
CORE_L2MPKI_53	80.952
CORE_L2MPKI_54	82.755
CORE_L2MPKI_55	81.524
CORE_L2MPKI_56	86.070
CORE_L2MPKI_57	83.610
CORE_L2MPKI_58	82.364
CORE_L2MPKI_59	79.712
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 80.913
MISSES-CORES
CORE_MISSES_0	53408
CORE_MISSES_1	50827
CORE_MISSES_2	54064
CORE_MISSES_3	52082
CORE_MISSES_4	50144
CORE_MISSES_5	55263
CORE_MISSES_6	50186
CORE_MISSES_7	52100
CORE_MISSES_8	53340
CORE_MISSES_9	52701
CORE_MISSES_10	51462
CORE_MISSES_11	51420
CORE_MISSES_12	52121
CORE_MISSES_13	53321
CORE_MISSES_14	52120
CORE_MISSES_15	52100
CORE_MISSES_16	54041
CORE_MISSES_17	52062
CORE_MISSES_18	54720
CORE_MISSES_19	50760
CORE_MISSES_20	50800
CORE_MISSES_21	53341
CORE_MISSES_22	50120
CORE_MISSES_23	51420
CORE_MISSES_24	52740
CORE_MISSES_25	52122
CORE_MISSES_26	52100
CORE_MISSES_27	51360
CORE_MISSES_28	48840
CORE_MISSES_29	51460
CORE_MISSES_30	40136
CORE_MISSES_31	28492
CORE_MISSES_32	38847
CORE_MISSES_33	32245
CORE_MISSES_34	35369
CORE_MISSES_35	33831
CORE_MISSES_36	43662
CORE_MISSES_37	35522
CORE_MISSES_38	41617
CORE_MISSES_39	36741
CORE_MISSES_40	44300
CORE_MISSES_41	38300
CORE_MISSES_42	45017
CORE_MISSES_43	42209
CORE_MISSES_44	46658
CORE_MISSES_45	43696
CORE_MISSES_46	45126
CORE_MISSES_47	37731
CORE_MISSES_48	47459
CORE_MISSES_49	41144
CORE_MISSES_50	44782
CORE_MISSES_51	42424
CORE_MISSES_52	46263
CORE_MISSES_53	39893
CORE_MISSES_54	44375
CORE_MISSES_55	40347
CORE_MISSES_56	48001
CORE_MISSES_57	46399
CORE_MISSES_58	44943
CORE_MISSES_59	38568
L2_MISSES = 2796642
L2_total_cache_accesses = 3077366
L2_total_cache_misses = 2796642
L2_total_cache_miss_rate = 0.9088
L2_total_cache_pending_hits = 12313
L2_total_cache_reservation_fails = 2068769
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 267074
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12170
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2171592
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1617995
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 625000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 440020
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1281
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 140
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10654
L2_cache_data_port_util = 0.093
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=8367797
icnt_total_pkts_simt_to_mem=7104748
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     261.9359
gpu_ipc_2 =       2.8745
gpu_tot_sim_cycle_stream_1 = 4505344
gpu_tot_sim_cycle_stream_2 = 4505355
gpu_sim_insn_1 = 1180111360
gpu_sim_insn_2 = 12950656
gpu_sim_cycle = 4505356
gpu_sim_insn = 1193062016
gpu_ipc =     264.8097
gpu_tot_sim_cycle = 4505356
gpu_tot_sim_insn = 1193062016
gpu_tot_ipc =     264.8097
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 19284628
gpu_stall_icnt2sh    = 45785
gpu_total_sim_rate=195905

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18877149
	L1I_total_cache_misses = 26882
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 63800, Miss = 63800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3984956
	L1D_cache_core[1]: Access = 61240, Miss = 61240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3994672
	L1D_cache_core[2]: Access = 64480, Miss = 64480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3976169
	L1D_cache_core[3]: Access = 63140, Miss = 63140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3993540
	L1D_cache_core[4]: Access = 61220, Miss = 61220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3985502
	L1D_cache_core[5]: Access = 66340, Miss = 66340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3967571
	L1D_cache_core[6]: Access = 59940, Miss = 59940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3967661
	L1D_cache_core[7]: Access = 63820, Miss = 63820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3978401
	L1D_cache_core[8]: Access = 63740, Miss = 63740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4020422
	L1D_cache_core[9]: Access = 62480, Miss = 62480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3930768
	L1D_cache_core[10]: Access = 61880, Miss = 61880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3948479
	L1D_cache_core[11]: Access = 61180, Miss = 61180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4003449
	L1D_cache_core[12]: Access = 61240, Miss = 61240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4016988
	L1D_cache_core[13]: Access = 64400, Miss = 64400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3937085
	L1D_cache_core[14]: Access = 62540, Miss = 62540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3962564
	L1D_cache_core[15]: Access = 62540, Miss = 62540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3928686
	L1D_cache_core[16]: Access = 64440, Miss = 64440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3925642
	L1D_cache_core[17]: Access = 61840, Miss = 61840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3984555
	L1D_cache_core[18]: Access = 65780, Miss = 65780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3987160
	L1D_cache_core[19]: Access = 61820, Miss = 61820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3951135
	L1D_cache_core[20]: Access = 61220, Miss = 61220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3913683
	L1D_cache_core[21]: Access = 63760, Miss = 63760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3876998
	L1D_cache_core[22]: Access = 59880, Miss = 59880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3990092
	L1D_cache_core[23]: Access = 61840, Miss = 61840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3944952
	L1D_cache_core[24]: Access = 62500, Miss = 62500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3950134
	L1D_cache_core[25]: Access = 62540, Miss = 62540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3918818
	L1D_cache_core[26]: Access = 62520, Miss = 62520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3924151
	L1D_cache_core[27]: Access = 61760, Miss = 61760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3870446
	L1D_cache_core[28]: Access = 59240, Miss = 59240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3931966
	L1D_cache_core[29]: Access = 61880, Miss = 61880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3999357
	L1D_cache_core[30]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[31]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 685
	L1D_cache_core[32]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 607
	L1D_cache_core[33]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 569
	L1D_cache_core[34]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 559
	L1D_cache_core[35]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 584
	L1D_cache_core[36]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 936
	L1D_cache_core[37]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 653
	L1D_cache_core[38]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 595
	L1D_cache_core[39]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 688
	L1D_cache_core[40]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 925
	L1D_cache_core[41]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 920
	L1D_cache_core[42]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641
	L1D_cache_core[43]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 764
	L1D_cache_core[44]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 898
	L1D_cache_core[45]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 749
	L1D_cache_core[46]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 976
	L1D_cache_core[47]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 819
	L1D_cache_core[48]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 737
	L1D_cache_core[49]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921
	L1D_cache_core[50]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 826
	L1D_cache_core[51]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 750
	L1D_cache_core[52]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1025
	L1D_cache_core[53]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[54]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 802
	L1D_cache_core[55]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 998
	L1D_cache_core[56]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 841
	L1D_cache_core[57]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[58]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1068
	L1D_cache_core[59]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 796
	L1D_total_cache_accesses = 1877212
	L1D_total_cache_misses = 1877212
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 118789801
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 95386
	L1C_total_cache_misses = 1440
	L1C_total_cache_miss_rate = 0.0151
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1127212
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 95834178
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 93946
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 750000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22955623
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18850267
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 26882
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
83062, 83062, 83062, 83062, 82771, 82771, 82771, 82771, 73366, 73366, 73366, 73366, 73269, 73269, 73269, 73269, 
gpgpu_n_tot_thrd_icount = 1193859008
gpgpu_n_tot_w_icount = 37308094
gpgpu_n_stall_shd_mem = 253824260
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2967691
gpgpu_n_mem_write_global = 750000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 37887808
gpgpu_n_store_insn = 24000000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3052352
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 253824260
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:399814941	W0_Idle:65013012	W0_Scoreboard:38506495	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:37308272
Warp Occupancy Distribution:
Stall:183633893	W0_Idle:13289267	W0_Scoreboard:36666080	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:36732120
Warp Occupancy Distribution:
Stall:216181048	W0_Idle:51723745	W0_Scoreboard:1840415	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:576152
warp_utilization0: 0.069007
warp_utilization1: 0.135883
warp_utilization2: 0.002131
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9017696 {8:1127212,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 102000000 {136:750000,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 74167224 {40:1832320,72:3675,136:4484,}
traffic_breakdown_coretomem[INST_ACC_R] = 13920 {8:1740,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 153300832 {136:1127212,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6000000 {8:750000,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 74132904 {40:1831462,72:3675,136:4484,}
traffic_breakdown_memtocore[INST_ACC_R] = 236640 {136:1740,}
maxmrqlatency = 1565 
maxdqlatency = 0 
maxmflatency = 8040 
averagemflatency = 1347 
averagemflatency_1 = 1543 
averagemflatency_2= 1148 
averagemrqlatency_1 = 77 
averagemrqlatency_2 = 67 
max_icnt2mem_latency = 7400 
max_icnt2sh_latency = 4505355 
mrq_lat_table:1596101 	52812 	93068 	185218 	497516 	878464 	1174989 	910228 	234344 	5369 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	57023 	212808 	1045034 	1857385 	538430 	6211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	14686 	74540 	256714 	240297 	229474 	505892 	1247643 	1009444 	137831 	2688 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2758951 	206544 	1369 	27 	0 	0 	0 	0 	0 	794 	1384 	2805 	5737 	11514 	25569 	48931 	94509 	175003 	335947 	47807 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	13 	572 	8423 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        50        31        20        14        42        22        26        44        24        34        20        24        32        28        32        32 
dram[1]:        52        22        32        18        34        36        28        46        28        22        20        12        32        30        32        28 
dram[2]:        30        26        14        24        24        28        50        27        40        20        26        12        28        32        32        32 
dram[3]:        26        30        18        28        34        28        56        16        28        26        20        16        22        40        20        32 
dram[4]:        34        30        20        26        46        20        36        30        36        28        10        26        32        26        32        32 
dram[5]:        36        20        28        28        34        20        46        32        26        28         8        12        26        30        32        32 
maximum service time to same row:
dram[0]:      1438       983      1242      1191      1615      1397      1694      1951      1697      1967       935      1800      1304      1051      1767      2444 
dram[1]:      1584       970      1476      1309      1972      1143      1638      1601      1641      2006      1055      1348      1155      1210      1569      1361 
dram[2]:      1142      1007       978      1613      1626      1466      1795      2022      2376      2125      1647      1186      1060      1147      1479      1543 
dram[3]:      1035      1043      1188      1134      1187      1786      1688      1854      2876      2285      1074      1249      1082      1412      1134      1199 
dram[4]:      1203       972      1054      1106      1607      1704      1726      1838      2270      1884      1131      1638      1048      1221      1607      1755 
dram[5]:      1181      1052      1315      1110      1672      1147      1672      1591      2324      1674      1042      1141      1201      1100      1789      1894 
average row accesses per activate:
dram[0]:  1.241050  1.249331  1.242028  1.246342  1.247856  1.252768  1.252450  1.259624  1.235696  1.240587  1.240629  1.246876  1.254048  1.260499  1.255713  1.261395 
dram[1]:  1.238380  1.234688  1.243868  1.242776  1.250599  1.250114  1.251675  1.253870  1.233663  1.238289  1.242852  1.242918  1.254110  1.250959  1.257022  1.259363 
dram[2]:  1.236317  1.241212  1.240467  1.248679  1.248674  1.251718  1.273064  1.257765  1.231782  1.240349  1.239698  1.243452  1.255177  1.258055  1.261626  1.262323 
dram[3]:  1.237424  1.242645  1.241089  1.240380  1.249358  1.246358  1.248474  1.250610  1.236512  1.241240  1.244356  1.246490  1.253509  1.254868  1.257719  1.259339 
dram[4]:  1.234629  1.240565  1.246395  1.246601  1.245135  1.253739  1.251666  1.259542  1.234948  1.239588  1.241545  1.249746  1.254697  1.254182  1.259028  1.258841 
dram[5]:  1.236243  1.238106  1.240254  1.242306  1.250252  1.250678  1.254243  1.253176  1.236729  1.238367  1.241667  1.243834  1.253435  1.255714  1.257395  1.261073 
average row locality = 5628141/4510634 = 1.247749
average row locality_1 = 4145954/3168395 = 1.308535
average row locality_2 = 1482187/1342239 = 1.104265
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     35584     40233     35295     36925     35441     36229     35751     37024     35160     37660     35270     37187     33753     35333     33166     34284 
dram[1]:     34479     36296     34658     36067     34615     34734     35788     35211     34856     34752     35066     35271     32831     33460     33609     33545 
dram[2]:     36279     36117     36983     35575     36164     34594     39266     36157     36394     34381     36807     36494     35057     33669     35385     33194 
dram[3]:     34825     35222     34936     36199     35350     34688     35045     34102     35783     34935     34806     35645     33595     33745     34109     33294 
dram[4]:     35055     36592     35855     36899     34447     36421     35388     37026     35247     36355     34894     38524     34318     34473     32914     34744 
dram[5]:     34803     35327     35946     34851     34478     35651     34641     34697     35054     34954     34729     35272     32688     33478     32728     33996 
total reads: 3380773
bank skew: 40233/32688 = 1.23
chip skew: 574295/553293 = 1.04
number of total write accesses:
dram[0]:     23768     28414     23479     25093     23630     24425     23942     25214     23370     25863     23480     25385     21934     23526     21347     22475 
dram[1]:     22645     24484     22846     24230     22810     22925     24012     23425     23083     22982     23271     23483     21028     21641     21793     21736 
dram[2]:     24460     24300     25159     23746     24353     22791     27455     24340     24594     22588     25019     24700     23256     21854     23571     21380 
dram[3]:     23006     23401     23106     24370     23541     22885     23260     22323     24011     23160     23018     23845     21780     21936     22306     21486 
dram[4]:     23238     24780     24039     25087     22630     24601     23573     25214     23455     24572     23106     26729     22516     22660     21092     22921 
dram[5]:     22979     23515     24123     23035     22678     23838     22859     22909     23285     23171     22934     23483     20868     21678     20915     22181 
total reads: 2247403
bank skew: 28414/20868 = 1.36
chip skew: 385345/364451 = 1.06
average mf latency per bank:
dram[0]:        880      1709       873      1149       879      1139       895      1169       871      1139       875      1146       882      1164       895      1154
dram[1]:        776       833       766       804       771       812       776       810       757       800       772       813       775       816       785       837
dram[2]:       1011       948       997       930      1007       936      1066       935       981       918       994       956      1018       939      1006       954
dram[3]:        805       815       805       810       814       818       819       803       800       783       805       803       813       807       818       809
dram[4]:        843       959       840       956       841       961       852       960       830       952       833       987       854       955       855       971
dram[5]:        775       793       776       770       785       787       788       790       768       772       776       782       784       783       796       798
maximum mf latency per bank:
dram[0]:       5886      8040      5231      7180      5263      7041      6474      6945      5883      7164      5657      6966      5944      7132      5409      7157
dram[1]:       6147      5823      5952      5283      5068      5799      5741      5859      6581      6100      6414      6055      6032      5450      5972      5491
dram[2]:       6158      5594      5882      5152      6039      5509      6801      5235      6388      5875      6624      5932      6321      5208      6231      5178
dram[3]:       5124      5492      5396      5836      5297      6490      5159      6125      6127      6112      6016      5555      6038      6188      5592      5436
dram[4]:       5843      6058      6229      6153      4829      6145      5863      6275      5327      6088      5994      6741      5641      5427      6003      5619
dram[5]:       5553      6250      5976      6733      5995      5780      5481      5500      6264      5649      5783      5606      5180      4483      6597      5623
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5947069 n_nop=2491223 n_act=768293 n_pre=768279 n_req=699295 n_req_1=437512 n_req_2=261783 n_req_3=0 n_rd=1148586 n_write=770688 bw_util=0.4703 bw_util_1=0.2943 bw_util_2=0.1761 bw_util_3=0 blp=10.555166 blp_1= 4.899084 blp_2= 3.183887 blp_3= -nan
 n_activity=5942551 dram_eff=0.4707 dram_eff_1=0.2945 dram_eff_2=0.1762 dram_eff_3=0
bk0: 71166a 2376833i bk1: 80466a 1723540i bk2: 70590a 2164862i bk3: 73848a 1921003i bk4: 70882a 2000207i bk5: 72458a 1847378i bk6: 71502a 1824501i bk7: 74048a 1596054i bk8: 70320a 2429721i bk9: 75320a 2020282i bk10: 70540a 2205484i bk11: 74374a 1892071i bk12: 67506a 2256993i bk13: 70666a 1994218i bk14: 66332a 2195096i bk15: 68568a 1996028i 
bw_dist = 0.294	0.176	0.000	0.529	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.655
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5947069 n_nop=2624937 n_act=739443 n_pre=739429 n_req=680238 n_req_1=437512 n_req_2=242726 n_req_3=0 n_rd=1110474 n_write=732786 bw_util=0.4575 bw_util_1=0.2943 bw_util_2=0.1633 bw_util_3=0 blp=10.017704 blp_1= 4.878415 blp_2= 3.029015 blp_3= -nan
 n_activity=5894600 dram_eff=0.4616 dram_eff_1=0.2969 dram_eff_2=0.1647 dram_eff_3=0
bk0: 68956a 2573663i bk1: 72592a 2248459i bk2: 69316a 2356065i bk3: 72134a 2111144i bk4: 69230a 2216016i bk5: 69468a 2137496i bk6: 71576a 1931819i bk7: 70422a 1951430i bk8: 69712a 2517711i bk9: 69504a 2441571i bk10: 70132a 2335162i bk11: 70542a 2225737i bk12: 65662a 2470374i bk13: 66920a 2327058i bk14: 67218a 2241306i bk15: 67090a 2192824i 
bw_dist = 0.294	0.163	0.000	0.534	0.009
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.1629
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5947069 n_nop=2504390 n_act=765290 n_pre=765276 n_req=697516 n_req_1=437512 n_req_2=260004 n_req_3=0 n_rd=1145008 n_write=767105 bw_util=0.4691 bw_util_1=0.2943 bw_util_2=0.1749 bw_util_3=0 blp=10.503193 blp_1= 4.903914 blp_2= 3.156777 blp_3= -nan
 n_activity=5938249 dram_eff=0.4698 dram_eff_1=0.2947 dram_eff_2=0.1751 dram_eff_3=0
bk0: 72558a 2298654i bk1: 72232a 2210666i bk2: 73960a 2009020i bk3: 71150a 2091997i bk4: 72328a 1933699i bk5: 69188a 2053963i bk6: 78532a 1421062i bk7: 72312a 1697958i bk8: 72788a 2284531i bk9: 68758a 2415553i bk10: 73610a 2044841i bk11: 72988a 1969721i bk12: 70112a 2109121i bk13: 67338a 2198573i bk14: 70766a 1934727i bk15: 66388a 2138190i 
bw_dist = 0.294	0.175	0.000	0.529	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5452
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5947069 n_nop=2617827 n_act=740916 n_pre=740900 n_req=681279 n_req_1=437512 n_req_2=243767 n_req_3=0 n_rd=1112558 n_write=734868 bw_util=0.4582 bw_util_1=0.2943 bw_util_2=0.164 bw_util_3=0 blp=10.055941 blp_1= 4.890722 blp_2= 3.028659 blp_3= -nan
 n_activity=5896065 dram_eff=0.4622 dram_eff_1=0.2968 dram_eff_2=0.1654 dram_eff_3=0
bk0: 69650a 2531540i bk1: 70444a 2386477i bk2: 69872a 2336444i bk3: 72398a 2091272i bk4: 70700a 2132004i bk5: 69376a 2129944i bk6: 70090a 2024907i bk7: 68204a 2081526i bk8: 71566a 2412979i bk9: 69870a 2401639i bk10: 69612a 2353557i bk11: 71290a 2171499i bk12: 67190a 2343276i bk13: 67490a 2263357i bk14: 68218a 2168186i bk15: 66588a 2201297i 
bw_dist = 0.294	0.164	0.000	0.533	0.009
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.2271
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5947069 n_nop=2527039 n_act=760661 n_pre=760647 n_req=694152 n_req_1=437500 n_req_2=256652 n_req_3=0 n_rd=1138300 n_write=760422 bw_util=0.4669 bw_util_1=0.2943 bw_util_2=0.1726 bw_util_3=0 blp=10.392028 blp_1= 4.881278 blp_2= 3.114342 blp_3= -nan
 n_activity=5932224 dram_eff=0.4681 dram_eff_1=0.295 dram_eff_2=0.1731 dram_eff_3=0
bk0: 70110a 2462684i bk1: 73184a 2182179i bk2: 71708a 2175524i bk3: 73798a 1953418i bk4: 68894a 2162313i bk5: 72842a 1852055i bk6: 70776a 1910383i bk7: 74052a 1635427i bk8: 70494a 2433898i bk9: 72710a 2200210i bk10: 69788a 2289657i bk11: 77048a 1763314i bk12: 68636a 2204767i bk13: 68946a 2118146i bk14: 65828a 2257192i bk15: 69486a 1956134i 
bw_dist = 0.294	0.173	0.000	0.531	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2964
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5947069 n_nop=2639617 n_act=736016 n_pre=736004 n_req=678293 n_req_1=437506 n_req_2=240787 n_req_3=0 n_rd=1106554 n_write=728878 bw_util=0.4562 bw_util_1=0.2943 bw_util_2=0.1619 bw_util_3=0 blp=9.958325 blp_1= 4.873918 blp_2= 3.015584 blp_3= -nan
 n_activity=5888455 dram_eff=0.4608 dram_eff_1=0.2972 dram_eff_2=0.1636 dram_eff_3=0
bk0: 69606a 2527910i bk1: 70652a 2381050i bk2: 71888a 2222012i bk3: 69698a 2266520i bk4: 68952a 2239291i bk5: 71296a 2044645i bk6: 69276a 2104227i bk7: 69394a 2029031i bk8: 70108a 2512053i bk9: 69908a 2429622i bk10: 69458a 2375258i bk11: 70544a 2245566i bk12: 65372a 2482749i bk13: 66954a 2331933i bk14: 65456a 2364616i bk15: 67992a 2151396i 
bw_dist = 0.294	0.162	0.000	0.534	0.010
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.0038

========= L2 cache stats =========
L2_cache_bank[0]: Access = 303363, Miss = 279430, Miss_rate = 0.921, Pending_hits = 1075, Reservation_fails = 110845
L2_cache_bank[1]: Access = 343700, Miss = 294884, Miss_rate = 0.858, Pending_hits = 1704, Reservation_fails = 279706
L2_cache_bank[2]: Access = 299046, Miss = 275916, Miss_rate = 0.923, Pending_hits = 971, Reservation_fails = 187687
L2_cache_bank[3]: Access = 308711, Miss = 279350, Miss_rate = 0.905, Pending_hits = 1047, Reservation_fails = 219191
L2_cache_bank[4]: Access = 322312, Miss = 292352, Miss_rate = 0.907, Pending_hits = 1798, Reservation_fails = 235362
L2_cache_bank[5]: Access = 309235, Miss = 280191, Miss_rate = 0.906, Pending_hits = 1161, Reservation_fails = 153968
L2_cache_bank[6]: Access = 302618, Miss = 278461, Miss_rate = 0.920, Pending_hits = 1021, Reservation_fails = 183665
L2_cache_bank[7]: Access = 306969, Miss = 277842, Miss_rate = 0.905, Pending_hits = 1114, Reservation_fails = 213361
L2_cache_bank[8]: Access = 301784, Miss = 278132, Miss_rate = 0.922, Pending_hits = 974, Reservation_fails = 133966
L2_cache_bank[9]: Access = 320725, Miss = 291044, Miss_rate = 0.907, Pending_hits = 1833, Reservation_fails = 265934
L2_cache_bank[10]: Access = 297439, Miss = 275081, Miss_rate = 0.925, Pending_hits = 848, Reservation_fails = 186709
L2_cache_bank[11]: Access = 302919, Miss = 278239, Miss_rate = 0.919, Pending_hits = 1005, Reservation_fails = 214632
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 303363, Miss = 279430 (0.921), PendingHit = 1075 (0.00354)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 343700, Miss = 294884 (0.858), PendingHit = 1704 (0.00496)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 299046, Miss = 275916 (0.923), PendingHit = 971 (0.00325)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 308711, Miss = 279350 (0.905), PendingHit = 1047 (0.00339)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 322312, Miss = 292352 (0.907), PendingHit = 1798 (0.00558)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 309235, Miss = 280191 (0.906), PendingHit = 1161 (0.00375)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 302618, Miss = 278461 (0.92), PendingHit = 1021 (0.00337)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 306969, Miss = 277842 (0.905), PendingHit = 1114 (0.00363)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 301784, Miss = 278132 (0.922), PendingHit = 974 (0.00323)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 320725, Miss = 291044 (0.907), PendingHit = 1833 (0.00572)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 297439, Miss = 275081 (0.925), PendingHit = 848 (0.00285)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 302919, Miss = 278239 (0.919), PendingHit = 1005 (0.00332)
L2 Cache Total Miss Rate = 0.909
Stream 1: L2 Cache Miss Rate = 0.999
Stream 2: L2 Cache Miss Rate = 0.817
Stream 1: Accesses  = 1876650
Stream 1: Misses  = 1875054
Stream 2: Accesses  = 1842171
Stream 2: Misses  = 1505868
Stream 1+2: Accesses  = 3718821
Stream 1+2: Misses  = 3380922
Total Accesses  = 3718821
MPKI-CORES
CORE_L2MPKI_0	1.596
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	82.032
CORE_L2MPKI_31	73.826
CORE_L2MPKI_32	82.437
CORE_L2MPKI_33	76.769
CORE_L2MPKI_34	80.587
CORE_L2MPKI_35	78.976
CORE_L2MPKI_36	81.267
CORE_L2MPKI_37	79.130
CORE_L2MPKI_38	82.054
CORE_L2MPKI_39	80.649
CORE_L2MPKI_40	81.238
CORE_L2MPKI_41	81.986
CORE_L2MPKI_42	82.411
CORE_L2MPKI_43	82.133
CORE_L2MPKI_44	85.488
CORE_L2MPKI_45	81.505
CORE_L2MPKI_46	84.114
CORE_L2MPKI_47	80.606
CORE_L2MPKI_48	85.509
CORE_L2MPKI_49	81.309
CORE_L2MPKI_50	82.059
CORE_L2MPKI_51	81.867
CORE_L2MPKI_52	85.101
CORE_L2MPKI_53	81.922
CORE_L2MPKI_54	82.459
CORE_L2MPKI_55	82.180
CORE_L2MPKI_56	86.708
CORE_L2MPKI_57	84.501
CORE_L2MPKI_58	82.862
CORE_L2MPKI_59	80.818
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 81.817
MISSES-CORES
CORE_MISSES_0	63809
CORE_MISSES_1	61247
CORE_MISSES_2	64484
CORE_MISSES_3	63142
CORE_MISSES_4	61225
CORE_MISSES_5	66344
CORE_MISSES_6	59946
CORE_MISSES_7	63820
CORE_MISSES_8	63740
CORE_MISSES_9	62481
CORE_MISSES_10	61882
CORE_MISSES_11	61180
CORE_MISSES_12	61241
CORE_MISSES_13	64401
CORE_MISSES_14	62542
CORE_MISSES_15	62541
CORE_MISSES_16	64441
CORE_MISSES_17	61842
CORE_MISSES_18	65782
CORE_MISSES_19	61820
CORE_MISSES_20	61220
CORE_MISSES_21	63761
CORE_MISSES_22	59880
CORE_MISSES_23	61840
CORE_MISSES_24	62500
CORE_MISSES_25	62542
CORE_MISSES_26	62521
CORE_MISSES_27	61760
CORE_MISSES_28	59240
CORE_MISSES_29	61880
CORE_MISSES_30	49902
CORE_MISSES_31	36821
CORE_MISSES_32	48196
CORE_MISSES_33	41082
CORE_MISSES_34	44105
CORE_MISSES_35	43231
CORE_MISSES_36	52099
CORE_MISSES_37	44343
CORE_MISSES_38	50687
CORE_MISSES_39	46232
CORE_MISSES_40	52070
CORE_MISSES_41	47326
CORE_MISSES_42	53737
CORE_MISSES_43	51913
CORE_MISSES_44	55675
CORE_MISSES_45	52017
CORE_MISSES_46	54665
CORE_MISSES_47	47102
CORE_MISSES_48	56863
CORE_MISSES_49	49548
CORE_MISSES_50	53773
CORE_MISSES_51	51559
CORE_MISSES_52	55426
CORE_MISSES_53	49418
CORE_MISSES_54	53679
CORE_MISSES_55	49292
CORE_MISSES_56	57799
CORE_MISSES_57	55330
CORE_MISSES_58	54193
CORE_MISSES_59	47785
L2_MISSES = 3380922
L2_total_cache_accesses = 3718821
L2_total_cache_misses = 3380922
L2_total_cache_miss_rate = 0.9091
L2_total_cache_pending_hits = 14551
L2_total_cache_reservation_fails = 2385026
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 321776
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14382
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2630863
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1863995
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 750000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 508666
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1516
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 166
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 12265
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=10091309
icnt_total_pkts_simt_to_mem=8577097
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     261.9359
gpu_ipc_2 =       2.8745
gpu_tot_sim_cycle_stream_1 = 4505344
gpu_tot_sim_cycle_stream_2 = 4505355
gpu_sim_insn_1 = 1180111360
gpu_sim_insn_2 = 12950656
gpu_sim_cycle = 4505356
gpu_sim_insn = 1193062016
gpu_ipc =     264.8097
gpu_tot_sim_cycle = 4505356
gpu_tot_sim_insn = 1193062016
gpu_tot_ipc =     264.8097
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 19284628
gpu_stall_icnt2sh    = 45785
gpu_total_sim_rate=195905

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18877149
	L1I_total_cache_misses = 26882
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 63800, Miss = 63800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3984956
	L1D_cache_core[1]: Access = 61240, Miss = 61240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3994672
	L1D_cache_core[2]: Access = 64480, Miss = 64480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3976169
	L1D_cache_core[3]: Access = 63140, Miss = 63140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3993540
	L1D_cache_core[4]: Access = 61220, Miss = 61220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3985502
	L1D_cache_core[5]: Access = 66340, Miss = 66340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3967571
	L1D_cache_core[6]: Access = 59940, Miss = 59940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3967661
	L1D_cache_core[7]: Access = 63820, Miss = 63820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3978401
	L1D_cache_core[8]: Access = 63740, Miss = 63740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4020422
	L1D_cache_core[9]: Access = 62480, Miss = 62480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3930768
	L1D_cache_core[10]: Access = 61880, Miss = 61880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3948479
	L1D_cache_core[11]: Access = 61180, Miss = 61180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4003449
	L1D_cache_core[12]: Access = 61240, Miss = 61240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4016988
	L1D_cache_core[13]: Access = 64400, Miss = 64400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3937085
	L1D_cache_core[14]: Access = 62540, Miss = 62540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3962564
	L1D_cache_core[15]: Access = 62540, Miss = 62540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3928686
	L1D_cache_core[16]: Access = 64440, Miss = 64440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3925642
	L1D_cache_core[17]: Access = 61840, Miss = 61840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3984555
	L1D_cache_core[18]: Access = 65780, Miss = 65780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3987160
	L1D_cache_core[19]: Access = 61820, Miss = 61820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3951135
	L1D_cache_core[20]: Access = 61220, Miss = 61220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3913683
	L1D_cache_core[21]: Access = 63760, Miss = 63760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3876998
	L1D_cache_core[22]: Access = 59880, Miss = 59880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3990092
	L1D_cache_core[23]: Access = 61840, Miss = 61840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3944952
	L1D_cache_core[24]: Access = 62500, Miss = 62500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3950134
	L1D_cache_core[25]: Access = 62540, Miss = 62540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3918818
	L1D_cache_core[26]: Access = 62520, Miss = 62520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3924151
	L1D_cache_core[27]: Access = 61760, Miss = 61760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3870446
	L1D_cache_core[28]: Access = 59240, Miss = 59240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3931966
	L1D_cache_core[29]: Access = 61880, Miss = 61880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3999357
	L1D_cache_core[30]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[31]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 685
	L1D_cache_core[32]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 607
	L1D_cache_core[33]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 569
	L1D_cache_core[34]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 559
	L1D_cache_core[35]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 584
	L1D_cache_core[36]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 936
	L1D_cache_core[37]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 653
	L1D_cache_core[38]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 595
	L1D_cache_core[39]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 688
	L1D_cache_core[40]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 925
	L1D_cache_core[41]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 920
	L1D_cache_core[42]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641
	L1D_cache_core[43]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 764
	L1D_cache_core[44]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 898
	L1D_cache_core[45]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 749
	L1D_cache_core[46]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 976
	L1D_cache_core[47]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 819
	L1D_cache_core[48]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 737
	L1D_cache_core[49]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921
	L1D_cache_core[50]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 826
	L1D_cache_core[51]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 750
	L1D_cache_core[52]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1025
	L1D_cache_core[53]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[54]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 802
	L1D_cache_core[55]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 998
	L1D_cache_core[56]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 841
	L1D_cache_core[57]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[58]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1068
	L1D_cache_core[59]: Access = 76, Miss = 76, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 796
	L1D_total_cache_accesses = 1877212
	L1D_total_cache_misses = 1877212
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 118789801
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 95386
	L1C_total_cache_misses = 1440
	L1C_total_cache_miss_rate = 0.0151
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1127212
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 95834178
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 93946
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 750000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22955623
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18850267
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 26882
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
83062, 83062, 83062, 83062, 82771, 82771, 82771, 82771, 73366, 73366, 73366, 73366, 73269, 73269, 73269, 73269, 
gpgpu_n_tot_thrd_icount = 1193859008
gpgpu_n_tot_w_icount = 37308094
gpgpu_n_stall_shd_mem = 253824260
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2967691
gpgpu_n_mem_write_global = 750000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 37887808
gpgpu_n_store_insn = 24000000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3052352
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 253824260
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:399814941	W0_Idle:65013012	W0_Scoreboard:38506495	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:37308272
Warp Occupancy Distribution:
Stall:183633893	W0_Idle:13289267	W0_Scoreboard:36666080	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:36732120
Warp Occupancy Distribution:
Stall:216181048	W0_Idle:51723745	W0_Scoreboard:1840415	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:576152
warp_utilization0: 0.069007
warp_utilization1: 0.135883
warp_utilization2: 0.002131
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9017696 {8:1127212,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 102000000 {136:750000,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 74167224 {40:1832320,72:3675,136:4484,}
traffic_breakdown_coretomem[INST_ACC_R] = 13920 {8:1740,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 153300832 {136:1127212,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6000000 {8:750000,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 74132904 {40:1831462,72:3675,136:4484,}
traffic_breakdown_memtocore[INST_ACC_R] = 236640 {136:1740,}
maxmrqlatency = 1565 
maxdqlatency = 0 
maxmflatency = 8040 
averagemflatency = 1347 
averagemflatency_1 = 1543 
averagemflatency_2= 1148 
averagemrqlatency_1 = 77 
averagemrqlatency_2 = 67 
max_icnt2mem_latency = 7400 
max_icnt2sh_latency = 4505355 
mrq_lat_table:1596101 	52812 	93068 	185218 	497516 	878464 	1174989 	910228 	234344 	5369 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	57023 	212808 	1045034 	1857385 	538430 	6211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	14686 	74540 	256714 	240297 	229474 	505892 	1247643 	1009444 	137831 	2688 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2758951 	206544 	1369 	27 	0 	0 	0 	0 	0 	794 	1384 	2805 	5737 	11514 	25569 	48931 	94509 	175003 	335947 	47807 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	13 	572 	8423 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        50        31        20        14        42        22        26        44        24        34        20        24        32        28        32        32 
dram[1]:        52        22        32        18        34        36        28        46        28        22        20        12        32        30        32        28 
dram[2]:        30        26        14        24        24        28        50        27        40        20        26        12        28        32        32        32 
dram[3]:        26        30        18        28        34        28        56        16        28        26        20        16        22        40        20        32 
dram[4]:        34        30        20        26        46        20        36        30        36        28        10        26        32        26        32        32 
dram[5]:        36        20        28        28        34        20        46        32        26        28         8        12        26        30        32        32 
maximum service time to same row:
dram[0]:      1438       983      1242      1191      1615      1397      1694      1951      1697      1967       935      1800      1304      1051      1767      2444 
dram[1]:      1584       970      1476      1309      1972      1143      1638      1601      1641      2006      1055      1348      1155      1210      1569      1361 
dram[2]:      1142      1007       978      1613      1626      1466      1795      2022      2376      2125      1647      1186      1060      1147      1479      1543 
dram[3]:      1035      1043      1188      1134      1187      1786      1688      1854      2876      2285      1074      1249      1082      1412      1134      1199 
dram[4]:      1203       972      1054      1106      1607      1704      1726      1838      2270      1884      1131      1638      1048      1221      1607      1755 
dram[5]:      1181      1052      1315      1110      1672      1147      1672      1591      2324      1674      1042      1141      1201      1100      1789      1894 
average row accesses per activate:
dram[0]:  1.241050  1.249331  1.242028  1.246342  1.247856  1.252768  1.252450  1.259624  1.235696  1.240587  1.240629  1.246876  1.254048  1.260499  1.255713  1.261395 
dram[1]:  1.238380  1.234688  1.243868  1.242776  1.250599  1.250114  1.251675  1.253870  1.233663  1.238289  1.242852  1.242918  1.254110  1.250959  1.257022  1.259363 
dram[2]:  1.236317  1.241212  1.240467  1.248679  1.248674  1.251718  1.273064  1.257765  1.231782  1.240349  1.239698  1.243452  1.255177  1.258055  1.261626  1.262323 
dram[3]:  1.237424  1.242645  1.241089  1.240380  1.249358  1.246358  1.248474  1.250610  1.236512  1.241240  1.244356  1.246490  1.253509  1.254868  1.257719  1.259339 
dram[4]:  1.234629  1.240565  1.246395  1.246601  1.245135  1.253739  1.251666  1.259542  1.234948  1.239588  1.241545  1.249746  1.254697  1.254182  1.259028  1.258841 
dram[5]:  1.236243  1.238106  1.240254  1.242306  1.250252  1.250678  1.254243  1.253176  1.236729  1.238367  1.241667  1.243834  1.253435  1.255714  1.257395  1.261073 
average row locality = 5628141/4510634 = 1.247749
average row locality_1 = 4145954/3168395 = 1.308535
average row locality_2 = 1482187/1342239 = 1.104265
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     35584     40233     35295     36925     35441     36229     35751     37024     35160     37660     35270     37187     33753     35333     33166     34284 
dram[1]:     34479     36296     34658     36067     34615     34734     35788     35211     34856     34752     35066     35271     32831     33460     33609     33545 
dram[2]:     36279     36117     36983     35575     36164     34594     39266     36157     36394     34381     36807     36494     35057     33669     35385     33194 
dram[3]:     34825     35222     34936     36199     35350     34688     35045     34102     35783     34935     34806     35645     33595     33745     34109     33294 
dram[4]:     35055     36592     35855     36899     34447     36421     35388     37026     35247     36355     34894     38524     34318     34473     32914     34744 
dram[5]:     34803     35327     35946     34851     34478     35651     34641     34697     35054     34954     34729     35272     32688     33478     32728     33996 
total reads: 3380773
bank skew: 40233/32688 = 1.23
chip skew: 574295/553293 = 1.04
number of total write accesses:
dram[0]:     23768     28414     23479     25093     23630     24425     23942     25214     23370     25863     23480     25385     21934     23526     21347     22475 
dram[1]:     22645     24484     22846     24230     22810     22925     24012     23425     23083     22982     23271     23483     21028     21641     21793     21736 
dram[2]:     24460     24300     25159     23746     24353     22791     27455     24340     24594     22588     25019     24700     23256     21854     23571     21380 
dram[3]:     23006     23401     23106     24370     23541     22885     23260     22323     24011     23160     23018     23845     21780     21936     22306     21486 
dram[4]:     23238     24780     24039     25087     22630     24601     23573     25214     23455     24572     23106     26729     22516     22660     21092     22921 
dram[5]:     22979     23515     24123     23035     22678     23838     22859     22909     23285     23171     22934     23483     20868     21678     20915     22181 
total reads: 2247403
bank skew: 28414/20868 = 1.36
chip skew: 385345/364451 = 1.06
average mf latency per bank:
dram[0]:        880      1709       873      1149       879      1139       895      1169       871      1139       875      1146       882      1164       895      1154
dram[1]:        776       833       766       804       771       812       776       810       757       800       772       813       775       816       785       837
dram[2]:       1011       948       997       930      1007       936      1066       935       981       918       994       956      1018       939      1006       954
dram[3]:        805       815       805       810       814       818       819       803       800       783       805       803       813       807       818       809
dram[4]:        843       959       840       956       841       961       852       960       830       952       833       987       854       955       855       971
dram[5]:        775       793       776       770       785       787       788       790       768       772       776       782       784       783       796       798
maximum mf latency per bank:
dram[0]:       5886      8040      5231      7180      5263      7041      6474      6945      5883      7164      5657      6966      5944      7132      5409      7157
dram[1]:       6147      5823      5952      5283      5068      5799      5741      5859      6581      6100      6414      6055      6032      5450      5972      5491
dram[2]:       6158      5594      5882      5152      6039      5509      6801      5235      6388      5875      6624      5932      6321      5208      6231      5178
dram[3]:       5124      5492      5396      5836      5297      6490      5159      6125      6127      6112      6016      5555      6038      6188      5592      5436
dram[4]:       5843      6058      6229      6153      4829      6145      5863      6275      5327      6088      5994      6741      5641      5427      6003      5619
dram[5]:       5553      6250      5976      6733      5995      5780      5481      5500      6264      5649      5783      5606      5180      4483      6597      5623
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5947069 n_nop=2491223 n_act=768293 n_pre=768279 n_req=699295 n_req_1=437512 n_req_2=261783 n_req_3=0 n_rd=1148586 n_write=770688 bw_util=0.4703 bw_util_1=0.2943 bw_util_2=0.1761 bw_util_3=0 blp=10.555166 blp_1= 4.899084 blp_2= 3.183887 blp_3= -nan
 n_activity=5942551 dram_eff=0.4707 dram_eff_1=0.2945 dram_eff_2=0.1762 dram_eff_3=0
bk0: 71166a 2376833i bk1: 80466a 1723540i bk2: 70590a 2164862i bk3: 73848a 1921003i bk4: 70882a 2000207i bk5: 72458a 1847378i bk6: 71502a 1824501i bk7: 74048a 1596054i bk8: 70320a 2429721i bk9: 75320a 2020282i bk10: 70540a 2205484i bk11: 74374a 1892071i bk12: 67506a 2256993i bk13: 70666a 1994218i bk14: 66332a 2195096i bk15: 68568a 1996028i 
bw_dist = 0.294	0.176	0.000	0.529	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.655
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5947069 n_nop=2624937 n_act=739443 n_pre=739429 n_req=680238 n_req_1=437512 n_req_2=242726 n_req_3=0 n_rd=1110474 n_write=732786 bw_util=0.4575 bw_util_1=0.2943 bw_util_2=0.1633 bw_util_3=0 blp=10.017704 blp_1= 4.878415 blp_2= 3.029015 blp_3= -nan
 n_activity=5894600 dram_eff=0.4616 dram_eff_1=0.2969 dram_eff_2=0.1647 dram_eff_3=0
bk0: 68956a 2573663i bk1: 72592a 2248459i bk2: 69316a 2356065i bk3: 72134a 2111144i bk4: 69230a 2216016i bk5: 69468a 2137496i bk6: 71576a 1931819i bk7: 70422a 1951430i bk8: 69712a 2517711i bk9: 69504a 2441571i bk10: 70132a 2335162i bk11: 70542a 2225737i bk12: 65662a 2470374i bk13: 66920a 2327058i bk14: 67218a 2241306i bk15: 67090a 2192824i 
bw_dist = 0.294	0.163	0.000	0.534	0.009
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.1629
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5947069 n_nop=2504390 n_act=765290 n_pre=765276 n_req=697516 n_req_1=437512 n_req_2=260004 n_req_3=0 n_rd=1145008 n_write=767105 bw_util=0.4691 bw_util_1=0.2943 bw_util_2=0.1749 bw_util_3=0 blp=10.503193 blp_1= 4.903914 blp_2= 3.156777 blp_3= -nan
 n_activity=5938249 dram_eff=0.4698 dram_eff_1=0.2947 dram_eff_2=0.1751 dram_eff_3=0
bk0: 72558a 2298654i bk1: 72232a 2210666i bk2: 73960a 2009020i bk3: 71150a 2091997i bk4: 72328a 1933699i bk5: 69188a 2053963i bk6: 78532a 1421062i bk7: 72312a 1697958i bk8: 72788a 2284531i bk9: 68758a 2415553i bk10: 73610a 2044841i bk11: 72988a 1969721i bk12: 70112a 2109121i bk13: 67338a 2198573i bk14: 70766a 1934727i bk15: 66388a 2138190i 
bw_dist = 0.294	0.175	0.000	0.529	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5452
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5947069 n_nop=2617827 n_act=740916 n_pre=740900 n_req=681279 n_req_1=437512 n_req_2=243767 n_req_3=0 n_rd=1112558 n_write=734868 bw_util=0.4582 bw_util_1=0.2943 bw_util_2=0.164 bw_util_3=0 blp=10.055941 blp_1= 4.890722 blp_2= 3.028659 blp_3= -nan
 n_activity=5896065 dram_eff=0.4622 dram_eff_1=0.2968 dram_eff_2=0.1654 dram_eff_3=0
bk0: 69650a 2531540i bk1: 70444a 2386477i bk2: 69872a 2336444i bk3: 72398a 2091272i bk4: 70700a 2132004i bk5: 69376a 2129944i bk6: 70090a 2024907i bk7: 68204a 2081526i bk8: 71566a 2412979i bk9: 69870a 2401639i bk10: 69612a 2353557i bk11: 71290a 2171499i bk12: 67190a 2343276i bk13: 67490a 2263357i bk14: 68218a 2168186i bk15: 66588a 2201297i 
bw_dist = 0.294	0.164	0.000	0.533	0.009
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.2271
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5947069 n_nop=2527039 n_act=760661 n_pre=760647 n_req=694152 n_req_1=437500 n_req_2=256652 n_req_3=0 n_rd=1138300 n_write=760422 bw_util=0.4669 bw_util_1=0.2943 bw_util_2=0.1726 bw_util_3=0 blp=10.392028 blp_1= 4.881278 blp_2= 3.114342 blp_3= -nan
 n_activity=5932224 dram_eff=0.4681 dram_eff_1=0.295 dram_eff_2=0.1731 dram_eff_3=0
bk0: 70110a 2462684i bk1: 73184a 2182179i bk2: 71708a 2175524i bk3: 73798a 1953418i bk4: 68894a 2162313i bk5: 72842a 1852055i bk6: 70776a 1910383i bk7: 74052a 1635427i bk8: 70494a 2433898i bk9: 72710a 2200210i bk10: 69788a 2289657i bk11: 77048a 1763314i bk12: 68636a 2204767i bk13: 68946a 2118146i bk14: 65828a 2257192i bk15: 69486a 1956134i 
bw_dist = 0.294	0.173	0.000	0.531	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2964
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5947069 n_nop=2639617 n_act=736016 n_pre=736004 n_req=678293 n_req_1=437506 n_req_2=240787 n_req_3=0 n_rd=1106554 n_write=728878 bw_util=0.4562 bw_util_1=0.2943 bw_util_2=0.1619 bw_util_3=0 blp=9.958325 blp_1= 4.873918 blp_2= 3.015584 blp_3= -nan
 n_activity=5888455 dram_eff=0.4608 dram_eff_1=0.2972 dram_eff_2=0.1636 dram_eff_3=0
bk0: 69606a 2527910i bk1: 70652a 2381050i bk2: 71888a 2222012i bk3: 69698a 2266520i bk4: 68952a 2239291i bk5: 71296a 2044645i bk6: 69276a 2104227i bk7: 69394a 2029031i bk8: 70108a 2512053i bk9: 69908a 2429622i bk10: 69458a 2375258i bk11: 70544a 2245566i bk12: 65372a 2482749i bk13: 66954a 2331933i bk14: 65456a 2364616i bk15: 67992a 2151396i 
bw_dist = 0.294	0.162	0.000	0.534	0.010
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.0038

========= L2 cache stats =========
L2_cache_bank[0]: Access = 303363, Miss = 279430, Miss_rate = 0.921, Pending_hits = 1075, Reservation_fails = 110845
L2_cache_bank[1]: Access = 343700, Miss = 294884, Miss_rate = 0.858, Pending_hits = 1704, Reservation_fails = 279706
L2_cache_bank[2]: Access = 299046, Miss = 275916, Miss_rate = 0.923, Pending_hits = 971, Reservation_fails = 187687
L2_cache_bank[3]: Access = 308711, Miss = 279350, Miss_rate = 0.905, Pending_hits = 1047, Reservation_fails = 219191
L2_cache_bank[4]: Access = 322312, Miss = 292352, Miss_rate = 0.907, Pending_hits = 1798, Reservation_fails = 235362
L2_cache_bank[5]: Access = 309235, Miss = 280191, Miss_rate = 0.906, Pending_hits = 1161, Reservation_fails = 153968
L2_cache_bank[6]: Access = 302618, Miss = 278461, Miss_rate = 0.920, Pending_hits = 1021, Reservation_fails = 183665
L2_cache_bank[7]: Access = 306969, Miss = 277842, Miss_rate = 0.905, Pending_hits = 1114, Reservation_fails = 213361
L2_cache_bank[8]: Access = 301784, Miss = 278132, Miss_rate = 0.922, Pending_hits = 974, Reservation_fails = 133966
L2_cache_bank[9]: Access = 320725, Miss = 291044, Miss_rate = 0.907, Pending_hits = 1833, Reservation_fails = 265934
L2_cache_bank[10]: Access = 297439, Miss = 275081, Miss_rate = 0.925, Pending_hits = 848, Reservation_fails = 186709
L2_cache_bank[11]: Access = 302919, Miss = 278239, Miss_rate = 0.919, Pending_hits = 1005, Reservation_fails = 214632
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 303363, Miss = 279430 (0.921), PendingHit = 1075 (0.00354)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 343700, Miss = 294884 (0.858), PendingHit = 1704 (0.00496)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 299046, Miss = 275916 (0.923), PendingHit = 971 (0.00325)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 308711, Miss = 279350 (0.905), PendingHit = 1047 (0.00339)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 322312, Miss = 292352 (0.907), PendingHit = 1798 (0.00558)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 309235, Miss = 280191 (0.906), PendingHit = 1161 (0.00375)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 302618, Miss = 278461 (0.92), PendingHit = 1021 (0.00337)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 306969, Miss = 277842 (0.905), PendingHit = 1114 (0.00363)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 301784, Miss = 278132 (0.922), PendingHit = 974 (0.00323)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 320725, Miss = 291044 (0.907), PendingHit = 1833 (0.00572)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 297439, Miss = 275081 (0.925), PendingHit = 848 (0.00285)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 302919, Miss = 278239 (0.919), PendingHit = 1005 (0.00332)
L2 Cache Total Miss Rate = 0.909
Stream 1: L2 Cache Miss Rate = 0.999
Stream 2: L2 Cache Miss Rate = 0.817
Stream 1: Accesses  = 1876650
Stream 1: Misses  = 1875054
Stream 2: Accesses  = 1842171
Stream 2: Misses  = 1505868
Stream 1+2: Accesses  = 3718821
Stream 1+2: Misses  = 3380922
Total Accesses  = 3718821
MPKI-CORES
CORE_L2MPKI_0	1.596
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	82.032
CORE_L2MPKI_31	73.826
CORE_L2MPKI_32	82.437
CORE_L2MPKI_33	76.769
CORE_L2MPKI_34	80.587
CORE_L2MPKI_35	78.976
CORE_L2MPKI_36	81.267
CORE_L2MPKI_37	79.130
CORE_L2MPKI_38	82.054
CORE_L2MPKI_39	80.649
CORE_L2MPKI_40	81.238
CORE_L2MPKI_41	81.986
CORE_L2MPKI_42	82.411
CORE_L2MPKI_43	82.133
CORE_L2MPKI_44	85.488
CORE_L2MPKI_45	81.505
CORE_L2MPKI_46	84.114
CORE_L2MPKI_47	80.606
CORE_L2MPKI_48	85.509
CORE_L2MPKI_49	81.309
CORE_L2MPKI_50	82.059
CORE_L2MPKI_51	81.867
CORE_L2MPKI_52	85.101
CORE_L2MPKI_53	81.922
CORE_L2MPKI_54	82.459
CORE_L2MPKI_55	82.180
CORE_L2MPKI_56	86.708
CORE_L2MPKI_57	84.501
CORE_L2MPKI_58	82.862
CORE_L2MPKI_59	80.818
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 81.817
MISSES-CORES
CORE_MISSES_0	63809
CORE_MISSES_1	61247
CORE_MISSES_2	64484
CORE_MISSES_3	63142
CORE_MISSES_4	61225
CORE_MISSES_5	66344
CORE_MISSES_6	59946
CORE_MISSES_7	63820
CORE_MISSES_8	63740
CORE_MISSES_9	62481
CORE_MISSES_10	61882
CORE_MISSES_11	61180
CORE_MISSES_12	61241
CORE_MISSES_13	64401
CORE_MISSES_14	62542
CORE_MISSES_15	62541
CORE_MISSES_16	64441
CORE_MISSES_17	61842
CORE_MISSES_18	65782
CORE_MISSES_19	61820
CORE_MISSES_20	61220
CORE_MISSES_21	63761
CORE_MISSES_22	59880
CORE_MISSES_23	61840
CORE_MISSES_24	62500
CORE_MISSES_25	62542
CORE_MISSES_26	62521
CORE_MISSES_27	61760
CORE_MISSES_28	59240
CORE_MISSES_29	61880
CORE_MISSES_30	49902
CORE_MISSES_31	36821
CORE_MISSES_32	48196
CORE_MISSES_33	41082
CORE_MISSES_34	44105
CORE_MISSES_35	43231
CORE_MISSES_36	52099
CORE_MISSES_37	44343
CORE_MISSES_38	50687
CORE_MISSES_39	46232
CORE_MISSES_40	52070
CORE_MISSES_41	47326
CORE_MISSES_42	53737
CORE_MISSES_43	51913
CORE_MISSES_44	55675
CORE_MISSES_45	52017
CORE_MISSES_46	54665
CORE_MISSES_47	47102
CORE_MISSES_48	56863
CORE_MISSES_49	49548
CORE_MISSES_50	53773
CORE_MISSES_51	51559
CORE_MISSES_52	55426
CORE_MISSES_53	49418
CORE_MISSES_54	53679
CORE_MISSES_55	49292
CORE_MISSES_56	57799
CORE_MISSES_57	55330
CORE_MISSES_58	54193
CORE_MISSES_59	47785
L2_MISSES = 3380922
L2_total_cache_accesses = 3718821
L2_total_cache_misses = 3380922
L2_total_cache_miss_rate = 0.9091
L2_total_cache_pending_hits = 14551
L2_total_cache_reservation_fails = 2385026
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 321776
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14382
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2630863
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1863995
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 750000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 508666
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1516
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 166
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 12265
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=10091309
icnt_total_pkts_simt_to_mem=8577097
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     261.7338
gpu_ipc_2 =       2.9073
gpu_tot_sim_cycle_stream_1 = 5259522
gpu_tot_sim_cycle_stream_2 = 5259535
gpu_sim_insn_1 = 1376594624
gpu_sim_insn_2 = 15290848
gpu_sim_cycle = 5259536
gpu_sim_insn = 1391885472
gpu_ipc =     264.6404
gpu_tot_sim_cycle = 5259536
gpu_tot_sim_insn = 1391885472
gpu_tot_ipc =     264.6404
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 23194465
gpu_stall_icnt2sh    = 50125
gpu_total_sim_rate=198246

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22022473
	L1I_total_cache_misses = 30926
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 74220, Miss = 74220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4643919
	L1D_cache_core[1]: Access = 71660, Miss = 71660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4656936
	L1D_cache_core[2]: Access = 74880, Miss = 74880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4663028
	L1D_cache_core[3]: Access = 73540, Miss = 73540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4664180
	L1D_cache_core[4]: Access = 71640, Miss = 71640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4639504
	L1D_cache_core[5]: Access = 76760, Miss = 76760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4626329
	L1D_cache_core[6]: Access = 70360, Miss = 70360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4638012
	L1D_cache_core[7]: Access = 74880, Miss = 74880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4639210
	L1D_cache_core[8]: Access = 74160, Miss = 74160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4683704
	L1D_cache_core[9]: Access = 72900, Miss = 72900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4622100
	L1D_cache_core[10]: Access = 72300, Miss = 72300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4625843
	L1D_cache_core[11]: Access = 72240, Miss = 72240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4669311
	L1D_cache_core[12]: Access = 71660, Miss = 71660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4685908
	L1D_cache_core[13]: Access = 74820, Miss = 74820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4625853
	L1D_cache_core[14]: Access = 72960, Miss = 72960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4633623
	L1D_cache_core[15]: Access = 72960, Miss = 72960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4600080
	L1D_cache_core[16]: Access = 74840, Miss = 74840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4604115
	L1D_cache_core[17]: Access = 72900, Miss = 72900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4644659
	L1D_cache_core[18]: Access = 76200, Miss = 76200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4642108
	L1D_cache_core[19]: Access = 72860, Miss = 72860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4641508
	L1D_cache_core[20]: Access = 71640, Miss = 71640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4591925
	L1D_cache_core[21]: Access = 74200, Miss = 74200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4529745
	L1D_cache_core[22]: Access = 69640, Miss = 69640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4669438
	L1D_cache_core[23]: Access = 72280, Miss = 72280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4607722
	L1D_cache_core[24]: Access = 72280, Miss = 72280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4607046
	L1D_cache_core[25]: Access = 72320, Miss = 72320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4570080
	L1D_cache_core[26]: Access = 72920, Miss = 72920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4612645
	L1D_cache_core[27]: Access = 72160, Miss = 72160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4527699
	L1D_cache_core[28]: Access = 69660, Miss = 69660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4581208
	L1D_cache_core[29]: Access = 71660, Miss = 71660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4647968
	L1D_cache_core[30]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[31]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 685
	L1D_cache_core[32]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 607
	L1D_cache_core[33]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 569
	L1D_cache_core[34]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 559
	L1D_cache_core[35]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 584
	L1D_cache_core[36]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 936
	L1D_cache_core[37]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 653
	L1D_cache_core[38]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 595
	L1D_cache_core[39]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 688
	L1D_cache_core[40]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 925
	L1D_cache_core[41]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 920
	L1D_cache_core[42]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641
	L1D_cache_core[43]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 764
	L1D_cache_core[44]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 898
	L1D_cache_core[45]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 749
	L1D_cache_core[46]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 976
	L1D_cache_core[47]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 819
	L1D_cache_core[48]: Access = 86, Miss = 86, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 737
	L1D_cache_core[49]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921
	L1D_cache_core[50]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 826
	L1D_cache_core[51]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 750
	L1D_cache_core[52]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1025
	L1D_cache_core[53]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[54]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 802
	L1D_cache_core[55]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 998
	L1D_cache_core[56]: Access = 86, Miss = 86, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 841
	L1D_cache_core[57]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[58]: Access = 86, Miss = 86, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1068
	L1D_cache_core[59]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 796
	L1D_total_cache_accesses = 2189824
	L1D_total_cache_misses = 2189824
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 138819205
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 110999
	L1C_total_cache_misses = 1440
	L1C_total_cache_miss_rate = 0.0130
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1314824
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 112019094
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 109559
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 875000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 26800111
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 21991547
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 30926
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
95893, 95893, 95893, 95893, 95505, 95505, 95505, 95505, 86100, 86100, 86100, 86100, 86003, 86003, 86003, 86003, 
gpgpu_n_tot_thrd_icount = 1392814176
gpgpu_n_tot_w_icount = 43525443
gpgpu_n_stall_shd_mem = 293959926
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3471645
gpgpu_n_mem_write_global = 875000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 44206208
gpgpu_n_store_insn = 28000000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3551968
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 293959926
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:451021191	W0_Idle:90893579	W0_Scoreboard:45703973	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:43525577
Warp Occupancy Distribution:
Stall:214127363	W0_Idle:15284637	W0_Scoreboard:43306020	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:42854140
Warp Occupancy Distribution:
Stall:236893828	W0_Idle:75608942	W0_Scoreboard:2397953	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:671437
warp_utilization0: 0.068963
warp_utilization1: 0.135798
warp_utilization2: 0.002128
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10518592 {8:1314824,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 119000000 {136:875000,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 86836776 {40:2148444,72:3754,136:4623,}
traffic_breakdown_coretomem[INST_ACC_R] = 16080 {8:2010,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 178816064 {136:1314824,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7000000 {8:875000,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 86810496 {40:2147787,72:3754,136:4623,}
traffic_breakdown_memtocore[INST_ACC_R] = 273360 {136:2010,}
maxmrqlatency = 1565 
maxdqlatency = 0 
maxmflatency = 8040 
averagemflatency = 1347 
averagemflatency_1 = 1550 
averagemflatency_2= 1140 
averagemrqlatency_1 = 77 
averagemrqlatency_2 = 67 
max_icnt2mem_latency = 7400 
max_icnt2sh_latency = 5259535 
mrq_lat_table:1863447 	61665 	109147 	217039 	580656 	1027945 	1375245 	1066982 	275280 	6376 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	68200 	243662 	1207159 	2202432 	618270 	6323 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	16879 	83926 	289536 	270670 	271571 	610403 	1475261 	1176332 	151252 	2692 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3231505 	237949 	1565 	27 	0 	0 	0 	0 	0 	794 	1384 	2805 	5737 	11514 	25569 	48931 	94509 	175003 	335947 	172807 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	38 	644 	9835 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        50        31        20        14        42        22        26        44        24        34        20        24        32        28        32        32 
dram[1]:        52        22        32        18        34        36        28        46        28        22        20        16        32        30        32        28 
dram[2]:        30        26        14        24        24        28        50        27        40        20        26        18        28        32        32        32 
dram[3]:        26        30        18        28        34        28        56        16        28        26        20        18        22        40        20        32 
dram[4]:        34        30        20        26        46        20        36        30        36        28        20        26        32        26        32        32 
dram[5]:        36        20        28        28        34        20        46        32        26        28        18        18        26        30        32        32 
maximum service time to same row:
dram[0]:      1438       983      1242      1191      1615      1397      1694      1951      1697      1967       949      1800      1304      1051      1767      2444 
dram[1]:      1584      1032      1476      1309      1972      1143      1638      1601      1641      2006      1055      1348      1155      1210      1569      1361 
dram[2]:      1142      1007      1095      1613      1626      1466      1795      2022      2376      2125      1647      1186      1060      1147      1479      1543 
dram[3]:      1035      1043      1188      1134      1187      1786      1688      1854      2876      2285      1144      1249      1082      1412      1134      1199 
dram[4]:      1203       972      1054      1106      1607      1704      1726      1838      2270      1884      1131      1638      1048      1221      1607      1755 
dram[5]:      1181      1052      1315      1110      1672      1147      1672      1591      2324      1674      1118      1141      1201      1100      1789      1894 
average row accesses per activate:
dram[0]:  1.240120  1.247762  1.241777  1.245244  1.247227  1.251545  1.252269  1.258266  1.234926  1.239429  1.240246  1.245569  1.254732  1.260225  1.255220  1.260094 
dram[1]:  1.237718  1.234629  1.242281  1.241181  1.248708  1.249152  1.250627  1.253096  1.231500  1.236851  1.241759  1.242254  1.253320  1.252154  1.255806  1.258650 
dram[2]:  1.236686  1.241144  1.240188  1.248476  1.247200  1.251184  1.270085  1.257013  1.231528  1.239602  1.240069  1.242641  1.254757  1.257726  1.260652  1.261778 
dram[3]:  1.237593  1.241349  1.239222  1.240797  1.247734  1.245977  1.247874  1.249840  1.234693  1.239258  1.243175  1.244756  1.252774  1.254025  1.256393  1.259415 
dram[4]:  1.235230  1.239887  1.245706  1.245589  1.244154  1.253694  1.250695  1.259653  1.234853  1.238453  1.240559  1.248556  1.253494  1.254550  1.258798  1.258360 
dram[5]:  1.236602  1.238290  1.239361  1.241157  1.248862  1.249928  1.253045  1.252409  1.236445  1.236814  1.241620  1.243330  1.252999  1.255212  1.258150  1.259826 
average row locality = 6583814/5279702 = 1.247005
average row locality_1 = 4846431/3705252 = 1.307990
average row locality_2 = 1737383/1574450 = 1.103486
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     41525     46414     41238     42922     41458     42224     41801     43099     41241     43682     41238     43385     39532     41314     38889     40163 
dram[1]:     40420     42361     40663     42098     40596     40747     41757     41268     40882     40608     41129     41277     38544     39229     39357     39239 
dram[2]:     42295     42148     42995     41608     42232     40555     45428     42105     42404     40363     42869     42670     40983     39456     41187     38908 
dram[3]:     40867     41171     40933     42336     41503     40751     40996     39991     41880     40856     40612     41676     39454     39596     39852     39155 
dram[4]:     40868     42541     41908     43063     40425     42430     41290     43035     41269     42367     40839     44711     40121     40286     38723     40697 
dram[5]:     40728     41283     41970     40837     40338     41649     40664     40663     40758     41010     40765     41293     38421     39126     38395     39832 
total reads: 3952440
bank skew: 46414/38395 = 1.21
chip skew: 670125/647732 = 1.03
number of total write accesses:
dram[0]:     27763     32633     27472     29140     27690     28473     28015     29323     27477     29927     27489     29630     25768     27551     25137     26405 
dram[1]:     26647     28585     26891     28303     26844     26998     28023     27542     27151     26883     27391     27524     24780     25457     25582     25477 
dram[2]:     28531     28381     29236     27821     28473     26787     31643     28333     28650     26604     29117     28931     27205     25700     27426     25135 
dram[3]:     27088     27416     27161     28547     27738     26995     27254     26248     28158     27122     26873     27937     25694     25824     26081     25388 
dram[4]:     27103     28781     28148     29303     26667     28678     27509     29259     27516     28607     27097     30955     26343     26507     24947     26929 
dram[5]:     26950     27532     28189     27064     26576     27885     26924     26929     27040     27277     27020     27541     24660     25359     24632     26067 
total reads: 2631462
bank skew: 32633/24632 = 1.32
chip skew: 449893/427645 = 1.05
average mf latency per bank:
dram[0]:        888      1610       881      1118       888      1110       902      1139       879      1110       885      1113       890      1131       905      1123
dram[1]:        783       834       777       810       784       817       788       816       768       805       783       818       788       821       795       843
dram[2]:        991       939       981       924       991       931      1043       934       966       914       979       951      1000       934       992       950
dram[3]:        812       831       815       825       823       835       827       821       807       799       815       817       822       823       828       824
dram[4]:        847       951       844       951       846       956       856       954       833       945       837       977       859       949       860       965
dram[5]:        784       797       785       779       793       792       797       798       779       779       784       788       794       791       805       804
maximum mf latency per bank:
dram[0]:       5886      8040      5231      7180      5263      7041      6474      6945      5883      7164      5657      6966      5944      7132      5409      7157
dram[1]:       6147      5823      5952      5283      5068      5799      5741      5859      6581      6100      6414      6055      6032      5450      5972      5491
dram[2]:       6158      5594      5882      5152      6039      5509      6801      5235      6388      5875      6624      5932      6321      5208      6231      5178
dram[3]:       5124      5492      5396      5836      5297      6490      5159      6125      6127      6112      6016      5555      6038      6188      5592      5436
dram[4]:       5843      6058      6229      6153      4829      6145      5863      6275      5327      6088      5994      6741      5641      5427      6003      5619
dram[5]:       5553      6250      5976      6733      5995      5780      5481      5500      6264      5649      5783      5606      5180      4483      6597      5623
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6942587 n_nop=2908146 n_act=897239 n_pre=897224 n_req=815957 n_req_1=510428 n_req_2=305529 n_req_3=0 n_rd=1340214 n_write=899764 bw_util=0.4701 bw_util_1=0.2941 bw_util_2=0.176 bw_util_3=0 blp=10.558513 blp_1= 4.895675 blp_2= 3.177223 blp_3= -nan
 n_activity=6936717 dram_eff=0.4705 dram_eff_1=0.2943 dram_eff_2=0.1762 dram_eff_3=0
bk0: 83049a 2767945i bk1: 92828a 2068545i bk2: 82475a 2526538i bk3: 85842a 2261235i bk4: 82910a 2322203i bk5: 84446a 2160168i bk6: 83598a 2116653i bk7: 86196a 1883162i bk8: 82478a 2813835i bk9: 87360a 2390718i bk10: 82476a 2567578i bk11: 86768a 2209105i bk12: 79064a 2618286i bk13: 82626a 2319494i bk14: 77776a 2535567i bk15: 80322a 2300261i 
bw_dist = 0.294	0.176	0.000	0.529	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6268
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6942587 n_nop=3047396 n_act=867368 n_pre=867361 n_req=796007 n_req_1=510428 n_req_2=285579 n_req_3=0 n_rd=1300328 n_write=860134 bw_util=0.4586 bw_util_1=0.2941 bw_util_2=0.1645 bw_util_3=0 blp=10.072915 blp_1= 4.870697 blp_2= 3.036468 blp_3= -nan
 n_activity=6887991 dram_eff=0.4623 dram_eff_1=0.2964 dram_eff_2=0.1658 dram_eff_3=0
bk0: 80840a 2977905i bk1: 84718a 2615434i bk2: 81324a 2717844i bk3: 84196a 2449734i bk4: 81190a 2549410i bk5: 81492a 2450479i bk6: 83512a 2243074i bk7: 82534a 2237004i bk8: 81762a 2903863i bk9: 81216a 2837525i bk10: 82258a 2690422i bk11: 82554a 2572335i bk12: 77088a 2841312i bk13: 78454a 2681703i bk14: 78712a 2588538i bk15: 78478a 2529245i 
bw_dist = 0.294	0.165	0.000	0.534	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.2869
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6942587 n_nop=2922525 n_act=893883 n_pre=893872 n_req=814040 n_req_1=510432 n_req_2=303608 n_req_3=0 n_rd=1336391 n_write=895916 bw_util=0.469 bw_util_1=0.2941 bw_util_2=0.1749 bw_util_3=0 blp=10.511545 blp_1= 4.904399 blp_2= 3.152562 blp_3= -nan
 n_activity=6932366 dram_eff=0.4697 dram_eff_1=0.2945 dram_eff_2=0.1752 dram_eff_3=0
bk0: 84588a 2685785i bk1: 84296a 2579186i bk2: 85990a 2364351i bk3: 83216a 2425440i bk4: 84464a 2253523i bk5: 81108a 2372365i bk6: 90854a 1705176i bk7: 84210a 1994068i bk8: 84808a 2667998i bk9: 80726a 2788916i bk10: 85738a 2390602i bk11: 85340a 2284697i bk12: 81962a 2450420i bk13: 78907a 2547147i bk14: 82372a 2264581i bk15: 77812a 2472972i 
bw_dist = 0.294	0.175	0.000	0.530	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5181
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6942587 n_nop=3037414 n_act=869464 n_pre=869450 n_req=797463 n_req_1=510432 n_req_2=287031 n_req_3=0 n_rd=1303237 n_write=863022 bw_util=0.4595 bw_util_1=0.2941 bw_util_2=0.1654 bw_util_3=0 blp=10.122375 blp_1= 4.886700 blp_2= 3.037757 blp_3= -nan
 n_activity=6889488 dram_eff=0.463 dram_eff_1=0.2964 dram_eff_2=0.1666 dram_eff_3=0
bk0: 81734a 2920529i bk1: 82342a 2758073i bk2: 81866a 2688052i bk3: 84672a 2418876i bk4: 83002a 2439552i bk5: 81500a 2434711i bk6: 81992a 2330556i bk7: 79982a 2390305i bk8: 83755a 2800760i bk9: 81712a 2782945i bk10: 81222a 2739515i bk11: 83352a 2507709i bk12: 78908a 2689460i bk13: 79192a 2600052i bk14: 79702a 2504659i bk15: 78304a 2512112i 
bw_dist = 0.294	0.165	0.000	0.533	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.383
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6942587 n_nop=2947067 n_act=888873 n_pre=888862 n_req=810407 n_req_1=510418 n_req_2=299989 n_req_3=0 n_rd=1329113 n_write=888672 bw_util=0.4669 bw_util_1=0.2941 bw_util_2=0.1728 bw_util_3=0 blp=10.408852 blp_1= 4.880432 blp_2= 3.112108 blp_3= -nan
 n_activity=6925626 dram_eff=0.4681 dram_eff_1=0.2948 dram_eff_2=0.1733 dram_eff_3=0
bk0: 81734a 2872325i bk1: 85082a 2566641i bk2: 83814a 2524119i bk3: 86122a 2269114i bk4: 80848a 2496061i bk5: 84859a 2168398i bk6: 82578a 2226250i bk7: 86068a 1932974i bk8: 82538a 2817872i bk9: 84730a 2574559i bk10: 81674a 2653301i bk11: 89420a 2084935i bk12: 80242a 2561754i bk13: 80568a 2457922i bk14: 77446a 2589474i bk15: 81390a 2256983i 
bw_dist = 0.294	0.173	0.000	0.531	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2998
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6942587 n_nop=3066218 n_act=862841 n_pre=862828 n_req=793566 n_req_1=510425 n_req_2=283141 n_req_3=0 n_rd=1295440 n_write=855260 bw_util=0.4572 bw_util_1=0.2941 bw_util_2=0.1631 bw_util_3=0 blp=10.002957 blp_1= 4.865356 blp_2= 3.016969 blp_3= -nan
 n_activity=6881709 dram_eff=0.4613 dram_eff_1=0.2967 dram_eff_2=0.1646 dram_eff_3=0
bk0: 81456a 2935017i bk1: 82564a 2767222i bk2: 83940a 2583556i bk3: 81674a 2616024i bk4: 80676a 2595867i bk5: 83294a 2369695i bk6: 81326a 2408542i bk7: 81318a 2326438i bk8: 81516a 2947695i bk9: 82018a 2802816i bk10: 81528a 2738723i bk11: 82582a 2597381i bk12: 76842a 2851078i bk13: 78252a 2703266i bk14: 76790a 2728147i bk15: 79664a 2479758i 
bw_dist = 0.294	0.163	0.000	0.534	0.009
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.1266

========= L2 cache stats =========
L2_cache_bank[0]: Access = 355369, Miss = 326934, Miss_rate = 0.920, Pending_hits = 1165, Reservation_fails = 127368
L2_cache_bank[1]: Access = 397499, Miss = 343213, Miss_rate = 0.863, Pending_hits = 1839, Reservation_fails = 300209
L2_cache_bank[2]: Access = 350993, Miss = 323357, Miss_rate = 0.921, Pending_hits = 1065, Reservation_fails = 204300
L2_cache_bank[3]: Access = 361354, Miss = 326839, Miss_rate = 0.904, Pending_hits = 1165, Reservation_fails = 241912
L2_cache_bank[4]: Access = 375105, Miss = 340406, Miss_rate = 0.907, Pending_hits = 1909, Reservation_fails = 251522
L2_cache_bank[5]: Access = 361996, Miss = 327826, Miss_rate = 0.906, Pending_hits = 1269, Reservation_fails = 170860
L2_cache_bank[6]: Access = 354652, Miss = 326111, Miss_rate = 0.920, Pending_hits = 1133, Reservation_fails = 192606
L2_cache_bank[7]: Access = 359739, Miss = 325544, Miss_rate = 0.905, Pending_hits = 1234, Reservation_fails = 226531
L2_cache_bank[8]: Access = 353950, Miss = 325455, Miss_rate = 0.919, Pending_hits = 1066, Reservation_fails = 142959
L2_cache_bank[9]: Access = 373483, Miss = 339141, Miss_rate = 0.908, Pending_hits = 1926, Reservation_fails = 279820
L2_cache_bank[10]: Access = 349167, Miss = 322050, Miss_rate = 0.922, Pending_hits = 953, Reservation_fails = 207282
L2_cache_bank[11]: Access = 355000, Miss = 325704, Miss_rate = 0.917, Pending_hits = 1104, Reservation_fails = 241281
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 355369, Miss = 326934 (0.92), PendingHit = 1165 (0.00328)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 397499, Miss = 343213 (0.863), PendingHit = 1839 (0.00463)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 350993, Miss = 323357 (0.921), PendingHit = 1065 (0.00303)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 361354, Miss = 326839 (0.904), PendingHit = 1165 (0.00322)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 375105, Miss = 340406 (0.907), PendingHit = 1909 (0.00509)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 361996, Miss = 327826 (0.906), PendingHit = 1269 (0.00351)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 354652, Miss = 326111 (0.92), PendingHit = 1133 (0.00319)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 359739, Miss = 325544 (0.905), PendingHit = 1234 (0.00343)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 353950, Miss = 325455 (0.919), PendingHit = 1066 (0.00301)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 373483, Miss = 339141 (0.908), PendingHit = 1926 (0.00516)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 349167, Miss = 322050 (0.922), PendingHit = 953 (0.00273)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 355000, Miss = 325704 (0.917), PendingHit = 1104 (0.00311)
L2 Cache Total Miss Rate = 0.909
Stream 1: L2 Cache Miss Rate = 0.999
Stream 2: L2 Cache Miss Rate = 0.818
Stream 1: Accesses  = 2189420
Stream 1: Misses  = 2187563
Stream 2: Accesses  = 2158887
Stream 2: Misses  = 1765017
Stream 1+2: Accesses  = 4348307
Stream 1+2: Misses  = 3952580
Total Accesses  = 4348307
MPKI-CORES
CORE_L2MPKI_0	1.596
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	81.238
CORE_L2MPKI_31	75.914
CORE_L2MPKI_32	81.764
CORE_L2MPKI_33	78.026
CORE_L2MPKI_34	80.985
CORE_L2MPKI_35	79.446
CORE_L2MPKI_36	81.132
CORE_L2MPKI_37	79.679
CORE_L2MPKI_38	81.416
CORE_L2MPKI_39	80.199
CORE_L2MPKI_40	82.111
CORE_L2MPKI_41	82.812
CORE_L2MPKI_42	82.820
CORE_L2MPKI_43	83.129
CORE_L2MPKI_44	85.854
CORE_L2MPKI_45	82.276
CORE_L2MPKI_46	84.445
CORE_L2MPKI_47	81.737
CORE_L2MPKI_48	85.613
CORE_L2MPKI_49	82.426
CORE_L2MPKI_50	82.654
CORE_L2MPKI_51	82.281
CORE_L2MPKI_52	85.894
CORE_L2MPKI_53	82.497
CORE_L2MPKI_54	82.589
CORE_L2MPKI_55	83.167
CORE_L2MPKI_56	86.842
CORE_L2MPKI_57	84.306
CORE_L2MPKI_58	83.388
CORE_L2MPKI_59	81.899
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 82.285
MISSES-CORES
CORE_MISSES_0	74233
CORE_MISSES_1	71667
CORE_MISSES_2	74885
CORE_MISSES_3	73542
CORE_MISSES_4	71646
CORE_MISSES_5	76766
CORE_MISSES_6	70366
CORE_MISSES_7	74880
CORE_MISSES_8	74161
CORE_MISSES_9	72901
CORE_MISSES_10	72302
CORE_MISSES_11	72240
CORE_MISSES_12	71661
CORE_MISSES_13	74821
CORE_MISSES_14	72962
CORE_MISSES_15	72961
CORE_MISSES_16	74841
CORE_MISSES_17	72902
CORE_MISSES_18	76202
CORE_MISSES_19	72860
CORE_MISSES_20	71640
CORE_MISSES_21	74201
CORE_MISSES_22	69640
CORE_MISSES_23	72280
CORE_MISSES_24	72280
CORE_MISSES_25	72322
CORE_MISSES_26	72921
CORE_MISSES_27	72160
CORE_MISSES_28	69660
CORE_MISSES_29	71660
CORE_MISSES_30	52325
CORE_MISSES_31	46962
CORE_MISSES_32	52664
CORE_MISSES_33	50256
CORE_MISSES_34	52162
CORE_MISSES_35	51171
CORE_MISSES_36	52257
CORE_MISSES_37	51321
CORE_MISSES_38	52440
CORE_MISSES_39	51656
CORE_MISSES_40	62633
CORE_MISSES_41	57539
CORE_MISSES_42	63921
CORE_MISSES_43	61481
CORE_MISSES_44	65867
CORE_MISSES_45	62298
CORE_MISSES_46	64170
CORE_MISSES_47	57323
CORE_MISSES_48	67186
CORE_MISSES_49	59700
CORE_MISSES_50	63798
CORE_MISSES_51	61567
CORE_MISSES_52	65719
CORE_MISSES_53	59651
CORE_MISSES_54	63891
CORE_MISSES_55	59798
CORE_MISSES_56	67742
CORE_MISSES_57	64863
CORE_MISSES_58	64226
CORE_MISSES_59	58430
L2_MISSES = 3952580
L2_total_cache_accesses = 4348307
L2_total_cache_misses = 3952580
L2_total_cache_miss_rate = 0.9090
L2_total_cache_pending_hits = 15828
L2_total_cache_reservation_fails = 2586650
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 378091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15634
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3077512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2021109
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 875000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 551111
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1752
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 191
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 67
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 14330
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=11789301
icnt_total_pkts_simt_to_mem=10023159
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     261.7338
gpu_ipc_2 =       2.9073
gpu_tot_sim_cycle_stream_1 = 5259522
gpu_tot_sim_cycle_stream_2 = 5259535
gpu_sim_insn_1 = 1376594624
gpu_sim_insn_2 = 15290848
gpu_sim_cycle = 5259536
gpu_sim_insn = 1391885472
gpu_ipc =     264.6404
gpu_tot_sim_cycle = 5259536
gpu_tot_sim_insn = 1391885472
gpu_tot_ipc =     264.6404
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 23194465
gpu_stall_icnt2sh    = 50125
gpu_total_sim_rate=198246

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22022473
	L1I_total_cache_misses = 30926
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 74220, Miss = 74220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4643919
	L1D_cache_core[1]: Access = 71660, Miss = 71660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4656936
	L1D_cache_core[2]: Access = 74880, Miss = 74880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4663028
	L1D_cache_core[3]: Access = 73540, Miss = 73540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4664180
	L1D_cache_core[4]: Access = 71640, Miss = 71640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4639504
	L1D_cache_core[5]: Access = 76760, Miss = 76760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4626329
	L1D_cache_core[6]: Access = 70360, Miss = 70360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4638012
	L1D_cache_core[7]: Access = 74880, Miss = 74880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4639210
	L1D_cache_core[8]: Access = 74160, Miss = 74160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4683704
	L1D_cache_core[9]: Access = 72900, Miss = 72900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4622100
	L1D_cache_core[10]: Access = 72300, Miss = 72300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4625843
	L1D_cache_core[11]: Access = 72240, Miss = 72240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4669311
	L1D_cache_core[12]: Access = 71660, Miss = 71660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4685908
	L1D_cache_core[13]: Access = 74820, Miss = 74820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4625853
	L1D_cache_core[14]: Access = 72960, Miss = 72960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4633623
	L1D_cache_core[15]: Access = 72960, Miss = 72960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4600080
	L1D_cache_core[16]: Access = 74840, Miss = 74840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4604115
	L1D_cache_core[17]: Access = 72900, Miss = 72900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4644659
	L1D_cache_core[18]: Access = 76200, Miss = 76200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4642108
	L1D_cache_core[19]: Access = 72860, Miss = 72860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4641508
	L1D_cache_core[20]: Access = 71640, Miss = 71640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4591925
	L1D_cache_core[21]: Access = 74200, Miss = 74200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4529745
	L1D_cache_core[22]: Access = 69640, Miss = 69640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4669438
	L1D_cache_core[23]: Access = 72280, Miss = 72280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4607722
	L1D_cache_core[24]: Access = 72280, Miss = 72280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4607046
	L1D_cache_core[25]: Access = 72320, Miss = 72320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4570080
	L1D_cache_core[26]: Access = 72920, Miss = 72920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4612645
	L1D_cache_core[27]: Access = 72160, Miss = 72160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4527699
	L1D_cache_core[28]: Access = 69660, Miss = 69660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4581208
	L1D_cache_core[29]: Access = 71660, Miss = 71660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4647968
	L1D_cache_core[30]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 855
	L1D_cache_core[31]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 685
	L1D_cache_core[32]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 607
	L1D_cache_core[33]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 569
	L1D_cache_core[34]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 559
	L1D_cache_core[35]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 584
	L1D_cache_core[36]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 936
	L1D_cache_core[37]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 653
	L1D_cache_core[38]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 595
	L1D_cache_core[39]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 688
	L1D_cache_core[40]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 925
	L1D_cache_core[41]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 920
	L1D_cache_core[42]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641
	L1D_cache_core[43]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 764
	L1D_cache_core[44]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 898
	L1D_cache_core[45]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 749
	L1D_cache_core[46]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 976
	L1D_cache_core[47]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 819
	L1D_cache_core[48]: Access = 86, Miss = 86, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 737
	L1D_cache_core[49]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921
	L1D_cache_core[50]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 826
	L1D_cache_core[51]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 750
	L1D_cache_core[52]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1025
	L1D_cache_core[53]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[54]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 802
	L1D_cache_core[55]: Access = 84, Miss = 84, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 998
	L1D_cache_core[56]: Access = 86, Miss = 86, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 841
	L1D_cache_core[57]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[58]: Access = 86, Miss = 86, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1068
	L1D_cache_core[59]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 796
	L1D_total_cache_accesses = 2189824
	L1D_total_cache_misses = 2189824
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 138819205
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 110999
	L1C_total_cache_misses = 1440
	L1C_total_cache_miss_rate = 0.0130
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1314824
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 112019094
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 109559
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 875000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 26800111
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 21991547
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 30926
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
95893, 95893, 95893, 95893, 95505, 95505, 95505, 95505, 86100, 86100, 86100, 86100, 86003, 86003, 86003, 86003, 
gpgpu_n_tot_thrd_icount = 1392814176
gpgpu_n_tot_w_icount = 43525443
gpgpu_n_stall_shd_mem = 293959926
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3471645
gpgpu_n_mem_write_global = 875000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 44206208
gpgpu_n_store_insn = 28000000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3551968
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 293959926
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:451021191	W0_Idle:90893579	W0_Scoreboard:45703973	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:43525577
Warp Occupancy Distribution:
Stall:214127363	W0_Idle:15284637	W0_Scoreboard:43306020	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:42854140
Warp Occupancy Distribution:
Stall:236893828	W0_Idle:75608942	W0_Scoreboard:2397953	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:671437
warp_utilization0: 0.068963
warp_utilization1: 0.135798
warp_utilization2: 0.002128
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10518592 {8:1314824,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 119000000 {136:875000,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 86836776 {40:2148444,72:3754,136:4623,}
traffic_breakdown_coretomem[INST_ACC_R] = 16080 {8:2010,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 178816064 {136:1314824,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7000000 {8:875000,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 86810496 {40:2147787,72:3754,136:4623,}
traffic_breakdown_memtocore[INST_ACC_R] = 273360 {136:2010,}
maxmrqlatency = 1565 
maxdqlatency = 0 
maxmflatency = 8040 
averagemflatency = 1347 
averagemflatency_1 = 1550 
averagemflatency_2= 1140 
averagemrqlatency_1 = 77 
averagemrqlatency_2 = 67 
max_icnt2mem_latency = 7400 
max_icnt2sh_latency = 5259535 
mrq_lat_table:1863447 	61665 	109147 	217039 	580656 	1027945 	1375245 	1066982 	275280 	6376 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	68200 	243662 	1207159 	2202432 	618270 	6323 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	16879 	83926 	289536 	270670 	271571 	610403 	1475261 	1176332 	151252 	2692 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3231505 	237949 	1565 	27 	0 	0 	0 	0 	0 	794 	1384 	2805 	5737 	11514 	25569 	48931 	94509 	175003 	335947 	172807 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	38 	644 	9835 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        50        31        20        14        42        22        26        44        24        34        20        24        32        28        32        32 
dram[1]:        52        22        32        18        34        36        28        46        28        22        20        16        32        30        32        28 
dram[2]:        30        26        14        24        24        28        50        27        40        20        26        18        28        32        32        32 
dram[3]:        26        30        18        28        34        28        56        16        28        26        20        18        22        40        20        32 
dram[4]:        34        30        20        26        46        20        36        30        36        28        20        26        32        26        32        32 
dram[5]:        36        20        28        28        34        20        46        32        26        28        18        18        26        30        32        32 
maximum service time to same row:
dram[0]:      1438       983      1242      1191      1615      1397      1694      1951      1697      1967       949      1800      1304      1051      1767      2444 
dram[1]:      1584      1032      1476      1309      1972      1143      1638      1601      1641      2006      1055      1348      1155      1210      1569      1361 
dram[2]:      1142      1007      1095      1613      1626      1466      1795      2022      2376      2125      1647      1186      1060      1147      1479      1543 
dram[3]:      1035      1043      1188      1134      1187      1786      1688      1854      2876      2285      1144      1249      1082      1412      1134      1199 
dram[4]:      1203       972      1054      1106      1607      1704      1726      1838      2270      1884      1131      1638      1048      1221      1607      1755 
dram[5]:      1181      1052      1315      1110      1672      1147      1672      1591      2324      1674      1118      1141      1201      1100      1789      1894 
average row accesses per activate:
dram[0]:  1.240120  1.247762  1.241777  1.245244  1.247227  1.251545  1.252269  1.258266  1.234926  1.239429  1.240246  1.245569  1.254732  1.260225  1.255220  1.260094 
dram[1]:  1.237718  1.234629  1.242281  1.241181  1.248708  1.249152  1.250627  1.253096  1.231500  1.236851  1.241759  1.242254  1.253320  1.252154  1.255806  1.258650 
dram[2]:  1.236686  1.241144  1.240188  1.248476  1.247200  1.251184  1.270085  1.257013  1.231528  1.239602  1.240069  1.242641  1.254757  1.257726  1.260652  1.261778 
dram[3]:  1.237593  1.241349  1.239222  1.240797  1.247734  1.245977  1.247874  1.249840  1.234693  1.239258  1.243175  1.244756  1.252774  1.254025  1.256393  1.259415 
dram[4]:  1.235230  1.239887  1.245706  1.245589  1.244154  1.253694  1.250695  1.259653  1.234853  1.238453  1.240559  1.248556  1.253494  1.254550  1.258798  1.258360 
dram[5]:  1.236602  1.238290  1.239361  1.241157  1.248862  1.249928  1.253045  1.252409  1.236445  1.236814  1.241620  1.243330  1.252999  1.255212  1.258150  1.259826 
average row locality = 6583814/5279702 = 1.247005
average row locality_1 = 4846431/3705252 = 1.307990
average row locality_2 = 1737383/1574450 = 1.103486
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     41525     46414     41238     42922     41458     42224     41801     43099     41241     43682     41238     43385     39532     41314     38889     40163 
dram[1]:     40420     42361     40663     42098     40596     40747     41757     41268     40882     40608     41129     41277     38544     39229     39357     39239 
dram[2]:     42295     42148     42995     41608     42232     40555     45428     42105     42404     40363     42869     42670     40983     39456     41187     38908 
dram[3]:     40867     41171     40933     42336     41503     40751     40996     39991     41880     40856     40612     41676     39454     39596     39852     39155 
dram[4]:     40868     42541     41908     43063     40425     42430     41290     43035     41269     42367     40839     44711     40121     40286     38723     40697 
dram[5]:     40728     41283     41970     40837     40338     41649     40664     40663     40758     41010     40765     41293     38421     39126     38395     39832 
total reads: 3952440
bank skew: 46414/38395 = 1.21
chip skew: 670125/647732 = 1.03
number of total write accesses:
dram[0]:     27763     32633     27472     29140     27690     28473     28015     29323     27477     29927     27489     29630     25768     27551     25137     26405 
dram[1]:     26647     28585     26891     28303     26844     26998     28023     27542     27151     26883     27391     27524     24780     25457     25582     25477 
dram[2]:     28531     28381     29236     27821     28473     26787     31643     28333     28650     26604     29117     28931     27205     25700     27426     25135 
dram[3]:     27088     27416     27161     28547     27738     26995     27254     26248     28158     27122     26873     27937     25694     25824     26081     25388 
dram[4]:     27103     28781     28148     29303     26667     28678     27509     29259     27516     28607     27097     30955     26343     26507     24947     26929 
dram[5]:     26950     27532     28189     27064     26576     27885     26924     26929     27040     27277     27020     27541     24660     25359     24632     26067 
total reads: 2631462
bank skew: 32633/24632 = 1.32
chip skew: 449893/427645 = 1.05
average mf latency per bank:
dram[0]:        888      1610       881      1118       888      1110       902      1139       879      1110       885      1113       890      1131       905      1123
dram[1]:        783       834       777       810       784       817       788       816       768       805       783       818       788       821       795       843
dram[2]:        991       939       981       924       991       931      1043       934       966       914       979       951      1000       934       992       950
dram[3]:        812       831       815       825       823       835       827       821       807       799       815       817       822       823       828       824
dram[4]:        847       951       844       951       846       956       856       954       833       945       837       977       859       949       860       965
dram[5]:        784       797       785       779       793       792       797       798       779       779       784       788       794       791       805       804
maximum mf latency per bank:
dram[0]:       5886      8040      5231      7180      5263      7041      6474      6945      5883      7164      5657      6966      5944      7132      5409      7157
dram[1]:       6147      5823      5952      5283      5068      5799      5741      5859      6581      6100      6414      6055      6032      5450      5972      5491
dram[2]:       6158      5594      5882      5152      6039      5509      6801      5235      6388      5875      6624      5932      6321      5208      6231      5178
dram[3]:       5124      5492      5396      5836      5297      6490      5159      6125      6127      6112      6016      5555      6038      6188      5592      5436
dram[4]:       5843      6058      6229      6153      4829      6145      5863      6275      5327      6088      5994      6741      5641      5427      6003      5619
dram[5]:       5553      6250      5976      6733      5995      5780      5481      5500      6264      5649      5783      5606      5180      4483      6597      5623
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6942587 n_nop=2908146 n_act=897239 n_pre=897224 n_req=815957 n_req_1=510428 n_req_2=305529 n_req_3=0 n_rd=1340214 n_write=899764 bw_util=0.4701 bw_util_1=0.2941 bw_util_2=0.176 bw_util_3=0 blp=10.558513 blp_1= 4.895675 blp_2= 3.177223 blp_3= -nan
 n_activity=6936717 dram_eff=0.4705 dram_eff_1=0.2943 dram_eff_2=0.1762 dram_eff_3=0
bk0: 83049a 2767945i bk1: 92828a 2068545i bk2: 82475a 2526538i bk3: 85842a 2261235i bk4: 82910a 2322203i bk5: 84446a 2160168i bk6: 83598a 2116653i bk7: 86196a 1883162i bk8: 82478a 2813835i bk9: 87360a 2390718i bk10: 82476a 2567578i bk11: 86768a 2209105i bk12: 79064a 2618286i bk13: 82626a 2319494i bk14: 77776a 2535567i bk15: 80322a 2300261i 
bw_dist = 0.294	0.176	0.000	0.529	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6268
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6942587 n_nop=3047396 n_act=867368 n_pre=867361 n_req=796007 n_req_1=510428 n_req_2=285579 n_req_3=0 n_rd=1300328 n_write=860134 bw_util=0.4586 bw_util_1=0.2941 bw_util_2=0.1645 bw_util_3=0 blp=10.072915 blp_1= 4.870697 blp_2= 3.036468 blp_3= -nan
 n_activity=6887991 dram_eff=0.4623 dram_eff_1=0.2964 dram_eff_2=0.1658 dram_eff_3=0
bk0: 80840a 2977905i bk1: 84718a 2615434i bk2: 81324a 2717844i bk3: 84196a 2449734i bk4: 81190a 2549410i bk5: 81492a 2450479i bk6: 83512a 2243074i bk7: 82534a 2237004i bk8: 81762a 2903863i bk9: 81216a 2837525i bk10: 82258a 2690422i bk11: 82554a 2572335i bk12: 77088a 2841312i bk13: 78454a 2681703i bk14: 78712a 2588538i bk15: 78478a 2529245i 
bw_dist = 0.294	0.165	0.000	0.534	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.2869
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6942587 n_nop=2922525 n_act=893883 n_pre=893872 n_req=814040 n_req_1=510432 n_req_2=303608 n_req_3=0 n_rd=1336391 n_write=895916 bw_util=0.469 bw_util_1=0.2941 bw_util_2=0.1749 bw_util_3=0 blp=10.511545 blp_1= 4.904399 blp_2= 3.152562 blp_3= -nan
 n_activity=6932366 dram_eff=0.4697 dram_eff_1=0.2945 dram_eff_2=0.1752 dram_eff_3=0
bk0: 84588a 2685785i bk1: 84296a 2579186i bk2: 85990a 2364351i bk3: 83216a 2425440i bk4: 84464a 2253523i bk5: 81108a 2372365i bk6: 90854a 1705176i bk7: 84210a 1994068i bk8: 84808a 2667998i bk9: 80726a 2788916i bk10: 85738a 2390602i bk11: 85340a 2284697i bk12: 81962a 2450420i bk13: 78907a 2547147i bk14: 82372a 2264581i bk15: 77812a 2472972i 
bw_dist = 0.294	0.175	0.000	0.530	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5181
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6942587 n_nop=3037414 n_act=869464 n_pre=869450 n_req=797463 n_req_1=510432 n_req_2=287031 n_req_3=0 n_rd=1303237 n_write=863022 bw_util=0.4595 bw_util_1=0.2941 bw_util_2=0.1654 bw_util_3=0 blp=10.122375 blp_1= 4.886700 blp_2= 3.037757 blp_3= -nan
 n_activity=6889488 dram_eff=0.463 dram_eff_1=0.2964 dram_eff_2=0.1666 dram_eff_3=0
bk0: 81734a 2920529i bk1: 82342a 2758073i bk2: 81866a 2688052i bk3: 84672a 2418876i bk4: 83002a 2439552i bk5: 81500a 2434711i bk6: 81992a 2330556i bk7: 79982a 2390305i bk8: 83755a 2800760i bk9: 81712a 2782945i bk10: 81222a 2739515i bk11: 83352a 2507709i bk12: 78908a 2689460i bk13: 79192a 2600052i bk14: 79702a 2504659i bk15: 78304a 2512112i 
bw_dist = 0.294	0.165	0.000	0.533	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.383
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6942587 n_nop=2947067 n_act=888873 n_pre=888862 n_req=810407 n_req_1=510418 n_req_2=299989 n_req_3=0 n_rd=1329113 n_write=888672 bw_util=0.4669 bw_util_1=0.2941 bw_util_2=0.1728 bw_util_3=0 blp=10.408852 blp_1= 4.880432 blp_2= 3.112108 blp_3= -nan
 n_activity=6925626 dram_eff=0.4681 dram_eff_1=0.2948 dram_eff_2=0.1733 dram_eff_3=0
bk0: 81734a 2872325i bk1: 85082a 2566641i bk2: 83814a 2524119i bk3: 86122a 2269114i bk4: 80848a 2496061i bk5: 84859a 2168398i bk6: 82578a 2226250i bk7: 86068a 1932974i bk8: 82538a 2817872i bk9: 84730a 2574559i bk10: 81674a 2653301i bk11: 89420a 2084935i bk12: 80242a 2561754i bk13: 80568a 2457922i bk14: 77446a 2589474i bk15: 81390a 2256983i 
bw_dist = 0.294	0.173	0.000	0.531	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2998
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6942587 n_nop=3066218 n_act=862841 n_pre=862828 n_req=793566 n_req_1=510425 n_req_2=283141 n_req_3=0 n_rd=1295440 n_write=855260 bw_util=0.4572 bw_util_1=0.2941 bw_util_2=0.1631 bw_util_3=0 blp=10.002957 blp_1= 4.865356 blp_2= 3.016969 blp_3= -nan
 n_activity=6881709 dram_eff=0.4613 dram_eff_1=0.2967 dram_eff_2=0.1646 dram_eff_3=0
bk0: 81456a 2935017i bk1: 82564a 2767222i bk2: 83940a 2583556i bk3: 81674a 2616024i bk4: 80676a 2595867i bk5: 83294a 2369695i bk6: 81326a 2408542i bk7: 81318a 2326438i bk8: 81516a 2947695i bk9: 82018a 2802816i bk10: 81528a 2738723i bk11: 82582a 2597381i bk12: 76842a 2851078i bk13: 78252a 2703266i bk14: 76790a 2728147i bk15: 79664a 2479758i 
bw_dist = 0.294	0.163	0.000	0.534	0.009
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.1266

========= L2 cache stats =========
L2_cache_bank[0]: Access = 355369, Miss = 326934, Miss_rate = 0.920, Pending_hits = 1165, Reservation_fails = 127368
L2_cache_bank[1]: Access = 397499, Miss = 343213, Miss_rate = 0.863, Pending_hits = 1839, Reservation_fails = 300209
L2_cache_bank[2]: Access = 350993, Miss = 323357, Miss_rate = 0.921, Pending_hits = 1065, Reservation_fails = 204300
L2_cache_bank[3]: Access = 361354, Miss = 326839, Miss_rate = 0.904, Pending_hits = 1165, Reservation_fails = 241912
L2_cache_bank[4]: Access = 375105, Miss = 340406, Miss_rate = 0.907, Pending_hits = 1909, Reservation_fails = 251522
L2_cache_bank[5]: Access = 361996, Miss = 327826, Miss_rate = 0.906, Pending_hits = 1269, Reservation_fails = 170860
L2_cache_bank[6]: Access = 354652, Miss = 326111, Miss_rate = 0.920, Pending_hits = 1133, Reservation_fails = 192606
L2_cache_bank[7]: Access = 359739, Miss = 325544, Miss_rate = 0.905, Pending_hits = 1234, Reservation_fails = 226531
L2_cache_bank[8]: Access = 353950, Miss = 325455, Miss_rate = 0.919, Pending_hits = 1066, Reservation_fails = 142959
L2_cache_bank[9]: Access = 373483, Miss = 339141, Miss_rate = 0.908, Pending_hits = 1926, Reservation_fails = 279820
L2_cache_bank[10]: Access = 349167, Miss = 322050, Miss_rate = 0.922, Pending_hits = 953, Reservation_fails = 207282
L2_cache_bank[11]: Access = 355000, Miss = 325704, Miss_rate = 0.917, Pending_hits = 1104, Reservation_fails = 241281
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 355369, Miss = 326934 (0.92), PendingHit = 1165 (0.00328)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 397499, Miss = 343213 (0.863), PendingHit = 1839 (0.00463)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 350993, Miss = 323357 (0.921), PendingHit = 1065 (0.00303)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 361354, Miss = 326839 (0.904), PendingHit = 1165 (0.00322)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 375105, Miss = 340406 (0.907), PendingHit = 1909 (0.00509)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 361996, Miss = 327826 (0.906), PendingHit = 1269 (0.00351)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 354652, Miss = 326111 (0.92), PendingHit = 1133 (0.00319)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 359739, Miss = 325544 (0.905), PendingHit = 1234 (0.00343)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 353950, Miss = 325455 (0.919), PendingHit = 1066 (0.00301)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 373483, Miss = 339141 (0.908), PendingHit = 1926 (0.00516)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 349167, Miss = 322050 (0.922), PendingHit = 953 (0.00273)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 355000, Miss = 325704 (0.917), PendingHit = 1104 (0.00311)
L2 Cache Total Miss Rate = 0.909
Stream 1: L2 Cache Miss Rate = 0.999
Stream 2: L2 Cache Miss Rate = 0.818
Stream 1: Accesses  = 2189420
Stream 1: Misses  = 2187563
Stream 2: Accesses  = 2158887
Stream 2: Misses  = 1765017
Stream 1+2: Accesses  = 4348307
Stream 1+2: Misses  = 3952580
Total Accesses  = 4348307
MPKI-CORES
CORE_L2MPKI_0	1.596
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	81.238
CORE_L2MPKI_31	75.914
CORE_L2MPKI_32	81.764
CORE_L2MPKI_33	78.026
CORE_L2MPKI_34	80.985
CORE_L2MPKI_35	79.446
CORE_L2MPKI_36	81.132
CORE_L2MPKI_37	79.679
CORE_L2MPKI_38	81.416
CORE_L2MPKI_39	80.199
CORE_L2MPKI_40	82.111
CORE_L2MPKI_41	82.812
CORE_L2MPKI_42	82.820
CORE_L2MPKI_43	83.129
CORE_L2MPKI_44	85.854
CORE_L2MPKI_45	82.276
CORE_L2MPKI_46	84.445
CORE_L2MPKI_47	81.737
CORE_L2MPKI_48	85.613
CORE_L2MPKI_49	82.426
CORE_L2MPKI_50	82.654
CORE_L2MPKI_51	82.281
CORE_L2MPKI_52	85.894
CORE_L2MPKI_53	82.497
CORE_L2MPKI_54	82.589
CORE_L2MPKI_55	83.167
CORE_L2MPKI_56	86.842
CORE_L2MPKI_57	84.306
CORE_L2MPKI_58	83.388
CORE_L2MPKI_59	81.899
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 82.285
MISSES-CORES
CORE_MISSES_0	74233
CORE_MISSES_1	71667
CORE_MISSES_2	74885
CORE_MISSES_3	73542
CORE_MISSES_4	71646
CORE_MISSES_5	76766
CORE_MISSES_6	70366
CORE_MISSES_7	74880
CORE_MISSES_8	74161
CORE_MISSES_9	72901
CORE_MISSES_10	72302
CORE_MISSES_11	72240
CORE_MISSES_12	71661
CORE_MISSES_13	74821
CORE_MISSES_14	72962
CORE_MISSES_15	72961
CORE_MISSES_16	74841
CORE_MISSES_17	72902
CORE_MISSES_18	76202
CORE_MISSES_19	72860
CORE_MISSES_20	71640
CORE_MISSES_21	74201
CORE_MISSES_22	69640
CORE_MISSES_23	72280
CORE_MISSES_24	72280
CORE_MISSES_25	72322
CORE_MISSES_26	72921
CORE_MISSES_27	72160
CORE_MISSES_28	69660
CORE_MISSES_29	71660
CORE_MISSES_30	52325
CORE_MISSES_31	46962
CORE_MISSES_32	52664
CORE_MISSES_33	50256
CORE_MISSES_34	52162
CORE_MISSES_35	51171
CORE_MISSES_36	52257
CORE_MISSES_37	51321
CORE_MISSES_38	52440
CORE_MISSES_39	51656
CORE_MISSES_40	62633
CORE_MISSES_41	57539
CORE_MISSES_42	63921
CORE_MISSES_43	61481
CORE_MISSES_44	65867
CORE_MISSES_45	62298
CORE_MISSES_46	64170
CORE_MISSES_47	57323
CORE_MISSES_48	67186
CORE_MISSES_49	59700
CORE_MISSES_50	63798
CORE_MISSES_51	61567
CORE_MISSES_52	65719
CORE_MISSES_53	59651
CORE_MISSES_54	63891
CORE_MISSES_55	59798
CORE_MISSES_56	67742
CORE_MISSES_57	64863
CORE_MISSES_58	64226
CORE_MISSES_59	58430
L2_MISSES = 3952580
L2_total_cache_accesses = 4348307
L2_total_cache_misses = 3952580
L2_total_cache_miss_rate = 0.9090
L2_total_cache_pending_hits = 15828
L2_total_cache_reservation_fails = 2586650
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 378091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15634
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3077512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2021109
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 875000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 551111
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1752
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 191
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 67
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 14330
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=11789301
icnt_total_pkts_simt_to_mem=10023159
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     268.0862
gpu_ipc_2 =       2.8181
gpu_tot_sim_cycle_stream_1 = 5867888
gpu_tot_sim_cycle_stream_2 = 5867903
gpu_sim_insn_1 = 1573100064
gpu_sim_insn_2 = 16536064
gpu_sim_cycle = 5867904
gpu_sim_insn = 1589636128
gpu_ipc =     270.9036
gpu_tot_sim_cycle = 5867904
gpu_tot_sim_insn = 1589636128
gpu_tot_ipc =     270.9036
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 26077145
gpu_stall_icnt2sh    = 56848
gpu_total_sim_rate=202811

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 25151599
	L1I_total_cache_misses = 36388
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 82040, Miss = 82040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5164402
	L1D_cache_core[1]: Access = 80120, Miss = 80120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5184049
	L1D_cache_core[2]: Access = 84640, Miss = 84640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5209080
	L1D_cache_core[3]: Access = 82640, Miss = 82640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5208166
	L1D_cache_core[4]: Access = 80760, Miss = 80760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5185847
	L1D_cache_core[5]: Access = 85880, Miss = 85880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5174558
	L1D_cache_core[6]: Access = 78180, Miss = 78180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5164744
	L1D_cache_core[7]: Access = 83340, Miss = 83340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5177826
	L1D_cache_core[8]: Access = 82640, Miss = 82640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5222736
	L1D_cache_core[9]: Access = 81380, Miss = 81380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5159983
	L1D_cache_core[10]: Access = 80760, Miss = 80760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5161124
	L1D_cache_core[11]: Access = 80700, Miss = 80700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5193887
	L1D_cache_core[12]: Access = 81420, Miss = 81420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5183139
	L1D_cache_core[13]: Access = 83300, Miss = 83300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5162298
	L1D_cache_core[14]: Access = 82080, Miss = 82080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5181676
	L1D_cache_core[15]: Access = 82080, Miss = 82080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5149325
	L1D_cache_core[16]: Access = 82660, Miss = 82660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5127211
	L1D_cache_core[17]: Access = 80740, Miss = 80740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5152154
	L1D_cache_core[18]: Access = 84660, Miss = 84660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5175922
	L1D_cache_core[19]: Access = 81340, Miss = 81340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5162938
	L1D_cache_core[20]: Access = 80760, Miss = 80760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5126619
	L1D_cache_core[21]: Access = 83320, Miss = 83320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5037401
	L1D_cache_core[22]: Access = 77460, Miss = 77460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5204565
	L1D_cache_core[23]: Access = 80100, Miss = 80100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5125710
	L1D_cache_core[24]: Access = 80100, Miss = 80100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5134485
	L1D_cache_core[25]: Access = 80140, Miss = 80140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5084719
	L1D_cache_core[26]: Access = 82040, Miss = 82040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5134623
	L1D_cache_core[27]: Access = 79980, Miss = 79980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5040959
	L1D_cache_core[28]: Access = 78780, Miss = 78780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5102327
	L1D_cache_core[29]: Access = 79480, Miss = 79480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5159088
	L1D_cache_core[30]: Access = 5264, Miss = 5264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 333585
	L1D_cache_core[31]: Access = 5264, Miss = 5264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 369763
	L1D_cache_core[32]: Access = 5904, Miss = 5904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 384796
	L1D_cache_core[33]: Access = 5904, Miss = 5904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 380916
	L1D_cache_core[34]: Access = 5904, Miss = 5904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 346593
	L1D_cache_core[35]: Access = 5904, Miss = 5904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 370438
	L1D_cache_core[36]: Access = 5904, Miss = 5904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 351450
	L1D_cache_core[37]: Access = 5904, Miss = 5904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 362288
	L1D_cache_core[38]: Access = 5904, Miss = 5904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 392021
	L1D_cache_core[39]: Access = 5264, Miss = 5264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 352707
	L1D_cache_core[40]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 925
	L1D_cache_core[41]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 920
	L1D_cache_core[42]: Access = 94, Miss = 94, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641
	L1D_cache_core[43]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 764
	L1D_cache_core[44]: Access = 98, Miss = 98, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 898
	L1D_cache_core[45]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 749
	L1D_cache_core[46]: Access = 98, Miss = 98, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 976
	L1D_cache_core[47]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 819
	L1D_cache_core[48]: Access = 98, Miss = 98, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 737
	L1D_cache_core[49]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921
	L1D_cache_core[50]: Access = 94, Miss = 94, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 826
	L1D_cache_core[51]: Access = 98, Miss = 98, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 750
	L1D_cache_core[52]: Access = 94, Miss = 94, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1025
	L1D_cache_core[53]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[54]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 802
	L1D_cache_core[55]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 998
	L1D_cache_core[56]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 841
	L1D_cache_core[57]: Access = 94, Miss = 94, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[58]: Access = 94, Miss = 94, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1068
	L1D_cache_core[59]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 796
	L1D_total_cache_accesses = 2502504
	L1D_total_cache_misses = 2502504
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 158313186
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 126633
	L1C_total_cache_misses = 1440
	L1C_total_cache_miss_rate = 0.0114
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1502504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 127727155
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 125193
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1000000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 30586031
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 25115211
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 36388
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
105492, 105492, 105492, 105492, 105104, 105104, 105104, 105104, 95699, 95699, 95699, 95699, 95505, 95505, 95505, 95505, 
gpgpu_n_tot_thrd_icount = 1590693792
gpgpu_n_tot_w_icount = 49709181
gpgpu_n_stall_shd_mem = 325770457
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3859309
gpgpu_n_mem_write_global = 1000000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 50409856
gpgpu_n_store_insn = 32000000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4052256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 325770457
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:497062421	W0_Idle:104376779	W0_Scoreboard:52999964	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:49709316
Warp Occupancy Distribution:
Stall:238351496	W0_Idle:17113637	W0_Scoreboard:48739447	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:47869660
Warp Occupancy Distribution:
Stall:258710925	W0_Idle:87263142	W0_Scoreboard:4260517	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1839656
warp_utilization0: 0.070595
warp_utilization1: 0.135965
warp_utilization2: 0.005225
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12020032 {8:1502504,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 136000000 {136:1000000,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 94860424 {40:2348075,72:3904,136:4826,}
traffic_breakdown_coretomem[INST_ACC_R] = 18960 {8:2370,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 204340544 {136:1502504,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8000000 {8:1000000,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 94838304 {40:2347522,72:3904,136:4826,}
traffic_breakdown_memtocore[INST_ACC_R] = 322320 {136:2370,}
maxmrqlatency = 1565 
maxdqlatency = 0 
maxmflatency = 8040 
averagemflatency = 1348 
averagemflatency_1 = 1549 
averagemflatency_2= 1144 
averagemrqlatency_1 = 77 
averagemrqlatency_2 = 67 
max_icnt2mem_latency = 7400 
max_icnt2sh_latency = 5867903 
mrq_lat_table:2079285 	68715 	121146 	241929 	649507 	1148427 	1535812 	1190913 	307404 	7097 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	78794 	271138 	1335805 	2476188 	690404 	6487 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	19346 	91849 	319328 	300114 	302714 	683066 	1654749 	1323255 	164440 	2700 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3584717 	272072 	2000 	27 	0 	0 	0 	0 	0 	794 	1384 	2805 	5737 	11514 	25569 	48931 	94509 	175003 	335947 	297807 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	72 	694 	10967 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        50        31        20        14        42        22        26        44        24        34        20        24        32        28        32        32 
dram[1]:        52        22        32        18        34        36        28        46        28        22        20        16        32        30        32        28 
dram[2]:        30        26        14        24        24        28        50        46        40        20        26        18        28        32        32        32 
dram[3]:        26        30        18        28        34        28        56        48        28        26        20        22        22        40        20        32 
dram[4]:        34        30        20        26        46        20        36        32        36        28        20        26        36        26        32        32 
dram[5]:        36        20        28        28        34        20        46        46        26        28        20        18        32        30        32        32 
maximum service time to same row:
dram[0]:      1438       983      1242      1191      1615      1397      1694      1951      1697      1967       949      1800      1304      1051      1767      2444 
dram[1]:      1584      1032      1476      1309      1972      1143      1638      1601      1641      2006      1055      1348      1155      1210      1569      1361 
dram[2]:      1142      1218      1095      1613      1626      1466      1795      2022      2376      2125      1647      1232      1060      1147      1479      1543 
dram[3]:      1035      1043      1188      1134      1187      1786      1688      1854      2876      2285      1144      1249      1106      1412      1134      1199 
dram[4]:      1203       972      1054      1106      1607      1704      1726      1838      2270      1884      1131      1638      1048      1221      1607      1755 
dram[5]:      1181      1052      1315      1110      1672      1228      1672      1591      2324      1674      1118      1141      1201      1100      1789      1894 
average row accesses per activate:
dram[0]:  1.243545  1.249950  1.244947  1.248336  1.249527  1.253810  1.256204  1.261389  1.238584  1.242575  1.243448  1.248833  1.258679  1.264259  1.258922  1.263703 
dram[1]:  1.240960  1.237867  1.244960  1.243826  1.250734  1.251219  1.254523  1.256410  1.235007  1.240661  1.244411  1.245135  1.256516  1.255956  1.259738  1.261546 
dram[2]:  1.239717  1.244337  1.243676  1.250970  1.250341  1.253989  1.271264  1.260637  1.234911  1.244173  1.243363  1.245840  1.259077  1.261672  1.264311  1.265609 
dram[3]:  1.240715  1.244555  1.242702  1.243713  1.250198  1.248328  1.251992  1.253854  1.238172  1.243608  1.246759  1.248203  1.256156  1.257737  1.260120  1.262542 
dram[4]:  1.239034  1.243190  1.248486  1.248555  1.247380  1.255561  1.254340  1.262742  1.238424  1.242824  1.244806  1.250971  1.257196  1.259107  1.261551  1.261732 
dram[5]:  1.239217  1.241617  1.241917  1.243853  1.250709  1.252463  1.254843  1.255766  1.239803  1.239995  1.243770  1.246582  1.257060  1.258629  1.261127  1.263965 
average row locality = 7350271/5879133 = 1.250230
average row locality_1 = 5371951/4101265 = 1.309828
average row locality_2 = 1978320/1777868 = 1.112749
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     46416     51661     46238     47915     46522     47223     46865     48083     46364     48794     46332     48377     44443     46229     43678     45046 
dram[1]:     45317     47452     45651     47178     45539     45711     46895     46279     45899     45516     46165     46336     43390     44048     44307     44034 
dram[2]:     47407     47114     47911     46564     47293     45462     50531     47291     47338     45382     47821     47794     45916     44249     45977     43791 
dram[3]:     45835     46119     45851     47433     46548     45750     45949     44977     46874     45780     45599     46840     44333     44475     44768     44050 
dram[4]:     45760     47497     46939     48048     45227     47318     46200     48043     46236     47368     45804     49875     44941     45106     43517     45590 
dram[5]:     45669     46346     47086     45807     45325     46566     45782     45583     45810     46045     45785     46325     43156     44014     43174     44632 
total reads: 4429499
bank skew: 51661/43156 = 1.20
chip skew: 750186/727105 = 1.03
number of total write accesses:
dram[0]:     30695     35933     30508     32167     30806     31510     31139     32356     30641     33083     30620     32668     28724     30509     27972     29336 
dram[1]:     29601     31719     29934     31447     29834     29992     31180     30553     30212     29838     30477     30640     27666     28340     28590     28322 
dram[2]:     31677     31390     32180     30807     31581     29753     34795     31577     31621     29664     32122     32090     30199     28528     30267     28072 
dram[3]:     30101     30400     30134     31697     30838     30024     30241     29277     31196     30103     29903     31139     28617     28764     29041     28329 
dram[4]:     30029     31780     31210     32334     29516     31599     30469     32304     30524     31652     30103     34159     29221     29384     27801     29883 
dram[5]:     29948     30602     31346     30073     29606     30867     30081     29882     30123     30368     30085     30636     27444     28298     27468     28911 
total reads: 2920845
bank skew: 35933/27444 = 1.31
chip skew: 498667/475738 = 1.05
average mf latency per bank:
dram[0]:        891      1560       883      1113       890      1108       904      1137       881      1105       887      1109       893      1130       909      1121
dram[1]:        793       841       789       817       795       826       799       824       779       813       794       826       799       830       807       854
dram[2]:        983       941       974       927       983       935      1031       936       959       917       972       955       992       937       985       956
dram[3]:        821       839       824       830       833       843       835       828       816       808       824       823       831       829       839       834
dram[4]:        844       943       841       942       845       948       854       946       831       935       835       964       856       941       859       955
dram[5]:        795       802       796       784       805       797       806       801       790       784       795       792       805       795       817       809
maximum mf latency per bank:
dram[0]:       5886      8040      5231      7180      5263      7041      6474      6945      5883      7164      5657      6966      5944      7132      5409      7157
dram[1]:       6147      5823      5952      5283      5068      5799      5741      5859      6581      6100      6414      6055      6032      5450      5972      5491
dram[2]:       6158      5594      5882      5152      6039      5509      6801      5235      6388      5875      6624      5932      6321      5208      6231      5178
dram[3]:       5149      5492      5396      5836      5297      6490      5159      6125      6127      6112      6016      5555      6038      6188      5592      5436
dram[4]:       5843      6058      6229      6153      4829      6145      5863      6275      5327      6088      5994      6741      5641      5427      6003      5619
dram[5]:       5553      6250      5976      6733      5995      5780      5481      5500      6264      5649      5783      5606      5180      4483      6597      5623
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7745632 n_nop=3252249 n_act=997866 n_pre=997855 n_req=916852 n_req_1=583350 n_req_2=333502 n_req_3=0 n_rd=1500354 n_write=997308 bw_util=0.4735 bw_util_1=0.3013 bw_util_2=0.1722 bw_util_3=0 blp=10.534040 blp_1= 5.000940 blp_2= 3.130525 blp_3= -nan
 n_activity=7737901 dram_eff=0.4739 dram_eff_1=0.3016 dram_eff_2=0.1724 dram_eff_3=0
bk0: 92832a 3112049i bk1: 103320a 2351470i bk2: 92476a 2828209i bk3: 95830a 2552044i bk4: 93042a 2590624i bk5: 94446a 2428815i bk6: 93730a 2368563i bk7: 96166a 2137474i bk8: 92726a 3121543i bk9: 97588a 2690450i bk10: 92664a 2858723i bk11: 96748a 2500402i bk12: 88886a 2914230i bk13: 92456a 2602468i bk14: 87354a 2827416i bk15: 90090a 2564020i 
bw_dist = 0.301	0.172	0.000	0.526	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5924
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7745632 n_nop=3394427 n_act=967573 n_pre=967560 n_req=896383 n_req_1=583350 n_req_2=313033 n_req_3=0 n_rd=1459406 n_write=956666 bw_util=0.4629 bw_util_1=0.3013 bw_util_2=0.1616 bw_util_3=0 blp=10.085434 blp_1= 4.970107 blp_2= 2.997266 blp_3= -nan
 n_activity=7688777 dram_eff=0.4663 dram_eff_1=0.3035 dram_eff_2=0.1628 dram_eff_3=0
bk0: 90634a 3320101i bk1: 94898a 2921541i bk2: 91300a 3022482i bk3: 94354a 2735490i bk4: 91078a 2837432i bk5: 91420a 2729784i bk6: 93786a 2489160i bk7: 92556a 2491584i bk8: 91798a 3230788i bk9: 91032a 3165120i bk10: 92330a 2986882i bk11: 92668a 2861946i bk12: 86778a 3150830i bk13: 88094a 2973365i bk14: 88614a 2859338i bk15: 88066a 2805273i 
bw_dist = 0.301	0.162	0.000	0.530	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3526
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7745632 n_nop=3269856 n_act=993753 n_pre=993741 n_req=914509 n_req_1=583354 n_req_2=331155 n_req_3=0 n_rd=1495666 n_write=992616 bw_util=0.4723 bw_util_1=0.3013 bw_util_2=0.171 bw_util_3=0 blp=10.480997 blp_1= 5.008547 blp_2= 3.102948 blp_3= -nan
 n_activity=7732299 dram_eff=0.4731 dram_eff_1=0.3018 dram_eff_2=0.1713 dram_eff_3=0
bk0: 94814a 3004629i bk1: 94228a 2898347i bk2: 95820a 2683410i bk3: 93126a 2724234i bk4: 94586a 2530451i bk5: 90920a 2655629i bk6: 101062a 1954024i bk7: 94580a 2220872i bk8: 94676a 3006170i bk9: 90764a 3097973i bk10: 95642a 2702710i bk11: 95588a 2562363i bk12: 91832a 2744265i bk13: 88498a 2851663i bk14: 91952a 2556093i bk15: 87578a 2743824i 
bw_dist = 0.301	0.171	0.000	0.526	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4734
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7745632 n_nop=3384886 n_act=969423 n_pre=969409 n_req=897849 n_req_1=583354 n_req_2=314495 n_req_3=0 n_rd=1462328 n_write=959586 bw_util=0.4637 bw_util_1=0.3013 bw_util_2=0.1624 bw_util_3=0 blp=10.131104 blp_1= 4.986908 blp_2= 2.999775 blp_3= -nan
 n_activity=7690368 dram_eff=0.467 dram_eff_1=0.3034 dram_eff_2=0.1636 dram_eff_3=0
bk0: 91666a 3257004i bk1: 92236a 3077015i bk2: 91702a 2999305i bk3: 94864a 2695594i bk4: 93094a 2711347i bk5: 91498a 2706986i bk6: 91898a 2604566i bk7: 89950a 2647201i bk8: 93744a 3135148i bk9: 91554a 3108505i bk10: 91194a 3044512i bk11: 93680a 2781669i bk12: 88664a 2986597i bk13: 88948a 2887147i bk14: 89536a 2780953i bk15: 88100a 2779415i 
bw_dist = 0.301	0.162	0.000	0.529	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4436
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7745632 n_nop=3299474 n_act=987654 n_pre=987638 n_req=910135 n_req_1=583332 n_req_2=326803 n_req_3=0 n_rd=1486934 n_write=983932 bw_util=0.47 bw_util_1=0.3012 bw_util_2=0.1688 bw_util_3=0 blp=10.365759 blp_1= 4.981089 blp_2= 3.063461 blp_3= -nan
 n_activity=7724849 dram_eff=0.4713 dram_eff_1=0.3021 dram_eff_2=0.1692 dram_eff_3=0
bk0: 91518a 3224630i bk1: 94994a 2895390i bk2: 93878a 2829003i bk3: 96096a 2568837i bk4: 90454a 2808869i bk5: 94634a 2458376i bk6: 92400a 2508241i bk7: 96086a 2195027i bk8: 92472a 3153745i bk9: 94736a 2897828i bk10: 91608a 2972166i bk11: 99750a 2364861i bk12: 89882a 2876975i bk13: 90212a 2764866i bk14: 87034a 2885642i bk15: 91180a 2529079i 
bw_dist = 0.301	0.169	0.000	0.527	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2386
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7745632 n_nop=3414322 n_act=962846 n_pre=962832 n_req=893771 n_req_1=583341 n_req_2=310430 n_req_3=0 n_rd=1454190 n_write=951442 bw_util=0.4616 bw_util_1=0.3012 bw_util_2=0.1603 bw_util_3=0 blp=10.019382 blp_1= 4.967516 blp_2= 2.978221 blp_3= -nan
 n_activity=7681809 dram_eff=0.4654 dram_eff_1=0.3038 dram_eff_2=0.1616 dram_eff_3=0
bk0: 91338a 3269976i bk1: 92692a 3075359i bk2: 94172a 2870299i bk3: 91614a 2912598i bk4: 90648a 2880104i bk5: 93132a 2655879i bk6: 91564a 2658667i bk7: 91166a 2595929i bk8: 91620a 3272987i bk9: 92086a 3110422i bk10: 91570a 3037847i bk11: 92648a 2888472i bk12: 86310a 3170548i bk13: 88026a 2996719i bk14: 86346a 3021651i bk15: 89258a 2764953i 
bw_dist = 0.301	0.160	0.000	0.530	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.2088

========= L2 cache stats =========
L2_cache_bank[0]: Access = 398143, Miss = 366858, Miss_rate = 0.921, Pending_hits = 1262, Reservation_fails = 152571
L2_cache_bank[1]: Access = 441141, Miss = 383331, Miss_rate = 0.869, Pending_hits = 1938, Reservation_fails = 340865
L2_cache_bank[2]: Access = 393366, Miss = 363166, Miss_rate = 0.923, Pending_hits = 1125, Reservation_fails = 233194
L2_cache_bank[3]: Access = 404549, Miss = 366559, Miss_rate = 0.906, Pending_hits = 1274, Reservation_fails = 274383
L2_cache_bank[4]: Access = 417723, Miss = 380196, Miss_rate = 0.910, Pending_hits = 2003, Reservation_fails = 272887
L2_cache_bank[5]: Access = 405305, Miss = 367652, Miss_rate = 0.907, Pending_hits = 1376, Reservation_fails = 199506
L2_cache_bank[6]: Access = 397059, Miss = 365763, Miss_rate = 0.921, Pending_hits = 1202, Reservation_fails = 216367
L2_cache_bank[7]: Access = 403032, Miss = 365431, Miss_rate = 0.907, Pending_hits = 1312, Reservation_fails = 253090
L2_cache_bank[8]: Access = 395860, Miss = 364625, Miss_rate = 0.921, Pending_hits = 1129, Reservation_fails = 174444
L2_cache_bank[9]: Access = 416095, Miss = 378849, Miss_rate = 0.910, Pending_hits = 2014, Reservation_fails = 316576
L2_cache_bank[10]: Access = 391681, Miss = 361801, Miss_rate = 0.924, Pending_hits = 1048, Reservation_fails = 239185
L2_cache_bank[11]: Access = 397385, Miss = 365332, Miss_rate = 0.919, Pending_hits = 1174, Reservation_fails = 272026
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 398143, Miss = 366858 (0.921), PendingHit = 1262 (0.00317)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 441141, Miss = 383331 (0.869), PendingHit = 1938 (0.00439)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 393366, Miss = 363166 (0.923), PendingHit = 1125 (0.00286)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 404549, Miss = 366559 (0.906), PendingHit = 1274 (0.00315)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 417723, Miss = 380196 (0.91), PendingHit = 2003 (0.0048)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 405305, Miss = 367652 (0.907), PendingHit = 1376 (0.00339)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 397059, Miss = 365763 (0.921), PendingHit = 1202 (0.00303)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 403032, Miss = 365431 (0.907), PendingHit = 1312 (0.00326)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 395860, Miss = 364625 (0.921), PendingHit = 1129 (0.00285)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 416095, Miss = 378849 (0.91), PendingHit = 2014 (0.00484)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 391681, Miss = 361801 (0.924), PendingHit = 1048 (0.00268)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 397385, Miss = 365332 (0.919), PendingHit = 1174 (0.00295)
L2 Cache Total Miss Rate = 0.911
Stream 1: L2 Cache Miss Rate = 0.999
Stream 2: L2 Cache Miss Rate = 0.822
Stream 1: Accesses  = 2445710
Stream 1: Misses  = 2443592
Stream 2: Accesses  = 2415629
Stream 2: Misses  = 1985971
Stream 1+2: Accesses  = 4861339
Stream 1+2: Misses  = 4429563
Total Accesses  = 4861339
MPKI-CORES
CORE_L2MPKI_0	1.596
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	14.744
CORE_L2MPKI_31	13.773
CORE_L2MPKI_32	13.596
CORE_L2MPKI_33	13.037
CORE_L2MPKI_34	13.480
CORE_L2MPKI_35	13.249
CORE_L2MPKI_36	13.502
CORE_L2MPKI_37	13.284
CORE_L2MPKI_38	13.544
CORE_L2MPKI_39	14.571
CORE_L2MPKI_40	82.385
CORE_L2MPKI_41	82.983
CORE_L2MPKI_42	83.018
CORE_L2MPKI_43	82.817
CORE_L2MPKI_44	85.087
CORE_L2MPKI_45	82.691
CORE_L2MPKI_46	83.485
CORE_L2MPKI_47	82.273
CORE_L2MPKI_48	85.421
CORE_L2MPKI_49	82.780
CORE_L2MPKI_50	83.191
CORE_L2MPKI_51	82.058
CORE_L2MPKI_52	85.804
CORE_L2MPKI_53	82.410
CORE_L2MPKI_54	82.774
CORE_L2MPKI_55	83.719
CORE_L2MPKI_56	86.548
CORE_L2MPKI_57	84.051
CORE_L2MPKI_58	83.615
CORE_L2MPKI_59	82.582
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 60.216
MISSES-CORES
CORE_MISSES_0	82055
CORE_MISSES_1	80127
CORE_MISSES_2	84646
CORE_MISSES_3	82643
CORE_MISSES_4	80766
CORE_MISSES_5	85889
CORE_MISSES_6	78186
CORE_MISSES_7	83340
CORE_MISSES_8	82641
CORE_MISSES_9	81381
CORE_MISSES_10	80762
CORE_MISSES_11	80700
CORE_MISSES_12	81421
CORE_MISSES_13	83301
CORE_MISSES_14	82082
CORE_MISSES_15	82081
CORE_MISSES_16	82661
CORE_MISSES_17	80742
CORE_MISSES_18	84662
CORE_MISSES_19	81340
CORE_MISSES_20	80760
CORE_MISSES_21	83321
CORE_MISSES_22	77460
CORE_MISSES_23	80100
CORE_MISSES_24	80100
CORE_MISSES_25	80142
CORE_MISSES_26	82043
CORE_MISSES_27	79980
CORE_MISSES_28	78780
CORE_MISSES_29	79480
CORE_MISSES_30	57529
CORE_MISSES_31	53743
CORE_MISSES_32	58505
CORE_MISSES_33	56096
CORE_MISSES_34	58004
CORE_MISSES_35	57012
CORE_MISSES_36	58097
CORE_MISSES_37	57161
CORE_MISSES_38	58280
CORE_MISSES_39	56856
CORE_MISSES_40	70856
CORE_MISSES_41	65927
CORE_MISSES_42	72158
CORE_MISSES_43	69373
CORE_MISSES_44	73670
CORE_MISSES_45	70802
CORE_MISSES_46	71565
CORE_MISSES_47	66158
CORE_MISSES_48	75884
CORE_MISSES_49	68062
CORE_MISSES_50	71760
CORE_MISSES_51	69425
CORE_MISSES_52	73973
CORE_MISSES_53	67513
CORE_MISSES_54	71416
CORE_MISSES_55	68165
CORE_MISSES_56	76038
CORE_MISSES_57	72889
CORE_MISSES_58	72238
CORE_MISSES_59	66816
L2_MISSES = 4429563
L2_total_cache_accesses = 4861339
L2_total_cache_misses = 4429563
L2_total_cache_miss_rate = 0.9112
L2_total_cache_pending_hits = 16857
L2_total_cache_reservation_fails = 2945094
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 412816
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16616
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3429477
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2281858
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1000000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 644385
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2047
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 238
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 85
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18751
L2_cache_data_port_util = 0.092
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=13255436
icnt_total_pkts_simt_to_mem=11236926
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     268.0862
gpu_ipc_2 =       2.8181
gpu_tot_sim_cycle_stream_1 = 5867888
gpu_tot_sim_cycle_stream_2 = 5867903
gpu_sim_insn_1 = 1573100064
gpu_sim_insn_2 = 16536064
gpu_sim_cycle = 5867904
gpu_sim_insn = 1589636128
gpu_ipc =     270.9036
gpu_tot_sim_cycle = 5867904
gpu_tot_sim_insn = 1589636128
gpu_tot_ipc =     270.9036
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 26077145
gpu_stall_icnt2sh    = 56848
gpu_total_sim_rate=202811

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 25151599
	L1I_total_cache_misses = 36388
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 82040, Miss = 82040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5164402
	L1D_cache_core[1]: Access = 80120, Miss = 80120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5184049
	L1D_cache_core[2]: Access = 84640, Miss = 84640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5209080
	L1D_cache_core[3]: Access = 82640, Miss = 82640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5208166
	L1D_cache_core[4]: Access = 80760, Miss = 80760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5185847
	L1D_cache_core[5]: Access = 85880, Miss = 85880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5174558
	L1D_cache_core[6]: Access = 78180, Miss = 78180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5164744
	L1D_cache_core[7]: Access = 83340, Miss = 83340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5177826
	L1D_cache_core[8]: Access = 82640, Miss = 82640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5222736
	L1D_cache_core[9]: Access = 81380, Miss = 81380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5159983
	L1D_cache_core[10]: Access = 80760, Miss = 80760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5161124
	L1D_cache_core[11]: Access = 80700, Miss = 80700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5193887
	L1D_cache_core[12]: Access = 81420, Miss = 81420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5183139
	L1D_cache_core[13]: Access = 83300, Miss = 83300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5162298
	L1D_cache_core[14]: Access = 82080, Miss = 82080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5181676
	L1D_cache_core[15]: Access = 82080, Miss = 82080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5149325
	L1D_cache_core[16]: Access = 82660, Miss = 82660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5127211
	L1D_cache_core[17]: Access = 80740, Miss = 80740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5152154
	L1D_cache_core[18]: Access = 84660, Miss = 84660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5175922
	L1D_cache_core[19]: Access = 81340, Miss = 81340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5162938
	L1D_cache_core[20]: Access = 80760, Miss = 80760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5126619
	L1D_cache_core[21]: Access = 83320, Miss = 83320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5037401
	L1D_cache_core[22]: Access = 77460, Miss = 77460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5204565
	L1D_cache_core[23]: Access = 80100, Miss = 80100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5125710
	L1D_cache_core[24]: Access = 80100, Miss = 80100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5134485
	L1D_cache_core[25]: Access = 80140, Miss = 80140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5084719
	L1D_cache_core[26]: Access = 82040, Miss = 82040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5134623
	L1D_cache_core[27]: Access = 79980, Miss = 79980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5040959
	L1D_cache_core[28]: Access = 78780, Miss = 78780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5102327
	L1D_cache_core[29]: Access = 79480, Miss = 79480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5159088
	L1D_cache_core[30]: Access = 5264, Miss = 5264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 333585
	L1D_cache_core[31]: Access = 5264, Miss = 5264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 369763
	L1D_cache_core[32]: Access = 5904, Miss = 5904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 384796
	L1D_cache_core[33]: Access = 5904, Miss = 5904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 380916
	L1D_cache_core[34]: Access = 5904, Miss = 5904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 346593
	L1D_cache_core[35]: Access = 5904, Miss = 5904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 370438
	L1D_cache_core[36]: Access = 5904, Miss = 5904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 351450
	L1D_cache_core[37]: Access = 5904, Miss = 5904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 362288
	L1D_cache_core[38]: Access = 5904, Miss = 5904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 392021
	L1D_cache_core[39]: Access = 5264, Miss = 5264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 352707
	L1D_cache_core[40]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 925
	L1D_cache_core[41]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 920
	L1D_cache_core[42]: Access = 94, Miss = 94, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641
	L1D_cache_core[43]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 764
	L1D_cache_core[44]: Access = 98, Miss = 98, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 898
	L1D_cache_core[45]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 749
	L1D_cache_core[46]: Access = 98, Miss = 98, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 976
	L1D_cache_core[47]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 819
	L1D_cache_core[48]: Access = 98, Miss = 98, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 737
	L1D_cache_core[49]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921
	L1D_cache_core[50]: Access = 94, Miss = 94, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 826
	L1D_cache_core[51]: Access = 98, Miss = 98, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 750
	L1D_cache_core[52]: Access = 94, Miss = 94, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1025
	L1D_cache_core[53]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[54]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 802
	L1D_cache_core[55]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 998
	L1D_cache_core[56]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 841
	L1D_cache_core[57]: Access = 94, Miss = 94, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[58]: Access = 94, Miss = 94, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1068
	L1D_cache_core[59]: Access = 88, Miss = 88, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 796
	L1D_total_cache_accesses = 2502504
	L1D_total_cache_misses = 2502504
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 158313186
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 126633
	L1C_total_cache_misses = 1440
	L1C_total_cache_miss_rate = 0.0114
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1502504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 127727155
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 125193
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1000000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 30586031
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 25115211
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 36388
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
105492, 105492, 105492, 105492, 105104, 105104, 105104, 105104, 95699, 95699, 95699, 95699, 95505, 95505, 95505, 95505, 
gpgpu_n_tot_thrd_icount = 1590693792
gpgpu_n_tot_w_icount = 49709181
gpgpu_n_stall_shd_mem = 325770457
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3859309
gpgpu_n_mem_write_global = 1000000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 50409856
gpgpu_n_store_insn = 32000000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4052256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 325770457
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:497062421	W0_Idle:104376779	W0_Scoreboard:52999964	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:49709316
Warp Occupancy Distribution:
Stall:238351496	W0_Idle:17113637	W0_Scoreboard:48739447	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:47869660
Warp Occupancy Distribution:
Stall:258710925	W0_Idle:87263142	W0_Scoreboard:4260517	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1839656
warp_utilization0: 0.070595
warp_utilization1: 0.135965
warp_utilization2: 0.005225
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12020032 {8:1502504,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 136000000 {136:1000000,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 94860424 {40:2348075,72:3904,136:4826,}
traffic_breakdown_coretomem[INST_ACC_R] = 18960 {8:2370,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 204340544 {136:1502504,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8000000 {8:1000000,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 94838304 {40:2347522,72:3904,136:4826,}
traffic_breakdown_memtocore[INST_ACC_R] = 322320 {136:2370,}
maxmrqlatency = 1565 
maxdqlatency = 0 
maxmflatency = 8040 
averagemflatency = 1348 
averagemflatency_1 = 1549 
averagemflatency_2= 1144 
averagemrqlatency_1 = 77 
averagemrqlatency_2 = 67 
max_icnt2mem_latency = 7400 
max_icnt2sh_latency = 5867903 
mrq_lat_table:2079285 	68715 	121146 	241929 	649507 	1148427 	1535812 	1190913 	307404 	7097 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	78794 	271138 	1335805 	2476188 	690404 	6487 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	19346 	91849 	319328 	300114 	302714 	683066 	1654749 	1323255 	164440 	2700 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3584717 	272072 	2000 	27 	0 	0 	0 	0 	0 	794 	1384 	2805 	5737 	11514 	25569 	48931 	94509 	175003 	335947 	297807 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	72 	694 	10967 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        50        31        20        14        42        22        26        44        24        34        20        24        32        28        32        32 
dram[1]:        52        22        32        18        34        36        28        46        28        22        20        16        32        30        32        28 
dram[2]:        30        26        14        24        24        28        50        46        40        20        26        18        28        32        32        32 
dram[3]:        26        30        18        28        34        28        56        48        28        26        20        22        22        40        20        32 
dram[4]:        34        30        20        26        46        20        36        32        36        28        20        26        36        26        32        32 
dram[5]:        36        20        28        28        34        20        46        46        26        28        20        18        32        30        32        32 
maximum service time to same row:
dram[0]:      1438       983      1242      1191      1615      1397      1694      1951      1697      1967       949      1800      1304      1051      1767      2444 
dram[1]:      1584      1032      1476      1309      1972      1143      1638      1601      1641      2006      1055      1348      1155      1210      1569      1361 
dram[2]:      1142      1218      1095      1613      1626      1466      1795      2022      2376      2125      1647      1232      1060      1147      1479      1543 
dram[3]:      1035      1043      1188      1134      1187      1786      1688      1854      2876      2285      1144      1249      1106      1412      1134      1199 
dram[4]:      1203       972      1054      1106      1607      1704      1726      1838      2270      1884      1131      1638      1048      1221      1607      1755 
dram[5]:      1181      1052      1315      1110      1672      1228      1672      1591      2324      1674      1118      1141      1201      1100      1789      1894 
average row accesses per activate:
dram[0]:  1.243545  1.249950  1.244947  1.248336  1.249527  1.253810  1.256204  1.261389  1.238584  1.242575  1.243448  1.248833  1.258679  1.264259  1.258922  1.263703 
dram[1]:  1.240960  1.237867  1.244960  1.243826  1.250734  1.251219  1.254523  1.256410  1.235007  1.240661  1.244411  1.245135  1.256516  1.255956  1.259738  1.261546 
dram[2]:  1.239717  1.244337  1.243676  1.250970  1.250341  1.253989  1.271264  1.260637  1.234911  1.244173  1.243363  1.245840  1.259077  1.261672  1.264311  1.265609 
dram[3]:  1.240715  1.244555  1.242702  1.243713  1.250198  1.248328  1.251992  1.253854  1.238172  1.243608  1.246759  1.248203  1.256156  1.257737  1.260120  1.262542 
dram[4]:  1.239034  1.243190  1.248486  1.248555  1.247380  1.255561  1.254340  1.262742  1.238424  1.242824  1.244806  1.250971  1.257196  1.259107  1.261551  1.261732 
dram[5]:  1.239217  1.241617  1.241917  1.243853  1.250709  1.252463  1.254843  1.255766  1.239803  1.239995  1.243770  1.246582  1.257060  1.258629  1.261127  1.263965 
average row locality = 7350271/5879133 = 1.250230
average row locality_1 = 5371951/4101265 = 1.309828
average row locality_2 = 1978320/1777868 = 1.112749
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     46416     51661     46238     47915     46522     47223     46865     48083     46364     48794     46332     48377     44443     46229     43678     45046 
dram[1]:     45317     47452     45651     47178     45539     45711     46895     46279     45899     45516     46165     46336     43390     44048     44307     44034 
dram[2]:     47407     47114     47911     46564     47293     45462     50531     47291     47338     45382     47821     47794     45916     44249     45977     43791 
dram[3]:     45835     46119     45851     47433     46548     45750     45949     44977     46874     45780     45599     46840     44333     44475     44768     44050 
dram[4]:     45760     47497     46939     48048     45227     47318     46200     48043     46236     47368     45804     49875     44941     45106     43517     45590 
dram[5]:     45669     46346     47086     45807     45325     46566     45782     45583     45810     46045     45785     46325     43156     44014     43174     44632 
total reads: 4429499
bank skew: 51661/43156 = 1.20
chip skew: 750186/727105 = 1.03
number of total write accesses:
dram[0]:     30695     35933     30508     32167     30806     31510     31139     32356     30641     33083     30620     32668     28724     30509     27972     29336 
dram[1]:     29601     31719     29934     31447     29834     29992     31180     30553     30212     29838     30477     30640     27666     28340     28590     28322 
dram[2]:     31677     31390     32180     30807     31581     29753     34795     31577     31621     29664     32122     32090     30199     28528     30267     28072 
dram[3]:     30101     30400     30134     31697     30838     30024     30241     29277     31196     30103     29903     31139     28617     28764     29041     28329 
dram[4]:     30029     31780     31210     32334     29516     31599     30469     32304     30524     31652     30103     34159     29221     29384     27801     29883 
dram[5]:     29948     30602     31346     30073     29606     30867     30081     29882     30123     30368     30085     30636     27444     28298     27468     28911 
total reads: 2920845
bank skew: 35933/27444 = 1.31
chip skew: 498667/475738 = 1.05
average mf latency per bank:
dram[0]:        891      1560       883      1113       890      1108       904      1137       881      1105       887      1109       893      1130       909      1121
dram[1]:        793       841       789       817       795       826       799       824       779       813       794       826       799       830       807       854
dram[2]:        983       941       974       927       983       935      1031       936       959       917       972       955       992       937       985       956
dram[3]:        821       839       824       830       833       843       835       828       816       808       824       823       831       829       839       834
dram[4]:        844       943       841       942       845       948       854       946       831       935       835       964       856       941       859       955
dram[5]:        795       802       796       784       805       797       806       801       790       784       795       792       805       795       817       809
maximum mf latency per bank:
dram[0]:       5886      8040      5231      7180      5263      7041      6474      6945      5883      7164      5657      6966      5944      7132      5409      7157
dram[1]:       6147      5823      5952      5283      5068      5799      5741      5859      6581      6100      6414      6055      6032      5450      5972      5491
dram[2]:       6158      5594      5882      5152      6039      5509      6801      5235      6388      5875      6624      5932      6321      5208      6231      5178
dram[3]:       5149      5492      5396      5836      5297      6490      5159      6125      6127      6112      6016      5555      6038      6188      5592      5436
dram[4]:       5843      6058      6229      6153      4829      6145      5863      6275      5327      6088      5994      6741      5641      5427      6003      5619
dram[5]:       5553      6250      5976      6733      5995      5780      5481      5500      6264      5649      5783      5606      5180      4483      6597      5623
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7745632 n_nop=3252249 n_act=997866 n_pre=997855 n_req=916852 n_req_1=583350 n_req_2=333502 n_req_3=0 n_rd=1500354 n_write=997308 bw_util=0.4735 bw_util_1=0.3013 bw_util_2=0.1722 bw_util_3=0 blp=10.534040 blp_1= 5.000940 blp_2= 3.130525 blp_3= -nan
 n_activity=7737901 dram_eff=0.4739 dram_eff_1=0.3016 dram_eff_2=0.1724 dram_eff_3=0
bk0: 92832a 3112049i bk1: 103320a 2351470i bk2: 92476a 2828209i bk3: 95830a 2552044i bk4: 93042a 2590624i bk5: 94446a 2428815i bk6: 93730a 2368563i bk7: 96166a 2137474i bk8: 92726a 3121543i bk9: 97588a 2690450i bk10: 92664a 2858723i bk11: 96748a 2500402i bk12: 88886a 2914230i bk13: 92456a 2602468i bk14: 87354a 2827416i bk15: 90090a 2564020i 
bw_dist = 0.301	0.172	0.000	0.526	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5924
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7745632 n_nop=3394427 n_act=967573 n_pre=967560 n_req=896383 n_req_1=583350 n_req_2=313033 n_req_3=0 n_rd=1459406 n_write=956666 bw_util=0.4629 bw_util_1=0.3013 bw_util_2=0.1616 bw_util_3=0 blp=10.085434 blp_1= 4.970107 blp_2= 2.997266 blp_3= -nan
 n_activity=7688777 dram_eff=0.4663 dram_eff_1=0.3035 dram_eff_2=0.1628 dram_eff_3=0
bk0: 90634a 3320101i bk1: 94898a 2921541i bk2: 91300a 3022482i bk3: 94354a 2735490i bk4: 91078a 2837432i bk5: 91420a 2729784i bk6: 93786a 2489160i bk7: 92556a 2491584i bk8: 91798a 3230788i bk9: 91032a 3165120i bk10: 92330a 2986882i bk11: 92668a 2861946i bk12: 86778a 3150830i bk13: 88094a 2973365i bk14: 88614a 2859338i bk15: 88066a 2805273i 
bw_dist = 0.301	0.162	0.000	0.530	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3526
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7745632 n_nop=3269856 n_act=993753 n_pre=993741 n_req=914509 n_req_1=583354 n_req_2=331155 n_req_3=0 n_rd=1495666 n_write=992616 bw_util=0.4723 bw_util_1=0.3013 bw_util_2=0.171 bw_util_3=0 blp=10.480997 blp_1= 5.008547 blp_2= 3.102948 blp_3= -nan
 n_activity=7732299 dram_eff=0.4731 dram_eff_1=0.3018 dram_eff_2=0.1713 dram_eff_3=0
bk0: 94814a 3004629i bk1: 94228a 2898347i bk2: 95820a 2683410i bk3: 93126a 2724234i bk4: 94586a 2530451i bk5: 90920a 2655629i bk6: 101062a 1954024i bk7: 94580a 2220872i bk8: 94676a 3006170i bk9: 90764a 3097973i bk10: 95642a 2702710i bk11: 95588a 2562363i bk12: 91832a 2744265i bk13: 88498a 2851663i bk14: 91952a 2556093i bk15: 87578a 2743824i 
bw_dist = 0.301	0.171	0.000	0.526	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4734
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7745632 n_nop=3384886 n_act=969423 n_pre=969409 n_req=897849 n_req_1=583354 n_req_2=314495 n_req_3=0 n_rd=1462328 n_write=959586 bw_util=0.4637 bw_util_1=0.3013 bw_util_2=0.1624 bw_util_3=0 blp=10.131104 blp_1= 4.986908 blp_2= 2.999775 blp_3= -nan
 n_activity=7690368 dram_eff=0.467 dram_eff_1=0.3034 dram_eff_2=0.1636 dram_eff_3=0
bk0: 91666a 3257004i bk1: 92236a 3077015i bk2: 91702a 2999305i bk3: 94864a 2695594i bk4: 93094a 2711347i bk5: 91498a 2706986i bk6: 91898a 2604566i bk7: 89950a 2647201i bk8: 93744a 3135148i bk9: 91554a 3108505i bk10: 91194a 3044512i bk11: 93680a 2781669i bk12: 88664a 2986597i bk13: 88948a 2887147i bk14: 89536a 2780953i bk15: 88100a 2779415i 
bw_dist = 0.301	0.162	0.000	0.529	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4436
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7745632 n_nop=3299474 n_act=987654 n_pre=987638 n_req=910135 n_req_1=583332 n_req_2=326803 n_req_3=0 n_rd=1486934 n_write=983932 bw_util=0.47 bw_util_1=0.3012 bw_util_2=0.1688 bw_util_3=0 blp=10.365759 blp_1= 4.981089 blp_2= 3.063461 blp_3= -nan
 n_activity=7724849 dram_eff=0.4713 dram_eff_1=0.3021 dram_eff_2=0.1692 dram_eff_3=0
bk0: 91518a 3224630i bk1: 94994a 2895390i bk2: 93878a 2829003i bk3: 96096a 2568837i bk4: 90454a 2808869i bk5: 94634a 2458376i bk6: 92400a 2508241i bk7: 96086a 2195027i bk8: 92472a 3153745i bk9: 94736a 2897828i bk10: 91608a 2972166i bk11: 99750a 2364861i bk12: 89882a 2876975i bk13: 90212a 2764866i bk14: 87034a 2885642i bk15: 91180a 2529079i 
bw_dist = 0.301	0.169	0.000	0.527	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2386
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7745632 n_nop=3414322 n_act=962846 n_pre=962832 n_req=893771 n_req_1=583341 n_req_2=310430 n_req_3=0 n_rd=1454190 n_write=951442 bw_util=0.4616 bw_util_1=0.3012 bw_util_2=0.1603 bw_util_3=0 blp=10.019382 blp_1= 4.967516 blp_2= 2.978221 blp_3= -nan
 n_activity=7681809 dram_eff=0.4654 dram_eff_1=0.3038 dram_eff_2=0.1616 dram_eff_3=0
bk0: 91338a 3269976i bk1: 92692a 3075359i bk2: 94172a 2870299i bk3: 91614a 2912598i bk4: 90648a 2880104i bk5: 93132a 2655879i bk6: 91564a 2658667i bk7: 91166a 2595929i bk8: 91620a 3272987i bk9: 92086a 3110422i bk10: 91570a 3037847i bk11: 92648a 2888472i bk12: 86310a 3170548i bk13: 88026a 2996719i bk14: 86346a 3021651i bk15: 89258a 2764953i 
bw_dist = 0.301	0.160	0.000	0.530	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.2088

========= L2 cache stats =========
L2_cache_bank[0]: Access = 398143, Miss = 366858, Miss_rate = 0.921, Pending_hits = 1262, Reservation_fails = 152571
L2_cache_bank[1]: Access = 441141, Miss = 383331, Miss_rate = 0.869, Pending_hits = 1938, Reservation_fails = 340865
L2_cache_bank[2]: Access = 393366, Miss = 363166, Miss_rate = 0.923, Pending_hits = 1125, Reservation_fails = 233194
L2_cache_bank[3]: Access = 404549, Miss = 366559, Miss_rate = 0.906, Pending_hits = 1274, Reservation_fails = 274383
L2_cache_bank[4]: Access = 417723, Miss = 380196, Miss_rate = 0.910, Pending_hits = 2003, Reservation_fails = 272887
L2_cache_bank[5]: Access = 405305, Miss = 367652, Miss_rate = 0.907, Pending_hits = 1376, Reservation_fails = 199506
L2_cache_bank[6]: Access = 397059, Miss = 365763, Miss_rate = 0.921, Pending_hits = 1202, Reservation_fails = 216367
L2_cache_bank[7]: Access = 403032, Miss = 365431, Miss_rate = 0.907, Pending_hits = 1312, Reservation_fails = 253090
L2_cache_bank[8]: Access = 395860, Miss = 364625, Miss_rate = 0.921, Pending_hits = 1129, Reservation_fails = 174444
L2_cache_bank[9]: Access = 416095, Miss = 378849, Miss_rate = 0.910, Pending_hits = 2014, Reservation_fails = 316576
L2_cache_bank[10]: Access = 391681, Miss = 361801, Miss_rate = 0.924, Pending_hits = 1048, Reservation_fails = 239185
L2_cache_bank[11]: Access = 397385, Miss = 365332, Miss_rate = 0.919, Pending_hits = 1174, Reservation_fails = 272026
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 398143, Miss = 366858 (0.921), PendingHit = 1262 (0.00317)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 441141, Miss = 383331 (0.869), PendingHit = 1938 (0.00439)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 393366, Miss = 363166 (0.923), PendingHit = 1125 (0.00286)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 404549, Miss = 366559 (0.906), PendingHit = 1274 (0.00315)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 417723, Miss = 380196 (0.91), PendingHit = 2003 (0.0048)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 405305, Miss = 367652 (0.907), PendingHit = 1376 (0.00339)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 397059, Miss = 365763 (0.921), PendingHit = 1202 (0.00303)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 403032, Miss = 365431 (0.907), PendingHit = 1312 (0.00326)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 395860, Miss = 364625 (0.921), PendingHit = 1129 (0.00285)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 416095, Miss = 378849 (0.91), PendingHit = 2014 (0.00484)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 391681, Miss = 361801 (0.924), PendingHit = 1048 (0.00268)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 397385, Miss = 365332 (0.919), PendingHit = 1174 (0.00295)
L2 Cache Total Miss Rate = 0.911
Stream 1: L2 Cache Miss Rate = 0.999
Stream 2: L2 Cache Miss Rate = 0.822
Stream 1: Accesses  = 2445710
Stream 1: Misses  = 2443592
Stream 2: Accesses  = 2415629
Stream 2: Misses  = 1985971
Stream 1+2: Accesses  = 4861339
Stream 1+2: Misses  = 4429563
Total Accesses  = 4861339
MPKI-CORES
CORE_L2MPKI_0	1.596
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	14.744
CORE_L2MPKI_31	13.773
CORE_L2MPKI_32	13.596
CORE_L2MPKI_33	13.037
CORE_L2MPKI_34	13.480
CORE_L2MPKI_35	13.249
CORE_L2MPKI_36	13.502
CORE_L2MPKI_37	13.284
CORE_L2MPKI_38	13.544
CORE_L2MPKI_39	14.571
CORE_L2MPKI_40	82.385
CORE_L2MPKI_41	82.983
CORE_L2MPKI_42	83.018
CORE_L2MPKI_43	82.817
CORE_L2MPKI_44	85.087
CORE_L2MPKI_45	82.691
CORE_L2MPKI_46	83.485
CORE_L2MPKI_47	82.273
CORE_L2MPKI_48	85.421
CORE_L2MPKI_49	82.780
CORE_L2MPKI_50	83.191
CORE_L2MPKI_51	82.058
CORE_L2MPKI_52	85.804
CORE_L2MPKI_53	82.410
CORE_L2MPKI_54	82.774
CORE_L2MPKI_55	83.719
CORE_L2MPKI_56	86.548
CORE_L2MPKI_57	84.051
CORE_L2MPKI_58	83.615
CORE_L2MPKI_59	82.582
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 60.216
MISSES-CORES
CORE_MISSES_0	82055
CORE_MISSES_1	80127
CORE_MISSES_2	84646
CORE_MISSES_3	82643
CORE_MISSES_4	80766
CORE_MISSES_5	85889
CORE_MISSES_6	78186
CORE_MISSES_7	83340
CORE_MISSES_8	82641
CORE_MISSES_9	81381
CORE_MISSES_10	80762
CORE_MISSES_11	80700
CORE_MISSES_12	81421
CORE_MISSES_13	83301
CORE_MISSES_14	82082
CORE_MISSES_15	82081
CORE_MISSES_16	82661
CORE_MISSES_17	80742
CORE_MISSES_18	84662
CORE_MISSES_19	81340
CORE_MISSES_20	80760
CORE_MISSES_21	83321
CORE_MISSES_22	77460
CORE_MISSES_23	80100
CORE_MISSES_24	80100
CORE_MISSES_25	80142
CORE_MISSES_26	82043
CORE_MISSES_27	79980
CORE_MISSES_28	78780
CORE_MISSES_29	79480
CORE_MISSES_30	57529
CORE_MISSES_31	53743
CORE_MISSES_32	58505
CORE_MISSES_33	56096
CORE_MISSES_34	58004
CORE_MISSES_35	57012
CORE_MISSES_36	58097
CORE_MISSES_37	57161
CORE_MISSES_38	58280
CORE_MISSES_39	56856
CORE_MISSES_40	70856
CORE_MISSES_41	65927
CORE_MISSES_42	72158
CORE_MISSES_43	69373
CORE_MISSES_44	73670
CORE_MISSES_45	70802
CORE_MISSES_46	71565
CORE_MISSES_47	66158
CORE_MISSES_48	75884
CORE_MISSES_49	68062
CORE_MISSES_50	71760
CORE_MISSES_51	69425
CORE_MISSES_52	73973
CORE_MISSES_53	67513
CORE_MISSES_54	71416
CORE_MISSES_55	68165
CORE_MISSES_56	76038
CORE_MISSES_57	72889
CORE_MISSES_58	72238
CORE_MISSES_59	66816
L2_MISSES = 4429563
L2_total_cache_accesses = 4861339
L2_total_cache_misses = 4429563
L2_total_cache_miss_rate = 0.9112
L2_total_cache_pending_hits = 16857
L2_total_cache_reservation_fails = 2945094
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 412816
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16616
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3429477
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2281858
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1000000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 644385
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2047
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 238
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 85
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18751
L2_cache_data_port_util = 0.092
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=13255436
icnt_total_pkts_simt_to_mem=11236926
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     273.7642
gpu_ipc_2 =       2.7026
gpu_tot_sim_cycle_stream_1 = 6464689
gpu_tot_sim_cycle_stream_2 = 6464706
gpu_sim_insn_1 = 1769800320
gpu_sim_insn_2 = 17471616
gpu_sim_cycle = 6464707
gpu_sim_insn = 1787271936
gpu_ipc =     276.4660
gpu_tot_sim_cycle = 6464707
gpu_tot_sim_insn = 1787271936
gpu_tot_ipc =     276.4660
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 29097963
gpu_stall_icnt2sh    = 62199
gpu_total_sim_rate=206453

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 28277457
	L1I_total_cache_misses = 40506
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89840, Miss = 89840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5680321
	L1D_cache_core[1]: Access = 88580, Miss = 88580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5712173
	L1D_cache_core[2]: Access = 92460, Miss = 92460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5709274
	L1D_cache_core[3]: Access = 89800, Miss = 89800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5705829
	L1D_cache_core[4]: Access = 87920, Miss = 87920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5693458
	L1D_cache_core[5]: Access = 93680, Miss = 93680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5708269
	L1D_cache_core[6]: Access = 86000, Miss = 86000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5678785
	L1D_cache_core[7]: Access = 91160, Miss = 91160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5699687
	L1D_cache_core[8]: Access = 91100, Miss = 91100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5761871
	L1D_cache_core[9]: Access = 88540, Miss = 88540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5655932
	L1D_cache_core[10]: Access = 88560, Miss = 88560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5701995
	L1D_cache_core[11]: Access = 88500, Miss = 88500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5720143
	L1D_cache_core[12]: Access = 88580, Miss = 88580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5684556
	L1D_cache_core[13]: Access = 91120, Miss = 91120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5674633
	L1D_cache_core[14]: Access = 89240, Miss = 89240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5684584
	L1D_cache_core[15]: Access = 90540, Miss = 90540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5687594
	L1D_cache_core[16]: Access = 90480, Miss = 90480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5650797
	L1D_cache_core[17]: Access = 87900, Miss = 87900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5667228
	L1D_cache_core[18]: Access = 92480, Miss = 92480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5699241
	L1D_cache_core[19]: Access = 89800, Miss = 89800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5692347
	L1D_cache_core[20]: Access = 88580, Miss = 88580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5658533
	L1D_cache_core[21]: Access = 91140, Miss = 91140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5558218
	L1D_cache_core[22]: Access = 85260, Miss = 85260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5734781
	L1D_cache_core[23]: Access = 87920, Miss = 87920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5637645
	L1D_cache_core[24]: Access = 87900, Miss = 87900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5656432
	L1D_cache_core[25]: Access = 87940, Miss = 87940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5623106
	L1D_cache_core[26]: Access = 89860, Miss = 89860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5636379
	L1D_cache_core[27]: Access = 87800, Miss = 87800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5546125
	L1D_cache_core[28]: Access = 86580, Miss = 86580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5609343
	L1D_cache_core[29]: Access = 87300, Miss = 87300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5677825
	L1D_cache_core[30]: Access = 13064, Miss = 13064, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 862260
	L1D_cache_core[31]: Access = 13084, Miss = 13084, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 905997
	L1D_cache_core[32]: Access = 13724, Miss = 13724, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 900759
	L1D_cache_core[33]: Access = 13724, Miss = 13724, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 889311
	L1D_cache_core[34]: Access = 13724, Miss = 13724, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 844917
	L1D_cache_core[35]: Access = 14364, Miss = 14364, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912740
	L1D_cache_core[36]: Access = 13704, Miss = 13704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 877839
	L1D_cache_core[37]: Access = 13724, Miss = 13724, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 876043
	L1D_cache_core[38]: Access = 13724, Miss = 13724, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 939221
	L1D_cache_core[39]: Access = 13744, Miss = 13744, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 893256
	L1D_cache_core[40]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 925
	L1D_cache_core[41]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 920
	L1D_cache_core[42]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641
	L1D_cache_core[43]: Access = 100, Miss = 100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 764
	L1D_cache_core[44]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 898
	L1D_cache_core[45]: Access = 106, Miss = 106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 749
	L1D_cache_core[46]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 976
	L1D_cache_core[47]: Access = 98, Miss = 98, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 819
	L1D_cache_core[48]: Access = 106, Miss = 106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 737
	L1D_cache_core[49]: Access = 100, Miss = 100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921
	L1D_cache_core[50]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 826
	L1D_cache_core[51]: Access = 100, Miss = 100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 750
	L1D_cache_core[52]: Access = 106, Miss = 106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1025
	L1D_cache_core[53]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[54]: Access = 102, Miss = 102, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 802
	L1D_cache_core[55]: Access = 100, Miss = 100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 998
	L1D_cache_core[56]: Access = 106, Miss = 106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 841
	L1D_cache_core[57]: Access = 106, Miss = 106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[58]: Access = 106, Miss = 106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1068
	L1D_cache_core[59]: Access = 98, Miss = 98, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 796
	L1D_total_cache_accesses = 2815186
	L1D_total_cache_misses = 2815186
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 179126515
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 142265
	L1C_total_cache_misses = 1440
	L1C_total_cache_miss_rate = 0.0101
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1690186
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 144610108
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 140825
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1125000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 34516407
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 28236951
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 40506
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
115091, 115091, 115091, 115091, 114703, 114703, 114703, 114703, 105201, 105201, 105201, 105201, 105007, 105007, 105007, 105007, 
gpgpu_n_tot_thrd_icount = 1788458368
gpgpu_n_tot_w_icount = 55889324
gpgpu_n_stall_shd_mem = 358513591
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4235076
gpgpu_n_mem_write_global = 1125000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 56601312
gpgpu_n_store_insn = 36000000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4552480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 358513591
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:543599871	W0_Idle:115720919	W0_Scoreboard:60554602	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:55889448
Warp Occupancy Distribution:
Stall:262130993	W0_Idle:19080586	W0_Scoreboard:54235813	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:52435028
Warp Occupancy Distribution:
Stall:281468878	W0_Idle:96640333	W0_Scoreboard:6318789	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3454420
warp_utilization0: 0.072044
warp_utilization1: 0.135183
warp_utilization2: 0.008906
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13521488 {8:1690186,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 153000000 {136:1125000,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 102402896 {40:2535882,72:4023,136:4985,}
traffic_breakdown_coretomem[INST_ACC_R] = 21120 {8:2640,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 229865296 {136:1690186,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9000000 {8:1125000,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 102383336 {40:2535393,72:4023,136:4985,}
traffic_breakdown_memtocore[INST_ACC_R] = 359040 {136:2640,}
maxmrqlatency = 1565 
maxdqlatency = 0 
maxmflatency = 8040 
averagemflatency = 1354 
averagemflatency_1 = 1556 
averagemflatency_2= 1154 
averagemrqlatency_1 = 77 
averagemrqlatency_2 = 67 
max_icnt2mem_latency = 7400 
max_icnt2sh_latency = 6464706 
mrq_lat_table:2291827 	75647 	132861 	266510 	716851 	1267320 	1693805 	1314508 	339133 	7754 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	87725 	293985 	1444458 	2757840 	769034 	6605 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	21993 	97865 	342262 	320910 	329885 	753968 	1832357 	1481908 	178747 	2709 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3929804 	302526 	2290 	27 	0 	0 	0 	0 	0 	794 	1384 	2805 	5737 	11514 	25569 	48931 	94509 	175003 	335947 	422807 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	98 	753 	12075 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        50        31        20        16        42        22        26        44        24        34        20        24        32        28        32        32 
dram[1]:        52        22        32        18        34        36        28        46        28        22        20        16        32        30        32        28 
dram[2]:        30        26        26        24        24        28        50        46        40        20        26        18        28        32        32        32 
dram[3]:        26        30        20        28        34        28        56        48        28        26        20        22        22        40        20        32 
dram[4]:        34        30        22        26        46        20        36        32        36        28        20        26        36        26        32        32 
dram[5]:        36        20        28        28        34        20        46        46        26        28        20        18        32        30        32        32 
maximum service time to same row:
dram[0]:      1438       983      1242      1191      1615      1397      1694      1951      1697      1967       949      1800      1304      1051      1767      2444 
dram[1]:      1584      1032      1476      1309      1972      1143      1638      1601      1641      2006      1055      1348      1155      1210      1569      1361 
dram[2]:      1142      1218      1095      1613      1626      1466      1795      2022      2376      2125      1647      1232      1060      1147      1479      1543 
dram[3]:      1050      1043      1188      1134      1187      1786      1688      1854      2876      2285      1290      1249      1106      1412      1134      1199 
dram[4]:      1203       972      1054      1106      1607      1704      1726      1838      2270      1884      1131      1638      1115      1221      1607      1755 
dram[5]:      1181      1052      1315      1110      1672      1228      1672      1591      2324      1674      1118      1141      1201      1100      1789      1894 
average row accesses per activate:
dram[0]:  1.245925  1.251078  1.247857  1.251175  1.252293  1.256232  1.258901  1.264853  1.242506  1.244691  1.246550  1.251244  1.261136  1.265710  1.261507  1.265897 
dram[1]:  1.243484  1.240027  1.248821  1.246891  1.253214  1.254652  1.256416  1.258406  1.238688  1.243855  1.246865  1.247903  1.258839  1.258207  1.261286  1.264054 
dram[2]:  1.241775  1.245997  1.246373  1.254692  1.252542  1.257381  1.272941  1.262416  1.237618  1.247035  1.245510  1.248558  1.261388  1.263669  1.266205  1.268141 
dram[3]:  1.242535  1.246697  1.246197  1.247263  1.252605  1.251634  1.254833  1.256964  1.241057  1.246521  1.249351  1.250251  1.258656  1.259591  1.261964  1.264913 
dram[4]:  1.241892  1.244965  1.251165  1.251789  1.250170  1.258137  1.257072  1.264442  1.241688  1.245964  1.247802  1.252772  1.259881  1.261721  1.263768  1.263615 
dram[5]:  1.241414  1.243673  1.244884  1.246667  1.253450  1.254704  1.257198  1.258473  1.242215  1.243703  1.246179  1.248944  1.259429  1.261140  1.263919  1.266309 
average row locality = 8106252/6470589 = 1.252784
average row locality_1 = 5860338/4471694 = 1.310541
average row locality_2 = 2245914/1998895 = 1.123578
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     51223     56724     51122     52895     51493     52171     51787     53186     51453     53849     51250     53339     49213     51077     48421     49858 
dram[1]:     50127     52426     50528     52216     50456     50567     51843     51290     50847     50414     51226     51218     48165     48911     49085     48825 
dram[2]:     52377     52065     52913     51533     52375     50484     55562     52312     52321     50260     52722     52761     50795     49071     50679     48651 
dram[3]:     50690     50926     50785     52376     51624     50686     50830     49804     51926     50699     50422     51813     49206     49342     49598     48908 
dram[4]:     50576     52477     51939     53106     50130     52401     51210     53149     51185     52289     50699     54882     49703     49891     48283     50408 
dram[5]:     50639     51225     52039     50731     50297     51518     50646     50464     50809     51039     50693     51252     47922     48844     47819     49363 
total reads: 4901349
bank skew: 56724/47819 = 1.19
chip skew: 829061/805300 = 1.03
number of total write accesses:
dram[0]:     33541     39041     33449     35204     33833     34510     34102     35505     33775     36183     33577     35672     31535     33399     30760     32184 
dram[1]:     32454     34742     32852     34503     32798     32905     34172     33626     33193     32780     33587     33577     30486     31233     31412     31158 
dram[2]:     34695     34389     35226     33830     34710     32815     37877     34629     34660     32603     35074     35101     33111     31383     33007     30987 
dram[3]:     32996     33251     33109     34679     33965     33017     33156     32135     34290     33066     32784     34159     31534     31661     31914     31247 
dram[4]:     32899     34802     34250     35415     32465     34733     33534     35478     33514     34617     33045     37210     32028     32213     30609     32748 
dram[5]:     32964     33550     34353     33061     32634     33844     32971     32790     33161     33396     33055     33597     30252     31169     30138     31696 
total reads: 3204999
bank skew: 39041/30138 = 1.30
chip skew: 546270/522631 = 1.05
average mf latency per bank:
dram[0]:        894      1511       885      1102       894      1098       907      1125       884      1094       891      1098       897      1119       912      1110
dram[1]:        802       846       797       824       803       833       807       831       788       820       802       834       807       837       816       861
dram[2]:        980       946       973       933       983       943      1027       943       959       924       972       961       990       944       985       963
dram[3]:        831       845       834       835       844       849       846       835       826       814       835       830       841       835       849       841
dram[4]:        853       949       849       948       855       955       862       953       841       943       845       970       866       950       869       963
dram[5]:        802       811       803       794       812       806       813       812       797       794       803       802       814       805       825       819
maximum mf latency per bank:
dram[0]:       5886      8040      5231      7180      5263      7041      6474      6945      5883      7164      5657      6966      5944      7132      5409      7157
dram[1]:       6147      5823      5952      5283      5068      5799      5741      5859      6581      6100      6414      6055      6032      5450      5972      5491
dram[2]:       6158      5594      5882      5152      6039      5509      6801      5235      6388      5875      6624      5932      6321      5512      6231      5178
dram[3]:       5149      5492      5396      5836      5297      6490      5159      6125      6127      6112      6016      5555      6038      6188      5592      5436
dram[4]:       5843      6058      6229      6153      4829      6145      5863      6275      5327      6088      5994      6741      5641      5427      6003      5619
dram[5]:       5553      6250      5976      6733      5995      5780      5481      5500      6264      5649      5783      5606      5180      4483      6597      5623
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8533412 n_nop=3589435 n_act=1096689 n_pre=1096678 n_req=1016561 n_req_1=656270 n_req_2=360291 n_req_3=0 n_rd=1658098 n_write=1092512 bw_util=0.4765 bw_util_1=0.3076 bw_util_2=0.1689 bw_util_3=0 blp=10.511323 blp_1= 5.092364 blp_2= 3.084422 blp_3= -nan
 n_activity=8524710 dram_eff=0.477 dram_eff_1=0.3079 dram_eff_2=0.1691 dram_eff_3=0
bk0: 102446a 3450217i bk1: 113448a 2642292i bk2: 102244a 3132383i bk3: 105790a 2828437i bk4: 102984a 2854518i bk5: 104342a 2690437i bk6: 103568a 2624363i bk7: 106368a 2360614i bk8: 102902a 3424130i bk9: 107698a 2978793i bk10: 102498a 3158381i bk11: 106678a 2782886i bk12: 98424a 3212930i bk13: 102154a 2878454i bk14: 96842a 3111582i bk15: 99712a 2832066i 
bw_dist = 0.308	0.169	0.000	0.522	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5699
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8533412 n_nop=3734471 n_act=1065879 n_pre=1065866 n_req=995644 n_req_1=656270 n_req_2=339374 n_req_3=0 n_rd=1616258 n_write=1050938 bw_util=0.4667 bw_util_1=0.3076 bw_util_2=0.1591 bw_util_3=0 blp=10.094344 blp_1= 5.059550 blp_2= 2.960023 blp_3= -nan
 n_activity=8474510 dram_eff=0.4699 dram_eff_1=0.3098 dram_eff_2=0.1602 dram_eff_3=0
bk0: 100254a 3660450i bk1: 104844a 3223907i bk2: 101056a 3329480i bk3: 104426a 3013806i bk4: 100908a 3116367i bk5: 101134a 3003717i bk6: 103682a 2744571i bk7: 102580a 2728885i bk8: 101694a 3556234i bk9: 100826a 3476752i bk10: 102452a 3267454i bk11: 102436a 3156826i bk12: 96330a 3451536i bk13: 97822a 3253282i bk14: 98164a 3138097i bk15: 97650a 3075194i 
bw_dist = 0.308	0.159	0.000	0.526	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4017
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8533412 n_nop=3605613 n_act=1092954 n_pre=1092941 n_req=1014381 n_req_1=656270 n_req_2=358111 n_req_3=0 n_rd=1653730 n_write=1088174 bw_util=0.4755 bw_util_1=0.3076 bw_util_2=0.1679 bw_util_3=0 blp=10.472300 blp_1= 5.103186 blp_2= 3.059818 blp_3= -nan
 n_activity=8519216 dram_eff=0.4763 dram_eff_1=0.3081 dram_eff_2=0.1681 dram_eff_3=0
bk0: 104752a 3316900i bk1: 104124a 3195702i bk2: 105822a 2967430i bk3: 103064a 3001615i bk4: 104748a 2782075i bk5: 100966a 2904790i bk6: 111122a 2190816i bk7: 104616a 2446265i bk8: 104642a 3319791i bk9: 100520a 3408321i bk10: 105444a 3001546i bk11: 105520a 2839004i bk12: 101588a 3025047i bk13: 98142a 3129750i bk14: 101358a 2844615i bk15: 97302a 2997869i 
bw_dist = 0.308	0.168	0.000	0.523	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4673
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8533412 n_nop=3724801 n_act=1067740 n_pre=1067727 n_req=997135 n_req_1=656270 n_req_2=340865 n_req_3=0 n_rd=1619238 n_write=1053906 bw_util=0.4674 bw_util_1=0.3076 bw_util_2=0.1598 bw_util_3=0 blp=10.134498 blp_1= 5.072321 blp_2= 2.962986 blp_3= -nan
 n_activity=8476870 dram_eff=0.4705 dram_eff_1=0.3097 dram_eff_2=0.1608 dram_eff_3=0
bk0: 101378a 3583367i bk1: 101852a 3400963i bk2: 101570a 3302378i bk3: 104750a 2986741i bk4: 103244a 2969952i bk5: 101372a 2975261i bk6: 101660a 2872776i bk7: 99608a 2907974i bk8: 103850a 3445246i bk9: 101398a 3421706i bk10: 100840a 3360473i bk11: 103624a 3064180i bk12: 98410a 3271051i bk13: 98676a 3166284i bk14: 99190a 3052785i bk15: 97816a 3037433i 
bw_dist = 0.308	0.160	0.000	0.526	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4937
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8533412 n_nop=3636705 n_act=1086499 n_pre=1086490 n_req=1009828 n_req_1=656250 n_req_2=353578 n_req_3=0 n_rd=1644626 n_write=1079092 bw_util=0.4733 bw_util_1=0.3076 bw_util_2=0.1657 bw_util_3=0 blp=10.360720 blp_1= 5.076755 blp_2= 3.025387 blp_3= -nan
 n_activity=8511355 dram_eff=0.4746 dram_eff_1=0.3084 dram_eff_2=0.1662 dram_eff_3=0
bk0: 101150a 3559675i bk1: 104952a 3192983i bk2: 103878a 3117415i bk3: 106210a 2841247i bk4: 100260a 3085597i bk5: 104796a 2703533i bk6: 102418a 2754512i bk7: 106296a 2413399i bk8: 102368a 3473030i bk9: 104578a 3209249i bk10: 101392a 3274421i bk11: 109758a 2641973i bk12: 99406a 3170524i bk13: 99782a 3047760i bk14: 96566a 3165112i bk15: 100816a 2785879i 
bw_dist = 0.308	0.166	0.000	0.524	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2463
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8533412 n_nop=3756024 n_act=1060799 n_pre=1060785 n_req=992800 n_req_1=656260 n_req_2=336540 n_req_3=0 n_rd=1610560 n_write=1045244 bw_util=0.4654 bw_util_1=0.3076 bw_util_2=0.1577 bw_util_3=0 blp=10.027748 blp_1= 5.055262 blp_2= 2.940099 blp_3= -nan
 n_activity=8467441 dram_eff=0.469 dram_eff_1=0.31 dram_eff_2=0.159 dram_eff_3=0
bk0: 101278a 3589336i bk1: 102448a 3391453i bk2: 104072a 3168785i bk3: 101460a 3199563i bk4: 100588a 3153980i bk5: 103030a 2923298i bk6: 101290a 2930531i bk7: 100924a 2852054i bk8: 101618a 3592754i bk9: 102078a 3419162i bk10: 101384a 3338441i bk11: 102500a 3179922i bk12: 95844a 3471301i bk13: 97686a 3282676i bk14: 95634a 3320747i bk15: 98726a 3042012i 
bw_dist = 0.308	0.158	0.000	0.527	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.256

========= L2 cache stats =========
L2_cache_bank[0]: Access = 439600, Miss = 405974, Miss_rate = 0.924, Pending_hits = 1321, Reservation_fails = 162502
L2_cache_bank[1]: Access = 483783, Miss = 423112, Miss_rate = 0.875, Pending_hits = 2020, Reservation_fails = 354764
L2_cache_bank[2]: Access = 434750, Miss = 402282, Miss_rate = 0.925, Pending_hits = 1182, Reservation_fails = 248077
L2_cache_bank[3]: Access = 446417, Miss = 405884, Miss_rate = 0.909, Pending_hits = 1340, Reservation_fails = 296070
L2_cache_bank[4]: Access = 459689, Miss = 419756, Miss_rate = 0.913, Pending_hits = 2081, Reservation_fails = 292981
L2_cache_bank[5]: Access = 447541, Miss = 407148, Miss_rate = 0.910, Pending_hits = 1438, Reservation_fails = 225773
L2_cache_bank[6]: Access = 438619, Miss = 405085, Miss_rate = 0.924, Pending_hits = 1269, Reservation_fails = 246553
L2_cache_bank[7]: Access = 444678, Miss = 404556, Miss_rate = 0.910, Pending_hits = 1376, Reservation_fails = 286719
L2_cache_bank[8]: Access = 437218, Miss = 403739, Miss_rate = 0.923, Pending_hits = 1181, Reservation_fails = 186370
L2_cache_bank[9]: Access = 458305, Miss = 418615, Miss_rate = 0.913, Pending_hits = 2085, Reservation_fails = 336173
L2_cache_bank[10]: Access = 433060, Miss = 400870, Miss_rate = 0.926, Pending_hits = 1114, Reservation_fails = 256732
L2_cache_bank[11]: Access = 438853, Miss = 404446, Miss_rate = 0.922, Pending_hits = 1231, Reservation_fails = 294071
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 439600, Miss = 405974 (0.924), PendingHit = 1321 (0.00301)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 483783, Miss = 423112 (0.875), PendingHit = 2020 (0.00418)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 434750, Miss = 402282 (0.925), PendingHit = 1182 (0.00272)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 446417, Miss = 405884 (0.909), PendingHit = 1340 (0.003)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 459689, Miss = 419756 (0.913), PendingHit = 2081 (0.00453)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 447541, Miss = 407148 (0.91), PendingHit = 1438 (0.00321)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 438619, Miss = 405085 (0.924), PendingHit = 1269 (0.00289)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 444678, Miss = 404556 (0.91), PendingHit = 1376 (0.00309)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 437218, Miss = 403739 (0.923), PendingHit = 1181 (0.0027)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 458305, Miss = 418615 (0.913), PendingHit = 2085 (0.00455)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 433060, Miss = 400870 (0.926), PendingHit = 1114 (0.00257)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 438853, Miss = 404446 (0.922), PendingHit = 1231 (0.00281)
L2 Cache Total Miss Rate = 0.914
Stream 1: L2 Cache Miss Rate = 0.999
Stream 2: L2 Cache Miss Rate = 0.829
Stream 1: Accesses  = 2679020
Stream 1: Misses  = 2676641
Stream 2: Accesses  = 2683493
Stream 2: Misses  = 2224826
Stream 1+2: Accesses  = 5362513
Stream 1+2: Misses  = 4901467
Total Accesses  = 5362513
MPKI-CORES
CORE_L2MPKI_0	1.596
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	7.433
CORE_L2MPKI_31	6.995
CORE_L2MPKI_32	7.208
CORE_L2MPKI_33	6.946
CORE_L2MPKI_34	7.153
CORE_L2MPKI_35	6.818
CORE_L2MPKI_36	7.171
CORE_L2MPKI_37	7.061
CORE_L2MPKI_38	7.183
CORE_L2MPKI_39	7.090
CORE_L2MPKI_40	82.727
CORE_L2MPKI_41	83.484
CORE_L2MPKI_42	83.251
CORE_L2MPKI_43	83.456
CORE_L2MPKI_44	85.214
CORE_L2MPKI_45	82.830
CORE_L2MPKI_46	83.858
CORE_L2MPKI_47	82.679
CORE_L2MPKI_48	85.608
CORE_L2MPKI_49	82.201
CORE_L2MPKI_50	83.468
CORE_L2MPKI_51	82.825
CORE_L2MPKI_52	85.899
CORE_L2MPKI_53	82.631
CORE_L2MPKI_54	83.149
CORE_L2MPKI_55	83.958
CORE_L2MPKI_56	86.353
CORE_L2MPKI_57	84.201
CORE_L2MPKI_58	83.845
CORE_L2MPKI_59	82.995
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 58.190
MISSES-CORES
CORE_MISSES_0	89857
CORE_MISSES_1	88587
CORE_MISSES_2	92466
CORE_MISSES_3	89803
CORE_MISSES_4	87928
CORE_MISSES_5	93689
CORE_MISSES_6	86008
CORE_MISSES_7	91160
CORE_MISSES_8	91101
CORE_MISSES_9	88541
CORE_MISSES_10	88562
CORE_MISSES_11	88501
CORE_MISSES_12	88581
CORE_MISSES_13	91122
CORE_MISSES_14	89242
CORE_MISSES_15	90541
CORE_MISSES_16	90481
CORE_MISSES_17	87903
CORE_MISSES_18	92482
CORE_MISSES_19	89800
CORE_MISSES_20	88580
CORE_MISSES_21	91141
CORE_MISSES_22	85260
CORE_MISSES_23	87920
CORE_MISSES_24	87900
CORE_MISSES_25	87942
CORE_MISSES_26	89863
CORE_MISSES_27	87800
CORE_MISSES_28	86580
CORE_MISSES_29	87300
CORE_MISSES_30	65329
CORE_MISSES_31	61563
CORE_MISSES_32	66325
CORE_MISSES_33	63916
CORE_MISSES_34	65824
CORE_MISSES_35	65472
CORE_MISSES_36	65897
CORE_MISSES_37	64981
CORE_MISSES_38	66100
CORE_MISSES_39	65336
CORE_MISSES_40	78955
CORE_MISSES_41	73752
CORE_MISSES_42	80150
CORE_MISSES_43	77522
CORE_MISSES_44	81353
CORE_MISSES_45	78552
CORE_MISSES_46	79819
CORE_MISSES_47	73940
CORE_MISSES_48	83907
CORE_MISSES_49	75217
CORE_MISSES_50	79953
CORE_MISSES_51	77715
CORE_MISSES_52	82051
CORE_MISSES_53	75325
CORE_MISSES_54	79565
CORE_MISSES_55	76242
CORE_MISSES_56	83916
CORE_MISSES_57	80814
CORE_MISSES_58	80491
CORE_MISSES_59	74844
L2_MISSES = 4901467
L2_total_cache_accesses = 5362513
L2_total_cache_misses = 4901467
L2_total_cache_miss_rate = 0.9140
L2_total_cache_pending_hits = 17638
L2_total_cache_reservation_fails = 3186785
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 441070
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17371
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3776372
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2457872
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1125000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 708469
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2282
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 264
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 94
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 20344
L2_cache_data_port_util = 0.090
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=14697090
icnt_total_pkts_simt_to_mem=12426644
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     273.7642
gpu_ipc_2 =       2.7026
gpu_tot_sim_cycle_stream_1 = 6464689
gpu_tot_sim_cycle_stream_2 = 6464706
gpu_sim_insn_1 = 1769800320
gpu_sim_insn_2 = 17471616
gpu_sim_cycle = 6464707
gpu_sim_insn = 1787271936
gpu_ipc =     276.4660
gpu_tot_sim_cycle = 6464707
gpu_tot_sim_insn = 1787271936
gpu_tot_ipc =     276.4660
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 29097963
gpu_stall_icnt2sh    = 62199
gpu_total_sim_rate=206453

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 28277457
	L1I_total_cache_misses = 40506
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89840, Miss = 89840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5680321
	L1D_cache_core[1]: Access = 88580, Miss = 88580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5712173
	L1D_cache_core[2]: Access = 92460, Miss = 92460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5709274
	L1D_cache_core[3]: Access = 89800, Miss = 89800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5705829
	L1D_cache_core[4]: Access = 87920, Miss = 87920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5693458
	L1D_cache_core[5]: Access = 93680, Miss = 93680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5708269
	L1D_cache_core[6]: Access = 86000, Miss = 86000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5678785
	L1D_cache_core[7]: Access = 91160, Miss = 91160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5699687
	L1D_cache_core[8]: Access = 91100, Miss = 91100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5761871
	L1D_cache_core[9]: Access = 88540, Miss = 88540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5655932
	L1D_cache_core[10]: Access = 88560, Miss = 88560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5701995
	L1D_cache_core[11]: Access = 88500, Miss = 88500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5720143
	L1D_cache_core[12]: Access = 88580, Miss = 88580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5684556
	L1D_cache_core[13]: Access = 91120, Miss = 91120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5674633
	L1D_cache_core[14]: Access = 89240, Miss = 89240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5684584
	L1D_cache_core[15]: Access = 90540, Miss = 90540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5687594
	L1D_cache_core[16]: Access = 90480, Miss = 90480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5650797
	L1D_cache_core[17]: Access = 87900, Miss = 87900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5667228
	L1D_cache_core[18]: Access = 92480, Miss = 92480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5699241
	L1D_cache_core[19]: Access = 89800, Miss = 89800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5692347
	L1D_cache_core[20]: Access = 88580, Miss = 88580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5658533
	L1D_cache_core[21]: Access = 91140, Miss = 91140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5558218
	L1D_cache_core[22]: Access = 85260, Miss = 85260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5734781
	L1D_cache_core[23]: Access = 87920, Miss = 87920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5637645
	L1D_cache_core[24]: Access = 87900, Miss = 87900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5656432
	L1D_cache_core[25]: Access = 87940, Miss = 87940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5623106
	L1D_cache_core[26]: Access = 89860, Miss = 89860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5636379
	L1D_cache_core[27]: Access = 87800, Miss = 87800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5546125
	L1D_cache_core[28]: Access = 86580, Miss = 86580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5609343
	L1D_cache_core[29]: Access = 87300, Miss = 87300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5677825
	L1D_cache_core[30]: Access = 13064, Miss = 13064, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 862260
	L1D_cache_core[31]: Access = 13084, Miss = 13084, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 905997
	L1D_cache_core[32]: Access = 13724, Miss = 13724, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 900759
	L1D_cache_core[33]: Access = 13724, Miss = 13724, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 889311
	L1D_cache_core[34]: Access = 13724, Miss = 13724, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 844917
	L1D_cache_core[35]: Access = 14364, Miss = 14364, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912740
	L1D_cache_core[36]: Access = 13704, Miss = 13704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 877839
	L1D_cache_core[37]: Access = 13724, Miss = 13724, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 876043
	L1D_cache_core[38]: Access = 13724, Miss = 13724, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 939221
	L1D_cache_core[39]: Access = 13744, Miss = 13744, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 893256
	L1D_cache_core[40]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 925
	L1D_cache_core[41]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 920
	L1D_cache_core[42]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641
	L1D_cache_core[43]: Access = 100, Miss = 100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 764
	L1D_cache_core[44]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 898
	L1D_cache_core[45]: Access = 106, Miss = 106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 749
	L1D_cache_core[46]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 976
	L1D_cache_core[47]: Access = 98, Miss = 98, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 819
	L1D_cache_core[48]: Access = 106, Miss = 106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 737
	L1D_cache_core[49]: Access = 100, Miss = 100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921
	L1D_cache_core[50]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 826
	L1D_cache_core[51]: Access = 100, Miss = 100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 750
	L1D_cache_core[52]: Access = 106, Miss = 106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1025
	L1D_cache_core[53]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[54]: Access = 102, Miss = 102, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 802
	L1D_cache_core[55]: Access = 100, Miss = 100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 998
	L1D_cache_core[56]: Access = 106, Miss = 106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 841
	L1D_cache_core[57]: Access = 106, Miss = 106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[58]: Access = 106, Miss = 106, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1068
	L1D_cache_core[59]: Access = 98, Miss = 98, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 796
	L1D_total_cache_accesses = 2815186
	L1D_total_cache_misses = 2815186
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 179126515
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 142265
	L1C_total_cache_misses = 1440
	L1C_total_cache_miss_rate = 0.0101
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1690186
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 144610108
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 140825
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1125000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 34516407
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 28236951
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 40506
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
115091, 115091, 115091, 115091, 114703, 114703, 114703, 114703, 105201, 105201, 105201, 105201, 105007, 105007, 105007, 105007, 
gpgpu_n_tot_thrd_icount = 1788458368
gpgpu_n_tot_w_icount = 55889324
gpgpu_n_stall_shd_mem = 358513591
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4235076
gpgpu_n_mem_write_global = 1125000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 56601312
gpgpu_n_store_insn = 36000000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4552480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 358513591
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:543599871	W0_Idle:115720919	W0_Scoreboard:60554602	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:55889448
Warp Occupancy Distribution:
Stall:262130993	W0_Idle:19080586	W0_Scoreboard:54235813	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:52435028
Warp Occupancy Distribution:
Stall:281468878	W0_Idle:96640333	W0_Scoreboard:6318789	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3454420
warp_utilization0: 0.072044
warp_utilization1: 0.135183
warp_utilization2: 0.008906
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13521488 {8:1690186,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 153000000 {136:1125000,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 102402896 {40:2535882,72:4023,136:4985,}
traffic_breakdown_coretomem[INST_ACC_R] = 21120 {8:2640,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 229865296 {136:1690186,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9000000 {8:1125000,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 102383336 {40:2535393,72:4023,136:4985,}
traffic_breakdown_memtocore[INST_ACC_R] = 359040 {136:2640,}
maxmrqlatency = 1565 
maxdqlatency = 0 
maxmflatency = 8040 
averagemflatency = 1354 
averagemflatency_1 = 1556 
averagemflatency_2= 1154 
averagemrqlatency_1 = 77 
averagemrqlatency_2 = 67 
max_icnt2mem_latency = 7400 
max_icnt2sh_latency = 6464706 
mrq_lat_table:2291827 	75647 	132861 	266510 	716851 	1267320 	1693805 	1314508 	339133 	7754 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	87725 	293985 	1444458 	2757840 	769034 	6605 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	21993 	97865 	342262 	320910 	329885 	753968 	1832357 	1481908 	178747 	2709 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3929804 	302526 	2290 	27 	0 	0 	0 	0 	0 	794 	1384 	2805 	5737 	11514 	25569 	48931 	94509 	175003 	335947 	422807 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	98 	753 	12075 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        50        31        20        16        42        22        26        44        24        34        20        24        32        28        32        32 
dram[1]:        52        22        32        18        34        36        28        46        28        22        20        16        32        30        32        28 
dram[2]:        30        26        26        24        24        28        50        46        40        20        26        18        28        32        32        32 
dram[3]:        26        30        20        28        34        28        56        48        28        26        20        22        22        40        20        32 
dram[4]:        34        30        22        26        46        20        36        32        36        28        20        26        36        26        32        32 
dram[5]:        36        20        28        28        34        20        46        46        26        28        20        18        32        30        32        32 
maximum service time to same row:
dram[0]:      1438       983      1242      1191      1615      1397      1694      1951      1697      1967       949      1800      1304      1051      1767      2444 
dram[1]:      1584      1032      1476      1309      1972      1143      1638      1601      1641      2006      1055      1348      1155      1210      1569      1361 
dram[2]:      1142      1218      1095      1613      1626      1466      1795      2022      2376      2125      1647      1232      1060      1147      1479      1543 
dram[3]:      1050      1043      1188      1134      1187      1786      1688      1854      2876      2285      1290      1249      1106      1412      1134      1199 
dram[4]:      1203       972      1054      1106      1607      1704      1726      1838      2270      1884      1131      1638      1115      1221      1607      1755 
dram[5]:      1181      1052      1315      1110      1672      1228      1672      1591      2324      1674      1118      1141      1201      1100      1789      1894 
average row accesses per activate:
dram[0]:  1.245925  1.251078  1.247857  1.251175  1.252293  1.256232  1.258901  1.264853  1.242506  1.244691  1.246550  1.251244  1.261136  1.265710  1.261507  1.265897 
dram[1]:  1.243484  1.240027  1.248821  1.246891  1.253214  1.254652  1.256416  1.258406  1.238688  1.243855  1.246865  1.247903  1.258839  1.258207  1.261286  1.264054 
dram[2]:  1.241775  1.245997  1.246373  1.254692  1.252542  1.257381  1.272941  1.262416  1.237618  1.247035  1.245510  1.248558  1.261388  1.263669  1.266205  1.268141 
dram[3]:  1.242535  1.246697  1.246197  1.247263  1.252605  1.251634  1.254833  1.256964  1.241057  1.246521  1.249351  1.250251  1.258656  1.259591  1.261964  1.264913 
dram[4]:  1.241892  1.244965  1.251165  1.251789  1.250170  1.258137  1.257072  1.264442  1.241688  1.245964  1.247802  1.252772  1.259881  1.261721  1.263768  1.263615 
dram[5]:  1.241414  1.243673  1.244884  1.246667  1.253450  1.254704  1.257198  1.258473  1.242215  1.243703  1.246179  1.248944  1.259429  1.261140  1.263919  1.266309 
average row locality = 8106252/6470589 = 1.252784
average row locality_1 = 5860338/4471694 = 1.310541
average row locality_2 = 2245914/1998895 = 1.123578
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     51223     56724     51122     52895     51493     52171     51787     53186     51453     53849     51250     53339     49213     51077     48421     49858 
dram[1]:     50127     52426     50528     52216     50456     50567     51843     51290     50847     50414     51226     51218     48165     48911     49085     48825 
dram[2]:     52377     52065     52913     51533     52375     50484     55562     52312     52321     50260     52722     52761     50795     49071     50679     48651 
dram[3]:     50690     50926     50785     52376     51624     50686     50830     49804     51926     50699     50422     51813     49206     49342     49598     48908 
dram[4]:     50576     52477     51939     53106     50130     52401     51210     53149     51185     52289     50699     54882     49703     49891     48283     50408 
dram[5]:     50639     51225     52039     50731     50297     51518     50646     50464     50809     51039     50693     51252     47922     48844     47819     49363 
total reads: 4901349
bank skew: 56724/47819 = 1.19
chip skew: 829061/805300 = 1.03
number of total write accesses:
dram[0]:     33541     39041     33449     35204     33833     34510     34102     35505     33775     36183     33577     35672     31535     33399     30760     32184 
dram[1]:     32454     34742     32852     34503     32798     32905     34172     33626     33193     32780     33587     33577     30486     31233     31412     31158 
dram[2]:     34695     34389     35226     33830     34710     32815     37877     34629     34660     32603     35074     35101     33111     31383     33007     30987 
dram[3]:     32996     33251     33109     34679     33965     33017     33156     32135     34290     33066     32784     34159     31534     31661     31914     31247 
dram[4]:     32899     34802     34250     35415     32465     34733     33534     35478     33514     34617     33045     37210     32028     32213     30609     32748 
dram[5]:     32964     33550     34353     33061     32634     33844     32971     32790     33161     33396     33055     33597     30252     31169     30138     31696 
total reads: 3204999
bank skew: 39041/30138 = 1.30
chip skew: 546270/522631 = 1.05
average mf latency per bank:
dram[0]:        894      1511       885      1102       894      1098       907      1125       884      1094       891      1098       897      1119       912      1110
dram[1]:        802       846       797       824       803       833       807       831       788       820       802       834       807       837       816       861
dram[2]:        980       946       973       933       983       943      1027       943       959       924       972       961       990       944       985       963
dram[3]:        831       845       834       835       844       849       846       835       826       814       835       830       841       835       849       841
dram[4]:        853       949       849       948       855       955       862       953       841       943       845       970       866       950       869       963
dram[5]:        802       811       803       794       812       806       813       812       797       794       803       802       814       805       825       819
maximum mf latency per bank:
dram[0]:       5886      8040      5231      7180      5263      7041      6474      6945      5883      7164      5657      6966      5944      7132      5409      7157
dram[1]:       6147      5823      5952      5283      5068      5799      5741      5859      6581      6100      6414      6055      6032      5450      5972      5491
dram[2]:       6158      5594      5882      5152      6039      5509      6801      5235      6388      5875      6624      5932      6321      5512      6231      5178
dram[3]:       5149      5492      5396      5836      5297      6490      5159      6125      6127      6112      6016      5555      6038      6188      5592      5436
dram[4]:       5843      6058      6229      6153      4829      6145      5863      6275      5327      6088      5994      6741      5641      5427      6003      5619
dram[5]:       5553      6250      5976      6733      5995      5780      5481      5500      6264      5649      5783      5606      5180      4483      6597      5623
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8533412 n_nop=3589435 n_act=1096689 n_pre=1096678 n_req=1016561 n_req_1=656270 n_req_2=360291 n_req_3=0 n_rd=1658098 n_write=1092512 bw_util=0.4765 bw_util_1=0.3076 bw_util_2=0.1689 bw_util_3=0 blp=10.511323 blp_1= 5.092364 blp_2= 3.084422 blp_3= -nan
 n_activity=8524710 dram_eff=0.477 dram_eff_1=0.3079 dram_eff_2=0.1691 dram_eff_3=0
bk0: 102446a 3450217i bk1: 113448a 2642292i bk2: 102244a 3132383i bk3: 105790a 2828437i bk4: 102984a 2854518i bk5: 104342a 2690437i bk6: 103568a 2624363i bk7: 106368a 2360614i bk8: 102902a 3424130i bk9: 107698a 2978793i bk10: 102498a 3158381i bk11: 106678a 2782886i bk12: 98424a 3212930i bk13: 102154a 2878454i bk14: 96842a 3111582i bk15: 99712a 2832066i 
bw_dist = 0.308	0.169	0.000	0.522	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5699
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8533412 n_nop=3734471 n_act=1065879 n_pre=1065866 n_req=995644 n_req_1=656270 n_req_2=339374 n_req_3=0 n_rd=1616258 n_write=1050938 bw_util=0.4667 bw_util_1=0.3076 bw_util_2=0.1591 bw_util_3=0 blp=10.094344 blp_1= 5.059550 blp_2= 2.960023 blp_3= -nan
 n_activity=8474510 dram_eff=0.4699 dram_eff_1=0.3098 dram_eff_2=0.1602 dram_eff_3=0
bk0: 100254a 3660450i bk1: 104844a 3223907i bk2: 101056a 3329480i bk3: 104426a 3013806i bk4: 100908a 3116367i bk5: 101134a 3003717i bk6: 103682a 2744571i bk7: 102580a 2728885i bk8: 101694a 3556234i bk9: 100826a 3476752i bk10: 102452a 3267454i bk11: 102436a 3156826i bk12: 96330a 3451536i bk13: 97822a 3253282i bk14: 98164a 3138097i bk15: 97650a 3075194i 
bw_dist = 0.308	0.159	0.000	0.526	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4017
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8533412 n_nop=3605613 n_act=1092954 n_pre=1092941 n_req=1014381 n_req_1=656270 n_req_2=358111 n_req_3=0 n_rd=1653730 n_write=1088174 bw_util=0.4755 bw_util_1=0.3076 bw_util_2=0.1679 bw_util_3=0 blp=10.472300 blp_1= 5.103186 blp_2= 3.059818 blp_3= -nan
 n_activity=8519216 dram_eff=0.4763 dram_eff_1=0.3081 dram_eff_2=0.1681 dram_eff_3=0
bk0: 104752a 3316900i bk1: 104124a 3195702i bk2: 105822a 2967430i bk3: 103064a 3001615i bk4: 104748a 2782075i bk5: 100966a 2904790i bk6: 111122a 2190816i bk7: 104616a 2446265i bk8: 104642a 3319791i bk9: 100520a 3408321i bk10: 105444a 3001546i bk11: 105520a 2839004i bk12: 101588a 3025047i bk13: 98142a 3129750i bk14: 101358a 2844615i bk15: 97302a 2997869i 
bw_dist = 0.308	0.168	0.000	0.523	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4673
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8533412 n_nop=3724801 n_act=1067740 n_pre=1067727 n_req=997135 n_req_1=656270 n_req_2=340865 n_req_3=0 n_rd=1619238 n_write=1053906 bw_util=0.4674 bw_util_1=0.3076 bw_util_2=0.1598 bw_util_3=0 blp=10.134498 blp_1= 5.072321 blp_2= 2.962986 blp_3= -nan
 n_activity=8476870 dram_eff=0.4705 dram_eff_1=0.3097 dram_eff_2=0.1608 dram_eff_3=0
bk0: 101378a 3583367i bk1: 101852a 3400963i bk2: 101570a 3302378i bk3: 104750a 2986741i bk4: 103244a 2969952i bk5: 101372a 2975261i bk6: 101660a 2872776i bk7: 99608a 2907974i bk8: 103850a 3445246i bk9: 101398a 3421706i bk10: 100840a 3360473i bk11: 103624a 3064180i bk12: 98410a 3271051i bk13: 98676a 3166284i bk14: 99190a 3052785i bk15: 97816a 3037433i 
bw_dist = 0.308	0.160	0.000	0.526	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4937
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8533412 n_nop=3636705 n_act=1086499 n_pre=1086490 n_req=1009828 n_req_1=656250 n_req_2=353578 n_req_3=0 n_rd=1644626 n_write=1079092 bw_util=0.4733 bw_util_1=0.3076 bw_util_2=0.1657 bw_util_3=0 blp=10.360720 blp_1= 5.076755 blp_2= 3.025387 blp_3= -nan
 n_activity=8511355 dram_eff=0.4746 dram_eff_1=0.3084 dram_eff_2=0.1662 dram_eff_3=0
bk0: 101150a 3559675i bk1: 104952a 3192983i bk2: 103878a 3117415i bk3: 106210a 2841247i bk4: 100260a 3085597i bk5: 104796a 2703533i bk6: 102418a 2754512i bk7: 106296a 2413399i bk8: 102368a 3473030i bk9: 104578a 3209249i bk10: 101392a 3274421i bk11: 109758a 2641973i bk12: 99406a 3170524i bk13: 99782a 3047760i bk14: 96566a 3165112i bk15: 100816a 2785879i 
bw_dist = 0.308	0.166	0.000	0.524	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2463
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8533412 n_nop=3756024 n_act=1060799 n_pre=1060785 n_req=992800 n_req_1=656260 n_req_2=336540 n_req_3=0 n_rd=1610560 n_write=1045244 bw_util=0.4654 bw_util_1=0.3076 bw_util_2=0.1577 bw_util_3=0 blp=10.027748 blp_1= 5.055262 blp_2= 2.940099 blp_3= -nan
 n_activity=8467441 dram_eff=0.469 dram_eff_1=0.31 dram_eff_2=0.159 dram_eff_3=0
bk0: 101278a 3589336i bk1: 102448a 3391453i bk2: 104072a 3168785i bk3: 101460a 3199563i bk4: 100588a 3153980i bk5: 103030a 2923298i bk6: 101290a 2930531i bk7: 100924a 2852054i bk8: 101618a 3592754i bk9: 102078a 3419162i bk10: 101384a 3338441i bk11: 102500a 3179922i bk12: 95844a 3471301i bk13: 97686a 3282676i bk14: 95634a 3320747i bk15: 98726a 3042012i 
bw_dist = 0.308	0.158	0.000	0.527	0.008
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.256

========= L2 cache stats =========
L2_cache_bank[0]: Access = 439600, Miss = 405974, Miss_rate = 0.924, Pending_hits = 1321, Reservation_fails = 162502
L2_cache_bank[1]: Access = 483783, Miss = 423112, Miss_rate = 0.875, Pending_hits = 2020, Reservation_fails = 354764
L2_cache_bank[2]: Access = 434750, Miss = 402282, Miss_rate = 0.925, Pending_hits = 1182, Reservation_fails = 248077
L2_cache_bank[3]: Access = 446417, Miss = 405884, Miss_rate = 0.909, Pending_hits = 1340, Reservation_fails = 296070
L2_cache_bank[4]: Access = 459689, Miss = 419756, Miss_rate = 0.913, Pending_hits = 2081, Reservation_fails = 292981
L2_cache_bank[5]: Access = 447541, Miss = 407148, Miss_rate = 0.910, Pending_hits = 1438, Reservation_fails = 225773
L2_cache_bank[6]: Access = 438619, Miss = 405085, Miss_rate = 0.924, Pending_hits = 1269, Reservation_fails = 246553
L2_cache_bank[7]: Access = 444678, Miss = 404556, Miss_rate = 0.910, Pending_hits = 1376, Reservation_fails = 286719
L2_cache_bank[8]: Access = 437218, Miss = 403739, Miss_rate = 0.923, Pending_hits = 1181, Reservation_fails = 186370
L2_cache_bank[9]: Access = 458305, Miss = 418615, Miss_rate = 0.913, Pending_hits = 2085, Reservation_fails = 336173
L2_cache_bank[10]: Access = 433060, Miss = 400870, Miss_rate = 0.926, Pending_hits = 1114, Reservation_fails = 256732
L2_cache_bank[11]: Access = 438853, Miss = 404446, Miss_rate = 0.922, Pending_hits = 1231, Reservation_fails = 294071
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 439600, Miss = 405974 (0.924), PendingHit = 1321 (0.00301)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 483783, Miss = 423112 (0.875), PendingHit = 2020 (0.00418)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 434750, Miss = 402282 (0.925), PendingHit = 1182 (0.00272)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 446417, Miss = 405884 (0.909), PendingHit = 1340 (0.003)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 459689, Miss = 419756 (0.913), PendingHit = 2081 (0.00453)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 447541, Miss = 407148 (0.91), PendingHit = 1438 (0.00321)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 438619, Miss = 405085 (0.924), PendingHit = 1269 (0.00289)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 444678, Miss = 404556 (0.91), PendingHit = 1376 (0.00309)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 437218, Miss = 403739 (0.923), PendingHit = 1181 (0.0027)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 458305, Miss = 418615 (0.913), PendingHit = 2085 (0.00455)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 433060, Miss = 400870 (0.926), PendingHit = 1114 (0.00257)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 438853, Miss = 404446 (0.922), PendingHit = 1231 (0.00281)
L2 Cache Total Miss Rate = 0.914
Stream 1: L2 Cache Miss Rate = 0.999
Stream 2: L2 Cache Miss Rate = 0.829
Stream 1: Accesses  = 2679020
Stream 1: Misses  = 2676641
Stream 2: Accesses  = 2683493
Stream 2: Misses  = 2224826
Stream 1+2: Accesses  = 5362513
Stream 1+2: Misses  = 4901467
Total Accesses  = 5362513
MPKI-CORES
CORE_L2MPKI_0	1.596
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	7.433
CORE_L2MPKI_31	6.995
CORE_L2MPKI_32	7.208
CORE_L2MPKI_33	6.946
CORE_L2MPKI_34	7.153
CORE_L2MPKI_35	6.818
CORE_L2MPKI_36	7.171
CORE_L2MPKI_37	7.061
CORE_L2MPKI_38	7.183
CORE_L2MPKI_39	7.090
CORE_L2MPKI_40	82.727
CORE_L2MPKI_41	83.484
CORE_L2MPKI_42	83.251
CORE_L2MPKI_43	83.456
CORE_L2MPKI_44	85.214
CORE_L2MPKI_45	82.830
CORE_L2MPKI_46	83.858
CORE_L2MPKI_47	82.679
CORE_L2MPKI_48	85.608
CORE_L2MPKI_49	82.201
CORE_L2MPKI_50	83.468
CORE_L2MPKI_51	82.825
CORE_L2MPKI_52	85.899
CORE_L2MPKI_53	82.631
CORE_L2MPKI_54	83.149
CORE_L2MPKI_55	83.958
CORE_L2MPKI_56	86.353
CORE_L2MPKI_57	84.201
CORE_L2MPKI_58	83.845
CORE_L2MPKI_59	82.995
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 58.190
MISSES-CORES
CORE_MISSES_0	89857
CORE_MISSES_1	88587
CORE_MISSES_2	92466
CORE_MISSES_3	89803
CORE_MISSES_4	87928
CORE_MISSES_5	93689
CORE_MISSES_6	86008
CORE_MISSES_7	91160
CORE_MISSES_8	91101
CORE_MISSES_9	88541
CORE_MISSES_10	88562
CORE_MISSES_11	88501
CORE_MISSES_12	88581
CORE_MISSES_13	91122
CORE_MISSES_14	89242
CORE_MISSES_15	90541
CORE_MISSES_16	90481
CORE_MISSES_17	87903
CORE_MISSES_18	92482
CORE_MISSES_19	89800
CORE_MISSES_20	88580
CORE_MISSES_21	91141
CORE_MISSES_22	85260
CORE_MISSES_23	87920
CORE_MISSES_24	87900
CORE_MISSES_25	87942
CORE_MISSES_26	89863
CORE_MISSES_27	87800
CORE_MISSES_28	86580
CORE_MISSES_29	87300
CORE_MISSES_30	65329
CORE_MISSES_31	61563
CORE_MISSES_32	66325
CORE_MISSES_33	63916
CORE_MISSES_34	65824
CORE_MISSES_35	65472
CORE_MISSES_36	65897
CORE_MISSES_37	64981
CORE_MISSES_38	66100
CORE_MISSES_39	65336
CORE_MISSES_40	78955
CORE_MISSES_41	73752
CORE_MISSES_42	80150
CORE_MISSES_43	77522
CORE_MISSES_44	81353
CORE_MISSES_45	78552
CORE_MISSES_46	79819
CORE_MISSES_47	73940
CORE_MISSES_48	83907
CORE_MISSES_49	75217
CORE_MISSES_50	79953
CORE_MISSES_51	77715
CORE_MISSES_52	82051
CORE_MISSES_53	75325
CORE_MISSES_54	79565
CORE_MISSES_55	76242
CORE_MISSES_56	83916
CORE_MISSES_57	80814
CORE_MISSES_58	80491
CORE_MISSES_59	74844
L2_MISSES = 4901467
L2_total_cache_accesses = 5362513
L2_total_cache_misses = 4901467
L2_total_cache_miss_rate = 0.9140
L2_total_cache_pending_hits = 17638
L2_total_cache_reservation_fails = 3186785
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 441070
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17371
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3776372
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2457872
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1125000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 708469
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2282
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 264
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 94
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 20344
L2_cache_data_port_util = 0.090
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=14697090
icnt_total_pkts_simt_to_mem=12426644
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     278.6195
gpu_ipc_2 =       2.6077
gpu_tot_sim_cycle_stream_1 = 7057958
gpu_tot_sim_cycle_stream_2 = 7057977
gpu_sim_insn_1 = 1966484992
gpu_sim_insn_2 = 18404736
gpu_sim_cycle = 7057978
gpu_sim_insn = 1984889728
gpu_ipc =     281.2264
gpu_tot_sim_cycle = 7057978
gpu_tot_sim_insn = 1984889728
gpu_tot_ipc =     281.2264
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 32094075
gpu_stall_icnt2sh    = 68046
gpu_total_sim_rate=209597

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 31402995
	L1I_total_cache_misses = 44594
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 97660, Miss = 97660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6183945
	L1D_cache_core[1]: Access = 96400, Miss = 96400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6214111
	L1D_cache_core[2]: Access = 100260, Miss = 100260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6233481
	L1D_cache_core[3]: Access = 98280, Miss = 98280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6216887
	L1D_cache_core[4]: Access = 95720, Miss = 95720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6213660
	L1D_cache_core[5]: Access = 101480, Miss = 101480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6238288
	L1D_cache_core[6]: Access = 93820, Miss = 93820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6212796
	L1D_cache_core[7]: Access = 98980, Miss = 98980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6213054
	L1D_cache_core[8]: Access = 98900, Miss = 98900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6259258
	L1D_cache_core[9]: Access = 97000, Miss = 97000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6188035
	L1D_cache_core[10]: Access = 96380, Miss = 96380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6225497
	L1D_cache_core[11]: Access = 96320, Miss = 96320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6239768
	L1D_cache_core[12]: Access = 96380, Miss = 96380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6210762
	L1D_cache_core[13]: Access = 98940, Miss = 98940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6176481
	L1D_cache_core[14]: Access = 97060, Miss = 97060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6205900
	L1D_cache_core[15]: Access = 98360, Miss = 98360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6198823
	L1D_cache_core[16]: Access = 98300, Miss = 98300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6165564
	L1D_cache_core[17]: Access = 95060, Miss = 95060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6171901
	L1D_cache_core[18]: Access = 100280, Miss = 100280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6221661
	L1D_cache_core[19]: Access = 97620, Miss = 97620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6222359
	L1D_cache_core[20]: Access = 96400, Miss = 96400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6170903
	L1D_cache_core[21]: Access = 98300, Miss = 98300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6074193
	L1D_cache_core[22]: Access = 93080, Miss = 93080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6232349
	L1D_cache_core[23]: Access = 95740, Miss = 95740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6135561
	L1D_cache_core[24]: Access = 95700, Miss = 95700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6196296
	L1D_cache_core[25]: Access = 96400, Miss = 96400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6133477
	L1D_cache_core[26]: Access = 97680, Miss = 97680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6165678
	L1D_cache_core[27]: Access = 95620, Miss = 95620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6044891
	L1D_cache_core[28]: Access = 93740, Miss = 93740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6101209
	L1D_cache_core[29]: Access = 95100, Miss = 95100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6211562
	L1D_cache_core[30]: Access = 20864, Miss = 20864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1385207
	L1D_cache_core[31]: Access = 20244, Miss = 20244, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1412749
	L1D_cache_core[32]: Access = 20884, Miss = 20884, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1401382
	L1D_cache_core[33]: Access = 21544, Miss = 21544, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1389954
	L1D_cache_core[34]: Access = 21544, Miss = 21544, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1374070
	L1D_cache_core[35]: Access = 22824, Miss = 22824, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1453783
	L1D_cache_core[36]: Access = 21524, Miss = 21524, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1379921
	L1D_cache_core[37]: Access = 21524, Miss = 21524, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1400174
	L1D_cache_core[38]: Access = 21524, Miss = 21524, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1477300
	L1D_cache_core[39]: Access = 22204, Miss = 22204, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1422769
	L1D_cache_core[40]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 925
	L1D_cache_core[41]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 920
	L1D_cache_core[42]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641
	L1D_cache_core[43]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 764
	L1D_cache_core[44]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 898
	L1D_cache_core[45]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 749
	L1D_cache_core[46]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 976
	L1D_cache_core[47]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 819
	L1D_cache_core[48]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 737
	L1D_cache_core[49]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921
	L1D_cache_core[50]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 826
	L1D_cache_core[51]: Access = 114, Miss = 114, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 750
	L1D_cache_core[52]: Access = 114, Miss = 114, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1025
	L1D_cache_core[53]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[54]: Access = 110, Miss = 110, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 802
	L1D_cache_core[55]: Access = 110, Miss = 110, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 998
	L1D_cache_core[56]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 841
	L1D_cache_core[57]: Access = 114, Miss = 114, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[58]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1068
	L1D_cache_core[59]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 796
	L1D_total_cache_accesses = 3127848
	L1D_total_cache_misses = 3127848
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 199792727
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 157866
	L1C_total_cache_misses = 1440
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1877848
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 161255892
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 156426
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1250000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 38536835
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 31358401
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 44594
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
124690, 124690, 124690, 124690, 124302, 124302, 124302, 124302, 114800, 114800, 114800, 114800, 114509, 114509, 114509, 114509, 
gpgpu_n_tot_thrd_icount = 1986204832
gpgpu_n_tot_w_icount = 62068901
gpgpu_n_stall_shd_mem = 391026050
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4610632
gpgpu_n_mem_write_global = 1250000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 62792320
gpgpu_n_store_insn = 40000000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5051712
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 391026050
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:587790738	W0_Idle:129096570	W0_Scoreboard:68001031	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:62069021
Warp Occupancy Distribution:
Stall:285812141	W0_Idle:20988215	W0_Scoreboard:59651296	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:57027028
Warp Occupancy Distribution:
Stall:301978597	W0_Idle:108108355	W0_Scoreboard:8349735	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5041993
warp_utilization0: 0.073285
warp_utilization1: 0.134663
warp_utilization2: 0.011906
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 15022784 {8:1877848,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 170000000 {136:1250000,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 109939840 {40:2723468,72:4154,136:5162,}
traffic_breakdown_coretomem[INST_ACC_R] = 23280 {8:2910,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 255387328 {136:1877848,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10000000 {8:1250000,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 109917240 {40:2722903,72:4154,136:5162,}
traffic_breakdown_memtocore[INST_ACC_R] = 395760 {136:2910,}
maxmrqlatency = 1565 
maxdqlatency = 0 
maxmflatency = 8040 
averagemflatency = 1359 
averagemflatency_1 = 1560 
averagemflatency_2= 1161 
averagemrqlatency_1 = 77 
averagemrqlatency_2 = 67 
max_icnt2mem_latency = 7400 
max_icnt2sh_latency = 7057977 
mrq_lat_table:2503540 	82436 	144576 	291045 	784269 	1384918 	1850912 	1436376 	370614 	8408 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	97508 	317130 	1555512 	3034818 	848401 	6758 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	24098 	104337 	367494 	342398 	357905 	826619 	2007063 	1637128 	193670 	2713 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4272485 	334934 	2681 	27 	0 	0 	0 	0 	0 	794 	1384 	2805 	5737 	11514 	25569 	48931 	94509 	175003 	335947 	547807 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	131 	802 	13179 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        50        31        20        16        42        22        26        44        24        34        20        24        32        28        36        32 
dram[1]:        52        22        32        18        34        36        28        46        28        22        20        16        32        30        32        28 
dram[2]:        30        26        26        24        24        28        50        46        40        20        26        18        28        32        40        36 
dram[3]:        26        30        20        28        34        28        56        48        28        26        20        22        22        40        32        44 
dram[4]:        34        30        22        26        46        20        36        32        36        28        20        26        36        26        32        32 
dram[5]:        36        20        28        28        34        20        46        46        26        28        20        18        32        30        32        32 
maximum service time to same row:
dram[0]:      1438       983      1242      1191      1615      1397      1694      1951      1697      1967       949      1800      1304      1051      1767      2444 
dram[1]:      1584      1032      1476      1309      1972      1143      1638      1601      1641      2006      1055      1348      1155      1210      1569      1361 
dram[2]:      1142      1218      1095      1613      1626      1466      1795      2022      2376      2125      1647      1232      1060      1147      1479      1543 
dram[3]:      1050      1043      1188      1138      1462      1786      1688      1854      2876      2285      1290      1249      1106      1412      1134      1199 
dram[4]:      1203      1164      1054      1106      1607      1704      1726      1838      2270      1884      1131      1638      1115      1221      1607      1755 
dram[5]:      1181      1052      1315      1110      1672      1228      1672      1591      2324      1674      1118      1141      1201      1100      1789      1894 
average row accesses per activate:
dram[0]:  1.248981  1.252963  1.250390  1.253088  1.254992  1.259677  1.260392  1.266735  1.245363  1.246846  1.249369  1.252684  1.263131  1.267340  1.264609  1.268842 
dram[1]:  1.245844  1.242013  1.251047  1.249073  1.256579  1.256975  1.258662  1.260884  1.241307  1.245857  1.248663  1.249764  1.260527  1.259705  1.264195  1.266941 
dram[2]:  1.244272  1.248368  1.248821  1.256579  1.255309  1.259745  1.273865  1.264550  1.240903  1.249334  1.248607  1.250231  1.262671  1.265464  1.268842  1.271185 
dram[3]:  1.245241  1.249076  1.248281  1.249513  1.255489  1.254935  1.257094  1.259101  1.243665  1.248970  1.251227  1.252705  1.260441  1.261427  1.264307  1.267296 
dram[4]:  1.244691  1.247664  1.253302  1.253888  1.253083  1.260528  1.258972  1.266625  1.244335  1.248235  1.249539  1.254529  1.262439  1.263985  1.267204  1.266934 
dram[5]:  1.243855  1.246443  1.247506  1.248912  1.255565  1.256732  1.259288  1.260026  1.244742  1.246050  1.247984  1.251071  1.260875  1.262476  1.266553  1.269472 
average row locality = 8857144/7056889 = 1.255106
average row locality_1 = 6348130/4840634 = 1.311425
average row locality_2 = 2509014/2216255 = 1.132096
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     56093     61840     55911     57906     56444     57061     56714     58185     56376     58836     56064     58238     53887     55901     53189     54681 
dram[1]:     54966     57502     55373     57175     55394     55339     56839     56115     55804     55320     56153     56116     52994     53731     53903     53576 
dram[2]:     57384     56963     57887     56452     57336     55375     60682     57280     57320     55104     57541     57763     55579     53858     55420     53460 
dram[3]:     55513     55786     55759     57307     56610     55555     55595     54692     56797     55597     55188     56643     53955     54121     54404     53622 
dram[4]:     55410     57497     56927     58227     55027     57399     56216     58139     56156     57206     55546     59913     54475     54563     53069     55217 
dram[5]:     55517     56161     56966     55604     55181     56595     55475     55403     55675     56024     55604     56233     52568     53718     52550     54196 
total reads: 5370631
bank skew: 61840/52550 = 1.18
chip skew: 907326/883470 = 1.03
number of total write accesses:
dram[0]:     36459     42196     36284     38256     36833     37446     37073     38553     36741     39211     36445     38622     34255     36279     33572     35051 
dram[1]:     35339     37863     35747     37526     35769     35718     37207     36502     36188     35711     36549     36509     33370     34107     34286     33943 
dram[2]:     37756     37330     38256     36800     37715     35766     41046     37646     37688     35478     37910     38136     35952     34217     35811     33846 
dram[3]:     35877     36164     36119     37656     36998     35936     35973     35059     37183     35975     35583     37033     34320     34499     34785     34012 
dram[4]:     35786     37858     37300     38598     35409     37788     36578     38509     36532     37572     35929     40285     34835     34937     33443     35595 
dram[5]:     35876     36534     37328     35970     35580     36977     35836     35775     36056     36401     36003     36625     32940     34093     32936     34582 
total reads: 3486601
bank skew: 42196/32936 = 1.28
chip skew: 593276/569512 = 1.04
average mf latency per bank:
dram[0]:        895      1468       887      1090       895      1088       908      1114       885      1082       893      1087       900      1107       912      1099
dram[1]:        815       851       810       829       816       840       821       838       801       826       815       839       822       843       829       867
dram[2]:        977       947       969       933       980       946      1020       946       956       927       971       961       988       945       984       964
dram[3]:        834       844       837       834       847       850       850       836       829       816       840       829       846       836       851       841
dram[4]:        862       956       857       954       864       962       871       961       849       949       854       975       874       958       877       971
dram[5]:        812       829       812       813       821       824       823       831       806       812       812       820       823       824       834       837
maximum mf latency per bank:
dram[0]:       5886      8040      5231      7180      5263      7041      6474      6945      5883      7164      5657      6966      5944      7132      5409      7157
dram[1]:       6147      5823      5952      5283      5068      5799      5741      5859      6581      6100      6414      6055      6032      5450      5972      5491
dram[2]:       6158      5594      5882      5152      6039      5509      6801      5235      6388      5875      6624      5932      6321      5512      6231      5178
dram[3]:       5149      5492      5396      5836      5297      6490      5159      6125      6127      6112      6016      5555      6038      6188      5592      5436
dram[4]:       5843      6058      6229      6153      4829      6145      5863      6275      5327      6088      5994      6741      5641      5427      6003      5619
dram[5]:       5553      6250      5976      6733      5995      5780      5481      5500      6264      5649      5783      5606      5180      4483      6597      5623
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9316530 n_nop=3926693 n_act=1194341 n_pre=1194328 n_req=1115658 n_req_1=729186 n_req_2=386472 n_req_3=0 n_rd=1814640 n_write=1186528 bw_util=0.479 bw_util_1=0.3131 bw_util_2=0.1659 bw_util_3=0 blp=10.490417 blp_1= 5.171062 blp_2= 3.045640 blp_3= -nan
 n_activity=9305131 dram_eff=0.4796 dram_eff_1=0.3135 dram_eff_2=0.1661 dram_eff_3=0
bk0: 112186a 3772793i bk1: 123680a 2921509i bk2: 111820a 3438959i bk3: 115812a 3098926i bk4: 112886a 3122574i bk5: 114120a 2961780i bk6: 113428a 2875018i bk7: 116368a 2594296i bk8: 112750a 3740663i bk9: 117672a 3277736i bk10: 112126a 3459758i bk11: 116476a 3071777i bk12: 107774a 3518395i bk13: 111802a 3156046i bk14: 106378a 3390843i bk15: 109362a 3092961i 
bw_dist = 0.313	0.166	0.000	0.520	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5408
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9316530 n_nop=4071964 n_act=1163680 n_pre=1163666 n_req=1094632 n_req_1=729186 n_req_2=365446 n_req_3=0 n_rd=1772574 n_write=1144646 bw_util=0.47 bw_util_1=0.3131 bw_util_2=0.1569 bw_util_3=0 blp=10.102448 blp_1= 5.136090 blp_2= 2.929045 blp_3= -nan
 n_activity=9255937 dram_eff=0.473 dram_eff_1=0.3151 dram_eff_2=0.1579 dram_eff_3=0
bk0: 109932a 3992621i bk1: 115002a 3514360i bk2: 110746a 3633120i bk3: 114350a 3293011i bk4: 110780a 3391316i bk5: 110672a 3289053i bk6: 113678a 2986814i bk7: 112230a 2983879i bk8: 111606a 3871863i bk9: 110638a 3786748i bk10: 112306a 3560920i bk11: 112232a 3442705i bk12: 105982a 3735604i bk13: 107462a 3532912i bk14: 107806a 3412654i bk15: 107152a 3343377i 
bw_dist = 0.313	0.157	0.000	0.524	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4463
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9316530 n_nop=3940964 n_act=1191058 n_pre=1191044 n_req=1113738 n_req_1=729190 n_req_2=384548 n_req_3=0 n_rd=1810780 n_write=1182684 bw_util=0.4782 bw_util_1=0.3131 bw_util_2=0.1651 bw_util_3=0 blp=10.461998 blp_1= 5.183292 blp_2= 3.022753 blp_3= -nan
 n_activity=9299585 dram_eff=0.479 dram_eff_1=0.3136 dram_eff_2=0.1654 dram_eff_3=0
bk0: 114760a 3623406i bk1: 113926a 3500814i bk2: 115774a 3253954i bk3: 112904a 3283585i bk4: 114668a 3047235i bk5: 110748a 3169975i bk6: 121362a 2417281i bk7: 114560a 2677931i bk8: 114640a 3632923i bk9: 110202a 3717688i bk10: 115082a 3305181i bk11: 115524a 3104092i bk12: 111158a 3310162i bk13: 107716a 3414064i bk14: 110838a 3120881i bk15: 106918a 3256037i 
bw_dist = 0.313	0.165	0.000	0.520	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4584
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9316530 n_nop=4067224 n_act=1164370 n_pre=1164360 n_req=1095478 n_req_1=729190 n_req_2=366288 n_req_3=0 n_rd=1774256 n_write=1146320 bw_util=0.4703 bw_util_1=0.3131 bw_util_2=0.1573 bw_util_3=0 blp=10.124156 blp_1= 5.143862 blp_2= 2.929610 blp_3= -nan
 n_activity=9256698 dram_eff=0.4734 dram_eff_1=0.3151 dram_eff_2=0.1583 dram_eff_3=0
bk0: 111022a 3919466i bk1: 111566a 3718786i bk2: 111514a 3595281i bk3: 114614a 3275014i bk4: 113220a 3240300i bk5: 111110a 3252277i bk6: 111190a 3153982i bk7: 109382a 3164436i bk8: 113594a 3777117i bk9: 111192a 3739804i bk10: 110372a 3679627i bk11: 113286a 3364757i bk12: 107908a 3572927i bk13: 108240a 3454461i bk14: 108808a 3330437i bk15: 107238a 3316359i 
bw_dist = 0.313	0.157	0.000	0.523	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4868
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9316530 n_nop=3971183 n_act=1184767 n_pre=1184755 n_req=1109321 n_req_1=729168 n_req_2=380153 n_req_3=0 n_rd=1801946 n_write=1173879 bw_util=0.4763 bw_util_1=0.3131 bw_util_2=0.1632 bw_util_3=0 blp=10.364411 blp_1= 5.160639 blp_2= 2.992834 blp_3= -nan
 n_activity=9292050 dram_eff=0.4775 dram_eff_1=0.3139 dram_eff_2=0.1636 dram_eff_3=0
bk0: 110818a 3883536i bk1: 114992a 3482023i bk2: 113854a 3394049i bk3: 116452a 3091566i bk4: 110052a 3357010i bk5: 114796a 2949237i bk6: 112426a 2991431i bk7: 116272a 2641274i bk8: 112312a 3784205i bk9: 114410a 3515382i bk10: 111092a 3575142i bk11: 119826a 2910280i bk12: 108950a 3461526i bk13: 109124a 3336787i bk14: 106138a 3433071i bk15: 110432a 3044596i 
bw_dist = 0.313	0.163	0.000	0.521	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2618
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9316530 n_nop=4093340 n_act=1158646 n_pre=1158633 n_req=1091804 n_req_1=729179 n_req_2=362625 n_req_3=0 n_rd=1766907 n_write=1139004 bw_util=0.4688 bw_util_1=0.3131 bw_util_2=0.1557 bw_util_3=0 blp=10.046946 blp_1= 5.133033 blp_2= 2.914392 blp_3= -nan
 n_activity=9248614 dram_eff=0.4722 dram_eff_1=0.3154 dram_eff_2=0.1568 dram_eff_3=0
bk0: 111028a 3910060i bk1: 112322a 3693320i bk2: 113931a 3460150i bk3: 111206a 3484391i bk4: 110362a 3431611i bk5: 113186a 3170239i bk6: 110950a 3195553i bk7: 110806a 3090816i bk8: 111346a 3915290i bk9: 112044a 3717139i bk10: 111208a 3628222i bk11: 112464a 3456782i bk12: 105132a 3782016i bk13: 107430a 3547347i bk14: 105100a 3599887i bk15: 108392a 3300891i 
bw_dist = 0.313	0.156	0.000	0.524	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3176

========= L2 cache stats =========
L2_cache_bank[0]: Access = 480768, Miss = 444688, Miss_rate = 0.925, Pending_hits = 1382, Reservation_fails = 176186
L2_cache_bank[1]: Access = 526338, Miss = 462662, Miss_rate = 0.879, Pending_hits = 2114, Reservation_fails = 376938
L2_cache_bank[2]: Access = 476409, Miss = 441441, Miss_rate = 0.927, Pending_hits = 1238, Reservation_fails = 267401
L2_cache_bank[3]: Access = 488190, Miss = 444887, Miss_rate = 0.911, Pending_hits = 1428, Reservation_fails = 311771
L2_cache_bank[4]: Access = 501790, Miss = 459163, Miss_rate = 0.915, Pending_hits = 2150, Reservation_fails = 314446
L2_cache_bank[5]: Access = 489485, Miss = 446271, Miss_rate = 0.912, Pending_hits = 1513, Reservation_fails = 251546
L2_cache_bank[6]: Access = 479847, Miss = 443832, Miss_rate = 0.925, Pending_hits = 1323, Reservation_fails = 269171
L2_cache_bank[7]: Access = 486231, Miss = 443332, Miss_rate = 0.912, Pending_hits = 1444, Reservation_fails = 315861
L2_cache_bank[8]: Access = 478836, Miss = 442839, Miss_rate = 0.925, Pending_hits = 1247, Reservation_fails = 212277
L2_cache_bank[9]: Access = 500379, Miss = 458175, Miss_rate = 0.916, Pending_hits = 2144, Reservation_fails = 376189
L2_cache_bank[10]: Access = 474277, Miss = 439543, Miss_rate = 0.927, Pending_hits = 1192, Reservation_fails = 279073
L2_cache_bank[11]: Access = 480750, Miss = 443946, Miss_rate = 0.923, Pending_hits = 1295, Reservation_fails = 328312
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 480768, Miss = 444688 (0.925), PendingHit = 1382 (0.00287)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 526338, Miss = 462662 (0.879), PendingHit = 2114 (0.00402)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 476409, Miss = 441441 (0.927), PendingHit = 1238 (0.0026)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 488190, Miss = 444887 (0.911), PendingHit = 1428 (0.00293)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 501790, Miss = 459163 (0.915), PendingHit = 2150 (0.00428)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 489485, Miss = 446271 (0.912), PendingHit = 1513 (0.00309)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 479847, Miss = 443832 (0.925), PendingHit = 1323 (0.00276)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 486231, Miss = 443332 (0.912), PendingHit = 1444 (0.00297)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 478836, Miss = 442839 (0.925), PendingHit = 1247 (0.0026)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 500379, Miss = 458175 (0.916), PendingHit = 2144 (0.00428)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 474277, Miss = 439543 (0.927), PendingHit = 1192 (0.00251)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 480750, Miss = 443946 (0.923), PendingHit = 1295 (0.00269)
L2 Cache Total Miss Rate = 0.916
Stream 1: L2 Cache Miss Rate = 0.999
Stream 2: L2 Cache Miss Rate = 0.834
Stream 1: Accesses  = 2913690
Stream 1: Misses  = 2911050
Stream 2: Accesses  = 2949610
Stream 2: Misses  = 2459729
Stream 1+2: Accesses  = 5863300
Stream 1+2: Misses  = 5370779
Total Accesses  = 5863300
MPKI-CORES
CORE_L2MPKI_0	1.597
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	5.347
CORE_L2MPKI_31	5.172
CORE_L2MPKI_32	5.369
CORE_L2MPKI_33	5.087
CORE_L2MPKI_34	5.222
CORE_L2MPKI_35	4.961
CORE_L2MPKI_36	5.232
CORE_L2MPKI_37	5.166
CORE_L2MPKI_38	5.245
CORE_L2MPKI_39	5.084
CORE_L2MPKI_40	82.837
CORE_L2MPKI_41	83.688
CORE_L2MPKI_42	83.500
CORE_L2MPKI_43	83.841
CORE_L2MPKI_44	85.270
CORE_L2MPKI_45	83.023
CORE_L2MPKI_46	83.966
CORE_L2MPKI_47	83.129
CORE_L2MPKI_48	85.771
CORE_L2MPKI_49	82.744
CORE_L2MPKI_50	83.470
CORE_L2MPKI_51	82.639
CORE_L2MPKI_52	85.820
CORE_L2MPKI_53	82.547
CORE_L2MPKI_54	83.394
CORE_L2MPKI_55	83.950
CORE_L2MPKI_56	86.434
CORE_L2MPKI_57	84.494
CORE_L2MPKI_58	84.058
CORE_L2MPKI_59	83.068
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 57.651
MISSES-CORES
CORE_MISSES_0	97683
CORE_MISSES_1	96407
CORE_MISSES_2	100266
CORE_MISSES_3	98283
CORE_MISSES_4	95728
CORE_MISSES_5	101489
CORE_MISSES_6	93828
CORE_MISSES_7	98980
CORE_MISSES_8	98901
CORE_MISSES_9	97001
CORE_MISSES_10	96382
CORE_MISSES_11	96324
CORE_MISSES_12	96381
CORE_MISSES_13	98942
CORE_MISSES_14	97062
CORE_MISSES_15	98361
CORE_MISSES_16	98301
CORE_MISSES_17	95063
CORE_MISSES_18	100282
CORE_MISSES_19	97620
CORE_MISSES_20	96400
CORE_MISSES_21	98301
CORE_MISSES_22	93080
CORE_MISSES_23	95740
CORE_MISSES_24	95700
CORE_MISSES_25	96402
CORE_MISSES_26	97683
CORE_MISSES_27	95620
CORE_MISSES_28	93740
CORE_MISSES_29	95100
CORE_MISSES_30	73129
CORE_MISSES_31	68723
CORE_MISSES_32	73485
CORE_MISSES_33	71736
CORE_MISSES_34	73644
CORE_MISSES_35	73932
CORE_MISSES_36	73717
CORE_MISSES_37	72781
CORE_MISSES_38	73900
CORE_MISSES_39	73796
CORE_MISSES_40	86752
CORE_MISSES_41	80855
CORE_MISSES_42	88064
CORE_MISSES_43	85223
CORE_MISSES_44	89156
CORE_MISSES_45	86541
CORE_MISSES_46	87386
CORE_MISSES_47	82092
CORE_MISSES_48	91850
CORE_MISSES_49	83168
CORE_MISSES_50	87909
CORE_MISSES_51	85331
CORE_MISSES_52	89588
CORE_MISSES_53	83326
CORE_MISSES_54	87325
CORE_MISSES_55	84157
CORE_MISSES_56	92076
CORE_MISSES_57	88955
CORE_MISSES_58	88208
CORE_MISSES_59	82924
L2_MISSES = 5370779
L2_total_cache_accesses = 5863300
L2_total_cache_misses = 5370779
L2_total_cache_miss_rate = 0.9160
L2_total_cache_pending_hits = 18470
L2_total_cache_reservation_fails = 3479171
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 471474
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18181
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4120675
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2672352
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1250000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 783997
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2521
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 286
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 103
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 22722
L2_cache_data_port_util = 0.089
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16138048
icnt_total_pkts_simt_to_mem=13616026
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     278.6195
gpu_ipc_2 =       2.6077
gpu_tot_sim_cycle_stream_1 = 7057958
gpu_tot_sim_cycle_stream_2 = 7057977
gpu_sim_insn_1 = 1966484992
gpu_sim_insn_2 = 18404736
gpu_sim_cycle = 7057978
gpu_sim_insn = 1984889728
gpu_ipc =     281.2264
gpu_tot_sim_cycle = 7057978
gpu_tot_sim_insn = 1984889728
gpu_tot_ipc =     281.2264
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 32094075
gpu_stall_icnt2sh    = 68046
gpu_total_sim_rate=209597

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 31402995
	L1I_total_cache_misses = 44594
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 97660, Miss = 97660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6183945
	L1D_cache_core[1]: Access = 96400, Miss = 96400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6214111
	L1D_cache_core[2]: Access = 100260, Miss = 100260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6233481
	L1D_cache_core[3]: Access = 98280, Miss = 98280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6216887
	L1D_cache_core[4]: Access = 95720, Miss = 95720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6213660
	L1D_cache_core[5]: Access = 101480, Miss = 101480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6238288
	L1D_cache_core[6]: Access = 93820, Miss = 93820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6212796
	L1D_cache_core[7]: Access = 98980, Miss = 98980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6213054
	L1D_cache_core[8]: Access = 98900, Miss = 98900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6259258
	L1D_cache_core[9]: Access = 97000, Miss = 97000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6188035
	L1D_cache_core[10]: Access = 96380, Miss = 96380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6225497
	L1D_cache_core[11]: Access = 96320, Miss = 96320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6239768
	L1D_cache_core[12]: Access = 96380, Miss = 96380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6210762
	L1D_cache_core[13]: Access = 98940, Miss = 98940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6176481
	L1D_cache_core[14]: Access = 97060, Miss = 97060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6205900
	L1D_cache_core[15]: Access = 98360, Miss = 98360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6198823
	L1D_cache_core[16]: Access = 98300, Miss = 98300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6165564
	L1D_cache_core[17]: Access = 95060, Miss = 95060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6171901
	L1D_cache_core[18]: Access = 100280, Miss = 100280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6221661
	L1D_cache_core[19]: Access = 97620, Miss = 97620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6222359
	L1D_cache_core[20]: Access = 96400, Miss = 96400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6170903
	L1D_cache_core[21]: Access = 98300, Miss = 98300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6074193
	L1D_cache_core[22]: Access = 93080, Miss = 93080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6232349
	L1D_cache_core[23]: Access = 95740, Miss = 95740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6135561
	L1D_cache_core[24]: Access = 95700, Miss = 95700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6196296
	L1D_cache_core[25]: Access = 96400, Miss = 96400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6133477
	L1D_cache_core[26]: Access = 97680, Miss = 97680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6165678
	L1D_cache_core[27]: Access = 95620, Miss = 95620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6044891
	L1D_cache_core[28]: Access = 93740, Miss = 93740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6101209
	L1D_cache_core[29]: Access = 95100, Miss = 95100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6211562
	L1D_cache_core[30]: Access = 20864, Miss = 20864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1385207
	L1D_cache_core[31]: Access = 20244, Miss = 20244, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1412749
	L1D_cache_core[32]: Access = 20884, Miss = 20884, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1401382
	L1D_cache_core[33]: Access = 21544, Miss = 21544, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1389954
	L1D_cache_core[34]: Access = 21544, Miss = 21544, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1374070
	L1D_cache_core[35]: Access = 22824, Miss = 22824, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1453783
	L1D_cache_core[36]: Access = 21524, Miss = 21524, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1379921
	L1D_cache_core[37]: Access = 21524, Miss = 21524, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1400174
	L1D_cache_core[38]: Access = 21524, Miss = 21524, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1477300
	L1D_cache_core[39]: Access = 22204, Miss = 22204, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1422769
	L1D_cache_core[40]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 925
	L1D_cache_core[41]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 920
	L1D_cache_core[42]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641
	L1D_cache_core[43]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 764
	L1D_cache_core[44]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 898
	L1D_cache_core[45]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 749
	L1D_cache_core[46]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 976
	L1D_cache_core[47]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 819
	L1D_cache_core[48]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 737
	L1D_cache_core[49]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921
	L1D_cache_core[50]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 826
	L1D_cache_core[51]: Access = 114, Miss = 114, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 750
	L1D_cache_core[52]: Access = 114, Miss = 114, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1025
	L1D_cache_core[53]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[54]: Access = 110, Miss = 110, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 802
	L1D_cache_core[55]: Access = 110, Miss = 110, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 998
	L1D_cache_core[56]: Access = 122, Miss = 122, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 841
	L1D_cache_core[57]: Access = 114, Miss = 114, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[58]: Access = 116, Miss = 116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1068
	L1D_cache_core[59]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 796
	L1D_total_cache_accesses = 3127848
	L1D_total_cache_misses = 3127848
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 199792727
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 157866
	L1C_total_cache_misses = 1440
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1877848
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 161255892
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 156426
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1250000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 38536835
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 31358401
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 44594
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
124690, 124690, 124690, 124690, 124302, 124302, 124302, 124302, 114800, 114800, 114800, 114800, 114509, 114509, 114509, 114509, 
gpgpu_n_tot_thrd_icount = 1986204832
gpgpu_n_tot_w_icount = 62068901
gpgpu_n_stall_shd_mem = 391026050
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4610632
gpgpu_n_mem_write_global = 1250000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 62792320
gpgpu_n_store_insn = 40000000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5051712
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 391026050
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:587790738	W0_Idle:129096570	W0_Scoreboard:68001031	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:62069021
Warp Occupancy Distribution:
Stall:285812141	W0_Idle:20988215	W0_Scoreboard:59651296	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:57027028
Warp Occupancy Distribution:
Stall:301978597	W0_Idle:108108355	W0_Scoreboard:8349735	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5041993
warp_utilization0: 0.073285
warp_utilization1: 0.134663
warp_utilization2: 0.011906
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 15022784 {8:1877848,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 170000000 {136:1250000,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 109939840 {40:2723468,72:4154,136:5162,}
traffic_breakdown_coretomem[INST_ACC_R] = 23280 {8:2910,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 255387328 {136:1877848,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10000000 {8:1250000,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 109917240 {40:2722903,72:4154,136:5162,}
traffic_breakdown_memtocore[INST_ACC_R] = 395760 {136:2910,}
maxmrqlatency = 1565 
maxdqlatency = 0 
maxmflatency = 8040 
averagemflatency = 1359 
averagemflatency_1 = 1560 
averagemflatency_2= 1161 
averagemrqlatency_1 = 77 
averagemrqlatency_2 = 67 
max_icnt2mem_latency = 7400 
max_icnt2sh_latency = 7057977 
mrq_lat_table:2503540 	82436 	144576 	291045 	784269 	1384918 	1850912 	1436376 	370614 	8408 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	97508 	317130 	1555512 	3034818 	848401 	6758 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	24098 	104337 	367494 	342398 	357905 	826619 	2007063 	1637128 	193670 	2713 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4272485 	334934 	2681 	27 	0 	0 	0 	0 	0 	794 	1384 	2805 	5737 	11514 	25569 	48931 	94509 	175003 	335947 	547807 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	131 	802 	13179 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        50        31        20        16        42        22        26        44        24        34        20        24        32        28        36        32 
dram[1]:        52        22        32        18        34        36        28        46        28        22        20        16        32        30        32        28 
dram[2]:        30        26        26        24        24        28        50        46        40        20        26        18        28        32        40        36 
dram[3]:        26        30        20        28        34        28        56        48        28        26        20        22        22        40        32        44 
dram[4]:        34        30        22        26        46        20        36        32        36        28        20        26        36        26        32        32 
dram[5]:        36        20        28        28        34        20        46        46        26        28        20        18        32        30        32        32 
maximum service time to same row:
dram[0]:      1438       983      1242      1191      1615      1397      1694      1951      1697      1967       949      1800      1304      1051      1767      2444 
dram[1]:      1584      1032      1476      1309      1972      1143      1638      1601      1641      2006      1055      1348      1155      1210      1569      1361 
dram[2]:      1142      1218      1095      1613      1626      1466      1795      2022      2376      2125      1647      1232      1060      1147      1479      1543 
dram[3]:      1050      1043      1188      1138      1462      1786      1688      1854      2876      2285      1290      1249      1106      1412      1134      1199 
dram[4]:      1203      1164      1054      1106      1607      1704      1726      1838      2270      1884      1131      1638      1115      1221      1607      1755 
dram[5]:      1181      1052      1315      1110      1672      1228      1672      1591      2324      1674      1118      1141      1201      1100      1789      1894 
average row accesses per activate:
dram[0]:  1.248981  1.252963  1.250390  1.253088  1.254992  1.259677  1.260392  1.266735  1.245363  1.246846  1.249369  1.252684  1.263131  1.267340  1.264609  1.268842 
dram[1]:  1.245844  1.242013  1.251047  1.249073  1.256579  1.256975  1.258662  1.260884  1.241307  1.245857  1.248663  1.249764  1.260527  1.259705  1.264195  1.266941 
dram[2]:  1.244272  1.248368  1.248821  1.256579  1.255309  1.259745  1.273865  1.264550  1.240903  1.249334  1.248607  1.250231  1.262671  1.265464  1.268842  1.271185 
dram[3]:  1.245241  1.249076  1.248281  1.249513  1.255489  1.254935  1.257094  1.259101  1.243665  1.248970  1.251227  1.252705  1.260441  1.261427  1.264307  1.267296 
dram[4]:  1.244691  1.247664  1.253302  1.253888  1.253083  1.260528  1.258972  1.266625  1.244335  1.248235  1.249539  1.254529  1.262439  1.263985  1.267204  1.266934 
dram[5]:  1.243855  1.246443  1.247506  1.248912  1.255565  1.256732  1.259288  1.260026  1.244742  1.246050  1.247984  1.251071  1.260875  1.262476  1.266553  1.269472 
average row locality = 8857144/7056889 = 1.255106
average row locality_1 = 6348130/4840634 = 1.311425
average row locality_2 = 2509014/2216255 = 1.132096
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     56093     61840     55911     57906     56444     57061     56714     58185     56376     58836     56064     58238     53887     55901     53189     54681 
dram[1]:     54966     57502     55373     57175     55394     55339     56839     56115     55804     55320     56153     56116     52994     53731     53903     53576 
dram[2]:     57384     56963     57887     56452     57336     55375     60682     57280     57320     55104     57541     57763     55579     53858     55420     53460 
dram[3]:     55513     55786     55759     57307     56610     55555     55595     54692     56797     55597     55188     56643     53955     54121     54404     53622 
dram[4]:     55410     57497     56927     58227     55027     57399     56216     58139     56156     57206     55546     59913     54475     54563     53069     55217 
dram[5]:     55517     56161     56966     55604     55181     56595     55475     55403     55675     56024     55604     56233     52568     53718     52550     54196 
total reads: 5370631
bank skew: 61840/52550 = 1.18
chip skew: 907326/883470 = 1.03
number of total write accesses:
dram[0]:     36459     42196     36284     38256     36833     37446     37073     38553     36741     39211     36445     38622     34255     36279     33572     35051 
dram[1]:     35339     37863     35747     37526     35769     35718     37207     36502     36188     35711     36549     36509     33370     34107     34286     33943 
dram[2]:     37756     37330     38256     36800     37715     35766     41046     37646     37688     35478     37910     38136     35952     34217     35811     33846 
dram[3]:     35877     36164     36119     37656     36998     35936     35973     35059     37183     35975     35583     37033     34320     34499     34785     34012 
dram[4]:     35786     37858     37300     38598     35409     37788     36578     38509     36532     37572     35929     40285     34835     34937     33443     35595 
dram[5]:     35876     36534     37328     35970     35580     36977     35836     35775     36056     36401     36003     36625     32940     34093     32936     34582 
total reads: 3486601
bank skew: 42196/32936 = 1.28
chip skew: 593276/569512 = 1.04
average mf latency per bank:
dram[0]:        895      1468       887      1090       895      1088       908      1114       885      1082       893      1087       900      1107       912      1099
dram[1]:        815       851       810       829       816       840       821       838       801       826       815       839       822       843       829       867
dram[2]:        977       947       969       933       980       946      1020       946       956       927       971       961       988       945       984       964
dram[3]:        834       844       837       834       847       850       850       836       829       816       840       829       846       836       851       841
dram[4]:        862       956       857       954       864       962       871       961       849       949       854       975       874       958       877       971
dram[5]:        812       829       812       813       821       824       823       831       806       812       812       820       823       824       834       837
maximum mf latency per bank:
dram[0]:       5886      8040      5231      7180      5263      7041      6474      6945      5883      7164      5657      6966      5944      7132      5409      7157
dram[1]:       6147      5823      5952      5283      5068      5799      5741      5859      6581      6100      6414      6055      6032      5450      5972      5491
dram[2]:       6158      5594      5882      5152      6039      5509      6801      5235      6388      5875      6624      5932      6321      5512      6231      5178
dram[3]:       5149      5492      5396      5836      5297      6490      5159      6125      6127      6112      6016      5555      6038      6188      5592      5436
dram[4]:       5843      6058      6229      6153      4829      6145      5863      6275      5327      6088      5994      6741      5641      5427      6003      5619
dram[5]:       5553      6250      5976      6733      5995      5780      5481      5500      6264      5649      5783      5606      5180      4483      6597      5623
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9316530 n_nop=3926693 n_act=1194341 n_pre=1194328 n_req=1115658 n_req_1=729186 n_req_2=386472 n_req_3=0 n_rd=1814640 n_write=1186528 bw_util=0.479 bw_util_1=0.3131 bw_util_2=0.1659 bw_util_3=0 blp=10.490417 blp_1= 5.171062 blp_2= 3.045640 blp_3= -nan
 n_activity=9305131 dram_eff=0.4796 dram_eff_1=0.3135 dram_eff_2=0.1661 dram_eff_3=0
bk0: 112186a 3772793i bk1: 123680a 2921509i bk2: 111820a 3438959i bk3: 115812a 3098926i bk4: 112886a 3122574i bk5: 114120a 2961780i bk6: 113428a 2875018i bk7: 116368a 2594296i bk8: 112750a 3740663i bk9: 117672a 3277736i bk10: 112126a 3459758i bk11: 116476a 3071777i bk12: 107774a 3518395i bk13: 111802a 3156046i bk14: 106378a 3390843i bk15: 109362a 3092961i 
bw_dist = 0.313	0.166	0.000	0.520	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5408
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9316530 n_nop=4071964 n_act=1163680 n_pre=1163666 n_req=1094632 n_req_1=729186 n_req_2=365446 n_req_3=0 n_rd=1772574 n_write=1144646 bw_util=0.47 bw_util_1=0.3131 bw_util_2=0.1569 bw_util_3=0 blp=10.102448 blp_1= 5.136090 blp_2= 2.929045 blp_3= -nan
 n_activity=9255937 dram_eff=0.473 dram_eff_1=0.3151 dram_eff_2=0.1579 dram_eff_3=0
bk0: 109932a 3992621i bk1: 115002a 3514360i bk2: 110746a 3633120i bk3: 114350a 3293011i bk4: 110780a 3391316i bk5: 110672a 3289053i bk6: 113678a 2986814i bk7: 112230a 2983879i bk8: 111606a 3871863i bk9: 110638a 3786748i bk10: 112306a 3560920i bk11: 112232a 3442705i bk12: 105982a 3735604i bk13: 107462a 3532912i bk14: 107806a 3412654i bk15: 107152a 3343377i 
bw_dist = 0.313	0.157	0.000	0.524	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4463
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9316530 n_nop=3940964 n_act=1191058 n_pre=1191044 n_req=1113738 n_req_1=729190 n_req_2=384548 n_req_3=0 n_rd=1810780 n_write=1182684 bw_util=0.4782 bw_util_1=0.3131 bw_util_2=0.1651 bw_util_3=0 blp=10.461998 blp_1= 5.183292 blp_2= 3.022753 blp_3= -nan
 n_activity=9299585 dram_eff=0.479 dram_eff_1=0.3136 dram_eff_2=0.1654 dram_eff_3=0
bk0: 114760a 3623406i bk1: 113926a 3500814i bk2: 115774a 3253954i bk3: 112904a 3283585i bk4: 114668a 3047235i bk5: 110748a 3169975i bk6: 121362a 2417281i bk7: 114560a 2677931i bk8: 114640a 3632923i bk9: 110202a 3717688i bk10: 115082a 3305181i bk11: 115524a 3104092i bk12: 111158a 3310162i bk13: 107716a 3414064i bk14: 110838a 3120881i bk15: 106918a 3256037i 
bw_dist = 0.313	0.165	0.000	0.520	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4584
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9316530 n_nop=4067224 n_act=1164370 n_pre=1164360 n_req=1095478 n_req_1=729190 n_req_2=366288 n_req_3=0 n_rd=1774256 n_write=1146320 bw_util=0.4703 bw_util_1=0.3131 bw_util_2=0.1573 bw_util_3=0 blp=10.124156 blp_1= 5.143862 blp_2= 2.929610 blp_3= -nan
 n_activity=9256698 dram_eff=0.4734 dram_eff_1=0.3151 dram_eff_2=0.1583 dram_eff_3=0
bk0: 111022a 3919466i bk1: 111566a 3718786i bk2: 111514a 3595281i bk3: 114614a 3275014i bk4: 113220a 3240300i bk5: 111110a 3252277i bk6: 111190a 3153982i bk7: 109382a 3164436i bk8: 113594a 3777117i bk9: 111192a 3739804i bk10: 110372a 3679627i bk11: 113286a 3364757i bk12: 107908a 3572927i bk13: 108240a 3454461i bk14: 108808a 3330437i bk15: 107238a 3316359i 
bw_dist = 0.313	0.157	0.000	0.523	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4868
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9316530 n_nop=3971183 n_act=1184767 n_pre=1184755 n_req=1109321 n_req_1=729168 n_req_2=380153 n_req_3=0 n_rd=1801946 n_write=1173879 bw_util=0.4763 bw_util_1=0.3131 bw_util_2=0.1632 bw_util_3=0 blp=10.364411 blp_1= 5.160639 blp_2= 2.992834 blp_3= -nan
 n_activity=9292050 dram_eff=0.4775 dram_eff_1=0.3139 dram_eff_2=0.1636 dram_eff_3=0
bk0: 110818a 3883536i bk1: 114992a 3482023i bk2: 113854a 3394049i bk3: 116452a 3091566i bk4: 110052a 3357010i bk5: 114796a 2949237i bk6: 112426a 2991431i bk7: 116272a 2641274i bk8: 112312a 3784205i bk9: 114410a 3515382i bk10: 111092a 3575142i bk11: 119826a 2910280i bk12: 108950a 3461526i bk13: 109124a 3336787i bk14: 106138a 3433071i bk15: 110432a 3044596i 
bw_dist = 0.313	0.163	0.000	0.521	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2618
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9316530 n_nop=4093340 n_act=1158646 n_pre=1158633 n_req=1091804 n_req_1=729179 n_req_2=362625 n_req_3=0 n_rd=1766907 n_write=1139004 bw_util=0.4688 bw_util_1=0.3131 bw_util_2=0.1557 bw_util_3=0 blp=10.046946 blp_1= 5.133033 blp_2= 2.914392 blp_3= -nan
 n_activity=9248614 dram_eff=0.4722 dram_eff_1=0.3154 dram_eff_2=0.1568 dram_eff_3=0
bk0: 111028a 3910060i bk1: 112322a 3693320i bk2: 113931a 3460150i bk3: 111206a 3484391i bk4: 110362a 3431611i bk5: 113186a 3170239i bk6: 110950a 3195553i bk7: 110806a 3090816i bk8: 111346a 3915290i bk9: 112044a 3717139i bk10: 111208a 3628222i bk11: 112464a 3456782i bk12: 105132a 3782016i bk13: 107430a 3547347i bk14: 105100a 3599887i bk15: 108392a 3300891i 
bw_dist = 0.313	0.156	0.000	0.524	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3176

========= L2 cache stats =========
L2_cache_bank[0]: Access = 480768, Miss = 444688, Miss_rate = 0.925, Pending_hits = 1382, Reservation_fails = 176186
L2_cache_bank[1]: Access = 526338, Miss = 462662, Miss_rate = 0.879, Pending_hits = 2114, Reservation_fails = 376938
L2_cache_bank[2]: Access = 476409, Miss = 441441, Miss_rate = 0.927, Pending_hits = 1238, Reservation_fails = 267401
L2_cache_bank[3]: Access = 488190, Miss = 444887, Miss_rate = 0.911, Pending_hits = 1428, Reservation_fails = 311771
L2_cache_bank[4]: Access = 501790, Miss = 459163, Miss_rate = 0.915, Pending_hits = 2150, Reservation_fails = 314446
L2_cache_bank[5]: Access = 489485, Miss = 446271, Miss_rate = 0.912, Pending_hits = 1513, Reservation_fails = 251546
L2_cache_bank[6]: Access = 479847, Miss = 443832, Miss_rate = 0.925, Pending_hits = 1323, Reservation_fails = 269171
L2_cache_bank[7]: Access = 486231, Miss = 443332, Miss_rate = 0.912, Pending_hits = 1444, Reservation_fails = 315861
L2_cache_bank[8]: Access = 478836, Miss = 442839, Miss_rate = 0.925, Pending_hits = 1247, Reservation_fails = 212277
L2_cache_bank[9]: Access = 500379, Miss = 458175, Miss_rate = 0.916, Pending_hits = 2144, Reservation_fails = 376189
L2_cache_bank[10]: Access = 474277, Miss = 439543, Miss_rate = 0.927, Pending_hits = 1192, Reservation_fails = 279073
L2_cache_bank[11]: Access = 480750, Miss = 443946, Miss_rate = 0.923, Pending_hits = 1295, Reservation_fails = 328312
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 480768, Miss = 444688 (0.925), PendingHit = 1382 (0.00287)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 526338, Miss = 462662 (0.879), PendingHit = 2114 (0.00402)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 476409, Miss = 441441 (0.927), PendingHit = 1238 (0.0026)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 488190, Miss = 444887 (0.911), PendingHit = 1428 (0.00293)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 501790, Miss = 459163 (0.915), PendingHit = 2150 (0.00428)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 489485, Miss = 446271 (0.912), PendingHit = 1513 (0.00309)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 479847, Miss = 443832 (0.925), PendingHit = 1323 (0.00276)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 486231, Miss = 443332 (0.912), PendingHit = 1444 (0.00297)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 478836, Miss = 442839 (0.925), PendingHit = 1247 (0.0026)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 500379, Miss = 458175 (0.916), PendingHit = 2144 (0.00428)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 474277, Miss = 439543 (0.927), PendingHit = 1192 (0.00251)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 480750, Miss = 443946 (0.923), PendingHit = 1295 (0.00269)
L2 Cache Total Miss Rate = 0.916
Stream 1: L2 Cache Miss Rate = 0.999
Stream 2: L2 Cache Miss Rate = 0.834
Stream 1: Accesses  = 2913690
Stream 1: Misses  = 2911050
Stream 2: Accesses  = 2949610
Stream 2: Misses  = 2459729
Stream 1+2: Accesses  = 5863300
Stream 1+2: Misses  = 5370779
Total Accesses  = 5863300
MPKI-CORES
CORE_L2MPKI_0	1.597
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	5.347
CORE_L2MPKI_31	5.172
CORE_L2MPKI_32	5.369
CORE_L2MPKI_33	5.087
CORE_L2MPKI_34	5.222
CORE_L2MPKI_35	4.961
CORE_L2MPKI_36	5.232
CORE_L2MPKI_37	5.166
CORE_L2MPKI_38	5.245
CORE_L2MPKI_39	5.084
CORE_L2MPKI_40	82.837
CORE_L2MPKI_41	83.688
CORE_L2MPKI_42	83.500
CORE_L2MPKI_43	83.841
CORE_L2MPKI_44	85.270
CORE_L2MPKI_45	83.023
CORE_L2MPKI_46	83.966
CORE_L2MPKI_47	83.129
CORE_L2MPKI_48	85.771
CORE_L2MPKI_49	82.744
CORE_L2MPKI_50	83.470
CORE_L2MPKI_51	82.639
CORE_L2MPKI_52	85.820
CORE_L2MPKI_53	82.547
CORE_L2MPKI_54	83.394
CORE_L2MPKI_55	83.950
CORE_L2MPKI_56	86.434
CORE_L2MPKI_57	84.494
CORE_L2MPKI_58	84.058
CORE_L2MPKI_59	83.068
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 57.651
MISSES-CORES
CORE_MISSES_0	97683
CORE_MISSES_1	96407
CORE_MISSES_2	100266
CORE_MISSES_3	98283
CORE_MISSES_4	95728
CORE_MISSES_5	101489
CORE_MISSES_6	93828
CORE_MISSES_7	98980
CORE_MISSES_8	98901
CORE_MISSES_9	97001
CORE_MISSES_10	96382
CORE_MISSES_11	96324
CORE_MISSES_12	96381
CORE_MISSES_13	98942
CORE_MISSES_14	97062
CORE_MISSES_15	98361
CORE_MISSES_16	98301
CORE_MISSES_17	95063
CORE_MISSES_18	100282
CORE_MISSES_19	97620
CORE_MISSES_20	96400
CORE_MISSES_21	98301
CORE_MISSES_22	93080
CORE_MISSES_23	95740
CORE_MISSES_24	95700
CORE_MISSES_25	96402
CORE_MISSES_26	97683
CORE_MISSES_27	95620
CORE_MISSES_28	93740
CORE_MISSES_29	95100
CORE_MISSES_30	73129
CORE_MISSES_31	68723
CORE_MISSES_32	73485
CORE_MISSES_33	71736
CORE_MISSES_34	73644
CORE_MISSES_35	73932
CORE_MISSES_36	73717
CORE_MISSES_37	72781
CORE_MISSES_38	73900
CORE_MISSES_39	73796
CORE_MISSES_40	86752
CORE_MISSES_41	80855
CORE_MISSES_42	88064
CORE_MISSES_43	85223
CORE_MISSES_44	89156
CORE_MISSES_45	86541
CORE_MISSES_46	87386
CORE_MISSES_47	82092
CORE_MISSES_48	91850
CORE_MISSES_49	83168
CORE_MISSES_50	87909
CORE_MISSES_51	85331
CORE_MISSES_52	89588
CORE_MISSES_53	83326
CORE_MISSES_54	87325
CORE_MISSES_55	84157
CORE_MISSES_56	92076
CORE_MISSES_57	88955
CORE_MISSES_58	88208
CORE_MISSES_59	82924
L2_MISSES = 5370779
L2_total_cache_accesses = 5863300
L2_total_cache_misses = 5370779
L2_total_cache_miss_rate = 0.9160
L2_total_cache_pending_hits = 18470
L2_total_cache_reservation_fails = 3479171
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 471474
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18181
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4120675
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2672352
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1250000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 783997
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2521
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 286
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 103
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 22722
L2_cache_data_port_util = 0.089
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16138048
icnt_total_pkts_simt_to_mem=13616026
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     284.4146
gpu_ipc_2 =       2.5524
gpu_tot_sim_cycle_stream_1 = 7604380
gpu_tot_sim_cycle_stream_2 = 7604401
gpu_sim_insn_1 = 2162796512
gpu_sim_insn_2 = 19409120
gpu_sim_cycle = 7604402
gpu_sim_insn = 2182205632
gpu_ipc =     286.9661
gpu_tot_sim_cycle = 7604402
gpu_tot_sim_insn = 2182205632
gpu_tot_ipc =     286.9661
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 34648869
gpu_stall_icnt2sh    = 79633
gpu_total_sim_rate=213230

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 34523360
	L1I_total_cache_misses = 48459
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 105480, Miss = 105480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6668710
	L1D_cache_core[1]: Access = 104200, Miss = 104200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6697384
	L1D_cache_core[2]: Access = 108060, Miss = 108060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6728047
	L1D_cache_core[3]: Access = 106080, Miss = 106080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6689767
	L1D_cache_core[4]: Access = 103540, Miss = 103540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6666287
	L1D_cache_core[5]: Access = 109300, Miss = 109300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6724443
	L1D_cache_core[6]: Access = 101620, Miss = 101620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6699138
	L1D_cache_core[7]: Access = 106800, Miss = 106800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6706934
	L1D_cache_core[8]: Access = 106720, Miss = 106720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6736204
	L1D_cache_core[9]: Access = 104800, Miss = 104800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6669620
	L1D_cache_core[10]: Access = 104180, Miss = 104180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6709646
	L1D_cache_core[11]: Access = 104140, Miss = 104140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6716106
	L1D_cache_core[12]: Access = 103540, Miss = 103540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6690986
	L1D_cache_core[13]: Access = 106100, Miss = 106100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6653522
	L1D_cache_core[14]: Access = 104860, Miss = 104860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6681036
	L1D_cache_core[15]: Access = 106840, Miss = 106840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6683244
	L1D_cache_core[16]: Access = 106120, Miss = 106120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6638092
	L1D_cache_core[17]: Access = 102220, Miss = 102220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6643492
	L1D_cache_core[18]: Access = 108120, Miss = 108120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6682128
	L1D_cache_core[19]: Access = 105440, Miss = 105440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6715471
	L1D_cache_core[20]: Access = 104200, Miss = 104200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6632433
	L1D_cache_core[21]: Access = 105460, Miss = 105460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6552456
	L1D_cache_core[22]: Access = 100900, Miss = 100900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6717926
	L1D_cache_core[23]: Access = 103540, Miss = 103540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6616492
	L1D_cache_core[24]: Access = 102860, Miss = 102860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6666042
	L1D_cache_core[25]: Access = 104220, Miss = 104220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6612638
	L1D_cache_core[26]: Access = 106140, Miss = 106140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6657866
	L1D_cache_core[27]: Access = 102780, Miss = 102780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6514190
	L1D_cache_core[28]: Access = 101540, Miss = 101540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6598852
	L1D_cache_core[29]: Access = 103580, Miss = 103580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6661626
	L1D_cache_core[30]: Access = 28664, Miss = 28664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1865209
	L1D_cache_core[31]: Access = 27424, Miss = 27424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1877187
	L1D_cache_core[32]: Access = 29344, Miss = 29344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1905069
	L1D_cache_core[33]: Access = 29364, Miss = 29364, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1852230
	L1D_cache_core[34]: Access = 29344, Miss = 29344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1831064
	L1D_cache_core[35]: Access = 30644, Miss = 30644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1922859
	L1D_cache_core[36]: Access = 29324, Miss = 29324, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1882387
	L1D_cache_core[37]: Access = 29984, Miss = 29984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1877971
	L1D_cache_core[38]: Access = 29984, Miss = 29984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1952756
	L1D_cache_core[39]: Access = 30684, Miss = 30684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1910896
	L1D_cache_core[40]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 925
	L1D_cache_core[41]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 920
	L1D_cache_core[42]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641
	L1D_cache_core[43]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 764
	L1D_cache_core[44]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 898
	L1D_cache_core[45]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 749
	L1D_cache_core[46]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 976
	L1D_cache_core[47]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 819
	L1D_cache_core[48]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 737
	L1D_cache_core[49]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921
	L1D_cache_core[50]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 826
	L1D_cache_core[51]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 750
	L1D_cache_core[52]: Access = 126, Miss = 126, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1025
	L1D_cache_core[53]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[54]: Access = 130, Miss = 130, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 802
	L1D_cache_core[55]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 998
	L1D_cache_core[56]: Access = 126, Miss = 126, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 841
	L1D_cache_core[57]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[58]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1068
	L1D_cache_core[59]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 796
	L1D_total_cache_accesses = 3440458
	L1D_total_cache_misses = 3440458
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 218925474
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 173387
	L1C_total_cache_misses = 1440
	L1C_total_cache_miss_rate = 0.0083
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2065458
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 176728998
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 171947
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1375000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 42196476
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 34474901
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 48459
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
134289, 134289, 134289, 134289, 133901, 133901, 133901, 133901, 124399, 124399, 124399, 124399, 124011, 124011, 124011, 124011, 
gpgpu_n_tot_thrd_icount = 2183648352
gpgpu_n_tot_w_icount = 68239011
gpgpu_n_stall_shd_mem = 419160334
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4956781
gpgpu_n_mem_write_global = 1375000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 68952672
gpgpu_n_store_insn = 44000000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5548384
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 419160334
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:624690023	W0_Idle:144516751	W0_Scoreboard:75082368	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:68239098
Warp Occupancy Distribution:
Stall:307559458	W0_Idle:22333836	W0_Scoreboard:64790582	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:61580244
Warp Occupancy Distribution:
Stall:317130565	W0_Idle:122182915	W0_Scoreboard:10291786	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6658854
warp_utilization0: 0.074780
warp_utilization1: 0.134966
warp_utilization2: 0.014594
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16523664 {8:2065458,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 187000000 {136:1375000,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 116288312 {40:2881911,72:4190,136:5222,}
traffic_breakdown_coretomem[INST_ACC_R] = 25440 {8:3180,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 280902016 {136:2065456,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11000000 {8:1375000,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 116266352 {40:2881362,72:4190,136:5222,}
traffic_breakdown_memtocore[INST_ACC_R] = 432480 {136:3180,}
maxmrqlatency = 1565 
maxdqlatency = 0 
maxmflatency = 8040 
averagemflatency = 1358 
averagemflatency_1 = 1558 
averagemflatency_2= 1162 
averagemrqlatency_1 = 76 
averagemrqlatency_2 = 67 
max_icnt2mem_latency = 7400 
max_icnt2sh_latency = 7604401 
mrq_lat_table:2698589 	88729 	155215 	313572 	846668 	1494092 	1996290 	1547922 	398825 	9102 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	109334 	343256 	1667105 	3294837 	909924 	6832 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	27326 	111855 	396357 	364567 	386631 	891223 	2175713 	1775161 	203349 	2715 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4578758 	371901 	5437 	188 	4 	0 	0 	0 	0 	794 	1384 	2805 	5737 	11514 	25569 	48931 	94509 	175003 	335947 	672807 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	168 	841 	14196 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        50        31        20        16        42        22        26        44        24        34        20        24        32        28        36        32 
dram[1]:        52        22        32        18        34        36        28        46        28        22        20        22        32        30        32        28 
dram[2]:        30        26        26        24        24        28        50        46        40        20        26        22        28        32        40        36 
dram[3]:        26        30        20        28        34        28        56        48        28        26        20        22        22        40        32        44 
dram[4]:        34        30        22        26        46        20        36        32        36        28        20        26        36        26        32        32 
dram[5]:        36        20        28        28        34        20        46        46        26        28        20        18        32        30        32        32 
maximum service time to same row:
dram[0]:      1438       983      1242      1191      1615      1397      1694      1951      1697      1967      1116      1800      1304      1051      1767      2444 
dram[1]:      1584      1038      1476      1309      1972      1143      1638      1601      1641      2006      1055      1348      1155      1210      1569      1361 
dram[2]:      1142      1218      1095      1613      1626      1466      1795      2022      2376      2125      1647      1232      1060      1147      1479      1543 
dram[3]:      1050      1043      1188      1138      1462      1786      1688      1854      2876      2285      1290      1249      1106      1412      1134      1236 
dram[4]:      1203      1164      1054      1106      1607      1704      1726      1838      2270      1884      1131      1638      1115      1221      1607      1755 
dram[5]:      1181      1072      1315      1110      1672      1228      1672      1591      2324      1674      1118      1141      1201      1100      1789      1894 
average row accesses per activate:
dram[0]:  1.252008  1.255594  1.253329  1.255592  1.258012  1.262400  1.263197  1.268865  1.248415  1.249612  1.252794  1.256138  1.266076  1.269943  1.268248  1.271924 
dram[1]:  1.249795  1.244763  1.253893  1.251843  1.259622  1.259318  1.260826  1.263539  1.244539  1.248465  1.252479  1.253415  1.263649  1.262617  1.267248  1.269886 
dram[2]:  1.247771  1.252143  1.251813  1.259514  1.258351  1.262608  1.275328  1.267018  1.243999  1.251713  1.252690  1.253140  1.265371  1.268176  1.272435  1.274506 
dram[3]:  1.248568  1.252686  1.251036  1.252080  1.258548  1.258082  1.259987  1.261634  1.246359  1.251098  1.255367  1.255885  1.263607  1.264262  1.267831  1.270385 
dram[4]:  1.248311  1.251828  1.256585  1.256320  1.255769  1.263087  1.261947  1.268987  1.248035  1.250736  1.253193  1.257371  1.265270  1.267348  1.270495  1.269871 
dram[5]:  1.247406  1.249884  1.250517  1.252046  1.258785  1.260218  1.262010  1.263093  1.247826  1.248449  1.251809  1.254773  1.264045  1.265210  1.269903  1.273173 
average row locality = 9549055/7589787 = 1.258145
average row locality_1 = 6803361/5180628 = 1.313231
average row locality_2 = 2745694/2409159 = 1.139690
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     60675     66567     60532     62581     61010     61697     61297     62876     60902     63528     60666     62927     58392     60475     57649     59196 
dram[1]:     59467     62159     60032     61812     59959     59976     61461     60692     60385     59907     60848     60701     57540     58280     58403     58022 
dram[2]:     62003     61473     62502     61095     61961     59962     65280     61935     61964     59738     62192     62521     60030     58354     59908     57926 
dram[3]:     60056     60342     60433     61971     61239     60153     60216     59223     61361     60207     59723     61302     58543     58642     58896     58105 
dram[4]:     59938     62145     61535     62874     59654     62109     60803     62638     60735     61798     60098     64633     58948     59027     57554     59760 
dram[5]:     60083     60705     61574     60268     59722     61171     60091     59925     60158     60597     60240     60823     57043     58138     56988     58664 
total reads: 5810309
bank skew: 66567/56988 = 1.17
chip skew: 980970/956190 = 1.03
number of total write accesses:
dram[0]:     39095     44997     38948     40979     39441     40115     39712     41294     39322     41940     39096     41344     36803     38893     36074     37619 
dram[1]:     37887     40585     38447     40218     38387     38409     39888     39120     38811     38326     39299     39146     35966     36693     36837     36441 
dram[2]:     40419     39898     40916     39488     40387     38381     43708     40347     40386     38161     40599     40946     38450     36763     38338     36353 
dram[3]:     38476     38768     38853     40374     39650     38580     38635     37644     39786     38621     38174     39749     36970     37074     37321     36527 
dram[4]:     38359     40550     39940     41288     38075     40532     39230     41060     39144     40233     38520     43042     37377     37441     35978     38194 
dram[5]:     38493     39127     39979     38705     38148     39598     38502     38331     38585     39008     38688     39266     35476     36566     35433     37088 
total reads: 3738830
bank skew: 44997/35433 = 1.27
chip skew: 635672/610993 = 1.04
average mf latency per bank:
dram[0]:        897      1430       889      1078       898      1076       911      1102       888      1070       896      1075       902      1094       914      1088
dram[1]:        836       860       832       841       836       850       841       849       822       836       835       849       843       854       850       876
dram[2]:        972       944       965       931       977       944      1015       944       953       925       967       956       984       944       980       962
dram[3]:        841       845       843       835       853       850       856       839       835       818       845       831       853       838       857       843
dram[4]:        866       951       860       951       868       957       874       958       852       946       859       970       877       955       881       967
dram[5]:        813       826       813       810       822       822       825       829       807       810       813       818       824       823       834       834
maximum mf latency per bank:
dram[0]:       5886      8040      5231      7180      5263      7041      6474      6945      5883      7164      5657      6966      5944      7132      5409      7157
dram[1]:       6147      5823      5952      5283      5068      5799      5741      5859      6581      6100      6414      6055      6032      5450      5972      5491
dram[2]:       6158      5594      5882      5152      6039      5509      6801      5235      6388      5875      6624      5932      6321      5512      6231      5178
dram[3]:       5149      5492      5396      5836      5297      6490      5159      6125      6127      6112      6016      5555      6038      6188      5592      5436
dram[4]:       5843      6058      6229      6153      4829      6145      5863      6275      5327      6088      5994      6741      5641      5427      6003      5619
dram[5]:       5553      6250      5976      6733      5995      5780      5481      5500      6264      5649      5783      5606      5180      4483      6597      5623
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10037810 n_nop=4237174 n_act=1283709 n_pre=1283697 n_req=1210136 n_req_1=802106 n_req_2=408030 n_req_3=0 n_rd=1961910 n_write=1271320 bw_util=0.4822 bw_util_1=0.3196 bw_util_2=0.1626 bw_util_3=0 blp=10.470813 blp_1= 5.261132 blp_2= 3.006407 blp_3= -nan
 n_activity=10025450 dram_eff=0.4828 dram_eff_1=0.32 dram_eff_2=0.1628 dram_eff_3=0
bk0: 121350a 4068419i bk1: 133130a 3189296i bk2: 121060a 3711582i bk3: 125162a 3349644i bk4: 122020a 3386844i bk5: 123390a 3202952i bk6: 122592a 3112961i bk7: 125752a 2809094i bk8: 121804a 4042967i bk9: 127054a 3555003i bk10: 121332a 3732300i bk11: 125848a 3330772i bk12: 116782a 3794411i bk13: 120948a 3409843i bk14: 115294a 3652227i bk15: 118392a 3331432i 
bw_dist = 0.320	0.163	0.000	0.517	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5169
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10037810 n_nop=4384053 n_act=1252808 n_pre=1252793 n_req=1188810 n_req_1=802106 n_req_2=386704 n_req_3=0 n_rd=1919260 n_write=1228896 bw_util=0.4737 bw_util_1=0.3196 bw_util_2=0.1541 bw_util_3=0 blp=10.109814 blp_1= 5.229383 blp_2= 2.896635 blp_3= -nan
 n_activity=9975809 dram_eff=0.4767 dram_eff_1=0.3216 dram_eff_2=0.1551 dram_eff_3=0
bk0: 118934a 4300752i bk1: 124318a 3789037i bk2: 120062a 3896551i bk3: 123620a 3547477i bk4: 119916a 3651613i bk5: 119948a 3527740i bk6: 122922a 3223128i bk7: 121384a 3214628i bk8: 120770a 4167994i bk9: 119806a 4077643i bk10: 121694a 3828075i bk11: 121402a 3714502i bk12: 115078a 3996558i bk13: 116558a 3784786i bk14: 116804a 3659680i bk15: 116044a 3593181i 
bw_dist = 0.320	0.154	0.000	0.520	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4937
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10037810 n_nop=4253044 n_act=1280030 n_pre=1280018 n_req=1208012 n_req_1=802110 n_req_2=405902 n_req_3=0 n_rd=1957668 n_write=1267050 bw_util=0.4814 bw_util_1=0.3196 bw_util_2=0.1617 bw_util_3=0 blp=10.441292 blp_1= 5.274088 blp_2= 2.982091 blp_3= -nan
 n_activity=10019985 dram_eff=0.4822 dram_eff_1=0.3202 dram_eff_2=0.162 dram_eff_3=0
bk0: 124006a 3915146i bk1: 122946a 3797398i bk2: 125000a 3528149i bk3: 122186a 3545008i bk4: 123922a 3298520i bk5: 119922a 3419426i bk6: 130560a 2657263i bk7: 123868a 2903080i bk8: 123926a 3921579i bk9: 119476a 3996988i bk10: 124380a 3578575i bk11: 125040a 3353441i bk12: 120060a 3586735i bk13: 116708a 3676917i bk14: 119816a 3371877i bk15: 115852a 3503320i 
bw_dist = 0.320	0.162	0.000	0.517	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4343
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10037810 n_nop=4380060 n_act=1253278 n_pre=1253262 n_req=1189580 n_req_1=802110 n_req_2=387470 n_req_3=0 n_rd=1920816 n_write=1230394 bw_util=0.474 bw_util_1=0.3196 bw_util_2=0.1544 bw_util_3=0 blp=10.123695 blp_1= 5.234060 blp_2= 2.892937 blp_3= -nan
 n_activity=9976806 dram_eff=0.4769 dram_eff_1=0.3216 dram_eff_2=0.1553 dram_eff_3=0
bk0: 120112a 4220888i bk1: 120684a 4015466i bk2: 120866a 3861430i bk3: 123942a 3530865i bk4: 122476a 3492768i bk5: 120306a 3500665i bk6: 120432a 3390934i bk7: 118446a 3401911i bk8: 122722a 4084219i bk9: 120414a 4028902i bk10: 119444a 3968576i bk11: 122604a 3627318i bk12: 117086a 3829611i bk13: 117284a 3712687i bk14: 117792a 3587663i bk15: 116206a 3563512i 
bw_dist = 0.320	0.154	0.000	0.520	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5156
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10037810 n_nop=4284579 n_act=1273435 n_pre=1273426 n_req=1203415 n_req_1=802082 n_req_2=401333 n_req_3=0 n_rd=1948472 n_write=1257898 bw_util=0.4795 bw_util_1=0.3196 bw_util_2=0.1599 bw_util_3=0 blp=10.345058 blp_1= 5.249187 blp_2= 2.953872 blp_3= -nan
 n_activity=10011945 dram_eff=0.4808 dram_eff_1=0.3205 dram_eff_2=0.1603 dram_eff_3=0
bk0: 119876a 4190802i bk1: 124290a 3768086i bk2: 123066a 3672225i bk3: 125746a 3354790i bk4: 119306a 3609394i bk5: 124216a 3186359i bk6: 121604a 3228387i bk7: 125272a 2887371i bk8: 121470a 4087096i bk9: 123596a 3803075i bk10: 120190a 3866491i bk11: 129266a 3165823i bk12: 117896a 3734639i bk13: 118052a 3606935i bk14: 115106a 3686978i bk15: 119520a 3284989i 
bw_dist = 0.320	0.160	0.000	0.518	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2434
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10037810 n_nop=4410511 n_act=1246501 n_pre=1246490 n_req=1185356 n_req_1=802094 n_req_2=383262 n_req_3=0 n_rd=1912342 n_write=1221966 bw_util=0.4723 bw_util_1=0.3196 bw_util_2=0.1527 bw_util_3=0 blp=10.036194 blp_1= 5.216948 blp_2= 2.877249 blp_3= -nan
 n_activity=9967534 dram_eff=0.4757 dram_eff_1=0.3219 dram_eff_2=0.1538 dram_eff_3=0
bk0: 120162a 4219838i bk1: 121408a 3993661i bk2: 123146a 3739992i bk3: 120536a 3749721i bk4: 119442a 3703439i bk5: 122340a 3432004i bk6: 120180a 3438791i bk7: 119848a 3342099i bk8: 120314a 4234011i bk9: 121192a 4010368i bk10: 120480a 3909887i bk11: 121642a 3735055i bk12: 114084a 4062132i bk13: 116270a 3822742i bk14: 113976a 3866186i bk15: 117322a 3558703i 
bw_dist = 0.320	0.153	0.000	0.521	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3345

========= L2 cache stats =========
L2_cache_bank[0]: Access = 519761, Miss = 481134, Miss_rate = 0.926, Pending_hits = 1410, Reservation_fails = 192665
L2_cache_bank[1]: Access = 566342, Miss = 499860, Miss_rate = 0.883, Pending_hits = 2160, Reservation_fails = 404567
L2_cache_bank[2]: Access = 515512, Miss = 478108, Miss_rate = 0.927, Pending_hits = 1270, Reservation_fails = 318411
L2_cache_bank[3]: Access = 527685, Miss = 481558, Miss_rate = 0.913, Pending_hits = 1474, Reservation_fails = 368711
L2_cache_bank[4]: Access = 541069, Miss = 495853, Miss_rate = 0.916, Pending_hits = 2184, Reservation_fails = 336925
L2_cache_bank[5]: Access = 529108, Miss = 483016, Miss_rate = 0.913, Pending_hits = 1540, Reservation_fails = 277337
L2_cache_bank[6]: Access = 519044, Miss = 480473, Miss_rate = 0.926, Pending_hits = 1353, Reservation_fails = 296142
L2_cache_bank[7]: Access = 525663, Miss = 479950, Miss_rate = 0.913, Pending_hits = 1490, Reservation_fails = 346930
L2_cache_bank[8]: Access = 517817, Miss = 479275, Miss_rate = 0.926, Pending_hits = 1284, Reservation_fails = 237206
L2_cache_bank[9]: Access = 539851, Miss = 494994, Miss_rate = 0.917, Pending_hits = 2169, Reservation_fails = 407420
L2_cache_bank[10]: Access = 513187, Miss = 475909, Miss_rate = 0.927, Pending_hits = 1219, Reservation_fails = 307726
L2_cache_bank[11]: Access = 519652, Miss = 480306, Miss_rate = 0.924, Pending_hits = 1327, Reservation_fails = 356840
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 519761, Miss = 481134 (0.926), PendingHit = 1410 (0.00271)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 566342, Miss = 499860 (0.883), PendingHit = 2160 (0.00381)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 515512, Miss = 478108 (0.927), PendingHit = 1270 (0.00246)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 527685, Miss = 481558 (0.913), PendingHit = 1474 (0.00279)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 541069, Miss = 495853 (0.916), PendingHit = 2184 (0.00404)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 529108, Miss = 483016 (0.913), PendingHit = 1540 (0.00291)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 519044, Miss = 480473 (0.926), PendingHit = 1353 (0.00261)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 525663, Miss = 479950 (0.913), PendingHit = 1490 (0.00283)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 517817, Miss = 479275 (0.926), PendingHit = 1284 (0.00248)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 539851, Miss = 494994 (0.917), PendingHit = 2169 (0.00402)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 513187, Miss = 475909 (0.927), PendingHit = 1219 (0.00238)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 519652, Miss = 480306 (0.924), PendingHit = 1327 (0.00255)
L2 Cache Total Miss Rate = 0.917
Stream 1: L2 Cache Miss Rate = 0.999
Stream 2: L2 Cache Miss Rate = 0.836
Stream 1: Accesses  = 3146380
Stream 1: Misses  = 3143479
Stream 2: Accesses  = 3188311
Stream 2: Misses  = 2666957
Stream 1+2: Accesses  = 6334691
Stream 1+2: Misses  = 5810436
Total Accesses  = 6334691
MPKI-CORES
CORE_L2MPKI_0	1.597
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	4.360
CORE_L2MPKI_31	4.268
CORE_L2MPKI_32	4.316
CORE_L2MPKI_33	4.187
CORE_L2MPKI_34	4.289
CORE_L2MPKI_35	4.128
CORE_L2MPKI_36	4.296
CORE_L2MPKI_37	4.190
CORE_L2MPKI_38	4.248
CORE_L2MPKI_39	4.150
CORE_L2MPKI_40	82.850
CORE_L2MPKI_41	83.688
CORE_L2MPKI_42	83.603
CORE_L2MPKI_43	83.427
CORE_L2MPKI_44	85.418
CORE_L2MPKI_45	83.214
CORE_L2MPKI_46	83.758
CORE_L2MPKI_47	83.191
CORE_L2MPKI_48	85.940
CORE_L2MPKI_49	81.941
CORE_L2MPKI_50	83.409
CORE_L2MPKI_51	82.548
CORE_L2MPKI_52	85.773
CORE_L2MPKI_53	82.610
CORE_L2MPKI_54	83.086
CORE_L2MPKI_55	83.840
CORE_L2MPKI_56	86.309
CORE_L2MPKI_57	84.396
CORE_L2MPKI_58	83.950
CORE_L2MPKI_59	83.243
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 57.288
MISSES-CORES
CORE_MISSES_0	105505
CORE_MISSES_1	104209
CORE_MISSES_2	108066
CORE_MISSES_3	106083
CORE_MISSES_4	103549
CORE_MISSES_5	109309
CORE_MISSES_6	101628
CORE_MISSES_7	106803
CORE_MISSES_8	106721
CORE_MISSES_9	104801
CORE_MISSES_10	104182
CORE_MISSES_11	104144
CORE_MISSES_12	103541
CORE_MISSES_13	106102
CORE_MISSES_14	104862
CORE_MISSES_15	106841
CORE_MISSES_16	106121
CORE_MISSES_17	102223
CORE_MISSES_18	108122
CORE_MISSES_19	105440
CORE_MISSES_20	104200
CORE_MISSES_21	105461
CORE_MISSES_22	100900
CORE_MISSES_23	103540
CORE_MISSES_24	102860
CORE_MISSES_25	104223
CORE_MISSES_26	106143
CORE_MISSES_27	102780
CORE_MISSES_28	101540
CORE_MISSES_29	103580
CORE_MISSES_30	80929
CORE_MISSES_31	75903
CORE_MISSES_32	81945
CORE_MISSES_33	79556
CORE_MISSES_34	81444
CORE_MISSES_35	81752
CORE_MISSES_36	81517
CORE_MISSES_37	81241
CORE_MISSES_38	82360
CORE_MISSES_39	82276
CORE_MISSES_40	94868
CORE_MISSES_41	80855
CORE_MISSES_42	94235
CORE_MISSES_43	87319
CORE_MISSES_44	96280
CORE_MISSES_45	93796
CORE_MISSES_46	87666
CORE_MISSES_47	87072
CORE_MISSES_48	96869
CORE_MISSES_49	85764
CORE_MISSES_50	96597
CORE_MISSES_51	93907
CORE_MISSES_52	98045
CORE_MISSES_53	91577
CORE_MISSES_54	95694
CORE_MISSES_55	92511
CORE_MISSES_56	100210
CORE_MISSES_57	97143
CORE_MISSES_58	96219
CORE_MISSES_59	91407
L2_MISSES = 5810436
L2_total_cache_accesses = 6334691
L2_total_cache_misses = 5810436
L2_total_cache_miss_rate = 0.9172
L2_total_cache_pending_hits = 18880
L2_total_cache_reservation_fails = 3850880
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 502561
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18567
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4435323
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2931604
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1375000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 893869
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2758
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 310
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 112
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 25307
L2_cache_data_port_util = 0.087
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=17519764
icnt_total_pkts_simt_to_mem=14746200
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     284.4146
gpu_ipc_2 =       2.5524
gpu_tot_sim_cycle_stream_1 = 7604380
gpu_tot_sim_cycle_stream_2 = 7604401
gpu_sim_insn_1 = 2162796512
gpu_sim_insn_2 = 19409120
gpu_sim_cycle = 7604402
gpu_sim_insn = 2182205632
gpu_ipc =     286.9661
gpu_tot_sim_cycle = 7604402
gpu_tot_sim_insn = 2182205632
gpu_tot_ipc =     286.9661
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 34648869
gpu_stall_icnt2sh    = 79633
gpu_total_sim_rate=213230

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 34523360
	L1I_total_cache_misses = 48459
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 105480, Miss = 105480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6668710
	L1D_cache_core[1]: Access = 104200, Miss = 104200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6697384
	L1D_cache_core[2]: Access = 108060, Miss = 108060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6728047
	L1D_cache_core[3]: Access = 106080, Miss = 106080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6689767
	L1D_cache_core[4]: Access = 103540, Miss = 103540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6666287
	L1D_cache_core[5]: Access = 109300, Miss = 109300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6724443
	L1D_cache_core[6]: Access = 101620, Miss = 101620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6699138
	L1D_cache_core[7]: Access = 106800, Miss = 106800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6706934
	L1D_cache_core[8]: Access = 106720, Miss = 106720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6736204
	L1D_cache_core[9]: Access = 104800, Miss = 104800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6669620
	L1D_cache_core[10]: Access = 104180, Miss = 104180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6709646
	L1D_cache_core[11]: Access = 104140, Miss = 104140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6716106
	L1D_cache_core[12]: Access = 103540, Miss = 103540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6690986
	L1D_cache_core[13]: Access = 106100, Miss = 106100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6653522
	L1D_cache_core[14]: Access = 104860, Miss = 104860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6681036
	L1D_cache_core[15]: Access = 106840, Miss = 106840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6683244
	L1D_cache_core[16]: Access = 106120, Miss = 106120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6638092
	L1D_cache_core[17]: Access = 102220, Miss = 102220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6643492
	L1D_cache_core[18]: Access = 108120, Miss = 108120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6682128
	L1D_cache_core[19]: Access = 105440, Miss = 105440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6715471
	L1D_cache_core[20]: Access = 104200, Miss = 104200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6632433
	L1D_cache_core[21]: Access = 105460, Miss = 105460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6552456
	L1D_cache_core[22]: Access = 100900, Miss = 100900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6717926
	L1D_cache_core[23]: Access = 103540, Miss = 103540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6616492
	L1D_cache_core[24]: Access = 102860, Miss = 102860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6666042
	L1D_cache_core[25]: Access = 104220, Miss = 104220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6612638
	L1D_cache_core[26]: Access = 106140, Miss = 106140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6657866
	L1D_cache_core[27]: Access = 102780, Miss = 102780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6514190
	L1D_cache_core[28]: Access = 101540, Miss = 101540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6598852
	L1D_cache_core[29]: Access = 103580, Miss = 103580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6661626
	L1D_cache_core[30]: Access = 28664, Miss = 28664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1865209
	L1D_cache_core[31]: Access = 27424, Miss = 27424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1877187
	L1D_cache_core[32]: Access = 29344, Miss = 29344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1905069
	L1D_cache_core[33]: Access = 29364, Miss = 29364, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1852230
	L1D_cache_core[34]: Access = 29344, Miss = 29344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1831064
	L1D_cache_core[35]: Access = 30644, Miss = 30644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1922859
	L1D_cache_core[36]: Access = 29324, Miss = 29324, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1882387
	L1D_cache_core[37]: Access = 29984, Miss = 29984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1877971
	L1D_cache_core[38]: Access = 29984, Miss = 29984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1952756
	L1D_cache_core[39]: Access = 30684, Miss = 30684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1910896
	L1D_cache_core[40]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 925
	L1D_cache_core[41]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 920
	L1D_cache_core[42]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641
	L1D_cache_core[43]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 764
	L1D_cache_core[44]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 898
	L1D_cache_core[45]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 749
	L1D_cache_core[46]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 976
	L1D_cache_core[47]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 819
	L1D_cache_core[48]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 737
	L1D_cache_core[49]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921
	L1D_cache_core[50]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 826
	L1D_cache_core[51]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 750
	L1D_cache_core[52]: Access = 126, Miss = 126, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1025
	L1D_cache_core[53]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[54]: Access = 130, Miss = 130, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 802
	L1D_cache_core[55]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 998
	L1D_cache_core[56]: Access = 126, Miss = 126, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 841
	L1D_cache_core[57]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[58]: Access = 124, Miss = 124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1068
	L1D_cache_core[59]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 796
	L1D_total_cache_accesses = 3440458
	L1D_total_cache_misses = 3440458
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 218925474
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 173387
	L1C_total_cache_misses = 1440
	L1C_total_cache_miss_rate = 0.0083
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2065458
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 176728998
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 171947
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1375000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 42196476
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 34474901
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 48459
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
134289, 134289, 134289, 134289, 133901, 133901, 133901, 133901, 124399, 124399, 124399, 124399, 124011, 124011, 124011, 124011, 
gpgpu_n_tot_thrd_icount = 2183648352
gpgpu_n_tot_w_icount = 68239011
gpgpu_n_stall_shd_mem = 419160334
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4956781
gpgpu_n_mem_write_global = 1375000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 68952672
gpgpu_n_store_insn = 44000000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5548384
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 419160334
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:624690023	W0_Idle:144516751	W0_Scoreboard:75082368	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:68239098
Warp Occupancy Distribution:
Stall:307559458	W0_Idle:22333836	W0_Scoreboard:64790582	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:61580244
Warp Occupancy Distribution:
Stall:317130565	W0_Idle:122182915	W0_Scoreboard:10291786	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6658854
warp_utilization0: 0.074780
warp_utilization1: 0.134966
warp_utilization2: 0.014594
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16523664 {8:2065458,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 187000000 {136:1375000,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 116288312 {40:2881911,72:4190,136:5222,}
traffic_breakdown_coretomem[INST_ACC_R] = 25440 {8:3180,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 280902016 {136:2065456,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11000000 {8:1375000,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 116266352 {40:2881362,72:4190,136:5222,}
traffic_breakdown_memtocore[INST_ACC_R] = 432480 {136:3180,}
maxmrqlatency = 1565 
maxdqlatency = 0 
maxmflatency = 8040 
averagemflatency = 1358 
averagemflatency_1 = 1558 
averagemflatency_2= 1162 
averagemrqlatency_1 = 76 
averagemrqlatency_2 = 67 
max_icnt2mem_latency = 7400 
max_icnt2sh_latency = 7604401 
mrq_lat_table:2698589 	88729 	155215 	313572 	846668 	1494092 	1996290 	1547922 	398825 	9102 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	109334 	343256 	1667105 	3294837 	909924 	6832 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	27326 	111855 	396357 	364567 	386631 	891223 	2175713 	1775161 	203349 	2715 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4578758 	371901 	5437 	188 	4 	0 	0 	0 	0 	794 	1384 	2805 	5737 	11514 	25569 	48931 	94509 	175003 	335947 	672807 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	168 	841 	14196 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        50        31        20        16        42        22        26        44        24        34        20        24        32        28        36        32 
dram[1]:        52        22        32        18        34        36        28        46        28        22        20        22        32        30        32        28 
dram[2]:        30        26        26        24        24        28        50        46        40        20        26        22        28        32        40        36 
dram[3]:        26        30        20        28        34        28        56        48        28        26        20        22        22        40        32        44 
dram[4]:        34        30        22        26        46        20        36        32        36        28        20        26        36        26        32        32 
dram[5]:        36        20        28        28        34        20        46        46        26        28        20        18        32        30        32        32 
maximum service time to same row:
dram[0]:      1438       983      1242      1191      1615      1397      1694      1951      1697      1967      1116      1800      1304      1051      1767      2444 
dram[1]:      1584      1038      1476      1309      1972      1143      1638      1601      1641      2006      1055      1348      1155      1210      1569      1361 
dram[2]:      1142      1218      1095      1613      1626      1466      1795      2022      2376      2125      1647      1232      1060      1147      1479      1543 
dram[3]:      1050      1043      1188      1138      1462      1786      1688      1854      2876      2285      1290      1249      1106      1412      1134      1236 
dram[4]:      1203      1164      1054      1106      1607      1704      1726      1838      2270      1884      1131      1638      1115      1221      1607      1755 
dram[5]:      1181      1072      1315      1110      1672      1228      1672      1591      2324      1674      1118      1141      1201      1100      1789      1894 
average row accesses per activate:
dram[0]:  1.252008  1.255594  1.253329  1.255592  1.258012  1.262400  1.263197  1.268865  1.248415  1.249612  1.252794  1.256138  1.266076  1.269943  1.268248  1.271924 
dram[1]:  1.249795  1.244763  1.253893  1.251843  1.259622  1.259318  1.260826  1.263539  1.244539  1.248465  1.252479  1.253415  1.263649  1.262617  1.267248  1.269886 
dram[2]:  1.247771  1.252143  1.251813  1.259514  1.258351  1.262608  1.275328  1.267018  1.243999  1.251713  1.252690  1.253140  1.265371  1.268176  1.272435  1.274506 
dram[3]:  1.248568  1.252686  1.251036  1.252080  1.258548  1.258082  1.259987  1.261634  1.246359  1.251098  1.255367  1.255885  1.263607  1.264262  1.267831  1.270385 
dram[4]:  1.248311  1.251828  1.256585  1.256320  1.255769  1.263087  1.261947  1.268987  1.248035  1.250736  1.253193  1.257371  1.265270  1.267348  1.270495  1.269871 
dram[5]:  1.247406  1.249884  1.250517  1.252046  1.258785  1.260218  1.262010  1.263093  1.247826  1.248449  1.251809  1.254773  1.264045  1.265210  1.269903  1.273173 
average row locality = 9549055/7589787 = 1.258145
average row locality_1 = 6803361/5180628 = 1.313231
average row locality_2 = 2745694/2409159 = 1.139690
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     60675     66567     60532     62581     61010     61697     61297     62876     60902     63528     60666     62927     58392     60475     57649     59196 
dram[1]:     59467     62159     60032     61812     59959     59976     61461     60692     60385     59907     60848     60701     57540     58280     58403     58022 
dram[2]:     62003     61473     62502     61095     61961     59962     65280     61935     61964     59738     62192     62521     60030     58354     59908     57926 
dram[3]:     60056     60342     60433     61971     61239     60153     60216     59223     61361     60207     59723     61302     58543     58642     58896     58105 
dram[4]:     59938     62145     61535     62874     59654     62109     60803     62638     60735     61798     60098     64633     58948     59027     57554     59760 
dram[5]:     60083     60705     61574     60268     59722     61171     60091     59925     60158     60597     60240     60823     57043     58138     56988     58664 
total reads: 5810309
bank skew: 66567/56988 = 1.17
chip skew: 980970/956190 = 1.03
number of total write accesses:
dram[0]:     39095     44997     38948     40979     39441     40115     39712     41294     39322     41940     39096     41344     36803     38893     36074     37619 
dram[1]:     37887     40585     38447     40218     38387     38409     39888     39120     38811     38326     39299     39146     35966     36693     36837     36441 
dram[2]:     40419     39898     40916     39488     40387     38381     43708     40347     40386     38161     40599     40946     38450     36763     38338     36353 
dram[3]:     38476     38768     38853     40374     39650     38580     38635     37644     39786     38621     38174     39749     36970     37074     37321     36527 
dram[4]:     38359     40550     39940     41288     38075     40532     39230     41060     39144     40233     38520     43042     37377     37441     35978     38194 
dram[5]:     38493     39127     39979     38705     38148     39598     38502     38331     38585     39008     38688     39266     35476     36566     35433     37088 
total reads: 3738830
bank skew: 44997/35433 = 1.27
chip skew: 635672/610993 = 1.04
average mf latency per bank:
dram[0]:        897      1430       889      1078       898      1076       911      1102       888      1070       896      1075       902      1094       914      1088
dram[1]:        836       860       832       841       836       850       841       849       822       836       835       849       843       854       850       876
dram[2]:        972       944       965       931       977       944      1015       944       953       925       967       956       984       944       980       962
dram[3]:        841       845       843       835       853       850       856       839       835       818       845       831       853       838       857       843
dram[4]:        866       951       860       951       868       957       874       958       852       946       859       970       877       955       881       967
dram[5]:        813       826       813       810       822       822       825       829       807       810       813       818       824       823       834       834
maximum mf latency per bank:
dram[0]:       5886      8040      5231      7180      5263      7041      6474      6945      5883      7164      5657      6966      5944      7132      5409      7157
dram[1]:       6147      5823      5952      5283      5068      5799      5741      5859      6581      6100      6414      6055      6032      5450      5972      5491
dram[2]:       6158      5594      5882      5152      6039      5509      6801      5235      6388      5875      6624      5932      6321      5512      6231      5178
dram[3]:       5149      5492      5396      5836      5297      6490      5159      6125      6127      6112      6016      5555      6038      6188      5592      5436
dram[4]:       5843      6058      6229      6153      4829      6145      5863      6275      5327      6088      5994      6741      5641      5427      6003      5619
dram[5]:       5553      6250      5976      6733      5995      5780      5481      5500      6264      5649      5783      5606      5180      4483      6597      5623
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10037810 n_nop=4237174 n_act=1283709 n_pre=1283697 n_req=1210136 n_req_1=802106 n_req_2=408030 n_req_3=0 n_rd=1961910 n_write=1271320 bw_util=0.4822 bw_util_1=0.3196 bw_util_2=0.1626 bw_util_3=0 blp=10.470813 blp_1= 5.261132 blp_2= 3.006407 blp_3= -nan
 n_activity=10025450 dram_eff=0.4828 dram_eff_1=0.32 dram_eff_2=0.1628 dram_eff_3=0
bk0: 121350a 4068419i bk1: 133130a 3189296i bk2: 121060a 3711582i bk3: 125162a 3349644i bk4: 122020a 3386844i bk5: 123390a 3202952i bk6: 122592a 3112961i bk7: 125752a 2809094i bk8: 121804a 4042967i bk9: 127054a 3555003i bk10: 121332a 3732300i bk11: 125848a 3330772i bk12: 116782a 3794411i bk13: 120948a 3409843i bk14: 115294a 3652227i bk15: 118392a 3331432i 
bw_dist = 0.320	0.163	0.000	0.517	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5169
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10037810 n_nop=4384053 n_act=1252808 n_pre=1252793 n_req=1188810 n_req_1=802106 n_req_2=386704 n_req_3=0 n_rd=1919260 n_write=1228896 bw_util=0.4737 bw_util_1=0.3196 bw_util_2=0.1541 bw_util_3=0 blp=10.109814 blp_1= 5.229383 blp_2= 2.896635 blp_3= -nan
 n_activity=9975809 dram_eff=0.4767 dram_eff_1=0.3216 dram_eff_2=0.1551 dram_eff_3=0
bk0: 118934a 4300752i bk1: 124318a 3789037i bk2: 120062a 3896551i bk3: 123620a 3547477i bk4: 119916a 3651613i bk5: 119948a 3527740i bk6: 122922a 3223128i bk7: 121384a 3214628i bk8: 120770a 4167994i bk9: 119806a 4077643i bk10: 121694a 3828075i bk11: 121402a 3714502i bk12: 115078a 3996558i bk13: 116558a 3784786i bk14: 116804a 3659680i bk15: 116044a 3593181i 
bw_dist = 0.320	0.154	0.000	0.520	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4937
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10037810 n_nop=4253044 n_act=1280030 n_pre=1280018 n_req=1208012 n_req_1=802110 n_req_2=405902 n_req_3=0 n_rd=1957668 n_write=1267050 bw_util=0.4814 bw_util_1=0.3196 bw_util_2=0.1617 bw_util_3=0 blp=10.441292 blp_1= 5.274088 blp_2= 2.982091 blp_3= -nan
 n_activity=10019985 dram_eff=0.4822 dram_eff_1=0.3202 dram_eff_2=0.162 dram_eff_3=0
bk0: 124006a 3915146i bk1: 122946a 3797398i bk2: 125000a 3528149i bk3: 122186a 3545008i bk4: 123922a 3298520i bk5: 119922a 3419426i bk6: 130560a 2657263i bk7: 123868a 2903080i bk8: 123926a 3921579i bk9: 119476a 3996988i bk10: 124380a 3578575i bk11: 125040a 3353441i bk12: 120060a 3586735i bk13: 116708a 3676917i bk14: 119816a 3371877i bk15: 115852a 3503320i 
bw_dist = 0.320	0.162	0.000	0.517	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4343
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10037810 n_nop=4380060 n_act=1253278 n_pre=1253262 n_req=1189580 n_req_1=802110 n_req_2=387470 n_req_3=0 n_rd=1920816 n_write=1230394 bw_util=0.474 bw_util_1=0.3196 bw_util_2=0.1544 bw_util_3=0 blp=10.123695 blp_1= 5.234060 blp_2= 2.892937 blp_3= -nan
 n_activity=9976806 dram_eff=0.4769 dram_eff_1=0.3216 dram_eff_2=0.1553 dram_eff_3=0
bk0: 120112a 4220888i bk1: 120684a 4015466i bk2: 120866a 3861430i bk3: 123942a 3530865i bk4: 122476a 3492768i bk5: 120306a 3500665i bk6: 120432a 3390934i bk7: 118446a 3401911i bk8: 122722a 4084219i bk9: 120414a 4028902i bk10: 119444a 3968576i bk11: 122604a 3627318i bk12: 117086a 3829611i bk13: 117284a 3712687i bk14: 117792a 3587663i bk15: 116206a 3563512i 
bw_dist = 0.320	0.154	0.000	0.520	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5156
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10037810 n_nop=4284579 n_act=1273435 n_pre=1273426 n_req=1203415 n_req_1=802082 n_req_2=401333 n_req_3=0 n_rd=1948472 n_write=1257898 bw_util=0.4795 bw_util_1=0.3196 bw_util_2=0.1599 bw_util_3=0 blp=10.345058 blp_1= 5.249187 blp_2= 2.953872 blp_3= -nan
 n_activity=10011945 dram_eff=0.4808 dram_eff_1=0.3205 dram_eff_2=0.1603 dram_eff_3=0
bk0: 119876a 4190802i bk1: 124290a 3768086i bk2: 123066a 3672225i bk3: 125746a 3354790i bk4: 119306a 3609394i bk5: 124216a 3186359i bk6: 121604a 3228387i bk7: 125272a 2887371i bk8: 121470a 4087096i bk9: 123596a 3803075i bk10: 120190a 3866491i bk11: 129266a 3165823i bk12: 117896a 3734639i bk13: 118052a 3606935i bk14: 115106a 3686978i bk15: 119520a 3284989i 
bw_dist = 0.320	0.160	0.000	0.518	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2434
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10037810 n_nop=4410511 n_act=1246501 n_pre=1246490 n_req=1185356 n_req_1=802094 n_req_2=383262 n_req_3=0 n_rd=1912342 n_write=1221966 bw_util=0.4723 bw_util_1=0.3196 bw_util_2=0.1527 bw_util_3=0 blp=10.036194 blp_1= 5.216948 blp_2= 2.877249 blp_3= -nan
 n_activity=9967534 dram_eff=0.4757 dram_eff_1=0.3219 dram_eff_2=0.1538 dram_eff_3=0
bk0: 120162a 4219838i bk1: 121408a 3993661i bk2: 123146a 3739992i bk3: 120536a 3749721i bk4: 119442a 3703439i bk5: 122340a 3432004i bk6: 120180a 3438791i bk7: 119848a 3342099i bk8: 120314a 4234011i bk9: 121192a 4010368i bk10: 120480a 3909887i bk11: 121642a 3735055i bk12: 114084a 4062132i bk13: 116270a 3822742i bk14: 113976a 3866186i bk15: 117322a 3558703i 
bw_dist = 0.320	0.153	0.000	0.521	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3345

========= L2 cache stats =========
L2_cache_bank[0]: Access = 519761, Miss = 481134, Miss_rate = 0.926, Pending_hits = 1410, Reservation_fails = 192665
L2_cache_bank[1]: Access = 566342, Miss = 499860, Miss_rate = 0.883, Pending_hits = 2160, Reservation_fails = 404567
L2_cache_bank[2]: Access = 515512, Miss = 478108, Miss_rate = 0.927, Pending_hits = 1270, Reservation_fails = 318411
L2_cache_bank[3]: Access = 527685, Miss = 481558, Miss_rate = 0.913, Pending_hits = 1474, Reservation_fails = 368711
L2_cache_bank[4]: Access = 541069, Miss = 495853, Miss_rate = 0.916, Pending_hits = 2184, Reservation_fails = 336925
L2_cache_bank[5]: Access = 529108, Miss = 483016, Miss_rate = 0.913, Pending_hits = 1540, Reservation_fails = 277337
L2_cache_bank[6]: Access = 519044, Miss = 480473, Miss_rate = 0.926, Pending_hits = 1353, Reservation_fails = 296142
L2_cache_bank[7]: Access = 525663, Miss = 479950, Miss_rate = 0.913, Pending_hits = 1490, Reservation_fails = 346930
L2_cache_bank[8]: Access = 517817, Miss = 479275, Miss_rate = 0.926, Pending_hits = 1284, Reservation_fails = 237206
L2_cache_bank[9]: Access = 539851, Miss = 494994, Miss_rate = 0.917, Pending_hits = 2169, Reservation_fails = 407420
L2_cache_bank[10]: Access = 513187, Miss = 475909, Miss_rate = 0.927, Pending_hits = 1219, Reservation_fails = 307726
L2_cache_bank[11]: Access = 519652, Miss = 480306, Miss_rate = 0.924, Pending_hits = 1327, Reservation_fails = 356840
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 519761, Miss = 481134 (0.926), PendingHit = 1410 (0.00271)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 566342, Miss = 499860 (0.883), PendingHit = 2160 (0.00381)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 515512, Miss = 478108 (0.927), PendingHit = 1270 (0.00246)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 527685, Miss = 481558 (0.913), PendingHit = 1474 (0.00279)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 541069, Miss = 495853 (0.916), PendingHit = 2184 (0.00404)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 529108, Miss = 483016 (0.913), PendingHit = 1540 (0.00291)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 519044, Miss = 480473 (0.926), PendingHit = 1353 (0.00261)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 525663, Miss = 479950 (0.913), PendingHit = 1490 (0.00283)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 517817, Miss = 479275 (0.926), PendingHit = 1284 (0.00248)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 539851, Miss = 494994 (0.917), PendingHit = 2169 (0.00402)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 513187, Miss = 475909 (0.927), PendingHit = 1219 (0.00238)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 519652, Miss = 480306 (0.924), PendingHit = 1327 (0.00255)
L2 Cache Total Miss Rate = 0.917
Stream 1: L2 Cache Miss Rate = 0.999
Stream 2: L2 Cache Miss Rate = 0.836
Stream 1: Accesses  = 3146380
Stream 1: Misses  = 3143479
Stream 2: Accesses  = 3188311
Stream 2: Misses  = 2666957
Stream 1+2: Accesses  = 6334691
Stream 1+2: Misses  = 5810436
Total Accesses  = 6334691
MPKI-CORES
CORE_L2MPKI_0	1.597
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	4.360
CORE_L2MPKI_31	4.268
CORE_L2MPKI_32	4.316
CORE_L2MPKI_33	4.187
CORE_L2MPKI_34	4.289
CORE_L2MPKI_35	4.128
CORE_L2MPKI_36	4.296
CORE_L2MPKI_37	4.190
CORE_L2MPKI_38	4.248
CORE_L2MPKI_39	4.150
CORE_L2MPKI_40	82.850
CORE_L2MPKI_41	83.688
CORE_L2MPKI_42	83.603
CORE_L2MPKI_43	83.427
CORE_L2MPKI_44	85.418
CORE_L2MPKI_45	83.214
CORE_L2MPKI_46	83.758
CORE_L2MPKI_47	83.191
CORE_L2MPKI_48	85.940
CORE_L2MPKI_49	81.941
CORE_L2MPKI_50	83.409
CORE_L2MPKI_51	82.548
CORE_L2MPKI_52	85.773
CORE_L2MPKI_53	82.610
CORE_L2MPKI_54	83.086
CORE_L2MPKI_55	83.840
CORE_L2MPKI_56	86.309
CORE_L2MPKI_57	84.396
CORE_L2MPKI_58	83.950
CORE_L2MPKI_59	83.243
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 57.288
MISSES-CORES
CORE_MISSES_0	105505
CORE_MISSES_1	104209
CORE_MISSES_2	108066
CORE_MISSES_3	106083
CORE_MISSES_4	103549
CORE_MISSES_5	109309
CORE_MISSES_6	101628
CORE_MISSES_7	106803
CORE_MISSES_8	106721
CORE_MISSES_9	104801
CORE_MISSES_10	104182
CORE_MISSES_11	104144
CORE_MISSES_12	103541
CORE_MISSES_13	106102
CORE_MISSES_14	104862
CORE_MISSES_15	106841
CORE_MISSES_16	106121
CORE_MISSES_17	102223
CORE_MISSES_18	108122
CORE_MISSES_19	105440
CORE_MISSES_20	104200
CORE_MISSES_21	105461
CORE_MISSES_22	100900
CORE_MISSES_23	103540
CORE_MISSES_24	102860
CORE_MISSES_25	104223
CORE_MISSES_26	106143
CORE_MISSES_27	102780
CORE_MISSES_28	101540
CORE_MISSES_29	103580
CORE_MISSES_30	80929
CORE_MISSES_31	75903
CORE_MISSES_32	81945
CORE_MISSES_33	79556
CORE_MISSES_34	81444
CORE_MISSES_35	81752
CORE_MISSES_36	81517
CORE_MISSES_37	81241
CORE_MISSES_38	82360
CORE_MISSES_39	82276
CORE_MISSES_40	94868
CORE_MISSES_41	80855
CORE_MISSES_42	94235
CORE_MISSES_43	87319
CORE_MISSES_44	96280
CORE_MISSES_45	93796
CORE_MISSES_46	87666
CORE_MISSES_47	87072
CORE_MISSES_48	96869
CORE_MISSES_49	85764
CORE_MISSES_50	96597
CORE_MISSES_51	93907
CORE_MISSES_52	98045
CORE_MISSES_53	91577
CORE_MISSES_54	95694
CORE_MISSES_55	92511
CORE_MISSES_56	100210
CORE_MISSES_57	97143
CORE_MISSES_58	96219
CORE_MISSES_59	91407
L2_MISSES = 5810436
L2_total_cache_accesses = 6334691
L2_total_cache_misses = 5810436
L2_total_cache_miss_rate = 0.9172
L2_total_cache_pending_hits = 18880
L2_total_cache_reservation_fails = 3850880
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 502561
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18567
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4435323
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2931604
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1375000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 893869
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2758
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 310
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 112
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 25307
L2_cache_data_port_util = 0.087
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=17519764
icnt_total_pkts_simt_to_mem=14746200
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     291.8162
gpu_ipc_2 =       2.5260
gpu_tot_sim_cycle_stream_1 = 8082624
gpu_tot_sim_cycle_stream_2 = 8082647
gpu_sim_insn_1 = 2358640896
gpu_sim_insn_2 = 20416864
gpu_sim_cycle = 8082648
gpu_sim_insn = 2379057760
gpu_ipc =     294.3414
gpu_tot_sim_cycle = 8082648
gpu_tot_sim_insn = 2379057760
gpu_tot_ipc =     294.3414
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 36982967
gpu_stall_icnt2sh    = 98215
gpu_total_sim_rate=217882

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 37636432
	L1I_total_cache_misses = 52638
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 113300, Miss = 113300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7051270
	L1D_cache_core[1]: Access = 111360, Miss = 111360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7117483
	L1D_cache_core[2]: Access = 115880, Miss = 115880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7136348
	L1D_cache_core[3]: Access = 115200, Miss = 115200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7099299
	L1D_cache_core[4]: Access = 111340, Miss = 111340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7047657
	L1D_cache_core[5]: Access = 117140, Miss = 117140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7106283
	L1D_cache_core[6]: Access = 110060, Miss = 110060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7110018
	L1D_cache_core[7]: Access = 113960, Miss = 113960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7119629
	L1D_cache_core[8]: Access = 114520, Miss = 114520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7160876
	L1D_cache_core[9]: Access = 112620, Miss = 112620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7072945
	L1D_cache_core[10]: Access = 112000, Miss = 112000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7138784
	L1D_cache_core[11]: Access = 113260, Miss = 113260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7136327
	L1D_cache_core[12]: Access = 110700, Miss = 110700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7098349
	L1D_cache_core[13]: Access = 114540, Miss = 114540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7053985
	L1D_cache_core[14]: Access = 112680, Miss = 112680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7105615
	L1D_cache_core[15]: Access = 113980, Miss = 113980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7099766
	L1D_cache_core[16]: Access = 113960, Miss = 113960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7056731
	L1D_cache_core[17]: Access = 110040, Miss = 110040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7062759
	L1D_cache_core[18]: Access = 115920, Miss = 115920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7108522
	L1D_cache_core[19]: Access = 113880, Miss = 113880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7135771
	L1D_cache_core[20]: Access = 112000, Miss = 112000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7053738
	L1D_cache_core[21]: Access = 112620, Miss = 112620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6967138
	L1D_cache_core[22]: Access = 109360, Miss = 109360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7137571
	L1D_cache_core[23]: Access = 110700, Miss = 110700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7015744
	L1D_cache_core[24]: Access = 110660, Miss = 110660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7080305
	L1D_cache_core[25]: Access = 112020, Miss = 112020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7030077
	L1D_cache_core[26]: Access = 113940, Miss = 113940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7068383
	L1D_cache_core[27]: Access = 110580, Miss = 110580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6932387
	L1D_cache_core[28]: Access = 109340, Miss = 109340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7009181
	L1D_cache_core[29]: Access = 110740, Miss = 110740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7075227
	L1D_cache_core[30]: Access = 36504, Miss = 36504, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2291933
	L1D_cache_core[31]: Access = 35224, Miss = 35224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2283026
	L1D_cache_core[32]: Access = 36524, Miss = 36524, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2325841
	L1D_cache_core[33]: Access = 37204, Miss = 37204, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2248457
	L1D_cache_core[34]: Access = 36524, Miss = 36524, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2232195
	L1D_cache_core[35]: Access = 38484, Miss = 38484, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2344862
	L1D_cache_core[36]: Access = 37144, Miss = 37144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2293677
	L1D_cache_core[37]: Access = 38444, Miss = 38444, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2304904
	L1D_cache_core[38]: Access = 37784, Miss = 37784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2381587
	L1D_cache_core[39]: Access = 38504, Miss = 38504, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2317186
	L1D_cache_core[40]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 925
	L1D_cache_core[41]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 920
	L1D_cache_core[42]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641
	L1D_cache_core[43]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 764
	L1D_cache_core[44]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 898
	L1D_cache_core[45]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 749
	L1D_cache_core[46]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 976
	L1D_cache_core[47]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 819
	L1D_cache_core[48]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 737
	L1D_cache_core[49]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921
	L1D_cache_core[50]: Access = 140, Miss = 140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 826
	L1D_cache_core[51]: Access = 132, Miss = 132, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 750
	L1D_cache_core[52]: Access = 138, Miss = 138, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1025
	L1D_cache_core[53]: Access = 132, Miss = 132, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[54]: Access = 138, Miss = 138, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 802
	L1D_cache_core[55]: Access = 132, Miss = 132, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 998
	L1D_cache_core[56]: Access = 138, Miss = 138, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 841
	L1D_cache_core[57]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[58]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1068
	L1D_cache_core[59]: Access = 132, Miss = 132, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 796
	L1D_total_cache_accesses = 3753074
	L1D_total_cache_misses = 3753074
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 235428904
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 188928
	L1C_total_cache_misses = 1440
	L1C_total_cache_miss_rate = 0.0076
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2253074
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 190084463
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 187488
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1500000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 45344441
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 37583794
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 52638
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
143888, 143888, 143888, 143888, 143500, 143500, 143500, 143500, 133998, 133998, 133998, 133998, 133513, 133513, 133513, 133513, 
gpgpu_n_tot_thrd_icount = 2380627360
gpgpu_n_tot_w_icount = 74394605
gpgpu_n_stall_shd_mem = 440824264
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5252439
gpgpu_n_mem_write_global = 1500000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 75062880
gpgpu_n_store_insn = 48000000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6045696
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 440824264
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:655974197	W0_Idle:158083661	W0_Scoreboard:81465216	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:74394686
Warp Occupancy Distribution:
Stall:325812340	W0_Idle:23574164	W0_Scoreboard:69389920	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:66182456
Warp Occupancy Distribution:
Stall:330161857	W0_Idle:134509497	W0_Scoreboard:12075296	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8212230
warp_utilization0: 0.076702
warp_utilization1: 0.136470
warp_utilization2: 0.016934
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18024592 {8:2253074,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 204000000 {136:1500000,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 120620040 {40:2989807,72:4252,136:5306,}
traffic_breakdown_coretomem[INST_ACC_R] = 27600 {8:3450,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 306418064 {136:2253074,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12000000 {8:1500000,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 120602424 {40:2989370,72:4252,136:5305,}
traffic_breakdown_memtocore[INST_ACC_R] = 469200 {136:3450,}
maxmrqlatency = 1565 
maxdqlatency = 0 
maxmflatency = 8040 
averagemflatency = 1353 
averagemflatency_1 = 1547 
averagemflatency_2= 1159 
averagemrqlatency_1 = 76 
averagemrqlatency_2 = 67 
max_icnt2mem_latency = 7400 
max_icnt2sh_latency = 8082647 
mrq_lat_table:2869829 	94211 	164161 	333175 	902958 	1590993 	2124276 	1645104 	424479 	9731 	58 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	119388 	365544 	1775796 	3539033 	945458 	6842 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	31356 	118158 	420743 	383991 	414660 	959639 	2339448 	1878277 	206855 	2715 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4831768 	409971 	9848 	470 	4 	0 	0 	0 	0 	794 	1384 	2805 	5737 	11514 	25569 	48931 	94509 	175003 	335947 	797807 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	201 	877 	15084 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        50        31        20        16        42        22        26        44        24        34        20        24        32        28        36        32 
dram[1]:        52        22        32        18        34        36        28        46        28        22        20        22        32        30        32        28 
dram[2]:        30        26        26        24        24        28        50        46        40        20        26        22        28        32        40        36 
dram[3]:        26        30        20        28        34        28        56        48        28        26        20        22        22        40        32        44 
dram[4]:        34        30        22        26        46        20        36        32        36        28        20        26        36        26        32        32 
dram[5]:        36        20        28        28        34        20        46        46        26        28        20        18        32        30        32        32 
maximum service time to same row:
dram[0]:      1438       983      1242      1191      1615      1397      1694      1951      1697      1967      1116      1800      1304      1051      1767      2444 
dram[1]:      1584      1038      1476      1309      1972      1143      1638      1601      1641      2006      1055      1348      1155      1210      1569      1361 
dram[2]:      1142      1218      1095      1613      1626      1466      1795      2022      2376      2125      1647      1232      1060      1264      1479      1543 
dram[3]:      1050      1043      1188      1138      1462      1786      1688      1854      2876      2285      1290      1249      1106      1412      1134      1236 
dram[4]:      1203      1164      1054      1106      1607      1704      1726      1838      2270      1884      1131      1638      1115      1221      1607      1755 
dram[5]:      1181      1091      1315      1110      1672      1228      1672      1591      2324      1674      1118      1141      1201      1100      1789      1894 
average row accesses per activate:
dram[0]:  1.256467  1.258927  1.257908  1.258909  1.262394  1.266749  1.268080  1.272834  1.252740  1.253731  1.257065  1.260590  1.270688  1.273613  1.273447  1.276142 
dram[1]:  1.254151  1.248977  1.258233  1.255154  1.263954  1.263759  1.265821  1.268456  1.249227  1.252781  1.256966  1.258347  1.268276  1.267195  1.271646  1.273508 
dram[2]:  1.251987  1.256919  1.255765  1.263666  1.262777  1.266852  1.279024  1.271847  1.248759  1.256315  1.257493  1.258023  1.269992  1.273084  1.276362  1.278937 
dram[3]:  1.252758  1.256798  1.254867  1.256159  1.262779  1.262271  1.264453  1.266844  1.250651  1.255601  1.260398  1.260928  1.267891  1.269417  1.272239  1.274524 
dram[4]:  1.253101  1.255968  1.260116  1.259965  1.260448  1.267215  1.267093  1.273910  1.252895  1.255020  1.257994  1.261219  1.269948  1.272168  1.274919  1.274228 
dram[5]:  1.251900  1.253844  1.254197  1.256324  1.263643  1.264213  1.266597  1.267976  1.252361  1.253638  1.256482  1.259659  1.268785  1.269945  1.274329  1.277152 
average row locality = 10158975/8046318 = 1.262562
average row locality_1 = 7220150/5483537 = 1.316696
average row locality_2 = 2938825/2562781 = 1.146733
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     64864     70898     64700     66840     65185     65897     65443     67175     65082     67722     64895     67098     62551     64656     61704     63336 
dram[1]:     63543     66387     64108     65993     64177     64059     65639     64851     64514     64086     64991     64860     61610     62407     62480     62178 
dram[2]:     66204     65585     66653     65265     66127     64118     69548     66192     66121     63858     66309     66748     64190     62390     64070     62041 
dram[3]:     64184     64466     64554     66111     65484     64272     64411     63327     65594     64396     63911     65464     62662     62767     62975     62187 
dram[4]:     64054     66336     65688     67033     63810     66261     65013     66786     64904     66014     64273     68898     63141     63172     61571     63973 
dram[5]:     64161     64849     65748     64353     63847     65346     64220     64054     64279     64661     64340     64949     61096     62235     61082     62765 
total reads: 6209025
bank skew: 70898/61082 = 1.16
chip skew: 1048046/1021985 = 1.03
number of total write accesses:
dram[0]:     41315     47360     41159     43278     41659     42371     41905     43643     41555     44189     41378     43574     39010     41115     38178     39812 
dram[1]:     40007     42851     40578     42446     40649     40532     42114     41316     40982     40543     41477     41347     38080     38886     38963     38656 
dram[2]:     42660     42045     43126     41717     42612     40582     46011     42651     42589     40333     42781     43213     40645     38852     40547     38518 
dram[3]:     40640     40919     41028     42551     41957     40754     40880     39790     42060     40863     40397     41962     39137     39237     39453     38675 
dram[4]:     40507     42790     42155     43511     40298     42736     41476     43264     41365     42480     40734     45348     39596     39637     38055     40450 
dram[5]:     40628     41309     42203     40834     40314     41816     40699     40535     40744     41134     40820     41438     37568     38704     37561     39223 
total reads: 3950045
bank skew: 47360/37561 = 1.26
chip skew: 671501/645530 = 1.04
average mf latency per bank:
dram[0]:        901      1409       894      1078       901      1076       915      1101       893      1069       900      1075       908      1094       919      1087
dram[1]:        833       860       829       842       832       851       839       851       820       837       832       850       841       856       848       877
dram[2]:        966       939       961       927       971       938      1008       939       949       921       962       952       978       941       975       958
dram[3]:        843       846       846       836       855       850       858       840       838       819       847       832       855       840       860       844
dram[4]:        865       947       860       948       867       953       874       955       853       942       859       964       877       952       881       963
dram[5]:        811       823       812       809       820       819       823       827       805       809       811       816       823       822       833       833
maximum mf latency per bank:
dram[0]:       5886      8040      5231      7180      5263      7041      6474      6945      5883      7164      5657      6966      5944      7132      5409      7157
dram[1]:       6147      5823      5952      5283      5068      5799      5741      5859      6581      6100      6414      6055      6032      5450      5972      5491
dram[2]:       6158      5594      5882      5152      6039      5509      6801      5235      6388      5875      6624      5932      6321      5512      6231      5178
dram[3]:       5149      5492      5396      5836      5297      6490      5159      6125      6127      6112      6016      5555      6038      6188      5592      5436
dram[4]:       5843      6058      6229      6153      4829      6145      5863      6275      5327      6088      5994      6741      5641      5427      6003      5619
dram[5]:       5553      6250      5976      6733      5995      5780      5481      5500      6264      5649      5783      5606      5180      4483      6597      5623
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10669095 n_nop=4508406 n_act=1360830 n_pre=1360817 n_req=1298046 n_req_1=875026 n_req_2=423020 n_req_3=0 n_rd=2096062 n_write=1342980 bw_util=0.4867 bw_util_1=0.3281 bw_util_2=0.1586 bw_util_3=0 blp=10.459227 blp_1= 5.379285 blp_2= 2.965481 blp_3= -nan
 n_activity=10656576 dram_eff=0.4872 dram_eff_1=0.3284 dram_eff_2=0.1588 dram_eff_3=0
bk0: 129728a 4325977i bk1: 141792a 3416405i bk2: 129398a 3950962i bk3: 133680a 3569574i bk4: 130370a 3610903i bk5: 131790a 3412154i bk6: 130886a 3324026i bk7: 134350a 2989808i bk8: 130164a 4302957i bk9: 135438a 3803756i bk10: 129786a 3964929i bk11: 134192a 3567775i bk12: 125100a 4028387i bk13: 129312a 3621994i bk14: 123404a 3877031i bk15: 126672a 3529743i 
bw_dist = 0.328	0.159	0.000	0.512	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5325
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10669095 n_nop=4661170 n_act=1328686 n_pre=1328674 n_req=1275883 n_req_1=875026 n_req_2=400857 n_req_3=0 n_rd=2051741 n_write=1298824 bw_util=0.4783 bw_util_1=0.3281 bw_util_2=0.1503 bw_util_3=0 blp=10.102550 blp_1= 5.345661 blp_2= 2.857960 blp_3= -nan
 n_activity=10605956 dram_eff=0.4812 dram_eff_1=0.33 dram_eff_2=0.1512 dram_eff_3=0
bk0: 127084a 4579517i bk1: 132774a 4038051i bk2: 128214a 4154742i bk3: 131986a 3782402i bk4: 128354a 3876073i bk5: 128116a 3761432i bk6: 131278a 3435475i bk7: 129702a 3426235i bk8: 129026a 4438995i bk9: 128167a 4331115i bk10: 129980a 4078730i bk11: 129720a 3953725i bk12: 123220a 4237099i bk13: 124812a 4009651i bk14: 124960a 3886849i bk15: 124348a 3795783i 
bw_dist = 0.328	0.150	0.000	0.516	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5209
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10669095 n_nop=4528279 n_act=1356141 n_pre=1356131 n_req=1295419 n_req_1=875026 n_req_2=420393 n_req_3=0 n_rd=2090800 n_write=1337744 bw_util=0.4857 bw_util_1=0.3281 bw_util_2=0.1576 bw_util_3=0 blp=10.416665 blp_1= 5.386029 blp_2= 2.938807 blp_3= -nan
 n_activity=10650749 dram_eff=0.4865 dram_eff_1=0.3286 dram_eff_2=0.1579 dram_eff_3=0
bk0: 132408a 4181143i bk1: 131168a 4062820i bk2: 133306a 3775106i bk3: 130530a 3781074i bk4: 132252a 3527752i bk5: 128232a 3641299i bk6: 139094a 2862442i bk7: 132372a 3102030i bk8: 132236a 4186772i bk9: 127714a 4259665i bk10: 132616a 3833123i bk11: 133496a 3585662i bk12: 128378a 3822845i bk13: 124780a 3913030i bk14: 128138a 3587760i bk15: 124080a 3710445i 
bw_dist = 0.328	0.158	0.000	0.513	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4245
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10669095 n_nop=4656495 n_act=1329262 n_pre=1329249 n_req=1276765 n_req_1=875026 n_req_2=401739 n_req_3=0 n_rd=2053502 n_write=1300587 bw_util=0.4787 bw_util_1=0.3281 bw_util_2=0.1506 bw_util_3=0 blp=10.116441 blp_1= 5.349273 blp_2= 2.853314 blp_3= -nan
 n_activity=10607009 dram_eff=0.4815 dram_eff_1=0.33 dram_eff_2=0.1515 dram_eff_3=0
bk0: 128366a 4491694i bk1: 128932a 4276343i bk2: 129108a 4117319i bk3: 132218a 3772944i bk4: 130968a 3713718i bk5: 128544a 3726997i bk6: 128822a 3600335i bk7: 126644a 3617554i bk8: 131184a 4342298i bk9: 128788a 4279182i bk10: 127822a 4213677i bk11: 130928a 3870153i bk12: 125322a 4066658i bk13: 125532a 3940659i bk14: 125950a 3812718i bk15: 124374a 3778519i 
bw_dist = 0.328	0.151	0.000	0.516	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5489
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10669095 n_nop=4558909 n_act=1349795 n_pre=1349783 n_req=1290927 n_req_1=875000 n_req_2=415927 n_req_3=0 n_rd=2081824 n_write=1328784 bw_util=0.484 bw_util_1=0.3281 bw_util_2=0.1559 bw_util_3=0 blp=10.330202 blp_1= 5.365206 blp_2= 2.912337 blp_3= -nan
 n_activity=10642533 dram_eff=0.4852 dram_eff_1=0.3289 dram_eff_2=0.1563 dram_eff_3=0
bk0: 128108a 4460806i bk1: 132672a 4021467i bk2: 131372a 3918152i bk3: 134062a 3588429i bk4: 127620a 3836533i bk5: 132522a 3412105i bk6: 130024a 3435652i bk7: 133572a 3091687i bk8: 129800a 4353333i bk9: 132028a 4053496i bk10: 128544a 4109455i bk11: 137792a 3391962i bk12: 126278a 3961770i bk13: 126344a 3835444i bk14: 123142a 3915041i bk15: 127944a 3486080i 
bw_dist = 0.328	0.156	0.000	0.514	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2443
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10669095 n_nop=4690976 n_act=1321578 n_pre=1321565 n_req=1271985 n_req_1=875013 n_req_2=396972 n_req_3=0 n_rd=2043940 n_write=1291036 bw_util=0.4769 bw_util_1=0.3281 bw_util_2=0.1488 bw_util_3=0 blp=10.021998 blp_1= 5.331135 blp_2= 2.837265 blp_3= -nan
 n_activity=10597314 dram_eff=0.4801 dram_eff_1=0.3303 dram_eff_2=0.1498 dram_eff_3=0
bk0: 128322a 4497341i bk1: 129698a 4255889i bk2: 131494a 3985342i bk3: 128706a 4004224i bk4: 127687a 3949083i bk5: 130690a 3658927i bk6: 128438a 3659991i bk7: 128106a 3558220i bk8: 128556a 4510346i bk9: 129318a 4280775i bk10: 128679a 4169846i bk11: 129898a 3983559i bk12: 122190a 4311106i bk13: 124470a 4056901i bk14: 122162a 4095935i bk15: 125526a 3779013i 
bw_dist = 0.328	0.149	0.000	0.516	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3474

========= L2 cache stats =========
L2_cache_bank[0]: Access = 554846, Miss = 514430, Miss_rate = 0.927, Pending_hits = 1464, Reservation_fails = 233143
L2_cache_bank[1]: Access = 602278, Miss = 533635, Miss_rate = 0.886, Pending_hits = 2232, Reservation_fails = 463773
L2_cache_bank[2]: Access = 550134, Miss = 511076, Miss_rate = 0.929, Pending_hits = 1301, Reservation_fails = 340954
L2_cache_bank[3]: Access = 563094, Miss = 514836, Miss_rate = 0.914, Pending_hits = 1532, Reservation_fails = 399400
L2_cache_bank[4]: Access = 576222, Miss = 529239, Miss_rate = 0.918, Pending_hits = 2221, Reservation_fails = 359783
L2_cache_bank[5]: Access = 564354, Miss = 516213, Miss_rate = 0.915, Pending_hits = 1585, Reservation_fails = 306186
L2_cache_bank[6]: Access = 554222, Miss = 513787, Miss_rate = 0.927, Pending_hits = 1402, Reservation_fails = 319149
L2_cache_bank[7]: Access = 560775, Miss = 513003, Miss_rate = 0.915, Pending_hits = 1540, Reservation_fails = 368105
L2_cache_bank[8]: Access = 552715, Miss = 512459, Miss_rate = 0.927, Pending_hits = 1328, Reservation_fails = 257790
L2_cache_bank[9]: Access = 575128, Miss = 528479, Miss_rate = 0.919, Pending_hits = 2211, Reservation_fails = 433310
L2_cache_bank[10]: Access = 547713, Miss = 508780, Miss_rate = 0.929, Pending_hits = 1261, Reservation_fails = 332721
L2_cache_bank[11]: Access = 554290, Miss = 513223, Miss_rate = 0.926, Pending_hits = 1363, Reservation_fails = 387679
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 554846, Miss = 514430 (0.927), PendingHit = 1464 (0.00264)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 602278, Miss = 533635 (0.886), PendingHit = 2232 (0.00371)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 550134, Miss = 511076 (0.929), PendingHit = 1301 (0.00236)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 563094, Miss = 514836 (0.914), PendingHit = 1532 (0.00272)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 576222, Miss = 529239 (0.918), PendingHit = 2221 (0.00385)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 564354, Miss = 516213 (0.915), PendingHit = 1585 (0.00281)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 554222, Miss = 513787 (0.927), PendingHit = 1402 (0.00253)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 560775, Miss = 513003 (0.915), PendingHit = 1540 (0.00275)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 552715, Miss = 512459 (0.927), PendingHit = 1328 (0.0024)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 575128, Miss = 528479 (0.919), PendingHit = 2211 (0.00384)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 547713, Miss = 508780 (0.929), PendingHit = 1261 (0.0023)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 554290, Miss = 513223 (0.926), PendingHit = 1363 (0.00246)
L2 Cache Total Miss Rate = 0.919
Stream 1: L2 Cache Miss Rate = 0.999
Stream 2: L2 Cache Miss Rate = 0.839
Stream 1: Accesses  = 3381570
Stream 1: Misses  = 3378408
Stream 2: Accesses  = 3374201
Stream 2: Misses  = 2830752
Stream 1+2: Accesses  = 6755771
Stream 1+2: Misses  = 6209160
Total Accesses  = 6755771
MPKI-CORES
CORE_L2MPKI_0	1.597
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	3.782
CORE_L2MPKI_31	3.692
CORE_L2MPKI_32	3.795
CORE_L2MPKI_33	3.655
CORE_L2MPKI_34	3.773
CORE_L2MPKI_35	3.625
CORE_L2MPKI_36	3.742
CORE_L2MPKI_37	3.633
CORE_L2MPKI_38	3.714
CORE_L2MPKI_39	3.644
CORE_L2MPKI_40	83.028
CORE_L2MPKI_41	83.688
CORE_L2MPKI_42	83.603
CORE_L2MPKI_43	83.427
CORE_L2MPKI_44	85.418
CORE_L2MPKI_45	83.214
CORE_L2MPKI_46	83.758
CORE_L2MPKI_47	83.191
CORE_L2MPKI_48	85.940
CORE_L2MPKI_49	81.941
CORE_L2MPKI_50	83.319
CORE_L2MPKI_51	82.280
CORE_L2MPKI_52	85.358
CORE_L2MPKI_53	82.154
CORE_L2MPKI_54	82.961
CORE_L2MPKI_55	83.598
CORE_L2MPKI_56	85.671
CORE_L2MPKI_57	84.164
CORE_L2MPKI_58	83.486
CORE_L2MPKI_59	83.125
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 57.013
MISSES-CORES
CORE_MISSES_0	113328
CORE_MISSES_1	111372
CORE_MISSES_2	115887
CORE_MISSES_3	115203
CORE_MISSES_4	111351
CORE_MISSES_5	117149
CORE_MISSES_6	110068
CORE_MISSES_7	113963
CORE_MISSES_8	114521
CORE_MISSES_9	112621
CORE_MISSES_10	112002
CORE_MISSES_11	113264
CORE_MISSES_12	110701
CORE_MISSES_13	114542
CORE_MISSES_14	112682
CORE_MISSES_15	113981
CORE_MISSES_16	113961
CORE_MISSES_17	110043
CORE_MISSES_18	115922
CORE_MISSES_19	113880
CORE_MISSES_20	112000
CORE_MISSES_21	112621
CORE_MISSES_22	109360
CORE_MISSES_23	110700
CORE_MISSES_24	110660
CORE_MISSES_25	112023
CORE_MISSES_26	113943
CORE_MISSES_27	110580
CORE_MISSES_28	109340
CORE_MISSES_29	110740
CORE_MISSES_30	88769
CORE_MISSES_31	83703
CORE_MISSES_32	89125
CORE_MISSES_33	87396
CORE_MISSES_34	88624
CORE_MISSES_35	89592
CORE_MISSES_36	89337
CORE_MISSES_37	89701
CORE_MISSES_38	90160
CORE_MISSES_39	90096
CORE_MISSES_40	100271
CORE_MISSES_41	80855
CORE_MISSES_42	94235
CORE_MISSES_43	87319
CORE_MISSES_44	96280
CORE_MISSES_45	93796
CORE_MISSES_46	87666
CORE_MISSES_47	87072
CORE_MISSES_48	96869
CORE_MISSES_49	85764
CORE_MISSES_50	104864
CORE_MISSES_51	101653
CORE_MISSES_52	106314
CORE_MISSES_53	98905
CORE_MISSES_54	103939
CORE_MISSES_55	100944
CORE_MISSES_56	108560
CORE_MISSES_57	105152
CORE_MISSES_58	104046
CORE_MISSES_59	99745
L2_MISSES = 6209160
L2_total_cache_accesses = 6755771
L2_total_cache_misses = 6209160
L2_total_cache_miss_rate = 0.9191
L2_total_cache_pending_hits = 19440
L2_total_cache_reservation_fails = 4201993
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 524123
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19100
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4709038
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3169146
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1500000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1004579
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2992
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 337
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 121
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28168
L2_cache_data_port_util = 0.084
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=18800821
icnt_total_pkts_simt_to_mem=15775484
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     291.8162
gpu_ipc_2 =       2.5260
gpu_tot_sim_cycle_stream_1 = 8082624
gpu_tot_sim_cycle_stream_2 = 8082647
gpu_sim_insn_1 = 2358640896
gpu_sim_insn_2 = 20416864
gpu_sim_cycle = 8082648
gpu_sim_insn = 2379057760
gpu_ipc =     294.3414
gpu_tot_sim_cycle = 8082648
gpu_tot_sim_insn = 2379057760
gpu_tot_ipc =     294.3414
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 36982967
gpu_stall_icnt2sh    = 98215
gpu_total_sim_rate=217882

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 37636432
	L1I_total_cache_misses = 52638
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 113300, Miss = 113300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7051270
	L1D_cache_core[1]: Access = 111360, Miss = 111360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7117483
	L1D_cache_core[2]: Access = 115880, Miss = 115880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7136348
	L1D_cache_core[3]: Access = 115200, Miss = 115200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7099299
	L1D_cache_core[4]: Access = 111340, Miss = 111340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7047657
	L1D_cache_core[5]: Access = 117140, Miss = 117140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7106283
	L1D_cache_core[6]: Access = 110060, Miss = 110060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7110018
	L1D_cache_core[7]: Access = 113960, Miss = 113960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7119629
	L1D_cache_core[8]: Access = 114520, Miss = 114520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7160876
	L1D_cache_core[9]: Access = 112620, Miss = 112620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7072945
	L1D_cache_core[10]: Access = 112000, Miss = 112000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7138784
	L1D_cache_core[11]: Access = 113260, Miss = 113260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7136327
	L1D_cache_core[12]: Access = 110700, Miss = 110700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7098349
	L1D_cache_core[13]: Access = 114540, Miss = 114540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7053985
	L1D_cache_core[14]: Access = 112680, Miss = 112680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7105615
	L1D_cache_core[15]: Access = 113980, Miss = 113980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7099766
	L1D_cache_core[16]: Access = 113960, Miss = 113960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7056731
	L1D_cache_core[17]: Access = 110040, Miss = 110040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7062759
	L1D_cache_core[18]: Access = 115920, Miss = 115920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7108522
	L1D_cache_core[19]: Access = 113880, Miss = 113880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7135771
	L1D_cache_core[20]: Access = 112000, Miss = 112000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7053738
	L1D_cache_core[21]: Access = 112620, Miss = 112620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6967138
	L1D_cache_core[22]: Access = 109360, Miss = 109360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7137571
	L1D_cache_core[23]: Access = 110700, Miss = 110700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7015744
	L1D_cache_core[24]: Access = 110660, Miss = 110660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7080305
	L1D_cache_core[25]: Access = 112020, Miss = 112020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7030077
	L1D_cache_core[26]: Access = 113940, Miss = 113940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7068383
	L1D_cache_core[27]: Access = 110580, Miss = 110580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6932387
	L1D_cache_core[28]: Access = 109340, Miss = 109340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7009181
	L1D_cache_core[29]: Access = 110740, Miss = 110740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7075227
	L1D_cache_core[30]: Access = 36504, Miss = 36504, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2291933
	L1D_cache_core[31]: Access = 35224, Miss = 35224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2283026
	L1D_cache_core[32]: Access = 36524, Miss = 36524, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2325841
	L1D_cache_core[33]: Access = 37204, Miss = 37204, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2248457
	L1D_cache_core[34]: Access = 36524, Miss = 36524, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2232195
	L1D_cache_core[35]: Access = 38484, Miss = 38484, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2344862
	L1D_cache_core[36]: Access = 37144, Miss = 37144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2293677
	L1D_cache_core[37]: Access = 38444, Miss = 38444, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2304904
	L1D_cache_core[38]: Access = 37784, Miss = 37784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2381587
	L1D_cache_core[39]: Access = 38504, Miss = 38504, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2317186
	L1D_cache_core[40]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 925
	L1D_cache_core[41]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 920
	L1D_cache_core[42]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641
	L1D_cache_core[43]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 764
	L1D_cache_core[44]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 898
	L1D_cache_core[45]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 749
	L1D_cache_core[46]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 976
	L1D_cache_core[47]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 819
	L1D_cache_core[48]: Access = 112, Miss = 112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 737
	L1D_cache_core[49]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 921
	L1D_cache_core[50]: Access = 140, Miss = 140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 826
	L1D_cache_core[51]: Access = 132, Miss = 132, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 750
	L1D_cache_core[52]: Access = 138, Miss = 138, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1025
	L1D_cache_core[53]: Access = 132, Miss = 132, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[54]: Access = 138, Miss = 138, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 802
	L1D_cache_core[55]: Access = 132, Miss = 132, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 998
	L1D_cache_core[56]: Access = 138, Miss = 138, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 841
	L1D_cache_core[57]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[58]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1068
	L1D_cache_core[59]: Access = 132, Miss = 132, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 796
	L1D_total_cache_accesses = 3753074
	L1D_total_cache_misses = 3753074
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 235428904
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 188928
	L1C_total_cache_misses = 1440
	L1C_total_cache_miss_rate = 0.0076
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2253074
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 190084463
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 187488
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1500000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 45344441
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 37583794
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 52638
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
143888, 143888, 143888, 143888, 143500, 143500, 143500, 143500, 133998, 133998, 133998, 133998, 133513, 133513, 133513, 133513, 
gpgpu_n_tot_thrd_icount = 2380627360
gpgpu_n_tot_w_icount = 74394605
gpgpu_n_stall_shd_mem = 440824264
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5252439
gpgpu_n_mem_write_global = 1500000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 75062880
gpgpu_n_store_insn = 48000000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6045696
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 440824264
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:655974197	W0_Idle:158083661	W0_Scoreboard:81465216	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:74394686
Warp Occupancy Distribution:
Stall:325812340	W0_Idle:23574164	W0_Scoreboard:69389920	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:66182456
Warp Occupancy Distribution:
Stall:330161857	W0_Idle:134509497	W0_Scoreboard:12075296	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8212230
warp_utilization0: 0.076702
warp_utilization1: 0.136470
warp_utilization2: 0.016934
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18024592 {8:2253074,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 204000000 {136:1500000,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 120620040 {40:2989807,72:4252,136:5306,}
traffic_breakdown_coretomem[INST_ACC_R] = 27600 {8:3450,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 306418064 {136:2253074,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12000000 {8:1500000,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 120602424 {40:2989370,72:4252,136:5305,}
traffic_breakdown_memtocore[INST_ACC_R] = 469200 {136:3450,}
maxmrqlatency = 1565 
maxdqlatency = 0 
maxmflatency = 8040 
averagemflatency = 1353 
averagemflatency_1 = 1547 
averagemflatency_2= 1159 
averagemrqlatency_1 = 76 
averagemrqlatency_2 = 67 
max_icnt2mem_latency = 7400 
max_icnt2sh_latency = 8082647 
mrq_lat_table:2869829 	94211 	164161 	333175 	902958 	1590993 	2124276 	1645104 	424479 	9731 	58 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	119388 	365544 	1775796 	3539033 	945458 	6842 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	31356 	118158 	420743 	383991 	414660 	959639 	2339448 	1878277 	206855 	2715 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4831768 	409971 	9848 	470 	4 	0 	0 	0 	0 	794 	1384 	2805 	5737 	11514 	25569 	48931 	94509 	175003 	335947 	797807 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	201 	877 	15084 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        50        31        20        16        42        22        26        44        24        34        20        24        32        28        36        32 
dram[1]:        52        22        32        18        34        36        28        46        28        22        20        22        32        30        32        28 
dram[2]:        30        26        26        24        24        28        50        46        40        20        26        22        28        32        40        36 
dram[3]:        26        30        20        28        34        28        56        48        28        26        20        22        22        40        32        44 
dram[4]:        34        30        22        26        46        20        36        32        36        28        20        26        36        26        32        32 
dram[5]:        36        20        28        28        34        20        46        46        26        28        20        18        32        30        32        32 
maximum service time to same row:
dram[0]:      1438       983      1242      1191      1615      1397      1694      1951      1697      1967      1116      1800      1304      1051      1767      2444 
dram[1]:      1584      1038      1476      1309      1972      1143      1638      1601      1641      2006      1055      1348      1155      1210      1569      1361 
dram[2]:      1142      1218      1095      1613      1626      1466      1795      2022      2376      2125      1647      1232      1060      1264      1479      1543 
dram[3]:      1050      1043      1188      1138      1462      1786      1688      1854      2876      2285      1290      1249      1106      1412      1134      1236 
dram[4]:      1203      1164      1054      1106      1607      1704      1726      1838      2270      1884      1131      1638      1115      1221      1607      1755 
dram[5]:      1181      1091      1315      1110      1672      1228      1672      1591      2324      1674      1118      1141      1201      1100      1789      1894 
average row accesses per activate:
dram[0]:  1.256467  1.258927  1.257908  1.258909  1.262394  1.266749  1.268080  1.272834  1.252740  1.253731  1.257065  1.260590  1.270688  1.273613  1.273447  1.276142 
dram[1]:  1.254151  1.248977  1.258233  1.255154  1.263954  1.263759  1.265821  1.268456  1.249227  1.252781  1.256966  1.258347  1.268276  1.267195  1.271646  1.273508 
dram[2]:  1.251987  1.256919  1.255765  1.263666  1.262777  1.266852  1.279024  1.271847  1.248759  1.256315  1.257493  1.258023  1.269992  1.273084  1.276362  1.278937 
dram[3]:  1.252758  1.256798  1.254867  1.256159  1.262779  1.262271  1.264453  1.266844  1.250651  1.255601  1.260398  1.260928  1.267891  1.269417  1.272239  1.274524 
dram[4]:  1.253101  1.255968  1.260116  1.259965  1.260448  1.267215  1.267093  1.273910  1.252895  1.255020  1.257994  1.261219  1.269948  1.272168  1.274919  1.274228 
dram[5]:  1.251900  1.253844  1.254197  1.256324  1.263643  1.264213  1.266597  1.267976  1.252361  1.253638  1.256482  1.259659  1.268785  1.269945  1.274329  1.277152 
average row locality = 10158975/8046318 = 1.262562
average row locality_1 = 7220150/5483537 = 1.316696
average row locality_2 = 2938825/2562781 = 1.146733
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     64864     70898     64700     66840     65185     65897     65443     67175     65082     67722     64895     67098     62551     64656     61704     63336 
dram[1]:     63543     66387     64108     65993     64177     64059     65639     64851     64514     64086     64991     64860     61610     62407     62480     62178 
dram[2]:     66204     65585     66653     65265     66127     64118     69548     66192     66121     63858     66309     66748     64190     62390     64070     62041 
dram[3]:     64184     64466     64554     66111     65484     64272     64411     63327     65594     64396     63911     65464     62662     62767     62975     62187 
dram[4]:     64054     66336     65688     67033     63810     66261     65013     66786     64904     66014     64273     68898     63141     63172     61571     63973 
dram[5]:     64161     64849     65748     64353     63847     65346     64220     64054     64279     64661     64340     64949     61096     62235     61082     62765 
total reads: 6209025
bank skew: 70898/61082 = 1.16
chip skew: 1048046/1021985 = 1.03
number of total write accesses:
dram[0]:     41315     47360     41159     43278     41659     42371     41905     43643     41555     44189     41378     43574     39010     41115     38178     39812 
dram[1]:     40007     42851     40578     42446     40649     40532     42114     41316     40982     40543     41477     41347     38080     38886     38963     38656 
dram[2]:     42660     42045     43126     41717     42612     40582     46011     42651     42589     40333     42781     43213     40645     38852     40547     38518 
dram[3]:     40640     40919     41028     42551     41957     40754     40880     39790     42060     40863     40397     41962     39137     39237     39453     38675 
dram[4]:     40507     42790     42155     43511     40298     42736     41476     43264     41365     42480     40734     45348     39596     39637     38055     40450 
dram[5]:     40628     41309     42203     40834     40314     41816     40699     40535     40744     41134     40820     41438     37568     38704     37561     39223 
total reads: 3950045
bank skew: 47360/37561 = 1.26
chip skew: 671501/645530 = 1.04
average mf latency per bank:
dram[0]:        901      1409       894      1078       901      1076       915      1101       893      1069       900      1075       908      1094       919      1087
dram[1]:        833       860       829       842       832       851       839       851       820       837       832       850       841       856       848       877
dram[2]:        966       939       961       927       971       938      1008       939       949       921       962       952       978       941       975       958
dram[3]:        843       846       846       836       855       850       858       840       838       819       847       832       855       840       860       844
dram[4]:        865       947       860       948       867       953       874       955       853       942       859       964       877       952       881       963
dram[5]:        811       823       812       809       820       819       823       827       805       809       811       816       823       822       833       833
maximum mf latency per bank:
dram[0]:       5886      8040      5231      7180      5263      7041      6474      6945      5883      7164      5657      6966      5944      7132      5409      7157
dram[1]:       6147      5823      5952      5283      5068      5799      5741      5859      6581      6100      6414      6055      6032      5450      5972      5491
dram[2]:       6158      5594      5882      5152      6039      5509      6801      5235      6388      5875      6624      5932      6321      5512      6231      5178
dram[3]:       5149      5492      5396      5836      5297      6490      5159      6125      6127      6112      6016      5555      6038      6188      5592      5436
dram[4]:       5843      6058      6229      6153      4829      6145      5863      6275      5327      6088      5994      6741      5641      5427      6003      5619
dram[5]:       5553      6250      5976      6733      5995      5780      5481      5500      6264      5649      5783      5606      5180      4483      6597      5623
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10669095 n_nop=4508406 n_act=1360830 n_pre=1360817 n_req=1298046 n_req_1=875026 n_req_2=423020 n_req_3=0 n_rd=2096062 n_write=1342980 bw_util=0.4867 bw_util_1=0.3281 bw_util_2=0.1586 bw_util_3=0 blp=10.459227 blp_1= 5.379285 blp_2= 2.965481 blp_3= -nan
 n_activity=10656576 dram_eff=0.4872 dram_eff_1=0.3284 dram_eff_2=0.1588 dram_eff_3=0
bk0: 129728a 4325977i bk1: 141792a 3416405i bk2: 129398a 3950962i bk3: 133680a 3569574i bk4: 130370a 3610903i bk5: 131790a 3412154i bk6: 130886a 3324026i bk7: 134350a 2989808i bk8: 130164a 4302957i bk9: 135438a 3803756i bk10: 129786a 3964929i bk11: 134192a 3567775i bk12: 125100a 4028387i bk13: 129312a 3621994i bk14: 123404a 3877031i bk15: 126672a 3529743i 
bw_dist = 0.328	0.159	0.000	0.512	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5325
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10669095 n_nop=4661170 n_act=1328686 n_pre=1328674 n_req=1275883 n_req_1=875026 n_req_2=400857 n_req_3=0 n_rd=2051741 n_write=1298824 bw_util=0.4783 bw_util_1=0.3281 bw_util_2=0.1503 bw_util_3=0 blp=10.102550 blp_1= 5.345661 blp_2= 2.857960 blp_3= -nan
 n_activity=10605956 dram_eff=0.4812 dram_eff_1=0.33 dram_eff_2=0.1512 dram_eff_3=0
bk0: 127084a 4579517i bk1: 132774a 4038051i bk2: 128214a 4154742i bk3: 131986a 3782402i bk4: 128354a 3876073i bk5: 128116a 3761432i bk6: 131278a 3435475i bk7: 129702a 3426235i bk8: 129026a 4438995i bk9: 128167a 4331115i bk10: 129980a 4078730i bk11: 129720a 3953725i bk12: 123220a 4237099i bk13: 124812a 4009651i bk14: 124960a 3886849i bk15: 124348a 3795783i 
bw_dist = 0.328	0.150	0.000	0.516	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5209
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10669095 n_nop=4528279 n_act=1356141 n_pre=1356131 n_req=1295419 n_req_1=875026 n_req_2=420393 n_req_3=0 n_rd=2090800 n_write=1337744 bw_util=0.4857 bw_util_1=0.3281 bw_util_2=0.1576 bw_util_3=0 blp=10.416665 blp_1= 5.386029 blp_2= 2.938807 blp_3= -nan
 n_activity=10650749 dram_eff=0.4865 dram_eff_1=0.3286 dram_eff_2=0.1579 dram_eff_3=0
bk0: 132408a 4181143i bk1: 131168a 4062820i bk2: 133306a 3775106i bk3: 130530a 3781074i bk4: 132252a 3527752i bk5: 128232a 3641299i bk6: 139094a 2862442i bk7: 132372a 3102030i bk8: 132236a 4186772i bk9: 127714a 4259665i bk10: 132616a 3833123i bk11: 133496a 3585662i bk12: 128378a 3822845i bk13: 124780a 3913030i bk14: 128138a 3587760i bk15: 124080a 3710445i 
bw_dist = 0.328	0.158	0.000	0.513	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4245
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10669095 n_nop=4656495 n_act=1329262 n_pre=1329249 n_req=1276765 n_req_1=875026 n_req_2=401739 n_req_3=0 n_rd=2053502 n_write=1300587 bw_util=0.4787 bw_util_1=0.3281 bw_util_2=0.1506 bw_util_3=0 blp=10.116441 blp_1= 5.349273 blp_2= 2.853314 blp_3= -nan
 n_activity=10607009 dram_eff=0.4815 dram_eff_1=0.33 dram_eff_2=0.1515 dram_eff_3=0
bk0: 128366a 4491694i bk1: 128932a 4276343i bk2: 129108a 4117319i bk3: 132218a 3772944i bk4: 130968a 3713718i bk5: 128544a 3726997i bk6: 128822a 3600335i bk7: 126644a 3617554i bk8: 131184a 4342298i bk9: 128788a 4279182i bk10: 127822a 4213677i bk11: 130928a 3870153i bk12: 125322a 4066658i bk13: 125532a 3940659i bk14: 125950a 3812718i bk15: 124374a 3778519i 
bw_dist = 0.328	0.151	0.000	0.516	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5489
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10669095 n_nop=4558909 n_act=1349795 n_pre=1349783 n_req=1290927 n_req_1=875000 n_req_2=415927 n_req_3=0 n_rd=2081824 n_write=1328784 bw_util=0.484 bw_util_1=0.3281 bw_util_2=0.1559 bw_util_3=0 blp=10.330202 blp_1= 5.365206 blp_2= 2.912337 blp_3= -nan
 n_activity=10642533 dram_eff=0.4852 dram_eff_1=0.3289 dram_eff_2=0.1563 dram_eff_3=0
bk0: 128108a 4460806i bk1: 132672a 4021467i bk2: 131372a 3918152i bk3: 134062a 3588429i bk4: 127620a 3836533i bk5: 132522a 3412105i bk6: 130024a 3435652i bk7: 133572a 3091687i bk8: 129800a 4353333i bk9: 132028a 4053496i bk10: 128544a 4109455i bk11: 137792a 3391962i bk12: 126278a 3961770i bk13: 126344a 3835444i bk14: 123142a 3915041i bk15: 127944a 3486080i 
bw_dist = 0.328	0.156	0.000	0.514	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2443
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10669095 n_nop=4690976 n_act=1321578 n_pre=1321565 n_req=1271985 n_req_1=875013 n_req_2=396972 n_req_3=0 n_rd=2043940 n_write=1291036 bw_util=0.4769 bw_util_1=0.3281 bw_util_2=0.1488 bw_util_3=0 blp=10.021998 blp_1= 5.331135 blp_2= 2.837265 blp_3= -nan
 n_activity=10597314 dram_eff=0.4801 dram_eff_1=0.3303 dram_eff_2=0.1498 dram_eff_3=0
bk0: 128322a 4497341i bk1: 129698a 4255889i bk2: 131494a 3985342i bk3: 128706a 4004224i bk4: 127687a 3949083i bk5: 130690a 3658927i bk6: 128438a 3659991i bk7: 128106a 3558220i bk8: 128556a 4510346i bk9: 129318a 4280775i bk10: 128679a 4169846i bk11: 129898a 3983559i bk12: 122190a 4311106i bk13: 124470a 4056901i bk14: 122162a 4095935i bk15: 125526a 3779013i 
bw_dist = 0.328	0.149	0.000	0.516	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3474

========= L2 cache stats =========
L2_cache_bank[0]: Access = 554846, Miss = 514430, Miss_rate = 0.927, Pending_hits = 1464, Reservation_fails = 233143
L2_cache_bank[1]: Access = 602278, Miss = 533635, Miss_rate = 0.886, Pending_hits = 2232, Reservation_fails = 463773
L2_cache_bank[2]: Access = 550134, Miss = 511076, Miss_rate = 0.929, Pending_hits = 1301, Reservation_fails = 340954
L2_cache_bank[3]: Access = 563094, Miss = 514836, Miss_rate = 0.914, Pending_hits = 1532, Reservation_fails = 399400
L2_cache_bank[4]: Access = 576222, Miss = 529239, Miss_rate = 0.918, Pending_hits = 2221, Reservation_fails = 359783
L2_cache_bank[5]: Access = 564354, Miss = 516213, Miss_rate = 0.915, Pending_hits = 1585, Reservation_fails = 306186
L2_cache_bank[6]: Access = 554222, Miss = 513787, Miss_rate = 0.927, Pending_hits = 1402, Reservation_fails = 319149
L2_cache_bank[7]: Access = 560775, Miss = 513003, Miss_rate = 0.915, Pending_hits = 1540, Reservation_fails = 368105
L2_cache_bank[8]: Access = 552715, Miss = 512459, Miss_rate = 0.927, Pending_hits = 1328, Reservation_fails = 257790
L2_cache_bank[9]: Access = 575128, Miss = 528479, Miss_rate = 0.919, Pending_hits = 2211, Reservation_fails = 433310
L2_cache_bank[10]: Access = 547713, Miss = 508780, Miss_rate = 0.929, Pending_hits = 1261, Reservation_fails = 332721
L2_cache_bank[11]: Access = 554290, Miss = 513223, Miss_rate = 0.926, Pending_hits = 1363, Reservation_fails = 387679
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 554846, Miss = 514430 (0.927), PendingHit = 1464 (0.00264)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 602278, Miss = 533635 (0.886), PendingHit = 2232 (0.00371)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 550134, Miss = 511076 (0.929), PendingHit = 1301 (0.00236)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 563094, Miss = 514836 (0.914), PendingHit = 1532 (0.00272)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 576222, Miss = 529239 (0.918), PendingHit = 2221 (0.00385)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 564354, Miss = 516213 (0.915), PendingHit = 1585 (0.00281)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 554222, Miss = 513787 (0.927), PendingHit = 1402 (0.00253)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 560775, Miss = 513003 (0.915), PendingHit = 1540 (0.00275)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 552715, Miss = 512459 (0.927), PendingHit = 1328 (0.0024)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 575128, Miss = 528479 (0.919), PendingHit = 2211 (0.00384)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 547713, Miss = 508780 (0.929), PendingHit = 1261 (0.0023)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 554290, Miss = 513223 (0.926), PendingHit = 1363 (0.00246)
L2 Cache Total Miss Rate = 0.919
Stream 1: L2 Cache Miss Rate = 0.999
Stream 2: L2 Cache Miss Rate = 0.839
Stream 1: Accesses  = 3381570
Stream 1: Misses  = 3378408
Stream 2: Accesses  = 3374201
Stream 2: Misses  = 2830752
Stream 1+2: Accesses  = 6755771
Stream 1+2: Misses  = 6209160
Total Accesses  = 6755771
MPKI-CORES
CORE_L2MPKI_0	1.597
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	3.782
CORE_L2MPKI_31	3.692
CORE_L2MPKI_32	3.795
CORE_L2MPKI_33	3.655
CORE_L2MPKI_34	3.773
CORE_L2MPKI_35	3.625
CORE_L2MPKI_36	3.742
CORE_L2MPKI_37	3.633
CORE_L2MPKI_38	3.714
CORE_L2MPKI_39	3.644
CORE_L2MPKI_40	83.028
CORE_L2MPKI_41	83.688
CORE_L2MPKI_42	83.603
CORE_L2MPKI_43	83.427
CORE_L2MPKI_44	85.418
CORE_L2MPKI_45	83.214
CORE_L2MPKI_46	83.758
CORE_L2MPKI_47	83.191
CORE_L2MPKI_48	85.940
CORE_L2MPKI_49	81.941
CORE_L2MPKI_50	83.319
CORE_L2MPKI_51	82.280
CORE_L2MPKI_52	85.358
CORE_L2MPKI_53	82.154
CORE_L2MPKI_54	82.961
CORE_L2MPKI_55	83.598
CORE_L2MPKI_56	85.671
CORE_L2MPKI_57	84.164
CORE_L2MPKI_58	83.486
CORE_L2MPKI_59	83.125
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 57.013
MISSES-CORES
CORE_MISSES_0	113328
CORE_MISSES_1	111372
CORE_MISSES_2	115887
CORE_MISSES_3	115203
CORE_MISSES_4	111351
CORE_MISSES_5	117149
CORE_MISSES_6	110068
CORE_MISSES_7	113963
CORE_MISSES_8	114521
CORE_MISSES_9	112621
CORE_MISSES_10	112002
CORE_MISSES_11	113264
CORE_MISSES_12	110701
CORE_MISSES_13	114542
CORE_MISSES_14	112682
CORE_MISSES_15	113981
CORE_MISSES_16	113961
CORE_MISSES_17	110043
CORE_MISSES_18	115922
CORE_MISSES_19	113880
CORE_MISSES_20	112000
CORE_MISSES_21	112621
CORE_MISSES_22	109360
CORE_MISSES_23	110700
CORE_MISSES_24	110660
CORE_MISSES_25	112023
CORE_MISSES_26	113943
CORE_MISSES_27	110580
CORE_MISSES_28	109340
CORE_MISSES_29	110740
CORE_MISSES_30	88769
CORE_MISSES_31	83703
CORE_MISSES_32	89125
CORE_MISSES_33	87396
CORE_MISSES_34	88624
CORE_MISSES_35	89592
CORE_MISSES_36	89337
CORE_MISSES_37	89701
CORE_MISSES_38	90160
CORE_MISSES_39	90096
CORE_MISSES_40	100271
CORE_MISSES_41	80855
CORE_MISSES_42	94235
CORE_MISSES_43	87319
CORE_MISSES_44	96280
CORE_MISSES_45	93796
CORE_MISSES_46	87666
CORE_MISSES_47	87072
CORE_MISSES_48	96869
CORE_MISSES_49	85764
CORE_MISSES_50	104864
CORE_MISSES_51	101653
CORE_MISSES_52	106314
CORE_MISSES_53	98905
CORE_MISSES_54	103939
CORE_MISSES_55	100944
CORE_MISSES_56	108560
CORE_MISSES_57	105152
CORE_MISSES_58	104046
CORE_MISSES_59	99745
L2_MISSES = 6209160
L2_total_cache_accesses = 6755771
L2_total_cache_misses = 6209160
L2_total_cache_miss_rate = 0.9191
L2_total_cache_pending_hits = 19440
L2_total_cache_reservation_fails = 4201993
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 524123
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19100
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4709038
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3169146
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1500000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1004579
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2992
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 337
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 121
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28168
L2_cache_data_port_util = 0.084
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=18800821
icnt_total_pkts_simt_to_mem=15775484
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     299.2381
gpu_ipc_2 =       2.4917
gpu_tot_sim_cycle_stream_1 = 8536423
gpu_tot_sim_cycle_stream_2 = 8536448
gpu_sim_insn_1 = 2554422656
gpu_sim_insn_2 = 21270528
gpu_sim_cycle = 8536449
gpu_sim_insn = 2575693184
gpu_ipc =     301.7289
gpu_tot_sim_cycle = 8536449
gpu_tot_sim_insn = 2575693184
gpu_tot_ipc =     301.7289
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 39232913
gpu_stall_icnt2sh    = 117806
gpu_total_sim_rate=222042

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 40747211
	L1I_total_cache_misses = 58089
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 119820, Miss = 119820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7452908
	L1D_cache_core[1]: Access = 117860, Miss = 117860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7518283
	L1D_cache_core[2]: Access = 122380, Miss = 122380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7540728
	L1D_cache_core[3]: Access = 121700, Miss = 121700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7489967
	L1D_cache_core[4]: Access = 117200, Miss = 117200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7417349
	L1D_cache_core[5]: Access = 123660, Miss = 123660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7512529
	L1D_cache_core[6]: Access = 115920, Miss = 115920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7493062
	L1D_cache_core[7]: Access = 120460, Miss = 120460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7518234
	L1D_cache_core[8]: Access = 121040, Miss = 121040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7557424
	L1D_cache_core[9]: Access = 118500, Miss = 118500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7436396
	L1D_cache_core[10]: Access = 117860, Miss = 117860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7525965
	L1D_cache_core[11]: Access = 119120, Miss = 119120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7521195
	L1D_cache_core[12]: Access = 117220, Miss = 117220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7500872
	L1D_cache_core[13]: Access = 120400, Miss = 120400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7426255
	L1D_cache_core[14]: Access = 119180, Miss = 119180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7515238
	L1D_cache_core[15]: Access = 120500, Miss = 120500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7491479
	L1D_cache_core[16]: Access = 119820, Miss = 119820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7443708
	L1D_cache_core[17]: Access = 115900, Miss = 115900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7442722
	L1D_cache_core[18]: Access = 122420, Miss = 122420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7518576
	L1D_cache_core[19]: Access = 120400, Miss = 120400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7536582
	L1D_cache_core[20]: Access = 117860, Miss = 117860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7427952
	L1D_cache_core[21]: Access = 118500, Miss = 118500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7333697
	L1D_cache_core[22]: Access = 115880, Miss = 115880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7543940
	L1D_cache_core[23]: Access = 116560, Miss = 116560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7403207
	L1D_cache_core[24]: Access = 117160, Miss = 117160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7484323
	L1D_cache_core[25]: Access = 118540, Miss = 118540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7435034
	L1D_cache_core[26]: Access = 119800, Miss = 119800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7464164
	L1D_cache_core[27]: Access = 116440, Miss = 116440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7305949
	L1D_cache_core[28]: Access = 115860, Miss = 115860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7390736
	L1D_cache_core[29]: Access = 117240, Miss = 117240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7460623
	L1D_cache_core[30]: Access = 43024, Miss = 43024, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2672052
	L1D_cache_core[31]: Access = 41724, Miss = 41724, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2698145
	L1D_cache_core[32]: Access = 43044, Miss = 43044, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2721167
	L1D_cache_core[33]: Access = 43704, Miss = 43704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2654393
	L1D_cache_core[34]: Access = 42384, Miss = 42384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2615053
	L1D_cache_core[35]: Access = 45004, Miss = 45004, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2730217
	L1D_cache_core[36]: Access = 43664, Miss = 43664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2693412
	L1D_cache_core[37]: Access = 44944, Miss = 44944, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2716205
	L1D_cache_core[38]: Access = 44284, Miss = 44284, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2779882
	L1D_cache_core[39]: Access = 45004, Miss = 45004, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2729882
	L1D_cache_core[40]: Access = 5980, Miss = 5980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 385928
	L1D_cache_core[41]: Access = 6596, Miss = 6596, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 399535
	L1D_cache_core[42]: Access = 5972, Miss = 5972, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 370263
	L1D_cache_core[43]: Access = 5964, Miss = 5964, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 361830
	L1D_cache_core[44]: Access = 6632, Miss = 6632, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 390473
	L1D_cache_core[45]: Access = 5952, Miss = 5952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394097
	L1D_cache_core[46]: Access = 5964, Miss = 5964, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 386890
	L1D_cache_core[47]: Access = 5964, Miss = 5964, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 389157
	L1D_cache_core[48]: Access = 6612, Miss = 6612, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 404430
	L1D_cache_core[49]: Access = 6604, Miss = 6604, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 389717
	L1D_cache_core[50]: Access = 140, Miss = 140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 826
	L1D_cache_core[51]: Access = 144, Miss = 144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 750
	L1D_cache_core[52]: Access = 144, Miss = 144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1025
	L1D_cache_core[53]: Access = 138, Miss = 138, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[54]: Access = 144, Miss = 144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 802
	L1D_cache_core[55]: Access = 140, Miss = 140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 998
	L1D_cache_core[56]: Access = 144, Miss = 144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 841
	L1D_cache_core[57]: Access = 144, Miss = 144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[58]: Access = 142, Miss = 142, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1068
	L1D_cache_core[59]: Access = 140, Miss = 140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 796
	L1D_total_cache_accesses = 4065640
	L1D_total_cache_misses = 4065640
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 255000543
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 204388
	L1C_total_cache_misses = 1440
	L1C_total_cache_miss_rate = 0.0070
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2440640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 205908928
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 202948
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1625000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 49091615
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 40689122
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 58089
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
153487, 153487, 153487, 153487, 153099, 153099, 153099, 153099, 140365, 140365, 140365, 140365, 139880, 139880, 139880, 139880, 
gpgpu_n_tot_thrd_icount = 2577388000
gpgpu_n_tot_w_icount = 80543375
gpgpu_n_stall_shd_mem = 464931041
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5527420
gpgpu_n_mem_write_global = 1625000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 81151584
gpgpu_n_store_insn = 52000000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6540416
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 464931041
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:691572456	W0_Idle:163313044	W0_Scoreboard:88944924	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:80543456
Warp Occupancy Distribution:
Stall:343578179	W0_Idle:24965268	W0_Scoreboard:73799589	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:69843904
Warp Occupancy Distribution:
Stall:347994277	W0_Idle:138347776	W0_Scoreboard:15145335	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10699552
warp_utilization0: 0.078627
warp_utilization1: 0.136364
warp_utilization2: 0.020890
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 19525120 {8:2440640,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 221000000 {136:1625000,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 124123808 {40:3077118,72:4296,136:5366,}
traffic_breakdown_coretomem[INST_ACC_R] = 30480 {8:3810,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 331926768 {136:2440638,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13000000 {8:1625000,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 124095968 {40:3076422,72:4296,136:5366,}
traffic_breakdown_memtocore[INST_ACC_R] = 518160 {136:3810,}
maxmrqlatency = 1565 
maxdqlatency = 0 
maxmflatency = 8040 
averagemflatency = 1356 
averagemflatency_1 = 1547 
averagemflatency_2= 1167 
averagemrqlatency_1 = 76 
averagemrqlatency_2 = 66 
max_icnt2mem_latency = 7400 
max_icnt2sh_latency = 8536448 
mrq_lat_table:3033192 	99262 	172472 	351673 	957428 	1682825 	2246416 	1735436 	447097 	10299 	59 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	129039 	384573 	1855027 	3771801 	1004448 	6888 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	34734 	123397 	441650 	395715 	435021 	1011714 	2482703 	2011994 	216551 	2716 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5065331 	446242 	14320 	870 	13 	0 	0 	0 	0 	794 	1384 	2805 	5737 	11514 	25569 	48931 	94509 	175003 	335947 	883692 	39115 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	235 	912 	15920 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        50        31        20        22        42        22        26        44        24        34        20        24        32        28        36        32 
dram[1]:        52        22        32        34        34        36        28        46        28        22        20        22        32        30        32        28 
dram[2]:        30        26        26        24        24        28        50        46        40        20        26        22        28        32        40        36 
dram[3]:        26        30        20        28        34        28        56        48        28        26        20        22        22        40        32        44 
dram[4]:        34        30        26        26        46        20        36        32        36        28        20        26        36        28        32        32 
dram[5]:        36        20        28        28        34        20        46        46        26        28        20        18        32        30        32        32 
maximum service time to same row:
dram[0]:      1438       983      1242      1191      1615      1397      1694      1951      1697      1967      1205      1800      1304      1051      1767      2444 
dram[1]:      1584      1038      1476      1309      1972      1551      1638      1601      1641      2006      1055      1348      1155      1210      1569      1361 
dram[2]:      1142      1378      1095      1613      1626      1466      1795      2022      2376      2125      1647      1232      1143      1264      1479      1543 
dram[3]:      1050      1043      1188      1138      1462      1786      1688      1854      2876      2285      1290      1249      1106      1412      1134      1236 
dram[4]:      1203      1164      1054      1106      1607      1704      1726      1838      2270      1884      1131      1638      1115      1409      1607      1755 
dram[5]:      1181      1200      1315      1110      1672      1228      1672      1591      2324      1674      1118      1141      1201      1100      1789      1894 
average row accesses per activate:
dram[0]:  1.261237  1.263194  1.263004  1.263838  1.267075  1.270680  1.272957  1.277475  1.257648  1.258399  1.261711  1.265060  1.275394  1.277606  1.277984  1.280361 
dram[1]:  1.258880  1.253700  1.263204  1.259861  1.268363  1.268038  1.271299  1.273203  1.253606  1.257542  1.261756  1.263465  1.273201  1.271821  1.276171  1.277307 
dram[2]:  1.257069  1.261787  1.260507  1.268858  1.267187  1.271163  1.282883  1.276788  1.253580  1.261294  1.262217  1.262882  1.274533  1.277442  1.280648  1.283324 
dram[3]:  1.257399  1.261809  1.259770  1.261149  1.266896  1.267078  1.269411  1.271933  1.255013  1.259893  1.264720  1.265620  1.272215  1.273949  1.276284  1.278722 
dram[4]:  1.258122  1.260728  1.265042  1.264645  1.264985  1.271394  1.271499  1.278952  1.258117  1.259465  1.262488  1.265197  1.274595  1.277296  1.279289  1.278181 
dram[5]:  1.257219  1.258826  1.258974  1.260947  1.268172  1.268514  1.270830  1.272374  1.257221  1.258414  1.261003  1.263988  1.273462  1.274145  1.278398  1.281472 
average row locality = 10736159/8472497 = 1.267178
average row locality_1 = 7552963/5725990 = 1.319067
average row locality_2 = 3183196/2746507 = 1.158998
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     68899     74928     68683     70877     69213     69956     69487     71207     69125     71753     68878     71064     66492     68611     65609     67241 
dram[1]:     67487     70445     68075     70019     68189     68110     69611     68864     68541     68115     68966     68850     65477     66359     66365     66116 
dram[2]:     70277     69619     70686     69280     70108     68104     73602     70179     70121     67883     70231     70758     68165     66337     68011     65940 
dram[3]:     68150     68389     68554     70151     69535     68247     68420     67281     69639     68387     67927     69432     66645     66650     66935     66068 
dram[4]:     68067     70315     69697     71021     67770     70243     69074     70818     68906     70027     68250     72888     67051     67066     65530     67921 
dram[5]:     68088     68821     69815     68393     67857     69313     68218     68026     68297     68660     68306     68932     64996     66115     64997     66660 
total reads: 6591461
bank skew: 74928/64996 = 1.15
chip skew: 1112023/1085494 = 1.02
number of total write accesses:
dram[0]:     43399     49442     43204     45367     43729     44472     43996     45722     43647     46273     43390     45572     40988     43101     40126     41760 
dram[1]:     41989     44943     42594     44515     42706     42629     44129     43379     43061     42648     43492     43371     39996     40867     40887     40643 
dram[2]:     44785     44121     45205     43774     44632     42615     48109     44686     44634     42404     44739     45263     42654     40836     42534     40463 
dram[3]:     42656     42896     43073     44635     44060     42769     42935     41802     44155     42917     42455     43963     41160     41163     41457     40594 
dram[4]:     42566     44826     44220     45535     42290     44758     43577     45330     43430     44539     42758     47393     41547     41568     40052     42445 
dram[5]:     42590     43319     44316     42908     42370     43842     42734     42544     42820     43174     42836     43453     39517     40638     39521     41190 
total reads: 4144787
bank skew: 49442/39517 = 1.25
chip skew: 704188/677772 = 1.04
average mf latency per bank:
dram[0]:        904      1387       899      1072       906      1070       918      1095       897      1064       903      1069       912      1088       923      1082
dram[1]:        836       867       834       850       836       860       843       860       824       847       835       859       845       864       852       885
dram[2]:        965       939       961       929       971       939      1007       941       949       923       963       952       978       942       976       959
dram[3]:        850       850       854       842       862       856       866       845       846       825       855       837       863       846       869       851
dram[4]:        870       948       867       949       874       954       880       957       860       944       866       965       883       954       887       965
dram[5]:        823       830       824       818       833       827       835       836       818       818       824       824       836       830       845       841
maximum mf latency per bank:
dram[0]:       5886      8040      5231      7180      5263      7041      6474      6945      5883      7164      5657      6966      5944      7132      5409      7157
dram[1]:       6147      5823      5952      5283      5068      5799      5741      5859      6581      6100      6414      6055      6032      5450      5972      5491
dram[2]:       6158      5594      5882      5152      6039      5509      6801      5235      6388      5875      6624      5932      6321      5512      6231      5178
dram[3]:       5149      5492      5396      5836      5297      6490      5159      6125      6127      6112      6016      5555      6038      6188      5592      5436
dram[4]:       5843      6058      6229      6153      4829      6145      5863      6275      5327      6088      5994      6741      5641      5427      6003      5619
dram[5]:       5553      6250      5976      6733      5995      5780      5481      5500      6264      5649      5783      5606      5180      4483      6597      5623
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11268112 n_nop=4771493 n_act=1432133 n_pre=1432117 n_req=1382855 n_req_1=947942 n_req_2=434913 n_req_3=0 n_rd=2224028 n_write=1408341 bw_util=0.4909 bw_util_1=0.3365 bw_util_2=0.1544 bw_util_3=0 blp=10.436115 blp_1= 5.499402 blp_2= 2.925823 blp_3= -nan
 n_activity=11254317 dram_eff=0.4915 dram_eff_1=0.3369 dram_eff_2=0.1546 dram_eff_3=0
bk0: 137798a 4576558i bk1: 149854a 3656336i bk2: 137366a 4189813i bk3: 141754a 3788740i bk4: 138426a 3827639i bk5: 139908a 3614477i bk6: 138970a 3525070i bk7: 142412a 3181523i bk8: 138250a 4552301i bk9: 143504a 4043883i bk10: 137754a 4204239i bk11: 142128a 3804163i bk12: 132984a 4258547i bk13: 137220a 3844533i bk14: 131218a 4091509i bk15: 134482a 3737887i 
bw_dist = 0.337	0.154	0.000	0.508	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5096
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11268112 n_nop=4925855 n_act=1399722 n_pre=1399706 n_req=1360421 n_req_1=947942 n_req_2=412479 n_req_3=0 n_rd=2179154 n_write=1363675 bw_util=0.4829 bw_util_1=0.3365 bw_util_2=0.1464 bw_util_3=0 blp=10.091357 blp_1= 5.461538 blp_2= 2.822942 blp_3= -nan
 n_activity=11204010 dram_eff=0.4857 dram_eff_1=0.3384 dram_eff_2=0.1473 dram_eff_3=0
bk0: 134974a 4840455i bk1: 140890a 4277013i bk2: 136148a 4399993i bk3: 140038a 4009361i bk4: 136372a 4097862i bk5: 136218a 3971229i bk6: 139218a 3647543i bk7: 137728a 3626525i bk8: 137080a 4693008i bk9: 136230a 4565847i bk10: 137928a 4316953i bk11: 137700a 4189333i bk12: 130954a 4476816i bk13: 132718a 4234151i bk14: 132730a 4112056i bk15: 132228a 4002632i 
bw_dist = 0.337	0.146	0.000	0.511	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5298
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11268112 n_nop=4792287 n_act=1427190 n_pre=1427182 n_req=1380135 n_req_1=947946 n_req_2=432189 n_req_3=0 n_rd=2218569 n_write=1402884 bw_util=0.4899 bw_util_1=0.3365 bw_util_2=0.1534 bw_util_3=0 blp=10.394114 blp_1= 5.505532 blp_2= 2.901243 blp_3= -nan
 n_activity=11248142 dram_eff=0.4908 dram_eff_1=0.3371 dram_eff_2=0.1537 dram_eff_3=0
bk0: 140552a 4425353i bk1: 139238a 4303346i bk2: 141372a 4008019i bk3: 138560a 4008653i bk4: 140214a 3748389i bk5: 136204a 3856454i bk6: 147202a 3058603i bk7: 140358a 3301528i bk8: 140240a 4443507i bk9: 135764a 4499919i bk10: 140460a 4082793i bk11: 141514a 3813796i bk12: 136325a 4051454i bk13: 132670a 4133214i bk14: 136018a 3803071i bk15: 131878a 3918790i 
bw_dist = 0.337	0.153	0.000	0.508	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4023
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11268112 n_nop=4921400 n_act=1400290 n_pre=1400275 n_req=1361244 n_req_1=947946 n_req_2=413298 n_req_3=0 n_rd=2180780 n_write=1365367 bw_util=0.4832 bw_util_1=0.3365 bw_util_2=0.1467 bw_util_3=0 blp=10.105849 blp_1= 5.465521 blp_2= 2.819467 blp_3= -nan
 n_activity=11204897 dram_eff=0.4859 dram_eff_1=0.3384 dram_eff_2=0.1475 dram_eff_3=0
bk0: 136294a 4748790i bk1: 136776a 4535333i bk2: 137108a 4353650i bk3: 140302a 3998280i bk4: 139068a 3928141i bk5: 136492a 3942602i bk6: 136838a 3807030i bk7: 134558a 3818933i bk8: 139272a 4593986i bk9: 136774a 4527295i bk10: 135852a 4451682i bk11: 138856a 4103931i bk12: 133290a 4288563i bk13: 133298a 4171772i bk14: 133866a 4021357i bk15: 132136a 3990521i 
bw_dist = 0.337	0.147	0.000	0.511	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5555
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11268112 n_nop=4823804 n_act=1420709 n_pre=1420695 n_req=1375478 n_req_1=947918 n_req_2=427560 n_req_3=0 n_rd=2209262 n_write=1393642 bw_util=0.4883 bw_util_1=0.3365 bw_util_2=0.1518 bw_util_3=0 blp=10.309524 blp_1= 5.485725 blp_2= 2.876889 blp_3= -nan
 n_activity=11239796 dram_eff=0.4895 dram_eff_1=0.3373 dram_eff_2=0.1522 dram_eff_3=0
bk0: 136134a 4712645i bk1: 140630a 4269239i bk2: 139394a 4155294i bk3: 142040a 3822857i bk4: 135540a 4063154i bk5: 140480a 3627199i bk6: 138148a 3636953i bk7: 141636a 3284471i bk8: 137812a 4605847i bk9: 140054a 4294506i bk10: 136494a 4351217i bk11: 145774a 3623165i bk12: 134100a 4194745i bk13: 134130a 4065879i bk14: 131058a 4127832i bk15: 135838a 3694668i 
bw_dist = 0.336	0.152	0.000	0.509	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2177
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11268112 n_nop=4956777 n_act=1392429 n_pre=1392417 n_req=1356328 n_req_1=947932 n_req_2=408396 n_req_3=0 n_rd=2170961 n_write=1355528 bw_util=0.4815 bw_util_1=0.3365 bw_util_2=0.145 bw_util_3=0 blp=10.014069 blp_1= 5.448021 blp_2= 2.804243 blp_3= -nan
 n_activity=11194562 dram_eff=0.4846 dram_eff_1=0.3387 dram_eff_2=0.1459 dram_eff_3=0
bk0: 136174a 4763116i bk1: 137640a 4509346i bk2: 139630a 4210476i bk3: 136782a 4236339i bk4: 135714a 4167932i bk5: 138624a 3875457i bk6: 136428a 3865214i bk7: 136049a 3761953i bk8: 136592a 4765669i bk9: 137320a 4527868i bk10: 136610a 4411876i bk11: 137864a 4216430i bk12: 129992a 4548172i bk13: 132230a 4289550i bk14: 129994a 4316130i bk15: 133318a 3987451i 
bw_dist = 0.337	0.145	0.000	0.512	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3637

========= L2 cache stats =========
L2_cache_bank[0]: Access = 588239, Miss = 546393, Miss_rate = 0.929, Pending_hits = 1473, Reservation_fails = 252207
L2_cache_bank[1]: Access = 635934, Miss = 565649, Miss_rate = 0.889, Pending_hits = 2252, Reservation_fails = 489531
L2_cache_bank[2]: Access = 583117, Miss = 542716, Miss_rate = 0.931, Pending_hits = 1312, Reservation_fails = 360550
L2_cache_bank[3]: Access = 596749, Miss = 546884, Miss_rate = 0.916, Pending_hits = 1554, Reservation_fails = 430570
L2_cache_bank[4]: Access = 609625, Miss = 561213, Miss_rate = 0.921, Pending_hits = 2239, Reservation_fails = 373719
L2_cache_bank[5]: Access = 597937, Miss = 548112, Miss_rate = 0.917, Pending_hits = 1613, Reservation_fails = 326925
L2_cache_bank[6]: Access = 587632, Miss = 545822, Miss_rate = 0.929, Pending_hits = 1420, Reservation_fails = 342267
L2_cache_bank[7]: Access = 593950, Miss = 544620, Miss_rate = 0.917, Pending_hits = 1565, Reservation_fails = 389271
L2_cache_bank[8]: Access = 586070, Miss = 544352, Miss_rate = 0.929, Pending_hits = 1344, Reservation_fails = 307411
L2_cache_bank[9]: Access = 608354, Miss = 560309, Miss_rate = 0.921, Pending_hits = 2227, Reservation_fails = 487338
L2_cache_bank[10]: Access = 580914, Miss = 540578, Miss_rate = 0.931, Pending_hits = 1280, Reservation_fails = 344115
L2_cache_bank[11]: Access = 587390, Miss = 544931, Miss_rate = 0.928, Pending_hits = 1377, Reservation_fails = 399131
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 588239, Miss = 546393 (0.929), PendingHit = 1473 (0.0025)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 635934, Miss = 565649 (0.889), PendingHit = 2252 (0.00354)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 583117, Miss = 542716 (0.931), PendingHit = 1312 (0.00225)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 596749, Miss = 546884 (0.916), PendingHit = 1554 (0.0026)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 609625, Miss = 561213 (0.921), PendingHit = 2239 (0.00367)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 597937, Miss = 548112 (0.917), PendingHit = 1613 (0.0027)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 587632, Miss = 545822 (0.929), PendingHit = 1420 (0.00242)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 593950, Miss = 544620 (0.917), PendingHit = 1565 (0.00263)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 586070, Miss = 544352 (0.929), PendingHit = 1344 (0.00229)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 608354, Miss = 560309 (0.921), PendingHit = 2227 (0.00366)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 580914, Miss = 540578 (0.931), PendingHit = 1280 (0.0022)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 587390, Miss = 544931 (0.928), PendingHit = 1377 (0.00234)
L2 Cache Total Miss Rate = 0.921
Stream 1: L2 Cache Miss Rate = 0.999
Stream 2: L2 Cache Miss Rate = 0.844
Stream 1: Accesses  = 3568740
Stream 1: Misses  = 3565317
Stream 2: Accesses  = 3587171
Stream 2: Misses  = 3026262
Stream 1+2: Accesses  = 7155911
Stream 1+2: Misses  = 6591579
Total Accesses  = 7155911
MPKI-CORES
CORE_L2MPKI_0	1.597
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	3.458
CORE_L2MPKI_31	3.373
CORE_L2MPKI_32	3.469
CORE_L2MPKI_33	3.355
CORE_L2MPKI_34	3.479
CORE_L2MPKI_35	3.337
CORE_L2MPKI_36	3.428
CORE_L2MPKI_37	3.345
CORE_L2MPKI_38	3.410
CORE_L2MPKI_39	3.354
CORE_L2MPKI_40	21.753
CORE_L2MPKI_41	17.338
CORE_L2MPKI_42	20.860
CORE_L2MPKI_43	19.750
CORE_L2MPKI_44	19.724
CORE_L2MPKI_45	20.818
CORE_L2MPKI_46	19.823
CORE_L2MPKI_47	19.698
CORE_L2MPKI_48	19.881
CORE_L2MPKI_49	18.024
CORE_L2MPKI_50	83.345
CORE_L2MPKI_51	82.102
CORE_L2MPKI_52	85.228
CORE_L2MPKI_53	81.985
CORE_L2MPKI_54	82.870
CORE_L2MPKI_55	83.461
CORE_L2MPKI_56	85.486
CORE_L2MPKI_57	84.072
CORE_L2MPKI_58	83.361
CORE_L2MPKI_59	83.108
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 35.556
MISSES-CORES
CORE_MISSES_0	119851
CORE_MISSES_1	117872
CORE_MISSES_2	122387
CORE_MISSES_3	121703
CORE_MISSES_4	117212
CORE_MISSES_5	123670
CORE_MISSES_6	115928
CORE_MISSES_7	120465
CORE_MISSES_8	121043
CORE_MISSES_9	118501
CORE_MISSES_10	117862
CORE_MISSES_11	119124
CORE_MISSES_12	117221
CORE_MISSES_13	120402
CORE_MISSES_14	119182
CORE_MISSES_15	120501
CORE_MISSES_16	119821
CORE_MISSES_17	115903
CORE_MISSES_18	122422
CORE_MISSES_19	120400
CORE_MISSES_20	117860
CORE_MISSES_21	118501
CORE_MISSES_22	115880
CORE_MISSES_23	116560
CORE_MISSES_24	117160
CORE_MISSES_25	118543
CORE_MISSES_26	119803
CORE_MISSES_27	116440
CORE_MISSES_28	115860
CORE_MISSES_29	117240
CORE_MISSES_30	95289
CORE_MISSES_31	90203
CORE_MISSES_32	95645
CORE_MISSES_33	93896
CORE_MISSES_34	94484
CORE_MISSES_35	96112
CORE_MISSES_36	95857
CORE_MISSES_37	96201
CORE_MISSES_38	96660
CORE_MISSES_39	96596
CORE_MISSES_40	106131
CORE_MISSES_41	87355
CORE_MISSES_42	100095
CORE_MISSES_43	93179
CORE_MISSES_44	102800
CORE_MISSES_45	99636
CORE_MISSES_46	93526
CORE_MISSES_47	92932
CORE_MISSES_48	103369
CORE_MISSES_49	92264
CORE_MISSES_50	111458
CORE_MISSES_51	108677
CORE_MISSES_52	113450
CORE_MISSES_53	105990
CORE_MISSES_54	111268
CORE_MISSES_55	107842
CORE_MISSES_56	115489
CORE_MISSES_57	112242
CORE_MISSES_58	110754
CORE_MISSES_59	106862
L2_MISSES = 6591579
L2_total_cache_accesses = 7155911
L2_total_cache_misses = 6591579
L2_total_cache_miss_rate = 0.9211
L2_total_cache_pending_hits = 19656
L2_total_cache_reservation_fails = 4503035
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 541304
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19289
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4966448
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3369426
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1625000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1102764
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3316
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 364
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 130
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 30745
L2_cache_data_port_util = 0.082
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=20039982
icnt_total_pkts_simt_to_mem=16763464
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     299.2381
gpu_ipc_2 =       2.4917
gpu_tot_sim_cycle_stream_1 = 8536423
gpu_tot_sim_cycle_stream_2 = 8536448
gpu_sim_insn_1 = 2554422656
gpu_sim_insn_2 = 21270528
gpu_sim_cycle = 8536449
gpu_sim_insn = 2575693184
gpu_ipc =     301.7289
gpu_tot_sim_cycle = 8536449
gpu_tot_sim_insn = 2575693184
gpu_tot_ipc =     301.7289
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 39232913
gpu_stall_icnt2sh    = 117806
gpu_total_sim_rate=222042

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 40747211
	L1I_total_cache_misses = 58089
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 119820, Miss = 119820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7452908
	L1D_cache_core[1]: Access = 117860, Miss = 117860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7518283
	L1D_cache_core[2]: Access = 122380, Miss = 122380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7540728
	L1D_cache_core[3]: Access = 121700, Miss = 121700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7489967
	L1D_cache_core[4]: Access = 117200, Miss = 117200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7417349
	L1D_cache_core[5]: Access = 123660, Miss = 123660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7512529
	L1D_cache_core[6]: Access = 115920, Miss = 115920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7493062
	L1D_cache_core[7]: Access = 120460, Miss = 120460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7518234
	L1D_cache_core[8]: Access = 121040, Miss = 121040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7557424
	L1D_cache_core[9]: Access = 118500, Miss = 118500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7436396
	L1D_cache_core[10]: Access = 117860, Miss = 117860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7525965
	L1D_cache_core[11]: Access = 119120, Miss = 119120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7521195
	L1D_cache_core[12]: Access = 117220, Miss = 117220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7500872
	L1D_cache_core[13]: Access = 120400, Miss = 120400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7426255
	L1D_cache_core[14]: Access = 119180, Miss = 119180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7515238
	L1D_cache_core[15]: Access = 120500, Miss = 120500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7491479
	L1D_cache_core[16]: Access = 119820, Miss = 119820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7443708
	L1D_cache_core[17]: Access = 115900, Miss = 115900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7442722
	L1D_cache_core[18]: Access = 122420, Miss = 122420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7518576
	L1D_cache_core[19]: Access = 120400, Miss = 120400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7536582
	L1D_cache_core[20]: Access = 117860, Miss = 117860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7427952
	L1D_cache_core[21]: Access = 118500, Miss = 118500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7333697
	L1D_cache_core[22]: Access = 115880, Miss = 115880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7543940
	L1D_cache_core[23]: Access = 116560, Miss = 116560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7403207
	L1D_cache_core[24]: Access = 117160, Miss = 117160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7484323
	L1D_cache_core[25]: Access = 118540, Miss = 118540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7435034
	L1D_cache_core[26]: Access = 119800, Miss = 119800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7464164
	L1D_cache_core[27]: Access = 116440, Miss = 116440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7305949
	L1D_cache_core[28]: Access = 115860, Miss = 115860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7390736
	L1D_cache_core[29]: Access = 117240, Miss = 117240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7460623
	L1D_cache_core[30]: Access = 43024, Miss = 43024, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2672052
	L1D_cache_core[31]: Access = 41724, Miss = 41724, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2698145
	L1D_cache_core[32]: Access = 43044, Miss = 43044, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2721167
	L1D_cache_core[33]: Access = 43704, Miss = 43704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2654393
	L1D_cache_core[34]: Access = 42384, Miss = 42384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2615053
	L1D_cache_core[35]: Access = 45004, Miss = 45004, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2730217
	L1D_cache_core[36]: Access = 43664, Miss = 43664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2693412
	L1D_cache_core[37]: Access = 44944, Miss = 44944, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2716205
	L1D_cache_core[38]: Access = 44284, Miss = 44284, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2779882
	L1D_cache_core[39]: Access = 45004, Miss = 45004, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2729882
	L1D_cache_core[40]: Access = 5980, Miss = 5980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 385928
	L1D_cache_core[41]: Access = 6596, Miss = 6596, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 399535
	L1D_cache_core[42]: Access = 5972, Miss = 5972, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 370263
	L1D_cache_core[43]: Access = 5964, Miss = 5964, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 361830
	L1D_cache_core[44]: Access = 6632, Miss = 6632, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 390473
	L1D_cache_core[45]: Access = 5952, Miss = 5952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 394097
	L1D_cache_core[46]: Access = 5964, Miss = 5964, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 386890
	L1D_cache_core[47]: Access = 5964, Miss = 5964, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 389157
	L1D_cache_core[48]: Access = 6612, Miss = 6612, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 404430
	L1D_cache_core[49]: Access = 6604, Miss = 6604, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 389717
	L1D_cache_core[50]: Access = 140, Miss = 140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 826
	L1D_cache_core[51]: Access = 144, Miss = 144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 750
	L1D_cache_core[52]: Access = 144, Miss = 144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1025
	L1D_cache_core[53]: Access = 138, Miss = 138, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[54]: Access = 144, Miss = 144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 802
	L1D_cache_core[55]: Access = 140, Miss = 140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 998
	L1D_cache_core[56]: Access = 144, Miss = 144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 841
	L1D_cache_core[57]: Access = 144, Miss = 144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[58]: Access = 142, Miss = 142, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1068
	L1D_cache_core[59]: Access = 140, Miss = 140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 796
	L1D_total_cache_accesses = 4065640
	L1D_total_cache_misses = 4065640
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 255000543
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 204388
	L1C_total_cache_misses = 1440
	L1C_total_cache_miss_rate = 0.0070
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2440640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 205908928
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 202948
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1625000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 49091615
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 40689122
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 58089
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
153487, 153487, 153487, 153487, 153099, 153099, 153099, 153099, 140365, 140365, 140365, 140365, 139880, 139880, 139880, 139880, 
gpgpu_n_tot_thrd_icount = 2577388000
gpgpu_n_tot_w_icount = 80543375
gpgpu_n_stall_shd_mem = 464931041
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5527420
gpgpu_n_mem_write_global = 1625000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 81151584
gpgpu_n_store_insn = 52000000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6540416
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 464931041
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:691572456	W0_Idle:163313044	W0_Scoreboard:88944924	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:80543456
Warp Occupancy Distribution:
Stall:343578179	W0_Idle:24965268	W0_Scoreboard:73799589	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:69843904
Warp Occupancy Distribution:
Stall:347994277	W0_Idle:138347776	W0_Scoreboard:15145335	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10699552
warp_utilization0: 0.078627
warp_utilization1: 0.136364
warp_utilization2: 0.020890
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 19525120 {8:2440640,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 221000000 {136:1625000,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 124123808 {40:3077118,72:4296,136:5366,}
traffic_breakdown_coretomem[INST_ACC_R] = 30480 {8:3810,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 331926768 {136:2440638,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13000000 {8:1625000,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 124095968 {40:3076422,72:4296,136:5366,}
traffic_breakdown_memtocore[INST_ACC_R] = 518160 {136:3810,}
maxmrqlatency = 1565 
maxdqlatency = 0 
maxmflatency = 8040 
averagemflatency = 1356 
averagemflatency_1 = 1547 
averagemflatency_2= 1167 
averagemrqlatency_1 = 76 
averagemrqlatency_2 = 66 
max_icnt2mem_latency = 7400 
max_icnt2sh_latency = 8536448 
mrq_lat_table:3033192 	99262 	172472 	351673 	957428 	1682825 	2246416 	1735436 	447097 	10299 	59 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	129039 	384573 	1855027 	3771801 	1004448 	6888 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	34734 	123397 	441650 	395715 	435021 	1011714 	2482703 	2011994 	216551 	2716 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5065331 	446242 	14320 	870 	13 	0 	0 	0 	0 	794 	1384 	2805 	5737 	11514 	25569 	48931 	94509 	175003 	335947 	883692 	39115 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	235 	912 	15920 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        50        31        20        22        42        22        26        44        24        34        20        24        32        28        36        32 
dram[1]:        52        22        32        34        34        36        28        46        28        22        20        22        32        30        32        28 
dram[2]:        30        26        26        24        24        28        50        46        40        20        26        22        28        32        40        36 
dram[3]:        26        30        20        28        34        28        56        48        28        26        20        22        22        40        32        44 
dram[4]:        34        30        26        26        46        20        36        32        36        28        20        26        36        28        32        32 
dram[5]:        36        20        28        28        34        20        46        46        26        28        20        18        32        30        32        32 
maximum service time to same row:
dram[0]:      1438       983      1242      1191      1615      1397      1694      1951      1697      1967      1205      1800      1304      1051      1767      2444 
dram[1]:      1584      1038      1476      1309      1972      1551      1638      1601      1641      2006      1055      1348      1155      1210      1569      1361 
dram[2]:      1142      1378      1095      1613      1626      1466      1795      2022      2376      2125      1647      1232      1143      1264      1479      1543 
dram[3]:      1050      1043      1188      1138      1462      1786      1688      1854      2876      2285      1290      1249      1106      1412      1134      1236 
dram[4]:      1203      1164      1054      1106      1607      1704      1726      1838      2270      1884      1131      1638      1115      1409      1607      1755 
dram[5]:      1181      1200      1315      1110      1672      1228      1672      1591      2324      1674      1118      1141      1201      1100      1789      1894 
average row accesses per activate:
dram[0]:  1.261237  1.263194  1.263004  1.263838  1.267075  1.270680  1.272957  1.277475  1.257648  1.258399  1.261711  1.265060  1.275394  1.277606  1.277984  1.280361 
dram[1]:  1.258880  1.253700  1.263204  1.259861  1.268363  1.268038  1.271299  1.273203  1.253606  1.257542  1.261756  1.263465  1.273201  1.271821  1.276171  1.277307 
dram[2]:  1.257069  1.261787  1.260507  1.268858  1.267187  1.271163  1.282883  1.276788  1.253580  1.261294  1.262217  1.262882  1.274533  1.277442  1.280648  1.283324 
dram[3]:  1.257399  1.261809  1.259770  1.261149  1.266896  1.267078  1.269411  1.271933  1.255013  1.259893  1.264720  1.265620  1.272215  1.273949  1.276284  1.278722 
dram[4]:  1.258122  1.260728  1.265042  1.264645  1.264985  1.271394  1.271499  1.278952  1.258117  1.259465  1.262488  1.265197  1.274595  1.277296  1.279289  1.278181 
dram[5]:  1.257219  1.258826  1.258974  1.260947  1.268172  1.268514  1.270830  1.272374  1.257221  1.258414  1.261003  1.263988  1.273462  1.274145  1.278398  1.281472 
average row locality = 10736159/8472497 = 1.267178
average row locality_1 = 7552963/5725990 = 1.319067
average row locality_2 = 3183196/2746507 = 1.158998
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     68899     74928     68683     70877     69213     69956     69487     71207     69125     71753     68878     71064     66492     68611     65609     67241 
dram[1]:     67487     70445     68075     70019     68189     68110     69611     68864     68541     68115     68966     68850     65477     66359     66365     66116 
dram[2]:     70277     69619     70686     69280     70108     68104     73602     70179     70121     67883     70231     70758     68165     66337     68011     65940 
dram[3]:     68150     68389     68554     70151     69535     68247     68420     67281     69639     68387     67927     69432     66645     66650     66935     66068 
dram[4]:     68067     70315     69697     71021     67770     70243     69074     70818     68906     70027     68250     72888     67051     67066     65530     67921 
dram[5]:     68088     68821     69815     68393     67857     69313     68218     68026     68297     68660     68306     68932     64996     66115     64997     66660 
total reads: 6591461
bank skew: 74928/64996 = 1.15
chip skew: 1112023/1085494 = 1.02
number of total write accesses:
dram[0]:     43399     49442     43204     45367     43729     44472     43996     45722     43647     46273     43390     45572     40988     43101     40126     41760 
dram[1]:     41989     44943     42594     44515     42706     42629     44129     43379     43061     42648     43492     43371     39996     40867     40887     40643 
dram[2]:     44785     44121     45205     43774     44632     42615     48109     44686     44634     42404     44739     45263     42654     40836     42534     40463 
dram[3]:     42656     42896     43073     44635     44060     42769     42935     41802     44155     42917     42455     43963     41160     41163     41457     40594 
dram[4]:     42566     44826     44220     45535     42290     44758     43577     45330     43430     44539     42758     47393     41547     41568     40052     42445 
dram[5]:     42590     43319     44316     42908     42370     43842     42734     42544     42820     43174     42836     43453     39517     40638     39521     41190 
total reads: 4144787
bank skew: 49442/39517 = 1.25
chip skew: 704188/677772 = 1.04
average mf latency per bank:
dram[0]:        904      1387       899      1072       906      1070       918      1095       897      1064       903      1069       912      1088       923      1082
dram[1]:        836       867       834       850       836       860       843       860       824       847       835       859       845       864       852       885
dram[2]:        965       939       961       929       971       939      1007       941       949       923       963       952       978       942       976       959
dram[3]:        850       850       854       842       862       856       866       845       846       825       855       837       863       846       869       851
dram[4]:        870       948       867       949       874       954       880       957       860       944       866       965       883       954       887       965
dram[5]:        823       830       824       818       833       827       835       836       818       818       824       824       836       830       845       841
maximum mf latency per bank:
dram[0]:       5886      8040      5231      7180      5263      7041      6474      6945      5883      7164      5657      6966      5944      7132      5409      7157
dram[1]:       6147      5823      5952      5283      5068      5799      5741      5859      6581      6100      6414      6055      6032      5450      5972      5491
dram[2]:       6158      5594      5882      5152      6039      5509      6801      5235      6388      5875      6624      5932      6321      5512      6231      5178
dram[3]:       5149      5492      5396      5836      5297      6490      5159      6125      6127      6112      6016      5555      6038      6188      5592      5436
dram[4]:       5843      6058      6229      6153      4829      6145      5863      6275      5327      6088      5994      6741      5641      5427      6003      5619
dram[5]:       5553      6250      5976      6733      5995      5780      5481      5500      6264      5649      5783      5606      5180      4483      6597      5623
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11268112 n_nop=4771493 n_act=1432133 n_pre=1432117 n_req=1382855 n_req_1=947942 n_req_2=434913 n_req_3=0 n_rd=2224028 n_write=1408341 bw_util=0.4909 bw_util_1=0.3365 bw_util_2=0.1544 bw_util_3=0 blp=10.436115 blp_1= 5.499402 blp_2= 2.925823 blp_3= -nan
 n_activity=11254317 dram_eff=0.4915 dram_eff_1=0.3369 dram_eff_2=0.1546 dram_eff_3=0
bk0: 137798a 4576558i bk1: 149854a 3656336i bk2: 137366a 4189813i bk3: 141754a 3788740i bk4: 138426a 3827639i bk5: 139908a 3614477i bk6: 138970a 3525070i bk7: 142412a 3181523i bk8: 138250a 4552301i bk9: 143504a 4043883i bk10: 137754a 4204239i bk11: 142128a 3804163i bk12: 132984a 4258547i bk13: 137220a 3844533i bk14: 131218a 4091509i bk15: 134482a 3737887i 
bw_dist = 0.337	0.154	0.000	0.508	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5096
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11268112 n_nop=4925855 n_act=1399722 n_pre=1399706 n_req=1360421 n_req_1=947942 n_req_2=412479 n_req_3=0 n_rd=2179154 n_write=1363675 bw_util=0.4829 bw_util_1=0.3365 bw_util_2=0.1464 bw_util_3=0 blp=10.091357 blp_1= 5.461538 blp_2= 2.822942 blp_3= -nan
 n_activity=11204010 dram_eff=0.4857 dram_eff_1=0.3384 dram_eff_2=0.1473 dram_eff_3=0
bk0: 134974a 4840455i bk1: 140890a 4277013i bk2: 136148a 4399993i bk3: 140038a 4009361i bk4: 136372a 4097862i bk5: 136218a 3971229i bk6: 139218a 3647543i bk7: 137728a 3626525i bk8: 137080a 4693008i bk9: 136230a 4565847i bk10: 137928a 4316953i bk11: 137700a 4189333i bk12: 130954a 4476816i bk13: 132718a 4234151i bk14: 132730a 4112056i bk15: 132228a 4002632i 
bw_dist = 0.337	0.146	0.000	0.511	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5298
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11268112 n_nop=4792287 n_act=1427190 n_pre=1427182 n_req=1380135 n_req_1=947946 n_req_2=432189 n_req_3=0 n_rd=2218569 n_write=1402884 bw_util=0.4899 bw_util_1=0.3365 bw_util_2=0.1534 bw_util_3=0 blp=10.394114 blp_1= 5.505532 blp_2= 2.901243 blp_3= -nan
 n_activity=11248142 dram_eff=0.4908 dram_eff_1=0.3371 dram_eff_2=0.1537 dram_eff_3=0
bk0: 140552a 4425353i bk1: 139238a 4303346i bk2: 141372a 4008019i bk3: 138560a 4008653i bk4: 140214a 3748389i bk5: 136204a 3856454i bk6: 147202a 3058603i bk7: 140358a 3301528i bk8: 140240a 4443507i bk9: 135764a 4499919i bk10: 140460a 4082793i bk11: 141514a 3813796i bk12: 136325a 4051454i bk13: 132670a 4133214i bk14: 136018a 3803071i bk15: 131878a 3918790i 
bw_dist = 0.337	0.153	0.000	0.508	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4023
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11268112 n_nop=4921400 n_act=1400290 n_pre=1400275 n_req=1361244 n_req_1=947946 n_req_2=413298 n_req_3=0 n_rd=2180780 n_write=1365367 bw_util=0.4832 bw_util_1=0.3365 bw_util_2=0.1467 bw_util_3=0 blp=10.105849 blp_1= 5.465521 blp_2= 2.819467 blp_3= -nan
 n_activity=11204897 dram_eff=0.4859 dram_eff_1=0.3384 dram_eff_2=0.1475 dram_eff_3=0
bk0: 136294a 4748790i bk1: 136776a 4535333i bk2: 137108a 4353650i bk3: 140302a 3998280i bk4: 139068a 3928141i bk5: 136492a 3942602i bk6: 136838a 3807030i bk7: 134558a 3818933i bk8: 139272a 4593986i bk9: 136774a 4527295i bk10: 135852a 4451682i bk11: 138856a 4103931i bk12: 133290a 4288563i bk13: 133298a 4171772i bk14: 133866a 4021357i bk15: 132136a 3990521i 
bw_dist = 0.337	0.147	0.000	0.511	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5555
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11268112 n_nop=4823804 n_act=1420709 n_pre=1420695 n_req=1375478 n_req_1=947918 n_req_2=427560 n_req_3=0 n_rd=2209262 n_write=1393642 bw_util=0.4883 bw_util_1=0.3365 bw_util_2=0.1518 bw_util_3=0 blp=10.309524 blp_1= 5.485725 blp_2= 2.876889 blp_3= -nan
 n_activity=11239796 dram_eff=0.4895 dram_eff_1=0.3373 dram_eff_2=0.1522 dram_eff_3=0
bk0: 136134a 4712645i bk1: 140630a 4269239i bk2: 139394a 4155294i bk3: 142040a 3822857i bk4: 135540a 4063154i bk5: 140480a 3627199i bk6: 138148a 3636953i bk7: 141636a 3284471i bk8: 137812a 4605847i bk9: 140054a 4294506i bk10: 136494a 4351217i bk11: 145774a 3623165i bk12: 134100a 4194745i bk13: 134130a 4065879i bk14: 131058a 4127832i bk15: 135838a 3694668i 
bw_dist = 0.336	0.152	0.000	0.509	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2177
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11268112 n_nop=4956777 n_act=1392429 n_pre=1392417 n_req=1356328 n_req_1=947932 n_req_2=408396 n_req_3=0 n_rd=2170961 n_write=1355528 bw_util=0.4815 bw_util_1=0.3365 bw_util_2=0.145 bw_util_3=0 blp=10.014069 blp_1= 5.448021 blp_2= 2.804243 blp_3= -nan
 n_activity=11194562 dram_eff=0.4846 dram_eff_1=0.3387 dram_eff_2=0.1459 dram_eff_3=0
bk0: 136174a 4763116i bk1: 137640a 4509346i bk2: 139630a 4210476i bk3: 136782a 4236339i bk4: 135714a 4167932i bk5: 138624a 3875457i bk6: 136428a 3865214i bk7: 136049a 3761953i bk8: 136592a 4765669i bk9: 137320a 4527868i bk10: 136610a 4411876i bk11: 137864a 4216430i bk12: 129992a 4548172i bk13: 132230a 4289550i bk14: 129994a 4316130i bk15: 133318a 3987451i 
bw_dist = 0.337	0.145	0.000	0.512	0.007
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3637

========= L2 cache stats =========
L2_cache_bank[0]: Access = 588239, Miss = 546393, Miss_rate = 0.929, Pending_hits = 1473, Reservation_fails = 252207
L2_cache_bank[1]: Access = 635934, Miss = 565649, Miss_rate = 0.889, Pending_hits = 2252, Reservation_fails = 489531
L2_cache_bank[2]: Access = 583117, Miss = 542716, Miss_rate = 0.931, Pending_hits = 1312, Reservation_fails = 360550
L2_cache_bank[3]: Access = 596749, Miss = 546884, Miss_rate = 0.916, Pending_hits = 1554, Reservation_fails = 430570
L2_cache_bank[4]: Access = 609625, Miss = 561213, Miss_rate = 0.921, Pending_hits = 2239, Reservation_fails = 373719
L2_cache_bank[5]: Access = 597937, Miss = 548112, Miss_rate = 0.917, Pending_hits = 1613, Reservation_fails = 326925
L2_cache_bank[6]: Access = 587632, Miss = 545822, Miss_rate = 0.929, Pending_hits = 1420, Reservation_fails = 342267
L2_cache_bank[7]: Access = 593950, Miss = 544620, Miss_rate = 0.917, Pending_hits = 1565, Reservation_fails = 389271
L2_cache_bank[8]: Access = 586070, Miss = 544352, Miss_rate = 0.929, Pending_hits = 1344, Reservation_fails = 307411
L2_cache_bank[9]: Access = 608354, Miss = 560309, Miss_rate = 0.921, Pending_hits = 2227, Reservation_fails = 487338
L2_cache_bank[10]: Access = 580914, Miss = 540578, Miss_rate = 0.931, Pending_hits = 1280, Reservation_fails = 344115
L2_cache_bank[11]: Access = 587390, Miss = 544931, Miss_rate = 0.928, Pending_hits = 1377, Reservation_fails = 399131
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 588239, Miss = 546393 (0.929), PendingHit = 1473 (0.0025)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 635934, Miss = 565649 (0.889), PendingHit = 2252 (0.00354)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 583117, Miss = 542716 (0.931), PendingHit = 1312 (0.00225)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 596749, Miss = 546884 (0.916), PendingHit = 1554 (0.0026)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 609625, Miss = 561213 (0.921), PendingHit = 2239 (0.00367)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 597937, Miss = 548112 (0.917), PendingHit = 1613 (0.0027)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 587632, Miss = 545822 (0.929), PendingHit = 1420 (0.00242)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 593950, Miss = 544620 (0.917), PendingHit = 1565 (0.00263)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 586070, Miss = 544352 (0.929), PendingHit = 1344 (0.00229)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 608354, Miss = 560309 (0.921), PendingHit = 2227 (0.00366)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 580914, Miss = 540578 (0.931), PendingHit = 1280 (0.0022)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 587390, Miss = 544931 (0.928), PendingHit = 1377 (0.00234)
L2 Cache Total Miss Rate = 0.921
Stream 1: L2 Cache Miss Rate = 0.999
Stream 2: L2 Cache Miss Rate = 0.844
Stream 1: Accesses  = 3568740
Stream 1: Misses  = 3565317
Stream 2: Accesses  = 3587171
Stream 2: Misses  = 3026262
Stream 1+2: Accesses  = 7155911
Stream 1+2: Misses  = 6591579
Total Accesses  = 7155911
MPKI-CORES
CORE_L2MPKI_0	1.597
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	3.458
CORE_L2MPKI_31	3.373
CORE_L2MPKI_32	3.469
CORE_L2MPKI_33	3.355
CORE_L2MPKI_34	3.479
CORE_L2MPKI_35	3.337
CORE_L2MPKI_36	3.428
CORE_L2MPKI_37	3.345
CORE_L2MPKI_38	3.410
CORE_L2MPKI_39	3.354
CORE_L2MPKI_40	21.753
CORE_L2MPKI_41	17.338
CORE_L2MPKI_42	20.860
CORE_L2MPKI_43	19.750
CORE_L2MPKI_44	19.724
CORE_L2MPKI_45	20.818
CORE_L2MPKI_46	19.823
CORE_L2MPKI_47	19.698
CORE_L2MPKI_48	19.881
CORE_L2MPKI_49	18.024
CORE_L2MPKI_50	83.345
CORE_L2MPKI_51	82.102
CORE_L2MPKI_52	85.228
CORE_L2MPKI_53	81.985
CORE_L2MPKI_54	82.870
CORE_L2MPKI_55	83.461
CORE_L2MPKI_56	85.486
CORE_L2MPKI_57	84.072
CORE_L2MPKI_58	83.361
CORE_L2MPKI_59	83.108
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 35.556
MISSES-CORES
CORE_MISSES_0	119851
CORE_MISSES_1	117872
CORE_MISSES_2	122387
CORE_MISSES_3	121703
CORE_MISSES_4	117212
CORE_MISSES_5	123670
CORE_MISSES_6	115928
CORE_MISSES_7	120465
CORE_MISSES_8	121043
CORE_MISSES_9	118501
CORE_MISSES_10	117862
CORE_MISSES_11	119124
CORE_MISSES_12	117221
CORE_MISSES_13	120402
CORE_MISSES_14	119182
CORE_MISSES_15	120501
CORE_MISSES_16	119821
CORE_MISSES_17	115903
CORE_MISSES_18	122422
CORE_MISSES_19	120400
CORE_MISSES_20	117860
CORE_MISSES_21	118501
CORE_MISSES_22	115880
CORE_MISSES_23	116560
CORE_MISSES_24	117160
CORE_MISSES_25	118543
CORE_MISSES_26	119803
CORE_MISSES_27	116440
CORE_MISSES_28	115860
CORE_MISSES_29	117240
CORE_MISSES_30	95289
CORE_MISSES_31	90203
CORE_MISSES_32	95645
CORE_MISSES_33	93896
CORE_MISSES_34	94484
CORE_MISSES_35	96112
CORE_MISSES_36	95857
CORE_MISSES_37	96201
CORE_MISSES_38	96660
CORE_MISSES_39	96596
CORE_MISSES_40	106131
CORE_MISSES_41	87355
CORE_MISSES_42	100095
CORE_MISSES_43	93179
CORE_MISSES_44	102800
CORE_MISSES_45	99636
CORE_MISSES_46	93526
CORE_MISSES_47	92932
CORE_MISSES_48	103369
CORE_MISSES_49	92264
CORE_MISSES_50	111458
CORE_MISSES_51	108677
CORE_MISSES_52	113450
CORE_MISSES_53	105990
CORE_MISSES_54	111268
CORE_MISSES_55	107842
CORE_MISSES_56	115489
CORE_MISSES_57	112242
CORE_MISSES_58	110754
CORE_MISSES_59	106862
L2_MISSES = 6591579
L2_total_cache_accesses = 7155911
L2_total_cache_misses = 6591579
L2_total_cache_miss_rate = 0.9211
L2_total_cache_pending_hits = 19656
L2_total_cache_reservation_fails = 4503035
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 541304
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19289
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4966448
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3369426
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1625000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1102764
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3316
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 364
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 130
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 30745
L2_cache_data_port_util = 0.082
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=20039982
icnt_total_pkts_simt_to_mem=16763464
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     305.8384
gpu_ipc_2 =       2.4633
gpu_tot_sim_cycle_stream_1 = 8992344
gpu_tot_sim_cycle_stream_2 = 8993587
gpu_sim_insn_1 = 2750204416
gpu_sim_insn_2 = 22154112
gpu_sim_cycle = 8993588
gpu_sim_insn = 2772358528
gpu_ipc =     308.2595
gpu_tot_sim_cycle = 8993588
gpu_tot_sim_insn = 2772358528
gpu_tot_ipc =     308.2595
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 41432058
gpu_stall_icnt2sh    = 139058
gpu_total_sim_rate=225615

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 43857192
	L1I_total_cache_misses = 62228
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 125680, Miss = 125680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7839630
	L1D_cache_core[1]: Access = 124360, Miss = 124360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7923056
	L1D_cache_core[2]: Access = 128900, Miss = 128900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7933415
	L1D_cache_core[3]: Access = 128200, Miss = 128200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7889058
	L1D_cache_core[4]: Access = 123720, Miss = 123720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7814393
	L1D_cache_core[5]: Access = 128880, Miss = 128880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7880192
	L1D_cache_core[6]: Access = 122440, Miss = 122440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7896273
	L1D_cache_core[7]: Access = 126320, Miss = 126320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7895903
	L1D_cache_core[8]: Access = 126900, Miss = 126900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7940998
	L1D_cache_core[9]: Access = 125000, Miss = 125000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7826726
	L1D_cache_core[10]: Access = 124360, Miss = 124360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7902656
	L1D_cache_core[11]: Access = 124960, Miss = 124960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7896669
	L1D_cache_core[12]: Access = 123740, Miss = 123740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7890498
	L1D_cache_core[13]: Access = 126240, Miss = 126240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7820381
	L1D_cache_core[14]: Access = 125040, Miss = 125040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7902357
	L1D_cache_core[15]: Access = 127680, Miss = 127680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7899908
	L1D_cache_core[16]: Access = 125660, Miss = 125660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7827427
	L1D_cache_core[17]: Access = 121760, Miss = 121760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7829357
	L1D_cache_core[18]: Access = 128280, Miss = 128280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7888577
	L1D_cache_core[19]: Access = 126900, Miss = 126900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7944926
	L1D_cache_core[20]: Access = 123720, Miss = 123720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7804992
	L1D_cache_core[21]: Access = 124360, Miss = 124360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7732835
	L1D_cache_core[22]: Access = 122400, Miss = 122400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7944418
	L1D_cache_core[23]: Access = 122420, Miss = 122420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7796600
	L1D_cache_core[24]: Access = 123020, Miss = 123020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7880204
	L1D_cache_core[25]: Access = 125060, Miss = 125060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7820013
	L1D_cache_core[26]: Access = 125640, Miss = 125640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7853671
	L1D_cache_core[27]: Access = 122940, Miss = 122940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7709941
	L1D_cache_core[28]: Access = 122360, Miss = 122360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7790098
	L1D_cache_core[29]: Access = 123760, Miss = 123760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7861509
	L1D_cache_core[30]: Access = 49524, Miss = 49524, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3064926
	L1D_cache_core[31]: Access = 48244, Miss = 48244, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3093776
	L1D_cache_core[32]: Access = 48904, Miss = 48904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3114586
	L1D_cache_core[33]: Access = 49564, Miss = 49564, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3048049
	L1D_cache_core[34]: Access = 49544, Miss = 49544, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3005986
	L1D_cache_core[35]: Access = 50864, Miss = 50864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3135181
	L1D_cache_core[36]: Access = 50184, Miss = 50184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3078576
	L1D_cache_core[37]: Access = 51464, Miss = 51464, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3113155
	L1D_cache_core[38]: Access = 51444, Miss = 51444, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3184124
	L1D_cache_core[39]: Access = 51524, Miss = 51524, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3131434
	L1D_cache_core[40]: Access = 11840, Miss = 11840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 777548
	L1D_cache_core[41]: Access = 12456, Miss = 12456, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 780833
	L1D_cache_core[42]: Access = 11832, Miss = 11832, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 749386
	L1D_cache_core[43]: Access = 12464, Miss = 12464, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 768239
	L1D_cache_core[44]: Access = 13172, Miss = 13172, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 784525
	L1D_cache_core[45]: Access = 12452, Miss = 12452, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 795280
	L1D_cache_core[46]: Access = 12484, Miss = 12484, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 767779
	L1D_cache_core[47]: Access = 12464, Miss = 12464, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 810559
	L1D_cache_core[48]: Access = 12472, Miss = 12472, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 776943
	L1D_cache_core[49]: Access = 13124, Miss = 13124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 807748
	L1D_cache_core[50]: Access = 154, Miss = 154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 826
	L1D_cache_core[51]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 750
	L1D_cache_core[52]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1025
	L1D_cache_core[53]: Access = 148, Miss = 148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[54]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 802
	L1D_cache_core[55]: Access = 148, Miss = 148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 998
	L1D_cache_core[56]: Access = 156, Miss = 156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 841
	L1D_cache_core[57]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[58]: Access = 154, Miss = 154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1068
	L1D_cache_core[59]: Access = 148, Miss = 148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 796
	L1D_total_cache_accesses = 4378236
	L1D_total_cache_misses = 4378236
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 274634032
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 219894
	L1C_total_cache_misses = 1440
	L1C_total_cache_miss_rate = 0.0065
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2628236
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 221821491
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 218454
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1750000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 52812541
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 43794964
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 62228
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
163086, 163086, 163086, 163086, 159466, 159466, 159466, 159466, 146732, 146732, 146732, 146732, 146247, 146247, 146247, 146247, 
gpgpu_n_tot_thrd_icount = 2774179104
gpgpu_n_tot_w_icount = 86693097
gpgpu_n_stall_shd_mem = 489132921
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5804660
gpgpu_n_mem_write_global = 1750000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 87242848
gpgpu_n_store_insn = 56000000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7036608
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 489132921
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:726906398	W0_Idle:168972882	W0_Scoreboard:96658095	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:86693185
Warp Occupancy Distribution:
Stall:361300180	W0_Idle:26470728	W0_Scoreboard:78366428	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:73477944
Warp Occupancy Distribution:
Stall:365606218	W0_Idle:142502154	W0_Scoreboard:18291667	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13215241
warp_utilization0: 0.080329
warp_utilization1: 0.136167
warp_utilization2: 0.024490
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 21025888 {8:2628236,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 238000000 {136:1750000,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 127710624 {40:3166745,72:4305,136:5374,}
traffic_breakdown_coretomem[INST_ACC_R] = 32640 {8:4080,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 357439824 {136:2628234,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 14000000 {8:1750000,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 127683784 {40:3166074,72:4305,136:5374,}
traffic_breakdown_memtocore[INST_ACC_R] = 554880 {136:4080,}
maxmrqlatency = 1565 
maxdqlatency = 0 
maxmflatency = 8040 
averagemflatency = 1359 
averagemflatency_1 = 1547 
averagemflatency_2= 1173 
averagemrqlatency_1 = 76 
averagemrqlatency_2 = 66 
max_icnt2mem_latency = 7400 
max_icnt2sh_latency = 8993587 
mrq_lat_table:3196789 	104393 	180824 	370247 	1011536 	1774877 	2369638 	1827763 	469946 	10919 	59 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	140243 	405542 	1935054 	4002647 	1063582 	6976 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	38231 	129288 	465408 	408841 	455336 	1062444 	2624597 	2144501 	227309 	2719 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5299371 	483337 	19935 	1388 	13 	0 	0 	0 	0 	794 	1384 	2805 	5737 	11514 	25569 	48931 	94509 	175003 	335947 	883692 	164115 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	274 	945 	16757 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        50        31        20        22        42        22        26        44        24        34        20        24        34        28        36        32 
dram[1]:        52        22        32        34        34        36        28        46        28        22        20        22        32        30        32        28 
dram[2]:        30        26        26        24        24        28        50        46        40        20        26        22        28        32        40        36 
dram[3]:        26        30        20        28        34        28        56        48        28        26        20        22        22        40        32        44 
dram[4]:        34        30        26        26        46        20        36        32        36        28        20        26        36        28        32        32 
dram[5]:        36        20        28        28        34        20        46        46        26        28        20        18        32        30        32        32 
maximum service time to same row:
dram[0]:      1438       983      1242      1191      1615      1397      1694      1951      1697      1967      1205      1800      1304      1051      1767      2444 
dram[1]:      1584      1038      1476      1309      1972      1551      1638      1601      1641      2006      1055      1348      1155      1210      1569      1361 
dram[2]:      1142      1378      1095      1613      1626      1466      1795      2022      2376      2125      1647      1232      1143      1264      1479      1543 
dram[3]:      1050      1043      1188      1138      1462      1786      1688      1854      2876      2285      1290      1249      1106      1412      1134      1236 
dram[4]:      1203      1164      1054      1106      1607      1704      1726      1838      2270      1884      1131      1638      1115      1409      1607      1755 
dram[5]:      1181      1200      1315      1110      1672      1228      1672      1591      2324      1674      1118      1141      1201      1100      1789      1894 
average row accesses per activate:
dram[0]:  1.266139  1.266946  1.267414  1.267576  1.270763  1.275123  1.276883  1.280996  1.262127  1.262319  1.265772  1.268842  1.280080  1.281370  1.282906  1.284699 
dram[1]:  1.263259  1.257684  1.267416  1.264706  1.272398  1.271935  1.274958  1.276907  1.258055  1.261567  1.265307  1.266642  1.277807  1.276805  1.280136  1.281702 
dram[2]:  1.261236  1.266004  1.264953  1.273497  1.271221  1.275266  1.285796  1.280997  1.257845  1.265175  1.265830  1.266999  1.279169  1.282528  1.284491  1.287668 
dram[3]:  1.261296  1.265693  1.264152  1.265470  1.270944  1.271064  1.273125  1.275796  1.258937  1.263967  1.267986  1.269024  1.276591  1.278176  1.280634  1.283082 
dram[4]:  1.262428  1.264683  1.269582  1.269062  1.269564  1.275365  1.275241  1.282628  1.262147  1.263740  1.266398  1.268318  1.279020  1.281745  1.283855  1.282400 
dram[5]:  1.261474  1.262691  1.263076  1.265359  1.272358  1.272593  1.274257  1.276469  1.260784  1.261912  1.264868  1.267364  1.278206  1.278105  1.283079  1.285493 
average row locality = 11316991/8902118 = 1.271269
average row locality_1 = 7885840/5968979 = 1.321137
average row locality_2 = 3431151/2933139 = 1.169788
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     72897     78946     72742     74991     73332     73890     73527     75291     73085     75736     72819     75060     70475     72701     69539     71211 
dram[1]:     71450     74490     72072     74036     72187     72159     73629     72917     72502     72147     72965     72874     69357     70220     70313     70039 
dram[2]:     74329     73605     74759     73249     74111     72072     77664     74192     74103     71849     74216     74753     72167     70260     72049     69941 
dram[3]:     72138     72407     72626     74214     73503     72287     72455     71290     73636     72340     71916     73474     70630     70605     70879     70040 
dram[4]:     72098     74369     73735     75102     71754     74322     73122     74813     72952     73994     72244     76900     71003     71047     69502     71900 
dram[5]:     72061     72872     73906     72374     71878     73380     72221     72058     72326     72707     72280     72910     68920     70095     68906     70635 
total reads: 6975744
bank skew: 78946/68906 = 1.15
chip skew: 1176242/1149529 = 1.02
number of total write accesses:
dram[0]:     45450     51495     45310     47524     45891     46453     46062     47850     45642     48307     45375     47609     43022     45237     42120     43778 
dram[1]:     43998     47040     44638     46557     44754     44728     46176     45474     45067     44717     45531     45439     41917     42777     42886     42620 
dram[2]:     46877     46159     47315     45786     46684     44635     50221     46735     46664     44413     46768     47318     44703     42800     44620     42505 
dram[3]:     44688     44966     45174     46751     46075     44854     45015     43835     46203     44902     44475     46046     43187     43168     43456     42613 
dram[4]:     44646     46924     46290     47662     44327     46871     45670     47374     45505     46564     44799     49441     43547     43594     42083     44474 
dram[5]:     44622     45427     46450     44945     44446     45938     44780     44610     44887     45283     44843     45458     41472     42653     41479     43216 
total reads: 4341335
bank skew: 51495/41472 = 1.24
chip skew: 737125/710509 = 1.04
average mf latency per bank:
dram[0]:        906      1369       901      1068       908      1067       920      1090       900      1060       906      1066       914      1083       926      1079
dram[1]:        839       871       837       855       840       865       846       865       827       852       838       863       848       870       855       889
dram[2]:        965       937       962       929       972       939      1006       940       951       923       964       950       979       941       977       958
dram[3]:        860       857       865       849       872       863       877       853       857       834       866       844       874       854       880       859
dram[4]:        874       949       871       951       879       956       884       959       864       946       870       965       886       956       892       967
dram[5]:        830       836       830       826       840       834       842       843       824       825       831       831       843       837       852       848
maximum mf latency per bank:
dram[0]:       5886      8040      5231      7180      5263      7041      6474      6945      5883      7164      5657      6966      5944      7132      5409      7157
dram[1]:       6147      5823      5952      5283      5068      5799      5741      5859      6581      6100      6414      6055      6032      5450      5972      5491
dram[2]:       6158      5594      5882      5152      6039      5509      6801      5235      6388      5875      6624      5932      6321      5512      6231      5178
dram[3]:       5149      5492      5396      5836      5297      6490      5159      6125      6127      6112      6016      5555      6038      6188      5592      5436
dram[4]:       5843      6058      6229      6153      4829      6145      5863      6275      5327      6088      5994      6741      5641      5427      6003      5619
dram[5]:       5553      6250      5976      6733      5995      5780      5481      5500      6264      5649      5783      5606      5180      4483      6597      5623
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11871535 n_nop=5037208 n_act=1503830 n_pre=1503817 n_req=1467908 n_req_1=1020862 n_req_2=447046 n_req_3=0 n_rd=2352456 n_write=1474224 bw_util=0.4946 bw_util_1=0.344 bw_util_2=0.1506 bw_util_3=0 blp=10.416064 blp_1= 5.607832 blp_2= 2.892221 blp_3= -nan
 n_activity=11855792 dram_eff=0.4952 dram_eff_1=0.3444 dram_eff_2=0.1508 dram_eff_3=0
bk0: 145792a 4832464i bk1: 157892a 3902320i bk2: 145482a 4420941i bk3: 149980a 4005252i bk4: 146663a 4037065i bk5: 147778a 3838516i bk6: 147052a 3726521i bk7: 150581a 3370245i bk8: 146170a 4813785i bk9: 151472a 4291324i bk10: 145638a 4451955i bk11: 150112a 4039847i bk12: 140950a 4487868i bk13: 145398a 4051440i bk14: 139078a 4308534i bk15: 142418a 3943361i 
bw_dist = 0.344	0.151	0.000	0.504	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4935
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11871535 n_nop=5194269 n_act=1470982 n_pre=1470972 n_req=1445023 n_req_1=1020862 n_req_2=424161 n_req_3=0 n_rd=2306694 n_write=1428618 bw_util=0.4869 bw_util_1=0.344 bw_util_2=0.1429 bw_util_3=0 blp=10.078171 blp_1= 5.564840 blp_2= 2.793395 blp_3= -nan
 n_activity=11805424 dram_eff=0.4896 dram_eff_1=0.3459 dram_eff_2=0.1437 dram_eff_3=0
bk0: 142898a 5107891i bk1: 148980a 4520967i bk2: 144144a 4645420i bk3: 148069a 4245313i bk4: 144374a 4326040i bk5: 144318a 4184547i bk6: 147256a 3856111i bk7: 145832a 3822141i bk8: 145004a 4962679i bk9: 144294a 4814577i bk10: 145930a 4561863i bk11: 145746a 4421598i bk12: 138713a 4724138i bk13: 140436a 4471011i bk14: 140622a 4333270i bk15: 140078a 4215034i 
bw_dist = 0.344	0.143	0.000	0.508	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5364
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11871535 n_nop=5059433 n_act=1498561 n_pre=1498547 n_req=1464987 n_req_1=1020866 n_req_2=444121 n_req_3=0 n_rd=2346614 n_write=1468380 bw_util=0.4936 bw_util_1=0.344 bw_util_2=0.1496 bw_util_3=0 blp=10.369006 blp_1= 5.609088 blp_2= 2.869380 blp_3= -nan
 n_activity=11849749 dram_eff=0.4945 dram_eff_1=0.3446 dram_eff_2=0.1499 dram_eff_3=0
bk0: 148658a 4677497i bk1: 147210a 4559223i bk2: 149518a 4244581i bk3: 146498a 4247402i bk4: 148220a 3976487i bk5: 144142a 4076619i bk6: 155326a 3261834i bk7: 148376a 3506637i bk8: 148206a 4707774i bk9: 143698a 4754322i bk10: 148430a 4326974i bk11: 149504a 4048721i bk12: 144334a 4281685i bk13: 140520a 4364882i bk14: 144098a 4009517i bk15: 139876a 4122912i 
bw_dist = 0.344	0.150	0.000	0.505	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3692
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11871535 n_nop=5187835 n_act=1472035 n_pre=1472026 n_req=1446108 n_req_1=1020866 n_req_2=425242 n_req_3=0 n_rd=2308856 n_write=1430783 bw_util=0.4872 bw_util_1=0.344 bw_util_2=0.1433 bw_util_3=0 blp=10.097980 blp_1= 5.570610 blp_2= 2.790521 blp_3= -nan
 n_activity=11806205 dram_eff=0.4899 dram_eff_1=0.3459 dram_eff_2=0.1441 dram_eff_3=0
bk0: 144274a 5006704i bk1: 144808a 4780160i bk2: 145250a 4589845i bk3: 148428a 4223740i bk4: 147004a 4160569i bk5: 144572a 4152012i bk6: 144910a 4008056i bk7: 142580a 4021941i bk8: 147272a 4853265i bk9: 144676a 4784630i bk10: 143832a 4692766i bk11: 146942a 4335029i bk12: 141260a 4519690i bk13: 141210a 4395389i bk14: 141758a 4239024i bk15: 140080a 4198442i 
bw_dist = 0.344	0.143	0.000	0.507	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5724
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11871535 n_nop=5089415 n_act=1492466 n_pre=1492454 n_req=1460523 n_req_1=1020832 n_req_2=439691 n_req_3=0 n_rd=2337684 n_write=1459516 bw_util=0.4921 bw_util_1=0.344 bw_util_2=0.1481 bw_util_3=0 blp=10.293594 blp_1= 5.593773 blp_2= 2.844082 blp_3= -nan
 n_activity=11841473 dram_eff=0.4934 dram_eff_1=0.3448 dram_eff_2=0.1485 dram_eff_3=0
bk0: 144196a 4963825i bk1: 148736a 4512135i bk2: 147470a 4389995i bk3: 150204a 4045576i bk4: 143506a 4289799i bk5: 148638a 3830877i bk6: 146240a 3839024i bk7: 149626a 3487969i bk8: 145898a 4862286i bk9: 147988a 4543848i bk10: 144488a 4596132i bk11: 153798a 3854448i bk12: 142005a 4430351i bk13: 142091a 4287987i bk14: 139002a 4343531i bk15: 143798a 3900343i 
bw_dist = 0.344	0.148	0.000	0.505	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2108
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11871535 n_nop=5223088 n_act=1464215 n_pre=1464201 n_req=1441195 n_req_1=1020847 n_req_2=420348 n_req_3=0 n_rd=2299031 n_write=1421000 bw_util=0.4856 bw_util_1=0.344 bw_util_2=0.1416 bw_util_3=0 blp=10.013205 blp_1= 5.555026 blp_2= 2.775922 blp_3= -nan
 n_activity=11796514 dram_eff=0.4887 dram_eff_1=0.3462 dram_eff_2=0.1425 dram_eff_3=0
bk0: 144120a 5023036i bk1: 145744a 4751833i bk2: 147812a 4438974i bk3: 144748a 4469858i bk4: 143753a 4391904i bk5: 146756a 4085881i bk6: 144440a 4069927i bk7: 144116a 3956730i bk8: 144644a 5017947i bk9: 145414a 4765969i bk10: 144560a 4656607i bk11: 145820a 4447418i bk12: 137836a 4783478i bk13: 140190a 4512466i bk14: 137808a 4536280i bk15: 141270a 4190125i 
bw_dist = 0.344	0.142	0.000	0.508	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3881

========= L2 cache stats =========
L2_cache_bank[0]: Access = 621713, Miss = 578427, Miss_rate = 0.930, Pending_hits = 1488, Reservation_fails = 277539
L2_cache_bank[1]: Access = 669771, Miss = 597836, Miss_rate = 0.893, Pending_hits = 2270, Reservation_fails = 522289
L2_cache_bank[2]: Access = 616379, Miss = 574486, Miss_rate = 0.932, Pending_hits = 1325, Reservation_fails = 374608
L2_cache_bank[3]: Access = 630323, Miss = 578891, Miss_rate = 0.918, Pending_hits = 1568, Reservation_fails = 447116
L2_cache_bank[4]: Access = 643319, Miss = 593411, Miss_rate = 0.922, Pending_hits = 2251, Reservation_fails = 393126
L2_cache_bank[5]: Access = 631380, Miss = 579935, Miss_rate = 0.919, Pending_hits = 1633, Reservation_fails = 346113
L2_cache_bank[6]: Access = 621089, Miss = 577790, Miss_rate = 0.930, Pending_hits = 1431, Reservation_fails = 364479
L2_cache_bank[7]: Access = 627559, Miss = 576671, Miss_rate = 0.919, Pending_hits = 1589, Reservation_fails = 412577
L2_cache_bank[8]: Access = 619609, Miss = 576423, Miss_rate = 0.930, Pending_hits = 1352, Reservation_fails = 324459
L2_cache_bank[9]: Access = 641966, Miss = 592458, Miss_rate = 0.923, Pending_hits = 2238, Reservation_fails = 513145
L2_cache_bank[10]: Access = 614343, Miss = 572509, Miss_rate = 0.932, Pending_hits = 1295, Reservation_fails = 357342
L2_cache_bank[11]: Access = 620959, Miss = 577049, Miss_rate = 0.929, Pending_hits = 1392, Reservation_fails = 416752
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 621713, Miss = 578427 (0.93), PendingHit = 1488 (0.00239)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 669771, Miss = 597836 (0.893), PendingHit = 2270 (0.00339)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 616379, Miss = 574486 (0.932), PendingHit = 1325 (0.00215)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 630323, Miss = 578891 (0.918), PendingHit = 1568 (0.00249)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 643319, Miss = 593411 (0.922), PendingHit = 2251 (0.0035)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 631380, Miss = 579935 (0.919), PendingHit = 1633 (0.00259)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 621089, Miss = 577790 (0.93), PendingHit = 1431 (0.0023)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 627559, Miss = 576671 (0.919), PendingHit = 1589 (0.00253)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 619609, Miss = 576423 (0.93), PendingHit = 1352 (0.00218)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 641966, Miss = 592458 (0.923), PendingHit = 2238 (0.00349)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 614343, Miss = 572509 (0.932), PendingHit = 1295 (0.00211)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 620959, Miss = 577049 (0.929), PendingHit = 1392 (0.00224)
L2 Cache Total Miss Rate = 0.923
Stream 1: L2 Cache Miss Rate = 0.999
Stream 2: L2 Cache Miss Rate = 0.848
Stream 1: Accesses  = 3754510
Stream 1: Misses  = 3750826
Stream 2: Accesses  = 3803900
Stream 2: Misses  = 3225060
Stream 1+2: Accesses  = 7558410
Stream 1+2: Misses  = 6975886
Total Accesses  = 7558410
MPKI-CORES
CORE_L2MPKI_0	1.597
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	3.218
CORE_L2MPKI_31	3.137
CORE_L2MPKI_32	3.249
CORE_L2MPKI_33	3.151
CORE_L2MPKI_34	3.212
CORE_L2MPKI_35	3.140
CORE_L2MPKI_36	3.195
CORE_L2MPKI_37	3.127
CORE_L2MPKI_38	3.162
CORE_L2MPKI_39	3.136
CORE_L2MPKI_40	13.098
CORE_L2MPKI_41	10.702
CORE_L2MPKI_42	12.510
CORE_L2MPKI_43	11.340
CORE_L2MPKI_44	11.746
CORE_L2MPKI_45	11.981
CORE_L2MPKI_46	11.365
CORE_L2MPKI_47	11.312
CORE_L2MPKI_48	12.313
CORE_L2MPKI_49	10.733
CORE_L2MPKI_50	83.132
CORE_L2MPKI_51	82.051
CORE_L2MPKI_52	84.960
CORE_L2MPKI_53	81.859
CORE_L2MPKI_54	82.793
CORE_L2MPKI_55	83.384
CORE_L2MPKI_56	85.215
CORE_L2MPKI_57	83.951
CORE_L2MPKI_58	83.314
CORE_L2MPKI_59	82.956
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 32.748
MISSES-CORES
CORE_MISSES_0	125712
CORE_MISSES_1	124372
CORE_MISSES_2	128910
CORE_MISSES_3	128203
CORE_MISSES_4	123733
CORE_MISSES_5	128891
CORE_MISSES_6	122450
CORE_MISSES_7	126325
CORE_MISSES_8	126903
CORE_MISSES_9	125002
CORE_MISSES_10	124362
CORE_MISSES_11	124964
CORE_MISSES_12	123741
CORE_MISSES_13	126242
CORE_MISSES_14	125042
CORE_MISSES_15	127681
CORE_MISSES_16	125661
CORE_MISSES_17	121763
CORE_MISSES_18	128282
CORE_MISSES_19	126900
CORE_MISSES_20	123720
CORE_MISSES_21	124361
CORE_MISSES_22	122400
CORE_MISSES_23	122420
CORE_MISSES_24	123020
CORE_MISSES_25	125063
CORE_MISSES_26	125643
CORE_MISSES_27	122940
CORE_MISSES_28	122360
CORE_MISSES_29	123760
CORE_MISSES_30	101789
CORE_MISSES_31	96723
CORE_MISSES_32	101505
CORE_MISSES_33	99756
CORE_MISSES_34	101644
CORE_MISSES_35	101972
CORE_MISSES_36	102377
CORE_MISSES_37	102721
CORE_MISSES_38	103820
CORE_MISSES_39	103116
CORE_MISSES_40	111991
CORE_MISSES_41	93215
CORE_MISSES_42	105955
CORE_MISSES_43	99679
CORE_MISSES_44	109340
CORE_MISSES_45	106136
CORE_MISSES_46	100046
CORE_MISSES_47	99432
CORE_MISSES_48	109229
CORE_MISSES_49	98784
CORE_MISSES_50	118465
CORE_MISSES_51	115927
CORE_MISSES_52	120478
CORE_MISSES_53	112924
CORE_MISSES_54	118530
CORE_MISSES_55	115051
CORE_MISSES_56	122571
CORE_MISSES_57	119697
CORE_MISSES_58	118093
CORE_MISSES_59	114094
L2_MISSES = 6975886
L2_total_cache_accesses = 7558410
L2_total_cache_misses = 6975886
L2_total_cache_miss_rate = 0.9229
L2_total_cache_pending_hits = 19832
L2_total_cache_reservation_fails = 4749545
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 559083
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19441
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5225746
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3532794
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1750000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1184639
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3553
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 388
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 139
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 32012
L2_cache_data_port_util = 0.080
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=21283683
icnt_total_pkts_simt_to_mem=17755651
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     305.8384
gpu_ipc_2 =       2.4633
gpu_tot_sim_cycle_stream_1 = 8992344
gpu_tot_sim_cycle_stream_2 = 8993587
gpu_sim_insn_1 = 2750204416
gpu_sim_insn_2 = 22154112
gpu_sim_cycle = 8993588
gpu_sim_insn = 2772358528
gpu_ipc =     308.2595
gpu_tot_sim_cycle = 8993588
gpu_tot_sim_insn = 2772358528
gpu_tot_ipc =     308.2595
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 41432058
gpu_stall_icnt2sh    = 139058
gpu_total_sim_rate=225615

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 43857192
	L1I_total_cache_misses = 62228
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 125680, Miss = 125680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7839630
	L1D_cache_core[1]: Access = 124360, Miss = 124360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7923056
	L1D_cache_core[2]: Access = 128900, Miss = 128900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7933415
	L1D_cache_core[3]: Access = 128200, Miss = 128200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7889058
	L1D_cache_core[4]: Access = 123720, Miss = 123720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7814393
	L1D_cache_core[5]: Access = 128880, Miss = 128880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7880192
	L1D_cache_core[6]: Access = 122440, Miss = 122440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7896273
	L1D_cache_core[7]: Access = 126320, Miss = 126320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7895903
	L1D_cache_core[8]: Access = 126900, Miss = 126900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7940998
	L1D_cache_core[9]: Access = 125000, Miss = 125000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7826726
	L1D_cache_core[10]: Access = 124360, Miss = 124360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7902656
	L1D_cache_core[11]: Access = 124960, Miss = 124960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7896669
	L1D_cache_core[12]: Access = 123740, Miss = 123740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7890498
	L1D_cache_core[13]: Access = 126240, Miss = 126240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7820381
	L1D_cache_core[14]: Access = 125040, Miss = 125040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7902357
	L1D_cache_core[15]: Access = 127680, Miss = 127680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7899908
	L1D_cache_core[16]: Access = 125660, Miss = 125660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7827427
	L1D_cache_core[17]: Access = 121760, Miss = 121760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7829357
	L1D_cache_core[18]: Access = 128280, Miss = 128280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7888577
	L1D_cache_core[19]: Access = 126900, Miss = 126900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7944926
	L1D_cache_core[20]: Access = 123720, Miss = 123720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7804992
	L1D_cache_core[21]: Access = 124360, Miss = 124360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7732835
	L1D_cache_core[22]: Access = 122400, Miss = 122400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7944418
	L1D_cache_core[23]: Access = 122420, Miss = 122420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7796600
	L1D_cache_core[24]: Access = 123020, Miss = 123020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7880204
	L1D_cache_core[25]: Access = 125060, Miss = 125060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7820013
	L1D_cache_core[26]: Access = 125640, Miss = 125640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7853671
	L1D_cache_core[27]: Access = 122940, Miss = 122940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7709941
	L1D_cache_core[28]: Access = 122360, Miss = 122360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7790098
	L1D_cache_core[29]: Access = 123760, Miss = 123760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7861509
	L1D_cache_core[30]: Access = 49524, Miss = 49524, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3064926
	L1D_cache_core[31]: Access = 48244, Miss = 48244, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3093776
	L1D_cache_core[32]: Access = 48904, Miss = 48904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3114586
	L1D_cache_core[33]: Access = 49564, Miss = 49564, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3048049
	L1D_cache_core[34]: Access = 49544, Miss = 49544, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3005986
	L1D_cache_core[35]: Access = 50864, Miss = 50864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3135181
	L1D_cache_core[36]: Access = 50184, Miss = 50184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3078576
	L1D_cache_core[37]: Access = 51464, Miss = 51464, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3113155
	L1D_cache_core[38]: Access = 51444, Miss = 51444, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3184124
	L1D_cache_core[39]: Access = 51524, Miss = 51524, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3131434
	L1D_cache_core[40]: Access = 11840, Miss = 11840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 777548
	L1D_cache_core[41]: Access = 12456, Miss = 12456, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 780833
	L1D_cache_core[42]: Access = 11832, Miss = 11832, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 749386
	L1D_cache_core[43]: Access = 12464, Miss = 12464, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 768239
	L1D_cache_core[44]: Access = 13172, Miss = 13172, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 784525
	L1D_cache_core[45]: Access = 12452, Miss = 12452, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 795280
	L1D_cache_core[46]: Access = 12484, Miss = 12484, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 767779
	L1D_cache_core[47]: Access = 12464, Miss = 12464, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 810559
	L1D_cache_core[48]: Access = 12472, Miss = 12472, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 776943
	L1D_cache_core[49]: Access = 13124, Miss = 13124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 807748
	L1D_cache_core[50]: Access = 154, Miss = 154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 826
	L1D_cache_core[51]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 750
	L1D_cache_core[52]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1025
	L1D_cache_core[53]: Access = 148, Miss = 148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[54]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 802
	L1D_cache_core[55]: Access = 148, Miss = 148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 998
	L1D_cache_core[56]: Access = 156, Miss = 156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 841
	L1D_cache_core[57]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[58]: Access = 154, Miss = 154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1068
	L1D_cache_core[59]: Access = 148, Miss = 148, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 796
	L1D_total_cache_accesses = 4378236
	L1D_total_cache_misses = 4378236
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 274634032
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 219894
	L1C_total_cache_misses = 1440
	L1C_total_cache_miss_rate = 0.0065
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2628236
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 221821491
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 218454
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1750000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 52812541
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 43794964
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 62228
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
163086, 163086, 163086, 163086, 159466, 159466, 159466, 159466, 146732, 146732, 146732, 146732, 146247, 146247, 146247, 146247, 
gpgpu_n_tot_thrd_icount = 2774179104
gpgpu_n_tot_w_icount = 86693097
gpgpu_n_stall_shd_mem = 489132921
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5804660
gpgpu_n_mem_write_global = 1750000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 87242848
gpgpu_n_store_insn = 56000000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7036608
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 489132921
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:726906398	W0_Idle:168972882	W0_Scoreboard:96658095	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:86693185
Warp Occupancy Distribution:
Stall:361300180	W0_Idle:26470728	W0_Scoreboard:78366428	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:73477944
Warp Occupancy Distribution:
Stall:365606218	W0_Idle:142502154	W0_Scoreboard:18291667	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13215241
warp_utilization0: 0.080329
warp_utilization1: 0.136167
warp_utilization2: 0.024490
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 21025888 {8:2628236,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 238000000 {136:1750000,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 127710624 {40:3166745,72:4305,136:5374,}
traffic_breakdown_coretomem[INST_ACC_R] = 32640 {8:4080,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 357439824 {136:2628234,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 14000000 {8:1750000,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 127683784 {40:3166074,72:4305,136:5374,}
traffic_breakdown_memtocore[INST_ACC_R] = 554880 {136:4080,}
maxmrqlatency = 1565 
maxdqlatency = 0 
maxmflatency = 8040 
averagemflatency = 1359 
averagemflatency_1 = 1547 
averagemflatency_2= 1173 
averagemrqlatency_1 = 76 
averagemrqlatency_2 = 66 
max_icnt2mem_latency = 7400 
max_icnt2sh_latency = 8993587 
mrq_lat_table:3196789 	104393 	180824 	370247 	1011536 	1774877 	2369638 	1827763 	469946 	10919 	59 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	140243 	405542 	1935054 	4002647 	1063582 	6976 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	38231 	129288 	465408 	408841 	455336 	1062444 	2624597 	2144501 	227309 	2719 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5299371 	483337 	19935 	1388 	13 	0 	0 	0 	0 	794 	1384 	2805 	5737 	11514 	25569 	48931 	94509 	175003 	335947 	883692 	164115 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	274 	945 	16757 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        50        31        20        22        42        22        26        44        24        34        20        24        34        28        36        32 
dram[1]:        52        22        32        34        34        36        28        46        28        22        20        22        32        30        32        28 
dram[2]:        30        26        26        24        24        28        50        46        40        20        26        22        28        32        40        36 
dram[3]:        26        30        20        28        34        28        56        48        28        26        20        22        22        40        32        44 
dram[4]:        34        30        26        26        46        20        36        32        36        28        20        26        36        28        32        32 
dram[5]:        36        20        28        28        34        20        46        46        26        28        20        18        32        30        32        32 
maximum service time to same row:
dram[0]:      1438       983      1242      1191      1615      1397      1694      1951      1697      1967      1205      1800      1304      1051      1767      2444 
dram[1]:      1584      1038      1476      1309      1972      1551      1638      1601      1641      2006      1055      1348      1155      1210      1569      1361 
dram[2]:      1142      1378      1095      1613      1626      1466      1795      2022      2376      2125      1647      1232      1143      1264      1479      1543 
dram[3]:      1050      1043      1188      1138      1462      1786      1688      1854      2876      2285      1290      1249      1106      1412      1134      1236 
dram[4]:      1203      1164      1054      1106      1607      1704      1726      1838      2270      1884      1131      1638      1115      1409      1607      1755 
dram[5]:      1181      1200      1315      1110      1672      1228      1672      1591      2324      1674      1118      1141      1201      1100      1789      1894 
average row accesses per activate:
dram[0]:  1.266139  1.266946  1.267414  1.267576  1.270763  1.275123  1.276883  1.280996  1.262127  1.262319  1.265772  1.268842  1.280080  1.281370  1.282906  1.284699 
dram[1]:  1.263259  1.257684  1.267416  1.264706  1.272398  1.271935  1.274958  1.276907  1.258055  1.261567  1.265307  1.266642  1.277807  1.276805  1.280136  1.281702 
dram[2]:  1.261236  1.266004  1.264953  1.273497  1.271221  1.275266  1.285796  1.280997  1.257845  1.265175  1.265830  1.266999  1.279169  1.282528  1.284491  1.287668 
dram[3]:  1.261296  1.265693  1.264152  1.265470  1.270944  1.271064  1.273125  1.275796  1.258937  1.263967  1.267986  1.269024  1.276591  1.278176  1.280634  1.283082 
dram[4]:  1.262428  1.264683  1.269582  1.269062  1.269564  1.275365  1.275241  1.282628  1.262147  1.263740  1.266398  1.268318  1.279020  1.281745  1.283855  1.282400 
dram[5]:  1.261474  1.262691  1.263076  1.265359  1.272358  1.272593  1.274257  1.276469  1.260784  1.261912  1.264868  1.267364  1.278206  1.278105  1.283079  1.285493 
average row locality = 11316991/8902118 = 1.271269
average row locality_1 = 7885840/5968979 = 1.321137
average row locality_2 = 3431151/2933139 = 1.169788
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     72897     78946     72742     74991     73332     73890     73527     75291     73085     75736     72819     75060     70475     72701     69539     71211 
dram[1]:     71450     74490     72072     74036     72187     72159     73629     72917     72502     72147     72965     72874     69357     70220     70313     70039 
dram[2]:     74329     73605     74759     73249     74111     72072     77664     74192     74103     71849     74216     74753     72167     70260     72049     69941 
dram[3]:     72138     72407     72626     74214     73503     72287     72455     71290     73636     72340     71916     73474     70630     70605     70879     70040 
dram[4]:     72098     74369     73735     75102     71754     74322     73122     74813     72952     73994     72244     76900     71003     71047     69502     71900 
dram[5]:     72061     72872     73906     72374     71878     73380     72221     72058     72326     72707     72280     72910     68920     70095     68906     70635 
total reads: 6975744
bank skew: 78946/68906 = 1.15
chip skew: 1176242/1149529 = 1.02
number of total write accesses:
dram[0]:     45450     51495     45310     47524     45891     46453     46062     47850     45642     48307     45375     47609     43022     45237     42120     43778 
dram[1]:     43998     47040     44638     46557     44754     44728     46176     45474     45067     44717     45531     45439     41917     42777     42886     42620 
dram[2]:     46877     46159     47315     45786     46684     44635     50221     46735     46664     44413     46768     47318     44703     42800     44620     42505 
dram[3]:     44688     44966     45174     46751     46075     44854     45015     43835     46203     44902     44475     46046     43187     43168     43456     42613 
dram[4]:     44646     46924     46290     47662     44327     46871     45670     47374     45505     46564     44799     49441     43547     43594     42083     44474 
dram[5]:     44622     45427     46450     44945     44446     45938     44780     44610     44887     45283     44843     45458     41472     42653     41479     43216 
total reads: 4341335
bank skew: 51495/41472 = 1.24
chip skew: 737125/710509 = 1.04
average mf latency per bank:
dram[0]:        906      1369       901      1068       908      1067       920      1090       900      1060       906      1066       914      1083       926      1079
dram[1]:        839       871       837       855       840       865       846       865       827       852       838       863       848       870       855       889
dram[2]:        965       937       962       929       972       939      1006       940       951       923       964       950       979       941       977       958
dram[3]:        860       857       865       849       872       863       877       853       857       834       866       844       874       854       880       859
dram[4]:        874       949       871       951       879       956       884       959       864       946       870       965       886       956       892       967
dram[5]:        830       836       830       826       840       834       842       843       824       825       831       831       843       837       852       848
maximum mf latency per bank:
dram[0]:       5886      8040      5231      7180      5263      7041      6474      6945      5883      7164      5657      6966      5944      7132      5409      7157
dram[1]:       6147      5823      5952      5283      5068      5799      5741      5859      6581      6100      6414      6055      6032      5450      5972      5491
dram[2]:       6158      5594      5882      5152      6039      5509      6801      5235      6388      5875      6624      5932      6321      5512      6231      5178
dram[3]:       5149      5492      5396      5836      5297      6490      5159      6125      6127      6112      6016      5555      6038      6188      5592      5436
dram[4]:       5843      6058      6229      6153      4829      6145      5863      6275      5327      6088      5994      6741      5641      5427      6003      5619
dram[5]:       5553      6250      5976      6733      5995      5780      5481      5500      6264      5649      5783      5606      5180      4483      6597      5623
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11871535 n_nop=5037208 n_act=1503830 n_pre=1503817 n_req=1467908 n_req_1=1020862 n_req_2=447046 n_req_3=0 n_rd=2352456 n_write=1474224 bw_util=0.4946 bw_util_1=0.344 bw_util_2=0.1506 bw_util_3=0 blp=10.416064 blp_1= 5.607832 blp_2= 2.892221 blp_3= -nan
 n_activity=11855792 dram_eff=0.4952 dram_eff_1=0.3444 dram_eff_2=0.1508 dram_eff_3=0
bk0: 145792a 4832464i bk1: 157892a 3902320i bk2: 145482a 4420941i bk3: 149980a 4005252i bk4: 146663a 4037065i bk5: 147778a 3838516i bk6: 147052a 3726521i bk7: 150581a 3370245i bk8: 146170a 4813785i bk9: 151472a 4291324i bk10: 145638a 4451955i bk11: 150112a 4039847i bk12: 140950a 4487868i bk13: 145398a 4051440i bk14: 139078a 4308534i bk15: 142418a 3943361i 
bw_dist = 0.344	0.151	0.000	0.504	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4935
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11871535 n_nop=5194269 n_act=1470982 n_pre=1470972 n_req=1445023 n_req_1=1020862 n_req_2=424161 n_req_3=0 n_rd=2306694 n_write=1428618 bw_util=0.4869 bw_util_1=0.344 bw_util_2=0.1429 bw_util_3=0 blp=10.078171 blp_1= 5.564840 blp_2= 2.793395 blp_3= -nan
 n_activity=11805424 dram_eff=0.4896 dram_eff_1=0.3459 dram_eff_2=0.1437 dram_eff_3=0
bk0: 142898a 5107891i bk1: 148980a 4520967i bk2: 144144a 4645420i bk3: 148069a 4245313i bk4: 144374a 4326040i bk5: 144318a 4184547i bk6: 147256a 3856111i bk7: 145832a 3822141i bk8: 145004a 4962679i bk9: 144294a 4814577i bk10: 145930a 4561863i bk11: 145746a 4421598i bk12: 138713a 4724138i bk13: 140436a 4471011i bk14: 140622a 4333270i bk15: 140078a 4215034i 
bw_dist = 0.344	0.143	0.000	0.508	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5364
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11871535 n_nop=5059433 n_act=1498561 n_pre=1498547 n_req=1464987 n_req_1=1020866 n_req_2=444121 n_req_3=0 n_rd=2346614 n_write=1468380 bw_util=0.4936 bw_util_1=0.344 bw_util_2=0.1496 bw_util_3=0 blp=10.369006 blp_1= 5.609088 blp_2= 2.869380 blp_3= -nan
 n_activity=11849749 dram_eff=0.4945 dram_eff_1=0.3446 dram_eff_2=0.1499 dram_eff_3=0
bk0: 148658a 4677497i bk1: 147210a 4559223i bk2: 149518a 4244581i bk3: 146498a 4247402i bk4: 148220a 3976487i bk5: 144142a 4076619i bk6: 155326a 3261834i bk7: 148376a 3506637i bk8: 148206a 4707774i bk9: 143698a 4754322i bk10: 148430a 4326974i bk11: 149504a 4048721i bk12: 144334a 4281685i bk13: 140520a 4364882i bk14: 144098a 4009517i bk15: 139876a 4122912i 
bw_dist = 0.344	0.150	0.000	0.505	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3692
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11871535 n_nop=5187835 n_act=1472035 n_pre=1472026 n_req=1446108 n_req_1=1020866 n_req_2=425242 n_req_3=0 n_rd=2308856 n_write=1430783 bw_util=0.4872 bw_util_1=0.344 bw_util_2=0.1433 bw_util_3=0 blp=10.097980 blp_1= 5.570610 blp_2= 2.790521 blp_3= -nan
 n_activity=11806205 dram_eff=0.4899 dram_eff_1=0.3459 dram_eff_2=0.1441 dram_eff_3=0
bk0: 144274a 5006704i bk1: 144808a 4780160i bk2: 145250a 4589845i bk3: 148428a 4223740i bk4: 147004a 4160569i bk5: 144572a 4152012i bk6: 144910a 4008056i bk7: 142580a 4021941i bk8: 147272a 4853265i bk9: 144676a 4784630i bk10: 143832a 4692766i bk11: 146942a 4335029i bk12: 141260a 4519690i bk13: 141210a 4395389i bk14: 141758a 4239024i bk15: 140080a 4198442i 
bw_dist = 0.344	0.143	0.000	0.507	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5724
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11871535 n_nop=5089415 n_act=1492466 n_pre=1492454 n_req=1460523 n_req_1=1020832 n_req_2=439691 n_req_3=0 n_rd=2337684 n_write=1459516 bw_util=0.4921 bw_util_1=0.344 bw_util_2=0.1481 bw_util_3=0 blp=10.293594 blp_1= 5.593773 blp_2= 2.844082 blp_3= -nan
 n_activity=11841473 dram_eff=0.4934 dram_eff_1=0.3448 dram_eff_2=0.1485 dram_eff_3=0
bk0: 144196a 4963825i bk1: 148736a 4512135i bk2: 147470a 4389995i bk3: 150204a 4045576i bk4: 143506a 4289799i bk5: 148638a 3830877i bk6: 146240a 3839024i bk7: 149626a 3487969i bk8: 145898a 4862286i bk9: 147988a 4543848i bk10: 144488a 4596132i bk11: 153798a 3854448i bk12: 142005a 4430351i bk13: 142091a 4287987i bk14: 139002a 4343531i bk15: 143798a 3900343i 
bw_dist = 0.344	0.148	0.000	0.505	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2108
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11871535 n_nop=5223088 n_act=1464215 n_pre=1464201 n_req=1441195 n_req_1=1020847 n_req_2=420348 n_req_3=0 n_rd=2299031 n_write=1421000 bw_util=0.4856 bw_util_1=0.344 bw_util_2=0.1416 bw_util_3=0 blp=10.013205 blp_1= 5.555026 blp_2= 2.775922 blp_3= -nan
 n_activity=11796514 dram_eff=0.4887 dram_eff_1=0.3462 dram_eff_2=0.1425 dram_eff_3=0
bk0: 144120a 5023036i bk1: 145744a 4751833i bk2: 147812a 4438974i bk3: 144748a 4469858i bk4: 143753a 4391904i bk5: 146756a 4085881i bk6: 144440a 4069927i bk7: 144116a 3956730i bk8: 144644a 5017947i bk9: 145414a 4765969i bk10: 144560a 4656607i bk11: 145820a 4447418i bk12: 137836a 4783478i bk13: 140190a 4512466i bk14: 137808a 4536280i bk15: 141270a 4190125i 
bw_dist = 0.344	0.142	0.000	0.508	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3881

========= L2 cache stats =========
L2_cache_bank[0]: Access = 621713, Miss = 578427, Miss_rate = 0.930, Pending_hits = 1488, Reservation_fails = 277539
L2_cache_bank[1]: Access = 669771, Miss = 597836, Miss_rate = 0.893, Pending_hits = 2270, Reservation_fails = 522289
L2_cache_bank[2]: Access = 616379, Miss = 574486, Miss_rate = 0.932, Pending_hits = 1325, Reservation_fails = 374608
L2_cache_bank[3]: Access = 630323, Miss = 578891, Miss_rate = 0.918, Pending_hits = 1568, Reservation_fails = 447116
L2_cache_bank[4]: Access = 643319, Miss = 593411, Miss_rate = 0.922, Pending_hits = 2251, Reservation_fails = 393126
L2_cache_bank[5]: Access = 631380, Miss = 579935, Miss_rate = 0.919, Pending_hits = 1633, Reservation_fails = 346113
L2_cache_bank[6]: Access = 621089, Miss = 577790, Miss_rate = 0.930, Pending_hits = 1431, Reservation_fails = 364479
L2_cache_bank[7]: Access = 627559, Miss = 576671, Miss_rate = 0.919, Pending_hits = 1589, Reservation_fails = 412577
L2_cache_bank[8]: Access = 619609, Miss = 576423, Miss_rate = 0.930, Pending_hits = 1352, Reservation_fails = 324459
L2_cache_bank[9]: Access = 641966, Miss = 592458, Miss_rate = 0.923, Pending_hits = 2238, Reservation_fails = 513145
L2_cache_bank[10]: Access = 614343, Miss = 572509, Miss_rate = 0.932, Pending_hits = 1295, Reservation_fails = 357342
L2_cache_bank[11]: Access = 620959, Miss = 577049, Miss_rate = 0.929, Pending_hits = 1392, Reservation_fails = 416752
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 621713, Miss = 578427 (0.93), PendingHit = 1488 (0.00239)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 669771, Miss = 597836 (0.893), PendingHit = 2270 (0.00339)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 616379, Miss = 574486 (0.932), PendingHit = 1325 (0.00215)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 630323, Miss = 578891 (0.918), PendingHit = 1568 (0.00249)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 643319, Miss = 593411 (0.922), PendingHit = 2251 (0.0035)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 631380, Miss = 579935 (0.919), PendingHit = 1633 (0.00259)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 621089, Miss = 577790 (0.93), PendingHit = 1431 (0.0023)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 627559, Miss = 576671 (0.919), PendingHit = 1589 (0.00253)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 619609, Miss = 576423 (0.93), PendingHit = 1352 (0.00218)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 641966, Miss = 592458 (0.923), PendingHit = 2238 (0.00349)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 614343, Miss = 572509 (0.932), PendingHit = 1295 (0.00211)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 620959, Miss = 577049 (0.929), PendingHit = 1392 (0.00224)
L2 Cache Total Miss Rate = 0.923
Stream 1: L2 Cache Miss Rate = 0.999
Stream 2: L2 Cache Miss Rate = 0.848
Stream 1: Accesses  = 3754510
Stream 1: Misses  = 3750826
Stream 2: Accesses  = 3803900
Stream 2: Misses  = 3225060
Stream 1+2: Accesses  = 7558410
Stream 1+2: Misses  = 6975886
Total Accesses  = 7558410
MPKI-CORES
CORE_L2MPKI_0	1.597
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	3.218
CORE_L2MPKI_31	3.137
CORE_L2MPKI_32	3.249
CORE_L2MPKI_33	3.151
CORE_L2MPKI_34	3.212
CORE_L2MPKI_35	3.140
CORE_L2MPKI_36	3.195
CORE_L2MPKI_37	3.127
CORE_L2MPKI_38	3.162
CORE_L2MPKI_39	3.136
CORE_L2MPKI_40	13.098
CORE_L2MPKI_41	10.702
CORE_L2MPKI_42	12.510
CORE_L2MPKI_43	11.340
CORE_L2MPKI_44	11.746
CORE_L2MPKI_45	11.981
CORE_L2MPKI_46	11.365
CORE_L2MPKI_47	11.312
CORE_L2MPKI_48	12.313
CORE_L2MPKI_49	10.733
CORE_L2MPKI_50	83.132
CORE_L2MPKI_51	82.051
CORE_L2MPKI_52	84.960
CORE_L2MPKI_53	81.859
CORE_L2MPKI_54	82.793
CORE_L2MPKI_55	83.384
CORE_L2MPKI_56	85.215
CORE_L2MPKI_57	83.951
CORE_L2MPKI_58	83.314
CORE_L2MPKI_59	82.956
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 32.748
MISSES-CORES
CORE_MISSES_0	125712
CORE_MISSES_1	124372
CORE_MISSES_2	128910
CORE_MISSES_3	128203
CORE_MISSES_4	123733
CORE_MISSES_5	128891
CORE_MISSES_6	122450
CORE_MISSES_7	126325
CORE_MISSES_8	126903
CORE_MISSES_9	125002
CORE_MISSES_10	124362
CORE_MISSES_11	124964
CORE_MISSES_12	123741
CORE_MISSES_13	126242
CORE_MISSES_14	125042
CORE_MISSES_15	127681
CORE_MISSES_16	125661
CORE_MISSES_17	121763
CORE_MISSES_18	128282
CORE_MISSES_19	126900
CORE_MISSES_20	123720
CORE_MISSES_21	124361
CORE_MISSES_22	122400
CORE_MISSES_23	122420
CORE_MISSES_24	123020
CORE_MISSES_25	125063
CORE_MISSES_26	125643
CORE_MISSES_27	122940
CORE_MISSES_28	122360
CORE_MISSES_29	123760
CORE_MISSES_30	101789
CORE_MISSES_31	96723
CORE_MISSES_32	101505
CORE_MISSES_33	99756
CORE_MISSES_34	101644
CORE_MISSES_35	101972
CORE_MISSES_36	102377
CORE_MISSES_37	102721
CORE_MISSES_38	103820
CORE_MISSES_39	103116
CORE_MISSES_40	111991
CORE_MISSES_41	93215
CORE_MISSES_42	105955
CORE_MISSES_43	99679
CORE_MISSES_44	109340
CORE_MISSES_45	106136
CORE_MISSES_46	100046
CORE_MISSES_47	99432
CORE_MISSES_48	109229
CORE_MISSES_49	98784
CORE_MISSES_50	118465
CORE_MISSES_51	115927
CORE_MISSES_52	120478
CORE_MISSES_53	112924
CORE_MISSES_54	118530
CORE_MISSES_55	115051
CORE_MISSES_56	122571
CORE_MISSES_57	119697
CORE_MISSES_58	118093
CORE_MISSES_59	114094
L2_MISSES = 6975886
L2_total_cache_accesses = 7558410
L2_total_cache_misses = 6975886
L2_total_cache_miss_rate = 0.9229
L2_total_cache_pending_hits = 19832
L2_total_cache_reservation_fails = 4749545
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 559083
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19441
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5225746
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3532794
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1750000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1184639
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3553
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 388
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 139
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 32012
L2_cache_data_port_util = 0.080
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=21283683
icnt_total_pkts_simt_to_mem=17755651
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     311.8139
gpu_ipc_2 =       2.4395
gpu_tot_sim_cycle_stream_1 = 9447897
gpu_tot_sim_cycle_stream_2 = 9449142
gpu_sim_insn_1 = 2945986176
gpu_sim_insn_2 = 23051648
gpu_sim_cycle = 9449143
gpu_sim_insn = 2969037824
gpu_ipc =     314.2124
gpu_tot_sim_cycle = 9449143
gpu_tot_sim_insn = 2969037824
gpu_tot_ipc =     314.2124
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 43638844
gpu_stall_icnt2sh    = 161117
gpu_total_sim_rate=228757

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 46967380
	L1I_total_cache_misses = 66357
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 131540, Miss = 131540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8215063
	L1D_cache_core[1]: Access = 130880, Miss = 130880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8313672
	L1D_cache_core[2]: Access = 134780, Miss = 134780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8310913
	L1D_cache_core[3]: Access = 134700, Miss = 134700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8284500
	L1D_cache_core[4]: Access = 130220, Miss = 130220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8218081
	L1D_cache_core[5]: Access = 135380, Miss = 135380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8273926
	L1D_cache_core[6]: Access = 128300, Miss = 128300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8262012
	L1D_cache_core[7]: Access = 132180, Miss = 132180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8271094
	L1D_cache_core[8]: Access = 133400, Miss = 133400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8348161
	L1D_cache_core[9]: Access = 131520, Miss = 131520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8210208
	L1D_cache_core[10]: Access = 130860, Miss = 130860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8306740
	L1D_cache_core[11]: Access = 130820, Miss = 130820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8288840
	L1D_cache_core[12]: Access = 130260, Miss = 130260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8282506
	L1D_cache_core[13]: Access = 132740, Miss = 132740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8223749
	L1D_cache_core[14]: Access = 130880, Miss = 130880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8289994
	L1D_cache_core[15]: Access = 133540, Miss = 133540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8266543
	L1D_cache_core[16]: Access = 132180, Miss = 132180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8205093
	L1D_cache_core[17]: Access = 127600, Miss = 127600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8205063
	L1D_cache_core[18]: Access = 134780, Miss = 134780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8285644
	L1D_cache_core[19]: Access = 133400, Miss = 133400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8348739
	L1D_cache_core[20]: Access = 130220, Miss = 130220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8208978
	L1D_cache_core[21]: Access = 130240, Miss = 130240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8106447
	L1D_cache_core[22]: Access = 128900, Miss = 128900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8344249
	L1D_cache_core[23]: Access = 128280, Miss = 128280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8171797
	L1D_cache_core[24]: Access = 128880, Miss = 128880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8254470
	L1D_cache_core[25]: Access = 130920, Miss = 130920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8192498
	L1D_cache_core[26]: Access = 132140, Miss = 132140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8239668
	L1D_cache_core[27]: Access = 128780, Miss = 128780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8091302
	L1D_cache_core[28]: Access = 128880, Miss = 128880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8177066
	L1D_cache_core[29]: Access = 130280, Miss = 130280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8258792
	L1D_cache_core[30]: Access = 56024, Miss = 56024, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3462602
	L1D_cache_core[31]: Access = 54104, Miss = 54104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3490970
	L1D_cache_core[32]: Access = 55424, Miss = 55424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3499536
	L1D_cache_core[33]: Access = 55424, Miss = 55424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3437474
	L1D_cache_core[34]: Access = 56064, Miss = 56064, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3406039
	L1D_cache_core[35]: Access = 57384, Miss = 57384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3522171
	L1D_cache_core[36]: Access = 56684, Miss = 56684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3487552
	L1D_cache_core[37]: Access = 57324, Miss = 57324, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3495484
	L1D_cache_core[38]: Access = 57304, Miss = 57304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3578836
	L1D_cache_core[39]: Access = 58024, Miss = 58024, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3528491
	L1D_cache_core[40]: Access = 19020, Miss = 19020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1175639
	L1D_cache_core[41]: Access = 18336, Miss = 18336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1157240
	L1D_cache_core[42]: Access = 18352, Miss = 18352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1123363
	L1D_cache_core[43]: Access = 18324, Miss = 18324, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1152111
	L1D_cache_core[44]: Access = 19672, Miss = 19672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1196372
	L1D_cache_core[45]: Access = 18312, Miss = 18312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1191971
	L1D_cache_core[46]: Access = 19004, Miss = 19004, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1174658
	L1D_cache_core[47]: Access = 19004, Miss = 19004, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1189760
	L1D_cache_core[48]: Access = 18972, Miss = 18972, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1174628
	L1D_cache_core[49]: Access = 18984, Miss = 18984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1195193
	L1D_cache_core[50]: Access = 166, Miss = 166, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 826
	L1D_cache_core[51]: Access = 158, Miss = 158, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 750
	L1D_cache_core[52]: Access = 162, Miss = 162, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1025
	L1D_cache_core[53]: Access = 158, Miss = 158, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[54]: Access = 166, Miss = 166, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 802
	L1D_cache_core[55]: Access = 158, Miss = 158, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 998
	L1D_cache_core[56]: Access = 164, Miss = 164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 841
	L1D_cache_core[57]: Access = 166, Miss = 166, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[58]: Access = 162, Miss = 162, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1068
	L1D_cache_core[59]: Access = 154, Miss = 154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 796
	L1D_total_cache_accesses = 4690834
	L1D_total_cache_misses = 4690834
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 294104616
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 235398
	L1C_total_cache_misses = 1440
	L1C_total_cache_miss_rate = 0.0061
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2815834
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 237563933
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 233958
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1875000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 56540683
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 46901023
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 66357
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
172685, 172685, 172685, 172685, 165833, 165833, 165833, 165833, 153099, 153099, 153099, 153099, 152614, 152614, 152614, 152614, 
gpgpu_n_tot_thrd_icount = 2970984224
gpgpu_n_tot_w_icount = 92843257
gpgpu_n_stall_shd_mem = 513156026
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6083041
gpgpu_n_mem_write_global = 1875000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 93335168
gpgpu_n_store_insn = 60000000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7532736
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 513156026
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:762765705	W0_Idle:173975644	W0_Scoreboard:104312472	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:92843339
Warp Occupancy Distribution:
Stall:378931797	W0_Idle:28033283	W0_Scoreboard:82846436	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:77137064
Warp Occupancy Distribution:
Stall:383833908	W0_Idle:145942361	W0_Scoreboard:21466036	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:15706275
warp_utilization0: 0.081880
warp_utilization1: 0.136057
warp_utilization2: 0.027703
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 22526672 {8:2815834,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 255000000 {136:1875000,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 131345496 {40:3257481,72:4320,136:5406,}
traffic_breakdown_coretomem[INST_ACC_R] = 34800 {8:4350,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 382952608 {136:2815828,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 15000000 {8:1875000,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 131323656 {40:3256935,72:4320,136:5406,}
traffic_breakdown_memtocore[INST_ACC_R] = 591600 {136:4350,}
maxmrqlatency = 1565 
maxdqlatency = 0 
maxmflatency = 8040 
averagemflatency = 1360 
averagemflatency_1 = 1546 
averagemflatency_2= 1179 
averagemrqlatency_1 = 76 
averagemrqlatency_2 = 66 
max_icnt2mem_latency = 7400 
max_icnt2sh_latency = 9449142 
mrq_lat_table:3359198 	109612 	189366 	389049 	1065746 	1867280 	2493075 	1920711 	492094 	11419 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	151730 	427202 	2017191 	4231404 	1122938 	7081 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	41965 	135889 	489369 	422943 	476562 	1113657 	2765870 	2275079 	238289 	2729 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5534027 	521396 	25087 	2015 	21 	0 	0 	0 	0 	794 	1384 	2805 	5737 	11514 	25569 	48931 	94509 	175003 	335947 	883692 	289115 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	315 	980 	17590 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        50        31        20        22        42        22        26        44        24        34        20        24        34        28        36        32 
dram[1]:        52        22        32        34        34        36        28        46        38        22        20        22        32        30        32        28 
dram[2]:        30        26        26        24        24        28        50        46        40        32        26        24        28        32        40        36 
dram[3]:        26        30        20        28        34        28        56        48        28        26        20        22        22        40        32        44 
dram[4]:        34        30        26        26        46        20        36        32        36        28        20        26        36        28        32        32 
dram[5]:        36        20        28        28        34        20        46        46        26        28        22        20        32        30        32        32 
maximum service time to same row:
dram[0]:      1438       983      1242      1191      1615      1397      1694      1951      1697      1967      1205      1800      1304      1051      1767      2444 
dram[1]:      1584      1154      1476      1309      1972      1551      1638      1601      1641      2006      1055      1348      1155      1210      1569      1361 
dram[2]:      1142      1378      1095      1613      1626      1466      1795      2022      2376      2125      1647      1232      1143      1264      1479      1543 
dram[3]:      1050      1085      1194      1138      1462      1786      1688      1854      2876      2285      1290      1249      1106      1412      1134      1236 
dram[4]:      1203      1164      1054      1106      1607      1704      1726      1838      2270      1884      1131      1638      1115      1409      1607      1755 
dram[5]:      1318      1200      1315      1110      1672      1228      1672      1591      2324      1674      1118      1244      1201      1100      1789      1894 
average row accesses per activate:
dram[0]:  1.270232  1.270262  1.271042  1.271016  1.274632  1.278690  1.280572  1.284103  1.266728  1.266604  1.270008  1.273210  1.283797  1.284999  1.287061  1.288466 
dram[1]:  1.267013  1.261556  1.271494  1.268747  1.275313  1.275341  1.278503  1.280202  1.262454  1.265358  1.269154  1.270927  1.281944  1.280597  1.284381  1.285776 
dram[2]:  1.264785  1.269757  1.268749  1.277296  1.274810  1.278876  1.288350  1.284254  1.261906  1.268600  1.269789  1.270876  1.283476  1.286179  1.288497  1.291780 
dram[3]:  1.265036  1.269092  1.267395  1.268853  1.274376  1.274316  1.276624  1.279089  1.263345  1.268199  1.271738  1.272548  1.280510  1.281721  1.284413  1.286726 
dram[4]:  1.266561  1.268775  1.273415  1.273013  1.273353  1.278770  1.279065  1.285996  1.266505  1.267812  1.270712  1.272182  1.283167  1.285638  1.287939  1.286643 
dram[5]:  1.265166  1.266660  1.266965  1.269252  1.276004  1.275912  1.277561  1.280642  1.264955  1.266102  1.268843  1.271833  1.282762  1.281732  1.287063  1.289453 
average row locality = 11897611/9330819 = 1.275087
average row locality_1 = 8220309/6212558 = 1.323176
average row locality_2 = 3677302/3118261 = 1.179280
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     76874     82975     76767     79041     77291     77800     77527     79388     77073     79737     76818     79059     74402     76668     73518     75187 
dram[1]:     75440     78507     76105     78036     76270     76167     77592     76933     76529     76187     76990     76862     73271     74181     74282     74003 
dram[2]:     78378     77610     78781     77277     78072     76013     81675     78189     78080     75883     78235     78795     76098     74232     76006     73909 
dram[3]:     76167     76450     76668     78253     77492     76306     76520     75328     77650     76365     76004     77545     74579     74558     74773     73978 
dram[4]:     76114     78363     77737     79143     75722     78341     77133     78852     76975     78027     76315     80917     74936     75015     73482     75841 
dram[5]:     76130     76873     77900     76368     75847     77418     76270     76039     76310     76726     76348     76884     72856     74066     72910     74621 
total reads: 7359828
bank skew: 82975/72856 = 1.14
chip skew: 1240125/1213566 = 1.02
number of total write accesses:
dram[0]:     47469     53568     47363     49624     47897     48422     48124     49979     47687     50347     47432     49662     44986     47247     44131     45800 
dram[1]:     46045     49107     46701     48604     46887     46781     48191     47541     47141     46802     47594     47472     43873     44789     44915     44615 
dram[2]:     48958     48214     49388     47852     48690     46622     52270     48799     48710     46495     48829     49383     46670     44811     46629     44524 
dram[3]:     46773     47053     47268     48815     48104     46917     47121     45924     48264     46980     46603     48156     45184     45165     45407     44608 
dram[4]:     46712     48970     48340     49747     46334     48958     47737     49448     47582     48630     46911     51526     45520     45592     44103     46449 
dram[5]:     46729     47476     48495     46969     46458     48038     46869     46637     46933     47334     46948     47487     43461     44672     43537     45246 
total reads: 4537830
bank skew: 53568/43461 = 1.23
chip skew: 769738/743289 = 1.04
average mf latency per bank:
dram[0]:        909      1352       903      1065       911      1065       923      1087       902      1057       909      1063       917      1079       929      1076
dram[1]:        844       877       842       862       846       872       851       872       832       859       843       870       853       877       860       896
dram[2]:        963       940       960       931       970       942      1002       944       949       926       962       952       976       944       976       961
dram[3]:        865       866       870       857       877       871       883       862       861       842       871       853       879       862       886       869
dram[4]:        877       950       874       950       882       956       886       959       866       946       873       965       889       956       894       968
dram[5]:        834       840       835       831       844       840       847       849       828       829       835       837       848       842       857       854
maximum mf latency per bank:
dram[0]:       5886      8040      5231      7180      5263      7041      6474      6945      5883      7164      5657      6966      5944      7132      5409      7157
dram[1]:       6147      5823      5952      5283      5068      5799      5741      5859      6581      6100      6414      6055      6032      5450      5972      5491
dram[2]:       6158      5594      5882      5152      6039      5509      6801      5235      6388      5875      6624      5932      6321      5512      6231      5178
dram[3]:       5149      5492      5396      5836      5297      6490      5159      6125      6127      6112      6016      5555      6038      6188      5592      5436
dram[4]:       5843      6058      6229      6153      4829      6145      5863      6275      5327      6088      5994      6741      5641      5427      6003      5619
dram[5]:       5553      6250      5976      6733      5995      5780      5481      5500      6264      5649      5783      5606      5180      4483      6597      5623
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12472868 n_nop=5303313 n_act=1574927 n_pre=1574912 n_req=1552625 n_req_1=1093782 n_req_2=458843 n_req_3=0 n_rd=2480246 n_write=1539470 bw_util=0.4979 bw_util_1=0.3508 bw_util_2=0.1471 bw_util_3=0 blp=10.394753 blp_1= 5.706946 blp_2= 2.861674 blp_3= -nan
 n_activity=12455224 dram_eff=0.4986 dram_eff_1=0.3513 dram_eff_2=0.1474 dram_eff_3=0
bk0: 153748a 5091125i bk1: 165950a 4144375i bk2: 153534a 4652951i bk3: 158082a 4233408i bk4: 154582a 4266410i bk5: 155600a 4064007i bk6: 155054a 3935449i bk7: 158774a 3555963i bk8: 154146a 5073075i bk9: 159474a 4539853i bk10: 153636a 4692224i bk11: 158116a 4267790i bk12: 148804a 4722342i bk13: 153336a 4274484i bk14: 147036a 4521508i bk15: 150374a 4141656i 
bw_dist = 0.351	0.147	0.000	0.501	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4606
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12472868 n_nop=5459050 n_act=1542510 n_pre=1542497 n_req=1529855 n_req_1=1093782 n_req_2=436073 n_req_3=0 n_rd=2434703 n_write=1494108 bw_util=0.4906 bw_util_1=0.3508 bw_util_2=0.1398 bw_util_3=0 blp=10.074364 blp_1= 5.661407 blp_2= 2.765443 blp_3= -nan
 n_activity=12405529 dram_eff=0.4933 dram_eff_1=0.3527 dram_eff_2=0.1406 dram_eff_3=0
bk0: 150880a 5363212i bk1: 157014a 4764176i bk2: 152210a 4877245i bk3: 156072a 4478451i bk4: 152540a 4534154i bk5: 152334a 4396483i bk6: 155184a 4065625i bk7: 153866a 4020261i bk8: 153056a 5216247i bk9: 152374a 5055412i bk10: 153978a 4798225i bk11: 153721a 4649424i bk12: 146542a 4962003i bk13: 148362a 4693354i bk14: 148564a 4547793i bk15: 148006a 4417854i 
bw_dist = 0.351	0.140	0.000	0.504	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5541
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12472868 n_nop=5325050 n_act=1569856 n_pre=1569842 n_req=1549733 n_req_1=1093782 n_req_2=455951 n_req_3=0 n_rd=2474450 n_write=1533670 bw_util=0.497 bw_util_1=0.3508 bw_util_2=0.1462 bw_util_3=0 blp=10.349283 blp_1= 5.708284 blp_2= 2.838160 blp_3= -nan
 n_activity=12448722 dram_eff=0.498 dram_eff_1=0.3515 dram_eff_2=0.1465 dram_eff_3=0
bk0: 156756a 4930971i bk1: 155218a 4804721i bk2: 157562a 4480835i bk3: 154554a 4477144i bk4: 156144a 4209603i bk5: 152024a 4299332i bk6: 163346a 3467372i bk7: 156376a 3704529i bk8: 156160a 4965603i bk9: 151766a 4997040i bk10: 156470a 4563658i bk11: 157590a 4276513i bk12: 152194a 4519380i bk13: 148462a 4587008i bk14: 152010a 4222395i bk15: 147818a 4327678i 
bw_dist = 0.351	0.146	0.000	0.501	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3442
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12472868 n_nop=5450787 n_act=1544094 n_pre=1544079 n_req=1531136 n_req_1=1093782 n_req_2=437354 n_req_3=0 n_rd=2437246 n_write=1496662 bw_util=0.491 bw_util_1=0.3508 bw_util_2=0.1403 bw_util_3=0 blp=10.094654 blp_1= 5.666162 blp_2= 2.764437 blp_3= -nan
 n_activity=12406841 dram_eff=0.4936 dram_eff_1=0.3526 dram_eff_2=0.141 dram_eff_3=0
bk0: 152334a 5253342i bk1: 152900a 5017602i bk2: 153334a 4822045i bk3: 156506a 4447611i bk4: 154978a 4385485i bk5: 152610a 4364241i bk6: 153040a 4201993i bk7: 150654a 4214814i bk8: 155292a 5111111i bk9: 152730a 5028226i bk10: 152008a 4923840i bk11: 155088a 4558163i bk12: 149154a 4752614i bk13: 149116a 4615440i bk14: 149546a 4459119i bk15: 147956a 4407061i 
bw_dist = 0.351	0.140	0.000	0.504	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5939
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12472868 n_nop=5354468 n_act=1563739 n_pre=1563726 n_req=1545413 n_req_1=1093750 n_req_2=451663 n_req_3=0 n_rd=2465820 n_write=1525115 bw_util=0.4956 bw_util_1=0.3508 bw_util_2=0.1448 bw_util_3=0 blp=10.279816 blp_1= 5.693488 blp_2= 2.813014 blp_3= -nan
 n_activity=12441136 dram_eff=0.4969 dram_eff_1=0.3517 dram_eff_2=0.1452 dram_eff_3=0
bk0: 152228a 5215284i bk1: 156726a 4756802i bk2: 155474a 4626864i bk3: 158286a 4273199i bk4: 151444a 4516950i bk5: 156682a 4041547i bk6: 154264a 4046584i bk7: 157704a 3681366i bk8: 153950a 5115439i bk9: 156054a 4788577i bk10: 152630a 4827229i bk11: 161834a 4080096i bk12: 149872a 4663794i bk13: 150030a 4512057i bk14: 146964a 4556713i bk15: 151678a 4104762i 
bw_dist = 0.351	0.145	0.000	0.502	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2015
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12472868 n_nop=5487860 n_act=1535682 n_pre=1535667 n_req=1526066 n_req_1=1093766 n_req_2=432300 n_req_3=0 n_rd=2427097 n_write=1486562 bw_util=0.4894 bw_util_1=0.3508 bw_util_2=0.1386 bw_util_3=0 blp=10.009539 blp_1= 5.649153 blp_2= 2.749025 blp_3= -nan
 n_activity=12396912 dram_eff=0.4924 dram_eff_1=0.3529 dram_eff_2=0.1395 dram_eff_3=0
bk0: 152260a 5271027i bk1: 153745a 5000192i bk2: 155800a 4682441i bk3: 152736a 4702038i bk4: 151692a 4618074i bk5: 154834a 4295807i bk6: 152538a 4272606i bk7: 152074a 4164421i bk8: 152617a 5272736i bk9: 153450a 5012067i bk10: 152696a 4892503i bk11: 153768a 4686809i bk12: 145712a 5019530i bk13: 148121a 4733241i bk14: 145818a 4742469i bk15: 149236a 4392639i 
bw_dist = 0.351	0.139	0.000	0.505	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4095

========= L2 cache stats =========
L2_cache_bank[0]: Access = 655164, Miss = 610280, Miss_rate = 0.931, Pending_hits = 1504, Reservation_fails = 293029
L2_cache_bank[1]: Access = 703503, Miss = 629863, Miss_rate = 0.895, Pending_hits = 2292, Reservation_fails = 545365
L2_cache_bank[2]: Access = 649984, Miss = 606488, Miss_rate = 0.933, Pending_hits = 1345, Reservation_fails = 401689
L2_cache_bank[3]: Access = 664005, Miss = 610886, Miss_rate = 0.920, Pending_hits = 1589, Reservation_fails = 478848
L2_cache_bank[4]: Access = 676787, Miss = 625339, Miss_rate = 0.924, Pending_hits = 2265, Reservation_fails = 420295
L2_cache_bank[5]: Access = 665069, Miss = 611914, Miss_rate = 0.920, Pending_hits = 1659, Reservation_fails = 376749
L2_cache_bank[6]: Access = 654698, Miss = 609863, Miss_rate = 0.932, Pending_hits = 1455, Reservation_fails = 379072
L2_cache_bank[7]: Access = 661410, Miss = 608795, Miss_rate = 0.920, Pending_hits = 1614, Reservation_fails = 435969
L2_cache_bank[8]: Access = 653253, Miss = 608421, Miss_rate = 0.931, Pending_hits = 1374, Reservation_fails = 345859
L2_cache_bank[9]: Access = 675636, Miss = 624505, Miss_rate = 0.924, Pending_hits = 2265, Reservation_fails = 542429
L2_cache_bank[10]: Access = 648065, Miss = 604580, Miss_rate = 0.933, Pending_hits = 1312, Reservation_fails = 387074
L2_cache_bank[11]: Access = 654509, Miss = 609007, Miss_rate = 0.930, Pending_hits = 1419, Reservation_fails = 447707
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 655164, Miss = 610280 (0.931), PendingHit = 1504 (0.0023)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 703503, Miss = 629863 (0.895), PendingHit = 2292 (0.00326)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 649984, Miss = 606488 (0.933), PendingHit = 1345 (0.00207)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 664005, Miss = 610886 (0.92), PendingHit = 1589 (0.00239)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 676787, Miss = 625339 (0.924), PendingHit = 2265 (0.00335)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 665069, Miss = 611914 (0.92), PendingHit = 1659 (0.00249)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 654698, Miss = 609863 (0.932), PendingHit = 1455 (0.00222)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 661410, Miss = 608795 (0.92), PendingHit = 1614 (0.00244)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 653253, Miss = 608421 (0.931), PendingHit = 1374 (0.0021)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 675636, Miss = 624505 (0.924), PendingHit = 2265 (0.00335)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 648065, Miss = 604580 (0.933), PendingHit = 1312 (0.00202)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 654509, Miss = 609007 (0.93), PendingHit = 1419 (0.00217)
L2 Cache Total Miss Rate = 0.924
Stream 1: L2 Cache Miss Rate = 0.999
Stream 2: L2 Cache Miss Rate = 0.851
Stream 1: Accesses  = 3941560
Stream 1: Misses  = 3937615
Stream 2: Accesses  = 4020523
Stream 2: Misses  = 3422326
Stream 1+2: Accesses  = 7962083
Stream 1+2: Misses  = 7359941
Total Accesses  = 7962083
MPKI-CORES
CORE_L2MPKI_0	1.597
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	3.033
CORE_L2MPKI_31	2.973
CORE_L2MPKI_32	3.058
CORE_L2MPKI_33	2.990
CORE_L2MPKI_34	3.027
CORE_L2MPKI_35	2.968
CORE_L2MPKI_36	3.015
CORE_L2MPKI_37	2.973
CORE_L2MPKI_38	3.004
CORE_L2MPKI_39	2.966
CORE_L2MPKI_40	9.133
CORE_L2MPKI_41	7.996
CORE_L2MPKI_42	8.959
CORE_L2MPKI_43	8.469
CORE_L2MPKI_44	8.657
CORE_L2MPKI_45	8.938
CORE_L2MPKI_46	8.269
CORE_L2MPKI_47	8.223
CORE_L2MPKI_48	8.941
CORE_L2MPKI_49	8.128
CORE_L2MPKI_50	82.947
CORE_L2MPKI_51	81.963
CORE_L2MPKI_52	84.751
CORE_L2MPKI_53	81.870
CORE_L2MPKI_54	82.472
CORE_L2MPKI_55	82.913
CORE_L2MPKI_56	84.992
CORE_L2MPKI_57	83.609
CORE_L2MPKI_58	83.170
CORE_L2MPKI_59	82.749
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 31.572
MISSES-CORES
CORE_MISSES_0	131577
CORE_MISSES_1	130892
CORE_MISSES_2	134790
CORE_MISSES_3	134703
CORE_MISSES_4	130233
CORE_MISSES_5	135391
CORE_MISSES_6	128310
CORE_MISSES_7	132186
CORE_MISSES_8	133403
CORE_MISSES_9	131522
CORE_MISSES_10	130862
CORE_MISSES_11	130824
CORE_MISSES_12	130261
CORE_MISSES_13	132742
CORE_MISSES_14	130883
CORE_MISSES_15	133541
CORE_MISSES_16	132182
CORE_MISSES_17	127603
CORE_MISSES_18	134782
CORE_MISSES_19	133400
CORE_MISSES_20	130220
CORE_MISSES_21	130241
CORE_MISSES_22	128900
CORE_MISSES_23	128280
CORE_MISSES_24	128881
CORE_MISSES_25	130923
CORE_MISSES_26	132143
CORE_MISSES_27	128780
CORE_MISSES_28	128880
CORE_MISSES_29	130280
CORE_MISSES_30	108289
CORE_MISSES_31	102583
CORE_MISSES_32	108025
CORE_MISSES_33	105616
CORE_MISSES_34	108164
CORE_MISSES_35	108492
CORE_MISSES_36	108877
CORE_MISSES_37	108581
CORE_MISSES_38	109680
CORE_MISSES_39	109616
CORE_MISSES_40	119171
CORE_MISSES_41	99095
CORE_MISSES_42	112475
CORE_MISSES_43	105539
CORE_MISSES_44	115840
CORE_MISSES_45	111996
CORE_MISSES_46	106566
CORE_MISSES_47	105972
CORE_MISSES_48	115729
CORE_MISSES_49	104644
CORE_MISSES_50	125751
CORE_MISSES_51	122782
CORE_MISSES_52	127550
CORE_MISSES_53	120280
CORE_MISSES_54	125911
CORE_MISSES_55	122103
CORE_MISSES_56	129909
CORE_MISSES_57	126641
CORE_MISSES_58	125349
CORE_MISSES_59	121100
L2_MISSES = 7359941
L2_total_cache_accesses = 7962083
L2_total_cache_misses = 7359941
L2_total_cache_miss_rate = 0.9244
L2_total_cache_pending_hits = 20093
L2_total_cache_reservation_fails = 5054085
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 578205
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19676
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5484792
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3731492
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1875000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1287483
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3788
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 414
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 148
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35010
L2_cache_data_port_util = 0.078
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=22529930
icnt_total_pkts_simt_to_mem=18750196
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     311.8139
gpu_ipc_2 =       2.4395
gpu_tot_sim_cycle_stream_1 = 9447897
gpu_tot_sim_cycle_stream_2 = 9449142
gpu_sim_insn_1 = 2945986176
gpu_sim_insn_2 = 23051648
gpu_sim_cycle = 9449143
gpu_sim_insn = 2969037824
gpu_ipc =     314.2124
gpu_tot_sim_cycle = 9449143
gpu_tot_sim_insn = 2969037824
gpu_tot_ipc =     314.2124
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 43638844
gpu_stall_icnt2sh    = 161117
gpu_total_sim_rate=228757

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 46967380
	L1I_total_cache_misses = 66357
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 131540, Miss = 131540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8215063
	L1D_cache_core[1]: Access = 130880, Miss = 130880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8313672
	L1D_cache_core[2]: Access = 134780, Miss = 134780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8310913
	L1D_cache_core[3]: Access = 134700, Miss = 134700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8284500
	L1D_cache_core[4]: Access = 130220, Miss = 130220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8218081
	L1D_cache_core[5]: Access = 135380, Miss = 135380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8273926
	L1D_cache_core[6]: Access = 128300, Miss = 128300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8262012
	L1D_cache_core[7]: Access = 132180, Miss = 132180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8271094
	L1D_cache_core[8]: Access = 133400, Miss = 133400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8348161
	L1D_cache_core[9]: Access = 131520, Miss = 131520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8210208
	L1D_cache_core[10]: Access = 130860, Miss = 130860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8306740
	L1D_cache_core[11]: Access = 130820, Miss = 130820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8288840
	L1D_cache_core[12]: Access = 130260, Miss = 130260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8282506
	L1D_cache_core[13]: Access = 132740, Miss = 132740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8223749
	L1D_cache_core[14]: Access = 130880, Miss = 130880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8289994
	L1D_cache_core[15]: Access = 133540, Miss = 133540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8266543
	L1D_cache_core[16]: Access = 132180, Miss = 132180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8205093
	L1D_cache_core[17]: Access = 127600, Miss = 127600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8205063
	L1D_cache_core[18]: Access = 134780, Miss = 134780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8285644
	L1D_cache_core[19]: Access = 133400, Miss = 133400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8348739
	L1D_cache_core[20]: Access = 130220, Miss = 130220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8208978
	L1D_cache_core[21]: Access = 130240, Miss = 130240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8106447
	L1D_cache_core[22]: Access = 128900, Miss = 128900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8344249
	L1D_cache_core[23]: Access = 128280, Miss = 128280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8171797
	L1D_cache_core[24]: Access = 128880, Miss = 128880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8254470
	L1D_cache_core[25]: Access = 130920, Miss = 130920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8192498
	L1D_cache_core[26]: Access = 132140, Miss = 132140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8239668
	L1D_cache_core[27]: Access = 128780, Miss = 128780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8091302
	L1D_cache_core[28]: Access = 128880, Miss = 128880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8177066
	L1D_cache_core[29]: Access = 130280, Miss = 130280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8258792
	L1D_cache_core[30]: Access = 56024, Miss = 56024, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3462602
	L1D_cache_core[31]: Access = 54104, Miss = 54104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3490970
	L1D_cache_core[32]: Access = 55424, Miss = 55424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3499536
	L1D_cache_core[33]: Access = 55424, Miss = 55424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3437474
	L1D_cache_core[34]: Access = 56064, Miss = 56064, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3406039
	L1D_cache_core[35]: Access = 57384, Miss = 57384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3522171
	L1D_cache_core[36]: Access = 56684, Miss = 56684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3487552
	L1D_cache_core[37]: Access = 57324, Miss = 57324, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3495484
	L1D_cache_core[38]: Access = 57304, Miss = 57304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3578836
	L1D_cache_core[39]: Access = 58024, Miss = 58024, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3528491
	L1D_cache_core[40]: Access = 19020, Miss = 19020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1175639
	L1D_cache_core[41]: Access = 18336, Miss = 18336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1157240
	L1D_cache_core[42]: Access = 18352, Miss = 18352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1123363
	L1D_cache_core[43]: Access = 18324, Miss = 18324, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1152111
	L1D_cache_core[44]: Access = 19672, Miss = 19672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1196372
	L1D_cache_core[45]: Access = 18312, Miss = 18312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1191971
	L1D_cache_core[46]: Access = 19004, Miss = 19004, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1174658
	L1D_cache_core[47]: Access = 19004, Miss = 19004, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1189760
	L1D_cache_core[48]: Access = 18972, Miss = 18972, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1174628
	L1D_cache_core[49]: Access = 18984, Miss = 18984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1195193
	L1D_cache_core[50]: Access = 166, Miss = 166, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 826
	L1D_cache_core[51]: Access = 158, Miss = 158, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 750
	L1D_cache_core[52]: Access = 162, Miss = 162, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1025
	L1D_cache_core[53]: Access = 158, Miss = 158, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[54]: Access = 166, Miss = 166, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 802
	L1D_cache_core[55]: Access = 158, Miss = 158, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 998
	L1D_cache_core[56]: Access = 164, Miss = 164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 841
	L1D_cache_core[57]: Access = 166, Miss = 166, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[58]: Access = 162, Miss = 162, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1068
	L1D_cache_core[59]: Access = 154, Miss = 154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 796
	L1D_total_cache_accesses = 4690834
	L1D_total_cache_misses = 4690834
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 294104616
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 235398
	L1C_total_cache_misses = 1440
	L1C_total_cache_miss_rate = 0.0061
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2815834
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 237563933
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 233958
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1875000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 56540683
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 46901023
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 66357
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
172685, 172685, 172685, 172685, 165833, 165833, 165833, 165833, 153099, 153099, 153099, 153099, 152614, 152614, 152614, 152614, 
gpgpu_n_tot_thrd_icount = 2970984224
gpgpu_n_tot_w_icount = 92843257
gpgpu_n_stall_shd_mem = 513156026
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6083041
gpgpu_n_mem_write_global = 1875000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 93335168
gpgpu_n_store_insn = 60000000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7532736
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 513156026
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:762765705	W0_Idle:173975644	W0_Scoreboard:104312472	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:92843339
Warp Occupancy Distribution:
Stall:378931797	W0_Idle:28033283	W0_Scoreboard:82846436	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:77137064
Warp Occupancy Distribution:
Stall:383833908	W0_Idle:145942361	W0_Scoreboard:21466036	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:15706275
warp_utilization0: 0.081880
warp_utilization1: 0.136057
warp_utilization2: 0.027703
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 22526672 {8:2815834,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 255000000 {136:1875000,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 131345496 {40:3257481,72:4320,136:5406,}
traffic_breakdown_coretomem[INST_ACC_R] = 34800 {8:4350,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 382952608 {136:2815828,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 15000000 {8:1875000,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 131323656 {40:3256935,72:4320,136:5406,}
traffic_breakdown_memtocore[INST_ACC_R] = 591600 {136:4350,}
maxmrqlatency = 1565 
maxdqlatency = 0 
maxmflatency = 8040 
averagemflatency = 1360 
averagemflatency_1 = 1546 
averagemflatency_2= 1179 
averagemrqlatency_1 = 76 
averagemrqlatency_2 = 66 
max_icnt2mem_latency = 7400 
max_icnt2sh_latency = 9449142 
mrq_lat_table:3359198 	109612 	189366 	389049 	1065746 	1867280 	2493075 	1920711 	492094 	11419 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	151730 	427202 	2017191 	4231404 	1122938 	7081 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	41965 	135889 	489369 	422943 	476562 	1113657 	2765870 	2275079 	238289 	2729 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5534027 	521396 	25087 	2015 	21 	0 	0 	0 	0 	794 	1384 	2805 	5737 	11514 	25569 	48931 	94509 	175003 	335947 	883692 	289115 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	315 	980 	17590 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        50        31        20        22        42        22        26        44        24        34        20        24        34        28        36        32 
dram[1]:        52        22        32        34        34        36        28        46        38        22        20        22        32        30        32        28 
dram[2]:        30        26        26        24        24        28        50        46        40        32        26        24        28        32        40        36 
dram[3]:        26        30        20        28        34        28        56        48        28        26        20        22        22        40        32        44 
dram[4]:        34        30        26        26        46        20        36        32        36        28        20        26        36        28        32        32 
dram[5]:        36        20        28        28        34        20        46        46        26        28        22        20        32        30        32        32 
maximum service time to same row:
dram[0]:      1438       983      1242      1191      1615      1397      1694      1951      1697      1967      1205      1800      1304      1051      1767      2444 
dram[1]:      1584      1154      1476      1309      1972      1551      1638      1601      1641      2006      1055      1348      1155      1210      1569      1361 
dram[2]:      1142      1378      1095      1613      1626      1466      1795      2022      2376      2125      1647      1232      1143      1264      1479      1543 
dram[3]:      1050      1085      1194      1138      1462      1786      1688      1854      2876      2285      1290      1249      1106      1412      1134      1236 
dram[4]:      1203      1164      1054      1106      1607      1704      1726      1838      2270      1884      1131      1638      1115      1409      1607      1755 
dram[5]:      1318      1200      1315      1110      1672      1228      1672      1591      2324      1674      1118      1244      1201      1100      1789      1894 
average row accesses per activate:
dram[0]:  1.270232  1.270262  1.271042  1.271016  1.274632  1.278690  1.280572  1.284103  1.266728  1.266604  1.270008  1.273210  1.283797  1.284999  1.287061  1.288466 
dram[1]:  1.267013  1.261556  1.271494  1.268747  1.275313  1.275341  1.278503  1.280202  1.262454  1.265358  1.269154  1.270927  1.281944  1.280597  1.284381  1.285776 
dram[2]:  1.264785  1.269757  1.268749  1.277296  1.274810  1.278876  1.288350  1.284254  1.261906  1.268600  1.269789  1.270876  1.283476  1.286179  1.288497  1.291780 
dram[3]:  1.265036  1.269092  1.267395  1.268853  1.274376  1.274316  1.276624  1.279089  1.263345  1.268199  1.271738  1.272548  1.280510  1.281721  1.284413  1.286726 
dram[4]:  1.266561  1.268775  1.273415  1.273013  1.273353  1.278770  1.279065  1.285996  1.266505  1.267812  1.270712  1.272182  1.283167  1.285638  1.287939  1.286643 
dram[5]:  1.265166  1.266660  1.266965  1.269252  1.276004  1.275912  1.277561  1.280642  1.264955  1.266102  1.268843  1.271833  1.282762  1.281732  1.287063  1.289453 
average row locality = 11897611/9330819 = 1.275087
average row locality_1 = 8220309/6212558 = 1.323176
average row locality_2 = 3677302/3118261 = 1.179280
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     76874     82975     76767     79041     77291     77800     77527     79388     77073     79737     76818     79059     74402     76668     73518     75187 
dram[1]:     75440     78507     76105     78036     76270     76167     77592     76933     76529     76187     76990     76862     73271     74181     74282     74003 
dram[2]:     78378     77610     78781     77277     78072     76013     81675     78189     78080     75883     78235     78795     76098     74232     76006     73909 
dram[3]:     76167     76450     76668     78253     77492     76306     76520     75328     77650     76365     76004     77545     74579     74558     74773     73978 
dram[4]:     76114     78363     77737     79143     75722     78341     77133     78852     76975     78027     76315     80917     74936     75015     73482     75841 
dram[5]:     76130     76873     77900     76368     75847     77418     76270     76039     76310     76726     76348     76884     72856     74066     72910     74621 
total reads: 7359828
bank skew: 82975/72856 = 1.14
chip skew: 1240125/1213566 = 1.02
number of total write accesses:
dram[0]:     47469     53568     47363     49624     47897     48422     48124     49979     47687     50347     47432     49662     44986     47247     44131     45800 
dram[1]:     46045     49107     46701     48604     46887     46781     48191     47541     47141     46802     47594     47472     43873     44789     44915     44615 
dram[2]:     48958     48214     49388     47852     48690     46622     52270     48799     48710     46495     48829     49383     46670     44811     46629     44524 
dram[3]:     46773     47053     47268     48815     48104     46917     47121     45924     48264     46980     46603     48156     45184     45165     45407     44608 
dram[4]:     46712     48970     48340     49747     46334     48958     47737     49448     47582     48630     46911     51526     45520     45592     44103     46449 
dram[5]:     46729     47476     48495     46969     46458     48038     46869     46637     46933     47334     46948     47487     43461     44672     43537     45246 
total reads: 4537830
bank skew: 53568/43461 = 1.23
chip skew: 769738/743289 = 1.04
average mf latency per bank:
dram[0]:        909      1352       903      1065       911      1065       923      1087       902      1057       909      1063       917      1079       929      1076
dram[1]:        844       877       842       862       846       872       851       872       832       859       843       870       853       877       860       896
dram[2]:        963       940       960       931       970       942      1002       944       949       926       962       952       976       944       976       961
dram[3]:        865       866       870       857       877       871       883       862       861       842       871       853       879       862       886       869
dram[4]:        877       950       874       950       882       956       886       959       866       946       873       965       889       956       894       968
dram[5]:        834       840       835       831       844       840       847       849       828       829       835       837       848       842       857       854
maximum mf latency per bank:
dram[0]:       5886      8040      5231      7180      5263      7041      6474      6945      5883      7164      5657      6966      5944      7132      5409      7157
dram[1]:       6147      5823      5952      5283      5068      5799      5741      5859      6581      6100      6414      6055      6032      5450      5972      5491
dram[2]:       6158      5594      5882      5152      6039      5509      6801      5235      6388      5875      6624      5932      6321      5512      6231      5178
dram[3]:       5149      5492      5396      5836      5297      6490      5159      6125      6127      6112      6016      5555      6038      6188      5592      5436
dram[4]:       5843      6058      6229      6153      4829      6145      5863      6275      5327      6088      5994      6741      5641      5427      6003      5619
dram[5]:       5553      6250      5976      6733      5995      5780      5481      5500      6264      5649      5783      5606      5180      4483      6597      5623
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12472868 n_nop=5303313 n_act=1574927 n_pre=1574912 n_req=1552625 n_req_1=1093782 n_req_2=458843 n_req_3=0 n_rd=2480246 n_write=1539470 bw_util=0.4979 bw_util_1=0.3508 bw_util_2=0.1471 bw_util_3=0 blp=10.394753 blp_1= 5.706946 blp_2= 2.861674 blp_3= -nan
 n_activity=12455224 dram_eff=0.4986 dram_eff_1=0.3513 dram_eff_2=0.1474 dram_eff_3=0
bk0: 153748a 5091125i bk1: 165950a 4144375i bk2: 153534a 4652951i bk3: 158082a 4233408i bk4: 154582a 4266410i bk5: 155600a 4064007i bk6: 155054a 3935449i bk7: 158774a 3555963i bk8: 154146a 5073075i bk9: 159474a 4539853i bk10: 153636a 4692224i bk11: 158116a 4267790i bk12: 148804a 4722342i bk13: 153336a 4274484i bk14: 147036a 4521508i bk15: 150374a 4141656i 
bw_dist = 0.351	0.147	0.000	0.501	0.001
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4606
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12472868 n_nop=5459050 n_act=1542510 n_pre=1542497 n_req=1529855 n_req_1=1093782 n_req_2=436073 n_req_3=0 n_rd=2434703 n_write=1494108 bw_util=0.4906 bw_util_1=0.3508 bw_util_2=0.1398 bw_util_3=0 blp=10.074364 blp_1= 5.661407 blp_2= 2.765443 blp_3= -nan
 n_activity=12405529 dram_eff=0.4933 dram_eff_1=0.3527 dram_eff_2=0.1406 dram_eff_3=0
bk0: 150880a 5363212i bk1: 157014a 4764176i bk2: 152210a 4877245i bk3: 156072a 4478451i bk4: 152540a 4534154i bk5: 152334a 4396483i bk6: 155184a 4065625i bk7: 153866a 4020261i bk8: 153056a 5216247i bk9: 152374a 5055412i bk10: 153978a 4798225i bk11: 153721a 4649424i bk12: 146542a 4962003i bk13: 148362a 4693354i bk14: 148564a 4547793i bk15: 148006a 4417854i 
bw_dist = 0.351	0.140	0.000	0.504	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5541
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12472868 n_nop=5325050 n_act=1569856 n_pre=1569842 n_req=1549733 n_req_1=1093782 n_req_2=455951 n_req_3=0 n_rd=2474450 n_write=1533670 bw_util=0.497 bw_util_1=0.3508 bw_util_2=0.1462 bw_util_3=0 blp=10.349283 blp_1= 5.708284 blp_2= 2.838160 blp_3= -nan
 n_activity=12448722 dram_eff=0.498 dram_eff_1=0.3515 dram_eff_2=0.1465 dram_eff_3=0
bk0: 156756a 4930971i bk1: 155218a 4804721i bk2: 157562a 4480835i bk3: 154554a 4477144i bk4: 156144a 4209603i bk5: 152024a 4299332i bk6: 163346a 3467372i bk7: 156376a 3704529i bk8: 156160a 4965603i bk9: 151766a 4997040i bk10: 156470a 4563658i bk11: 157590a 4276513i bk12: 152194a 4519380i bk13: 148462a 4587008i bk14: 152010a 4222395i bk15: 147818a 4327678i 
bw_dist = 0.351	0.146	0.000	0.501	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3442
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12472868 n_nop=5450787 n_act=1544094 n_pre=1544079 n_req=1531136 n_req_1=1093782 n_req_2=437354 n_req_3=0 n_rd=2437246 n_write=1496662 bw_util=0.491 bw_util_1=0.3508 bw_util_2=0.1403 bw_util_3=0 blp=10.094654 blp_1= 5.666162 blp_2= 2.764437 blp_3= -nan
 n_activity=12406841 dram_eff=0.4936 dram_eff_1=0.3526 dram_eff_2=0.141 dram_eff_3=0
bk0: 152334a 5253342i bk1: 152900a 5017602i bk2: 153334a 4822045i bk3: 156506a 4447611i bk4: 154978a 4385485i bk5: 152610a 4364241i bk6: 153040a 4201993i bk7: 150654a 4214814i bk8: 155292a 5111111i bk9: 152730a 5028226i bk10: 152008a 4923840i bk11: 155088a 4558163i bk12: 149154a 4752614i bk13: 149116a 4615440i bk14: 149546a 4459119i bk15: 147956a 4407061i 
bw_dist = 0.351	0.140	0.000	0.504	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5939
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12472868 n_nop=5354468 n_act=1563739 n_pre=1563726 n_req=1545413 n_req_1=1093750 n_req_2=451663 n_req_3=0 n_rd=2465820 n_write=1525115 bw_util=0.4956 bw_util_1=0.3508 bw_util_2=0.1448 bw_util_3=0 blp=10.279816 blp_1= 5.693488 blp_2= 2.813014 blp_3= -nan
 n_activity=12441136 dram_eff=0.4969 dram_eff_1=0.3517 dram_eff_2=0.1452 dram_eff_3=0
bk0: 152228a 5215284i bk1: 156726a 4756802i bk2: 155474a 4626864i bk3: 158286a 4273199i bk4: 151444a 4516950i bk5: 156682a 4041547i bk6: 154264a 4046584i bk7: 157704a 3681366i bk8: 153950a 5115439i bk9: 156054a 4788577i bk10: 152630a 4827229i bk11: 161834a 4080096i bk12: 149872a 4663794i bk13: 150030a 4512057i bk14: 146964a 4556713i bk15: 151678a 4104762i 
bw_dist = 0.351	0.145	0.000	0.502	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2015
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12472868 n_nop=5487860 n_act=1535682 n_pre=1535667 n_req=1526066 n_req_1=1093766 n_req_2=432300 n_req_3=0 n_rd=2427097 n_write=1486562 bw_util=0.4894 bw_util_1=0.3508 bw_util_2=0.1386 bw_util_3=0 blp=10.009539 blp_1= 5.649153 blp_2= 2.749025 blp_3= -nan
 n_activity=12396912 dram_eff=0.4924 dram_eff_1=0.3529 dram_eff_2=0.1395 dram_eff_3=0
bk0: 152260a 5271027i bk1: 153745a 5000192i bk2: 155800a 4682441i bk3: 152736a 4702038i bk4: 151692a 4618074i bk5: 154834a 4295807i bk6: 152538a 4272606i bk7: 152074a 4164421i bk8: 152617a 5272736i bk9: 153450a 5012067i bk10: 152696a 4892503i bk11: 153768a 4686809i bk12: 145712a 5019530i bk13: 148121a 4733241i bk14: 145818a 4742469i bk15: 149236a 4392639i 
bw_dist = 0.351	0.139	0.000	0.505	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4095

========= L2 cache stats =========
L2_cache_bank[0]: Access = 655164, Miss = 610280, Miss_rate = 0.931, Pending_hits = 1504, Reservation_fails = 293029
L2_cache_bank[1]: Access = 703503, Miss = 629863, Miss_rate = 0.895, Pending_hits = 2292, Reservation_fails = 545365
L2_cache_bank[2]: Access = 649984, Miss = 606488, Miss_rate = 0.933, Pending_hits = 1345, Reservation_fails = 401689
L2_cache_bank[3]: Access = 664005, Miss = 610886, Miss_rate = 0.920, Pending_hits = 1589, Reservation_fails = 478848
L2_cache_bank[4]: Access = 676787, Miss = 625339, Miss_rate = 0.924, Pending_hits = 2265, Reservation_fails = 420295
L2_cache_bank[5]: Access = 665069, Miss = 611914, Miss_rate = 0.920, Pending_hits = 1659, Reservation_fails = 376749
L2_cache_bank[6]: Access = 654698, Miss = 609863, Miss_rate = 0.932, Pending_hits = 1455, Reservation_fails = 379072
L2_cache_bank[7]: Access = 661410, Miss = 608795, Miss_rate = 0.920, Pending_hits = 1614, Reservation_fails = 435969
L2_cache_bank[8]: Access = 653253, Miss = 608421, Miss_rate = 0.931, Pending_hits = 1374, Reservation_fails = 345859
L2_cache_bank[9]: Access = 675636, Miss = 624505, Miss_rate = 0.924, Pending_hits = 2265, Reservation_fails = 542429
L2_cache_bank[10]: Access = 648065, Miss = 604580, Miss_rate = 0.933, Pending_hits = 1312, Reservation_fails = 387074
L2_cache_bank[11]: Access = 654509, Miss = 609007, Miss_rate = 0.930, Pending_hits = 1419, Reservation_fails = 447707
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 655164, Miss = 610280 (0.931), PendingHit = 1504 (0.0023)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 703503, Miss = 629863 (0.895), PendingHit = 2292 (0.00326)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 649984, Miss = 606488 (0.933), PendingHit = 1345 (0.00207)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 664005, Miss = 610886 (0.92), PendingHit = 1589 (0.00239)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 676787, Miss = 625339 (0.924), PendingHit = 2265 (0.00335)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 665069, Miss = 611914 (0.92), PendingHit = 1659 (0.00249)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 654698, Miss = 609863 (0.932), PendingHit = 1455 (0.00222)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 661410, Miss = 608795 (0.92), PendingHit = 1614 (0.00244)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 653253, Miss = 608421 (0.931), PendingHit = 1374 (0.0021)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 675636, Miss = 624505 (0.924), PendingHit = 2265 (0.00335)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 648065, Miss = 604580 (0.933), PendingHit = 1312 (0.00202)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 654509, Miss = 609007 (0.93), PendingHit = 1419 (0.00217)
L2 Cache Total Miss Rate = 0.924
Stream 1: L2 Cache Miss Rate = 0.999
Stream 2: L2 Cache Miss Rate = 0.851
Stream 1: Accesses  = 3941560
Stream 1: Misses  = 3937615
Stream 2: Accesses  = 4020523
Stream 2: Misses  = 3422326
Stream 1+2: Accesses  = 7962083
Stream 1+2: Misses  = 7359941
Total Accesses  = 7962083
MPKI-CORES
CORE_L2MPKI_0	1.597
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	3.033
CORE_L2MPKI_31	2.973
CORE_L2MPKI_32	3.058
CORE_L2MPKI_33	2.990
CORE_L2MPKI_34	3.027
CORE_L2MPKI_35	2.968
CORE_L2MPKI_36	3.015
CORE_L2MPKI_37	2.973
CORE_L2MPKI_38	3.004
CORE_L2MPKI_39	2.966
CORE_L2MPKI_40	9.133
CORE_L2MPKI_41	7.996
CORE_L2MPKI_42	8.959
CORE_L2MPKI_43	8.469
CORE_L2MPKI_44	8.657
CORE_L2MPKI_45	8.938
CORE_L2MPKI_46	8.269
CORE_L2MPKI_47	8.223
CORE_L2MPKI_48	8.941
CORE_L2MPKI_49	8.128
CORE_L2MPKI_50	82.947
CORE_L2MPKI_51	81.963
CORE_L2MPKI_52	84.751
CORE_L2MPKI_53	81.870
CORE_L2MPKI_54	82.472
CORE_L2MPKI_55	82.913
CORE_L2MPKI_56	84.992
CORE_L2MPKI_57	83.609
CORE_L2MPKI_58	83.170
CORE_L2MPKI_59	82.749
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 31.572
MISSES-CORES
CORE_MISSES_0	131577
CORE_MISSES_1	130892
CORE_MISSES_2	134790
CORE_MISSES_3	134703
CORE_MISSES_4	130233
CORE_MISSES_5	135391
CORE_MISSES_6	128310
CORE_MISSES_7	132186
CORE_MISSES_8	133403
CORE_MISSES_9	131522
CORE_MISSES_10	130862
CORE_MISSES_11	130824
CORE_MISSES_12	130261
CORE_MISSES_13	132742
CORE_MISSES_14	130883
CORE_MISSES_15	133541
CORE_MISSES_16	132182
CORE_MISSES_17	127603
CORE_MISSES_18	134782
CORE_MISSES_19	133400
CORE_MISSES_20	130220
CORE_MISSES_21	130241
CORE_MISSES_22	128900
CORE_MISSES_23	128280
CORE_MISSES_24	128881
CORE_MISSES_25	130923
CORE_MISSES_26	132143
CORE_MISSES_27	128780
CORE_MISSES_28	128880
CORE_MISSES_29	130280
CORE_MISSES_30	108289
CORE_MISSES_31	102583
CORE_MISSES_32	108025
CORE_MISSES_33	105616
CORE_MISSES_34	108164
CORE_MISSES_35	108492
CORE_MISSES_36	108877
CORE_MISSES_37	108581
CORE_MISSES_38	109680
CORE_MISSES_39	109616
CORE_MISSES_40	119171
CORE_MISSES_41	99095
CORE_MISSES_42	112475
CORE_MISSES_43	105539
CORE_MISSES_44	115840
CORE_MISSES_45	111996
CORE_MISSES_46	106566
CORE_MISSES_47	105972
CORE_MISSES_48	115729
CORE_MISSES_49	104644
CORE_MISSES_50	125751
CORE_MISSES_51	122782
CORE_MISSES_52	127550
CORE_MISSES_53	120280
CORE_MISSES_54	125911
CORE_MISSES_55	122103
CORE_MISSES_56	129909
CORE_MISSES_57	126641
CORE_MISSES_58	125349
CORE_MISSES_59	121100
L2_MISSES = 7359941
L2_total_cache_accesses = 7962083
L2_total_cache_misses = 7359941
L2_total_cache_miss_rate = 0.9244
L2_total_cache_pending_hits = 20093
L2_total_cache_reservation_fails = 5054085
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 578205
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19676
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5484792
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3731492
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1875000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1287483
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3788
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 414
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 148
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35010
L2_cache_data_port_util = 0.078
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=22529930
icnt_total_pkts_simt_to_mem=18750196
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     317.3396
gpu_ipc_2 =       2.4159
gpu_tot_sim_cycle_stream_1 = 9900334
gpu_tot_sim_cycle_stream_2 = 9903742
gpu_sim_insn_1 = 3141767936
gpu_sim_insn_2 = 23926144
gpu_sim_cycle = 9903743
gpu_sim_insn = 3165694080
gpu_ipc =     319.6462
gpu_tot_sim_cycle = 9903743
gpu_tot_sim_insn = 3165694080
gpu_tot_ipc =     319.6462
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 45918611
gpu_stall_icnt2sh    = 177975
gpu_total_sim_rate=231596

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 50077234
	L1I_total_cache_misses = 70540
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 138040, Miss = 138040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8602650
	L1D_cache_core[1]: Access = 137400, Miss = 137400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8720267
	L1D_cache_core[2]: Access = 141280, Miss = 141280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8714897
	L1D_cache_core[3]: Access = 141200, Miss = 141200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8666588
	L1D_cache_core[4]: Access = 136080, Miss = 136080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8580587
	L1D_cache_core[5]: Access = 141880, Miss = 141880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8678451
	L1D_cache_core[6]: Access = 134180, Miss = 134180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8643114
	L1D_cache_core[7]: Access = 138040, Miss = 138040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8645068
	L1D_cache_core[8]: Access = 139240, Miss = 139240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8725223
	L1D_cache_core[9]: Access = 137380, Miss = 137380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8574619
	L1D_cache_core[10]: Access = 136720, Miss = 136720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8677942
	L1D_cache_core[11]: Access = 137320, Miss = 137320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8691026
	L1D_cache_core[12]: Access = 136140, Miss = 136140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8649526
	L1D_cache_core[13]: Access = 138600, Miss = 138600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8593159
	L1D_cache_core[14]: Access = 136740, Miss = 136740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8666774
	L1D_cache_core[15]: Access = 140060, Miss = 140060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8666923
	L1D_cache_core[16]: Access = 138040, Miss = 138040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8559804
	L1D_cache_core[17]: Access = 133460, Miss = 133460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8580515
	L1D_cache_core[18]: Access = 141280, Miss = 141280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8696657
	L1D_cache_core[19]: Access = 139900, Miss = 139900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8723747
	L1D_cache_core[20]: Access = 136740, Miss = 136740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8591526
	L1D_cache_core[21]: Access = 136100, Miss = 136100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8467425
	L1D_cache_core[22]: Access = 134760, Miss = 134760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8715160
	L1D_cache_core[23]: Access = 134140, Miss = 134140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8569472
	L1D_cache_core[24]: Access = 134740, Miss = 134740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8629055
	L1D_cache_core[25]: Access = 136780, Miss = 136780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8587809
	L1D_cache_core[26]: Access = 138000, Miss = 138000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8625261
	L1D_cache_core[27]: Access = 134640, Miss = 134640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8473056
	L1D_cache_core[28]: Access = 135400, Miss = 135400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8566634
	L1D_cache_core[29]: Access = 136780, Miss = 136780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8633402
	L1D_cache_core[30]: Access = 62544, Miss = 62544, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3857370
	L1D_cache_core[31]: Access = 60604, Miss = 60604, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3908924
	L1D_cache_core[32]: Access = 61944, Miss = 61944, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3898852
	L1D_cache_core[33]: Access = 61944, Miss = 61944, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3835451
	L1D_cache_core[34]: Access = 61924, Miss = 61924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3783684
	L1D_cache_core[35]: Access = 63904, Miss = 63904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3908592
	L1D_cache_core[36]: Access = 63204, Miss = 63204, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3882851
	L1D_cache_core[37]: Access = 63184, Miss = 63184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3882794
	L1D_cache_core[38]: Access = 63804, Miss = 63804, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3994751
	L1D_cache_core[39]: Access = 64524, Miss = 64524, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3917093
	L1D_cache_core[40]: Access = 25520, Miss = 25520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1587341
	L1D_cache_core[41]: Access = 24836, Miss = 24836, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1572268
	L1D_cache_core[42]: Access = 24872, Miss = 24872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1508121
	L1D_cache_core[43]: Access = 24844, Miss = 24844, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1566434
	L1D_cache_core[44]: Access = 26192, Miss = 26192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1596280
	L1D_cache_core[45]: Access = 24812, Miss = 24812, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1591566
	L1D_cache_core[46]: Access = 25524, Miss = 25524, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1567879
	L1D_cache_core[47]: Access = 25504, Miss = 25504, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1589879
	L1D_cache_core[48]: Access = 25472, Miss = 25472, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1588434
	L1D_cache_core[49]: Access = 25504, Miss = 25504, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1574251
	L1D_cache_core[50]: Access = 176, Miss = 176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 826
	L1D_cache_core[51]: Access = 170, Miss = 170, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 750
	L1D_cache_core[52]: Access = 174, Miss = 174, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1025
	L1D_cache_core[53]: Access = 170, Miss = 170, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[54]: Access = 172, Miss = 172, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 802
	L1D_cache_core[55]: Access = 164, Miss = 164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 998
	L1D_cache_core[56]: Access = 172, Miss = 172, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 841
	L1D_cache_core[57]: Access = 170, Miss = 170, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[58]: Access = 172, Miss = 172, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1068
	L1D_cache_core[59]: Access = 164, Miss = 164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 796
	L1D_total_cache_accesses = 5003424
	L1D_total_cache_misses = 5003424
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 313537870
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 250893
	L1C_total_cache_misses = 1440
	L1C_total_cache_miss_rate = 0.0057
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3003424
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 253283825
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 249453
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2000000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 60254045
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 50006694
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 70540
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
182284, 182284, 182284, 182284, 175335, 175335, 175335, 175335, 159466, 159466, 159466, 159466, 158981, 158981, 158981, 158981, 
gpgpu_n_tot_thrd_icount = 3167766304
gpgpu_n_tot_w_icount = 98992697
gpgpu_n_stall_shd_mem = 537132322
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6359512
gpgpu_n_mem_write_global = 2000000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 99425504
gpgpu_n_store_insn = 64000000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8028576
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 537132322
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:798015834	W0_Idle:179567937	W0_Scoreboard:111872613	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:98992776
Warp Occupancy Distribution:
Stall:396188235	W0_Idle:29884966	W0_Scoreboard:87417895	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:80733484
Warp Occupancy Distribution:
Stall:401827599	W0_Idle:149682971	W0_Scoreboard:24454718	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:18259292
warp_utilization0: 0.083296
warp_utilization1: 0.135864
warp_utilization2: 0.030728
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 24027392 {8:3003424,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 272000000 {136:2000000,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 134902016 {40:3346346,72:4324,136:5418,}
traffic_breakdown_coretomem[INST_ACC_R] = 36960 {8:4620,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 408465664 {136:3003424,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16000000 {8:2000000,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 134882096 {40:3345848,72:4324,136:5418,}
traffic_breakdown_memtocore[INST_ACC_R] = 628320 {136:4620,}
maxmrqlatency = 1565 
maxdqlatency = 0 
maxmflatency = 8040 
averagemflatency = 1363 
averagemflatency_1 = 1546 
averagemflatency_2= 1184 
averagemrqlatency_1 = 75 
averagemrqlatency_2 = 66 
max_icnt2mem_latency = 7400 
max_icnt2sh_latency = 9903742 
mrq_lat_table:3522251 	114613 	197797 	407355 	1120183 	1959290 	2616282 	2013113 	514686 	11787 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	162534 	448378 	2094682 	4464363 	1181981 	7131 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	46174 	141579 	512080 	435505 	496581 	1164612 	2909974 	2406888 	247982 	2731 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5768333 	559302 	29134 	2279 	21 	0 	0 	0 	0 	794 	1384 	2805 	5737 	11514 	25569 	48931 	94509 	175003 	335947 	883692 	414115 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	355 	1021 	18414 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        50        31        20        22        42        22        26        44        24        34        20        24        34        28        36        32 
dram[1]:        52        22        32        34        34        36        28        46        38        22        20        22        32        30        32        28 
dram[2]:        30        26        26        24        26        28        50        46        40        32        26        24        28        32        40        36 
dram[3]:        26        30        20        28        34        28        56        48        28        26        20        22        22        40        32        44 
dram[4]:        34        30        26        26        46        24        36        32        36        28        20        26        36        28        32        32 
dram[5]:        36        20        28        28        34        30        46        46        26        28        22        20        32        30        32        32 
maximum service time to same row:
dram[0]:      1438       983      1242      1191      1615      1397      1694      1951      1697      1967      1205      1800      1304      1051      1767      2444 
dram[1]:      1584      1154      1476      1309      1972      1551      1638      1601      1641      2006      1055      1348      1155      1210      1569      1361 
dram[2]:      1142      1378      1095      1613      1626      1466      1795      2022      2376      2125      1647      1232      1143      1264      1479      1543 
dram[3]:      1050      1085      1194      1138      1462      1786      1688      1854      2876      2285      1290      1249      1227      1412      1134      1236 
dram[4]:      1203      1208      1054      1106      1607      1704      1726      1838      2270      1884      1131      1638      1115      1409      1607      1755 
dram[5]:      1318      1200      1315      1110      1672      1228      1672      1591      2324      1674      1118      1244      1201      1100      1789      1894 
average row accesses per activate:
dram[0]:  1.273884  1.273685  1.274776  1.274340  1.278625  1.282221  1.284163  1.287550  1.270455  1.270249  1.274080  1.276504  1.287439  1.288522  1.290941  1.292413 
dram[1]:  1.270674  1.264887  1.274375  1.271853  1.278840  1.279011  1.281436  1.283126  1.266223  1.269002  1.272540  1.274544  1.285462  1.283897  1.287647  1.289062 
dram[2]:  1.268340  1.272443  1.272795  1.280379  1.278230  1.282752  1.291532  1.287587  1.265920  1.271885  1.273309  1.274119  1.286868  1.289428  1.292393  1.295520 
dram[3]:  1.268454  1.272308  1.270557  1.271849  1.277978  1.278145  1.280419  1.282491  1.267015  1.271541  1.275770  1.275627  1.283708  1.285216  1.287867  1.290213 
dram[4]:  1.270027  1.271931  1.276470  1.276273  1.277594  1.282782  1.282652  1.289488  1.270239  1.271344  1.274679  1.275229  1.286727  1.289146  1.291263  1.289763 
dram[5]:  1.268786  1.269654  1.270065  1.272764  1.279240  1.279587  1.280736  1.283834  1.268656  1.269599  1.272494  1.275103  1.286424  1.285118  1.290459  1.292212 
average row locality = 12477418/9758982 = 1.278557
average row locality_1 = 8550186/6452638 = 1.325068
average row locality_2 = 3927232/3306344 = 1.187787
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     80760     86859     80708     82987     81322     81795     81562     83422     81104     83763     80788     83082     78332     80625     77497     79138 
dram[1]:     79340     82493     80126     82037     80292     80200     81618     80921     80542     80175     81032     80867     77189     78193     78234     77933 
dram[2]:     82371     81599     82740     81282     82181     80032     85632     82214     82072     79948     82263     82787     80158     78235     79906     77902 
dram[3]:     80061     80349     80733     82297     81586     80338     80514     79421     81683     80422     79976     81610     78566     78554     78617     77870 
dram[4]:     80043     82301     81764     83188     79749     82364     81103     82934     80993     82096     80314     85031     78959     78966     77467     79773 
dram[5]:     80039     80861     81903     80368     79871     81411     80318     80067     80278     80784     80417     80890     76801     78051     76889     78621 
total reads: 7743469
bank skew: 86859/76801 = 1.13
chip skew: 1303744/1277569 = 1.02
number of total write accesses:
dram[0]:     49422     55515     49365     51619     49972     50461     50206     52064     49766     52409     49437     51728     46950     49251     46150     47788 
dram[1]:     47993     51156     48777     50644     48954     48858     50261     49579     49218     48837     49696     49515     45840     46838     46897     46602 
dram[2]:     51020     50249     51396     49890     50847     48696     54269     50863     50725     48610     50911     51444     48781     46855     48566     46557 
dram[3]:     48716     49004     49387     50905     50254     49009     49154     48068     50342     49075     48628     50264     47214     47207     47290     46546 
dram[4]:     48692     50949     50417     51843     48418     51021     49757     51590     49660     50762     48969     53670     47570     47592     46112     48423 
dram[5]:     48692     49516     50535     49025     48535     50087     48971     48717     48941     49436     49074     49539     45453     46698     45552     47287 
total reads: 4734013
bank skew: 55515/45453 = 1.22
chip skew: 802103/776058 = 1.03
average mf latency per bank:
dram[0]:        910      1335       904      1059       912      1059       924      1081       903      1051       909      1058       918      1073       929      1070
dram[1]:        850       878       847       864       852       874       857       874       837       860       848       872       859       878       865       896
dram[2]:        962       944       959       934       969       946      1001       948       949       929       962       955       975       949       975       965
dram[3]:        869       871       873       862       880       876       887       868       865       848       875       859       883       869       889       875
dram[4]:        882       954       879       954       887       959       892       963       872       949       879       967       894       960       900       972
dram[5]:        840       849       840       840       849       849       852       859       834       838       841       847       855       852       862       863
maximum mf latency per bank:
dram[0]:       5886      8040      5231      7180      5263      7041      6474      6945      5883      7164      5657      6966      5944      7132      5409      7157
dram[1]:       6147      5823      5952      5283      5068      5799      5741      5859      6581      6100      6414      6055      6032      5450      5972      5491
dram[2]:       6158      5594      5882      5152      6039      5509      6801      5235      6388      5875      6624      5932      6321      5512      6231      5178
dram[3]:       5149      5492      5396      5836      5297      6490      5159      6125      6127      6112      6016      5555      6038      6188      5592      5436
dram[4]:       5843      6058      6229      6153      4829      6145      5863      6275      5327      6088      5994      6741      5641      5427      6003      5619
dram[5]:       5553      6250      5976      6733      5995      5780      5481      5500      6264      5649      5783      5606      5180      4483      6597      5623
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13072940 n_nop=5570482 n_act=1645415 n_pre=1645402 n_req=1637076 n_req_1=1166698 n_req_2=470378 n_req_3=0 n_rd=2607458 n_write=1604183 bw_util=0.5009 bw_util_1=0.357 bw_util_2=0.1439 bw_util_3=0 blp=10.371378 blp_1= 5.792809 blp_2= 2.832220 blp_3= -nan
 n_activity=13052624 dram_eff=0.5017 dram_eff_1=0.3575 dram_eff_2=0.1441 dram_eff_3=0
bk0: 161518a 5362430i bk1: 173712a 4405199i bk2: 161416a 4900722i bk3: 165972a 4471230i bk4: 162642a 4487635i bk5: 163590a 4280682i bk6: 163124a 4139857i bk7: 166844a 3746415i bk8: 162204a 5328251i bk9: 167526a 4785108i bk10: 161576a 4941780i bk11: 166160a 4498574i bk12: 156664a 4958891i bk13: 161248a 4495555i bk14: 154990a 4734270i bk15: 158272a 4348109i 
bw_dist = 0.357	0.144	0.000	0.498	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4225
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13072940 n_nop=5723331 n_act=1613971 n_pre=1613955 n_req=1614524 n_req_1=1166698 n_req_2=447826 n_req_3=0 n_rd=2562366 n_write=1559317 bw_util=0.494 bw_util_1=0.357 bw_util_2=0.137 bw_util_3=0 blp=10.067907 blp_1= 5.746799 blp_2= 2.736698 blp_3= -nan
 n_activity=13004403 dram_eff=0.4966 dram_eff_1=0.3589 dram_eff_2=0.1377 dram_eff_3=0
bk0: 158678a 5633007i bk1: 164986a 5009297i bk2: 160252a 5113345i bk3: 164074a 4707800i bk4: 160584a 4755547i bk5: 160396a 4612544i bk6: 163236a 4267088i bk7: 161840a 4217382i bk8: 161082a 5465348i bk9: 160344a 5306085i bk10: 162064a 5031586i bk11: 161734a 4880684i bk12: 154378a 5197277i bk13: 156384a 4906862i bk14: 156468a 4765658i bk15: 155866a 4628130i 
bw_dist = 0.357	0.137	0.000	0.501	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5627
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13072940 n_nop=5588387 n_act=1641310 n_pre=1641295 n_req=1634656 n_req_1=1166702 n_req_2=467954 n_req_3=0 n_rd=2602614 n_write=1599334 bw_util=0.5002 bw_util_1=0.357 bw_util_2=0.1432 bw_util_3=0 blp=10.336998 blp_1= 5.797800 blp_2= 2.810138 blp_3= -nan
 n_activity=13046715 dram_eff=0.5012 dram_eff_1=0.3577 dram_eff_2=0.1435 dram_eff_3=0
bk0: 164740a 5181600i bk1: 163196a 5050487i bk2: 165480a 4723825i bk3: 162562a 4709106i bk4: 164362a 4418978i bk5: 160064a 4510587i bk6: 171260a 3676497i bk7: 164424a 3893437i bk8: 164140a 5223029i bk9: 159894a 5233975i bk10: 164520a 4792351i bk11: 165574a 4501325i bk12: 160316a 4732594i bk13: 156470a 4795661i bk14: 159810a 4443237i bk15: 155802a 4528852i 
bw_dist = 0.357	0.143	0.000	0.498	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3281
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13072940 n_nop=5714439 n_act=1615619 n_pre=1615604 n_req=1615931 n_req_1=1166702 n_req_2=449229 n_req_3=0 n_rd=2565176 n_write=1562102 bw_util=0.4944 bw_util_1=0.357 bw_util_2=0.1375 bw_util_3=0 blp=10.088682 blp_1= 5.751820 blp_2= 2.737997 blp_3= -nan
 n_activity=13005904 dram_eff=0.497 dram_eff_1=0.3588 dram_eff_2=0.1382 dram_eff_3=0
bk0: 160118a 5519038i bk1: 160698a 5278523i bk2: 161464a 5052628i bk3: 164594a 4669241i bk4: 163172a 4599375i bk5: 160676a 4573795i bk6: 161028a 4415270i bk7: 158836a 4403015i bk8: 163364a 5363138i bk9: 160844a 5271386i bk10: 159952a 5165003i bk11: 163220a 4777986i bk12: 157130a 4976492i bk13: 157108a 4828580i bk14: 157234a 4688471i bk15: 155738a 4618102i 
bw_dist = 0.357	0.137	0.000	0.500	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6079
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13072940 n_nop=5617454 n_act=1635272 n_pre=1635259 n_req=1630379 n_req_1=1166668 n_req_2=463711 n_req_3=0 n_rd=2594081 n_write=1590874 bw_util=0.4989 bw_util_1=0.357 bw_util_2=0.1419 bw_util_3=0 blp=10.271587 blp_1= 5.783637 blp_2= 2.785368 blp_3= -nan
 n_activity=13039861 dram_eff=0.5001 dram_eff_1=0.3579 dram_eff_2=0.1422 dram_eff_3=0
bk0: 160084a 5478082i bk1: 164602a 5007327i bk2: 163528a 4857239i bk3: 166376a 4493545i bk4: 159498a 4731569i bk5: 164728a 4255008i bk6: 162206a 4253340i bk7: 165866a 3866736i bk8: 161986a 5363392i bk9: 164192a 5022773i bk10: 160628a 5059867i bk11: 170058a 4295685i bk12: 157918a 4882938i bk13: 157932a 4728268i bk14: 154934a 4760579i bk15: 159545a 4310886i 
bw_dist = 0.357	0.142	0.000	0.499	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2005
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13072940 n_nop=5750980 n_act=1607379 n_pre=1607365 n_req=1610903 n_req_1=1166685 n_req_2=444218 n_req_3=0 n_rd=2555124 n_write=1552092 bw_util=0.4929 bw_util_1=0.357 bw_util_2=0.1359 bw_util_3=0 blp=10.010111 blp_1= 5.735949 blp_2= 2.723901 blp_3= -nan
 n_activity=12995838 dram_eff=0.4958 dram_eff_1=0.3591 dram_eff_2=0.1367 dram_eff_3=0
bk0: 160078a 5534670i bk1: 161722a 5247042i bk2: 163802a 4917725i bk3: 160736a 4932674i bk4: 159740a 4838300i bk5: 162820a 4510642i bk6: 160636a 4468092i bk7: 160134a 4357541i bk8: 160556a 5533372i bk9: 161568a 5248279i bk10: 160832a 5122671i bk11: 161780a 4913346i bk12: 153602a 5251331i bk13: 156102a 4945337i bk14: 153776a 4952529i bk15: 157240a 4588723i 
bw_dist = 0.357	0.136	0.000	0.501	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4359

========= L2 cache stats =========
L2_cache_bank[0]: Access = 688481, Miss = 642078, Miss_rate = 0.933, Pending_hits = 1512, Reservation_fails = 311431
L2_cache_bank[1]: Access = 736970, Miss = 661674, Miss_rate = 0.898, Pending_hits = 2306, Reservation_fails = 567749
L2_cache_bank[2]: Access = 683203, Miss = 638378, Miss_rate = 0.934, Pending_hits = 1357, Reservation_fails = 426589
L2_cache_bank[3]: Access = 697584, Miss = 642824, Miss_rate = 0.922, Pending_hits = 1610, Reservation_fails = 499387
L2_cache_bank[4]: Access = 710349, Miss = 657330, Miss_rate = 0.925, Pending_hits = 2273, Reservation_fails = 449434
L2_cache_bank[5]: Access = 698765, Miss = 644010, Miss_rate = 0.922, Pending_hits = 1682, Reservation_fails = 411246
L2_cache_bank[6]: Access = 688025, Miss = 641742, Miss_rate = 0.933, Pending_hits = 1468, Reservation_fails = 395431
L2_cache_bank[7]: Access = 694941, Miss = 640864, Miss_rate = 0.922, Pending_hits = 1630, Reservation_fails = 460134
L2_cache_bank[8]: Access = 686713, Miss = 640395, Miss_rate = 0.933, Pending_hits = 1388, Reservation_fails = 394085
L2_cache_bank[9]: Access = 709399, Miss = 656658, Miss_rate = 0.926, Pending_hits = 2283, Reservation_fails = 597215
L2_cache_bank[10]: Access = 681426, Miss = 636521, Miss_rate = 0.934, Pending_hits = 1325, Reservation_fails = 404258
L2_cache_bank[11]: Access = 688004, Miss = 641060, Miss_rate = 0.932, Pending_hits = 1432, Reservation_fails = 471373
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 688481, Miss = 642078 (0.933), PendingHit = 1512 (0.0022)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 736970, Miss = 661674 (0.898), PendingHit = 2306 (0.00313)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 683203, Miss = 638378 (0.934), PendingHit = 1357 (0.00199)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 697584, Miss = 642824 (0.922), PendingHit = 1610 (0.00231)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 710349, Miss = 657330 (0.925), PendingHit = 2273 (0.0032)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 698765, Miss = 644010 (0.922), PendingHit = 1682 (0.00241)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 688025, Miss = 641742 (0.933), PendingHit = 1468 (0.00213)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 694941, Miss = 640864 (0.922), PendingHit = 1630 (0.00235)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 686713, Miss = 640395 (0.933), PendingHit = 1388 (0.00202)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 709399, Miss = 656658 (0.926), PendingHit = 2283 (0.00322)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 681426, Miss = 636521 (0.934), PendingHit = 1325 (0.00194)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 688004, Miss = 641060 (0.932), PendingHit = 1432 (0.00208)
L2 Cache Total Miss Rate = 0.926
Stream 1: L2 Cache Miss Rate = 0.999
Stream 2: L2 Cache Miss Rate = 0.855
Stream 1: Accesses  = 4125410
Stream 1: Misses  = 4121204
Stream 2: Accesses  = 4238450
Stream 2: Misses  = 3622330
Stream 1+2: Accesses  = 8363860
Stream 1+2: Misses  = 7743534
Total Accesses  = 8363860
MPKI-CORES
CORE_L2MPKI_0	1.597
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	2.886
CORE_L2MPKI_31	2.828
CORE_L2MPKI_32	2.906
CORE_L2MPKI_33	2.845
CORE_L2MPKI_34	2.894
CORE_L2MPKI_35	2.830
CORE_L2MPKI_36	2.870
CORE_L2MPKI_37	2.848
CORE_L2MPKI_38	2.863
CORE_L2MPKI_39	2.830
CORE_L2MPKI_40	7.340
CORE_L2MPKI_41	6.413
CORE_L2MPKI_42	7.151
CORE_L2MPKI_43	6.772
CORE_L2MPKI_44	7.006
CORE_L2MPKI_45	7.137
CORE_L2MPKI_46	6.663
CORE_L2MPKI_47	6.632
CORE_L2MPKI_48	7.183
CORE_L2MPKI_49	6.555
CORE_L2MPKI_50	82.767
CORE_L2MPKI_51	81.862
CORE_L2MPKI_52	84.630
CORE_L2MPKI_53	81.751
CORE_L2MPKI_54	82.539
CORE_L2MPKI_55	82.888
CORE_L2MPKI_56	84.822
CORE_L2MPKI_57	83.509
CORE_L2MPKI_58	83.000
CORE_L2MPKI_59	82.650
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 30.929
MISSES-CORES
CORE_MISSES_0	138079
CORE_MISSES_1	137412
CORE_MISSES_2	141291
CORE_MISSES_3	141203
CORE_MISSES_4	136095
CORE_MISSES_5	141892
CORE_MISSES_6	134191
CORE_MISSES_7	138046
CORE_MISSES_8	139243
CORE_MISSES_9	137383
CORE_MISSES_10	136722
CORE_MISSES_11	137324
CORE_MISSES_12	136141
CORE_MISSES_13	138602
CORE_MISSES_14	136743
CORE_MISSES_15	140062
CORE_MISSES_16	138042
CORE_MISSES_17	133463
CORE_MISSES_18	141282
CORE_MISSES_19	139900
CORE_MISSES_20	136740
CORE_MISSES_21	136101
CORE_MISSES_22	134760
CORE_MISSES_23	134140
CORE_MISSES_24	134741
CORE_MISSES_25	136783
CORE_MISSES_26	138003
CORE_MISSES_27	134640
CORE_MISSES_28	135400
CORE_MISSES_29	136780
CORE_MISSES_30	114809
CORE_MISSES_31	109083
CORE_MISSES_32	114545
CORE_MISSES_33	112136
CORE_MISSES_34	114024
CORE_MISSES_35	115012
CORE_MISSES_36	115397
CORE_MISSES_37	114441
CORE_MISSES_38	116180
CORE_MISSES_39	116116
CORE_MISSES_40	125671
CORE_MISSES_41	105595
CORE_MISSES_42	118995
CORE_MISSES_43	112059
CORE_MISSES_44	122360
CORE_MISSES_45	118496
CORE_MISSES_46	113086
CORE_MISSES_47	112472
CORE_MISSES_48	122229
CORE_MISSES_49	111164
CORE_MISSES_50	132877
CORE_MISSES_51	129955
CORE_MISSES_52	134748
CORE_MISSES_53	127262
CORE_MISSES_54	133105
CORE_MISSES_55	129120
CORE_MISSES_56	136985
CORE_MISSES_57	133654
CORE_MISSES_58	132428
CORE_MISSES_59	128326
L2_MISSES = 7743534
L2_total_cache_accesses = 8363860
L2_total_cache_misses = 7743534
L2_total_cache_miss_rate = 0.9258
L2_total_cache_pending_hits = 20266
L2_total_cache_reservation_fails = 5388332
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 595982
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19822
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5743376
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3956369
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2000000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1393953
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4022
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 441
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 157
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 37910
L2_cache_data_port_util = 0.076
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=23772158
icnt_total_pkts_simt_to_mem=19740858
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     317.3396
gpu_ipc_2 =       2.4159
gpu_tot_sim_cycle_stream_1 = 9900334
gpu_tot_sim_cycle_stream_2 = 9903742
gpu_sim_insn_1 = 3141767936
gpu_sim_insn_2 = 23926144
gpu_sim_cycle = 9903743
gpu_sim_insn = 3165694080
gpu_ipc =     319.6462
gpu_tot_sim_cycle = 9903743
gpu_tot_sim_insn = 3165694080
gpu_tot_ipc =     319.6462
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 45918611
gpu_stall_icnt2sh    = 177975
gpu_total_sim_rate=231596

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 50077234
	L1I_total_cache_misses = 70540
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 138040, Miss = 138040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8602650
	L1D_cache_core[1]: Access = 137400, Miss = 137400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8720267
	L1D_cache_core[2]: Access = 141280, Miss = 141280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8714897
	L1D_cache_core[3]: Access = 141200, Miss = 141200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8666588
	L1D_cache_core[4]: Access = 136080, Miss = 136080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8580587
	L1D_cache_core[5]: Access = 141880, Miss = 141880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8678451
	L1D_cache_core[6]: Access = 134180, Miss = 134180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8643114
	L1D_cache_core[7]: Access = 138040, Miss = 138040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8645068
	L1D_cache_core[8]: Access = 139240, Miss = 139240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8725223
	L1D_cache_core[9]: Access = 137380, Miss = 137380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8574619
	L1D_cache_core[10]: Access = 136720, Miss = 136720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8677942
	L1D_cache_core[11]: Access = 137320, Miss = 137320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8691026
	L1D_cache_core[12]: Access = 136140, Miss = 136140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8649526
	L1D_cache_core[13]: Access = 138600, Miss = 138600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8593159
	L1D_cache_core[14]: Access = 136740, Miss = 136740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8666774
	L1D_cache_core[15]: Access = 140060, Miss = 140060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8666923
	L1D_cache_core[16]: Access = 138040, Miss = 138040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8559804
	L1D_cache_core[17]: Access = 133460, Miss = 133460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8580515
	L1D_cache_core[18]: Access = 141280, Miss = 141280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8696657
	L1D_cache_core[19]: Access = 139900, Miss = 139900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8723747
	L1D_cache_core[20]: Access = 136740, Miss = 136740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8591526
	L1D_cache_core[21]: Access = 136100, Miss = 136100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8467425
	L1D_cache_core[22]: Access = 134760, Miss = 134760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8715160
	L1D_cache_core[23]: Access = 134140, Miss = 134140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8569472
	L1D_cache_core[24]: Access = 134740, Miss = 134740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8629055
	L1D_cache_core[25]: Access = 136780, Miss = 136780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8587809
	L1D_cache_core[26]: Access = 138000, Miss = 138000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8625261
	L1D_cache_core[27]: Access = 134640, Miss = 134640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8473056
	L1D_cache_core[28]: Access = 135400, Miss = 135400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8566634
	L1D_cache_core[29]: Access = 136780, Miss = 136780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8633402
	L1D_cache_core[30]: Access = 62544, Miss = 62544, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3857370
	L1D_cache_core[31]: Access = 60604, Miss = 60604, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3908924
	L1D_cache_core[32]: Access = 61944, Miss = 61944, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3898852
	L1D_cache_core[33]: Access = 61944, Miss = 61944, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3835451
	L1D_cache_core[34]: Access = 61924, Miss = 61924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3783684
	L1D_cache_core[35]: Access = 63904, Miss = 63904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3908592
	L1D_cache_core[36]: Access = 63204, Miss = 63204, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3882851
	L1D_cache_core[37]: Access = 63184, Miss = 63184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3882794
	L1D_cache_core[38]: Access = 63804, Miss = 63804, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3994751
	L1D_cache_core[39]: Access = 64524, Miss = 64524, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3917093
	L1D_cache_core[40]: Access = 25520, Miss = 25520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1587341
	L1D_cache_core[41]: Access = 24836, Miss = 24836, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1572268
	L1D_cache_core[42]: Access = 24872, Miss = 24872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1508121
	L1D_cache_core[43]: Access = 24844, Miss = 24844, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1566434
	L1D_cache_core[44]: Access = 26192, Miss = 26192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1596280
	L1D_cache_core[45]: Access = 24812, Miss = 24812, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1591566
	L1D_cache_core[46]: Access = 25524, Miss = 25524, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1567879
	L1D_cache_core[47]: Access = 25504, Miss = 25504, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1589879
	L1D_cache_core[48]: Access = 25472, Miss = 25472, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1588434
	L1D_cache_core[49]: Access = 25504, Miss = 25504, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1574251
	L1D_cache_core[50]: Access = 176, Miss = 176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 826
	L1D_cache_core[51]: Access = 170, Miss = 170, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 750
	L1D_cache_core[52]: Access = 174, Miss = 174, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1025
	L1D_cache_core[53]: Access = 170, Miss = 170, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[54]: Access = 172, Miss = 172, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 802
	L1D_cache_core[55]: Access = 164, Miss = 164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 998
	L1D_cache_core[56]: Access = 172, Miss = 172, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 841
	L1D_cache_core[57]: Access = 170, Miss = 170, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[58]: Access = 172, Miss = 172, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1068
	L1D_cache_core[59]: Access = 164, Miss = 164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 796
	L1D_total_cache_accesses = 5003424
	L1D_total_cache_misses = 5003424
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 313537870
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 250893
	L1C_total_cache_misses = 1440
	L1C_total_cache_miss_rate = 0.0057
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3003424
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 253283825
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 249453
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2000000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 60254045
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 50006694
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 70540
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
182284, 182284, 182284, 182284, 175335, 175335, 175335, 175335, 159466, 159466, 159466, 159466, 158981, 158981, 158981, 158981, 
gpgpu_n_tot_thrd_icount = 3167766304
gpgpu_n_tot_w_icount = 98992697
gpgpu_n_stall_shd_mem = 537132322
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6359512
gpgpu_n_mem_write_global = 2000000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 99425504
gpgpu_n_store_insn = 64000000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8028576
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 537132322
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:798015834	W0_Idle:179567937	W0_Scoreboard:111872613	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:98992776
Warp Occupancy Distribution:
Stall:396188235	W0_Idle:29884966	W0_Scoreboard:87417895	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:80733484
Warp Occupancy Distribution:
Stall:401827599	W0_Idle:149682971	W0_Scoreboard:24454718	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:18259292
warp_utilization0: 0.083296
warp_utilization1: 0.135864
warp_utilization2: 0.030728
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 24027392 {8:3003424,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 272000000 {136:2000000,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 134902016 {40:3346346,72:4324,136:5418,}
traffic_breakdown_coretomem[INST_ACC_R] = 36960 {8:4620,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 408465664 {136:3003424,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16000000 {8:2000000,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 134882096 {40:3345848,72:4324,136:5418,}
traffic_breakdown_memtocore[INST_ACC_R] = 628320 {136:4620,}
maxmrqlatency = 1565 
maxdqlatency = 0 
maxmflatency = 8040 
averagemflatency = 1363 
averagemflatency_1 = 1546 
averagemflatency_2= 1184 
averagemrqlatency_1 = 75 
averagemrqlatency_2 = 66 
max_icnt2mem_latency = 7400 
max_icnt2sh_latency = 9903742 
mrq_lat_table:3522251 	114613 	197797 	407355 	1120183 	1959290 	2616282 	2013113 	514686 	11787 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	162534 	448378 	2094682 	4464363 	1181981 	7131 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	46174 	141579 	512080 	435505 	496581 	1164612 	2909974 	2406888 	247982 	2731 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5768333 	559302 	29134 	2279 	21 	0 	0 	0 	0 	794 	1384 	2805 	5737 	11514 	25569 	48931 	94509 	175003 	335947 	883692 	414115 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	355 	1021 	18414 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        50        31        20        22        42        22        26        44        24        34        20        24        34        28        36        32 
dram[1]:        52        22        32        34        34        36        28        46        38        22        20        22        32        30        32        28 
dram[2]:        30        26        26        24        26        28        50        46        40        32        26        24        28        32        40        36 
dram[3]:        26        30        20        28        34        28        56        48        28        26        20        22        22        40        32        44 
dram[4]:        34        30        26        26        46        24        36        32        36        28        20        26        36        28        32        32 
dram[5]:        36        20        28        28        34        30        46        46        26        28        22        20        32        30        32        32 
maximum service time to same row:
dram[0]:      1438       983      1242      1191      1615      1397      1694      1951      1697      1967      1205      1800      1304      1051      1767      2444 
dram[1]:      1584      1154      1476      1309      1972      1551      1638      1601      1641      2006      1055      1348      1155      1210      1569      1361 
dram[2]:      1142      1378      1095      1613      1626      1466      1795      2022      2376      2125      1647      1232      1143      1264      1479      1543 
dram[3]:      1050      1085      1194      1138      1462      1786      1688      1854      2876      2285      1290      1249      1227      1412      1134      1236 
dram[4]:      1203      1208      1054      1106      1607      1704      1726      1838      2270      1884      1131      1638      1115      1409      1607      1755 
dram[5]:      1318      1200      1315      1110      1672      1228      1672      1591      2324      1674      1118      1244      1201      1100      1789      1894 
average row accesses per activate:
dram[0]:  1.273884  1.273685  1.274776  1.274340  1.278625  1.282221  1.284163  1.287550  1.270455  1.270249  1.274080  1.276504  1.287439  1.288522  1.290941  1.292413 
dram[1]:  1.270674  1.264887  1.274375  1.271853  1.278840  1.279011  1.281436  1.283126  1.266223  1.269002  1.272540  1.274544  1.285462  1.283897  1.287647  1.289062 
dram[2]:  1.268340  1.272443  1.272795  1.280379  1.278230  1.282752  1.291532  1.287587  1.265920  1.271885  1.273309  1.274119  1.286868  1.289428  1.292393  1.295520 
dram[3]:  1.268454  1.272308  1.270557  1.271849  1.277978  1.278145  1.280419  1.282491  1.267015  1.271541  1.275770  1.275627  1.283708  1.285216  1.287867  1.290213 
dram[4]:  1.270027  1.271931  1.276470  1.276273  1.277594  1.282782  1.282652  1.289488  1.270239  1.271344  1.274679  1.275229  1.286727  1.289146  1.291263  1.289763 
dram[5]:  1.268786  1.269654  1.270065  1.272764  1.279240  1.279587  1.280736  1.283834  1.268656  1.269599  1.272494  1.275103  1.286424  1.285118  1.290459  1.292212 
average row locality = 12477418/9758982 = 1.278557
average row locality_1 = 8550186/6452638 = 1.325068
average row locality_2 = 3927232/3306344 = 1.187787
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     80760     86859     80708     82987     81322     81795     81562     83422     81104     83763     80788     83082     78332     80625     77497     79138 
dram[1]:     79340     82493     80126     82037     80292     80200     81618     80921     80542     80175     81032     80867     77189     78193     78234     77933 
dram[2]:     82371     81599     82740     81282     82181     80032     85632     82214     82072     79948     82263     82787     80158     78235     79906     77902 
dram[3]:     80061     80349     80733     82297     81586     80338     80514     79421     81683     80422     79976     81610     78566     78554     78617     77870 
dram[4]:     80043     82301     81764     83188     79749     82364     81103     82934     80993     82096     80314     85031     78959     78966     77467     79773 
dram[5]:     80039     80861     81903     80368     79871     81411     80318     80067     80278     80784     80417     80890     76801     78051     76889     78621 
total reads: 7743469
bank skew: 86859/76801 = 1.13
chip skew: 1303744/1277569 = 1.02
number of total write accesses:
dram[0]:     49422     55515     49365     51619     49972     50461     50206     52064     49766     52409     49437     51728     46950     49251     46150     47788 
dram[1]:     47993     51156     48777     50644     48954     48858     50261     49579     49218     48837     49696     49515     45840     46838     46897     46602 
dram[2]:     51020     50249     51396     49890     50847     48696     54269     50863     50725     48610     50911     51444     48781     46855     48566     46557 
dram[3]:     48716     49004     49387     50905     50254     49009     49154     48068     50342     49075     48628     50264     47214     47207     47290     46546 
dram[4]:     48692     50949     50417     51843     48418     51021     49757     51590     49660     50762     48969     53670     47570     47592     46112     48423 
dram[5]:     48692     49516     50535     49025     48535     50087     48971     48717     48941     49436     49074     49539     45453     46698     45552     47287 
total reads: 4734013
bank skew: 55515/45453 = 1.22
chip skew: 802103/776058 = 1.03
average mf latency per bank:
dram[0]:        910      1335       904      1059       912      1059       924      1081       903      1051       909      1058       918      1073       929      1070
dram[1]:        850       878       847       864       852       874       857       874       837       860       848       872       859       878       865       896
dram[2]:        962       944       959       934       969       946      1001       948       949       929       962       955       975       949       975       965
dram[3]:        869       871       873       862       880       876       887       868       865       848       875       859       883       869       889       875
dram[4]:        882       954       879       954       887       959       892       963       872       949       879       967       894       960       900       972
dram[5]:        840       849       840       840       849       849       852       859       834       838       841       847       855       852       862       863
maximum mf latency per bank:
dram[0]:       5886      8040      5231      7180      5263      7041      6474      6945      5883      7164      5657      6966      5944      7132      5409      7157
dram[1]:       6147      5823      5952      5283      5068      5799      5741      5859      6581      6100      6414      6055      6032      5450      5972      5491
dram[2]:       6158      5594      5882      5152      6039      5509      6801      5235      6388      5875      6624      5932      6321      5512      6231      5178
dram[3]:       5149      5492      5396      5836      5297      6490      5159      6125      6127      6112      6016      5555      6038      6188      5592      5436
dram[4]:       5843      6058      6229      6153      4829      6145      5863      6275      5327      6088      5994      6741      5641      5427      6003      5619
dram[5]:       5553      6250      5976      6733      5995      5780      5481      5500      6264      5649      5783      5606      5180      4483      6597      5623
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13072940 n_nop=5570482 n_act=1645415 n_pre=1645402 n_req=1637076 n_req_1=1166698 n_req_2=470378 n_req_3=0 n_rd=2607458 n_write=1604183 bw_util=0.5009 bw_util_1=0.357 bw_util_2=0.1439 bw_util_3=0 blp=10.371378 blp_1= 5.792809 blp_2= 2.832220 blp_3= -nan
 n_activity=13052624 dram_eff=0.5017 dram_eff_1=0.3575 dram_eff_2=0.1441 dram_eff_3=0
bk0: 161518a 5362430i bk1: 173712a 4405199i bk2: 161416a 4900722i bk3: 165972a 4471230i bk4: 162642a 4487635i bk5: 163590a 4280682i bk6: 163124a 4139857i bk7: 166844a 3746415i bk8: 162204a 5328251i bk9: 167526a 4785108i bk10: 161576a 4941780i bk11: 166160a 4498574i bk12: 156664a 4958891i bk13: 161248a 4495555i bk14: 154990a 4734270i bk15: 158272a 4348109i 
bw_dist = 0.357	0.144	0.000	0.498	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4225
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13072940 n_nop=5723331 n_act=1613971 n_pre=1613955 n_req=1614524 n_req_1=1166698 n_req_2=447826 n_req_3=0 n_rd=2562366 n_write=1559317 bw_util=0.494 bw_util_1=0.357 bw_util_2=0.137 bw_util_3=0 blp=10.067907 blp_1= 5.746799 blp_2= 2.736698 blp_3= -nan
 n_activity=13004403 dram_eff=0.4966 dram_eff_1=0.3589 dram_eff_2=0.1377 dram_eff_3=0
bk0: 158678a 5633007i bk1: 164986a 5009297i bk2: 160252a 5113345i bk3: 164074a 4707800i bk4: 160584a 4755547i bk5: 160396a 4612544i bk6: 163236a 4267088i bk7: 161840a 4217382i bk8: 161082a 5465348i bk9: 160344a 5306085i bk10: 162064a 5031586i bk11: 161734a 4880684i bk12: 154378a 5197277i bk13: 156384a 4906862i bk14: 156468a 4765658i bk15: 155866a 4628130i 
bw_dist = 0.357	0.137	0.000	0.501	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5627
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13072940 n_nop=5588387 n_act=1641310 n_pre=1641295 n_req=1634656 n_req_1=1166702 n_req_2=467954 n_req_3=0 n_rd=2602614 n_write=1599334 bw_util=0.5002 bw_util_1=0.357 bw_util_2=0.1432 bw_util_3=0 blp=10.336998 blp_1= 5.797800 blp_2= 2.810138 blp_3= -nan
 n_activity=13046715 dram_eff=0.5012 dram_eff_1=0.3577 dram_eff_2=0.1435 dram_eff_3=0
bk0: 164740a 5181600i bk1: 163196a 5050487i bk2: 165480a 4723825i bk3: 162562a 4709106i bk4: 164362a 4418978i bk5: 160064a 4510587i bk6: 171260a 3676497i bk7: 164424a 3893437i bk8: 164140a 5223029i bk9: 159894a 5233975i bk10: 164520a 4792351i bk11: 165574a 4501325i bk12: 160316a 4732594i bk13: 156470a 4795661i bk14: 159810a 4443237i bk15: 155802a 4528852i 
bw_dist = 0.357	0.143	0.000	0.498	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3281
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13072940 n_nop=5714439 n_act=1615619 n_pre=1615604 n_req=1615931 n_req_1=1166702 n_req_2=449229 n_req_3=0 n_rd=2565176 n_write=1562102 bw_util=0.4944 bw_util_1=0.357 bw_util_2=0.1375 bw_util_3=0 blp=10.088682 blp_1= 5.751820 blp_2= 2.737997 blp_3= -nan
 n_activity=13005904 dram_eff=0.497 dram_eff_1=0.3588 dram_eff_2=0.1382 dram_eff_3=0
bk0: 160118a 5519038i bk1: 160698a 5278523i bk2: 161464a 5052628i bk3: 164594a 4669241i bk4: 163172a 4599375i bk5: 160676a 4573795i bk6: 161028a 4415270i bk7: 158836a 4403015i bk8: 163364a 5363138i bk9: 160844a 5271386i bk10: 159952a 5165003i bk11: 163220a 4777986i bk12: 157130a 4976492i bk13: 157108a 4828580i bk14: 157234a 4688471i bk15: 155738a 4618102i 
bw_dist = 0.357	0.137	0.000	0.500	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6079
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13072940 n_nop=5617454 n_act=1635272 n_pre=1635259 n_req=1630379 n_req_1=1166668 n_req_2=463711 n_req_3=0 n_rd=2594081 n_write=1590874 bw_util=0.4989 bw_util_1=0.357 bw_util_2=0.1419 bw_util_3=0 blp=10.271587 blp_1= 5.783637 blp_2= 2.785368 blp_3= -nan
 n_activity=13039861 dram_eff=0.5001 dram_eff_1=0.3579 dram_eff_2=0.1422 dram_eff_3=0
bk0: 160084a 5478082i bk1: 164602a 5007327i bk2: 163528a 4857239i bk3: 166376a 4493545i bk4: 159498a 4731569i bk5: 164728a 4255008i bk6: 162206a 4253340i bk7: 165866a 3866736i bk8: 161986a 5363392i bk9: 164192a 5022773i bk10: 160628a 5059867i bk11: 170058a 4295685i bk12: 157918a 4882938i bk13: 157932a 4728268i bk14: 154934a 4760579i bk15: 159545a 4310886i 
bw_dist = 0.357	0.142	0.000	0.499	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2005
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13072940 n_nop=5750980 n_act=1607379 n_pre=1607365 n_req=1610903 n_req_1=1166685 n_req_2=444218 n_req_3=0 n_rd=2555124 n_write=1552092 bw_util=0.4929 bw_util_1=0.357 bw_util_2=0.1359 bw_util_3=0 blp=10.010111 blp_1= 5.735949 blp_2= 2.723901 blp_3= -nan
 n_activity=12995838 dram_eff=0.4958 dram_eff_1=0.3591 dram_eff_2=0.1367 dram_eff_3=0
bk0: 160078a 5534670i bk1: 161722a 5247042i bk2: 163802a 4917725i bk3: 160736a 4932674i bk4: 159740a 4838300i bk5: 162820a 4510642i bk6: 160636a 4468092i bk7: 160134a 4357541i bk8: 160556a 5533372i bk9: 161568a 5248279i bk10: 160832a 5122671i bk11: 161780a 4913346i bk12: 153602a 5251331i bk13: 156102a 4945337i bk14: 153776a 4952529i bk15: 157240a 4588723i 
bw_dist = 0.357	0.136	0.000	0.501	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4359

========= L2 cache stats =========
L2_cache_bank[0]: Access = 688481, Miss = 642078, Miss_rate = 0.933, Pending_hits = 1512, Reservation_fails = 311431
L2_cache_bank[1]: Access = 736970, Miss = 661674, Miss_rate = 0.898, Pending_hits = 2306, Reservation_fails = 567749
L2_cache_bank[2]: Access = 683203, Miss = 638378, Miss_rate = 0.934, Pending_hits = 1357, Reservation_fails = 426589
L2_cache_bank[3]: Access = 697584, Miss = 642824, Miss_rate = 0.922, Pending_hits = 1610, Reservation_fails = 499387
L2_cache_bank[4]: Access = 710349, Miss = 657330, Miss_rate = 0.925, Pending_hits = 2273, Reservation_fails = 449434
L2_cache_bank[5]: Access = 698765, Miss = 644010, Miss_rate = 0.922, Pending_hits = 1682, Reservation_fails = 411246
L2_cache_bank[6]: Access = 688025, Miss = 641742, Miss_rate = 0.933, Pending_hits = 1468, Reservation_fails = 395431
L2_cache_bank[7]: Access = 694941, Miss = 640864, Miss_rate = 0.922, Pending_hits = 1630, Reservation_fails = 460134
L2_cache_bank[8]: Access = 686713, Miss = 640395, Miss_rate = 0.933, Pending_hits = 1388, Reservation_fails = 394085
L2_cache_bank[9]: Access = 709399, Miss = 656658, Miss_rate = 0.926, Pending_hits = 2283, Reservation_fails = 597215
L2_cache_bank[10]: Access = 681426, Miss = 636521, Miss_rate = 0.934, Pending_hits = 1325, Reservation_fails = 404258
L2_cache_bank[11]: Access = 688004, Miss = 641060, Miss_rate = 0.932, Pending_hits = 1432, Reservation_fails = 471373
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 688481, Miss = 642078 (0.933), PendingHit = 1512 (0.0022)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 736970, Miss = 661674 (0.898), PendingHit = 2306 (0.00313)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 683203, Miss = 638378 (0.934), PendingHit = 1357 (0.00199)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 697584, Miss = 642824 (0.922), PendingHit = 1610 (0.00231)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 710349, Miss = 657330 (0.925), PendingHit = 2273 (0.0032)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 698765, Miss = 644010 (0.922), PendingHit = 1682 (0.00241)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 688025, Miss = 641742 (0.933), PendingHit = 1468 (0.00213)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 694941, Miss = 640864 (0.922), PendingHit = 1630 (0.00235)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 686713, Miss = 640395 (0.933), PendingHit = 1388 (0.00202)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 709399, Miss = 656658 (0.926), PendingHit = 2283 (0.00322)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 681426, Miss = 636521 (0.934), PendingHit = 1325 (0.00194)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 688004, Miss = 641060 (0.932), PendingHit = 1432 (0.00208)
L2 Cache Total Miss Rate = 0.926
Stream 1: L2 Cache Miss Rate = 0.999
Stream 2: L2 Cache Miss Rate = 0.855
Stream 1: Accesses  = 4125410
Stream 1: Misses  = 4121204
Stream 2: Accesses  = 4238450
Stream 2: Misses  = 3622330
Stream 1+2: Accesses  = 8363860
Stream 1+2: Misses  = 7743534
Total Accesses  = 8363860
MPKI-CORES
CORE_L2MPKI_0	1.597
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	2.886
CORE_L2MPKI_31	2.828
CORE_L2MPKI_32	2.906
CORE_L2MPKI_33	2.845
CORE_L2MPKI_34	2.894
CORE_L2MPKI_35	2.830
CORE_L2MPKI_36	2.870
CORE_L2MPKI_37	2.848
CORE_L2MPKI_38	2.863
CORE_L2MPKI_39	2.830
CORE_L2MPKI_40	7.340
CORE_L2MPKI_41	6.413
CORE_L2MPKI_42	7.151
CORE_L2MPKI_43	6.772
CORE_L2MPKI_44	7.006
CORE_L2MPKI_45	7.137
CORE_L2MPKI_46	6.663
CORE_L2MPKI_47	6.632
CORE_L2MPKI_48	7.183
CORE_L2MPKI_49	6.555
CORE_L2MPKI_50	82.767
CORE_L2MPKI_51	81.862
CORE_L2MPKI_52	84.630
CORE_L2MPKI_53	81.751
CORE_L2MPKI_54	82.539
CORE_L2MPKI_55	82.888
CORE_L2MPKI_56	84.822
CORE_L2MPKI_57	83.509
CORE_L2MPKI_58	83.000
CORE_L2MPKI_59	82.650
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 30.929
MISSES-CORES
CORE_MISSES_0	138079
CORE_MISSES_1	137412
CORE_MISSES_2	141291
CORE_MISSES_3	141203
CORE_MISSES_4	136095
CORE_MISSES_5	141892
CORE_MISSES_6	134191
CORE_MISSES_7	138046
CORE_MISSES_8	139243
CORE_MISSES_9	137383
CORE_MISSES_10	136722
CORE_MISSES_11	137324
CORE_MISSES_12	136141
CORE_MISSES_13	138602
CORE_MISSES_14	136743
CORE_MISSES_15	140062
CORE_MISSES_16	138042
CORE_MISSES_17	133463
CORE_MISSES_18	141282
CORE_MISSES_19	139900
CORE_MISSES_20	136740
CORE_MISSES_21	136101
CORE_MISSES_22	134760
CORE_MISSES_23	134140
CORE_MISSES_24	134741
CORE_MISSES_25	136783
CORE_MISSES_26	138003
CORE_MISSES_27	134640
CORE_MISSES_28	135400
CORE_MISSES_29	136780
CORE_MISSES_30	114809
CORE_MISSES_31	109083
CORE_MISSES_32	114545
CORE_MISSES_33	112136
CORE_MISSES_34	114024
CORE_MISSES_35	115012
CORE_MISSES_36	115397
CORE_MISSES_37	114441
CORE_MISSES_38	116180
CORE_MISSES_39	116116
CORE_MISSES_40	125671
CORE_MISSES_41	105595
CORE_MISSES_42	118995
CORE_MISSES_43	112059
CORE_MISSES_44	122360
CORE_MISSES_45	118496
CORE_MISSES_46	113086
CORE_MISSES_47	112472
CORE_MISSES_48	122229
CORE_MISSES_49	111164
CORE_MISSES_50	132877
CORE_MISSES_51	129955
CORE_MISSES_52	134748
CORE_MISSES_53	127262
CORE_MISSES_54	133105
CORE_MISSES_55	129120
CORE_MISSES_56	136985
CORE_MISSES_57	133654
CORE_MISSES_58	132428
CORE_MISSES_59	128326
L2_MISSES = 7743534
L2_total_cache_accesses = 8363860
L2_total_cache_misses = 7743534
L2_total_cache_miss_rate = 0.9258
L2_total_cache_pending_hits = 20266
L2_total_cache_reservation_fails = 5388332
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 595982
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19822
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5743376
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3956369
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2000000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1393953
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4022
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 441
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 157
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 37910
L2_cache_data_port_util = 0.076
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=23772158
icnt_total_pkts_simt_to_mem=19740858
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     322.4501
gpu_ipc_2 =       2.3956
gpu_tot_sim_cycle_stream_1 = 10350594
gpu_tot_sim_cycle_stream_2 = 10361256
gpu_sim_insn_1 = 3337549696
gpu_sim_insn_2 = 24820928
gpu_sim_cycle = 10361257
gpu_sim_insn = 3362370624
gpu_ipc =     324.5138
gpu_tot_sim_cycle = 10361257
gpu_tot_sim_insn = 3362370624
gpu_tot_ipc =     324.5138
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 48066321
gpu_stall_icnt2sh    = 197401
gpu_total_sim_rate=234034

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 53187362
	L1I_total_cache_misses = 74651
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 143900, Miss = 143900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8986826
	L1D_cache_core[1]: Access = 143260, Miss = 143260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9115186
	L1D_cache_core[2]: Access = 147140, Miss = 147140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9099029
	L1D_cache_core[3]: Access = 147700, Miss = 147700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9063814
	L1D_cache_core[4]: Access = 141940, Miss = 141940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8959312
	L1D_cache_core[5]: Access = 149040, Miss = 149040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9072876
	L1D_cache_core[6]: Access = 140680, Miss = 140680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9028673
	L1D_cache_core[7]: Access = 144560, Miss = 144560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9028665
	L1D_cache_core[8]: Access = 145740, Miss = 145740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9083500
	L1D_cache_core[9]: Access = 143240, Miss = 143240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8959661
	L1D_cache_core[10]: Access = 143220, Miss = 143220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9060324
	L1D_cache_core[11]: Access = 143820, Miss = 143820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9085382
	L1D_cache_core[12]: Access = 142000, Miss = 142000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9032885
	L1D_cache_core[13]: Access = 145100, Miss = 145100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8970645
	L1D_cache_core[14]: Access = 142600, Miss = 142600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9040478
	L1D_cache_core[15]: Access = 145920, Miss = 145920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9029698
	L1D_cache_core[16]: Access = 144540, Miss = 144540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8946020
	L1D_cache_core[17]: Access = 139980, Miss = 139980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8981625
	L1D_cache_core[18]: Access = 147780, Miss = 147780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9087763
	L1D_cache_core[19]: Access = 145760, Miss = 145760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9106091
	L1D_cache_core[20]: Access = 142600, Miss = 142600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8972054
	L1D_cache_core[21]: Access = 141960, Miss = 141960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8836674
	L1D_cache_core[22]: Access = 141260, Miss = 141260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9120695
	L1D_cache_core[23]: Access = 140000, Miss = 140000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8953608
	L1D_cache_core[24]: Access = 140600, Miss = 140600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9015007
	L1D_cache_core[25]: Access = 143280, Miss = 143280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8990048
	L1D_cache_core[26]: Access = 143860, Miss = 143860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9001588
	L1D_cache_core[27]: Access = 141140, Miss = 141140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8855424
	L1D_cache_core[28]: Access = 141900, Miss = 141900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8967791
	L1D_cache_core[29]: Access = 143300, Miss = 143300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9032394
	L1D_cache_core[30]: Access = 69064, Miss = 69064, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4268150
	L1D_cache_core[31]: Access = 67124, Miss = 67124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4318621
	L1D_cache_core[32]: Access = 68464, Miss = 68464, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4296370
	L1D_cache_core[33]: Access = 68464, Miss = 68464, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4245029
	L1D_cache_core[34]: Access = 67784, Miss = 67784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4166004
	L1D_cache_core[35]: Access = 70424, Miss = 70424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4292106
	L1D_cache_core[36]: Access = 69084, Miss = 69084, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4257730
	L1D_cache_core[37]: Access = 69684, Miss = 69684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4283568
	L1D_cache_core[38]: Access = 69684, Miss = 69684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4374717
	L1D_cache_core[39]: Access = 71684, Miss = 71684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4321400
	L1D_cache_core[40]: Access = 31380, Miss = 31380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1973694
	L1D_cache_core[41]: Access = 31336, Miss = 31336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1986669
	L1D_cache_core[42]: Access = 31372, Miss = 31372, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1920492
	L1D_cache_core[43]: Access = 31364, Miss = 31364, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1936111
	L1D_cache_core[44]: Access = 32072, Miss = 32072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1973503
	L1D_cache_core[45]: Access = 31312, Miss = 31312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1991840
	L1D_cache_core[46]: Access = 31384, Miss = 31384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1969103
	L1D_cache_core[47]: Access = 32004, Miss = 32004, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2008772
	L1D_cache_core[48]: Access = 31352, Miss = 31352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1975822
	L1D_cache_core[49]: Access = 31364, Miss = 31364, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1955967
	L1D_cache_core[50]: Access = 180, Miss = 180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 826
	L1D_cache_core[51]: Access = 176, Miss = 176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 750
	L1D_cache_core[52]: Access = 178, Miss = 178, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1025
	L1D_cache_core[53]: Access = 176, Miss = 176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[54]: Access = 180, Miss = 180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 802
	L1D_cache_core[55]: Access = 174, Miss = 174, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 998
	L1D_cache_core[56]: Access = 180, Miss = 180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 841
	L1D_cache_core[57]: Access = 180, Miss = 180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[58]: Access = 182, Miss = 182, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1068
	L1D_cache_core[59]: Access = 172, Miss = 172, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 796
	L1D_total_cache_accesses = 5315998
	L1D_total_cache_misses = 5315998
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 333008122
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 266360
	L1C_total_cache_misses = 1440
	L1C_total_cache_miss_rate = 0.0054
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3190998
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 269057088
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 264920
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2125000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 63951034
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 53112711
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 74651
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
191883, 191883, 191883, 191883, 181702, 181702, 181702, 181702, 165833, 165833, 165833, 165833, 165348, 165348, 165348, 165348, 
gpgpu_n_tot_thrd_icount = 3364568096
gpgpu_n_tot_w_icount = 105142753
gpgpu_n_stall_shd_mem = 561174709
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6638551
gpgpu_n_mem_write_global = 2125000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 105518240
gpgpu_n_store_insn = 68000000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8523520
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 561174709
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:833481572	W0_Idle:185281804	W0_Scoreboard:119444635	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:105142829
Warp Occupancy Distribution:
Stall:413668998	W0_Idle:31687754	W0_Scoreboard:91926452	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:84392216
Warp Occupancy Distribution:
Stall:419812574	W0_Idle:153594050	W0_Scoreboard:27518183	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:20750613
warp_utilization0: 0.084564
warp_utilization1: 0.135750
warp_utilization2: 0.033379
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 25527984 {8:3190998,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 289000000 {136:2125000,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 138563752 {40:3437769,72:4338,136:5446,}
traffic_breakdown_coretomem[INST_ACC_R] = 39120 {8:4890,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 433975456 {136:3190996,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 17000000 {8:2125000,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 138544032 {40:3437276,72:4338,136:5446,}
traffic_breakdown_memtocore[INST_ACC_R] = 665040 {136:4890,}
maxmrqlatency = 1565 
maxdqlatency = 0 
maxmflatency = 8040 
averagemflatency = 1364 
averagemflatency_1 = 1545 
averagemflatency_2= 1188 
averagemrqlatency_1 = 75 
averagemrqlatency_2 = 66 
max_icnt2mem_latency = 7400 
max_icnt2sh_latency = 10361256 
mrq_lat_table:3686044 	119819 	206264 	425812 	1174816 	2051807 	2739391 	2104799 	536681 	12191 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	175474 	471187 	2176078 	4691747 	1241444 	7186 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	50164 	148407 	537826 	449122 	516341 	1215580 	3051831 	2537999 	258411 	2732 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6002748 	598270 	34397 	2680 	21 	0 	0 	0 	0 	794 	1384 	2805 	5737 	11514 	25569 	48931 	94509 	175003 	335947 	883692 	539115 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	400 	1057 	19244 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        50        31        20        22        42        22        26        44        24        34        20        24        34        28        36        32 
dram[1]:        52        22        32        34        34        36        28        46        38        22        20        22        32        30        32        28 
dram[2]:        30        26        26        24        26        28        50        46        40        32        26        24        28        32        40        36 
dram[3]:        26        30        20        28        34        28        56        48        28        26        20        22        22        40        32        44 
dram[4]:        34        30        26        26        46        24        36        32        36        28        20        26        36        28        32        32 
dram[5]:        36        20        28        28        34        30        46        46        26        28        22        20        32        30        32        32 
maximum service time to same row:
dram[0]:      1438       983      1464      1191      1615      1397      1694      1951      1697      1967      1205      1800      1304      1051      1767      2444 
dram[1]:      1584      1154      1476      1309      1972      1551      1638      1601      1641      2006      1055      1348      1155      1210      1569      1361 
dram[2]:      1142      1378      1095      1613      1626      1466      1795      2022      2376      2125      1647      1232      1143      1264      1479      1543 
dram[3]:      1050      1156      1194      1138      1462      1786      1688      1854      2876      2285      1290      1249      1227      1412      1134      1236 
dram[4]:      1203      1208      1132      1708      1607      1704      1726      1838      2270      1884      1287      1638      1115      1409      1607      1755 
dram[5]:      1318      1200      1315      1110      1672      1228      1672      1591      2324      1674      1118      1244      1201      1100      1789      1894 
average row accesses per activate:
dram[0]:  1.277470  1.276611  1.278269  1.277940  1.282111  1.285431  1.287335  1.290580  1.273530  1.273323  1.277269  1.279339  1.290158  1.291424  1.294163  1.295371 
dram[1]:  1.274155  1.268393  1.277260  1.274618  1.281724  1.282405  1.284585  1.286599  1.269358  1.272504  1.275726  1.277400  1.288433  1.286335  1.290691  1.291693 
dram[2]:  1.271927  1.275587  1.275890  1.283096  1.281790  1.285867  1.294358  1.290643  1.269108  1.275154  1.276209  1.277030  1.289537  1.292376  1.295614  1.298645 
dram[3]:  1.272461  1.275756  1.273482  1.274813  1.281130  1.281207  1.283507  1.285966  1.270089  1.274731  1.278640  1.278524  1.286494  1.288135  1.291145  1.292782 
dram[4]:  1.273268  1.275347  1.279966  1.279279  1.281229  1.285721  1.285769  1.292595  1.273195  1.274527  1.277917  1.278227  1.289341  1.291956  1.294092  1.292881 
dram[5]:  1.272322  1.273056  1.273390  1.276124  1.282531  1.282718  1.283992  1.287083  1.271614  1.272686  1.275863  1.278087  1.289392  1.288223  1.293484  1.294850 
average row locality = 13057685/10187956 = 1.281679
average row locality_1 = 8884336/6696108 = 1.326791
average row locality_2 = 4173349/3491848 = 1.195169
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     84765     90896     84738     86969     85316     85768     85601     87432     85104     87802     84760     87098     82221     84565     81506     83084 
dram[1]:     83366     86525     84159     86131     84282     84194     85652     84920     84555     84144     85031     84881     81115     82191     82154     81911 
dram[2]:     86416     85665     86780     85340     86207     84031     89700     86248     86072     83913     86270     86847     84180     82156     83816     81816 
dram[3]:     84054     84344     84720     86314     85589     84334     84565     83454     85676     84461     84005     85606     82494     82491     82514     81860 
dram[4]:     84074     86365     85757     87221     83735     86499     85112     86942     85063     86148     84278     89021     82894     82860     81433     83751 
dram[5]:     83996     84909     85889     84369     83876     85489     84338     84169     84324     84846     84374     84857     80696     81989     80860     82590 
total reads: 8127498
bank skew: 90896/80696 = 1.13
chip skew: 1367625/1341571 = 1.02
number of total write accesses:
dram[0]:     51458     57602     51440     53632     52025     52475     52297     54134     51803     54504     51452     53779     48899     51236     48196     49779 
dram[1]:     50052     53224     50855     52796     51004     50901     52342     51611     51265     50863     51723     51579     47800     48875     48866     48614 
dram[2]:     53108     52379     53476     51991     52913     50737     56389     52954     52776     50617     52958     53528     50860     48818     50521     48518 
dram[3]:     50748     51038     51414     52968     52299     51055     51259     50163     52389     51164     50692     52294     49182     49186     49231     48561 
dram[4]:     50762     53061     52455     53895     50446     53211     51798     53639     51770     52857     50978     55720     49570     49529     48125     50452 
dram[5]:     50693     51613     52569     51066     50582     52199     51035     50858     51033     51549     51066     51543     47389     48679     47561     49306 
total reads: 4930276
bank skew: 57602/47389 = 1.22
chip skew: 834711/808741 = 1.03
average mf latency per bank:
dram[0]:        912      1321       907      1057       914      1056       926      1077       905      1048       911      1054       921      1070       931      1067
dram[1]:        854       885       853       872       856       882       862       883       843       869       853       879       864       887       869       904
dram[2]:        961       944       959       936       968       947       999       950       948       930       961       955       974       950       975       966
dram[3]:        870       876       873       867       881       881       888       874       866       853       876       863       883       874       890       879
dram[4]:        885       955       883       955       890       960       896       965       875       950       882       969       898       963       903       973
dram[5]:        841       854       842       847       850       855       854       865       835       844       843       852       856       859       863       870
maximum mf latency per bank:
dram[0]:       5886      8040      5231      7180      5263      7041      6474      6945      5883      7164      5657      6966      5944      7132      5409      7157
dram[1]:       6147      5823      5952      5283      5068      5799      5741      5859      6581      6100      6414      6055      6032      5450      5972      5491
dram[2]:       6158      5594      5882      5152      6039      5509      6801      5235      6388      5875      6624      5932      6321      5512      6231      5178
dram[3]:       5149      5492      5396      5836      5297      6490      5159      6125      6127      6112      6016      5555      6038      6188      5592      5436
dram[4]:       5843      6058      6229      6153      4829      6145      5863      6275      5327      6088      5994      6741      5641      5427      6003      5619
dram[5]:       5553      6250      5976      6733      5995      5780      5481      5500      6264      5649      5783      5606      5180      4483      6597      5623
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13676858 n_nop=5839109 n_act=1716572 n_pre=1716559 n_req=1721791 n_req_1=1239618 n_req_2=482173 n_req_3=0 n_rd=2735228 n_write=1669390 bw_util=0.5036 bw_util_1=0.3625 bw_util_2=0.141 bw_util_3=0 blp=10.352757 blp_1= 5.873804 blp_2= 2.803440 blp_3= -nan
 n_activity=13653845 dram_eff=0.5044 dram_eff_1=0.3632 dram_eff_2=0.1413 dram_eff_3=0
bk0: 169530a 5621733i bk1: 181792a 4648562i bk2: 169470a 5138869i bk3: 173936a 4707000i bk4: 170632a 4714311i bk5: 171534a 4502873i bk6: 171202a 4343213i bk7: 174862a 3941486i bk8: 170206a 5586307i bk9: 175602a 5031679i bk10: 169518a 5189443i bk11: 174196a 4733481i bk12: 164442a 5197265i bk13: 169130a 4722222i bk14: 163010a 4944324i bk15: 166166a 4556408i 
bw_dist = 0.363	0.141	0.000	0.495	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.395
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13676858 n_nop=5990495 n_act=1685634 n_pre=1685622 n_req=1699377 n_req_1=1239618 n_req_2=459759 n_req_3=0 n_rd=2690394 n_write=1624713 bw_util=0.497 bw_util_1=0.3625 bw_util_2=0.1345 bw_util_3=0 blp=10.059177 blp_1= 5.822546 blp_2= 2.714935 blp_3= -nan
 n_activity=13606818 dram_eff=0.4996 dram_eff_1=0.3644 dram_eff_2=0.1352 dram_eff_3=0
bk0: 166732a 5892408i bk1: 173050a 5257578i bk2: 168316a 5357459i bk3: 172260a 4929959i bk4: 168562a 4987776i bk5: 168388a 4835874i bk6: 171304a 4473321i bk7: 169838a 4420814i bk8: 169110a 5722390i bk9: 168284a 5559000i bk10: 170062a 5278453i bk11: 169758a 5115971i bk12: 162222a 5441745i bk13: 164382a 5126099i bk14: 164306a 4988520i bk15: 163820a 4833853i 
bw_dist = 0.363	0.134	0.000	0.498	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5608
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13676858 n_nop=5855010 n_act=1712957 n_pre=1712945 n_req=1719625 n_req_1=1239622 n_req_2=480003 n_req_3=0 n_rd=2730898 n_write=1665048 bw_util=0.5029 bw_util_1=0.3625 bw_util_2=0.1404 bw_util_3=0 blp=10.323803 blp_1= 5.880171 blp_2= 2.783994 blp_3= -nan
 n_activity=13646989 dram_eff=0.504 dram_eff_1=0.3633 dram_eff_2=0.1407 dram_eff_3=0
bk0: 172832a 5434304i bk1: 171330a 5288804i bk2: 173560a 4960165i bk3: 170680a 4933488i bk4: 172408a 4641894i bk5: 168060a 4731753i bk6: 179400a 3874524i bk7: 172496a 4087887i bk8: 172144a 5483886i bk9: 167826a 5485994i bk10: 172540a 5036013i bk11: 173694a 4729366i bk12: 168358a 4954383i bk13: 164310a 5023167i bk14: 167632a 4663180i bk15: 163628a 4737608i 
bw_dist = 0.363	0.140	0.000	0.495	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3071
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13676858 n_nop=5982602 n_act=1687030 n_pre=1687018 n_req=1700649 n_req_1=1239622 n_req_2=461027 n_req_3=0 n_rd=2692946 n_write=1627262 bw_util=0.4974 bw_util_1=0.3625 bw_util_2=0.1348 bw_util_3=0 blp=10.080017 blp_1= 5.829435 blp_2= 2.714438 blp_3= -nan
 n_activity=13607520 dram_eff=0.4999 dram_eff_1=0.3644 dram_eff_2=0.1355 dram_eff_3=0
bk0: 168106a 5782464i bk1: 168688a 5530260i bk2: 169440a 5295743i bk3: 172626a 4899241i bk4: 171178a 4828186i bk5: 168668a 4791530i bk6: 169128a 4621363i bk7: 166908a 4598655i bk8: 171352a 5623887i bk9: 168922a 5516277i bk10: 168010a 5407336i bk11: 171212a 5015500i bk12: 164982a 5217100i bk13: 164982a 5054595i bk14: 165026a 4918363i bk15: 163718a 4819281i 
bw_dist = 0.363	0.135	0.000	0.498	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5993
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13676858 n_nop=5884350 n_act=1706868 n_pre=1706852 n_req=1715319 n_req_1=1239582 n_req_2=475737 n_req_3=0 n_rd=2722284 n_write=1656504 bw_util=0.5017 bw_util_1=0.3625 bw_util_2=0.1391 bw_util_3=0 blp=10.263161 blp_1= 5.868608 blp_2= 2.758970 blp_3= -nan
 n_activity=13640197 dram_eff=0.503 dram_eff_1=0.3635 dram_eff_2=0.1395 dram_eff_3=0
bk0: 168144a 5732868i bk1: 172728a 5247407i bk2: 171514a 5095778i bk3: 174442a 4722385i bk4: 167468a 4956748i bk5: 172998a 4449759i bk6: 170224a 4462897i bk7: 173882a 4062787i bk8: 170122a 5611280i bk9: 172296a 5262757i bk10: 168556a 5298546i bk11: 178042a 4525787i bk12: 165786a 5115874i bk13: 165718a 4960162i bk14: 162866a 4973154i bk15: 167498a 4514277i 
bw_dist = 0.363	0.139	0.000	0.496	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1869
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13676858 n_nop=6018551 n_act=1678874 n_pre=1678861 n_req=1695737 n_req_1=1239600 n_req_2=456137 n_req_3=0 n_rd=2683124 n_write=1617448 bw_util=0.4959 bw_util_1=0.3625 bw_util_2=0.1334 bw_util_3=0 blp=10.002955 blp_1= 5.812381 blp_2= 2.700057 blp_3= -nan
 n_activity=13598534 dram_eff=0.4988 dram_eff_1=0.3646 dram_eff_2=0.1342 dram_eff_3=0
bk0: 167992a 5802756i bk1: 169814a 5493848i bk2: 171776a 5164969i bk3: 168738a 5165957i bk4: 167752a 5068949i bk5: 170978a 4723527i bk6: 168674a 4675941i bk7: 168332a 4547913i bk8: 168648a 5786853i bk9: 169692a 5493422i bk10: 168746a 5373883i bk11: 169714a 5160326i bk12: 161390a 5496132i bk13: 163978a 5173420i bk14: 161720a 5171470i bk15: 165180a 4796001i 
bw_dist = 0.363	0.133	0.000	0.498	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4485

========= L2 cache stats =========
L2_cache_bank[0]: Access = 722083, Miss = 674019, Miss_rate = 0.933, Pending_hits = 1521, Reservation_fails = 333615
L2_cache_bank[1]: Access = 770641, Miss = 693621, Miss_rate = 0.900, Pending_hits = 2319, Reservation_fails = 597153
L2_cache_bank[2]: Access = 716768, Miss = 670321, Miss_rate = 0.935, Pending_hits = 1367, Reservation_fails = 452813
L2_cache_bank[3]: Access = 731360, Miss = 674913, Miss_rate = 0.923, Pending_hits = 1631, Reservation_fails = 539512
L2_cache_bank[4]: Access = 744210, Miss = 689459, Miss_rate = 0.926, Pending_hits = 2287, Reservation_fails = 466918
L2_cache_bank[5]: Access = 732559, Miss = 676033, Miss_rate = 0.923, Pending_hits = 1702, Reservation_fails = 430904
L2_cache_bank[6]: Access = 721567, Miss = 673620, Miss_rate = 0.934, Pending_hits = 1478, Reservation_fails = 423653
L2_cache_bank[7]: Access = 728664, Miss = 672871, Miss_rate = 0.923, Pending_hits = 1658, Reservation_fails = 502015
L2_cache_bank[8]: Access = 720315, Miss = 672352, Miss_rate = 0.933, Pending_hits = 1396, Reservation_fails = 411722
L2_cache_bank[9]: Access = 743272, Miss = 688817, Miss_rate = 0.927, Pending_hits = 2294, Reservation_fails = 622073
L2_cache_bank[10]: Access = 714957, Miss = 668359, Miss_rate = 0.935, Pending_hits = 1347, Reservation_fails = 418346
L2_cache_bank[11]: Access = 721807, Miss = 673223, Miss_rate = 0.933, Pending_hits = 1452, Reservation_fails = 493959
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 722083, Miss = 674019 (0.933), PendingHit = 1521 (0.00211)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 770641, Miss = 693621 (0.9), PendingHit = 2319 (0.00301)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 716768, Miss = 670321 (0.935), PendingHit = 1367 (0.00191)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 731360, Miss = 674913 (0.923), PendingHit = 1631 (0.00223)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 744210, Miss = 689459 (0.926), PendingHit = 2287 (0.00307)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 732559, Miss = 676033 (0.923), PendingHit = 1702 (0.00232)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 721567, Miss = 673620 (0.934), PendingHit = 1478 (0.00205)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 728664, Miss = 672871 (0.923), PendingHit = 1658 (0.00228)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 720315, Miss = 672352 (0.933), PendingHit = 1396 (0.00194)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 743272, Miss = 688817 (0.927), PendingHit = 2294 (0.00309)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 714957, Miss = 668359 (0.935), PendingHit = 1347 (0.00188)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 721807, Miss = 673223 (0.933), PendingHit = 1452 (0.00201)
L2 Cache Total Miss Rate = 0.927
Stream 1: L2 Cache Miss Rate = 0.999
Stream 2: L2 Cache Miss Rate = 0.857
Stream 1: Accesses  = 4312440
Stream 1: Misses  = 4307973
Stream 2: Accesses  = 4455763
Stream 2: Misses  = 3819635
Stream 1+2: Accesses  = 8768203
Stream 1+2: Misses  = 8127608
Total Accesses  = 8768203
MPKI-CORES
CORE_L2MPKI_0	1.597
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	2.765
CORE_L2MPKI_31	2.710
CORE_L2MPKI_32	2.783
CORE_L2MPKI_33	2.728
CORE_L2MPKI_34	2.783
CORE_L2MPKI_35	2.717
CORE_L2MPKI_36	2.764
CORE_L2MPKI_37	2.732
CORE_L2MPKI_38	2.758
CORE_L2MPKI_39	2.709
CORE_L2MPKI_40	6.326
CORE_L2MPKI_41	5.458
CORE_L2MPKI_42	6.059
CORE_L2MPKI_43	5.748
CORE_L2MPKI_44	6.063
CORE_L2MPKI_45	6.046
CORE_L2MPKI_46	5.762
CORE_L2MPKI_47	5.657
CORE_L2MPKI_48	6.189
CORE_L2MPKI_49	5.672
CORE_L2MPKI_50	82.734
CORE_L2MPKI_51	81.886
CORE_L2MPKI_52	84.343
CORE_L2MPKI_53	81.620
CORE_L2MPKI_54	82.469
CORE_L2MPKI_55	82.609
CORE_L2MPKI_56	84.680
CORE_L2MPKI_57	83.122
CORE_L2MPKI_58	82.785
CORE_L2MPKI_59	82.533
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 30.507
MISSES-CORES
CORE_MISSES_0	143944
CORE_MISSES_1	143272
CORE_MISSES_2	147151
CORE_MISSES_3	147703
CORE_MISSES_4	141957
CORE_MISSES_5	149053
CORE_MISSES_6	140691
CORE_MISSES_7	144566
CORE_MISSES_8	145743
CORE_MISSES_9	143244
CORE_MISSES_10	143222
CORE_MISSES_11	143824
CORE_MISSES_12	142001
CORE_MISSES_13	145102
CORE_MISSES_14	142603
CORE_MISSES_15	145922
CORE_MISSES_16	144542
CORE_MISSES_17	139983
CORE_MISSES_18	147782
CORE_MISSES_19	145760
CORE_MISSES_20	142600
CORE_MISSES_21	141961
CORE_MISSES_22	141260
CORE_MISSES_23	140000
CORE_MISSES_24	140601
CORE_MISSES_25	143283
CORE_MISSES_26	143863
CORE_MISSES_27	141140
CORE_MISSES_28	141900
CORE_MISSES_29	143300
CORE_MISSES_30	121329
CORE_MISSES_31	115603
CORE_MISSES_32	121065
CORE_MISSES_33	118656
CORE_MISSES_34	119884
CORE_MISSES_35	121532
CORE_MISSES_36	121277
CORE_MISSES_37	120941
CORE_MISSES_38	122060
CORE_MISSES_39	123276
CORE_MISSES_40	131531
CORE_MISSES_41	112095
CORE_MISSES_42	125495
CORE_MISSES_43	118579
CORE_MISSES_44	128240
CORE_MISSES_45	124996
CORE_MISSES_46	118946
CORE_MISSES_47	118972
CORE_MISSES_48	128109
CORE_MISSES_49	117024
CORE_MISSES_50	140343
CORE_MISSES_51	137188
CORE_MISSES_52	141510
CORE_MISSES_53	134398
CORE_MISSES_54	140103
CORE_MISSES_55	136261
CORE_MISSES_56	144571
CORE_MISSES_57	140614
CORE_MISSES_58	139566
CORE_MISSES_59	135471
L2_MISSES = 8127608
L2_total_cache_accesses = 8768203
L2_total_cache_misses = 8127608
L2_total_cache_miss_rate = 0.9269
L2_total_cache_pending_hits = 20452
L2_total_cache_reservation_fails = 5692683
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 615829
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19983
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6002441
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4155420
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2125000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1496988
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4258
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 466
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 166
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 40175
L2_cache_data_port_util = 0.075
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=25019406
icnt_total_pkts_simt_to_mem=20736730
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     322.4501
gpu_ipc_2 =       2.3956
gpu_tot_sim_cycle_stream_1 = 10350594
gpu_tot_sim_cycle_stream_2 = 10361256
gpu_sim_insn_1 = 3337549696
gpu_sim_insn_2 = 24820928
gpu_sim_cycle = 10361257
gpu_sim_insn = 3362370624
gpu_ipc =     324.5138
gpu_tot_sim_cycle = 10361257
gpu_tot_sim_insn = 3362370624
gpu_tot_ipc =     324.5138
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 48066321
gpu_stall_icnt2sh    = 197401
gpu_total_sim_rate=234034

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 53187362
	L1I_total_cache_misses = 74651
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 143900, Miss = 143900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8986826
	L1D_cache_core[1]: Access = 143260, Miss = 143260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9115186
	L1D_cache_core[2]: Access = 147140, Miss = 147140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9099029
	L1D_cache_core[3]: Access = 147700, Miss = 147700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9063814
	L1D_cache_core[4]: Access = 141940, Miss = 141940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8959312
	L1D_cache_core[5]: Access = 149040, Miss = 149040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9072876
	L1D_cache_core[6]: Access = 140680, Miss = 140680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9028673
	L1D_cache_core[7]: Access = 144560, Miss = 144560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9028665
	L1D_cache_core[8]: Access = 145740, Miss = 145740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9083500
	L1D_cache_core[9]: Access = 143240, Miss = 143240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8959661
	L1D_cache_core[10]: Access = 143220, Miss = 143220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9060324
	L1D_cache_core[11]: Access = 143820, Miss = 143820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9085382
	L1D_cache_core[12]: Access = 142000, Miss = 142000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9032885
	L1D_cache_core[13]: Access = 145100, Miss = 145100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8970645
	L1D_cache_core[14]: Access = 142600, Miss = 142600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9040478
	L1D_cache_core[15]: Access = 145920, Miss = 145920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9029698
	L1D_cache_core[16]: Access = 144540, Miss = 144540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8946020
	L1D_cache_core[17]: Access = 139980, Miss = 139980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8981625
	L1D_cache_core[18]: Access = 147780, Miss = 147780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9087763
	L1D_cache_core[19]: Access = 145760, Miss = 145760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9106091
	L1D_cache_core[20]: Access = 142600, Miss = 142600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8972054
	L1D_cache_core[21]: Access = 141960, Miss = 141960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8836674
	L1D_cache_core[22]: Access = 141260, Miss = 141260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9120695
	L1D_cache_core[23]: Access = 140000, Miss = 140000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8953608
	L1D_cache_core[24]: Access = 140600, Miss = 140600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9015007
	L1D_cache_core[25]: Access = 143280, Miss = 143280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8990048
	L1D_cache_core[26]: Access = 143860, Miss = 143860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9001588
	L1D_cache_core[27]: Access = 141140, Miss = 141140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8855424
	L1D_cache_core[28]: Access = 141900, Miss = 141900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8967791
	L1D_cache_core[29]: Access = 143300, Miss = 143300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9032394
	L1D_cache_core[30]: Access = 69064, Miss = 69064, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4268150
	L1D_cache_core[31]: Access = 67124, Miss = 67124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4318621
	L1D_cache_core[32]: Access = 68464, Miss = 68464, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4296370
	L1D_cache_core[33]: Access = 68464, Miss = 68464, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4245029
	L1D_cache_core[34]: Access = 67784, Miss = 67784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4166004
	L1D_cache_core[35]: Access = 70424, Miss = 70424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4292106
	L1D_cache_core[36]: Access = 69084, Miss = 69084, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4257730
	L1D_cache_core[37]: Access = 69684, Miss = 69684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4283568
	L1D_cache_core[38]: Access = 69684, Miss = 69684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4374717
	L1D_cache_core[39]: Access = 71684, Miss = 71684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4321400
	L1D_cache_core[40]: Access = 31380, Miss = 31380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1973694
	L1D_cache_core[41]: Access = 31336, Miss = 31336, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1986669
	L1D_cache_core[42]: Access = 31372, Miss = 31372, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1920492
	L1D_cache_core[43]: Access = 31364, Miss = 31364, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1936111
	L1D_cache_core[44]: Access = 32072, Miss = 32072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1973503
	L1D_cache_core[45]: Access = 31312, Miss = 31312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1991840
	L1D_cache_core[46]: Access = 31384, Miss = 31384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1969103
	L1D_cache_core[47]: Access = 32004, Miss = 32004, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2008772
	L1D_cache_core[48]: Access = 31352, Miss = 31352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1975822
	L1D_cache_core[49]: Access = 31364, Miss = 31364, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1955967
	L1D_cache_core[50]: Access = 180, Miss = 180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 826
	L1D_cache_core[51]: Access = 176, Miss = 176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 750
	L1D_cache_core[52]: Access = 178, Miss = 178, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1025
	L1D_cache_core[53]: Access = 176, Miss = 176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[54]: Access = 180, Miss = 180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 802
	L1D_cache_core[55]: Access = 174, Miss = 174, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 998
	L1D_cache_core[56]: Access = 180, Miss = 180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 841
	L1D_cache_core[57]: Access = 180, Miss = 180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[58]: Access = 182, Miss = 182, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1068
	L1D_cache_core[59]: Access = 172, Miss = 172, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 796
	L1D_total_cache_accesses = 5315998
	L1D_total_cache_misses = 5315998
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 333008122
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 266360
	L1C_total_cache_misses = 1440
	L1C_total_cache_miss_rate = 0.0054
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3190998
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 269057088
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 264920
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2125000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 63951034
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 53112711
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 74651
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
191883, 191883, 191883, 191883, 181702, 181702, 181702, 181702, 165833, 165833, 165833, 165833, 165348, 165348, 165348, 165348, 
gpgpu_n_tot_thrd_icount = 3364568096
gpgpu_n_tot_w_icount = 105142753
gpgpu_n_stall_shd_mem = 561174709
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6638551
gpgpu_n_mem_write_global = 2125000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 105518240
gpgpu_n_store_insn = 68000000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8523520
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 561174709
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:833481572	W0_Idle:185281804	W0_Scoreboard:119444635	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:105142829
Warp Occupancy Distribution:
Stall:413668998	W0_Idle:31687754	W0_Scoreboard:91926452	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:84392216
Warp Occupancy Distribution:
Stall:419812574	W0_Idle:153594050	W0_Scoreboard:27518183	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:20750613
warp_utilization0: 0.084564
warp_utilization1: 0.135750
warp_utilization2: 0.033379
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 25527984 {8:3190998,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 289000000 {136:2125000,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 138563752 {40:3437769,72:4338,136:5446,}
traffic_breakdown_coretomem[INST_ACC_R] = 39120 {8:4890,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 433975456 {136:3190996,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 17000000 {8:2125000,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 138544032 {40:3437276,72:4338,136:5446,}
traffic_breakdown_memtocore[INST_ACC_R] = 665040 {136:4890,}
maxmrqlatency = 1565 
maxdqlatency = 0 
maxmflatency = 8040 
averagemflatency = 1364 
averagemflatency_1 = 1545 
averagemflatency_2= 1188 
averagemrqlatency_1 = 75 
averagemrqlatency_2 = 66 
max_icnt2mem_latency = 7400 
max_icnt2sh_latency = 10361256 
mrq_lat_table:3686044 	119819 	206264 	425812 	1174816 	2051807 	2739391 	2104799 	536681 	12191 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	175474 	471187 	2176078 	4691747 	1241444 	7186 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	50164 	148407 	537826 	449122 	516341 	1215580 	3051831 	2537999 	258411 	2732 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6002748 	598270 	34397 	2680 	21 	0 	0 	0 	0 	794 	1384 	2805 	5737 	11514 	25569 	48931 	94509 	175003 	335947 	883692 	539115 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	400 	1057 	19244 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        50        31        20        22        42        22        26        44        24        34        20        24        34        28        36        32 
dram[1]:        52        22        32        34        34        36        28        46        38        22        20        22        32        30        32        28 
dram[2]:        30        26        26        24        26        28        50        46        40        32        26        24        28        32        40        36 
dram[3]:        26        30        20        28        34        28        56        48        28        26        20        22        22        40        32        44 
dram[4]:        34        30        26        26        46        24        36        32        36        28        20        26        36        28        32        32 
dram[5]:        36        20        28        28        34        30        46        46        26        28        22        20        32        30        32        32 
maximum service time to same row:
dram[0]:      1438       983      1464      1191      1615      1397      1694      1951      1697      1967      1205      1800      1304      1051      1767      2444 
dram[1]:      1584      1154      1476      1309      1972      1551      1638      1601      1641      2006      1055      1348      1155      1210      1569      1361 
dram[2]:      1142      1378      1095      1613      1626      1466      1795      2022      2376      2125      1647      1232      1143      1264      1479      1543 
dram[3]:      1050      1156      1194      1138      1462      1786      1688      1854      2876      2285      1290      1249      1227      1412      1134      1236 
dram[4]:      1203      1208      1132      1708      1607      1704      1726      1838      2270      1884      1287      1638      1115      1409      1607      1755 
dram[5]:      1318      1200      1315      1110      1672      1228      1672      1591      2324      1674      1118      1244      1201      1100      1789      1894 
average row accesses per activate:
dram[0]:  1.277470  1.276611  1.278269  1.277940  1.282111  1.285431  1.287335  1.290580  1.273530  1.273323  1.277269  1.279339  1.290158  1.291424  1.294163  1.295371 
dram[1]:  1.274155  1.268393  1.277260  1.274618  1.281724  1.282405  1.284585  1.286599  1.269358  1.272504  1.275726  1.277400  1.288433  1.286335  1.290691  1.291693 
dram[2]:  1.271927  1.275587  1.275890  1.283096  1.281790  1.285867  1.294358  1.290643  1.269108  1.275154  1.276209  1.277030  1.289537  1.292376  1.295614  1.298645 
dram[3]:  1.272461  1.275756  1.273482  1.274813  1.281130  1.281207  1.283507  1.285966  1.270089  1.274731  1.278640  1.278524  1.286494  1.288135  1.291145  1.292782 
dram[4]:  1.273268  1.275347  1.279966  1.279279  1.281229  1.285721  1.285769  1.292595  1.273195  1.274527  1.277917  1.278227  1.289341  1.291956  1.294092  1.292881 
dram[5]:  1.272322  1.273056  1.273390  1.276124  1.282531  1.282718  1.283992  1.287083  1.271614  1.272686  1.275863  1.278087  1.289392  1.288223  1.293484  1.294850 
average row locality = 13057685/10187956 = 1.281679
average row locality_1 = 8884336/6696108 = 1.326791
average row locality_2 = 4173349/3491848 = 1.195169
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     84765     90896     84738     86969     85316     85768     85601     87432     85104     87802     84760     87098     82221     84565     81506     83084 
dram[1]:     83366     86525     84159     86131     84282     84194     85652     84920     84555     84144     85031     84881     81115     82191     82154     81911 
dram[2]:     86416     85665     86780     85340     86207     84031     89700     86248     86072     83913     86270     86847     84180     82156     83816     81816 
dram[3]:     84054     84344     84720     86314     85589     84334     84565     83454     85676     84461     84005     85606     82494     82491     82514     81860 
dram[4]:     84074     86365     85757     87221     83735     86499     85112     86942     85063     86148     84278     89021     82894     82860     81433     83751 
dram[5]:     83996     84909     85889     84369     83876     85489     84338     84169     84324     84846     84374     84857     80696     81989     80860     82590 
total reads: 8127498
bank skew: 90896/80696 = 1.13
chip skew: 1367625/1341571 = 1.02
number of total write accesses:
dram[0]:     51458     57602     51440     53632     52025     52475     52297     54134     51803     54504     51452     53779     48899     51236     48196     49779 
dram[1]:     50052     53224     50855     52796     51004     50901     52342     51611     51265     50863     51723     51579     47800     48875     48866     48614 
dram[2]:     53108     52379     53476     51991     52913     50737     56389     52954     52776     50617     52958     53528     50860     48818     50521     48518 
dram[3]:     50748     51038     51414     52968     52299     51055     51259     50163     52389     51164     50692     52294     49182     49186     49231     48561 
dram[4]:     50762     53061     52455     53895     50446     53211     51798     53639     51770     52857     50978     55720     49570     49529     48125     50452 
dram[5]:     50693     51613     52569     51066     50582     52199     51035     50858     51033     51549     51066     51543     47389     48679     47561     49306 
total reads: 4930276
bank skew: 57602/47389 = 1.22
chip skew: 834711/808741 = 1.03
average mf latency per bank:
dram[0]:        912      1321       907      1057       914      1056       926      1077       905      1048       911      1054       921      1070       931      1067
dram[1]:        854       885       853       872       856       882       862       883       843       869       853       879       864       887       869       904
dram[2]:        961       944       959       936       968       947       999       950       948       930       961       955       974       950       975       966
dram[3]:        870       876       873       867       881       881       888       874       866       853       876       863       883       874       890       879
dram[4]:        885       955       883       955       890       960       896       965       875       950       882       969       898       963       903       973
dram[5]:        841       854       842       847       850       855       854       865       835       844       843       852       856       859       863       870
maximum mf latency per bank:
dram[0]:       5886      8040      5231      7180      5263      7041      6474      6945      5883      7164      5657      6966      5944      7132      5409      7157
dram[1]:       6147      5823      5952      5283      5068      5799      5741      5859      6581      6100      6414      6055      6032      5450      5972      5491
dram[2]:       6158      5594      5882      5152      6039      5509      6801      5235      6388      5875      6624      5932      6321      5512      6231      5178
dram[3]:       5149      5492      5396      5836      5297      6490      5159      6125      6127      6112      6016      5555      6038      6188      5592      5436
dram[4]:       5843      6058      6229      6153      4829      6145      5863      6275      5327      6088      5994      6741      5641      5427      6003      5619
dram[5]:       5553      6250      5976      6733      5995      5780      5481      5500      6264      5649      5783      5606      5180      4483      6597      5623
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13676858 n_nop=5839109 n_act=1716572 n_pre=1716559 n_req=1721791 n_req_1=1239618 n_req_2=482173 n_req_3=0 n_rd=2735228 n_write=1669390 bw_util=0.5036 bw_util_1=0.3625 bw_util_2=0.141 bw_util_3=0 blp=10.352757 blp_1= 5.873804 blp_2= 2.803440 blp_3= -nan
 n_activity=13653845 dram_eff=0.5044 dram_eff_1=0.3632 dram_eff_2=0.1413 dram_eff_3=0
bk0: 169530a 5621733i bk1: 181792a 4648562i bk2: 169470a 5138869i bk3: 173936a 4707000i bk4: 170632a 4714311i bk5: 171534a 4502873i bk6: 171202a 4343213i bk7: 174862a 3941486i bk8: 170206a 5586307i bk9: 175602a 5031679i bk10: 169518a 5189443i bk11: 174196a 4733481i bk12: 164442a 5197265i bk13: 169130a 4722222i bk14: 163010a 4944324i bk15: 166166a 4556408i 
bw_dist = 0.363	0.141	0.000	0.495	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.395
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13676858 n_nop=5990495 n_act=1685634 n_pre=1685622 n_req=1699377 n_req_1=1239618 n_req_2=459759 n_req_3=0 n_rd=2690394 n_write=1624713 bw_util=0.497 bw_util_1=0.3625 bw_util_2=0.1345 bw_util_3=0 blp=10.059177 blp_1= 5.822546 blp_2= 2.714935 blp_3= -nan
 n_activity=13606818 dram_eff=0.4996 dram_eff_1=0.3644 dram_eff_2=0.1352 dram_eff_3=0
bk0: 166732a 5892408i bk1: 173050a 5257578i bk2: 168316a 5357459i bk3: 172260a 4929959i bk4: 168562a 4987776i bk5: 168388a 4835874i bk6: 171304a 4473321i bk7: 169838a 4420814i bk8: 169110a 5722390i bk9: 168284a 5559000i bk10: 170062a 5278453i bk11: 169758a 5115971i bk12: 162222a 5441745i bk13: 164382a 5126099i bk14: 164306a 4988520i bk15: 163820a 4833853i 
bw_dist = 0.363	0.134	0.000	0.498	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5608
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13676858 n_nop=5855010 n_act=1712957 n_pre=1712945 n_req=1719625 n_req_1=1239622 n_req_2=480003 n_req_3=0 n_rd=2730898 n_write=1665048 bw_util=0.5029 bw_util_1=0.3625 bw_util_2=0.1404 bw_util_3=0 blp=10.323803 blp_1= 5.880171 blp_2= 2.783994 blp_3= -nan
 n_activity=13646989 dram_eff=0.504 dram_eff_1=0.3633 dram_eff_2=0.1407 dram_eff_3=0
bk0: 172832a 5434304i bk1: 171330a 5288804i bk2: 173560a 4960165i bk3: 170680a 4933488i bk4: 172408a 4641894i bk5: 168060a 4731753i bk6: 179400a 3874524i bk7: 172496a 4087887i bk8: 172144a 5483886i bk9: 167826a 5485994i bk10: 172540a 5036013i bk11: 173694a 4729366i bk12: 168358a 4954383i bk13: 164310a 5023167i bk14: 167632a 4663180i bk15: 163628a 4737608i 
bw_dist = 0.363	0.140	0.000	0.495	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3071
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13676858 n_nop=5982602 n_act=1687030 n_pre=1687018 n_req=1700649 n_req_1=1239622 n_req_2=461027 n_req_3=0 n_rd=2692946 n_write=1627262 bw_util=0.4974 bw_util_1=0.3625 bw_util_2=0.1348 bw_util_3=0 blp=10.080017 blp_1= 5.829435 blp_2= 2.714438 blp_3= -nan
 n_activity=13607520 dram_eff=0.4999 dram_eff_1=0.3644 dram_eff_2=0.1355 dram_eff_3=0
bk0: 168106a 5782464i bk1: 168688a 5530260i bk2: 169440a 5295743i bk3: 172626a 4899241i bk4: 171178a 4828186i bk5: 168668a 4791530i bk6: 169128a 4621363i bk7: 166908a 4598655i bk8: 171352a 5623887i bk9: 168922a 5516277i bk10: 168010a 5407336i bk11: 171212a 5015500i bk12: 164982a 5217100i bk13: 164982a 5054595i bk14: 165026a 4918363i bk15: 163718a 4819281i 
bw_dist = 0.363	0.135	0.000	0.498	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5993
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13676858 n_nop=5884350 n_act=1706868 n_pre=1706852 n_req=1715319 n_req_1=1239582 n_req_2=475737 n_req_3=0 n_rd=2722284 n_write=1656504 bw_util=0.5017 bw_util_1=0.3625 bw_util_2=0.1391 bw_util_3=0 blp=10.263161 blp_1= 5.868608 blp_2= 2.758970 blp_3= -nan
 n_activity=13640197 dram_eff=0.503 dram_eff_1=0.3635 dram_eff_2=0.1395 dram_eff_3=0
bk0: 168144a 5732868i bk1: 172728a 5247407i bk2: 171514a 5095778i bk3: 174442a 4722385i bk4: 167468a 4956748i bk5: 172998a 4449759i bk6: 170224a 4462897i bk7: 173882a 4062787i bk8: 170122a 5611280i bk9: 172296a 5262757i bk10: 168556a 5298546i bk11: 178042a 4525787i bk12: 165786a 5115874i bk13: 165718a 4960162i bk14: 162866a 4973154i bk15: 167498a 4514277i 
bw_dist = 0.363	0.139	0.000	0.496	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1869
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13676858 n_nop=6018551 n_act=1678874 n_pre=1678861 n_req=1695737 n_req_1=1239600 n_req_2=456137 n_req_3=0 n_rd=2683124 n_write=1617448 bw_util=0.4959 bw_util_1=0.3625 bw_util_2=0.1334 bw_util_3=0 blp=10.002955 blp_1= 5.812381 blp_2= 2.700057 blp_3= -nan
 n_activity=13598534 dram_eff=0.4988 dram_eff_1=0.3646 dram_eff_2=0.1342 dram_eff_3=0
bk0: 167992a 5802756i bk1: 169814a 5493848i bk2: 171776a 5164969i bk3: 168738a 5165957i bk4: 167752a 5068949i bk5: 170978a 4723527i bk6: 168674a 4675941i bk7: 168332a 4547913i bk8: 168648a 5786853i bk9: 169692a 5493422i bk10: 168746a 5373883i bk11: 169714a 5160326i bk12: 161390a 5496132i bk13: 163978a 5173420i bk14: 161720a 5171470i bk15: 165180a 4796001i 
bw_dist = 0.363	0.133	0.000	0.498	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4485

========= L2 cache stats =========
L2_cache_bank[0]: Access = 722083, Miss = 674019, Miss_rate = 0.933, Pending_hits = 1521, Reservation_fails = 333615
L2_cache_bank[1]: Access = 770641, Miss = 693621, Miss_rate = 0.900, Pending_hits = 2319, Reservation_fails = 597153
L2_cache_bank[2]: Access = 716768, Miss = 670321, Miss_rate = 0.935, Pending_hits = 1367, Reservation_fails = 452813
L2_cache_bank[3]: Access = 731360, Miss = 674913, Miss_rate = 0.923, Pending_hits = 1631, Reservation_fails = 539512
L2_cache_bank[4]: Access = 744210, Miss = 689459, Miss_rate = 0.926, Pending_hits = 2287, Reservation_fails = 466918
L2_cache_bank[5]: Access = 732559, Miss = 676033, Miss_rate = 0.923, Pending_hits = 1702, Reservation_fails = 430904
L2_cache_bank[6]: Access = 721567, Miss = 673620, Miss_rate = 0.934, Pending_hits = 1478, Reservation_fails = 423653
L2_cache_bank[7]: Access = 728664, Miss = 672871, Miss_rate = 0.923, Pending_hits = 1658, Reservation_fails = 502015
L2_cache_bank[8]: Access = 720315, Miss = 672352, Miss_rate = 0.933, Pending_hits = 1396, Reservation_fails = 411722
L2_cache_bank[9]: Access = 743272, Miss = 688817, Miss_rate = 0.927, Pending_hits = 2294, Reservation_fails = 622073
L2_cache_bank[10]: Access = 714957, Miss = 668359, Miss_rate = 0.935, Pending_hits = 1347, Reservation_fails = 418346
L2_cache_bank[11]: Access = 721807, Miss = 673223, Miss_rate = 0.933, Pending_hits = 1452, Reservation_fails = 493959
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 722083, Miss = 674019 (0.933), PendingHit = 1521 (0.00211)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 770641, Miss = 693621 (0.9), PendingHit = 2319 (0.00301)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 716768, Miss = 670321 (0.935), PendingHit = 1367 (0.00191)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 731360, Miss = 674913 (0.923), PendingHit = 1631 (0.00223)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 744210, Miss = 689459 (0.926), PendingHit = 2287 (0.00307)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 732559, Miss = 676033 (0.923), PendingHit = 1702 (0.00232)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 721567, Miss = 673620 (0.934), PendingHit = 1478 (0.00205)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 728664, Miss = 672871 (0.923), PendingHit = 1658 (0.00228)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 720315, Miss = 672352 (0.933), PendingHit = 1396 (0.00194)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 743272, Miss = 688817 (0.927), PendingHit = 2294 (0.00309)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 714957, Miss = 668359 (0.935), PendingHit = 1347 (0.00188)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 721807, Miss = 673223 (0.933), PendingHit = 1452 (0.00201)
L2 Cache Total Miss Rate = 0.927
Stream 1: L2 Cache Miss Rate = 0.999
Stream 2: L2 Cache Miss Rate = 0.857
Stream 1: Accesses  = 4312440
Stream 1: Misses  = 4307973
Stream 2: Accesses  = 4455763
Stream 2: Misses  = 3819635
Stream 1+2: Accesses  = 8768203
Stream 1+2: Misses  = 8127608
Total Accesses  = 8768203
MPKI-CORES
CORE_L2MPKI_0	1.597
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	2.765
CORE_L2MPKI_31	2.710
CORE_L2MPKI_32	2.783
CORE_L2MPKI_33	2.728
CORE_L2MPKI_34	2.783
CORE_L2MPKI_35	2.717
CORE_L2MPKI_36	2.764
CORE_L2MPKI_37	2.732
CORE_L2MPKI_38	2.758
CORE_L2MPKI_39	2.709
CORE_L2MPKI_40	6.326
CORE_L2MPKI_41	5.458
CORE_L2MPKI_42	6.059
CORE_L2MPKI_43	5.748
CORE_L2MPKI_44	6.063
CORE_L2MPKI_45	6.046
CORE_L2MPKI_46	5.762
CORE_L2MPKI_47	5.657
CORE_L2MPKI_48	6.189
CORE_L2MPKI_49	5.672
CORE_L2MPKI_50	82.734
CORE_L2MPKI_51	81.886
CORE_L2MPKI_52	84.343
CORE_L2MPKI_53	81.620
CORE_L2MPKI_54	82.469
CORE_L2MPKI_55	82.609
CORE_L2MPKI_56	84.680
CORE_L2MPKI_57	83.122
CORE_L2MPKI_58	82.785
CORE_L2MPKI_59	82.533
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 30.507
MISSES-CORES
CORE_MISSES_0	143944
CORE_MISSES_1	143272
CORE_MISSES_2	147151
CORE_MISSES_3	147703
CORE_MISSES_4	141957
CORE_MISSES_5	149053
CORE_MISSES_6	140691
CORE_MISSES_7	144566
CORE_MISSES_8	145743
CORE_MISSES_9	143244
CORE_MISSES_10	143222
CORE_MISSES_11	143824
CORE_MISSES_12	142001
CORE_MISSES_13	145102
CORE_MISSES_14	142603
CORE_MISSES_15	145922
CORE_MISSES_16	144542
CORE_MISSES_17	139983
CORE_MISSES_18	147782
CORE_MISSES_19	145760
CORE_MISSES_20	142600
CORE_MISSES_21	141961
CORE_MISSES_22	141260
CORE_MISSES_23	140000
CORE_MISSES_24	140601
CORE_MISSES_25	143283
CORE_MISSES_26	143863
CORE_MISSES_27	141140
CORE_MISSES_28	141900
CORE_MISSES_29	143300
CORE_MISSES_30	121329
CORE_MISSES_31	115603
CORE_MISSES_32	121065
CORE_MISSES_33	118656
CORE_MISSES_34	119884
CORE_MISSES_35	121532
CORE_MISSES_36	121277
CORE_MISSES_37	120941
CORE_MISSES_38	122060
CORE_MISSES_39	123276
CORE_MISSES_40	131531
CORE_MISSES_41	112095
CORE_MISSES_42	125495
CORE_MISSES_43	118579
CORE_MISSES_44	128240
CORE_MISSES_45	124996
CORE_MISSES_46	118946
CORE_MISSES_47	118972
CORE_MISSES_48	128109
CORE_MISSES_49	117024
CORE_MISSES_50	140343
CORE_MISSES_51	137188
CORE_MISSES_52	141510
CORE_MISSES_53	134398
CORE_MISSES_54	140103
CORE_MISSES_55	136261
CORE_MISSES_56	144571
CORE_MISSES_57	140614
CORE_MISSES_58	139566
CORE_MISSES_59	135471
L2_MISSES = 8127608
L2_total_cache_accesses = 8768203
L2_total_cache_misses = 8127608
L2_total_cache_miss_rate = 0.9269
L2_total_cache_pending_hits = 20452
L2_total_cache_reservation_fails = 5692683
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 615829
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19983
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6002441
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4155420
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2125000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1496988
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4258
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 466
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 166
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 40175
L2_cache_data_port_util = 0.075
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=25019406
icnt_total_pkts_simt_to_mem=20736730
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     327.0955
gpu_ipc_2 =       2.3760
gpu_tot_sim_cycle_stream_1 = 10802141
gpu_tot_sim_cycle_stream_2 = 10814819
gpu_sim_insn_1 = 3533331456
gpu_sim_insn_2 = 25696288
gpu_sim_cycle = 10814820
gpu_sim_insn = 3559027744
gpu_ipc =     329.0880
gpu_tot_sim_cycle = 10814820
gpu_tot_sim_insn = 3559027744
gpu_tot_ipc =     329.0880
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 50296186
gpu_stall_icnt2sh    = 219960
gpu_total_sim_rate=236229

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 56297181
	L1I_total_cache_misses = 78772
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 149760, Miss = 149760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9355506
	L1D_cache_core[1]: Access = 149780, Miss = 149780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9502644
	L1D_cache_core[2]: Access = 153640, Miss = 153640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9504164
	L1D_cache_core[3]: Access = 154200, Miss = 154200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9469774
	L1D_cache_core[4]: Access = 147820, Miss = 147820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9325473
	L1D_cache_core[5]: Access = 154900, Miss = 154900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9450172
	L1D_cache_core[6]: Access = 146540, Miss = 146540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9405981
	L1D_cache_core[7]: Access = 151040, Miss = 151040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9418770
	L1D_cache_core[8]: Access = 151620, Miss = 151620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9455623
	L1D_cache_core[9]: Access = 149740, Miss = 149740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9358260
	L1D_cache_core[10]: Access = 149740, Miss = 149740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9459749
	L1D_cache_core[11]: Access = 150320, Miss = 150320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9483117
	L1D_cache_core[12]: Access = 148520, Miss = 148520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9424387
	L1D_cache_core[13]: Access = 151600, Miss = 151600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9377978
	L1D_cache_core[14]: Access = 148460, Miss = 148460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9443242
	L1D_cache_core[15]: Access = 152440, Miss = 152440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9393417
	L1D_cache_core[16]: Access = 151060, Miss = 151060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9341515
	L1D_cache_core[17]: Access = 145840, Miss = 145840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9354115
	L1D_cache_core[18]: Access = 153640, Miss = 153640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9471996
	L1D_cache_core[19]: Access = 152260, Miss = 152260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9493413
	L1D_cache_core[20]: Access = 149100, Miss = 149100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9375253
	L1D_cache_core[21]: Access = 148480, Miss = 148480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9212873
	L1D_cache_core[22]: Access = 147760, Miss = 147760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9511143
	L1D_cache_core[23]: Access = 145860, Miss = 145860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9325874
	L1D_cache_core[24]: Access = 146460, Miss = 146460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9407401
	L1D_cache_core[25]: Access = 149800, Miss = 149800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9381969
	L1D_cache_core[26]: Access = 150360, Miss = 150360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9399150
	L1D_cache_core[27]: Access = 147640, Miss = 147640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9248843
	L1D_cache_core[28]: Access = 148420, Miss = 148420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9366368
	L1D_cache_core[29]: Access = 149160, Miss = 149160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9390364
	L1D_cache_core[30]: Access = 74924, Miss = 74924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4637387
	L1D_cache_core[31]: Access = 73624, Miss = 73624, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4730330
	L1D_cache_core[32]: Access = 74984, Miss = 74984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4681966
	L1D_cache_core[33]: Access = 74964, Miss = 74964, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4643743
	L1D_cache_core[34]: Access = 74304, Miss = 74304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4549626
	L1D_cache_core[35]: Access = 76944, Miss = 76944, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4693800
	L1D_cache_core[36]: Access = 75604, Miss = 75604, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4655891
	L1D_cache_core[37]: Access = 76184, Miss = 76184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4698410
	L1D_cache_core[38]: Access = 75544, Miss = 75544, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4739150
	L1D_cache_core[39]: Access = 77544, Miss = 77544, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4699142
	L1D_cache_core[40]: Access = 37900, Miss = 37900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2380245
	L1D_cache_core[41]: Access = 37836, Miss = 37836, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2400956
	L1D_cache_core[42]: Access = 37892, Miss = 37892, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2328648
	L1D_cache_core[43]: Access = 37224, Miss = 37224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2319577
	L1D_cache_core[44]: Access = 37932, Miss = 37932, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2350497
	L1D_cache_core[45]: Access = 37172, Miss = 37172, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2389779
	L1D_cache_core[46]: Access = 37244, Miss = 37244, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2334599
	L1D_cache_core[47]: Access = 37864, Miss = 37864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2394612
	L1D_cache_core[48]: Access = 37852, Miss = 37852, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2381107
	L1D_cache_core[49]: Access = 37224, Miss = 37224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2329899
	L1D_cache_core[50]: Access = 190, Miss = 190, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 826
	L1D_cache_core[51]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 750
	L1D_cache_core[52]: Access = 186, Miss = 186, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1025
	L1D_cache_core[53]: Access = 182, Miss = 182, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[54]: Access = 188, Miss = 188, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 802
	L1D_cache_core[55]: Access = 186, Miss = 186, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 998
	L1D_cache_core[56]: Access = 188, Miss = 188, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 841
	L1D_cache_core[57]: Access = 190, Miss = 190, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[58]: Access = 190, Miss = 190, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1068
	L1D_cache_core[59]: Access = 184, Miss = 184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 796
	L1D_total_cache_accesses = 5628596
	L1D_total_cache_misses = 5628596
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 352456616
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 281872
	L1C_total_cache_misses = 1440
	L1C_total_cache_miss_rate = 0.0051
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3378596
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 284810832
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 280432
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2250000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 67645784
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 56218409
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 78772
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
201482, 201482, 201482, 201482, 188069, 188069, 188069, 188069, 172200, 172200, 172200, 172200, 171715, 171715, 171715, 171715, 
gpgpu_n_tot_thrd_icount = 3561351328
gpgpu_n_tot_w_icount = 111292229
gpgpu_n_stall_shd_mem = 585155856
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6914768
gpgpu_n_mem_write_global = 2250000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 111608640
gpgpu_n_store_insn = 72000000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9019904
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 585155856
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:869011836	W0_Idle:190550351	W0_Scoreboard:126923896	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:111292317
Warp Occupancy Distribution:
Stall:431207444	W0_Idle:33238256	W0_Scoreboard:96365532	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:88077968
Warp Occupancy Distribution:
Stall:437804392	W0_Idle:157312095	W0_Scoreboard:30558364	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:23214349
warp_utilization0: 0.085756
warp_utilization1: 0.135737
warp_utilization2: 0.035776
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27028768 {8:3378596,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 306000000 {136:2250000,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 142115424 {40:3526288,72:4380,136:5504,}
traffic_breakdown_coretomem[INST_ACC_R] = 41280 {8:5160,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 459489056 {136:3378596,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 18000000 {8:2250000,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 142089824 {40:3525648,72:4380,136:5504,}
traffic_breakdown_memtocore[INST_ACC_R] = 701760 {136:5160,}
maxmrqlatency = 1565 
maxdqlatency = 0 
maxmflatency = 8040 
averagemflatency = 1365 
averagemflatency_1 = 1545 
averagemflatency_2= 1193 
averagemrqlatency_1 = 75 
averagemrqlatency_2 = 66 
max_icnt2mem_latency = 7400 
max_icnt2sh_latency = 10814819 
mrq_lat_table:3848349 	124912 	214720 	444178 	1228647 	2143804 	2861908 	2196766 	559343 	12694 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	186204 	491473 	2256449 	4923019 	1299768 	7271 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	53690 	153973 	561192 	462970 	536765 	1264309 	3195071 	2671068 	268097 	2735 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6235376 	635490 	40124 	3172 	22 	0 	0 	0 	0 	794 	1384 	2805 	5737 	11514 	25569 	48931 	94509 	175003 	335947 	883692 	664115 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	437 	1089 	20077 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        50        31        20        22        42        22        26        44        24        34        20        24        34        28        36        32 
dram[1]:        52        22        32        34        34        36        28        46        38        22        20        22        32        30        32        28 
dram[2]:        30        26        26        24        26        28        50        46        40        32        26        24        28        32        40        36 
dram[3]:        26        30        20        28        34        28        56        48        28        26        24        22        22        40        32        44 
dram[4]:        34        30        26        26        46        24        36        32        36        28        20        26        36        28        32        32 
dram[5]:        36        20        28        28        34        30        46        46        26        28        22        20        32        30        32        32 
maximum service time to same row:
dram[0]:      1438       983      1464      1191      1615      1397      1694      1951      1697      1967      1205      1800      1304      1067      1767      2444 
dram[1]:      1584      1154      1476      1309      1972      1551      1638      1601      1641      2006      1055      1348      1155      1210      1569      1361 
dram[2]:      1142      1378      1095      1613      1626      1466      1795      2022      2376      2125      1647      1232      1143      1264      1479      1543 
dram[3]:      1050      1156      1194      1138      1462      1786      1688      1854      2876      2285      1290      1249      1227      1412      1134      1236 
dram[4]:      1203      1208      1132      1708      1607      1704      1726      1838      2270      1884      1287      1638      1115      1409      1607      1755 
dram[5]:      1318      1200      1315      1110      1672      1228      1672      1591      2324      1674      1118      1244      1201      1100      1789      1894 
average row accesses per activate:
dram[0]:  1.280642  1.279417  1.281103  1.280770  1.285048  1.288364  1.289853  1.293016  1.276694  1.276039  1.280084  1.282187  1.293391  1.294136  1.297133  1.298081 
dram[1]:  1.277267  1.271618  1.280074  1.277507  1.284286  1.285105  1.287445  1.289302  1.271918  1.275045  1.278433  1.280354  1.291307  1.289509  1.293323  1.294549 
dram[2]:  1.275006  1.278929  1.278739  1.285620  1.284845  1.288321  1.296771  1.293534  1.272250  1.278037  1.279455  1.279477  1.292633  1.295364  1.298919  1.301364 
dram[3]:  1.275495  1.278675  1.276365  1.277596  1.284152  1.283637  1.286395  1.288922  1.272932  1.277384  1.281693  1.281375  1.289879  1.291384  1.294028  1.295482 
dram[4]:  1.276488  1.278454  1.283099  1.282207  1.284243  1.288882  1.288543  1.294900  1.275972  1.277242  1.281134  1.281201  1.292483  1.294985  1.297027  1.296050 
dram[5]:  1.275577  1.276181  1.276005  1.278879  1.285414  1.285099  1.286722  1.289838  1.273989  1.275189  1.279173  1.280987  1.292120  1.291434  1.296202  1.297609 
average row locality = 13635384/10614833 = 1.284559
average row locality_1 = 9219286/6940244 = 1.328381
average row locality_2 = 4416098/3674589 = 1.201794
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     88778     94919     88801     90910     89340     89733     89624     91425     89005     91777     88797     91090     86181     88515     85449     87063 
dram[1]:     87291     90504     88180     90139     88252     88182     89629     88923     88573     88083     89085     88900     85111     86111     86146     85911 
dram[2]:     90426     89639     90832     89401     90259     88094     93651     90225     89997     87841     90271     90923     88197     86091     87721     85814 
dram[3]:     88089     88364     88710     90281     89602     88375     88517     87483     89665     88378     88015     89604     86453     86409     86416     85851 
dram[4]:     88041     90362     89772     91216     87721     90476     89060     90940     89017     90140     88275     93043     86780     86767     85439     87693 
dram[5]:     88003     88857     89913     88403     87883     89518     88281     88140     88302     88804     88348     88895     84682     85953     84818     86548 
total reads: 8510111
bank skew: 94919/84682 = 1.12
chip skew: 1431407/1405348 = 1.02
number of total write accesses:
dram[0]:     53520     59664     53552     55628     54097     54480     54355     56165     53762     56537     53533     55823     50893     53234     50189     51795 
dram[1]:     52041     55254     52943     54858     53023     52938     54364     53662     53313     52837     53817     53638     49837     50840     50904     50664 
dram[2]:     55172     54396     55567     54105     55010     52829     58399     54972     54752     52605     55007     55668     52913     50807     52458     50539 
dram[3]:     52821     53115     53453     54997     54363     53132     53255     52222     54422     53138     52755     54347     51191     51135     51179     50606 
dram[4]:     52786     55106     54516     55960     52467     55227     53804     55675     53778     54889     53011     57781     51497     51496     50173     52432 
dram[5]:     52748     53612     54638     53142     52641     54274     53023     52887     53070     53553     53085     53636     49404     50682     49580     51297 
total reads: 5125360
bank skew: 59664/49404 = 1.21
chip skew: 867227/841272 = 1.03
average mf latency per bank:
dram[0]:        915      1307       910      1054       917      1053       929      1073       909      1044       914      1050       924      1066       934      1063
dram[1]:        861       888       860       876       863       885       869       887       850       873       859       881       871       891       877       907
dram[2]:        962       945       960       937       968       948      1000       952       950       932       961       956       975       952       977       967
dram[3]:        874       882       877       874       885       888       891       881       870       860       879       870       887       881       894       887
dram[4]:        886       954       885       954       892       959       897       963       877       949       884       967       899       961       904       972
dram[5]:        845       859       845       852       854       860       858       870       839       848       846       857       860       863       867       875
maximum mf latency per bank:
dram[0]:       5886      8040      5231      7180      5263      7041      6474      6945      5883      7164      5657      6966      5944      7132      5409      7157
dram[1]:       6147      5823      5952      5283      5068      5799      5741      5859      6581      6100      6414      6055      6032      5450      5972      5491
dram[2]:       6158      5594      5882      5152      6039      5509      6801      5235      6388      5875      6624      5932      6321      5512      6231      5178
dram[3]:       5149      5492      5396      5836      5297      6490      5159      6125      6127      6112      6016      5555      6038      6188      5592      5436
dram[4]:       5843      6058      6229      6153      4829      6145      5863      6275      5327      6088      5994      6741      5641      5427      6003      5619
dram[5]:       5553      6250      5976      6733      5995      5780      5481      5500      6264      5649      5783      5606      5180      4483      6597      5623
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14275562 n_nop=6103056 n_act=1787655 n_pre=1787639 n_req=1806407 n_req_1=1312538 n_req_2=493869 n_req_3=0 n_rd=2862796 n_write=1734416 bw_util=0.5062 bw_util_1=0.3678 bw_util_2=0.1384 bw_util_3=0 blp=10.338346 blp_1= 5.949096 blp_2= 2.776484 blp_3= -nan
 n_activity=14250510 dram_eff=0.507 dram_eff_1=0.3684 dram_eff_2=0.1386 dram_eff_3=0
bk0: 177556a 5873392i bk1: 189838a 4887177i bk2: 177600a 5363515i bk3: 181820a 4939809i bk4: 178680a 4929681i bk5: 179466a 4719764i bk6: 179244a 4546071i bk7: 182850a 4133865i bk8: 178006a 5852603i bk9: 183554a 5278484i bk10: 177594a 5424609i bk11: 182180a 4966965i bk12: 172358a 5426429i bk13: 177030a 4942484i bk14: 170896a 5157122i bk15: 174124a 4754626i 
bw_dist = 0.368	0.138	0.000	0.492	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3777
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14275562 n_nop=6253635 n_act=1757045 n_pre=1757032 n_req=1784020 n_req_1=1312538 n_req_2=471482 n_req_3=0 n_rd=2818002 n_write=1689848 bw_util=0.4999 bw_util_1=0.3678 bw_util_2=0.1321 bw_util_3=0 blp=10.054849 blp_1= 5.894621 blp_2= 2.691219 blp_3= -nan
 n_activity=14204417 dram_eff=0.5024 dram_eff_1=0.3696 dram_eff_2=0.1328 dram_eff_3=0
bk0: 174580a 6154496i bk1: 181006a 5507203i bk2: 176358a 5593276i bk3: 180278a 5156893i bk4: 176502a 5214888i bk5: 176364a 5051284i bk6: 179258a 4682594i bk7: 177838a 4619086i bk8: 177144a 5971433i bk9: 176162a 5810407i bk10: 178168a 5509756i bk11: 177800a 5344349i bk12: 170222a 5665501i bk13: 172222a 5347316i bk14: 172286a 5195216i bk15: 171814a 5031921i 
bw_dist = 0.368	0.132	0.000	0.495	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.576
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14275562 n_nop=6118096 n_act=1784185 n_pre=1784175 n_req=1804382 n_req_1=1312538 n_req_2=491844 n_req_3=0 n_rd=2858738 n_write=1730368 bw_util=0.5056 bw_util_1=0.3678 bw_util_2=0.1378 bw_util_3=0 blp=10.311548 blp_1= 5.954345 blp_2= 2.758708 blp_3= -nan
 n_activity=14243890 dram_eff=0.5067 dram_eff_1=0.3686 dram_eff_2=0.1381 dram_eff_3=0
bk0: 180850a 5686877i bk1: 179274a 5537508i bk2: 181664a 5190705i bk3: 178800a 5152994i bk4: 180512a 4851973i bk5: 176188a 4937285i bk6: 187298a 4083399i bk7: 180448a 4286647i bk8: 179994a 5747157i bk9: 175682a 5737986i bk10: 180542a 5275515i bk11: 181846a 4946115i bk12: 176392a 5172318i bk13: 172182a 5241826i bk14: 175438a 4883992i bk15: 171628a 4934537i 
bw_dist = 0.368	0.138	0.000	0.492	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2977
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14275562 n_nop=6246583 n_act=1758179 n_pre=1758165 n_req=1785212 n_req_1=1312538 n_req_2=472674 n_req_3=0 n_rd=2820402 n_write=1692233 bw_util=0.5002 bw_util_1=0.3678 bw_util_2=0.1324 bw_util_3=0 blp=10.074147 blp_1= 5.901003 blp_2= 2.690312 blp_3= -nan
 n_activity=14205265 dram_eff=0.5027 dram_eff_1=0.3696 dram_eff_2=0.1331 dram_eff_3=0
bk0: 176178a 6031696i bk1: 176728a 5775143i bk2: 177414a 5531701i bk3: 180562a 5131919i bk4: 179204a 5047198i bk5: 176744a 4998555i bk6: 177032a 4832543i bk7: 174966a 4796757i bk8: 179330a 5876860i bk9: 176756a 5769242i bk10: 176024a 5644532i bk11: 179208a 5245721i bk12: 172904a 5447222i bk13: 172818a 5280361i bk14: 172832a 5140149i bk15: 171702a 5013369i 
bw_dist = 0.368	0.132	0.000	0.495	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.613
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14275562 n_nop=6149905 n_act=1777521 n_pre=1777508 n_req=1799742 n_req_1=1312500 n_req_2=487242 n_req_3=0 n_rd=2849466 n_write=1721162 bw_util=0.5043 bw_util_1=0.3678 bw_util_2=0.1365 bw_util_3=0 blp=10.250042 blp_1= 5.943903 blp_2= 2.734143 blp_3= -nan
 n_activity=14236137 dram_eff=0.5057 dram_eff_1=0.3688 dram_eff_2=0.1369 dram_eff_3=0
bk0: 176082a 5987978i bk1: 180718a 5490605i bk2: 179543a 5330500i bk3: 182430a 4947226i bk4: 175442a 5180610i bk5: 180952a 4665715i bk6: 178118a 4675619i bk7: 181878a 4262902i bk8: 178034a 5873176i bk9: 180280a 5507833i bk10: 176550a 5536980i bk11: 186085a 4754665i bk12: 173556a 5353731i bk13: 173534a 5187672i bk14: 170878a 5176858i bk15: 175386a 4721941i 
bw_dist = 0.368	0.137	0.000	0.493	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1662
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14275562 n_nop=6281917 n_act=1750224 n_pre=1750215 n_req=1780348 n_req_1=1312519 n_req_2=467829 n_req_3=0 n_rd=2810678 n_write=1682528 bw_util=0.4988 bw_util_1=0.3678 bw_util_2=0.1311 bw_util_3=0 blp=10.000438 blp_1= 5.884711 blp_2= 2.677207 blp_3= -nan
 n_activity=14195863 dram_eff=0.5017 dram_eff_1=0.3698 dram_eff_2=0.1318 dram_eff_3=0
bk0: 176006a 6057535i bk1: 177714a 5740549i bk2: 179826a 5401514i bk3: 176804a 5394210i bk4: 175766a 5288102i bk5: 179034a 4932820i bk6: 176562a 4887467i bk7: 176280a 4747457i bk8: 176604a 6041755i bk9: 177606a 5746507i bk10: 176696a 5616296i bk11: 177788a 5384502i bk12: 169356a 5722608i bk13: 171906a 5394012i bk14: 169636a 5382740i bk15: 173094a 5001163i 
bw_dist = 0.368	0.131	0.000	0.496	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4671

========= L2 cache stats =========
L2_cache_bank[0]: Access = 755558, Miss = 705983, Miss_rate = 0.934, Pending_hits = 1540, Reservation_fails = 366757
L2_cache_bank[1]: Access = 804156, Miss = 725440, Miss_rate = 0.902, Pending_hits = 2347, Reservation_fails = 638995
L2_cache_bank[2]: Access = 750159, Miss = 702281, Miss_rate = 0.936, Pending_hits = 1386, Reservation_fails = 478200
L2_cache_bank[3]: Access = 764913, Miss = 706767, Miss_rate = 0.924, Pending_hits = 1649, Reservation_fails = 566474
L2_cache_bank[4]: Access = 777638, Miss = 721363, Miss_rate = 0.928, Pending_hits = 2308, Reservation_fails = 489597
L2_cache_bank[5]: Access = 766266, Miss = 708041, Miss_rate = 0.924, Pending_hits = 1722, Reservation_fails = 456455
L2_cache_bank[6]: Access = 754928, Miss = 705472, Miss_rate = 0.934, Pending_hits = 1500, Reservation_fails = 443426
L2_cache_bank[7]: Access = 762193, Miss = 704754, Miss_rate = 0.925, Pending_hits = 1687, Reservation_fails = 533542
L2_cache_bank[8]: Access = 753598, Miss = 704115, Miss_rate = 0.934, Pending_hits = 1415, Reservation_fails = 431303
L2_cache_bank[9]: Access = 776670, Miss = 720647, Miss_rate = 0.928, Pending_hits = 2310, Reservation_fails = 642682
L2_cache_bank[10]: Access = 748327, Miss = 700237, Miss_rate = 0.936, Pending_hits = 1371, Reservation_fails = 434296
L2_cache_bank[11]: Access = 755227, Miss = 705128, Miss_rate = 0.934, Pending_hits = 1475, Reservation_fails = 514944
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 755558, Miss = 705983 (0.934), PendingHit = 1540 (0.00204)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 804156, Miss = 725440 (0.902), PendingHit = 2347 (0.00292)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 750159, Miss = 702281 (0.936), PendingHit = 1386 (0.00185)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 764913, Miss = 706767 (0.924), PendingHit = 1649 (0.00216)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 777638, Miss = 721363 (0.928), PendingHit = 2308 (0.00297)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 766266, Miss = 708041 (0.924), PendingHit = 1722 (0.00225)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 754928, Miss = 705472 (0.934), PendingHit = 1500 (0.00199)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 762193, Miss = 704754 (0.925), PendingHit = 1687 (0.00221)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 753598, Miss = 704115 (0.934), PendingHit = 1415 (0.00188)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 776670, Miss = 720647 (0.928), PendingHit = 2310 (0.00297)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 748327, Miss = 700237 (0.936), PendingHit = 1371 (0.00183)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 755227, Miss = 705128 (0.934), PendingHit = 1475 (0.00195)
L2 Cache Total Miss Rate = 0.928
Stream 1: L2 Cache Miss Rate = 0.999
Stream 2: L2 Cache Miss Rate = 0.860
Stream 1: Accesses  = 4500850
Stream 1: Misses  = 4496122
Stream 2: Accesses  = 4668783
Stream 2: Misses  = 4014106
Stream 1+2: Accesses  = 9169633
Stream 1+2: Misses  = 8510228
Total Accesses  = 9169633
MPKI-CORES
CORE_L2MPKI_0	1.597
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	2.675
CORE_L2MPKI_31	2.613
CORE_L2MPKI_32	2.681
CORE_L2MPKI_33	2.631
CORE_L2MPKI_34	2.681
CORE_L2MPKI_35	2.624
CORE_L2MPKI_36	2.664
CORE_L2MPKI_37	2.637
CORE_L2MPKI_38	2.669
CORE_L2MPKI_39	2.625
CORE_L2MPKI_40	5.549
CORE_L2MPKI_41	4.819
CORE_L2MPKI_42	5.324
CORE_L2MPKI_43	5.120
CORE_L2MPKI_44	5.403
CORE_L2MPKI_45	5.375
CORE_L2MPKI_46	5.133
CORE_L2MPKI_47	5.053
CORE_L2MPKI_48	5.434
CORE_L2MPKI_49	5.056
CORE_L2MPKI_50	82.666
CORE_L2MPKI_51	81.689
CORE_L2MPKI_52	84.222
CORE_L2MPKI_53	81.615
CORE_L2MPKI_54	82.444
CORE_L2MPKI_55	82.410
CORE_L2MPKI_56	84.427
CORE_L2MPKI_57	83.008
CORE_L2MPKI_58	82.635
CORE_L2MPKI_59	82.283
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 30.205
MISSES-CORES
CORE_MISSES_0	149806
CORE_MISSES_1	149792
CORE_MISSES_2	153651
CORE_MISSES_3	154203
CORE_MISSES_4	147837
CORE_MISSES_5	154914
CORE_MISSES_6	146551
CORE_MISSES_7	151048
CORE_MISSES_8	151623
CORE_MISSES_9	149744
CORE_MISSES_10	149742
CORE_MISSES_11	150324
CORE_MISSES_12	148521
CORE_MISSES_13	151602
CORE_MISSES_14	148463
CORE_MISSES_15	152442
CORE_MISSES_16	151066
CORE_MISSES_17	145843
CORE_MISSES_18	153642
CORE_MISSES_19	152260
CORE_MISSES_20	149100
CORE_MISSES_21	148481
CORE_MISSES_22	147760
CORE_MISSES_23	145860
CORE_MISSES_24	146461
CORE_MISSES_25	149803
CORE_MISSES_26	150363
CORE_MISSES_27	147640
CORE_MISSES_28	148420
CORE_MISSES_29	149160
CORE_MISSES_30	127189
CORE_MISSES_31	122103
CORE_MISSES_32	127585
CORE_MISSES_33	125156
CORE_MISSES_34	126404
CORE_MISSES_35	128052
CORE_MISSES_36	127797
CORE_MISSES_37	127441
CORE_MISSES_38	127920
CORE_MISSES_39	129136
CORE_MISSES_40	138051
CORE_MISSES_41	118595
CORE_MISSES_42	132015
CORE_MISSES_43	124439
CORE_MISSES_44	134100
CORE_MISSES_45	130856
CORE_MISSES_46	124806
CORE_MISSES_47	124832
CORE_MISSES_48	134609
CORE_MISSES_49	122884
CORE_MISSES_50	147510
CORE_MISSES_51	144296
CORE_MISSES_52	148640
CORE_MISSES_53	141321
CORE_MISSES_54	147196
CORE_MISSES_55	143145
CORE_MISSES_56	151582
CORE_MISSES_57	147927
CORE_MISSES_58	146474
CORE_MISSES_59	142045
L2_MISSES = 8510228
L2_total_cache_accesses = 9169633
L2_total_cache_misses = 8510228
L2_total_cache_miss_rate = 0.9281
L2_total_cache_pending_hits = 20710
L2_total_cache_reservation_fails = 5996671
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 634139
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20222
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6260052
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4356544
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2250000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1598133
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4500
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 485
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 175
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 41894
L2_cache_data_port_util = 0.073
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=26260916
icnt_total_pkts_simt_to_mem=21727052
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     327.0955
gpu_ipc_2 =       2.3760
gpu_tot_sim_cycle_stream_1 = 10802141
gpu_tot_sim_cycle_stream_2 = 10814819
gpu_sim_insn_1 = 3533331456
gpu_sim_insn_2 = 25696288
gpu_sim_cycle = 10814820
gpu_sim_insn = 3559027744
gpu_ipc =     329.0880
gpu_tot_sim_cycle = 10814820
gpu_tot_sim_insn = 3559027744
gpu_tot_ipc =     329.0880
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 50296186
gpu_stall_icnt2sh    = 219960
gpu_total_sim_rate=236229

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 56297181
	L1I_total_cache_misses = 78772
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 149760, Miss = 149760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9355506
	L1D_cache_core[1]: Access = 149780, Miss = 149780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9502644
	L1D_cache_core[2]: Access = 153640, Miss = 153640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9504164
	L1D_cache_core[3]: Access = 154200, Miss = 154200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9469774
	L1D_cache_core[4]: Access = 147820, Miss = 147820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9325473
	L1D_cache_core[5]: Access = 154900, Miss = 154900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9450172
	L1D_cache_core[6]: Access = 146540, Miss = 146540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9405981
	L1D_cache_core[7]: Access = 151040, Miss = 151040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9418770
	L1D_cache_core[8]: Access = 151620, Miss = 151620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9455623
	L1D_cache_core[9]: Access = 149740, Miss = 149740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9358260
	L1D_cache_core[10]: Access = 149740, Miss = 149740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9459749
	L1D_cache_core[11]: Access = 150320, Miss = 150320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9483117
	L1D_cache_core[12]: Access = 148520, Miss = 148520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9424387
	L1D_cache_core[13]: Access = 151600, Miss = 151600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9377978
	L1D_cache_core[14]: Access = 148460, Miss = 148460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9443242
	L1D_cache_core[15]: Access = 152440, Miss = 152440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9393417
	L1D_cache_core[16]: Access = 151060, Miss = 151060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9341515
	L1D_cache_core[17]: Access = 145840, Miss = 145840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9354115
	L1D_cache_core[18]: Access = 153640, Miss = 153640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9471996
	L1D_cache_core[19]: Access = 152260, Miss = 152260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9493413
	L1D_cache_core[20]: Access = 149100, Miss = 149100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9375253
	L1D_cache_core[21]: Access = 148480, Miss = 148480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9212873
	L1D_cache_core[22]: Access = 147760, Miss = 147760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9511143
	L1D_cache_core[23]: Access = 145860, Miss = 145860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9325874
	L1D_cache_core[24]: Access = 146460, Miss = 146460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9407401
	L1D_cache_core[25]: Access = 149800, Miss = 149800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9381969
	L1D_cache_core[26]: Access = 150360, Miss = 150360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9399150
	L1D_cache_core[27]: Access = 147640, Miss = 147640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9248843
	L1D_cache_core[28]: Access = 148420, Miss = 148420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9366368
	L1D_cache_core[29]: Access = 149160, Miss = 149160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9390364
	L1D_cache_core[30]: Access = 74924, Miss = 74924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4637387
	L1D_cache_core[31]: Access = 73624, Miss = 73624, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4730330
	L1D_cache_core[32]: Access = 74984, Miss = 74984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4681966
	L1D_cache_core[33]: Access = 74964, Miss = 74964, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4643743
	L1D_cache_core[34]: Access = 74304, Miss = 74304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4549626
	L1D_cache_core[35]: Access = 76944, Miss = 76944, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4693800
	L1D_cache_core[36]: Access = 75604, Miss = 75604, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4655891
	L1D_cache_core[37]: Access = 76184, Miss = 76184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4698410
	L1D_cache_core[38]: Access = 75544, Miss = 75544, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4739150
	L1D_cache_core[39]: Access = 77544, Miss = 77544, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4699142
	L1D_cache_core[40]: Access = 37900, Miss = 37900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2380245
	L1D_cache_core[41]: Access = 37836, Miss = 37836, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2400956
	L1D_cache_core[42]: Access = 37892, Miss = 37892, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2328648
	L1D_cache_core[43]: Access = 37224, Miss = 37224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2319577
	L1D_cache_core[44]: Access = 37932, Miss = 37932, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2350497
	L1D_cache_core[45]: Access = 37172, Miss = 37172, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2389779
	L1D_cache_core[46]: Access = 37244, Miss = 37244, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2334599
	L1D_cache_core[47]: Access = 37864, Miss = 37864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2394612
	L1D_cache_core[48]: Access = 37852, Miss = 37852, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2381107
	L1D_cache_core[49]: Access = 37224, Miss = 37224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2329899
	L1D_cache_core[50]: Access = 190, Miss = 190, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 826
	L1D_cache_core[51]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 750
	L1D_cache_core[52]: Access = 186, Miss = 186, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1025
	L1D_cache_core[53]: Access = 182, Miss = 182, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[54]: Access = 188, Miss = 188, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 802
	L1D_cache_core[55]: Access = 186, Miss = 186, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 998
	L1D_cache_core[56]: Access = 188, Miss = 188, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 841
	L1D_cache_core[57]: Access = 190, Miss = 190, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[58]: Access = 190, Miss = 190, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1068
	L1D_cache_core[59]: Access = 184, Miss = 184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 796
	L1D_total_cache_accesses = 5628596
	L1D_total_cache_misses = 5628596
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 352456616
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 281872
	L1C_total_cache_misses = 1440
	L1C_total_cache_miss_rate = 0.0051
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3378596
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 284810832
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 280432
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2250000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 67645784
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 56218409
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 78772
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
201482, 201482, 201482, 201482, 188069, 188069, 188069, 188069, 172200, 172200, 172200, 172200, 171715, 171715, 171715, 171715, 
gpgpu_n_tot_thrd_icount = 3561351328
gpgpu_n_tot_w_icount = 111292229
gpgpu_n_stall_shd_mem = 585155856
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6914768
gpgpu_n_mem_write_global = 2250000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 111608640
gpgpu_n_store_insn = 72000000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9019904
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 585155856
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:869011836	W0_Idle:190550351	W0_Scoreboard:126923896	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:111292317
Warp Occupancy Distribution:
Stall:431207444	W0_Idle:33238256	W0_Scoreboard:96365532	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:88077968
Warp Occupancy Distribution:
Stall:437804392	W0_Idle:157312095	W0_Scoreboard:30558364	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:23214349
warp_utilization0: 0.085756
warp_utilization1: 0.135737
warp_utilization2: 0.035776
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27028768 {8:3378596,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 306000000 {136:2250000,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 142115424 {40:3526288,72:4380,136:5504,}
traffic_breakdown_coretomem[INST_ACC_R] = 41280 {8:5160,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 459489056 {136:3378596,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 18000000 {8:2250000,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 142089824 {40:3525648,72:4380,136:5504,}
traffic_breakdown_memtocore[INST_ACC_R] = 701760 {136:5160,}
maxmrqlatency = 1565 
maxdqlatency = 0 
maxmflatency = 8040 
averagemflatency = 1365 
averagemflatency_1 = 1545 
averagemflatency_2= 1193 
averagemrqlatency_1 = 75 
averagemrqlatency_2 = 66 
max_icnt2mem_latency = 7400 
max_icnt2sh_latency = 10814819 
mrq_lat_table:3848349 	124912 	214720 	444178 	1228647 	2143804 	2861908 	2196766 	559343 	12694 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	186204 	491473 	2256449 	4923019 	1299768 	7271 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	53690 	153973 	561192 	462970 	536765 	1264309 	3195071 	2671068 	268097 	2735 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6235376 	635490 	40124 	3172 	22 	0 	0 	0 	0 	794 	1384 	2805 	5737 	11514 	25569 	48931 	94509 	175003 	335947 	883692 	664115 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	437 	1089 	20077 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        50        31        20        22        42        22        26        44        24        34        20        24        34        28        36        32 
dram[1]:        52        22        32        34        34        36        28        46        38        22        20        22        32        30        32        28 
dram[2]:        30        26        26        24        26        28        50        46        40        32        26        24        28        32        40        36 
dram[3]:        26        30        20        28        34        28        56        48        28        26        24        22        22        40        32        44 
dram[4]:        34        30        26        26        46        24        36        32        36        28        20        26        36        28        32        32 
dram[5]:        36        20        28        28        34        30        46        46        26        28        22        20        32        30        32        32 
maximum service time to same row:
dram[0]:      1438       983      1464      1191      1615      1397      1694      1951      1697      1967      1205      1800      1304      1067      1767      2444 
dram[1]:      1584      1154      1476      1309      1972      1551      1638      1601      1641      2006      1055      1348      1155      1210      1569      1361 
dram[2]:      1142      1378      1095      1613      1626      1466      1795      2022      2376      2125      1647      1232      1143      1264      1479      1543 
dram[3]:      1050      1156      1194      1138      1462      1786      1688      1854      2876      2285      1290      1249      1227      1412      1134      1236 
dram[4]:      1203      1208      1132      1708      1607      1704      1726      1838      2270      1884      1287      1638      1115      1409      1607      1755 
dram[5]:      1318      1200      1315      1110      1672      1228      1672      1591      2324      1674      1118      1244      1201      1100      1789      1894 
average row accesses per activate:
dram[0]:  1.280642  1.279417  1.281103  1.280770  1.285048  1.288364  1.289853  1.293016  1.276694  1.276039  1.280084  1.282187  1.293391  1.294136  1.297133  1.298081 
dram[1]:  1.277267  1.271618  1.280074  1.277507  1.284286  1.285105  1.287445  1.289302  1.271918  1.275045  1.278433  1.280354  1.291307  1.289509  1.293323  1.294549 
dram[2]:  1.275006  1.278929  1.278739  1.285620  1.284845  1.288321  1.296771  1.293534  1.272250  1.278037  1.279455  1.279477  1.292633  1.295364  1.298919  1.301364 
dram[3]:  1.275495  1.278675  1.276365  1.277596  1.284152  1.283637  1.286395  1.288922  1.272932  1.277384  1.281693  1.281375  1.289879  1.291384  1.294028  1.295482 
dram[4]:  1.276488  1.278454  1.283099  1.282207  1.284243  1.288882  1.288543  1.294900  1.275972  1.277242  1.281134  1.281201  1.292483  1.294985  1.297027  1.296050 
dram[5]:  1.275577  1.276181  1.276005  1.278879  1.285414  1.285099  1.286722  1.289838  1.273989  1.275189  1.279173  1.280987  1.292120  1.291434  1.296202  1.297609 
average row locality = 13635384/10614833 = 1.284559
average row locality_1 = 9219286/6940244 = 1.328381
average row locality_2 = 4416098/3674589 = 1.201794
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     88778     94919     88801     90910     89340     89733     89624     91425     89005     91777     88797     91090     86181     88515     85449     87063 
dram[1]:     87291     90504     88180     90139     88252     88182     89629     88923     88573     88083     89085     88900     85111     86111     86146     85911 
dram[2]:     90426     89639     90832     89401     90259     88094     93651     90225     89997     87841     90271     90923     88197     86091     87721     85814 
dram[3]:     88089     88364     88710     90281     89602     88375     88517     87483     89665     88378     88015     89604     86453     86409     86416     85851 
dram[4]:     88041     90362     89772     91216     87721     90476     89060     90940     89017     90140     88275     93043     86780     86767     85439     87693 
dram[5]:     88003     88857     89913     88403     87883     89518     88281     88140     88302     88804     88348     88895     84682     85953     84818     86548 
total reads: 8510111
bank skew: 94919/84682 = 1.12
chip skew: 1431407/1405348 = 1.02
number of total write accesses:
dram[0]:     53520     59664     53552     55628     54097     54480     54355     56165     53762     56537     53533     55823     50893     53234     50189     51795 
dram[1]:     52041     55254     52943     54858     53023     52938     54364     53662     53313     52837     53817     53638     49837     50840     50904     50664 
dram[2]:     55172     54396     55567     54105     55010     52829     58399     54972     54752     52605     55007     55668     52913     50807     52458     50539 
dram[3]:     52821     53115     53453     54997     54363     53132     53255     52222     54422     53138     52755     54347     51191     51135     51179     50606 
dram[4]:     52786     55106     54516     55960     52467     55227     53804     55675     53778     54889     53011     57781     51497     51496     50173     52432 
dram[5]:     52748     53612     54638     53142     52641     54274     53023     52887     53070     53553     53085     53636     49404     50682     49580     51297 
total reads: 5125360
bank skew: 59664/49404 = 1.21
chip skew: 867227/841272 = 1.03
average mf latency per bank:
dram[0]:        915      1307       910      1054       917      1053       929      1073       909      1044       914      1050       924      1066       934      1063
dram[1]:        861       888       860       876       863       885       869       887       850       873       859       881       871       891       877       907
dram[2]:        962       945       960       937       968       948      1000       952       950       932       961       956       975       952       977       967
dram[3]:        874       882       877       874       885       888       891       881       870       860       879       870       887       881       894       887
dram[4]:        886       954       885       954       892       959       897       963       877       949       884       967       899       961       904       972
dram[5]:        845       859       845       852       854       860       858       870       839       848       846       857       860       863       867       875
maximum mf latency per bank:
dram[0]:       5886      8040      5231      7180      5263      7041      6474      6945      5883      7164      5657      6966      5944      7132      5409      7157
dram[1]:       6147      5823      5952      5283      5068      5799      5741      5859      6581      6100      6414      6055      6032      5450      5972      5491
dram[2]:       6158      5594      5882      5152      6039      5509      6801      5235      6388      5875      6624      5932      6321      5512      6231      5178
dram[3]:       5149      5492      5396      5836      5297      6490      5159      6125      6127      6112      6016      5555      6038      6188      5592      5436
dram[4]:       5843      6058      6229      6153      4829      6145      5863      6275      5327      6088      5994      6741      5641      5427      6003      5619
dram[5]:       5553      6250      5976      6733      5995      5780      5481      5500      6264      5649      5783      5606      5180      4483      6597      5623
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14275562 n_nop=6103056 n_act=1787655 n_pre=1787639 n_req=1806407 n_req_1=1312538 n_req_2=493869 n_req_3=0 n_rd=2862796 n_write=1734416 bw_util=0.5062 bw_util_1=0.3678 bw_util_2=0.1384 bw_util_3=0 blp=10.338346 blp_1= 5.949096 blp_2= 2.776484 blp_3= -nan
 n_activity=14250510 dram_eff=0.507 dram_eff_1=0.3684 dram_eff_2=0.1386 dram_eff_3=0
bk0: 177556a 5873392i bk1: 189838a 4887177i bk2: 177600a 5363515i bk3: 181820a 4939809i bk4: 178680a 4929681i bk5: 179466a 4719764i bk6: 179244a 4546071i bk7: 182850a 4133865i bk8: 178006a 5852603i bk9: 183554a 5278484i bk10: 177594a 5424609i bk11: 182180a 4966965i bk12: 172358a 5426429i bk13: 177030a 4942484i bk14: 170896a 5157122i bk15: 174124a 4754626i 
bw_dist = 0.368	0.138	0.000	0.492	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3777
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14275562 n_nop=6253635 n_act=1757045 n_pre=1757032 n_req=1784020 n_req_1=1312538 n_req_2=471482 n_req_3=0 n_rd=2818002 n_write=1689848 bw_util=0.4999 bw_util_1=0.3678 bw_util_2=0.1321 bw_util_3=0 blp=10.054849 blp_1= 5.894621 blp_2= 2.691219 blp_3= -nan
 n_activity=14204417 dram_eff=0.5024 dram_eff_1=0.3696 dram_eff_2=0.1328 dram_eff_3=0
bk0: 174580a 6154496i bk1: 181006a 5507203i bk2: 176358a 5593276i bk3: 180278a 5156893i bk4: 176502a 5214888i bk5: 176364a 5051284i bk6: 179258a 4682594i bk7: 177838a 4619086i bk8: 177144a 5971433i bk9: 176162a 5810407i bk10: 178168a 5509756i bk11: 177800a 5344349i bk12: 170222a 5665501i bk13: 172222a 5347316i bk14: 172286a 5195216i bk15: 171814a 5031921i 
bw_dist = 0.368	0.132	0.000	0.495	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.576
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14275562 n_nop=6118096 n_act=1784185 n_pre=1784175 n_req=1804382 n_req_1=1312538 n_req_2=491844 n_req_3=0 n_rd=2858738 n_write=1730368 bw_util=0.5056 bw_util_1=0.3678 bw_util_2=0.1378 bw_util_3=0 blp=10.311548 blp_1= 5.954345 blp_2= 2.758708 blp_3= -nan
 n_activity=14243890 dram_eff=0.5067 dram_eff_1=0.3686 dram_eff_2=0.1381 dram_eff_3=0
bk0: 180850a 5686877i bk1: 179274a 5537508i bk2: 181664a 5190705i bk3: 178800a 5152994i bk4: 180512a 4851973i bk5: 176188a 4937285i bk6: 187298a 4083399i bk7: 180448a 4286647i bk8: 179994a 5747157i bk9: 175682a 5737986i bk10: 180542a 5275515i bk11: 181846a 4946115i bk12: 176392a 5172318i bk13: 172182a 5241826i bk14: 175438a 4883992i bk15: 171628a 4934537i 
bw_dist = 0.368	0.138	0.000	0.492	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2977
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14275562 n_nop=6246583 n_act=1758179 n_pre=1758165 n_req=1785212 n_req_1=1312538 n_req_2=472674 n_req_3=0 n_rd=2820402 n_write=1692233 bw_util=0.5002 bw_util_1=0.3678 bw_util_2=0.1324 bw_util_3=0 blp=10.074147 blp_1= 5.901003 blp_2= 2.690312 blp_3= -nan
 n_activity=14205265 dram_eff=0.5027 dram_eff_1=0.3696 dram_eff_2=0.1331 dram_eff_3=0
bk0: 176178a 6031696i bk1: 176728a 5775143i bk2: 177414a 5531701i bk3: 180562a 5131919i bk4: 179204a 5047198i bk5: 176744a 4998555i bk6: 177032a 4832543i bk7: 174966a 4796757i bk8: 179330a 5876860i bk9: 176756a 5769242i bk10: 176024a 5644532i bk11: 179208a 5245721i bk12: 172904a 5447222i bk13: 172818a 5280361i bk14: 172832a 5140149i bk15: 171702a 5013369i 
bw_dist = 0.368	0.132	0.000	0.495	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.613
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14275562 n_nop=6149905 n_act=1777521 n_pre=1777508 n_req=1799742 n_req_1=1312500 n_req_2=487242 n_req_3=0 n_rd=2849466 n_write=1721162 bw_util=0.5043 bw_util_1=0.3678 bw_util_2=0.1365 bw_util_3=0 blp=10.250042 blp_1= 5.943903 blp_2= 2.734143 blp_3= -nan
 n_activity=14236137 dram_eff=0.5057 dram_eff_1=0.3688 dram_eff_2=0.1369 dram_eff_3=0
bk0: 176082a 5987978i bk1: 180718a 5490605i bk2: 179543a 5330500i bk3: 182430a 4947226i bk4: 175442a 5180610i bk5: 180952a 4665715i bk6: 178118a 4675619i bk7: 181878a 4262902i bk8: 178034a 5873176i bk9: 180280a 5507833i bk10: 176550a 5536980i bk11: 186085a 4754665i bk12: 173556a 5353731i bk13: 173534a 5187672i bk14: 170878a 5176858i bk15: 175386a 4721941i 
bw_dist = 0.368	0.137	0.000	0.493	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1662
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14275562 n_nop=6281917 n_act=1750224 n_pre=1750215 n_req=1780348 n_req_1=1312519 n_req_2=467829 n_req_3=0 n_rd=2810678 n_write=1682528 bw_util=0.4988 bw_util_1=0.3678 bw_util_2=0.1311 bw_util_3=0 blp=10.000438 blp_1= 5.884711 blp_2= 2.677207 blp_3= -nan
 n_activity=14195863 dram_eff=0.5017 dram_eff_1=0.3698 dram_eff_2=0.1318 dram_eff_3=0
bk0: 176006a 6057535i bk1: 177714a 5740549i bk2: 179826a 5401514i bk3: 176804a 5394210i bk4: 175766a 5288102i bk5: 179034a 4932820i bk6: 176562a 4887467i bk7: 176280a 4747457i bk8: 176604a 6041755i bk9: 177606a 5746507i bk10: 176696a 5616296i bk11: 177788a 5384502i bk12: 169356a 5722608i bk13: 171906a 5394012i bk14: 169636a 5382740i bk15: 173094a 5001163i 
bw_dist = 0.368	0.131	0.000	0.496	0.006
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4671

========= L2 cache stats =========
L2_cache_bank[0]: Access = 755558, Miss = 705983, Miss_rate = 0.934, Pending_hits = 1540, Reservation_fails = 366757
L2_cache_bank[1]: Access = 804156, Miss = 725440, Miss_rate = 0.902, Pending_hits = 2347, Reservation_fails = 638995
L2_cache_bank[2]: Access = 750159, Miss = 702281, Miss_rate = 0.936, Pending_hits = 1386, Reservation_fails = 478200
L2_cache_bank[3]: Access = 764913, Miss = 706767, Miss_rate = 0.924, Pending_hits = 1649, Reservation_fails = 566474
L2_cache_bank[4]: Access = 777638, Miss = 721363, Miss_rate = 0.928, Pending_hits = 2308, Reservation_fails = 489597
L2_cache_bank[5]: Access = 766266, Miss = 708041, Miss_rate = 0.924, Pending_hits = 1722, Reservation_fails = 456455
L2_cache_bank[6]: Access = 754928, Miss = 705472, Miss_rate = 0.934, Pending_hits = 1500, Reservation_fails = 443426
L2_cache_bank[7]: Access = 762193, Miss = 704754, Miss_rate = 0.925, Pending_hits = 1687, Reservation_fails = 533542
L2_cache_bank[8]: Access = 753598, Miss = 704115, Miss_rate = 0.934, Pending_hits = 1415, Reservation_fails = 431303
L2_cache_bank[9]: Access = 776670, Miss = 720647, Miss_rate = 0.928, Pending_hits = 2310, Reservation_fails = 642682
L2_cache_bank[10]: Access = 748327, Miss = 700237, Miss_rate = 0.936, Pending_hits = 1371, Reservation_fails = 434296
L2_cache_bank[11]: Access = 755227, Miss = 705128, Miss_rate = 0.934, Pending_hits = 1475, Reservation_fails = 514944
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 755558, Miss = 705983 (0.934), PendingHit = 1540 (0.00204)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 804156, Miss = 725440 (0.902), PendingHit = 2347 (0.00292)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 750159, Miss = 702281 (0.936), PendingHit = 1386 (0.00185)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 764913, Miss = 706767 (0.924), PendingHit = 1649 (0.00216)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 777638, Miss = 721363 (0.928), PendingHit = 2308 (0.00297)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 766266, Miss = 708041 (0.924), PendingHit = 1722 (0.00225)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 754928, Miss = 705472 (0.934), PendingHit = 1500 (0.00199)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 762193, Miss = 704754 (0.925), PendingHit = 1687 (0.00221)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 753598, Miss = 704115 (0.934), PendingHit = 1415 (0.00188)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 776670, Miss = 720647 (0.928), PendingHit = 2310 (0.00297)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 748327, Miss = 700237 (0.936), PendingHit = 1371 (0.00183)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 755227, Miss = 705128 (0.934), PendingHit = 1475 (0.00195)
L2 Cache Total Miss Rate = 0.928
Stream 1: L2 Cache Miss Rate = 0.999
Stream 2: L2 Cache Miss Rate = 0.860
Stream 1: Accesses  = 4500850
Stream 1: Misses  = 4496122
Stream 2: Accesses  = 4668783
Stream 2: Misses  = 4014106
Stream 1+2: Accesses  = 9169633
Stream 1+2: Misses  = 8510228
Total Accesses  = 9169633
MPKI-CORES
CORE_L2MPKI_0	1.597
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	2.675
CORE_L2MPKI_31	2.613
CORE_L2MPKI_32	2.681
CORE_L2MPKI_33	2.631
CORE_L2MPKI_34	2.681
CORE_L2MPKI_35	2.624
CORE_L2MPKI_36	2.664
CORE_L2MPKI_37	2.637
CORE_L2MPKI_38	2.669
CORE_L2MPKI_39	2.625
CORE_L2MPKI_40	5.549
CORE_L2MPKI_41	4.819
CORE_L2MPKI_42	5.324
CORE_L2MPKI_43	5.120
CORE_L2MPKI_44	5.403
CORE_L2MPKI_45	5.375
CORE_L2MPKI_46	5.133
CORE_L2MPKI_47	5.053
CORE_L2MPKI_48	5.434
CORE_L2MPKI_49	5.056
CORE_L2MPKI_50	82.666
CORE_L2MPKI_51	81.689
CORE_L2MPKI_52	84.222
CORE_L2MPKI_53	81.615
CORE_L2MPKI_54	82.444
CORE_L2MPKI_55	82.410
CORE_L2MPKI_56	84.427
CORE_L2MPKI_57	83.008
CORE_L2MPKI_58	82.635
CORE_L2MPKI_59	82.283
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 30.205
MISSES-CORES
CORE_MISSES_0	149806
CORE_MISSES_1	149792
CORE_MISSES_2	153651
CORE_MISSES_3	154203
CORE_MISSES_4	147837
CORE_MISSES_5	154914
CORE_MISSES_6	146551
CORE_MISSES_7	151048
CORE_MISSES_8	151623
CORE_MISSES_9	149744
CORE_MISSES_10	149742
CORE_MISSES_11	150324
CORE_MISSES_12	148521
CORE_MISSES_13	151602
CORE_MISSES_14	148463
CORE_MISSES_15	152442
CORE_MISSES_16	151066
CORE_MISSES_17	145843
CORE_MISSES_18	153642
CORE_MISSES_19	152260
CORE_MISSES_20	149100
CORE_MISSES_21	148481
CORE_MISSES_22	147760
CORE_MISSES_23	145860
CORE_MISSES_24	146461
CORE_MISSES_25	149803
CORE_MISSES_26	150363
CORE_MISSES_27	147640
CORE_MISSES_28	148420
CORE_MISSES_29	149160
CORE_MISSES_30	127189
CORE_MISSES_31	122103
CORE_MISSES_32	127585
CORE_MISSES_33	125156
CORE_MISSES_34	126404
CORE_MISSES_35	128052
CORE_MISSES_36	127797
CORE_MISSES_37	127441
CORE_MISSES_38	127920
CORE_MISSES_39	129136
CORE_MISSES_40	138051
CORE_MISSES_41	118595
CORE_MISSES_42	132015
CORE_MISSES_43	124439
CORE_MISSES_44	134100
CORE_MISSES_45	130856
CORE_MISSES_46	124806
CORE_MISSES_47	124832
CORE_MISSES_48	134609
CORE_MISSES_49	122884
CORE_MISSES_50	147510
CORE_MISSES_51	144296
CORE_MISSES_52	148640
CORE_MISSES_53	141321
CORE_MISSES_54	147196
CORE_MISSES_55	143145
CORE_MISSES_56	151582
CORE_MISSES_57	147927
CORE_MISSES_58	146474
CORE_MISSES_59	142045
L2_MISSES = 8510228
L2_total_cache_accesses = 9169633
L2_total_cache_misses = 8510228
L2_total_cache_miss_rate = 0.9281
L2_total_cache_pending_hits = 20710
L2_total_cache_reservation_fails = 5996671
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 634139
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20222
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6260052
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4356544
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2250000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1598133
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4500
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 485
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 175
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 41894
L2_cache_data_port_util = 0.073
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=26260916
icnt_total_pkts_simt_to_mem=21727052
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     331.1667
gpu_ipc_2 =       2.3574
gpu_tot_sim_cycle_stream_1 = 11260531
gpu_tot_sim_cycle_stream_2 = 11273211
gpu_sim_insn_1 = 3729113216
gpu_sim_insn_2 = 26575008
gpu_sim_cycle = 11273212
gpu_sim_insn = 3755688224
gpu_ipc =     333.1516
gpu_tot_sim_cycle = 11273212
gpu_tot_sim_insn = 3755688224
gpu_tot_ipc =     333.1516
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 52517698
gpu_stall_icnt2sh    = 241608
gpu_total_sim_rate=238169

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 59407071
	L1I_total_cache_misses = 82907
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 155600, Miss = 155600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9743986
	L1D_cache_core[1]: Access = 156300, Miss = 156300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9895912
	L1D_cache_core[2]: Access = 160140, Miss = 160140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9912077
	L1D_cache_core[3]: Access = 160700, Miss = 160700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9869522
	L1D_cache_core[4]: Access = 154320, Miss = 154320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9722379
	L1D_cache_core[5]: Access = 160760, Miss = 160760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9831709
	L1D_cache_core[6]: Access = 153040, Miss = 153040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9810067
	L1D_cache_core[7]: Access = 156900, Miss = 156900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9784195
	L1D_cache_core[8]: Access = 158120, Miss = 158120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9845247
	L1D_cache_core[9]: Access = 156260, Miss = 156260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9742120
	L1D_cache_core[10]: Access = 156240, Miss = 156240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9859816
	L1D_cache_core[11]: Access = 156180, Miss = 156180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9857412
	L1D_cache_core[12]: Access = 155040, Miss = 155040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9828061
	L1D_cache_core[13]: Access = 156800, Miss = 156800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9747825
	L1D_cache_core[14]: Access = 154960, Miss = 154960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9848381
	L1D_cache_core[15]: Access = 159600, Miss = 159600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9798170
	L1D_cache_core[16]: Access = 156920, Miss = 156920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9728065
	L1D_cache_core[17]: Access = 151680, Miss = 151680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9735707
	L1D_cache_core[18]: Access = 160140, Miss = 160140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9879796
	L1D_cache_core[19]: Access = 158780, Miss = 158780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9888679
	L1D_cache_core[20]: Access = 154960, Miss = 154960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9770546
	L1D_cache_core[21]: Access = 154340, Miss = 154340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9584672
	L1D_cache_core[22]: Access = 154280, Miss = 154280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9912519
	L1D_cache_core[23]: Access = 151720, Miss = 151720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9712957
	L1D_cache_core[24]: Access = 152960, Miss = 152960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9809219
	L1D_cache_core[25]: Access = 156300, Miss = 156300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9780031
	L1D_cache_core[26]: Access = 156220, Miss = 156220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9785904
	L1D_cache_core[27]: Access = 154140, Miss = 154140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9657800
	L1D_cache_core[28]: Access = 154920, Miss = 154920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9771309
	L1D_cache_core[29]: Access = 155000, Miss = 155000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9772534
	L1D_cache_core[30]: Access = 80784, Miss = 80784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5036084
	L1D_cache_core[31]: Access = 80164, Miss = 80164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5111213
	L1D_cache_core[32]: Access = 80844, Miss = 80844, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5069504
	L1D_cache_core[33]: Access = 80824, Miss = 80824, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5044590
	L1D_cache_core[34]: Access = 80824, Miss = 80824, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4959740
	L1D_cache_core[35]: Access = 83464, Miss = 83464, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5099317
	L1D_cache_core[36]: Access = 82124, Miss = 82124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5057365
	L1D_cache_core[37]: Access = 82684, Miss = 82684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5109986
	L1D_cache_core[38]: Access = 82064, Miss = 82064, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5140651
	L1D_cache_core[39]: Access = 84064, Miss = 84064, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5115346
	L1D_cache_core[40]: Access = 43760, Miss = 43760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2753882
	L1D_cache_core[41]: Access = 44356, Miss = 44356, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2804927
	L1D_cache_core[42]: Access = 43752, Miss = 43752, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2710802
	L1D_cache_core[43]: Access = 43744, Miss = 43744, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2732505
	L1D_cache_core[44]: Access = 44452, Miss = 44452, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2742847
	L1D_cache_core[45]: Access = 43052, Miss = 43052, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2759954
	L1D_cache_core[46]: Access = 43764, Miss = 43764, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2739433
	L1D_cache_core[47]: Access = 43724, Miss = 43724, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2779192
	L1D_cache_core[48]: Access = 43712, Miss = 43712, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2773377
	L1D_cache_core[49]: Access = 43744, Miss = 43744, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2727385
	L1D_cache_core[50]: Access = 198, Miss = 198, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 826
	L1D_cache_core[51]: Access = 198, Miss = 198, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 750
	L1D_cache_core[52]: Access = 196, Miss = 196, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1025
	L1D_cache_core[53]: Access = 196, Miss = 196, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[54]: Access = 196, Miss = 196, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 802
	L1D_cache_core[55]: Access = 196, Miss = 196, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 998
	L1D_cache_core[56]: Access = 198, Miss = 198, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 841
	L1D_cache_core[57]: Access = 200, Miss = 200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[58]: Access = 196, Miss = 196, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1068
	L1D_cache_core[59]: Access = 194, Miss = 194, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 796
	L1D_total_cache_accesses = 5941188
	L1D_total_cache_misses = 5941188
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 372163435
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 297357
	L1C_total_cache_misses = 1440
	L1C_total_cache_miss_rate = 0.0048
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3566188
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 300789095
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 295917
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2375000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 71374340
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 59324164
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 82907
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
210984, 210984, 210984, 210984, 194436, 194436, 194436, 194436, 178567, 178567, 178567, 178567, 178082, 178082, 178082, 178082, 
gpgpu_n_tot_thrd_icount = 3758137312
gpgpu_n_tot_w_icount = 117441791
gpgpu_n_stall_shd_mem = 609443629
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7191733
gpgpu_n_mem_write_global = 2375000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 117699552
gpgpu_n_store_insn = 76000000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9515424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 609443629
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:904844506	W0_Idle:195871719	W0_Scoreboard:134627339	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:117441876
Warp Occupancy Distribution:
Stall:448983962	W0_Idle:34772964	W0_Scoreboard:100887330	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:91748464
Warp Occupancy Distribution:
Stall:455860544	W0_Idle:161098755	W0_Scoreboard:33740009	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:25693412
warp_utilization0: 0.086815
warp_utilization1: 0.135644
warp_utilization2: 0.037986
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28529504 {8:3566188,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 323000000 {136:2375000,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 145691560 {40:3615643,72:4388,136:5514,}
traffic_breakdown_coretomem[INST_ACC_R] = 43440 {8:5430,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 485001568 {136:3566188,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 19000000 {8:2375000,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 145670880 {40:3615126,72:4388,136:5514,}
traffic_breakdown_memtocore[INST_ACC_R] = 738480 {136:5430,}
maxmrqlatency = 1565 
maxdqlatency = 0 
maxmflatency = 8040 
averagemflatency = 1367 
averagemflatency_1 = 1545 
averagemflatency_2= 1197 
averagemrqlatency_1 = 75 
averagemrqlatency_2 = 66 
max_icnt2mem_latency = 7400 
max_icnt2sh_latency = 11273211 
mrq_lat_table:4012676 	130015 	223142 	463153 	1283590 	2236480 	2984651 	2288960 	581993 	13186 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	196507 	511988 	2332677 	5159070 	1358700 	7328 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	56835 	159576 	583023 	475673 	556066 	1313270 	3340019 	2808208 	276715 	2741 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6470156 	672213 	45195 	3684 	22 	0 	0 	0 	0 	794 	1384 	2805 	5737 	11514 	25569 	48931 	94509 	175003 	335947 	883692 	789115 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	473 	1121 	20922 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        50        31        20        22        42        22        26        44        24        34        20        24        34        28        36        32 
dram[1]:        52        22        32        34        34        36        28        46        38        22        20        22        32        30        32        28 
dram[2]:        30        26        26        24        26        28        50        46        40        32        26        24        28        32        40        36 
dram[3]:        26        30        20        28        34        28        56        48        28        26        24        22        22        40        32        44 
dram[4]:        34        30        26        26        46        24        36        32        36        28        20        26        36        28        32        32 
dram[5]:        36        20        28        28        34        30        46        46        26        28        22        20        32        30        32        32 
maximum service time to same row:
dram[0]:      1438       983      1464      1191      1615      1397      1694      1951      1697      1967      1205      1800      1304      1067      1767      2444 
dram[1]:      1584      1154      1476      1309      1972      1551      1638      1601      1641      2006      1055      1348      1155      1210      1569      1361 
dram[2]:      1142      1378      1095      1613      1626      1466      1795      2022      2376      2125      1647      1232      1143      1264      1479      1543 
dram[3]:      1050      1156      1194      1138      1462      1786      1688      1854      2876      2285      1290      1249      1227      1412      1134      1236 
dram[4]:      1203      1208      1132      1708      1607      1704      1726      1838      2270      1884      1287      1638      1115      1409      1607      1755 
dram[5]:      1318      1200      1315      1110      1672      1228      1672      1591      2324      1674      1118      1244      1201      1100      1789      1894 
average row accesses per activate:
dram[0]:  1.283087  1.281886  1.283828  1.283030  1.287689  1.290424  1.292552  1.295583  1.279393  1.278898  1.282722  1.284597  1.296426  1.296963  1.299447  1.300851 
dram[1]:  1.280133  1.274315  1.282592  1.279922  1.286407  1.287105  1.290089  1.291945  1.274522  1.277918  1.281029  1.283116  1.293741  1.291815  1.296090  1.297187 
dram[2]:  1.277823  1.281446  1.280683  1.287667  1.286849  1.290631  1.298980  1.296346  1.275256  1.280652  1.281845  1.282145  1.295283  1.297789  1.301632  1.304084 
dram[3]:  1.278160  1.281309  1.278820  1.280145  1.286105  1.285742  1.288987  1.291789  1.275539  1.280132  1.284557  1.283835  1.292548  1.293771  1.296410  1.298166 
dram[4]:  1.279395  1.281029  1.285339  1.284427  1.286786  1.290963  1.291410  1.297635  1.278385  1.279730  1.283178  1.283822  1.295175  1.297927  1.299784  1.298849 
dram[5]:  1.278116  1.278801  1.278359  1.281121  1.287548  1.286898  1.289425  1.292473  1.276740  1.278020  1.281806  1.283467  1.294976  1.294466  1.298714  1.299911 
average row locality = 14217910/11046442 = 1.287103
average row locality_1 = 9555086/7186047 = 1.329672
average row locality_2 = 4662824/3860395 = 1.207862
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     92841     98946     92782     94921     93252     93707     93721     95478     93050     95818     92800     95131     90118     92495     89477     91019 
dram[1]:     91278     94563     92174     94159     92254     92239     93630     92945     92610     92183     93103     92907     89132     90125     90098     89892 
dram[2]:     94464     93644     94905     93515     94234     92027     97753     94212     94057     91877     94262     94962     92189     90129     91699     89748 
dram[3]:     92088     92350     92741     94244     93638     92394     92530     91496     93683     92419     91966     93620     90442     90369     90377     89819 
dram[4]:     92006     94382     93738     95207     91665     94517     93071     94984     93153     94224     92328     96984     90801     90716     89425     91666 
dram[5]:     91977     92834     93912     92483     91914     93607     92297     92180     92327     92826     92356     92956     88627     89968     88814     90558 
total reads: 8895204
bank skew: 98946/88627 = 1.12
chip skew: 1495556/1469636 = 1.02
number of total write accesses:
dram[0]:     55625     61732     55573     57682     56053     56510     56511     58265     55849     58623     55584     57906     52883     55255     52255     53797 
dram[1]:     54067     57343     54965     56926     55055     55029     56406     55733     55413     54993     55896     55689     51901     52906     52911     52689 
dram[2]:     57243     56434     57705     56269     57048     54832     60532     56999     56853     54678     57048     57746     54950     52887     54474     52522 
dram[3]:     54872     55131     55533     57000     56438     55195     55322     54294     56500     55234     54751     56409     53198     53141     53181     52609 
dram[4]:     54779     57175     56540     58003     54474     57318     55857     57772     55957     57028     55113     59767     53567     53472     52194     54437 
dram[5]:     54761     55622     56694     55272     54712     56409     55084     54968     55139     55627     55141     55749     51400     52743     51616     53359 
total reads: 5322802
bank skew: 61732/51400 = 1.20
chip skew: 900103/874296 = 1.03
average mf latency per bank:
dram[0]:        914      1292       910      1049       918      1048       928      1067       908      1039       913      1044       924      1061       933      1058
dram[1]:        864       891       863       879       868       889       872       891       853       876       863       884       874       894       880       910
dram[2]:        963       946       960       939       969       950       999       954       951       934       962       957       976       953       978       969
dram[3]:        877       886       881       877       888       892       895       885       873       865       883       875       891       885       898       892
dram[4]:        891       954       889       955       896       960       901       964       881       950       888       968       903       962       908       974
dram[5]:        851       866       851       859       860       867       863       876       846       855       853       864       866       871       873       882
maximum mf latency per bank:
dram[0]:       5886      8040      5231      7180      5308      7041      6474      6945      5883      7164      5657      6966      5944      7132      5409      7157
dram[1]:       6147      5823      5952      5283      5068      5799      5741      5859      6581      6100      6414      6055      6032      5450      5972      5491
dram[2]:       6158      5594      5882      5152      6039      5509      6801      5235      6388      5875      6624      5932      6321      5512      6231      5178
dram[3]:       5149      5492      5396      5836      5297      6490      5159      6125      6127      6112      6016      5555      6038      6188      5592      5436
dram[4]:       5843      6058      6229      6153      4829      6145      5863      6275      5327      6088      5994      6741      5641      5427      6003      5619
dram[5]:       5553      6250      5976      6733      5995      5780      5481      5500      6264      5649      5783      5606      5180      4483      6597      5623
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14880639 n_nop=6370660 n_act=1859364 n_pre=1859350 n_req=1891388 n_req_1=1385454 n_req_2=505934 n_req_3=0 n_rd=2991080 n_write=1800185 bw_util=0.5084 bw_util_1=0.3724 bw_util_2=0.136 bw_util_3=0 blp=10.323018 blp_1= 6.015091 blp_2= 2.751730 blp_3= -nan
 n_activity=14853263 dram_eff=0.5093 dram_eff_1=0.3731 dram_eff_2=0.1362 dram_eff_3=0
bk0: 185680a 6127229i bk1: 197890a 5133729i bk2: 185560a 5610685i bk3: 189838a 5175007i bk4: 186502a 5169499i bk5: 187412a 4942598i bk6: 187442a 4745100i bk7: 190952a 4330586i bk8: 186098a 6106150i bk9: 191636a 5523629i bk10: 185600a 5669321i bk11: 190256a 5196957i bk12: 180236a 5661646i bk13: 184990a 5162876i bk14: 178954a 5364887i bk15: 182034a 4965319i 
bw_dist = 0.372	0.136	0.000	0.490	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3491
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14880639 n_nop=6519844 n_act=1829217 n_pre=1829204 n_req=1869124 n_req_1=1385454 n_req_2=483670 n_req_3=0 n_rd=2946554 n_write=1755820 bw_util=0.5024 bw_util_1=0.3724 bw_util_2=0.13 bw_util_3=0 blp=10.051663 blp_1= 5.959305 blp_2= 2.669692 blp_3= -nan
 n_activity=14808258 dram_eff=0.5049 dram_eff_1=0.3742 dram_eff_2=0.1306 dram_eff_3=0
bk0: 182556a 6414013i bk1: 189126a 5752028i bk2: 184346a 5842386i bk3: 188314a 5388850i bk4: 184508a 5441314i bk5: 184476a 5266334i bk6: 187260a 4899503i bk7: 185888a 4818544i bk8: 185218a 6224299i bk9: 184366a 6044173i bk10: 186206a 5748674i bk11: 185804a 5576925i bk12: 178260a 5888940i bk13: 180250a 5564190i bk14: 180194a 5411446i bk15: 179782a 5237762i 
bw_dist = 0.372	0.130	0.000	0.493	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5906
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14880639 n_nop=6384387 n_act=1856262 n_pre=1856251 n_req=1889511 n_req_1=1385458 n_req_2=504053 n_req_3=0 n_rd=2987331 n_write=1796408 bw_util=0.5079 bw_util_1=0.3724 bw_util_2=0.1355 bw_util_3=0 blp=10.301536 blp_1= 6.023468 blp_2= 2.734563 blp_3= -nan
 n_activity=14846777 dram_eff=0.5091 dram_eff_1=0.3733 dram_eff_2=0.1358 dram_eff_3=0
bk0: 188926a 5943562i bk1: 187282a 5788269i bk2: 189810a 5423026i bk3: 187030a 5368810i bk4: 188468a 5075492i bk5: 184052a 5161990i bk6: 195502a 4280386i bk7: 188424a 4487891i bk8: 188114a 5995212i bk9: 183754a 5981259i bk10: 188523a 5518134i bk11: 189922a 5174385i bk12: 184378a 5398943i bk13: 180256a 5455800i bk14: 183396a 5098444i bk15: 179494a 5140728i 
bw_dist = 0.372	0.135	0.000	0.490	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2833
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14880639 n_nop=6515027 n_act=1829856 n_pre=1829846 n_req=1870010 n_req_1=1385458 n_req_2=484552 n_req_3=0 n_rd=2948316 n_write=1757594 bw_util=0.5027 bw_util_1=0.3724 bw_util_2=0.1302 bw_util_3=0 blp=10.066330 blp_1= 5.965597 blp_2= 2.667748 blp_3= -nan
 n_activity=14808213 dram_eff=0.5051 dram_eff_1=0.3742 dram_eff_2=0.1309 dram_eff_3=0
bk0: 184174a 6289248i bk1: 184696a 6028857i bk2: 185476a 5773000i bk3: 188486a 5373797i bk4: 187270a 5272300i bk5: 184786a 5215292i bk6: 185060a 5044085i bk7: 182992a 4999862i bk8: 187364a 6134616i bk9: 184838a 6015902i bk10: 183930a 5900066i bk11: 187238a 5481196i bk12: 180878a 5682476i bk13: 180738a 5510024i bk14: 180754a 5356415i bk15: 179636a 5219600i 
bw_dist = 0.372	0.130	0.000	0.492	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6136
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14880639 n_nop=6417514 n_act=1849276 n_pre=1849263 n_req=1884701 n_req_1=1385418 n_req_2=499283 n_req_3=0 n_rd=2977702 n_write=1786884 bw_util=0.5066 bw_util_1=0.3724 bw_util_2=0.1342 bw_util_3=0 blp=10.240140 blp_1= 6.012736 blp_2= 2.710295 blp_3= -nan
 n_activity=14838516 dram_eff=0.5081 dram_eff_1=0.3735 dram_eff_2=0.1346 dram_eff_3=0
bk0: 184011a 6253674i bk1: 188762a 5743005i bk2: 187474a 5572157i bk3: 190412a 5183087i bk4: 183330a 5410313i bk5: 189030a 4877279i bk6: 186140a 4885546i bk7: 189966a 4455183i bk8: 186302a 6114357i bk9: 188447a 5742715i bk10: 184656a 5768780i bk11: 193962a 4998985i bk12: 181602a 5581432i bk13: 181430a 5415847i bk14: 178848a 5390719i bk15: 183330a 4928292i 
bw_dist = 0.372	0.134	0.000	0.491	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1509
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14880639 n_nop=6547944 n_act=1822445 n_pre=1822429 n_req=1865470 n_req_1=1385438 n_req_2=480032 n_req_3=0 n_rd=2939258 n_write=1748563 bw_util=0.5014 bw_util_1=0.3724 bw_util_2=0.129 bw_util_3=0 blp=10.000045 blp_1= 5.950365 blp_2= 2.656487 blp_3= -nan
 n_activity=14798990 dram_eff=0.5042 dram_eff_1=0.3745 dram_eff_2=0.1297 dram_eff_3=0
bk0: 183954a 6316730i bk1: 185668a 5994827i bk2: 187824a 5641812i bk3: 184966a 5617391i bk4: 183828a 5507845i bk5: 187212a 5141266i bk6: 184592a 5099948i bk7: 184360a 4948267i bk8: 184654a 6300784i bk9: 185650a 5997490i bk10: 184706a 5858462i bk11: 185912a 5611806i bk12: 177254a 5957974i bk13: 179936a 5611683i bk14: 177626a 5597306i bk15: 181116a 5198990i 
bw_dist = 0.372	0.129	0.000	0.493	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4837

========= L2 cache stats =========
L2_cache_bank[0]: Access = 789091, Miss = 738047, Miss_rate = 0.935, Pending_hits = 1554, Reservation_fails = 397423
L2_cache_bank[1]: Access = 837739, Miss = 757526, Miss_rate = 0.904, Pending_hits = 2362, Reservation_fails = 674729
L2_cache_bank[2]: Access = 783534, Miss = 734291, Miss_rate = 0.937, Pending_hits = 1399, Reservation_fails = 501240
L2_cache_bank[3]: Access = 798670, Miss = 739022, Miss_rate = 0.925, Pending_hits = 1671, Reservation_fails = 593301
L2_cache_bank[4]: Access = 811241, Miss = 753575, Miss_rate = 0.929, Pending_hits = 2320, Reservation_fails = 517434
L2_cache_bank[5]: Access = 799872, Miss = 740121, Miss_rate = 0.925, Pending_hits = 1745, Reservation_fails = 482884
L2_cache_bank[6]: Access = 788333, Miss = 737470, Miss_rate = 0.935, Pending_hits = 1514, Reservation_fails = 469405
L2_cache_bank[7]: Access = 795604, Miss = 736715, Miss_rate = 0.926, Pending_hits = 1707, Reservation_fails = 564261
L2_cache_bank[8]: Access = 787159, Miss = 736193, Miss_rate = 0.935, Pending_hits = 1427, Reservation_fails = 457856
L2_cache_bank[9]: Access = 810102, Miss = 752690, Miss_rate = 0.929, Pending_hits = 2322, Reservation_fails = 674654
L2_cache_bank[10]: Access = 781787, Miss = 732237, Miss_rate = 0.937, Pending_hits = 1387, Reservation_fails = 455941
L2_cache_bank[11]: Access = 788878, Miss = 737426, Miss_rate = 0.935, Pending_hits = 1490, Reservation_fails = 548823
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 789091, Miss = 738047 (0.935), PendingHit = 1554 (0.00197)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 837739, Miss = 757526 (0.904), PendingHit = 2362 (0.00282)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 783534, Miss = 734291 (0.937), PendingHit = 1399 (0.00179)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 798670, Miss = 739022 (0.925), PendingHit = 1671 (0.00209)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 811241, Miss = 753575 (0.929), PendingHit = 2320 (0.00286)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 799872, Miss = 740121 (0.925), PendingHit = 1745 (0.00218)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 788333, Miss = 737470 (0.935), PendingHit = 1514 (0.00192)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 795604, Miss = 736715 (0.926), PendingHit = 1707 (0.00215)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 787159, Miss = 736193 (0.935), PendingHit = 1427 (0.00181)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 810102, Miss = 752690 (0.929), PendingHit = 2322 (0.00287)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 781787, Miss = 732237 (0.937), PendingHit = 1387 (0.00177)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 788878, Miss = 737426 (0.935), PendingHit = 1490 (0.00189)
L2 Cache Total Miss Rate = 0.929
Stream 1: L2 Cache Miss Rate = 0.999
Stream 2: L2 Cache Miss Rate = 0.862
Stream 1: Accesses  = 4688480
Stream 1: Misses  = 4683491
Stream 2: Accesses  = 4883530
Stream 2: Misses  = 4211822
Stream 1+2: Accesses  = 9572010
Stream 1+2: Misses  = 8895313
Total Accesses  = 9572010
MPKI-CORES
CORE_L2MPKI_0	1.597
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	2.598
CORE_L2MPKI_31	2.531
CORE_L2MPKI_32	2.604
CORE_L2MPKI_33	2.557
CORE_L2MPKI_34	2.594
CORE_L2MPKI_35	2.544
CORE_L2MPKI_36	2.580
CORE_L2MPKI_37	2.556
CORE_L2MPKI_38	2.585
CORE_L2MPKI_39	2.547
CORE_L2MPKI_40	5.041
CORE_L2MPKI_41	4.360
CORE_L2MPKI_42	4.843
CORE_L2MPKI_43	4.613
CORE_L2MPKI_44	4.865
CORE_L2MPKI_45	4.878
CORE_L2MPKI_46	4.624
CORE_L2MPKI_47	4.606
CORE_L2MPKI_48	4.939
CORE_L2MPKI_49	4.559
CORE_L2MPKI_50	82.767
CORE_L2MPKI_51	81.804
CORE_L2MPKI_52	84.167
CORE_L2MPKI_53	81.591
CORE_L2MPKI_54	82.454
CORE_L2MPKI_55	82.422
CORE_L2MPKI_56	84.215
CORE_L2MPKI_57	83.006
CORE_L2MPKI_58	82.686
CORE_L2MPKI_59	82.218
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 30.012
MISSES-CORES
CORE_MISSES_0	155651
CORE_MISSES_1	156312
CORE_MISSES_2	160151
CORE_MISSES_3	160705
CORE_MISSES_4	154337
CORE_MISSES_5	160775
CORE_MISSES_6	153051
CORE_MISSES_7	156908
CORE_MISSES_8	158123
CORE_MISSES_9	156264
CORE_MISSES_10	156243
CORE_MISSES_11	156184
CORE_MISSES_12	155041
CORE_MISSES_13	156802
CORE_MISSES_14	154963
CORE_MISSES_15	159602
CORE_MISSES_16	156926
CORE_MISSES_17	151683
CORE_MISSES_18	160142
CORE_MISSES_19	158780
CORE_MISSES_20	154960
CORE_MISSES_21	154341
CORE_MISSES_22	154280
CORE_MISSES_23	151720
CORE_MISSES_24	152961
CORE_MISSES_25	156303
CORE_MISSES_26	156223
CORE_MISSES_27	154140
CORE_MISSES_28	154920
CORE_MISSES_29	155000
CORE_MISSES_30	133049
CORE_MISSES_31	128643
CORE_MISSES_32	133445
CORE_MISSES_33	131016
CORE_MISSES_34	132924
CORE_MISSES_35	134572
CORE_MISSES_36	134317
CORE_MISSES_37	133941
CORE_MISSES_38	134440
CORE_MISSES_39	135656
CORE_MISSES_40	143911
CORE_MISSES_41	125115
CORE_MISSES_42	137875
CORE_MISSES_43	130959
CORE_MISSES_44	140620
CORE_MISSES_45	136736
CORE_MISSES_46	131326
CORE_MISSES_47	130692
CORE_MISSES_48	140469
CORE_MISSES_49	129404
CORE_MISSES_50	154539
CORE_MISSES_51	151671
CORE_MISSES_52	155918
CORE_MISSES_53	148415
CORE_MISSES_54	154455
CORE_MISSES_55	150472
CORE_MISSES_56	158593
CORE_MISSES_57	155400
CORE_MISSES_58	153902
CORE_MISSES_59	149347
L2_MISSES = 8895313
L2_total_cache_accesses = 9572010
L2_total_cache_misses = 8895313
L2_total_cache_miss_rate = 0.9293
L2_total_cache_pending_hits = 20898
L2_total_cache_reservation_fails = 6337951
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 651008
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6520128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4584102
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2375000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1709795
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4735
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 511
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 184
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 43954
L2_cache_data_port_util = 0.072
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=27504256
icnt_total_pkts_simt_to_mem=22718698
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     331.1667
gpu_ipc_2 =       2.3574
gpu_tot_sim_cycle_stream_1 = 11260531
gpu_tot_sim_cycle_stream_2 = 11273211
gpu_sim_insn_1 = 3729113216
gpu_sim_insn_2 = 26575008
gpu_sim_cycle = 11273212
gpu_sim_insn = 3755688224
gpu_ipc =     333.1516
gpu_tot_sim_cycle = 11273212
gpu_tot_sim_insn = 3755688224
gpu_tot_ipc =     333.1516
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 52517698
gpu_stall_icnt2sh    = 241608
gpu_total_sim_rate=238169

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 59407071
	L1I_total_cache_misses = 82907
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 155600, Miss = 155600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9743986
	L1D_cache_core[1]: Access = 156300, Miss = 156300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9895912
	L1D_cache_core[2]: Access = 160140, Miss = 160140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9912077
	L1D_cache_core[3]: Access = 160700, Miss = 160700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9869522
	L1D_cache_core[4]: Access = 154320, Miss = 154320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9722379
	L1D_cache_core[5]: Access = 160760, Miss = 160760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9831709
	L1D_cache_core[6]: Access = 153040, Miss = 153040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9810067
	L1D_cache_core[7]: Access = 156900, Miss = 156900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9784195
	L1D_cache_core[8]: Access = 158120, Miss = 158120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9845247
	L1D_cache_core[9]: Access = 156260, Miss = 156260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9742120
	L1D_cache_core[10]: Access = 156240, Miss = 156240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9859816
	L1D_cache_core[11]: Access = 156180, Miss = 156180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9857412
	L1D_cache_core[12]: Access = 155040, Miss = 155040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9828061
	L1D_cache_core[13]: Access = 156800, Miss = 156800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9747825
	L1D_cache_core[14]: Access = 154960, Miss = 154960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9848381
	L1D_cache_core[15]: Access = 159600, Miss = 159600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9798170
	L1D_cache_core[16]: Access = 156920, Miss = 156920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9728065
	L1D_cache_core[17]: Access = 151680, Miss = 151680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9735707
	L1D_cache_core[18]: Access = 160140, Miss = 160140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9879796
	L1D_cache_core[19]: Access = 158780, Miss = 158780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9888679
	L1D_cache_core[20]: Access = 154960, Miss = 154960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9770546
	L1D_cache_core[21]: Access = 154340, Miss = 154340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9584672
	L1D_cache_core[22]: Access = 154280, Miss = 154280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9912519
	L1D_cache_core[23]: Access = 151720, Miss = 151720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9712957
	L1D_cache_core[24]: Access = 152960, Miss = 152960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9809219
	L1D_cache_core[25]: Access = 156300, Miss = 156300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9780031
	L1D_cache_core[26]: Access = 156220, Miss = 156220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9785904
	L1D_cache_core[27]: Access = 154140, Miss = 154140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9657800
	L1D_cache_core[28]: Access = 154920, Miss = 154920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9771309
	L1D_cache_core[29]: Access = 155000, Miss = 155000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9772534
	L1D_cache_core[30]: Access = 80784, Miss = 80784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5036084
	L1D_cache_core[31]: Access = 80164, Miss = 80164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5111213
	L1D_cache_core[32]: Access = 80844, Miss = 80844, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5069504
	L1D_cache_core[33]: Access = 80824, Miss = 80824, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5044590
	L1D_cache_core[34]: Access = 80824, Miss = 80824, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4959740
	L1D_cache_core[35]: Access = 83464, Miss = 83464, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5099317
	L1D_cache_core[36]: Access = 82124, Miss = 82124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5057365
	L1D_cache_core[37]: Access = 82684, Miss = 82684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5109986
	L1D_cache_core[38]: Access = 82064, Miss = 82064, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5140651
	L1D_cache_core[39]: Access = 84064, Miss = 84064, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5115346
	L1D_cache_core[40]: Access = 43760, Miss = 43760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2753882
	L1D_cache_core[41]: Access = 44356, Miss = 44356, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2804927
	L1D_cache_core[42]: Access = 43752, Miss = 43752, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2710802
	L1D_cache_core[43]: Access = 43744, Miss = 43744, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2732505
	L1D_cache_core[44]: Access = 44452, Miss = 44452, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2742847
	L1D_cache_core[45]: Access = 43052, Miss = 43052, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2759954
	L1D_cache_core[46]: Access = 43764, Miss = 43764, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2739433
	L1D_cache_core[47]: Access = 43724, Miss = 43724, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2779192
	L1D_cache_core[48]: Access = 43712, Miss = 43712, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2773377
	L1D_cache_core[49]: Access = 43744, Miss = 43744, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2727385
	L1D_cache_core[50]: Access = 198, Miss = 198, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 826
	L1D_cache_core[51]: Access = 198, Miss = 198, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 750
	L1D_cache_core[52]: Access = 196, Miss = 196, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1025
	L1D_cache_core[53]: Access = 196, Miss = 196, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[54]: Access = 196, Miss = 196, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 802
	L1D_cache_core[55]: Access = 196, Miss = 196, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 998
	L1D_cache_core[56]: Access = 198, Miss = 198, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 841
	L1D_cache_core[57]: Access = 200, Miss = 200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[58]: Access = 196, Miss = 196, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1068
	L1D_cache_core[59]: Access = 194, Miss = 194, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 796
	L1D_total_cache_accesses = 5941188
	L1D_total_cache_misses = 5941188
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 372163435
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 297357
	L1C_total_cache_misses = 1440
	L1C_total_cache_miss_rate = 0.0048
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3566188
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 300789095
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 295917
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2375000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 71374340
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 59324164
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 82907
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
210984, 210984, 210984, 210984, 194436, 194436, 194436, 194436, 178567, 178567, 178567, 178567, 178082, 178082, 178082, 178082, 
gpgpu_n_tot_thrd_icount = 3758137312
gpgpu_n_tot_w_icount = 117441791
gpgpu_n_stall_shd_mem = 609443629
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7191733
gpgpu_n_mem_write_global = 2375000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 117699552
gpgpu_n_store_insn = 76000000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9515424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 609443629
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:904844506	W0_Idle:195871719	W0_Scoreboard:134627339	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:117441876
Warp Occupancy Distribution:
Stall:448983962	W0_Idle:34772964	W0_Scoreboard:100887330	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:91748464
Warp Occupancy Distribution:
Stall:455860544	W0_Idle:161098755	W0_Scoreboard:33740009	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:25693412
warp_utilization0: 0.086815
warp_utilization1: 0.135644
warp_utilization2: 0.037986
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28529504 {8:3566188,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 323000000 {136:2375000,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 145691560 {40:3615643,72:4388,136:5514,}
traffic_breakdown_coretomem[INST_ACC_R] = 43440 {8:5430,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 485001568 {136:3566188,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 19000000 {8:2375000,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 145670880 {40:3615126,72:4388,136:5514,}
traffic_breakdown_memtocore[INST_ACC_R] = 738480 {136:5430,}
maxmrqlatency = 1565 
maxdqlatency = 0 
maxmflatency = 8040 
averagemflatency = 1367 
averagemflatency_1 = 1545 
averagemflatency_2= 1197 
averagemrqlatency_1 = 75 
averagemrqlatency_2 = 66 
max_icnt2mem_latency = 7400 
max_icnt2sh_latency = 11273211 
mrq_lat_table:4012676 	130015 	223142 	463153 	1283590 	2236480 	2984651 	2288960 	581993 	13186 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	196507 	511988 	2332677 	5159070 	1358700 	7328 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	56835 	159576 	583023 	475673 	556066 	1313270 	3340019 	2808208 	276715 	2741 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6470156 	672213 	45195 	3684 	22 	0 	0 	0 	0 	794 	1384 	2805 	5737 	11514 	25569 	48931 	94509 	175003 	335947 	883692 	789115 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	473 	1121 	20922 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        50        31        20        22        42        22        26        44        24        34        20        24        34        28        36        32 
dram[1]:        52        22        32        34        34        36        28        46        38        22        20        22        32        30        32        28 
dram[2]:        30        26        26        24        26        28        50        46        40        32        26        24        28        32        40        36 
dram[3]:        26        30        20        28        34        28        56        48        28        26        24        22        22        40        32        44 
dram[4]:        34        30        26        26        46        24        36        32        36        28        20        26        36        28        32        32 
dram[5]:        36        20        28        28        34        30        46        46        26        28        22        20        32        30        32        32 
maximum service time to same row:
dram[0]:      1438       983      1464      1191      1615      1397      1694      1951      1697      1967      1205      1800      1304      1067      1767      2444 
dram[1]:      1584      1154      1476      1309      1972      1551      1638      1601      1641      2006      1055      1348      1155      1210      1569      1361 
dram[2]:      1142      1378      1095      1613      1626      1466      1795      2022      2376      2125      1647      1232      1143      1264      1479      1543 
dram[3]:      1050      1156      1194      1138      1462      1786      1688      1854      2876      2285      1290      1249      1227      1412      1134      1236 
dram[4]:      1203      1208      1132      1708      1607      1704      1726      1838      2270      1884      1287      1638      1115      1409      1607      1755 
dram[5]:      1318      1200      1315      1110      1672      1228      1672      1591      2324      1674      1118      1244      1201      1100      1789      1894 
average row accesses per activate:
dram[0]:  1.283087  1.281886  1.283828  1.283030  1.287689  1.290424  1.292552  1.295583  1.279393  1.278898  1.282722  1.284597  1.296426  1.296963  1.299447  1.300851 
dram[1]:  1.280133  1.274315  1.282592  1.279922  1.286407  1.287105  1.290089  1.291945  1.274522  1.277918  1.281029  1.283116  1.293741  1.291815  1.296090  1.297187 
dram[2]:  1.277823  1.281446  1.280683  1.287667  1.286849  1.290631  1.298980  1.296346  1.275256  1.280652  1.281845  1.282145  1.295283  1.297789  1.301632  1.304084 
dram[3]:  1.278160  1.281309  1.278820  1.280145  1.286105  1.285742  1.288987  1.291789  1.275539  1.280132  1.284557  1.283835  1.292548  1.293771  1.296410  1.298166 
dram[4]:  1.279395  1.281029  1.285339  1.284427  1.286786  1.290963  1.291410  1.297635  1.278385  1.279730  1.283178  1.283822  1.295175  1.297927  1.299784  1.298849 
dram[5]:  1.278116  1.278801  1.278359  1.281121  1.287548  1.286898  1.289425  1.292473  1.276740  1.278020  1.281806  1.283467  1.294976  1.294466  1.298714  1.299911 
average row locality = 14217910/11046442 = 1.287103
average row locality_1 = 9555086/7186047 = 1.329672
average row locality_2 = 4662824/3860395 = 1.207862
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     92841     98946     92782     94921     93252     93707     93721     95478     93050     95818     92800     95131     90118     92495     89477     91019 
dram[1]:     91278     94563     92174     94159     92254     92239     93630     92945     92610     92183     93103     92907     89132     90125     90098     89892 
dram[2]:     94464     93644     94905     93515     94234     92027     97753     94212     94057     91877     94262     94962     92189     90129     91699     89748 
dram[3]:     92088     92350     92741     94244     93638     92394     92530     91496     93683     92419     91966     93620     90442     90369     90377     89819 
dram[4]:     92006     94382     93738     95207     91665     94517     93071     94984     93153     94224     92328     96984     90801     90716     89425     91666 
dram[5]:     91977     92834     93912     92483     91914     93607     92297     92180     92327     92826     92356     92956     88627     89968     88814     90558 
total reads: 8895204
bank skew: 98946/88627 = 1.12
chip skew: 1495556/1469636 = 1.02
number of total write accesses:
dram[0]:     55625     61732     55573     57682     56053     56510     56511     58265     55849     58623     55584     57906     52883     55255     52255     53797 
dram[1]:     54067     57343     54965     56926     55055     55029     56406     55733     55413     54993     55896     55689     51901     52906     52911     52689 
dram[2]:     57243     56434     57705     56269     57048     54832     60532     56999     56853     54678     57048     57746     54950     52887     54474     52522 
dram[3]:     54872     55131     55533     57000     56438     55195     55322     54294     56500     55234     54751     56409     53198     53141     53181     52609 
dram[4]:     54779     57175     56540     58003     54474     57318     55857     57772     55957     57028     55113     59767     53567     53472     52194     54437 
dram[5]:     54761     55622     56694     55272     54712     56409     55084     54968     55139     55627     55141     55749     51400     52743     51616     53359 
total reads: 5322802
bank skew: 61732/51400 = 1.20
chip skew: 900103/874296 = 1.03
average mf latency per bank:
dram[0]:        914      1292       910      1049       918      1048       928      1067       908      1039       913      1044       924      1061       933      1058
dram[1]:        864       891       863       879       868       889       872       891       853       876       863       884       874       894       880       910
dram[2]:        963       946       960       939       969       950       999       954       951       934       962       957       976       953       978       969
dram[3]:        877       886       881       877       888       892       895       885       873       865       883       875       891       885       898       892
dram[4]:        891       954       889       955       896       960       901       964       881       950       888       968       903       962       908       974
dram[5]:        851       866       851       859       860       867       863       876       846       855       853       864       866       871       873       882
maximum mf latency per bank:
dram[0]:       5886      8040      5231      7180      5308      7041      6474      6945      5883      7164      5657      6966      5944      7132      5409      7157
dram[1]:       6147      5823      5952      5283      5068      5799      5741      5859      6581      6100      6414      6055      6032      5450      5972      5491
dram[2]:       6158      5594      5882      5152      6039      5509      6801      5235      6388      5875      6624      5932      6321      5512      6231      5178
dram[3]:       5149      5492      5396      5836      5297      6490      5159      6125      6127      6112      6016      5555      6038      6188      5592      5436
dram[4]:       5843      6058      6229      6153      4829      6145      5863      6275      5327      6088      5994      6741      5641      5427      6003      5619
dram[5]:       5553      6250      5976      6733      5995      5780      5481      5500      6264      5649      5783      5606      5180      4483      6597      5623
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14880639 n_nop=6370660 n_act=1859364 n_pre=1859350 n_req=1891388 n_req_1=1385454 n_req_2=505934 n_req_3=0 n_rd=2991080 n_write=1800185 bw_util=0.5084 bw_util_1=0.3724 bw_util_2=0.136 bw_util_3=0 blp=10.323018 blp_1= 6.015091 blp_2= 2.751730 blp_3= -nan
 n_activity=14853263 dram_eff=0.5093 dram_eff_1=0.3731 dram_eff_2=0.1362 dram_eff_3=0
bk0: 185680a 6127229i bk1: 197890a 5133729i bk2: 185560a 5610685i bk3: 189838a 5175007i bk4: 186502a 5169499i bk5: 187412a 4942598i bk6: 187442a 4745100i bk7: 190952a 4330586i bk8: 186098a 6106150i bk9: 191636a 5523629i bk10: 185600a 5669321i bk11: 190256a 5196957i bk12: 180236a 5661646i bk13: 184990a 5162876i bk14: 178954a 5364887i bk15: 182034a 4965319i 
bw_dist = 0.372	0.136	0.000	0.490	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3491
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14880639 n_nop=6519844 n_act=1829217 n_pre=1829204 n_req=1869124 n_req_1=1385454 n_req_2=483670 n_req_3=0 n_rd=2946554 n_write=1755820 bw_util=0.5024 bw_util_1=0.3724 bw_util_2=0.13 bw_util_3=0 blp=10.051663 blp_1= 5.959305 blp_2= 2.669692 blp_3= -nan
 n_activity=14808258 dram_eff=0.5049 dram_eff_1=0.3742 dram_eff_2=0.1306 dram_eff_3=0
bk0: 182556a 6414013i bk1: 189126a 5752028i bk2: 184346a 5842386i bk3: 188314a 5388850i bk4: 184508a 5441314i bk5: 184476a 5266334i bk6: 187260a 4899503i bk7: 185888a 4818544i bk8: 185218a 6224299i bk9: 184366a 6044173i bk10: 186206a 5748674i bk11: 185804a 5576925i bk12: 178260a 5888940i bk13: 180250a 5564190i bk14: 180194a 5411446i bk15: 179782a 5237762i 
bw_dist = 0.372	0.130	0.000	0.493	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5906
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14880639 n_nop=6384387 n_act=1856262 n_pre=1856251 n_req=1889511 n_req_1=1385458 n_req_2=504053 n_req_3=0 n_rd=2987331 n_write=1796408 bw_util=0.5079 bw_util_1=0.3724 bw_util_2=0.1355 bw_util_3=0 blp=10.301536 blp_1= 6.023468 blp_2= 2.734563 blp_3= -nan
 n_activity=14846777 dram_eff=0.5091 dram_eff_1=0.3733 dram_eff_2=0.1358 dram_eff_3=0
bk0: 188926a 5943562i bk1: 187282a 5788269i bk2: 189810a 5423026i bk3: 187030a 5368810i bk4: 188468a 5075492i bk5: 184052a 5161990i bk6: 195502a 4280386i bk7: 188424a 4487891i bk8: 188114a 5995212i bk9: 183754a 5981259i bk10: 188523a 5518134i bk11: 189922a 5174385i bk12: 184378a 5398943i bk13: 180256a 5455800i bk14: 183396a 5098444i bk15: 179494a 5140728i 
bw_dist = 0.372	0.135	0.000	0.490	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2833
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14880639 n_nop=6515027 n_act=1829856 n_pre=1829846 n_req=1870010 n_req_1=1385458 n_req_2=484552 n_req_3=0 n_rd=2948316 n_write=1757594 bw_util=0.5027 bw_util_1=0.3724 bw_util_2=0.1302 bw_util_3=0 blp=10.066330 blp_1= 5.965597 blp_2= 2.667748 blp_3= -nan
 n_activity=14808213 dram_eff=0.5051 dram_eff_1=0.3742 dram_eff_2=0.1309 dram_eff_3=0
bk0: 184174a 6289248i bk1: 184696a 6028857i bk2: 185476a 5773000i bk3: 188486a 5373797i bk4: 187270a 5272300i bk5: 184786a 5215292i bk6: 185060a 5044085i bk7: 182992a 4999862i bk8: 187364a 6134616i bk9: 184838a 6015902i bk10: 183930a 5900066i bk11: 187238a 5481196i bk12: 180878a 5682476i bk13: 180738a 5510024i bk14: 180754a 5356415i bk15: 179636a 5219600i 
bw_dist = 0.372	0.130	0.000	0.492	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6136
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14880639 n_nop=6417514 n_act=1849276 n_pre=1849263 n_req=1884701 n_req_1=1385418 n_req_2=499283 n_req_3=0 n_rd=2977702 n_write=1786884 bw_util=0.5066 bw_util_1=0.3724 bw_util_2=0.1342 bw_util_3=0 blp=10.240140 blp_1= 6.012736 blp_2= 2.710295 blp_3= -nan
 n_activity=14838516 dram_eff=0.5081 dram_eff_1=0.3735 dram_eff_2=0.1346 dram_eff_3=0
bk0: 184011a 6253674i bk1: 188762a 5743005i bk2: 187474a 5572157i bk3: 190412a 5183087i bk4: 183330a 5410313i bk5: 189030a 4877279i bk6: 186140a 4885546i bk7: 189966a 4455183i bk8: 186302a 6114357i bk9: 188447a 5742715i bk10: 184656a 5768780i bk11: 193962a 4998985i bk12: 181602a 5581432i bk13: 181430a 5415847i bk14: 178848a 5390719i bk15: 183330a 4928292i 
bw_dist = 0.372	0.134	0.000	0.491	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1509
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14880639 n_nop=6547944 n_act=1822445 n_pre=1822429 n_req=1865470 n_req_1=1385438 n_req_2=480032 n_req_3=0 n_rd=2939258 n_write=1748563 bw_util=0.5014 bw_util_1=0.3724 bw_util_2=0.129 bw_util_3=0 blp=10.000045 blp_1= 5.950365 blp_2= 2.656487 blp_3= -nan
 n_activity=14798990 dram_eff=0.5042 dram_eff_1=0.3745 dram_eff_2=0.1297 dram_eff_3=0
bk0: 183954a 6316730i bk1: 185668a 5994827i bk2: 187824a 5641812i bk3: 184966a 5617391i bk4: 183828a 5507845i bk5: 187212a 5141266i bk6: 184592a 5099948i bk7: 184360a 4948267i bk8: 184654a 6300784i bk9: 185650a 5997490i bk10: 184706a 5858462i bk11: 185912a 5611806i bk12: 177254a 5957974i bk13: 179936a 5611683i bk14: 177626a 5597306i bk15: 181116a 5198990i 
bw_dist = 0.372	0.129	0.000	0.493	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4837

========= L2 cache stats =========
L2_cache_bank[0]: Access = 789091, Miss = 738047, Miss_rate = 0.935, Pending_hits = 1554, Reservation_fails = 397423
L2_cache_bank[1]: Access = 837739, Miss = 757526, Miss_rate = 0.904, Pending_hits = 2362, Reservation_fails = 674729
L2_cache_bank[2]: Access = 783534, Miss = 734291, Miss_rate = 0.937, Pending_hits = 1399, Reservation_fails = 501240
L2_cache_bank[3]: Access = 798670, Miss = 739022, Miss_rate = 0.925, Pending_hits = 1671, Reservation_fails = 593301
L2_cache_bank[4]: Access = 811241, Miss = 753575, Miss_rate = 0.929, Pending_hits = 2320, Reservation_fails = 517434
L2_cache_bank[5]: Access = 799872, Miss = 740121, Miss_rate = 0.925, Pending_hits = 1745, Reservation_fails = 482884
L2_cache_bank[6]: Access = 788333, Miss = 737470, Miss_rate = 0.935, Pending_hits = 1514, Reservation_fails = 469405
L2_cache_bank[7]: Access = 795604, Miss = 736715, Miss_rate = 0.926, Pending_hits = 1707, Reservation_fails = 564261
L2_cache_bank[8]: Access = 787159, Miss = 736193, Miss_rate = 0.935, Pending_hits = 1427, Reservation_fails = 457856
L2_cache_bank[9]: Access = 810102, Miss = 752690, Miss_rate = 0.929, Pending_hits = 2322, Reservation_fails = 674654
L2_cache_bank[10]: Access = 781787, Miss = 732237, Miss_rate = 0.937, Pending_hits = 1387, Reservation_fails = 455941
L2_cache_bank[11]: Access = 788878, Miss = 737426, Miss_rate = 0.935, Pending_hits = 1490, Reservation_fails = 548823
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 789091, Miss = 738047 (0.935), PendingHit = 1554 (0.00197)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 837739, Miss = 757526 (0.904), PendingHit = 2362 (0.00282)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 783534, Miss = 734291 (0.937), PendingHit = 1399 (0.00179)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 798670, Miss = 739022 (0.925), PendingHit = 1671 (0.00209)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 811241, Miss = 753575 (0.929), PendingHit = 2320 (0.00286)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 799872, Miss = 740121 (0.925), PendingHit = 1745 (0.00218)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 788333, Miss = 737470 (0.935), PendingHit = 1514 (0.00192)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 795604, Miss = 736715 (0.926), PendingHit = 1707 (0.00215)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 787159, Miss = 736193 (0.935), PendingHit = 1427 (0.00181)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 810102, Miss = 752690 (0.929), PendingHit = 2322 (0.00287)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 781787, Miss = 732237 (0.937), PendingHit = 1387 (0.00177)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 788878, Miss = 737426 (0.935), PendingHit = 1490 (0.00189)
L2 Cache Total Miss Rate = 0.929
Stream 1: L2 Cache Miss Rate = 0.999
Stream 2: L2 Cache Miss Rate = 0.862
Stream 1: Accesses  = 4688480
Stream 1: Misses  = 4683491
Stream 2: Accesses  = 4883530
Stream 2: Misses  = 4211822
Stream 1+2: Accesses  = 9572010
Stream 1+2: Misses  = 8895313
Total Accesses  = 9572010
MPKI-CORES
CORE_L2MPKI_0	1.597
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	2.598
CORE_L2MPKI_31	2.531
CORE_L2MPKI_32	2.604
CORE_L2MPKI_33	2.557
CORE_L2MPKI_34	2.594
CORE_L2MPKI_35	2.544
CORE_L2MPKI_36	2.580
CORE_L2MPKI_37	2.556
CORE_L2MPKI_38	2.585
CORE_L2MPKI_39	2.547
CORE_L2MPKI_40	5.041
CORE_L2MPKI_41	4.360
CORE_L2MPKI_42	4.843
CORE_L2MPKI_43	4.613
CORE_L2MPKI_44	4.865
CORE_L2MPKI_45	4.878
CORE_L2MPKI_46	4.624
CORE_L2MPKI_47	4.606
CORE_L2MPKI_48	4.939
CORE_L2MPKI_49	4.559
CORE_L2MPKI_50	82.767
CORE_L2MPKI_51	81.804
CORE_L2MPKI_52	84.167
CORE_L2MPKI_53	81.591
CORE_L2MPKI_54	82.454
CORE_L2MPKI_55	82.422
CORE_L2MPKI_56	84.215
CORE_L2MPKI_57	83.006
CORE_L2MPKI_58	82.686
CORE_L2MPKI_59	82.218
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 30.012
MISSES-CORES
CORE_MISSES_0	155651
CORE_MISSES_1	156312
CORE_MISSES_2	160151
CORE_MISSES_3	160705
CORE_MISSES_4	154337
CORE_MISSES_5	160775
CORE_MISSES_6	153051
CORE_MISSES_7	156908
CORE_MISSES_8	158123
CORE_MISSES_9	156264
CORE_MISSES_10	156243
CORE_MISSES_11	156184
CORE_MISSES_12	155041
CORE_MISSES_13	156802
CORE_MISSES_14	154963
CORE_MISSES_15	159602
CORE_MISSES_16	156926
CORE_MISSES_17	151683
CORE_MISSES_18	160142
CORE_MISSES_19	158780
CORE_MISSES_20	154960
CORE_MISSES_21	154341
CORE_MISSES_22	154280
CORE_MISSES_23	151720
CORE_MISSES_24	152961
CORE_MISSES_25	156303
CORE_MISSES_26	156223
CORE_MISSES_27	154140
CORE_MISSES_28	154920
CORE_MISSES_29	155000
CORE_MISSES_30	133049
CORE_MISSES_31	128643
CORE_MISSES_32	133445
CORE_MISSES_33	131016
CORE_MISSES_34	132924
CORE_MISSES_35	134572
CORE_MISSES_36	134317
CORE_MISSES_37	133941
CORE_MISSES_38	134440
CORE_MISSES_39	135656
CORE_MISSES_40	143911
CORE_MISSES_41	125115
CORE_MISSES_42	137875
CORE_MISSES_43	130959
CORE_MISSES_44	140620
CORE_MISSES_45	136736
CORE_MISSES_46	131326
CORE_MISSES_47	130692
CORE_MISSES_48	140469
CORE_MISSES_49	129404
CORE_MISSES_50	154539
CORE_MISSES_51	151671
CORE_MISSES_52	155918
CORE_MISSES_53	148415
CORE_MISSES_54	154455
CORE_MISSES_55	150472
CORE_MISSES_56	158593
CORE_MISSES_57	155400
CORE_MISSES_58	153902
CORE_MISSES_59	149347
L2_MISSES = 8895313
L2_total_cache_accesses = 9572010
L2_total_cache_misses = 8895313
L2_total_cache_miss_rate = 0.9293
L2_total_cache_pending_hits = 20898
L2_total_cache_reservation_fails = 6337951
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 651008
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6520128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4584102
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2375000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1709795
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4735
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 511
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 184
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 43954
L2_cache_data_port_util = 0.072
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=27504256
icnt_total_pkts_simt_to_mem=22718698
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     335.0470
gpu_ipc_2 =       2.3372
gpu_tot_sim_cycle_stream_1 = 11714460
gpu_tot_sim_cycle_stream_2 = 11727811
gpu_sim_insn_1 = 3924894976
gpu_sim_insn_2 = 27410816
gpu_sim_cycle = 11727812
gpu_sim_insn = 3952305792
gpu_ipc =     337.0028
gpu_tot_sim_cycle = 11727812
gpu_tot_sim_insn = 3952305792
gpu_tot_ipc =     337.0028
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 54678702
gpu_stall_icnt2sh    = 264476
gpu_total_sim_rate=240159

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 62516167
	L1I_total_cache_misses = 86952
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 161440, Miss = 161440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10132060
	L1D_cache_core[1]: Access = 162800, Miss = 162800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10294914
	L1D_cache_core[2]: Access = 166660, Miss = 166660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10309628
	L1D_cache_core[3]: Access = 166540, Miss = 166540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10250612
	L1D_cache_core[4]: Access = 160820, Miss = 160820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10121489
	L1D_cache_core[5]: Access = 166620, Miss = 166620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10198162
	L1D_cache_core[6]: Access = 159540, Miss = 159540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10191225
	L1D_cache_core[7]: Access = 163400, Miss = 163400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10171274
	L1D_cache_core[8]: Access = 163980, Miss = 163980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10234565
	L1D_cache_core[9]: Access = 162780, Miss = 162780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10113304
	L1D_cache_core[10]: Access = 162120, Miss = 162120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10234727
	L1D_cache_core[11]: Access = 162040, Miss = 162040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10248769
	L1D_cache_core[12]: Access = 161560, Miss = 161560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10210076
	L1D_cache_core[13]: Access = 162660, Miss = 162660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10134711
	L1D_cache_core[14]: Access = 160820, Miss = 160820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10237317
	L1D_cache_core[15]: Access = 166120, Miss = 166120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10184220
	L1D_cache_core[16]: Access = 162780, Miss = 162780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10103347
	L1D_cache_core[17]: Access = 157540, Miss = 157540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10117855
	L1D_cache_core[18]: Access = 166640, Miss = 166640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10291778
	L1D_cache_core[19]: Access = 165300, Miss = 165300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10278308
	L1D_cache_core[20]: Access = 160840, Miss = 160840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10144526
	L1D_cache_core[21]: Access = 160200, Miss = 160200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9947016
	L1D_cache_core[22]: Access = 160800, Miss = 160800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10320758
	L1D_cache_core[23]: Access = 157580, Miss = 157580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10110411
	L1D_cache_core[24]: Access = 158820, Miss = 158820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10208293
	L1D_cache_core[25]: Access = 162800, Miss = 162800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10158336
	L1D_cache_core[26]: Access = 162720, Miss = 162720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10192244
	L1D_cache_core[27]: Access = 160000, Miss = 160000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10042527
	L1D_cache_core[28]: Access = 160780, Miss = 160780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10145404
	L1D_cache_core[29]: Access = 161500, Miss = 161500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10162153
	L1D_cache_core[30]: Access = 86644, Miss = 86644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5427038
	L1D_cache_core[31]: Access = 86684, Miss = 86684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5505116
	L1D_cache_core[32]: Access = 87344, Miss = 87344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5475327
	L1D_cache_core[33]: Access = 86684, Miss = 86684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5419301
	L1D_cache_core[34]: Access = 87344, Miss = 87344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5366224
	L1D_cache_core[35]: Access = 89964, Miss = 89964, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5493735
	L1D_cache_core[36]: Access = 88644, Miss = 88644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5445496
	L1D_cache_core[37]: Access = 89184, Miss = 89184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5524164
	L1D_cache_core[38]: Access = 88584, Miss = 88584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5533017
	L1D_cache_core[39]: Access = 91204, Miss = 91204, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5524323
	L1D_cache_core[40]: Access = 50280, Miss = 50280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3166847
	L1D_cache_core[41]: Access = 50876, Miss = 50876, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3219486
	L1D_cache_core[42]: Access = 49632, Miss = 49632, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3086338
	L1D_cache_core[43]: Access = 50244, Miss = 50244, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3147051
	L1D_cache_core[44]: Access = 50952, Miss = 50952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3149102
	L1D_cache_core[45]: Access = 48932, Miss = 48932, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3134647
	L1D_cache_core[46]: Access = 50924, Miss = 50924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3152312
	L1D_cache_core[47]: Access = 50224, Miss = 50224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3177307
	L1D_cache_core[48]: Access = 49572, Miss = 49572, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3176884
	L1D_cache_core[49]: Access = 49604, Miss = 49604, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3114100
	L1D_cache_core[50]: Access = 206, Miss = 206, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 826
	L1D_cache_core[51]: Access = 204, Miss = 204, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 750
	L1D_cache_core[52]: Access = 206, Miss = 206, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1025
	L1D_cache_core[53]: Access = 206, Miss = 206, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[54]: Access = 202, Miss = 202, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 802
	L1D_cache_core[55]: Access = 204, Miss = 204, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 998
	L1D_cache_core[56]: Access = 206, Miss = 206, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 841
	L1D_cache_core[57]: Access = 206, Miss = 206, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[58]: Access = 204, Miss = 204, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1068
	L1D_cache_core[59]: Access = 198, Miss = 198, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 796
	L1D_total_cache_accesses = 6253762
	L1D_total_cache_misses = 6253762
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 391736542
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 312830
	L1C_total_cache_misses = 1440
	L1C_total_cache_miss_rate = 0.0046
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3753762
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 316596679
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 311390
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2500000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 75139863
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 62429215
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 86952
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
220486, 220486, 220486, 220486, 200803, 200803, 200803, 200803, 184934, 184934, 184934, 184934, 184449, 184449, 184449, 184449, 
gpgpu_n_tot_thrd_icount = 3954880384
gpgpu_n_tot_w_icount = 123590012
gpgpu_n_stall_shd_mem = 633559924
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7464527
gpgpu_n_mem_write_global = 2500000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 123785920
gpgpu_n_store_insn = 80000000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 10010560
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 633559924
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:940617097	W0_Idle:200874357	W0_Scoreboard:142255892	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:123590094
Warp Occupancy Distribution:
Stall:466570033	W0_Idle:36315696	W0_Scoreboard:105412639	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:95370352
Warp Occupancy Distribution:
Stall:474047064	W0_Idle:164558661	W0_Scoreboard:36843253	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:28219742
warp_utilization0: 0.087818
warp_utilization1: 0.135533
warp_utilization2: 0.040104
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 30030096 {8:3753762,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 340000000 {136:2500000,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 149100808 {40:3700857,72:4390,136:5518,}
traffic_breakdown_coretomem[INST_ACC_R] = 45600 {8:5700,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 510511088 {136:3753758,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 20000000 {8:2500000,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 149082168 {40:3700391,72:4390,136:5518,}
traffic_breakdown_memtocore[INST_ACC_R] = 775200 {136:5700,}
maxmrqlatency = 1565 
maxdqlatency = 0 
maxmflatency = 8040 
averagemflatency = 1369 
averagemflatency_1 = 1544 
averagemflatency_2= 1201 
averagemrqlatency_1 = 75 
averagemrqlatency_2 = 66 
max_icnt2mem_latency = 7400 
max_icnt2sh_latency = 11727811 
mrq_lat_table:4175685 	135070 	231371 	481950 	1337488 	2328380 	3106344 	2379800 	604672 	13611 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	205767 	532245 	2412481 	5387872 	1418335 	7415 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	60396 	164893 	604260 	488603 	576030 	1363297 	3481118 	2941929 	286932 	2743 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6702023 	707935 	49868 	4260 	29 	0 	0 	0 	0 	794 	1384 	2805 	5737 	11514 	25569 	48931 	94509 	175003 	335947 	883692 	914115 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	510 	1153 	21757 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        50        31        20        22        42        24        26        44        24        34        20        24        34        28        36        32 
dram[1]:        52        22        32        34        34        36        28        46        38        28        20        22        32        30        32        28 
dram[2]:        30        26        26        24        26        28        50        46        40        32        26        24        28        32        40        36 
dram[3]:        26        30        22        28        34        28        56        48        28        26        24        22        22        40        32        44 
dram[4]:        34        30        26        26        46        24        36        32        36        28        20        26        36        28        32        32 
dram[5]:        36        20        28        28        34        30        46        46        26        28        22        20        32        30        32        32 
maximum service time to same row:
dram[0]:      1438       983      1464      1191      1615      1397      1694      1951      1697      1967      1205      1800      1304      1067      1767      2444 
dram[1]:      1584      1154      1476      1309      1972      1551      1638      1601      1641      2006      1055      1348      1155      1210      1569      1361 
dram[2]:      1142      1378      1095      1613      1626      1466      1795      2022      2376      2125      1647      1232      1143      1264      1479      1543 
dram[3]:      1056      1156      1194      1138      1462      1786      1688      1854      2876      2285      1290      1249      1227      1412      1134      1236 
dram[4]:      1203      1365      1132      1708      1607      1704      1726      1838      2270      1884      1287      1638      1115      1409      1607      1755 
dram[5]:      1318      1200      1315      1110      1672      1228      1672      1591      2324      1674      1118      1244      1201      1100      1789      1894 
average row accesses per activate:
dram[0]:  1.285289  1.284017  1.286931  1.285737  1.290500  1.292941  1.294878  1.297923  1.282234  1.281841  1.285300  1.287065  1.299366  1.299406  1.302226  1.303070 
dram[1]:  1.282507  1.276648  1.285125  1.282766  1.289006  1.289890  1.292524  1.294493  1.277338  1.280533  1.283534  1.285447  1.296261  1.294204  1.298352  1.299280 
dram[2]:  1.280293  1.283858  1.283306  1.290432  1.289475  1.293392  1.301469  1.298644  1.278015  1.283459  1.284366  1.285102  1.297867  1.300218  1.304031  1.306212 
dram[3]:  1.280733  1.283459  1.281819  1.283110  1.288708  1.288223  1.291520  1.294475  1.278053  1.282793  1.286867  1.286385  1.294900  1.296485  1.298639  1.300165 
dram[4]:  1.281474  1.283345  1.288206  1.287077  1.289443  1.293417  1.294142  1.300344  1.281041  1.282628  1.285564  1.286433  1.297759  1.300289  1.302369  1.301296 
dram[5]:  1.279991  1.281327  1.281102  1.283702  1.289936  1.289136  1.291701  1.294872  1.279639  1.280856  1.283992  1.285815  1.297499  1.296584  1.300814  1.302005 
average row locality = 14794435/11471878 = 1.289626
average row locality_1 = 9884879/7426281 = 1.331067
average row locality_2 = 4909556/4045597 = 1.213555
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     96802    102936     96800     98908     97219     97730     97763     99505     97051     99752     96826     99085     94047     96472     93400     94986 
dram[1]:     95160     98504     96192     98193     96235     96198     97587     96940     96587     96227     97115     96944     93012     94082     94073     93842 
dram[2]:     98380     97611     98974     97458     98244     96041    101750     98191     98092     95884     98233     98954     96100     94094     95568     93672 
dram[3]:     96029     96254     96726     98211     97622     96392     96506     95461     97713     96428     95959     97543     94418     94278     94314     93689 
dram[4]:     96006     98371     97763     99229     95653     98578     97086     99020     97230     98183     96349    100915     94712     94649     93311     95519 
dram[5]:     95974     96733     97957     96452     95924     97680     96335     96241     96321     96781     96439     96986     92624     93925     92734     94519 
total reads: 9277161
bank skew: 102936/92624 = 1.11
chip skew: 1559282/1533625 = 1.02
number of total write accesses:
dram[0]:     57637     63782     57642     59726     58072     58562     58590     60330     57907     60606     57668     59912     54837     57280     54221     55800 
dram[1]:     55997     59342     57036     59001     57087     57050     58425     57786     57437     57082     57959     57775     53824     54899     54922     54693 
dram[2]:     59210     58433     59803     58261     59090     56900     62593     59015     58939     56736     59066     59796     56912     54898     56392     54489 
dram[3]:     56856     57095     57566     59020     58474     57237     57347     56283     58569     57284     56796     58390     55232     55092     55171     54536 
dram[4]:     56832     59202     58593     60070     56500     59422     57925     59843     58077     59039     57182     61757     55527     55459     54138     56337 
dram[5]:     56807     57567     58791     57297     56778     58526     57173     57090     57173     57639     57269     57824     53442     54741     53592     55361 
total reads: 5517341
bank skew: 63782/53442 = 1.19
chip skew: 932572/907070 = 1.03
average mf latency per bank:
dram[0]:        915      1279       911      1045       919      1045       928      1063       909      1036       914      1041       925      1057       934      1055
dram[1]:        866       894       865       883       870       892       874       895       855       880       865       889       877       898       883       913
dram[2]:        963       947       961       941       970       951       999       955       951       936       963       958       976       954       978       969
dram[3]:        880       888       884       880       892       894       898       888       876       869       886       878       894       888       902       895
dram[4]:        893       954       892       955       899       960       904       964       884       950       891       968       907       963       913       975
dram[5]:        858       871       858       864       868       872       871       881       853       861       860       868       874       876       880       887
maximum mf latency per bank:
dram[0]:       5886      8040      5231      7180      5308      7041      6474      6945      5883      7164      5657      6966      5944      7132      5409      7157
dram[1]:       6147      5823      5952      5283      5068      5799      5741      5859      6581      6100      6414      6055      6032      5450      5972      5491
dram[2]:       6158      5594      5882      5152      6039      5509      6801      5235      6388      5875      6624      5932      6321      5512      6231      5178
dram[3]:       5149      5492      5396      5836      5297      6490      5159      6125      6127      6112      6016      5555      6038      6188      5592      5436
dram[4]:       5843      6058      6229      6153      4829      6145      5863      6275      5327      6088      5994      6741      5641      5427      6003      5619
dram[5]:       5553      6250      5976      6733      5995      5780      5481      5500      6264      5649      5783      5606      5180      4483      6597      5623
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15480711 n_nop=6636767 n_act=1930151 n_pre=1930137 n_req=1975948 n_req_1=1458374 n_req_2=517574 n_req_3=0 n_rd=3118532 n_write=1865124 bw_util=0.5106 bw_util_1=0.3768 bw_util_2=0.1337 bw_util_3=0 blp=10.309529 blp_1= 6.078286 blp_2= 2.727824 blp_3= -nan
 n_activity=15450674 dram_eff=0.5115 dram_eff_1=0.3776 dram_eff_2=0.134 dram_eff_3=0
bk0: 193602a 6385481i bk1: 205872a 5379825i bk2: 193600a 5848509i bk3: 197812a 5406064i bk4: 194438a 5390975i bk5: 195460a 5154340i bk6: 195518a 4945161i bk7: 199006a 4522923i bk8: 194102a 6359426i bk9: 199502a 5780532i bk10: 193650a 5903660i bk11: 198168a 5433165i bk12: 188094a 5897813i bk13: 192938a 5385078i bk14: 186798a 5579093i bk15: 189972a 5168533i 
bw_dist = 0.377	0.134	0.000	0.488	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3317
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15480711 n_nop=6785978 n_act=1900195 n_pre=1900182 n_req=1953557 n_req_1=1458374 n_req_2=495183 n_req_3=0 n_rd=3073750 n_write=1820606 bw_util=0.5048 bw_util_1=0.3768 bw_util_2=0.1279 bw_util_3=0 blp=10.043855 blp_1= 6.016992 blp_2= 2.648252 blp_3= -nan
 n_activity=15406112 dram_eff=0.5072 dram_eff_1=0.3786 dram_eff_2=0.1286 dram_eff_3=0
bk0: 190318a 6689971i bk1: 197006a 6005306i bk2: 192384a 6083983i bk3: 196384a 5616477i bk4: 192462a 5669788i bk5: 192396a 5487412i bk6: 195168a 5113360i bk7: 193878a 5021317i bk8: 193172a 6487781i bk9: 192452a 6287183i bk10: 194230a 5990767i bk11: 193888a 5802109i bk12: 186022a 6128895i bk13: 188162a 5789108i bk14: 188146a 5623460i bk15: 187682a 5443029i 
bw_dist = 0.377	0.128	0.000	0.490	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5931
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15480711 n_nop=6651488 n_act=1926847 n_pre=1926832 n_req=1973914 n_req_1=1458378 n_req_2=515536 n_req_3=0 n_rd=3114486 n_write=1861058 bw_util=0.51 bw_util_1=0.3768 bw_util_2=0.1332 bw_util_3=0 blp=10.288456 blp_1= 6.086315 blp_2= 2.711889 blp_3= -nan
 n_activity=15443277 dram_eff=0.5113 dram_eff_1=0.3777 dram_eff_2=0.1335 dram_eff_3=0
bk0: 196760a 6210881i bk1: 195222a 6040742i bk2: 197948a 5653634i bk3: 194916a 5606972i bk4: 196488a 5293254i bk5: 192082a 5373871i bk6: 203500a 4489303i bk7: 196382a 4692239i bk8: 196184a 6246178i bk9: 191768a 6220651i bk10: 196460a 5758384i bk11: 197908a 5404225i bk12: 192200a 5631535i bk13: 188188a 5674365i bk14: 191136a 5319994i bk15: 187344a 5351760i 
bw_dist = 0.377	0.133	0.000	0.488	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2615
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15480711 n_nop=6782991 n_act=1900402 n_pre=1900389 n_req=1954211 n_req_1=1458378 n_req_2=495833 n_req_3=0 n_rd=3075050 n_write=1821879 bw_util=0.5049 bw_util_1=0.3768 bw_util_2=0.1281 bw_util_3=0 blp=10.056865 blp_1= 6.025229 blp_2= 2.646031 blp_3= -nan
 n_activity=15406274 dram_eff=0.5074 dram_eff_1=0.3786 dram_eff_2=0.1287 dram_eff_3=0
bk0: 192056a 6553953i bk1: 192508a 6288037i bk2: 193448a 6013557i bk3: 196422a 5608042i bk4: 195244a 5499863i bk5: 192782a 5431842i bk6: 193006a 5255652i bk7: 190918a 5208060i bk8: 195420a 6392290i bk9: 192854a 6263674i bk10: 191918a 6143626i bk11: 195086a 5722738i bk12: 188836a 5906588i bk13: 188550a 5736192i bk14: 188628a 5571478i bk15: 187374a 5438321i 
bw_dist = 0.377	0.128	0.000	0.490	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.61
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15480711 n_nop=6683574 n_act=1920107 n_pre=1920094 n_req=1969240 n_req_1=1458332 n_req_2=510908 n_req_3=0 n_rd=3105144 n_write=1851792 bw_util=0.5088 bw_util_1=0.3768 bw_util_2=0.132 bw_util_3=0 blp=10.227847 blp_1= 6.074137 blp_2= 2.688328 blp_3= -nan
 n_activity=15436523 dram_eff=0.5103 dram_eff_1=0.3779 dram_eff_2=0.1324 dram_eff_3=0
bk0: 192010a 6510248i bk1: 196742a 5989196i bk2: 195526a 5814071i bk3: 198458a 5411487i bk4: 191306a 5643249i bk5: 197156a 5081608i bk6: 194172a 5090268i bk7: 198040a 4646467i bk8: 194460a 6361584i bk9: 196364a 5994439i bk10: 192698a 6004807i bk11: 201830a 5236313i bk12: 189424a 5819710i bk13: 189298a 5641441i bk14: 186622a 5613290i bk15: 191038a 5140636i 
bw_dist = 0.377	0.132	0.000	0.488	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1386
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15480711 n_nop=6811064 n_act=1894156 n_pre=1894145 n_req=1950291 n_req_1=1458353 n_req_2=491938 n_req_3=0 n_rd=3067232 n_write=1814114 bw_util=0.5039 bw_util_1=0.3768 bw_util_2=0.1271 bw_util_3=0 blp=10.002248 blp_1= 6.011362 blp_2= 2.637024 blp_3= -nan
 n_activity=15398016 dram_eff=0.5066 dram_eff_1=0.3788 dram_eff_2=0.1278 dram_eff_3=0
bk0: 191948a 6568072i bk1: 193464a 6248937i bk2: 195914a 5873064i bk3: 192904a 5851797i bk4: 191842a 5730688i bk5: 195358a 5345981i bk6: 192668a 5298785i bk7: 192482a 5131672i bk8: 192642a 6555359i bk9: 193562a 6244617i bk10: 192878a 6079968i bk11: 193968a 5836160i bk12: 185248a 6175471i bk13: 187850a 5827997i bk14: 185468a 5811627i bk15: 189036a 5404791i 
bw_dist = 0.377	0.127	0.000	0.491	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5051

========= L2 cache stats =========
L2_cache_bank[0]: Access = 822307, Miss = 769911, Miss_rate = 0.936, Pending_hits = 1572, Reservation_fails = 427765
L2_cache_bank[1]: Access = 871007, Miss = 789381, Miss_rate = 0.906, Pending_hits = 2386, Reservation_fails = 710027
L2_cache_bank[2]: Access = 816506, Miss = 765964, Miss_rate = 0.938, Pending_hits = 1413, Reservation_fails = 514096
L2_cache_bank[3]: Access = 831925, Miss = 770931, Miss_rate = 0.927, Pending_hits = 1693, Reservation_fails = 614115
L2_cache_bank[4]: Access = 844353, Miss = 785342, Miss_rate = 0.930, Pending_hits = 2334, Reservation_fails = 551386
L2_cache_bank[5]: Access = 833056, Miss = 771905, Miss_rate = 0.927, Pending_hits = 1761, Reservation_fails = 518302
L2_cache_bank[6]: Access = 821475, Miss = 769292, Miss_rate = 0.936, Pending_hits = 1524, Reservation_fails = 480493
L2_cache_bank[7]: Access = 828522, Miss = 768258, Miss_rate = 0.927, Pending_hits = 1733, Reservation_fails = 576648
L2_cache_bank[8]: Access = 820402, Miss = 768111, Miss_rate = 0.936, Pending_hits = 1434, Reservation_fails = 498887
L2_cache_bank[9]: Access = 843216, Miss = 784469, Miss_rate = 0.930, Pending_hits = 2336, Reservation_fails = 723411
L2_cache_bank[10]: Access = 815130, Miss = 764308, Miss_rate = 0.938, Pending_hits = 1406, Reservation_fails = 472465
L2_cache_bank[11]: Access = 822046, Miss = 769321, Miss_rate = 0.936, Pending_hits = 1502, Reservation_fails = 566823
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 822307, Miss = 769911 (0.936), PendingHit = 1572 (0.00191)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 871007, Miss = 789381 (0.906), PendingHit = 2386 (0.00274)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 816506, Miss = 765964 (0.938), PendingHit = 1413 (0.00173)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 831925, Miss = 770931 (0.927), PendingHit = 1693 (0.00204)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 844353, Miss = 785342 (0.93), PendingHit = 2334 (0.00276)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 833056, Miss = 771905 (0.927), PendingHit = 1761 (0.00211)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 821475, Miss = 769292 (0.936), PendingHit = 1524 (0.00186)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 828522, Miss = 768258 (0.927), PendingHit = 1733 (0.00209)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 820402, Miss = 768111 (0.936), PendingHit = 1434 (0.00175)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 843216, Miss = 784469 (0.93), PendingHit = 2336 (0.00277)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 815130, Miss = 764308 (0.938), PendingHit = 1406 (0.00172)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 822046, Miss = 769321 (0.936), PendingHit = 1502 (0.00183)
L2 Cache Total Miss Rate = 0.931
Stream 1: L2 Cache Miss Rate = 0.999
Stream 2: L2 Cache Miss Rate = 0.865
Stream 1: Accesses  = 4873630
Stream 1: Misses  = 4868380
Stream 2: Accesses  = 5096315
Stream 2: Misses  = 4408813
Stream 1+2: Accesses  = 9969945
Stream 1+2: Misses  = 9277193
Total Accesses  = 9969945
MPKI-CORES
CORE_L2MPKI_0	1.597
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	2.531
CORE_L2MPKI_31	2.461
CORE_L2MPKI_32	2.530
CORE_L2MPKI_33	2.493
CORE_L2MPKI_34	2.520
CORE_L2MPKI_35	2.476
CORE_L2MPKI_36	2.509
CORE_L2MPKI_37	2.487
CORE_L2MPKI_38	2.513
CORE_L2MPKI_39	2.473
CORE_L2MPKI_40	4.610
CORE_L2MPKI_41	4.016
CORE_L2MPKI_42	4.471
CORE_L2MPKI_43	4.235
CORE_L2MPKI_44	4.461
CORE_L2MPKI_45	4.497
CORE_L2MPKI_46	4.211
CORE_L2MPKI_47	4.228
CORE_L2MPKI_48	4.557
CORE_L2MPKI_49	4.219
CORE_L2MPKI_50	82.770
CORE_L2MPKI_51	81.766
CORE_L2MPKI_52	84.087
CORE_L2MPKI_53	81.599
CORE_L2MPKI_54	82.513
CORE_L2MPKI_55	82.388
CORE_L2MPKI_56	84.204
CORE_L2MPKI_57	83.084
CORE_L2MPKI_58	82.673
CORE_L2MPKI_59	82.361
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 29.865
MISSES-CORES
CORE_MISSES_0	161496
CORE_MISSES_1	162812
CORE_MISSES_2	166671
CORE_MISSES_3	166546
CORE_MISSES_4	160838
CORE_MISSES_5	166636
CORE_MISSES_6	159551
CORE_MISSES_7	163408
CORE_MISSES_8	163983
CORE_MISSES_9	162784
CORE_MISSES_10	162123
CORE_MISSES_11	162044
CORE_MISSES_12	161561
CORE_MISSES_13	162662
CORE_MISSES_14	160823
CORE_MISSES_15	166122
CORE_MISSES_16	162786
CORE_MISSES_17	157543
CORE_MISSES_18	166642
CORE_MISSES_19	165300
CORE_MISSES_20	160840
CORE_MISSES_21	160201
CORE_MISSES_22	160801
CORE_MISSES_23	157580
CORE_MISSES_24	158821
CORE_MISSES_25	162803
CORE_MISSES_26	162723
CORE_MISSES_27	160000
CORE_MISSES_28	160780
CORE_MISSES_29	161500
CORE_MISSES_30	138909
CORE_MISSES_31	135163
CORE_MISSES_32	139945
CORE_MISSES_33	136876
CORE_MISSES_34	139444
CORE_MISSES_35	141072
CORE_MISSES_36	140837
CORE_MISSES_37	140441
CORE_MISSES_38	140960
CORE_MISSES_39	142796
CORE_MISSES_40	150431
CORE_MISSES_41	131635
CORE_MISSES_42	143755
CORE_MISSES_43	137459
CORE_MISSES_44	147120
CORE_MISSES_45	142616
CORE_MISSES_46	138486
CORE_MISSES_47	137192
CORE_MISSES_48	146329
CORE_MISSES_49	135264
CORE_MISSES_50	161369
CORE_MISSES_51	158539
CORE_MISSES_52	162898
CORE_MISSES_53	155291
CORE_MISSES_54	161334
CORE_MISSES_55	157317
CORE_MISSES_56	165577
CORE_MISSES_57	162613
CORE_MISSES_58	160904
CORE_MISSES_59	156241
L2_MISSES = 9277193
L2_total_cache_accesses = 9969945
L2_total_cache_misses = 9277193
L2_total_cache_miss_rate = 0.9305
L2_total_cache_pending_hits = 21094
L2_total_cache_reservation_fails = 6654418
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 666627
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20559
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6776999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4794726
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2500000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1813690
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4975
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 532
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 193
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 45902
L2_cache_data_port_util = 0.071
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=28739012
icnt_total_pkts_simt_to_mem=23701996
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     335.0470
gpu_ipc_2 =       2.3372
gpu_tot_sim_cycle_stream_1 = 11714460
gpu_tot_sim_cycle_stream_2 = 11727811
gpu_sim_insn_1 = 3924894976
gpu_sim_insn_2 = 27410816
gpu_sim_cycle = 11727812
gpu_sim_insn = 3952305792
gpu_ipc =     337.0028
gpu_tot_sim_cycle = 11727812
gpu_tot_sim_insn = 3952305792
gpu_tot_ipc =     337.0028
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 54678702
gpu_stall_icnt2sh    = 264476
gpu_total_sim_rate=240159

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 62516167
	L1I_total_cache_misses = 86952
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 161440, Miss = 161440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10132060
	L1D_cache_core[1]: Access = 162800, Miss = 162800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10294914
	L1D_cache_core[2]: Access = 166660, Miss = 166660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10309628
	L1D_cache_core[3]: Access = 166540, Miss = 166540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10250612
	L1D_cache_core[4]: Access = 160820, Miss = 160820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10121489
	L1D_cache_core[5]: Access = 166620, Miss = 166620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10198162
	L1D_cache_core[6]: Access = 159540, Miss = 159540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10191225
	L1D_cache_core[7]: Access = 163400, Miss = 163400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10171274
	L1D_cache_core[8]: Access = 163980, Miss = 163980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10234565
	L1D_cache_core[9]: Access = 162780, Miss = 162780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10113304
	L1D_cache_core[10]: Access = 162120, Miss = 162120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10234727
	L1D_cache_core[11]: Access = 162040, Miss = 162040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10248769
	L1D_cache_core[12]: Access = 161560, Miss = 161560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10210076
	L1D_cache_core[13]: Access = 162660, Miss = 162660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10134711
	L1D_cache_core[14]: Access = 160820, Miss = 160820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10237317
	L1D_cache_core[15]: Access = 166120, Miss = 166120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10184220
	L1D_cache_core[16]: Access = 162780, Miss = 162780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10103347
	L1D_cache_core[17]: Access = 157540, Miss = 157540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10117855
	L1D_cache_core[18]: Access = 166640, Miss = 166640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10291778
	L1D_cache_core[19]: Access = 165300, Miss = 165300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10278308
	L1D_cache_core[20]: Access = 160840, Miss = 160840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10144526
	L1D_cache_core[21]: Access = 160200, Miss = 160200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9947016
	L1D_cache_core[22]: Access = 160800, Miss = 160800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10320758
	L1D_cache_core[23]: Access = 157580, Miss = 157580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10110411
	L1D_cache_core[24]: Access = 158820, Miss = 158820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10208293
	L1D_cache_core[25]: Access = 162800, Miss = 162800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10158336
	L1D_cache_core[26]: Access = 162720, Miss = 162720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10192244
	L1D_cache_core[27]: Access = 160000, Miss = 160000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10042527
	L1D_cache_core[28]: Access = 160780, Miss = 160780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10145404
	L1D_cache_core[29]: Access = 161500, Miss = 161500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10162153
	L1D_cache_core[30]: Access = 86644, Miss = 86644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5427038
	L1D_cache_core[31]: Access = 86684, Miss = 86684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5505116
	L1D_cache_core[32]: Access = 87344, Miss = 87344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5475327
	L1D_cache_core[33]: Access = 86684, Miss = 86684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5419301
	L1D_cache_core[34]: Access = 87344, Miss = 87344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5366224
	L1D_cache_core[35]: Access = 89964, Miss = 89964, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5493735
	L1D_cache_core[36]: Access = 88644, Miss = 88644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5445496
	L1D_cache_core[37]: Access = 89184, Miss = 89184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5524164
	L1D_cache_core[38]: Access = 88584, Miss = 88584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5533017
	L1D_cache_core[39]: Access = 91204, Miss = 91204, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5524323
	L1D_cache_core[40]: Access = 50280, Miss = 50280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3166847
	L1D_cache_core[41]: Access = 50876, Miss = 50876, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3219486
	L1D_cache_core[42]: Access = 49632, Miss = 49632, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3086338
	L1D_cache_core[43]: Access = 50244, Miss = 50244, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3147051
	L1D_cache_core[44]: Access = 50952, Miss = 50952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3149102
	L1D_cache_core[45]: Access = 48932, Miss = 48932, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3134647
	L1D_cache_core[46]: Access = 50924, Miss = 50924, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3152312
	L1D_cache_core[47]: Access = 50224, Miss = 50224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3177307
	L1D_cache_core[48]: Access = 49572, Miss = 49572, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3176884
	L1D_cache_core[49]: Access = 49604, Miss = 49604, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3114100
	L1D_cache_core[50]: Access = 206, Miss = 206, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 826
	L1D_cache_core[51]: Access = 204, Miss = 204, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 750
	L1D_cache_core[52]: Access = 206, Miss = 206, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1025
	L1D_cache_core[53]: Access = 206, Miss = 206, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[54]: Access = 202, Miss = 202, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 802
	L1D_cache_core[55]: Access = 204, Miss = 204, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 998
	L1D_cache_core[56]: Access = 206, Miss = 206, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 841
	L1D_cache_core[57]: Access = 206, Miss = 206, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[58]: Access = 204, Miss = 204, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1068
	L1D_cache_core[59]: Access = 198, Miss = 198, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 796
	L1D_total_cache_accesses = 6253762
	L1D_total_cache_misses = 6253762
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 391736542
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 312830
	L1C_total_cache_misses = 1440
	L1C_total_cache_miss_rate = 0.0046
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3753762
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 316596679
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 311390
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2500000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 75139863
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 62429215
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 86952
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
220486, 220486, 220486, 220486, 200803, 200803, 200803, 200803, 184934, 184934, 184934, 184934, 184449, 184449, 184449, 184449, 
gpgpu_n_tot_thrd_icount = 3954880384
gpgpu_n_tot_w_icount = 123590012
gpgpu_n_stall_shd_mem = 633559924
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7464527
gpgpu_n_mem_write_global = 2500000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 123785920
gpgpu_n_store_insn = 80000000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 10010560
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 633559924
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:940617097	W0_Idle:200874357	W0_Scoreboard:142255892	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:123590094
Warp Occupancy Distribution:
Stall:466570033	W0_Idle:36315696	W0_Scoreboard:105412639	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:95370352
Warp Occupancy Distribution:
Stall:474047064	W0_Idle:164558661	W0_Scoreboard:36843253	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:28219742
warp_utilization0: 0.087818
warp_utilization1: 0.135533
warp_utilization2: 0.040104
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 30030096 {8:3753762,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 340000000 {136:2500000,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 149100808 {40:3700857,72:4390,136:5518,}
traffic_breakdown_coretomem[INST_ACC_R] = 45600 {8:5700,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 510511088 {136:3753758,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 20000000 {8:2500000,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 149082168 {40:3700391,72:4390,136:5518,}
traffic_breakdown_memtocore[INST_ACC_R] = 775200 {136:5700,}
maxmrqlatency = 1565 
maxdqlatency = 0 
maxmflatency = 8040 
averagemflatency = 1369 
averagemflatency_1 = 1544 
averagemflatency_2= 1201 
averagemrqlatency_1 = 75 
averagemrqlatency_2 = 66 
max_icnt2mem_latency = 7400 
max_icnt2sh_latency = 11727811 
mrq_lat_table:4175685 	135070 	231371 	481950 	1337488 	2328380 	3106344 	2379800 	604672 	13611 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	205767 	532245 	2412481 	5387872 	1418335 	7415 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	60396 	164893 	604260 	488603 	576030 	1363297 	3481118 	2941929 	286932 	2743 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6702023 	707935 	49868 	4260 	29 	0 	0 	0 	0 	794 	1384 	2805 	5737 	11514 	25569 	48931 	94509 	175003 	335947 	883692 	914115 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	510 	1153 	21757 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        50        31        20        22        42        24        26        44        24        34        20        24        34        28        36        32 
dram[1]:        52        22        32        34        34        36        28        46        38        28        20        22        32        30        32        28 
dram[2]:        30        26        26        24        26        28        50        46        40        32        26        24        28        32        40        36 
dram[3]:        26        30        22        28        34        28        56        48        28        26        24        22        22        40        32        44 
dram[4]:        34        30        26        26        46        24        36        32        36        28        20        26        36        28        32        32 
dram[5]:        36        20        28        28        34        30        46        46        26        28        22        20        32        30        32        32 
maximum service time to same row:
dram[0]:      1438       983      1464      1191      1615      1397      1694      1951      1697      1967      1205      1800      1304      1067      1767      2444 
dram[1]:      1584      1154      1476      1309      1972      1551      1638      1601      1641      2006      1055      1348      1155      1210      1569      1361 
dram[2]:      1142      1378      1095      1613      1626      1466      1795      2022      2376      2125      1647      1232      1143      1264      1479      1543 
dram[3]:      1056      1156      1194      1138      1462      1786      1688      1854      2876      2285      1290      1249      1227      1412      1134      1236 
dram[4]:      1203      1365      1132      1708      1607      1704      1726      1838      2270      1884      1287      1638      1115      1409      1607      1755 
dram[5]:      1318      1200      1315      1110      1672      1228      1672      1591      2324      1674      1118      1244      1201      1100      1789      1894 
average row accesses per activate:
dram[0]:  1.285289  1.284017  1.286931  1.285737  1.290500  1.292941  1.294878  1.297923  1.282234  1.281841  1.285300  1.287065  1.299366  1.299406  1.302226  1.303070 
dram[1]:  1.282507  1.276648  1.285125  1.282766  1.289006  1.289890  1.292524  1.294493  1.277338  1.280533  1.283534  1.285447  1.296261  1.294204  1.298352  1.299280 
dram[2]:  1.280293  1.283858  1.283306  1.290432  1.289475  1.293392  1.301469  1.298644  1.278015  1.283459  1.284366  1.285102  1.297867  1.300218  1.304031  1.306212 
dram[3]:  1.280733  1.283459  1.281819  1.283110  1.288708  1.288223  1.291520  1.294475  1.278053  1.282793  1.286867  1.286385  1.294900  1.296485  1.298639  1.300165 
dram[4]:  1.281474  1.283345  1.288206  1.287077  1.289443  1.293417  1.294142  1.300344  1.281041  1.282628  1.285564  1.286433  1.297759  1.300289  1.302369  1.301296 
dram[5]:  1.279991  1.281327  1.281102  1.283702  1.289936  1.289136  1.291701  1.294872  1.279639  1.280856  1.283992  1.285815  1.297499  1.296584  1.300814  1.302005 
average row locality = 14794435/11471878 = 1.289626
average row locality_1 = 9884879/7426281 = 1.331067
average row locality_2 = 4909556/4045597 = 1.213555
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     96802    102936     96800     98908     97219     97730     97763     99505     97051     99752     96826     99085     94047     96472     93400     94986 
dram[1]:     95160     98504     96192     98193     96235     96198     97587     96940     96587     96227     97115     96944     93012     94082     94073     93842 
dram[2]:     98380     97611     98974     97458     98244     96041    101750     98191     98092     95884     98233     98954     96100     94094     95568     93672 
dram[3]:     96029     96254     96726     98211     97622     96392     96506     95461     97713     96428     95959     97543     94418     94278     94314     93689 
dram[4]:     96006     98371     97763     99229     95653     98578     97086     99020     97230     98183     96349    100915     94712     94649     93311     95519 
dram[5]:     95974     96733     97957     96452     95924     97680     96335     96241     96321     96781     96439     96986     92624     93925     92734     94519 
total reads: 9277161
bank skew: 102936/92624 = 1.11
chip skew: 1559282/1533625 = 1.02
number of total write accesses:
dram[0]:     57637     63782     57642     59726     58072     58562     58590     60330     57907     60606     57668     59912     54837     57280     54221     55800 
dram[1]:     55997     59342     57036     59001     57087     57050     58425     57786     57437     57082     57959     57775     53824     54899     54922     54693 
dram[2]:     59210     58433     59803     58261     59090     56900     62593     59015     58939     56736     59066     59796     56912     54898     56392     54489 
dram[3]:     56856     57095     57566     59020     58474     57237     57347     56283     58569     57284     56796     58390     55232     55092     55171     54536 
dram[4]:     56832     59202     58593     60070     56500     59422     57925     59843     58077     59039     57182     61757     55527     55459     54138     56337 
dram[5]:     56807     57567     58791     57297     56778     58526     57173     57090     57173     57639     57269     57824     53442     54741     53592     55361 
total reads: 5517341
bank skew: 63782/53442 = 1.19
chip skew: 932572/907070 = 1.03
average mf latency per bank:
dram[0]:        915      1279       911      1045       919      1045       928      1063       909      1036       914      1041       925      1057       934      1055
dram[1]:        866       894       865       883       870       892       874       895       855       880       865       889       877       898       883       913
dram[2]:        963       947       961       941       970       951       999       955       951       936       963       958       976       954       978       969
dram[3]:        880       888       884       880       892       894       898       888       876       869       886       878       894       888       902       895
dram[4]:        893       954       892       955       899       960       904       964       884       950       891       968       907       963       913       975
dram[5]:        858       871       858       864       868       872       871       881       853       861       860       868       874       876       880       887
maximum mf latency per bank:
dram[0]:       5886      8040      5231      7180      5308      7041      6474      6945      5883      7164      5657      6966      5944      7132      5409      7157
dram[1]:       6147      5823      5952      5283      5068      5799      5741      5859      6581      6100      6414      6055      6032      5450      5972      5491
dram[2]:       6158      5594      5882      5152      6039      5509      6801      5235      6388      5875      6624      5932      6321      5512      6231      5178
dram[3]:       5149      5492      5396      5836      5297      6490      5159      6125      6127      6112      6016      5555      6038      6188      5592      5436
dram[4]:       5843      6058      6229      6153      4829      6145      5863      6275      5327      6088      5994      6741      5641      5427      6003      5619
dram[5]:       5553      6250      5976      6733      5995      5780      5481      5500      6264      5649      5783      5606      5180      4483      6597      5623
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15480711 n_nop=6636767 n_act=1930151 n_pre=1930137 n_req=1975948 n_req_1=1458374 n_req_2=517574 n_req_3=0 n_rd=3118532 n_write=1865124 bw_util=0.5106 bw_util_1=0.3768 bw_util_2=0.1337 bw_util_3=0 blp=10.309529 blp_1= 6.078286 blp_2= 2.727824 blp_3= -nan
 n_activity=15450674 dram_eff=0.5115 dram_eff_1=0.3776 dram_eff_2=0.134 dram_eff_3=0
bk0: 193602a 6385481i bk1: 205872a 5379825i bk2: 193600a 5848509i bk3: 197812a 5406064i bk4: 194438a 5390975i bk5: 195460a 5154340i bk6: 195518a 4945161i bk7: 199006a 4522923i bk8: 194102a 6359426i bk9: 199502a 5780532i bk10: 193650a 5903660i bk11: 198168a 5433165i bk12: 188094a 5897813i bk13: 192938a 5385078i bk14: 186798a 5579093i bk15: 189972a 5168533i 
bw_dist = 0.377	0.134	0.000	0.488	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3317
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15480711 n_nop=6785978 n_act=1900195 n_pre=1900182 n_req=1953557 n_req_1=1458374 n_req_2=495183 n_req_3=0 n_rd=3073750 n_write=1820606 bw_util=0.5048 bw_util_1=0.3768 bw_util_2=0.1279 bw_util_3=0 blp=10.043855 blp_1= 6.016992 blp_2= 2.648252 blp_3= -nan
 n_activity=15406112 dram_eff=0.5072 dram_eff_1=0.3786 dram_eff_2=0.1286 dram_eff_3=0
bk0: 190318a 6689971i bk1: 197006a 6005306i bk2: 192384a 6083983i bk3: 196384a 5616477i bk4: 192462a 5669788i bk5: 192396a 5487412i bk6: 195168a 5113360i bk7: 193878a 5021317i bk8: 193172a 6487781i bk9: 192452a 6287183i bk10: 194230a 5990767i bk11: 193888a 5802109i bk12: 186022a 6128895i bk13: 188162a 5789108i bk14: 188146a 5623460i bk15: 187682a 5443029i 
bw_dist = 0.377	0.128	0.000	0.490	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5931
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15480711 n_nop=6651488 n_act=1926847 n_pre=1926832 n_req=1973914 n_req_1=1458378 n_req_2=515536 n_req_3=0 n_rd=3114486 n_write=1861058 bw_util=0.51 bw_util_1=0.3768 bw_util_2=0.1332 bw_util_3=0 blp=10.288456 blp_1= 6.086315 blp_2= 2.711889 blp_3= -nan
 n_activity=15443277 dram_eff=0.5113 dram_eff_1=0.3777 dram_eff_2=0.1335 dram_eff_3=0
bk0: 196760a 6210881i bk1: 195222a 6040742i bk2: 197948a 5653634i bk3: 194916a 5606972i bk4: 196488a 5293254i bk5: 192082a 5373871i bk6: 203500a 4489303i bk7: 196382a 4692239i bk8: 196184a 6246178i bk9: 191768a 6220651i bk10: 196460a 5758384i bk11: 197908a 5404225i bk12: 192200a 5631535i bk13: 188188a 5674365i bk14: 191136a 5319994i bk15: 187344a 5351760i 
bw_dist = 0.377	0.133	0.000	0.488	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2615
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15480711 n_nop=6782991 n_act=1900402 n_pre=1900389 n_req=1954211 n_req_1=1458378 n_req_2=495833 n_req_3=0 n_rd=3075050 n_write=1821879 bw_util=0.5049 bw_util_1=0.3768 bw_util_2=0.1281 bw_util_3=0 blp=10.056865 blp_1= 6.025229 blp_2= 2.646031 blp_3= -nan
 n_activity=15406274 dram_eff=0.5074 dram_eff_1=0.3786 dram_eff_2=0.1287 dram_eff_3=0
bk0: 192056a 6553953i bk1: 192508a 6288037i bk2: 193448a 6013557i bk3: 196422a 5608042i bk4: 195244a 5499863i bk5: 192782a 5431842i bk6: 193006a 5255652i bk7: 190918a 5208060i bk8: 195420a 6392290i bk9: 192854a 6263674i bk10: 191918a 6143626i bk11: 195086a 5722738i bk12: 188836a 5906588i bk13: 188550a 5736192i bk14: 188628a 5571478i bk15: 187374a 5438321i 
bw_dist = 0.377	0.128	0.000	0.490	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.61
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15480711 n_nop=6683574 n_act=1920107 n_pre=1920094 n_req=1969240 n_req_1=1458332 n_req_2=510908 n_req_3=0 n_rd=3105144 n_write=1851792 bw_util=0.5088 bw_util_1=0.3768 bw_util_2=0.132 bw_util_3=0 blp=10.227847 blp_1= 6.074137 blp_2= 2.688328 blp_3= -nan
 n_activity=15436523 dram_eff=0.5103 dram_eff_1=0.3779 dram_eff_2=0.1324 dram_eff_3=0
bk0: 192010a 6510248i bk1: 196742a 5989196i bk2: 195526a 5814071i bk3: 198458a 5411487i bk4: 191306a 5643249i bk5: 197156a 5081608i bk6: 194172a 5090268i bk7: 198040a 4646467i bk8: 194460a 6361584i bk9: 196364a 5994439i bk10: 192698a 6004807i bk11: 201830a 5236313i bk12: 189424a 5819710i bk13: 189298a 5641441i bk14: 186622a 5613290i bk15: 191038a 5140636i 
bw_dist = 0.377	0.132	0.000	0.488	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1386
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15480711 n_nop=6811064 n_act=1894156 n_pre=1894145 n_req=1950291 n_req_1=1458353 n_req_2=491938 n_req_3=0 n_rd=3067232 n_write=1814114 bw_util=0.5039 bw_util_1=0.3768 bw_util_2=0.1271 bw_util_3=0 blp=10.002248 blp_1= 6.011362 blp_2= 2.637024 blp_3= -nan
 n_activity=15398016 dram_eff=0.5066 dram_eff_1=0.3788 dram_eff_2=0.1278 dram_eff_3=0
bk0: 191948a 6568072i bk1: 193464a 6248937i bk2: 195914a 5873064i bk3: 192904a 5851797i bk4: 191842a 5730688i bk5: 195358a 5345981i bk6: 192668a 5298785i bk7: 192482a 5131672i bk8: 192642a 6555359i bk9: 193562a 6244617i bk10: 192878a 6079968i bk11: 193968a 5836160i bk12: 185248a 6175471i bk13: 187850a 5827997i bk14: 185468a 5811627i bk15: 189036a 5404791i 
bw_dist = 0.377	0.127	0.000	0.491	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5051

========= L2 cache stats =========
L2_cache_bank[0]: Access = 822307, Miss = 769911, Miss_rate = 0.936, Pending_hits = 1572, Reservation_fails = 427765
L2_cache_bank[1]: Access = 871007, Miss = 789381, Miss_rate = 0.906, Pending_hits = 2386, Reservation_fails = 710027
L2_cache_bank[2]: Access = 816506, Miss = 765964, Miss_rate = 0.938, Pending_hits = 1413, Reservation_fails = 514096
L2_cache_bank[3]: Access = 831925, Miss = 770931, Miss_rate = 0.927, Pending_hits = 1693, Reservation_fails = 614115
L2_cache_bank[4]: Access = 844353, Miss = 785342, Miss_rate = 0.930, Pending_hits = 2334, Reservation_fails = 551386
L2_cache_bank[5]: Access = 833056, Miss = 771905, Miss_rate = 0.927, Pending_hits = 1761, Reservation_fails = 518302
L2_cache_bank[6]: Access = 821475, Miss = 769292, Miss_rate = 0.936, Pending_hits = 1524, Reservation_fails = 480493
L2_cache_bank[7]: Access = 828522, Miss = 768258, Miss_rate = 0.927, Pending_hits = 1733, Reservation_fails = 576648
L2_cache_bank[8]: Access = 820402, Miss = 768111, Miss_rate = 0.936, Pending_hits = 1434, Reservation_fails = 498887
L2_cache_bank[9]: Access = 843216, Miss = 784469, Miss_rate = 0.930, Pending_hits = 2336, Reservation_fails = 723411
L2_cache_bank[10]: Access = 815130, Miss = 764308, Miss_rate = 0.938, Pending_hits = 1406, Reservation_fails = 472465
L2_cache_bank[11]: Access = 822046, Miss = 769321, Miss_rate = 0.936, Pending_hits = 1502, Reservation_fails = 566823
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 822307, Miss = 769911 (0.936), PendingHit = 1572 (0.00191)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 871007, Miss = 789381 (0.906), PendingHit = 2386 (0.00274)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 816506, Miss = 765964 (0.938), PendingHit = 1413 (0.00173)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 831925, Miss = 770931 (0.927), PendingHit = 1693 (0.00204)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 844353, Miss = 785342 (0.93), PendingHit = 2334 (0.00276)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 833056, Miss = 771905 (0.927), PendingHit = 1761 (0.00211)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 821475, Miss = 769292 (0.936), PendingHit = 1524 (0.00186)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 828522, Miss = 768258 (0.927), PendingHit = 1733 (0.00209)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 820402, Miss = 768111 (0.936), PendingHit = 1434 (0.00175)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 843216, Miss = 784469 (0.93), PendingHit = 2336 (0.00277)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 815130, Miss = 764308 (0.938), PendingHit = 1406 (0.00172)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 822046, Miss = 769321 (0.936), PendingHit = 1502 (0.00183)
L2 Cache Total Miss Rate = 0.931
Stream 1: L2 Cache Miss Rate = 0.999
Stream 2: L2 Cache Miss Rate = 0.865
Stream 1: Accesses  = 4873630
Stream 1: Misses  = 4868380
Stream 2: Accesses  = 5096315
Stream 2: Misses  = 4408813
Stream 1+2: Accesses  = 9969945
Stream 1+2: Misses  = 9277193
Total Accesses  = 9969945
MPKI-CORES
CORE_L2MPKI_0	1.597
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	2.531
CORE_L2MPKI_31	2.461
CORE_L2MPKI_32	2.530
CORE_L2MPKI_33	2.493
CORE_L2MPKI_34	2.520
CORE_L2MPKI_35	2.476
CORE_L2MPKI_36	2.509
CORE_L2MPKI_37	2.487
CORE_L2MPKI_38	2.513
CORE_L2MPKI_39	2.473
CORE_L2MPKI_40	4.610
CORE_L2MPKI_41	4.016
CORE_L2MPKI_42	4.471
CORE_L2MPKI_43	4.235
CORE_L2MPKI_44	4.461
CORE_L2MPKI_45	4.497
CORE_L2MPKI_46	4.211
CORE_L2MPKI_47	4.228
CORE_L2MPKI_48	4.557
CORE_L2MPKI_49	4.219
CORE_L2MPKI_50	82.770
CORE_L2MPKI_51	81.766
CORE_L2MPKI_52	84.087
CORE_L2MPKI_53	81.599
CORE_L2MPKI_54	82.513
CORE_L2MPKI_55	82.388
CORE_L2MPKI_56	84.204
CORE_L2MPKI_57	83.084
CORE_L2MPKI_58	82.673
CORE_L2MPKI_59	82.361
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 29.865
MISSES-CORES
CORE_MISSES_0	161496
CORE_MISSES_1	162812
CORE_MISSES_2	166671
CORE_MISSES_3	166546
CORE_MISSES_4	160838
CORE_MISSES_5	166636
CORE_MISSES_6	159551
CORE_MISSES_7	163408
CORE_MISSES_8	163983
CORE_MISSES_9	162784
CORE_MISSES_10	162123
CORE_MISSES_11	162044
CORE_MISSES_12	161561
CORE_MISSES_13	162662
CORE_MISSES_14	160823
CORE_MISSES_15	166122
CORE_MISSES_16	162786
CORE_MISSES_17	157543
CORE_MISSES_18	166642
CORE_MISSES_19	165300
CORE_MISSES_20	160840
CORE_MISSES_21	160201
CORE_MISSES_22	160801
CORE_MISSES_23	157580
CORE_MISSES_24	158821
CORE_MISSES_25	162803
CORE_MISSES_26	162723
CORE_MISSES_27	160000
CORE_MISSES_28	160780
CORE_MISSES_29	161500
CORE_MISSES_30	138909
CORE_MISSES_31	135163
CORE_MISSES_32	139945
CORE_MISSES_33	136876
CORE_MISSES_34	139444
CORE_MISSES_35	141072
CORE_MISSES_36	140837
CORE_MISSES_37	140441
CORE_MISSES_38	140960
CORE_MISSES_39	142796
CORE_MISSES_40	150431
CORE_MISSES_41	131635
CORE_MISSES_42	143755
CORE_MISSES_43	137459
CORE_MISSES_44	147120
CORE_MISSES_45	142616
CORE_MISSES_46	138486
CORE_MISSES_47	137192
CORE_MISSES_48	146329
CORE_MISSES_49	135264
CORE_MISSES_50	161369
CORE_MISSES_51	158539
CORE_MISSES_52	162898
CORE_MISSES_53	155291
CORE_MISSES_54	161334
CORE_MISSES_55	157317
CORE_MISSES_56	165577
CORE_MISSES_57	162613
CORE_MISSES_58	160904
CORE_MISSES_59	156241
L2_MISSES = 9277193
L2_total_cache_accesses = 9969945
L2_total_cache_misses = 9277193
L2_total_cache_miss_rate = 0.9305
L2_total_cache_pending_hits = 21094
L2_total_cache_reservation_fails = 6654418
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 666627
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20559
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6776999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4794726
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2500000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1813690
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4975
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 532
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 193
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 45902
L2_cache_data_port_util = 0.071
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=28739012
icnt_total_pkts_simt_to_mem=23701996
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     338.7119
gpu_ipc_2 =       2.3226
gpu_tot_sim_cycle_stream_1 = 12165726
gpu_tot_sim_cycle_stream_2 = 12182204
gpu_sim_insn_1 = 4120676736
gpu_sim_insn_2 = 28293920
gpu_sim_cycle = 12182205
gpu_sim_insn = 4148970656
gpu_ipc =     340.5763
gpu_tot_sim_cycle = 12182205
gpu_tot_sim_insn = 4148970656
gpu_tot_ipc =     340.5763
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 56994899
gpu_stall_icnt2sh    = 281965
gpu_total_sim_rate=241978

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 65625996
	L1I_total_cache_misses = 90972
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 167300, Miss = 167300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10506330
	L1D_cache_core[1]: Access = 169300, Miss = 169300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10686281
	L1D_cache_core[2]: Access = 173180, Miss = 173180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10710806
	L1D_cache_core[3]: Access = 172400, Miss = 172400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10627015
	L1D_cache_core[4]: Access = 166680, Miss = 166680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10498316
	L1D_cache_core[5]: Access = 172500, Miss = 172500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10579511
	L1D_cache_core[6]: Access = 166060, Miss = 166060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10590270
	L1D_cache_core[7]: Access = 169900, Miss = 169900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10569139
	L1D_cache_core[8]: Access = 170500, Miss = 170500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10622884
	L1D_cache_core[9]: Access = 168640, Miss = 168640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10492926
	L1D_cache_core[10]: Access = 168620, Miss = 168620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10634320
	L1D_cache_core[11]: Access = 168560, Miss = 168560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10630747
	L1D_cache_core[12]: Access = 167420, Miss = 167420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10585440
	L1D_cache_core[13]: Access = 169160, Miss = 169160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10521102
	L1D_cache_core[14]: Access = 167340, Miss = 167340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10625774
	L1D_cache_core[15]: Access = 171980, Miss = 171980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10568484
	L1D_cache_core[16]: Access = 168640, Miss = 168640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10465685
	L1D_cache_core[17]: Access = 164060, Miss = 164060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10517416
	L1D_cache_core[18]: Access = 173160, Miss = 173160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10668063
	L1D_cache_core[19]: Access = 171800, Miss = 171800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10681463
	L1D_cache_core[20]: Access = 166700, Miss = 166700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10523363
	L1D_cache_core[21]: Access = 166060, Miss = 166060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10319774
	L1D_cache_core[22]: Access = 166660, Miss = 166660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10703315
	L1D_cache_core[23]: Access = 163440, Miss = 163440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10483815
	L1D_cache_core[24]: Access = 164680, Miss = 164680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10607393
	L1D_cache_core[25]: Access = 168660, Miss = 168660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10540731
	L1D_cache_core[26]: Access = 168580, Miss = 168580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10561273
	L1D_cache_core[27]: Access = 165860, Miss = 165860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10419091
	L1D_cache_core[28]: Access = 167280, Miss = 167280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10549055
	L1D_cache_core[29]: Access = 168000, Miss = 168000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10557687
	L1D_cache_core[30]: Access = 93144, Miss = 93144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5821126
	L1D_cache_core[31]: Access = 93204, Miss = 93204, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5897893
	L1D_cache_core[32]: Access = 93204, Miss = 93204, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5856238
	L1D_cache_core[33]: Access = 93184, Miss = 93184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5820839
	L1D_cache_core[34]: Access = 93844, Miss = 93844, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5770909
	L1D_cache_core[35]: Access = 96464, Miss = 96464, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5904779
	L1D_cache_core[36]: Access = 95144, Miss = 95144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5851891
	L1D_cache_core[37]: Access = 95684, Miss = 95684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5927054
	L1D_cache_core[38]: Access = 95084, Miss = 95084, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5943992
	L1D_cache_core[39]: Access = 97064, Miss = 97064, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5899223
	L1D_cache_core[40]: Access = 56800, Miss = 56800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3562169
	L1D_cache_core[41]: Access = 56736, Miss = 56736, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3587283
	L1D_cache_core[42]: Access = 56152, Miss = 56152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3484555
	L1D_cache_core[43]: Access = 56764, Miss = 56764, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3558228
	L1D_cache_core[44]: Access = 56812, Miss = 56812, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3544764
	L1D_cache_core[45]: Access = 55452, Miss = 55452, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3535173
	L1D_cache_core[46]: Access = 57424, Miss = 57424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3552779
	L1D_cache_core[47]: Access = 56744, Miss = 56744, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3581124
	L1D_cache_core[48]: Access = 56072, Miss = 56072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3579401
	L1D_cache_core[49]: Access = 56124, Miss = 56124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3496686
	L1D_cache_core[50]: Access = 218, Miss = 218, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 826
	L1D_cache_core[51]: Access = 212, Miss = 212, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 750
	L1D_cache_core[52]: Access = 210, Miss = 210, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1025
	L1D_cache_core[53]: Access = 208, Miss = 208, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[54]: Access = 222, Miss = 222, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 802
	L1D_cache_core[55]: Access = 210, Miss = 210, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 998
	L1D_cache_core[56]: Access = 218, Miss = 218, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 841
	L1D_cache_core[57]: Access = 212, Miss = 212, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[58]: Access = 212, Miss = 212, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1068
	L1D_cache_core[59]: Access = 212, Miss = 212, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 796
	L1D_total_cache_accesses = 6566354
	L1D_total_cache_misses = 6566354
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 411232293
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 328336
	L1C_total_cache_misses = 1440
	L1C_total_cache_miss_rate = 0.0044
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3941354
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 332400185
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 326896
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2625000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 78832108
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 65535024
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 90972
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
230085, 230085, 230085, 230085, 207170, 207170, 207170, 207170, 191301, 191301, 191301, 191301, 190816, 190816, 190816, 190816, 
gpgpu_n_tot_thrd_icount = 4151671040
gpgpu_n_tot_w_icount = 129739720
gpgpu_n_stall_shd_mem = 657596620
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7741504
gpgpu_n_mem_write_global = 2625000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 129876768
gpgpu_n_store_insn = 84000000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 10506752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 657596620
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:976142577	W0_Idle:206089120	W0_Scoreboard:149893104	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:129739799
Warp Occupancy Distribution:
Stall:484012070	W0_Idle:37968276	W0_Scoreboard:109958938	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:98993016
Warp Occupancy Distribution:
Stall:492130507	W0_Idle:168120844	W0_Scoreboard:39934166	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30746783
warp_utilization0: 0.088750
warp_utilization1: 0.135434
warp_utilization2: 0.042065
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 31530832 {8:3941354,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 357000000 {136:2625000,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 152676592 {40:3790238,72:4390,136:5522,}
traffic_breakdown_coretomem[INST_ACC_R] = 47760 {8:5970,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 536024144 {136:3941354,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 21000000 {8:2625000,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 152656432 {40:3789734,72:4390,136:5522,}
traffic_breakdown_memtocore[INST_ACC_R] = 811920 {136:5970,}
maxmrqlatency = 1565 
maxdqlatency = 0 
maxmflatency = 8040 
averagemflatency = 1370 
averagemflatency_1 = 1545 
averagemflatency_2= 1204 
averagemrqlatency_1 = 75 
averagemrqlatency_2 = 66 
max_icnt2mem_latency = 7400 
max_icnt2sh_latency = 12182204 
mrq_lat_table:4338954 	140242 	239762 	500622 	1391519 	2420791 	3228973 	2471442 	627627 	14152 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	216867 	552261 	2489239 	5623554 	1476649 	7485 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	63743 	170567 	626734 	500529 	595520 	1415648 	3625551 	3075409 	295989 	2746 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6936696 	745469 	54319 	4541 	30 	0 	0 	0 	0 	794 	1384 	2805 	5737 	11514 	25569 	48931 	94509 	175003 	335947 	883692 	1039115 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	549 	1184 	22593 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        50        31        20        22        42        24        26        44        24        34        20        24        34        28        36        32 
dram[1]:        52        22        32        34        34        36        28        46        38        28        20        22        32        30        32        28 
dram[2]:        30        26        26        24        26        28        50        46        40        32        26        24        28        32        40        36 
dram[3]:        26        30        22        28        34        28        56        48        28        26        24        22        22        40        32        44 
dram[4]:        34        30        26        26        46        24        36        32        36        28        20        26        36        28        32        32 
dram[5]:        36        20        28        28        34        30        46        46        26        28        22        20        32        30        32        32 
maximum service time to same row:
dram[0]:      1438      1002      1464      1191      1615      1397      1694      1951      1697      1967      1205      1800      1304      1067      1767      2444 
dram[1]:      1584      1154      1476      1461      1972      1551      1638      1601      1641      2006      1055      1348      1155      1210      1569      1361 
dram[2]:      1142      1378      1095      1613      1626      1466      1795      2022      2376      2125      1647      1232      1143      1264      1479      1543 
dram[3]:      1056      1156      1194      1138      1462      1786      1688      1854      2876      2285      1290      1249      1227      1412      1134      1236 
dram[4]:      1203      1365      1132      1708      1607      1704      1726      1838      2270      1884      1287      1638      1115      1409      1607      1755 
dram[5]:      1318      1200      1315      1110      1672      1228      1672      1591      2324      1674      1118      1244      1201      1100      1789      1894 
average row accesses per activate:
dram[0]:  1.287930  1.286248  1.289120  1.287968  1.293067  1.295328  1.297034  1.300016  1.284375  1.283931  1.287331  1.289042  1.301570  1.301863  1.305061  1.305795 
dram[1]:  1.284885  1.279145  1.287461  1.285095  1.291131  1.292063  1.294584  1.296054  1.279711  1.282765  1.285676  1.287538  1.297665  1.296126  1.300709  1.301759 
dram[2]:  1.282668  1.286153  1.285683  1.293179  1.291587  1.295813  1.303460  1.300623  1.280508  1.285677  1.286807  1.287484  1.299980  1.302455  1.306143  1.308949 
dram[3]:  1.282962  1.285868  1.283897  1.285172  1.290476  1.290803  1.293605  1.296832  1.280289  1.284781  1.288760  1.288172  1.296808  1.298136  1.300981  1.302419 
dram[4]:  1.284045  1.285458  1.290513  1.289254  1.292086  1.295523  1.296371  1.301866  1.283426  1.285147  1.287490  1.288202  1.299680  1.302709  1.304953  1.303559 
dram[5]:  1.282322  1.283713  1.283543  1.285751  1.292269  1.291209  1.293839  1.296793  1.282139  1.283003  1.285982  1.288153  1.299930  1.298706  1.303475  1.304389 
average row locality = 15374148/11900837 = 1.291854
average row locality_1 = 10215880/7667976 = 1.332279
average row locality_2 = 5158268/4232861 = 1.218624
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    100734    106960    100902    102961    101192    101796    101811    103534    101123    103773    100772    103088     97986    100393     97339     98925 
dram[1]:     99100    102506    100229    102227    100228    100306    101647    100970    100672    100172    101052    100909     96991     98053     98044     97835 
dram[2]:    102437    101618    102983    101473    102319     99993    105729    102221    102074     99931    102158    102930    100012     98022     99573     97665 
dram[3]:     99984    100233    100770    102232    101709    100408    100535     99390    101651    100457     99957    101460     98374     98254     98266     97735 
dram[4]:    100008    102467    101787    103316     99602    102627    101125    103090    101241    102148    100346    104940     98692     98553     97296     99490 
dram[5]:     99912    100737    102001    100491     99924    101701    100375    100244    100251    100832    100345    100974     96523     97929     96679     98471 
total reads: 9660900
bank skew: 106960/96523 = 1.11
chip skew: 1623289/1597389 = 1.02
number of total write accesses:
dram[0]:     59603     65823     59783     61801     60091     60703     60684     62415     60005     62663     59659     61962     56839     59248     56221     57803 
dram[1]:     57981     61380     59123     61070     59135     59205     60532     59856     59568     59073     59931     59797     55835     56908     56934     56719 
dram[2]:     61303     60490     61867     60307     61214     58897     64615     61107     60963     58827     61045     61812     58869     56862     58435     56537 
dram[3]:     58867     59122     59667     61075     60611     59303     59418     58284     60545     59344     58845     60346     57221     57107     57145     56617 
dram[4]:     58882     61338     60677     62203     58499     61517     60000     61971     60128     61049     59234     63820     57549     57406     56162     58358 
dram[5]:     58792     59627     60887     59378     58819     60604     59256     59128     59143     59714     59230     59858     55384     56782     55563     57363 
total reads: 5713338
bank skew: 65823/55384 = 1.19
chip skew: 965303/939528 = 1.03
average mf latency per bank:
dram[0]:        918      1268       913      1042       922      1041       930      1060       911      1033       917      1038       927      1054       937      1052
dram[1]:        869       897       867       886       872       896       877       899       857       883       868       892       879       902       885       916
dram[2]:        962       948       959       942       969       952       997       956       950       937       962       958       976       956       978       971
dram[3]:        886       892       889       884       897       898       904       893       882       873       892       882       900       892       907       899
dram[4]:        897       957       895       957       903       963       909       968       888       953       895       970       910       966       916       978
dram[5]:        861       872       860       865       870       873       873       884       855       862       863       870       877       878       883       889
maximum mf latency per bank:
dram[0]:       5886      8040      5231      7180      5308      7041      6474      6945      5883      7164      5657      6966      5944      7132      5409      7157
dram[1]:       6147      5823      5952      5283      5068      5799      5741      5859      6581      6100      6414      6055      6032      5450      5972      5491
dram[2]:       6158      5594      5882      5152      6039      5509      6801      5235      6388      5875      6624      5932      6321      5512      6231      5178
dram[3]:       5149      5492      5396      5836      5297      6490      5159      6125      6127      6112      6016      5555      6038      6188      5592      5436
dram[4]:       5843      6058      6229      6153      4829      6145      5863      6275      5327      6088      5994      6741      5641      5427      6003      5619
dram[5]:       5553      6250      5976      6733      5995      5780      5481      5500      6264      5649      5783      5606      5180      4483      6597      5623
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16080510 n_nop=6900377 n_act=2001509 n_pre=2001493 n_req=2060789 n_req_1=1531294 n_req_2=529495 n_req_3=0 n_rd=3246554 n_write=1930577 bw_util=0.5126 bw_util_1=0.3809 bw_util_2=0.1317 bw_util_3=0 blp=10.298326 blp_1= 6.136717 blp_2= 2.706015 blp_3= -nan
 n_activity=16048778 dram_eff=0.5136 dram_eff_1=0.3817 dram_eff_2=0.132 dram_eff_3=0
bk0: 201468a 6650073i bk1: 213920a 5624848i bk2: 201804a 6073015i bk3: 205922a 5631482i bk4: 202384a 5616728i bk5: 203590a 5358102i bk6: 203622a 5141018i bk7: 207062a 4714647i bk8: 202238a 6607991i bk9: 207544a 6024986i bk10: 201544a 6150546i bk11: 206176a 5664589i bk12: 195970a 6128035i bk13: 200786a 5611568i bk14: 194676a 5792772i bk15: 197848a 5371116i 
bw_dist = 0.381	0.132	0.000	0.485	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3181
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16080510 n_nop=7048524 n_act=1972038 n_pre=1972026 n_req=2038441 n_req_1=1531294 n_req_2=507147 n_req_3=0 n_rd=3201852 n_write=1886070 bw_util=0.5071 bw_util_1=0.3809 bw_util_2=0.1261 bw_util_3=0 blp=10.042083 blp_1= 6.073241 blp_2= 2.629117 blp_3= -nan
 n_activity=16005055 dram_eff=0.5094 dram_eff_1=0.3827 dram_eff_2=0.1267 dram_eff_3=0
bk0: 198200a 6954336i bk1: 205008a 6253804i bk2: 200454a 6320195i bk3: 204454a 5842590i bk4: 200456a 5891570i bk5: 200611a 5688219i bk6: 203292a 5313776i bk7: 201938a 5212156i bk8: 201341a 6734141i bk9: 200344a 6538553i bk10: 202102a 6237902i bk11: 201814a 6033553i bk12: 193982a 6351521i bk13: 196106a 6005425i bk14: 196080a 5833420i bk15: 195670a 5643438i 
bw_dist = 0.381	0.126	0.000	0.488	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6094
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16080510 n_nop=6916009 n_act=1997996 n_pre=1997987 n_req=2058638 n_req_1=1531294 n_req_2=527344 n_req_3=0 n_rd=3242242 n_write=1926276 bw_util=0.5121 bw_util_1=0.3809 bw_util_2=0.1312 bw_util_3=0 blp=10.276439 blp_1= 6.144552 blp_2= 2.689647 blp_3= -nan
 n_activity=16040756 dram_eff=0.5133 dram_eff_1=0.3819 dram_eff_2=0.1315 dram_eff_3=0
bk0: 204872a 6461265i bk1: 203234a 6288207i bk2: 205962a 5891742i bk3: 202942a 5836045i bk4: 204638a 5507386i bk5: 199986a 5595372i bk6: 211458a 4698710i bk7: 204440a 4880480i bk8: 204141a 6504559i bk9: 199862a 6464276i bk10: 204312a 6009129i bk11: 205856a 5639206i bk12: 200023a 5862777i bk13: 196042a 5902075i bk14: 199144a 5528488i bk15: 195330a 5550783i 
bw_dist = 0.381	0.131	0.000	0.485	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2507
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16080510 n_nop=7046649 n_act=1972032 n_pre=1972021 n_req=2038915 n_req_1=1531294 n_req_2=507621 n_req_3=0 n_rd=3202802 n_write=1887006 bw_util=0.5072 bw_util_1=0.3809 bw_util_2=0.1263 bw_util_3=0 blp=10.054431 blp_1= 6.082678 blp_2= 2.627668 blp_3= -nan
 n_activity=16005082 dram_eff=0.5096 dram_eff_1=0.3827 dram_eff_2=0.1269 dram_eff_3=0
bk0: 199966a 6813137i bk1: 200466a 6530588i bk2: 201540a 6244017i bk3: 204460a 5833786i bk4: 203418a 5708718i bk5: 200816a 5641629i bk6: 201070a 5457748i bk7: 198780a 5414814i bk8: 203302a 6653914i bk9: 200914a 6505727i bk10: 199910a 6380875i bk11: 202918a 5963782i bk12: 196744a 6135928i bk13: 196502a 5953914i bk14: 196528a 5788453i bk15: 195468a 5628051i 
bw_dist = 0.381	0.126	0.000	0.488	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6199
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16080510 n_nop=6945811 n_act=1991861 n_pre=1991848 n_req=2054228 n_req_1=1531250 n_req_2=522978 n_req_3=0 n_rd=3233438 n_write=1917552 bw_util=0.511 bw_util_1=0.3809 bw_util_2=0.1301 bw_util_3=0 blp=10.224895 blp_1= 6.136571 blp_2= 2.666950 blp_3= -nan
 n_activity=16034241 dram_eff=0.5125 dram_eff_1=0.382 dram_eff_2=0.1305 dram_eff_3=0
bk0: 200014a 6762743i bk1: 204932a 6219842i bk2: 203574a 6044538i bk3: 206632a 5627454i bk4: 199204a 5868895i bk5: 205254a 5286527i bk6: 202246a 5286262i bk7: 206180a 4826824i bk8: 202482a 6610490i bk9: 204296a 6238418i bk10: 200690a 6242184i bk11: 209876a 5464251i bk12: 197384a 6038066i bk13: 197106a 5866671i bk14: 194588a 5819988i bk15: 198980a 5335515i 
bw_dist = 0.381	0.130	0.000	0.486	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1389
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16080510 n_nop=7075967 n_act=1965381 n_pre=1965365 n_req=2034889 n_req_1=1531272 n_req_2=503617 n_req_3=0 n_rd=3194762 n_write=1879035 bw_util=0.5062 bw_util_1=0.3809 bw_util_2=0.1253 bw_util_3=0 blp=9.998603 blp_1= 6.067939 blp_2= 2.617620 blp_3= -nan
 n_activity=15996693 dram_eff=0.5088 dram_eff_1=0.3829 dram_eff_2=0.1259 dram_eff_3=0
bk0: 199824a 6830917i bk1: 201474a 6495787i bk2: 204002a 6106241i bk3: 200982a 6075395i bk4: 199842a 5952700i bk5: 203402a 5558832i bk6: 200748a 5500076i bk7: 200488a 5329398i bk8: 200498a 6820889i bk9: 201664a 6487500i bk10: 200690a 6331885i bk11: 201946a 6066167i bk12: 193044a 6414948i bk13: 195858a 6047193i bk14: 193358a 6031602i bk15: 196942a 5610370i 
bw_dist = 0.381	0.125	0.000	0.489	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5087

========= L2 cache stats =========
L2_cache_bank[0]: Access = 855848, Miss = 801870, Miss_rate = 0.937, Pending_hits = 1590, Reservation_fails = 461466
L2_cache_bank[1]: Access = 904707, Miss = 821440, Miss_rate = 0.908, Pending_hits = 2406, Reservation_fails = 747031
L2_cache_bank[2]: Access = 849980, Miss = 797967, Miss_rate = 0.939, Pending_hits = 1430, Reservation_fails = 530643
L2_cache_bank[3]: Access = 865515, Miss = 802987, Miss_rate = 0.928, Pending_hits = 1713, Reservation_fails = 636757
L2_cache_bank[4]: Access = 877823, Miss = 817292, Miss_rate = 0.931, Pending_hits = 2349, Reservation_fails = 563135
L2_cache_bank[5]: Access = 866641, Miss = 803857, Miss_rate = 0.928, Pending_hits = 1786, Reservation_fails = 538236
L2_cache_bank[6]: Access = 854915, Miss = 801251, Miss_rate = 0.937, Pending_hits = 1546, Reservation_fails = 498014
L2_cache_bank[7]: Access = 861970, Miss = 800170, Miss_rate = 0.928, Pending_hits = 1747, Reservation_fails = 606743
L2_cache_bank[8]: Access = 853896, Miss = 800100, Miss_rate = 0.937, Pending_hits = 1448, Reservation_fails = 514321
L2_cache_bank[9]: Access = 876967, Miss = 816634, Miss_rate = 0.931, Pending_hits = 2348, Reservation_fails = 746667
L2_cache_bank[10]: Access = 848376, Miss = 796011, Miss_rate = 0.938, Pending_hits = 1419, Reservation_fails = 489012
L2_cache_bank[11]: Access = 855573, Miss = 801381, Miss_rate = 0.937, Pending_hits = 1517, Reservation_fails = 590598
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 855848, Miss = 801870 (0.937), PendingHit = 1590 (0.00186)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 904707, Miss = 821440 (0.908), PendingHit = 2406 (0.00266)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 849980, Miss = 797967 (0.939), PendingHit = 1430 (0.00168)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 865515, Miss = 802987 (0.928), PendingHit = 1713 (0.00198)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 877823, Miss = 817292 (0.931), PendingHit = 2349 (0.00268)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 866641, Miss = 803857 (0.928), PendingHit = 1786 (0.00206)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 854915, Miss = 801251 (0.937), PendingHit = 1546 (0.00181)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 861970, Miss = 800170 (0.928), PendingHit = 1747 (0.00203)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 853896, Miss = 800100 (0.937), PendingHit = 1448 (0.0017)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 876967, Miss = 816634 (0.931), PendingHit = 2348 (0.00268)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 848376, Miss = 796011 (0.938), PendingHit = 1419 (0.00167)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 855573, Miss = 801381 (0.937), PendingHit = 1517 (0.00177)
L2 Cache Total Miss Rate = 0.931
Stream 1: L2 Cache Miss Rate = 0.999
Stream 2: L2 Cache Miss Rate = 0.867
Stream 1: Accesses  = 5058820
Stream 1: Misses  = 5053309
Stream 2: Accesses  = 5313391
Stream 2: Misses  = 4607651
Stream 1+2: Accesses  = 10372211
Stream 1+2: Misses  = 9660960
Total Accesses  = 10372211
MPKI-CORES
CORE_L2MPKI_0	1.597
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	2.466
CORE_L2MPKI_31	2.402
CORE_L2MPKI_32	2.471
CORE_L2MPKI_33	2.431
CORE_L2MPKI_34	2.457
CORE_L2MPKI_35	2.418
CORE_L2MPKI_36	2.447
CORE_L2MPKI_37	2.427
CORE_L2MPKI_38	2.451
CORE_L2MPKI_39	2.421
CORE_L2MPKI_40	4.275
CORE_L2MPKI_41	3.772
CORE_L2MPKI_42	4.147
CORE_L2MPKI_43	3.940
CORE_L2MPKI_44	4.174
CORE_L2MPKI_45	4.166
CORE_L2MPKI_46	3.923
CORE_L2MPKI_47	3.934
CORE_L2MPKI_48	4.223
CORE_L2MPKI_49	3.923
CORE_L2MPKI_50	82.596
CORE_L2MPKI_51	81.785
CORE_L2MPKI_52	83.994
CORE_L2MPKI_53	81.687
CORE_L2MPKI_54	82.283
CORE_L2MPKI_55	82.378
CORE_L2MPKI_56	84.004
CORE_L2MPKI_57	83.028
CORE_L2MPKI_58	82.591
CORE_L2MPKI_59	82.207
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 29.714
MISSES-CORES
CORE_MISSES_0	167359
CORE_MISSES_1	169312
CORE_MISSES_2	173191
CORE_MISSES_3	172407
CORE_MISSES_4	166698
CORE_MISSES_5	172520
CORE_MISSES_6	166071
CORE_MISSES_7	169909
CORE_MISSES_8	170503
CORE_MISSES_9	168644
CORE_MISSES_10	168623
CORE_MISSES_11	168564
CORE_MISSES_12	167421
CORE_MISSES_13	169162
CORE_MISSES_14	167343
CORE_MISSES_15	171982
CORE_MISSES_16	168646
CORE_MISSES_17	164063
CORE_MISSES_18	173162
CORE_MISSES_19	171800
CORE_MISSES_20	166700
CORE_MISSES_21	166061
CORE_MISSES_22	166661
CORE_MISSES_23	163440
CORE_MISSES_24	164681
CORE_MISSES_25	168663
CORE_MISSES_26	168583
CORE_MISSES_27	165860
CORE_MISSES_28	167280
CORE_MISSES_29	168000
CORE_MISSES_30	145409
CORE_MISSES_31	141683
CORE_MISSES_32	145805
CORE_MISSES_33	143376
CORE_MISSES_34	145944
CORE_MISSES_35	147572
CORE_MISSES_36	147337
CORE_MISSES_37	146941
CORE_MISSES_38	147460
CORE_MISSES_39	148656
CORE_MISSES_40	156951
CORE_MISSES_41	137495
CORE_MISSES_42	150275
CORE_MISSES_43	143979
CORE_MISSES_44	152980
CORE_MISSES_45	149136
CORE_MISSES_46	144986
CORE_MISSES_47	143712
CORE_MISSES_48	152829
CORE_MISSES_49	141784
CORE_MISSES_50	168300
CORE_MISSES_51	165450
CORE_MISSES_52	170023
CORE_MISSES_53	162656
CORE_MISSES_54	168623
CORE_MISSES_55	164440
CORE_MISSES_56	172656
CORE_MISSES_57	169898
CORE_MISSES_58	167938
CORE_MISSES_59	163357
L2_MISSES = 9660960
L2_total_cache_accesses = 10372211
L2_total_cache_misses = 9660960
L2_total_cache_miss_rate = 0.9314
L2_total_cache_pending_hits = 21299
L2_total_cache_reservation_fails = 6922623
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 684686
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20738
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7035757
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4970400
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2625000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1903926
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5210
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 558
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 202
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 48197
L2_cache_data_port_util = 0.069
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=29982048
icnt_total_pkts_simt_to_mem=24693640
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     338.7119
gpu_ipc_2 =       2.3226
gpu_tot_sim_cycle_stream_1 = 12165726
gpu_tot_sim_cycle_stream_2 = 12182204
gpu_sim_insn_1 = 4120676736
gpu_sim_insn_2 = 28293920
gpu_sim_cycle = 12182205
gpu_sim_insn = 4148970656
gpu_ipc =     340.5763
gpu_tot_sim_cycle = 12182205
gpu_tot_sim_insn = 4148970656
gpu_tot_ipc =     340.5763
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 56994899
gpu_stall_icnt2sh    = 281965
gpu_total_sim_rate=241978

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 65625996
	L1I_total_cache_misses = 90972
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 167300, Miss = 167300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10506330
	L1D_cache_core[1]: Access = 169300, Miss = 169300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10686281
	L1D_cache_core[2]: Access = 173180, Miss = 173180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10710806
	L1D_cache_core[3]: Access = 172400, Miss = 172400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10627015
	L1D_cache_core[4]: Access = 166680, Miss = 166680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10498316
	L1D_cache_core[5]: Access = 172500, Miss = 172500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10579511
	L1D_cache_core[6]: Access = 166060, Miss = 166060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10590270
	L1D_cache_core[7]: Access = 169900, Miss = 169900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10569139
	L1D_cache_core[8]: Access = 170500, Miss = 170500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10622884
	L1D_cache_core[9]: Access = 168640, Miss = 168640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10492926
	L1D_cache_core[10]: Access = 168620, Miss = 168620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10634320
	L1D_cache_core[11]: Access = 168560, Miss = 168560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10630747
	L1D_cache_core[12]: Access = 167420, Miss = 167420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10585440
	L1D_cache_core[13]: Access = 169160, Miss = 169160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10521102
	L1D_cache_core[14]: Access = 167340, Miss = 167340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10625774
	L1D_cache_core[15]: Access = 171980, Miss = 171980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10568484
	L1D_cache_core[16]: Access = 168640, Miss = 168640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10465685
	L1D_cache_core[17]: Access = 164060, Miss = 164060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10517416
	L1D_cache_core[18]: Access = 173160, Miss = 173160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10668063
	L1D_cache_core[19]: Access = 171800, Miss = 171800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10681463
	L1D_cache_core[20]: Access = 166700, Miss = 166700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10523363
	L1D_cache_core[21]: Access = 166060, Miss = 166060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10319774
	L1D_cache_core[22]: Access = 166660, Miss = 166660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10703315
	L1D_cache_core[23]: Access = 163440, Miss = 163440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10483815
	L1D_cache_core[24]: Access = 164680, Miss = 164680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10607393
	L1D_cache_core[25]: Access = 168660, Miss = 168660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10540731
	L1D_cache_core[26]: Access = 168580, Miss = 168580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10561273
	L1D_cache_core[27]: Access = 165860, Miss = 165860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10419091
	L1D_cache_core[28]: Access = 167280, Miss = 167280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10549055
	L1D_cache_core[29]: Access = 168000, Miss = 168000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10557687
	L1D_cache_core[30]: Access = 93144, Miss = 93144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5821126
	L1D_cache_core[31]: Access = 93204, Miss = 93204, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5897893
	L1D_cache_core[32]: Access = 93204, Miss = 93204, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5856238
	L1D_cache_core[33]: Access = 93184, Miss = 93184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5820839
	L1D_cache_core[34]: Access = 93844, Miss = 93844, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5770909
	L1D_cache_core[35]: Access = 96464, Miss = 96464, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5904779
	L1D_cache_core[36]: Access = 95144, Miss = 95144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5851891
	L1D_cache_core[37]: Access = 95684, Miss = 95684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5927054
	L1D_cache_core[38]: Access = 95084, Miss = 95084, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5943992
	L1D_cache_core[39]: Access = 97064, Miss = 97064, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5899223
	L1D_cache_core[40]: Access = 56800, Miss = 56800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3562169
	L1D_cache_core[41]: Access = 56736, Miss = 56736, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3587283
	L1D_cache_core[42]: Access = 56152, Miss = 56152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3484555
	L1D_cache_core[43]: Access = 56764, Miss = 56764, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3558228
	L1D_cache_core[44]: Access = 56812, Miss = 56812, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3544764
	L1D_cache_core[45]: Access = 55452, Miss = 55452, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3535173
	L1D_cache_core[46]: Access = 57424, Miss = 57424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3552779
	L1D_cache_core[47]: Access = 56744, Miss = 56744, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3581124
	L1D_cache_core[48]: Access = 56072, Miss = 56072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3579401
	L1D_cache_core[49]: Access = 56124, Miss = 56124, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3496686
	L1D_cache_core[50]: Access = 218, Miss = 218, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 826
	L1D_cache_core[51]: Access = 212, Miss = 212, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 750
	L1D_cache_core[52]: Access = 210, Miss = 210, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1025
	L1D_cache_core[53]: Access = 208, Miss = 208, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[54]: Access = 222, Miss = 222, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 802
	L1D_cache_core[55]: Access = 210, Miss = 210, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 998
	L1D_cache_core[56]: Access = 218, Miss = 218, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 841
	L1D_cache_core[57]: Access = 212, Miss = 212, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[58]: Access = 212, Miss = 212, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1068
	L1D_cache_core[59]: Access = 212, Miss = 212, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 796
	L1D_total_cache_accesses = 6566354
	L1D_total_cache_misses = 6566354
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 411232293
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 328336
	L1C_total_cache_misses = 1440
	L1C_total_cache_miss_rate = 0.0044
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3941354
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 332400185
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 326896
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2625000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 78832108
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 65535024
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 90972
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
230085, 230085, 230085, 230085, 207170, 207170, 207170, 207170, 191301, 191301, 191301, 191301, 190816, 190816, 190816, 190816, 
gpgpu_n_tot_thrd_icount = 4151671040
gpgpu_n_tot_w_icount = 129739720
gpgpu_n_stall_shd_mem = 657596620
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7741504
gpgpu_n_mem_write_global = 2625000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 129876768
gpgpu_n_store_insn = 84000000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 10506752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 657596620
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:976142577	W0_Idle:206089120	W0_Scoreboard:149893104	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:129739799
Warp Occupancy Distribution:
Stall:484012070	W0_Idle:37968276	W0_Scoreboard:109958938	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:98993016
Warp Occupancy Distribution:
Stall:492130507	W0_Idle:168120844	W0_Scoreboard:39934166	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30746783
warp_utilization0: 0.088750
warp_utilization1: 0.135434
warp_utilization2: 0.042065
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 31530832 {8:3941354,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 357000000 {136:2625000,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 152676592 {40:3790238,72:4390,136:5522,}
traffic_breakdown_coretomem[INST_ACC_R] = 47760 {8:5970,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 536024144 {136:3941354,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 21000000 {8:2625000,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 152656432 {40:3789734,72:4390,136:5522,}
traffic_breakdown_memtocore[INST_ACC_R] = 811920 {136:5970,}
maxmrqlatency = 1565 
maxdqlatency = 0 
maxmflatency = 8040 
averagemflatency = 1370 
averagemflatency_1 = 1545 
averagemflatency_2= 1204 
averagemrqlatency_1 = 75 
averagemrqlatency_2 = 66 
max_icnt2mem_latency = 7400 
max_icnt2sh_latency = 12182204 
mrq_lat_table:4338954 	140242 	239762 	500622 	1391519 	2420791 	3228973 	2471442 	627627 	14152 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	216867 	552261 	2489239 	5623554 	1476649 	7485 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	63743 	170567 	626734 	500529 	595520 	1415648 	3625551 	3075409 	295989 	2746 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6936696 	745469 	54319 	4541 	30 	0 	0 	0 	0 	794 	1384 	2805 	5737 	11514 	25569 	48931 	94509 	175003 	335947 	883692 	1039115 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	549 	1184 	22593 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        50        31        20        22        42        24        26        44        24        34        20        24        34        28        36        32 
dram[1]:        52        22        32        34        34        36        28        46        38        28        20        22        32        30        32        28 
dram[2]:        30        26        26        24        26        28        50        46        40        32        26        24        28        32        40        36 
dram[3]:        26        30        22        28        34        28        56        48        28        26        24        22        22        40        32        44 
dram[4]:        34        30        26        26        46        24        36        32        36        28        20        26        36        28        32        32 
dram[5]:        36        20        28        28        34        30        46        46        26        28        22        20        32        30        32        32 
maximum service time to same row:
dram[0]:      1438      1002      1464      1191      1615      1397      1694      1951      1697      1967      1205      1800      1304      1067      1767      2444 
dram[1]:      1584      1154      1476      1461      1972      1551      1638      1601      1641      2006      1055      1348      1155      1210      1569      1361 
dram[2]:      1142      1378      1095      1613      1626      1466      1795      2022      2376      2125      1647      1232      1143      1264      1479      1543 
dram[3]:      1056      1156      1194      1138      1462      1786      1688      1854      2876      2285      1290      1249      1227      1412      1134      1236 
dram[4]:      1203      1365      1132      1708      1607      1704      1726      1838      2270      1884      1287      1638      1115      1409      1607      1755 
dram[5]:      1318      1200      1315      1110      1672      1228      1672      1591      2324      1674      1118      1244      1201      1100      1789      1894 
average row accesses per activate:
dram[0]:  1.287930  1.286248  1.289120  1.287968  1.293067  1.295328  1.297034  1.300016  1.284375  1.283931  1.287331  1.289042  1.301570  1.301863  1.305061  1.305795 
dram[1]:  1.284885  1.279145  1.287461  1.285095  1.291131  1.292063  1.294584  1.296054  1.279711  1.282765  1.285676  1.287538  1.297665  1.296126  1.300709  1.301759 
dram[2]:  1.282668  1.286153  1.285683  1.293179  1.291587  1.295813  1.303460  1.300623  1.280508  1.285677  1.286807  1.287484  1.299980  1.302455  1.306143  1.308949 
dram[3]:  1.282962  1.285868  1.283897  1.285172  1.290476  1.290803  1.293605  1.296832  1.280289  1.284781  1.288760  1.288172  1.296808  1.298136  1.300981  1.302419 
dram[4]:  1.284045  1.285458  1.290513  1.289254  1.292086  1.295523  1.296371  1.301866  1.283426  1.285147  1.287490  1.288202  1.299680  1.302709  1.304953  1.303559 
dram[5]:  1.282322  1.283713  1.283543  1.285751  1.292269  1.291209  1.293839  1.296793  1.282139  1.283003  1.285982  1.288153  1.299930  1.298706  1.303475  1.304389 
average row locality = 15374148/11900837 = 1.291854
average row locality_1 = 10215880/7667976 = 1.332279
average row locality_2 = 5158268/4232861 = 1.218624
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    100734    106960    100902    102961    101192    101796    101811    103534    101123    103773    100772    103088     97986    100393     97339     98925 
dram[1]:     99100    102506    100229    102227    100228    100306    101647    100970    100672    100172    101052    100909     96991     98053     98044     97835 
dram[2]:    102437    101618    102983    101473    102319     99993    105729    102221    102074     99931    102158    102930    100012     98022     99573     97665 
dram[3]:     99984    100233    100770    102232    101709    100408    100535     99390    101651    100457     99957    101460     98374     98254     98266     97735 
dram[4]:    100008    102467    101787    103316     99602    102627    101125    103090    101241    102148    100346    104940     98692     98553     97296     99490 
dram[5]:     99912    100737    102001    100491     99924    101701    100375    100244    100251    100832    100345    100974     96523     97929     96679     98471 
total reads: 9660900
bank skew: 106960/96523 = 1.11
chip skew: 1623289/1597389 = 1.02
number of total write accesses:
dram[0]:     59603     65823     59783     61801     60091     60703     60684     62415     60005     62663     59659     61962     56839     59248     56221     57803 
dram[1]:     57981     61380     59123     61070     59135     59205     60532     59856     59568     59073     59931     59797     55835     56908     56934     56719 
dram[2]:     61303     60490     61867     60307     61214     58897     64615     61107     60963     58827     61045     61812     58869     56862     58435     56537 
dram[3]:     58867     59122     59667     61075     60611     59303     59418     58284     60545     59344     58845     60346     57221     57107     57145     56617 
dram[4]:     58882     61338     60677     62203     58499     61517     60000     61971     60128     61049     59234     63820     57549     57406     56162     58358 
dram[5]:     58792     59627     60887     59378     58819     60604     59256     59128     59143     59714     59230     59858     55384     56782     55563     57363 
total reads: 5713338
bank skew: 65823/55384 = 1.19
chip skew: 965303/939528 = 1.03
average mf latency per bank:
dram[0]:        918      1268       913      1042       922      1041       930      1060       911      1033       917      1038       927      1054       937      1052
dram[1]:        869       897       867       886       872       896       877       899       857       883       868       892       879       902       885       916
dram[2]:        962       948       959       942       969       952       997       956       950       937       962       958       976       956       978       971
dram[3]:        886       892       889       884       897       898       904       893       882       873       892       882       900       892       907       899
dram[4]:        897       957       895       957       903       963       909       968       888       953       895       970       910       966       916       978
dram[5]:        861       872       860       865       870       873       873       884       855       862       863       870       877       878       883       889
maximum mf latency per bank:
dram[0]:       5886      8040      5231      7180      5308      7041      6474      6945      5883      7164      5657      6966      5944      7132      5409      7157
dram[1]:       6147      5823      5952      5283      5068      5799      5741      5859      6581      6100      6414      6055      6032      5450      5972      5491
dram[2]:       6158      5594      5882      5152      6039      5509      6801      5235      6388      5875      6624      5932      6321      5512      6231      5178
dram[3]:       5149      5492      5396      5836      5297      6490      5159      6125      6127      6112      6016      5555      6038      6188      5592      5436
dram[4]:       5843      6058      6229      6153      4829      6145      5863      6275      5327      6088      5994      6741      5641      5427      6003      5619
dram[5]:       5553      6250      5976      6733      5995      5780      5481      5500      6264      5649      5783      5606      5180      4483      6597      5623
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16080510 n_nop=6900377 n_act=2001509 n_pre=2001493 n_req=2060789 n_req_1=1531294 n_req_2=529495 n_req_3=0 n_rd=3246554 n_write=1930577 bw_util=0.5126 bw_util_1=0.3809 bw_util_2=0.1317 bw_util_3=0 blp=10.298326 blp_1= 6.136717 blp_2= 2.706015 blp_3= -nan
 n_activity=16048778 dram_eff=0.5136 dram_eff_1=0.3817 dram_eff_2=0.132 dram_eff_3=0
bk0: 201468a 6650073i bk1: 213920a 5624848i bk2: 201804a 6073015i bk3: 205922a 5631482i bk4: 202384a 5616728i bk5: 203590a 5358102i bk6: 203622a 5141018i bk7: 207062a 4714647i bk8: 202238a 6607991i bk9: 207544a 6024986i bk10: 201544a 6150546i bk11: 206176a 5664589i bk12: 195970a 6128035i bk13: 200786a 5611568i bk14: 194676a 5792772i bk15: 197848a 5371116i 
bw_dist = 0.381	0.132	0.000	0.485	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.3181
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16080510 n_nop=7048524 n_act=1972038 n_pre=1972026 n_req=2038441 n_req_1=1531294 n_req_2=507147 n_req_3=0 n_rd=3201852 n_write=1886070 bw_util=0.5071 bw_util_1=0.3809 bw_util_2=0.1261 bw_util_3=0 blp=10.042083 blp_1= 6.073241 blp_2= 2.629117 blp_3= -nan
 n_activity=16005055 dram_eff=0.5094 dram_eff_1=0.3827 dram_eff_2=0.1267 dram_eff_3=0
bk0: 198200a 6954336i bk1: 205008a 6253804i bk2: 200454a 6320195i bk3: 204454a 5842590i bk4: 200456a 5891570i bk5: 200611a 5688219i bk6: 203292a 5313776i bk7: 201938a 5212156i bk8: 201341a 6734141i bk9: 200344a 6538553i bk10: 202102a 6237902i bk11: 201814a 6033553i bk12: 193982a 6351521i bk13: 196106a 6005425i bk14: 196080a 5833420i bk15: 195670a 5643438i 
bw_dist = 0.381	0.126	0.000	0.488	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6094
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16080510 n_nop=6916009 n_act=1997996 n_pre=1997987 n_req=2058638 n_req_1=1531294 n_req_2=527344 n_req_3=0 n_rd=3242242 n_write=1926276 bw_util=0.5121 bw_util_1=0.3809 bw_util_2=0.1312 bw_util_3=0 blp=10.276439 blp_1= 6.144552 blp_2= 2.689647 blp_3= -nan
 n_activity=16040756 dram_eff=0.5133 dram_eff_1=0.3819 dram_eff_2=0.1315 dram_eff_3=0
bk0: 204872a 6461265i bk1: 203234a 6288207i bk2: 205962a 5891742i bk3: 202942a 5836045i bk4: 204638a 5507386i bk5: 199986a 5595372i bk6: 211458a 4698710i bk7: 204440a 4880480i bk8: 204141a 6504559i bk9: 199862a 6464276i bk10: 204312a 6009129i bk11: 205856a 5639206i bk12: 200023a 5862777i bk13: 196042a 5902075i bk14: 199144a 5528488i bk15: 195330a 5550783i 
bw_dist = 0.381	0.131	0.000	0.485	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2507
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16080510 n_nop=7046649 n_act=1972032 n_pre=1972021 n_req=2038915 n_req_1=1531294 n_req_2=507621 n_req_3=0 n_rd=3202802 n_write=1887006 bw_util=0.5072 bw_util_1=0.3809 bw_util_2=0.1263 bw_util_3=0 blp=10.054431 blp_1= 6.082678 blp_2= 2.627668 blp_3= -nan
 n_activity=16005082 dram_eff=0.5096 dram_eff_1=0.3827 dram_eff_2=0.1269 dram_eff_3=0
bk0: 199966a 6813137i bk1: 200466a 6530588i bk2: 201540a 6244017i bk3: 204460a 5833786i bk4: 203418a 5708718i bk5: 200816a 5641629i bk6: 201070a 5457748i bk7: 198780a 5414814i bk8: 203302a 6653914i bk9: 200914a 6505727i bk10: 199910a 6380875i bk11: 202918a 5963782i bk12: 196744a 6135928i bk13: 196502a 5953914i bk14: 196528a 5788453i bk15: 195468a 5628051i 
bw_dist = 0.381	0.126	0.000	0.488	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6199
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16080510 n_nop=6945811 n_act=1991861 n_pre=1991848 n_req=2054228 n_req_1=1531250 n_req_2=522978 n_req_3=0 n_rd=3233438 n_write=1917552 bw_util=0.511 bw_util_1=0.3809 bw_util_2=0.1301 bw_util_3=0 blp=10.224895 blp_1= 6.136571 blp_2= 2.666950 blp_3= -nan
 n_activity=16034241 dram_eff=0.5125 dram_eff_1=0.382 dram_eff_2=0.1305 dram_eff_3=0
bk0: 200014a 6762743i bk1: 204932a 6219842i bk2: 203574a 6044538i bk3: 206632a 5627454i bk4: 199204a 5868895i bk5: 205254a 5286527i bk6: 202246a 5286262i bk7: 206180a 4826824i bk8: 202482a 6610490i bk9: 204296a 6238418i bk10: 200690a 6242184i bk11: 209876a 5464251i bk12: 197384a 6038066i bk13: 197106a 5866671i bk14: 194588a 5819988i bk15: 198980a 5335515i 
bw_dist = 0.381	0.130	0.000	0.486	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1389
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16080510 n_nop=7075967 n_act=1965381 n_pre=1965365 n_req=2034889 n_req_1=1531272 n_req_2=503617 n_req_3=0 n_rd=3194762 n_write=1879035 bw_util=0.5062 bw_util_1=0.3809 bw_util_2=0.1253 bw_util_3=0 blp=9.998603 blp_1= 6.067939 blp_2= 2.617620 blp_3= -nan
 n_activity=15996693 dram_eff=0.5088 dram_eff_1=0.3829 dram_eff_2=0.1259 dram_eff_3=0
bk0: 199824a 6830917i bk1: 201474a 6495787i bk2: 204002a 6106241i bk3: 200982a 6075395i bk4: 199842a 5952700i bk5: 203402a 5558832i bk6: 200748a 5500076i bk7: 200488a 5329398i bk8: 200498a 6820889i bk9: 201664a 6487500i bk10: 200690a 6331885i bk11: 201946a 6066167i bk12: 193044a 6414948i bk13: 195858a 6047193i bk14: 193358a 6031602i bk15: 196942a 5610370i 
bw_dist = 0.381	0.125	0.000	0.489	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5087

========= L2 cache stats =========
L2_cache_bank[0]: Access = 855848, Miss = 801870, Miss_rate = 0.937, Pending_hits = 1590, Reservation_fails = 461466
L2_cache_bank[1]: Access = 904707, Miss = 821440, Miss_rate = 0.908, Pending_hits = 2406, Reservation_fails = 747031
L2_cache_bank[2]: Access = 849980, Miss = 797967, Miss_rate = 0.939, Pending_hits = 1430, Reservation_fails = 530643
L2_cache_bank[3]: Access = 865515, Miss = 802987, Miss_rate = 0.928, Pending_hits = 1713, Reservation_fails = 636757
L2_cache_bank[4]: Access = 877823, Miss = 817292, Miss_rate = 0.931, Pending_hits = 2349, Reservation_fails = 563135
L2_cache_bank[5]: Access = 866641, Miss = 803857, Miss_rate = 0.928, Pending_hits = 1786, Reservation_fails = 538236
L2_cache_bank[6]: Access = 854915, Miss = 801251, Miss_rate = 0.937, Pending_hits = 1546, Reservation_fails = 498014
L2_cache_bank[7]: Access = 861970, Miss = 800170, Miss_rate = 0.928, Pending_hits = 1747, Reservation_fails = 606743
L2_cache_bank[8]: Access = 853896, Miss = 800100, Miss_rate = 0.937, Pending_hits = 1448, Reservation_fails = 514321
L2_cache_bank[9]: Access = 876967, Miss = 816634, Miss_rate = 0.931, Pending_hits = 2348, Reservation_fails = 746667
L2_cache_bank[10]: Access = 848376, Miss = 796011, Miss_rate = 0.938, Pending_hits = 1419, Reservation_fails = 489012
L2_cache_bank[11]: Access = 855573, Miss = 801381, Miss_rate = 0.937, Pending_hits = 1517, Reservation_fails = 590598
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 855848, Miss = 801870 (0.937), PendingHit = 1590 (0.00186)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 904707, Miss = 821440 (0.908), PendingHit = 2406 (0.00266)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 849980, Miss = 797967 (0.939), PendingHit = 1430 (0.00168)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 865515, Miss = 802987 (0.928), PendingHit = 1713 (0.00198)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 877823, Miss = 817292 (0.931), PendingHit = 2349 (0.00268)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 866641, Miss = 803857 (0.928), PendingHit = 1786 (0.00206)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 854915, Miss = 801251 (0.937), PendingHit = 1546 (0.00181)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 861970, Miss = 800170 (0.928), PendingHit = 1747 (0.00203)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 853896, Miss = 800100 (0.937), PendingHit = 1448 (0.0017)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 876967, Miss = 816634 (0.931), PendingHit = 2348 (0.00268)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 848376, Miss = 796011 (0.938), PendingHit = 1419 (0.00167)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 855573, Miss = 801381 (0.937), PendingHit = 1517 (0.00177)
L2 Cache Total Miss Rate = 0.931
Stream 1: L2 Cache Miss Rate = 0.999
Stream 2: L2 Cache Miss Rate = 0.867
Stream 1: Accesses  = 5058820
Stream 1: Misses  = 5053309
Stream 2: Accesses  = 5313391
Stream 2: Misses  = 4607651
Stream 1+2: Accesses  = 10372211
Stream 1+2: Misses  = 9660960
Total Accesses  = 10372211
MPKI-CORES
CORE_L2MPKI_0	1.597
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	2.466
CORE_L2MPKI_31	2.402
CORE_L2MPKI_32	2.471
CORE_L2MPKI_33	2.431
CORE_L2MPKI_34	2.457
CORE_L2MPKI_35	2.418
CORE_L2MPKI_36	2.447
CORE_L2MPKI_37	2.427
CORE_L2MPKI_38	2.451
CORE_L2MPKI_39	2.421
CORE_L2MPKI_40	4.275
CORE_L2MPKI_41	3.772
CORE_L2MPKI_42	4.147
CORE_L2MPKI_43	3.940
CORE_L2MPKI_44	4.174
CORE_L2MPKI_45	4.166
CORE_L2MPKI_46	3.923
CORE_L2MPKI_47	3.934
CORE_L2MPKI_48	4.223
CORE_L2MPKI_49	3.923
CORE_L2MPKI_50	82.596
CORE_L2MPKI_51	81.785
CORE_L2MPKI_52	83.994
CORE_L2MPKI_53	81.687
CORE_L2MPKI_54	82.283
CORE_L2MPKI_55	82.378
CORE_L2MPKI_56	84.004
CORE_L2MPKI_57	83.028
CORE_L2MPKI_58	82.591
CORE_L2MPKI_59	82.207
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 29.714
MISSES-CORES
CORE_MISSES_0	167359
CORE_MISSES_1	169312
CORE_MISSES_2	173191
CORE_MISSES_3	172407
CORE_MISSES_4	166698
CORE_MISSES_5	172520
CORE_MISSES_6	166071
CORE_MISSES_7	169909
CORE_MISSES_8	170503
CORE_MISSES_9	168644
CORE_MISSES_10	168623
CORE_MISSES_11	168564
CORE_MISSES_12	167421
CORE_MISSES_13	169162
CORE_MISSES_14	167343
CORE_MISSES_15	171982
CORE_MISSES_16	168646
CORE_MISSES_17	164063
CORE_MISSES_18	173162
CORE_MISSES_19	171800
CORE_MISSES_20	166700
CORE_MISSES_21	166061
CORE_MISSES_22	166661
CORE_MISSES_23	163440
CORE_MISSES_24	164681
CORE_MISSES_25	168663
CORE_MISSES_26	168583
CORE_MISSES_27	165860
CORE_MISSES_28	167280
CORE_MISSES_29	168000
CORE_MISSES_30	145409
CORE_MISSES_31	141683
CORE_MISSES_32	145805
CORE_MISSES_33	143376
CORE_MISSES_34	145944
CORE_MISSES_35	147572
CORE_MISSES_36	147337
CORE_MISSES_37	146941
CORE_MISSES_38	147460
CORE_MISSES_39	148656
CORE_MISSES_40	156951
CORE_MISSES_41	137495
CORE_MISSES_42	150275
CORE_MISSES_43	143979
CORE_MISSES_44	152980
CORE_MISSES_45	149136
CORE_MISSES_46	144986
CORE_MISSES_47	143712
CORE_MISSES_48	152829
CORE_MISSES_49	141784
CORE_MISSES_50	168300
CORE_MISSES_51	165450
CORE_MISSES_52	170023
CORE_MISSES_53	162656
CORE_MISSES_54	168623
CORE_MISSES_55	164440
CORE_MISSES_56	172656
CORE_MISSES_57	169898
CORE_MISSES_58	167938
CORE_MISSES_59	163357
L2_MISSES = 9660960
L2_total_cache_accesses = 10372211
L2_total_cache_misses = 9660960
L2_total_cache_miss_rate = 0.9314
L2_total_cache_pending_hits = 21299
L2_total_cache_reservation_fails = 6922623
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 684686
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20738
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7035757
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4970400
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2625000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1903926
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5210
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 558
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 202
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 48197
L2_cache_data_port_util = 0.069
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=29982048
icnt_total_pkts_simt_to_mem=24693640
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     342.0380
gpu_ipc_2 =       2.3078
gpu_tot_sim_cycle_stream_1 = 12619822
gpu_tot_sim_cycle_stream_2 = 12637319
gpu_sim_insn_1 = 4316458496
gpu_sim_insn_2 = 29163808
gpu_sim_cycle = 12637320
gpu_sim_insn = 4345622304
gpu_ipc =     343.8722
gpu_tot_sim_cycle = 12637320
gpu_tot_sim_insn = 4345622304
gpu_tot_ipc =     343.8722
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 59083373
gpu_stall_icnt2sh    = 305901
gpu_total_sim_rate=243725

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 68735735
	L1I_total_cache_misses = 95119
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 173800, Miss = 173800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10882921
	L1D_cache_core[1]: Access = 175160, Miss = 175160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11049348
	L1D_cache_core[2]: Access = 179680, Miss = 179680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11113845
	L1D_cache_core[3]: Access = 178260, Miss = 178260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11019798
	L1D_cache_core[4]: Access = 172540, Miss = 172540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10873722
	L1D_cache_core[5]: Access = 179000, Miss = 179000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10976217
	L1D_cache_core[6]: Access = 172580, Miss = 172580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10965860
	L1D_cache_core[7]: Access = 176400, Miss = 176400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10973397
	L1D_cache_core[8]: Access = 177000, Miss = 177000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11018427
	L1D_cache_core[9]: Access = 175160, Miss = 175160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10884459
	L1D_cache_core[10]: Access = 174480, Miss = 174480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11016313
	L1D_cache_core[11]: Access = 174440, Miss = 174440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11005138
	L1D_cache_core[12]: Access = 173920, Miss = 173920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10985962
	L1D_cache_core[13]: Access = 175020, Miss = 175020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10893493
	L1D_cache_core[14]: Access = 173200, Miss = 173200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11007152
	L1D_cache_core[15]: Access = 177840, Miss = 177840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10957578
	L1D_cache_core[16]: Access = 174520, Miss = 174520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10845620
	L1D_cache_core[17]: Access = 170560, Miss = 170560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10911825
	L1D_cache_core[18]: Access = 179020, Miss = 179020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11040268
	L1D_cache_core[19]: Access = 177660, Miss = 177660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11047295
	L1D_cache_core[20]: Access = 172560, Miss = 172560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10893521
	L1D_cache_core[21]: Access = 172560, Miss = 172560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10724040
	L1D_cache_core[22]: Access = 173160, Miss = 173160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11103523
	L1D_cache_core[23]: Access = 169960, Miss = 169960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10881075
	L1D_cache_core[24]: Access = 170560, Miss = 170560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10979941
	L1D_cache_core[25]: Access = 174520, Miss = 174520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10919334
	L1D_cache_core[26]: Access = 174440, Miss = 174440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10942699
	L1D_cache_core[27]: Access = 171720, Miss = 171720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10794834
	L1D_cache_core[28]: Access = 173780, Miss = 173780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10955317
	L1D_cache_core[29]: Access = 174500, Miss = 174500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10953732
	L1D_cache_core[30]: Access = 99664, Miss = 99664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6208261
	L1D_cache_core[31]: Access = 99724, Miss = 99724, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6287763
	L1D_cache_core[32]: Access = 99704, Miss = 99704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6263092
	L1D_cache_core[33]: Access = 99704, Miss = 99704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6215113
	L1D_cache_core[34]: Access = 100984, Miss = 100984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6187912
	L1D_cache_core[35]: Access = 102964, Miss = 102964, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6300244
	L1D_cache_core[36]: Access = 101664, Miss = 101664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6249790
	L1D_cache_core[37]: Access = 101544, Miss = 101544, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6301418
	L1D_cache_core[38]: Access = 100944, Miss = 100944, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6335440
	L1D_cache_core[39]: Access = 103564, Miss = 103564, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6299448
	L1D_cache_core[40]: Access = 62660, Miss = 62660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3939107
	L1D_cache_core[41]: Access = 63256, Miss = 63256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3982316
	L1D_cache_core[42]: Access = 62672, Miss = 62672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3884861
	L1D_cache_core[43]: Access = 62644, Miss = 62644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3946977
	L1D_cache_core[44]: Access = 63312, Miss = 63312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3962126
	L1D_cache_core[45]: Access = 61972, Miss = 61972, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3930308
	L1D_cache_core[46]: Access = 63284, Miss = 63284, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3933461
	L1D_cache_core[47]: Access = 63264, Miss = 63264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3987634
	L1D_cache_core[48]: Access = 62572, Miss = 62572, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3979481
	L1D_cache_core[49]: Access = 62624, Miss = 62624, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3906611
	L1D_cache_core[50]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 826
	L1D_cache_core[51]: Access = 222, Miss = 222, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 750
	L1D_cache_core[52]: Access = 222, Miss = 222, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1025
	L1D_cache_core[53]: Access = 218, Miss = 218, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[54]: Access = 226, Miss = 226, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 802
	L1D_cache_core[55]: Access = 218, Miss = 218, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 998
	L1D_cache_core[56]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 841
	L1D_cache_core[57]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[58]: Access = 222, Miss = 222, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1068
	L1D_cache_core[59]: Access = 222, Miss = 222, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 796
	L1D_total_cache_accesses = 6878942
	L1D_total_cache_misses = 6878942
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 430726735
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 343829
	L1C_total_cache_misses = 1440
	L1C_total_cache_miss_rate = 0.0042
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4128942
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 348181256
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 342389
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2750000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 82545479
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 68640616
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 95119
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
239684, 239684, 239684, 239684, 216672, 216672, 216672, 216672, 197668, 197668, 197668, 197668, 197183, 197183, 197183, 197183, 
gpgpu_n_tot_thrd_icount = 4348448320
gpgpu_n_tot_w_icount = 135889010
gpgpu_n_stall_shd_mem = 681639264
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8017745
gpgpu_n_mem_write_global = 2750000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 135966848
gpgpu_n_store_insn = 88000000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11002528
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 681639264
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1011431871	W0_Idle:210503947	W0_Scoreboard:157468421	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:135889089
Warp Occupancy Distribution:
Stall:501561054	W0_Idle:38914749	W0_Scoreboard:114448717	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:102614904
Warp Occupancy Distribution:
Stall:509870817	W0_Idle:171589198	W0_Scoreboard:43019704	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:33274185
warp_utilization0: 0.089678
warp_utilization1: 0.135458
warp_utilization2: 0.043912
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33031536 {8:4128942,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 374000000 {136:2750000,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 156223416 {40:3878881,72:4394,136:5528,}
traffic_breakdown_coretomem[INST_ACC_R] = 49920 {8:6240,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 561536112 {136:4128942,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 22000000 {8:2750000,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 156202336 {40:3878354,72:4394,136:5528,}
traffic_breakdown_memtocore[INST_ACC_R] = 848640 {136:6240,}
maxmrqlatency = 1565 
maxdqlatency = 0 
maxmflatency = 8040 
averagemflatency = 1371 
averagemflatency_1 = 1544 
averagemflatency_2= 1207 
averagemrqlatency_1 = 74 
averagemrqlatency_2 = 66 
max_icnt2mem_latency = 7400 
max_icnt2sh_latency = 12637319 
mrq_lat_table:4502022 	145354 	248115 	518912 	1446328 	2512686 	3351391 	2563036 	649586 	14559 	66 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	228264 	574099 	2572005 	5849684 	1535659 	7564 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	67427 	176431 	651125 	514028 	615510 	1465969 	3766561 	3208092 	306051 	2758 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	7168399 	783641 	60127 	5077 	31 	0 	0 	0 	0 	794 	1384 	2805 	5737 	11514 	25569 	48931 	94509 	175003 	335947 	883692 	1164115 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	587 	1219 	23425 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        50        31        20        22        42        24        26        44        24        34        30        24        34        28        36        32 
dram[1]:        52        22        32        34        34        36        28        46        38        28        22        22        32        30        32        28 
dram[2]:        30        26        26        24        26        28        50        46        40        32        26        24        28        32        40        36 
dram[3]:        26        30        22        28        34        28        56        48        28        26        24        22        22        40        32        44 
dram[4]:        34        30        26        26        46        24        36        32        36        28        22        26        36        28        32        32 
dram[5]:        36        20        28        28        34        30        46        46        26        28        22        20        32        30        32        32 
maximum service time to same row:
dram[0]:      1438      1002      1464      1191      1615      1397      1694      1951      1697      1967      1205      1800      1304      1067      1767      2444 
dram[1]:      1584      1154      1476      1461      1972      1551      1638      1601      1641      2006      1055      1348      1155      1210      1569      1361 
dram[2]:      1142      1378      1095      1613      1626      1466      1795      2022      2376      2125      1647      1232      1143      1264      1479      1543 
dram[3]:      1056      1156      1194      1232      1462      1786      1688      1854      2876      2285      1290      1249      1227      1412      1134      1236 
dram[4]:      1203      1365      1132      1708      1607      1704      1726      1838      2270      1884      1287      1638      1525      1409      1607      1755 
dram[5]:      1318      1200      1315      1110      1672      1228      1672      1591      2324      1674      1118      1244      1201      1100      1789      1894 
average row accesses per activate:
dram[0]:  1.290231  1.288203  1.291099  1.289993  1.295147  1.297151  1.298800  1.301395  1.286768  1.286077  1.289793  1.291475  1.303411  1.303939  1.307348  1.308335 
dram[1]:  1.286961  1.281355  1.289533  1.287019  1.292970  1.293482  1.296331  1.297974  1.281878  1.284586  1.288342  1.289522  1.299502  1.298276  1.302619  1.304090 
dram[2]:  1.284674  1.288366  1.287795  1.294945  1.293594  1.297822  1.305055  1.302288  1.282892  1.287691  1.289024  1.290154  1.301859  1.304516  1.308022  1.311225 
dram[3]:  1.285640  1.287618  1.286011  1.287045  1.292431  1.292463  1.295470  1.298717  1.282194  1.286785  1.291120  1.290545  1.298633  1.300577  1.303296  1.304544 
dram[4]:  1.286390  1.287500  1.292081  1.291367  1.294170  1.297099  1.298260  1.303658  1.285553  1.287289  1.290176  1.290453  1.301896  1.305011  1.307453  1.305877 
dram[5]:  1.285182  1.285900  1.285400  1.287960  1.293956  1.293275  1.295683  1.298523  1.284480  1.284707  1.288358  1.290513  1.301858  1.300562  1.305663  1.306788 
average row locality = 15952055/12328393 = 1.293928
average row locality_1 = 10546563/7909258 = 1.333445
average row locality_2 = 5405492/4419135 = 1.223201
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    104723    110895    104978    107003    105223    105864    105770    107507    105019    107780    104791    107091    101966    104358    101228    102866 
dram[1]:    103088    106489    104218    106208    104245    104363    105657    104929    104620    104267    105009    104957    100955    101982    102027    101798 
dram[2]:    106421    105602    107026    105525    106252    103963    109752    106212    106051    103921    106182    106957    103994    101968    103544    101581 
dram[3]:    103911    104252    104823    106271    105656    104418    104526    103356    105657    104467    103989    105438    102400    102134    102215    101668 
dram[4]:    104010    106488    105835    107350    103585    106644    105152    107101    105241    106195    104310    108919    102598    102536    101231    103484 
dram[5]:    103852    104728    106044    104475    103911    105677    104365    104261    104219    104858    104270    104985    100497    101872    100573    102388 
total reads: 10043660
bank skew: 110895/100497 = 1.10
chip skew: 1687062/1660975 = 1.02
number of total write accesses:
dram[0]:     61633     67811     61903     63875     62168     62791     62700     64446     61954     64715     61721     64032     58858     61271     58156     59778 
dram[1]:     60015     63422     61162     63098     61184     61295     62589     61872     61564     61198     61942     61894     57852     58903     58953     58712 
dram[2]:     63324     62513     63961     62412     63201     60898     66681     63135     62988     60861     63112     63897     60889     58872     60463     58496 
dram[3]:     60845     61188     61763     63162     62595     61344     61460     60282     62595     61397     60918     62369     59298     59053     59139     58607 
dram[4]:     60909     63396     62771     64295     60521     63575     62087     64022     62175     63135     61236     65847     59518     59442     58145     60398 
dram[5]:     60768     61646     62954     61413     60852     62613     61301     61190     61163     61803     61209     61918     57405     58776     57501     59312 
total reads: 5908481
bank skew: 67811/57405 = 1.18
chip skew: 997812/971824 = 1.03
average mf latency per bank:
dram[0]:        918      1258       913      1039       922      1038       931      1056       911      1030       917      1035       928      1050       937      1049
dram[1]:        875       902       873       893       878       902       883       905       863       889       873       897       885       907       891       921
dram[2]:        963       950       960       943       969       954       997       958       951       938       962       959       976       956       978       972
dram[3]:        888       896       891       889       898       902       905       897       883       877       893       887       901       897       908       903
dram[4]:        900       957       898       958       906       964       911       969       890       953       898       970       913       967       918       978
dram[5]:        861       873       860       866       870       875       873       884       855       863       862       871       876       879       882       889
maximum mf latency per bank:
dram[0]:       5886      8040      5231      7180      5308      7041      6474      6945      5883      7164      5657      6966      5944      7132      5409      7157
dram[1]:       6147      5823      5952      5283      5068      5799      5741      5859      6581      6100      6414      6055      6032      5450      5972      5491
dram[2]:       6158      5594      5882      5152      6039      5509      6801      5235      6388      5875      6624      5932      6321      5512      6231      5178
dram[3]:       5149      5492      5396      5836      5297      6490      5159      6125      6127      6112      6016      5555      6038      6188      5592      5436
dram[4]:       5843      6058      6229      6153      4829      6145      5863      6275      5327      6088      5994      6741      5641      5427      6003      5619
dram[5]:       5553      6250      5976      6733      5995      5780      5481      5500      6264      5649      5783      5606      5180      4483      6597      5623
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16681262 n_nop=7166393 n_act=2072593 n_pre=2072581 n_req=2145394 n_req_1=1604210 n_req_2=541184 n_req_3=0 n_rd=3374092 n_write=1995603 bw_util=0.5144 bw_util_1=0.3847 bw_util_2=0.1298 bw_util_3=0 blp=10.285110 blp_1= 6.189204 blp_2= 2.685650 blp_3= -nan
 n_activity=16647637 dram_eff=0.5155 dram_eff_1=0.3855 dram_eff_2=0.13 dram_eff_3=0
bk0: 209446a 6910134i bk1: 221790a 5878015i bk2: 209956a 6305271i bk3: 214002a 5861543i bk4: 210442a 5837143i bk5: 211726a 5564749i bk6: 211538a 5349439i bk7: 215010a 4916585i bk8: 210034a 6875152i bk9: 215552a 6273048i bk10: 209582a 6391095i bk11: 214182a 5890260i bk12: 203932a 6352792i bk13: 208714a 5829334i bk14: 202456a 6019760i bk15: 205730a 5581697i 
bw_dist = 0.385	0.130	0.000	0.484	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.299
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16681262 n_nop=7313108 n_act=2043644 n_pre=2043633 n_req=2123144 n_req_1=1604210 n_req_2=518934 n_req_3=0 n_rd=3329599 n_write=1951278 bw_util=0.5091 bw_util_1=0.3847 bw_util_2=0.1244 bw_util_3=0 blp=10.038606 blp_1= 6.124862 blp_2= 2.612034 blp_3= -nan
 n_activity=16604476 dram_eff=0.5115 dram_eff_1=0.3865 dram_eff_2=0.125 dram_eff_3=0
bk0: 206176a 7210589i bk1: 212974a 6502956i bk2: 208436a 6562674i bk3: 212416a 6075113i bk4: 208490a 6113485i bk5: 208726a 5895743i bk6: 211310a 5524271i bk7: 209856a 5410020i bk8: 209240a 6999068i bk9: 208532a 6775640i bk10: 210012a 6483385i bk11: 209912a 6260590i bk12: 201909a 6577104i bk13: 203964a 6225957i bk14: 204052a 6049250i bk15: 203594a 5846036i 
bw_dist = 0.385	0.124	0.000	0.486	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6149
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16681262 n_nop=7181559 n_act=2069228 n_pre=2069215 n_req=2143285 n_req_1=1604214 n_req_2=539071 n_req_3=0 n_rd=3369886 n_write=1991374 bw_util=0.5139 bw_util_1=0.3847 bw_util_2=0.1293 bw_util_3=0 blp=10.264844 blp_1= 6.197952 blp_2= 2.670476 blp_3= -nan
 n_activity=16639581 dram_eff=0.5152 dram_eff_1=0.3856 dram_eff_2=0.1296 dram_eff_3=0
bk0: 212842a 6721166i bk1: 211204a 6532632i bk2: 214052a 6124228i bk3: 211050a 6059480i bk4: 212504a 5738703i bk5: 207926a 5813634i bk6: 219504a 4902013i bk7: 212416a 5079674i bk8: 212102a 6762838i bk9: 207842a 6716689i bk10: 212364a 6243850i bk11: 213910a 5866722i bk12: 207986a 6087549i bk13: 203936a 6126323i bk14: 207086a 5742583i bk15: 203162a 5764389i 
bw_dist = 0.385	0.129	0.000	0.484	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2334
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16681262 n_nop=7312201 n_act=2043357 n_pre=2043343 n_req=2123515 n_req_1=1604214 n_req_2=519301 n_req_3=0 n_rd=3330343 n_write=1952018 bw_util=0.5092 bw_util_1=0.3847 bw_util_2=0.1245 bw_util_3=0 blp=10.047994 blp_1= 6.132607 blp_2= 2.609664 blp_3= -nan
 n_activity=16604172 dram_eff=0.5116 dram_eff_1=0.3865 dram_eff_2=0.1251 dram_eff_3=0
bk0: 207822a 7077523i bk1: 208500a 6777714i bk2: 209646a 6481594i bk3: 212542a 6058680i bk4: 211310a 5946062i bk5: 208832a 5857506i bk6: 209052a 5666756i bk7: 206710a 5621160i bk8: 211314a 6910784i bk9: 208932a 6754726i bk10: 207978a 6617905i bk11: 210875a 6202810i bk12: 204800a 6358092i bk13: 204268a 6184934i bk14: 204426a 6007007i bk15: 203336a 5835613i 
bw_dist = 0.385	0.125	0.000	0.486	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.622
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16681262 n_nop=7210619 n_act=2063205 n_pre=2063196 n_req=2139013 n_req_1=1604168 n_req_2=534845 n_req_3=0 n_rd=3361330 n_write=1982912 bw_util=0.5129 bw_util_1=0.3847 bw_util_2=0.1282 bw_util_3=0 blp=10.216979 blp_1= 6.191341 blp_2= 2.648164 blp_3= -nan
 n_activity=16633025 dram_eff=0.5144 dram_eff_1=0.3858 dram_eff_2=0.1286 dram_eff_3=0
bk0: 208018a 7015877i bk1: 212974a 6466331i bk2: 211670a 6277162i bk3: 214698a 5853844i bk4: 207170a 6091545i bk5: 213284a 5500050i bk6: 210304a 5485249i bk7: 214200a 5022856i bk8: 210482a 6867316i bk9: 212390a 6479216i bk10: 208616a 6486214i bk11: 217836a 5701256i bk12: 205196a 6270961i bk13: 205070a 6080795i bk14: 202456a 6037706i bk15: 206966a 5532974i 
bw_dist = 0.385	0.128	0.000	0.484	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1295
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16681262 n_nop=7343062 n_act=2036338 n_pre=2036326 n_req=2119309 n_req_1=1604191 n_req_2=515118 n_req_3=0 n_rd=3321924 n_write=1943612 bw_util=0.5082 bw_util_1=0.3847 bw_util_2=0.1235 bw_util_3=0 blp=9.990970 blp_1= 6.118056 blp_2= 2.600095 blp_3= -nan
 n_activity=16595607 dram_eff=0.5108 dram_eff_1=0.3867 dram_eff_2=0.1242 dram_eff_3=0
bk0: 207702a 7096451i bk1: 209454a 6749305i bk2: 212088a 6342782i bk3: 208950a 6311476i bk4: 207820a 6181837i bk5: 211354a 5781485i bk6: 208730a 5714341i bk7: 208518a 5529287i bk8: 208436a 7084641i bk9: 209710a 6732850i bk10: 208538a 6585245i bk11: 209968a 6302498i bk12: 200992a 6647558i bk13: 203742a 6278886i bk14: 201146a 6257288i bk15: 204776a 5823953i 
bw_dist = 0.385	0.124	0.000	0.487	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.506

========= L2 cache stats =========
L2_cache_bank[0]: Access = 889239, Miss = 833706, Miss_rate = 0.938, Pending_hits = 1609, Reservation_fails = 481805
L2_cache_bank[1]: Access = 938274, Miss = 853371, Miss_rate = 0.910, Pending_hits = 2425, Reservation_fails = 775778
L2_cache_bank[2]: Access = 883342, Miss = 829827, Miss_rate = 0.939, Pending_hits = 1446, Reservation_fails = 556157
L2_cache_bank[3]: Access = 899118, Miss = 834999, Miss_rate = 0.929, Pending_hits = 1731, Reservation_fails = 677434
L2_cache_bank[4]: Access = 911272, Miss = 849228, Miss_rate = 0.932, Pending_hits = 2367, Reservation_fails = 591584
L2_cache_bank[5]: Access = 900104, Miss = 835735, Miss_rate = 0.928, Pending_hits = 1798, Reservation_fails = 573938
L2_cache_bank[6]: Access = 888416, Miss = 833182, Miss_rate = 0.938, Pending_hits = 1560, Reservation_fails = 516649
L2_cache_bank[7]: Access = 895379, Miss = 832012, Miss_rate = 0.929, Pending_hits = 1767, Reservation_fails = 628657
L2_cache_bank[8]: Access = 887314, Miss = 831969, Miss_rate = 0.938, Pending_hits = 1469, Reservation_fails = 553230
L2_cache_bank[9]: Access = 910650, Miss = 848725, Miss_rate = 0.932, Pending_hits = 2357, Reservation_fails = 794972
L2_cache_bank[10]: Access = 881654, Miss = 827743, Miss_rate = 0.939, Pending_hits = 1435, Reservation_fails = 511387
L2_cache_bank[11]: Access = 888972, Miss = 833256, Miss_rate = 0.937, Pending_hits = 1526, Reservation_fails = 618058
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 889239, Miss = 833706 (0.938), PendingHit = 1609 (0.00181)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 938274, Miss = 853371 (0.91), PendingHit = 2425 (0.00258)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 883342, Miss = 829827 (0.939), PendingHit = 1446 (0.00164)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 899118, Miss = 834999 (0.929), PendingHit = 1731 (0.00193)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 911272, Miss = 849228 (0.932), PendingHit = 2367 (0.0026)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 900104, Miss = 835735 (0.928), PendingHit = 1798 (0.002)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 888416, Miss = 833182 (0.938), PendingHit = 1560 (0.00176)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 895379, Miss = 832012 (0.929), PendingHit = 1767 (0.00197)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 887314, Miss = 831969 (0.938), PendingHit = 1469 (0.00166)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 910650, Miss = 848725 (0.932), PendingHit = 2357 (0.00259)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 881654, Miss = 827743 (0.939), PendingHit = 1435 (0.00163)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 888972, Miss = 833256 (0.937), PendingHit = 1526 (0.00172)
L2 Cache Total Miss Rate = 0.932
Stream 1: L2 Cache Miss Rate = 0.999
Stream 2: L2 Cache Miss Rate = 0.869
Stream 1: Accesses  = 5243970
Stream 1: Misses  = 5238198
Stream 2: Accesses  = 5529764
Stream 2: Misses  = 4805555
Stream 1+2: Accesses  = 10773734
Stream 1+2: Misses  = 10043753
Total Accesses  = 10773734
MPKI-CORES
CORE_L2MPKI_0	1.597
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	2.410
CORE_L2MPKI_31	2.349
CORE_L2MPKI_32	2.415
CORE_L2MPKI_33	2.377
CORE_L2MPKI_34	2.397
CORE_L2MPKI_35	2.366
CORE_L2MPKI_36	2.393
CORE_L2MPKI_37	2.379
CORE_L2MPKI_38	2.401
CORE_L2MPKI_39	2.369
CORE_L2MPKI_40	4.031
CORE_L2MPKI_41	3.553
CORE_L2MPKI_42	3.889
CORE_L2MPKI_43	3.725
CORE_L2MPKI_44	3.916
CORE_L2MPKI_45	3.903
CORE_L2MPKI_46	3.713
CORE_L2MPKI_47	3.699
CORE_L2MPKI_48	3.958
CORE_L2MPKI_49	3.687
CORE_L2MPKI_50	82.637
CORE_L2MPKI_51	81.745
CORE_L2MPKI_52	83.790
CORE_L2MPKI_53	81.573
CORE_L2MPKI_54	82.279
CORE_L2MPKI_55	82.331
CORE_L2MPKI_56	83.902
CORE_L2MPKI_57	82.876
CORE_L2MPKI_58	82.538
CORE_L2MPKI_59	82.122
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 29.591
MISSES-CORES
CORE_MISSES_0	173861
CORE_MISSES_1	175175
CORE_MISSES_2	179691
CORE_MISSES_3	178267
CORE_MISSES_4	172558
CORE_MISSES_5	179021
CORE_MISSES_6	172591
CORE_MISSES_7	176409
CORE_MISSES_8	177003
CORE_MISSES_9	175164
CORE_MISSES_10	174484
CORE_MISSES_11	174445
CORE_MISSES_12	173921
CORE_MISSES_13	175022
CORE_MISSES_14	173203
CORE_MISSES_15	177842
CORE_MISSES_16	174527
CORE_MISSES_17	170563
CORE_MISSES_18	179022
CORE_MISSES_19	177660
CORE_MISSES_20	172560
CORE_MISSES_21	172561
CORE_MISSES_22	173161
CORE_MISSES_23	169960
CORE_MISSES_24	170561
CORE_MISSES_25	174523
CORE_MISSES_26	174443
CORE_MISSES_27	171720
CORE_MISSES_28	173780
CORE_MISSES_29	174500
CORE_MISSES_30	151929
CORE_MISSES_31	148203
CORE_MISSES_32	152305
CORE_MISSES_33	149896
CORE_MISSES_34	153084
CORE_MISSES_35	154072
CORE_MISSES_36	153857
CORE_MISSES_37	152801
CORE_MISSES_38	153320
CORE_MISSES_39	155156
CORE_MISSES_40	162811
CORE_MISSES_41	144015
CORE_MISSES_42	156795
CORE_MISSES_43	149859
CORE_MISSES_44	159480
CORE_MISSES_45	155656
CORE_MISSES_46	150846
CORE_MISSES_47	150232
CORE_MISSES_48	159329
CORE_MISSES_49	148284
CORE_MISSES_50	175566
CORE_MISSES_51	172656
CORE_MISSES_52	176562
CORE_MISSES_53	169980
CORE_MISSES_54	175188
CORE_MISSES_55	171375
CORE_MISSES_56	179618
CORE_MISSES_57	176779
CORE_MISSES_58	175369
CORE_MISSES_59	170532
L2_MISSES = 10043753
L2_total_cache_accesses = 10773734
L2_total_cache_misses = 10043753
L2_total_cache_miss_rate = 0.9322
L2_total_cache_pending_hits = 21490
L2_total_cache_reservation_fails = 7279649
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 702991
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20902
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7293541
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5208053
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2750000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2020948
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5444
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 585
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 211
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 50548
L2_cache_data_port_util = 0.068
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=31223620
icnt_total_pkts_simt_to_mem=25683826
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     342.0380
gpu_ipc_2 =       2.3078
gpu_tot_sim_cycle_stream_1 = 12619822
gpu_tot_sim_cycle_stream_2 = 12637319
gpu_sim_insn_1 = 4316458496
gpu_sim_insn_2 = 29163808
gpu_sim_cycle = 12637320
gpu_sim_insn = 4345622304
gpu_ipc =     343.8722
gpu_tot_sim_cycle = 12637320
gpu_tot_sim_insn = 4345622304
gpu_tot_ipc =     343.8722
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 59083373
gpu_stall_icnt2sh    = 305901
gpu_total_sim_rate=243725

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 68735735
	L1I_total_cache_misses = 95119
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 173800, Miss = 173800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10882921
	L1D_cache_core[1]: Access = 175160, Miss = 175160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11049348
	L1D_cache_core[2]: Access = 179680, Miss = 179680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11113845
	L1D_cache_core[3]: Access = 178260, Miss = 178260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11019798
	L1D_cache_core[4]: Access = 172540, Miss = 172540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10873722
	L1D_cache_core[5]: Access = 179000, Miss = 179000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10976217
	L1D_cache_core[6]: Access = 172580, Miss = 172580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10965860
	L1D_cache_core[7]: Access = 176400, Miss = 176400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10973397
	L1D_cache_core[8]: Access = 177000, Miss = 177000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11018427
	L1D_cache_core[9]: Access = 175160, Miss = 175160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10884459
	L1D_cache_core[10]: Access = 174480, Miss = 174480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11016313
	L1D_cache_core[11]: Access = 174440, Miss = 174440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11005138
	L1D_cache_core[12]: Access = 173920, Miss = 173920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10985962
	L1D_cache_core[13]: Access = 175020, Miss = 175020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10893493
	L1D_cache_core[14]: Access = 173200, Miss = 173200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11007152
	L1D_cache_core[15]: Access = 177840, Miss = 177840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10957578
	L1D_cache_core[16]: Access = 174520, Miss = 174520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10845620
	L1D_cache_core[17]: Access = 170560, Miss = 170560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10911825
	L1D_cache_core[18]: Access = 179020, Miss = 179020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11040268
	L1D_cache_core[19]: Access = 177660, Miss = 177660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11047295
	L1D_cache_core[20]: Access = 172560, Miss = 172560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10893521
	L1D_cache_core[21]: Access = 172560, Miss = 172560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10724040
	L1D_cache_core[22]: Access = 173160, Miss = 173160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11103523
	L1D_cache_core[23]: Access = 169960, Miss = 169960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10881075
	L1D_cache_core[24]: Access = 170560, Miss = 170560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10979941
	L1D_cache_core[25]: Access = 174520, Miss = 174520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10919334
	L1D_cache_core[26]: Access = 174440, Miss = 174440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10942699
	L1D_cache_core[27]: Access = 171720, Miss = 171720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10794834
	L1D_cache_core[28]: Access = 173780, Miss = 173780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10955317
	L1D_cache_core[29]: Access = 174500, Miss = 174500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10953732
	L1D_cache_core[30]: Access = 99664, Miss = 99664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6208261
	L1D_cache_core[31]: Access = 99724, Miss = 99724, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6287763
	L1D_cache_core[32]: Access = 99704, Miss = 99704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6263092
	L1D_cache_core[33]: Access = 99704, Miss = 99704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6215113
	L1D_cache_core[34]: Access = 100984, Miss = 100984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6187912
	L1D_cache_core[35]: Access = 102964, Miss = 102964, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6300244
	L1D_cache_core[36]: Access = 101664, Miss = 101664, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6249790
	L1D_cache_core[37]: Access = 101544, Miss = 101544, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6301418
	L1D_cache_core[38]: Access = 100944, Miss = 100944, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6335440
	L1D_cache_core[39]: Access = 103564, Miss = 103564, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6299448
	L1D_cache_core[40]: Access = 62660, Miss = 62660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3939107
	L1D_cache_core[41]: Access = 63256, Miss = 63256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3982316
	L1D_cache_core[42]: Access = 62672, Miss = 62672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3884861
	L1D_cache_core[43]: Access = 62644, Miss = 62644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3946977
	L1D_cache_core[44]: Access = 63312, Miss = 63312, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3962126
	L1D_cache_core[45]: Access = 61972, Miss = 61972, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3930308
	L1D_cache_core[46]: Access = 63284, Miss = 63284, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3933461
	L1D_cache_core[47]: Access = 63264, Miss = 63264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3987634
	L1D_cache_core[48]: Access = 62572, Miss = 62572, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3979481
	L1D_cache_core[49]: Access = 62624, Miss = 62624, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3906611
	L1D_cache_core[50]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 826
	L1D_cache_core[51]: Access = 222, Miss = 222, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 750
	L1D_cache_core[52]: Access = 222, Miss = 222, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1025
	L1D_cache_core[53]: Access = 218, Miss = 218, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[54]: Access = 226, Miss = 226, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 802
	L1D_cache_core[55]: Access = 218, Miss = 218, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 998
	L1D_cache_core[56]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 841
	L1D_cache_core[57]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[58]: Access = 222, Miss = 222, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1068
	L1D_cache_core[59]: Access = 222, Miss = 222, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 796
	L1D_total_cache_accesses = 6878942
	L1D_total_cache_misses = 6878942
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 430726735
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 343829
	L1C_total_cache_misses = 1440
	L1C_total_cache_miss_rate = 0.0042
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4128942
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 348181256
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 342389
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2750000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 82545479
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 68640616
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 95119
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
239684, 239684, 239684, 239684, 216672, 216672, 216672, 216672, 197668, 197668, 197668, 197668, 197183, 197183, 197183, 197183, 
gpgpu_n_tot_thrd_icount = 4348448320
gpgpu_n_tot_w_icount = 135889010
gpgpu_n_stall_shd_mem = 681639264
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8017745
gpgpu_n_mem_write_global = 2750000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 135966848
gpgpu_n_store_insn = 88000000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11002528
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 681639264
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1011431871	W0_Idle:210503947	W0_Scoreboard:157468421	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:135889089
Warp Occupancy Distribution:
Stall:501561054	W0_Idle:38914749	W0_Scoreboard:114448717	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:102614904
Warp Occupancy Distribution:
Stall:509870817	W0_Idle:171589198	W0_Scoreboard:43019704	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:33274185
warp_utilization0: 0.089678
warp_utilization1: 0.135458
warp_utilization2: 0.043912
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33031536 {8:4128942,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 374000000 {136:2750000,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 156223416 {40:3878881,72:4394,136:5528,}
traffic_breakdown_coretomem[INST_ACC_R] = 49920 {8:6240,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 561536112 {136:4128942,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 22000000 {8:2750000,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 156202336 {40:3878354,72:4394,136:5528,}
traffic_breakdown_memtocore[INST_ACC_R] = 848640 {136:6240,}
maxmrqlatency = 1565 
maxdqlatency = 0 
maxmflatency = 8040 
averagemflatency = 1371 
averagemflatency_1 = 1544 
averagemflatency_2= 1207 
averagemrqlatency_1 = 74 
averagemrqlatency_2 = 66 
max_icnt2mem_latency = 7400 
max_icnt2sh_latency = 12637319 
mrq_lat_table:4502022 	145354 	248115 	518912 	1446328 	2512686 	3351391 	2563036 	649586 	14559 	66 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	228264 	574099 	2572005 	5849684 	1535659 	7564 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	67427 	176431 	651125 	514028 	615510 	1465969 	3766561 	3208092 	306051 	2758 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	7168399 	783641 	60127 	5077 	31 	0 	0 	0 	0 	794 	1384 	2805 	5737 	11514 	25569 	48931 	94509 	175003 	335947 	883692 	1164115 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	587 	1219 	23425 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        50        31        20        22        42        24        26        44        24        34        30        24        34        28        36        32 
dram[1]:        52        22        32        34        34        36        28        46        38        28        22        22        32        30        32        28 
dram[2]:        30        26        26        24        26        28        50        46        40        32        26        24        28        32        40        36 
dram[3]:        26        30        22        28        34        28        56        48        28        26        24        22        22        40        32        44 
dram[4]:        34        30        26        26        46        24        36        32        36        28        22        26        36        28        32        32 
dram[5]:        36        20        28        28        34        30        46        46        26        28        22        20        32        30        32        32 
maximum service time to same row:
dram[0]:      1438      1002      1464      1191      1615      1397      1694      1951      1697      1967      1205      1800      1304      1067      1767      2444 
dram[1]:      1584      1154      1476      1461      1972      1551      1638      1601      1641      2006      1055      1348      1155      1210      1569      1361 
dram[2]:      1142      1378      1095      1613      1626      1466      1795      2022      2376      2125      1647      1232      1143      1264      1479      1543 
dram[3]:      1056      1156      1194      1232      1462      1786      1688      1854      2876      2285      1290      1249      1227      1412      1134      1236 
dram[4]:      1203      1365      1132      1708      1607      1704      1726      1838      2270      1884      1287      1638      1525      1409      1607      1755 
dram[5]:      1318      1200      1315      1110      1672      1228      1672      1591      2324      1674      1118      1244      1201      1100      1789      1894 
average row accesses per activate:
dram[0]:  1.290231  1.288203  1.291099  1.289993  1.295147  1.297151  1.298800  1.301395  1.286768  1.286077  1.289793  1.291475  1.303411  1.303939  1.307348  1.308335 
dram[1]:  1.286961  1.281355  1.289533  1.287019  1.292970  1.293482  1.296331  1.297974  1.281878  1.284586  1.288342  1.289522  1.299502  1.298276  1.302619  1.304090 
dram[2]:  1.284674  1.288366  1.287795  1.294945  1.293594  1.297822  1.305055  1.302288  1.282892  1.287691  1.289024  1.290154  1.301859  1.304516  1.308022  1.311225 
dram[3]:  1.285640  1.287618  1.286011  1.287045  1.292431  1.292463  1.295470  1.298717  1.282194  1.286785  1.291120  1.290545  1.298633  1.300577  1.303296  1.304544 
dram[4]:  1.286390  1.287500  1.292081  1.291367  1.294170  1.297099  1.298260  1.303658  1.285553  1.287289  1.290176  1.290453  1.301896  1.305011  1.307453  1.305877 
dram[5]:  1.285182  1.285900  1.285400  1.287960  1.293956  1.293275  1.295683  1.298523  1.284480  1.284707  1.288358  1.290513  1.301858  1.300562  1.305663  1.306788 
average row locality = 15952055/12328393 = 1.293928
average row locality_1 = 10546563/7909258 = 1.333445
average row locality_2 = 5405492/4419135 = 1.223201
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    104723    110895    104978    107003    105223    105864    105770    107507    105019    107780    104791    107091    101966    104358    101228    102866 
dram[1]:    103088    106489    104218    106208    104245    104363    105657    104929    104620    104267    105009    104957    100955    101982    102027    101798 
dram[2]:    106421    105602    107026    105525    106252    103963    109752    106212    106051    103921    106182    106957    103994    101968    103544    101581 
dram[3]:    103911    104252    104823    106271    105656    104418    104526    103356    105657    104467    103989    105438    102400    102134    102215    101668 
dram[4]:    104010    106488    105835    107350    103585    106644    105152    107101    105241    106195    104310    108919    102598    102536    101231    103484 
dram[5]:    103852    104728    106044    104475    103911    105677    104365    104261    104219    104858    104270    104985    100497    101872    100573    102388 
total reads: 10043660
bank skew: 110895/100497 = 1.10
chip skew: 1687062/1660975 = 1.02
number of total write accesses:
dram[0]:     61633     67811     61903     63875     62168     62791     62700     64446     61954     64715     61721     64032     58858     61271     58156     59778 
dram[1]:     60015     63422     61162     63098     61184     61295     62589     61872     61564     61198     61942     61894     57852     58903     58953     58712 
dram[2]:     63324     62513     63961     62412     63201     60898     66681     63135     62988     60861     63112     63897     60889     58872     60463     58496 
dram[3]:     60845     61188     61763     63162     62595     61344     61460     60282     62595     61397     60918     62369     59298     59053     59139     58607 
dram[4]:     60909     63396     62771     64295     60521     63575     62087     64022     62175     63135     61236     65847     59518     59442     58145     60398 
dram[5]:     60768     61646     62954     61413     60852     62613     61301     61190     61163     61803     61209     61918     57405     58776     57501     59312 
total reads: 5908481
bank skew: 67811/57405 = 1.18
chip skew: 997812/971824 = 1.03
average mf latency per bank:
dram[0]:        918      1258       913      1039       922      1038       931      1056       911      1030       917      1035       928      1050       937      1049
dram[1]:        875       902       873       893       878       902       883       905       863       889       873       897       885       907       891       921
dram[2]:        963       950       960       943       969       954       997       958       951       938       962       959       976       956       978       972
dram[3]:        888       896       891       889       898       902       905       897       883       877       893       887       901       897       908       903
dram[4]:        900       957       898       958       906       964       911       969       890       953       898       970       913       967       918       978
dram[5]:        861       873       860       866       870       875       873       884       855       863       862       871       876       879       882       889
maximum mf latency per bank:
dram[0]:       5886      8040      5231      7180      5308      7041      6474      6945      5883      7164      5657      6966      5944      7132      5409      7157
dram[1]:       6147      5823      5952      5283      5068      5799      5741      5859      6581      6100      6414      6055      6032      5450      5972      5491
dram[2]:       6158      5594      5882      5152      6039      5509      6801      5235      6388      5875      6624      5932      6321      5512      6231      5178
dram[3]:       5149      5492      5396      5836      5297      6490      5159      6125      6127      6112      6016      5555      6038      6188      5592      5436
dram[4]:       5843      6058      6229      6153      4829      6145      5863      6275      5327      6088      5994      6741      5641      5427      6003      5619
dram[5]:       5553      6250      5976      6733      5995      5780      5481      5500      6264      5649      5783      5606      5180      4483      6597      5623
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16681262 n_nop=7166393 n_act=2072593 n_pre=2072581 n_req=2145394 n_req_1=1604210 n_req_2=541184 n_req_3=0 n_rd=3374092 n_write=1995603 bw_util=0.5144 bw_util_1=0.3847 bw_util_2=0.1298 bw_util_3=0 blp=10.285110 blp_1= 6.189204 blp_2= 2.685650 blp_3= -nan
 n_activity=16647637 dram_eff=0.5155 dram_eff_1=0.3855 dram_eff_2=0.13 dram_eff_3=0
bk0: 209446a 6910134i bk1: 221790a 5878015i bk2: 209956a 6305271i bk3: 214002a 5861543i bk4: 210442a 5837143i bk5: 211726a 5564749i bk6: 211538a 5349439i bk7: 215010a 4916585i bk8: 210034a 6875152i bk9: 215552a 6273048i bk10: 209582a 6391095i bk11: 214182a 5890260i bk12: 203932a 6352792i bk13: 208714a 5829334i bk14: 202456a 6019760i bk15: 205730a 5581697i 
bw_dist = 0.385	0.130	0.000	0.484	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.299
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16681262 n_nop=7313108 n_act=2043644 n_pre=2043633 n_req=2123144 n_req_1=1604210 n_req_2=518934 n_req_3=0 n_rd=3329599 n_write=1951278 bw_util=0.5091 bw_util_1=0.3847 bw_util_2=0.1244 bw_util_3=0 blp=10.038606 blp_1= 6.124862 blp_2= 2.612034 blp_3= -nan
 n_activity=16604476 dram_eff=0.5115 dram_eff_1=0.3865 dram_eff_2=0.125 dram_eff_3=0
bk0: 206176a 7210589i bk1: 212974a 6502956i bk2: 208436a 6562674i bk3: 212416a 6075113i bk4: 208490a 6113485i bk5: 208726a 5895743i bk6: 211310a 5524271i bk7: 209856a 5410020i bk8: 209240a 6999068i bk9: 208532a 6775640i bk10: 210012a 6483385i bk11: 209912a 6260590i bk12: 201909a 6577104i bk13: 203964a 6225957i bk14: 204052a 6049250i bk15: 203594a 5846036i 
bw_dist = 0.385	0.124	0.000	0.486	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6149
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16681262 n_nop=7181559 n_act=2069228 n_pre=2069215 n_req=2143285 n_req_1=1604214 n_req_2=539071 n_req_3=0 n_rd=3369886 n_write=1991374 bw_util=0.5139 bw_util_1=0.3847 bw_util_2=0.1293 bw_util_3=0 blp=10.264844 blp_1= 6.197952 blp_2= 2.670476 blp_3= -nan
 n_activity=16639581 dram_eff=0.5152 dram_eff_1=0.3856 dram_eff_2=0.1296 dram_eff_3=0
bk0: 212842a 6721166i bk1: 211204a 6532632i bk2: 214052a 6124228i bk3: 211050a 6059480i bk4: 212504a 5738703i bk5: 207926a 5813634i bk6: 219504a 4902013i bk7: 212416a 5079674i bk8: 212102a 6762838i bk9: 207842a 6716689i bk10: 212364a 6243850i bk11: 213910a 5866722i bk12: 207986a 6087549i bk13: 203936a 6126323i bk14: 207086a 5742583i bk15: 203162a 5764389i 
bw_dist = 0.385	0.129	0.000	0.484	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2334
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16681262 n_nop=7312201 n_act=2043357 n_pre=2043343 n_req=2123515 n_req_1=1604214 n_req_2=519301 n_req_3=0 n_rd=3330343 n_write=1952018 bw_util=0.5092 bw_util_1=0.3847 bw_util_2=0.1245 bw_util_3=0 blp=10.047994 blp_1= 6.132607 blp_2= 2.609664 blp_3= -nan
 n_activity=16604172 dram_eff=0.5116 dram_eff_1=0.3865 dram_eff_2=0.1251 dram_eff_3=0
bk0: 207822a 7077523i bk1: 208500a 6777714i bk2: 209646a 6481594i bk3: 212542a 6058680i bk4: 211310a 5946062i bk5: 208832a 5857506i bk6: 209052a 5666756i bk7: 206710a 5621160i bk8: 211314a 6910784i bk9: 208932a 6754726i bk10: 207978a 6617905i bk11: 210875a 6202810i bk12: 204800a 6358092i bk13: 204268a 6184934i bk14: 204426a 6007007i bk15: 203336a 5835613i 
bw_dist = 0.385	0.125	0.000	0.486	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.622
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16681262 n_nop=7210619 n_act=2063205 n_pre=2063196 n_req=2139013 n_req_1=1604168 n_req_2=534845 n_req_3=0 n_rd=3361330 n_write=1982912 bw_util=0.5129 bw_util_1=0.3847 bw_util_2=0.1282 bw_util_3=0 blp=10.216979 blp_1= 6.191341 blp_2= 2.648164 blp_3= -nan
 n_activity=16633025 dram_eff=0.5144 dram_eff_1=0.3858 dram_eff_2=0.1286 dram_eff_3=0
bk0: 208018a 7015877i bk1: 212974a 6466331i bk2: 211670a 6277162i bk3: 214698a 5853844i bk4: 207170a 6091545i bk5: 213284a 5500050i bk6: 210304a 5485249i bk7: 214200a 5022856i bk8: 210482a 6867316i bk9: 212390a 6479216i bk10: 208616a 6486214i bk11: 217836a 5701256i bk12: 205196a 6270961i bk13: 205070a 6080795i bk14: 202456a 6037706i bk15: 206966a 5532974i 
bw_dist = 0.385	0.128	0.000	0.484	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1295
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16681262 n_nop=7343062 n_act=2036338 n_pre=2036326 n_req=2119309 n_req_1=1604191 n_req_2=515118 n_req_3=0 n_rd=3321924 n_write=1943612 bw_util=0.5082 bw_util_1=0.3847 bw_util_2=0.1235 bw_util_3=0 blp=9.990970 blp_1= 6.118056 blp_2= 2.600095 blp_3= -nan
 n_activity=16595607 dram_eff=0.5108 dram_eff_1=0.3867 dram_eff_2=0.1242 dram_eff_3=0
bk0: 207702a 7096451i bk1: 209454a 6749305i bk2: 212088a 6342782i bk3: 208950a 6311476i bk4: 207820a 6181837i bk5: 211354a 5781485i bk6: 208730a 5714341i bk7: 208518a 5529287i bk8: 208436a 7084641i bk9: 209710a 6732850i bk10: 208538a 6585245i bk11: 209968a 6302498i bk12: 200992a 6647558i bk13: 203742a 6278886i bk14: 201146a 6257288i bk15: 204776a 5823953i 
bw_dist = 0.385	0.124	0.000	0.487	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.506

========= L2 cache stats =========
L2_cache_bank[0]: Access = 889239, Miss = 833706, Miss_rate = 0.938, Pending_hits = 1609, Reservation_fails = 481805
L2_cache_bank[1]: Access = 938274, Miss = 853371, Miss_rate = 0.910, Pending_hits = 2425, Reservation_fails = 775778
L2_cache_bank[2]: Access = 883342, Miss = 829827, Miss_rate = 0.939, Pending_hits = 1446, Reservation_fails = 556157
L2_cache_bank[3]: Access = 899118, Miss = 834999, Miss_rate = 0.929, Pending_hits = 1731, Reservation_fails = 677434
L2_cache_bank[4]: Access = 911272, Miss = 849228, Miss_rate = 0.932, Pending_hits = 2367, Reservation_fails = 591584
L2_cache_bank[5]: Access = 900104, Miss = 835735, Miss_rate = 0.928, Pending_hits = 1798, Reservation_fails = 573938
L2_cache_bank[6]: Access = 888416, Miss = 833182, Miss_rate = 0.938, Pending_hits = 1560, Reservation_fails = 516649
L2_cache_bank[7]: Access = 895379, Miss = 832012, Miss_rate = 0.929, Pending_hits = 1767, Reservation_fails = 628657
L2_cache_bank[8]: Access = 887314, Miss = 831969, Miss_rate = 0.938, Pending_hits = 1469, Reservation_fails = 553230
L2_cache_bank[9]: Access = 910650, Miss = 848725, Miss_rate = 0.932, Pending_hits = 2357, Reservation_fails = 794972
L2_cache_bank[10]: Access = 881654, Miss = 827743, Miss_rate = 0.939, Pending_hits = 1435, Reservation_fails = 511387
L2_cache_bank[11]: Access = 888972, Miss = 833256, Miss_rate = 0.937, Pending_hits = 1526, Reservation_fails = 618058
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 889239, Miss = 833706 (0.938), PendingHit = 1609 (0.00181)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 938274, Miss = 853371 (0.91), PendingHit = 2425 (0.00258)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 883342, Miss = 829827 (0.939), PendingHit = 1446 (0.00164)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 899118, Miss = 834999 (0.929), PendingHit = 1731 (0.00193)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 911272, Miss = 849228 (0.932), PendingHit = 2367 (0.0026)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 900104, Miss = 835735 (0.928), PendingHit = 1798 (0.002)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 888416, Miss = 833182 (0.938), PendingHit = 1560 (0.00176)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 895379, Miss = 832012 (0.929), PendingHit = 1767 (0.00197)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 887314, Miss = 831969 (0.938), PendingHit = 1469 (0.00166)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 910650, Miss = 848725 (0.932), PendingHit = 2357 (0.00259)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 881654, Miss = 827743 (0.939), PendingHit = 1435 (0.00163)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 888972, Miss = 833256 (0.937), PendingHit = 1526 (0.00172)
L2 Cache Total Miss Rate = 0.932
Stream 1: L2 Cache Miss Rate = 0.999
Stream 2: L2 Cache Miss Rate = 0.869
Stream 1: Accesses  = 5243970
Stream 1: Misses  = 5238198
Stream 2: Accesses  = 5529764
Stream 2: Misses  = 4805555
Stream 1+2: Accesses  = 10773734
Stream 1+2: Misses  = 10043753
Total Accesses  = 10773734
MPKI-CORES
CORE_L2MPKI_0	1.597
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	2.410
CORE_L2MPKI_31	2.349
CORE_L2MPKI_32	2.415
CORE_L2MPKI_33	2.377
CORE_L2MPKI_34	2.397
CORE_L2MPKI_35	2.366
CORE_L2MPKI_36	2.393
CORE_L2MPKI_37	2.379
CORE_L2MPKI_38	2.401
CORE_L2MPKI_39	2.369
CORE_L2MPKI_40	4.031
CORE_L2MPKI_41	3.553
CORE_L2MPKI_42	3.889
CORE_L2MPKI_43	3.725
CORE_L2MPKI_44	3.916
CORE_L2MPKI_45	3.903
CORE_L2MPKI_46	3.713
CORE_L2MPKI_47	3.699
CORE_L2MPKI_48	3.958
CORE_L2MPKI_49	3.687
CORE_L2MPKI_50	82.637
CORE_L2MPKI_51	81.745
CORE_L2MPKI_52	83.790
CORE_L2MPKI_53	81.573
CORE_L2MPKI_54	82.279
CORE_L2MPKI_55	82.331
CORE_L2MPKI_56	83.902
CORE_L2MPKI_57	82.876
CORE_L2MPKI_58	82.538
CORE_L2MPKI_59	82.122
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 29.591
MISSES-CORES
CORE_MISSES_0	173861
CORE_MISSES_1	175175
CORE_MISSES_2	179691
CORE_MISSES_3	178267
CORE_MISSES_4	172558
CORE_MISSES_5	179021
CORE_MISSES_6	172591
CORE_MISSES_7	176409
CORE_MISSES_8	177003
CORE_MISSES_9	175164
CORE_MISSES_10	174484
CORE_MISSES_11	174445
CORE_MISSES_12	173921
CORE_MISSES_13	175022
CORE_MISSES_14	173203
CORE_MISSES_15	177842
CORE_MISSES_16	174527
CORE_MISSES_17	170563
CORE_MISSES_18	179022
CORE_MISSES_19	177660
CORE_MISSES_20	172560
CORE_MISSES_21	172561
CORE_MISSES_22	173161
CORE_MISSES_23	169960
CORE_MISSES_24	170561
CORE_MISSES_25	174523
CORE_MISSES_26	174443
CORE_MISSES_27	171720
CORE_MISSES_28	173780
CORE_MISSES_29	174500
CORE_MISSES_30	151929
CORE_MISSES_31	148203
CORE_MISSES_32	152305
CORE_MISSES_33	149896
CORE_MISSES_34	153084
CORE_MISSES_35	154072
CORE_MISSES_36	153857
CORE_MISSES_37	152801
CORE_MISSES_38	153320
CORE_MISSES_39	155156
CORE_MISSES_40	162811
CORE_MISSES_41	144015
CORE_MISSES_42	156795
CORE_MISSES_43	149859
CORE_MISSES_44	159480
CORE_MISSES_45	155656
CORE_MISSES_46	150846
CORE_MISSES_47	150232
CORE_MISSES_48	159329
CORE_MISSES_49	148284
CORE_MISSES_50	175566
CORE_MISSES_51	172656
CORE_MISSES_52	176562
CORE_MISSES_53	169980
CORE_MISSES_54	175188
CORE_MISSES_55	171375
CORE_MISSES_56	179618
CORE_MISSES_57	176779
CORE_MISSES_58	175369
CORE_MISSES_59	170532
L2_MISSES = 10043753
L2_total_cache_accesses = 10773734
L2_total_cache_misses = 10043753
L2_total_cache_miss_rate = 0.9322
L2_total_cache_pending_hits = 21490
L2_total_cache_reservation_fails = 7279649
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 702991
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20902
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7293541
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5208053
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2750000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2020948
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5444
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 585
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 211
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 50548
L2_cache_data_port_util = 0.068
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=31223620
icnt_total_pkts_simt_to_mem=25683826
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     345.0330
gpu_ipc_2 =       2.2943
gpu_tot_sim_cycle_stream_1 = 13077707
gpu_tot_sim_cycle_stream_2 = 13096926
gpu_sim_insn_1 = 4512240256
gpu_sim_insn_2 = 30048256
gpu_sim_cycle = 13096927
gpu_sim_insn = 4542288512
gpu_ipc =     346.8209
gpu_tot_sim_cycle = 13096927
gpu_tot_sim_insn = 4542288512
gpu_tot_ipc =     346.8209
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 61061219
gpu_stall_icnt2sh    = 322375
gpu_total_sim_rate=245303

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 71845590
	L1I_total_cache_misses = 99170
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 179660, Miss = 179660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11234877
	L1D_cache_core[1]: Access = 181040, Miss = 181040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11401250
	L1D_cache_core[2]: Access = 186180, Miss = 186180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11523958
	L1D_cache_core[3]: Access = 184780, Miss = 184780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11412676
	L1D_cache_core[4]: Access = 179040, Miss = 179040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11263181
	L1D_cache_core[5]: Access = 185500, Miss = 185500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11361246
	L1D_cache_core[6]: Access = 179100, Miss = 179100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11375454
	L1D_cache_core[7]: Access = 182920, Miss = 182920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11351472
	L1D_cache_core[8]: Access = 182860, Miss = 182860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11391772
	L1D_cache_core[9]: Access = 181020, Miss = 181020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11253219
	L1D_cache_core[10]: Access = 180980, Miss = 180980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11396002
	L1D_cache_core[11]: Access = 180940, Miss = 180940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11406391
	L1D_cache_core[12]: Access = 179780, Miss = 179780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11373126
	L1D_cache_core[13]: Access = 181520, Miss = 181520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11292025
	L1D_cache_core[14]: Access = 179700, Miss = 179700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11412324
	L1D_cache_core[15]: Access = 184340, Miss = 184340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11357514
	L1D_cache_core[16]: Access = 180380, Miss = 180380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11232137
	L1D_cache_core[17]: Access = 176420, Miss = 176420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11278052
	L1D_cache_core[18]: Access = 185520, Miss = 185520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11437356
	L1D_cache_core[19]: Access = 184160, Miss = 184160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11427125
	L1D_cache_core[20]: Access = 178420, Miss = 178420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11284345
	L1D_cache_core[21]: Access = 179060, Miss = 179060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11131629
	L1D_cache_core[22]: Access = 179020, Miss = 179020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11488437
	L1D_cache_core[23]: Access = 175820, Miss = 175820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11252123
	L1D_cache_core[24]: Access = 176420, Miss = 176420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11365728
	L1D_cache_core[25]: Access = 181020, Miss = 181020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11313866
	L1D_cache_core[26]: Access = 180940, Miss = 180940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11349822
	L1D_cache_core[27]: Access = 178220, Miss = 178220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11199164
	L1D_cache_core[28]: Access = 179640, Miss = 179640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11341653
	L1D_cache_core[29]: Access = 181000, Miss = 181000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11359125
	L1D_cache_core[30]: Access = 106164, Miss = 106164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6621960
	L1D_cache_core[31]: Access = 106244, Miss = 106244, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6706536
	L1D_cache_core[32]: Access = 105564, Miss = 105564, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6643222
	L1D_cache_core[33]: Access = 106224, Miss = 106224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6620128
	L1D_cache_core[34]: Access = 106864, Miss = 106864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6585270
	L1D_cache_core[35]: Access = 109484, Miss = 109484, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6690564
	L1D_cache_core[36]: Access = 107524, Miss = 107524, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6659993
	L1D_cache_core[37]: Access = 108064, Miss = 108064, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6707803
	L1D_cache_core[38]: Access = 107444, Miss = 107444, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6736542
	L1D_cache_core[39]: Access = 109444, Miss = 109444, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6673489
	L1D_cache_core[40]: Access = 69160, Miss = 69160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4344262
	L1D_cache_core[41]: Access = 69776, Miss = 69776, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4383937
	L1D_cache_core[42]: Access = 68532, Miss = 68532, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4271744
	L1D_cache_core[43]: Access = 69164, Miss = 69164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4332936
	L1D_cache_core[44]: Access = 69172, Miss = 69172, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4354911
	L1D_cache_core[45]: Access = 68472, Miss = 68472, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4322965
	L1D_cache_core[46]: Access = 69144, Miss = 69144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4311658
	L1D_cache_core[47]: Access = 69804, Miss = 69804, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4392513
	L1D_cache_core[48]: Access = 68432, Miss = 68432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4379052
	L1D_cache_core[49]: Access = 69144, Miss = 69144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4297881
	L1D_cache_core[50]: Access = 232, Miss = 232, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 826
	L1D_cache_core[51]: Access = 230, Miss = 230, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 750
	L1D_cache_core[52]: Access = 234, Miss = 234, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1025
	L1D_cache_core[53]: Access = 228, Miss = 228, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[54]: Access = 230, Miss = 230, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 802
	L1D_cache_core[55]: Access = 228, Miss = 228, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 998
	L1D_cache_core[56]: Access = 234, Miss = 234, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 841
	L1D_cache_core[57]: Access = 234, Miss = 234, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[58]: Access = 230, Miss = 230, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1068
	L1D_cache_core[59]: Access = 222, Miss = 222, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 796
	L1D_total_cache_accesses = 7191522
	L1D_total_cache_misses = 7191522
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 450313133
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 359305
	L1C_total_cache_misses = 1440
	L1C_total_cache_miss_rate = 0.0040
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4316522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 363955903
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 357865
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2875000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 86357230
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 71746420
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 99170
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
249283, 249283, 249283, 249283, 223039, 223039, 223039, 223039, 204035, 204035, 204035, 204035, 203550, 203550, 203550, 203550, 
gpgpu_n_tot_thrd_icount = 4545240160
gpgpu_n_tot_w_icount = 142038755
gpgpu_n_stall_shd_mem = 705818753
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8295557
gpgpu_n_mem_write_global = 2875000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 142058464
gpgpu_n_store_insn = 92000000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11497760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 705818753
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1046793980	W0_Idle:214960977	W0_Scoreboard:164855303	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:142038834
Warp Occupancy Distribution:
Stall:519317201	W0_Idle:39507658	W0_Scoreboard:118890267	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:106286176
Warp Occupancy Distribution:
Stall:527476779	W0_Idle:175453319	W0_Scoreboard:45965036	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:35752658
warp_utilization0: 0.090549
warp_utilization1: 0.135569
warp_utilization2: 0.045565
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 34532176 {8:4316522,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 391000000 {136:2875000,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 159837880 {40:3969039,72:4424,136:5572,}
traffic_breakdown_coretomem[INST_ACC_R] = 52080 {8:6510,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 587046176 {136:4316516,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 23000000 {8:2875000,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 159821960 {40:3968641,72:4424,136:5572,}
traffic_breakdown_memtocore[INST_ACC_R] = 885360 {136:6510,}
maxmrqlatency = 1565 
maxdqlatency = 0 
maxmflatency = 8040 
averagemflatency = 1371 
averagemflatency_1 = 1543 
averagemflatency_2= 1209 
averagemrqlatency_1 = 74 
averagemrqlatency_2 = 66 
max_icnt2mem_latency = 7400 
max_icnt2sh_latency = 13096926 
mrq_lat_table:4667147 	150518 	256521 	537332 	1501132 	2605257 	3474037 	2654302 	672030 	15042 	66 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	239801 	597456 	2658852 	6070347 	1596083 	7674 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	70894 	182748 	676388 	528931 	637285 	1516296 	3904119 	3339551 	318063 	2764 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	7402924 	822489 	64454 	5315 	31 	0 	0 	0 	0 	794 	1384 	2805 	5737 	11514 	25569 	48931 	94509 	175003 	335947 	883692 	1289115 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	627 	1253 	24265 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        50        31        20        22        42        24        28        44        24        34        30        24        34        28        36        32 
dram[1]:        52        22        32        34        34        36        28        46        38        28        22        22        32        30        32        28 
dram[2]:        30        26        26        24        26        28        50        46        40        32        26        24        28        32        40        36 
dram[3]:        26        30        22        28        34        28        56        48        28        26        24        22        22        40        32        44 
dram[4]:        34        30        26        26        46        24        36        32        36        28        22        26        36        28        32        32 
dram[5]:        36        20        28        28        34        30        46        46        26        28        22        20        32        30        32        32 
maximum service time to same row:
dram[0]:      1438      1002      1464      1191      1615      1397      1694      1951      1697      1967      1205      1800      1304      1067      1767      2444 
dram[1]:      1584      1154      1476      1461      1972      1551      1638      1601      1641      2006      1055      1348      1155      1210      1569      1361 
dram[2]:      1142      1378      1095      1613      1626      1466      1795      2022      2376      2125      1647      1232      1143      1264      1479      1543 
dram[3]:      1056      1156      1194      1232      1462      1786      1688      1854      2876      2285      1290      1249      1227      1412      1134      1236 
dram[4]:      1203      1365      1132      1708      1607      1704      1726      1838      2270      1884      1287      1638      1525      1409      1607      1755 
dram[5]:      1318      1200      1315      1110      1672      1228      1672      1591      2324      1674      1118      1244      1201      1165      1789      1894 
average row accesses per activate:
dram[0]:  1.292421  1.290269  1.293103  1.291778  1.297047  1.299118  1.301484  1.303573  1.288909  1.288157  1.292301  1.294005  1.305591  1.306064  1.309397  1.310584 
dram[1]:  1.288979  1.283471  1.291313  1.288485  1.295008  1.295487  1.298453  1.299982  1.283906  1.286681  1.290397  1.291975  1.301590  1.300363  1.304901  1.306438 
dram[2]:  1.286968  1.290748  1.289819  1.296731  1.295812  1.300092  1.307024  1.304258  1.285120  1.289890  1.291442  1.292333  1.303763  1.306905  1.310358  1.313176 
dram[3]:  1.287203  1.289645  1.287906  1.288833  1.294568  1.294510  1.297559  1.300835  1.284427  1.288529  1.293062  1.292862  1.300142  1.302735  1.305201  1.306395 
dram[4]:  1.288687  1.289494  1.294038  1.292897  1.296404  1.298899  1.300409  1.305722  1.287736  1.289252  1.292569  1.293065  1.304319  1.307098  1.309535  1.307993 
dram[5]:  1.287548  1.287693  1.287214  1.289877  1.296238  1.295333  1.297850  1.300941  1.286648  1.287013  1.290731  1.292596  1.303655  1.302535  1.307758  1.308672 
average row locality = 16533384/12757016 = 1.296023
average row locality_1 = 10882095/8153128 = 1.334714
average row locality_2 = 5651289/4603888 = 1.227504
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    108687    114875    109010    111013    109341    109935    109790    111579    109004    111791    108819    111096    105857    108331    105198    106847 
dram[1]:    107044    110414    108212    110244    108231    108462    109633    108948    108663    108267    109039    108868    104955    105967    106047    105720 
dram[2]:    110405    109554    110988    109464    110231    107964    113788    110333    110098    108003    110163    111015    108009    105925    107477    105599 
dram[3]:    107942    108258    108839    110301    109704    108416    108550    107391    109660    108517    108024    109423    106472    106133    106175    105689 
dram[4]:    107966    110434    109828    111438    107626    110669    109193    111158    109292    110267    108325    112879    106517    106525    105186    107461 
dram[5]:    107735    108733    110049    108469    107913    109708    108383    108258    108208    108920    108229    109092    104531    105822    104551    106350 
total reads: 10428112
bank skew: 114875/104531 = 1.10
chip skew: 1751173/1724951 = 1.02
number of total write accesses:
dram[0]:     63638     69836     63995     65958     64331     64913     64770     66554     63983     66781     63797     66074     60806     63280     60156     61797 
dram[1]:     62006     65393     63193     65182     63219     63441     64610     63934     63654     63255     64020     63842     59907     60920     61016     60682 
dram[2]:     65355     64524     65970     64406     65222     62937     68764     65318     65087     62990     65137     65985     62956     60874     62445     60550 
dram[3]:     62911     63239     63822     65240     64696     63394     63531     62368     64648     63499     63002     64410     61416     61091     61143     60649 
dram[4]:     62911     65404     64805     66431     62597     65663     64171     66136     64292     65248     63303     67854     61478     61460     60150     62409 
dram[5]:     62699     63711     65007     63452     62904     64684     63368     63251     63200     63904     63202     64068     59480     60780     59519     61305 
total reads: 6105368
bank skew: 69836/59480 = 1.17
chip skew: 1030669/1004534 = 1.03
average mf latency per bank:
dram[0]:        921      1248       917      1036       924      1035       934      1054       914      1028       920      1033       932      1048       940      1047
dram[1]:        878       902       877       892       881       901       886       905       867       889       877       898       889       908       894       921
dram[2]:        960       948       958       942       967       952       993       956       949       937       961       957       974       955       976       971
dram[3]:        893       901       896       894       904       907       910       904       889       883       898       892       907       904       914       909
dram[4]:        900       956       898       957       906       962       912       968       891       952       898       969       914       966       919       977
dram[5]:        862       875       861       869       871       876       874       887       857       865       864       873       878       881       884       891
maximum mf latency per bank:
dram[0]:       5886      8040      5562      7180      5308      7041      6474      6945      5883      7164      5657      6966      5944      7132      5409      7157
dram[1]:       6147      5823      5952      5283      5068      5799      5741      5859      6581      6100      6414      6055      6032      5450      5972      5491
dram[2]:       6158      5594      5882      5152      6039      5509      6801      5235      6388      5875      6624      5932      6321      5512      6231      5178
dram[3]:       5149      5492      5396      5836      5297      6490      5159      6125      6127      6112      6016      5555      6038      6188      5592      5436
dram[4]:       5843      6058      6229      6153      4829      6145      5863      6275      5327      6088      5994      6741      5641      5427      6003      5619
dram[5]:       5553      6250      5976      6733      5995      5780      5481      5500      6264      5649      5783      5606      5180      4717      6597      5623
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17287943 n_nop=7436600 n_act=2143865 n_pre=2143851 n_req=2230339 n_req_1=1677130 n_req_2=553209 n_req_3=0 n_rd=3502326 n_write=2061301 bw_util=0.516 bw_util_1=0.388 bw_util_2=0.128 bw_util_3=0 blp=10.271945 blp_1= 6.237254 blp_2= 2.667183 blp_3= -nan
 n_activity=17251405 dram_eff=0.5171 dram_eff_1=0.3889 dram_eff_2=0.1283 dram_eff_3=0
bk0: 217374a 7177856i bk1: 229750a 6134312i bk2: 218018a 6543737i bk3: 222026a 6091942i bk4: 218682a 6050745i bk5: 219868a 5775949i bk6: 219578a 5561765i bk7: 223154a 5118457i bk8: 218008a 7139008i bk9: 223582a 6524497i bk10: 217636a 6636957i bk11: 222192a 6133568i bk12: 211712a 6598790i bk13: 216658a 6054748i bk14: 210394a 6236771i bk15: 213694a 5794541i 
bw_dist = 0.388	0.128	0.000	0.482	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2848
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17287943 n_nop=7584080 n_act=2114977 n_pre=2114963 n_req=2207880 n_req_1=1677130 n_req_2=530750 n_req_3=0 n_rd=3457410 n_write=2016513 bw_util=0.5108 bw_util_1=0.388 bw_util_2=0.1228 bw_util_3=0 blp=10.029643 blp_1= 6.169961 blp_2= 2.595575 blp_3= -nan
 n_activity=17208908 dram_eff=0.5132 dram_eff_1=0.3898 dram_eff_2=0.1234 dram_eff_3=0
bk0: 214084a 7481146i bk1: 220826a 6765656i bk2: 216424a 6815265i bk3: 220488a 6309166i bk4: 216462a 6349698i bk5: 216922a 6110315i bk6: 219266a 5745191i bk7: 217896a 5620104i bk8: 217322a 7256999i bk9: 216534a 7029840i bk10: 218078a 6729934i bk11: 217736a 6514446i bk12: 209910a 6808693i bk13: 211932a 6453575i bk14: 212090a 6262096i bk15: 211440a 6063838i 
bw_dist = 0.388	0.123	0.000	0.485	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6102
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17287943 n_nop=7452050 n_act=2140440 n_pre=2140427 n_req=2228184 n_req_1=1677134 n_req_2=551050 n_req_3=0 n_rd=3498010 n_write=2057016 bw_util=0.5155 bw_util_1=0.388 bw_util_2=0.1275 bw_util_3=0 blp=10.248836 blp_1= 6.242968 blp_2= 2.652319 blp_3= -nan
 n_activity=17244219 dram_eff=0.5169 dram_eff_1=0.389 dram_eff_2=0.1278 dram_eff_3=0
bk0: 220810a 6984943i bk1: 219106a 6795505i bk2: 221976a 6377325i bk3: 218924a 6309691i bk4: 220462a 5977652i bk5: 215928a 6040885i bk6: 227576a 5117799i bk7: 220666a 5272789i bk8: 220196a 7020662i bk9: 216006a 6961413i bk10: 220324a 6494304i bk11: 222024a 6101487i bk12: 216018a 6320584i bk13: 211850a 6355904i bk14: 214954a 5968983i bk15: 211190a 5969806i 
bw_dist = 0.388	0.127	0.000	0.482	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.209
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17287943 n_nop=7579982 n_act=2115461 n_pre=2115446 n_req=2208662 n_req_1=1677134 n_req_2=531528 n_req_3=0 n_rd=3458954 n_write=2018100 bw_util=0.511 bw_util_1=0.388 bw_util_2=0.123 bw_util_3=0 blp=10.044239 blp_1= 6.178085 blp_2= 2.594309 blp_3= -nan
 n_activity=17209209 dram_eff=0.5134 dram_eff_1=0.3898 dram_eff_2=0.1235 dram_eff_3=0
bk0: 215882a 7335202i bk1: 216516a 7028919i bk2: 217674a 6723571i bk3: 220598a 6289887i bk4: 219407a 6172318i bk5: 216832a 6079825i bk6: 217100a 5884453i bk7: 214782a 5821631i bk8: 219319a 7170566i bk9: 217034a 6998916i bk10: 216042a 6858803i bk11: 218846a 6440773i bk12: 212940a 6577949i bk13: 212262a 6406672i bk14: 212344a 6225722i bk15: 211376a 6041175i 
bw_dist = 0.388	0.123	0.000	0.484	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6339
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17287943 n_nop=7480750 n_act=2134554 n_pre=2134543 n_req=2223930 n_req_1=1677082 n_req_2=546848 n_req_3=0 n_rd=3489508 n_write=2048588 bw_util=0.5146 bw_util_1=0.388 bw_util_2=0.1265 bw_util_3=0 blp=10.206449 blp_1= 6.238862 blp_2= 2.630353 blp_3= -nan
 n_activity=17236630 dram_eff=0.5161 dram_eff_1=0.3892 dram_eff_2=0.1269 dram_eff_3=0
bk0: 215930a 7281398i bk1: 220868a 6727819i bk2: 219656a 6533133i bk3: 222876a 6079674i bk4: 215252a 6319780i bk5: 221338a 5717062i bk6: 218386a 5691604i bk7: 222312a 5219092i bk8: 218582a 7123411i bk9: 220530a 6723870i bk10: 216648a 6726865i bk11: 225757a 5946908i bk12: 213034a 6513727i bk13: 213048a 6300686i bk14: 210369a 6255421i bk15: 214922a 5744115i 
bw_dist = 0.388	0.127	0.000	0.482	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1141
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17287943 n_nop=7613647 n_act=2107698 n_pre=2107686 n_req=2204117 n_req_1=1677106 n_req_2=527011 n_req_3=0 n_rd=3449870 n_write=2009042 bw_util=0.51 bw_util_1=0.388 bw_util_2=0.1219 bw_util_3=0 blp=9.981906 blp_1= 6.160382 blp_2= 2.584100 blp_3= -nan
 n_activity=17200464 dram_eff=0.5126 dram_eff_1=0.39 dram_eff_2=0.1226 dram_eff_3=0
bk0: 215468a 7375599i bk1: 217466a 7003491i bk2: 220098a 6594019i bk3: 216938a 6553095i bk4: 215822a 6420922i bk5: 219414a 6005457i bk6: 216766a 5931105i bk7: 216512a 5738422i bk8: 216414a 7354503i bk9: 217840a 6982927i bk10: 216456a 6840078i bk11: 218182a 6532183i bk12: 209054a 6877842i bk13: 211644a 6514201i bk14: 209100a 6479144i bk15: 212696a 6045442i 
bw_dist = 0.388	0.122	0.000	0.485	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5055

========= L2 cache stats =========
L2_cache_bank[0]: Access = 922884, Miss = 865719, Miss_rate = 0.938, Pending_hits = 1628, Reservation_fails = 528134
L2_cache_bank[1]: Access = 972033, Miss = 885474, Miss_rate = 0.911, Pending_hits = 2447, Reservation_fails = 831086
L2_cache_bank[2]: Access = 916852, Miss = 861830, Miss_rate = 0.940, Pending_hits = 1469, Reservation_fails = 577176
L2_cache_bank[3]: Access = 932623, Miss = 866894, Miss_rate = 0.930, Pending_hits = 1758, Reservation_fails = 698999
L2_cache_bank[4]: Access = 944777, Miss = 881166, Miss_rate = 0.933, Pending_hits = 2391, Reservation_fails = 617096
L2_cache_bank[5]: Access = 933866, Miss = 867861, Miss_rate = 0.929, Pending_hits = 1828, Reservation_fails = 609978
L2_cache_bank[6]: Access = 922101, Miss = 865375, Miss_rate = 0.938, Pending_hits = 1582, Reservation_fails = 533532
L2_cache_bank[7]: Access = 929073, Miss = 864137, Miss_rate = 0.930, Pending_hits = 1792, Reservation_fails = 650787
L2_cache_bank[8]: Access = 920712, Miss = 863946, Miss_rate = 0.938, Pending_hits = 1498, Reservation_fails = 571394
L2_cache_bank[9]: Access = 944328, Miss = 880842, Miss_rate = 0.933, Pending_hits = 2374, Reservation_fails = 817135
L2_cache_bank[10]: Access = 915069, Miss = 859611, Miss_rate = 0.939, Pending_hits = 1457, Reservation_fails = 531182
L2_cache_bank[11]: Access = 922603, Miss = 865365, Miss_rate = 0.938, Pending_hits = 1553, Reservation_fails = 643345
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 922884, Miss = 865719 (0.938), PendingHit = 1628 (0.00176)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 972033, Miss = 885474 (0.911), PendingHit = 2447 (0.00252)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 916852, Miss = 861830 (0.94), PendingHit = 1469 (0.0016)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 932623, Miss = 866894 (0.93), PendingHit = 1758 (0.00189)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 944777, Miss = 881166 (0.933), PendingHit = 2391 (0.00253)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 933866, Miss = 867861 (0.929), PendingHit = 1828 (0.00196)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 922101, Miss = 865375 (0.938), PendingHit = 1582 (0.00172)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 929073, Miss = 864137 (0.93), PendingHit = 1792 (0.00193)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 920712, Miss = 863946 (0.938), PendingHit = 1498 (0.00163)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 944328, Miss = 880842 (0.933), PendingHit = 2374 (0.00251)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 915069, Miss = 859611 (0.939), PendingHit = 1457 (0.00159)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 922603, Miss = 865365 (0.938), PendingHit = 1553 (0.00168)
L2 Cache Total Miss Rate = 0.933
Stream 1: L2 Cache Miss Rate = 0.999
Stream 2: L2 Cache Miss Rate = 0.871
Stream 1: Accesses  = 5431640
Stream 1: Misses  = 5425607
Stream 2: Accesses  = 5745281
Stream 2: Misses  = 5002613
Stream 1+2: Accesses  = 11176921
Stream 1+2: Misses  = 10428220
Total Accesses  = 11176921
MPKI-CORES
CORE_L2MPKI_0	1.597
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	2.361
CORE_L2MPKI_31	2.304
CORE_L2MPKI_32	2.370
CORE_L2MPKI_33	2.329
CORE_L2MPKI_34	2.353
CORE_L2MPKI_35	2.321
CORE_L2MPKI_36	2.350
CORE_L2MPKI_37	2.332
CORE_L2MPKI_38	2.353
CORE_L2MPKI_39	2.328
CORE_L2MPKI_40	3.808
CORE_L2MPKI_41	3.374
CORE_L2MPKI_42	3.697
CORE_L2MPKI_43	3.529
CORE_L2MPKI_44	3.724
CORE_L2MPKI_45	3.689
CORE_L2MPKI_46	3.537
CORE_L2MPKI_47	3.506
CORE_L2MPKI_48	3.760
CORE_L2MPKI_49	3.494
CORE_L2MPKI_50	82.565
CORE_L2MPKI_51	81.553
CORE_L2MPKI_52	83.605
CORE_L2MPKI_53	81.684
CORE_L2MPKI_54	82.354
CORE_L2MPKI_55	82.254
CORE_L2MPKI_56	83.831
CORE_L2MPKI_57	82.822
CORE_L2MPKI_58	82.444
CORE_L2MPKI_59	82.190
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 29.494
MISSES-CORES
CORE_MISSES_0	179727
CORE_MISSES_1	181055
CORE_MISSES_2	186191
CORE_MISSES_3	184788
CORE_MISSES_4	179060
CORE_MISSES_5	185521
CORE_MISSES_6	179111
CORE_MISSES_7	182929
CORE_MISSES_8	182863
CORE_MISSES_9	181024
CORE_MISSES_10	180984
CORE_MISSES_11	180945
CORE_MISSES_12	179781
CORE_MISSES_13	181522
CORE_MISSES_14	179703
CORE_MISSES_15	184342
CORE_MISSES_16	180387
CORE_MISSES_17	176423
CORE_MISSES_18	185522
CORE_MISSES_19	184160
CORE_MISSES_20	178420
CORE_MISSES_21	179061
CORE_MISSES_22	179021
CORE_MISSES_23	175820
CORE_MISSES_24	176421
CORE_MISSES_25	181023
CORE_MISSES_26	180943
CORE_MISSES_27	178220
CORE_MISSES_28	179640
CORE_MISSES_29	181000
CORE_MISSES_30	158429
CORE_MISSES_31	154723
CORE_MISSES_32	158165
CORE_MISSES_33	156416
CORE_MISSES_34	158964
CORE_MISSES_35	160592
CORE_MISSES_36	159717
CORE_MISSES_37	159321
CORE_MISSES_38	159820
CORE_MISSES_39	161036
CORE_MISSES_40	169311
CORE_MISSES_41	150535
CORE_MISSES_42	162655
CORE_MISSES_43	156379
CORE_MISSES_44	165340
CORE_MISSES_45	162156
CORE_MISSES_46	156706
CORE_MISSES_47	156772
CORE_MISSES_48	165189
CORE_MISSES_49	154804
CORE_MISSES_50	182601
CORE_MISSES_51	179420
CORE_MISSES_52	183893
CORE_MISSES_53	177361
CORE_MISSES_54	182355
CORE_MISSES_55	178492
CORE_MISSES_56	186929
CORE_MISSES_57	184137
CORE_MISSES_58	182564
CORE_MISSES_59	177831
L2_MISSES = 10428220
L2_total_cache_accesses = 11176921
L2_total_cache_misses = 10428220
L2_total_cache_miss_rate = 0.9330
L2_total_cache_pending_hits = 21777
L2_total_cache_reservation_fails = 7609844
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 721185
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21167
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7552999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5427829
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2875000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2128941
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5683
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 607
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 220
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 52974
L2_cache_data_port_util = 0.067
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=32468724
icnt_total_pkts_simt_to_mem=26677302
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     345.0330
gpu_ipc_2 =       2.2943
gpu_tot_sim_cycle_stream_1 = 13077707
gpu_tot_sim_cycle_stream_2 = 13096926
gpu_sim_insn_1 = 4512240256
gpu_sim_insn_2 = 30048256
gpu_sim_cycle = 13096927
gpu_sim_insn = 4542288512
gpu_ipc =     346.8209
gpu_tot_sim_cycle = 13096927
gpu_tot_sim_insn = 4542288512
gpu_tot_ipc =     346.8209
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 61061219
gpu_stall_icnt2sh    = 322375
gpu_total_sim_rate=245303

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 71845590
	L1I_total_cache_misses = 99170
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 179660, Miss = 179660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11234877
	L1D_cache_core[1]: Access = 181040, Miss = 181040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11401250
	L1D_cache_core[2]: Access = 186180, Miss = 186180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11523958
	L1D_cache_core[3]: Access = 184780, Miss = 184780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11412676
	L1D_cache_core[4]: Access = 179040, Miss = 179040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11263181
	L1D_cache_core[5]: Access = 185500, Miss = 185500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11361246
	L1D_cache_core[6]: Access = 179100, Miss = 179100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11375454
	L1D_cache_core[7]: Access = 182920, Miss = 182920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11351472
	L1D_cache_core[8]: Access = 182860, Miss = 182860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11391772
	L1D_cache_core[9]: Access = 181020, Miss = 181020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11253219
	L1D_cache_core[10]: Access = 180980, Miss = 180980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11396002
	L1D_cache_core[11]: Access = 180940, Miss = 180940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11406391
	L1D_cache_core[12]: Access = 179780, Miss = 179780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11373126
	L1D_cache_core[13]: Access = 181520, Miss = 181520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11292025
	L1D_cache_core[14]: Access = 179700, Miss = 179700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11412324
	L1D_cache_core[15]: Access = 184340, Miss = 184340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11357514
	L1D_cache_core[16]: Access = 180380, Miss = 180380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11232137
	L1D_cache_core[17]: Access = 176420, Miss = 176420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11278052
	L1D_cache_core[18]: Access = 185520, Miss = 185520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11437356
	L1D_cache_core[19]: Access = 184160, Miss = 184160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11427125
	L1D_cache_core[20]: Access = 178420, Miss = 178420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11284345
	L1D_cache_core[21]: Access = 179060, Miss = 179060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11131629
	L1D_cache_core[22]: Access = 179020, Miss = 179020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11488437
	L1D_cache_core[23]: Access = 175820, Miss = 175820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11252123
	L1D_cache_core[24]: Access = 176420, Miss = 176420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11365728
	L1D_cache_core[25]: Access = 181020, Miss = 181020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11313866
	L1D_cache_core[26]: Access = 180940, Miss = 180940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11349822
	L1D_cache_core[27]: Access = 178220, Miss = 178220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11199164
	L1D_cache_core[28]: Access = 179640, Miss = 179640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11341653
	L1D_cache_core[29]: Access = 181000, Miss = 181000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11359125
	L1D_cache_core[30]: Access = 106164, Miss = 106164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6621960
	L1D_cache_core[31]: Access = 106244, Miss = 106244, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6706536
	L1D_cache_core[32]: Access = 105564, Miss = 105564, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6643222
	L1D_cache_core[33]: Access = 106224, Miss = 106224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6620128
	L1D_cache_core[34]: Access = 106864, Miss = 106864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6585270
	L1D_cache_core[35]: Access = 109484, Miss = 109484, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6690564
	L1D_cache_core[36]: Access = 107524, Miss = 107524, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6659993
	L1D_cache_core[37]: Access = 108064, Miss = 108064, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6707803
	L1D_cache_core[38]: Access = 107444, Miss = 107444, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6736542
	L1D_cache_core[39]: Access = 109444, Miss = 109444, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6673489
	L1D_cache_core[40]: Access = 69160, Miss = 69160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4344262
	L1D_cache_core[41]: Access = 69776, Miss = 69776, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4383937
	L1D_cache_core[42]: Access = 68532, Miss = 68532, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4271744
	L1D_cache_core[43]: Access = 69164, Miss = 69164, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4332936
	L1D_cache_core[44]: Access = 69172, Miss = 69172, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4354911
	L1D_cache_core[45]: Access = 68472, Miss = 68472, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4322965
	L1D_cache_core[46]: Access = 69144, Miss = 69144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4311658
	L1D_cache_core[47]: Access = 69804, Miss = 69804, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4392513
	L1D_cache_core[48]: Access = 68432, Miss = 68432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4379052
	L1D_cache_core[49]: Access = 69144, Miss = 69144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4297881
	L1D_cache_core[50]: Access = 232, Miss = 232, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 826
	L1D_cache_core[51]: Access = 230, Miss = 230, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 750
	L1D_cache_core[52]: Access = 234, Miss = 234, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1025
	L1D_cache_core[53]: Access = 228, Miss = 228, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[54]: Access = 230, Miss = 230, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 802
	L1D_cache_core[55]: Access = 228, Miss = 228, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 998
	L1D_cache_core[56]: Access = 234, Miss = 234, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 841
	L1D_cache_core[57]: Access = 234, Miss = 234, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[58]: Access = 230, Miss = 230, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1068
	L1D_cache_core[59]: Access = 222, Miss = 222, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 796
	L1D_total_cache_accesses = 7191522
	L1D_total_cache_misses = 7191522
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 450313133
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 359305
	L1C_total_cache_misses = 1440
	L1C_total_cache_miss_rate = 0.0040
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4316522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 363955903
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 357865
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2875000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 86357230
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 71746420
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 99170
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
249283, 249283, 249283, 249283, 223039, 223039, 223039, 223039, 204035, 204035, 204035, 204035, 203550, 203550, 203550, 203550, 
gpgpu_n_tot_thrd_icount = 4545240160
gpgpu_n_tot_w_icount = 142038755
gpgpu_n_stall_shd_mem = 705818753
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8295557
gpgpu_n_mem_write_global = 2875000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 142058464
gpgpu_n_store_insn = 92000000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11497760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 705818753
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1046793980	W0_Idle:214960977	W0_Scoreboard:164855303	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:142038834
Warp Occupancy Distribution:
Stall:519317201	W0_Idle:39507658	W0_Scoreboard:118890267	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:106286176
Warp Occupancy Distribution:
Stall:527476779	W0_Idle:175453319	W0_Scoreboard:45965036	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:35752658
warp_utilization0: 0.090549
warp_utilization1: 0.135569
warp_utilization2: 0.045565
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 34532176 {8:4316522,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 391000000 {136:2875000,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 159837880 {40:3969039,72:4424,136:5572,}
traffic_breakdown_coretomem[INST_ACC_R] = 52080 {8:6510,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 587046176 {136:4316516,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 23000000 {8:2875000,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 159821960 {40:3968641,72:4424,136:5572,}
traffic_breakdown_memtocore[INST_ACC_R] = 885360 {136:6510,}
maxmrqlatency = 1565 
maxdqlatency = 0 
maxmflatency = 8040 
averagemflatency = 1371 
averagemflatency_1 = 1543 
averagemflatency_2= 1209 
averagemrqlatency_1 = 74 
averagemrqlatency_2 = 66 
max_icnt2mem_latency = 7400 
max_icnt2sh_latency = 13096926 
mrq_lat_table:4667147 	150518 	256521 	537332 	1501132 	2605257 	3474037 	2654302 	672030 	15042 	66 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	239801 	597456 	2658852 	6070347 	1596083 	7674 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	70894 	182748 	676388 	528931 	637285 	1516296 	3904119 	3339551 	318063 	2764 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	7402924 	822489 	64454 	5315 	31 	0 	0 	0 	0 	794 	1384 	2805 	5737 	11514 	25569 	48931 	94509 	175003 	335947 	883692 	1289115 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	627 	1253 	24265 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        50        31        20        22        42        24        28        44        24        34        30        24        34        28        36        32 
dram[1]:        52        22        32        34        34        36        28        46        38        28        22        22        32        30        32        28 
dram[2]:        30        26        26        24        26        28        50        46        40        32        26        24        28        32        40        36 
dram[3]:        26        30        22        28        34        28        56        48        28        26        24        22        22        40        32        44 
dram[4]:        34        30        26        26        46        24        36        32        36        28        22        26        36        28        32        32 
dram[5]:        36        20        28        28        34        30        46        46        26        28        22        20        32        30        32        32 
maximum service time to same row:
dram[0]:      1438      1002      1464      1191      1615      1397      1694      1951      1697      1967      1205      1800      1304      1067      1767      2444 
dram[1]:      1584      1154      1476      1461      1972      1551      1638      1601      1641      2006      1055      1348      1155      1210      1569      1361 
dram[2]:      1142      1378      1095      1613      1626      1466      1795      2022      2376      2125      1647      1232      1143      1264      1479      1543 
dram[3]:      1056      1156      1194      1232      1462      1786      1688      1854      2876      2285      1290      1249      1227      1412      1134      1236 
dram[4]:      1203      1365      1132      1708      1607      1704      1726      1838      2270      1884      1287      1638      1525      1409      1607      1755 
dram[5]:      1318      1200      1315      1110      1672      1228      1672      1591      2324      1674      1118      1244      1201      1165      1789      1894 
average row accesses per activate:
dram[0]:  1.292421  1.290269  1.293103  1.291778  1.297047  1.299118  1.301484  1.303573  1.288909  1.288157  1.292301  1.294005  1.305591  1.306064  1.309397  1.310584 
dram[1]:  1.288979  1.283471  1.291313  1.288485  1.295008  1.295487  1.298453  1.299982  1.283906  1.286681  1.290397  1.291975  1.301590  1.300363  1.304901  1.306438 
dram[2]:  1.286968  1.290748  1.289819  1.296731  1.295812  1.300092  1.307024  1.304258  1.285120  1.289890  1.291442  1.292333  1.303763  1.306905  1.310358  1.313176 
dram[3]:  1.287203  1.289645  1.287906  1.288833  1.294568  1.294510  1.297559  1.300835  1.284427  1.288529  1.293062  1.292862  1.300142  1.302735  1.305201  1.306395 
dram[4]:  1.288687  1.289494  1.294038  1.292897  1.296404  1.298899  1.300409  1.305722  1.287736  1.289252  1.292569  1.293065  1.304319  1.307098  1.309535  1.307993 
dram[5]:  1.287548  1.287693  1.287214  1.289877  1.296238  1.295333  1.297850  1.300941  1.286648  1.287013  1.290731  1.292596  1.303655  1.302535  1.307758  1.308672 
average row locality = 16533384/12757016 = 1.296023
average row locality_1 = 10882095/8153128 = 1.334714
average row locality_2 = 5651289/4603888 = 1.227504
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    108687    114875    109010    111013    109341    109935    109790    111579    109004    111791    108819    111096    105857    108331    105198    106847 
dram[1]:    107044    110414    108212    110244    108231    108462    109633    108948    108663    108267    109039    108868    104955    105967    106047    105720 
dram[2]:    110405    109554    110988    109464    110231    107964    113788    110333    110098    108003    110163    111015    108009    105925    107477    105599 
dram[3]:    107942    108258    108839    110301    109704    108416    108550    107391    109660    108517    108024    109423    106472    106133    106175    105689 
dram[4]:    107966    110434    109828    111438    107626    110669    109193    111158    109292    110267    108325    112879    106517    106525    105186    107461 
dram[5]:    107735    108733    110049    108469    107913    109708    108383    108258    108208    108920    108229    109092    104531    105822    104551    106350 
total reads: 10428112
bank skew: 114875/104531 = 1.10
chip skew: 1751173/1724951 = 1.02
number of total write accesses:
dram[0]:     63638     69836     63995     65958     64331     64913     64770     66554     63983     66781     63797     66074     60806     63280     60156     61797 
dram[1]:     62006     65393     63193     65182     63219     63441     64610     63934     63654     63255     64020     63842     59907     60920     61016     60682 
dram[2]:     65355     64524     65970     64406     65222     62937     68764     65318     65087     62990     65137     65985     62956     60874     62445     60550 
dram[3]:     62911     63239     63822     65240     64696     63394     63531     62368     64648     63499     63002     64410     61416     61091     61143     60649 
dram[4]:     62911     65404     64805     66431     62597     65663     64171     66136     64292     65248     63303     67854     61478     61460     60150     62409 
dram[5]:     62699     63711     65007     63452     62904     64684     63368     63251     63200     63904     63202     64068     59480     60780     59519     61305 
total reads: 6105368
bank skew: 69836/59480 = 1.17
chip skew: 1030669/1004534 = 1.03
average mf latency per bank:
dram[0]:        921      1248       917      1036       924      1035       934      1054       914      1028       920      1033       932      1048       940      1047
dram[1]:        878       902       877       892       881       901       886       905       867       889       877       898       889       908       894       921
dram[2]:        960       948       958       942       967       952       993       956       949       937       961       957       974       955       976       971
dram[3]:        893       901       896       894       904       907       910       904       889       883       898       892       907       904       914       909
dram[4]:        900       956       898       957       906       962       912       968       891       952       898       969       914       966       919       977
dram[5]:        862       875       861       869       871       876       874       887       857       865       864       873       878       881       884       891
maximum mf latency per bank:
dram[0]:       5886      8040      5562      7180      5308      7041      6474      6945      5883      7164      5657      6966      5944      7132      5409      7157
dram[1]:       6147      5823      5952      5283      5068      5799      5741      5859      6581      6100      6414      6055      6032      5450      5972      5491
dram[2]:       6158      5594      5882      5152      6039      5509      6801      5235      6388      5875      6624      5932      6321      5512      6231      5178
dram[3]:       5149      5492      5396      5836      5297      6490      5159      6125      6127      6112      6016      5555      6038      6188      5592      5436
dram[4]:       5843      6058      6229      6153      4829      6145      5863      6275      5327      6088      5994      6741      5641      5427      6003      5619
dram[5]:       5553      6250      5976      6733      5995      5780      5481      5500      6264      5649      5783      5606      5180      4717      6597      5623
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17287943 n_nop=7436600 n_act=2143865 n_pre=2143851 n_req=2230339 n_req_1=1677130 n_req_2=553209 n_req_3=0 n_rd=3502326 n_write=2061301 bw_util=0.516 bw_util_1=0.388 bw_util_2=0.128 bw_util_3=0 blp=10.271945 blp_1= 6.237254 blp_2= 2.667183 blp_3= -nan
 n_activity=17251405 dram_eff=0.5171 dram_eff_1=0.3889 dram_eff_2=0.1283 dram_eff_3=0
bk0: 217374a 7177856i bk1: 229750a 6134312i bk2: 218018a 6543737i bk3: 222026a 6091942i bk4: 218682a 6050745i bk5: 219868a 5775949i bk6: 219578a 5561765i bk7: 223154a 5118457i bk8: 218008a 7139008i bk9: 223582a 6524497i bk10: 217636a 6636957i bk11: 222192a 6133568i bk12: 211712a 6598790i bk13: 216658a 6054748i bk14: 210394a 6236771i bk15: 213694a 5794541i 
bw_dist = 0.388	0.128	0.000	0.482	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2848
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17287943 n_nop=7584080 n_act=2114977 n_pre=2114963 n_req=2207880 n_req_1=1677130 n_req_2=530750 n_req_3=0 n_rd=3457410 n_write=2016513 bw_util=0.5108 bw_util_1=0.388 bw_util_2=0.1228 bw_util_3=0 blp=10.029643 blp_1= 6.169961 blp_2= 2.595575 blp_3= -nan
 n_activity=17208908 dram_eff=0.5132 dram_eff_1=0.3898 dram_eff_2=0.1234 dram_eff_3=0
bk0: 214084a 7481146i bk1: 220826a 6765656i bk2: 216424a 6815265i bk3: 220488a 6309166i bk4: 216462a 6349698i bk5: 216922a 6110315i bk6: 219266a 5745191i bk7: 217896a 5620104i bk8: 217322a 7256999i bk9: 216534a 7029840i bk10: 218078a 6729934i bk11: 217736a 6514446i bk12: 209910a 6808693i bk13: 211932a 6453575i bk14: 212090a 6262096i bk15: 211440a 6063838i 
bw_dist = 0.388	0.123	0.000	0.485	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6102
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17287943 n_nop=7452050 n_act=2140440 n_pre=2140427 n_req=2228184 n_req_1=1677134 n_req_2=551050 n_req_3=0 n_rd=3498010 n_write=2057016 bw_util=0.5155 bw_util_1=0.388 bw_util_2=0.1275 bw_util_3=0 blp=10.248836 blp_1= 6.242968 blp_2= 2.652319 blp_3= -nan
 n_activity=17244219 dram_eff=0.5169 dram_eff_1=0.389 dram_eff_2=0.1278 dram_eff_3=0
bk0: 220810a 6984943i bk1: 219106a 6795505i bk2: 221976a 6377325i bk3: 218924a 6309691i bk4: 220462a 5977652i bk5: 215928a 6040885i bk6: 227576a 5117799i bk7: 220666a 5272789i bk8: 220196a 7020662i bk9: 216006a 6961413i bk10: 220324a 6494304i bk11: 222024a 6101487i bk12: 216018a 6320584i bk13: 211850a 6355904i bk14: 214954a 5968983i bk15: 211190a 5969806i 
bw_dist = 0.388	0.127	0.000	0.482	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.209
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17287943 n_nop=7579982 n_act=2115461 n_pre=2115446 n_req=2208662 n_req_1=1677134 n_req_2=531528 n_req_3=0 n_rd=3458954 n_write=2018100 bw_util=0.511 bw_util_1=0.388 bw_util_2=0.123 bw_util_3=0 blp=10.044239 blp_1= 6.178085 blp_2= 2.594309 blp_3= -nan
 n_activity=17209209 dram_eff=0.5134 dram_eff_1=0.3898 dram_eff_2=0.1235 dram_eff_3=0
bk0: 215882a 7335202i bk1: 216516a 7028919i bk2: 217674a 6723571i bk3: 220598a 6289887i bk4: 219407a 6172318i bk5: 216832a 6079825i bk6: 217100a 5884453i bk7: 214782a 5821631i bk8: 219319a 7170566i bk9: 217034a 6998916i bk10: 216042a 6858803i bk11: 218846a 6440773i bk12: 212940a 6577949i bk13: 212262a 6406672i bk14: 212344a 6225722i bk15: 211376a 6041175i 
bw_dist = 0.388	0.123	0.000	0.484	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6339
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17287943 n_nop=7480750 n_act=2134554 n_pre=2134543 n_req=2223930 n_req_1=1677082 n_req_2=546848 n_req_3=0 n_rd=3489508 n_write=2048588 bw_util=0.5146 bw_util_1=0.388 bw_util_2=0.1265 bw_util_3=0 blp=10.206449 blp_1= 6.238862 blp_2= 2.630353 blp_3= -nan
 n_activity=17236630 dram_eff=0.5161 dram_eff_1=0.3892 dram_eff_2=0.1269 dram_eff_3=0
bk0: 215930a 7281398i bk1: 220868a 6727819i bk2: 219656a 6533133i bk3: 222876a 6079674i bk4: 215252a 6319780i bk5: 221338a 5717062i bk6: 218386a 5691604i bk7: 222312a 5219092i bk8: 218582a 7123411i bk9: 220530a 6723870i bk10: 216648a 6726865i bk11: 225757a 5946908i bk12: 213034a 6513727i bk13: 213048a 6300686i bk14: 210369a 6255421i bk15: 214922a 5744115i 
bw_dist = 0.388	0.127	0.000	0.482	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1141
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17287943 n_nop=7613647 n_act=2107698 n_pre=2107686 n_req=2204117 n_req_1=1677106 n_req_2=527011 n_req_3=0 n_rd=3449870 n_write=2009042 bw_util=0.51 bw_util_1=0.388 bw_util_2=0.1219 bw_util_3=0 blp=9.981906 blp_1= 6.160382 blp_2= 2.584100 blp_3= -nan
 n_activity=17200464 dram_eff=0.5126 dram_eff_1=0.39 dram_eff_2=0.1226 dram_eff_3=0
bk0: 215468a 7375599i bk1: 217466a 7003491i bk2: 220098a 6594019i bk3: 216938a 6553095i bk4: 215822a 6420922i bk5: 219414a 6005457i bk6: 216766a 5931105i bk7: 216512a 5738422i bk8: 216414a 7354503i bk9: 217840a 6982927i bk10: 216456a 6840078i bk11: 218182a 6532183i bk12: 209054a 6877842i bk13: 211644a 6514201i bk14: 209100a 6479144i bk15: 212696a 6045442i 
bw_dist = 0.388	0.122	0.000	0.485	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5055

========= L2 cache stats =========
L2_cache_bank[0]: Access = 922884, Miss = 865719, Miss_rate = 0.938, Pending_hits = 1628, Reservation_fails = 528134
L2_cache_bank[1]: Access = 972033, Miss = 885474, Miss_rate = 0.911, Pending_hits = 2447, Reservation_fails = 831086
L2_cache_bank[2]: Access = 916852, Miss = 861830, Miss_rate = 0.940, Pending_hits = 1469, Reservation_fails = 577176
L2_cache_bank[3]: Access = 932623, Miss = 866894, Miss_rate = 0.930, Pending_hits = 1758, Reservation_fails = 698999
L2_cache_bank[4]: Access = 944777, Miss = 881166, Miss_rate = 0.933, Pending_hits = 2391, Reservation_fails = 617096
L2_cache_bank[5]: Access = 933866, Miss = 867861, Miss_rate = 0.929, Pending_hits = 1828, Reservation_fails = 609978
L2_cache_bank[6]: Access = 922101, Miss = 865375, Miss_rate = 0.938, Pending_hits = 1582, Reservation_fails = 533532
L2_cache_bank[7]: Access = 929073, Miss = 864137, Miss_rate = 0.930, Pending_hits = 1792, Reservation_fails = 650787
L2_cache_bank[8]: Access = 920712, Miss = 863946, Miss_rate = 0.938, Pending_hits = 1498, Reservation_fails = 571394
L2_cache_bank[9]: Access = 944328, Miss = 880842, Miss_rate = 0.933, Pending_hits = 2374, Reservation_fails = 817135
L2_cache_bank[10]: Access = 915069, Miss = 859611, Miss_rate = 0.939, Pending_hits = 1457, Reservation_fails = 531182
L2_cache_bank[11]: Access = 922603, Miss = 865365, Miss_rate = 0.938, Pending_hits = 1553, Reservation_fails = 643345
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 922884, Miss = 865719 (0.938), PendingHit = 1628 (0.00176)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 972033, Miss = 885474 (0.911), PendingHit = 2447 (0.00252)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 916852, Miss = 861830 (0.94), PendingHit = 1469 (0.0016)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 932623, Miss = 866894 (0.93), PendingHit = 1758 (0.00189)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 944777, Miss = 881166 (0.933), PendingHit = 2391 (0.00253)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 933866, Miss = 867861 (0.929), PendingHit = 1828 (0.00196)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 922101, Miss = 865375 (0.938), PendingHit = 1582 (0.00172)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 929073, Miss = 864137 (0.93), PendingHit = 1792 (0.00193)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 920712, Miss = 863946 (0.938), PendingHit = 1498 (0.00163)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 944328, Miss = 880842 (0.933), PendingHit = 2374 (0.00251)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 915069, Miss = 859611 (0.939), PendingHit = 1457 (0.00159)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 922603, Miss = 865365 (0.938), PendingHit = 1553 (0.00168)
L2 Cache Total Miss Rate = 0.933
Stream 1: L2 Cache Miss Rate = 0.999
Stream 2: L2 Cache Miss Rate = 0.871
Stream 1: Accesses  = 5431640
Stream 1: Misses  = 5425607
Stream 2: Accesses  = 5745281
Stream 2: Misses  = 5002613
Stream 1+2: Accesses  = 11176921
Stream 1+2: Misses  = 10428220
Total Accesses  = 11176921
MPKI-CORES
CORE_L2MPKI_0	1.597
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	2.361
CORE_L2MPKI_31	2.304
CORE_L2MPKI_32	2.370
CORE_L2MPKI_33	2.329
CORE_L2MPKI_34	2.353
CORE_L2MPKI_35	2.321
CORE_L2MPKI_36	2.350
CORE_L2MPKI_37	2.332
CORE_L2MPKI_38	2.353
CORE_L2MPKI_39	2.328
CORE_L2MPKI_40	3.808
CORE_L2MPKI_41	3.374
CORE_L2MPKI_42	3.697
CORE_L2MPKI_43	3.529
CORE_L2MPKI_44	3.724
CORE_L2MPKI_45	3.689
CORE_L2MPKI_46	3.537
CORE_L2MPKI_47	3.506
CORE_L2MPKI_48	3.760
CORE_L2MPKI_49	3.494
CORE_L2MPKI_50	82.565
CORE_L2MPKI_51	81.553
CORE_L2MPKI_52	83.605
CORE_L2MPKI_53	81.684
CORE_L2MPKI_54	82.354
CORE_L2MPKI_55	82.254
CORE_L2MPKI_56	83.831
CORE_L2MPKI_57	82.822
CORE_L2MPKI_58	82.444
CORE_L2MPKI_59	82.190
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 29.494
MISSES-CORES
CORE_MISSES_0	179727
CORE_MISSES_1	181055
CORE_MISSES_2	186191
CORE_MISSES_3	184788
CORE_MISSES_4	179060
CORE_MISSES_5	185521
CORE_MISSES_6	179111
CORE_MISSES_7	182929
CORE_MISSES_8	182863
CORE_MISSES_9	181024
CORE_MISSES_10	180984
CORE_MISSES_11	180945
CORE_MISSES_12	179781
CORE_MISSES_13	181522
CORE_MISSES_14	179703
CORE_MISSES_15	184342
CORE_MISSES_16	180387
CORE_MISSES_17	176423
CORE_MISSES_18	185522
CORE_MISSES_19	184160
CORE_MISSES_20	178420
CORE_MISSES_21	179061
CORE_MISSES_22	179021
CORE_MISSES_23	175820
CORE_MISSES_24	176421
CORE_MISSES_25	181023
CORE_MISSES_26	180943
CORE_MISSES_27	178220
CORE_MISSES_28	179640
CORE_MISSES_29	181000
CORE_MISSES_30	158429
CORE_MISSES_31	154723
CORE_MISSES_32	158165
CORE_MISSES_33	156416
CORE_MISSES_34	158964
CORE_MISSES_35	160592
CORE_MISSES_36	159717
CORE_MISSES_37	159321
CORE_MISSES_38	159820
CORE_MISSES_39	161036
CORE_MISSES_40	169311
CORE_MISSES_41	150535
CORE_MISSES_42	162655
CORE_MISSES_43	156379
CORE_MISSES_44	165340
CORE_MISSES_45	162156
CORE_MISSES_46	156706
CORE_MISSES_47	156772
CORE_MISSES_48	165189
CORE_MISSES_49	154804
CORE_MISSES_50	182601
CORE_MISSES_51	179420
CORE_MISSES_52	183893
CORE_MISSES_53	177361
CORE_MISSES_54	182355
CORE_MISSES_55	178492
CORE_MISSES_56	186929
CORE_MISSES_57	184137
CORE_MISSES_58	182564
CORE_MISSES_59	177831
L2_MISSES = 10428220
L2_total_cache_accesses = 11176921
L2_total_cache_misses = 10428220
L2_total_cache_miss_rate = 0.9330
L2_total_cache_pending_hits = 21777
L2_total_cache_reservation_fails = 7609844
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 721185
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21167
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7552999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5427829
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2875000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2128941
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5683
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 607
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 220
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 52974
L2_cache_data_port_util = 0.067
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=32468724
icnt_total_pkts_simt_to_mem=26677302
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     347.9004
gpu_ipc_2 =       2.2795
gpu_tot_sim_cycle_stream_1 = 13532672
gpu_tot_sim_cycle_stream_2 = 13551893
gpu_sim_insn_1 = 4708022016
gpu_sim_insn_2 = 30892000
gpu_sim_cycle = 13551894
gpu_sim_insn = 4738914016
gpu_ipc =     349.6865
gpu_tot_sim_cycle = 13551894
gpu_tot_sim_insn = 4738914016
gpu_tot_ipc =     349.6865
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 63126888
gpu_stall_icnt2sh    = 337423
gpu_total_sim_rate=246908

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 74954806
	L1I_total_cache_misses = 103245
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 186160, Miss = 186160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11623216
	L1D_cache_core[1]: Access = 186900, Miss = 186900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11761505
	L1D_cache_core[2]: Access = 192680, Miss = 192680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11924397
	L1D_cache_core[3]: Access = 190640, Miss = 190640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11794882
	L1D_cache_core[4]: Access = 184900, Miss = 184900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11645539
	L1D_cache_core[5]: Access = 192020, Miss = 192020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11749295
	L1D_cache_core[6]: Access = 185620, Miss = 185620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11757013
	L1D_cache_core[7]: Access = 188780, Miss = 188780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11742893
	L1D_cache_core[8]: Access = 189380, Miss = 189380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11788384
	L1D_cache_core[9]: Access = 186880, Miss = 186880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11651776
	L1D_cache_core[10]: Access = 186840, Miss = 186840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11758904
	L1D_cache_core[11]: Access = 186800, Miss = 186800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11777352
	L1D_cache_core[12]: Access = 186280, Miss = 186280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11762908
	L1D_cache_core[13]: Access = 187380, Miss = 187380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11695236
	L1D_cache_core[14]: Access = 186220, Miss = 186220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11793560
	L1D_cache_core[15]: Access = 190200, Miss = 190200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11731744
	L1D_cache_core[16]: Access = 186240, Miss = 186240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11603035
	L1D_cache_core[17]: Access = 182280, Miss = 182280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11643911
	L1D_cache_core[18]: Access = 192020, Miss = 192020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11848897
	L1D_cache_core[19]: Access = 190020, Miss = 190020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11814701
	L1D_cache_core[20]: Access = 185580, Miss = 185580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11686982
	L1D_cache_core[21]: Access = 184920, Miss = 184920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11499561
	L1D_cache_core[22]: Access = 184860, Miss = 184860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11877130
	L1D_cache_core[23]: Access = 182340, Miss = 182340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11660832
	L1D_cache_core[24]: Access = 182940, Miss = 182940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11759294
	L1D_cache_core[25]: Access = 186860, Miss = 186860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11697267
	L1D_cache_core[26]: Access = 187460, Miss = 187460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11724949
	L1D_cache_core[27]: Access = 184080, Miss = 184080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11580600
	L1D_cache_core[28]: Access = 186140, Miss = 186140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11747051
	L1D_cache_core[29]: Access = 187500, Miss = 187500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11762000
	L1D_cache_core[30]: Access = 112684, Miss = 112684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7028589
	L1D_cache_core[31]: Access = 112104, Miss = 112104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7098860
	L1D_cache_core[32]: Access = 112084, Miss = 112084, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7047158
	L1D_cache_core[33]: Access = 112724, Miss = 112724, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7033512
	L1D_cache_core[34]: Access = 112744, Miss = 112744, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6953502
	L1D_cache_core[35]: Access = 116004, Miss = 116004, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7083599
	L1D_cache_core[36]: Access = 114044, Miss = 114044, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7044560
	L1D_cache_core[37]: Access = 113904, Miss = 113904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7107539
	L1D_cache_core[38]: Access = 114604, Miss = 114604, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7135077
	L1D_cache_core[39]: Access = 115944, Miss = 115944, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7084264
	L1D_cache_core[40]: Access = 75660, Miss = 75660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4753283
	L1D_cache_core[41]: Access = 76276, Miss = 76276, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4787404
	L1D_cache_core[42]: Access = 75052, Miss = 75052, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4668225
	L1D_cache_core[43]: Access = 75024, Miss = 75024, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4727397
	L1D_cache_core[44]: Access = 75692, Miss = 75692, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4758465
	L1D_cache_core[45]: Access = 74332, Miss = 74332, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4712984
	L1D_cache_core[46]: Access = 75644, Miss = 75644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4714139
	L1D_cache_core[47]: Access = 76324, Miss = 76324, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4796403
	L1D_cache_core[48]: Access = 74952, Miss = 74952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4761962
	L1D_cache_core[49]: Access = 75004, Miss = 75004, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4680063
	L1D_cache_core[50]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 826
	L1D_cache_core[51]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 750
	L1D_cache_core[52]: Access = 238, Miss = 238, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1025
	L1D_cache_core[53]: Access = 232, Miss = 232, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[54]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 802
	L1D_cache_core[55]: Access = 232, Miss = 232, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 998
	L1D_cache_core[56]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 841
	L1D_cache_core[57]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[58]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1068
	L1D_cache_core[59]: Access = 232, Miss = 232, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 796
	L1D_total_cache_accesses = 7504094
	L1D_total_cache_misses = 7504094
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 469850517
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 374777
	L1C_total_cache_misses = 1440
	L1C_total_cache_miss_rate = 0.0038
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4504094
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 379749924
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 373337
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3000000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 90100593
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 74851561
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 103245
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
258882, 258882, 258882, 258882, 232541, 232541, 232541, 232541, 210402, 210402, 210402, 210402, 209917, 209917, 209917, 209917, 
gpgpu_n_tot_thrd_icount = 4741991168
gpgpu_n_tot_w_icount = 148187224
gpgpu_n_stall_shd_mem = 729902957
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8569610
gpgpu_n_mem_write_global = 3000000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 148146080
gpgpu_n_store_insn = 96000000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11992864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 729902957
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1081162297	W0_Idle:220149947	W0_Scoreboard:172146261	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:148187303
Warp Occupancy Distribution:
Stall:536938427	W0_Idle:40054675	W0_Scoreboard:123359956	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:109920604
Warp Occupancy Distribution:
Stall:544223870	W0_Idle:180095272	W0_Scoreboard:48786305	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:38266699
warp_utilization0: 0.091381
warp_utilization1: 0.135659
warp_utilization2: 0.047163
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 36032752 {8:4504094,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 408000000 {136:3000000,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 163299232 {40:4055490,72:4436,136:5590,}
traffic_breakdown_coretomem[INST_ACC_R] = 54240 {8:6780,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 612556784 {136:4504094,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 24000000 {8:3000000,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 163277112 {40:4054937,72:4436,136:5590,}
traffic_breakdown_memtocore[INST_ACC_R] = 922080 {136:6780,}
maxmrqlatency = 1565 
maxdqlatency = 0 
maxmflatency = 8040 
averagemflatency = 1372 
averagemflatency_1 = 1543 
averagemflatency_2= 1212 
averagemrqlatency_1 = 74 
averagemrqlatency_2 = 66 
max_icnt2mem_latency = 7400 
max_icnt2sh_latency = 13551893 
mrq_lat_table:4829573 	155571 	265119 	556014 	1555422 	2697030 	3595952 	2746015 	694282 	15607 	71 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	250142 	617593 	2741197 	6297759 	1654671 	7752 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	74087 	188187 	699285 	542724 	657308 	1566226 	4044865 	3472040 	328872 	2767 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	7635342 	859986 	68162 	5593 	31 	0 	0 	0 	0 	794 	1384 	2805 	5737 	11514 	25569 	48931 	94509 	175003 	335947 	883692 	1414115 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	667 	1281 	25102 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        50        31        28        22        42        24        28        44        24        34        30        24        34        28        36        32 
dram[1]:        52        22        32        34        34        36        28        46        38        28        22        22        32        30        32        28 
dram[2]:        30        36        26        24        26        28        50        46        40        32        26        24        28        32        40        36 
dram[3]:        28        36        22        28        34        28        56        48        28        26        24        22        22        40        32        44 
dram[4]:        34        30        36        26        46        24        36        32        36        28        22        26        36        28        32        32 
dram[5]:        36        20        44        32        34        30        46        46        26        28        22        20        32        30        32        32 
maximum service time to same row:
dram[0]:      1438      1054      1464      1191      1615      1397      1694      1951      1697      1967      1205      1800      1356      1067      1767      2444 
dram[1]:      1584      1154      1476      1461      1972      1551      1638      1601      1641      2006      1055      1348      1155      1210      1569      1361 
dram[2]:      1142      1378      1095      1613      1626      1466      1795      2022      2376      2125      1647      1232      1143      1264      1479      1543 
dram[3]:      1073      1437      1194      1232      1462      1786      1688      1854      2876      2285      1290      1249      1227      1412      1134      1236 
dram[4]:      1203      1403      1132      1708      1607      1704      1726      1838      2270      1884      1287      1638      1525      1409      1607      1755 
dram[5]:      1318      1200      1315      1110      1672      1228      1672      1591      2324      1674      1118      1244      1201      1165      1789      1894 
average row accesses per activate:
dram[0]:  1.294770  1.292648  1.295491  1.294084  1.299303  1.300956  1.304006  1.305631  1.291197  1.290271  1.294371  1.295932  1.307717  1.307862  1.311232  1.312596 
dram[1]:  1.291398  1.285801  1.293602  1.290581  1.296769  1.297915  1.300759  1.302179  1.286164  1.288890  1.292364  1.293952  1.303704  1.302420  1.306609  1.308034 
dram[2]:  1.289424  1.293064  1.292126  1.298885  1.298256  1.301995  1.309159  1.306453  1.287217  1.292008  1.293446  1.294410  1.305851  1.308979  1.312486  1.315024 
dram[3]:  1.289614  1.292140  1.289850  1.291099  1.296446  1.296583  1.299753  1.303039  1.286444  1.290372  1.295265  1.294958  1.301950  1.304822  1.306508  1.308128 
dram[4]:  1.291038  1.292115  1.296454  1.295157  1.298429  1.301415  1.302731  1.307942  1.289849  1.291392  1.294688  1.295696  1.306491  1.309443  1.311320  1.309684 
dram[5]:  1.289945  1.290001  1.289512  1.292225  1.298392  1.297233  1.300197  1.303401  1.288872  1.288970  1.292917  1.294865  1.305571  1.304600  1.309330  1.310459 
average row locality = 17110656/13180691 = 1.298161
average row locality_1 = 11212862/8392328 = 1.336085
average row locality_2 = 5897794/4788363 = 1.231693
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    112632    118846    113064    114989    113271    113948    113761    115636    112974    115811    112829    115109    109812    112285    109116    110771 
dram[1]:    110960    114413    112196    114256    112232    112407    113648    112946    112696    112260    112998    112879    108863    109895    109983    109686 
dram[2]:    114399    113568    115011    113551    114210    111965    117811    114397    114098    111996    114207    115017    111983    109825    111388    109500 
dram[3]:    111955    112219    112913    114288    113732    112408    112545    111429    113648    112532    111997    113371    110367    109965    110152    109606 
dram[4]:    112009    114453    113864    115429    111631    114653    113190    115224    113316    114299    112351    116817    110403    110393    109106    111439 
dram[5]:    111728    112733    114034    112505    111902    113824    112382    112285    112185    112966    112211    113056    108433    109709    108460    110273 
total reads: 10810488
bank skew: 118846/108433 = 1.10
chip skew: 1814854/1788686 = 1.01
number of total write accesses:
dram[0]:     65632     71861     66092     67979     66307     66972     66793     68659     66022     68841     65846     68115     62792     65286     62123     63782 
dram[1]:     63974     67416     65230     67242     65262     65432     66671     65976     65731     65305     66019     65897     61861     62901     63001     62692 
dram[2]:     67403     66570     68051     66530     67233     64993     70827     67423     67137     65031     67215     68045     64982     62832     64405     62497 
dram[3]:     64953     65229     65957     67278     66767     65443     65568     64450     66687     65569     65023     66399     63373     62968     63151     62609 
dram[4]:     65014     67460     66898     68460     64658     67683     66213     68241     66348     67334     65363     69841     63406     63391     62117     64449 
dram[5]:     64730     65736     67048     65539     64940     66856     65420     65323     65236     66015     65216     66075     61430     62703     61474     63275 
total reads: 6300202
bank skew: 71861/61430 = 1.17
chip skew: 1063102/1037016 = 1.03
average mf latency per bank:
dram[0]:        922      1240       918      1035       926      1034       935      1053       916      1027       921      1032       933      1047       942      1045
dram[1]:        881       903       880       895       884       904       889       908       870       891       880       900       892       910       897       923
dram[2]:        960       948       959       942       967       952       993       956       950       937       960       957       974       956       976       971
dram[3]:        897       902       900       896       907       908       914       905       893       885       902       894       910       906       918       911
dram[4]:        900       954       898       955       905       961       912       966       891       951       898       967       914       965       919       975
dram[5]:        866       878       865       873       874       880       878       891       860       869       867       877       881       886       887       895
maximum mf latency per bank:
dram[0]:       5886      8040      5562      7180      5308      7041      6474      6945      5883      7164      5657      6966      5944      7132      5409      7157
dram[1]:       6147      5823      5952      5283      5068      5799      5741      5859      6581      6100      6414      6055      6032      5450      5972      5491
dram[2]:       6158      5594      5882      5152      6039      5509      6801      5235      6388      5875      6624      5932      6321      5512      6231      5178
dram[3]:       5149      5492      5396      5836      5297      6490      5159      6125      6127      6112      6016      5555      6038      6188      5592      5436
dram[4]:       5843      6058      6229      6153      4829      6145      5863      6275      5327      6088      5994      6741      5641      5427      6003      5619
dram[5]:       5553      6250      5976      6733      5995      5780      5481      5500      6264      5649      5783      5606      5180      4717      6597      5623
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17888499 n_nop=7704042 n_act=2214285 n_pre=2214270 n_req=2314854 n_req_1=1750050 n_req_2=564804 n_req_3=0 n_rd=3629706 n_write=2126196 bw_util=0.5176 bw_util_1=0.3913 bw_util_2=0.1263 bw_util_3=0 blp=10.258373 blp_1= 6.282310 blp_2= 2.649454 blp_3= -nan
 n_activity=17848585 dram_eff=0.5188 dram_eff_1=0.3922 dram_eff_2=0.1266 dram_eff_3=0
bk0: 225264a 7441064i bk1: 237692a 6389229i bk2: 226128a 6782139i bk3: 229978a 6328972i bk4: 226542a 6285465i bk5: 227896a 5991054i bk6: 227522a 5773720i bk7: 231272a 5313004i bk8: 225946a 7400547i bk9: 231622a 6775503i bk10: 225658a 6876634i bk11: 230218a 6368948i bk12: 219624a 6831447i bk13: 224570a 6281129i bk14: 218232a 6458797i bk15: 221542a 6005325i 
bw_dist = 0.391	0.126	0.000	0.480	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.263
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17888499 n_nop=7851575 n_act=2185555 n_pre=2185540 n_req=2292318 n_req_1=1750050 n_req_2=542268 n_req_3=0 n_rd=3584621 n_write=2081208 bw_util=0.5126 bw_util_1=0.3913 bw_util_2=0.1213 bw_util_3=0 blp=10.024049 blp_1= 6.214760 blp_2= 2.579148 blp_3= -nan
 n_activity=17806686 dram_eff=0.5149 dram_eff_1=0.3931 dram_eff_2=0.1218 dram_eff_3=0
bk0: 221920a 7750496i bk1: 228824a 7016935i bk2: 224386a 7060532i bk3: 228508a 6537559i bk4: 224464a 6575697i bk5: 224814a 6333910i bk6: 227296a 5954917i bk7: 225892a 5822111i bk8: 225392a 7510886i bk9: 224519a 7274979i bk10: 225996a 6976314i bk11: 225756a 6747076i bk12: 217726a 7050353i bk13: 219790a 6678423i bk14: 219966a 6480256i bk15: 219372a 6268031i 
bw_dist = 0.391	0.121	0.000	0.483	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6155
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17888499 n_nop=7717936 n_act=2211202 n_pre=2211189 n_req=2312926 n_req_1=1750050 n_req_2=562876 n_req_3=0 n_rd=3625842 n_write=2122330 bw_util=0.5172 bw_util_1=0.3913 bw_util_2=0.1259 bw_util_3=0 blp=10.238475 blp_1= 6.288454 blp_2= 2.634132 blp_3= -nan
 n_activity=17842358 dram_eff=0.5185 dram_eff_1=0.3923 dram_eff_2=0.1262 dram_eff_3=0
bk0: 228798a 7239657i bk1: 227136a 7039795i bk2: 230022a 6612300i bk3: 227100a 6531395i bk4: 228420a 6210654i bk5: 223930a 6261133i bk6: 235622a 5327762i bk7: 228792a 5463861i bk8: 228196a 7276136i bk9: 223992a 7209971i bk10: 228412a 6730397i bk11: 230034a 6330326i bk12: 223964a 6548229i bk13: 219650a 6586650i bk14: 222774a 6189534i bk15: 219000a 6185087i 
bw_dist = 0.391	0.126	0.000	0.480	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1972
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17888499 n_nop=7847064 n_act=2186183 n_pre=2186170 n_req=2293127 n_req_1=1750050 n_req_2=543077 n_req_3=0 n_rd=3586242 n_write=2082840 bw_util=0.5128 bw_util_1=0.3913 bw_util_2=0.1214 bw_util_3=0 blp=10.039630 blp_1= 6.223583 blp_2= 2.577985 blp_3= -nan
 n_activity=17807103 dram_eff=0.5151 dram_eff_1=0.3931 dram_eff_2=0.122 dram_eff_3=0
bk0: 223910a 7597360i bk1: 224436a 7280525i bk2: 225824a 6953149i bk3: 228576a 6524034i bk4: 227462a 6394004i bk5: 224814a 6294578i bk6: 225090a 6088197i bk7: 222856a 6014309i bk8: 227296a 7428097i bk9: 225064a 7241172i bk10: 223994a 7105047i bk11: 226742a 6680131i bk12: 220734a 6815130i bk13: 219928a 6645761i bk14: 220304a 6438188i bk15: 219212a 6252602i 
bw_dist = 0.391	0.121	0.000	0.483	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6361
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17888499 n_nop=7747513 n_act=2205055 n_pre=2205042 n_req=2308577 n_req_1=1750000 n_req_2=558577 n_req_3=0 n_rd=3617145 n_write=2113744 bw_util=0.5162 bw_util_1=0.3913 bw_util_2=0.1249 bw_util_3=0 blp=10.196417 blp_1= 6.283390 blp_2= 2.613021 blp_3= -nan
 n_activity=17834376 dram_eff=0.5178 dram_eff_1=0.3925 dram_eff_2=0.1253 dram_eff_3=0
bk0: 224015a 7532337i bk1: 228906a 6973737i bk2: 227728a 6770608i bk3: 230858a 6314880i bk4: 223262a 6540130i bk5: 229304a 5939894i bk6: 226380a 5902524i bk7: 230448a 5411614i bk8: 226630a 7378440i bk9: 228598a 6967851i bk10: 224700a 6965039i bk11: 233634a 6186249i bk12: 220806a 6757400i bk13: 220786a 6537911i bk14: 218212a 6475608i bk15: 222878a 5944628i 
bw_dist = 0.391	0.125	0.000	0.481	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1084
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17888499 n_nop=7880372 n_act=2178394 n_pre=2178383 n_req=2288686 n_req_1=1750025 n_req_2=538661 n_req_3=0 n_rd=3577346 n_write=2074004 bw_util=0.5118 bw_util_1=0.3913 bw_util_2=0.1204 bw_util_3=0 blp=9.979784 blp_1= 6.205037 blp_2= 2.569331 blp_3= -nan
 n_activity=17799145 dram_eff=0.5143 dram_eff_1=0.3933 dram_eff_2=0.1211 dram_eff_3=0
bk0: 223456a 7627674i bk1: 225466a 7254296i bk2: 228066a 6833184i bk3: 225010a 6777510i bk4: 223802a 6645984i bk5: 227640a 6205193i bk6: 224764a 6139155i bk7: 224566a 5933352i bk8: 224370a 7613728i bk9: 225930a 7222481i bk10: 224420a 7084026i bk11: 226109a 6771050i bk12: 216864a 7111217i bk13: 219418a 6750621i bk14: 216920a 6698159i bk15: 220545a 6258913i 
bw_dist = 0.391	0.120	0.000	0.483	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5199

========= L2 cache stats =========
L2_cache_bank[0]: Access = 956054, Miss = 897469, Miss_rate = 0.939, Pending_hits = 1639, Reservation_fails = 540518
L2_cache_bank[1]: Access = 1005451, Miss = 917404, Miss_rate = 0.912, Pending_hits = 2462, Reservation_fails = 849201
L2_cache_bank[2]: Access = 949925, Miss = 893583, Miss_rate = 0.941, Pending_hits = 1487, Reservation_fails = 600451
L2_cache_bank[3]: Access = 965906, Miss = 898751, Miss_rate = 0.930, Pending_hits = 1775, Reservation_fails = 732618
L2_cache_bank[4]: Access = 978081, Miss = 913116, Miss_rate = 0.934, Pending_hits = 2396, Reservation_fails = 651540
L2_cache_bank[5]: Access = 967262, Miss = 899829, Miss_rate = 0.930, Pending_hits = 1841, Reservation_fails = 648352
L2_cache_bank[6]: Access = 955460, Miss = 897323, Miss_rate = 0.939, Pending_hits = 1590, Reservation_fails = 552310
L2_cache_bank[7]: Access = 962175, Miss = 895826, Miss_rate = 0.931, Pending_hits = 1811, Reservation_fails = 672335
L2_cache_bank[8]: Access = 954013, Miss = 895878, Miss_rate = 0.939, Pending_hits = 1507, Reservation_fails = 602900
L2_cache_bank[9]: Access = 977618, Miss = 912714, Miss_rate = 0.934, Pending_hits = 2384, Reservation_fails = 849151
L2_cache_bank[10]: Access = 948228, Miss = 891342, Miss_rate = 0.940, Pending_hits = 1471, Reservation_fails = 550446
L2_cache_bank[11]: Access = 955918, Miss = 897362, Miss_rate = 0.939, Pending_hits = 1569, Reservation_fails = 660877
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 956054, Miss = 897469 (0.939), PendingHit = 1639 (0.00171)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1005451, Miss = 917404 (0.912), PendingHit = 2462 (0.00245)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 949925, Miss = 893583 (0.941), PendingHit = 1487 (0.00157)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 965906, Miss = 898751 (0.93), PendingHit = 1775 (0.00184)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 978081, Miss = 913116 (0.934), PendingHit = 2396 (0.00245)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 967262, Miss = 899829 (0.93), PendingHit = 1841 (0.0019)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 955460, Miss = 897323 (0.939), PendingHit = 1590 (0.00166)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 962175, Miss = 895826 (0.931), PendingHit = 1811 (0.00188)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 954013, Miss = 895878 (0.939), PendingHit = 1507 (0.00158)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 977618, Miss = 912714 (0.934), PendingHit = 2384 (0.00244)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 948228, Miss = 891342 (0.94), PendingHit = 1471 (0.00155)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 955918, Miss = 897362 (0.939), PendingHit = 1569 (0.00164)
L2 Cache Total Miss Rate = 0.934
Stream 1: L2 Cache Miss Rate = 0.999
Stream 2: L2 Cache Miss Rate = 0.873
Stream 1: Accesses  = 5617430
Stream 1: Misses  = 5611136
Stream 2: Accesses  = 5958661
Stream 2: Misses  = 5199461
Stream 1+2: Accesses  = 11576091
Stream 1+2: Misses  = 10810597
Total Accesses  = 11576091
MPKI-CORES
CORE_L2MPKI_0	1.597
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	2.317
CORE_L2MPKI_31	2.267
CORE_L2MPKI_32	2.325
CORE_L2MPKI_33	2.287
CORE_L2MPKI_34	2.314
CORE_L2MPKI_35	2.280
CORE_L2MPKI_36	2.307
CORE_L2MPKI_37	2.295
CORE_L2MPKI_38	2.306
CORE_L2MPKI_39	2.287
CORE_L2MPKI_40	3.622
CORE_L2MPKI_41	3.225
CORE_L2MPKI_42	3.519
CORE_L2MPKI_43	3.381
CORE_L2MPKI_44	3.545
CORE_L2MPKI_45	3.528
CORE_L2MPKI_46	3.374
CORE_L2MPKI_47	3.346
CORE_L2MPKI_48	3.576
CORE_L2MPKI_49	3.349
CORE_L2MPKI_50	82.596
CORE_L2MPKI_51	81.571
CORE_L2MPKI_52	83.611
CORE_L2MPKI_53	81.717
CORE_L2MPKI_54	82.292
CORE_L2MPKI_55	82.275
CORE_L2MPKI_56	83.857
CORE_L2MPKI_57	82.873
CORE_L2MPKI_58	82.436
CORE_L2MPKI_59	82.178
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 29.429
MISSES-CORES
CORE_MISSES_0	186229
CORE_MISSES_1	186915
CORE_MISSES_2	192691
CORE_MISSES_3	190648
CORE_MISSES_4	184921
CORE_MISSES_5	192041
CORE_MISSES_6	185632
CORE_MISSES_7	188790
CORE_MISSES_8	189383
CORE_MISSES_9	186884
CORE_MISSES_10	186845
CORE_MISSES_11	186805
CORE_MISSES_12	186283
CORE_MISSES_13	187382
CORE_MISSES_14	186224
CORE_MISSES_15	190202
CORE_MISSES_16	186247
CORE_MISSES_17	182283
CORE_MISSES_18	192022
CORE_MISSES_19	190020
CORE_MISSES_20	185580
CORE_MISSES_21	184921
CORE_MISSES_22	184861
CORE_MISSES_23	182340
CORE_MISSES_24	182941
CORE_MISSES_25	186863
CORE_MISSES_26	187463
CORE_MISSES_27	184080
CORE_MISSES_28	186140
CORE_MISSES_29	187500
CORE_MISSES_30	164949
CORE_MISSES_31	160583
CORE_MISSES_32	164685
CORE_MISSES_33	162916
CORE_MISSES_34	164844
CORE_MISSES_35	167112
CORE_MISSES_36	166237
CORE_MISSES_37	165161
CORE_MISSES_38	166980
CORE_MISSES_39	167536
CORE_MISSES_40	175811
CORE_MISSES_41	157035
CORE_MISSES_42	169175
CORE_MISSES_43	162239
CORE_MISSES_44	171860
CORE_MISSES_45	168016
CORE_MISSES_46	163206
CORE_MISSES_47	163292
CORE_MISSES_48	171709
CORE_MISSES_49	160664
CORE_MISSES_50	189732
CORE_MISSES_51	186599
CORE_MISSES_52	191144
CORE_MISSES_53	183914
CORE_MISSES_54	189263
CORE_MISSES_55	185483
CORE_MISSES_56	193821
CORE_MISSES_57	191037
CORE_MISSES_58	189779
CORE_MISSES_59	184679
L2_MISSES = 10810597
L2_total_cache_accesses = 11576091
L2_total_cache_misses = 10810597
L2_total_cache_miss_rate = 0.9339
L2_total_cache_pending_hits = 21932
L2_total_cache_reservation_fails = 7910699
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 737585
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21299
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7810367
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5626131
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3000000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2229965
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5921
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 630
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 229
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 54503
L2_cache_data_port_util = 0.066
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=33705682
icnt_total_pkts_simt_to_mem=27663172
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     347.9004
gpu_ipc_2 =       2.2795
gpu_tot_sim_cycle_stream_1 = 13532672
gpu_tot_sim_cycle_stream_2 = 13551893
gpu_sim_insn_1 = 4708022016
gpu_sim_insn_2 = 30892000
gpu_sim_cycle = 13551894
gpu_sim_insn = 4738914016
gpu_ipc =     349.6865
gpu_tot_sim_cycle = 13551894
gpu_tot_sim_insn = 4738914016
gpu_tot_ipc =     349.6865
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 63126888
gpu_stall_icnt2sh    = 337423
gpu_total_sim_rate=246908

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 74954806
	L1I_total_cache_misses = 103245
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 186160, Miss = 186160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11623216
	L1D_cache_core[1]: Access = 186900, Miss = 186900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11761505
	L1D_cache_core[2]: Access = 192680, Miss = 192680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11924397
	L1D_cache_core[3]: Access = 190640, Miss = 190640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11794882
	L1D_cache_core[4]: Access = 184900, Miss = 184900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11645539
	L1D_cache_core[5]: Access = 192020, Miss = 192020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11749295
	L1D_cache_core[6]: Access = 185620, Miss = 185620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11757013
	L1D_cache_core[7]: Access = 188780, Miss = 188780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11742893
	L1D_cache_core[8]: Access = 189380, Miss = 189380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11788384
	L1D_cache_core[9]: Access = 186880, Miss = 186880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11651776
	L1D_cache_core[10]: Access = 186840, Miss = 186840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11758904
	L1D_cache_core[11]: Access = 186800, Miss = 186800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11777352
	L1D_cache_core[12]: Access = 186280, Miss = 186280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11762908
	L1D_cache_core[13]: Access = 187380, Miss = 187380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11695236
	L1D_cache_core[14]: Access = 186220, Miss = 186220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11793560
	L1D_cache_core[15]: Access = 190200, Miss = 190200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11731744
	L1D_cache_core[16]: Access = 186240, Miss = 186240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11603035
	L1D_cache_core[17]: Access = 182280, Miss = 182280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11643911
	L1D_cache_core[18]: Access = 192020, Miss = 192020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11848897
	L1D_cache_core[19]: Access = 190020, Miss = 190020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11814701
	L1D_cache_core[20]: Access = 185580, Miss = 185580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11686982
	L1D_cache_core[21]: Access = 184920, Miss = 184920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11499561
	L1D_cache_core[22]: Access = 184860, Miss = 184860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11877130
	L1D_cache_core[23]: Access = 182340, Miss = 182340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11660832
	L1D_cache_core[24]: Access = 182940, Miss = 182940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11759294
	L1D_cache_core[25]: Access = 186860, Miss = 186860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11697267
	L1D_cache_core[26]: Access = 187460, Miss = 187460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11724949
	L1D_cache_core[27]: Access = 184080, Miss = 184080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11580600
	L1D_cache_core[28]: Access = 186140, Miss = 186140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11747051
	L1D_cache_core[29]: Access = 187500, Miss = 187500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11762000
	L1D_cache_core[30]: Access = 112684, Miss = 112684, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7028589
	L1D_cache_core[31]: Access = 112104, Miss = 112104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7098860
	L1D_cache_core[32]: Access = 112084, Miss = 112084, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7047158
	L1D_cache_core[33]: Access = 112724, Miss = 112724, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7033512
	L1D_cache_core[34]: Access = 112744, Miss = 112744, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6953502
	L1D_cache_core[35]: Access = 116004, Miss = 116004, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7083599
	L1D_cache_core[36]: Access = 114044, Miss = 114044, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7044560
	L1D_cache_core[37]: Access = 113904, Miss = 113904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7107539
	L1D_cache_core[38]: Access = 114604, Miss = 114604, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7135077
	L1D_cache_core[39]: Access = 115944, Miss = 115944, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7084264
	L1D_cache_core[40]: Access = 75660, Miss = 75660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4753283
	L1D_cache_core[41]: Access = 76276, Miss = 76276, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4787404
	L1D_cache_core[42]: Access = 75052, Miss = 75052, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4668225
	L1D_cache_core[43]: Access = 75024, Miss = 75024, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4727397
	L1D_cache_core[44]: Access = 75692, Miss = 75692, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4758465
	L1D_cache_core[45]: Access = 74332, Miss = 74332, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4712984
	L1D_cache_core[46]: Access = 75644, Miss = 75644, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4714139
	L1D_cache_core[47]: Access = 76324, Miss = 76324, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4796403
	L1D_cache_core[48]: Access = 74952, Miss = 74952, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4761962
	L1D_cache_core[49]: Access = 75004, Miss = 75004, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4680063
	L1D_cache_core[50]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 826
	L1D_cache_core[51]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 750
	L1D_cache_core[52]: Access = 238, Miss = 238, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1025
	L1D_cache_core[53]: Access = 232, Miss = 232, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[54]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 802
	L1D_cache_core[55]: Access = 232, Miss = 232, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 998
	L1D_cache_core[56]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 841
	L1D_cache_core[57]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[58]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1068
	L1D_cache_core[59]: Access = 232, Miss = 232, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 796
	L1D_total_cache_accesses = 7504094
	L1D_total_cache_misses = 7504094
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 469850517
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 374777
	L1C_total_cache_misses = 1440
	L1C_total_cache_miss_rate = 0.0038
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4504094
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 379749924
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 373337
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3000000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 90100593
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 74851561
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 103245
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
258882, 258882, 258882, 258882, 232541, 232541, 232541, 232541, 210402, 210402, 210402, 210402, 209917, 209917, 209917, 209917, 
gpgpu_n_tot_thrd_icount = 4741991168
gpgpu_n_tot_w_icount = 148187224
gpgpu_n_stall_shd_mem = 729902957
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8569610
gpgpu_n_mem_write_global = 3000000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 148146080
gpgpu_n_store_insn = 96000000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11992864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 729902957
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1081162297	W0_Idle:220149947	W0_Scoreboard:172146261	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:148187303
Warp Occupancy Distribution:
Stall:536938427	W0_Idle:40054675	W0_Scoreboard:123359956	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:109920604
Warp Occupancy Distribution:
Stall:544223870	W0_Idle:180095272	W0_Scoreboard:48786305	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:38266699
warp_utilization0: 0.091381
warp_utilization1: 0.135659
warp_utilization2: 0.047163
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 36032752 {8:4504094,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 408000000 {136:3000000,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 163299232 {40:4055490,72:4436,136:5590,}
traffic_breakdown_coretomem[INST_ACC_R] = 54240 {8:6780,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 612556784 {136:4504094,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 24000000 {8:3000000,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 163277112 {40:4054937,72:4436,136:5590,}
traffic_breakdown_memtocore[INST_ACC_R] = 922080 {136:6780,}
maxmrqlatency = 1565 
maxdqlatency = 0 
maxmflatency = 8040 
averagemflatency = 1372 
averagemflatency_1 = 1543 
averagemflatency_2= 1212 
averagemrqlatency_1 = 74 
averagemrqlatency_2 = 66 
max_icnt2mem_latency = 7400 
max_icnt2sh_latency = 13551893 
mrq_lat_table:4829573 	155571 	265119 	556014 	1555422 	2697030 	3595952 	2746015 	694282 	15607 	71 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	250142 	617593 	2741197 	6297759 	1654671 	7752 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	74087 	188187 	699285 	542724 	657308 	1566226 	4044865 	3472040 	328872 	2767 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	7635342 	859986 	68162 	5593 	31 	0 	0 	0 	0 	794 	1384 	2805 	5737 	11514 	25569 	48931 	94509 	175003 	335947 	883692 	1414115 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	667 	1281 	25102 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        50        31        28        22        42        24        28        44        24        34        30        24        34        28        36        32 
dram[1]:        52        22        32        34        34        36        28        46        38        28        22        22        32        30        32        28 
dram[2]:        30        36        26        24        26        28        50        46        40        32        26        24        28        32        40        36 
dram[3]:        28        36        22        28        34        28        56        48        28        26        24        22        22        40        32        44 
dram[4]:        34        30        36        26        46        24        36        32        36        28        22        26        36        28        32        32 
dram[5]:        36        20        44        32        34        30        46        46        26        28        22        20        32        30        32        32 
maximum service time to same row:
dram[0]:      1438      1054      1464      1191      1615      1397      1694      1951      1697      1967      1205      1800      1356      1067      1767      2444 
dram[1]:      1584      1154      1476      1461      1972      1551      1638      1601      1641      2006      1055      1348      1155      1210      1569      1361 
dram[2]:      1142      1378      1095      1613      1626      1466      1795      2022      2376      2125      1647      1232      1143      1264      1479      1543 
dram[3]:      1073      1437      1194      1232      1462      1786      1688      1854      2876      2285      1290      1249      1227      1412      1134      1236 
dram[4]:      1203      1403      1132      1708      1607      1704      1726      1838      2270      1884      1287      1638      1525      1409      1607      1755 
dram[5]:      1318      1200      1315      1110      1672      1228      1672      1591      2324      1674      1118      1244      1201      1165      1789      1894 
average row accesses per activate:
dram[0]:  1.294770  1.292648  1.295491  1.294084  1.299303  1.300956  1.304006  1.305631  1.291197  1.290271  1.294371  1.295932  1.307717  1.307862  1.311232  1.312596 
dram[1]:  1.291398  1.285801  1.293602  1.290581  1.296769  1.297915  1.300759  1.302179  1.286164  1.288890  1.292364  1.293952  1.303704  1.302420  1.306609  1.308034 
dram[2]:  1.289424  1.293064  1.292126  1.298885  1.298256  1.301995  1.309159  1.306453  1.287217  1.292008  1.293446  1.294410  1.305851  1.308979  1.312486  1.315024 
dram[3]:  1.289614  1.292140  1.289850  1.291099  1.296446  1.296583  1.299753  1.303039  1.286444  1.290372  1.295265  1.294958  1.301950  1.304822  1.306508  1.308128 
dram[4]:  1.291038  1.292115  1.296454  1.295157  1.298429  1.301415  1.302731  1.307942  1.289849  1.291392  1.294688  1.295696  1.306491  1.309443  1.311320  1.309684 
dram[5]:  1.289945  1.290001  1.289512  1.292225  1.298392  1.297233  1.300197  1.303401  1.288872  1.288970  1.292917  1.294865  1.305571  1.304600  1.309330  1.310459 
average row locality = 17110656/13180691 = 1.298161
average row locality_1 = 11212862/8392328 = 1.336085
average row locality_2 = 5897794/4788363 = 1.231693
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    112632    118846    113064    114989    113271    113948    113761    115636    112974    115811    112829    115109    109812    112285    109116    110771 
dram[1]:    110960    114413    112196    114256    112232    112407    113648    112946    112696    112260    112998    112879    108863    109895    109983    109686 
dram[2]:    114399    113568    115011    113551    114210    111965    117811    114397    114098    111996    114207    115017    111983    109825    111388    109500 
dram[3]:    111955    112219    112913    114288    113732    112408    112545    111429    113648    112532    111997    113371    110367    109965    110152    109606 
dram[4]:    112009    114453    113864    115429    111631    114653    113190    115224    113316    114299    112351    116817    110403    110393    109106    111439 
dram[5]:    111728    112733    114034    112505    111902    113824    112382    112285    112185    112966    112211    113056    108433    109709    108460    110273 
total reads: 10810488
bank skew: 118846/108433 = 1.10
chip skew: 1814854/1788686 = 1.01
number of total write accesses:
dram[0]:     65632     71861     66092     67979     66307     66972     66793     68659     66022     68841     65846     68115     62792     65286     62123     63782 
dram[1]:     63974     67416     65230     67242     65262     65432     66671     65976     65731     65305     66019     65897     61861     62901     63001     62692 
dram[2]:     67403     66570     68051     66530     67233     64993     70827     67423     67137     65031     67215     68045     64982     62832     64405     62497 
dram[3]:     64953     65229     65957     67278     66767     65443     65568     64450     66687     65569     65023     66399     63373     62968     63151     62609 
dram[4]:     65014     67460     66898     68460     64658     67683     66213     68241     66348     67334     65363     69841     63406     63391     62117     64449 
dram[5]:     64730     65736     67048     65539     64940     66856     65420     65323     65236     66015     65216     66075     61430     62703     61474     63275 
total reads: 6300202
bank skew: 71861/61430 = 1.17
chip skew: 1063102/1037016 = 1.03
average mf latency per bank:
dram[0]:        922      1240       918      1035       926      1034       935      1053       916      1027       921      1032       933      1047       942      1045
dram[1]:        881       903       880       895       884       904       889       908       870       891       880       900       892       910       897       923
dram[2]:        960       948       959       942       967       952       993       956       950       937       960       957       974       956       976       971
dram[3]:        897       902       900       896       907       908       914       905       893       885       902       894       910       906       918       911
dram[4]:        900       954       898       955       905       961       912       966       891       951       898       967       914       965       919       975
dram[5]:        866       878       865       873       874       880       878       891       860       869       867       877       881       886       887       895
maximum mf latency per bank:
dram[0]:       5886      8040      5562      7180      5308      7041      6474      6945      5883      7164      5657      6966      5944      7132      5409      7157
dram[1]:       6147      5823      5952      5283      5068      5799      5741      5859      6581      6100      6414      6055      6032      5450      5972      5491
dram[2]:       6158      5594      5882      5152      6039      5509      6801      5235      6388      5875      6624      5932      6321      5512      6231      5178
dram[3]:       5149      5492      5396      5836      5297      6490      5159      6125      6127      6112      6016      5555      6038      6188      5592      5436
dram[4]:       5843      6058      6229      6153      4829      6145      5863      6275      5327      6088      5994      6741      5641      5427      6003      5619
dram[5]:       5553      6250      5976      6733      5995      5780      5481      5500      6264      5649      5783      5606      5180      4717      6597      5623
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17888499 n_nop=7704042 n_act=2214285 n_pre=2214270 n_req=2314854 n_req_1=1750050 n_req_2=564804 n_req_3=0 n_rd=3629706 n_write=2126196 bw_util=0.5176 bw_util_1=0.3913 bw_util_2=0.1263 bw_util_3=0 blp=10.258373 blp_1= 6.282310 blp_2= 2.649454 blp_3= -nan
 n_activity=17848585 dram_eff=0.5188 dram_eff_1=0.3922 dram_eff_2=0.1266 dram_eff_3=0
bk0: 225264a 7441064i bk1: 237692a 6389229i bk2: 226128a 6782139i bk3: 229978a 6328972i bk4: 226542a 6285465i bk5: 227896a 5991054i bk6: 227522a 5773720i bk7: 231272a 5313004i bk8: 225946a 7400547i bk9: 231622a 6775503i bk10: 225658a 6876634i bk11: 230218a 6368948i bk12: 219624a 6831447i bk13: 224570a 6281129i bk14: 218232a 6458797i bk15: 221542a 6005325i 
bw_dist = 0.391	0.126	0.000	0.480	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.263
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17888499 n_nop=7851575 n_act=2185555 n_pre=2185540 n_req=2292318 n_req_1=1750050 n_req_2=542268 n_req_3=0 n_rd=3584621 n_write=2081208 bw_util=0.5126 bw_util_1=0.3913 bw_util_2=0.1213 bw_util_3=0 blp=10.024049 blp_1= 6.214760 blp_2= 2.579148 blp_3= -nan
 n_activity=17806686 dram_eff=0.5149 dram_eff_1=0.3931 dram_eff_2=0.1218 dram_eff_3=0
bk0: 221920a 7750496i bk1: 228824a 7016935i bk2: 224386a 7060532i bk3: 228508a 6537559i bk4: 224464a 6575697i bk5: 224814a 6333910i bk6: 227296a 5954917i bk7: 225892a 5822111i bk8: 225392a 7510886i bk9: 224519a 7274979i bk10: 225996a 6976314i bk11: 225756a 6747076i bk12: 217726a 7050353i bk13: 219790a 6678423i bk14: 219966a 6480256i bk15: 219372a 6268031i 
bw_dist = 0.391	0.121	0.000	0.483	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6155
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17888499 n_nop=7717936 n_act=2211202 n_pre=2211189 n_req=2312926 n_req_1=1750050 n_req_2=562876 n_req_3=0 n_rd=3625842 n_write=2122330 bw_util=0.5172 bw_util_1=0.3913 bw_util_2=0.1259 bw_util_3=0 blp=10.238475 blp_1= 6.288454 blp_2= 2.634132 blp_3= -nan
 n_activity=17842358 dram_eff=0.5185 dram_eff_1=0.3923 dram_eff_2=0.1262 dram_eff_3=0
bk0: 228798a 7239657i bk1: 227136a 7039795i bk2: 230022a 6612300i bk3: 227100a 6531395i bk4: 228420a 6210654i bk5: 223930a 6261133i bk6: 235622a 5327762i bk7: 228792a 5463861i bk8: 228196a 7276136i bk9: 223992a 7209971i bk10: 228412a 6730397i bk11: 230034a 6330326i bk12: 223964a 6548229i bk13: 219650a 6586650i bk14: 222774a 6189534i bk15: 219000a 6185087i 
bw_dist = 0.391	0.126	0.000	0.480	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1972
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17888499 n_nop=7847064 n_act=2186183 n_pre=2186170 n_req=2293127 n_req_1=1750050 n_req_2=543077 n_req_3=0 n_rd=3586242 n_write=2082840 bw_util=0.5128 bw_util_1=0.3913 bw_util_2=0.1214 bw_util_3=0 blp=10.039630 blp_1= 6.223583 blp_2= 2.577985 blp_3= -nan
 n_activity=17807103 dram_eff=0.5151 dram_eff_1=0.3931 dram_eff_2=0.122 dram_eff_3=0
bk0: 223910a 7597360i bk1: 224436a 7280525i bk2: 225824a 6953149i bk3: 228576a 6524034i bk4: 227462a 6394004i bk5: 224814a 6294578i bk6: 225090a 6088197i bk7: 222856a 6014309i bk8: 227296a 7428097i bk9: 225064a 7241172i bk10: 223994a 7105047i bk11: 226742a 6680131i bk12: 220734a 6815130i bk13: 219928a 6645761i bk14: 220304a 6438188i bk15: 219212a 6252602i 
bw_dist = 0.391	0.121	0.000	0.483	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6361
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17888499 n_nop=7747513 n_act=2205055 n_pre=2205042 n_req=2308577 n_req_1=1750000 n_req_2=558577 n_req_3=0 n_rd=3617145 n_write=2113744 bw_util=0.5162 bw_util_1=0.3913 bw_util_2=0.1249 bw_util_3=0 blp=10.196417 blp_1= 6.283390 blp_2= 2.613021 blp_3= -nan
 n_activity=17834376 dram_eff=0.5178 dram_eff_1=0.3925 dram_eff_2=0.1253 dram_eff_3=0
bk0: 224015a 7532337i bk1: 228906a 6973737i bk2: 227728a 6770608i bk3: 230858a 6314880i bk4: 223262a 6540130i bk5: 229304a 5939894i bk6: 226380a 5902524i bk7: 230448a 5411614i bk8: 226630a 7378440i bk9: 228598a 6967851i bk10: 224700a 6965039i bk11: 233634a 6186249i bk12: 220806a 6757400i bk13: 220786a 6537911i bk14: 218212a 6475608i bk15: 222878a 5944628i 
bw_dist = 0.391	0.125	0.000	0.481	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1084
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17888499 n_nop=7880372 n_act=2178394 n_pre=2178383 n_req=2288686 n_req_1=1750025 n_req_2=538661 n_req_3=0 n_rd=3577346 n_write=2074004 bw_util=0.5118 bw_util_1=0.3913 bw_util_2=0.1204 bw_util_3=0 blp=9.979784 blp_1= 6.205037 blp_2= 2.569331 blp_3= -nan
 n_activity=17799145 dram_eff=0.5143 dram_eff_1=0.3933 dram_eff_2=0.1211 dram_eff_3=0
bk0: 223456a 7627674i bk1: 225466a 7254296i bk2: 228066a 6833184i bk3: 225010a 6777510i bk4: 223802a 6645984i bk5: 227640a 6205193i bk6: 224764a 6139155i bk7: 224566a 5933352i bk8: 224370a 7613728i bk9: 225930a 7222481i bk10: 224420a 7084026i bk11: 226109a 6771050i bk12: 216864a 7111217i bk13: 219418a 6750621i bk14: 216920a 6698159i bk15: 220545a 6258913i 
bw_dist = 0.391	0.120	0.000	0.483	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5199

========= L2 cache stats =========
L2_cache_bank[0]: Access = 956054, Miss = 897469, Miss_rate = 0.939, Pending_hits = 1639, Reservation_fails = 540518
L2_cache_bank[1]: Access = 1005451, Miss = 917404, Miss_rate = 0.912, Pending_hits = 2462, Reservation_fails = 849201
L2_cache_bank[2]: Access = 949925, Miss = 893583, Miss_rate = 0.941, Pending_hits = 1487, Reservation_fails = 600451
L2_cache_bank[3]: Access = 965906, Miss = 898751, Miss_rate = 0.930, Pending_hits = 1775, Reservation_fails = 732618
L2_cache_bank[4]: Access = 978081, Miss = 913116, Miss_rate = 0.934, Pending_hits = 2396, Reservation_fails = 651540
L2_cache_bank[5]: Access = 967262, Miss = 899829, Miss_rate = 0.930, Pending_hits = 1841, Reservation_fails = 648352
L2_cache_bank[6]: Access = 955460, Miss = 897323, Miss_rate = 0.939, Pending_hits = 1590, Reservation_fails = 552310
L2_cache_bank[7]: Access = 962175, Miss = 895826, Miss_rate = 0.931, Pending_hits = 1811, Reservation_fails = 672335
L2_cache_bank[8]: Access = 954013, Miss = 895878, Miss_rate = 0.939, Pending_hits = 1507, Reservation_fails = 602900
L2_cache_bank[9]: Access = 977618, Miss = 912714, Miss_rate = 0.934, Pending_hits = 2384, Reservation_fails = 849151
L2_cache_bank[10]: Access = 948228, Miss = 891342, Miss_rate = 0.940, Pending_hits = 1471, Reservation_fails = 550446
L2_cache_bank[11]: Access = 955918, Miss = 897362, Miss_rate = 0.939, Pending_hits = 1569, Reservation_fails = 660877
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 956054, Miss = 897469 (0.939), PendingHit = 1639 (0.00171)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1005451, Miss = 917404 (0.912), PendingHit = 2462 (0.00245)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 949925, Miss = 893583 (0.941), PendingHit = 1487 (0.00157)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 965906, Miss = 898751 (0.93), PendingHit = 1775 (0.00184)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 978081, Miss = 913116 (0.934), PendingHit = 2396 (0.00245)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 967262, Miss = 899829 (0.93), PendingHit = 1841 (0.0019)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 955460, Miss = 897323 (0.939), PendingHit = 1590 (0.00166)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 962175, Miss = 895826 (0.931), PendingHit = 1811 (0.00188)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 954013, Miss = 895878 (0.939), PendingHit = 1507 (0.00158)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 977618, Miss = 912714 (0.934), PendingHit = 2384 (0.00244)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 948228, Miss = 891342 (0.94), PendingHit = 1471 (0.00155)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 955918, Miss = 897362 (0.939), PendingHit = 1569 (0.00164)
L2 Cache Total Miss Rate = 0.934
Stream 1: L2 Cache Miss Rate = 0.999
Stream 2: L2 Cache Miss Rate = 0.873
Stream 1: Accesses  = 5617430
Stream 1: Misses  = 5611136
Stream 2: Accesses  = 5958661
Stream 2: Misses  = 5199461
Stream 1+2: Accesses  = 11576091
Stream 1+2: Misses  = 10810597
Total Accesses  = 11576091
MPKI-CORES
CORE_L2MPKI_0	1.597
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	2.317
CORE_L2MPKI_31	2.267
CORE_L2MPKI_32	2.325
CORE_L2MPKI_33	2.287
CORE_L2MPKI_34	2.314
CORE_L2MPKI_35	2.280
CORE_L2MPKI_36	2.307
CORE_L2MPKI_37	2.295
CORE_L2MPKI_38	2.306
CORE_L2MPKI_39	2.287
CORE_L2MPKI_40	3.622
CORE_L2MPKI_41	3.225
CORE_L2MPKI_42	3.519
CORE_L2MPKI_43	3.381
CORE_L2MPKI_44	3.545
CORE_L2MPKI_45	3.528
CORE_L2MPKI_46	3.374
CORE_L2MPKI_47	3.346
CORE_L2MPKI_48	3.576
CORE_L2MPKI_49	3.349
CORE_L2MPKI_50	82.596
CORE_L2MPKI_51	81.571
CORE_L2MPKI_52	83.611
CORE_L2MPKI_53	81.717
CORE_L2MPKI_54	82.292
CORE_L2MPKI_55	82.275
CORE_L2MPKI_56	83.857
CORE_L2MPKI_57	82.873
CORE_L2MPKI_58	82.436
CORE_L2MPKI_59	82.178
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 29.429
MISSES-CORES
CORE_MISSES_0	186229
CORE_MISSES_1	186915
CORE_MISSES_2	192691
CORE_MISSES_3	190648
CORE_MISSES_4	184921
CORE_MISSES_5	192041
CORE_MISSES_6	185632
CORE_MISSES_7	188790
CORE_MISSES_8	189383
CORE_MISSES_9	186884
CORE_MISSES_10	186845
CORE_MISSES_11	186805
CORE_MISSES_12	186283
CORE_MISSES_13	187382
CORE_MISSES_14	186224
CORE_MISSES_15	190202
CORE_MISSES_16	186247
CORE_MISSES_17	182283
CORE_MISSES_18	192022
CORE_MISSES_19	190020
CORE_MISSES_20	185580
CORE_MISSES_21	184921
CORE_MISSES_22	184861
CORE_MISSES_23	182340
CORE_MISSES_24	182941
CORE_MISSES_25	186863
CORE_MISSES_26	187463
CORE_MISSES_27	184080
CORE_MISSES_28	186140
CORE_MISSES_29	187500
CORE_MISSES_30	164949
CORE_MISSES_31	160583
CORE_MISSES_32	164685
CORE_MISSES_33	162916
CORE_MISSES_34	164844
CORE_MISSES_35	167112
CORE_MISSES_36	166237
CORE_MISSES_37	165161
CORE_MISSES_38	166980
CORE_MISSES_39	167536
CORE_MISSES_40	175811
CORE_MISSES_41	157035
CORE_MISSES_42	169175
CORE_MISSES_43	162239
CORE_MISSES_44	171860
CORE_MISSES_45	168016
CORE_MISSES_46	163206
CORE_MISSES_47	163292
CORE_MISSES_48	171709
CORE_MISSES_49	160664
CORE_MISSES_50	189732
CORE_MISSES_51	186599
CORE_MISSES_52	191144
CORE_MISSES_53	183914
CORE_MISSES_54	189263
CORE_MISSES_55	185483
CORE_MISSES_56	193821
CORE_MISSES_57	191037
CORE_MISSES_58	189779
CORE_MISSES_59	184679
L2_MISSES = 10810597
L2_total_cache_accesses = 11576091
L2_total_cache_misses = 10810597
L2_total_cache_miss_rate = 0.9339
L2_total_cache_pending_hits = 21932
L2_total_cache_reservation_fails = 7910699
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 737585
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21299
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7810367
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5626131
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3000000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2229965
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5921
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 630
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 229
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 54503
L2_cache_data_port_util = 0.066
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=33705682
icnt_total_pkts_simt_to_mem=27663172
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     350.5591
gpu_ipc_2 =       2.2643
gpu_tot_sim_cycle_stream_1 = 13988521
gpu_tot_sim_cycle_stream_2 = 14007744
gpu_sim_insn_1 = 4903803776
gpu_sim_insn_2 = 31717184
gpu_sim_cycle = 14007745
gpu_sim_insn = 4935520960
gpu_ipc =     352.3423
gpu_tot_sim_cycle = 14007745
gpu_tot_sim_insn = 4935520960
gpu_tot_ipc =     352.3423
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 65223265
gpu_stall_icnt2sh    = 360167
gpu_total_sim_rate=248403

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 78063783
	L1I_total_cache_misses = 107392
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 192020, Miss = 192020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12017928
	L1D_cache_core[1]: Access = 193420, Miss = 193420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12170497
	L1D_cache_core[2]: Access = 199180, Miss = 199180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12330090
	L1D_cache_core[3]: Access = 197140, Miss = 197140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12190593
	L1D_cache_core[4]: Access = 191400, Miss = 191400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12038386
	L1D_cache_core[5]: Access = 198540, Miss = 198540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12138207
	L1D_cache_core[6]: Access = 191480, Miss = 191480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12151934
	L1D_cache_core[7]: Access = 195280, Miss = 195280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12149673
	L1D_cache_core[8]: Access = 195240, Miss = 195240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12167422
	L1D_cache_core[9]: Access = 193380, Miss = 193380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12037792
	L1D_cache_core[10]: Access = 192700, Miss = 192700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12139742
	L1D_cache_core[11]: Access = 192660, Miss = 192660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12163362
	L1D_cache_core[12]: Access = 192780, Miss = 192780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12165567
	L1D_cache_core[13]: Access = 193880, Miss = 193880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12107289
	L1D_cache_core[14]: Access = 192080, Miss = 192080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12177383
	L1D_cache_core[15]: Access = 196060, Miss = 196060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12109972
	L1D_cache_core[16]: Access = 192100, Miss = 192100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11989287
	L1D_cache_core[17]: Access = 188800, Miss = 188800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12029883
	L1D_cache_core[18]: Access = 197880, Miss = 197880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12249624
	L1D_cache_core[19]: Access = 196520, Miss = 196520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12215733
	L1D_cache_core[20]: Access = 192080, Miss = 192080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12096708
	L1D_cache_core[21]: Access = 191420, Miss = 191420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11911453
	L1D_cache_core[22]: Access = 190720, Miss = 190720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12248815
	L1D_cache_core[23]: Access = 188200, Miss = 188200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12021325
	L1D_cache_core[24]: Access = 188800, Miss = 188800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12115439
	L1D_cache_core[25]: Access = 193360, Miss = 193360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12094553
	L1D_cache_core[26]: Access = 193320, Miss = 193320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12095514
	L1D_cache_core[27]: Access = 190600, Miss = 190600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11979905
	L1D_cache_core[28]: Access = 192000, Miss = 192000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12120114
	L1D_cache_core[29]: Access = 193360, Miss = 193360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12153459
	L1D_cache_core[30]: Access = 119184, Miss = 119184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7444765
	L1D_cache_core[31]: Access = 118604, Miss = 118604, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7490350
	L1D_cache_core[32]: Access = 117944, Miss = 117944, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7417924
	L1D_cache_core[33]: Access = 119884, Miss = 119884, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7432770
	L1D_cache_core[34]: Access = 119244, Miss = 119244, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7351410
	L1D_cache_core[35]: Access = 122524, Miss = 122524, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7481700
	L1D_cache_core[36]: Access = 120544, Miss = 120544, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7450093
	L1D_cache_core[37]: Access = 120424, Miss = 120424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7504934
	L1D_cache_core[38]: Access = 120484, Miss = 120484, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7522396
	L1D_cache_core[39]: Access = 122464, Miss = 122464, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7471362
	L1D_cache_core[40]: Access = 82180, Miss = 82180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5156154
	L1D_cache_core[41]: Access = 82156, Miss = 82156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5176691
	L1D_cache_core[42]: Access = 81552, Miss = 81552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5074573
	L1D_cache_core[43]: Access = 80904, Miss = 80904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5077053
	L1D_cache_core[44]: Access = 82192, Miss = 82192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5173627
	L1D_cache_core[45]: Access = 80852, Miss = 80852, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5115319
	L1D_cache_core[46]: Access = 81524, Miss = 81524, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5078759
	L1D_cache_core[47]: Access = 82824, Miss = 82824, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5212033
	L1D_cache_core[48]: Access = 80812, Miss = 80812, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5141830
	L1D_cache_core[49]: Access = 81524, Miss = 81524, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5078635
	L1D_cache_core[50]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 826
	L1D_cache_core[51]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 750
	L1D_cache_core[52]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1025
	L1D_cache_core[53]: Access = 232, Miss = 232, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[54]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 802
	L1D_cache_core[55]: Access = 232, Miss = 232, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 998
	L1D_cache_core[56]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 841
	L1D_cache_core[57]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[58]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1068
	L1D_cache_core[59]: Access = 232, Miss = 232, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 796
	L1D_total_cache_accesses = 7816596
	L1D_total_cache_misses = 7816596
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 489438745
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 390144
	L1C_total_cache_misses = 1440
	L1C_total_cache_miss_rate = 0.0037
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4691596
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 395582219
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 388704
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3125000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 93856526
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 77956391
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 107392
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
268481, 268481, 268481, 268481, 238908, 238908, 238908, 238908, 216769, 216769, 216769, 216769, 216284, 216284, 216284, 216284, 
gpgpu_n_tot_thrd_icount = 4938722720
gpgpu_n_tot_w_icount = 154335085
gpgpu_n_stall_shd_mem = 754034808
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8845032
gpgpu_n_mem_write_global = 3125000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 154233952
gpgpu_n_store_insn = 100000000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12484608
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 754034808
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1114362383	W0_Idle:226508076	W0_Scoreboard:179481879	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:154335126
Warp Occupancy Distribution:
Stall:554737985	W0_Idle:40633974	W0_Scoreboard:127738121	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:113554256
Warp Occupancy Distribution:
Stall:559624398	W0_Idle:185874102	W0_Scoreboard:51743758	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40780870
warp_utilization0: 0.092158
warp_utilization1: 0.135723
warp_utilization2: 0.048663
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 37532768 {8:4691596,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 425000000 {136:3125000,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 166816032 {40:4143410,72:4436,136:5590,}
traffic_breakdown_coretomem[INST_ACC_R] = 56400 {8:7050,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 638057056 {136:4691596,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 25000000 {8:3125000,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 166791872 {40:4142806,72:4436,136:5590,}
traffic_breakdown_memtocore[INST_ACC_R] = 958800 {136:7050,}
maxmrqlatency = 1565 
maxdqlatency = 0 
maxmflatency = 8040 
averagemflatency = 1373 
averagemflatency_1 = 1542 
averagemflatency_2= 1214 
averagemrqlatency_1 = 74 
averagemrqlatency_2 = 66 
max_icnt2mem_latency = 7400 
max_icnt2sh_latency = 14007744 
mrq_lat_table:4993339 	160700 	273647 	574722 	1609808 	2789385 	3717955 	2836216 	716669 	16079 	74 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	261734 	639286 	2819947 	6528066 	1712620 	7829 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	78124 	194508 	722678 	555278 	676748 	1614004 	4188678 	3605673 	338612 	2769 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	7866742 	897729 	73786 	6194 	31 	0 	0 	0 	0 	794 	1384 	2805 	5737 	11514 	25569 	48931 	94509 	175003 	335947 	883692 	1539115 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	705 	1316 	25936 	56 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        50        31        28        22        42        24        28        44        24        34        30        24        34        28        36        32 
dram[1]:        52        22        32        34        34        36        28        46        38        28        22        22        32        30        32        28 
dram[2]:        30        36        26        24        26        28        50        46        40        32        26        24        34        32        40        36 
dram[3]:        28        36        22        28        34        28        56        48        28        26        24        22        36        40        32        44 
dram[4]:        34        30        36        26        46        24        36        32        36        28        22        26        36        30        32        40 
dram[5]:        36        20        44        32        34        30        46        46        26        28        22        20        32        30        32        32 
maximum service time to same row:
dram[0]:      1438      1054      1464      1191      1615      1397      1694      1951      1697      1967      1205      1800      1356      1067      1767      2444 
dram[1]:      1584      1154      1476      1461      1972      1551      1638      1601      1641      2006      1055      1348      1155      1210      1569      1361 
dram[2]:      1142      1378      1095      1613      1626      1466      1795      2022      2376      2125      1647      1232      1143      1264      1479      1543 
dram[3]:      1073      1437      1194      1232      1462      1786      1688      1854      2876      2285      1290      1249      1227      1412      1134      1236 
dram[4]:      1203      1403      1132      1708      1607      1704      1726      1838      2270      1884      1287      1638      1525      1409      1607      1755 
dram[5]:      1318      1200      1315      1110      1672      1228      1672      1591      2324      1674      1118      1244      1201      1165      1789      1894 
average row accesses per activate:
dram[0]:  1.296613  1.294335  1.297781  1.296042  1.301250  1.302653  1.306066  1.307543  1.293279  1.292355  1.295957  1.297568  1.309835  1.310064  1.313259  1.314987 
dram[1]:  1.293166  1.287837  1.295402  1.292255  1.298545  1.299567  1.302529  1.304016  1.287914  1.290588  1.294170  1.295593  1.305729  1.304528  1.308689  1.310035 
dram[2]:  1.291512  1.295300  1.294177  1.301036  1.300234  1.304331  1.310801  1.308184  1.289097  1.293641  1.294912  1.295867  1.307918  1.310891  1.314245  1.316847 
dram[3]:  1.291597  1.294305  1.291841  1.293025  1.298384  1.298153  1.301365  1.305202  1.288051  1.292097  1.296722  1.296439  1.304024  1.306836  1.308438  1.310193 
dram[4]:  1.293199  1.293956  1.298566  1.297392  1.300244  1.303270  1.304469  1.309842  1.291681  1.292891  1.296363  1.297723  1.308776  1.311864  1.313556  1.311771 
dram[5]:  1.291608  1.291934  1.291284  1.294500  1.299957  1.298928  1.301677  1.305111  1.290312  1.290848  1.294517  1.296423  1.307742  1.306460  1.311179  1.312251 
average row locality = 17688594/13606148 = 1.300044
average row locality_1 = 11543796/8632731 = 1.337213
average row locality_2 = 6144798/4973417 = 1.235528
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    116665    122856    117059    119017    117335    118016    117710    119667    116943    119822    116838    119143    113762    116263    113162    114747 
dram[1]:    114959    118367    116283    118290    116219    116448    117657    116929    116657    116284    116913    116835    112788    113879    113931    113596 
dram[2]:    118363    117502    119012    117563    118214    115980    121863    118449    118059    115975    118182    119004    115935    113829    115331    113479 
dram[3]:    115939    116172    116953    118281    117719    116455    116571    115397    117682    116525    116001    117358    114336    113898    114045    113508 
dram[4]:    115957    118434    117887    119411    115663    118682    117204    119239    117256    118348    116291    120722    114351    114373    113027    115374 
dram[5]:    115694    116686    118035    116473    115933    117847    116413    116284    116194    116911    116161    117038    112362    113704    112412    114217 
total reads: 11193203
bank skew: 122856/112362 = 1.09
chip skew: 1879005/1852364 = 1.01
number of total write accesses:
dram[0]:     67704     73924     68147     70047     68413     69086     68776     70744     68027     70907     67902     70190     64818     67311     64212     65806 
dram[1]:     66011     69439     67364     69327     67307     67521     68731     68000     67746     67359     67985     67901     63834     64934     64989     64650 
dram[2]:     69411     68560     70089     68598     69298     67054     72922     69507     69145     67063     69263     70076     66980     64875     66387     64531 
dram[3]:     66995     67222     68037     69313     68804     67553     67652     66468     68769     67604     67056     68423     65378     64949     65105     64563 
dram[4]:     67019     69498     68963     70496     66747     69769     68270     70309     68334     69417     67357     71781     65391     65414     64085     66427 
dram[5]:     66743     67744     69103     67566     67019     68934     67488     67353     67292     67994     67228     68103     63409     64748     63463     65261 
total reads: 6495487
bank skew: 73924/63409 = 1.17
chip skew: 1096014/1069448 = 1.02
average mf latency per bank:
dram[0]:        923      1232       920      1034       928      1033       937      1051       918      1026       922      1031       935      1045       943      1045
dram[1]:        883       906       882       898       886       907       891       911       872       894       882       903       893       913       899       926
dram[2]:        959       949       959       943       967       954       992       956       950       939       960       957       974       957       976       972
dram[3]:        898       902       901       896       908       908       915       905       894       885       903       894       911       906       919       911
dram[4]:        901       954       899       956       906       961       913       966       893       951       899       968       915       965       920       976
dram[5]:        869       882       868       878       878       884       882       895       864       873       871       881       885       889       891       899
maximum mf latency per bank:
dram[0]:       5886      8040      5562      7180      5308      7041      6474      6945      5883      7164      5657      6966      5944      7132      5409      7157
dram[1]:       6147      5823      5952      5283      5068      5799      5741      5859      6581      6100      6414      6055      6032      5450      5972      5491
dram[2]:       6158      5594      5882      5152      6039      5509      6801      5235      6388      5875      6624      5932      6321      5512      6231      5178
dram[3]:       5149      5492      5396      5836      5297      6490      5159      6125      6127      6112      6016      5555      6038      6188      5592      5436
dram[4]:       5843      6058      6229      6153      4829      6145      5863      6275      5327      6088      5994      6741      5641      5427      6003      5619
dram[5]:       5553      6250      5976      6733      5995      5780      5481      5500      6264      5649      5783      5606      5180      4717      6597      5623
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18490223 n_nop=7969278 n_act=2285487 n_pre=2285475 n_req=2399837 n_req_1=1822966 n_req_2=576871 n_req_3=0 n_rd=3757983 n_write=2192000 bw_util=0.5192 bw_util_1=0.3944 bw_util_2=0.1248 bw_util_3=0 blp=10.248720 blp_1= 6.322988 blp_2= 2.632609 blp_3= -nan
 n_activity=18448296 dram_eff=0.5203 dram_eff_1=0.3953 dram_eff_2=0.1251 dram_eff_3=0
bk0: 233326a 7693827i bk1: 245710a 6639579i bk2: 234118a 7025981i bk3: 238033a 6562133i bk4: 234664a 6501922i bk5: 236030a 6198147i bk6: 235418a 5992831i bk7: 239334a 5506200i bk8: 233884a 7660812i bk9: 239640a 7025681i bk10: 233675a 7116047i bk11: 238284a 6596839i bk12: 227524a 7063843i bk13: 232525a 6505916i bk14: 226324a 6665179i bk15: 229494a 6209213i 
bw_dist = 0.394	0.125	0.000	0.479	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2532
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18490223 n_nop=8118880 n_act=2256570 n_pre=2256554 n_req=2376867 n_req_1=1822966 n_req_2=553901 n_req_3=0 n_rd=3712039 n_write=2146180 bw_util=0.5142 bw_util_1=0.3944 bw_util_2=0.1198 bw_util_3=0 blp=10.017421 blp_1= 6.253569 blp_2= 2.564471 blp_3= -nan
 n_activity=18406715 dram_eff=0.5165 dram_eff_1=0.3962 dram_eff_2=0.1204 dram_eff_3=0
bk0: 229915a 8010110i bk1: 236728a 7271061i bk2: 232560a 7295739i bk3: 236576a 6769777i bk4: 232432a 6803979i bk5: 232894a 6545763i bk6: 235313a 6163333i bk7: 233858a 6029792i bk8: 233311a 7776100i bk9: 232568a 7522412i bk10: 233826a 7230557i bk11: 233670a 6988977i bk12: 225576a 7290241i bk13: 227758a 6899404i bk14: 227862a 6698739i bk15: 227192a 6485936i 
bw_dist = 0.394	0.120	0.000	0.481	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6161
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18490223 n_nop=7985213 n_act=2282037 n_pre=2282027 n_req=2397574 n_req_1=1822970 n_req_2=574604 n_req_3=0 n_rd=3753450 n_write=2187496 bw_util=0.5187 bw_util_1=0.3944 bw_util_2=0.1243 bw_util_3=0 blp=10.226517 blp_1= 6.328605 blp_2= 2.617266 blp_3= -nan
 n_activity=18441453 dram_eff=0.52 dram_eff_1=0.3954 dram_eff_2=0.1246 dram_eff_3=0
bk0: 236722a 7503759i bk1: 235004a 7300695i bk2: 238024a 6853995i bk3: 235125a 6766250i bk4: 236428a 6438197i bk5: 231955a 6476233i bk6: 243724a 5529861i bk7: 236896a 5666331i bk8: 236118a 7541444i bk9: 231946a 7463409i bk10: 236364a 6970716i bk11: 238006a 6564229i bk12: 231868a 6782999i bk13: 227650a 6810516i bk14: 230662a 6409557i bk15: 226958a 6390771i 
bw_dist = 0.394	0.124	0.000	0.479	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1853
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18490223 n_nop=8114582 n_act=2257122 n_pre=2257111 n_req=2377674 n_req_1=1822970 n_req_2=554704 n_req_3=0 n_rd=3713656 n_write=2147752 bw_util=0.5144 bw_util_1=0.3944 bw_util_2=0.12 bw_util_3=0 blp=10.032144 blp_1= 6.261571 blp_2= 2.562478 blp_3= -nan
 n_activity=18407040 dram_eff=0.5167 dram_eff_1=0.3961 dram_eff_2=0.1205 dram_eff_3=0
bk0: 231878a 7861089i bk1: 232344a 7539814i bk2: 233902a 7192326i bk3: 236560a 6764061i bk4: 235434a 6622806i bk5: 232910a 6504488i bk6: 233142a 6291317i bk7: 230792a 6218570i bk8: 235362a 7683445i bk9: 233050a 7496856i bk10: 231996a 7346950i bk11: 234716a 6914021i bk12: 228672a 7052378i bk13: 227794a 6878196i bk14: 228090a 6665639i bk15: 227014a 6471445i 
bw_dist = 0.394	0.120	0.000	0.481	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6302
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18490223 n_nop=8016330 n_act=2275483 n_pre=2275467 n_req=2393053 n_req_1=1822918 n_req_2=570135 n_req_3=0 n_rd=3744416 n_write=2178527 bw_util=0.5177 bw_util_1=0.3944 bw_util_2=0.1233 bw_util_3=0 blp=10.184974 blp_1= 6.323767 blp_2= 2.596120 blp_3= -nan
 n_activity=18432615 dram_eff=0.5193 dram_eff_1=0.3956 dram_eff_2=0.1237 dram_eff_3=0
bk0: 231912a 7798515i bk1: 236866a 7225584i bk2: 235774a 7013713i bk3: 238822a 6556583i bk4: 231324a 6762731i bk5: 237362a 6154895i bk6: 234404a 6113331i bk7: 238472a 5612110i bk8: 234512a 7641490i bk9: 236694a 7209678i bk10: 232582a 7215431i bk11: 241444a 6433392i bk12: 228702a 6996517i bk13: 228746a 6761615i bk14: 226052a 6699133i bk15: 230748a 6154907i 
bw_dist = 0.394	0.123	0.000	0.479	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0942
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18490223 n_nop=8147814 n_act=2249425 n_pre=2249414 n_req=2373198 n_req_1=1822944 n_req_2=550254 n_req_3=0 n_rd=3704694 n_write=2138876 bw_util=0.5134 bw_util_1=0.3944 bw_util_2=0.119 bw_util_3=0 blp=9.975851 blp_1= 6.246663 blp_2= 2.554267 blp_3= -nan
 n_activity=18399306 dram_eff=0.5159 dram_eff_1=0.3963 dram_eff_2=0.1196 dram_eff_3=0
bk0: 231387a 7889613i bk1: 233372a 7509115i bk2: 236070a 7075546i bk3: 232946a 7010235i bk4: 231866a 6869243i bk5: 235688a 6415776i bk6: 232826a 6344786i bk7: 232568a 6136418i bk8: 232386a 7871695i bk9: 233820a 7477645i bk10: 232321a 7335278i bk11: 234066a 7008554i bk12: 224722a 7347377i bk13: 227404a 6969531i bk14: 224824a 6914825i bk15: 228428a 6469318i 
bw_dist = 0.394	0.119	0.000	0.482	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5241

========= L2 cache stats =========
L2_cache_bank[0]: Access = 989574, Miss = 929484, Miss_rate = 0.939, Pending_hits = 1651, Reservation_fails = 559673
L2_cache_bank[1]: Access = 1039222, Miss = 949543, Miss_rate = 0.914, Pending_hits = 2481, Reservation_fails = 873302
L2_cache_bank[2]: Access = 983210, Miss = 925419, Miss_rate = 0.941, Pending_hits = 1499, Reservation_fails = 620193
L2_cache_bank[3]: Access = 999368, Miss = 930639, Miss_rate = 0.931, Pending_hits = 1799, Reservation_fails = 761805
L2_cache_bank[4]: Access = 1011389, Miss = 944971, Miss_rate = 0.934, Pending_hits = 2405, Reservation_fails = 676049
L2_cache_bank[5]: Access = 1000790, Miss = 931789, Miss_rate = 0.931, Pending_hits = 1860, Reservation_fails = 676852
L2_cache_bank[6]: Access = 988913, Miss = 929252, Miss_rate = 0.940, Pending_hits = 1606, Reservation_fails = 577906
L2_cache_bank[7]: Access = 995501, Miss = 927596, Miss_rate = 0.932, Pending_hits = 1830, Reservation_fails = 701913
L2_cache_bank[8]: Access = 987240, Miss = 927651, Miss_rate = 0.940, Pending_hits = 1515, Reservation_fails = 622282
L2_cache_bank[9]: Access = 1010999, Miss = 944599, Miss_rate = 0.934, Pending_hits = 2396, Reservation_fails = 874971
L2_cache_bank[10]: Access = 981548, Miss = 923207, Miss_rate = 0.941, Pending_hits = 1487, Reservation_fails = 568300
L2_cache_bank[11]: Access = 989078, Miss = 929162, Miss_rate = 0.939, Pending_hits = 1578, Reservation_fails = 683037
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 989574, Miss = 929484 (0.939), PendingHit = 1651 (0.00167)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1039222, Miss = 949543 (0.914), PendingHit = 2481 (0.00239)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 983210, Miss = 925419 (0.941), PendingHit = 1499 (0.00152)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 999368, Miss = 930639 (0.931), PendingHit = 1799 (0.0018)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1011389, Miss = 944971 (0.934), PendingHit = 2405 (0.00238)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1000790, Miss = 931789 (0.931), PendingHit = 1860 (0.00186)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 988913, Miss = 929252 (0.94), PendingHit = 1606 (0.00162)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 995501, Miss = 927596 (0.932), PendingHit = 1830 (0.00184)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 987240, Miss = 927651 (0.94), PendingHit = 1515 (0.00153)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1010999, Miss = 944599 (0.934), PendingHit = 2396 (0.00237)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 981548, Miss = 923207 (0.941), PendingHit = 1487 (0.00151)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 989078, Miss = 929162 (0.939), PendingHit = 1578 (0.0016)
L2 Cache Total Miss Rate = 0.935
Stream 1: L2 Cache Miss Rate = 0.999
Stream 2: L2 Cache Miss Rate = 0.874
Stream 1: Accesses  = 5803180
Stream 1: Misses  = 5796625
Stream 2: Accesses  = 6173652
Stream 2: Misses  = 5396687
Stream 1+2: Accesses  = 11976832
Stream 1+2: Misses  = 11193312
Total Accesses  = 11976832
MPKI-CORES
CORE_L2MPKI_0	1.597
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	2.278
CORE_L2MPKI_31	2.230
CORE_L2MPKI_32	2.289
CORE_L2MPKI_33	2.246
CORE_L2MPKI_34	2.275
CORE_L2MPKI_35	2.244
CORE_L2MPKI_36	2.269
CORE_L2MPKI_37	2.257
CORE_L2MPKI_38	2.272
CORE_L2MPKI_39	2.251
CORE_L2MPKI_40	3.465
CORE_L2MPKI_41	3.110
CORE_L2MPKI_42	3.369
CORE_L2MPKI_43	3.254
CORE_L2MPKI_44	3.394
CORE_L2MPKI_45	3.375
CORE_L2MPKI_46	3.248
CORE_L2MPKI_47	3.211
CORE_L2MPKI_48	3.436
CORE_L2MPKI_49	3.212
CORE_L2MPKI_50	82.686
CORE_L2MPKI_51	81.712
CORE_L2MPKI_52	83.667
CORE_L2MPKI_53	81.783
CORE_L2MPKI_54	82.360
CORE_L2MPKI_55	82.424
CORE_L2MPKI_56	83.859
CORE_L2MPKI_57	82.926
CORE_L2MPKI_58	82.524
CORE_L2MPKI_59	82.351
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 29.399
MISSES-CORES
CORE_MISSES_0	192091
CORE_MISSES_1	193435
CORE_MISSES_2	199191
CORE_MISSES_3	197149
CORE_MISSES_4	191422
CORE_MISSES_5	198561
CORE_MISSES_6	191492
CORE_MISSES_7	195290
CORE_MISSES_8	195243
CORE_MISSES_9	193385
CORE_MISSES_10	192705
CORE_MISSES_11	192665
CORE_MISSES_12	192783
CORE_MISSES_13	193882
CORE_MISSES_14	192084
CORE_MISSES_15	196062
CORE_MISSES_16	192107
CORE_MISSES_17	188805
CORE_MISSES_18	197882
CORE_MISSES_19	196521
CORE_MISSES_20	192080
CORE_MISSES_21	191421
CORE_MISSES_22	190721
CORE_MISSES_23	188200
CORE_MISSES_24	188802
CORE_MISSES_25	193363
CORE_MISSES_26	193323
CORE_MISSES_27	190600
CORE_MISSES_28	192000
CORE_MISSES_29	193360
CORE_MISSES_30	171449
CORE_MISSES_31	167083
CORE_MISSES_32	170545
CORE_MISSES_33	170076
CORE_MISSES_34	171344
CORE_MISSES_35	173632
CORE_MISSES_36	172737
CORE_MISSES_37	171681
CORE_MISSES_38	172860
CORE_MISSES_39	174056
CORE_MISSES_40	182331
CORE_MISSES_41	162915
CORE_MISSES_42	175675
CORE_MISSES_43	168119
CORE_MISSES_44	178360
CORE_MISSES_45	174536
CORE_MISSES_46	169086
CORE_MISSES_47	169792
CORE_MISSES_48	177569
CORE_MISSES_49	167184
CORE_MISSES_50	196617
CORE_MISSES_51	193765
CORE_MISSES_52	198417
CORE_MISSES_53	190694
CORE_MISSES_54	196434
CORE_MISSES_55	192092
CORE_MISSES_56	200760
CORE_MISSES_57	198174
CORE_MISSES_58	196976
CORE_MISSES_59	191728
L2_MISSES = 11193312
L2_total_cache_accesses = 11976832
L2_total_cache_misses = 11193312
L2_total_cache_miss_rate = 0.9346
L2_total_cache_pending_hits = 22107
L2_total_cache_reservation_fails = 8196283
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 755202
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21447
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8068073
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5817257
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3125000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2321865
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 6155
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 657
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 238
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 57061
L2_cache_data_port_util = 0.066
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=34945280
icnt_total_pkts_simt_to_mem=28651784
statistics from finished app 1
-------------------------------------------------
gpu_ipc_1 =     350.5591
gpu_ipc_2 =       2.2643
gpu_tot_sim_cycle_stream_1 = 13988521
gpu_tot_sim_cycle_stream_2 = 14007744
gpu_sim_insn_1 = 4903803776
gpu_sim_insn_2 = 31717184
gpu_sim_cycle = 14007745
gpu_sim_insn = 4935520960
gpu_ipc =     352.3423
gpu_tot_sim_cycle = 14007745
gpu_tot_sim_insn = 4935520960
gpu_tot_ipc =     352.3423
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 65223265
gpu_stall_icnt2sh    = 360167
gpu_total_sim_rate=248403

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 78063783
	L1I_total_cache_misses = 107392
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 192020, Miss = 192020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12017928
	L1D_cache_core[1]: Access = 193420, Miss = 193420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12170497
	L1D_cache_core[2]: Access = 199180, Miss = 199180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12330090
	L1D_cache_core[3]: Access = 197140, Miss = 197140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12190593
	L1D_cache_core[4]: Access = 191400, Miss = 191400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12038386
	L1D_cache_core[5]: Access = 198540, Miss = 198540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12138207
	L1D_cache_core[6]: Access = 191480, Miss = 191480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12151934
	L1D_cache_core[7]: Access = 195280, Miss = 195280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12149673
	L1D_cache_core[8]: Access = 195240, Miss = 195240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12167422
	L1D_cache_core[9]: Access = 193380, Miss = 193380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12037792
	L1D_cache_core[10]: Access = 192700, Miss = 192700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12139742
	L1D_cache_core[11]: Access = 192660, Miss = 192660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12163362
	L1D_cache_core[12]: Access = 192780, Miss = 192780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12165567
	L1D_cache_core[13]: Access = 193880, Miss = 193880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12107289
	L1D_cache_core[14]: Access = 192080, Miss = 192080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12177383
	L1D_cache_core[15]: Access = 196060, Miss = 196060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12109972
	L1D_cache_core[16]: Access = 192100, Miss = 192100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11989287
	L1D_cache_core[17]: Access = 188800, Miss = 188800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12029883
	L1D_cache_core[18]: Access = 197880, Miss = 197880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12249624
	L1D_cache_core[19]: Access = 196520, Miss = 196520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12215733
	L1D_cache_core[20]: Access = 192080, Miss = 192080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12096708
	L1D_cache_core[21]: Access = 191420, Miss = 191420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11911453
	L1D_cache_core[22]: Access = 190720, Miss = 190720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12248815
	L1D_cache_core[23]: Access = 188200, Miss = 188200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12021325
	L1D_cache_core[24]: Access = 188800, Miss = 188800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12115439
	L1D_cache_core[25]: Access = 193360, Miss = 193360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12094553
	L1D_cache_core[26]: Access = 193320, Miss = 193320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12095514
	L1D_cache_core[27]: Access = 190600, Miss = 190600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11979905
	L1D_cache_core[28]: Access = 192000, Miss = 192000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12120114
	L1D_cache_core[29]: Access = 193360, Miss = 193360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12153459
	L1D_cache_core[30]: Access = 119184, Miss = 119184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7444765
	L1D_cache_core[31]: Access = 118604, Miss = 118604, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7490350
	L1D_cache_core[32]: Access = 117944, Miss = 117944, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7417924
	L1D_cache_core[33]: Access = 119884, Miss = 119884, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7432770
	L1D_cache_core[34]: Access = 119244, Miss = 119244, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7351410
	L1D_cache_core[35]: Access = 122524, Miss = 122524, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7481700
	L1D_cache_core[36]: Access = 120544, Miss = 120544, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7450093
	L1D_cache_core[37]: Access = 120424, Miss = 120424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7504934
	L1D_cache_core[38]: Access = 120484, Miss = 120484, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7522396
	L1D_cache_core[39]: Access = 122464, Miss = 122464, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7471362
	L1D_cache_core[40]: Access = 82180, Miss = 82180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5156154
	L1D_cache_core[41]: Access = 82156, Miss = 82156, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5176691
	L1D_cache_core[42]: Access = 81552, Miss = 81552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5074573
	L1D_cache_core[43]: Access = 80904, Miss = 80904, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5077053
	L1D_cache_core[44]: Access = 82192, Miss = 82192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5173627
	L1D_cache_core[45]: Access = 80852, Miss = 80852, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5115319
	L1D_cache_core[46]: Access = 81524, Miss = 81524, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5078759
	L1D_cache_core[47]: Access = 82824, Miss = 82824, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5212033
	L1D_cache_core[48]: Access = 80812, Miss = 80812, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5141830
	L1D_cache_core[49]: Access = 81524, Miss = 81524, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5078635
	L1D_cache_core[50]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 826
	L1D_cache_core[51]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 750
	L1D_cache_core[52]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1025
	L1D_cache_core[53]: Access = 232, Miss = 232, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[54]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 802
	L1D_cache_core[55]: Access = 232, Miss = 232, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 998
	L1D_cache_core[56]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 841
	L1D_cache_core[57]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[58]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1068
	L1D_cache_core[59]: Access = 232, Miss = 232, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 796
	L1D_total_cache_accesses = 7816596
	L1D_total_cache_misses = 7816596
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 489438745
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 390144
	L1C_total_cache_misses = 1440
	L1C_total_cache_miss_rate = 0.0037
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4691596
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 395582219
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 388704
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3125000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 93856526
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 77956391
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 107392
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
268481, 268481, 268481, 268481, 238908, 238908, 238908, 238908, 216769, 216769, 216769, 216769, 216284, 216284, 216284, 216284, 
gpgpu_n_tot_thrd_icount = 4938722720
gpgpu_n_tot_w_icount = 154335085
gpgpu_n_stall_shd_mem = 754034808
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8845032
gpgpu_n_mem_write_global = 3125000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 154233952
gpgpu_n_store_insn = 100000000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12484608
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 754034808
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1114362383	W0_Idle:226508076	W0_Scoreboard:179481879	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:154335126
Warp Occupancy Distribution:
Stall:554737985	W0_Idle:40633974	W0_Scoreboard:127738121	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:113554256
Warp Occupancy Distribution:
Stall:559624398	W0_Idle:185874102	W0_Scoreboard:51743758	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40780870
warp_utilization0: 0.092158
warp_utilization1: 0.135723
warp_utilization2: 0.048663
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 37532768 {8:4691596,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 425000000 {136:3125000,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 166816032 {40:4143410,72:4436,136:5590,}
traffic_breakdown_coretomem[INST_ACC_R] = 56400 {8:7050,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 638057056 {136:4691596,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 25000000 {8:3125000,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 166791872 {40:4142806,72:4436,136:5590,}
traffic_breakdown_memtocore[INST_ACC_R] = 958800 {136:7050,}
maxmrqlatency = 1565 
maxdqlatency = 0 
maxmflatency = 8040 
averagemflatency = 1373 
averagemflatency_1 = 1542 
averagemflatency_2= 1214 
averagemrqlatency_1 = 74 
averagemrqlatency_2 = 66 
max_icnt2mem_latency = 7400 
max_icnt2sh_latency = 14007744 
mrq_lat_table:4993339 	160700 	273647 	574722 	1609808 	2789385 	3717955 	2836216 	716669 	16079 	74 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	261734 	639286 	2819947 	6528066 	1712620 	7829 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	78124 	194508 	722678 	555278 	676748 	1614004 	4188678 	3605673 	338612 	2769 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	7866742 	897729 	73786 	6194 	31 	0 	0 	0 	0 	794 	1384 	2805 	5737 	11514 	25569 	48931 	94509 	175003 	335947 	883692 	1539115 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	705 	1316 	25936 	56 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        50        31        28        22        42        24        28        44        24        34        30        24        34        28        36        32 
dram[1]:        52        22        32        34        34        36        28        46        38        28        22        22        32        30        32        28 
dram[2]:        30        36        26        24        26        28        50        46        40        32        26        24        34        32        40        36 
dram[3]:        28        36        22        28        34        28        56        48        28        26        24        22        36        40        32        44 
dram[4]:        34        30        36        26        46        24        36        32        36        28        22        26        36        30        32        40 
dram[5]:        36        20        44        32        34        30        46        46        26        28        22        20        32        30        32        32 
maximum service time to same row:
dram[0]:      1438      1054      1464      1191      1615      1397      1694      1951      1697      1967      1205      1800      1356      1067      1767      2444 
dram[1]:      1584      1154      1476      1461      1972      1551      1638      1601      1641      2006      1055      1348      1155      1210      1569      1361 
dram[2]:      1142      1378      1095      1613      1626      1466      1795      2022      2376      2125      1647      1232      1143      1264      1479      1543 
dram[3]:      1073      1437      1194      1232      1462      1786      1688      1854      2876      2285      1290      1249      1227      1412      1134      1236 
dram[4]:      1203      1403      1132      1708      1607      1704      1726      1838      2270      1884      1287      1638      1525      1409      1607      1755 
dram[5]:      1318      1200      1315      1110      1672      1228      1672      1591      2324      1674      1118      1244      1201      1165      1789      1894 
average row accesses per activate:
dram[0]:  1.296613  1.294335  1.297781  1.296042  1.301250  1.302653  1.306066  1.307543  1.293279  1.292355  1.295957  1.297568  1.309835  1.310064  1.313259  1.314987 
dram[1]:  1.293166  1.287837  1.295402  1.292255  1.298545  1.299567  1.302529  1.304016  1.287914  1.290588  1.294170  1.295593  1.305729  1.304528  1.308689  1.310035 
dram[2]:  1.291512  1.295300  1.294177  1.301036  1.300234  1.304331  1.310801  1.308184  1.289097  1.293641  1.294912  1.295867  1.307918  1.310891  1.314245  1.316847 
dram[3]:  1.291597  1.294305  1.291841  1.293025  1.298384  1.298153  1.301365  1.305202  1.288051  1.292097  1.296722  1.296439  1.304024  1.306836  1.308438  1.310193 
dram[4]:  1.293199  1.293956  1.298566  1.297392  1.300244  1.303270  1.304469  1.309842  1.291681  1.292891  1.296363  1.297723  1.308776  1.311864  1.313556  1.311771 
dram[5]:  1.291608  1.291934  1.291284  1.294500  1.299957  1.298928  1.301677  1.305111  1.290312  1.290848  1.294517  1.296423  1.307742  1.306460  1.311179  1.312251 
average row locality = 17688594/13606148 = 1.300044
average row locality_1 = 11543796/8632731 = 1.337213
average row locality_2 = 6144798/4973417 = 1.235528
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    116665    122856    117059    119017    117335    118016    117710    119667    116943    119822    116838    119143    113762    116263    113162    114747 
dram[1]:    114959    118367    116283    118290    116219    116448    117657    116929    116657    116284    116913    116835    112788    113879    113931    113596 
dram[2]:    118363    117502    119012    117563    118214    115980    121863    118449    118059    115975    118182    119004    115935    113829    115331    113479 
dram[3]:    115939    116172    116953    118281    117719    116455    116571    115397    117682    116525    116001    117358    114336    113898    114045    113508 
dram[4]:    115957    118434    117887    119411    115663    118682    117204    119239    117256    118348    116291    120722    114351    114373    113027    115374 
dram[5]:    115694    116686    118035    116473    115933    117847    116413    116284    116194    116911    116161    117038    112362    113704    112412    114217 
total reads: 11193203
bank skew: 122856/112362 = 1.09
chip skew: 1879005/1852364 = 1.01
number of total write accesses:
dram[0]:     67704     73924     68147     70047     68413     69086     68776     70744     68027     70907     67902     70190     64818     67311     64212     65806 
dram[1]:     66011     69439     67364     69327     67307     67521     68731     68000     67746     67359     67985     67901     63834     64934     64989     64650 
dram[2]:     69411     68560     70089     68598     69298     67054     72922     69507     69145     67063     69263     70076     66980     64875     66387     64531 
dram[3]:     66995     67222     68037     69313     68804     67553     67652     66468     68769     67604     67056     68423     65378     64949     65105     64563 
dram[4]:     67019     69498     68963     70496     66747     69769     68270     70309     68334     69417     67357     71781     65391     65414     64085     66427 
dram[5]:     66743     67744     69103     67566     67019     68934     67488     67353     67292     67994     67228     68103     63409     64748     63463     65261 
total reads: 6495487
bank skew: 73924/63409 = 1.17
chip skew: 1096014/1069448 = 1.02
average mf latency per bank:
dram[0]:        923      1232       920      1034       928      1033       937      1051       918      1026       922      1031       935      1045       943      1045
dram[1]:        883       906       882       898       886       907       891       911       872       894       882       903       893       913       899       926
dram[2]:        959       949       959       943       967       954       992       956       950       939       960       957       974       957       976       972
dram[3]:        898       902       901       896       908       908       915       905       894       885       903       894       911       906       919       911
dram[4]:        901       954       899       956       906       961       913       966       893       951       899       968       915       965       920       976
dram[5]:        869       882       868       878       878       884       882       895       864       873       871       881       885       889       891       899
maximum mf latency per bank:
dram[0]:       5886      8040      5562      7180      5308      7041      6474      6945      5883      7164      5657      6966      5944      7132      5409      7157
dram[1]:       6147      5823      5952      5283      5068      5799      5741      5859      6581      6100      6414      6055      6032      5450      5972      5491
dram[2]:       6158      5594      5882      5152      6039      5509      6801      5235      6388      5875      6624      5932      6321      5512      6231      5178
dram[3]:       5149      5492      5396      5836      5297      6490      5159      6125      6127      6112      6016      5555      6038      6188      5592      5436
dram[4]:       5843      6058      6229      6153      4829      6145      5863      6275      5327      6088      5994      6741      5641      5427      6003      5619
dram[5]:       5553      6250      5976      6733      5995      5780      5481      5500      6264      5649      5783      5606      5180      4717      6597      5623
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18490223 n_nop=7969278 n_act=2285487 n_pre=2285475 n_req=2399837 n_req_1=1822966 n_req_2=576871 n_req_3=0 n_rd=3757983 n_write=2192000 bw_util=0.5192 bw_util_1=0.3944 bw_util_2=0.1248 bw_util_3=0 blp=10.248720 blp_1= 6.322988 blp_2= 2.632609 blp_3= -nan
 n_activity=18448296 dram_eff=0.5203 dram_eff_1=0.3953 dram_eff_2=0.1251 dram_eff_3=0
bk0: 233326a 7693827i bk1: 245710a 6639579i bk2: 234118a 7025981i bk3: 238033a 6562133i bk4: 234664a 6501922i bk5: 236030a 6198147i bk6: 235418a 5992831i bk7: 239334a 5506200i bk8: 233884a 7660812i bk9: 239640a 7025681i bk10: 233675a 7116047i bk11: 238284a 6596839i bk12: 227524a 7063843i bk13: 232525a 6505916i bk14: 226324a 6665179i bk15: 229494a 6209213i 
bw_dist = 0.394	0.125	0.000	0.479	0.002
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.2532
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18490223 n_nop=8118880 n_act=2256570 n_pre=2256554 n_req=2376867 n_req_1=1822966 n_req_2=553901 n_req_3=0 n_rd=3712039 n_write=2146180 bw_util=0.5142 bw_util_1=0.3944 bw_util_2=0.1198 bw_util_3=0 blp=10.017421 blp_1= 6.253569 blp_2= 2.564471 blp_3= -nan
 n_activity=18406715 dram_eff=0.5165 dram_eff_1=0.3962 dram_eff_2=0.1204 dram_eff_3=0
bk0: 229915a 8010110i bk1: 236728a 7271061i bk2: 232560a 7295739i bk3: 236576a 6769777i bk4: 232432a 6803979i bk5: 232894a 6545763i bk6: 235313a 6163333i bk7: 233858a 6029792i bk8: 233311a 7776100i bk9: 232568a 7522412i bk10: 233826a 7230557i bk11: 233670a 6988977i bk12: 225576a 7290241i bk13: 227758a 6899404i bk14: 227862a 6698739i bk15: 227192a 6485936i 
bw_dist = 0.394	0.120	0.000	0.481	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6161
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18490223 n_nop=7985213 n_act=2282037 n_pre=2282027 n_req=2397574 n_req_1=1822970 n_req_2=574604 n_req_3=0 n_rd=3753450 n_write=2187496 bw_util=0.5187 bw_util_1=0.3944 bw_util_2=0.1243 bw_util_3=0 blp=10.226517 blp_1= 6.328605 blp_2= 2.617266 blp_3= -nan
 n_activity=18441453 dram_eff=0.52 dram_eff_1=0.3954 dram_eff_2=0.1246 dram_eff_3=0
bk0: 236722a 7503759i bk1: 235004a 7300695i bk2: 238024a 6853995i bk3: 235125a 6766250i bk4: 236428a 6438197i bk5: 231955a 6476233i bk6: 243724a 5529861i bk7: 236896a 5666331i bk8: 236118a 7541444i bk9: 231946a 7463409i bk10: 236364a 6970716i bk11: 238006a 6564229i bk12: 231868a 6782999i bk13: 227650a 6810516i bk14: 230662a 6409557i bk15: 226958a 6390771i 
bw_dist = 0.394	0.124	0.000	0.479	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.1853
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18490223 n_nop=8114582 n_act=2257122 n_pre=2257111 n_req=2377674 n_req_1=1822970 n_req_2=554704 n_req_3=0 n_rd=3713656 n_write=2147752 bw_util=0.5144 bw_util_1=0.3944 bw_util_2=0.12 bw_util_3=0 blp=10.032144 blp_1= 6.261571 blp_2= 2.562478 blp_3= -nan
 n_activity=18407040 dram_eff=0.5167 dram_eff_1=0.3961 dram_eff_2=0.1205 dram_eff_3=0
bk0: 231878a 7861089i bk1: 232344a 7539814i bk2: 233902a 7192326i bk3: 236560a 6764061i bk4: 235434a 6622806i bk5: 232910a 6504488i bk6: 233142a 6291317i bk7: 230792a 6218570i bk8: 235362a 7683445i bk9: 233050a 7496856i bk10: 231996a 7346950i bk11: 234716a 6914021i bk12: 228672a 7052378i bk13: 227794a 6878196i bk14: 228090a 6665639i bk15: 227014a 6471445i 
bw_dist = 0.394	0.120	0.000	0.481	0.004
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6302
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18490223 n_nop=8016330 n_act=2275483 n_pre=2275467 n_req=2393053 n_req_1=1822918 n_req_2=570135 n_req_3=0 n_rd=3744416 n_write=2178527 bw_util=0.5177 bw_util_1=0.3944 bw_util_2=0.1233 bw_util_3=0 blp=10.184974 blp_1= 6.323767 blp_2= 2.596120 blp_3= -nan
 n_activity=18432615 dram_eff=0.5193 dram_eff_1=0.3956 dram_eff_2=0.1237 dram_eff_3=0
bk0: 231912a 7798515i bk1: 236866a 7225584i bk2: 235774a 7013713i bk3: 238822a 6556583i bk4: 231324a 6762731i bk5: 237362a 6154895i bk6: 234404a 6113331i bk7: 238472a 5612110i bk8: 234512a 7641490i bk9: 236694a 7209678i bk10: 232582a 7215431i bk11: 241444a 6433392i bk12: 228702a 6996517i bk13: 228746a 6761615i bk14: 226052a 6699133i bk15: 230748a 6154907i 
bw_dist = 0.394	0.123	0.000	0.479	0.003
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.0942
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18490223 n_nop=8147814 n_act=2249425 n_pre=2249414 n_req=2373198 n_req_1=1822944 n_req_2=550254 n_req_3=0 n_rd=3704694 n_write=2138876 bw_util=0.5134 bw_util_1=0.3944 bw_util_2=0.119 bw_util_3=0 blp=9.975851 blp_1= 6.246663 blp_2= 2.554267 blp_3= -nan
 n_activity=18399306 dram_eff=0.5159 dram_eff_1=0.3963 dram_eff_2=0.1196 dram_eff_3=0
bk0: 231387a 7889613i bk1: 233372a 7509115i bk2: 236070a 7075546i bk3: 232946a 7010235i bk4: 231866a 6869243i bk5: 235688a 6415776i bk6: 232826a 6344786i bk7: 232568a 6136418i bk8: 232386a 7871695i bk9: 233820a 7477645i bk10: 232321a 7335278i bk11: 234066a 7008554i bk12: 224722a 7347377i bk13: 227404a 6969531i bk14: 224824a 6914825i bk15: 228428a 6469318i 
bw_dist = 0.394	0.119	0.000	0.482	0.005
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5241

========= L2 cache stats =========
L2_cache_bank[0]: Access = 989574, Miss = 929484, Miss_rate = 0.939, Pending_hits = 1651, Reservation_fails = 559673
L2_cache_bank[1]: Access = 1039222, Miss = 949543, Miss_rate = 0.914, Pending_hits = 2481, Reservation_fails = 873302
L2_cache_bank[2]: Access = 983210, Miss = 925419, Miss_rate = 0.941, Pending_hits = 1499, Reservation_fails = 620193
L2_cache_bank[3]: Access = 999368, Miss = 930639, Miss_rate = 0.931, Pending_hits = 1799, Reservation_fails = 761805
L2_cache_bank[4]: Access = 1011389, Miss = 944971, Miss_rate = 0.934, Pending_hits = 2405, Reservation_fails = 676049
L2_cache_bank[5]: Access = 1000790, Miss = 931789, Miss_rate = 0.931, Pending_hits = 1860, Reservation_fails = 676852
L2_cache_bank[6]: Access = 988913, Miss = 929252, Miss_rate = 0.940, Pending_hits = 1606, Reservation_fails = 577906
L2_cache_bank[7]: Access = 995501, Miss = 927596, Miss_rate = 0.932, Pending_hits = 1830, Reservation_fails = 701913
L2_cache_bank[8]: Access = 987240, Miss = 927651, Miss_rate = 0.940, Pending_hits = 1515, Reservation_fails = 622282
L2_cache_bank[9]: Access = 1010999, Miss = 944599, Miss_rate = 0.934, Pending_hits = 2396, Reservation_fails = 874971
L2_cache_bank[10]: Access = 981548, Miss = 923207, Miss_rate = 0.941, Pending_hits = 1487, Reservation_fails = 568300
L2_cache_bank[11]: Access = 989078, Miss = 929162, Miss_rate = 0.939, Pending_hits = 1578, Reservation_fails = 683037
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 989574, Miss = 929484 (0.939), PendingHit = 1651 (0.00167)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1039222, Miss = 949543 (0.914), PendingHit = 2481 (0.00239)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 983210, Miss = 925419 (0.941), PendingHit = 1499 (0.00152)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 999368, Miss = 930639 (0.931), PendingHit = 1799 (0.0018)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1011389, Miss = 944971 (0.934), PendingHit = 2405 (0.00238)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1000790, Miss = 931789 (0.931), PendingHit = 1860 (0.00186)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 988913, Miss = 929252 (0.94), PendingHit = 1606 (0.00162)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 995501, Miss = 927596 (0.932), PendingHit = 1830 (0.00184)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 987240, Miss = 927651 (0.94), PendingHit = 1515 (0.00153)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 1010999, Miss = 944599 (0.934), PendingHit = 2396 (0.00237)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 981548, Miss = 923207 (0.941), PendingHit = 1487 (0.00151)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 989078, Miss = 929162 (0.939), PendingHit = 1578 (0.0016)
L2 Cache Total Miss Rate = 0.935
Stream 1: L2 Cache Miss Rate = 0.999
Stream 2: L2 Cache Miss Rate = 0.874
Stream 1: Accesses  = 5803180
Stream 1: Misses  = 5796625
Stream 2: Accesses  = 6173652
Stream 2: Misses  = 5396687
Stream 1+2: Accesses  = 11976832
Stream 1+2: Misses  = 11193312
Total Accesses  = 11976832
MPKI-CORES
CORE_L2MPKI_0	1.597
CORE_L2MPKI_1	1.596
CORE_L2MPKI_2	1.596
CORE_L2MPKI_3	1.596
CORE_L2MPKI_4	1.596
CORE_L2MPKI_5	1.596
CORE_L2MPKI_6	1.596
CORE_L2MPKI_7	1.596
CORE_L2MPKI_8	1.596
CORE_L2MPKI_9	1.596
CORE_L2MPKI_10	1.596
CORE_L2MPKI_11	1.596
CORE_L2MPKI_12	1.596
CORE_L2MPKI_13	1.596
CORE_L2MPKI_14	1.596
CORE_L2MPKI_15	1.596
CORE_L2MPKI_16	1.596
CORE_L2MPKI_17	1.596
CORE_L2MPKI_18	1.596
CORE_L2MPKI_19	1.596
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.596
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.596
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.596
CORE_L2MPKI_27	1.596
CORE_L2MPKI_28	1.596
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	2.278
CORE_L2MPKI_31	2.230
CORE_L2MPKI_32	2.289
CORE_L2MPKI_33	2.246
CORE_L2MPKI_34	2.275
CORE_L2MPKI_35	2.244
CORE_L2MPKI_36	2.269
CORE_L2MPKI_37	2.257
CORE_L2MPKI_38	2.272
CORE_L2MPKI_39	2.251
CORE_L2MPKI_40	3.465
CORE_L2MPKI_41	3.110
CORE_L2MPKI_42	3.369
CORE_L2MPKI_43	3.254
CORE_L2MPKI_44	3.394
CORE_L2MPKI_45	3.375
CORE_L2MPKI_46	3.248
CORE_L2MPKI_47	3.211
CORE_L2MPKI_48	3.436
CORE_L2MPKI_49	3.212
CORE_L2MPKI_50	82.686
CORE_L2MPKI_51	81.712
CORE_L2MPKI_52	83.667
CORE_L2MPKI_53	81.783
CORE_L2MPKI_54	82.360
CORE_L2MPKI_55	82.424
CORE_L2MPKI_56	83.859
CORE_L2MPKI_57	82.926
CORE_L2MPKI_58	82.524
CORE_L2MPKI_59	82.351
Avg_MPKI_Stream1= 1.596
Avg_MPKI_Stream2= 29.399
MISSES-CORES
CORE_MISSES_0	192091
CORE_MISSES_1	193435
CORE_MISSES_2	199191
CORE_MISSES_3	197149
CORE_MISSES_4	191422
CORE_MISSES_5	198561
CORE_MISSES_6	191492
CORE_MISSES_7	195290
CORE_MISSES_8	195243
CORE_MISSES_9	193385
CORE_MISSES_10	192705
CORE_MISSES_11	192665
CORE_MISSES_12	192783
CORE_MISSES_13	193882
CORE_MISSES_14	192084
CORE_MISSES_15	196062
CORE_MISSES_16	192107
CORE_MISSES_17	188805
CORE_MISSES_18	197882
CORE_MISSES_19	196521
CORE_MISSES_20	192080
CORE_MISSES_21	191421
CORE_MISSES_22	190721
CORE_MISSES_23	188200
CORE_MISSES_24	188802
CORE_MISSES_25	193363
CORE_MISSES_26	193323
CORE_MISSES_27	190600
CORE_MISSES_28	192000
CORE_MISSES_29	193360
CORE_MISSES_30	171449
CORE_MISSES_31	167083
CORE_MISSES_32	170545
CORE_MISSES_33	170076
CORE_MISSES_34	171344
CORE_MISSES_35	173632
CORE_MISSES_36	172737
CORE_MISSES_37	171681
CORE_MISSES_38	172860
CORE_MISSES_39	174056
CORE_MISSES_40	182331
CORE_MISSES_41	162915
CORE_MISSES_42	175675
CORE_MISSES_43	168119
CORE_MISSES_44	178360
CORE_MISSES_45	174536
CORE_MISSES_46	169086
CORE_MISSES_47	169792
CORE_MISSES_48	177569
CORE_MISSES_49	167184
CORE_MISSES_50	196617
CORE_MISSES_51	193765
CORE_MISSES_52	198417
CORE_MISSES_53	190694
CORE_MISSES_54	196434
CORE_MISSES_55	192092
CORE_MISSES_56	200760
CORE_MISSES_57	198174
CORE_MISSES_58	196976
CORE_MISSES_59	191728
L2_MISSES = 11193312
L2_total_cache_accesses = 11976832
L2_total_cache_misses = 11193312
L2_total_cache_miss_rate = 0.9346
L2_total_cache_pending_hits = 22107
L2_total_cache_reservation_fails = 8196283
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 755202
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21447
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8068073
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5817257
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3125000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2321865
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 6155
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 657
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 238
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 57061
L2_cache_data_port_util = 0.066
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=34945280
icnt_total_pkts_simt_to_mem=28651784
