

================================================================
== Vivado HLS Report for 'single_pool_calculat'
================================================================
* Date:           Sun Dec  6 12:05:03 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lab2_fpga_lql
* Solution:       solution2_pipeline
* Product family: artix7
* Target device:  xc7a12ti-csg325-1L


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.972|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    4|    4|    4|    4| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT | URAM|
+-----------------+---------+-------+-------+------+-----+
|DSP              |        -|      -|      -|     -|    -|
|Expression       |        -|      -|      0|   331|    -|
|FIFO             |        -|      -|      -|     -|    -|
|Instance         |        -|      -|      -|     -|    -|
|Memory           |        -|      -|      -|     -|    -|
|Multiplexer      |        -|      -|      -|    75|    -|
|Register         |        -|      -|    163|     -|    -|
+-----------------+---------+-------+-------+------+-----+
|Total            |        0|      0|    163|   406|    0|
+-----------------+---------+-------+-------+------+-----+
|Available        |       40|     40|  16000|  8000|    0|
+-----------------+---------+-------+-------+------+-----+
|Utilization (%)  |        0|      0|      1|     5|    0|
+-----------------+---------+-------+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |ap_block_pp0_stage0_11001    |    and   |      0|  0|   2|           1|           1|
    |icmp_ln48_1_fu_87_p2         |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln48_2_fu_108_p2        |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln48_3_fu_127_p2        |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln48_4_fu_149_p2        |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln48_5_fu_168_p2        |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln48_fu_66_p2           |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_pp0_stage0_subdone  |    or    |      0|  0|   2|           1|           1|
    |ap_return                    |  select  |      0|  0|  31|           1|          31|
    |select_ln48_1_fu_72_p3       |  select  |      0|  0|  31|           1|          31|
    |select_ln48_2_fu_93_p3       |  select  |      0|  0|  31|           1|          31|
    |select_ln48_3_fu_114_p3      |  select  |      0|  0|  31|           1|          31|
    |select_ln48_4_fu_133_p3      |  select  |      0|  0|  31|           1|          31|
    |select_ln48_5_fu_155_p3      |  select  |      0|  0|  31|           1|          31|
    |select_ln48_fu_50_p3         |  select  |      0|  0|  31|           1|           1|
    |ap_enable_pp0                |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 331|         202|         383|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |cal_pool_address0        |  15|          3|    1|          3|
    |cal_pool_address1        |  15|          3|    1|          3|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  75|         15|    5|         15|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |icmp_ln48_2_reg_198          |   1|   0|    1|          0|
    |icmp_ln48_4_reg_213          |   1|   0|    1|          0|
    |select_ln48_1_reg_182        |  31|   0|   31|          0|
    |select_ln48_2_reg_188        |  31|   0|   31|          0|
    |select_ln48_4_reg_203        |  31|   0|   31|          0|
    |trunc_ln48_3_reg_193         |  31|   0|   31|          0|
    |trunc_ln48_5_reg_208         |  31|   0|   31|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 163|   0|  163|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | single_pool_calculat | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | single_pool_calculat | return value |
|ap_start           |  in |    1| ap_ctrl_hs | single_pool_calculat | return value |
|ap_done            | out |    1| ap_ctrl_hs | single_pool_calculat | return value |
|ap_idle            | out |    1| ap_ctrl_hs | single_pool_calculat | return value |
|ap_ready           | out |    1| ap_ctrl_hs | single_pool_calculat | return value |
|ap_ce              |  in |    1| ap_ctrl_hs | single_pool_calculat | return value |
|ap_return          | out |   31| ap_ctrl_hs | single_pool_calculat | return value |
|cal_pool_address0  | out |    1|  ap_memory |       cal_pool       |     array    |
|cal_pool_ce0       | out |    1|  ap_memory |       cal_pool       |     array    |
|cal_pool_q0        |  in |    0|  ap_memory |       cal_pool       |     array    |
|cal_pool_address1  | out |    1|  ap_memory |       cal_pool       |     array    |
|cal_pool_ce1       | out |    1|  ap_memory |       cal_pool       |     array    |
|cal_pool_q1        |  in |    0|  ap_memory |       cal_pool       |     array    |
+-------------------+-----+-----+------------+----------------------+--------------+

