<dec f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCTargetDesc.h' l='79' type='llvm::MCSubtargetInfo * llvm::Hexagon_MC::createHexagonMCSubtargetInfo(const llvm::Triple &amp; TT, llvm::StringRef CPU, llvm::StringRef FS)'/>
<doc f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCTargetDesc.h' l='77'>/// Create a Hexagon MCSubtargetInfo instance. This is exposed so Asm parser,
  /// etc. do not need to go through TargetRegistry.</doc>
<def f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCTargetDesc.cpp' l='388' ll='409' type='llvm::MCSubtargetInfo * llvm::Hexagon_MC::createHexagonMCSubtargetInfo(const llvm::Triple &amp; TT, llvm::StringRef CPU, llvm::StringRef FS)'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCTargetDesc.cpp' l='401' u='c' c='_ZN4llvm10Hexagon_MC28createHexagonMCSubtargetInfoERKNS_6TripleENS_9StringRefES4_'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCTargetDesc.cpp' l='476' u='r' c='LLVMInitializeHexagonTargetMC'/>
