description: 'Universal 4-Bit Shift Register'
aliases: {  }
package: DIP
pincount: '16'
family: '7400'
datasheet: 'http://pdf1.alldatasheet.com/datasheet-pdf/view/131233/NSC/74195.html'
pins:
  -
    num: '1'
    sym: '&#126;MR&#126;'
    desc: 'Asynchronous Master Reset (Active Low)'
  -
    num: '2'
    sym: J
    desc: 'First Stage J Input (Active High)'
  -
    num: '3'
    sym: '&#126;K&#126;'
    desc: 'First Stage K Input (Active Low)'
  -
    num: '4'
    sym: 'P&#95;&#95;0'
    desc: 'Parallel Data Input'
  -
    num: '5'
    sym: 'P&#95;&#95;1'
    desc: 'Parallel Data Input'
  -
    num: '6'
    sym: 'P&#95;&#95;2'
    desc: 'Parallel Data Input'
  -
    num: '7'
    sym: 'P&#95;&#95;3'
    desc: 'Parallel Data Input'
  -
    num: '8'
    sym: GND
    desc: Ground
  -
    num: '9'
    sym: '&#126;PE&#126;'
    desc: 'Parallel Enable Input (Active Low)'
  -
    num: '10'
    sym: CP
    desc: 'Clock Pulse Input (Active Rising Edge)'
  -
    num: '11'
    sym: '&#126;Q&#126;&#95;&#95;3'
    desc: 'Complementary Last Stage Output (Active Low)'
  -
    num: '12'
    sym: 'Q&#95;&#95;3'
    desc: 'Parallel Outputs'
  -
    num: '13'
    sym: 'Q&#95;&#95;2'
    desc: 'Parallel Outputs'
  -
    num: '14'
    sym: 'Q&#95;&#95;1'
    desc: 'Parallel Outputs'
  -
    num: '15'
    sym: 'Q&#95;&#95;0'
    desc: 'Parallel Outputs'
  -
    num: '16'
    sym: VCC
    desc: Power
