\doxysection{FLASH\+\_\+\+Process\+Type\+Def Struct Reference}
\hypertarget{structFLASH__ProcessTypeDef}{}\label{structFLASH__ProcessTypeDef}\index{FLASH\_ProcessTypeDef@{FLASH\_ProcessTypeDef}}


FLASH handle Structure definition ~\newline
  




{\ttfamily \#include $<$stm32f4xx\+\_\+hal\+\_\+flash.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{structFLASH__ProcessTypeDef_adcc5fdaba7d53dffdab0510a4dd7d179}\label{structFLASH__ProcessTypeDef_adcc5fdaba7d53dffdab0510a4dd7d179} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group__FLASH__Exported__Types_ga2b0268387bc11bcab76be9ce7c43eaaf}{FLASH\+\_\+\+Procedure\+Type\+Def}} {\bfseries Procedure\+On\+Going}
\item 
\Hypertarget{structFLASH__ProcessTypeDef_a2b72d9ea23673332beeb57da48ededeb}\label{structFLASH__ProcessTypeDef_a2b72d9ea23673332beeb57da48ededeb} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries Nb\+Sectors\+To\+Erase}
\item 
\Hypertarget{structFLASH__ProcessTypeDef_aac2fd0eb2907b7317b0f620fb5303c21}\label{structFLASH__ProcessTypeDef_aac2fd0eb2907b7317b0f620fb5303c21} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t {\bfseries Voltage\+For\+Erase}
\item 
\Hypertarget{structFLASH__ProcessTypeDef_a0c9115ac01c2fefd3c6ad112e7133b29}\label{structFLASH__ProcessTypeDef_a0c9115ac01c2fefd3c6ad112e7133b29} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries Sector}
\item 
\Hypertarget{structFLASH__ProcessTypeDef_af784f610d9892ece59daf9da80a8d3e4}\label{structFLASH__ProcessTypeDef_af784f610d9892ece59daf9da80a8d3e4} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries Bank}
\item 
\Hypertarget{structFLASH__ProcessTypeDef_a680a9b907eb67c762b16ef7051cd8942}\label{structFLASH__ProcessTypeDef_a680a9b907eb67c762b16ef7051cd8942} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries Address}
\item 
\Hypertarget{structFLASH__ProcessTypeDef_ab5892cd1aacb0c0304b40f57023061e2}\label{structFLASH__ProcessTypeDef_ab5892cd1aacb0c0304b40f57023061e2} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\+\_\+\+Lock\+Type\+Def}} {\bfseries Lock}
\item 
\Hypertarget{structFLASH__ProcessTypeDef_a8a6cc581b8b180090429d0a3c0ca0172}\label{structFLASH__ProcessTypeDef_a8a6cc581b8b180090429d0a3c0ca0172} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries Error\+Code}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
FLASH handle Structure definition ~\newline
 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__flash_8h}{stm32f4xx\+\_\+hal\+\_\+flash.\+h}}\end{DoxyCompactItemize}
