{
  "71169930": {
    "file_id": "71169930",
    "file_path": "/home/haiyan/Research/CentralizedAgentFramework/test_fixed_workspace/testbenches/full_adder_tb.v",
    "file_type": "testbench",
    "content_hash": "3642550937450077426",
    "created_by": "enhanced_real_verilog_agent",
    "created_at": "2025-08-02T05:41:02.032092",
    "description": "由enhanced_real_verilog_agent创建的testbench文件",
    "metadata": {}
  },
  "d6935162": {
    "file_id": "d6935162",
    "file_path": "/home/haiyan/Research/CentralizedAgentFramework/test_fixed_workspace/designs/full_adder.v",
    "file_type": "verilog",
    "content_hash": "6223418525403622604",
    "created_by": "enhanced_real_verilog_agent",
    "created_at": "2025-08-02T05:41:28.340594",
    "description": "由enhanced_real_verilog_agent创建的verilog文件",
    "metadata": {}
  },
  "b4bac21f": {
    "file_id": "b4bac21f",
    "file_path": "/home/haiyan/Research/CentralizedAgentFramework/test_fixed_workspace/testbenches/full_adder_tb_1.v",
    "file_type": "testbench",
    "content_hash": "4701347993879523599",
    "created_by": "enhanced_real_verilog_agent",
    "created_at": "2025-08-02T05:41:52.183086",
    "description": "由enhanced_real_verilog_agent创建的testbench文件",
    "metadata": {}
  }
}