module decoder24 (input [1:0] in, output reg [3:0] out)
	always @* begin 
		case(in) begin
		2'b00 : out = 4'b0001;
		2'b01 : out = 4'b0010;
		2'b10 : out = 4'b0100;
		2'b11 : out = 4'b1000;
		end
	end
endmodule

module mux41 (input [1:0] sel, output [3:0] out);
wire [3:0] i;
decoder24 first(sel,out);
decoder24 first(sel,out);