{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732143749501 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732143749501 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 15:02:29 2024 " "Processing started: Wed Nov 20 15:02:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732143749501 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143749501 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off handshake_synchronizer -c handshake_synchronizer " "Command: quartus_map --read_settings_files=on --write_settings_files=off handshake_synchronizer -c handshake_synchronizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143749501 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1732143749676 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1732143749677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sender_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file sender_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sender_fsm " "Found entity 1: sender_fsm" {  } { { "sender_fsm.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/sender_fsm.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732143754434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143754434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file receiver_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 receiver_fsm " "Found entity 1: receiver_fsm" {  } { { "receiver_fsm.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/receiver_fsm.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732143754435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143754435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "handshake_synchronizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file handshake_synchronizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 handshake_synchronizer " "Found entity 1: handshake_synchronizer" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732143754436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143754436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop_synchronizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file flipflop_synchronizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop_synchronizer " "Found entity 1: flipflop_synchronizer" {  } { { "flipflop_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/flipflop_synchronizer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732143754437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143754437 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "handshake_synchronizer " "Elaborating entity \"handshake_synchronizer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1732143754453 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[0\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143754454 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[1\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143754454 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[2\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143754454 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[3\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143754454 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[4\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143754454 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[5\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143754454 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[6\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143754454 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[7\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143754454 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[8\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143754454 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[9\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143754454 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[10\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143754454 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[11\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143754454 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[12\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143754454 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[13\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143754454 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[14\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143754454 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[15\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143754455 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[16\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[16\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143754455 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[17\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[17\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143754455 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[18\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[18\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143754455 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[19\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[19\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143754455 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[20\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[20\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143754455 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[21\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[21\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143754455 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[22\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[22\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143754455 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[23\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[23\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143754455 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[24\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[24\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143754455 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[25\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[25\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143754455 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[26\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[26\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143754455 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[27\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[27\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143754455 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[28\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[28\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143754455 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[29\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[29\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143754455 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[30\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[30\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143754455 "|handshake_synchronizer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[31\] handshake_synchronizer.sv(27) " "Inferred latch for \"data\[31\]\" at handshake_synchronizer.sv(27)" {  } { { "handshake_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143754455 "|handshake_synchronizer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sender_fsm sender_fsm:sender_fsm_inst " "Elaborating entity \"sender_fsm\" for hierarchy \"sender_fsm:sender_fsm_inst\"" {  } { { "handshake_synchronizer.sv" "sender_fsm_inst" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732143754460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receiver_fsm receiver_fsm:receiver_fsm_inst " "Elaborating entity \"receiver_fsm\" for hierarchy \"receiver_fsm:receiver_fsm_inst\"" {  } { { "handshake_synchronizer.sv" "receiver_fsm_inst" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732143754465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop_synchronizer flipflop_synchronizer:ack_2ff_sync_inst " "Elaborating entity \"flipflop_synchronizer\" for hierarchy \"flipflop_synchronizer:ack_2ff_sync_inst\"" {  } { { "handshake_synchronizer.sv" "ack_2ff_sync_inst" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/handshake_synchronizer.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732143754468 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 flipflop_synchronizer.sv(23) " "Verilog HDL assignment warning at flipflop_synchronizer.sv(23): truncated value with size 32 to match size of target (1)" {  } { { "flipflop_synchronizer.sv" "" { Text "C:/projects/systemverilog/ECE11/ProjectPart1/handshake_synchronizer/flipflop_synchronizer.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732143754469 "|handshake_synchronizer|flipflop_synchronizer:ack_2ff_sync_inst"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1732143754761 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1732143754911 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732143754911 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "177 " "Implemented 177 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1732143754930 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1732143754930 ""} { "Info" "ICUT_CUT_TM_LCELLS" "107 " "Implemented 107 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1732143754930 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1732143754930 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732143754938 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 20 15:02:34 2024 " "Processing ended: Wed Nov 20 15:02:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732143754938 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732143754938 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732143754938 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732143754938 ""}
