// Seed: 961094619
module module_0;
  assign id_1 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
  assign id_4 = -1'b0;
  wire id_6, id_7;
  assign id_3 = $display;
  assign id_2 = id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wor id_0,
    output tri1 id_1,
    output supply0 id_2,
    input wire id_3,
    id_5
);
endmodule
module module_3 (
    input uwire id_0,
    output supply1 id_1,
    input tri id_2,
    input uwire id_3
);
  wire id_5;
  not primCall (id_1, id_2);
  module_2 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_3
  );
  assign modCall_1.id_2 = 0;
endmodule
