PPA Report for matrix_transpose_pipeline.v (Module: matrix_transpose_pipeline)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 6
FF Count: 77
IO Count: 44
Cell Count: 153

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 706.71 MHz
Reg-to-Reg Critical Path Delay: 1.186 ns

POWER METRICS:
-------------
Total Power Consumption: 0.474 W
