Started by upstream project "[8mha:AAAArR+LCAAAAAAAAP9b85aBtbiIQTGjNKU4P08vOT+vOD8nVc83PyU1x6OyILUoJzMv2y+/JJUBAhiZGBgqihhk0NSjKDWzXb3RdlLBUSYGJk8GtpzUvPSSDB8G5tKinBIGIZ+sxLJE/ZzEvHT94JKizLx0a6BxUmjGOUNodHsLgAyZEgYl/az8JP2M8vjiyrz45Pyc/OLi0uL4tAqjeEMDg/T4TKAkAM+MMGXXAAAA[0mhw_syn_colossus_fx2_100g_iob" build number [8mha:AAAAsB+LCAAAAAAAAP9b85aBtbiIQTGjNKU4P08vOT+vOD8nVc83PyU1x6OyILUoJzMv2y+/JJUBAhiZGBgqihhk0NSjKDWzXb3RdlLBUSYGJk8GtpzUvPSSDB8G5tKinBIGIZ+sxLJE/ZzEvHT94JKizLx0a6BxUmjGOUNodHsLgAzmEgZV/az8JP2M8vjiyrz45Pyc/OLi0uL4tAqjeEMDg/T4TKCkobExAPzEay7aAAAA[0m133
originally caused by:
 Started by an SCM change
[EnvInject] - Loading node environment variables.
Building remotely on [8mha:AAAAoR+LCAAAAAAAAP9b85aBtbiIQTGjNKU4P08vOT+vOD8nVc83PyU1x6OyILUoJzMv2y+/JJUBAhiZGBgqihhk0NSjKDWzXb3RdlLBUSYGJk8GtpzUvPSSDB8G5tKinBIGIZ+sxLJE/ZzEvHT94JKizLx0a6BxUmjGOUNodHsLgAzuEgZR/eT83ILSktQi/bSC9ETdzNwCXQNDAHWyaWfKAAAA[0mfpga-imp-01 (x86_64 Linux CentOS6.5 Vivado) in workspace /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA
Using remote perforce client: hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-1022639723
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ p4 workspace -o hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-1022639723
Clear workspace includes .repository ...
Wiping workspace...
Wiped workspace.
Clean complete, took 4 ms
Last build changeset: 702327
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ p4 changes -s submitted -m 1 //hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-1022639723/...
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ p4 -s changes -s submitted //hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-1022639723/...@702328,@702752
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ p4 describe -s 702752
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ p4 -G where //...
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ p4 describe -s 702553
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ p4 -s users tableuser
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ p4 user -o tableuser
Sync'ing workspace to changelist 702752 (forcing sync of unchanged files).
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ p4 -s sync -f //hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-1022639723/...@702752
Sync complete, took 32988 ms
Run condition [File exists] enabling prebuild for step [[ArtifactDeployer] - Deploy artifacts from workspace to remote directories]
Run condition [File exists] enabling prebuild for step [BuilderChain]
Run condition [Files match] enabling prebuild for step [BuilderChain]
Run condition [Current build status] enabling prebuild for step [BuilderChain]
No emails were triggered.
Copied 1 artifact from "[8mha:AAAAoh+LCAAAAAAAAP9b85aBtbiIQSajNKU4P08vOT+vOD8nVc+jsiC1KCczL9svvyTVzHb1RttJBUeZGJg8GdhyUvPSSzJ8GJhLi3JKGIR8shLLEvVzEvPS9YNLijLz0q0rihik0IxzhtAgwxgggJGJgaGiAMiQKWFQ0s/KT9LPKI8vrsyLT87PyS8uLi2OT6swijc0MEiPzwRKAgCJvCIDpwAAAA==[0mhw_syn_colossus_fx2_100g_iob" build number [8mha:AAAAph+LCAAAAAAAAP9b85aBtbiIQSajNKU4P08vOT+vOD8nVc+jsiC1KCczL9svvyTVzHb1RttJBUeZGJg8GdhyUvPSSzJ8GJhLi3JKGIR8shLLEvVzEvPS9YNLijLz0q0rihik0IxzhtAgwxgggJGJgaGiAMhgLmFQ08/KT9LPKI8vrsyLT87PyS8uLi2OT6swijc0MEiPzwRKGhob6wMAE01cWKsAAAA=[0m133
Copied 1 artifact from "[8mha:AAAAoh+LCAAAAAAAAP9b85aBtbiIQSajNKU4P08vOT+vOD8nVc+jsiC1KCczL9svvyTVzHb1RttJBUeZGJg8GdhyUvPSSzJ8GJhLi3JKGIR8shLLEvVzEvPS9YNLijLz0q0rihik0IxzhtAgwxgggJGJgaGiAMiQKWFQ0s/KT9LPKI8vrsyLT87PyS8uLi2OT6swijc0MEiPzwRKAgCJvCIDpwAAAA==[0mhw_syn_colossus_fx2_100g_iob" build number [8mha:AAAAph+LCAAAAAAAAP9b85aBtbiIQSajNKU4P08vOT+vOD8nVc+jsiC1KCczL9svvyTVzHb1RttJBUeZGJg8GdhyUvPSSzJ8GJhLi3JKGIR8shLLEvVzEvPS9YNLijLz0q0rihik0IxzhtAgwxgggJGJgaGiAMhgLmFQ08/KT9LPKI8vrsyLT87PyS8uLi2OT6swijc0MEiPzwRKGhob6wMAE01cWKsAAAA=[0m133
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ /bin/sh -xe /tmp/hudson7155749785980167487.sh
+ p4 revert //...
//... - file(s) not opened on this client.
+ export LM_LICENSE_FILE=2100@spcsjcapp01.ad.spirentcom.com:1900@hnlcsv.ad.spirentcom.com
+ LM_LICENSE_FILE=2100@spcsjcapp01.ad.spirentcom.com:1900@hnlcsv.ad.spirentcom.com
+ source /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado/2014.3.EA1021028/settings64.sh
++ source /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado/2014.3.EA1021028/.settings64-Vivado.sh
+++ XILINX_VIVADO=/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado/2014.3.EA1021028
+++ '[' -n /opt/perforce/p4_cli:/usr/local/bin:/bin:/usr/bin ']'
+++ PATH=/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado/2014.3.EA1021028/bin:/opt/perforce/p4_cli:/usr/local/bin:/bin:/usr/bin
+++ '[' -n '' ']'
+++ LD_LIBRARY_PATH=/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado/2014.3.EA1021028/lib/lnx64.o
++ source /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado_HLS/2014.3.EA1021028/.settings64-Vivado_High_Level_Synthesis.sh
+++ '[' -n /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado/2014.3.EA1021028/bin:/opt/perforce/p4_cli:/usr/local/bin:/bin:/usr/bin ']'
+++ PATH=/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado_HLS/2014.3.EA1021028/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado/2014.3.EA1021028/bin:/opt/perforce/p4_cli:/usr/local/bin:/bin:/usr/bin
++ source /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/SDK/2014.3.EA1021028/.settings64-Software_Development_Kit.sh
+++ '[' -n /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado_HLS/2014.3.EA1021028/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado/2014.3.EA1021028/bin:/opt/perforce/p4_cli:/usr/local/bin:/bin:/usr/bin ']'
+++ PATH=/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/SDK/2014.3.EA1021028/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/SDK/2014.3.EA1021028/gnu/microblaze/lin/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/SDK/2014.3.EA1021028/gnu/arm/lin/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/SDK/2014.3.EA1021028/gnu/microblaze/linux_toolchain/lin64_be/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/SDK/2014.3.EA1021028/gnu/microblaze/linux_toolchain/lin64_le/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado_HLS/2014.3.EA1021028/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado/2014.3.EA1021028/bin:/opt/perforce/p4_cli:/usr/local/bin:/bin:/usr/bin
++ source /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/DocNav/.settings64-DocNav.sh
+++ '[' -n /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/SDK/2014.3.EA1021028/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/SDK/2014.3.EA1021028/gnu/microblaze/lin/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/SDK/2014.3.EA1021028/gnu/arm/lin/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/SDK/2014.3.EA1021028/gnu/microblaze/linux_toolchain/lin64_be/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/SDK/2014.3.EA1021028/gnu/microblaze/linux_toolchain/lin64_le/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado_HLS/2014.3.EA1021028/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado/2014.3.EA1021028/bin:/opt/perforce/p4_cli:/usr/local/bin:/bin:/usr/bin ']'
+++ PATH=/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/DocNav:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/SDK/2014.3.EA1021028/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/SDK/2014.3.EA1021028/gnu/microblaze/lin/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/SDK/2014.3.EA1021028/gnu/arm/lin/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/SDK/2014.3.EA1021028/gnu/microblaze/linux_toolchain/lin64_be/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/SDK/2014.3.EA1021028/gnu/microblaze/linux_toolchain/lin64_le/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado_HLS/2014.3.EA1021028/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado/2014.3.EA1021028/bin:/opt/perforce/p4_cli:/usr/local/bin:/bin:/usr/bin
+ echo 'Derive FPGA image version/datecode'
Derive FPGA image version/datecode
+++ expr 12 % 100
++ printf %02d 12
+ VER=12
++ date +%m%d%y
+ DATECODE=101014
+ VER_DATECODE=12101014
++ cat /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/changelist.txt
+ LAST_CHANGE=702719
+ '[' 702752 -gt 702719 ']'
+ LAST_CHANGE=702752
+ echo 'Update VERSION_ColossusFX2_BLADE100G.v'
Update VERSION_ColossusFX2_BLADE100G.v
+ cd /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA
+ sed -i 's/^parameter /\/\/parameter /g' SourceCode/include/VERSION_ColossusFX2_BLADE100G.v
+ sed -i '1i //Includes up to Changelist 702752' SourceCode/include/VERSION_ColossusFX2_BLADE100G.v
+ sed -i '2i parameter FPGA_VERSION =  8'\''h12;' SourceCode/include/VERSION_ColossusFX2_BLADE100G.v
+ sed -i '3i parameter DATE_CODE    =  24'\''h101014;' SourceCode/include/VERSION_ColossusFX2_BLADE100G.v
+ sed -i '4i \ ' SourceCode/include/VERSION_ColossusFX2_BLADE100G.v
++ printf 'Description: Colossus FX2 100G I/O Board version 12101014.  Includes up to Changelist 702752.\nChange Type: Proto\nChange #: none\n'
+ DESCRIPTION='Description: Colossus FX2 100G I/O Board version 12101014.  Includes up to Changelist 702752.
Change Type: Proto
Change #: none'
+ echo 'Start implementation'
Start implementation
+ cd /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade
+ chmod u+w ./VivadoBlade_14_3.xpr ./VivadoBlade.xpr
+ echo 12101014
+ echo 'open_project VivadoBlade_14_3.xpr'
+ echo 'set_param general.maxThreads 4'
+ echo 'reset_run impl_2'
+ echo 'launch_runs impl_2'
+ echo 'wait_on_run impl_2'
+ echo 'open_run impl_2'
+ echo 'set_property BITSTREAM.CONFIG.USR_ACCESS 12101014 [current_design]'
+ echo 'write_verilog -force colossus_iob_imp_funcsim.v -mode funcsim'
+ echo 'write_verilog -force colossus_iob_imp_timesim.v -mode timesim -sdf_anno true'
+ echo 'write_sdf -force colossus_iob_imp_timesim.sdf'
+ echo 'archive_project hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-12.zip -force -include_config_settings'
+ echo 'write_bitstream ./VivadoBlade_14_3.runs/impl_2/colossus_fx2_100g.bit'
+ echo close_project
+ echo exit
+ vivado -mode batch -source ./myImp.tcl

****** Vivado v2014.3_EA1021028 (64-bit)
  **** SW Build 1021028 on Wed Sep 17 18:11:55 MDT 2014
  **** IP Build 1020526 on Wed Sep 17 10:36:16 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source ./myImp.tcl
# open_project VivadoBlade_14_3.xpr
INFO: [Project 1-313] Project file moved from '/net/storage_cal_ci/general/Development/Hardware/FPGA/Workspaces/4asu/Colossus/FPGA/fx2/VivadoBlade' since last save.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'impl_2' not found
# set_param general.maxThreads 4
# reset_run impl_2
# launch_runs impl_2
[Fri Oct 10 16:06:58 2014] Launched impl_2...
Run output will be captured here: /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/runme.log
# wait_on_run impl_2
[Fri Oct 10 16:06:58 2014] Waiting for impl_2 to finish...

*** Running vivado
    with args -log ColossusFX2_BLADE100G.vdi -applog -m64 -messageDb vivado.pb -mode batch -source ColossusFX2_BLADE100G.tcl -notrace


****** Vivado v2014.3_EA1021028 (64-bit)
  **** SW Build 1021028 on Wed Sep 17 18:11:55 MDT 2014
  **** IP Build 1020526 on Wed Sep 17 10:36:16 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source ColossusFX2_BLADE100G.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Parsing EDIF File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.edf]
Finished Parsing EDIF File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.edf]
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/DPRAM64Kx36_col/DPRAM64Kx36_col.dcp' for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[3].DPRAM64Kx36_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/DPRAM64Kx36_col/DPRAM64Kx36_col.dcp' for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[2].DPRAM64Kx36_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/DPRAM64Kx36_col/DPRAM64Kx36_col.dcp' for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[1].DPRAM64Kx36_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/DPRAM64Kx36_col/DPRAM64Kx36_col.dcp' for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[0].DPRAM64Kx36_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/DPRAM16Kx2_col/DPRAM16Kx2_col.dcp' for cell 'GAF1/AM/dp_ram_stats_16kx684/valid_DPRAM16Kx2'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDP256x256/TDP256x256.dcp' for cell 'GAF1/FM/CTDBHM/DPFRMBUF'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_4Kx32Rd64/TDPRAM_4Kx32Rd64.dcp' for cell 'GAF1/GM/DSGM/FSTCM/FST_RAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDP16Kx32_RdDelay2/TDP16Kx32_RdDelay2.dcp' for cell 'GAF1/GM/DSGM/FTGM/SEQRAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDP256x32/TDP256x32.dcp' for cell 'GAF1/GM/DSGM/OHPM/DLGM/DLS_RAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDP512x8/TDP512x8.dcp' for cell 'GAF1/GM/DSGM/OHPM/DLGM/SecondPass_WeightTable'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDP512x8/TDP512x8.dcp' for cell 'GAF1/GM/DSGM/OHPM/DLGM/FirstPass_WeightTable'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/Mult16x16_Delay4/Mult16x16_Delay4.dcp' for cell 'GAF1/GM/DSGM/OHPM/DLGM/MS_EVEN'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/Mult16x16_Delay4/Mult16x16_Delay4.dcp' for cell 'GAF1/GM/DSGM/OHPM/DLGM/MS_ODD'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDP16x36/TDP16x36.dcp' for cell 'GAF1/GM/DSGM/OHPM/DLGM/Scale_Offset_RAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDP256x256_RdDelay2/TDP256x256_RdDelay2.dcp' for cell 'GAF1/GM/SDBHM/DPFRMBUF'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/ff_128x272_pfull64_2clk/ff_128x272_pfull64_2clk.dcp' for cell 'pcie_i/pcie_rx/trnrx_desc_ff'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/ff_128x272_pfull64_2clk/ff_128x272_pfull64_2clk.dcp' for cell 'pcie_i/pcie_tx/maint_rdff'
INFO: [Project 1-491] No black box instances found for design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/dp1kx256/dp1kx256.dcp'.
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/dp256x128_256/dp256x128_256.dcp' for cell 'pcie_i/pcie_tx/rbuf_ff1'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDP256x16_RdDelay2/TDP256x16_RdDelay2.dcp' for cell 'GAF1/GM/DSGM/OHPM/DLGM/IDLGM/DLORAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/adc_wiz_3_0/adc_wiz_3_0.dcp' for cell 'TSTop_U1/BAR0Intf/sysMon/xadcInst'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_cpmbination_dpram_256x1_col/rpmm_cpmbination_dpram_256x1_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_comb_proc_pi/rpmm_combination_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_cpmbination_dpram_256x1_col/rpmm_cpmbination_dpram_256x1_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_comb_proc_pi/rpmm_combination_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[28].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[31].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[27].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[30].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[29].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[26].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[18].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[23].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[15].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[20].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[25].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[17].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[22].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[14].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[10].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[12].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[4].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[2].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[7].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[5].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[3].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[8].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[6].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[11].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[0].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[9].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[1].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[19].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[24].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[16].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[21].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[13].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[28].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[31].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[27].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[30].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[29].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[26].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[18].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[23].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[15].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[20].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[25].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[17].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[22].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[14].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[10].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[12].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[4].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[2].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[7].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[5].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[3].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[8].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[6].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[11].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[0].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[9].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[1].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[19].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[24].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[16].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[21].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[13].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/DCFIFO256x32/DCFIFO256x32.dcp' for cell 'GAF1/GM/SSM100/C_IFGFIFO'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/DCFIFOFWFT64x192/DCFIFOFWFT64x192.dcp' for cell 'GAF1/GM/SSM100/DSG_FPFIFO'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDP32Kx32Rd512_r/TDP32Kx32Rd512_r.dcp' for cell 'GAF1/GM/DSGM/OHPM/BC_RAM'
INFO: [Project 1-491] No black box instances found for design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/SDP16Kx72/SDP16Kx72.dcp'.
INFO: [Project 1-491] No black box instances found for design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx36/TDPRAM_16Kx36.dcp'.
INFO: [Project 1-491] No black box instances found for design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx32Rd64_RdDelay2/TDPRAM_16Kx32Rd64_RdDelay2.dcp'.
INFO: [Project 1-491] No black box instances found for design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx58/TDPRAM_16Kx58.dcp'.
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx58_RdDelay2/TDPRAM_16Kx58_RdDelay2.dcp' for cell 'GAF1/GM/SSM100/TSSM/STATSRAM'
INFO: [Project 1-491] No black box instances found for design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_8Kx32Rd64_RdDelay2/TDPRAM_8Kx32Rd64_RdDelay2.dcp'.
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/dp512x256_2clk/dp512x256_2clk.dcp' for cell 'pcie_i/pcie_rx/txd_ff_p1'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx32Rd64/TDPRAM_16Kx32Rd64.dcp' for cell 'GAF1/GM/DSGM/VFDPM/genblk1[3].u_RITEnt_RAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx32Rd64/TDPRAM_16Kx32Rd64.dcp' for cell 'GAF1/GM/DSGM/VFDPM/genblk1[6].u_RITEnt_RAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx32Rd64/TDPRAM_16Kx32Rd64.dcp' for cell 'GAF1/GM/DSGM/VFDPM/genblk1[5].u_RITEnt_RAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx32Rd64/TDPRAM_16Kx32Rd64.dcp' for cell 'GAF1/GM/DSGM/VFDPM/genblk1[7].u_RITEnt_RAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx32Rd64/TDPRAM_16Kx32Rd64.dcp' for cell 'GAF1/GM/DSGM/VFDPM/genblk1[0].u_RITEnt_RAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx32Rd64/TDPRAM_16Kx32Rd64.dcp' for cell 'GAF1/GM/DSGM/VFDPM/genblk1[4].u_RITEnt_RAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx32Rd64/TDPRAM_16Kx32Rd64.dcp' for cell 'GAF1/GM/DSGM/VFDPM/genblk1[2].u_RITEnt_RAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx32Rd64/TDPRAM_16Kx32Rd64.dcp' for cell 'GAF1/GM/DSGM/VFDPM/genblk1[1].u_RITEnt_RAM'
INFO: [Project 1-491] No black box instances found for design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_8Kx32Rd64/TDPRAM_8Kx32Rd64.dcp'.
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/dpram_1Kx36Rd144/dpram_1Kx36Rd144.dcp' for cell 'GAF1/GM/DSGM/VFDPM/u_RIT_RAM'
INFO: [Common 17-14] Message 'Project 1-454' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Netlist 29-17] Analyzing 378717 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 69 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.1
Loading clock regions from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado/2014.3.EA1021028/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockRegion.xml
Loading clock buffers from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado/2014.3.EA1021028/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockBuffers.xml
Loading clock placement rules from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado/2014.3.EA1021028/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado/2014.3.EA1021028/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado/2014.3.EA1021028/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ffg1157/Package.xml
Loading io standards from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado/2014.3.EA1021028/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado/2014.3.EA1021028/data/parts/xilinx/virtex7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp/DPRAM64Kx36_col_early.xdc] for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[3].DPRAM64Kx36_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp/DPRAM64Kx36_col_early.xdc] for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[3].DPRAM64Kx36_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp/DPRAM64Kx36_col_early.xdc] for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[2].DPRAM64Kx36_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp/DPRAM64Kx36_col_early.xdc] for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[2].DPRAM64Kx36_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp/DPRAM64Kx36_col_early.xdc] for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[1].DPRAM64Kx36_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp/DPRAM64Kx36_col_early.xdc] for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[1].DPRAM64Kx36_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp/DPRAM64Kx36_col_early.xdc] for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[0].DPRAM64Kx36_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp/DPRAM64Kx36_col_early.xdc] for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[0].DPRAM64Kx36_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_2/DPRAM16Kx2_col_early.xdc] for cell 'GAF1/AM/dp_ram_stats_16kx684/valid_DPRAM16Kx2'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_2/DPRAM16Kx2_col_early.xdc] for cell 'GAF1/AM/dp_ram_stats_16kx684/valid_DPRAM16Kx2'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_3/TDP256x256_early.xdc] for cell 'GAF1/FM/CTDBHM/DPFRMBUF'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_3/TDP256x256_early.xdc] for cell 'GAF1/FM/CTDBHM/DPFRMBUF'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_4/TDPRAM_4Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/FSTCM/FST_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_4/TDPRAM_4Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/FSTCM/FST_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_5/TDP16Kx32_RdDelay2_early.xdc] for cell 'GAF1/GM/DSGM/FTGM/SEQRAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_5/TDP16Kx32_RdDelay2_early.xdc] for cell 'GAF1/GM/DSGM/FTGM/SEQRAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_6/TDP256x32_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/DLS_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_6/TDP256x32_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/DLS_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_7/TDP512x8_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/SecondPass_WeightTable'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_7/TDP512x8_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/SecondPass_WeightTable'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_7/TDP512x8_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/FirstPass_WeightTable'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_7/TDP512x8_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/FirstPass_WeightTable'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_8/Mult16x16_Delay4_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/MS_EVEN'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_8/Mult16x16_Delay4_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/MS_EVEN'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_8/Mult16x16_Delay4_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/MS_ODD'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_8/Mult16x16_Delay4_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/MS_ODD'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_9/TDP16x36_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/Scale_Offset_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_9/TDP16x36_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/Scale_Offset_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_10/TDP256x256_RdDelay2_early.xdc] for cell 'GAF1/GM/SDBHM/DPFRMBUF'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_10/TDP256x256_RdDelay2_early.xdc] for cell 'GAF1/GM/SDBHM/DPFRMBUF'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_11/ff_128x272_pfull64_2clk_early.xdc] for cell 'pcie_i/pcie_rx/trnrx_desc_ff'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_11/ff_128x272_pfull64_2clk_early.xdc] for cell 'pcie_i/pcie_rx/trnrx_desc_ff'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_11/ff_128x272_pfull64_2clk_early.xdc] for cell 'pcie_i/pcie_tx/maint_rdff'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_11/ff_128x272_pfull64_2clk_early.xdc] for cell 'pcie_i/pcie_tx/maint_rdff'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_13/dp256x128_256_early.xdc] for cell 'pcie_i/pcie_tx/rbuf_ff1'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_13/dp256x128_256_early.xdc] for cell 'pcie_i/pcie_tx/rbuf_ff1'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_14/TDP256x16_RdDelay2_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/IDLGM/DLORAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_14/TDP256x16_RdDelay2_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/IDLGM/DLORAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_15/adc_wiz_3_0_early.xdc] for cell 'TSTop_U1/BAR0Intf/sysMon/xadcInst'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_15/adc_wiz_3_0_early.xdc] for cell 'TSTop_U1/BAR0Intf/sysMon/xadcInst'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_16/rpmm_cpmbination_dpram_256x1_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_comb_proc_pi/rpmm_combination_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_16/rpmm_cpmbination_dpram_256x1_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_comb_proc_pi/rpmm_combination_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_16/rpmm_cpmbination_dpram_256x1_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_comb_proc_pi/rpmm_combination_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_16/rpmm_cpmbination_dpram_256x1_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_comb_proc_pi/rpmm_combination_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[28].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[28].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[31].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[31].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[27].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[27].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[30].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[30].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[29].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[29].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[26].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[26].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[18].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[18].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[23].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[23].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[15].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[15].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[20].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[20].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[25].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[25].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[17].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[17].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[22].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[22].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[14].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[14].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[10].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[10].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[12].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[12].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[4].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[4].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[2].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[2].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[7].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[7].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[5].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[5].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[3].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[3].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[8].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[8].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[6].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[6].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[11].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[11].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[0].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[0].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[9].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[9].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[1].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[1].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[19].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[19].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[24].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[24].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[16].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[16].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[21].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[21].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[13].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[13].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[28].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[28].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[31].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[31].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[27].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[27].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[30].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[30].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[29].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[29].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[26].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[26].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[18].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[18].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[23].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[23].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[15].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[15].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[20].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[20].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[25].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[25].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[17].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[17].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[22].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[22].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[14].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[14].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[10].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[10].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[12].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[12].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[4].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[4].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[2].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[2].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[7].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[7].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[5].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[5].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[3].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[3].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[8].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[8].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[6].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[6].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[11].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[11].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[0].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[0].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[9].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[9].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[1].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[1].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[19].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[19].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[24].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[24].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[16].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[16].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[21].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[21].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[13].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[13].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_18/DCFIFO256x32_early.xdc] for cell 'GAF1/GM/SSM100/C_IFGFIFO'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_18/DCFIFO256x32_early.xdc] for cell 'GAF1/GM/SSM100/C_IFGFIFO'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_19/DCFIFOFWFT64x192_early.xdc] for cell 'GAF1/GM/SSM100/DSG_FPFIFO'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_19/DCFIFOFWFT64x192_early.xdc] for cell 'GAF1/GM/SSM100/DSG_FPFIFO'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_20/TDP32Kx32Rd512_r_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/BC_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_20/TDP32Kx32Rd512_r_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/BC_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_25/TDPRAM_16Kx58_RdDelay2_early.xdc] for cell 'GAF1/GM/SSM100/TSSM/STATSRAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_25/TDPRAM_16Kx58_RdDelay2_early.xdc] for cell 'GAF1/GM/SSM100/TSSM/STATSRAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_27/dp512x256_2clk_early.xdc] for cell 'pcie_i/pcie_rx/txd_ff_p1'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_27/dp512x256_2clk_early.xdc] for cell 'pcie_i/pcie_rx/txd_ff_p1'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[3].u_RITEnt_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[3].u_RITEnt_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[6].u_RITEnt_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[6].u_RITEnt_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[5].u_RITEnt_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[5].u_RITEnt_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[7].u_RITEnt_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[7].u_RITEnt_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[0].u_RITEnt_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[0].u_RITEnt_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[4].u_RITEnt_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[4].u_RITEnt_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[2].u_RITEnt_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[2].u_RITEnt_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[1].u_RITEnt_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[1].u_RITEnt_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_RIT_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_RIT_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD6_RAM_od'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD6_RAM_od'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD6_RAM_ev'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD6_RAM_ev'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD5_RAM_od'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD5_RAM_od'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD5_RAM_ev'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD5_RAM_ev'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD4_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD4_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD3_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD3_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD2_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD2_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD1_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD1_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_31/DCFIFOFWFT16x50_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_31/DCFIFOFWFT16x50_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc:615]
INFO: [Timing 38-2] Deriving generated clocks [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc:615]
get_clocks: Time (s): cpu = 00:01:32 ; elapsed = 00:00:46 . Memory (MB): peak = 3901.855 ; gain = 1071.871 ; free physical = 11195 ; free virtual = 19170
WARNING: [Constraints 18-402] set_max_delay: 'ddr3/u_ddr3_intf/u_ddr3_intf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_41_RNIION2' is not a valid startpoint. [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc:1098]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3/u_ddr3_intf/u_ddr3_intf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_42_1_RNI32VA' is not a valid startpoint. [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc:1098]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc]
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_11/ff_128x272_pfull64_2clk_late.xdc] for cell 'pcie_i/pcie_rx/trnrx_desc_ff'
INFO: [Vivado 12-3489] Using the max delay datapath only value '10.000' scoped to cell 'pcie_i/pcie_rx/trnrx_desc_ff' from the checkpoint. [c:/Users/lbenites/Perforce/LBenites_laptop/SPT_HW/Colossus/sandbox/ColossusFX2_1x100G/IP_Vivado/ff_128x272_pfull64_2clk/ff_128x272_pfull64_2clk/ff_128x272_pfull64_2clk_clocks.xdc:59]
set_max_delay: Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 4194.746 ; gain = 0.000 ; free physical = 10992 ; free virtual = 18967
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_11/ff_128x272_pfull64_2clk_late.xdc] for cell 'pcie_i/pcie_rx/trnrx_desc_ff'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_11/ff_128x272_pfull64_2clk_late.xdc] for cell 'pcie_i/pcie_tx/maint_rdff'
INFO: [Vivado 12-3489] Using the max delay datapath only value '10.000' scoped to cell 'pcie_i/pcie_tx/maint_rdff' from the checkpoint. [c:/Users/lbenites/Perforce/LBenites_laptop/SPT_HW/Colossus/sandbox/ColossusFX2_1x100G/IP_Vivado/ff_128x272_pfull64_2clk/ff_128x272_pfull64_2clk/ff_128x272_pfull64_2clk_clocks.xdc:61]
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_11/ff_128x272_pfull64_2clk_late.xdc] for cell 'pcie_i/pcie_tx/maint_rdff'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_18/DCFIFO256x32_late.xdc] for cell 'GAF1/GM/SSM100/C_IFGFIFO'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_18/DCFIFO256x32_late.xdc] for cell 'GAF1/GM/SSM100/C_IFGFIFO'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_31/DCFIFOFWFT16x50_late.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0'
INFO: [Vivado 12-3489] Using the max delay datapath only value '10.000' scoped to cell 'GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0' from the checkpoint. [c:/Junk/FX2_IP/IP_Vivado/DCFIFOFWFT16x50/DCFIFOFWFT16x50/DCFIFOFWFT16x50_clocks.xdc:63]
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-31022-fpga-imp-01/dcp_31/DCFIFOFWFT16x50_late.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0'
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 336711 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 8991 instances
  BUF => LUT1: 7 instances
  FD => FDRE: 96733 instances
  FDC => FDCE: 7449 instances
  FDC_1 => FDCE (inverted pins: C): 10 instances
  FDE => FDRE: 36205 instances
  FDE_1 => FDRE (inverted pins: C): 16 instances
  FDP => FDPE: 529 instances
  FDP_1 => FDPE (inverted pins: C): 1 instances
  FDR => FDRE: 72281 instances
  FDRE_1 => FDRE (inverted pins: C): 8 instances
  FDRS => FDRS (FDRE, LUT2, VCC): 3 instances
  FDS => FDSE: 1697 instances
  FD_1 => FDRE (inverted pins: C): 39 instances
  IBUFGDS => IBUFDS: 1 instances
  INV => LUT1: 330 instances
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances
  IOBUFDS_DCIEN => IOBUFDS_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 2 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 16 instances
  LUT1_L => LUT1: 4679 instances
  LUT2_L => LUT2: 9942 instances
  LUT3_L => LUT3: 16338 instances
  LUT4_L => LUT4: 8324 instances
  LUT5_L => LUT5: 19875 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 768 instances
  LUT6_L => LUT6: 45056 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 4752 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 839 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 179 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 483 instances
  ROM256X1 => ROM256X1 (LUT6, LUT6, LUT6, LUT6, MUXF7, MUXF7, MUXF8): 74 instances
  SRLC32E => SRL16E: 1080 instances

link_design: Time (s): cpu = 00:06:04 ; elapsed = 00:05:06 . Memory (MB): peak = 4194.746 ; gain = 3266.418 ; free physical = 11027 ; free virtual = 18965
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4197.758 ; gain = 0.000 ; free physical = 11025 ; free virtual = 18963

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 18 inverter(s) to 445 load pin(s).
WARNING: [Opt 31-143] Automatic BUFG insertion was skipped because there are already at least 12 clock buffers (BUFG and BUFHCE) using global resources.
Resolution: Manually insert a BUFG to drive the high fanout net. However, make sure to first analyze clock buffer utilization to determine if the insertion is safe to perform.
INFO: [Opt 31-49] Retargeted 0 cell(s).
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Phase 1 Retarget | Checksum: 1afd8260b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 4197.758 ; gain = 0.000 ; free physical = 11026 ; free virtual = 18964

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 14 inverter(s) to 14 load pin(s).
WARNING: [Constraints 18-1079] Register pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg1 and pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Opt 31-10] Eliminated 6533 cells.
Phase 2 Constant Propagation | Checksum: 193f6f374

Time (s): cpu = 00:01:25 ; elapsed = 00:01:25 . Memory (MB): peak = 4197.758 ; gain = 0.000 ; free physical = 11014 ; free virtual = 18952

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 63455 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 26653 unconnected cells.
Phase 3 Sweep | Checksum: 224fd5188

Time (s): cpu = 00:02:21 ; elapsed = 00:02:21 . Memory (MB): peak = 4197.758 ; gain = 0.000 ; free physical = 11016 ; free virtual = 18954

Phase 4 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 4 Constant Propagation | Checksum: 235ef2b51

Time (s): cpu = 00:02:51 ; elapsed = 00:02:51 . Memory (MB): peak = 4197.758 ; gain = 0.000 ; free physical = 11017 ; free virtual = 18955

Phase 5 Sweep
INFO: [Opt 31-12] Eliminated 316 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 5 Sweep | Checksum: 129cb9063

Time (s): cpu = 00:03:20 ; elapsed = 00:03:20 . Memory (MB): peak = 4197.758 ; gain = 0.000 ; free physical = 11017 ; free virtual = 18955
Ending Logic Optimization Task | Checksum: 129cb9063

Time (s): cpu = 00:03:23 ; elapsed = 00:03:23 . Memory (MB): peak = 4197.758 ; gain = 0.000 ; free physical = 11017 ; free virtual = 18955
Implement Debug Cores | Checksum: 1d523dca2
Logic Optimization | Checksum: 1d523dca2

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 62 BRAM(s) out of a total of 992 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 12 WE to EN ports
Number of BRAM Ports augmented: 316 newly gated: 406 Total Ports: 1984
Ending PowerOpt Patch Enables Task | Checksum: 16651fe4c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 6039.148 ; gain = 0.000 ; free physical = 10423 ; free virtual = 18361
Ending Power Optimization Task | Checksum: 16651fe4c

Time (s): cpu = 00:03:14 ; elapsed = 00:03:18 . Memory (MB): peak = 6039.148 ; gain = 1841.391 ; free physical = 10423 ; free virtual = 18361
INFO: [Common 17-83] Releasing license: Implementation
150 Infos, 107 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:06:49 ; elapsed = 00:06:56 . Memory (MB): peak = 6039.148 ; gain = 1844.402 ; free physical = 10423 ; free virtual = 18361
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.17 . Memory (MB): peak = 6059.156 ; gain = 0.000 ; free physical = 10411 ; free virtual = 18355
write_checkpoint: Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 6059.160 ; gain = 20.012 ; free physical = 10374 ; free virtual = 18354
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/ColossusFX2_BLADE100G_drc_opted.rpt.
report_drc: Time (s): cpu = 00:01:39 ; elapsed = 00:00:56 . Memory (MB): peak = 6059.160 ; gain = 0.000 ; free physical = 10372 ; free virtual = 18353
source /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/tcl_scripts/remove_cores_DONT_TOUCH.tcl
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 1160dab96

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6061.160 ; gain = 0.000 ; free physical = 10373 ; free virtual = 18353

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 6061.160 ; gain = 0.000 ; free physical = 10373 ; free virtual = 18353
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 21 inverter(s) to 21 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.73 . Memory (MB): peak = 6061.160 ; gain = 0.000 ; free physical = 10373 ; free virtual = 18353

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: b21586cd

Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 6061.160 ; gain = 0.000 ; free physical = 10373 ; free virtual = 18353
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg1 and pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3/u_ddr3_intf/u_ddr3_intf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_41_RNIION2' is not a valid startpoint. [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc:1098]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3/u_ddr3_intf/u_ddr3_intf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_42_1_RNI32VA' is not a valid startpoint. [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc:1098]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: b21586cd

Time (s): cpu = 00:05:25 ; elapsed = 00:04:26 . Memory (MB): peak = 6089.168 ; gain = 28.008 ; free physical = 10155 ; free virtual = 18136

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: b21586cd

Time (s): cpu = 00:05:28 ; elapsed = 00:04:29 . Memory (MB): peak = 6089.168 ; gain = 28.008 ; free physical = 10155 ; free virtual = 18136

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 0a97c508

Time (s): cpu = 00:05:28 ; elapsed = 00:04:29 . Memory (MB): peak = 6089.168 ; gain = 28.008 ; free physical = 10155 ; free virtual = 18136
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 36c5e4a6

Time (s): cpu = 00:05:28 ; elapsed = 00:04:29 . Memory (MB): peak = 6089.168 ; gain = 28.008 ; free physical = 10155 ; free virtual = 18136

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 94d37c1c

Time (s): cpu = 00:05:59 ; elapsed = 00:04:58 . Memory (MB): peak = 6089.168 ; gain = 28.008 ; free physical = 9659 ; free virtual = 17640
Phase 2.1.2.1 Place Init Design | Checksum: 38664a62

Time (s): cpu = 00:12:36 ; elapsed = 00:07:25 . Memory (MB): peak = 6089.168 ; gain = 28.008 ; free physical = 9609 ; free virtual = 17590
Phase 2.1.2 Build Placer Netlist Model | Checksum: 38664a62

Time (s): cpu = 00:12:36 ; elapsed = 00:07:25 . Memory (MB): peak = 6089.168 ; gain = 28.008 ; free physical = 9609 ; free virtual = 17590

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 38664a62

Time (s): cpu = 00:12:38 ; elapsed = 00:07:27 . Memory (MB): peak = 6089.168 ; gain = 28.008 ; free physical = 9609 ; free virtual = 17590
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 38664a62

Time (s): cpu = 00:12:38 ; elapsed = 00:07:27 . Memory (MB): peak = 6089.168 ; gain = 28.008 ; free physical = 9609 ; free virtual = 17590
Phase 2.1 Placer Initialization Core | Checksum: 38664a62

Time (s): cpu = 00:12:39 ; elapsed = 00:07:28 . Memory (MB): peak = 6089.168 ; gain = 28.008 ; free physical = 9609 ; free virtual = 17590
Phase 2 Placer Initialization | Checksum: 38664a62

Time (s): cpu = 00:12:40 ; elapsed = 00:07:29 . Memory (MB): peak = 6089.168 ; gain = 28.008 ; free physical = 9609 ; free virtual = 17590

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 16670a3e5

Time (s): cpu = 00:41:36 ; elapsed = 00:21:53 . Memory (MB): peak = 6129.184 ; gain = 68.023 ; free physical = 9073 ; free virtual = 17053

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 16670a3e5

Time (s): cpu = 00:41:43 ; elapsed = 00:21:57 . Memory (MB): peak = 6129.184 ; gain = 68.023 ; free physical = 9073 ; free virtual = 17053

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 2099306bf

Time (s): cpu = 00:47:58 ; elapsed = 00:24:59 . Memory (MB): peak = 6129.184 ; gain = 68.023 ; free physical = 15107 ; free virtual = 23087

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 21b7ae4de

Time (s): cpu = 00:48:11 ; elapsed = 00:25:09 . Memory (MB): peak = 6129.184 ; gain = 68.023 ; free physical = 15108 ; free virtual = 23088

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: 164ce4de1

Time (s): cpu = 00:50:54 ; elapsed = 00:26:11 . Memory (MB): peak = 6129.184 ; gain = 68.023 ; free physical = 15108 ; free virtual = 23088

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: 18a3a6e8c

Time (s): cpu = 00:51:05 ; elapsed = 00:26:21 . Memory (MB): peak = 6129.184 ; gain = 68.023 ; free physical = 15107 ; free virtual = 23087

Phase 4.5.2 Commit Slice Clusters
Phase 4.5.2 Commit Slice Clusters | Checksum: 151a0e33b

Time (s): cpu = 01:10:29 ; elapsed = 00:33:25 . Memory (MB): peak = 6295.453 ; gain = 234.293 ; free physical = 14757 ; free virtual = 22737
Phase 4.5 Commit Small Macros & Core Logic | Checksum: 151a0e33b

Time (s): cpu = 01:10:33 ; elapsed = 00:33:29 . Memory (MB): peak = 6298.852 ; gain = 237.691 ; free physical = 14754 ; free virtual = 22734

Phase 4.6 Clock Restriction Legalization for Leaf Columns
Phase 4.6 Clock Restriction Legalization for Leaf Columns | Checksum: 151a0e33b

Time (s): cpu = 01:10:42 ; elapsed = 00:33:36 . Memory (MB): peak = 6307.250 ; gain = 246.090 ; free physical = 14746 ; free virtual = 22726

Phase 4.7 Clock Restriction Legalization for Non-Clock Pins
Phase 4.7 Clock Restriction Legalization for Non-Clock Pins | Checksum: 151a0e33b

Time (s): cpu = 01:10:49 ; elapsed = 00:33:42 . Memory (MB): peak = 6319.250 ; gain = 258.090 ; free physical = 14738 ; free virtual = 22718

Phase 4.8 Place Remaining
Phase 4.8 Place Remaining | Checksum: 1547da8a9

Time (s): cpu = 01:10:53 ; elapsed = 00:33:47 . Memory (MB): peak = 6319.250 ; gain = 258.090 ; free physical = 14738 ; free virtual = 22718

Phase 4.9 Re-assign LUT pins
Phase 4.9 Re-assign LUT pins | Checksum: 1547da8a9

Time (s): cpu = 01:11:20 ; elapsed = 00:34:12 . Memory (MB): peak = 6319.250 ; gain = 258.090 ; free physical = 14738 ; free virtual = 22718
Phase 4 Detail Placement | Checksum: 1547da8a9

Time (s): cpu = 01:11:25 ; elapsed = 00:34:16 . Memory (MB): peak = 6319.250 ; gain = 258.090 ; free physical = 14738 ; free virtual = 22718

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: e81eb26e

Time (s): cpu = 01:11:34 ; elapsed = 00:34:22 . Memory (MB): peak = 6484.023 ; gain = 422.863 ; free physical = 14656 ; free virtual = 22636

Phase 5.2 Post Placement Optimization

Phase 5.2.1 Post Placement Timing Optimization

Phase 5.2.1.1 Restore Best Placement
Phase 5.2.1.1 Restore Best Placement | Checksum: 11ba28fda

Time (s): cpu = 01:20:01 ; elapsed = 00:40:28 . Memory (MB): peak = 6562.086 ; gain = 500.926 ; free physical = 14587 ; free virtual = 22567
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.616. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: 11ba28fda

Time (s): cpu = 01:20:05 ; elapsed = 00:40:32 . Memory (MB): peak = 6562.086 ; gain = 500.926 ; free physical = 14587 ; free virtual = 22567
Phase 5.2 Post Placement Optimization | Checksum: 11ba28fda

Time (s): cpu = 01:20:10 ; elapsed = 00:40:37 . Memory (MB): peak = 6562.086 ; gain = 500.926 ; free physical = 14587 ; free virtual = 22567

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 11ba28fda

Time (s): cpu = 01:20:14 ; elapsed = 00:40:42 . Memory (MB): peak = 6562.086 ; gain = 500.926 ; free physical = 14587 ; free virtual = 22567

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 11ba28fda

Time (s): cpu = 01:20:22 ; elapsed = 00:40:49 . Memory (MB): peak = 6562.086 ; gain = 500.926 ; free physical = 14587 ; free virtual = 22567
Phase 5.4 Placer Reporting | Checksum: 11ba28fda

Time (s): cpu = 01:20:26 ; elapsed = 00:40:53 . Memory (MB): peak = 6562.086 ; gain = 500.926 ; free physical = 14587 ; free virtual = 22567

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 138ec532c

Time (s): cpu = 01:20:30 ; elapsed = 00:40:57 . Memory (MB): peak = 6562.086 ; gain = 500.926 ; free physical = 14587 ; free virtual = 22567
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 138ec532c

Time (s): cpu = 01:20:34 ; elapsed = 00:41:01 . Memory (MB): peak = 6562.086 ; gain = 500.926 ; free physical = 14587 ; free virtual = 22567
Ending Placer Task | Checksum: b0fb2d79

Time (s): cpu = 01:20:35 ; elapsed = 00:41:02 . Memory (MB): peak = 6562.086 ; gain = 500.926 ; free physical = 14587 ; free virtual = 22567
INFO: [Common 17-83] Releasing license: Implementation
168 Infos, 181 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 01:22:00 ; elapsed = 00:42:01 . Memory (MB): peak = 6562.086 ; gain = 502.926 ; free physical = 14587 ; free virtual = 22567
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:29 ; elapsed = 00:00:53 . Memory (MB): peak = 6562.090 ; gain = 0.000 ; free physical = 14130 ; free virtual = 22556
write_checkpoint: Time (s): cpu = 00:01:52 ; elapsed = 00:01:18 . Memory (MB): peak = 6562.090 ; gain = 0.004 ; free physical = 14504 ; free virtual = 22566
report_clock_utilization: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 6562.090 ; gain = 0.000 ; free physical = 14505 ; free virtual = 22567
report_utilization: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 6562.090 ; gain = 0.000 ; free physical = 14505 ; free virtual = 22567
report_utilization: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 6562.090 ; gain = 0.000 ; free physical = 14505 ; free virtual = 22567
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg1 and pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
Phase 1 Physical Synthesis Initialization | Checksum: 177e7d5c2

Time (s): cpu = 00:04:11 ; elapsed = 00:01:53 . Memory (MB): peak = 6706.086 ; gain = 141.996 ; free physical = 14312 ; free virtual = 22377
Netlist sorting complete. Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.92 . Memory (MB): peak = 6706.086 ; gain = 0.000 ; free physical = 14311 ; free virtual = 22376
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.616 | TNS=-75.379 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 50 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_fast_2. Replicated 4 times.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_seqchk_pi/N_349 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_fast[2]. Replicated 5 times.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_sn_N_11 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_fast_RNIVV9[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_4[0]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_fast_1[1]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_fast_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_12[1]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/filter_controller_pi/filter_cache/N_47. Replicated 6 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_1_rep2_1. Replicated 4 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_2[0]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_15[0]. Replicated 6 times.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_seqchk_pi/N_358 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_20[0]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_3_rep2_1. Replicated 2 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_3[0]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_2_rep2_1. Replicated 2 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_13[0]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net GAF1/FM/u_tx_IFG/u_tx_pause_cntr/N_180_mux. Replicated 4 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_3_rep1. Replicated 2 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_16[1]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/Step_x1[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/filter_controller_pi/filter_cache/un1_cache_data_q5_sm0. Replicated 8 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_4[0]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_13[1]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/VFDPM/RITNEntPtr_q1[3]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_2_rep1. Replicated 3 times.
INFO: [Physopt 32-601] Processed net GAF1/GM/SSM100/RCM/IFGCM/m95_0_1. Net driver GAF1/GM/SSM100/RCM/IFGCM/Test_ByteCountPlusByteLeft_s_31_RNI8TSS8 was replaced.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_3_rep2_RNIE07S. Replicated 4 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stat_req_stream_ra[0]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stat_req_stream_ra[1]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_17[0]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_6[1]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_8[1]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_11[0]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_19[0]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_1[1]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_12[0]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_14[1]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/wait_ram_stats8_RNILASB3. Replicated 4 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/filter_controller_pi/fc_key_wr_vld_29865. Replicated 2 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_10[0]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_2[0]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_8[0]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_3[1]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/SSM100/RCM/IFGCM/Test_ByteCountPlusByteLeft_s_31_RNIK1IP8. Replicated 1 times.
INFO: [Physopt 32-29] End Pass 1. Optimized 43 nets. Created 190 new instances.

INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.386 | TNS=-42.586 |
Phase 2 Fanout Optimization | Checksum: 169badf43

Time (s): cpu = 00:09:07 ; elapsed = 00:06:40 . Memory (MB): peak = 6851.211 ; gain = 287.121 ; free physical = 14167 ; free virtual = 22288

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_fast_RNIVV9[1].  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_fast_RNIVV9[1]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/N_349.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_1_RNI640Q9
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_fast[2]_repN_1.  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_fast[2]_replica_1
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i_4.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_9_RNI07KR[550]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_0_14.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_16_RNIQ0AO1
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/run_len_to_ram_22793.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/run_len_to_ram_22793
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_seq_to_ram17_2_0_o2_0_2.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_seq_to_ram17_2_0_o2_0_2
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_run_len_to_ram_1_sqmuxa_0.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_run_len_to_ram_1_sqmuxa_0
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_run_len_to_ram_1_sqmuxa_0_RNO.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_run_len_to_ram_1_sqmuxa_0_RNO
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_0_13.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_12_RNIA0AO1
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_8.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_8
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[13].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_13_RNI30SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[17].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_17_RNI70SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[21].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_21_RNI21SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[25].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_25_RNI61SF
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[550].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[550]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39314.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_7[550]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_fast_2_repN_1.  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_fast[3]_replica_1
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/out_seq_0_iv_0_0_o2[25].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/out_seq_0_iv_0_0_o2[25]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i_2.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_9_RNILPHR[548]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39260.  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_7[548]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_ram_oos_or_lost_2_axb_3.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_3_RNI61VO1
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_0_o5_2.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_0_o5_2
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_ram_oos_or_lost_2_axb_2.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_2_RNILFTO1
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/run_len_to_ram_axb_0.  Re-placed instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/run_len_to_ram_axb_0
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1].  Re-placed instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[9].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_9_RNIOED2
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_fast_0.  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_fast[1]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_0_axb_3.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_0_axb_3
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_0_15.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_1_RNI30H82
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_axb_4.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_axb_4
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_0_axb_2.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_0_axb_2
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_ram_oos_or_lost_2_axb_1.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_1_RNIIDTO1
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_13.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_22_RNIE4AO1
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[29].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_29_RNIA1SF
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_ram_oos_or_lost_2_axb_9.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/out_seq_0_iv_0_0_o2_RNIODVO1[25]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_ram_oos_or_lost_2_axb_8.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_8_RNILBVO1
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_6.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_6
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/mp2_to_cache_54.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/out_seq_0_iv_0_0_o2_RNI30V9B[0]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/out_seq_0_iv_0_0_o2[0].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/out_seq_0_iv_0_0_o2[0]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/run_len_to_ram_axb_1.  Re-placed instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/run_len_to_ram_axb_1
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[14].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_14_RNI40SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[18].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_18_RNI80SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[22].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_22_RNI31SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[26].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_26_RNI71SF
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_sn_N_11.  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_fast_RNI0TA6_1[1]
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_113.  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_116
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[11].  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[11]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_61.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_63
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1[16].  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_214
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_18[45].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_RNO[45]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_18_0_axb_16.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_214_RNI7H1F1
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9].  Re-placed instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/run_len_to_ram_axb_2.  Re-placed instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/run_len_to_ram_axb_2
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5].  Re-placed instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_10.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_10
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_112.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_115
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_12.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.g0_2
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_160.  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_164
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_18[47].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_RNO[47]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/un33_VFDValue_out_d_x2_axb_15.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/un33_VFDValue_out_d_x2_axb_15
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_ram_oos_or_lost_2_axb_7.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_7_RNII9VO1
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_ram_oos_or_lost_2_axb_6.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_6_RNIF7VO1
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i_10.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_9_RNIIPKR[556]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q1[556].  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q1[556]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39477.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_8[556]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_0_o5_10.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_0_o5_10
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_ram_oos_or_lost_2_axb_5.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_5_RNIC5VO1
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[10].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_10_RNI00SF
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i_12.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_9_RNIOVKR[558]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39535.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_10[558]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp1_q1[558].  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp1_q1[558]
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[9].  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[9]
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2].  Re-placed instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_12.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_12
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_7.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_7
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_ram_oos_or_lost_2_axb_4.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_4_RNI93VO1
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_1_0_d0.  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_1[0]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39101.  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_9[568]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_axb_22.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_axb_22
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[12].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_12_RNI20SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[16].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_16_RNI60SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[20].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_20_RNI11SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[24].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_24_RNI51SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_9.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_9
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_5.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_5
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_18[46].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_RNO[46]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/q7_hw_stat_data[27].  Re-placed instance GAF1/AM/stats_controller_pi/q7_hw_stat_data_10_DOUT_RNI2MB7[0]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/q7_hw_stat_data_10_DOUT[0].  Did not re-place instance GAF1/AM/stats_controller_pi/q7_hw_stat_data_10_DOUT[0]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_axb_11.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_axb_11
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_14.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_14
INFO: [Physopt 32-663] Processed net GAF1/AM/filter_controller_pi/fc_key_wr_vld_29866.  Re-placed instance GAF1/AM/filter_controller_pi/fc_key_wr_vld_29866
INFO: [Physopt 32-663] Processed net GAF1/AM/rx_phy_100g_pi/rx_cgmii_pi/data_from_cgmii[121].  Re-placed instance GAF1/AM/rx_phy_100g_pi/rx_cgmii_pi/data_out_389_DOUT_RNIJ45P[0]
INFO: [Physopt 32-663] Processed net GAF1/AM/rx_phy_100g_pi/rx_fcs_checker_pi/crc_32_eqns_pi/N_3591.  Re-placed instance GAF1/AM/rx_phy_100g_pi/rx_fcs_checker_pi/crc_32_eqns_pi/dAx1_3_0_a2_3[1]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39646.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_12[546]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39643.  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_10[546]
INFO: [Physopt 32-662] Processed net GAF1/AM/rx_phy_100g_pi/rx_fcs_checker_pi/crc_32_eqns_pi/d15x1_3[1].  Did not re-place instance GAF1/AM/rx_phy_100g_pi/rx_fcs_checker_pi/crc_32_eqns_pi/d15x1_3_0_a2_2[1]
INFO: [Physopt 32-662] Processed net GAF1/AM/rx_phy_100g_pi/rx_fcs_checker_pi/crc_32_eqns_pi/d15x1_3_1[1].  Did not re-place instance GAF1/AM/rx_phy_100g_pi/rx_fcs_checker_pi/crc_32_eqns_pi/d15x1_3_0_a2_1[1]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i_0.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_12_RNIDITL[546]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFD1Data_q3_3[21].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFD1Data_q3_3[21]
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/VFD1Data_q3_3_m0[21].  Re-placed instance GAF1/GM/DSGM/VFDPM/VFD1Data_q3_3_m0[21]
INFO: [Physopt 32-662] Processed net GAF1/CIM/un1_TxCT_FrameAvail_s2_0_iv[29].  Did not re-place instance GAF1/CIM/un1_TxCT_FrameAvail_s2_0_iv[29]
INFO: [Physopt 32-663] Processed net GAF1/CIM/un1_TxCT_FrameAvail_s2_0_iv_18_2[29].  Re-placed instance GAF1/CIM/un1_TxCT_FrameAvail_s2_0_iv_18_2[29]
INFO: [Physopt 32-663] Processed net GAF1/CIM/un1_TxCT_FrameAvail_s2_0_iv_35[29].  Re-placed instance GAF1/CIM/un1_TxCT_FrameAvail_s2_0_iv_35[29]
INFO: [Physopt 32-663] Processed net GAF1/CIM/un1_TxCT_FrameAvail_s2_0_iv_35_1[29].  Re-placed instance GAF1/CIM/un1_TxCT_FrameAvail_s2_0_iv_35_1[29]
INFO: [Physopt 32-662] Processed net GAF1/CIM/un1_TxCT_FrameAvail_s2_0_iv_39_0[29].  Did not re-place instance GAF1/CIM/un1_TxCT_FrameAvail_s2_0_iv_39_0[29]
INFO: [Physopt 32-663] Processed net GAF1/CIM/un1_TxCT_FrameAvail_s2_0_iv_5[29].  Re-placed instance GAF1/CIM/un1_TxCT_FrameAvail_s2_0_iv_5[29]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_21[0].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_21[0]
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/PRBSGEN/N_6303.  Re-placed instance GAF1/GM/FIM/PRBSGEN/cur_ptr_6_0[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/nxt_ptr[0].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/nxt_ptr_axb_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/Step_x1[0]_repN.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/Step_x1[0]_replica
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_105.  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_108
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_53.  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_55
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_18[41].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_RNO[41]
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[24].  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[24]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_74.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.g0_4
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1[25].  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_72_RNIQ6EQ9
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/g1_0.  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_72_RNIDTKI2
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/un33_VFDValue_out_d_x2_axb_25.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/un33_VFDValue_out_d_x2_axb_25
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i_7.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_9_RNI9GKR[553]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39400.  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_10[553]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_0_o5_7.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_0_o5_7
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_18_0_axb_15.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDRecycleMask_x1_RNI3SJQ1[15]
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD3/N_759.  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD3/VFDShiftCount_x1.VFDShiftCount_x1_10_RNIQST22
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_114.  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_19_RNIDQDF2
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD3/N_7.  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD3/VFDShiftCount_x1.VFDShiftCount_x1_8
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_14.  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_15
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD3/VFDCount_x1[5].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD3/VFDCount_x1[5]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/N_10102.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_10109
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/N_11789.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_11797
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/PRBSGEN/N_6984.  Re-placed instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_6989
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/N_8543.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_8549
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/lfsr_reg[747].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/lfsr_reg[747]
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD3/VFDShiftCount_x1[16].  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD3/VFDValue_out_d_x2_1_cry_16_RNO
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD3/VFDValue_out_d_x2_9[31].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD3/VFDValue_out_d_x2_9[31]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/dmx_i[1387].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_12309_RNICR5K2
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/N_10287.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_10294
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/N_16646.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_14974_i_m4_0
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/PRBSGEN/lfsr_reg[812].  Re-placed instance GAF1/GM/FIM/PRBSGEN/lfsr_reg[812]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/N_7073.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_7078
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/N_16744.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_15486_i_a2_0
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/dmx_i_5_0[1444].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_15486_i_a2_0_RNICR8K1
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_0_11.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_5_RNIIUBC1
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/N_117.  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD5/VFDShiftCount_x1.VFDShiftCount_x1_120
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/VFDCount_x1[19].  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD5/VFDCount_x1[19]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/PRBSOut_q3[119].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/q[119]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/N_69.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD5/VFDShiftCount_x1.VFDShiftCount_x1_71
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/N_2160.  Re-placed instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_2164
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/VFDShiftCount_x1[20].  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD5/VFDShiftCount_x1.VFDShiftCount_x1_218
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/VFDValue_out_d_x2_18[42].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD5/VFDValue_out_d_x2_RNO[42]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/VFDValue_out_d_x2_18_0_axb_20.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD5/VFDRecycleMask_x1_RNINMES[20]
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/N_3120.  Re-placed instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_3126
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/N_3632.  Re-placed instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_3639
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_8867.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_5_0[47]
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6].  Re-placed instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[15].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_15_RNI50SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[19].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_19_RNI90SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[23].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_23_RNI41SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[27].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_27_RNI81SF
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_116.  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_119
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[12].  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[12]
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_64.  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_66
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1[19].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_217
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_18_0_axb_19.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_217_RNIJQ1F1
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[8].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_8_RNINED2
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_21[1].  Re-placed instance GAF1/GM/FIM/PRBSGEN/cur_ptr_21[1]
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/PRBSGEN/nxt_ptr_axb_1.  Re-placed instance GAF1/GM/FIM/PRBSGEN/nxt_ptr_axb_1
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_18[43].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_RNO[43]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[13]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/AM/rx_phy_100g_pi/rx_fcs_checker_pi/crc_32_eqns_pi/dDx1_3[1].  Did not re-place instance GAF1/AM/rx_phy_100g_pi/rx_fcs_checker_pi/crc_32_eqns_pi/dDx1_3_0_a2_3[1]
INFO: [Physopt 32-662] Processed net GAF1/AM/rx_phy_100g_pi/rx_fcs_checker_pi/crc_32_eqns_pi/dDx1_3_1[1].  Did not re-place instance GAF1/AM/rx_phy_100g_pi/rx_fcs_checker_pi/crc_32_eqns_pi/dDx1_3_0_a2_1_0[1]
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_126.  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_129
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/FTGM/PCSCM/TCPUDPLength_q5[3].  Re-placed instance GAF1/GM/DSGM/FTGM/PCSCM/TCPUDPLength_q5_9_DOUT[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/PCSCM/PseudoAccum1_4_0_axb_13.  Did not re-place instance GAF1/GM/DSGM/FTGM/PCSCM/un1_IPv6DestAddrAccum_0_s_13_RNI3G2N
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/PCSCM/PseudoAccum1_4_0_axb_9.  Did not re-place instance GAF1/GM/DSGM/FTGM/PCSCM/un1_IPv6DestAddrAccum_0_s_9_RNIVJNN
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/PCSCM/un1_IPv6DestAddrAccum_0_o5_3.  Did not re-place instance GAF1/GM/DSGM/FTGM/PCSCM/un1_IPv6DestAddrAccum_0_o5_3
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1[29].  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_227
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_18_0_axb_29.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_227_RNIN15F1
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_1.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_1
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[5].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_5_RNIKED2
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/N_2157.  Re-placed instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_2161
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/PRBSOut_q3[124].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/q[124]
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/N_2637.  Re-placed instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_2642
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_3597.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_3604
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_8832.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_5_0[12]
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/PRBSGEN/N_6304.  Re-placed instance GAF1/GM/FIM/PRBSGEN/cur_ptr_6_0[2]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSRdCnt_q2[1].  Did not re-place instance GAF1/GM/FIM/PRBSRdCnt_q2[1]
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/PRBSGEN/lfsr_reg[285].  Re-placed instance GAF1/GM/FIM/PRBSGEN/lfsr_reg[285]
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/PRBSGEN/N_16812.  Re-placed instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_6543_i_m2
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/PRBSGEN/N_18804.  Re-placed instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_6575_i_m2_RNI0DQD1
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/N_18809.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_6351_RNI69DG2
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/PRBSGEN/dmx_i[1101].  Re-placed instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_13583_RNIRUKG3
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/PRBSGEN/PRBSOut_q3[3].  Re-placed instance GAF1/GM/FIM/PRBSGEN/q[3]
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/N_2052.  Re-placed instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_2056
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/N_2564.  Re-placed instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_2569
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_3588.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_3595
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_8823.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_5_0[3]
INFO: [Physopt 32-663] Processed net GAF1/AM/rx_phy_100g_pi/rx_cgmii_pi/data_from_cgmii[313].  Re-placed instance GAF1/AM/rx_phy_100g_pi/rx_cgmii_pi/data_out_197_DOUT_RNIG9MP[0]
INFO: [Physopt 32-663] Processed net GAF1/AM/rx_phy_100g_pi/rx_fcs_checker_pi/crc_32_eqns_pi/N_3683.  Re-placed instance GAF1/AM/rx_phy_100g_pi/rx_fcs_checker_pi/crc_32_eqns_pi/d2x1_6_0_a2_3[4]
INFO: [Physopt 32-662] Processed net GAF1/AM/rx_phy_100g_pi/rx_fcs_checker_pi/crc_32_eqns_pi/d17x1_6[4].  Did not re-place instance GAF1/AM/rx_phy_100g_pi/rx_fcs_checker_pi/crc_32_eqns_pi/d17x1_6_0_a2_2[4]
INFO: [Physopt 32-663] Processed net GAF1/AM/rx_phy_100g_pi/rx_fcs_checker_pi/crc_32_eqns_pi/d17x1_6_1_4[4].  Re-placed instance GAF1/AM/rx_phy_100g_pi/rx_fcs_checker_pi/crc_32_eqns_pi/d17x1_6_0_a2_1_4[4]
INFO: [Physopt 32-663] Processed net GAF1/AM/rx_phy_100g_pi/rx_fcs_checker_pi/crc_32_eqns_pi/d17x1_6_2[4].  Re-placed instance GAF1/AM/rx_phy_100g_pi/rx_fcs_checker_pi/crc_32_eqns_pi/d17x1_6_0_a2_2_2[4]
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/PRBSGEN/PRBSOut_q3[331].  Re-placed instance GAF1/GM/FIM/PRBSGEN/q[331]
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/PRBSGEN/N_6529.  Re-placed instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_6534
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/TBMaskToBeXORed_q4_2_2368.  Re-placed instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_2368
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/lfsr_reg[284].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/lfsr_reg[284]
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/N_3388.  Re-placed instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_3394
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_3900_0.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_3907
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/N_9743.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_9750
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_8879.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_5_0[59]
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/PRBSGEN/N_11302.  Re-placed instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_11310
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/dmx_i[1156].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_11310_RNI8VPB2
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[4].  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[4]
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_102.  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_105
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_54.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.g0_6
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1[24].  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_222
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1[17].  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_215
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_18_0_axb_17.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_215_RNIBK1F1
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_18_0_axb_24.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDRecycleMask_x1_RNI3I4F1[24]
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_cry_RNIH5RI[14].  Re-placed instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_cry_RNIH5RI[14]
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_0.  Re-placed instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_5.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNINVUS1[5]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt0.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt0
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/m95_0_1.  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/Test_ByteCountPlusByteLeft_s_31_RNI8TSS8
INFO: [Physopt 32-663] Processed net GAF1/GM/SSM100/RCM/BytesLeft2IFGCM[4].  Re-placed instance GAF1/GM/SSM100/RCM/BytesLeft2IFGCM[4]
INFO: [Physopt 32-663] Processed net GAF1/GM/SSM100/RCM/IFGCM/CurrFrameStart_q2_RNIM3FQ2[31].  Re-placed instance GAF1/GM/SSM100/RCM/IFGCM/CurrFrameStart_q2_RNIM3FQ2[31]
INFO: [Physopt 32-663] Processed net GAF1/GM/SSM100/RCM/IFGCM/Diff_TestMinusCurrFrameEnd_0_o5_4.  Re-placed instance GAF1/GM/SSM100/RCM/IFGCM/Diff_TestMinusCurrFrameEnd_0_o5_4
INFO: [Physopt 32-663] Processed net GAF1/GM/SSM100/RCM/IFGCM/NextFrameEnd_q1_4[31].  Re-placed instance GAF1/GM/SSM100/RCM/IFGCM/NextFrameEnd_q1_4[31]
INFO: [Physopt 32-663] Processed net GAF1/GM/SSM100/RCM/un1_QuantaCycle_5.  Re-placed instance GAF1/GM/SSM100/RCM/un1_QuantaCycle_5
INFO: [Physopt 32-663] Processed net GAF1/GM/SSM100/RCM/SFPGA_RTBM/Token[7].  Re-placed instance GAF1/GM/SSM100/RCM/SFPGA_RTBM/Token[7]
INFO: [Physopt 32-663] Processed net GAF1/GM/SSM100/RCM/SFPGA_RTBM/SFPGA_Status[0].  Re-placed instance GAF1/GM/SSM100/RCM/SFPGA_RTBM/StatusOut[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_18[42].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_RNO[42]
INFO: [Physopt 32-663] Processed net GAF1/GM/SSM100/RCM/IFGCM/NextFrameEnd_q1_4[30].  Re-placed instance GAF1/GM/SSM100/RCM/IFGCM/NextFrameEnd_q1_4[30]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/SFPGA_RTBM/un10_Triggered_df6.  Did not re-place instance GAF1/GM/SSM100/RCM/SFPGA_RTBM/un10_Triggered_df6
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_4.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNIKSUS1[4]
INFO: [Physopt 32-663] Processed net GAF1/GM/SSM100/un1_Ahead_Combined_SM.  Re-placed instance GAF1/GM/SSM100/un16_Frame128BOrLesslto7_RNI93P51
INFO: [Physopt 32-663] Processed net GAF1/GM/SSM100/un16_Frame128BOrLesslt14.  Re-placed instance GAF1/GM/SSM100/un16_Frame128BOrLesslto7
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[1].  Did not re-place instance GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/FrameLenCntr_5_axb_11.  Did not re-place instance GAF1/GM/SSM100/FrameLenCntr_5_0_s_11_RNIU4AK
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i_19.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_12_RNIIF4A1[565]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[565].  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[565]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39017.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_7[565]
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_57.  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_59
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[14].  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[14]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[7].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[7]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_16.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_17
INFO: [Physopt 32-661] Optimized 99 nets.  Re-placed 99 instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.330 | TNS=-25.393 |
Phase 3 Placement Based Optimization | Checksum: 1cdd130c7

Time (s): cpu = 00:13:49 ; elapsed = 00:11:22 . Memory (MB): peak = 6851.211 ; gain = 287.121 ; free physical = 14077 ; free virtual = 22198

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-197] Pass 1. Identified 12 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_0_13. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_0_15. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net GAF1/GM/DSGM/FTGM/VFD4Mask/N_329. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_0_11. Rewired (signal push) GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_8 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/O3. Rewired (signal push) GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addra[12] to 3 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net GAF1/CIM/un1_CPU_GenCntrl_0_iv_35_1[28]. Rewired (signal push) GAF1/CIM/un1_CPU_GenCntrl_0_iv_18_2[28] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net GAF1/GM/SSM100/un9_Frame128BOrLesslto14_1. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_0_4. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_45929. Rewired (signal push) GAF1/AM/stats_controller_pi/stats_cache_4mp/N_45927 to 2 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net GAF1/GM/DSGM/FTGM/RIT3Mask/Mask_Byte6324_6. Rewired (signal push) GAF1/GM/DSGM/FTGM/RIT3Mask/InsertRIT3_q3 to 7 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net GAF1/GM/DSGM/FTGM/RIT8Mask/Mask_Byte5927. Rewired (signal push) GAF1/GM/DSGM/FTGM/RIT8Mask/N_116 to 10 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net GAF1/AM/path_rx100g_proc_pi2of2/ana_prbs_chk_100g_pi/prbs_seed_valid_srl[10]. Rewiring did not optimize the net.
INFO: [Physopt 32-29] End Pass 1. Optimized 6 nets. Created 4 new instances.

INFO: [Physopt 32-238] Finished Signal Push optimization...

Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 6945.223 ; gain = 0.000 ; free physical = 13986 ; free virtual = 22107
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.330 | TNS=-25.009 |
Phase 4 Rewire | Checksum: 29d635735

Time (s): cpu = 00:14:45 ; elapsed = 00:12:18 . Memory (MB): peak = 6945.223 ; gain = 381.133 ; free physical = 13986 ; free virtual = 22107

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]. Replicated 1 times.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_0_14 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[550]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]. Replicated 1 times.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_0_13 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i_12 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_0_15 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]. Replicated 1 times.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_13 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i_10 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q5[556]. Replicated 1 times.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_0_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i_15 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/N_8863. Replicated 1 times.
INFO: [Physopt 32-571] Net GAF1/GM/FIM/PRBSGEN/N_7272 was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/FIM/PRBSGEN/lfsr_reg[1035] was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/FIM/PRBSGEN/N_11981 was not replicated.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i_20 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39047. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/N_2489. Replicated 1 times.
INFO: [Physopt 32-571] Net GAF1/GM/FIM/N_3481 was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/FIM/PRBSGEN/PRBSOut_q3[440] was not replicated.
INFO: [Physopt 32-572] Net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/BCByteCnt_q1[11]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 10 nets. Created 10 new instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.320 | TNS=-23.063 |
Phase 5 Critical Cell Optimization | Checksum: de937c7d

Time (s): cpu = 00:15:40 ; elapsed = 00:13:13 . Memory (MB): peak = 6945.223 ; gain = 381.133 ; free physical = 13965 ; free virtual = 22086

Phase 6 Fanout Optimization
INFO: [Physopt 32-701] Net GAF1/CIM/CPU_AddrToANLT[9] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/CPU_AddrToBRAM[12] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/CPU_AddrToANLT_3[8] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-76] Pass 1. Identified 13 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_fast_RNIVV9[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_fast_2_repN_1. Replicated 2 times.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_seqchk_pi/N_349 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_sn_N_11 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_fast_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_1_0_d0. Replicated 2 times.
INFO: [Physopt 32-572] Net GAF1/GM/FIM/PRBSGEN/N_6303 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_3_rep2. Replicated 3 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/VFDPM/RITNEntPtr_q1[3]_repN. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_1_rep2. Replicated 3 times.
INFO: [Physopt 32-572] Net GAF1/GM/DSGM/VFDPM/u_VFD6/Step_x1[0]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/AM/filter_controller_pi/filter_cache/N_47_repN_4. Replicated 2 times.
INFO: [Physopt 32-572] Net GAF1/GM/FIM/PRBSGEN/cur_ptr_3[1]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-29] End Pass 1. Optimized 6 nets. Created 13 new instances.

INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.319 | TNS=-22.867 |
Phase 6 Fanout Optimization | Checksum: 24137c2a6

Time (s): cpu = 00:16:37 ; elapsed = 00:14:11 . Memory (MB): peak = 6945.223 ; gain = 381.133 ; free physical = 13966 ; free virtual = 22087

Phase 7 Placement Based Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/N_349.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_1_RNI640Q9
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i_4.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_9_RNI07KR[550]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_0_14.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_16_RNIQ0AO1
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39314.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_7[550]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[550]_repN.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[550]_replica
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/run_len_to_ram_22793.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/run_len_to_ram_22793
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_seq_to_ram17_2_0_o2_0_2.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_seq_to_ram17_2_0_o2_0_2
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_run_len_to_ram_1_sqmuxa_0.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_run_len_to_ram_1_sqmuxa_0
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_run_len_to_ram_1_sqmuxa_0_RNO.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_run_len_to_ram_1_sqmuxa_0_RNO_rewire
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_sn_N_11.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_fast_RNI0TA6_1[1]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_fast_0.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_fast[1]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_0_11.  Re-placed instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_5_RNIIUBC1_replica_rewire
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_repN.  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_replica
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[13].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_13_RNI30SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[17].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_17_RNI70SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[21].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_21_RNI21SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[25].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_25_RNI61SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[9].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_9_RNIOED2
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_repN.  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_replica
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_8.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_8
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_axb_4.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_axb_4
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_0_13.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_12_RNIA0AO1
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_fast_RNIVV9[1].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_fast_RNIVV9[1]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i_12.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_9_RNIOVKR[558]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[29].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_29_RNIA1SF
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_fast[2]_repN_1.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_fast[2]_replica_1
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_0_15.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_1_RNI30H82
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_9.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_9
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_5.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_5
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_repN.  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0_replica
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_12.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_12
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_13.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_22_RNIE4AO1
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[10].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_10_RNI00SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[14].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_14_RNI40SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[18].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_18_RNI80SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[22].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_22_RNI31SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[26].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_26_RNI71SF
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_fast_2_repN_1_repN.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_fast[3]_replica_1_replica
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[13]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_1.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_1
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[5].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_5_RNIKED2
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_0_4.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_10_RNIVV4S
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_repN.  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_replica
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i_15.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_9_RNI6GNR[561]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[12].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_12_RNI20SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[16].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_16_RNI60SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[20].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_20_RNI11SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[24].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_24_RNI51SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[8].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_8_RNINED2
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_14.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_14
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_13.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_13
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/Data_q5_2[225].  Did not re-place instance GAF1/GM/FIM/Data_q5_2[225]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/PRBSOut_q3[183].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/q[183]
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/FbDataIn_q_0_[91].  Did not re-place instance GAF1/GM/IPHM/CSCM/FbDataIn_q_0_[91]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_3600.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_3607
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_8835.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_5_0[15]
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/N_12070_i.  Did not re-place instance GAF1/GM/IPHM/CSCM/ShiftedFbDataIn_q1_q0_2.PCSCM.N_12070_i
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_8975.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_5_0[155]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/lfsr_reg[348].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/lfsr_reg[348]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/N_11494.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_11502
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/N_16609.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_9814_i
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/FbDataWithIPLenAndID_q3[488].  Did not re-place instance GAF1/GM/IPHM/FbDataWithIPLenAndID_q3[488]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/dmx_i[1348].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_12270_RNIVG1J2
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_1_0_d0_repN.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_1[0]_replica
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_10.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_10
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[11].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_11_RNI10SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[15].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_15_RNI50SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[19].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_19_RNI90SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[23].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_23_RNI41SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[27].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_27_RNI81SF
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/N_10287.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_10294
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/N_16646.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_14974_i_m4_0
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/N_7073.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_7078
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/N_16744.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_15486_i_a2_0
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/dmx_i_5_0[1444].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_15486_i_a2_0_RNICR8K1
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39319.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_10[550]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/PRBSOut_q3[316].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/q[316]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_3821.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_3828
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_9056.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_5_0[236]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_9047.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_5_0[227]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i_19.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_12_RNIIF4A1[565]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[565].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[565]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39017.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_7[565]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD4/N_788.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD4/VFDShiftCount_x1.VFDShiftCount_x1_20_RNIHRN62
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD4/VFDValue_out_d_x2_9[31].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD4/VFDValue_out_d_x2_9[31]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/out_seq_0_iv_0_0_o2[25].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/out_seq_0_iv_0_0_o2[25]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i_10.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_9_RNIIPKR[556]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39476.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_7[556]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_ram_oos_or_lost_2_axb_3.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_3_RNI61VO1
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_0_o5_10.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_0_o5_10
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_ram_oos_or_lost_2_axb_2.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_2_RNILFTO1
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/InsertVFD4_q2_Dup3.  Did not re-place instance GAF1/GM/DSGM/FTGM/InsertVFD4_q2_Dup3
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/nxt_vfd_cache0[63].  Did not re-place instance GAF1/GM/DSGM/VFDPM/nxt_vfd_cache0[63]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_157.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_161
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1_104_d_0.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_104_d
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_18[47].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_RNO[47]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/un33_VFDValue_out_d_x2_axb_12.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/un33_VFDValue_out_d_x2_axb_12
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_2564.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_2569
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_3588.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_3595
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_8823.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_5_0[3]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39535.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_10[558]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/PRBSOut_q3[375].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/q[375]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_8939.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_5_0[119]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39477.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_8[556]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_2329.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_2333
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_9068.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_5_0[248]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/VFDValue_out_d_x2_18[42].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD5/VFDValue_out_d_x2_RNO[42]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/VFDValue_out_d_x2_18_0_axb_22.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD5/VFDRecycleMask_x1_RNIMTES[22]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/L_RITCurrPtr_q6_3_5[2].  Did not re-place instance GAF1/GM/DSGM/VFDPM/L_RITCurrPtr_q6_0_DOUT_5[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/N_6303.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_6_0[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_21[0].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_21[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/dmx_i[1092].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_11246_RNITUHD2
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/un2_cur_ptr_axb_0.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/un2_cur_ptr_axb_0
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_3316.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_3322
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_8935.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_5_0[115]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_14.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_u[137]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_41725.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_12[137]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_0_o5_14.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_0_o5_14
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/VFDCount_x1[3].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD5/VFDCount_x1[3]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/PRBSOut_q3[499].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/q[499]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_3964_0.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_3971
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_8943.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_5_0[123]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/run_len_to_ram_axb_0.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/run_len_to_ram_axb_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/VFDValue_out_d_x2_18_0_axb_21.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD5/VFDRecycleMask_x1_RNIRPES[21]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/N_7148.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_7153
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/N_10362.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_10369
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/dmx_i[1519].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_12441_RNIAGIB2
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/dmx_i[1263].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_11417_RNICAFA2
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39234.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_8[547]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/PRBSOut_q3[251].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/q[251]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/N_11641.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_11649
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/dmx_i[1495].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_12417_RNID1EL2
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_3836.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_3843
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_9071.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_5_0[251]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39098.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_7[568]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_axb_22.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_axb_22
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/un33_VFDValue_out_d_x2_axb_28.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/un33_VFDValue_out_d_x2_axb_28
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_1[0].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_1[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_3353.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_3359
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_8844.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_5_0[24]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_3684.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_3691
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_8919.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_5_0[99]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[558].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[558]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39530.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_7[558]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_18[45].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_RNO[45]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_18_0_axb_12.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDRecycleMask_x1_RNINIJQ1[12]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_15.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_15
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/IPvXVb_q_2[2].  Did not re-place instance GAF1/GM/IPHM/IPvXVb_q_3__2[2]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i_5.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_11_RNI882V1[551]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39341.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_7[551]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFD6Data_q3_3[64].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFD6Data_q3_3[64]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_ram_oos_or_lost_2_axb_1.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_1_RNIIDTO1
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt10.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt10
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[6].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_6_RNILED2
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i_11.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_9_RNILSKR[557]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39506.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_9[557]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_0_o5_11.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_0_o5_11
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/Step_x1[1].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD5/Step_x1[1]
INFO: [Physopt 32-661] Optimized 91 nets.  Re-placed 91 instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.319 | TNS=-17.121 |
Phase 7 Placement Based Optimization | Checksum: 24d8eb0bb

Time (s): cpu = 00:21:34 ; elapsed = 00:19:09 . Memory (MB): peak = 6945.223 ; gain = 381.133 ; free physical = 13949 ; free virtual = 22071

Phase 8 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-197] Pass 1. Identified 2 candidate nets for rewire optimization.
INFO: [Physopt 32-242] Processed net GAF1/GM/SSM100/BurstCount_TC_31_1. Rewired (signal push) GAF1/GM/SSM100/BurstCount[22] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/O3. Rewired (signal push) GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addra[13] to 3 loads. Replicated 0 times.
INFO: [Physopt 32-29] End Pass 1. Optimized 2 nets. Created 0 new instance.

INFO: [Physopt 32-238] Finished Signal Push optimization...

Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 6945.223 ; gain = 0.000 ; free physical = 13950 ; free virtual = 22071
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.319 | TNS=-16.995 |
Phase 8 Rewire | Checksum: 2367d398a

Time (s): cpu = 00:21:42 ; elapsed = 00:19:17 . Memory (MB): peak = 6945.223 ; gain = 381.133 ; free physical = 13949 ; free virtual = 22070

Phase 9 Critical Cell Optimization
INFO: [Physopt 32-701] Net GAF1/GM/DSGM/VFDPM/genblk1[6].u_RITEnt_RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[36] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_0_14 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_0_13 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i_12 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_0_15 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_13 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_fast_2_repN_1_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_0_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i_15 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_1_0_d0_repN. Replicated 1 times.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i_19 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[565] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[0]. Replicated 1 times.
INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/u_VFD6/N_52 was not replicated.
INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_160. Replicated 1 times.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[558] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/VFDCount_x1[34]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/N_83. Replicated 1 times.
INFO: [Physopt 32-572] Net GAF1/GM/DSGM/VFDPM/u_VFD5/N_135 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/GM/DSGM/VFDPM/u_VFD5/VFDShiftCount_x1[38] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[568] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/GM/DSGM/VFDPM/u_VFD5/N_77 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net GAF1/GM/FIM/PRBSGEN/N_10532. Net driver GAF1/GM/FIM/PRBSGEN/dmx.dmx_10539 was replaced.
INFO: [Physopt 32-571] Net GAF1/GM/FIM/PRBSGEN/N_8973 was not replicated.
INFO: [Physopt 32-232] Optimized 6 nets. Created 5 new instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.319 | TNS=-16.642 |
Phase 9 Critical Cell Optimization | Checksum: 1ea49d7a7

Time (s): cpu = 00:22:42 ; elapsed = 00:20:16 . Memory (MB): peak = 6945.223 ; gain = 381.133 ; free physical = 13949 ; free virtual = 22070

Phase 10 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 4 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_seqchk_pi/N_349 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_sn_N_11 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_fast_RNIVV9[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/GM/DSGM/VFDPM/RITNEntPtr_q1[3]_repN_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-29] End Pass 1. Optimized 0 net. Created 0 new instance.

Phase 10 Fanout Optimization | Checksum: 1a14ec29b

Time (s): cpu = 00:23:02 ; elapsed = 00:20:35 . Memory (MB): peak = 6945.223 ; gain = 381.133 ; free physical = 13949 ; free virtual = 22070

Phase 11 Placement Based Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/N_349.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_1_RNI640Q9
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i_4.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_9_RNI07KR[550]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_0_14.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_16_RNIQ0AO1
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39314.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_7[550]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[550]_repN.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[550]_replica
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/run_len_to_ram_22793.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/run_len_to_ram_22793
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_seq_to_ram17_2_0_o2_0_2.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_seq_to_ram17_2_0_o2_0_2
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_run_len_to_ram_1_sqmuxa_0.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_run_len_to_ram_1_sqmuxa_0
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_run_len_to_ram_1_sqmuxa_0_RNO.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_run_len_to_ram_1_sqmuxa_0_RNO_rewire
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_sn_N_11.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_fast_RNI0TA6_1[1]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_fast_0.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_fast[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_repN.  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_replica
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[13].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_13_RNI30SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[17].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_17_RNI70SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[21].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_21_RNI21SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[25].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_25_RNI61SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[9].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_9_RNIOED2
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_repN.  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_replica
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_8.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_8
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_axb_4.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_axb_4
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_0_13.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_12_RNIA0AO1
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_fast_RNIVV9[1].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_fast_RNIVV9[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_6.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_6
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_9.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_9
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[29].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_29_RNIA1SF
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_fast[2]_repN_1.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_fast[2]_replica_1
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_0_15.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_1_RNI30H82
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_5.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_5
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_repN.  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0_replica
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_12.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_12
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_13.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_22_RNIE4AO1
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[10].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_10_RNI00SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[14].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_14_RNI40SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[18].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_18_RNI80SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[22].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_22_RNI31SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[26].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_26_RNI71SF
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_fast_2_repN_1_repN.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_fast[3]_replica_1_replica
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[13]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_1.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_1
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[5].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_5_RNIKED2
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_0_4.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_10_RNIVV4S
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_repN.  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_replica
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i_15.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_9_RNI6GNR[561]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[12].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_12_RNI20SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[16].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_16_RNI60SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[20].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_20_RNI11SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[24].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_24_RNI51SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[8].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_8_RNINED2
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_14.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_14
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_13.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_13
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_10.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_10
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[11].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_11_RNI10SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[15].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_15_RNI50SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[19].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_19_RNI90SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[23].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_23_RNI41SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[27].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_27_RNI81SF
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i_19.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_12_RNIIF4A1[565]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[565].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[565]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39017.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_7[565]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_0_11.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_5_RNIIUBC1_replica_rewire
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/nxt_vfd_cache0[63].  Did not re-place instance GAF1/GM/DSGM/VFDPM/nxt_vfd_cache0[63]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/N_6303.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_6_0[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_21[0].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_21[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/un2_cur_ptr_axb_0.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/un2_cur_ptr_axb_0
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_1_0_d0_repN_repN.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_1[0]_replica_replica
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/run_len_to_ram_axb_0.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/run_len_to_ram_axb_0
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[558].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[558]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39530.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_7[558]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/N_358.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_seq_to_ram17_0_o2
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/seq_to_ram_axb_16.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/seq_to_ram_axb_16
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/Step_x1[1].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD5/Step_x1[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/N_77.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD5/VFDShiftCount_x1.VFDShiftCount_x1_79
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/VFDShiftCount_x1[28].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD5/VFDShiftCount_x1.VFDShiftCount_x1_226
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/VFDValue_out_d_x2_18[42].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD5/VFDValue_out_d_x2_RNO[42]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/VFDValue_out_d_x2_18_0_axb_28.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD5/VFDRecycleMask_x1_RNIEGFS[28]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[6].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_6_RNILED2
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[568].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[568]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39098.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_7[568]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_axb_22.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_axb_22
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/PRBSOut_q3[427].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/q[427]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_3396.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_3402
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_3780.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_3787
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_9015.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_5_0[195]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/N_18132.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.m329
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_8879.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_5_0[59]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/dmx_i[1073].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_13555_RNITJIC1
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[28].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_28_RNI91SF
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_16[0].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_16[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/N_5825.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_5829
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/N_8975.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_8981
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/N_10534.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_10541
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/N_12093.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_12101
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/dmx_i[1435].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_12357_RNIFU7K2
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_14[0].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_14[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/N_6710.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_6715
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/N_16906.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_14707_0_m4_0
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/dmx_i_5_0[1177].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_15219_i_a4_1_RNIOED42
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/un1_Ahead_Combined_SM.  Did not re-place instance GAF1/GM/SSM100/un16_Frame128BOrLesslto7_RNI93P51
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[9].  Did not re-place instance GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[9]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/FrameLenCntr_5_axb_11.  Did not re-place instance GAF1/GM/SSM100/FrameLenCntr_5_0_s_11_RNIU4AK
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i_5.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_11_RNI882V1[551]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39342.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_8[551]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/lfsr_reg[588].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/lfsr_reg[588]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/dmx_i[1500].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_12422_RNI64EL2
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/FrameLenCntr_5_axb_7.  Did not re-place instance GAF1/GM/SSM100/FrameLenCntr_5_0_s_7_RNI8C9N
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/lfsr_reg[612].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/lfsr_reg[612]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/lfsr_reg[539].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/lfsr_reg[539]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/N_11533.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_11541
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/N_11606.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_11614
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/N_6865.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_6870
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/N_9974.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_9981
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/dmx_i[1131].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_11541_RNITP504
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/dmx_i[1460].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_12382_RNI719K2
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/PRBSOut_q3[103].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/q[103]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_8899.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_5_0[79]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/lfsr_reg[524].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/lfsr_reg[524]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_3588.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_3595
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_8823.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_5_0[3]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/BCByteCnt_q1[8].  Did not re-place instance GAF1/GM/FIM/BCByteCnt_q1[8]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/N_12213.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_12221
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/N_7440.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_7445
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_6871.  Did not re-place instance GAF1/GM/FIM/PRBSRdCnt_q2_5_2[5]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/dmx_i[1555].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_12477_RNIKCJM2
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/nxt_ptr[0].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/nxt_ptr_axb_0
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/un1_FillEndOftMatch_q1_df7.  Did not re-place instance GAF1/GM/FIM/un1_FillEndOftMatch_q1_df7
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/N_178.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD5/VFDShiftCount_x1.VFDShiftCount_x1_182
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/SFPGA_BCFIFORden.  Did not re-place instance GAF1/GM/SSM100/SFPGA_BCFIFORden
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD3/VFDCount_x1[27].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD3/VFDCount_x1[27]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD3/N_94_0.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD3/VFDShiftCount_x1.VFDShiftCount_x1_97
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD3/VFDValue_out_d_x2_1_axb_29.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD3/VFDShiftCount_x1.VFDShiftCount_x1_130_RNI9TDQ1
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD3/VFDValue_out_d_x2_9[31].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD3/VFDValue_out_d_x2_9[31]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/VFDValue_out_d_x2_18_0_axb_33.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD5/VFDRecycleMask_x1_RNIU7IS[33]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_seq_to_ram17_2_0_o2.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_seq_to_ram17_2_0_o2
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_11[1].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_11[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/N_11732.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_11740
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_8859.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_5_0[39]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/dmx_i[1074].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_11228_RNINHGL2
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/N_10784.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_10791
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/N_12471.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_12479
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/dmx_i[1557].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_11711_RNIJDJM2
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39319.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_10[550]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/run_len_to_ram_axb_4.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/run_len_to_ram_axb_4
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFD6Data_q3_3[63].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFD6Data_q3_3[63]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/dmx_i[1410].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_12332_RNI5T6K2
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/N_11530.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_11538
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/dmx_i[1384].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_11794_RNI1VGR1
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/run_len_to_ram_axb_3.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/run_len_to_ram_axb_3
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_8869.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_5_0[49]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[30].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_30_RNI22SF
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/FillEndOft_q1[5].  Did not re-place instance GAF1/GM/FIM/FillEndOft_q1[5]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/un1_FillEndOftMatch_q1_df5.  Did not re-place instance GAF1/GM/FIM/un1_FillEndOftMatch_q1_df5
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/BCByteCnt_q1[10].  Did not re-place instance GAF1/GM/FIM/BCByteCnt_q1[10]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/un1_FillEndOftMatch_q1_df9.  Did not re-place instance GAF1/GM/FIM/un1_FillEndOftMatch_q1_df9
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_7.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_7
INFO: [Physopt 32-662] Processed net GAF1/AM/path_rx100g_proc_pi2of2/ana_prbs_chk_100g_pi/eoprbs_srl_29330.  Did not re-place instance GAF1/AM/path_rx100g_proc_pi2of2/ana_prbs_chk_100g_pi/eoprbs_srl_29330
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD3/N_11.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD3/VFDShiftCount_x1.VFDShiftCount_x1_12
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD3/VFDShiftCount_x1[24].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD3/VFDValue_out_d_x2_1_cry_24_RNO
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_11.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_11
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_9[0].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_9[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/m250_3.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.m250_3
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/N_20734.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_8119_i_m4_0_RNIO9OG1
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/lfsr_reg[503].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/lfsr_reg[503]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/N_20735.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_7927_i_m2_RNI8OPL2
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/dmx_i[1085].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_11495_RNIUUVT4
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/dmx_i[1519].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_12441_RNIAGIB2
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[561].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[561]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39611.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_7[561]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_10[1].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_10[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/dmx_i_5[1105].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_15147_i
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_2788.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_2793
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_3748.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_3755
INFO: [Physopt 32-661] Optimized 74 nets.  Re-placed 74 instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.319 | TNS=-12.755 |
Phase 11 Placement Based Optimization | Checksum: 15ce8360b

Time (s): cpu = 00:28:02 ; elapsed = 00:25:38 . Memory (MB): peak = 6945.223 ; gain = 381.133 ; free physical = 13954 ; free virtual = 22076

Phase 12 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring (Signal Push) optimization.
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 6945.223 ; gain = 0.000 ; free physical = 13954 ; free virtual = 22076
Phase 12 Rewire | Checksum: 1aba2ecda

Time (s): cpu = 00:28:09 ; elapsed = 00:25:44 . Memory (MB): peak = 6945.223 ; gain = 381.133 ; free physical = 13954 ; free virtual = 22076

Phase 13 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i_12 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/N_5825. Replicated 1 times.
INFO: [Physopt 32-571] Net GAF1/GM/FIM/PRBSGEN/N_8975 was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/FIM/PRBSGEN/N_10534 was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/FIM/PRBSGEN/N_12093 was not replicated.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSRdCnt_q2[1]. Replicated 1 times.
INFO: [Physopt 32-572] Net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[561] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/VFDCount_x1[9]. Replicated 1 times.
INFO: [Physopt 32-601] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/N_59. Net driver GAF1/GM/DSGM/VFDPM/u_VFD5/VFDShiftCount_x1.VFDShiftCount_x1_61 was replaced.
INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/u_VFD5/N_111 was not replicated.
INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/VFDCount_x1[27]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/N_78. Replicated 1 times.
INFO: [Physopt 32-601] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/N_178. Net driver GAF1/GM/DSGM/VFDPM/u_VFD5/VFDShiftCount_x1.VFDShiftCount_x1_182 was replaced.
INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/FTGM/PCSCM/TCPUDPLength_q5[6]. Replicated 1 times.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_22 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[145] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/N_9000. Replicated 1 times.
INFO: [Physopt 32-571] Net GAF1/GM/FIM/PRBSGEN/N_10623 was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/FIM/PRBSGEN/N_12182 was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/FIM/PRBSGEN/N_7441 was not replicated.
INFO: [Physopt 32-81] Processed net GAF1/GM/SSM100/RCM/BytesLeft2IFGCM[5]. Replicated 1 times.
INFO: [Physopt 32-571] Net GAF1/GM/SSM100/RCM/IFGCM/N_13_0 was not replicated.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39587 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q8[560]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_113. Replicated 1 times.
INFO: [Physopt 32-572] Net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/u_VFD6/N_61 was not replicated.
INFO: [Physopt 32-232] Optimized 12 nets. Created 10 new instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.319 | TNS=-11.644 |
Phase 13 Critical Cell Optimization | Checksum: 2679948e1

Time (s): cpu = 00:29:02 ; elapsed = 00:26:37 . Memory (MB): peak = 6945.223 ; gain = 381.133 ; free physical = 14008 ; free virtual = 22130

Phase 14 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
Phase 14 DSP Register Optimization | Checksum: 2679948e1

Time (s): cpu = 00:29:06 ; elapsed = 00:26:41 . Memory (MB): peak = 6945.223 ; gain = 381.133 ; free physical = 14010 ; free virtual = 22132

Phase 15 BRAM Register Optimization
INFO: [Physopt 32-527] Pass 1: Identified 26 candidate cells for BRAM register optimization
INFO: [Physopt 32-665] Processed cell GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram. 72 registers were pushed in.
INFO: [Physopt 32-665] Processed cell GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram. 72 registers were pushed in.
INFO: [Physopt 32-665] Processed cell GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram. 44 registers were pushed in.
INFO: [Physopt 32-665] Processed cell GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram. 72 registers were pushed in.
INFO: [Physopt 32-665] Processed cell GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram. 72 registers were pushed in.
INFO: [Physopt 32-665] Processed cell GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram. 44 registers were pushed in.
INFO: [Physopt 32-666] Processed cell pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram. No change.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram. 1 register was pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 2 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 2 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-666] Processed cell GAF1/GM/DSGM/OHPM/BC_RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. No change.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/OHPM/DLGM/IDLGM/DLORAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/SSM100/TSSM/STATSRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/SSM100/TSSM/STATSRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/SSM100/TSSM/STATSRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-541] End Pass 1. Optimized 24 cells. Created 147 new registers and deleted 376 existing registers
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.319 | TNS=-8.311 |
Phase 15 BRAM Register Optimization | Checksum: 19fb1ad4a

Time (s): cpu = 00:32:59 ; elapsed = 00:30:32 . Memory (MB): peak = 6945.223 ; gain = 381.133 ; free physical = 13961 ; free virtual = 22082

Phase 16 Shift Register Optimization
INFO: [Physopt 32-678] Pass 1: Identified 6 candidate cells for Shift Register optimization
INFO: [Physopt 32-541] End Pass 1. Optimized 5 cells. Created 5 new cells and deleted 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.319 | TNS=-8.093 |
Phase 16 Shift Register Optimization | Checksum: 1a520c00c

Time (s): cpu = 00:33:20 ; elapsed = 00:30:52 . Memory (MB): peak = 6945.223 ; gain = 381.133 ; free physical = 13962 ; free virtual = 22084

Phase 17 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
Phase 17 DSP Register Optimization | Checksum: 1a520c00c

Time (s): cpu = 00:33:25 ; elapsed = 00:30:57 . Memory (MB): peak = 6945.223 ; gain = 381.133 ; free physical = 13964 ; free virtual = 22085

Phase 18 BRAM Register Optimization
INFO: [Physopt 32-527] Pass 1: Identified 3 candidate cells for BRAM register optimization
INFO: [Physopt 32-666] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. No change.
INFO: [Physopt 32-666] Processed cell pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram. No change.
INFO: [Physopt 32-666] Processed cell GAF1/GM/DSGM/OHPM/BC_RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. No change.
INFO: [Physopt 32-541] End Pass 1. Optimized 0 cell. Created 0 new register and deleted 0 existing register
Phase 18 BRAM Register Optimization | Checksum: 22e19d964

Time (s): cpu = 00:34:11 ; elapsed = 00:31:42 . Memory (MB): peak = 6945.223 ; gain = 381.133 ; free physical = 14023 ; free virtual = 22144

Phase 19 Shift Register Optimization
INFO: [Physopt 32-678] Pass 1: Identified 1 candidate cell for Shift Register optimization
INFO: [Physopt 32-541] End Pass 1. Optimized 0 cell. Created 0 new cell and deleted 0 existing cell
Phase 19 Shift Register Optimization | Checksum: 18d9e8a74

Time (s): cpu = 00:34:18 ; elapsed = 00:31:50 . Memory (MB): peak = 6945.223 ; gain = 381.133 ; free physical = 14022 ; free virtual = 22143

Phase 20 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 24 candidate nets for critical-pin optimization.
INFO: [Physopt 32-613] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_0_14.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_17.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_run_len_to_ram_1_sqmuxa_0_RNO.  Swapped 1 critical pins.
INFO: [Physopt 32-608] Optimized 3 nets.  Swapped 3 pins.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.288 | TNS=-7.274 |
Phase 20 Critical Pin Optimization | Checksum: 18d9e8a74

Time (s): cpu = 00:34:26 ; elapsed = 00:31:57 . Memory (MB): peak = 6945.223 ; gain = 381.133 ; free physical = 14133 ; free virtual = 22255

Phase 21 Very High Fanout Optimization
INFO: [Physopt 32-701] Net GAF1/CIM/CPU_AddrToANLT[10] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/CPU_AddrToANLT[11] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/cpu_to_an_addr_3_d0 has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/cpu_to_an_addr_1[3] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/CPU_AddrToANLT_1[4] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/CPU_AddrToANLT_1[5] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/cpu_to_an_addr_2[3] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/CPU_AddrToANLT_4[6] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/CPU_AddrToANLT_7[7] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-76] Pass 1. Identified 100 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/VFDPM/vfd_wr_cache_q2. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/FM/u_tx_IFG/u_tx_pause_cntr/tf_rdreq_1. Replicated 4 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/SSM100/BaseContentValidOut_2_i_a2. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/lfsr_reg_5_i. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/VFDPM/N_9430. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/FM/u_tx_mac_x512/u_tx_fcs/u_fcs32_eqns_x512/valid1_i. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/FM/u_tx_mac_x512/all_x21_31563. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_maintenance_pi/N_4792_i_i. Replicated 1 times.
INFO: [Physopt 32-601] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp1_from_cache_sn_N_13_mux. Net driver GAF1/AM/stats_controller_pi/stats_cache_4mp/mp1_sel_mask_13_RNID3B71[3] was replaced.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/user_wr_overflow_out_9347. Replicated 1 times.
INFO: [Physopt 32-601] Processed net GAF1/GM/FIM/ShiftedPRBSOut_q415_i. Net driver GAF1/GM/FIM/ShiftedPRBSOut_q415_i was replaced.
INFO: [Physopt 32-81] Processed net GAF1/FM/u_tx_mac_x512/all_x5_40073. Replicated 4 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/SDBHM/CPU_FPBCValidOut_2. Replicated 2 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/dp_ram_stats_16kx684/sc_ram_valid_q[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/FM/u_tx_mac_x512/u_tx_ifcs/u_fcs32_eqns_x512/valid1_i. Replicated 2 times.
INFO: [Physopt 32-601] Processed net GAF1/GM/FIM/un1_FillStart_q3_1_i. Net driver GAF1/GM/FIM/pausing_q3_RNI5UVO was replaced.
INFO: [Physopt 32-81] Processed net GAF1/FM/cnt7_RNIQV7O1[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/wait_ram_stats_1_sqmuxa_i. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rst_cpllreset. Replicated 6 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/filter_controller_pi/filter_cache/updated_addr_q9_9339. Replicated 4 times.
INFO: [Physopt 32-601] Processed net GAF1/AM/dp_ram_stats_16kx684/sc_ram_valid_q[0]. Net driver GAF1/AM/dp_ram_stats_16kx684/user_rd_valid_q6[0] was replaced.
INFO: [Physopt 32-81] Processed net GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]. Replicated 2 times.
INFO: [Physopt 32-601] Processed net GAF1/FM/u_tx_mac_x512/u_tx_fcs/N_143. Net driver GAF1/FM/u_tx_mac_x512/u_tx_fcs/eofos_x5_RNIE62H[4] was replaced.
INFO: [Physopt 32-81] Processed net GAF1/FM/u_hsec_top/i_HSEC_CORES/i_RX_TOP/i_DESTRIPE/i_DECODER/i_CHECKER0/my_ena_checked. Replicated 2 times.
INFO: [Physopt 32-81] Processed net GAF1/FM/u_hsec_top/i_HSEC_CORES/i_TX_TOP/i_STRIPE/i_MFRAMER/mframer_state[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/filter_controller_pi/filter_cache/cache_data_q0_1_sqmuxa_i. Replicated 4 times.
INFO: [Physopt 32-601] Processed net GAF1/FM/u_hsec_top/i_HSEC_CORES/i_RX_TOP/i_DESTRIPE/i_DECODER/i_fsm/ena_d3. Net driver GAF1/FM/u_hsec_top/i_HSEC_CORES/i_RX_TOP/i_DESTRIPE/i_DECODER/i_fsm/ena_d3 was replaced.
INFO: [Physopt 32-601] Processed net GAF1/AM/stats_maintenance_pi/main_req_ana_rxclk_DOUT_RNIEE9R[0]. Net driver GAF1/AM/stats_maintenance_pi/main_req_ana_rxclk_DOUT_RNIEE9R[0] was replaced.
INFO: [Physopt 32-81] Processed net GAF1/FM/u_hsec_top/i_HSEC_CORES/i_TX_TOP/i_STRIPE/i_MFRAMER/mframer_state[0]. Replicated 1 times.
INFO: [Physopt 32-29] End Pass 1. Optimized 24 nets. Created 45 new instances.

INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.288 | TNS=-7.274 |
Phase 21 Very High Fanout Optimization | Checksum: 177c243f0

Time (s): cpu = 00:41:34 ; elapsed = 00:39:01 . Memory (MB): peak = 6945.223 ; gain = 381.133 ; free physical = 14009 ; free virtual = 22130

Phase 22 BRAM Enable Optimization
Phase 22 BRAM Enable Optimization | Checksum: 177c243f0

Time (s): cpu = 00:41:40 ; elapsed = 00:39:06 . Memory (MB): peak = 6945.223 ; gain = 381.133 ; free physical = 14009 ; free virtual = 22130
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 6945.223 ; gain = 0.000 ; free physical = 14009 ; free virtual = 22130
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.288 | TNS=-7.274 |
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Common 17-14] Message 'Constraints 18-1079' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Ending Physical Synthesis Task | Checksum: 1ed04d499

Time (s): cpu = 00:42:12 ; elapsed = 00:39:39 . Memory (MB): peak = 6945.223 ; gain = 381.133 ; free physical = 14008 ; free virtual = 22130
INFO: [Common 17-83] Releasing license: Implementation
1062 Infos, 281 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:50:03 ; elapsed = 00:42:58 . Memory (MB): peak = 6945.223 ; gain = 383.133 ; free physical = 14009 ; free virtual = 22130
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:28 ; elapsed = 00:00:54 . Memory (MB): peak = 6945.223 ; gain = 0.000 ; free physical = 13551 ; free virtual = 22119
write_checkpoint: Time (s): cpu = 00:01:51 ; elapsed = 00:01:18 . Memory (MB): peak = 6945.223 ; gain = 0.000 ; free physical = 13926 ; free virtual = 22130
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: bcf94e1f

Time (s): cpu = 00:04:50 ; elapsed = 00:02:54 . Memory (MB): peak = 7074.227 ; gain = 129.004 ; free physical = 13618 ; free virtual = 21821

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: bcf94e1f

Time (s): cpu = 00:05:03 ; elapsed = 00:03:07 . Memory (MB): peak = 7074.230 ; gain = 129.008 ; free physical = 13507 ; free virtual = 21710

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: bcf94e1f

Time (s): cpu = 00:05:07 ; elapsed = 00:03:11 . Memory (MB): peak = 7074.230 ; gain = 129.008 ; free physical = 13505 ; free virtual = 21709

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1d74996f5

Time (s): cpu = 00:12:05 ; elapsed = 00:06:14 . Memory (MB): peak = 7302.867 ; gain = 357.645 ; free physical = 13214 ; free virtual = 21417
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.213 | TNS=-3.32  | WHS=-0.5   | THS=-2.2e+04|

Phase 2 Router Initialization | Checksum: 1af087215

Time (s): cpu = 00:15:55 ; elapsed = 00:07:55 . Memory (MB): peak = 7362.352 ; gain = 417.129 ; free physical = 13127 ; free virtual = 21330

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: d1c5f193

Time (s): cpu = 00:23:35 ; elapsed = 00:10:43 . Memory (MB): peak = 7362.352 ; gain = 417.129 ; free physical = 13130 ; free virtual = 21333

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 64606
 Number of Nodes with overlaps = 4512
 Number of Nodes with overlaps = 691
 Number of Nodes with overlaps = 882
 Number of Nodes with overlaps = 157
 Number of Nodes with overlaps = 89
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 105a28e54

Time (s): cpu = 00:45:18 ; elapsed = 00:19:39 . Memory (MB): peak = 7362.352 ; gain = 417.129 ; free physical = 13085 ; free virtual = 21289
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.387 | TNS=-34.9  | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 177babf97

Time (s): cpu = 00:45:37 ; elapsed = 00:19:51 . Memory (MB): peak = 7362.352 ; gain = 417.129 ; free physical = 13085 ; free virtual = 21288

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 19f0add06

Time (s): cpu = 00:46:03 ; elapsed = 00:20:17 . Memory (MB): peak = 7388.125 ; gain = 442.902 ; free physical = 13005 ; free virtual = 21208
Phase 4.1.2 GlobIterForTiming | Checksum: 1ca944c2a

Time (s): cpu = 00:46:11 ; elapsed = 00:20:23 . Memory (MB): peak = 7388.125 ; gain = 442.902 ; free physical = 13005 ; free virtual = 21209
Phase 4.1 Global Iteration 0 | Checksum: 1ca944c2a

Time (s): cpu = 00:46:12 ; elapsed = 00:20:24 . Memory (MB): peak = 7388.125 ; gain = 442.902 ; free physical = 13005 ; free virtual = 21209

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1700
 Number of Nodes with overlaps = 617
 Number of Nodes with overlaps = 92
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
INFO: [Route 35-325] The following overlapped nodes exist in the design and there is low overall congestion. 
Resolution: Check for routing resource conflicts on the identified nets or significant localized congestion using the Route Congestion Metrics in the Device View. 
1. INT_R_X53Y143/IMUX28
Overlapping nets: 2
	GAF1/GM/FIM/PRBSGEN/PRBSOut_q3[227]
	GAF1/GM/FIM/FillStartOft_q3_6[1]
2. INT_R_X33Y148/IMUX30
Overlapping nets: 2
	GAF1/GM/FIM/PRBSGEN/N_6785
	GAF1/GM/FIM/PRBSGEN/N_6849
3. INT_L_X50Y143/ER1BEG2
Overlapping nets: 2
	GAF1/GM/FIM/PRBSGEN/PRBSOut_q3[227]
	GAF1/GM/FIM/PRBSGEN/N_16324

 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1a089c59f

Time (s): cpu = 00:49:44 ; elapsed = 00:22:39 . Memory (MB): peak = 7388.125 ; gain = 442.902 ; free physical = 13072 ; free virtual = 21275
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.377 | TNS=-11.5  | WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 1e7d676aa

Time (s): cpu = 00:50:04 ; elapsed = 00:22:51 . Memory (MB): peak = 7388.125 ; gain = 442.902 ; free physical = 13072 ; free virtual = 21276

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: 1f3bbe4e1

Time (s): cpu = 00:50:30 ; elapsed = 00:23:18 . Memory (MB): peak = 7388.125 ; gain = 442.902 ; free physical = 13016 ; free virtual = 21219
Phase 4.2.2 GlobIterForTiming | Checksum: 1dcc56f26

Time (s): cpu = 00:50:43 ; elapsed = 00:23:28 . Memory (MB): peak = 7388.125 ; gain = 442.902 ; free physical = 13038 ; free virtual = 21242
Phase 4.2 Global Iteration 1 | Checksum: 1dcc56f26

Time (s): cpu = 00:50:44 ; elapsed = 00:23:30 . Memory (MB): peak = 7388.125 ; gain = 442.902 ; free physical = 13038 ; free virtual = 21241

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 2700
 Number of Nodes with overlaps = 809
 Number of Nodes with overlaps = 207
 Number of Nodes with overlaps = 81
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 126366b99

Time (s): cpu = 00:54:42 ; elapsed = 00:26:02 . Memory (MB): peak = 7388.125 ; gain = 442.902 ; free physical = 13088 ; free virtual = 21292
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.28  | TNS=-6.5   | WHS=N/A    | THS=N/A    |


Phase 4.3.2 GlobIterForTiming

Phase 4.3.2.1 Update Timing
Phase 4.3.2.1 Update Timing | Checksum: ee40a935

Time (s): cpu = 00:55:01 ; elapsed = 00:26:14 . Memory (MB): peak = 7388.125 ; gain = 442.902 ; free physical = 13088 ; free virtual = 21291

Phase 4.3.2.2 Fast Budgeting
Phase 4.3.2.2 Fast Budgeting | Checksum: 1061030ad

Time (s): cpu = 00:55:28 ; elapsed = 00:26:41 . Memory (MB): peak = 7388.125 ; gain = 442.902 ; free physical = 13022 ; free virtual = 21225
Phase 4.3.2 GlobIterForTiming | Checksum: 15d2a54f1

Time (s): cpu = 00:55:36 ; elapsed = 00:26:47 . Memory (MB): peak = 7388.125 ; gain = 442.902 ; free physical = 13023 ; free virtual = 21226
Phase 4.3 Global Iteration 2 | Checksum: 15d2a54f1

Time (s): cpu = 00:55:37 ; elapsed = 00:26:48 . Memory (MB): peak = 7388.125 ; gain = 442.902 ; free physical = 13023 ; free virtual = 21226

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 140
 Number of Nodes with overlaps = 370
 Number of Nodes with overlaps = 150
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.4.1 Update Timing
Phase 4.4.1 Update Timing | Checksum: 16fb136e7

Time (s): cpu = 00:58:44 ; elapsed = 00:28:41 . Memory (MB): peak = 7388.125 ; gain = 442.902 ; free physical = 13066 ; free virtual = 21270
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.486 | TNS=-9.11  | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: f74a1278

Time (s): cpu = 00:58:46 ; elapsed = 00:28:43 . Memory (MB): peak = 7388.125 ; gain = 442.902 ; free physical = 13067 ; free virtual = 21271
Phase 4 Rip-up And Reroute | Checksum: f74a1278

Time (s): cpu = 00:58:47 ; elapsed = 00:28:44 . Memory (MB): peak = 7388.125 ; gain = 442.902 ; free physical = 13067 ; free virtual = 21271

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 18a2e7fc1

Time (s): cpu = 01:00:10 ; elapsed = 00:29:12 . Memory (MB): peak = 7388.125 ; gain = 442.902 ; free physical = 13068 ; free virtual = 21271
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.207 | TNS=-2.62  | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5 Delay CleanUp | Checksum: 1e1daaec4

Time (s): cpu = 01:00:22 ; elapsed = 00:29:17 . Memory (MB): peak = 7388.125 ; gain = 442.902 ; free physical = 13068 ; free virtual = 21271

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 1e1daaec4

Time (s): cpu = 01:00:23 ; elapsed = 00:29:18 . Memory (MB): peak = 7388.125 ; gain = 442.902 ; free physical = 13068 ; free virtual = 21271

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 16a9b019c

Time (s): cpu = 01:02:24 ; elapsed = 00:30:00 . Memory (MB): peak = 7388.125 ; gain = 442.902 ; free physical = 13057 ; free virtual = 21261
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.18  | TNS=-1.92  | WHS=-0.053 | THS=-0.105 |

Phase 7 Post Hold Fix | Checksum: 79ddb4da

Time (s): cpu = 01:02:35 ; elapsed = 00:30:05 . Memory (MB): peak = 7388.125 ; gain = 442.902 ; free physical = 13057 ; free virtual = 21260

Phase 8 Timing Verification

Phase 8.1 Update Timing
Phase 8.1 Update Timing | Checksum: 62e9c192

Time (s): cpu = 01:04:50 ; elapsed = 00:30:48 . Memory (MB): peak = 7388.125 ; gain = 442.902 ; free physical = 13054 ; free virtual = 21257
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.18  | TNS=-1.92  | WHS=N/A    | THS=N/A    |

Phase 8 Timing Verification | Checksum: 62e9c192

Time (s): cpu = 01:04:52 ; elapsed = 00:30:50 . Memory (MB): peak = 7388.125 ; gain = 442.902 ; free physical = 13054 ; free virtual = 21257

Phase 9 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 24.009 %
  Global Horizontal Routing Utilization  = 27.7489 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 96.3964%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X54Y420 -> INT_L_X54Y420
   INT_L_X124Y414 -> INT_L_X124Y414
   INT_R_X121Y412 -> INT_R_X121Y412
   INT_R_X101Y395 -> INT_R_X101Y395
   INT_R_X13Y328 -> INT_R_X13Y328
South Dir 1x1 Area, Max Cong = 99.0991%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X16Y419 -> INT_L_X16Y419
   INT_L_X20Y418 -> INT_L_X20Y418
   INT_L_X22Y418 -> INT_L_X22Y418
   INT_R_X17Y417 -> INT_R_X17Y417
   INT_L_X18Y415 -> INT_L_X18Y415
East Dir 8x8 Area, Max Cong = 88.0974%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X120Y292 -> INT_R_X127Y299
   INT_L_X120Y284 -> INT_R_X127Y291
   INT_L_X32Y140 -> INT_R_X39Y147
   INT_L_X40Y140 -> INT_R_X47Y147
West Dir 4x4 Area, Max Cong = 89.8897%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X96Y392 -> INT_R_X99Y395
Phase 9 Route finalize | Checksum: 62e9c192

Time (s): cpu = 01:04:57 ; elapsed = 00:30:52 . Memory (MB): peak = 7388.125 ; gain = 442.902 ; free physical = 13052 ; free virtual = 21256

Phase 10 Verifying routed nets

 Verification completed successfully
Phase 10 Verifying routed nets | Checksum: 62e9c192

Time (s): cpu = 01:04:58 ; elapsed = 00:30:53 . Memory (MB): peak = 7388.125 ; gain = 442.902 ; free physical = 13053 ; free virtual = 21256

Phase 11 Depositing Routes
Phase 11 Depositing Routes | Checksum: 50fc38fa

Time (s): cpu = 01:05:38 ; elapsed = 00:31:33 . Memory (MB): peak = 7388.125 ; gain = 442.902 ; free physical = 13051 ; free virtual = 21254

Phase 12 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.74 . Memory (MB): peak = 7388.125 ; gain = 0.000 ; free physical = 13021 ; free virtual = 21225
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.084. For the most accurate timing information please run report_timing.
Phase 12 Incr Placement Change | Checksum: 50fc38fa

Time (s): cpu = 01:15:29 ; elapsed = 00:36:38 . Memory (MB): peak = 7767.047 ; gain = 821.824 ; free physical = 12597 ; free virtual = 20801

Phase 13 Build RT Design
Phase 13 Build RT Design | Checksum: baad79fd

Time (s): cpu = 01:16:46 ; elapsed = 00:37:55 . Memory (MB): peak = 7767.047 ; gain = 821.824 ; free physical = 12602 ; free virtual = 20805

Phase 14 Router Initialization

Phase 14.1 Create Timer
Phase 14.1 Create Timer | Checksum: 11d3005b3

Time (s): cpu = 01:17:15 ; elapsed = 00:38:24 . Memory (MB): peak = 7767.051 ; gain = 821.828 ; free physical = 12597 ; free virtual = 20801

Phase 14.2 Pre Route Cleanup
Phase 14.2 Pre Route Cleanup | Checksum: 197ab2bf7

Time (s): cpu = 01:17:20 ; elapsed = 00:38:29 . Memory (MB): peak = 7767.051 ; gain = 821.828 ; free physical = 12597 ; free virtual = 20801
 Number of Nodes with overlaps = 0

Phase 14.3 Update Timing
Phase 14.3 Update Timing | Checksum: 12685961d

Time (s): cpu = 01:25:40 ; elapsed = 00:42:09 . Memory (MB): peak = 7767.051 ; gain = 821.828 ; free physical = 12588 ; free virtual = 20792
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.115 | TNS=-1.42  | WHS=-0.5   | THS=-2.19e+04|

Phase 14 Router Initialization | Checksum: f764ed12

Time (s): cpu = 01:29:43 ; elapsed = 00:44:00 . Memory (MB): peak = 7846.539 ; gain = 901.316 ; free physical = 12478 ; free virtual = 20681

Phase 15 Initial Routing
Phase 15 Initial Routing | Checksum: 107366855

Time (s): cpu = 01:30:33 ; elapsed = 00:44:22 . Memory (MB): peak = 7846.539 ; gain = 901.316 ; free physical = 12480 ; free virtual = 20684

Phase 16 Rip-up And Reroute

Phase 16.1 Global Iteration 0
 Number of Nodes with overlaps = 2693
 Number of Nodes with overlaps = 879
 Number of Nodes with overlaps = 467
 Number of Nodes with overlaps = 166
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
INFO: [Route 35-325] The following overlapped node exist in the design and there is low overall congestion. 
Resolution: Check for routing resource conflicts on the identified nets or significant localized congestion using the Route Congestion Metrics in the Device View. 
1. INT_L_X36Y192/IMUX_L38
Overlapping nets: 2
	GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_2_rep1_repN
	GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_q7[568]

 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 16.1.1 Update Timing
Phase 16.1.1 Update Timing | Checksum: 1b80db388

Time (s): cpu = 01:37:29 ; elapsed = 00:48:01 . Memory (MB): peak = 7846.539 ; gain = 901.316 ; free physical = 12589 ; free virtual = 20793
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.294 | TNS=-5.26  | WHS=N/A    | THS=N/A    |


Phase 16.1.2 GlobIterForTiming

Phase 16.1.2.1 Update Timing
Phase 16.1.2.1 Update Timing | Checksum: 232b6d021

Time (s): cpu = 01:37:49 ; elapsed = 00:48:14 . Memory (MB): peak = 7846.539 ; gain = 901.316 ; free physical = 12589 ; free virtual = 20792

Phase 16.1.2.2 Fast Budgeting
Phase 16.1.2.2 Fast Budgeting | Checksum: 243d9c39c

Time (s): cpu = 01:38:19 ; elapsed = 00:48:44 . Memory (MB): peak = 7846.539 ; gain = 901.316 ; free physical = 12394 ; free virtual = 20598
Phase 16.1.2 GlobIterForTiming | Checksum: 260222d82

Time (s): cpu = 01:38:27 ; elapsed = 00:48:50 . Memory (MB): peak = 7846.539 ; gain = 901.316 ; free physical = 12363 ; free virtual = 20566
Phase 16.1 Global Iteration 0 | Checksum: 260222d82

Time (s): cpu = 01:38:28 ; elapsed = 00:48:51 . Memory (MB): peak = 7846.539 ; gain = 901.316 ; free physical = 12363 ; free virtual = 20566

Phase 16.2 Global Iteration 1
 Number of Nodes with overlaps = 328
 Number of Nodes with overlaps = 153
 Number of Nodes with overlaps = 75
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 16.2.1 Update Timing
Phase 16.2.1 Update Timing | Checksum: 18cead84c

Time (s): cpu = 01:40:54 ; elapsed = 00:50:22 . Memory (MB): peak = 7846.539 ; gain = 901.316 ; free physical = 12152 ; free virtual = 20356
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.149 | TNS=-2.14  | WHS=N/A    | THS=N/A    |


Phase 16.2.2 GlobIterForTiming

Phase 16.2.2.1 Update Timing
Phase 16.2.2.1 Update Timing | Checksum: 1bc088a87

Time (s): cpu = 01:41:14 ; elapsed = 00:50:36 . Memory (MB): peak = 7846.539 ; gain = 901.316 ; free physical = 12152 ; free virtual = 20356

Phase 16.2.2.2 Fast Budgeting
Phase 16.2.2.2 Fast Budgeting | Checksum: 199ed8bc6

Time (s): cpu = 01:41:42 ; elapsed = 00:51:04 . Memory (MB): peak = 7846.539 ; gain = 901.316 ; free physical = 12120 ; free virtual = 20323
Phase 16.2.2 GlobIterForTiming | Checksum: 174880b34

Time (s): cpu = 01:41:51 ; elapsed = 00:51:11 . Memory (MB): peak = 7846.539 ; gain = 901.316 ; free physical = 12067 ; free virtual = 20271
Phase 16.2 Global Iteration 1 | Checksum: 174880b34

Time (s): cpu = 01:41:52 ; elapsed = 00:51:12 . Memory (MB): peak = 7846.539 ; gain = 901.316 ; free physical = 12067 ; free virtual = 20271

Phase 16.3 Global Iteration 2
 Number of Nodes with overlaps = 253
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
INFO: [Route 35-325] The following overlapped node exist in the design and there is low overall congestion. 
Resolution: Check for routing resource conflicts on the identified nets or significant localized congestion using the Route Congestion Metrics in the Device View. 
1. INT_R_X33Y178/IMUX47
Overlapping nets: 2
	GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_75
	GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_77

 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 16.3.1 Update Timing
Phase 16.3.1 Update Timing | Checksum: c7844f4a

Time (s): cpu = 01:44:09 ; elapsed = 00:52:54 . Memory (MB): peak = 7846.539 ; gain = 901.316 ; free physical = 11963 ; free virtual = 20167
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.178 | TNS=-2.05  | WHS=N/A    | THS=N/A    |

Phase 16.3 Global Iteration 2 | Checksum: 1e803e346

Time (s): cpu = 01:44:11 ; elapsed = 00:52:55 . Memory (MB): peak = 7846.539 ; gain = 901.316 ; free physical = 11963 ; free virtual = 20167
Phase 16 Rip-up And Reroute | Checksum: 1e803e346

Time (s): cpu = 01:44:12 ; elapsed = 00:52:56 . Memory (MB): peak = 7846.539 ; gain = 901.316 ; free physical = 11963 ; free virtual = 20167

Phase 17 Delay CleanUp

Phase 17.1 Update Timing
Phase 17.1 Update Timing | Checksum: 1b3e1f2f6

Time (s): cpu = 01:45:37 ; elapsed = 00:53:27 . Memory (MB): peak = 7846.539 ; gain = 901.316 ; free physical = 11959 ; free virtual = 20163
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.0646| TNS=-0.28  | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 17 Delay CleanUp | Checksum: 1426cedb2

Time (s): cpu = 01:45:53 ; elapsed = 00:53:36 . Memory (MB): peak = 7846.539 ; gain = 901.316 ; free physical = 11959 ; free virtual = 20163

Phase 18 Clock Skew Optimization
Phase 18 Clock Skew Optimization | Checksum: 1426cedb2

Time (s): cpu = 01:45:54 ; elapsed = 00:53:37 . Memory (MB): peak = 7846.539 ; gain = 901.316 ; free physical = 11959 ; free virtual = 20163

Phase 19 Post Hold Fix

Phase 19.1 Update Timing
Phase 19.1 Update Timing | Checksum: 220808fbb

Time (s): cpu = 01:48:08 ; elapsed = 00:54:23 . Memory (MB): peak = 7846.539 ; gain = 901.316 ; free physical = 11887 ; free virtual = 20091
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.0636| TNS=-0.218 | WHS=0.02   | THS=0      |

Phase 19 Post Hold Fix | Checksum: 16628552b

Time (s): cpu = 01:48:10 ; elapsed = 00:54:26 . Memory (MB): peak = 7846.539 ; gain = 901.316 ; free physical = 11887 ; free virtual = 20091

Phase 20 Timing Verification

Phase 20.1 Update Timing
Phase 20.1 Update Timing | Checksum: 1b8d4fda2

Time (s): cpu = 01:50:32 ; elapsed = 00:55:11 . Memory (MB): peak = 7846.539 ; gain = 901.316 ; free physical = 11834 ; free virtual = 20038
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.0636| TNS=-0.218 | WHS=N/A    | THS=N/A    |

Phase 20 Timing Verification | Checksum: 1b8d4fda2

Time (s): cpu = 01:50:34 ; elapsed = 00:55:13 . Memory (MB): peak = 7846.539 ; gain = 901.316 ; free physical = 11834 ; free virtual = 20037

Phase 21 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 24.0185 %
  Global Horizontal Routing Utilization  = 27.7601 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 96.3964%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X54Y420 -> INT_L_X54Y420
   INT_L_X124Y414 -> INT_L_X124Y414
   INT_R_X121Y412 -> INT_R_X121Y412
   INT_R_X101Y395 -> INT_R_X101Y395
   INT_R_X13Y328 -> INT_R_X13Y328
South Dir 2x2 Area, Max Cong = 85.1351%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X28Y152 -> INT_R_X29Y153
East Dir 8x8 Area, Max Cong = 86.7417%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X120Y292 -> INT_R_X127Y299
   INT_L_X120Y284 -> INT_R_X127Y291
   INT_L_X32Y140 -> INT_R_X39Y147
West Dir 4x4 Area, Max Cong = 89.8897%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X96Y392 -> INT_R_X99Y395
Phase 21 Route finalize | Checksum: 1b8d4fda2

Time (s): cpu = 01:50:39 ; elapsed = 00:55:16 . Memory (MB): peak = 7846.539 ; gain = 901.316 ; free physical = 11834 ; free virtual = 20038

Phase 22 Verifying routed nets

 Verification completed successfully
Phase 22 Verifying routed nets | Checksum: 1b8d4fda2

Time (s): cpu = 01:50:41 ; elapsed = 00:55:17 . Memory (MB): peak = 7846.539 ; gain = 901.316 ; free physical = 11834 ; free virtual = 20038

Phase 23 Depositing Routes
Phase 23 Depositing Routes | Checksum: 19afe9d4b

Time (s): cpu = 01:54:19 ; elapsed = 00:58:56 . Memory (MB): peak = 7846.539 ; gain = 901.316 ; free physical = 11829 ; free virtual = 20032

Phase 24 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-0.059 | TNS=-0.187 | WHS=0.021  | THS=0.000  |

WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 24 Post Router Timing | Checksum: 19afe9d4b

Time (s): cpu = 01:59:49 ; elapsed = 01:00:36 . Memory (MB): peak = 7846.539 ; gain = 901.316 ; free physical = 11821 ; free virtual = 20025
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 01:59:53 ; elapsed = 01:00:40 . Memory (MB): peak = 7846.539 ; gain = 901.316 ; free physical = 11822 ; free virtual = 20026
INFO: [Common 17-83] Releasing license: Implementation
1095 Infos, 282 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 02:01:22 ; elapsed = 01:01:39 . Memory (MB): peak = 7846.539 ; gain = 901.316 ; free physical = 11822 ; free virtual = 20026
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
source /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/tcl_scripts/xadc_almost_empty_fix.tcl
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:41 ; elapsed = 00:01:04 . Memory (MB): peak = 7856.543 ; gain = 0.000 ; free physical = 11204 ; free virtual = 20009
write_checkpoint: Time (s): cpu = 00:02:09 ; elapsed = 00:01:32 . Memory (MB): peak = 7856.547 ; gain = 10.008 ; free physical = 11693 ; free virtual = 20021
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/ColossusFX2_BLADE100G_drc_routed.rpt.
report_drc: Time (s): cpu = 00:03:10 ; elapsed = 00:01:17 . Memory (MB): peak = 7856.547 ; gain = 0.000 ; free physical = 11811 ; free virtual = 20139
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:08:12 ; elapsed = 00:03:10 . Memory (MB): peak = 8443.543 ; gain = 586.996 ; free physical = 11274 ; free virtual = 19613
INFO: [Power 33-23] Power model is not available for USR_ACCESS_7series_inst
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-218] MMCM/PLL RST static_probability should be either 0 or 1, power analysis is using 0 by default.
Use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets GAF1/FM/u_hsec_top/i_GT_IF/i_TRANSCEIVER_WRAPPER_RX_STARTUP_FSM/dbg_core_stats_5]'  to set the static_probability to '1'  if desired.
WARNING: [Power 33-218] MMCM/PLL RST static_probability should be either 0 or 1, power analysis is using 0 by default.
Use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets ddr3_reset_i]'  to set the static_probability to '1'  if desired.
report_power: Time (s): cpu = 00:02:52 ; elapsed = 00:01:33 . Memory (MB): peak = 8490.543 ; gain = 47.000 ; free physical = 11217 ; free virtual = 19556
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg1 and pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
Phase 1 Physical Synthesis Initialization | Checksum: 2f2f38c35
----- Checksum: : 29aed1f1e : 58066d17 

Time (s): cpu = 00:05:11 ; elapsed = 00:02:18 . Memory (MB): peak = 8821.023 ; gain = 306.578 ; free physical = 10761 ; free virtual = 19101
Netlist sorting complete. Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.92 . Memory (MB): peak = 8821.023 ; gain = 0.000 ; free physical = 10761 ; free virtual = 19101

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.059 | TNS=-0.187 | WHS=0.021 | THS=0.000 |
INFO: [Physopt 32-701] Net CM/u_clk156/inst/LineClk195 has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-702] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[147]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[561]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/run_len_to_ram_cry_22. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/run_len_to_ram_cry_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/run_len_to_ram_cry_14. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/run_len_to_ram_cry_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/run_len_to_ram_cry_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/run_len_to_ram_cry_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/run_len_to_ram_22793. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/run_len_to_ram_22793. Critial path length was reduced through logic transformation on cell GAF1/AM/stats_controller_pi/stats_seqchk_pi/run_len_to_ram_22793_comp.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.020 | TNS=-0.042 | WHS=0.021 | THS=0.000 |
INFO: [Physopt 32-702] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[206]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[556]. Replicated 1 times.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.019 | TNS=-0.022 | WHS=0.021 | THS=0.000 |
INFO: [Physopt 32-702] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2[42]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/Step_x1[0]_repN. Replicated 1 times.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.014 | TNS=-0.017 | WHS=0.021 | THS=0.000 |
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[13].  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[13]
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.003 | TNS=-0.004 | WHS=0.021 | THS=0.000 |
INFO: [Physopt 32-702] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_fast[2]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_run_len_to_ram_1_sqmuxa_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_run_len_to_ram_1_sqmuxa_0_RNO. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/g0_0_13. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_13. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_cry_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_cry_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_i_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.001 | TNS=-0.001 | WHS=0.021 | THS=0.000 |
INFO: [Physopt 32-702] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_297. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_18_0_cry_39. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_18_0_cry_35. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_18_0_cry_31. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_18_0_axb_29. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_126. Replicated 1 times.
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.002 | TNS=0.000 | WHS=0.021 | THS=0.000 |
Phase 2 Critical Path Optimization | Checksum: 2966c648a
----- Checksum: : 1d992551b : bcda0f6f 

Time (s): cpu = 00:37:53 ; elapsed = 00:22:37 . Memory (MB): peak = 10328.848 ; gain = 1814.402 ; free physical = 7551 ; free virtual = 15990
Netlist sorting complete. Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.74 . Memory (MB): peak = 10328.848 ; gain = 0.000 ; free physical = 7551 ; free virtual = 15990
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.002 | TNS=0.000 | WHS=0.021 | THS=0.000 |
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Common 17-14] Message 'Constraints 18-1079' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Ending Physical Synthesis Task | Checksum: 2b16519ef
----- Checksum: : 1f48b0a80 : bcda0f6f 

Time (s): cpu = 00:38:27 ; elapsed = 00:23:10 . Memory (MB): peak = 10328.848 ; gain = 1814.402 ; free physical = 7552 ; free virtual = 15991
INFO: [Common 17-83] Releasing license: Implementation
1149 Infos, 384 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:40:08 ; elapsed = 00:24:03 . Memory (MB): peak = 10328.848 ; gain = 1838.305 ; free physical = 7553 ; free virtual = 15992
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:29 ; elapsed = 00:00:55 . Memory (MB): peak = 10328.848 ; gain = 0.000 ; free physical = 6934 ; free virtual = 15975
write_checkpoint: Time (s): cpu = 00:01:57 ; elapsed = 00:01:23 . Memory (MB): peak = 10328.848 ; gain = 0.000 ; free physical = 6848 ; free virtual = 15972
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:07:50 ; elapsed = 00:03:05 . Memory (MB): peak = 10328.848 ; gain = 0.000 ; free physical = 7060 ; free virtual = 15635
INFO: [Common 17-206] Exiting Vivado at Fri Oct 10 19:27:04 2014...
[Fri Oct 10 19:27:08 2014] impl_2 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 03:20:09 . Memory (MB): peak = 936.316 ; gain = 7.996 ; free physical = 16189 ; free virtual = 24763
# open_run impl_2
INFO: [Netlist 29-17] Analyzing 12830 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3_EA1021028
Loading clock regions from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado/2014.3.EA1021028/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockRegion.xml
Loading clock buffers from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado/2014.3.EA1021028/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockBuffers.xml
Loading clock placement rules from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado/2014.3.EA1021028/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado/2014.3.EA1021028/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado/2014.3.EA1021028/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ffg1157/Package.xml
Loading io standards from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado/2014.3.EA1021028/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado/2014.3.EA1021028/data/parts/xilinx/virtex7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg1 and pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/.Xil/Vivado-30965-fpga-imp-01/dcp/ColossusFX2_1x100G_early.xdc]
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/.Xil/Vivado-30965-fpga-imp-01/dcp/ColossusFX2_1x100G_early.xdc]
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/.Xil/Vivado-30965-fpga-imp-01/dcp/ColossusFX2_1x100G.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc:615]
INFO: [Timing 38-2] Deriving generated clocks [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc:615]
get_clocks: Time (s): cpu = 00:01:20 ; elapsed = 00:00:39 . Memory (MB): peak = 3666.348 ; gain = 1013.293 ; free physical = 12808 ; free virtual = 21984
WARNING: [Constraints 18-402] set_max_delay: 'ddr3/u_ddr3_intf/u_ddr3_intf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_42_1_RNI32VA' is not a valid startpoint. [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc:1098]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3/u_ddr3_intf/u_ddr3_intf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_41_RNIION2' is not a valid startpoint. [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc:1098]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/.Xil/Vivado-30965-fpga-imp-01/dcp/ColossusFX2_1x100G.xdc]
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/.Xil/Vivado-30965-fpga-imp-01/dcp/ColossusFX2_1x100G_late.xdc]
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/.Xil/Vivado-30965-fpga-imp-01/dcp/ColossusFX2_1x100G_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:01:45 ; elapsed = 00:01:51 . Memory (MB): peak = 4363.832 ; gain = 585.594 ; free physical = 11841 ; free virtual = 21018
Restored from archive | CPU: 110.980000 secs | Memory: 540.992012 MB |
Finished XDEF File Restore: Time (s): cpu = 00:01:45 ; elapsed = 00:01:51 . Memory (MB): peak = 4363.832 ; gain = 585.594 ; free physical = 11841 ; free virtual = 21018
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2682 instances were transformed.
  FDRS => FDRS (inverted pins: S) (FDRE, LUT2, VCC): 3 instances
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances
  IOBUFDS_DCIEN => IOBUFDS_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 2 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 768 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 326 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 839 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 169 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 483 instances
  ROM256X1 => ROM256X1 (LUT6, LUT6, LUT6, LUT6, MUXF7, MUXF7, MUXF8): 72 instances

open_run: Time (s): cpu = 00:05:19 ; elapsed = 00:04:50 . Memory (MB): peak = 4363.832 ; gain = 3427.516 ; free physical = 12460 ; free virtual = 21035
# set_property BITSTREAM.CONFIG.USR_ACCESS 12101014 [current_design]
# write_verilog -force colossus_iob_imp_funcsim.v -mode funcsim
write_verilog: Time (s): cpu = 00:02:02 ; elapsed = 00:02:04 . Memory (MB): peak = 4364.832 ; gain = 1.000 ; free physical = 12259 ; free virtual = 21032
# write_verilog -force colossus_iob_imp_timesim.v -mode timesim -sdf_anno true
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
write_verilog: Time (s): cpu = 00:02:18 ; elapsed = 00:02:20 . Memory (MB): peak = 4364.832 ; gain = 0.000 ; free physical = 11994 ; free virtual = 21022
# write_sdf -force colossus_iob_imp_timesim.sdf
write_sdf: Time (s): cpu = 00:04:55 ; elapsed = 00:05:40 . Memory (MB): peak = 5272.121 ; gain = 907.289 ; free physical = 18357 ; free virtual = 28270
# archive_project hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-12.zip -force -include_config_settings
INFO: [Coretcl 2-137] starting archive...
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'impl_2'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_3'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-12.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 5272.125 ; gain = 0.004 ; free physical = 16890 ; free virtual = 27274
# write_bitstream ./VivadoBlade_14_3.runs/impl_2/colossus_fx2_100g.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 4 threads
WARNING: [Drc 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer ddr3/u_ddr3_intf/u_ddr3_intf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs/IBUFDS/IBUFDS_S (in ddr3/u_ddr3_intf/u_ddr3_intf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs macro) has no loads. An input buffer must drive an internal load.
WARNING: [Drc 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer ddr3/u_ddr3_intf/u_ddr3_intf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs/IBUFDS/IBUFDS_S (in ddr3/u_ddr3_intf/u_ddr3_intf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs macro) has no loads. An input buffer must drive an internal load.
WARNING: [Drc 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_3/D (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/A (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/B (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/C (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_0256_3/D (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_3/D (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/A (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/B (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/C (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_0256_3/D (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_3/D (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/A (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/B (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/C (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_0256_3/D (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_3/D (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/A (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/B (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/C (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_1256_3/D (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_1256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_3/D (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/A (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/B (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/C (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_0256_3/D (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_3/D (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/A (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/B (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/C (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_0256_3/D (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_3/D (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/A (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/B (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/C (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_0256_3/D (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_3/D (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/A (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/B (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/C (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_1256_3/D (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_1256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_3/D (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/A (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/B (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/C (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_0256_3/D (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_3/D (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/A (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/B (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/C (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_0256_3/D (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_3/D (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/A (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/B (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/C (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_0256_3/D (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_3/D (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/A (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/B (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/C (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_1256_3/D (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_1256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_3/D (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/A (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/B (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/C (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_0256_3/D (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_3/D (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/A (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/B (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/C (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_0256_3/D (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_3/D (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/A (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/B (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/C (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_0256_3/D (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_3/D (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/A (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/B (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/C (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_1256_3/D (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_1256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_3/D (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/A (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/B (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/C (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_0256_3/D (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_3/D (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/A (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/B (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/C (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_0256_3/D (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_3/D (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/A (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/B (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/C (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_0256_3/D (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_3/D (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/A (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
INFO: [Common 17-14] Message 'Drc 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 124 Warnings, 57 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 72781056 bits.
Writing bitstream ./VivadoBlade_14_3.runs/impl_2/colossus_fx2_100g.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:12:24 ; elapsed = 00:10:37 . Memory (MB): peak = 6139.375 ; gain = 867.250 ; free physical = 14037 ; free virtual = 25054
# close_project
close_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 6139.375 ; gain = 0.000 ; free physical = 14012 ; free virtual = 25046
# exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct 10 19:53:16 2014...
[File exists] check if file exists [VivadoBlade/version_*.txt]
Run condition [File exists] preventing perform for step [[ArtifactDeployer] - Deploy artifacts from workspace to remote directories]
[File exists] check if file exists [VivadoBlade/VivadoBlade_14_3.runs/impl_2/colossus_fx2_100g.bit]
Run condition [File exists] enabling perform for step [BuilderChain]
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ /bin/sh -xe /tmp/hudson3583412550104289627.sh
+ cd VivadoBlade/VivadoBlade_14_3.runs/impl_2/
+ md5sum -b colossus_fx2_100g.bit
[ArtifactDeployer] - Starting deployment from the build step ...
[ArtifactDeployer] - 2 file(s) have been copied from the '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2' to '/net/storage_cal_ci/builds/dev/fpga/colossus/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-12'.
[ArtifactDeployer] - Stopping deployment from the build step ...
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ /bin/sh -xe /tmp/hudson5997674229084761227.sh
Files match condition: Matched [2] files
Run condition [Files match] enabling perform for step [BuilderChain]
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ /bin/sh -xe /tmp/hudson3865915190384450188.sh
+ cd VivadoBlade
+ tar zcvf colossus_iob_imp_sim.tar.gz ./colossus_iob_imp_funcsim.v ./colossus_iob_imp_timesim.v ./colossus_iob_imp_timesim.sdf
./colossus_iob_imp_funcsim.v
./colossus_iob_imp_timesim.v
./colossus_iob_imp_timesim.sdf
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ /bin/sh /tmp/hudson7850745883122485133.sh
Parsing timing reports for errors...
colossus_fx2_100g.bit
colossus_fx2_100g.bit.md5
ColossusFX2_BLADE100G_clock_utilization_placed.rpt
ColossusFX2_BLADE100G_control_sets_placed.rpt
ColossusFX2_BLADE100G_drc_opted.rpt
ColossusFX2_BLADE100G_drc_routed.pb
ColossusFX2_BLADE100G_drc_routed.rpt
ColossusFX2_BLADE100G_io_placed.rpt
ColossusFX2_BLADE100G_opt.dcp
ColossusFX2_BLADE100G_physopt.dcp
ColossusFX2_BLADE100G_placed.dcp
ColossusFX2_BLADE100G_postroute_physopt.dcp
ColossusFX2_BLADE100G_power_routed.rpt
ColossusFX2_BLADE100G_power_summary_routed.pb
ColossusFX2_BLADE100G_routed.dcp
ColossusFX2_BLADE100G_route_status.pb
ColossusFX2_BLADE100G_route_status.rpt
ColossusFX2_BLADE100G.tcl
ColossusFX2_BLADE100G_timing_summary_postroute_physopted.rpt
ColossusFX2_BLADE100G_timing_summary_postroute_physopted.rpx
ColossusFX2_BLADE100G_timing_summary_routed.rpt
ColossusFX2_BLADE100G_timing_summary_routed.rpx
ColossusFX2_BLADE100G_utilization_placed.pb
ColossusFX2_BLADE100G_utilization_placed.rpt
ColossusFX2_BLADE100G.vdi
gen_run.xml
htr.txt
init_design.pb
ISEWrap.js
ISEWrap.sh
opt_design.pb
phys_opt_design.pb
place_design.pb
post_route_phys_opt_design.pb
project.wdf
route_design.pb
rundef.js
runme.bat
runme.log
runme.sh
vivado.jou
vivado.pb
Checking ColossusFX2_BLADE100G_timing_summary_postroute_physopted.rpt
[Current build status] check if current [SUCCESS] is worse or equals then [SUCCESS] and better or equals then [SUCCESS]
Run condition [Current build status] enabling perform for step [BuilderChain]
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ /bin/sh -xe /tmp/hudson6525354516137636238.sh
Archiving artifacts
Recording fingerprints
Description set: Version 12101014
[ArtifactDeployer] - Starting deployment from the post-action ...
[ArtifactDeployer] - 1 file(s) have been copied from the '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade' to '/net/storage_cal_ci/builds/dev/fpga/colossus/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-12'.
[ArtifactDeployer] - 1 file(s) have been copied from the '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade' to '/net/storage_cal_ci/builds/dev/fpga/colossus/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-12'.
[ArtifactDeployer] - Stopping deployment from the post-action...
Labelling Build in Perforce using ${JOB_NAME}-${BUILD_NUMBER}
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ p4 -s label -i
Label 'hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-12' successfully generated.
[PostBuildScript] - Execution post build scripts.
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ /bin/sh -xe /tmp/hudson3847563454351924119.sh
+ echo '!!! CLEANING OUT WORKSPACE !!!'
!!! CLEANING OUT WORKSPACE !!!
+ rm -rf /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/bitstream /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/changelist.txt /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/SourceCode /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade
Sending e-mails to: alex.su@spirentcom.com perforce@spirentcom.com
Email was triggered for: Success
Email was triggered for: Fixed
Trigger Success was overridden by another trigger and will not send an email.
Sending email for trigger: Fixed
Sending email to: alex.su@spirent.com James.Bauder@spirent.com Luis.Benites@spirent.com alex.su@spirentcom.com perforce@spirentcom.com
Notifying upstream projects of job completion
Finished: SUCCESS
