
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/newCNNZ7/ip_repo/cnnRandomMem_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [filemgmt 20-342] File / dir doesn't exist, skipping: D:/vitiswokspace/MBCNN/Debug/MBCNN.elf
WARNING: [Project 1-1694] ELF association failed for file D:/vitiswokspace/MBCNN/Debug/MBCNN.elf in design design_1. File is not accessible
Command: link_design -top design_1_wrapper -part xc7z100ffv900-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z100ffv900-2
INFO: [Project 1-454] Reading design checkpoint 'd:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.dcp' for cell 'design_1_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/ip/design_1_cnnRandomMem_0_0/design_1_cnnRandomMem_0_0.dcp' for cell 'design_1_i/cnnRandomMem_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.dcp' for cell 'design_1_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.dcp' for cell 'design_1_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.dcp' for cell 'design_1_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'd:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'd:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'd:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'd:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1282.707 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 13739 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Finished Parsing XDC File [d:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Parsing XDC File [d:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2285.535 ; gain = 762.031
Finished Parsing XDC File [d:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
Parsing XDC File [d:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [d:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [d:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [d:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [d:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [d:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [d:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [d:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [d:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [d:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [D:/newCNNZ7/newCNNZ7/newCNNZ7.srcs/constrs_1/new/cnnRandom.xdc]
Finished Parsing XDC File [D:/newCNNZ7/newCNNZ7/newCNNZ7.srcs/constrs_1/new/cnnRandom.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: d:/newCNNZ7/newCNNZ7/newCNNZ7.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2287.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 208 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 96 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 32 instances

25 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 2287.992 ; gain = 1006.254
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z100'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z100'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2287.992 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: f5f5fc1f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2317.746 ; gain = 29.754

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 175741e4d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2549.324 ; gain = 0.297
INFO: [Opt 31-389] Phase Retarget created 77 cells and removed 278 cells
INFO: [Opt 31-1021] In phase Retarget, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 15c96f733

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2549.324 ; gain = 0.297
INFO: [Opt 31-389] Phase Constant propagation created 5 cells and removed 53 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 126086eda

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2549.324 ; gain = 0.297
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 54 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 41 load(s) on clock net design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1feb1b0ae

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2549.324 ; gain = 0.297
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1feb1b0ae

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2549.324 ; gain = 0.297
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1feb1b0ae

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2549.324 ; gain = 0.297
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              77  |             278  |                                              2  |
|  Constant propagation         |               5  |              53  |                                              1  |
|  Sweep                        |               0  |              54  |                                              1  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.260 . Memory (MB): peak = 2549.324 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1ae360188

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2549.324 ; gain = 0.297

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1152 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 192 newly gated: 960 Total Ports: 2304
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: 1c6a19b1a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 6608.832 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1c6a19b1a

Time (s): cpu = 00:10:23 ; elapsed = 00:10:01 . Memory (MB): peak = 6608.832 ; gain = 4059.508

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 8aed42c7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 6608.832 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 8aed42c7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 6608.832 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.037 . Memory (MB): peak = 6608.832 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 8aed42c7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.037 . Memory (MB): peak = 6608.832 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:11:22 ; elapsed = 00:10:49 . Memory (MB): peak = 6608.832 ; gain = 4320.840
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.057 . Memory (MB): peak = 6608.832 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/newCNNZ7/newCNNZ7/newCNNZ7.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:37 ; elapsed = 00:00:22 . Memory (MB): peak = 6608.832 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/newCNNZ7/newCNNZ7/newCNNZ7.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 6608.832 ; gain = 0.000
Command: place_design -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z100'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z100'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
ERROR: [DRC UTLZ-1] Resource utilization: RAMB18 and RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB18 and RAMB36/FIFO cells than are available in the target device. This design requires 2304 of such cell types but only 1510 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [DRC UTLZ-1] Resource utilization: RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB36/FIFO cells than are available in the target device. This design requires 1152 of such cell types but only 755 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [DRC UTLZ-1] Resource utilization: RAMB36E1 over-utilized in Top Level Design (This design requires more RAMB36E1 cells than are available in the target device. This design requires 1152 of such cell types but only 755 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/MemBank_reg_0_0 has an input control pin design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/MemBank_reg_0_0/WEA[0] (net: design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/WEA[0]) which is driven by a register (design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/memWritePulse0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/MemBank_reg_0_0 has an input control pin design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/MemBank_reg_0_0/WEA[0] (net: design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/WEA[0]) which is driven by a register (design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/memWritePulse1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/MemBank_reg_0_1 has an input control pin design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/MemBank_reg_0_1/WEA[0] (net: design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/WEA[0]) which is driven by a register (design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/memWritePulse0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/MemBank_reg_0_1 has an input control pin design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/MemBank_reg_0_1/WEA[0] (net: design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/WEA[0]) which is driven by a register (design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/memWritePulse1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/MemBank_reg_0_10 has an input control pin design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/MemBank_reg_0_10/WEA[0] (net: design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/MemBank_reg_1_15_0[0]) which is driven by a register (design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/memWritePulse0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/MemBank_reg_0_10 has an input control pin design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/MemBank_reg_0_10/WEA[0] (net: design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/MemBank_reg_1_15_0[0]) which is driven by a register (design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/memWritePulse1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/MemBank_reg_0_11 has an input control pin design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/MemBank_reg_0_11/WEA[0] (net: design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/MemBank_reg_1_15_0[0]) which is driven by a register (design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/memWritePulse0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/MemBank_reg_0_11 has an input control pin design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/MemBank_reg_0_11/WEA[0] (net: design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/MemBank_reg_1_15_0[0]) which is driven by a register (design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/memWritePulse1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/MemBank_reg_0_12 has an input control pin design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/MemBank_reg_0_12/WEA[0] (net: design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/MemBank_reg_1_15_0[0]) which is driven by a register (design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/memWritePulse0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/MemBank_reg_0_12 has an input control pin design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/MemBank_reg_0_12/WEA[0] (net: design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/MemBank_reg_1_15_0[0]) which is driven by a register (design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/memWritePulse1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/MemBank_reg_0_13 has an input control pin design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/MemBank_reg_0_13/WEA[0] (net: design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/MemBank_reg_1_15_0[0]) which is driven by a register (design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/memWritePulse0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/MemBank_reg_0_13 has an input control pin design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/MemBank_reg_0_13/WEA[0] (net: design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/MemBank_reg_1_15_0[0]) which is driven by a register (design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/memWritePulse1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/MemBank_reg_0_14 has an input control pin design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/MemBank_reg_0_14/WEA[0] (net: design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/MemBank_reg_1_15_0[0]) which is driven by a register (design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/memWritePulse0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/MemBank_reg_0_14 has an input control pin design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/MemBank_reg_0_14/WEA[0] (net: design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/MemBank_reg_1_15_0[0]) which is driven by a register (design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/memWritePulse1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/MemBank_reg_0_15 has an input control pin design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/MemBank_reg_0_15/WEA[0] (net: design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/MemBank_reg_1_15_0[0]) which is driven by a register (design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/memWritePulse0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/MemBank_reg_0_15 has an input control pin design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/MemBank_reg_0_15/WEA[0] (net: design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/MemBank_reg_1_15_0[0]) which is driven by a register (design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/memWritePulse1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/MemBank_reg_0_16 has an input control pin design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/MemBank_reg_0_16/WEA[0] (net: design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/MemBank_reg_1_23_0[0]) which is driven by a register (design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/memWritePulse0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/MemBank_reg_0_16 has an input control pin design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/MemBank_reg_0_16/WEA[0] (net: design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/MemBank_reg_1_23_0[0]) which is driven by a register (design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/memWritePulse1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/MemBank_reg_0_17 has an input control pin design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/MemBank_reg_0_17/WEA[0] (net: design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/MemBank_reg_1_23_0[0]) which is driven by a register (design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/memWritePulse0_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/MemBank_reg_0_17 has an input control pin design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/MemBank_reg_0_17/WEA[0] (net: design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/CNNInst/memSysInst/memBank/memSysInst/MemBank_reg_1_23_0[0]) which is driven by a register (design_1_i/cnnRandomMem_0/inst/CNNAccelerator_v1_0_S00_AXI_inst/memWritePulse1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 3 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-23] Error(s) found during DRC. Placer not run.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 23 Warnings, 0 Critical Warnings and 4 Errors encountered.
place_design failed
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 6608.832 ; gain = 0.000
ERROR: [Common 17-39] 'place_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Sun Nov 10 16:03:53 2024...
