/*
 * Generated by Bluespec Compiler, version 2021.07 (build 4cac6eb)
 * 
 * On Wed Mar 22 22:14:32 EDT 2023
 * 
 */

/* Generation options: */
#ifndef __mkBeveren_h__
#define __mkBeveren_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkMainMem.h"


/* Class declaration for the mkBeveren module */
class MOD_mkBeveren : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_BRAM<tUInt8,tUWide,tUInt8> INST_cache_bram_memory;
  MOD_Reg<tUInt8> INST_cache_bram_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache_bram_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache_bram_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache_bram_serverAdapter_cnt_3;
  MOD_Fifo<tUWide> INST_cache_bram_serverAdapter_outDataCore;
  MOD_Wire<tUInt8> INST_cache_bram_serverAdapter_outData_deqCalled;
  MOD_Wire<tUWide> INST_cache_bram_serverAdapter_outData_enqData;
  MOD_Wire<tUWide> INST_cache_bram_serverAdapter_outData_outData;
  MOD_Reg<tUInt8> INST_cache_bram_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache_bram_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache_bram_serverAdapter_writeWithResp;
  MOD_Reg<tUInt32> INST_cache_cycle;
  MOD_Fifo<tUWide> INST_cache_hitQ;
  MOD_Reg<tUInt8> INST_cache_lockL1;
  MOD_Fifo<tUWide> INST_cache_memReqQ;
  MOD_Fifo<tUWide> INST_cache_memRespQ;
  MOD_Reg<tUWide> INST_cache_missReq;
  MOD_Reg<tUInt8> INST_cache_mshr;
  MOD_Reg<tUInt8> INST_cache_start_fill;
  MOD_Fifo<tUWide> INST_cache_stb;
  MOD_Reg<tUWide> INST_cache_working;
  MOD_Reg<tUWide> INST_cache_working_line;
  MOD_Reg<tUInt8> INST_cache_working_v;
  MOD_Reg<tUInt32> INST_counterIn;
  MOD_Reg<tUInt32> INST_counterOut;
  MOD_Reg<tUInt32> INST_deadlockChecker;
  MOD_Reg<tUInt8> INST_doinit;
  MOD_mkMainMem INST_mainMem;
  MOD_BRAM<tUInt32,tUWide,tUInt8> INST_mainRef_bram_memory;
  MOD_Reg<tUInt8> INST_mainRef_bram_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_mainRef_bram_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_mainRef_bram_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_mainRef_bram_serverAdapter_cnt_3;
  MOD_Fifo<tUWide> INST_mainRef_bram_serverAdapter_outDataCore;
  MOD_Wire<tUInt8> INST_mainRef_bram_serverAdapter_outData_deqCalled;
  MOD_Wire<tUWide> INST_mainRef_bram_serverAdapter_outData_enqData;
  MOD_Wire<tUWide> INST_mainRef_bram_serverAdapter_outData_outData;
  MOD_Reg<tUInt8> INST_mainRef_bram_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_mainRef_bram_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_mainRef_bram_serverAdapter_writeWithResp;
  MOD_CReg<tUWide> INST_mainRef_dl_d_0_rv;
  MOD_CReg<tUWide> INST_mainRef_dl_d_10_rv;
  MOD_CReg<tUWide> INST_mainRef_dl_d_11_rv;
  MOD_CReg<tUWide> INST_mainRef_dl_d_12_rv;
  MOD_CReg<tUWide> INST_mainRef_dl_d_13_rv;
  MOD_CReg<tUWide> INST_mainRef_dl_d_14_rv;
  MOD_CReg<tUWide> INST_mainRef_dl_d_15_rv;
  MOD_CReg<tUWide> INST_mainRef_dl_d_16_rv;
  MOD_CReg<tUWide> INST_mainRef_dl_d_17_rv;
  MOD_CReg<tUWide> INST_mainRef_dl_d_18_rv;
  MOD_CReg<tUWide> INST_mainRef_dl_d_19_rv;
  MOD_CReg<tUWide> INST_mainRef_dl_d_1_rv;
  MOD_CReg<tUWide> INST_mainRef_dl_d_2_rv;
  MOD_CReg<tUWide> INST_mainRef_dl_d_3_rv;
  MOD_CReg<tUWide> INST_mainRef_dl_d_4_rv;
  MOD_CReg<tUWide> INST_mainRef_dl_d_5_rv;
  MOD_CReg<tUWide> INST_mainRef_dl_d_6_rv;
  MOD_CReg<tUWide> INST_mainRef_dl_d_7_rv;
  MOD_CReg<tUWide> INST_mainRef_dl_d_8_rv;
  MOD_CReg<tUWide> INST_mainRef_dl_d_9_rv;
  MOD_Wire<tUWide> INST_randomMem_ignore;
  MOD_Reg<tUInt8> INST_randomMem_initialized;
  MOD_Wire<tUWide> INST_randomMem_zaz;
 
 /* Constructor */
 public:
  MOD_mkBeveren(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_NOT_cache_bram_serverAdapter_outData_outData_w_ETC___d333;
  tUInt8 DEF_cache_stb_first__19_BITS_537_TO_512_20_EQ_cach_ETC___d322;
  tUInt8 DEF_cache_bram_serverAdapter_outData_outData_wget__ETC___d329;
  tUInt8 DEF_cache_stb_notEmpty____d315;
  tUInt8 DEF_NOT_cache_stb_notEmpty__15___d316;
  tUInt8 DEF_cache_stb_notEmpty__15_AND_cache_stb_first__19_ETC___d323;
  tUInt8 DEF_x__h15030;
  tUWide DEF_cache_working___d312;
  tUWide DEF_cache_stb_first____d319;
  tUWide DEF_cache_working_line___d362;
  tUWide DEF_cache_bram_serverAdapter_outData_outData_wget____d326;
  tUWide DEF_mainRef_dl_d_19_rv_port0__read____d438;
  tUWide DEF_mainRef_dl_d_0_rv_port1__read____d243;
  tUInt32 DEF_x__h16842;
  tUInt8 DEF_b__h13442;
  tUInt8 DEF_b__h1889;
  tUInt8 DEF_x__h16097;
  tUInt8 DEF_cache_bram_serverAdapter_s1___d293;
  tUInt8 DEF_mainRef_bram_serverAdapter_s1___d78;
  tUInt8 DEF_cache_lockL1__h14795;
  tUInt8 DEF_cache_memRespQ_notEmpty____d387;
  tUInt8 DEF_cache_working_v__h14780;
  tUInt8 DEF_cache_bram_serverAdapter_cnt_3_whas____d272;
  tUInt8 DEF_cache_bram_serverAdapter_cnt_2_whas____d270;
  tUInt8 DEF_cache_bram_serverAdapter_cnt_1_whas____d269;
  tUInt8 DEF_mainRef_bram_serverAdapter_cnt_3_whas____d56;
  tUInt8 DEF_mainRef_bram_serverAdapter_cnt_2_whas____d54;
  tUInt8 DEF_mainRef_bram_serverAdapter_cnt_1_whas____d53;
  tUInt32 DEF__read_memReq_addr__h14987;
  tUInt32 DEF_y__h15026;
  tUInt32 DEF_x__h15302;
  tUInt32 DEF__read_tag__h15331;
  tUInt32 DEF_x__h15025;
  tUInt8 DEF_x__h15608;
  tUInt8 DEF__read_memReq_write__h14986;
  tUInt8 DEF_cache_bram_serverAdapter_s1_93_BIT_0___d294;
  tUInt8 DEF_mainRef_bram_serverAdapter_s1_8_BIT_0___d79;
  tUInt8 DEF_cache_stb_first__19_BITS_537_TO_519_61_EQ_cach_ETC___d364;
  tUInt8 DEF_cache_working_line_62_BITS_532_TO_531_74_EQ_2___d375;
  tUInt8 DEF_cache_bram_serverAdapter_outData_outData_wget__ETC___d332;
  tUInt8 DEF_NOT_cache_stb_first__19_BITS_537_TO_519_61_EQ__ETC___d365;
  tUInt8 DEF_NOT_cache_working_v_05___d306;
  tUInt8 DEF_NOT_cache_working_12_BIT_538_13___d345;
  tUInt8 DEF_NOT_cache_lockL1_08___d309;
 
 /* Local definitions */
 private:
  tUInt32 DEF_v__h888;
  tUInt32 DEF_v__h850;
  tUInt32 DEF_v__h812;
  tUInt32 DEF_v__h774;
  tUInt32 DEF_v__h736;
  tUInt32 DEF_v__h698;
  tUInt32 DEF_v__h660;
  tUInt32 DEF_v__h622;
  tUInt32 DEF_v__h584;
  tUInt32 DEF_v__h546;
  tUInt32 DEF_v__h508;
  tUInt32 DEF_v__h470;
  tUInt32 DEF_v__h432;
  tUInt32 DEF_v__h394;
  tUInt32 DEF_v__h356;
  tUInt32 DEF_v__h318;
  tUInt32 DEF_v__h281;
  tUWide DEF_v__h16548;
  tUWide DEF_cache_memReqQ_first____d406;
  tUWide DEF_x_wget__h216;
  tUWide DEF_cache_bram_serverAdapter_outData_enqData_wget____d257;
  tUWide DEF_cache_bram_serverAdapter_outDataCore_first____d253;
  tUWide DEF_cache_bram_memory_read____d300;
  tUWide DEF_mainRef_dl_d_19_rv_port1__read____d90;
  tUWide DEF_mainRef_dl_d_18_rv_port1__read____d99;
  tUWide DEF_mainRef_dl_d_18_rv_port0__read____d88;
  tUWide DEF_mainRef_dl_d_17_rv_port1__read____d107;
  tUWide DEF_mainRef_dl_d_17_rv_port0__read____d97;
  tUWide DEF_mainRef_dl_d_16_rv_port1__read____d115;
  tUWide DEF_mainRef_dl_d_16_rv_port0__read____d105;
  tUWide DEF_mainRef_dl_d_15_rv_port1__read____d123;
  tUWide DEF_mainRef_dl_d_15_rv_port0__read____d113;
  tUWide DEF_mainRef_dl_d_14_rv_port1__read____d131;
  tUWide DEF_mainRef_dl_d_14_rv_port0__read____d121;
  tUWide DEF_mainRef_dl_d_13_rv_port1__read____d139;
  tUWide DEF_mainRef_dl_d_13_rv_port0__read____d129;
  tUWide DEF_mainRef_dl_d_12_rv_port1__read____d147;
  tUWide DEF_mainRef_dl_d_12_rv_port0__read____d137;
  tUWide DEF_mainRef_dl_d_11_rv_port1__read____d155;
  tUWide DEF_mainRef_dl_d_11_rv_port0__read____d145;
  tUWide DEF_mainRef_dl_d_10_rv_port1__read____d163;
  tUWide DEF_mainRef_dl_d_10_rv_port0__read____d153;
  tUWide DEF_mainRef_dl_d_9_rv_port1__read____d171;
  tUWide DEF_mainRef_dl_d_9_rv_port0__read____d161;
  tUWide DEF_mainRef_dl_d_8_rv_port1__read____d179;
  tUWide DEF_mainRef_dl_d_8_rv_port0__read____d169;
  tUWide DEF_mainRef_dl_d_7_rv_port1__read____d187;
  tUWide DEF_mainRef_dl_d_7_rv_port0__read____d177;
  tUWide DEF_mainRef_dl_d_6_rv_port1__read____d195;
  tUWide DEF_mainRef_dl_d_6_rv_port0__read____d185;
  tUWide DEF_mainRef_dl_d_5_rv_port1__read____d203;
  tUWide DEF_mainRef_dl_d_5_rv_port0__read____d193;
  tUWide DEF_mainRef_dl_d_4_rv_port1__read____d211;
  tUWide DEF_mainRef_dl_d_4_rv_port0__read____d201;
  tUWide DEF_mainRef_dl_d_3_rv_port1__read____d219;
  tUWide DEF_mainRef_dl_d_3_rv_port0__read____d209;
  tUWide DEF_mainRef_dl_d_2_rv_port1__read____d227;
  tUWide DEF_mainRef_dl_d_2_rv_port0__read____d217;
  tUWide DEF_mainRef_dl_d_1_rv_port1__read____d235;
  tUWide DEF_mainRef_dl_d_1_rv_port0__read____d225;
  tUWide DEF_mainRef_dl_d_0_rv_port0__read____d233;
  tUWide DEF_data__h15891;
  tUWide DEF_r__h17288;
  tUWide DEF_x_wget__h1358;
  tUWide DEF_x_wget__h1299;
  tUWide DEF_x__h1425;
  tUWide DEF_v__h2459;
  tUWide DEF_cache_working_12_BITS_538_TO_0___d360;
  tUWide DEF_cache_working_12_BITS_537_TO_0___d344;
  tUWide DEF__read_memReq_data__h14988;
  tUWide DEF_cache_memReqQ_first__06_BITS_511_TO_0___d409;
  tUWide DEF_newreq_data__h16791;
  tUWide DEF_v__h963;
  tUWide DEF_x__h15065;
  tUWide DEF_x_data__h15676;
  tUWide DEF_x__h15080;
  tUWide DEF_x__h17463;
  tUWide DEF_x__h12309;
  tUWide DEF_x__h12051;
  tUWide DEF_x__h11793;
  tUWide DEF_x__h11535;
  tUWide DEF_x__h11277;
  tUWide DEF_x__h11019;
  tUWide DEF_x__h10761;
  tUWide DEF_x__h10503;
  tUWide DEF_x__h10245;
  tUWide DEF_x__h9987;
  tUWide DEF_x__h9729;
  tUWide DEF_x__h9471;
  tUWide DEF_x__h9213;
  tUWide DEF_x__h8955;
  tUWide DEF_x__h8697;
  tUWide DEF_x__h8439;
  tUWide DEF_x__h8181;
  tUWide DEF_x__h7923;
  tUWide DEF_x__h7665;
  tUInt8 DEF__read_idx__h14981;
  tUWide DEF_v__h17330;
  tUWide DEF_IF_cache_stb_notEmpty__15_AND_cache_stb_first__ETC___d352;
  tUWide DEF_x__h1446;
  tUInt8 DEF__0_CONCAT_DONTCARE___d69;
  tUWide DEF__0_CONCAT_IF_randomMem_zaz_whas__0_THEN_randomM_ETC___d437;
  tUWide DEF_IF_randomMem_zaz_whas__0_THEN_randomMem_zaz_wg_ETC___d436;
  tUWide DEF__1_CONCAT_cache_stb_first__19___d373;
  tUWide DEF__1_CONCAT_cache_working_line_62_BITS_530_TO_512_ETC___d384;
  tUWide DEF_new_value__h931;
  tUWide DEF_v_BITS_506_TO_0___h907;
  tUWide DEF__2_CONCAT_cache_stb_first__19_BITS_537_TO_519_6_ETC___d372;
  tUWide DEF__1_CONCAT_cache_working_12_BITS_564_TO_546_28_C_ETC___d399;
  tUWide DEF__1_CONCAT_cache_working_12_BITS_564_TO_546_28_C_ETC___d402;
  tUWide DEF__1_CONCAT_mainRef_bram_serverAdapter_outData_ou_ETC___d249;
  tUWide DEF__1_CONCAT_mainRef_dl_d_0_rv_port0__read__33_BIT_ETC___d240;
  tUWide DEF__1_CONCAT_mainRef_dl_d_1_rv_port0__read__25_BIT_ETC___d232;
  tUWide DEF__1_CONCAT_mainRef_dl_d_2_rv_port0__read__17_BIT_ETC___d224;
  tUWide DEF__1_CONCAT_mainRef_dl_d_3_rv_port0__read__09_BIT_ETC___d216;
  tUWide DEF__1_CONCAT_mainRef_dl_d_4_rv_port0__read__01_BIT_ETC___d208;
  tUWide DEF__1_CONCAT_mainRef_dl_d_5_rv_port0__read__93_BIT_ETC___d200;
  tUWide DEF__1_CONCAT_mainRef_dl_d_6_rv_port0__read__85_BIT_ETC___d192;
  tUWide DEF__1_CONCAT_mainRef_dl_d_7_rv_port0__read__77_BIT_ETC___d184;
  tUWide DEF__1_CONCAT_mainRef_dl_d_8_rv_port0__read__69_BIT_ETC___d176;
  tUWide DEF__1_CONCAT_mainRef_dl_d_9_rv_port0__read__61_BIT_ETC___d168;
  tUWide DEF__1_CONCAT_mainRef_dl_d_10_rv_port0__read__53_BI_ETC___d160;
  tUWide DEF__1_CONCAT_mainRef_dl_d_11_rv_port0__read__45_BI_ETC___d152;
  tUWide DEF__1_CONCAT_mainRef_dl_d_12_rv_port0__read__37_BI_ETC___d144;
  tUWide DEF__1_CONCAT_mainRef_dl_d_13_rv_port0__read__29_BI_ETC___d136;
  tUWide DEF__1_CONCAT_mainRef_dl_d_14_rv_port0__read__21_BI_ETC___d128;
  tUWide DEF__1_CONCAT_mainRef_dl_d_15_rv_port0__read__13_BI_ETC___d120;
  tUWide DEF__1_CONCAT_mainRef_dl_d_16_rv_port0__read__05_BI_ETC___d112;
  tUWide DEF__1_CONCAT_mainRef_dl_d_18_rv_port0__read__8_BIT_ETC___d96;
  tUWide DEF__1_CONCAT_mainRef_dl_d_17_rv_port0__read__7_BIT_ETC___d104;
  tUWide DEF__0_CONCAT_DONTCARE___d94;
  tUWide DEF_TASK_rand32_BITS_26_TO_0_CONCAT_TASK_rand32_CO_ETC___d22;
  tUWide DEF_TASK_rand32_BITS_26_TO_0_CONCAT_TASK_rand32_CO_ETC___d19;
  tUWide DEF_TASK_rand32_BITS_26_TO_0_CONCAT_TASK_rand32_CO_ETC___d16;
  tUWide DEF_TASK_rand32_BITS_26_TO_0_CONCAT_TASK_rand32_CO_ETC___d13;
  tUWide DEF_TASK_rand32_BITS_26_TO_0_CONCAT_TASK_rand32_CO_ETC___d10;
  tUWide DEF_TASK_rand32_BITS_26_TO_0_CONCAT_TASK_rand32_CO_ETC___d7;
 
 /* Rules */
 public:
  void RL_randomMem_every();
  void RL_randomMem_every_1();
  void RL_mainRef_bram_serverAdapter_outData_setFirstCore();
  void RL_mainRef_bram_serverAdapter_outData_setFirstEnq();
  void RL_mainRef_bram_serverAdapter_outData_enqOnly();
  void RL_mainRef_bram_serverAdapter_outData_deqOnly();
  void RL_mainRef_bram_serverAdapter_outData_enqAndDeq();
  void RL_mainRef_bram_serverAdapter_cnt_finalAdd();
  void RL_mainRef_bram_serverAdapter_s1__dreg_update();
  void RL_mainRef_bram_serverAdapter_stageReadResponseAlways();
  void RL_mainRef_bram_serverAdapter_moveToOutFIFO();
  void RL_mainRef_bram_serverAdapter_overRun();
  void RL_mainRef_dl_try_move();
  void RL_mainRef_dl_try_move_1();
  void RL_mainRef_dl_try_move_2();
  void RL_mainRef_dl_try_move_3();
  void RL_mainRef_dl_try_move_4();
  void RL_mainRef_dl_try_move_5();
  void RL_mainRef_dl_try_move_6();
  void RL_mainRef_dl_try_move_7();
  void RL_mainRef_dl_try_move_8();
  void RL_mainRef_dl_try_move_9();
  void RL_mainRef_dl_try_move_10();
  void RL_mainRef_dl_try_move_11();
  void RL_mainRef_dl_try_move_12();
  void RL_mainRef_dl_try_move_13();
  void RL_mainRef_dl_try_move_14();
  void RL_mainRef_dl_try_move_15();
  void RL_mainRef_dl_try_move_16();
  void RL_mainRef_dl_try_move_17();
  void RL_mainRef_dl_try_move_18();
  void RL_mainRef_deq();
  void RL_cache_bram_serverAdapter_outData_setFirstCore();
  void RL_cache_bram_serverAdapter_outData_setFirstEnq();
  void RL_cache_bram_serverAdapter_outData_enqOnly();
  void RL_cache_bram_serverAdapter_outData_deqOnly();
  void RL_cache_bram_serverAdapter_outData_enqAndDeq();
  void RL_cache_bram_serverAdapter_cnt_finalAdd();
  void RL_cache_bram_serverAdapter_s1__dreg_update();
  void RL_cache_bram_serverAdapter_stageReadResponseAlways();
  void RL_cache_bram_serverAdapter_moveToOutFIFO();
  void RL_cache_bram_serverAdapter_overRun();
  void RL_cache_count();
  void RL_cache_req_process();
  void RL_cache_mvStbToL1();
  void RL_cache_startMiss();
  void RL_cache_sendFillReq();
  void RL_cache_waitFillResp_Ld();
  void RL_cache_waitFillResp_St();
  void RL_connectCacheDram();
  void RL_connectDramCache();
  void RL_start();
  void RL_reqs();
  void RL_resps();
  void RL_deadlockerC();
 
 /* Methods */
 public:
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkBeveren &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkBeveren &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkBeveren &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkBeveren &backing);
};

#endif /* ifndef __mkBeveren_h__ */
