Notice 0: Reading LEF file:  liberty1.lef
Notice 0:     Created 2 technology layers
Notice 0:     Created 6 library cells
Notice 0: Finished LEF file:  liberty1.lef
Notice 0: 
Reading DEF file: rebuffer2.def
Notice 0: Design: reg1
Notice 0:     Created 1 pins.
Notice 0:     Created 5 components and 25 component-terminals.
Notice 0:     Created 2 special nets and 10 connections.
Notice 0:     Created 2 nets and 10 connections.
Notice 0: Finished DEF file: rebuffer2.def
Startpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

    Cap   Delay    Time   Description
----------------------------------------------------------------
           0.00    0.00   clock clk (rise edge)
           0.00    0.00   clock network delay (ideal)
           0.00    0.00 ^ r1/CP (snl_ffqx1)
   5.21   15.07   15.07 v r1/Q (snl_ffqx1)
           0.04   15.12 v r3/D (snl_ffqx1)
                  15.12   data arrival time

           1.00    1.00   clock clk (rise edge)
           0.00    1.00   clock network delay (ideal)
           0.00    1.00   clock reconvergence pessimism
                   1.00 ^ r3/CP (snl_ffqx1)
          -6.02   -5.02   library setup time
                  -5.02   data required time
----------------------------------------------------------------
                  -5.02   data required time
                 -15.12   data arrival time
----------------------------------------------------------------
                 -20.14   slack (VIOLATED)


Inserted 2 buffers.
Startpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

    Cap   Delay    Time   Description
----------------------------------------------------------------
           0.00    0.00   clock clk (rise edge)
           0.00    0.00   clock network delay (ideal)
           0.00    0.00 ^ r1/CP (snl_ffqx1)
   0.01    0.25    0.25 v r1/Q (snl_ffqx1)
           0.00    0.25 v buffer1/A (snl_bufx2)
   2.61    2.32    2.57 v buffer1/Z (snl_bufx2)
           0.04    2.62 v r3/D (snl_ffqx1)
                   2.62   data arrival time

           1.00    1.00   clock clk (rise edge)
           0.00    1.00   clock network delay (ideal)
           0.00    1.00   clock reconvergence pessimism
                   1.00 ^ r3/CP (snl_ffqx1)
          -1.09   -0.09   library setup time
                  -0.09   data required time
----------------------------------------------------------------
                  -0.09   data required time
                  -2.62   data arrival time
----------------------------------------------------------------
                  -2.71   slack (VIOLATED)


VERSION 5.5 ;
NAMESCASESENSITIVE ON ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN reg1 ;
UNITS DISTANCE MICRONS 1000 ;
DIEAREA ( 0 0 ) ( 100000 100000 ) ;
COMPONENTS 7 ;
    - r1 snl_ffqx1 + PLACED ( 100000 300000 ) N ;
    - r2 snl_ffqx1 + PLACED ( 100000 200000 ) N ;
    - r3 snl_ffqx1 + PLACED ( 100000 100000 ) N ;
    - r4 snl_ffqx1 + PLACED ( 100000 400000 ) N ;
    - r5 snl_ffqx1 + PLACED ( 100000 500000 ) N ;
    - buffer1 snl_bufx2 + PLACED ( 100000 300000 ) N ;
    - buffer2 snl_bufx2 + PLACED ( 100000 300000 ) N ;
END COMPONENTS
PINS 1 ;
    - clk + NET clk + DIRECTION INPUT + USE SIGNAL + FIXED ( 100000 100520 ) N + LAYER M1 ( -100 -520 ) ( 100 520 ) ;
END PINS
SPECIALNETS 2 ;
    - VSS ( * VSS ) + USE GROUND ;
    - VDD ( * VDD ) + USE POWER ;
END SPECIALNETS
NETS 4 ;
    - clk ( r1 CP ) ( r2 CP ) ( r3 CP ) ( r4 CP ) ( r5 CP ) + USE SIGNAL ;
    - r1q ( buffer2 A ) ( buffer1 A ) ( r1 Q ) + USE SIGNAL ;
    - net1 ( r2 D ) ( r3 D ) ( buffer1 Z ) + USE SIGNAL ;
    - net2 ( r5 D ) ( r4 D ) ( buffer2 Z ) + USE SIGNAL ;
END NETS
END DESIGN
