

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_171_11'
================================================================
* Date:           Mon May 13 18:48:20 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.390 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       38|       38|  0.304 us|  0.304 us|   38|   38|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_171_11  |       36|       36|         3|          1|          1|    35|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    850|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     604|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     604|    886|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln171_fu_1474_p2     |         +|   0|  0|  12|          11|           6|
    |add_ln173_10_fu_1545_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln173_11_fu_1551_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln173_12_fu_1557_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln173_13_fu_1563_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln173_14_fu_1569_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln173_15_fu_1575_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln173_1_fu_1491_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln173_2_fu_1497_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln173_3_fu_1503_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln173_4_fu_1509_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln173_5_fu_1515_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln173_6_fu_1521_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln173_7_fu_1527_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln173_8_fu_1533_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln173_9_fu_1539_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln173_fu_1485_p2     |         +|   0|  0|  25|          18|          18|
    |add_ln174_10_fu_1641_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln174_11_fu_1647_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln174_12_fu_1653_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln174_13_fu_1659_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln174_14_fu_1665_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln174_15_fu_1671_p2  |         +|   0|  0|  25|          18|          18|
    |add_ln174_1_fu_1587_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln174_2_fu_1593_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln174_3_fu_1599_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln174_4_fu_1605_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln174_5_fu_1611_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln174_6_fu_1617_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln174_7_fu_1623_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln174_8_fu_1629_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln174_9_fu_1635_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln174_fu_1581_p2     |         +|   0|  0|  25|          18|          18|
    |icmp_ln171_fu_1350_p2    |      icmp|   0|  0|  12|          11|          11|
    |or_ln173_1_fu_1422_p2    |        or|   0|  0|   8|           8|           2|
    |or_ln173_2_fu_1448_p2    |        or|   0|  0|   8|           8|           2|
    |or_ln173_fu_1396_p2      |        or|   0|  0|   8|           8|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 850|         623|         600|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|   11|         22|
    |i_10_fu_138              |   9|          2|   11|         22|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   24|         48|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln173_10_reg_2098             |  18|   0|   18|          0|
    |add_ln173_11_reg_2103             |  18|   0|   18|          0|
    |add_ln173_12_reg_2108             |  18|   0|   18|          0|
    |add_ln173_13_reg_2113             |  18|   0|   18|          0|
    |add_ln173_14_reg_2118             |  18|   0|   18|          0|
    |add_ln173_15_reg_2123             |  18|   0|   18|          0|
    |add_ln173_1_reg_2053              |  18|   0|   18|          0|
    |add_ln173_2_reg_2058              |  18|   0|   18|          0|
    |add_ln173_3_reg_2063              |  18|   0|   18|          0|
    |add_ln173_4_reg_2068              |  18|   0|   18|          0|
    |add_ln173_5_reg_2073              |  18|   0|   18|          0|
    |add_ln173_6_reg_2078              |  18|   0|   18|          0|
    |add_ln173_7_reg_2083              |  18|   0|   18|          0|
    |add_ln173_8_reg_2088              |  18|   0|   18|          0|
    |add_ln173_9_reg_2093              |  18|   0|   18|          0|
    |add_ln173_reg_2048                |  18|   0|   18|          0|
    |add_ln174_10_reg_2178             |  18|   0|   18|          0|
    |add_ln174_11_reg_2183             |  18|   0|   18|          0|
    |add_ln174_12_reg_2188             |  18|   0|   18|          0|
    |add_ln174_13_reg_2193             |  18|   0|   18|          0|
    |add_ln174_14_reg_2198             |  18|   0|   18|          0|
    |add_ln174_15_reg_2203             |  18|   0|   18|          0|
    |add_ln174_1_reg_2133              |  18|   0|   18|          0|
    |add_ln174_2_reg_2138              |  18|   0|   18|          0|
    |add_ln174_3_reg_2143              |  18|   0|   18|          0|
    |add_ln174_4_reg_2148              |  18|   0|   18|          0|
    |add_ln174_5_reg_2153              |  18|   0|   18|          0|
    |add_ln174_6_reg_2158              |  18|   0|   18|          0|
    |add_ln174_7_reg_2163              |  18|   0|   18|          0|
    |add_ln174_8_reg_2168              |  18|   0|   18|          0|
    |add_ln174_9_reg_2173              |  18|   0|   18|          0|
    |add_ln174_reg_2128                |  18|   0|   18|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_10_fu_138                       |  11|   0|   11|          0|
    |lshr_ln4_reg_1733                 |   6|   0|    6|          0|
    |lshr_ln4_reg_1733_pp0_iter1_reg   |   6|   0|    6|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 604|   0|  604|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+---------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_171_11|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_171_11|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_171_11|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_171_11|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_171_11|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_171_11|  return value|
|arr_I_address0       |  out|    8|   ap_memory|                                arr_I|         array|
|arr_I_ce0            |  out|    1|   ap_memory|                                arr_I|         array|
|arr_I_q0             |   in|   18|   ap_memory|                                arr_I|         array|
|arr_I_address1       |  out|    8|   ap_memory|                                arr_I|         array|
|arr_I_ce1            |  out|    1|   ap_memory|                                arr_I|         array|
|arr_I_q1             |   in|   18|   ap_memory|                                arr_I|         array|
|arr_I_address2       |  out|    8|   ap_memory|                                arr_I|         array|
|arr_I_ce2            |  out|    1|   ap_memory|                                arr_I|         array|
|arr_I_q2             |   in|   18|   ap_memory|                                arr_I|         array|
|arr_I_address3       |  out|    8|   ap_memory|                                arr_I|         array|
|arr_I_ce3            |  out|    1|   ap_memory|                                arr_I|         array|
|arr_I_q3             |   in|   18|   ap_memory|                                arr_I|         array|
|arr_I_1_address0     |  out|    8|   ap_memory|                              arr_I_1|         array|
|arr_I_1_ce0          |  out|    1|   ap_memory|                              arr_I_1|         array|
|arr_I_1_q0           |   in|   18|   ap_memory|                              arr_I_1|         array|
|arr_I_1_address1     |  out|    8|   ap_memory|                              arr_I_1|         array|
|arr_I_1_ce1          |  out|    1|   ap_memory|                              arr_I_1|         array|
|arr_I_1_q1           |   in|   18|   ap_memory|                              arr_I_1|         array|
|arr_I_1_address2     |  out|    8|   ap_memory|                              arr_I_1|         array|
|arr_I_1_ce2          |  out|    1|   ap_memory|                              arr_I_1|         array|
|arr_I_1_q2           |   in|   18|   ap_memory|                              arr_I_1|         array|
|arr_I_1_address3     |  out|    8|   ap_memory|                              arr_I_1|         array|
|arr_I_1_ce3          |  out|    1|   ap_memory|                              arr_I_1|         array|
|arr_I_1_q3           |   in|   18|   ap_memory|                              arr_I_1|         array|
|arr_1_I_address0     |  out|    6|   ap_memory|                              arr_1_I|         array|
|arr_1_I_ce0          |  out|    1|   ap_memory|                              arr_1_I|         array|
|arr_1_I_we0          |  out|    1|   ap_memory|                              arr_1_I|         array|
|arr_1_I_d0           |  out|   18|   ap_memory|                              arr_1_I|         array|
|arr_Q_address0       |  out|    8|   ap_memory|                                arr_Q|         array|
|arr_Q_ce0            |  out|    1|   ap_memory|                                arr_Q|         array|
|arr_Q_q0             |   in|   18|   ap_memory|                                arr_Q|         array|
|arr_Q_address1       |  out|    8|   ap_memory|                                arr_Q|         array|
|arr_Q_ce1            |  out|    1|   ap_memory|                                arr_Q|         array|
|arr_Q_q1             |   in|   18|   ap_memory|                                arr_Q|         array|
|arr_Q_address2       |  out|    8|   ap_memory|                                arr_Q|         array|
|arr_Q_ce2            |  out|    1|   ap_memory|                                arr_Q|         array|
|arr_Q_q2             |   in|   18|   ap_memory|                                arr_Q|         array|
|arr_Q_address3       |  out|    8|   ap_memory|                                arr_Q|         array|
|arr_Q_ce3            |  out|    1|   ap_memory|                                arr_Q|         array|
|arr_Q_q3             |   in|   18|   ap_memory|                                arr_Q|         array|
|arr_Q_1_address0     |  out|    8|   ap_memory|                              arr_Q_1|         array|
|arr_Q_1_ce0          |  out|    1|   ap_memory|                              arr_Q_1|         array|
|arr_Q_1_q0           |   in|   18|   ap_memory|                              arr_Q_1|         array|
|arr_Q_1_address1     |  out|    8|   ap_memory|                              arr_Q_1|         array|
|arr_Q_1_ce1          |  out|    1|   ap_memory|                              arr_Q_1|         array|
|arr_Q_1_q1           |   in|   18|   ap_memory|                              arr_Q_1|         array|
|arr_Q_1_address2     |  out|    8|   ap_memory|                              arr_Q_1|         array|
|arr_Q_1_ce2          |  out|    1|   ap_memory|                              arr_Q_1|         array|
|arr_Q_1_q2           |   in|   18|   ap_memory|                              arr_Q_1|         array|
|arr_Q_1_address3     |  out|    8|   ap_memory|                              arr_Q_1|         array|
|arr_Q_1_ce3          |  out|    1|   ap_memory|                              arr_Q_1|         array|
|arr_Q_1_q3           |   in|   18|   ap_memory|                              arr_Q_1|         array|
|arr_1_Q_address0     |  out|    6|   ap_memory|                              arr_1_Q|         array|
|arr_1_Q_ce0          |  out|    1|   ap_memory|                              arr_1_Q|         array|
|arr_1_Q_we0          |  out|    1|   ap_memory|                              arr_1_Q|         array|
|arr_1_Q_d0           |  out|   18|   ap_memory|                              arr_1_Q|         array|
|arr_I_2_address0     |  out|    8|   ap_memory|                              arr_I_2|         array|
|arr_I_2_ce0          |  out|    1|   ap_memory|                              arr_I_2|         array|
|arr_I_2_q0           |   in|   18|   ap_memory|                              arr_I_2|         array|
|arr_I_2_address1     |  out|    8|   ap_memory|                              arr_I_2|         array|
|arr_I_2_ce1          |  out|    1|   ap_memory|                              arr_I_2|         array|
|arr_I_2_q1           |   in|   18|   ap_memory|                              arr_I_2|         array|
|arr_I_2_address2     |  out|    8|   ap_memory|                              arr_I_2|         array|
|arr_I_2_ce2          |  out|    1|   ap_memory|                              arr_I_2|         array|
|arr_I_2_q2           |   in|   18|   ap_memory|                              arr_I_2|         array|
|arr_I_2_address3     |  out|    8|   ap_memory|                              arr_I_2|         array|
|arr_I_2_ce3          |  out|    1|   ap_memory|                              arr_I_2|         array|
|arr_I_2_q3           |   in|   18|   ap_memory|                              arr_I_2|         array|
|arr_I_3_address0     |  out|    8|   ap_memory|                              arr_I_3|         array|
|arr_I_3_ce0          |  out|    1|   ap_memory|                              arr_I_3|         array|
|arr_I_3_q0           |   in|   18|   ap_memory|                              arr_I_3|         array|
|arr_I_3_address1     |  out|    8|   ap_memory|                              arr_I_3|         array|
|arr_I_3_ce1          |  out|    1|   ap_memory|                              arr_I_3|         array|
|arr_I_3_q1           |   in|   18|   ap_memory|                              arr_I_3|         array|
|arr_I_3_address2     |  out|    8|   ap_memory|                              arr_I_3|         array|
|arr_I_3_ce2          |  out|    1|   ap_memory|                              arr_I_3|         array|
|arr_I_3_q2           |   in|   18|   ap_memory|                              arr_I_3|         array|
|arr_I_3_address3     |  out|    8|   ap_memory|                              arr_I_3|         array|
|arr_I_3_ce3          |  out|    1|   ap_memory|                              arr_I_3|         array|
|arr_I_3_q3           |   in|   18|   ap_memory|                              arr_I_3|         array|
|arr_1_I_1_address0   |  out|    6|   ap_memory|                            arr_1_I_1|         array|
|arr_1_I_1_ce0        |  out|    1|   ap_memory|                            arr_1_I_1|         array|
|arr_1_I_1_we0        |  out|    1|   ap_memory|                            arr_1_I_1|         array|
|arr_1_I_1_d0         |  out|   18|   ap_memory|                            arr_1_I_1|         array|
|arr_Q_2_address0     |  out|    8|   ap_memory|                              arr_Q_2|         array|
|arr_Q_2_ce0          |  out|    1|   ap_memory|                              arr_Q_2|         array|
|arr_Q_2_q0           |   in|   18|   ap_memory|                              arr_Q_2|         array|
|arr_Q_2_address1     |  out|    8|   ap_memory|                              arr_Q_2|         array|
|arr_Q_2_ce1          |  out|    1|   ap_memory|                              arr_Q_2|         array|
|arr_Q_2_q1           |   in|   18|   ap_memory|                              arr_Q_2|         array|
|arr_Q_2_address2     |  out|    8|   ap_memory|                              arr_Q_2|         array|
|arr_Q_2_ce2          |  out|    1|   ap_memory|                              arr_Q_2|         array|
|arr_Q_2_q2           |   in|   18|   ap_memory|                              arr_Q_2|         array|
|arr_Q_2_address3     |  out|    8|   ap_memory|                              arr_Q_2|         array|
|arr_Q_2_ce3          |  out|    1|   ap_memory|                              arr_Q_2|         array|
|arr_Q_2_q3           |   in|   18|   ap_memory|                              arr_Q_2|         array|
|arr_Q_3_address0     |  out|    8|   ap_memory|                              arr_Q_3|         array|
|arr_Q_3_ce0          |  out|    1|   ap_memory|                              arr_Q_3|         array|
|arr_Q_3_q0           |   in|   18|   ap_memory|                              arr_Q_3|         array|
|arr_Q_3_address1     |  out|    8|   ap_memory|                              arr_Q_3|         array|
|arr_Q_3_ce1          |  out|    1|   ap_memory|                              arr_Q_3|         array|
|arr_Q_3_q1           |   in|   18|   ap_memory|                              arr_Q_3|         array|
|arr_Q_3_address2     |  out|    8|   ap_memory|                              arr_Q_3|         array|
|arr_Q_3_ce2          |  out|    1|   ap_memory|                              arr_Q_3|         array|
|arr_Q_3_q2           |   in|   18|   ap_memory|                              arr_Q_3|         array|
|arr_Q_3_address3     |  out|    8|   ap_memory|                              arr_Q_3|         array|
|arr_Q_3_ce3          |  out|    1|   ap_memory|                              arr_Q_3|         array|
|arr_Q_3_q3           |   in|   18|   ap_memory|                              arr_Q_3|         array|
|arr_1_Q_1_address0   |  out|    6|   ap_memory|                            arr_1_Q_1|         array|
|arr_1_Q_1_ce0        |  out|    1|   ap_memory|                            arr_1_Q_1|         array|
|arr_1_Q_1_we0        |  out|    1|   ap_memory|                            arr_1_Q_1|         array|
|arr_1_Q_1_d0         |  out|   18|   ap_memory|                            arr_1_Q_1|         array|
|arr_I_4_address0     |  out|    8|   ap_memory|                              arr_I_4|         array|
|arr_I_4_ce0          |  out|    1|   ap_memory|                              arr_I_4|         array|
|arr_I_4_q0           |   in|   18|   ap_memory|                              arr_I_4|         array|
|arr_I_4_address1     |  out|    8|   ap_memory|                              arr_I_4|         array|
|arr_I_4_ce1          |  out|    1|   ap_memory|                              arr_I_4|         array|
|arr_I_4_q1           |   in|   18|   ap_memory|                              arr_I_4|         array|
|arr_I_4_address2     |  out|    8|   ap_memory|                              arr_I_4|         array|
|arr_I_4_ce2          |  out|    1|   ap_memory|                              arr_I_4|         array|
|arr_I_4_q2           |   in|   18|   ap_memory|                              arr_I_4|         array|
|arr_I_4_address3     |  out|    8|   ap_memory|                              arr_I_4|         array|
|arr_I_4_ce3          |  out|    1|   ap_memory|                              arr_I_4|         array|
|arr_I_4_q3           |   in|   18|   ap_memory|                              arr_I_4|         array|
|arr_I_5_address0     |  out|    8|   ap_memory|                              arr_I_5|         array|
|arr_I_5_ce0          |  out|    1|   ap_memory|                              arr_I_5|         array|
|arr_I_5_q0           |   in|   18|   ap_memory|                              arr_I_5|         array|
|arr_I_5_address1     |  out|    8|   ap_memory|                              arr_I_5|         array|
|arr_I_5_ce1          |  out|    1|   ap_memory|                              arr_I_5|         array|
|arr_I_5_q1           |   in|   18|   ap_memory|                              arr_I_5|         array|
|arr_I_5_address2     |  out|    8|   ap_memory|                              arr_I_5|         array|
|arr_I_5_ce2          |  out|    1|   ap_memory|                              arr_I_5|         array|
|arr_I_5_q2           |   in|   18|   ap_memory|                              arr_I_5|         array|
|arr_I_5_address3     |  out|    8|   ap_memory|                              arr_I_5|         array|
|arr_I_5_ce3          |  out|    1|   ap_memory|                              arr_I_5|         array|
|arr_I_5_q3           |   in|   18|   ap_memory|                              arr_I_5|         array|
|arr_1_I_2_address0   |  out|    6|   ap_memory|                            arr_1_I_2|         array|
|arr_1_I_2_ce0        |  out|    1|   ap_memory|                            arr_1_I_2|         array|
|arr_1_I_2_we0        |  out|    1|   ap_memory|                            arr_1_I_2|         array|
|arr_1_I_2_d0         |  out|   18|   ap_memory|                            arr_1_I_2|         array|
|arr_Q_4_address0     |  out|    8|   ap_memory|                              arr_Q_4|         array|
|arr_Q_4_ce0          |  out|    1|   ap_memory|                              arr_Q_4|         array|
|arr_Q_4_q0           |   in|   18|   ap_memory|                              arr_Q_4|         array|
|arr_Q_4_address1     |  out|    8|   ap_memory|                              arr_Q_4|         array|
|arr_Q_4_ce1          |  out|    1|   ap_memory|                              arr_Q_4|         array|
|arr_Q_4_q1           |   in|   18|   ap_memory|                              arr_Q_4|         array|
|arr_Q_4_address2     |  out|    8|   ap_memory|                              arr_Q_4|         array|
|arr_Q_4_ce2          |  out|    1|   ap_memory|                              arr_Q_4|         array|
|arr_Q_4_q2           |   in|   18|   ap_memory|                              arr_Q_4|         array|
|arr_Q_4_address3     |  out|    8|   ap_memory|                              arr_Q_4|         array|
|arr_Q_4_ce3          |  out|    1|   ap_memory|                              arr_Q_4|         array|
|arr_Q_4_q3           |   in|   18|   ap_memory|                              arr_Q_4|         array|
|arr_Q_5_address0     |  out|    8|   ap_memory|                              arr_Q_5|         array|
|arr_Q_5_ce0          |  out|    1|   ap_memory|                              arr_Q_5|         array|
|arr_Q_5_q0           |   in|   18|   ap_memory|                              arr_Q_5|         array|
|arr_Q_5_address1     |  out|    8|   ap_memory|                              arr_Q_5|         array|
|arr_Q_5_ce1          |  out|    1|   ap_memory|                              arr_Q_5|         array|
|arr_Q_5_q1           |   in|   18|   ap_memory|                              arr_Q_5|         array|
|arr_Q_5_address2     |  out|    8|   ap_memory|                              arr_Q_5|         array|
|arr_Q_5_ce2          |  out|    1|   ap_memory|                              arr_Q_5|         array|
|arr_Q_5_q2           |   in|   18|   ap_memory|                              arr_Q_5|         array|
|arr_Q_5_address3     |  out|    8|   ap_memory|                              arr_Q_5|         array|
|arr_Q_5_ce3          |  out|    1|   ap_memory|                              arr_Q_5|         array|
|arr_Q_5_q3           |   in|   18|   ap_memory|                              arr_Q_5|         array|
|arr_1_Q_2_address0   |  out|    6|   ap_memory|                            arr_1_Q_2|         array|
|arr_1_Q_2_ce0        |  out|    1|   ap_memory|                            arr_1_Q_2|         array|
|arr_1_Q_2_we0        |  out|    1|   ap_memory|                            arr_1_Q_2|         array|
|arr_1_Q_2_d0         |  out|   18|   ap_memory|                            arr_1_Q_2|         array|
|arr_I_6_address0     |  out|    8|   ap_memory|                              arr_I_6|         array|
|arr_I_6_ce0          |  out|    1|   ap_memory|                              arr_I_6|         array|
|arr_I_6_q0           |   in|   18|   ap_memory|                              arr_I_6|         array|
|arr_I_6_address1     |  out|    8|   ap_memory|                              arr_I_6|         array|
|arr_I_6_ce1          |  out|    1|   ap_memory|                              arr_I_6|         array|
|arr_I_6_q1           |   in|   18|   ap_memory|                              arr_I_6|         array|
|arr_I_6_address2     |  out|    8|   ap_memory|                              arr_I_6|         array|
|arr_I_6_ce2          |  out|    1|   ap_memory|                              arr_I_6|         array|
|arr_I_6_q2           |   in|   18|   ap_memory|                              arr_I_6|         array|
|arr_I_6_address3     |  out|    8|   ap_memory|                              arr_I_6|         array|
|arr_I_6_ce3          |  out|    1|   ap_memory|                              arr_I_6|         array|
|arr_I_6_q3           |   in|   18|   ap_memory|                              arr_I_6|         array|
|arr_I_7_address0     |  out|    8|   ap_memory|                              arr_I_7|         array|
|arr_I_7_ce0          |  out|    1|   ap_memory|                              arr_I_7|         array|
|arr_I_7_q0           |   in|   18|   ap_memory|                              arr_I_7|         array|
|arr_I_7_address1     |  out|    8|   ap_memory|                              arr_I_7|         array|
|arr_I_7_ce1          |  out|    1|   ap_memory|                              arr_I_7|         array|
|arr_I_7_q1           |   in|   18|   ap_memory|                              arr_I_7|         array|
|arr_I_7_address2     |  out|    8|   ap_memory|                              arr_I_7|         array|
|arr_I_7_ce2          |  out|    1|   ap_memory|                              arr_I_7|         array|
|arr_I_7_q2           |   in|   18|   ap_memory|                              arr_I_7|         array|
|arr_I_7_address3     |  out|    8|   ap_memory|                              arr_I_7|         array|
|arr_I_7_ce3          |  out|    1|   ap_memory|                              arr_I_7|         array|
|arr_I_7_q3           |   in|   18|   ap_memory|                              arr_I_7|         array|
|arr_1_I_3_address0   |  out|    6|   ap_memory|                            arr_1_I_3|         array|
|arr_1_I_3_ce0        |  out|    1|   ap_memory|                            arr_1_I_3|         array|
|arr_1_I_3_we0        |  out|    1|   ap_memory|                            arr_1_I_3|         array|
|arr_1_I_3_d0         |  out|   18|   ap_memory|                            arr_1_I_3|         array|
|arr_Q_6_address0     |  out|    8|   ap_memory|                              arr_Q_6|         array|
|arr_Q_6_ce0          |  out|    1|   ap_memory|                              arr_Q_6|         array|
|arr_Q_6_q0           |   in|   18|   ap_memory|                              arr_Q_6|         array|
|arr_Q_6_address1     |  out|    8|   ap_memory|                              arr_Q_6|         array|
|arr_Q_6_ce1          |  out|    1|   ap_memory|                              arr_Q_6|         array|
|arr_Q_6_q1           |   in|   18|   ap_memory|                              arr_Q_6|         array|
|arr_Q_6_address2     |  out|    8|   ap_memory|                              arr_Q_6|         array|
|arr_Q_6_ce2          |  out|    1|   ap_memory|                              arr_Q_6|         array|
|arr_Q_6_q2           |   in|   18|   ap_memory|                              arr_Q_6|         array|
|arr_Q_6_address3     |  out|    8|   ap_memory|                              arr_Q_6|         array|
|arr_Q_6_ce3          |  out|    1|   ap_memory|                              arr_Q_6|         array|
|arr_Q_6_q3           |   in|   18|   ap_memory|                              arr_Q_6|         array|
|arr_Q_7_address0     |  out|    8|   ap_memory|                              arr_Q_7|         array|
|arr_Q_7_ce0          |  out|    1|   ap_memory|                              arr_Q_7|         array|
|arr_Q_7_q0           |   in|   18|   ap_memory|                              arr_Q_7|         array|
|arr_Q_7_address1     |  out|    8|   ap_memory|                              arr_Q_7|         array|
|arr_Q_7_ce1          |  out|    1|   ap_memory|                              arr_Q_7|         array|
|arr_Q_7_q1           |   in|   18|   ap_memory|                              arr_Q_7|         array|
|arr_Q_7_address2     |  out|    8|   ap_memory|                              arr_Q_7|         array|
|arr_Q_7_ce2          |  out|    1|   ap_memory|                              arr_Q_7|         array|
|arr_Q_7_q2           |   in|   18|   ap_memory|                              arr_Q_7|         array|
|arr_Q_7_address3     |  out|    8|   ap_memory|                              arr_Q_7|         array|
|arr_Q_7_ce3          |  out|    1|   ap_memory|                              arr_Q_7|         array|
|arr_Q_7_q3           |   in|   18|   ap_memory|                              arr_Q_7|         array|
|arr_1_Q_3_address0   |  out|    6|   ap_memory|                            arr_1_Q_3|         array|
|arr_1_Q_3_ce0        |  out|    1|   ap_memory|                            arr_1_Q_3|         array|
|arr_1_Q_3_we0        |  out|    1|   ap_memory|                            arr_1_Q_3|         array|
|arr_1_Q_3_d0         |  out|   18|   ap_memory|                            arr_1_Q_3|         array|
|arr_1_I_4_address0   |  out|    6|   ap_memory|                            arr_1_I_4|         array|
|arr_1_I_4_ce0        |  out|    1|   ap_memory|                            arr_1_I_4|         array|
|arr_1_I_4_we0        |  out|    1|   ap_memory|                            arr_1_I_4|         array|
|arr_1_I_4_d0         |  out|   18|   ap_memory|                            arr_1_I_4|         array|
|arr_1_Q_4_address0   |  out|    6|   ap_memory|                            arr_1_Q_4|         array|
|arr_1_Q_4_ce0        |  out|    1|   ap_memory|                            arr_1_Q_4|         array|
|arr_1_Q_4_we0        |  out|    1|   ap_memory|                            arr_1_Q_4|         array|
|arr_1_Q_4_d0         |  out|   18|   ap_memory|                            arr_1_Q_4|         array|
|arr_1_I_5_address0   |  out|    6|   ap_memory|                            arr_1_I_5|         array|
|arr_1_I_5_ce0        |  out|    1|   ap_memory|                            arr_1_I_5|         array|
|arr_1_I_5_we0        |  out|    1|   ap_memory|                            arr_1_I_5|         array|
|arr_1_I_5_d0         |  out|   18|   ap_memory|                            arr_1_I_5|         array|
|arr_1_Q_5_address0   |  out|    6|   ap_memory|                            arr_1_Q_5|         array|
|arr_1_Q_5_ce0        |  out|    1|   ap_memory|                            arr_1_Q_5|         array|
|arr_1_Q_5_we0        |  out|    1|   ap_memory|                            arr_1_Q_5|         array|
|arr_1_Q_5_d0         |  out|   18|   ap_memory|                            arr_1_Q_5|         array|
|arr_1_I_6_address0   |  out|    6|   ap_memory|                            arr_1_I_6|         array|
|arr_1_I_6_ce0        |  out|    1|   ap_memory|                            arr_1_I_6|         array|
|arr_1_I_6_we0        |  out|    1|   ap_memory|                            arr_1_I_6|         array|
|arr_1_I_6_d0         |  out|   18|   ap_memory|                            arr_1_I_6|         array|
|arr_1_Q_6_address0   |  out|    6|   ap_memory|                            arr_1_Q_6|         array|
|arr_1_Q_6_ce0        |  out|    1|   ap_memory|                            arr_1_Q_6|         array|
|arr_1_Q_6_we0        |  out|    1|   ap_memory|                            arr_1_Q_6|         array|
|arr_1_Q_6_d0         |  out|   18|   ap_memory|                            arr_1_Q_6|         array|
|arr_1_I_7_address0   |  out|    6|   ap_memory|                            arr_1_I_7|         array|
|arr_1_I_7_ce0        |  out|    1|   ap_memory|                            arr_1_I_7|         array|
|arr_1_I_7_we0        |  out|    1|   ap_memory|                            arr_1_I_7|         array|
|arr_1_I_7_d0         |  out|   18|   ap_memory|                            arr_1_I_7|         array|
|arr_1_Q_7_address0   |  out|    6|   ap_memory|                            arr_1_Q_7|         array|
|arr_1_Q_7_ce0        |  out|    1|   ap_memory|                            arr_1_Q_7|         array|
|arr_1_Q_7_we0        |  out|    1|   ap_memory|                            arr_1_Q_7|         array|
|arr_1_Q_7_d0         |  out|   18|   ap_memory|                            arr_1_Q_7|         array|
|arr_1_I_8_address0   |  out|    6|   ap_memory|                            arr_1_I_8|         array|
|arr_1_I_8_ce0        |  out|    1|   ap_memory|                            arr_1_I_8|         array|
|arr_1_I_8_we0        |  out|    1|   ap_memory|                            arr_1_I_8|         array|
|arr_1_I_8_d0         |  out|   18|   ap_memory|                            arr_1_I_8|         array|
|arr_1_Q_8_address0   |  out|    6|   ap_memory|                            arr_1_Q_8|         array|
|arr_1_Q_8_ce0        |  out|    1|   ap_memory|                            arr_1_Q_8|         array|
|arr_1_Q_8_we0        |  out|    1|   ap_memory|                            arr_1_Q_8|         array|
|arr_1_Q_8_d0         |  out|   18|   ap_memory|                            arr_1_Q_8|         array|
|arr_1_I_9_address0   |  out|    6|   ap_memory|                            arr_1_I_9|         array|
|arr_1_I_9_ce0        |  out|    1|   ap_memory|                            arr_1_I_9|         array|
|arr_1_I_9_we0        |  out|    1|   ap_memory|                            arr_1_I_9|         array|
|arr_1_I_9_d0         |  out|   18|   ap_memory|                            arr_1_I_9|         array|
|arr_1_Q_9_address0   |  out|    6|   ap_memory|                            arr_1_Q_9|         array|
|arr_1_Q_9_ce0        |  out|    1|   ap_memory|                            arr_1_Q_9|         array|
|arr_1_Q_9_we0        |  out|    1|   ap_memory|                            arr_1_Q_9|         array|
|arr_1_Q_9_d0         |  out|   18|   ap_memory|                            arr_1_Q_9|         array|
|arr_1_I_10_address0  |  out|    6|   ap_memory|                           arr_1_I_10|         array|
|arr_1_I_10_ce0       |  out|    1|   ap_memory|                           arr_1_I_10|         array|
|arr_1_I_10_we0       |  out|    1|   ap_memory|                           arr_1_I_10|         array|
|arr_1_I_10_d0        |  out|   18|   ap_memory|                           arr_1_I_10|         array|
|arr_1_Q_10_address0  |  out|    6|   ap_memory|                           arr_1_Q_10|         array|
|arr_1_Q_10_ce0       |  out|    1|   ap_memory|                           arr_1_Q_10|         array|
|arr_1_Q_10_we0       |  out|    1|   ap_memory|                           arr_1_Q_10|         array|
|arr_1_Q_10_d0        |  out|   18|   ap_memory|                           arr_1_Q_10|         array|
|arr_1_I_11_address0  |  out|    6|   ap_memory|                           arr_1_I_11|         array|
|arr_1_I_11_ce0       |  out|    1|   ap_memory|                           arr_1_I_11|         array|
|arr_1_I_11_we0       |  out|    1|   ap_memory|                           arr_1_I_11|         array|
|arr_1_I_11_d0        |  out|   18|   ap_memory|                           arr_1_I_11|         array|
|arr_1_Q_11_address0  |  out|    6|   ap_memory|                           arr_1_Q_11|         array|
|arr_1_Q_11_ce0       |  out|    1|   ap_memory|                           arr_1_Q_11|         array|
|arr_1_Q_11_we0       |  out|    1|   ap_memory|                           arr_1_Q_11|         array|
|arr_1_Q_11_d0        |  out|   18|   ap_memory|                           arr_1_Q_11|         array|
|arr_1_I_12_address0  |  out|    6|   ap_memory|                           arr_1_I_12|         array|
|arr_1_I_12_ce0       |  out|    1|   ap_memory|                           arr_1_I_12|         array|
|arr_1_I_12_we0       |  out|    1|   ap_memory|                           arr_1_I_12|         array|
|arr_1_I_12_d0        |  out|   18|   ap_memory|                           arr_1_I_12|         array|
|arr_1_Q_12_address0  |  out|    6|   ap_memory|                           arr_1_Q_12|         array|
|arr_1_Q_12_ce0       |  out|    1|   ap_memory|                           arr_1_Q_12|         array|
|arr_1_Q_12_we0       |  out|    1|   ap_memory|                           arr_1_Q_12|         array|
|arr_1_Q_12_d0        |  out|   18|   ap_memory|                           arr_1_Q_12|         array|
|arr_1_I_13_address0  |  out|    6|   ap_memory|                           arr_1_I_13|         array|
|arr_1_I_13_ce0       |  out|    1|   ap_memory|                           arr_1_I_13|         array|
|arr_1_I_13_we0       |  out|    1|   ap_memory|                           arr_1_I_13|         array|
|arr_1_I_13_d0        |  out|   18|   ap_memory|                           arr_1_I_13|         array|
|arr_1_Q_13_address0  |  out|    6|   ap_memory|                           arr_1_Q_13|         array|
|arr_1_Q_13_ce0       |  out|    1|   ap_memory|                           arr_1_Q_13|         array|
|arr_1_Q_13_we0       |  out|    1|   ap_memory|                           arr_1_Q_13|         array|
|arr_1_Q_13_d0        |  out|   18|   ap_memory|                           arr_1_Q_13|         array|
|arr_1_I_14_address0  |  out|    6|   ap_memory|                           arr_1_I_14|         array|
|arr_1_I_14_ce0       |  out|    1|   ap_memory|                           arr_1_I_14|         array|
|arr_1_I_14_we0       |  out|    1|   ap_memory|                           arr_1_I_14|         array|
|arr_1_I_14_d0        |  out|   18|   ap_memory|                           arr_1_I_14|         array|
|arr_1_Q_14_address0  |  out|    6|   ap_memory|                           arr_1_Q_14|         array|
|arr_1_Q_14_ce0       |  out|    1|   ap_memory|                           arr_1_Q_14|         array|
|arr_1_Q_14_we0       |  out|    1|   ap_memory|                           arr_1_Q_14|         array|
|arr_1_Q_14_d0        |  out|   18|   ap_memory|                           arr_1_Q_14|         array|
|arr_1_I_15_address0  |  out|    6|   ap_memory|                           arr_1_I_15|         array|
|arr_1_I_15_ce0       |  out|    1|   ap_memory|                           arr_1_I_15|         array|
|arr_1_I_15_we0       |  out|    1|   ap_memory|                           arr_1_I_15|         array|
|arr_1_I_15_d0        |  out|   18|   ap_memory|                           arr_1_I_15|         array|
|arr_1_Q_15_address0  |  out|    6|   ap_memory|                           arr_1_Q_15|         array|
|arr_1_Q_15_ce0       |  out|    1|   ap_memory|                           arr_1_Q_15|         array|
|arr_1_Q_15_we0       |  out|    1|   ap_memory|                           arr_1_Q_15|         array|
|arr_1_Q_15_d0        |  out|   18|   ap_memory|                           arr_1_Q_15|         array|
+---------------------+-----+-----+------------+-------------------------------------+--------------+

