$date
	Fri Jan 08 13:50:21 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testBench $end
$scope module counter $end
$var wire 1 ! clk $end
$var wire 4 " d [3:0] $end
$var wire 4 # q [3:0] $end
$var wire 1 $ q1OrLowerBits $end
$var wire 1 % q2AndLowerBitsOr $end
$var wire 1 & q2OrLowerBits $end
$var wire 1 ' q3AndLowerBitsOr $end
$var wire 4 ( qBar [3:0] $end
$var wire 1 ) qBar2AndLowerBits $end
$var wire 1 * qBar3AndLowerBits $end
$var wire 1 + rst $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
1*
1)
b1111 (
0'
0&
0%
0$
b0 #
b1111 "
0!
$end
#20
b1110 "
0)
0*
1'
1%
1$
1&
b0 (
b1111 #
1+
1!
#40
0!
#60
b1101 "
b1 (
b1110 #
1!
#80
0!
#100
b1100 "
b10 (
b1101 #
1!
#120
0!
#140
0%
b1011 "
0$
b11 (
b1100 #
1!
#160
0!
#180
b1010 "
1$
b100 (
b1011 #
1!
#200
0!
#220
b1001 "
b101 (
b1010 #
1!
#240
0!
#260
b1000 "
b110 (
b1001 #
1!
#280
0!
#300
1)
0'
b111 "
0$
0&
b111 (
b1000 #
1!
#320
0!
#340
b110 "
0)
1%
1$
1&
b1000 (
b111 #
1!
#360
0!
#380
b101 "
b1001 (
b110 #
1!
#400
0!
#420
b100 "
b1010 (
b101 #
1!
#440
0!
#460
0%
b11 "
0$
b1011 (
b100 #
1!
#480
0!
#500
b10 "
1$
b1100 (
b11 #
1!
#520
0!
#540
b1 "
b1101 (
b10 #
1!
#560
0!
#580
b0 "
b1110 (
b1 #
1!
#600
0!
#620
1)
1*
b1111 "
0$
0&
b1111 (
b0 #
1!
#640
0!
#660
b1110 "
0)
0*
1'
1%
1$
1&
b0 (
b1111 #
1!
#700
