// Seed: 2758001246
module module_0 #(
    parameter id_8 = 32'd54
) (
    input  tri1 id_0,
    input  tri  id_1,
    output tri0 id_2,
    input  tri1 id_3
    , id_6,
    output wand id_4
);
  wire id_7;
  ;
  assign id_6 = -1;
  wire _id_8;
  wire id_9;
  wire [1 : id_8] id_10;
  assign id_4 = id_0;
  wire id_11;
  wire id_12;
  assign id_4 = id_3 == id_10;
  wire id_13;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    output tri0 id_2,
    input wor id_3,
    input tri1 id_4,
    input tri0 id_5,
    output tri id_6,
    input tri0 id_7,
    output tri id_8,
    output wor id_9,
    input tri0 id_10,
    input tri0 id_11,
    input tri0 id_12,
    output wand id_13,
    input tri1 id_14,
    output wire id_15,
    input tri0 id_16
);
  logic id_18;
  ;
  wire id_19;
  module_0 modCall_1 (
      id_4,
      id_10,
      id_6,
      id_5,
      id_6
  );
  assign modCall_1.id_3 = 0;
  assign id_19 = -1;
  id_20 :
  assert property (@(1 or posedge (id_7) or posedge id_0) id_3 | -1'b0)
  else;
  assign id_8 = ~id_12 != id_16;
endmodule
