Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/Kalud/Documents/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0136a0143e1849ac8dc11ac74be5f110 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_behav xil_defaultlib.tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.counter4 [counter4_default]
Compiling architecture beh of entity xil_defaultlib.dec7seg [dec7seg_default]
Compiling architecture struct of entity xil_defaultlib.counter4_dec7seg [counter4_dec7seg_default]
Compiling architecture struct of entity xil_defaultlib.tb
Built simulation snapshot tb_behav
