

================================================================
== Synthesis Summary Report of 'atax'
================================================================
+ General Information: 
    * Date:           Sun Mar 16 15:19:16 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        atax
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |                  Modules                 |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |      |          |            |            |     |
    |                  & Loops                 |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |     FF     |     LUT    | URAM|
    +------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |+ atax                                    |  Timing|  -0.17|     1728|  8.640e+03|         -|     1729|     -|        no|     -|  10 (~0%)|  8041 (~0%)|  9968 (~0%)|    -|
    | + compute_tmp                            |  Timing|  -0.17|      699|  3.495e+03|         -|      699|     -|        no|     -|         -|  6198 (~0%)|  7486 (~0%)|    -|
    |  + compute_tmp_Pipeline_VITIS_LOOP_9_1   |       -|   2.33|       34|    170.000|         -|       34|     -|        no|     -|         -|     8 (~0%)|    50 (~0%)|    -|
    |   o VITIS_LOOP_9_1                       |       -|   3.65|       32|    160.000|         1|        1|    32|       yes|     -|         -|           -|           -|    -|
    |  + compute_tmp_Pipeline_VITIS_LOOP_13_2  |  Timing|  -0.17|      648|  3.240e+03|         -|      648|     -|        no|     -|         -|  4186 (~0%)|  7073 (~0%)|    -|
    |   o VITIS_LOOP_13_2                      |      II|   3.65|      646|  3.230e+03|       263|      128|     4|       yes|     -|         -|           -|           -|    -|
    | + atax_Pipeline_VITIS_LOOP_41_1          |       -|   2.33|       34|    170.000|         -|       34|     -|        no|     -|         -|     8 (~0%)|    50 (~0%)|    -|
    |  o VITIS_LOOP_41_1                       |       -|   3.65|       32|    160.000|         1|        1|    32|       yes|     -|         -|           -|           -|    -|
    | + atax_Pipeline_VITIS_LOOP_45_2          |  Timing|  -0.10|     1026|  5.130e+03|         -|     1026|     -|        no|     -|         -|  1100 (~0%)|  1422 (~0%)|    -|
    |  o VITIS_LOOP_45_2                       |      II|   3.65|     1024|  5.120e+03|        32|       32|    32|       yes|     -|         -|           -|           -|    -|
    +------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+----------------+----------+
| Interface      | Bitwidth |
+----------------+----------+
| A_address0     | 10       |
| A_address1     | 10       |
| A_q0           | 32       |
| A_q1           | 32       |
| x_address0     | 5        |
| x_address1     | 5        |
| x_q0           | 32       |
| x_q1           | 32       |
| y_out_address0 | 5        |
| y_out_address1 | 5        |
| y_out_d0       | 32       |
| y_out_d1       | 32       |
| y_out_q0       | 32       |
| y_out_q1       | 32       |
+----------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | in        | float*   |
| x        | in        | float*   |
| y_out    | inout     | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+----------------+---------+----------+
| Argument | HW Interface   | HW Type | HW Usage |
+----------+----------------+---------+----------+
| A        | A_address0     | port    | offset   |
| A        | A_ce0          | port    |          |
| A        | A_q0           | port    |          |
| A        | A_address1     | port    | offset   |
| A        | A_ce1          | port    |          |
| A        | A_q1           | port    |          |
| x        | x_address0     | port    | offset   |
| x        | x_ce0          | port    |          |
| x        | x_q0           | port    |          |
| x        | x_address1     | port    | offset   |
| x        | x_ce1          | port    |          |
| x        | x_q1           | port    |          |
| y_out    | y_out_address0 | port    | offset   |
| y_out    | y_out_ce0      | port    |          |
| y_out    | y_out_we0      | port    |          |
| y_out    | y_out_d0       | port    |          |
| y_out    | y_out_q0       | port    |          |
| y_out    | y_out_address1 | port    | offset   |
| y_out    | y_out_ce1      | port    |          |
| y_out    | y_out_we1      | port    |          |
| y_out    | y_out_d1       | port    |          |
| y_out    | y_out_q1       | port    |          |
+----------+----------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+------------------------------------------+-----+--------+----------+-----+--------+---------+
| Name                                     | DSP | Pragma | Variable | Op  | Impl   | Latency |
+------------------------------------------+-----+--------+----------+-----+--------+---------+
| + atax                                   | 10  |        |          |     |        |         |
|  + compute_tmp                           | 0   |        |          |     |        |         |
|   + compute_tmp_Pipeline_VITIS_LOOP_9_1  | 0   |        |          |     |        |         |
|     add_ln9_fu_62_p2                     | -   |        | add_ln9  | add | fabric | 0       |
|   + compute_tmp_Pipeline_VITIS_LOOP_13_2 | 0   |        |          |     |        |         |
|     add_ln13_fu_2892_p2                  | -   |        | add_ln13 | add | fabric | 0       |
|  + atax_Pipeline_VITIS_LOOP_41_1         | 0   |        |          |     |        |         |
|    add_ln41_fu_66_p2                     | -   |        | add_ln41 | add | fabric | 0       |
|  + atax_Pipeline_VITIS_LOOP_45_2         | 0   |        |          |     |        |         |
|    add_ln45_fu_889_p2                    | -   |        | add_ln45 | add | fabric | 0       |
+------------------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+---------+------+------+--------+----------+---------+------+---------+
| Name    | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+---------+------+------+--------+----------+---------+------+---------+
| + atax  | 0    | 0    |        |          |         |      |         |
|   tmp_U | -    | -    |        | tmp      | ram_t2p | auto | 1       |
+---------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+----------+---------------------------------------------+
| Type     | Options  | Location                                    |
+----------+----------+---------------------------------------------+
| inline   | off      | ../atax/generate/atax.cpp:4 in compute_tmp  |
| pipeline | II=1     | ../atax/generate/atax.cpp:15 in compute_tmp |
| unroll   | factor=4 | ../atax/generate/atax.cpp:16 in compute_tmp |
+----------+----------+---------------------------------------------+


