#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sat Apr 22 18:32:08 2017
# Process ID: 3992
# Current directory: H:/EECS_443_project/C8VHDL/Chip8_cur_BAK/chip8/mem_test/mem_test/mem_test.runs/impl_1
# Command line: vivado.exe -log mem_test.vdi -applog -messageDb vivado.pb -mode batch -source mem_test.tcl -notrace
# Log file: H:/EECS_443_project/C8VHDL/Chip8_cur_BAK/chip8/mem_test/mem_test/mem_test.runs/impl_1/mem_test.vdi
# Journal file: H:/EECS_443_project/C8VHDL/Chip8_cur_BAK/chip8/mem_test/mem_test/mem_test.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source mem_test.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 472.563 ; gain = 250.492
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present

*** Halting run - EA reset detected ***



    while executing
"start_step opt_design"
    (file "mem_test.tcl" line 70)
INFO: [Common 17-206] Exiting Vivado at Sat Apr 22 18:32:37 2017...
#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sat Apr 22 18:35:15 2017
# Process ID: 1552
# Current directory: H:/EECS_443_project/C8VHDL/Chip8_cur_BAK/chip8/mem_test/mem_test/mem_test.runs/impl_1
# Command line: vivado.exe -log mem_test.vdi -applog -messageDb vivado.pb -mode batch -source mem_test.tcl -notrace
# Log file: H:/EECS_443_project/C8VHDL/Chip8_cur_BAK/chip8/mem_test/mem_test/mem_test.runs/impl_1/mem_test.vdi
# Journal file: H:/EECS_443_project/C8VHDL/Chip8_cur_BAK/chip8/mem_test/mem_test/mem_test.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source mem_test.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 473.293 ; gain = 251.223
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present

*** Halting run - EA reset detected ***



    while executing
"start_step opt_design"
    (file "mem_test.tcl" line 70)
INFO: [Common 17-206] Exiting Vivado at Sat Apr 22 18:35:44 2017...
#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sat Apr 22 18:38:53 2017
# Process ID: 9044
# Current directory: H:/EECS_443_project/C8VHDL/Chip8_cur_BAK/chip8/mem_test/mem_test/mem_test.runs/impl_1
# Command line: vivado.exe -log mem_test.vdi -applog -messageDb vivado.pb -mode batch -source mem_test.tcl -notrace
# Log file: H:/EECS_443_project/C8VHDL/Chip8_cur_BAK/chip8/mem_test/mem_test/mem_test.runs/impl_1/mem_test.vdi
# Journal file: H:/EECS_443_project/C8VHDL/Chip8_cur_BAK/chip8/mem_test/mem_test/mem_test.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source mem_test.tcl -notrace

*** Halting run - EA reset detected ***



    while executing
"start_step init_design"
    (file "mem_test.tcl" line 48)
INFO: [Common 17-206] Exiting Vivado at Sat Apr 22 18:38:56 2017...
