// Seed: 367153643
`timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  inout id_3;
  output id_2;
  output id_1;
  logic id_4;
  logic id_5;
  reg   id_6;
  assign id_4 = id_5;
  always @(posedge id_5) id_6 <= 1;
endmodule
