#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55bf406810d0 .scope module, "inst_fetch_tb" "inst_fetch_tb" 2 1;
 .timescale 0 0;
v0x55bf406d1f60_0 .var "CLOCK", 0 0;
v0x55bf406d2050_0 .net "inst", 31 0, v0x55bf406d10f0_0;  1 drivers
v0x55bf406d2160_0 .var "rst", 0 0;
S_0x55bf40681250 .scope module, "inst_fetch0" "inst_fetch" 2 17, 3 1 0, S_0x55bf406810d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 32 "inst_o"
v0x55bf406d1ab0_0 .net "clk", 0 0, v0x55bf406d1f60_0;  1 drivers
v0x55bf406d1b50_0 .net "inst_o", 31 0, v0x55bf406d10f0_0;  alias, 1 drivers
v0x55bf406d1c20_0 .net "pc", 5 0, v0x55bf406d08f0_0;  1 drivers
v0x55bf406d1d40_0 .net "rom_ce", 0 0, v0x55bf406b9f30_0;  1 drivers
v0x55bf406d1e30_0 .net "rst", 0 0, v0x55bf406d2160_0;  1 drivers
S_0x55bf406b9cf0 .scope module, "pc0" "pc_reg" 3 11, 4 1 0, S_0x55bf40681250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 6 "pc"
    .port_info 3 /OUTPUT 1 "ce"
v0x55bf406b9f30_0 .var "ce", 0 0;
v0x55bf406d0830_0 .net "clk", 0 0, v0x55bf406d1f60_0;  alias, 1 drivers
v0x55bf406d08f0_0 .var "pc", 5 0;
v0x55bf406d09b0_0 .net "rst", 0 0, v0x55bf406d2160_0;  alias, 1 drivers
E_0x55bf406b8880 .event posedge, v0x55bf406d09b0_0, v0x55bf406d0830_0;
S_0x55bf406d0af0 .scope module, "rom0" "rom" 3 19, 5 1 0, S_0x55bf40681250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ce"
    .port_info 1 /INPUT 6 "addr"
    .port_info 2 /OUTPUT 32 "inst"
v0x55bf406d0f70_0 .net "addr", 5 0, v0x55bf406d08f0_0;  alias, 1 drivers
v0x55bf406d1050_0 .net "ce", 0 0, v0x55bf406b9f30_0;  alias, 1 drivers
v0x55bf406d10f0_0 .var "inst", 31 0;
v0x55bf406d1190 .array "rom", 0 63, 31 0;
v0x55bf406d1190_0 .array/port v0x55bf406d1190, 0;
v0x55bf406d1190_1 .array/port v0x55bf406d1190, 1;
E_0x55bf406b8ea0/0 .event edge, v0x55bf406b9f30_0, v0x55bf406d08f0_0, v0x55bf406d1190_0, v0x55bf406d1190_1;
v0x55bf406d1190_2 .array/port v0x55bf406d1190, 2;
v0x55bf406d1190_3 .array/port v0x55bf406d1190, 3;
v0x55bf406d1190_4 .array/port v0x55bf406d1190, 4;
v0x55bf406d1190_5 .array/port v0x55bf406d1190, 5;
E_0x55bf406b8ea0/1 .event edge, v0x55bf406d1190_2, v0x55bf406d1190_3, v0x55bf406d1190_4, v0x55bf406d1190_5;
v0x55bf406d1190_6 .array/port v0x55bf406d1190, 6;
v0x55bf406d1190_7 .array/port v0x55bf406d1190, 7;
v0x55bf406d1190_8 .array/port v0x55bf406d1190, 8;
v0x55bf406d1190_9 .array/port v0x55bf406d1190, 9;
E_0x55bf406b8ea0/2 .event edge, v0x55bf406d1190_6, v0x55bf406d1190_7, v0x55bf406d1190_8, v0x55bf406d1190_9;
v0x55bf406d1190_10 .array/port v0x55bf406d1190, 10;
v0x55bf406d1190_11 .array/port v0x55bf406d1190, 11;
v0x55bf406d1190_12 .array/port v0x55bf406d1190, 12;
v0x55bf406d1190_13 .array/port v0x55bf406d1190, 13;
E_0x55bf406b8ea0/3 .event edge, v0x55bf406d1190_10, v0x55bf406d1190_11, v0x55bf406d1190_12, v0x55bf406d1190_13;
v0x55bf406d1190_14 .array/port v0x55bf406d1190, 14;
v0x55bf406d1190_15 .array/port v0x55bf406d1190, 15;
v0x55bf406d1190_16 .array/port v0x55bf406d1190, 16;
v0x55bf406d1190_17 .array/port v0x55bf406d1190, 17;
E_0x55bf406b8ea0/4 .event edge, v0x55bf406d1190_14, v0x55bf406d1190_15, v0x55bf406d1190_16, v0x55bf406d1190_17;
v0x55bf406d1190_18 .array/port v0x55bf406d1190, 18;
v0x55bf406d1190_19 .array/port v0x55bf406d1190, 19;
v0x55bf406d1190_20 .array/port v0x55bf406d1190, 20;
v0x55bf406d1190_21 .array/port v0x55bf406d1190, 21;
E_0x55bf406b8ea0/5 .event edge, v0x55bf406d1190_18, v0x55bf406d1190_19, v0x55bf406d1190_20, v0x55bf406d1190_21;
v0x55bf406d1190_22 .array/port v0x55bf406d1190, 22;
v0x55bf406d1190_23 .array/port v0x55bf406d1190, 23;
v0x55bf406d1190_24 .array/port v0x55bf406d1190, 24;
v0x55bf406d1190_25 .array/port v0x55bf406d1190, 25;
E_0x55bf406b8ea0/6 .event edge, v0x55bf406d1190_22, v0x55bf406d1190_23, v0x55bf406d1190_24, v0x55bf406d1190_25;
v0x55bf406d1190_26 .array/port v0x55bf406d1190, 26;
v0x55bf406d1190_27 .array/port v0x55bf406d1190, 27;
v0x55bf406d1190_28 .array/port v0x55bf406d1190, 28;
v0x55bf406d1190_29 .array/port v0x55bf406d1190, 29;
E_0x55bf406b8ea0/7 .event edge, v0x55bf406d1190_26, v0x55bf406d1190_27, v0x55bf406d1190_28, v0x55bf406d1190_29;
v0x55bf406d1190_30 .array/port v0x55bf406d1190, 30;
v0x55bf406d1190_31 .array/port v0x55bf406d1190, 31;
v0x55bf406d1190_32 .array/port v0x55bf406d1190, 32;
v0x55bf406d1190_33 .array/port v0x55bf406d1190, 33;
E_0x55bf406b8ea0/8 .event edge, v0x55bf406d1190_30, v0x55bf406d1190_31, v0x55bf406d1190_32, v0x55bf406d1190_33;
v0x55bf406d1190_34 .array/port v0x55bf406d1190, 34;
v0x55bf406d1190_35 .array/port v0x55bf406d1190, 35;
v0x55bf406d1190_36 .array/port v0x55bf406d1190, 36;
v0x55bf406d1190_37 .array/port v0x55bf406d1190, 37;
E_0x55bf406b8ea0/9 .event edge, v0x55bf406d1190_34, v0x55bf406d1190_35, v0x55bf406d1190_36, v0x55bf406d1190_37;
v0x55bf406d1190_38 .array/port v0x55bf406d1190, 38;
v0x55bf406d1190_39 .array/port v0x55bf406d1190, 39;
v0x55bf406d1190_40 .array/port v0x55bf406d1190, 40;
v0x55bf406d1190_41 .array/port v0x55bf406d1190, 41;
E_0x55bf406b8ea0/10 .event edge, v0x55bf406d1190_38, v0x55bf406d1190_39, v0x55bf406d1190_40, v0x55bf406d1190_41;
v0x55bf406d1190_42 .array/port v0x55bf406d1190, 42;
v0x55bf406d1190_43 .array/port v0x55bf406d1190, 43;
v0x55bf406d1190_44 .array/port v0x55bf406d1190, 44;
v0x55bf406d1190_45 .array/port v0x55bf406d1190, 45;
E_0x55bf406b8ea0/11 .event edge, v0x55bf406d1190_42, v0x55bf406d1190_43, v0x55bf406d1190_44, v0x55bf406d1190_45;
v0x55bf406d1190_46 .array/port v0x55bf406d1190, 46;
v0x55bf406d1190_47 .array/port v0x55bf406d1190, 47;
v0x55bf406d1190_48 .array/port v0x55bf406d1190, 48;
v0x55bf406d1190_49 .array/port v0x55bf406d1190, 49;
E_0x55bf406b8ea0/12 .event edge, v0x55bf406d1190_46, v0x55bf406d1190_47, v0x55bf406d1190_48, v0x55bf406d1190_49;
v0x55bf406d1190_50 .array/port v0x55bf406d1190, 50;
v0x55bf406d1190_51 .array/port v0x55bf406d1190, 51;
v0x55bf406d1190_52 .array/port v0x55bf406d1190, 52;
v0x55bf406d1190_53 .array/port v0x55bf406d1190, 53;
E_0x55bf406b8ea0/13 .event edge, v0x55bf406d1190_50, v0x55bf406d1190_51, v0x55bf406d1190_52, v0x55bf406d1190_53;
v0x55bf406d1190_54 .array/port v0x55bf406d1190, 54;
v0x55bf406d1190_55 .array/port v0x55bf406d1190, 55;
v0x55bf406d1190_56 .array/port v0x55bf406d1190, 56;
v0x55bf406d1190_57 .array/port v0x55bf406d1190, 57;
E_0x55bf406b8ea0/14 .event edge, v0x55bf406d1190_54, v0x55bf406d1190_55, v0x55bf406d1190_56, v0x55bf406d1190_57;
v0x55bf406d1190_58 .array/port v0x55bf406d1190, 58;
v0x55bf406d1190_59 .array/port v0x55bf406d1190, 59;
v0x55bf406d1190_60 .array/port v0x55bf406d1190, 60;
v0x55bf406d1190_61 .array/port v0x55bf406d1190, 61;
E_0x55bf406b8ea0/15 .event edge, v0x55bf406d1190_58, v0x55bf406d1190_59, v0x55bf406d1190_60, v0x55bf406d1190_61;
v0x55bf406d1190_62 .array/port v0x55bf406d1190, 62;
v0x55bf406d1190_63 .array/port v0x55bf406d1190, 63;
E_0x55bf406b8ea0/16 .event edge, v0x55bf406d1190_62, v0x55bf406d1190_63;
E_0x55bf406b8ea0 .event/or E_0x55bf406b8ea0/0, E_0x55bf406b8ea0/1, E_0x55bf406b8ea0/2, E_0x55bf406b8ea0/3, E_0x55bf406b8ea0/4, E_0x55bf406b8ea0/5, E_0x55bf406b8ea0/6, E_0x55bf406b8ea0/7, E_0x55bf406b8ea0/8, E_0x55bf406b8ea0/9, E_0x55bf406b8ea0/10, E_0x55bf406b8ea0/11, E_0x55bf406b8ea0/12, E_0x55bf406b8ea0/13, E_0x55bf406b8ea0/14, E_0x55bf406b8ea0/15, E_0x55bf406b8ea0/16;
    .scope S_0x55bf406b9cf0;
T_0 ;
    %wait E_0x55bf406b8880;
    %load/vec4 v0x55bf406d09b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %assign/vec4 v0x55bf406b9f30_0, 0;
    %load/vec4 v0x55bf406b9f30_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.2, 8;
    %load/vec4 v0x55bf406d08f0_0;
    %addi 1, 0, 6;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %assign/vec4 v0x55bf406d08f0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55bf406d0af0;
T_1 ;
    %vpi_call 5 10 "$readmemh", "rom.data", v0x55bf406d1190 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55bf406d0af0;
T_2 ;
    %wait E_0x55bf406b8ea0;
    %load/vec4 v0x55bf406d1050_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.0, 8;
    %load/vec4 v0x55bf406d0f70_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x55bf406d1190, 4;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %assign/vec4 v0x55bf406d10f0_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55bf406810d0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf406d1f60_0, 0, 1;
T_3.0 ;
    %delay 10, 0;
    %load/vec4 v0x55bf406d1f60_0;
    %inv;
    %store/vec4 v0x55bf406d1f60_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0x55bf406810d0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bf406d2160_0, 0, 1;
    %delay 195, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bf406d2160_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 14 "$stop" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x55bf406810d0;
T_5 ;
    %vpi_call 2 25 "$monitor", $time, "inst = %h", v0x55bf406d2050_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x55bf406810d0;
T_6 ;
    %vpi_call 2 29 "$dumpfile", "inst_fetch.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "inst_fetch_tb.v";
    "inst_fetch.v";
    "pc.v";
    "rom.v";
