{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651260682096 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651260682096 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 29 19:31:21 2022 " "Processing started: Fri Apr 29 19:31:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651260682096 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1651260682096 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta BasicWatch -c BasicWatch " "Command: quartus_sta BasicWatch -c BasicWatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1651260682096 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1651260682160 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1651260682256 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1651260682272 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651260682310 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651260682310 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "The Timing Analyzer is analyzing 11 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1651260682639 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "BasicWatch.sdc " "Synopsys Design Constraints File file not found: 'BasicWatch.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1651260682670 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1651260682670 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FreqDivider:FreqDivider\|clkOut FreqDivider:FreqDivider\|clkOut " "create_clock -period 1.000 -name FreqDivider:FreqDivider\|clkOut FreqDivider:FreqDivider\|clkOut" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651260682670 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651260682670 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[1\] KEY\[1\] " "create_clock -period 1.000 -name KEY\[1\] KEY\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651260682670 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651260682670 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "hor_count~35\|combout " "Node \"hor_count~35\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651260682670 ""} { "Warning" "WSTA_SCC_NODE" "hor_count\[4\]~18\|datad " "Node \"hor_count\[4\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651260682670 ""} { "Warning" "WSTA_SCC_NODE" "hor_count\[4\]~18\|combout " "Node \"hor_count\[4\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651260682670 ""} { "Warning" "WSTA_SCC_NODE" "hor_count~35\|datab " "Node \"hor_count~35\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651260682670 ""}  } { { "BasicWatch.vhd" "" { Text "C:/Users/danie/Disciplinas/2semestre/LSD/Aula05/Part4/BasicWatch.vhd" 14 -1 0 } } { "BasicWatch.vhd" "" { Text "C:/Users/danie/Disciplinas/2semestre/LSD/Aula05/Part4/BasicWatch.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1651260682670 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "hor_count\[3\]~2\|combout " "Node \"hor_count\[3\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651260682670 ""} { "Warning" "WSTA_SCC_NODE" "hor_count~38\|datab " "Node \"hor_count~38\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651260682670 ""} { "Warning" "WSTA_SCC_NODE" "hor_count~38\|combout " "Node \"hor_count~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651260682670 ""} { "Warning" "WSTA_SCC_NODE" "hor_count\[3\]~2\|datac " "Node \"hor_count\[3\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651260682670 ""}  } { { "BasicWatch.vhd" "" { Text "C:/Users/danie/Disciplinas/2semestre/LSD/Aula05/Part4/BasicWatch.vhd" 23 -1 0 } } { "BasicWatch.vhd" "" { Text "C:/Users/danie/Disciplinas/2semestre/LSD/Aula05/Part4/BasicWatch.vhd" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1651260682670 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "hor_count\[2\]~14\|combout " "Node \"hor_count\[2\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651260682670 ""} { "Warning" "WSTA_SCC_NODE" "hor_count~39\|dataa " "Node \"hor_count~39\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651260682670 ""} { "Warning" "WSTA_SCC_NODE" "hor_count~39\|combout " "Node \"hor_count~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651260682670 ""} { "Warning" "WSTA_SCC_NODE" "hor_count\[2\]~14\|datac " "Node \"hor_count\[2\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651260682670 ""}  } { { "BasicWatch.vhd" "" { Text "C:/Users/danie/Disciplinas/2semestre/LSD/Aula05/Part4/BasicWatch.vhd" 23 -1 0 } } { "BasicWatch.vhd" "" { Text "C:/Users/danie/Disciplinas/2semestre/LSD/Aula05/Part4/BasicWatch.vhd" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1651260682670 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "hor_count\[1\]~10\|combout " "Node \"hor_count\[1\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651260682670 ""} { "Warning" "WSTA_SCC_NODE" "hor_count~41\|dataa " "Node \"hor_count~41\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651260682670 ""} { "Warning" "WSTA_SCC_NODE" "hor_count~41\|combout " "Node \"hor_count~41\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651260682670 ""} { "Warning" "WSTA_SCC_NODE" "hor_count\[1\]~10\|datad " "Node \"hor_count\[1\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651260682670 ""}  } { { "BasicWatch.vhd" "" { Text "C:/Users/danie/Disciplinas/2semestre/LSD/Aula05/Part4/BasicWatch.vhd" 23 -1 0 } } { "BasicWatch.vhd" "" { Text "C:/Users/danie/Disciplinas/2semestre/LSD/Aula05/Part4/BasicWatch.vhd" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1651260682670 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "hor_count\[0\]~6\|combout " "Node \"hor_count\[0\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651260682670 ""} { "Warning" "WSTA_SCC_NODE" "hor_count~42\|datad " "Node \"hor_count~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651260682670 ""} { "Warning" "WSTA_SCC_NODE" "hor_count~42\|combout " "Node \"hor_count~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651260682670 ""} { "Warning" "WSTA_SCC_NODE" "hor_count\[0\]~6\|datab " "Node \"hor_count\[0\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651260682670 ""}  } { { "BasicWatch.vhd" "" { Text "C:/Users/danie/Disciplinas/2semestre/LSD/Aula05/Part4/BasicWatch.vhd" 23 -1 0 } } { "BasicWatch.vhd" "" { Text "C:/Users/danie/Disciplinas/2semestre/LSD/Aula05/Part4/BasicWatch.vhd" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1651260682670 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "min_count\[5\]~18\|combout " "Node \"min_count\[5\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651260682670 ""} { "Warning" "WSTA_SCC_NODE" "min_count~39\|datab " "Node \"min_count~39\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651260682670 ""} { "Warning" "WSTA_SCC_NODE" "min_count~39\|combout " "Node \"min_count~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651260682670 ""} { "Warning" "WSTA_SCC_NODE" "min_count\[5\]~18\|datad " "Node \"min_count\[5\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651260682670 ""}  } { { "BasicWatch.vhd" "" { Text "C:/Users/danie/Disciplinas/2semestre/LSD/Aula05/Part4/BasicWatch.vhd" 23 -1 0 } } { "BasicWatch.vhd" "" { Text "C:/Users/danie/Disciplinas/2semestre/LSD/Aula05/Part4/BasicWatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1651260682670 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "min_count\[4\]~22\|combout " "Node \"min_count\[4\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651260682670 ""} { "Warning" "WSTA_SCC_NODE" "min_count~42\|datab " "Node \"min_count~42\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651260682670 ""} { "Warning" "WSTA_SCC_NODE" "min_count~42\|combout " "Node \"min_count~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651260682670 ""} { "Warning" "WSTA_SCC_NODE" "min_count\[4\]~22\|datad " "Node \"min_count\[4\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651260682670 ""}  } { { "BasicWatch.vhd" "" { Text "C:/Users/danie/Disciplinas/2semestre/LSD/Aula05/Part4/BasicWatch.vhd" 23 -1 0 } } { "BasicWatch.vhd" "" { Text "C:/Users/danie/Disciplinas/2semestre/LSD/Aula05/Part4/BasicWatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1651260682670 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "min_count\[3\]~2\|combout " "Node \"min_count\[3\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651260682670 ""} { "Warning" "WSTA_SCC_NODE" "min_count~44\|datab " "Node \"min_count~44\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651260682670 ""} { "Warning" "WSTA_SCC_NODE" "min_count~44\|combout " "Node \"min_count~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651260682670 ""} { "Warning" "WSTA_SCC_NODE" "min_count\[3\]~2\|datac " "Node \"min_count\[3\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651260682670 ""}  } { { "BasicWatch.vhd" "" { Text "C:/Users/danie/Disciplinas/2semestre/LSD/Aula05/Part4/BasicWatch.vhd" 23 -1 0 } } { "BasicWatch.vhd" "" { Text "C:/Users/danie/Disciplinas/2semestre/LSD/Aula05/Part4/BasicWatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1651260682670 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "min_count\[2\]~14\|combout " "Node \"min_count\[2\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651260682670 ""} { "Warning" "WSTA_SCC_NODE" "min_count~46\|datac " "Node \"min_count~46\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651260682670 ""} { "Warning" "WSTA_SCC_NODE" "min_count~46\|combout " "Node \"min_count~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651260682670 ""} { "Warning" "WSTA_SCC_NODE" "min_count\[2\]~14\|dataa " "Node \"min_count\[2\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651260682670 ""}  } { { "BasicWatch.vhd" "" { Text "C:/Users/danie/Disciplinas/2semestre/LSD/Aula05/Part4/BasicWatch.vhd" 23 -1 0 } } { "BasicWatch.vhd" "" { Text "C:/Users/danie/Disciplinas/2semestre/LSD/Aula05/Part4/BasicWatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1651260682670 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "min_count\[1\]~10\|combout " "Node \"min_count\[1\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651260682670 ""} { "Warning" "WSTA_SCC_NODE" "min_count~48\|datac " "Node \"min_count~48\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651260682670 ""} { "Warning" "WSTA_SCC_NODE" "min_count~48\|combout " "Node \"min_count~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651260682670 ""} { "Warning" "WSTA_SCC_NODE" "min_count\[1\]~10\|datab " "Node \"min_count\[1\]~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651260682670 ""}  } { { "BasicWatch.vhd" "" { Text "C:/Users/danie/Disciplinas/2semestre/LSD/Aula05/Part4/BasicWatch.vhd" 23 -1 0 } } { "BasicWatch.vhd" "" { Text "C:/Users/danie/Disciplinas/2semestre/LSD/Aula05/Part4/BasicWatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1651260682670 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "min_count\[0\]~6\|combout " "Node \"min_count\[0\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651260682670 ""} { "Warning" "WSTA_SCC_NODE" "min_count~49\|datad " "Node \"min_count~49\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651260682670 ""} { "Warning" "WSTA_SCC_NODE" "min_count~49\|combout " "Node \"min_count~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651260682670 ""} { "Warning" "WSTA_SCC_NODE" "min_count\[0\]~6\|datab " "Node \"min_count\[0\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651260682670 ""}  } { { "BasicWatch.vhd" "" { Text "C:/Users/danie/Disciplinas/2semestre/LSD/Aula05/Part4/BasicWatch.vhd" 23 -1 0 } } { "BasicWatch.vhd" "" { Text "C:/Users/danie/Disciplinas/2semestre/LSD/Aula05/Part4/BasicWatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1651260682670 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1651260682670 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651260682670 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1651260682670 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1651260682670 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651260682702 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651260682702 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.144 " "Worst-case setup slack is -7.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260682702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260682702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.144             -85.995 FreqDivider:FreqDivider\|clkOut  " "   -7.144             -85.995 FreqDivider:FreqDivider\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260682702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.648             -45.428 KEY\[1\]  " "   -6.648             -45.428 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260682702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.851             -68.987 CLOCK_50  " "   -3.851             -68.987 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260682702 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651260682702 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.654 " "Worst-case hold slack is 0.654" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260682706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260682706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.654               0.000 CLOCK_50  " "    0.654               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260682706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.671               0.000 FreqDivider:FreqDivider\|clkOut  " "    0.671               0.000 FreqDivider:FreqDivider\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260682706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.095               0.000 KEY\[1\]  " "    1.095               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260682706 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651260682706 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.777 " "Worst-case recovery slack is -1.777" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260682706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260682706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.777             -19.142 FreqDivider:FreqDivider\|clkOut  " "   -1.777             -19.142 FreqDivider:FreqDivider\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260682706 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651260682706 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.485 " "Worst-case removal slack is 1.485" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260682706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260682706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.485               0.000 FreqDivider:FreqDivider\|clkOut  " "    1.485               0.000 FreqDivider:FreqDivider\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260682706 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651260682706 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260682706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260682706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -45.405 CLOCK_50  " "   -3.000             -45.405 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260682706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 KEY\[1\]  " "   -3.000              -3.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260682706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -21.845 FreqDivider:FreqDivider\|clkOut  " "   -1.285             -21.845 FreqDivider:FreqDivider\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260682706 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651260682706 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651260682754 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1651260682776 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1651260682968 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651260683000 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651260683016 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651260683016 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.456 " "Worst-case setup slack is -6.456" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260683016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260683016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.456             -77.393 FreqDivider:FreqDivider\|clkOut  " "   -6.456             -77.393 FreqDivider:FreqDivider\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260683016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.885             -39.449 KEY\[1\]  " "   -5.885             -39.449 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260683016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.469             -59.035 CLOCK_50  " "   -3.469             -59.035 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260683016 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651260683016 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.598 " "Worst-case hold slack is 0.598" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260683016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260683016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.598               0.000 CLOCK_50  " "    0.598               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260683016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.611               0.000 FreqDivider:FreqDivider\|clkOut  " "    0.611               0.000 FreqDivider:FreqDivider\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260683016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.984               0.000 KEY\[1\]  " "    0.984               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260683016 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651260683016 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.566 " "Worst-case recovery slack is -1.566" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260683016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260683016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.566             -16.866 FreqDivider:FreqDivider\|clkOut  " "   -1.566             -16.866 FreqDivider:FreqDivider\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260683016 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651260683016 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.505 " "Worst-case removal slack is 1.505" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260683032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260683032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.505               0.000 FreqDivider:FreqDivider\|clkOut  " "    1.505               0.000 FreqDivider:FreqDivider\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260683032 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651260683032 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260683032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260683032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -45.405 CLOCK_50  " "   -3.000             -45.405 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260683032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 KEY\[1\]  " "   -3.000              -3.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260683032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -21.845 FreqDivider:FreqDivider\|clkOut  " "   -1.285             -21.845 FreqDivider:FreqDivider\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260683032 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651260683032 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651260683098 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651260683163 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651260683163 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651260683163 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.341 " "Worst-case setup slack is -3.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260683163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260683163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.341             -41.582 FreqDivider:FreqDivider\|clkOut  " "   -3.341             -41.582 FreqDivider:FreqDivider\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260683163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.167             -21.612 KEY\[1\]  " "   -3.167             -21.612 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260683163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.392             -17.646 CLOCK_50  " "   -1.392             -17.646 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260683163 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651260683163 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.176 " "Worst-case hold slack is 0.176" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260683178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260683178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 FreqDivider:FreqDivider\|clkOut  " "    0.176               0.000 FreqDivider:FreqDivider\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260683178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 CLOCK_50  " "    0.298               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260683178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 KEY\[1\]  " "    0.500               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260683178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651260683178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.097 " "Worst-case recovery slack is -1.097" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260683178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260683178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.097             -11.889 FreqDivider:FreqDivider\|clkOut  " "   -1.097             -11.889 FreqDivider:FreqDivider\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260683178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651260683178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.588 " "Worst-case removal slack is 0.588" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260683178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260683178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.588               0.000 FreqDivider:FreqDivider\|clkOut  " "    0.588               0.000 FreqDivider:FreqDivider\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260683178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651260683178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260683178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260683178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -37.980 CLOCK_50  " "   -3.000             -37.980 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260683178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.064 KEY\[1\]  " "   -3.000              -3.064 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260683178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -17.000 FreqDivider:FreqDivider\|clkOut  " "   -1.000             -17.000 FreqDivider:FreqDivider\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651260683178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651260683178 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651260683570 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651260683570 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 61 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651260683634 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 29 19:31:23 2022 " "Processing ended: Fri Apr 29 19:31:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651260683634 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651260683634 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651260683634 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1651260683634 ""}
