# Loading project Block Simulation
# Compile of ADC_to_Signed.v was successful.
# Compile of ADC_to_Signed.v was successful with warnings.
# Compile of ADC_to_Signed.v was successful.
# Compile of control_unit.v failed with 2 errors.
# Compile of control_unit.v failed with 2 errors.
# Compile of control_unit.v failed with 3 errors.
# Compile of control_unit.v failed with 4 errors.
# Compile of control_unit.v was successful.
vsim work.control_unit
# vsim work.control_unit 
# Start time: 11:35:22 on Jun 08,2017
# Loading work.control_unit
add wave -position insertpoint sim:/control_unit/*
# Compile of control_unit.v was successful.
vsim work.control_unit
# End time: 11:36:58 on Jun 08,2017, Elapsed time: 0:01:36
# Errors: 0, Warnings: 0
# vsim work.control_unit 
# Start time: 11:36:58 on Jun 08,2017
# Loading work.control_unit
add wave -position insertpoint sim:/control_unit/*
# Can't move the Now cursor.
# Compile of control_unit.v was successful.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
wave create -pattern none -portmode input -language vlog /control_unit/eoc_signal
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
# control_unit
wave create -pattern none -portmode input -language vlog /control_unit/eoc_noise
# control_unit
wave create -pattern none -portmode input -language vlog /control_unit/complete_signal
# control_unit
wave create -pattern none -portmode input -language vlog /control_unit/complete_noise
# control_unit
wave create -pattern none -portmode input -language vlog /control_unit/complete_comparator
# control_unit
wave create -pattern none -portmode output -language vlog /control_unit/done_signal
# control_unit
wave create -pattern none -portmode output -language vlog /control_unit/done_noise
# control_unit
wave create -pattern none -portmode output -language vlog /control_unit/start_comparator
# control_unit
# Window cannot be closed because the modal window "popup" is still open.
# Window cannot be closed because the modal window "popup" is still open.
# Window cannot be closed because the modal window "popup" is still open.
wave modify -driver freeze -pattern constant -value 1 -starttime 0ps -endtime 1000ps Edit:/control_unit/eoc_signal
# control_unit
wave modify -driver freeze -pattern constant -value 1 -starttime 0ps -endtime 1000ps Edit:/control_unit/eoc_noise
# control_unit
wave modify -driver freeze -pattern constant -value 1 -starttime 0ps -endtime 1000ps Edit:/control_unit/complete_signal
# control_unit
wave modify -driver freeze -pattern constant -value 1 -starttime 0ps -endtime 1000ps Edit:/control_unit/complete_noise
# control_unit
wave modify -driver freeze -pattern constant -value 1 -starttime 0ps -endtime 1000ps Edit:/control_unit/complete_comparator
# control_unit
wave modify -driver expectedOutput -pattern constant -value 1 -starttime 0ps -endtime 1000ps Edit:/control_unit/done_signal
# control_unit
wave modify -driver expectedOutput -pattern constant -value 1 -starttime 0ps -endtime 1000ps Edit:/control_unit/done_noise
# control_unit
wave modify -driver expectedOutput -pattern constant -value 1 -starttime 0ps -endtime 1000ps Edit:/control_unit/start_comparator
# control_unit
wave export -file /home/wsrg/verilog/research-ayush/source/control_unit_tb.v -starttime 0 -endtime 10000 -format vlog -designunit control_unit
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Compile of control_unit_tb.v was successful.
vsim {work.\comparator_tb.v }
# End time: 14:09:57 on Jun 08,2017, Elapsed time: 2:32:59
# Errors: 1, Warnings: 3
# vsim work.\comparator_tb.v  
# Start time: 14:09:57 on Jun 08,2017
# Loading work.\comparator_tb.v 
# Loading work.comparator
add wave -position insertpoint {sim:/\comparator_tb.v /*}
run
vsim {work.\control_unit_tb.v }
# End time: 14:10:40 on Jun 08,2017, Elapsed time: 0:00:43
# Errors: 0, Warnings: 0
# vsim work.\control_unit_tb.v  
# Start time: 14:10:40 on Jun 08,2017
# Loading work.\control_unit_tb.v 
# Loading work.control_unit
add wave -position insertpoint {sim:/\control_unit_tb.v /*}
run
run
run
run
# Compile of square_adder.v failed with 1 errors.
# Compile of square_adder.v was successful.
# Compile of comparator.v was successful.
# Compile of square_adder.v was successful.
# Compile of test_bench.v failed with 1 errors.
# 3 compiles, 1 failed with 1 error.
# Compile of test_bench.v failed with 1 errors.
# Compile of test_bench.v failed with 1 errors.
# Compile of test_bench.v was successful.
vsim work.test_bench
# End time: 15:56:58 on Jun 09,2017, Elapsed time: 25:46:18
# Errors: 0, Warnings: 0
# vsim work.test_bench 
# Start time: 15:56:58 on Jun 09,2017
# Loading work.test_bench
# Loading work.square_adder
# Loading work.comparator
# ** Error (suppressible): (vsim-3053) /home/wsrg/verilog/research-ayush/source/test_bench.v(18): Illegal output or inout port connection for port 'signal_out'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/square_adder_signal File: /home/wsrg/verilog/research-ayush/source/square_adder.v
# ** Error (suppressible): (vsim-3053) /home/wsrg/verilog/research-ayush/source/test_bench.v(18): Illegal output or inout port connection for port 'standby'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/square_adder_signal File: /home/wsrg/verilog/research-ayush/source/square_adder.v
# ** Error (suppressible): (vsim-3053) /home/wsrg/verilog/research-ayush/source/test_bench.v(18): Illegal output or inout port connection for port 'complete'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/square_adder_signal File: /home/wsrg/verilog/research-ayush/source/square_adder.v
# ** Error (suppressible): (vsim-3053) /home/wsrg/verilog/research-ayush/source/test_bench.v(27): Illegal output or inout port connection for port 'signal_out'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/square_adder_noise File: /home/wsrg/verilog/research-ayush/source/square_adder.v
# ** Error (suppressible): (vsim-3053) /home/wsrg/verilog/research-ayush/source/test_bench.v(27): Illegal output or inout port connection for port 'standby'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/square_adder_noise File: /home/wsrg/verilog/research-ayush/source/square_adder.v
# ** Error (suppressible): (vsim-3053) /home/wsrg/verilog/research-ayush/source/test_bench.v(27): Illegal output or inout port connection for port 'complete'.
#    Time: 0 ps  Iteration: 0  Instance: /test_bench/square_adder_noise File: /home/wsrg/verilog/research-ayush/source/square_adder.v
# Error loading design
# End time: 15:56:59 on Jun 09,2017, Elapsed time: 0:00:01
# Errors: 6, Warnings: 0
# Compile of test_bench.v failed with 1 errors.
# Compile of test_bench.v was successful.
vsim work.test_bench
# vsim work.test_bench 
# Start time: 16:09:26 on Jun 09,2017
# Loading work.test_bench
# Loading work.square_adder
# Loading work.comparator
add wave -position insertpoint sim:/test_bench/*
run
run
run
run
run
run
run
# ** Note: $stop    : /home/wsrg/verilog/research-ayush/source/test_bench.v(80)
#    Time: 6010 ps  Iteration: 0  Instance: /test_bench
# Break in Module test_bench at /home/wsrg/verilog/research-ayush/source/test_bench.v line 80
vsim work.square_adder
# End time: 16:12:35 on Jun 09,2017, Elapsed time: 0:03:09
# Errors: 0, Warnings: 0
# vsim work.square_adder 
# Start time: 16:12:35 on Jun 09,2017
# Loading work.square_adder
add wave -position insertpoint sim:/square_adder/*
force -freeze sim:/square_adder/signal_in_real 11001100 0
force -freeze sim:/square_adder/signal_in_imag 00001111 0
force -freeze sim:/square_adder/ready 1 0
force -freeze sim:/square_adder/done 0 0
run
# Compile of square_adder.v was successful.
vsim work.square_adder
# End time: 16:15:55 on Jun 09,2017, Elapsed time: 0:03:20
# Errors: 0, Warnings: 0
# vsim work.square_adder 
# Start time: 16:15:55 on Jun 09,2017
# Loading work.square_adder
add wave -position insertpoint sim:/square_adder/*
force -freeze sim:/square_adder/signal_in_real 11001100 0
force -freeze sim:/square_adder/signal_in_imag 00001101 0
force -freeze sim:/square_adder/ready 1 0
force -freeze sim:/square_adder/done 0 0
run
force -freeze sim:/square_adder/ready 0 0
run
force -freeze sim:/square_adder/signal_in_real 11001111 0
force -freeze sim:/square_adder/signal_in_imag 00001111 0
run
force -freeze sim:/square_adder/ready 1 0
run
force -freeze sim:/square_adder/ready 0 0
force -freeze sim:/square_adder/done 1 0
run
run
vsim work.test_bench
# End time: 16:20:53 on Jun 09,2017, Elapsed time: 0:04:58
# Errors: 0, Warnings: 0
# vsim work.test_bench 
# Start time: 16:20:53 on Jun 09,2017
# Loading work.test_bench
# Loading work.square_adder
# Loading work.comparator
add wave -position insertpoint sim:/test_bench/*
run
run
run
run
run
run
run
# ** Note: $stop    : /home/wsrg/verilog/research-ayush/source/test_bench.v(80)
#    Time: 6010 ps  Iteration: 0  Instance: /test_bench
# Break in Module test_bench at /home/wsrg/verilog/research-ayush/source/test_bench.v line 80
# Compile of counter.v failed with 1 errors.
# Compile of counter.v was successful.
vsim work.counter
# End time: 11:38:27 on Jun 19,2017, Elapsed time: 235:17:34
# Errors: 0, Warnings: 0
# vsim work.counter 
# Start time: 11:38:27 on Jun 19,2017
# Loading work.counter
add wave -position insertpoint sim:/counter/*
force -freeze sim:/counter/clk 1 0, 0 {50 ps} -r 100
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of counter.v failed with 3 errors.
# Compile of counter.v failed with 1 errors.
# Compile of counter.v was successful.
vsim work.counter
# End time: 14:07:19 on Jun 19,2017, Elapsed time: 2:28:52
# Errors: 0, Warnings: 0
# vsim work.counter 
# Start time: 14:07:19 on Jun 19,2017
# Loading work.counter
add wave -position insertpoint sim:/counter/*
force -freeze sim:/counter/clk 1 0, 0 {50 ps} -r 100
run
run
run
# Compile of counter.v was successful.
vsim work.counter
# End time: 14:08:51 on Jun 19,2017, Elapsed time: 0:01:32
# Errors: 0, Warnings: 0
# vsim work.counter 
# Start time: 14:08:51 on Jun 19,2017
# Loading work.counter
add wave -position insertpoint sim:/counter/*
force -freeze sim:/counter/clk 1 0, 0 {50 ps} -r 100
run
run
run
run
# Compile of counter.v was successful.
vsim work.counter
# End time: 14:10:27 on Jun 19,2017, Elapsed time: 0:01:36
# Errors: 0, Warnings: 0
# vsim work.counter 
# Start time: 14:10:27 on Jun 19,2017
# Loading work.counter
add wave -position insertpoint sim:/counter/*
force -freeze sim:/counter/clk 1 0, 0 {50 ps} -r 100
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run -continue
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of counter.v was successful.
vsim work.counter
# End time: 14:13:19 on Jun 19,2017, Elapsed time: 0:02:52
# Errors: 0, Warnings: 0
# vsim work.counter 
# Start time: 14:13:19 on Jun 19,2017
# Loading work.counter
vsim work.counter
# End time: 14:13:27 on Jun 19,2017, Elapsed time: 0:00:08
# Errors: 0, Warnings: 0
# vsim work.counter 
# Start time: 14:13:27 on Jun 19,2017
# Loading work.counter
add wave -position insertpoint sim:/counter/*
force -freeze sim:/counter/clk 1 0, 0 {50 ps} -r 100
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vsim work.test_bench
# End time: 12:03:15 on Jun 20,2017, Elapsed time: 21:49:48
# Errors: 0, Warnings: 0
# vsim work.test_bench 
# Start time: 12:03:15 on Jun 20,2017
# Loading work.test_bench
# Loading work.square_adder
# Loading work.comparator
add wave -position insertpoint sim:/test_bench/*
run -all
# ** Note: $stop    : /home/wsrg/verilog/research-ayush/source/test_bench.v(80)
#    Time: 6010 ps  Iteration: 0  Instance: /test_bench
# Break in Module test_bench at /home/wsrg/verilog/research-ayush/source/test_bench.v line 80
# Compile of main.v failed with 2 errors.
# Compile of main.v failed with 1 errors.
# Compile of main.v was successful.
vsim work.main
# End time: 12:40:30 on Jun 20,2017, Elapsed time: 0:37:15
# Errors: 0, Warnings: 0
# vsim work.main 
# Start time: 12:40:30 on Jun 20,2017
# Loading work.main
# Loading work.counter
# Loading work.square_adder
# Loading work.comparator
# ** Warning: (vsim-3017) /home/wsrg/verilog/research-ayush/source/main.v(23): [TFMPC] - Too few port connections. Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /main/sq_signal File: /home/wsrg/verilog/research-ayush/source/square_adder.v
# ** Warning: (vsim-3722) /home/wsrg/verilog/research-ayush/source/main.v(23): [TFMPC] - Missing connection for port 'standby'.
# ** Warning: (vsim-3017) /home/wsrg/verilog/research-ayush/source/main.v(31): [TFMPC] - Too few port connections. Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /main/sq_noise File: /home/wsrg/verilog/research-ayush/source/square_adder.v
# ** Warning: (vsim-3722) /home/wsrg/verilog/research-ayush/source/main.v(31): [TFMPC] - Missing connection for port 'standby'.
# ** Warning: (vsim-3017) /home/wsrg/verilog/research-ayush/source/main.v(39): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /main/comparator_1 File: /home/wsrg/verilog/research-ayush/source/comparator.v
# ** Warning: (vsim-3015) /home/wsrg/verilog/research-ayush/source/main.v(39): [PCDPC] - Port size (12) does not match connection size (1) for port 'thres'. The port definition is at: /home/wsrg/verilog/research-ayush/source/comparator.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /main/comparator_1 File: /home/wsrg/verilog/research-ayush/source/comparator.v
# ** Error (suppressible): (vsim-3053) /home/wsrg/verilog/research-ayush/source/main.v(39): Illegal output or inout port connection for port 'done'.
#    Time: 0 ps  Iteration: 0  Instance: /main/comparator_1 File: /home/wsrg/verilog/research-ayush/source/comparator.v
# ** Warning: (vsim-3722) /home/wsrg/verilog/research-ayush/source/main.v(39): [TFMPC] - Missing connection for port 'out'.
# Error loading design
# End time: 12:40:30 on Jun 20,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 7
vsim work.main
# vsim work.main 
# Start time: 12:41:08 on Jun 20,2017
# Loading work.main
# Loading work.counter
# Loading work.square_adder
# Loading work.comparator
# ** Warning: (vsim-3017) /home/wsrg/verilog/research-ayush/source/main.v(23): [TFMPC] - Too few port connections. Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /main/sq_signal File: /home/wsrg/verilog/research-ayush/source/square_adder.v
# ** Warning: (vsim-3722) /home/wsrg/verilog/research-ayush/source/main.v(23): [TFMPC] - Missing connection for port 'standby'.
# ** Warning: (vsim-3017) /home/wsrg/verilog/research-ayush/source/main.v(31): [TFMPC] - Too few port connections. Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /main/sq_noise File: /home/wsrg/verilog/research-ayush/source/square_adder.v
# ** Warning: (vsim-3722) /home/wsrg/verilog/research-ayush/source/main.v(31): [TFMPC] - Missing connection for port 'standby'.
# ** Warning: (vsim-3017) /home/wsrg/verilog/research-ayush/source/main.v(39): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /main/comparator_1 File: /home/wsrg/verilog/research-ayush/source/comparator.v
# ** Warning: (vsim-3015) /home/wsrg/verilog/research-ayush/source/main.v(39): [PCDPC] - Port size (12) does not match connection size (1) for port 'thres'. The port definition is at: /home/wsrg/verilog/research-ayush/source/comparator.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /main/comparator_1 File: /home/wsrg/verilog/research-ayush/source/comparator.v
# ** Error (suppressible): (vsim-3053) /home/wsrg/verilog/research-ayush/source/main.v(39): Illegal output or inout port connection for port 'done'.
#    Time: 0 ps  Iteration: 0  Instance: /main/comparator_1 File: /home/wsrg/verilog/research-ayush/source/comparator.v
# ** Warning: (vsim-3722) /home/wsrg/verilog/research-ayush/source/main.v(39): [TFMPC] - Missing connection for port 'out'.
# Error loading design
# End time: 12:41:08 on Jun 20,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 7
# ERROR: No extended dataflow license exists
vsim work.main
# vsim work.main 
# Start time: 12:42:10 on Jun 20,2017
# Loading work.main
# Loading work.counter
# Loading work.square_adder
# Loading work.comparator
# ** Warning: (vsim-3017) /home/wsrg/verilog/research-ayush/source/main.v(23): [TFMPC] - Too few port connections. Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /main/sq_signal File: /home/wsrg/verilog/research-ayush/source/square_adder.v
# ** Warning: (vsim-3722) /home/wsrg/verilog/research-ayush/source/main.v(23): [TFMPC] - Missing connection for port 'standby'.
# ** Warning: (vsim-3017) /home/wsrg/verilog/research-ayush/source/main.v(31): [TFMPC] - Too few port connections. Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /main/sq_noise File: /home/wsrg/verilog/research-ayush/source/square_adder.v
# ** Warning: (vsim-3722) /home/wsrg/verilog/research-ayush/source/main.v(31): [TFMPC] - Missing connection for port 'standby'.
# ** Warning: (vsim-3017) /home/wsrg/verilog/research-ayush/source/main.v(39): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /main/comparator_1 File: /home/wsrg/verilog/research-ayush/source/comparator.v
# ** Warning: (vsim-3015) /home/wsrg/verilog/research-ayush/source/main.v(39): [PCDPC] - Port size (12) does not match connection size (1) for port 'thres'. The port definition is at: /home/wsrg/verilog/research-ayush/source/comparator.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /main/comparator_1 File: /home/wsrg/verilog/research-ayush/source/comparator.v
# ** Error (suppressible): (vsim-3053) /home/wsrg/verilog/research-ayush/source/main.v(39): Illegal output or inout port connection for port 'done'.
#    Time: 0 ps  Iteration: 0  Instance: /main/comparator_1 File: /home/wsrg/verilog/research-ayush/source/comparator.v
# ** Warning: (vsim-3722) /home/wsrg/verilog/research-ayush/source/main.v(39): [TFMPC] - Missing connection for port 'out'.
# Error loading design
# End time: 12:42:10 on Jun 20,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 7
vsim work.square_adder
# vsim work.square_adder 
# Start time: 12:42:18 on Jun 20,2017
# Loading work.square_adder
vsim work.main
# End time: 12:42:36 on Jun 20,2017, Elapsed time: 0:00:18
# Errors: 0, Warnings: 0
# vsim work.main 
# Start time: 12:42:36 on Jun 20,2017
# Loading work.main
# Loading work.counter
# Loading work.square_adder
# Loading work.comparator
# ** Warning: (vsim-3017) /home/wsrg/verilog/research-ayush/source/main.v(23): [TFMPC] - Too few port connections. Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /main/sq_signal File: /home/wsrg/verilog/research-ayush/source/square_adder.v
# ** Warning: (vsim-3722) /home/wsrg/verilog/research-ayush/source/main.v(23): [TFMPC] - Missing connection for port 'standby'.
# ** Warning: (vsim-3017) /home/wsrg/verilog/research-ayush/source/main.v(31): [TFMPC] - Too few port connections. Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /main/sq_noise File: /home/wsrg/verilog/research-ayush/source/square_adder.v
# ** Warning: (vsim-3722) /home/wsrg/verilog/research-ayush/source/main.v(31): [TFMPC] - Missing connection for port 'standby'.
# ** Warning: (vsim-3017) /home/wsrg/verilog/research-ayush/source/main.v(39): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /main/comparator_1 File: /home/wsrg/verilog/research-ayush/source/comparator.v
# ** Warning: (vsim-3015) /home/wsrg/verilog/research-ayush/source/main.v(39): [PCDPC] - Port size (12) does not match connection size (1) for port 'thres'. The port definition is at: /home/wsrg/verilog/research-ayush/source/comparator.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /main/comparator_1 File: /home/wsrg/verilog/research-ayush/source/comparator.v
# ** Error (suppressible): (vsim-3053) /home/wsrg/verilog/research-ayush/source/main.v(39): Illegal output or inout port connection for port 'done'.
#    Time: 0 ps  Iteration: 0  Instance: /main/comparator_1 File: /home/wsrg/verilog/research-ayush/source/comparator.v
# ** Warning: (vsim-3722) /home/wsrg/verilog/research-ayush/source/main.v(39): [TFMPC] - Missing connection for port 'out'.
# Error loading design
# End time: 12:42:36 on Jun 20,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 7
# Compile of square_adder.v was successful.
vsim work.main
# vsim work.main 
# Start time: 12:43:46 on Jun 20,2017
# Loading work.main
# Loading work.counter
# Loading work.square_adder
# Loading work.comparator
# ** Warning: (vsim-3017) /home/wsrg/verilog/research-ayush/source/main.v(39): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /main/comparator_1 File: /home/wsrg/verilog/research-ayush/source/comparator.v
# ** Warning: (vsim-3015) /home/wsrg/verilog/research-ayush/source/main.v(39): [PCDPC] - Port size (12) does not match connection size (1) for port 'thres'. The port definition is at: /home/wsrg/verilog/research-ayush/source/comparator.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /main/comparator_1 File: /home/wsrg/verilog/research-ayush/source/comparator.v
# ** Error (suppressible): (vsim-3053) /home/wsrg/verilog/research-ayush/source/main.v(39): Illegal output or inout port connection for port 'done'.
#    Time: 0 ps  Iteration: 0  Instance: /main/comparator_1 File: /home/wsrg/verilog/research-ayush/source/comparator.v
# ** Warning: (vsim-3722) /home/wsrg/verilog/research-ayush/source/main.v(39): [TFMPC] - Missing connection for port 'out'.
# Error loading design
# End time: 12:43:46 on Jun 20,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 3
# Compile of comparator.v was successful.
vsim work.main
# vsim work.main 
# Start time: 12:43:56 on Jun 20,2017
# Loading work.main
# Loading work.counter
# Loading work.square_adder
# Loading work.comparator
# ** Warning: (vsim-3015) /home/wsrg/verilog/research-ayush/source/main.v(39): [PCDPC] - Port size (12) does not match connection size (1) for port 'thres'. The port definition is at: /home/wsrg/verilog/research-ayush/source/comparator.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /main/comparator_1 File: /home/wsrg/verilog/research-ayush/source/comparator.v
# ** Error: (vsim-3063) /home/wsrg/verilog/research-ayush/source/main.v(39): Port 'done' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /main/comparator_1 File: /home/wsrg/verilog/research-ayush/source/comparator.v
# Error loading design
# End time: 12:43:57 on Jun 20,2017, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
vsim work.main
# vsim work.main 
# Start time: 12:43:59 on Jun 20,2017
# Loading work.main
# Loading work.counter
# Loading work.square_adder
# Loading work.comparator
# ** Warning: (vsim-3015) /home/wsrg/verilog/research-ayush/source/main.v(39): [PCDPC] - Port size (12) does not match connection size (1) for port 'thres'. The port definition is at: /home/wsrg/verilog/research-ayush/source/comparator.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /main/comparator_1 File: /home/wsrg/verilog/research-ayush/source/comparator.v
# ** Error: (vsim-3063) /home/wsrg/verilog/research-ayush/source/main.v(39): Port 'done' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /main/comparator_1 File: /home/wsrg/verilog/research-ayush/source/comparator.v
# Error loading design
# End time: 12:43:59 on Jun 20,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# Compile of main.v was successful.
vsim work.main
# vsim work.main 
# Start time: 12:45:24 on Jun 20,2017
# Loading work.main
# Loading work.counter
# Loading work.square_adder
# Loading work.comparator
# ** Warning: (vsim-3015) /home/wsrg/verilog/research-ayush/source/main.v(39): [PCDPC] - Port size (12) does not match connection size (1) for port 'thres'. The port definition is at: /home/wsrg/verilog/research-ayush/source/comparator.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /main/comparator_1 File: /home/wsrg/verilog/research-ayush/source/comparator.v
# ** Error: (vsim-3063) /home/wsrg/verilog/research-ayush/source/main.v(39): Port 'done' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /main/comparator_1 File: /home/wsrg/verilog/research-ayush/source/comparator.v
# Error loading design
# End time: 12:45:25 on Jun 20,2017, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
# Compile of main.v was successful.
vsim work.main
# vsim work.main 
# Start time: 12:46:48 on Jun 20,2017
# Loading work.main
# Loading work.counter
# Loading work.square_adder
# Loading work.comparator
# ** Error: (vsim-3063) /home/wsrg/verilog/research-ayush/source/main.v(41): Port 'done' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /main/comparator_1 File: /home/wsrg/verilog/research-ayush/source/comparator.v
# Error loading design
# End time: 12:46:48 on Jun 20,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# Compile of main.v was successful.
vsim work.main
# vsim work.main 
# Start time: 12:47:51 on Jun 20,2017
# Loading work.main
# Loading work.counter
# Loading work.square_adder
# Loading work.comparator
add wave -position end sim:/main/*
run
restart
force -freeze sim:/main/clk 1 0, 0 {50 ps} -r 100
run
run
add wave -position end sim:/main/counter_1/*
vsim work.counter
# End time: 13:58:52 on Jun 20,2017, Elapsed time: 1:11:01
# Errors: 0, Warnings: 0
# vsim work.counter 
# Start time: 13:58:52 on Jun 20,2017
# Loading work.counter
add wave -position end sim:/counter/*
force -freeze sim:/counter/clk 1 0, 0 {50 ps} -r 100
run
# Compile of main.v was successful.
vsim work.counter
# End time: 14:04:37 on Jun 20,2017, Elapsed time: 0:05:45
# Errors: 0, Warnings: 0
# vsim work.counter 
# Start time: 14:04:37 on Jun 20,2017
# Loading work.counter
vsim work.main
# End time: 14:04:48 on Jun 20,2017, Elapsed time: 0:00:11
# Errors: 0, Warnings: 0
# vsim work.main 
# Start time: 14:04:48 on Jun 20,2017
# Loading work.main
# Loading work.counter
# Loading work.square_adder
# Loading work.comparator
add wave -position end sim:/main/*
run
add wave -position end sim:/main/counter_1/*
restart
run
force -freeze sim:/main/clk 1 0, 0 {50 ps} -r 100
restart
run
run
run
run
force -freeze sim:/main/clk 1 0, 0 {50 ps} -r 100
restart
run
add wave -position 1 sim:/main/*
vsim work.main
# End time: 14:06:47 on Jun 20,2017, Elapsed time: 0:01:59
# Errors: 0, Warnings: 0
# vsim work.main 
# Start time: 14:06:47 on Jun 20,2017
# Loading work.main
# Loading work.counter
# Loading work.square_adder
# Loading work.comparator
add wave -position end sim:/main/*
add wave -position end sim:/main/counter_1/*
force -freeze sim:/main/clk 1 0, 0 {50 ps} -r 100
run
run
run
run
run
run
run
run
run
run -continue
run -continue
run -continue
run -continue
run -continue
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
force -freeze sim:/main/clk 1 0, 0 {50 ps} -r 100
run
restart
run
restart
run
restart
force -freeze sim:/main/clk 1 0, 0 {50 ps} -r 100
run
run -continue
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position end sim:/main/comparator_1/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/main/thres 000000011111 0
run
run
run
run
force -freeze sim:/main/thres 000001111111 0
run
run
run
run
run
run
run
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Compile of square_adder.v was successful.
# Compile of main.v was successful.
vsim work.main
# End time: 14:42:35 on Jun 20,2017, Elapsed time: 0:35:48
# Errors: 3, Warnings: 1
# vsim work.main 
# Start time: 14:42:35 on Jun 20,2017
# Loading work.main
# Loading work.counter
# Loading work.square_adder
# Loading work.comparator
add wave -position end sim:/main/*
add wave -position end sim:/main/sq_signal/*
add wave -position 12 sim:/main/counter_1/*
vsim work.main
# End time: 14:43:01 on Jun 20,2017, Elapsed time: 0:00:26
# Errors: 0, Warnings: 0
# vsim work.main 
# Start time: 14:43:01 on Jun 20,2017
# Loading work.main
# Loading work.counter
# Loading work.square_adder
# Loading work.comparator
add wave -position end sim:/main/*
add wave -position end sim:/main/counter_1/*
add wave -position end sim:/main/comparator_1/*
force -freeze sim:/main/clk 1 0, 0 {50 ps} -r 100
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/main/thres 00000000001 0
run
run
run
run
force -freeze sim:/main/thres d345 0
# Invalid binary digit: d.
# ** Error: (vsim-4011) Invalid force value: d345 0.
# 
force -freeze sim:/main/thres 345 0
# Invalid binary digit: 3.
# ** Error: (vsim-4011) Invalid force value: 345 0.
# 
run
run
run
run
force -freeze sim:/main/thres d45 0
# Invalid binary digit: d.
# ** Error: (vsim-4011) Invalid force value: d45 0.
# 
run
run
force -freeze sim:/main/thres 10#345 0
run
force -freeze sim:/main/thres 10#31 0
run
restart
force -freeze sim:/main/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/main/thres 10#10 0
run
restart
force -freeze sim:/main/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/main/thres 10#100 0
run
run
restart
force -freeze sim:/main/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/main/thres 10#345 0
run
restart
force -freeze sim:/main/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/main/thres 10#100 0
run
# Compile of comparator.v was successful.
# Compile of square_adder.v was successful.
# Compile of test_bench.v was successful.
# Compile of counter.v was successful.
# Compile of main.v was successful.
# 5 compiles, 0 failed with no errors.
vsim work.main
# End time: 16:49:36 on Jun 20,2017, Elapsed time: 2:06:35
# Errors: 3, Warnings: 0
# vsim work.main 
# Start time: 16:49:36 on Jun 20,2017
# Loading work.main
# Loading work.counter
# Loading work.square_adder
# Loading work.comparator
add wave -position end sim:/main/*
add wave -position end sim:/main/comparator_1/*
force -freeze sim:/main/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/main/thres 10#100 0
run -continue
run
restart
force -freeze sim:/main/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/main/thres 10#200 0
run
restart
force -freeze sim:/main/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/main/thres 10#300 0
run
force -freeze sim:/main/thres 10#250 0
run
force -freeze sim:/main/thres 10#200 0
run
run
force -freeze sim:/main/thres 10#225 0
run
force -freeze sim:/main/thres 10#212 0
run
run
force -freeze sim:/main/thres 10#225 0
run
force -freeze sim:/main/thres 10#201 0
run
noforce sim:/main/thres
force -freeze sim:/main/thres 10#200 0
run
# WARNING: No extended dataflow license exists
force -freeze sim:/main/thres 10#201 0
run
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
restart
force -freeze sim:/main/ready 1 0, 0 {50 ps} -r 100
restart
force -freeze sim:/main/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/main/thres 10#201 0
run
restart
force -freeze sim:/main/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/main/thres 10#200 0
run
# Compile of comparator.v was successful.
vsim work.comparator
# End time: 17:09:26 on Jun 20,2017, Elapsed time: 0:19:50
# Errors: 1, Warnings: 1
# vsim work.comparator 
# Start time: 17:09:26 on Jun 20,2017
# Loading work.comparator
add wave -position end sim:/comparator/*
force -freeze sim:/comparator/signal_in 10#44608510 0
force -freeze sim:/comparator/noise_in 10#44608510 0
force -freeze sim:/comparator/thres 10#200 0
force -freeze sim:/comparator/ready 1 0
run
force -freeze sim:/comparator/thres 10#30 0
run
force -freeze sim:/comparator/thres 10#201 0
run
force -freeze sim:/comparator/signal_in 100 0
force -freeze sim:/comparator/signal_in 10#100 0
force -freeze sim:/comparator/noise_in 10#100 0
run
force -freeze sim:/comparator/noise_in 0 0
run
run
force -freeze sim:/comparator/noise_in 100 0
run
force -freeze sim:/comparator/signal_in 0 0
run
run
run
force -freeze sim:/comparator/ready 1 0, 0 {50 ps} -r 100
restart
force -freeze sim:/comparator/signal_in 10#44608510 0
force -freeze sim:/comparator/noise_in 10#44608510 0
force -freeze sim:/comparator/thres 10#200 0
force -freeze sim:/comparator/ready 1 0
run
force -freeze sim:/comparator/ready 0 0
run
force -freeze sim:/comparator/ready 1 0
force -freeze sim:/comparator/thres 10#201 0
run
force -freeze sim:/comparator/signal_in 10#200 0
force -freeze sim:/comparator/noise_in 10#350 0
run
force -freeze sim:/comparator/thres 10#2 0
run
force -freeze sim:/comparator/ready St0 0
run
force -freeze sim:/comparator/ready St1 0
run
# Compile of comparator_tb.v was successful.
# Compile of comp_tb.v was successful.
vsim {work.\comparator_tb.v }
# End time: 17:34:24 on Jun 20,2017, Elapsed time: 0:24:58
# Errors: 0, Warnings: 0
# vsim work.\comparator_tb.v  
# Start time: 17:34:24 on Jun 20,2017
# Loading work.\comparator_tb.v 
# Loading work.comparator
# ** Warning: (vsim-3015) /home/wsrg/verilog/research-ayush/source/comp_tb.v(11): [PCDPC] - Port size (30) does not match connection size (32) for port 'noise_in'. The port definition is at: /home/wsrg/verilog/research-ayush/source/comparator.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /\comparator_tb.v /DUT File: /home/wsrg/verilog/research-ayush/source/comparator.v
# ** Warning: (vsim-3015) /home/wsrg/verilog/research-ayush/source/comp_tb.v(11): [PCDPC] - Port size (30) does not match connection size (32) for port 'signal_in'. The port definition is at: /home/wsrg/verilog/research-ayush/source/comparator.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /\comparator_tb.v /DUT File: /home/wsrg/verilog/research-ayush/source/comparator.v
add wave -position insertpoint {sim:/\comparator_tb.v /*}
run
# ** Note: $stop    : /home/wsrg/verilog/research-ayush/source/comp_tb.v(57)
#    Time: 10 ns  Iteration: 0  Instance: /\comparator_tb.v 
# Break in Module \comparator_tb.v  at /home/wsrg/verilog/research-ayush/source/comp_tb.v line 57
run -all
# Compile of comparator.v was successful.
# Compile of main.v was successful.
vsim work.main
# End time: 17:42:35 on Jun 20,2017, Elapsed time: 0:08:11
# Errors: 0, Warnings: 2
# vsim work.main 
# Start time: 17:42:35 on Jun 20,2017
# Loading work.main
# Loading work.counter
# Loading work.square_adder
# Loading work.comparator
add wave -position end sim:/main/*
add wave -position end sim:/main/comparator_1/*
force -freeze sim:/main/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/main/thres 10#2 0
run
restart
vsim work.main
# End time: 17:43:47 on Jun 20,2017, Elapsed time: 0:01:12
# Errors: 0, Warnings: 0
# vsim work.main 
# Start time: 17:43:47 on Jun 20,2017
# Loading work.main
# Loading work.counter
# Loading work.square_adder
# Loading work.comparator
add wave -position end sim:/main/*
add wave -position end sim:/main/counter_1/*
add wave -position end sim:/main/comparator_1/*
force -freeze sim:/main/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/main/thres 100 0
run
run
force -freeze sim:/main/thres 10#16 0
run
# Compile of comparator.v was successful with warnings.
# Compile of main.v was successful.
vsim work.main
# End time: 12:48:30 on Jun 21,2017, Elapsed time: 19:04:43
# Errors: 0, Warnings: 0
# vsim work.main 
# Start time: 12:48:30 on Jun 21,2017
# Loading work.main
# Loading work.counter
# Loading work.square_adder
# Loading work.comparator
add wave -position end sim:/main/*
add wave -position end sim:/main/counter_1/*
add wave -position end sim:/main/comparator_1/*
force -freeze sim:/main/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/main/thres 10#10 0
run
# Compile of comparator.v was successful with warnings.
# Compile of square_adder.v was successful.
# Compile of test_bench.v was successful.
# Compile of counter.v was successful.
# Compile of main.v was successful.
# Compile of comp_tb.v was successful.
# 6 compiles, 0 failed with no errors.
vsim work.main
# End time: 12:51:22 on Jun 21,2017, Elapsed time: 0:02:52
# Errors: 0, Warnings: 0
# vsim work.main 
# Start time: 12:51:22 on Jun 21,2017
# Loading work.main
# Loading work.counter
# Loading work.square_adder
# Loading work.comparator
add wave -position end sim:/main/*
add wave -position end sim:/main/counter_1/*
add wave -position end sim:/main/comparator_1/*
force -freeze sim:/main/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/main/thres 10#16 0
run
vsim work.counter
# End time: 13:17:34 on Jun 21,2017, Elapsed time: 0:26:12
# Errors: 0, Warnings: 0
# vsim work.counter 
# Start time: 13:17:34 on Jun 21,2017
# Loading work.counter
add wave -position end sim:/counter/*
force -freeze sim:/counter/clk 1 0, 0 {50 ps} -r 100
run
# WARNING: No extended dataflow license exists
vsim work.main
# End time: 13:21:23 on Jun 21,2017, Elapsed time: 0:03:49
# Errors: 0, Warnings: 1
# vsim work.main 
# Start time: 13:21:23 on Jun 21,2017
# Loading work.main
# Loading work.counter
# Loading work.square_adder
# Loading work.comparator
add wave -position end sim:/main/*
force -freeze sim:/main/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/main/thres 10#10 0
add wave -position end sim:/main/counter_1/*
add wave -position end sim:/main/sq_signal/*
run
add wave -position 28 sim:/main/comparator_1/*
# Compile of comparator.v was successful.
vsim work.main
# End time: 13:41:47 on Jun 21,2017, Elapsed time: 0:20:24
# Errors: 0, Warnings: 0
# vsim work.main 
# Start time: 13:41:47 on Jun 21,2017
# Loading work.main
# Loading work.counter
# Loading work.square_adder
# Loading work.comparator
add wave -position end sim:/main/*
add wave -position end sim:/main/counter_1/*
add wave -position end sim:/main/comparator_1/*
force -freeze sim:/main/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/main/thres 10#10 0
run
force -freeze sim:/main/thres 10#64 0
run
# Compile of clock_divider.v failed with 1 errors.
# Compile of clock_divider.v was successful.
vsim work.clock_divider
# End time: 18:22:27 on Jun 21,2017, Elapsed time: 4:40:40
# Errors: 0, Warnings: 0
# vsim work.clock_divider 
# Start time: 18:22:27 on Jun 21,2017
# Loading work.clock_divider
add wave -position end sim:/clock_divider/*
run
run
run
restart
force -freeze sim:/clock_divider/clk 1 0, 0 {50 ps} -r 100
run -continue
run -continue
run -continue
run -continue
run -continue
run -continue
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of comparator.v was successful.
# Compile of square_adder.v was successful.
# Compile of test_bench.v was successful.
# Compile of counter.v was successful.
# Compile of main.v was successful.
# Compile of comp_tb.v was successful.
# Compile of clock_divider.v was successful.
# 7 compiles, 0 failed with no errors.
vsim work.main
# End time: 19:07:36 on Jun 21,2017, Elapsed time: 0:45:09
# Errors: 0, Warnings: 0
# vsim work.main 
# Start time: 19:07:36 on Jun 21,2017
# Loading work.main
# Loading work.clock_divider
# Loading work.counter
# Loading work.square_adder
# Loading work.comparator
# ** Error: (vsim-3033) /home/wsrg/verilog/research-ayush/source/main.v(61): Instantiation of 'seven_seg' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /main File: /home/wsrg/verilog/research-ayush/source/main.v
#         Searched libraries:
#             /home/wsrg/verilog/research-ayush/Modelsim/working
# ** Error: (vsim-3033) /home/wsrg/verilog/research-ayush/source/main.v(66): Instantiation of 'seven_seg' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /main File: /home/wsrg/verilog/research-ayush/source/main.v
#         Searched libraries:
#             /home/wsrg/verilog/research-ayush/Modelsim/working
# ** Error: (vsim-3033) /home/wsrg/verilog/research-ayush/source/main.v(71): Instantiation of 'seven_seg' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /main File: /home/wsrg/verilog/research-ayush/source/main.v
#         Searched libraries:
#             /home/wsrg/verilog/research-ayush/Modelsim/working
# ** Error: (vsim-3033) /home/wsrg/verilog/research-ayush/source/main.v(76): Instantiation of 'seven_seg' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /main File: /home/wsrg/verilog/research-ayush/source/main.v
#         Searched libraries:
#             /home/wsrg/verilog/research-ayush/Modelsim/working
# ** Error: (vsim-3033) /home/wsrg/verilog/research-ayush/source/main.v(81): Instantiation of 'seven_seg' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /main File: /home/wsrg/verilog/research-ayush/source/main.v
#         Searched libraries:
#             /home/wsrg/verilog/research-ayush/Modelsim/working
# ** Error: (vsim-3033) /home/wsrg/verilog/research-ayush/source/main.v(86): Instantiation of 'seven_seg' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /main File: /home/wsrg/verilog/research-ayush/source/main.v
#         Searched libraries:
#             /home/wsrg/verilog/research-ayush/Modelsim/working
# Error loading design
# End time: 19:07:37 on Jun 21,2017, Elapsed time: 0:00:01
# Errors: 6, Warnings: 0
vsim work.main
# vsim work.main 
# Start time: 19:07:48 on Jun 21,2017
# Loading work.main
# Loading work.clock_divider
# Loading work.counter
# Loading work.square_adder
# Loading work.comparator
# ** Error: (vsim-3033) /home/wsrg/verilog/research-ayush/source/main.v(61): Instantiation of 'seven_seg' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /main File: /home/wsrg/verilog/research-ayush/source/main.v
#         Searched libraries:
#             /home/wsrg/verilog/research-ayush/Modelsim/working
# ** Error: (vsim-3033) /home/wsrg/verilog/research-ayush/source/main.v(66): Instantiation of 'seven_seg' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /main File: /home/wsrg/verilog/research-ayush/source/main.v
#         Searched libraries:
#             /home/wsrg/verilog/research-ayush/Modelsim/working
# ** Error: (vsim-3033) /home/wsrg/verilog/research-ayush/source/main.v(71): Instantiation of 'seven_seg' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /main File: /home/wsrg/verilog/research-ayush/source/main.v
#         Searched libraries:
#             /home/wsrg/verilog/research-ayush/Modelsim/working
# ** Error: (vsim-3033) /home/wsrg/verilog/research-ayush/source/main.v(76): Instantiation of 'seven_seg' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /main File: /home/wsrg/verilog/research-ayush/source/main.v
#         Searched libraries:
#             /home/wsrg/verilog/research-ayush/Modelsim/working
# ** Error: (vsim-3033) /home/wsrg/verilog/research-ayush/source/main.v(81): Instantiation of 'seven_seg' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /main File: /home/wsrg/verilog/research-ayush/source/main.v
#         Searched libraries:
#             /home/wsrg/verilog/research-ayush/Modelsim/working
# ** Error: (vsim-3033) /home/wsrg/verilog/research-ayush/source/main.v(86): Instantiation of 'seven_seg' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /main File: /home/wsrg/verilog/research-ayush/source/main.v
#         Searched libraries:
#             /home/wsrg/verilog/research-ayush/Modelsim/working
# Error loading design
# End time: 19:07:48 on Jun 21,2017, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
vsim work.main
# vsim work.main 
# Start time: 19:07:55 on Jun 21,2017
# Loading work.main
# Loading work.clock_divider
# Loading work.counter
# Loading work.square_adder
# Loading work.comparator
# ** Error: (vsim-3033) /home/wsrg/verilog/research-ayush/source/main.v(61): Instantiation of 'seven_seg' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /main File: /home/wsrg/verilog/research-ayush/source/main.v
#         Searched libraries:
#             /home/wsrg/verilog/research-ayush/Modelsim/working
# ** Error: (vsim-3033) /home/wsrg/verilog/research-ayush/source/main.v(66): Instantiation of 'seven_seg' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /main File: /home/wsrg/verilog/research-ayush/source/main.v
#         Searched libraries:
#             /home/wsrg/verilog/research-ayush/Modelsim/working
# ** Error: (vsim-3033) /home/wsrg/verilog/research-ayush/source/main.v(71): Instantiation of 'seven_seg' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /main File: /home/wsrg/verilog/research-ayush/source/main.v
#         Searched libraries:
#             /home/wsrg/verilog/research-ayush/Modelsim/working
# ** Error: (vsim-3033) /home/wsrg/verilog/research-ayush/source/main.v(76): Instantiation of 'seven_seg' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /main File: /home/wsrg/verilog/research-ayush/source/main.v
#         Searched libraries:
#             /home/wsrg/verilog/research-ayush/Modelsim/working
# ** Error: (vsim-3033) /home/wsrg/verilog/research-ayush/source/main.v(81): Instantiation of 'seven_seg' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /main File: /home/wsrg/verilog/research-ayush/source/main.v
#         Searched libraries:
#             /home/wsrg/verilog/research-ayush/Modelsim/working
# ** Error: (vsim-3033) /home/wsrg/verilog/research-ayush/source/main.v(86): Instantiation of 'seven_seg' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /main File: /home/wsrg/verilog/research-ayush/source/main.v
#         Searched libraries:
#             /home/wsrg/verilog/research-ayush/Modelsim/working
# Error loading design
# End time: 19:07:55 on Jun 21,2017, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# Compile of seven_seg.v was successful.
# Compile of comparator.v was successful.
# Compile of square_adder.v was successful.
# Compile of test_bench.v was successful.
# Compile of counter.v was successful.
# Compile of main.v was successful.
# Compile of comp_tb.v was successful.
# Compile of clock_divider.v was successful.
# Compile of seven_seg.v was successful.
# 8 compiles, 0 failed with no errors.
vsim work.main
# vsim work.main 
# Start time: 19:08:53 on Jun 21,2017
# Loading work.main
# Loading work.clock_divider
# Loading work.counter
# Loading work.square_adder
# Loading work.comparator
# Loading work.seven_seg
add wave -position end sim:/main/*
add wave -position end sim:/main/sq_signal/*
run
restart
force -freeze sim:/main/clk_in 1 0, 0 {50 ps} -r 100
run
run
run
run
run
run
run
run
run
restart
force -freeze sim:/main/clk_in 1 0, 0 {50 ps} -r 100
force -freeze sim:/main/thres 10#10 0
run
run
run
run
run
run
run -continue
run
run
run
run
run
run
run
# Compile of sq_ad_mod.v failed with 1 errors.
# Compile of sq_ad_mod.v was successful.
vsim work.square_adder
# End time: 13:17:00 on Jun 22,2017, Elapsed time: 18:08:07
# Errors: 0, Warnings: 0
# vsim work.square_adder 
# Start time: 13:17:00 on Jun 22,2017
# Loading work.square_adder
add wave -position end sim:/square_adder/*
force -freeze sim:/square_adder/signal_in_real 10#0 0
force -freeze sim:/square_adder/signal_in_imag 10#255 0
run
force -freeze sim:/square_adder/done 1 0
run
restart
force -freeze sim:/square_adder/done 1 0, 0 {50 ps} -r 100
run
restart
force -freeze sim:/square_adder/signal_in_real 10#129 0
force -freeze sim:/square_adder/signal_in_imag 10#126 0
force -freeze sim:/square_adder/ready 1 0, 0 {50 ps} -r 100
run
run
run
# Compile of sq_ad_mod.v was successful.
vsim work.square_adder
# End time: 13:25:12 on Jun 22,2017, Elapsed time: 0:08:12
# Errors: 0, Warnings: 0
# vsim work.square_adder 
# Start time: 13:25:12 on Jun 22,2017
# Loading work.square_adder
add wave -position end sim:/square_adder/*
force -freeze sim:/square_adder/signal_in_real 10#126 0
force -freeze sim:/square_adder/signal_in_imag 10#129 0
# Compile of sq_ad_mod.v was successful.
vsim work.square_adder
# End time: 13:28:35 on Jun 22,2017, Elapsed time: 0:03:23
# Errors: 0, Warnings: 0
# vsim work.square_adder 
# Start time: 13:28:35 on Jun 22,2017
# Loading work.square_adder
add wave -position end sim:/square_adder/*
force -freeze sim:/square_adder/signal_in_real 10#126 0
force -freeze sim:/square_adder/signal_in_imag 10#129 0
force -freeze sim:/square_adder/ready 1 0, 0 {50 ps} -r 100
run
run
run
run
run
# Compile of sq_ad_mod.v was successful.
run
run
run
vsim work.square_adder
# End time: 13:31:43 on Jun 22,2017, Elapsed time: 0:03:08
# Errors: 0, Warnings: 0
# vsim work.square_adder 
# Start time: 13:31:43 on Jun 22,2017
# Loading work.square_adder
add wave -position end sim:/square_adder/*
force -freeze sim:/square_adder/ready 1 0, 0 {50 ps} -r 100
run
run
restart
force -freeze sim:/square_adder/signal_in_real 10#126 0
force -freeze sim:/square_adder/signal_in_imag 10#129 0
force -freeze sim:/square_adder/ready 1 0, 0 {50 ps} -r 100
force -freeze sim:/square_adder/done 0 0
run
run
run
run
run
run
run
run
run
run
restart
vsim work.square_adder
# End time: 13:34:00 on Jun 22,2017, Elapsed time: 0:02:17
# Errors: 0, Warnings: 0
# vsim work.square_adder 
# Start time: 13:34:00 on Jun 22,2017
# Loading work.square_adder
# Compile of sq_ad_mod.v was successful.
vsim work.square_adder
# End time: 13:34:11 on Jun 22,2017, Elapsed time: 0:00:11
# Errors: 0, Warnings: 0
# vsim work.square_adder 
# Start time: 13:34:11 on Jun 22,2017
# Loading work.square_adder
add wave -position end sim:/square_adder/*
force -freeze sim:/square_adder/signal_in_real 10#126 0
force -freeze sim:/square_adder/signal_in_imag 10#129 0
force -freeze sim:/square_adder/ready 1 0, 0 {50 ps} -r 100
force -freeze sim:/square_adder/done 0 0
run
run
run
# Compile of sq_ad_mod.v failed with 6 errors.
# Compile of sq_ad_mod.v was successful.
vsim work.square_adder
# End time: 14:16:59 on Jun 22,2017, Elapsed time: 0:42:48
# Errors: 0, Warnings: 0
# vsim work.square_adder 
# Start time: 14:16:59 on Jun 22,2017
# Loading work.square_adder
add wave -position end sim:/square_adder/*
force -freeze sim:/square_adder/signal_in_real 10#126 0
force -freeze sim:/square_adder/signal_in_imag 10#129 0
force -freeze sim:/square_adder/ready 1 0, 0 {50 ps} -r 100
force -freeze sim:/square_adder/done 0 0
run
run
run
run
force -freeze sim:/square_adder/done St1 0
run
restart
force -freeze sim:/square_adder/signal_in_real 10#126 0
force -freeze sim:/square_adder/signal_in_imag 10#129 0
force -freeze sim:/square_adder/ready 1 0, 0 {50 ps} -r 100
force -freeze sim:/square_adder/done 0 0
run
force -freeze sim:/square_adder/signal_in_real 10#130 0
force -freeze sim:/square_adder/signal_in_imag #130 0
# Invalid binary digit: #.
# ** Error: (vsim-4011) Invalid force value: {#130} 0.
# 
run
run
force -freeze sim:/square_adder/signal_in_imag 10#130 0
force -freeze sim:/square_adder/signal_in_real 10#131 0
run
force -freeze sim:/square_adder/done St1 0
run
run
run
restart
force -freeze sim:/square_adder/signal_in_real 10#127 0
force -freeze sim:/square_adder/signal_in_imag 10#127 0
force -freeze sim:/square_adder/ready 1 0, 0 {50 ps} -r 100
force -freeze sim:/square_adder/done 0 0
run
force -freeze sim:/square_adder/signal_in_real 10#128 0
force -freeze sim:/square_adder/signal_in_imag 10#128 0
run
force -freeze sim:/square_adder/signal_in_real 10#129 0
force -freeze sim:/square_adder/signal_in_imag 10#129 0
run
force -freeze sim:/square_adder/signal_in_real 10#130 0
force -freeze sim:/square_adder/signal_in_imag 10#130 0
run
force -freeze sim:/square_adder/done St1 0
run
# Compile of sq_ad_mod.v was successful.
vsim work.square_adder
# End time: 14:46:03 on Jun 22,2017, Elapsed time: 0:29:04
# Errors: 1, Warnings: 0
# vsim work.square_adder 
# Start time: 14:46:03 on Jun 22,2017
# Loading work.square_adder
add wave -position end sim:/square_adder/*
force -freeze sim:/square_adder/signal_in_real 10#126 0
force -freeze sim:/square_adder/signal_in_imag 10#126 0
force -freeze { sim:/square_adder/ready} 1 0, 0 {50 ps} -r 100
# ** Error (suppressible): (vsim-4008) Object ' sim:/square_adder/ready' not found.
# 
force -freeze sim:/square_adder/ready 1 0, 0 {50 ps} -r 100
force -freeze sim:/square_adder/done 0 0
run
force -freeze sim:/square_adder/signal_in_real 10#127 0
force -freeze sim:/square_adder/signal_in_imag 10#127 0
run
force -freeze sim:/square_adder/signal_in_real 10#128 0
force -freeze sim:/square_adder/signal_in_imag 10#128 0
run
force -freeze sim:/square_adder/signal_in_real 10#129 0
force -freeze sim:/square_adder/signal_in_imag 10#129 0
run
force -freeze sim:/square_adder/signal_in_real 10#130 0
force -freeze sim:/square_adder/signal_in_imag 10#130 0
run
force -freeze sim:/square_adder/done St1 0
run
# Compile of sq_ad_mod.v was successful.
# Compile of square_adder.v was successful.
vsim work.square_adder
# End time: 12:00:02 on Jun 26,2017, Elapsed time: 93:13:59
# Errors: 1, Warnings: 0
# vsim work.square_adder 
# Start time: 12:00:02 on Jun 26,2017
# Loading work.square_adder
add wave -position end sim:/square_adder/*
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
wave create -pattern none -portmode input -language vlog -range 7 0 /square_adder/datar
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
# square_adder
wave create -pattern none -portmode input -language vlog -range 7 0 /square_adder/datai
# square_adder
wave create -pattern none -portmode input -language vlog /square_adder/clk
# square_adder
wave create -pattern none -portmode input -language vlog /square_adder/aclr
# square_adder
wave create -pattern none -portmode output -language vlog -range 31 0 /square_adder/adder_out
# square_adder
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
wave create -pattern none -portmode input -language vlog -range 7 0 /square_adder/datar
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
# square_adder
wave create -pattern none -portmode input -language vlog -range 7 0 /square_adder/datai
# square_adder
wave create -pattern none -portmode input -language vlog /square_adder/clk
# square_adder
wave create -pattern none -portmode input -language vlog /square_adder/aclr
# square_adder
wave create -pattern none -portmode output -language vlog -range 31 0 /square_adder/adder_out
# square_adder
wave modify -driver freeze -pattern constant -value 10#126 -range 7 0 -starttime 0ps -endtime 1000ps Edit:/square_adder/datar
# square_adder
wave modify -driver freeze -pattern constant -value 10#126 -range 7 0 -starttime 0ps -endtime 1000ps Edit:/square_adder/datai
# square_adder
force -freeze Edit:/square_adder/clk 1 0, 0 {50 ps} -r 100
# ** Error (suppressible): (vsim-4008) Object 'Edit:/square_adder/clk' not found.
# 
wave modify -driver freeze -pattern clock -initialvalue (no value) -period 100ps -dutycycle 50 -starttime 0ps -endtime 1000ps Edit:/square_adder/clk
# square_adder
wave modify -driver freeze -pattern constant -value 1 -starttime 0ps -endtime 1000ps Edit:/square_adder/aclr
# square_adder
wave export -file /home/wsrg/verilog/research-ayush/tb.v -starttime 0 -endtime 1000 -format vlog -designunit square_adder
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Compile of tb.v failed with 1 errors.
# Error opening /home/wsrg/verilog/research-ayush/Modelsim/(vlog-13069) /home/wsrg/verilog/research-ayush/tb.v
# Path name '/home/wsrg/verilog/research-ayush/Modelsim/(vlog-13069) /home/wsrg/verilog/research-ayush/tb.v' doesn't exist.
# Error opening /home/wsrg/verilog/research-ayush/Modelsim/(vlog-13069) /home/wsrg/verilog/research-ayush/tb.v
# Path name '/home/wsrg/verilog/research-ayush/Modelsim/(vlog-13069) /home/wsrg/verilog/research-ayush/tb.v' doesn't exist.
# Compile of tb.v was successful.
vsim {work.\tb.v }
# End time: 12:20:06 on Jun 26,2017, Elapsed time: 0:20:04
# Errors: 3, Warnings: 0
# vsim work.\tb.v  
# Start time: 12:20:06 on Jun 26,2017
# Loading work.\tb.v 
# Loading work.square_adder
add wave -position insertpoint {sim:/\tb.v /*}
run
run
run
run
# Compile of tb.v was successful.
vsim {work.\tb.v }
# End time: 12:22:41 on Jun 26,2017, Elapsed time: 0:02:35
# Errors: 0, Warnings: 0
# vsim work.\tb.v  
# Start time: 12:22:41 on Jun 26,2017
# Loading work.\tb.v 
# Loading work.square_adder
add wave -position end {sim:/\tb.v /*}
run
run
run
run
run
run
# ** Note: $stop    : /home/wsrg/verilog/research-ayush/tb.v(45)
#    Time: 600 ps  Iteration: 0  Instance: /\tb.v 
# Break in Module \tb.v  at /home/wsrg/verilog/research-ayush/tb.v line 45
# Compile of square_adder.v was successful.
# Compile of tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim {work.\tb.v }
# End time: 12:25:35 on Jun 26,2017, Elapsed time: 0:02:54
# Errors: 0, Warnings: 0
# vsim work.\tb.v  
# Start time: 12:25:35 on Jun 26,2017
# Loading work.\tb.v 
# Loading work.square_adder
add wave -position end {sim:/\tb.v /*}
run
run
run
run
run
run
# ** Note: $stop    : /home/wsrg/verilog/research-ayush/tb.v(46)
#    Time: 600 ps  Iteration: 0  Instance: /\tb.v 
# Break in Module \tb.v  at /home/wsrg/verilog/research-ayush/tb.v line 46
add wave -position end {sim:/\tb.v /DUT/#ASSIGN#17/*}
add wave -position end {sim:/\tb.v /DUT/*}
add wave -position insertpoint {sim:/\tb.v /DUT/*}
restart
run
# Compile of square_adder.v was successful.
# Compile of tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim {work.\tb.v }
# End time: 12:49:47 on Jun 26,2017, Elapsed time: 0:24:12
# Errors: 0, Warnings: 0
# vsim work.\tb.v  
# Start time: 12:49:47 on Jun 26,2017
# Loading work.\tb.v 
# Loading work.square_adder
# ** Warning: (vsim-3017) /home/wsrg/verilog/research-ayush/tb.v(11): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /\tb.v /DUT File: /home/wsrg/verilog/research-ayush/square_adder.v
# ** Warning: (vsim-3722) /home/wsrg/verilog/research-ayush/tb.v(11): [TFMPC] - Missing connection for port 'clken'.
add wave -position end {sim:/\tb.v /*}
run
run
run
run
run
run
# ** Note: $stop    : /home/wsrg/verilog/research-ayush/tb.v(46)
#    Time: 600 ps  Iteration: 0  Instance: /\tb.v 
# Break in Module \tb.v  at /home/wsrg/verilog/research-ayush/tb.v line 46
restart
# ** Warning: (vsim-3017) /home/wsrg/verilog/research-ayush/tb.v(11): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /\tb.v /DUT File: /home/wsrg/verilog/research-ayush/square_adder.v
# ** Warning: (vsim-3722) /home/wsrg/verilog/research-ayush/tb.v(11): [TFMPC] - Missing connection for port 'clken'.
add wave -position end {sim:/\tb.v /DUT/*}
run
run
run
run
run
run
# ** Note: $stop    : /home/wsrg/verilog/research-ayush/tb.v(46)
#    Time: 600 ps  Iteration: 0  Instance: /\tb.v 
# Break in Module \tb.v  at /home/wsrg/verilog/research-ayush/tb.v line 46
# Compile of square_adder.v was successful.
# Compile of tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim {work.\tb.v }
# End time: 12:55:38 on Jun 26,2017, Elapsed time: 0:05:51
# Errors: 0, Warnings: 4
# vsim work.\tb.v  
# Start time: 12:55:38 on Jun 26,2017
# Loading work.\tb.v 
# Loading work.square_adder
# ** Warning: (vsim-3017) /home/wsrg/verilog/research-ayush/tb.v(11): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /\tb.v /DUT File: /home/wsrg/verilog/research-ayush/square_adder.v
# ** Warning: (vsim-3722) /home/wsrg/verilog/research-ayush/tb.v(11): [TFMPC] - Missing connection for port 'clken'.
add wave -position end {sim:/\tb.v /*}
add wave -position end {sim:/\tb.v /DUT/*}
run -all
# ** Note: $stop    : /home/wsrg/verilog/research-ayush/tb.v(48)
#    Time: 700 ps  Iteration: 0  Instance: /\tb.v 
# Break in Module \tb.v  at /home/wsrg/verilog/research-ayush/tb.v line 48
# Compile of square_adder.v was successful.
# Compile of tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim {work.\tb.v }
# End time: 13:01:36 on Jun 26,2017, Elapsed time: 0:05:58
# Errors: 0, Warnings: 2
# vsim work.\tb.v  
# Start time: 13:01:36 on Jun 26,2017
# Loading work.\tb.v 
# Loading work.square_adder
# ** Warning: (vsim-3017) /home/wsrg/verilog/research-ayush/tb.v(11): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /\tb.v /DUT File: /home/wsrg/verilog/research-ayush/square_adder.v
# ** Warning: (vsim-3722) /home/wsrg/verilog/research-ayush/tb.v(11): [TFMPC] - Missing connection for port 'clken'.
add wave -position end {sim:/\tb.v /*}
add wave -position end {sim:/\tb.v /DUT/*}
run -all
# ** Note: $stop    : /home/wsrg/verilog/research-ayush/tb.v(69)
#    Time: 1300 ps  Iteration: 0  Instance: /\tb.v 
# Break in Module \tb.v  at /home/wsrg/verilog/research-ayush/tb.v line 69
# Compile of square_adder.v was successful.
# Compile of tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim {work.\tb.v }
# End time: 13:03:42 on Jun 26,2017, Elapsed time: 0:02:06
# Errors: 0, Warnings: 2
# vsim work.\tb.v  
# Start time: 13:03:42 on Jun 26,2017
# Loading work.\tb.v 
# Loading work.square_adder
# ** Warning: (vsim-3017) /home/wsrg/verilog/research-ayush/tb.v(11): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /\tb.v /DUT File: /home/wsrg/verilog/research-ayush/square_adder.v
# ** Warning: (vsim-3722) /home/wsrg/verilog/research-ayush/tb.v(11): [TFMPC] - Missing connection for port 'clken'.
add wave -position end {sim:/\tb.v /*}
add wave -position end {sim:/\tb.v /DUT/*}
run -all
# ** Note: $stop    : /home/wsrg/verilog/research-ayush/tb.v(69)
#    Time: 1300 ps  Iteration: 0  Instance: /\tb.v 
# Break in Module \tb.v  at /home/wsrg/verilog/research-ayush/tb.v line 69
# Compile of square_adder.v was successful.
# Compile of tb.v was successful.
# 2 compiles, 0 failed with no errors.
# Compile of counter.v was successful.
# Compile of counter.v was successful.
vsim work.counter
# End time: 14:47:01 on Jun 26,2017, Elapsed time: 1:43:19
# Errors: 0, Warnings: 2
# vsim work.counter 
# Start time: 14:47:01 on Jun 26,2017
# Loading work.counter
add wave -position end sim:/counter/*
force -freeze sim:/counter/clk 1 0, 0 {50 ps} -r 100
# Compile of counter.v failed with 2 errors.
# Compile of counter.v was successful.
vsim work.counter
# End time: 14:53:27 on Jun 26,2017, Elapsed time: 0:06:26
# Errors: 0, Warnings: 0
# vsim work.counter 
# Start time: 14:53:27 on Jun 26,2017
# Loading work.counter
add wave -position end sim:/counter/*
force -freeze sim:/counter/clk 1 0, 0 {50 ps} -r 100
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run -all
# End time: 15:26:16 on Jun 26,2017, Elapsed time: 0:32:49
# Errors: 0, Warnings: 0
