
---------- Begin Simulation Statistics ----------
final_tick                               704128019000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  77137                       # Simulator instruction rate (inst/s)
host_mem_usage                                 685116                       # Number of bytes of host memory used
host_op_rate                                   142068                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1296.39                       # Real time elapsed on the host
host_tick_rate                              543146041                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184174857                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.704128                       # Number of seconds simulated
sim_ticks                                704128019000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.957163                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                10560996                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10565522                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1455                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10562041                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 27                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             194                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              167                       # Number of indirect misses.
system.cpu.branchPred.lookups                10570213                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2714                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           99                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184174857                       # Number of ops (including micro ops) committed
system.cpu.cpi                               7.041280                       # CPI: cycles per instruction
system.cpu.discardedOps                          4280                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           44894830                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2086318                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           169068                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       482923094                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.142020                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        704128019                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640483     53.02%     53.02% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.08% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               23      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082677      1.13%     54.21% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84336952     45.79%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184174857                       # Class of committed instruction
system.cpu.tickCycles                       221204925                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5255463                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10519365                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           62                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5263937                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          414                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10528387                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            414                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 704128019000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                882                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5254865                       # Transaction distribution
system.membus.trans_dist::CleanEvict              589                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5263029                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5263029                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           882                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     15783276                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               15783276                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    673201664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               673201664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5263911                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5263911    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5263911                       # Request fanout histogram
system.membus.respLayer1.occupancy        27694245000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         31538825000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.5                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 704128019000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1249                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10517892                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          465                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1448                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5263201                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5263200                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           721                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          528                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1907                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     15790929                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15792836                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        75904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    673712320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              673788224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5255868                       # Total snoops (count)
system.tol2bus.snoopTraffic                 336311360                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10520318                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000045                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006726                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10519842    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    476      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10520318                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        21055371000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       15791190993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2163999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 704128019000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  120                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  412                       # number of demand (read+write) hits
system.l2.demand_hits::total                      532                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 120                       # number of overall hits
system.l2.overall_hits::.cpu.data                 412                       # number of overall hits
system.l2.overall_hits::total                     532                       # number of overall hits
system.l2.demand_misses::.cpu.inst                601                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            5263317                       # number of demand (read+write) misses
system.l2.demand_misses::total                5263918                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               601                       # number of overall misses
system.l2.overall_misses::.cpu.data           5263317                       # number of overall misses
system.l2.overall_misses::total               5263918                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     60016000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 524855037000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     524915053000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     60016000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 524855037000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    524915053000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              721                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          5263729                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5264450                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             721                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         5263729                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5264450                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.833564                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999922                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999899                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.833564                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999922                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999899                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99860.232945                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 99719.442511                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99719.458586                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99860.232945                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 99719.442511                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99719.458586                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5254865                       # number of writebacks
system.l2.writebacks::total                   5254865                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           600                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       5263312                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5263912                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          600                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      5263312                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5263912                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     47913000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 419588412000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 419636325000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     47913000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 419588412000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 419636325000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.832178                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999921                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999898                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.832178                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999921                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999898                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst        79855                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79719.464094                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79719.479543                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst        79855                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79719.464094                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79719.479543                       # average overall mshr miss latency
system.l2.replacements                        5255868                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5263027                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5263027                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5263027                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5263027                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          460                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              460                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          460                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          460                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               171                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   171                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         5263030                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5263030                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 524825003000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  524825003000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       5263201                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5263201                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999968                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999968                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 99719.173746                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99719.173746                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      5263030                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5263030                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 419564423000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 419564423000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999968                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999968                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79719.177546                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79719.177546                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            120                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                120                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          601                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              601                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     60016000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     60016000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          721                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            721                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.833564                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.833564                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99860.232945                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99860.232945                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          600                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          600                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     47913000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     47913000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.832178                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.832178                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst        79855                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        79855                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           241                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               241                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          287                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             287                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     30034000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     30034000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          528                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           528                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.543561                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.543561                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 104648.083624                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104648.083624                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          282                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          282                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     23989000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     23989000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.534091                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.534091                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 85067.375887                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85067.375887                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 704128019000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8138.877775                       # Cycle average of tags in use
system.l2.tags.total_refs                    10528318                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5264060                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.000038                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.153794                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         3.406560                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8135.317421                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000416                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.993081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993515                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          679                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6781                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          658                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  26320710                       # Number of tag accesses
system.l2.tags.data_accesses                 26320710                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 704128019000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          38400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      336851904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          336890304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        38400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         38400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    336311360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       336311360                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             600                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         5263311                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5263911                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5254865                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5254865                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             54536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         478395824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             478450360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        54536                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            54536                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      477628146                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            477628146                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      477628146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            54536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        478395824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            956078505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5254865.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       600.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5263306.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.011113153250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       328422                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       328422                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15635040                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4926465                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5263911                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5254865                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5263911                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5254865                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            329032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            329054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            329094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            329070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            329023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            329065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            329081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            328937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            328899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            328869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           328834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           329034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           329027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           329024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           328987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           328876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            328393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            328453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            328540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            328528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            328505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            328509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            328522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            328407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            328320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            328320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           328250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           328465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           328466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           328448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           328385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           328335                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.61                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  51103902750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26319530000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            149802140250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9708.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28458.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4810191                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4885047                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.96                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5263911                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5254865                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5263652                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 328412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 328420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 328425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 328423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 328426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 328425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 328440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 328423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 328423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 328423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 328424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 328422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 328423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 328423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 328422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 328422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       823513                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    817.473434                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   708.859075                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   305.602444                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        31830      3.87%      3.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16186      1.97%      5.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        52511      6.38%     12.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        57728      7.01%     19.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        41392      5.03%     24.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        49003      5.95%     30.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        41162      5.00%     35.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        32547      3.95%     39.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       501154     60.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       823513                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       328422                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.027867                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.004334                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.042883                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        328412    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        328422                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       328422                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000286                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000267                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.025880                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           328378     99.99%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               32      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        328422                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              336889984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               336310144                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               336890304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            336311360                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       478.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       477.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    478.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    477.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.73                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  704127956000                       # Total gap between requests
system.mem_ctrls.avgGap                      66940.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        38400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    336851584                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    336310144                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 54535.537521338149                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 478395369.748807013035                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 477626418.669756114483                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          600                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      5263311                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5254865                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     17084000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 149785056250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 17274744387500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28473.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28458.33                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3287381.20                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2939952120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1562621610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18789267000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13712882580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     55583124480.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     166332415350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     130315757280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       389236020420                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        552.791552                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 334369418500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  23512320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 346246280500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2939937840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1562610225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18795021840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13717413540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     55583124480.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     166414381350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     130246733280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       389259222555                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        552.824504                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 334188221250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  23512320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 346427477750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    704128019000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 704128019000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     31869603                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31869603                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     31869603                       # number of overall hits
system.cpu.icache.overall_hits::total        31869603                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          721                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            721                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          721                       # number of overall misses
system.cpu.icache.overall_misses::total           721                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     66242000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     66242000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     66242000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     66242000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31870324                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31870324                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31870324                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31870324                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000023                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000023                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000023                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000023                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 91875.173370                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 91875.173370                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 91875.173370                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 91875.173370                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          465                       # number of writebacks
system.cpu.icache.writebacks::total               465                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          721                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          721                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          721                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          721                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     64800000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     64800000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     64800000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     64800000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 89875.173370                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 89875.173370                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 89875.173370                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 89875.173370                       # average overall mshr miss latency
system.cpu.icache.replacements                    465                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     31869603                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31869603                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          721                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           721                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     66242000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     66242000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31870324                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31870324                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000023                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000023                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 91875.173370                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 91875.173370                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          721                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          721                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     64800000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     64800000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 89875.173370                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 89875.173370                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 704128019000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           244.618926                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31870324                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               721                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          44202.945908                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   244.618926                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.955543                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.955543                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          63741369                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         63741369                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 704128019000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 704128019000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 704128019000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     75856549                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         75856549                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     75856583                       # number of overall hits
system.cpu.dcache.overall_hits::total        75856583                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     10524164                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10524164                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     10524201                       # number of overall misses
system.cpu.dcache.overall_misses::total      10524201                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 1107292513999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1107292513999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 1107292513999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1107292513999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380713                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380713                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380784                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380784                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.121835                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.121835                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.121835                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.121835                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 105214.296736                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 105214.296736                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 105213.926834                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 105213.926834                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          138                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           46                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5263027                       # number of writebacks
system.cpu.dcache.writebacks::total           5263027                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      5260468                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5260468                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      5260468                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5260468                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      5263696                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5263696                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      5263729                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5263729                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 540652343000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 540652343000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 540655701000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 540655701000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.060936                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.060936                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.060936                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.060936                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 102713.443748                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 102713.443748                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 102713.437755                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 102713.437755                       # average overall mshr miss latency
system.cpu.dcache.replacements                5263472                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043584                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043584                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          515                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           515                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     36524000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     36524000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2044099                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044099                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000252                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000252                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70920.388350                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70920.388350                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          495                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          495                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     33756000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     33756000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000242                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000242                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68193.939394                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68193.939394                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     73812965                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       73812965                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     10523649                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10523649                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 1107255989999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1107255989999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336614                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336614                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.124781                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.124781                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 105215.974991                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 105215.974991                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      5260448                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      5260448                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      5263201                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      5263201                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 540618587000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 540618587000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.062407                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062407                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 102716.690280                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 102716.690280                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           34                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            34                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           37                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           37                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.521127                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.521127                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           33                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           33                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      3358000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3358000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.464789                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.464789                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 101757.575758                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 101757.575758                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 704128019000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.978398                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            81120379                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5263728                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.411203                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.978398                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999916                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999916                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          182                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         178025432                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        178025432                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 704128019000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 704128019000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
