

================================================================
== Vitis HLS Report for 'symbol_to_pixl_Pipeline_VITIS_LOOP_53_2'
================================================================
* Date:           Mon Nov 28 11:21:13 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        sym2pixl_src
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  1.433 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_53_2  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      88|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|      60|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      60|     142|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_2_fu_120_p2                     |         +|   0|  0|  38|          31|           1|
    |ap_block_state1_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |       and|   0|  0|   2|           1|           1|
    |data_in_axiu_last_V_fu_142_p2     |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln53_fu_114_p2               |      icmp|   0|  0|  20|          32|          32|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  88|         100|          71|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|   31|         62|
    |data_in_TDATA_blk_n      |   9|          2|    1|          2|
    |data_out_TDATA_blk_n     |   9|          2|    1|          2|
    |i_fu_54                  |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   66|        132|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   1|   0|    1|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |data_in_axiu_last_V_reg_207  |   1|   0|    1|          0|
    |i_fu_54                      |  31|   0|   31|          0|
    |out_temp_1_V_reg_212         |   4|   0|    4|          0|
    |p_Repl2_s_fu_58              |   4|   0|    4|          0|
    |tmp_1_reg_197                |   8|   0|    8|          0|
    |tmp_2_reg_202                |   8|   0|    8|          0|
    |trunc_ln414_reg_193          |   1|   0|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  60|   0|   60|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-----------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+-----------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  symbol_to_pixl_Pipeline_VITIS_LOOP_53_2|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  symbol_to_pixl_Pipeline_VITIS_LOOP_53_2|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  symbol_to_pixl_Pipeline_VITIS_LOOP_53_2|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  symbol_to_pixl_Pipeline_VITIS_LOOP_53_2|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  symbol_to_pixl_Pipeline_VITIS_LOOP_53_2|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  symbol_to_pixl_Pipeline_VITIS_LOOP_53_2|  return value|
|data_in_TVALID   |   in|    1|        axis|                         data_in_V_data_V|       pointer|
|data_in_TDATA    |   in|   64|        axis|                         data_in_V_data_V|       pointer|
|data_out_TREADY  |   in|    1|        axis|                        data_out_V_data_V|       pointer|
|data_out_TDATA   |  out|   64|        axis|                        data_out_V_data_V|       pointer|
|mul              |   in|   32|     ap_none|                                      mul|        scalar|
|data_in_TREADY   |  out|    1|        axis|                         data_in_V_last_V|       pointer|
|data_in_TLAST    |   in|    1|        axis|                         data_in_V_last_V|       pointer|
|data_in_TKEEP    |   in|    8|        axis|                         data_in_V_keep_V|       pointer|
|data_in_TSTRB    |   in|    8|        axis|                         data_in_V_strb_V|       pointer|
|sub              |   in|   32|     ap_none|                                      sub|        scalar|
|data_out_TVALID  |  out|    1|        axis|                        data_out_V_last_V|       pointer|
|data_out_TLAST   |  out|    1|        axis|                        data_out_V_last_V|       pointer|
|data_out_TKEEP   |  out|    8|        axis|                        data_out_V_keep_V|       pointer|
|data_out_TSTRB   |  out|    8|        axis|                        data_out_V_strb_V|       pointer|
+-----------------+-----+-----+------------+-----------------------------------------+--------------+

