## Hello,

- **Current Work:** I am focused on designing and implementing digital circuits for FPGA and ASIC systems.
- **Learning:** I am expanding my knowledge in the latest advances in computing hardware and algorithmic research.
- **Collaboration:** I seek to collaborate on projects that utilize FPGA capabilities and high-speed communication interfaces and protocols to create efficient and reliable systems.
- **Expertise:** Feel free to inquire about my experience with ASIC tape-outs, RTL coding, FPGA synthesis, or any aspects related to hardware architecture and design.
- **Contact:** You can reach me via [GitHub](https://github.com/hossamfadeel) or [LinkedIn](https://www.linkedin.com/in/hossam-fadeel-hassan/).

## About Me

[![LinkedIn Badge](https://img.shields.io/badge/-LinkedIn-0e76a8?style=flat-square&logo=Linkedin&logoColor=white)](https://linkedin.com/in/hossamfadeel)
[![Website Badge](https://img.shields.io/badge/Website-3b5998?style=flat-square&logo=google-chrome&logoColor=white)](https://hossamfadeel.github.io/)


### Welcome to my profile!  
![Visitor Badge](https://visitor-badge.glitch.me/badge?page_id=hossamfadeel.hossamfadeel&style=flat-square&color=0088cc)

## Skills

### Programming Languages
- Verilog
- SystemVerilog
- VHDL
- Python
- C/C++
- HLS
- Tcl
- Bash

### Hardware Platforms
- **FPGAs:**
  - AMD (Xilinx) FPGAs
  - Intel (Altera) FPGAs
- **Accelerator Cards:**
  - Xilinx Accelerator Cards (U55, U280, U250)
  - Intel Accelerator Cards (BittWare IA-840f)
- **Microcontrollers:**
  - STM32 Microcontroller
  - Arduino
  - PIC
  - Cypress PSoC
- **Microprocessors:**
  - ARM
  - RISC-V
- **ASICs:**
  - MagnaChip 130nm
  - Samsung 65nm

### Software and Tools
- Xilinx (Vitis HLS, Vivado, Vitis)
- Intel (Quartus Prime, oneAPI)
- MATLAB
- Synopsys: Design Compiler, VCS, IC Compiler
- Cadence: Genus, Xcelium
- Mentor Graphics ModelSim/Questa/Visualizer

### Protocols
- AXI-4 MM, Lite, and Stream Protocol
- ABP Bus Protocol
- PCIe Interface

### Other Skills and Technologies
- High-Level Synthesis (HLS) Flow
- High-Speed Communication Protocols
- Zero-Knowledge Proof (ZKP) Technologies
- Hardware Implementation of SHA-256 Algorithm
- Hardware Development of Number Theoretic Transform (NTT)
- Hardware Development of Multi-Scalar Multiplication (MSM)
- FPGA-Based Underwater Sonar Devices
- Lossless and Near-Lossless Sonar Audio and RAW Data Compression using IMA ADPCM Algorithm
- Modified JPEG-LS (JPEG-Lossless Image Compression Standard)
- FPGA-to-FPGA Communication Using Xilinx Aurora IP
- Ethernet-Based Data Transfer between PC Software and FPGA-Based Sonar Hardware Devices using LWIP
- Custom USB HID Implementation
- Debugging and Redesigning VHDL Code for Variable Frequency Generation and Control of Sonar Acoustic Camera Devices based on Xilinx Artix-7 FPGA
- MATLAB for Various Tasks, Including Verification of I2S Protocol and FFT Output Comparison
- RTL Design and Verification of Various Digital Circuits and Systems
- FPGA and GPU Acceleration for ZKP Systems

### Personal Projects
- Most of my projects are available on [GitHub](https://github.com/hossamfadeel).
- **Contact:** hossamfadeel@gmail.com

## Interests

- Exploring new technology stacks and building innovative solutions.
- Reading and writing technical blogs.
- Participating in hackathons, meetups, and technology events.

## Connect with Me

[![LinkedIn](https://img.shields.io/badge/LinkedIn-0e76a8?style=flat-square&logo=Linkedin&logoColor=white)](https://linkedin.com/in/hossamfadeel)
[![GitHub](https://img.shields.io/badge/GitHub-333?style=flat-square&logo=github&logoColor=white)](https://github.com/hossamfadeel)
[![Website](https://img.shields.io/badge/Website-3b5998?style=flat-square&logo=google-chrome&logoColor=white)](https://hossamfadeel.github.io/)

---

<div align="center">

### Show some ❤️ by starring some of my repositories!

</div>
