

================================================================
== Vitis HLS Report for 'funcDataflow_double_16_1_16_8'
================================================================
* Date:           Wed May  8 02:27:18 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Principal_Component_Analysis.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.541 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      612|      612|  2.040 us|  2.040 us|  612|  612|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                        |                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                Instance                |            Module           |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_unrollRow_double_16_1_16_9_fu_401   |unrollRow_double_16_1_16_9   |      279|      279|  0.930 us|  0.930 us|  279|  279|       no|
        |grp_unrollCol_double_16_1_16_10_fu_412  |unrollCol_double_16_1_16_10  |      279|      279|  0.930 us|  0.930 us|  279|  279|       no|
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_883_2_VITIS_LOOP_887_3  |       49|       49|         3|          1|          1|    48|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       88|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     16|     5372|     3710|     -|
|Memory               |        0|      -|      480|      489|     0|
|Multiplexer          |        -|      -|        -|      611|     -|
|Register             |        -|      -|       61|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     16|     5913|     4898|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|        1|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +----------------------------------------+-----------------------------+---------+----+------+------+-----+
    |                Instance                |            Module           | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------+-----------------------------+---------+----+------+------+-----+
    |sparsemux_17_3_64_1_1_U196              |sparsemux_17_3_64_1_1        |        0|   0|     0|    43|    0|
    |sparsemux_17_3_64_1_1_U197              |sparsemux_17_3_64_1_1        |        0|   0|     0|    43|    0|
    |grp_unrollCol_double_16_1_16_10_fu_412  |unrollCol_double_16_1_16_10  |        0|   0|  2287|  1652|    0|
    |grp_unrollRow_double_16_1_16_9_fu_401   |unrollRow_double_16_1_16_9   |        0|  16|  3085|  1972|    0|
    +----------------------------------------+-----------------------------+---------+----+------+------+-----+
    |Total                                   |                             |        0|  16|  5372|  3710|    0|
    +----------------------------------------+-----------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+--------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory     |                         Module                         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+--------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Order1_U        |funcDataflow_double_16_1_16_8_Order1_RAM_AUTO_1R1W      |        0|  32|  33|    0|    16|   32|     1|          512|
    |Order1_1_U      |funcDataflow_double_16_1_16_8_Order1_RAM_AUTO_1R1W      |        0|  32|  33|    0|    16|   32|     1|          512|
    |Order1_2_U      |funcDataflow_double_16_1_16_8_Order1_RAM_AUTO_1R1W      |        0|  32|  33|    0|    16|   32|     1|          512|
    |m_c_right1_U    |funcDataflow_double_16_1_16_8_m_c_right1_RAM_AUTO_1R1W  |        0|  64|  65|    0|    16|   64|     1|         1024|
    |m_c_right1_1_U  |funcDataflow_double_16_1_16_8_m_c_right1_RAM_AUTO_1R1W  |        0|  64|  65|    0|    16|   64|     1|         1024|
    |m_c_right1_2_U  |funcDataflow_double_16_1_16_8_m_c_right1_RAM_AUTO_1R1W  |        0|  64|  65|    0|    16|   64|     1|         1024|
    |m_s_right1_U    |funcDataflow_double_16_1_16_8_m_c_right1_RAM_AUTO_1R1W  |        0|  64|  65|    0|    16|   64|     1|         1024|
    |m_s_right1_1_U  |funcDataflow_double_16_1_16_8_m_c_right1_RAM_AUTO_1R1W  |        0|  64|  65|    0|    16|   64|     1|         1024|
    |m_s_right1_2_U  |funcDataflow_double_16_1_16_8_m_c_right1_RAM_AUTO_1R1W  |        0|  64|  65|    0|    16|   64|     1|         1024|
    +----------------+--------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total           |                                                        |        0| 480| 489|    0|   144|  480|     9|         7680|
    +----------------+--------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln883_1_fu_454_p2            |         +|   0|  0|  13|           6|           1|
    |add_ln883_fu_466_p2              |         +|   0|  0|   9|           2|           1|
    |add_ln887_fu_581_p2              |         +|   0|  0|  12|           5|           1|
    |add_ln890_fu_605_p2              |         +|   0|  0|  15|           8|           8|
    |icmp_ln883_fu_448_p2             |      icmp|   0|  0|  13|           6|           6|
    |icmp_ln887_fu_472_p2             |      icmp|   0|  0|  13|           5|           6|
    |ap_block_state8_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |select_ln883_1_fu_486_p3         |    select|   0|  0|   2|           1|           2|
    |select_ln883_fu_478_p3           |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                    |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1          |       xor|   0|  0|   2|           2|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  88|          38|          30|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                        | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------+----+-----------+-----+-----------+
    |Order1_1_address0                                   |  14|          3|    4|         12|
    |Order1_1_ce0                                        |  14|          3|    1|          3|
    |Order1_1_ce1                                        |   9|          2|    1|          2|
    |Order1_2_address0                                   |  14|          3|    4|         12|
    |Order1_2_ce0                                        |  14|          3|    1|          3|
    |Order1_2_ce1                                        |   9|          2|    1|          2|
    |Order1_address0                                     |  14|          3|    4|         12|
    |Order1_ce0                                          |  14|          3|    1|          3|
    |Order1_ce1                                          |   9|          2|    1|          2|
    |ap_NS_fsm                                           |  37|          7|    1|          7|
    |ap_enable_reg_pp0_iter1                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                             |   9|          2|    1|          2|
    |dataA_address0                                      |  14|          3|    8|         24|
    |dataA_address1                                      |  14|          3|    8|         24|
    |dataA_ce0                                           |  14|          3|    1|          3|
    |dataA_ce1                                           |  14|          3|    1|          3|
    |dataA_d0                                            |  14|          3|   64|        192|
    |dataA_d1                                            |  14|          3|   64|        192|
    |dataA_we0                                           |  14|          3|    1|          3|
    |dataA_we1                                           |  14|          3|    1|          3|
    |dataU_out_ce0                                       |   9|          2|    1|          2|
    |dataU_out_ce1                                       |   9|          2|    1|          2|
    |dataU_out_we0                                       |   9|          2|    1|          2|
    |dataU_out_we1                                       |   9|          2|    1|          2|
    |grp_fu_759_ce                                       |   9|          2|    1|          2|
    |grp_fu_763_ce                                       |   9|          2|    1|          2|
    |grp_unrollRow_double_16_1_16_9_fu_401_Order_q0      |  14|          3|   32|         96|
    |grp_unrollRow_double_16_1_16_9_fu_401_Order_q1      |  14|          3|   32|         96|
    |grp_unrollRow_double_16_1_16_9_fu_401_dataA16_q0    |  14|          3|   64|        192|
    |grp_unrollRow_double_16_1_16_9_fu_401_dataA16_q1    |  14|          3|   64|        192|
    |grp_unrollRow_double_16_1_16_9_fu_401_m_c_right_q0  |  14|          3|   64|        192|
    |grp_unrollRow_double_16_1_16_9_fu_401_m_s_right_q0  |  14|          3|   64|        192|
    |indvar_flatten_fu_132                               |   9|          2|    6|         12|
    |j_fu_124                                            |   9|          2|    5|         10|
    |k_fu_128                                            |   9|          2|    2|          4|
    |m_c_right1_1_address0                               |  14|          3|    4|         12|
    |m_c_right1_1_ce0                                    |  14|          3|    1|          3|
    |m_c_right1_2_address0                               |  14|          3|    4|         12|
    |m_c_right1_2_ce0                                    |  14|          3|    1|          3|
    |m_c_right1_address0                                 |  14|          3|    4|         12|
    |m_c_right1_ce0                                      |  14|          3|    1|          3|
    |m_s_right1_1_address0                               |  14|          3|    4|         12|
    |m_s_right1_1_ce0                                    |  14|          3|    1|          3|
    |m_s_right1_2_address0                               |  14|          3|    4|         12|
    |m_s_right1_2_ce0                                    |  14|          3|    1|          3|
    |m_s_right1_address0                                 |  14|          3|    4|         12|
    |m_s_right1_ce0                                      |  14|          3|    1|          3|
    +----------------------------------------------------+----+-----------+-----+-----------+
    |Total                                               | 611|        131|  538|       1594|
    +----------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+---+----+-----+-----------+
    |                         Name                        | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------+---+----+-----+-----------+
    |Order1_1_addr_reg_744                                |  4|   0|    4|          0|
    |Order1_1_addr_reg_744_pp0_iter1_reg                  |  4|   0|    4|          0|
    |Order1_2_addr_reg_749                                |  4|   0|    4|          0|
    |Order1_2_addr_reg_749_pp0_iter1_reg                  |  4|   0|    4|          0|
    |Order1_addr_reg_739                                  |  4|   0|    4|          0|
    |Order1_addr_reg_739_pp0_iter1_reg                    |  4|   0|    4|          0|
    |ap_CS_fsm                                            |  6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0                              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                              |  1|   0|    1|          0|
    |grp_unrollCol_double_16_1_16_10_fu_412_ap_start_reg  |  1|   0|    1|          0|
    |grp_unrollRow_double_16_1_16_9_fu_401_ap_start_reg   |  1|   0|    1|          0|
    |indvar_flatten_fu_132                                |  6|   0|    6|          0|
    |j_fu_124                                             |  5|   0|    5|          0|
    |k_fu_128                                             |  2|   0|    2|          0|
    |select_ln883_1_reg_735                               |  2|   0|    2|          0|
    |select_ln883_1_reg_735_pp0_iter1_reg                 |  2|   0|    2|          0|
    |select_ln883_reg_730                                 |  5|   0|    5|          0|
    |tmp_14_reg_722                                       |  4|   0|    8|          4|
    +-----------------------------------------------------+---+----+-----+-----------+
    |Total                                                | 61|   0|   65|          4|
    +-----------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+---------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  funcDataflow<double, 16, 1, 16>8|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  funcDataflow<double, 16, 1, 16>8|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  funcDataflow<double, 16, 1, 16>8|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  funcDataflow<double, 16, 1, 16>8|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  funcDataflow<double, 16, 1, 16>8|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  funcDataflow<double, 16, 1, 16>8|  return value|
|grp_fu_1231_p_din0   |  out|   64|  ap_ctrl_hs|  funcDataflow<double, 16, 1, 16>8|  return value|
|grp_fu_1231_p_din1   |  out|   64|  ap_ctrl_hs|  funcDataflow<double, 16, 1, 16>8|  return value|
|grp_fu_1231_p_dout0  |   in|   64|  ap_ctrl_hs|  funcDataflow<double, 16, 1, 16>8|  return value|
|grp_fu_1231_p_ce     |  out|    1|  ap_ctrl_hs|  funcDataflow<double, 16, 1, 16>8|  return value|
|grp_fu_1235_p_din0   |  out|   64|  ap_ctrl_hs|  funcDataflow<double, 16, 1, 16>8|  return value|
|grp_fu_1235_p_din1   |  out|   64|  ap_ctrl_hs|  funcDataflow<double, 16, 1, 16>8|  return value|
|grp_fu_1235_p_dout0  |   in|   64|  ap_ctrl_hs|  funcDataflow<double, 16, 1, 16>8|  return value|
|grp_fu_1235_p_ce     |  out|    1|  ap_ctrl_hs|  funcDataflow<double, 16, 1, 16>8|  return value|
|i                    |   in|    4|     ap_none|                                 i|        scalar|
|Order_address0       |  out|    8|   ap_memory|                             Order|         array|
|Order_ce0            |  out|    1|   ap_memory|                             Order|         array|
|Order_q0             |   in|   32|   ap_memory|                             Order|         array|
|m_c_right_0_val      |   in|   64|     ap_none|                   m_c_right_0_val|        scalar|
|m_c_right_1_val      |   in|   64|     ap_none|                   m_c_right_1_val|        scalar|
|m_c_right_2_val      |   in|   64|     ap_none|                   m_c_right_2_val|        scalar|
|m_c_right_3_val      |   in|   64|     ap_none|                   m_c_right_3_val|        scalar|
|m_c_right_4_val      |   in|   64|     ap_none|                   m_c_right_4_val|        scalar|
|m_c_right_5_val      |   in|   64|     ap_none|                   m_c_right_5_val|        scalar|
|m_c_right_6_val      |   in|   64|     ap_none|                   m_c_right_6_val|        scalar|
|m_c_right_7_val      |   in|   64|     ap_none|                   m_c_right_7_val|        scalar|
|m_s_right_0_val      |   in|   64|     ap_none|                   m_s_right_0_val|        scalar|
|m_s_right_1_val      |   in|   64|     ap_none|                   m_s_right_1_val|        scalar|
|m_s_right_2_val      |   in|   64|     ap_none|                   m_s_right_2_val|        scalar|
|m_s_right_3_val      |   in|   64|     ap_none|                   m_s_right_3_val|        scalar|
|m_s_right_4_val      |   in|   64|     ap_none|                   m_s_right_4_val|        scalar|
|m_s_right_5_val      |   in|   64|     ap_none|                   m_s_right_5_val|        scalar|
|m_s_right_6_val      |   in|   64|     ap_none|                   m_s_right_6_val|        scalar|
|m_s_right_7_val      |   in|   64|     ap_none|                   m_s_right_7_val|        scalar|
|dataA_address0       |  out|    8|   ap_memory|                             dataA|         array|
|dataA_ce0            |  out|    1|   ap_memory|                             dataA|         array|
|dataA_we0            |  out|    1|   ap_memory|                             dataA|         array|
|dataA_d0             |  out|   64|   ap_memory|                             dataA|         array|
|dataA_q0             |   in|   64|   ap_memory|                             dataA|         array|
|dataA_address1       |  out|    8|   ap_memory|                             dataA|         array|
|dataA_ce1            |  out|    1|   ap_memory|                             dataA|         array|
|dataA_we1            |  out|    1|   ap_memory|                             dataA|         array|
|dataA_d1             |  out|   64|   ap_memory|                             dataA|         array|
|dataA_q1             |   in|   64|   ap_memory|                             dataA|         array|
|dataU_out_address0   |  out|    8|   ap_memory|                         dataU_out|         array|
|dataU_out_ce0        |  out|    1|   ap_memory|                         dataU_out|         array|
|dataU_out_we0        |  out|    1|   ap_memory|                         dataU_out|         array|
|dataU_out_d0         |  out|   64|   ap_memory|                         dataU_out|         array|
|dataU_out_q0         |   in|   64|   ap_memory|                         dataU_out|         array|
|dataU_out_address1   |  out|    8|   ap_memory|                         dataU_out|         array|
|dataU_out_ce1        |  out|    1|   ap_memory|                         dataU_out|         array|
|dataU_out_we1        |  out|    1|   ap_memory|                         dataU_out|         array|
|dataU_out_d1         |  out|   64|   ap_memory|                         dataU_out|         array|
|dataU_out_q1         |   in|   64|   ap_memory|                         dataU_out|         array|
|lda                  |   in|   32|     ap_none|                               lda|        scalar|
+---------------------+-----+-----+------------+----------------------------------+--------------+

