# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../ug3-seeg.gen/sources_1/bd/cable_delay_tester/ipshared/ec67/hdl" --include "../../../../ug3-seeg.gen/sources_1/bd/cable_delay_tester/ipshared/f805/hdl" --include "../../../../ug3-seeg.gen/sources_1/bd/cable_delay_tester/ipshared/30ef" --include "../../../../ug3-seeg.gen/sources_1/bd/jtag_axi_test/ipshared/ec67/hdl" --include "../../../../ug3-seeg.gen/sources_1/bd/jtag_axi_test/ipshared/f805/hdl" --include "../../../../ug3-seeg.gen/sources_1/bd/jtag_axi_test/ipshared/30ef" --include "../../../../ug3-seeg.gen/sources_1/bd/tb_seeg_top/ipshared/ec67/hdl" --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" \
"../../../../ug3-seeg.ip_user_files/bd/tb_seeg_top/ip/tb_seeg_top_axi_vip_0_0/sim/tb_seeg_top_axi_vip_0_0_pkg.sv" \
"../../../../ug3-seeg.ip_user_files/bd/tb_seeg_top/ip/tb_seeg_top_axi_vip_0_0/sim/tb_seeg_top_axi_vip_0_0.sv" \

verilog xil_defaultlib  --include "../../../../ug3-seeg.gen/sources_1/bd/cable_delay_tester/ipshared/ec67/hdl" --include "../../../../ug3-seeg.gen/sources_1/bd/cable_delay_tester/ipshared/f805/hdl" --include "../../../../ug3-seeg.gen/sources_1/bd/cable_delay_tester/ipshared/30ef" --include "../../../../ug3-seeg.gen/sources_1/bd/jtag_axi_test/ipshared/ec67/hdl" --include "../../../../ug3-seeg.gen/sources_1/bd/jtag_axi_test/ipshared/f805/hdl" --include "../../../../ug3-seeg.gen/sources_1/bd/jtag_axi_test/ipshared/30ef" --include "../../../../ug3-seeg.gen/sources_1/bd/tb_seeg_top/ipshared/ec67/hdl" --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" \
"../../../../ug3-seeg.ip_user_files/bd/cable_delay_tester/ip/cable_delay_tester_rhd_spi_master_0_0/sim/cable_delay_tester_rhd_spi_master_0_0.v" \
"../../../../ug3-seeg.ip_user_files/bd/cable_delay_tester/ip/cable_delay_tester_clk_wiz_0_0/cable_delay_tester_clk_wiz_0_0_clk_wiz.v" \
"../../../../ug3-seeg.ip_user_files/bd/cable_delay_tester/ip/cable_delay_tester_clk_wiz_0_0/cable_delay_tester_clk_wiz_0_0.v" \
"../../../../ug3-seeg.ip_user_files/bd/cable_delay_tester/ip/cable_delay_tester_ila_0_0/sim/cable_delay_tester_ila_0_0.v" \
"../../../../ug3-seeg.ip_user_files/bd/cable_delay_tester/ip/cable_delay_tester_rhs_spi_master_0_0/sim/cable_delay_tester_rhs_spi_master_0_0.v" \
"../../../../ug3-seeg.ip_user_files/bd/cable_delay_tester/ip/cable_delay_tester_ila_0_1/sim/cable_delay_tester_ila_0_1.v" \
"../../../../ug3-seeg.ip_user_files/bd/jtag_axi_test/ip/jtag_axi_test_zynq_ultra_ps_e_0_0/sim/jtag_axi_test_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../../ug3-seeg.ip_user_files/bd/jtag_axi_test/ip/jtag_axi_test_clk_wiz_0_0/jtag_axi_test_clk_wiz_0_0_clk_wiz.v" \
"../../../../ug3-seeg.ip_user_files/bd/jtag_axi_test/ip/jtag_axi_test_clk_wiz_0_0/jtag_axi_test_clk_wiz_0_0.v" \
"../../../../ug3-seeg.ip_user_files/bd/jtag_axi_test/ip/jtag_axi_test_seeg_top_0_0/sim/jtag_axi_test_seeg_top_0_0.v" \
"../../../../ug3-seeg.ip_user_files/bd/jtag_axi_test/ip/jtag_axi_test_jtag_axi_0_0/sim/jtag_axi_test_jtag_axi_0_0.v" \
"../../../../ug3-seeg.ip_user_files/bd/jtag_axi_test/ip/jtag_axi_test_ila_0_0/sim/jtag_axi_test_ila_0_0.v" \
"../../../../ug3-seeg.ip_user_files/bd/cable_delay_tester/ip/cable_delay_tester_jtag_axi_0_0/sim/cable_delay_tester_jtag_axi_0_0.v" \
"../../../../ug3-seeg.ip_user_files/bd/cable_delay_tester/ip/cable_delay_tester_seeg_top_0_0/sim/cable_delay_tester_seeg_top_0_0.v" \
"../../../../src/clock_divider.v" \
"../../../../src/rhd_spi_master.v" \
"../../../../src/rhs_spi_master.v" \
"../../../../src/seeg_top.v" \
"../../../../ug3-seeg.ip_user_files/bd/cable_delay_tester/ip/cable_delay_tester_zynq_ultra_ps_e_0_0/sim/cable_delay_tester_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../../ug3-seeg.ip_user_files/bd/cable_delay_tester/ip/cable_delay_tester_xlconstant_0_0/sim/cable_delay_tester_xlconstant_0_0.v" \
"../../../../ug3-seeg.ip_user_files/bd/cable_delay_tester/ip/cable_delay_tester_xlconstant_1_0/sim/cable_delay_tester_xlconstant_1_0.v" \
"../../../../ug3-seeg.ip_user_files/bd/cable_delay_tester/ip/cable_delay_tester_xlconstant_2_0/sim/cable_delay_tester_xlconstant_2_0.v" \
"../../../../ug3-seeg.ip_user_files/bd/cable_delay_tester/ip/cable_delay_tester_xlconstant_3_0/sim/cable_delay_tester_xlconstant_3_0.v" \
"../../../../ug3-seeg.ip_user_files/bd/cable_delay_tester/ip/cable_delay_tester_xlconstant_4_0/sim/cable_delay_tester_xlconstant_4_0.v" \
"../../../../ug3-seeg.ip_user_files/bd/cable_delay_tester/ip/cable_delay_tester_xlconstant_5_0/sim/cable_delay_tester_xlconstant_5_0.v" \
"../../../../ug3-seeg.ip_user_files/bd/cable_delay_tester/sim/cable_delay_tester.v" \
"../../../../ug3-seeg.gen/sources_1/bd/cable_delay_tester/hdl/cable_delay_tester_wrapper.v" \
"../../../../ug3-seeg.ip_user_files/bd/jtag_axi_test/sim/jtag_axi_test.v" \
"../../../../ug3-seeg.gen/sources_1/bd/jtag_axi_test/hdl/jtag_axi_test_wrapper.v" \
"../../../../ug3-seeg.ip_user_files/bd/tb_seeg_top/ip/tb_seeg_top_seeg_top_0_0/sim/tb_seeg_top_seeg_top_0_0.v" \
"../../../../ug3-seeg.ip_user_files/bd/tb_seeg_top/sim/tb_seeg_top.v" \
"../../../../ug3-seeg.gen/sources_1/bd/tb_seeg_top/hdl/tb_seeg_top_wrapper.v" \
"../../../../src/rhd_2048.v" \
"../../../../src/rhs_256.v" \
"../../../../src/seeg.v" \
"../../../../src/clock_domain_cross.v" \
"../../../../src/rhd_spi_slave.v" \
"../../../../src/rhs_spi_slave.v" \
"../../../../src/tb_rhd_spi_master.v" \
"../../../../src/tb_seeg.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
