0.6
2019.1
May 24 2019
14:51:52
/home/ICer/xilinx_prj/latch/latch.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/ICer/xilinx_prj/latch/latch.srcs/sources_1/new/ram_model.v,1710918540,verilog,,,,ram_model,,,,,,,,
/home/ICer/xilinx_prj/latch/latch.srcs/sources_1/new/tb_latch.sv,1710918562,systemVerilog,,,,tb_latch,,,,,,,,
