\let\mypdfximage\pdfximage\def\pdfximage{\immediate\mypdfximage}\documentclass[twoside]{book}

%% moved from doxygen.sty due to workaround for LaTex 2019 version and unmaintained tabu package
\usepackage{ifthen}
\ifx\requestedLaTeXdate\undefined
\usepackage{array}
\else
\usepackage{array}[=2016-10-06]
\fi
%%
% Packages required by doxygen
\usepackage{fixltx2e}
\usepackage{calc}
\usepackage{doxygen}
\usepackage{graphicx}
\usepackage[utf8]{inputenc}
\usepackage{makeidx}
\usepackage{multicol}
\usepackage{multirow}
\PassOptionsToPackage{warn}{textcomp}
\usepackage{textcomp}
\usepackage[nointegrals]{wasysym}
\usepackage[table]{xcolor}
\usepackage{ifpdf,ifxetex}

% Font selection
\usepackage[T1]{fontenc}
\usepackage[scaled=.90]{helvet}
\usepackage{courier}
\usepackage{amssymb}
\usepackage{sectsty}
\renewcommand{\familydefault}{\sfdefault}
\allsectionsfont{%
  \fontseries{bc}\selectfont%
  \color{darkgray}%
}
\renewcommand{\DoxyLabelFont}{%
  \fontseries{bc}\selectfont%
  \color{darkgray}%
}
\newcommand{\+}{\discretionary{\mbox{\scriptsize$\hookleftarrow$}}{}{}}

% Arguments of doxygenemoji:
% 1) ':<text>:' form of the emoji, already "LaTeX"-escaped
% 2) file with the name of the emoji without the .png extension
% in case image exist use this otherwise use the ':<text>:' form
\newcommand{\doxygenemoji}[2]{%
  \IfFileExists{./#2.png}{\raisebox{-0.1em}{\includegraphics[height=0.9em]{./#2.png}}}{#1}%
}
% Page & text layout
\usepackage{geometry}
\geometry{%
  a4paper,%
  top=2.5cm,%
  bottom=2.5cm,%
  left=2.5cm,%
  right=2.5cm%
}
\tolerance=750
\hfuzz=15pt
\hbadness=750
\setlength{\emergencystretch}{15pt}
\setlength{\parindent}{0cm}
\newcommand{\doxynormalparskip}{\setlength{\parskip}{3ex plus 2ex minus 2ex}}
\newcommand{\doxytocparskip}{\setlength{\parskip}{1ex plus 0ex minus 0ex}}
\doxynormalparskip
\makeatletter
\renewcommand{\paragraph}{%
  \@startsection{paragraph}{4}{0ex}{-1.0ex}{1.0ex}{%
    \normalfont\normalsize\bfseries\SS@parafont%
  }%
}
\renewcommand{\subparagraph}{%
  \@startsection{subparagraph}{5}{0ex}{-1.0ex}{1.0ex}{%
    \normalfont\normalsize\bfseries\SS@subparafont%
  }%
}
\makeatother

\makeatletter
\newcommand\hrulefilll{\leavevmode\leaders\hrule\hskip 0pt plus 1filll\kern\z@}
\makeatother

% Headers & footers
\usepackage{fancyhdr}
\pagestyle{fancyplain}
\fancyhead[LE]{\fancyplain{}{\bfseries\thepage}}
\fancyhead[CE]{\fancyplain{}{}}
\fancyhead[RE]{\fancyplain{}{\bfseries\leftmark}}
\fancyhead[LO]{\fancyplain{}{\bfseries\rightmark}}
\fancyhead[CO]{\fancyplain{}{}}
\fancyhead[RO]{\fancyplain{}{\bfseries\thepage}}
\fancyfoot[LE]{\fancyplain{}{}}
\fancyfoot[CE]{\fancyplain{}{}}
\fancyfoot[RE]{\fancyplain{}{\bfseries\scriptsize Generated by Doxygen }}
\fancyfoot[LO]{\fancyplain{}{\bfseries\scriptsize Generated by Doxygen }}
\fancyfoot[CO]{\fancyplain{}{}}
\fancyfoot[RO]{\fancyplain{}{}}
\renewcommand{\footrulewidth}{0.4pt}
\renewcommand{\chaptermark}[1]{%
  \markboth{#1}{}%
}
\renewcommand{\sectionmark}[1]{%
  \markright{\thesection\ #1}%
}

% Indices & bibliography
\usepackage{natbib}
\usepackage[titles]{tocloft}
\setcounter{tocdepth}{3}
\setcounter{secnumdepth}{5}
\makeindex

\usepackage{newunicodechar}
  \newunicodechar{⁻}{${}^{-}$}% Superscript minus
  \newunicodechar{²}{${}^{2}$}% Superscript two
  \newunicodechar{³}{${}^{3}$}% Superscript three

% Hyperlinks (required, but should be loaded last)
\ifpdf
  \usepackage[pdftex,pagebackref=true]{hyperref}
\else
  \ifxetex
    \usepackage[pagebackref=true]{hyperref}
  \else
    \usepackage[ps2pdf,pagebackref=true]{hyperref}
  \fi
\fi

\hypersetup{%
  colorlinks=true,%
  linkcolor=blue,%
  citecolor=blue,%
  unicode%
}

% Custom commands
\newcommand{\clearemptydoublepage}{%
  \newpage{\pagestyle{empty}\cleardoublepage}%
}

\usepackage{caption}
\captionsetup{labelsep=space,justification=centering,font={bf},singlelinecheck=off,skip=4pt,position=top}

\usepackage{etoc}
\etocsettocstyle{\doxytocparskip}{\doxynormalparskip}
\renewcommand{\numberline}[1]{#1~}
%===== C O N T E N T S =====

\begin{document}

% Titlepage & ToC
\hypersetup{pageanchor=false,
             bookmarksnumbered=true,
             pdfencoding=unicode
            }
\pagenumbering{alph}
\begin{titlepage}
\vspace*{7cm}
\begin{center}%
{\Large newton\+\_\+control }\\
\vspace*{1cm}
{\large Generated by Doxygen 1.8.19}\\
\end{center}
\end{titlepage}
\clearemptydoublepage
\pagenumbering{roman}
\tableofcontents
\clearemptydoublepage
\pagenumbering{arabic}
\hypersetup{pageanchor=true}

%--- Begin generated contents ---
\chapter{Newton Control Console Application and Newton Control A\+PI}
\label{index}\hypertarget{index}{}\input{index}
\chapter{Module Index}
\input{modules}
\chapter{Class Index}
\input{annotated}
\chapter{File Index}
\input{files}
\chapter{Module Documentation}
\input{group__USEQRAMRDSTADDR}
\include{group__USEQRAMLOADDATA}
\include{group__USEQRAMLOADDATAALIAS}
\include{group__USEQRAMRDDATA}
\include{group__USEQRAMRDDATAALIAS}
\include{group__LPSCTRL}
\include{group__LPSWAVEFREQ}
\include{group__LPSWAVEGENACC}
\include{group__LPSRAMADDR}
\include{group__LPSRAMRDCMD}
\include{group__LPSWAVEGENADDR}
\include{group__LPSMARGIN}
\include{group__LPSDBG}
\include{group__LPSRAMDATA}
\include{group__LPSRAMDATA__ALIAS}
\include{group__USE__CASE__MIPI__PACKET__CONTROL}
\include{group__GAIN0}
\include{group__GAIN1}
\include{group__GAIN2}
\include{group__GAIN3}
\include{group__PARITY__GAIN__MEM}
\include{group__PARITY__LINE__MEM}
\include{group__PP__LFSR}
\include{group__PP__DECODE__ST__1}
\include{group__PP__DECODE__ST__2}
\include{group__PP__ENCODE__ST}
\include{group__PP__ENCODE__GT}
\include{group__DBG__MUX}
\include{group__GAIN__MARGIN__CONTROL}
\include{group__LINE__MARGIN__CONTROL}
\include{group__ROI__ROW__START}
\include{group__ROI__HEIGHT}
\include{group__ROI__COLUMN__START}
\include{group__ROI__WIDTH}
\include{group__PP__USEQ__WRITE}
\include{group__PP__ADC__DELAY}
\include{group__MIPI__BUFF__MARGIN__CONTROL}
\include{group__MIPI__HEADER__WIDTH}
\include{group__FRAME__NUMBER}
\include{group__MICRO__SEQUENCER__FW__VERSION__LSB}
\include{group__MICRO__SEQUENCER__FW__VERSION__MSB}
\include{group__TS__CAL__VER}
\include{group__ADC__CAL__VER}
\include{group__REG__0}
\include{group__REG__1}
\include{group__REG__2}
\include{group__REG__3}
\include{group__REG__4}
\include{group__REG__5}
\include{group__REG__6}
\include{group__REG__7}
\include{group__PARITY__MIPI__BUFFER}
\include{group__PACKET__COUNT}
\include{group__PACKETS__PER__FRAME}
\include{group__ROW__VECTOR}
\include{group__ROWS__PER__PACKET__OUT}
\include{group__MIPI__RD__EN__MAX}
\include{group__ANALOG__SS}
\include{group__MIPI__BUFF__PARITY__ERR__CNT}
\include{group__LINE__MEM__PARITY__ERR__CNT}
\include{group__GAIN__MEM__PARITY__ERR__CNT}
\include{group__IA__SELECT}
\include{group__IA__ADDR__REG}
\include{group__IA__WRDATA__REG}
\include{group__IA__WRDATA__REG__ALIAS}
\include{group__IA__RDDATA__REG}
\include{group__IA__RDDATA__REG__ALIAS}
\include{group__IA__BANK__sYPE}
\include{group__DE__CONTROL}
\include{group__BINNED1X2__REPEAT__COUNT}
\include{group__OVERRIDE__DATA__REG1}
\include{group__OVERRIDE__DATA__REG2}
\include{group__OVERRIDE__DATA__REG3}
\include{group__BINNED1X2__END}
\include{group__OVERRIDE__SEL__REG1}
\include{group__OVERRIDE__SEL__REG2}
\include{group__OVERRIDE__SEL__REG3}
\include{group__BINNED1X2__START}
\include{group__AMP__MUX__SEL__EE__LOW}
\include{group__AMP__MUX__SEL__EE__HIGH}
\include{group__AMP__MUX__SEL__EO__LOW}
\include{group__AMP__MUX__SEL__EO__HIGH}
\include{group__AMP__MUX__SEL__OE__LOW}
\include{group__AMP__MUX__SEL__OE__HIGH}
\include{group__AMP__MUX__SEL__OO__LOW}
\include{group__AMP__MUX__SEL__OO__HIGH}
\include{group__AMP__MUX__SEL__SELB__LOW}
\include{group__AMP__MUX__SEL__SELB__HIGH}
\include{group__NATIVE__RESOLUTION__START}
\include{group__NATIVE__RESOLUTION__END}
\include{group__NATIVE__RESOLUTION__REPEAT}
\include{group__SUB__SAMPLED__2X__START}
\include{group__SUB__SAMPLED__2X__END}
\include{group__SUB__SAMPLED__2X__REPEAT}
\include{group__SUB__SAMPLED__4X__START}
\include{group__SUB__SAMPLED__4X__END}
\include{group__SUB__SAMPLED__4X__REPEAT}
\include{group__BINNED__START}
\include{group__BINNED__END}
\include{group__BINNED__REPEAT}
\include{group__DARK__START}
\include{group__DARK__END}
\include{group__DARK__REPEAT}
\include{group__PREAMBLE__START}
\include{group__PREAMBLE__END}
\include{group__PREAMBLE__REPEAT}
\include{group__POSTAMBLE__START}
\include{group__POSTAMBLE__END}
\include{group__POSTAMBLE__REPEAT}
\include{group__ARRAY__INIT__VEC__DARK}
\include{group__ARRAY__INIT__VEC}
\include{group__TYPE__OVERRIDE}
\include{group__MEM__DFT}
\include{group__DBG__MUX__CONTROL__0}
\include{group__DBG__MUX__CONTROL__1}
\include{group__DBG__MUX__CONTROL__2}
\include{group__DBG__MUX__CONTROL__3}
\include{group__DBG__MUX__CONTROL__4}
\include{group__DE__IA__SELECT}
\include{group__DE__IA__ADDR__REG}
\include{group__DE__IA__WRDATA__REG}
\include{group__DE__IA__WRDATA__REG__ALIAS}
\include{group__DE__IA__RDDATA__REG}
\include{group__DE__IA__RDDATA__REG__ALIAS}
\include{group__USE__CASE__0__ROI__0__ROW__VEC__sOPBOT}
\include{group__USE__CASE__0__ROI__0__ROW__VEC__MAIN}
\include{group__USE__CASE__0__ROI__0__COLUMN__VEC}
\include{group__USE__CASE__0__ROI__0__ROI__TYPE}
\include{group__USE__CASE__0__ROI__1__ROW__VEC__TOPBOT}
\include{group__USE__CASE__0__ROI__1__ROW__VEC__MAIN}
\include{group__USE__CASE__0__ROI__1__COLUMN__VEC}
\include{group__USE__CASE__0__ROI__1__ROI__TYPE}
\include{group__USE__CASE__0__ROI__2__ROW__VEC__TOPBOT}
\include{group__USE__CASE__0__ROI__2__ROW__VEC__MAIN}
\include{group__USE__CASE__0__ROI__2__COLUMN__VEC}
\include{group__USE__CASE__0__ROI__2__ROI__TYPE}
\include{group__REGMAP1__BACKDOOR__RESET}
\include{group__REGMAP1__BACKDOOR__ENABLE}
\include{group__REGMAP1__FPGA__DEBUG1}
\include{group__REGMAP1__FPGA__SCRATCH0}
\include{group__REGMAP1__FPGA__SCRATCH1}
\include{group__REGMAP1__FPGA__SCRATCH2}
\include{group__REGMAP1__FPGA__SCRATCH3}
\include{group__REGMAP1__HSP__BYPASS}
\include{group__ADI__S2H__MBX__CTRL}
\include{group__ADI__S2H__MBX__STS}
\include{group__ADI__S2H__MBX__FIFO__PUSH}
\include{group__ADI__S2H__MBX__FIFO__POP}
\include{group__ADI__H2S__MBX__CTRL}
\include{group__ADI__H2S__MBX__INSTS}
\include{group__ADI__H2S__MBX__FIFO__PUSH}
\include{group__ADI__H2S__MBX__FIFO__POP}
\include{group__SEQUENCESTARTADDR}
\include{group__SEQUENCEENDADDR}
\include{group__USEQCONTROLREGISTER}
\include{group__FRAMESYNCCTRL}
\include{group__BREAKPOINTCTRL}
\include{group__UPDATESTAMP}
\include{group__DIGPWRDOWN}
\include{group__PIXGAINTAG1LATCHCTRL}
\include{group__PIXGAINTAG1READOUTCTRL}
\include{group__PIXSATURATELATCHCTRL}
\include{group__PIXSATURATEREADOUTCTRL}
\include{group__ROWCNTINCRCONTROL}
\include{group__PIXGAINTAG0LATCHCTRL}
\include{group__PIXGAINTAG0READOUTCTRL}
\include{group__I2CCTRL}
\include{group__SEQUENCESTATUS}
\include{group__SYSTEMCLOCKCONTROL}
\include{group__CALLRPTCOUNT}
\include{group__GTSWAP}
\include{group__INTERRUPTENABLE}
\include{group__ERRORSET}
\include{group__ERRORSTATUS}
\include{group__GPIOCTRL}
\include{group__GPIOINPUT}
\include{group__GPIOOUTPUTSET}
\include{group__GPIOOUTPUTCLR}
\include{group__PIXELINTERFACECTRL}
\include{group__ROWCNTINCRCONTROL2}
\include{group__GPIOFSYNCSNAPSHOT}
\include{group__WAITFORSYNCSOURCE}
\include{group__CTIMECTRL}
\include{group__CTIME__0}
\include{group__CTIME__1}
\include{group__CTIME__2}
\include{group__CTIME__3}
\include{group__CTIME__4}
\include{group__CTIME__5}
\include{group__SOFT__RESET}
\include{group__WAITFORSYNCPOLARITY}
\include{group__USEQ__DFT}
\include{group__USEQ__PARITY}
\include{group__HSP__DFT}
\include{group__PCCOND}
\include{group__GPRR0}
\include{group__GPRR1}
\include{group__GPRR2}
\include{group__GPRR3}
\include{group__GPRR4}
\include{group__GPRR5}
\include{group__GPRR6}
\include{group__GPRR7}
\include{group__GPRR8}
\include{group__GPRR9}
\include{group__GPRR10}
\include{group__GPRR11}
\include{group__GPRR12}
\include{group__GPRR13}
\include{group__GPRR14}
\include{group__GPRR15}
\include{group__AMPCLKCTRL}
\include{group__AMPCLK2CTRL}
\include{group__AMPCLK3CTRL1}
\include{group__AMPCLK3CTRL2}
\include{group__NOISERESETCTRL1}
\include{group__NOISERESETCTRL2}
\include{group__PIXRESETCTRL1}
\include{group__PIXRESETCTRL2}
\include{group__GPIOPINFUNC1}
\include{group__GPIOPINFUNC2}
\include{group__USEQ__DBGMUX}
\include{group__USEQ__CHIP__DBGMUX}
\include{group__MM__CTRL}
\include{group__ERRJMPADDR}
\include{group__STOPERRENA}
\include{group__ADCCNVTCTRL1}
\include{group__ADCCNVTCTRL2}
\include{group__ADCCNVTCTRL3}
\include{group__ADCCNVTCTRL4}
\include{group__GAINTAG1CLKCTRL1}
\include{group__GAINTAG1CLKCTRL2}
\include{group__GAINTAGTHRESHCTRL1}
\include{group__GAINTAGTHRESHCTRL2}
\include{group__GAINTAGTHRESHSEL}
\include{group__GAINTAG0CLKCTRL1}
\include{group__GAINTAG0CLKCTRL2}
\include{group__FORCESFCTRL1}
\include{group__FORCESFCTRL2}
\include{group__FORCEIPDACTRL1}
\include{group__FORCEIPDACTRL2}
\include{group__USEQRAMLOADADDR}
\include{group__PWM__CTRL__0}
\include{group__PWM__CTRL__1}
\include{group__FSYNCCTRL}
\include{group__FSYNCSTATUS}
\include{group__FSYNCLSMODCNTR__0}
\include{group__FSYNCLSMODCNTR__1}
\include{group__FSYNCINTCNTR__0}
\include{group__FSYNCINTCNTR__1}
\include{group__FSYNCSYSCNTR__0}
\include{group__FSYNCSYSCNTR__1}
\include{group__GPRR16}
\include{group__GPRR17}
\include{group__GPRR18}
\include{group__GPRR19}
\include{group__GPRR20}
\include{group__GPRR21}
\include{group__GPRR22}
\include{group__GPRR23}
\include{group__GPRR24}
\include{group__GPRR25}
\include{group__GPRR26}
\include{group__GPRR27}
\include{group__GPRR28}
\include{group__GPRR29}
\include{group__GPRR30}
\include{group__GPRR31}
\include{group__ADC__CTRL0__S1}
\include{group__ADC__CTRL1__S1}
\include{group__ADC__CTRL2__S1}
\include{group__ADCPLL__CTRL0__S1}
\include{group__ADCPLL__CTRL1__S1}
\include{group__ADCPLL__CTRL2__S1}
\include{group__AMP__CTRL0__S1}
\include{group__AMP__CTRL1__S1}
\include{group__AMP__CTRL2__S1}
\include{group__CHIP__ID}
\include{group__CKGEN__CTRL}
\include{group__CKGEN__S1}
\include{group__CLK__CTRL}
\include{group__CLK__DE__CTRL__S1}
\include{group__CLK__LVDSTX__S1}
\include{group__CLKTREE0}
\include{group__CLKTREE__S1}
\include{group__DAC__CTRL1}
\include{group__DAC__CTRL2}
\include{group__DAC__CTRL0__S1}
\include{group__DAC__CTRL1__S1}
\include{group__DAC__CTRL2__S1}
\include{group__DAC__CTRL3__S1}
\include{group__DAC__DATA}
\include{group__IPDA__CTRL__S1}
\include{group__LS__LVDSTX__S1}
\include{group__LSCTRL0__S1}
\include{group__LSMOD__EN}
\include{group__ROW__CTRL}
\include{group__PLL__CTRL}
\include{group__PLL__STATUS}
\include{group__POWER__DOWN__0}
\include{group__POWER__DOWN__ADC__OTHERS}
\include{group__POWER__DOWN__READOUT}
\include{group__PUMP__S1}
\include{group__READOUT__S1}
\include{group__REGIF__CTRL}
\include{group__REGIF__RDATA}
\include{group__SSPLL__CTRL0__S1}
\include{group__SSPLL__CTRL1__S1}
\include{group__SSPLL__CTRL2__S1}
\include{group__SYSPLL__CTRL0__S1}
\include{group__SYSPLL__CTRL1__S1}
\include{group__SYSPLL__CTRL2__S1}
\include{group__ANA__TEST__MUX__S1}
\include{group__TS__CTRL__S1}
\include{group__TS__CTRL}
\include{group__TS__DATA}
\include{group__VLOWENABLE}
\include{group__VLOWREGCTRL0__S2}
\include{group__VLOWREGCTRL1__S2}
\include{group__VLOWREGCTRL2__S2}
\include{group__VLOWREGCTRL3__S2}
\include{group__VLOWREGCTRL4__S2}
\include{group__VLOWSHOCTRL1}
\include{group__VLOWSHOCTRL2}
\include{group__VLOWSHOCTRL3}
\include{group__VLOWSHODETECT}
\include{group__XOSC__CTRL}
\include{group__CHAIN1__LEN}
\include{group__CHAIN2__LEN}
\include{group__SSPLL__CTRL3__S1}
\include{group__PIXEL__BIAS}
\include{group__DLL__CONTROL}
\include{group__ANA__SPARE__0}
\include{group__ANA__SPARE__1}
\include{group__ANA__SERIAL__SPARE__0}
\include{group__ANA__SERIAL__SPARE__1}
\include{group__ANA__SERIAL__SPARE__2}
\include{group__DEBUG__MUX__CONTROL__REG}
\include{group__SCRATCHPAD__0__}
\include{group__CLKGEN__CK1}
\include{group__CLKGEN__CK2}
\include{group__CLKGEN__CK1REF}
\include{group__CLKGEN__CK2REF}
\include{group__CLKGEN__L1}
\include{group__CLKGEN__L2}
\include{group__CLKGEN__CKX}
\include{group__CLKGEN__CYCLE}
\include{group__CLKGEN__OFFSET}
\include{group__CLKGEN__LTOFFSET}
\include{group__CLKGEN__BURST__PERIOD}
\include{group__CTRLR0}
\include{group__CTRLR1}
\include{group__SSIENR}
\include{group__MWCR}
\include{group__SER}
\include{group__BAUDR}
\include{group__TXFTLR}
\include{group__RXFTLR}
\include{group__TXFLR}
\include{group__RXFLR}
\include{group__SR}
\include{group__IMR}
\include{group__ISR}
\include{group__RISR}
\include{group__TXOICR}
\include{group__RXOICR}
\include{group__RXUICR}
\include{group__MSTICR}
\include{group__ICR}
\include{group__IDR}
\include{group__SSI__VERSION__ID}
\include{group__DR0}
\include{group__CSI2__TX__BASE__CFG__NUM__LANES}
\include{group__CSI2__TX__BASE__CFG__T__PRE}
\include{group__CSI2__TX__BASE__CFG__T__POST}
\include{group__CSI2__TX__BASE__CFG__TX__GAP}
\include{group__CSI2__TX__BASE__CFG__T__CLK__GAP}
\include{group__CSI2__TX__BASE__CFG__CONTINUOUS__HS__CLK}
\include{group__CSI2__TX__BASE__CFG__TWAKEUP}
\include{group__CSI2__TX__BASE__ULPS__CLK__ENABLE}
\include{group__CSI2__TX__BASE__ULPS__ENABLE}
\include{group__CSI2__TX__BASE__ULPS__CLK__ACTIVE}
\include{group__CSI2__TX__BASE__ULPS__ACTIVE}
\include{group__CSI2__TX__BASE__IRQ__STATUS}
\include{group__CSI2__TX__BASE__IRQ__ENABLE}
\include{group__CSI2__TX__BASE__CSI2TX__IRQ__CLR}
\include{group__CSI2__TX__BASE__CFG__CLK__LANE__EN}
\include{group__CSI2__TX__BASE__CFG__DATA__LANE__EN}
\include{group__CSI2__TX__BASE__CFG__CPHY__EN}
\include{group__CSI2__TX__BASE__CFG__PPI__16__EN}
\include{group__CSI2__TX__BASE__CFG__PACKET__INTERFACE__EN}
\include{group__CSI2__TX__BASE__CFG__VCX__EN}
\include{group__CSI2__TX__SKEW__CAL__CFG__SKEWCAL__TIME__I}
\include{group__CSI2__TX__SKEW__CAL__CFG__SKEWCAL__TIME__P}
\include{group__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__PD__PLL__PHY}
\include{group__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__ULPS__PLL__CTRL}
\include{group__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__ULPS__PHY__CTRL}
\include{group__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__TST__PLL}
\include{group__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__CN}
\include{group__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__CM}
\include{group__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__CO}
\include{group__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__LOCK__BYP}
\include{group__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__BYPASS__PLL}
\include{group__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__LOCK__LATCH}
\include{group__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__AUTO__PD__EN}
\include{group__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__TEST__ENBL}
\include{group__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__LOCK}
\include{group__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__M__PRG__HS__ZERO}
\include{group__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__MC__PRG__HS__ZERO}
\include{group__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__M__PRG__HS__TRAIL}
\include{group__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__MC__PRG__HS__TRAIL}
\include{group__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__M__PRG__HS__PREPARE}
\include{group__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__MC__PRG__HS__PREPARE}
\include{group__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__TEST__PATTERN0}
\include{group__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__TEST__PATTERN1}
\include{group__PWR__CTRL}
\include{group__STATUS}
\include{group__ERR__LOCATION}
\include{group__TIMING}
\include{group__CHARACTERIZATION}
\include{group__BLANK__CHECK}
\include{group__SSWAVEFREQ}
\include{group__SSWAVEPERIOD}
\include{group__SSWAVEAMP}
\include{group__SSPINLO}
\include{group__SSPINHI}
\include{group__SSINTERVLO}
\include{group__SSINTERVHI}
\include{group__SSWAVEOFFSET}
\include{group__SSCTRL}
\include{group__SSMODFREQ}
\include{group__SSMODAMP}
\include{group__SSINTERV__10}
\include{group__SSINTERV__11}
\include{group__SSINTERV__20}
\include{group__SSINTERV__21}
\include{group__SSINTERV__30}
\include{group__SSINTERV__31}
\include{group__SSVALUE__00}
\include{group__SSVALUE__01}
\include{group__SSVALUE__10}
\include{group__SSVALUE__11}
\include{group__SSVALUE__20}
\include{group__SSVALUE__21}
\include{group__SSVALUE__30}
\include{group__SSVALUE__31}
\include{group__SSDBG}
\include{group__PCMCTRL__0}
\include{group__PCMCTRL__1}
\include{group__PCMOUT}
\include{group__OSC__PERIOD__CTRL}
\include{group__OSC__PERIOD__RD}
\include{group__CORRECTION__CONFIG}
\include{group__USE__CASE__FRAME__CONFIG}
\include{group__IA__BANK__TYPE}
\include{group__PARITY__COUNT}
\include{group__INTERRUPT}
\include{group__MIPI__SKEW__CAL}
\include{group__MIPI__ESC__CLK__DIV}
\include{group__USE__CASE__0__ROI__0__ROW__VEC__TOPBOT}
\chapter{Class Documentation}
\input{struct__ADI__AI__REGS__YODA__ADC__CTRL0__S1__t}
\input{struct__ADI__AI__REGS__YODA__ADC__CTRL1__S1__t}
\input{struct__ADI__AI__REGS__YODA__ADC__CTRL2__S1__t}
\input{struct__ADI__AI__REGS__YODA__ADCPLL__CTRL0__S1__t}
\input{struct__ADI__AI__REGS__YODA__ADCPLL__CTRL1__S1__t}
\input{struct__ADI__AI__REGS__YODA__ADCPLL__CTRL2__S1__t}
\input{struct__ADI__AI__REGS__YODA__AMP__CTRL0__S1__t}
\input{struct__ADI__AI__REGS__YODA__AMP__CTRL1__S1__t}
\input{struct__ADI__AI__REGS__YODA__AMP__CTRL2__S1__t}
\input{struct__ADI__AI__REGS__YODA__ANA__SERIAL__SPARE__0__t}
\input{struct__ADI__AI__REGS__YODA__ANA__SERIAL__SPARE__1__t}
\input{struct__ADI__AI__REGS__YODA__ANA__SERIAL__SPARE__2__t}
\input{struct__ADI__AI__REGS__YODA__ANA__SPARE__0__t}
\input{struct__ADI__AI__REGS__YODA__ANA__SPARE__1__t}
\input{struct__ADI__AI__REGS__YODA__ANA__TEST__MUX__S1__t}
\input{struct__ADI__AI__REGS__YODA__CHAIN1__LEN__t}
\input{struct__ADI__AI__REGS__YODA__CHAIN2__LEN__t}
\input{struct__ADI__AI__REGS__YODA__CHIP__ID__t}
\input{struct__ADI__AI__REGS__YODA__CKGEN__CTRL__t}
\input{struct__ADI__AI__REGS__YODA__CKGEN__S1__t}
\input{struct__ADI__AI__REGS__YODA__CLK__CTRL__t}
\input{struct__ADI__AI__REGS__YODA__CLK__DE__CTRL__S1__t}
\input{struct__ADI__AI__REGS__YODA__CLK__LVDSTX__S1__t}
\input{struct__ADI__AI__REGS__YODA__CLKTREE0__t}
\input{struct__ADI__AI__REGS__YODA__CLKTREE__S1__t}
\input{struct__ADI__AI__REGS__YODA__DAC__CTRL0__S1__t}
\input{struct__ADI__AI__REGS__YODA__DAC__CTRL1__S1__t}
\input{struct__ADI__AI__REGS__YODA__DAC__CTRL1__t}
\input{struct__ADI__AI__REGS__YODA__DAC__CTRL2__S1__t}
\input{struct__ADI__AI__REGS__YODA__DAC__CTRL2__t}
\input{struct__ADI__AI__REGS__YODA__DAC__CTRL3__S1__t}
\input{struct__ADI__AI__REGS__YODA__DAC__DATA__t}
\input{struct__ADI__AI__REGS__YODA__DEBUG__MUX__CONTROL__REG__t}
\input{struct__ADI__AI__REGS__YODA__DLL__CONTROL__t}
\input{struct__ADI__AI__REGS__YODA__IPDA__CTRL__S1__t}
\input{struct__ADI__AI__REGS__YODA__LS__LVDSTX__S1__t}
\input{struct__ADI__AI__REGS__YODA__LSCTRL0__S1__t}
\input{struct__ADI__AI__REGS__YODA__LSMOD__EN__t}
\input{struct__ADI__AI__REGS__YODA__PIXEL__BIAS__t}
\input{struct__ADI__AI__REGS__YODA__PLL__CTRL__t}
\input{struct__ADI__AI__REGS__YODA__PLL__STATUS__t}
\input{struct__ADI__AI__REGS__YODA__POWER__DOWN__0__t}
\input{struct__ADI__AI__REGS__YODA__POWER__DOWN__ADC__OTHERS__t}
\input{struct__ADI__AI__REGS__YODA__POWER__DOWN__READOUT__t}
\input{struct__ADI__AI__REGS__YODA__PUMP__S1__t}
\input{struct__ADI__AI__REGS__YODA__READOUT__S1__t}
\input{struct__ADI__AI__REGS__YODA__REGIF__CTRL__t}
\input{struct__ADI__AI__REGS__YODA__REGIF__RDATA__t}
\input{struct__ADI__AI__REGS__YODA__ROW__CTRL__t}
\input{struct__ADI__AI__REGS__YODA__SSPLL__CTRL0__S1__t}
\input{struct__ADI__AI__REGS__YODA__SSPLL__CTRL1__S1__t}
\input{struct__ADI__AI__REGS__YODA__SSPLL__CTRL2__S1__t}
\input{struct__ADI__AI__REGS__YODA__SSPLL__CTRL3__S1__t}
\input{struct__ADI__AI__REGS__YODA__SYSPLL__CTRL0__S1__t}
\input{struct__ADI__AI__REGS__YODA__SYSPLL__CTRL1__S1__t}
\input{struct__ADI__AI__REGS__YODA__SYSPLL__CTRL2__S1__t}
\input{struct__ADI__AI__REGS__YODA__TS__CTRL__S1__t}
\input{struct__ADI__AI__REGS__YODA__TS__CTRL__t}
\input{struct__ADI__AI__REGS__YODA__TS__DATA__t}
\input{struct__ADI__AI__REGS__YODA__TypeDef}
\input{struct__ADI__AI__REGS__YODA__VLOWENABLE__t}
\input{struct__ADI__AI__REGS__YODA__VLOWREGCTRL0__S2__t}
\input{struct__ADI__AI__REGS__YODA__VLOWREGCTRL1__S2__t}
\input{struct__ADI__AI__REGS__YODA__VLOWREGCTRL2__S2__t}
\input{struct__ADI__AI__REGS__YODA__VLOWREGCTRL3__S2__t}
\input{struct__ADI__AI__REGS__YODA__VLOWREGCTRL4__S2__t}
\input{struct__ADI__AI__REGS__YODA__VLOWSHOCTRL1__t}
\input{struct__ADI__AI__REGS__YODA__VLOWSHOCTRL2__t}
\input{struct__ADI__AI__REGS__YODA__VLOWSHOCTRL3__t}
\input{struct__ADI__AI__REGS__YODA__VLOWSHODETECT__t}
\input{struct__ADI__AI__REGS__YODA__XOSC__CTRL__t}
\input{struct__ADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__BASE__CFG__CLK__LANE__EN__t}
\input{struct__ADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__BASE__CFG__CONTINUOUS__HS__CLK__t}
\input{struct__ADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__BASE__CFG__CPHY__EN__t}
\input{struct__ADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__BASE__CFG__DATA__LANE__EN__t}
\input{struct__ADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__BASE__CFG__NUM__LANES__t}
\input{struct__ADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__BASE__CFG__PACKET__INTERFACE__EN__t}
\input{struct__ADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__BASE__CFG__PPI__16__EN__t}
\input{struct__ADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__BASE__CFG__T__CLK__GAP__t}
\input{struct__ADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__BASE__CFG__T__POST__t}
\input{struct__ADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__BASE__CFG__T__PRE__t}
\input{struct__ADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__BASE__CFG__TWAKEUP__t}
\input{struct__ADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__BASE__CFG__TX__GAP__t}
\input{struct__ADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__BASE__CFG__VCX__EN__t}
\input{struct__ADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__BASE__CSI2TX__IRQ__CLR__t}
\input{struct__ADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__BASE__IRQ__ENABLE__t}
\input{struct__ADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__BASE__IRQ__STATUS__t}
\input{struct__ADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__BASE__ULPS__ACTIVE__t}
\input{struct__ADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__BASE__ULPS__CLK__ACTIVE__t}
\input{struct__ADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__BASE__ULPS__CLK__ENABLE__t}
\input{struct__ADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__BASE__ULPS__ENABLE__t}
\input{struct__ADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__AUTO__PD__EN__t}
\input{struct__ADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__BYPASS__PLL__t}
\input{struct__ADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__CM__t}
\input{struct__ADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__CN__t}
\input{struct__ADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__CO__t}
\input{struct__ADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__LOCK__BYP__t}
\input{struct__ADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__LOCK__LATCH__t}
\input{struct__ADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__LOCK__t}
\input{struct__ADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__M__PRG__HS__PREPARE__t}
\input{struct__ADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__M__PRG__HS__TRAIL__t}
\input{struct__ADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__M__PRG__HS__ZERO__t}
\input{struct__ADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__MC__PRG__HS__PREPARE__t}
\input{struct__ADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__MC__PRG__HS__TRAIL__t}
\input{struct__ADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__MC__PRG__HS__ZERO__t}
\input{struct__ADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__PD__PLL__PHY__t}
\input{struct__ADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__TEST__ENBL__t}
\input{struct__ADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__TEST__PATTERN0__t}
\input{struct__ADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__TEST__PATTERN1__t}
\input{struct__ADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__TST__PLL__t}
\input{struct__ADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__ULPS__PHY__CTRL__t}
\input{struct__ADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__ULPS__PLL__CTRL__t}
\input{struct__ADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__SKEW__CAL__CFG__SKEWCAL__TIME__I__t}
\input{struct__ADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__SKEW__CAL__CFG__SKEWCAL__TIME__P__t}
\input{struct__ADI__CSI2__REGSPEC__TOP__CPU0__TypeDef}
\input{struct__ADI__DATAPATH__ADC__CAL__VER__s}
\input{struct__ADI__DATAPATH__ADC__CAL__VER__t}
\input{struct__ADI__DATAPATH__ANALOG__SS__s}
\input{struct__ADI__DATAPATH__ANALOG__SS__t}
\input{struct__ADI__DATAPATH__CORRECTION__CONFIG__s}
\input{struct__ADI__DATAPATH__CORRECTION__CONFIG__t}
\input{struct__ADI__DATAPATH__DBG__MUX__s}
\input{struct__ADI__DATAPATH__DBG__MUX__t}
\input{struct__ADI__DATAPATH__FRAME__NUMBER__s}
\input{struct__ADI__DATAPATH__FRAME__NUMBER__t}
\input{struct__ADI__DATAPATH__GAIN0__s}
\input{struct__ADI__DATAPATH__GAIN0__t}
\input{struct__ADI__DATAPATH__GAIN1__s}
\input{struct__ADI__DATAPATH__GAIN1__t}
\input{struct__ADI__DATAPATH__GAIN2__s}
\input{struct__ADI__DATAPATH__GAIN2__t}
\input{struct__ADI__DATAPATH__GAIN3__s}
\input{struct__ADI__DATAPATH__GAIN3__t}
\input{struct__ADI__DATAPATH__GAIN__MARGIN__CONTROL__s}
\input{struct__ADI__DATAPATH__GAIN__MARGIN__CONTROL__t}
\input{struct__ADI__DATAPATH__GAIN__MEM__PARITY__ERR__CNT__s}
\input{struct__ADI__DATAPATH__IA__ADDR__REG__s}
\input{struct__ADI__DATAPATH__IA__ADDR__REG__t}
\input{struct__ADI__DATAPATH__IA__BANK__TYPE__s}
\input{struct__ADI__DATAPATH__IA__BANK__TYPE__t}
\input{struct__ADI__DATAPATH__IA__RDDATA__REG__ALIAS__s}
\input{struct__ADI__DATAPATH__IA__RDDATA__REG__ALIAS__t}
\input{struct__ADI__DATAPATH__IA__RDDATA__REG__s}
\input{struct__ADI__DATAPATH__IA__RDDATA__REG__t}
\input{struct__ADI__DATAPATH__IA__SELECT__s}
\input{struct__ADI__DATAPATH__IA__SELECT__t}
\input{struct__ADI__DATAPATH__IA__WRDATA__REG__ALIAS__s}
\input{struct__ADI__DATAPATH__IA__WRDATA__REG__ALIAS__t}
\input{struct__ADI__DATAPATH__IA__WRDATA__REG__s}
\input{struct__ADI__DATAPATH__IA__WRDATA__REG__t}
\input{struct__ADI__DATAPATH__INTERRUPT__t}
\input{struct__ADI__DATAPATH__LINE__MARGIN__CONTROL__s}
\input{struct__ADI__DATAPATH__LINE__MARGIN__CONTROL__t}
\input{struct__ADI__DATAPATH__LINE__MEM__PARITY__ERR__CNT__s}
\input{struct__ADI__DATAPATH__MICRO__SEQUENCER__FW__VERSION__LSB__s}
\input{struct__ADI__DATAPATH__MICRO__SEQUENCER__FW__VERSION__LSB__t}
\input{struct__ADI__DATAPATH__MICRO__SEQUENCER__FW__VERSION__MSB__s}
\input{struct__ADI__DATAPATH__MICRO__SEQUENCER__FW__VERSION__MSB__t}
\input{struct__ADI__DATAPATH__MIPI__BUFF__MARGIN__CONTROL__s}
\input{struct__ADI__DATAPATH__MIPI__BUFF__MARGIN__CONTROL__t}
\input{struct__ADI__DATAPATH__MIPI__BUFF__PARITY__ERR__CNT__s}
\input{struct__ADI__DATAPATH__MIPI__ESC__CLK__DIV__t}
\input{struct__ADI__DATAPATH__MIPI__HEADER__WIDTH__s}
\input{struct__ADI__DATAPATH__MIPI__HEADER__WIDTH__t}
\input{struct__ADI__DATAPATH__MIPI__RD__EN__MAX__s}
\input{struct__ADI__DATAPATH__MIPI__RD__EN__MAX__t}
\input{struct__ADI__DATAPATH__MIPI__SKEW__CAL__t}
\input{struct__ADI__DATAPATH__PACKET__COUNT__s}
\input{struct__ADI__DATAPATH__PACKET__COUNT__t}
\input{struct__ADI__DATAPATH__PACKETS__PER__FRAME__s}
\input{struct__ADI__DATAPATH__PACKETS__PER__FRAME__t}
\input{struct__ADI__DATAPATH__PARITY__COUNT__t}
\input{struct__ADI__DATAPATH__PARITY__GAIN__MEM__s}
\input{struct__ADI__DATAPATH__PARITY__LINE__MEM__s}
\input{struct__ADI__DATAPATH__PARITY__MIPI__BUFFER__s}
\input{struct__ADI__DATAPATH__PP__ADC__DELAY__s}
\input{struct__ADI__DATAPATH__PP__ADC__DELAY__t}
\input{struct__ADI__DATAPATH__PP__DECODE__ST__1__s}
\input{struct__ADI__DATAPATH__PP__DECODE__ST__1__t}
\input{struct__ADI__DATAPATH__PP__DECODE__ST__2__s}
\input{struct__ADI__DATAPATH__PP__DECODE__ST__2__t}
\input{struct__ADI__DATAPATH__PP__ENCODE__GT__s}
\input{struct__ADI__DATAPATH__PP__ENCODE__GT__t}
\input{struct__ADI__DATAPATH__PP__ENCODE__ST__s}
\input{struct__ADI__DATAPATH__PP__ENCODE__ST__t}
\input{struct__ADI__DATAPATH__PP__LFSR__s}
\input{struct__ADI__DATAPATH__PP__LFSR__t}
\input{struct__ADI__DATAPATH__PP__USEQ__WRITE__s}
\input{struct__ADI__DATAPATH__PP__USEQ__WRITE__t}
\input{struct__ADI__DATAPATH__REG__0__s}
\input{struct__ADI__DATAPATH__REG__0__t}
\input{struct__ADI__DATAPATH__REG__1__s}
\input{struct__ADI__DATAPATH__REG__1__t}
\input{struct__ADI__DATAPATH__REG__2__s}
\input{struct__ADI__DATAPATH__REG__2__t}
\input{struct__ADI__DATAPATH__REG__3__s}
\input{struct__ADI__DATAPATH__REG__3__t}
\input{struct__ADI__DATAPATH__REG__4__s}
\input{struct__ADI__DATAPATH__REG__4__t}
\input{struct__ADI__DATAPATH__REG__5__s}
\input{struct__ADI__DATAPATH__REG__5__t}
\input{struct__ADI__DATAPATH__REG__6__s}
\input{struct__ADI__DATAPATH__REG__6__t}
\input{struct__ADI__DATAPATH__REG__7__s}
\input{struct__ADI__DATAPATH__REG__7__t}
\input{struct__ADI__DATAPATH__ROI__COLUMN__START__s}
\input{struct__ADI__DATAPATH__ROI__COLUMN__START__t}
\input{struct__ADI__DATAPATH__ROI__HEIGHT__s}
\input{struct__ADI__DATAPATH__ROI__HEIGHT__t}
\input{struct__ADI__DATAPATH__ROI__ROW__START__s}
\input{struct__ADI__DATAPATH__ROI__ROW__START__t}
\input{struct__ADI__DATAPATH__ROI__WIDTH__s}
\input{struct__ADI__DATAPATH__ROI__WIDTH__t}
\input{struct__ADI__DATAPATH__ROW__VECTOR__s}
\input{struct__ADI__DATAPATH__ROW__VECTOR__t}
\input{struct__ADI__DATAPATH__ROWS__PER__PACKET__OUT__s}
\input{struct__ADI__DATAPATH__ROWS__PER__PACKET__OUT__t}
\input{struct__ADI__DATAPATH__TS__CAL__VER__s}
\input{struct__ADI__DATAPATH__TS__CAL__VER__t}
\input{struct__ADI__DATAPATH__TypeDef}
\input{struct__ADI__DATAPATH__USE__CASE__FRAME__CONFIG__s}
\input{struct__ADI__DATAPATH__USE__CASE__FRAME__CONFIG__t}
\input{struct__ADI__DATAPATH__USE__CASE__MIPI__PACKET__CONTROL__s}
\input{struct__ADI__DATAPATH__USE__CASE__MIPI__PACKET__CONTROL__t}
\input{struct__ADI__DE__REGS__YODA__AMP__MUX__SEL__EE__HIGH__s}
\input{struct__ADI__DE__REGS__YODA__AMP__MUX__SEL__EE__HIGH__t}
\input{struct__ADI__DE__REGS__YODA__AMP__MUX__SEL__EE__LOW__s}
\input{struct__ADI__DE__REGS__YODA__AMP__MUX__SEL__EE__LOW__t}
\input{struct__ADI__DE__REGS__YODA__AMP__MUX__SEL__EO__HIGH__s}
\input{struct__ADI__DE__REGS__YODA__AMP__MUX__SEL__EO__HIGH__t}
\input{struct__ADI__DE__REGS__YODA__AMP__MUX__SEL__EO__LOW__s}
\input{struct__ADI__DE__REGS__YODA__AMP__MUX__SEL__EO__LOW__t}
\input{struct__ADI__DE__REGS__YODA__AMP__MUX__SEL__OE__HIGH__s}
\input{struct__ADI__DE__REGS__YODA__AMP__MUX__SEL__OE__HIGH__t}
\input{struct__ADI__DE__REGS__YODA__AMP__MUX__SEL__OE__LOW__s}
\input{struct__ADI__DE__REGS__YODA__AMP__MUX__SEL__OE__LOW__t}
\input{struct__ADI__DE__REGS__YODA__AMP__MUX__SEL__OO__HIGH__s}
\input{struct__ADI__DE__REGS__YODA__AMP__MUX__SEL__OO__HIGH__t}
\input{struct__ADI__DE__REGS__YODA__AMP__MUX__SEL__OO__LOW__s}
\input{struct__ADI__DE__REGS__YODA__AMP__MUX__SEL__OO__LOW__t}
\input{struct__ADI__DE__REGS__YODA__AMP__MUX__SEL__SELB__HIGH__s}
\input{struct__ADI__DE__REGS__YODA__AMP__MUX__SEL__SELB__HIGH__t}
\input{struct__ADI__DE__REGS__YODA__AMP__MUX__SEL__SELB__LOW__s}
\input{struct__ADI__DE__REGS__YODA__AMP__MUX__SEL__SELB__LOW__t}
\input{struct__ADI__DE__REGS__YODA__ARRAY__INIT__VEC__DARK__s}
\input{struct__ADI__DE__REGS__YODA__ARRAY__INIT__VEC__DARK__t}
\input{struct__ADI__DE__REGS__YODA__ARRAY__INIT__VEC__s}
\input{struct__ADI__DE__REGS__YODA__ARRAY__INIT__VEC__t}
\input{struct__ADI__DE__REGS__YODA__BINNED1X2__END__s}
\input{struct__ADI__DE__REGS__YODA__BINNED1X2__END__t}
\input{struct__ADI__DE__REGS__YODA__BINNED1X2__REPEAT__COUNT__s}
\input{struct__ADI__DE__REGS__YODA__BINNED1X2__REPEAT__COUNT__t}
\input{struct__ADI__DE__REGS__YODA__BINNED1X2__START__s}
\input{struct__ADI__DE__REGS__YODA__BINNED1X2__START__t}
\input{struct__ADI__DE__REGS__YODA__BINNED__END__s}
\input{struct__ADI__DE__REGS__YODA__BINNED__END__t}
\input{struct__ADI__DE__REGS__YODA__BINNED__REPEAT__s}
\input{struct__ADI__DE__REGS__YODA__BINNED__REPEAT__t}
\input{struct__ADI__DE__REGS__YODA__BINNED__START__s}
\input{struct__ADI__DE__REGS__YODA__BINNED__START__t}
\input{struct__ADI__DE__REGS__YODA__DARK__END__s}
\input{struct__ADI__DE__REGS__YODA__DARK__END__t}
\input{struct__ADI__DE__REGS__YODA__DARK__REPEAT__s}
\input{struct__ADI__DE__REGS__YODA__DARK__REPEAT__t}
\input{struct__ADI__DE__REGS__YODA__DARK__START__s}
\input{struct__ADI__DE__REGS__YODA__DARK__START__t}
\input{struct__ADI__DE__REGS__YODA__DBG__MUX__CONTROL__0__s}
\input{struct__ADI__DE__REGS__YODA__DBG__MUX__CONTROL__0__t}
\input{struct__ADI__DE__REGS__YODA__DBG__MUX__CONTROL__1__s}
\input{struct__ADI__DE__REGS__YODA__DBG__MUX__CONTROL__1__t}
\input{struct__ADI__DE__REGS__YODA__DBG__MUX__CONTROL__2__s}
\input{struct__ADI__DE__REGS__YODA__DBG__MUX__CONTROL__2__t}
\input{struct__ADI__DE__REGS__YODA__DBG__MUX__CONTROL__3__s}
\input{struct__ADI__DE__REGS__YODA__DBG__MUX__CONTROL__3__t}
\input{struct__ADI__DE__REGS__YODA__DBG__MUX__CONTROL__4__s}
\input{struct__ADI__DE__REGS__YODA__DBG__MUX__CONTROL__4__t}
\input{struct__ADI__DE__REGS__YODA__DE__CONTROL__s}
\input{struct__ADI__DE__REGS__YODA__DE__CONTROL__t}
\input{struct__ADI__DE__REGS__YODA__DE__IA__ADDR__REG__s}
\input{struct__ADI__DE__REGS__YODA__DE__IA__ADDR__REG__t}
\input{struct__ADI__DE__REGS__YODA__DE__IA__RDDATA__REG__ALIAS__s}
\input{struct__ADI__DE__REGS__YODA__DE__IA__RDDATA__REG__ALIAS__t}
\input{struct__ADI__DE__REGS__YODA__DE__IA__RDDATA__REG__s}
\input{struct__ADI__DE__REGS__YODA__DE__IA__RDDATA__REG__t}
\input{struct__ADI__DE__REGS__YODA__DE__IA__SELECT__s}
\input{struct__ADI__DE__REGS__YODA__DE__IA__SELECT__t}
\input{struct__ADI__DE__REGS__YODA__DE__IA__WRDATA__REG__ALIAS__s}
\input{struct__ADI__DE__REGS__YODA__DE__IA__WRDATA__REG__ALIAS__t}
\input{struct__ADI__DE__REGS__YODA__DE__IA__WRDATA__REG__s}
\input{struct__ADI__DE__REGS__YODA__DE__IA__WRDATA__REG__t}
\input{struct__ADI__DE__REGS__YODA__MEM__DFT__s}
\input{struct__ADI__DE__REGS__YODA__MEM__DFT__t}
\input{struct__ADI__DE__REGS__YODA__NATIVE__RESOLUTION__END__s}
\input{struct__ADI__DE__REGS__YODA__NATIVE__RESOLUTION__END__t}
\input{struct__ADI__DE__REGS__YODA__NATIVE__RESOLUTION__REPEAT__s}
\input{struct__ADI__DE__REGS__YODA__NATIVE__RESOLUTION__REPEAT__t}
\input{struct__ADI__DE__REGS__YODA__NATIVE__RESOLUTION__START__s}
\input{struct__ADI__DE__REGS__YODA__NATIVE__RESOLUTION__START__t}
\input{struct__ADI__DE__REGS__YODA__OVERRIDE__DATA__REG1__s}
\input{struct__ADI__DE__REGS__YODA__OVERRIDE__DATA__REG1__t}
\input{struct__ADI__DE__REGS__YODA__OVERRIDE__DATA__REG2__s}
\input{struct__ADI__DE__REGS__YODA__OVERRIDE__DATA__REG2__t}
\input{struct__ADI__DE__REGS__YODA__OVERRIDE__DATA__REG3__s}
\input{struct__ADI__DE__REGS__YODA__OVERRIDE__DATA__REG3__t}
\input{struct__ADI__DE__REGS__YODA__OVERRIDE__SEL__REG1__s}
\input{struct__ADI__DE__REGS__YODA__OVERRIDE__SEL__REG1__t}
\input{struct__ADI__DE__REGS__YODA__OVERRIDE__SEL__REG2__s}
\input{struct__ADI__DE__REGS__YODA__OVERRIDE__SEL__REG2__t}
\input{struct__ADI__DE__REGS__YODA__OVERRIDE__SEL__REG3__s}
\input{struct__ADI__DE__REGS__YODA__OVERRIDE__SEL__REG3__t}
\input{struct__ADI__DE__REGS__YODA__POSTAMBLE__END__s}
\input{struct__ADI__DE__REGS__YODA__POSTAMBLE__END__t}
\input{struct__ADI__DE__REGS__YODA__POSTAMBLE__REPEAT__s}
\input{struct__ADI__DE__REGS__YODA__POSTAMBLE__REPEAT__t}
\input{struct__ADI__DE__REGS__YODA__POSTAMBLE__START__s}
\input{struct__ADI__DE__REGS__YODA__POSTAMBLE__START__t}
\input{struct__ADI__DE__REGS__YODA__PREAMBLE__END__s}
\input{struct__ADI__DE__REGS__YODA__PREAMBLE__END__t}
\input{struct__ADI__DE__REGS__YODA__PREAMBLE__REPEAT__s}
\input{struct__ADI__DE__REGS__YODA__PREAMBLE__REPEAT__t}
\input{struct__ADI__DE__REGS__YODA__PREAMBLE__START__s}
\input{struct__ADI__DE__REGS__YODA__PREAMBLE__START__t}
\input{struct__ADI__DE__REGS__YODA__SUB__SAMPLED__2X__END__s}
\input{struct__ADI__DE__REGS__YODA__SUB__SAMPLED__2X__END__t}
\input{struct__ADI__DE__REGS__YODA__SUB__SAMPLED__2X__REPEAT__s}
\input{struct__ADI__DE__REGS__YODA__SUB__SAMPLED__2X__REPEAT__t}
\input{struct__ADI__DE__REGS__YODA__SUB__SAMPLED__2X__START__s}
\input{struct__ADI__DE__REGS__YODA__SUB__SAMPLED__2X__START__t}
\input{struct__ADI__DE__REGS__YODA__SUB__SAMPLED__4X__END__s}
\input{struct__ADI__DE__REGS__YODA__SUB__SAMPLED__4X__END__t}
\input{struct__ADI__DE__REGS__YODA__SUB__SAMPLED__4X__REPEAT__s}
\input{struct__ADI__DE__REGS__YODA__SUB__SAMPLED__4X__REPEAT__t}
\input{struct__ADI__DE__REGS__YODA__SUB__SAMPLED__4X__START__s}
\input{struct__ADI__DE__REGS__YODA__SUB__SAMPLED__4X__START__t}
\input{struct__ADI__DE__REGS__YODA__TYPE__OVERRIDE__s}
\input{struct__ADI__DE__REGS__YODA__TYPE__OVERRIDE__t}
\input{struct__ADI__DE__REGS__YODA__TypeDef}
\input{struct__ADI__DE__REGS__YODA__USE__CASE__0__ROI__0__COLUMN__VEC__s}
\input{struct__ADI__DE__REGS__YODA__USE__CASE__0__ROI__0__COLUMN__VEC__t}
\input{struct__ADI__DE__REGS__YODA__USE__CASE__0__ROI__0__ROI__TYPE__s}
\input{struct__ADI__DE__REGS__YODA__USE__CASE__0__ROI__0__ROI__TYPE__t}
\input{struct__ADI__DE__REGS__YODA__USE__CASE__0__ROI__0__ROW__VEC__MAIN__s}
\input{struct__ADI__DE__REGS__YODA__USE__CASE__0__ROI__0__ROW__VEC__MAIN__t}
\input{struct__ADI__DE__REGS__YODA__USE__CASE__0__ROI__0__ROW__VEC__TOPBOT__s}
\input{struct__ADI__DE__REGS__YODA__USE__CASE__0__ROI__0__ROW__VEC__TOPBOT__t}
\input{struct__ADI__DE__REGS__YODA__USE__CASE__0__ROI__1__COLUMN__VEC__s}
\input{struct__ADI__DE__REGS__YODA__USE__CASE__0__ROI__1__COLUMN__VEC__t}
\input{struct__ADI__DE__REGS__YODA__USE__CASE__0__ROI__1__ROI__TYPE__s}
\input{struct__ADI__DE__REGS__YODA__USE__CASE__0__ROI__1__ROI__TYPE__t}
\input{struct__ADI__DE__REGS__YODA__USE__CASE__0__ROI__1__ROW__VEC__MAIN__s}
\input{struct__ADI__DE__REGS__YODA__USE__CASE__0__ROI__1__ROW__VEC__MAIN__t}
\input{struct__ADI__DE__REGS__YODA__USE__CASE__0__ROI__1__ROW__VEC__TOPBOT__s}
\input{struct__ADI__DE__REGS__YODA__USE__CASE__0__ROI__1__ROW__VEC__TOPBOT__t}
\input{struct__ADI__DE__REGS__YODA__USE__CASE__0__ROI__2__COLUMN__VEC__s}
\input{struct__ADI__DE__REGS__YODA__USE__CASE__0__ROI__2__COLUMN__VEC__t}
\input{struct__ADI__DE__REGS__YODA__USE__CASE__0__ROI__2__ROI__TYPE__s}
\input{struct__ADI__DE__REGS__YODA__USE__CASE__0__ROI__2__ROI__TYPE__t}
\input{struct__ADI__DE__REGS__YODA__USE__CASE__0__ROI__2__ROW__VEC__MAIN__s}
\input{struct__ADI__DE__REGS__YODA__USE__CASE__0__ROI__2__ROW__VEC__MAIN__t}
\input{struct__ADI__DE__REGS__YODA__USE__CASE__0__ROI__2__ROW__VEC__TOPBOT__s}
\input{struct__ADI__DE__REGS__YODA__USE__CASE__0__ROI__2__ROW__VEC__TOPBOT__t}
\input{struct__ADI__EFUSE__BLANK__CHECK__t}
\input{struct__ADI__EFUSE__CHARACTERIZATION__t}
\input{struct__ADI__EFUSE__ERR__LOCATION__t}
\input{struct__ADI__EFUSE__PWR__CTRL__t}
\input{struct__ADI__EFUSE__STATUS__t}
\input{struct__ADI__EFUSE__TIMING__t}
\input{struct__ADI__EFUSE__TypeDef}
\input{struct__adi__ErrorLog__s}
\input{struct__ADI__FPGA__BACKDOOR__REGMAP1__BACKDOOR__ENABLE__t}
\input{struct__ADI__FPGA__BACKDOOR__REGMAP1__BACKDOOR__RESET__t}
\input{struct__ADI__FPGA__BACKDOOR__REGMAP1__FPGA__DEBUG1__t}
\input{struct__ADI__FPGA__BACKDOOR__REGMAP1__FPGA__SCRATCH0__t}
\input{struct__ADI__FPGA__BACKDOOR__REGMAP1__FPGA__SCRATCH1__t}
\input{struct__ADI__FPGA__BACKDOOR__REGMAP1__FPGA__SCRATCH2__t}
\input{struct__ADI__FPGA__BACKDOOR__REGMAP1__FPGA__SCRATCH3__t}
\input{struct__ADI__FPGA__BACKDOOR__REGMAP1__HSP__BYPASS__t}
\input{struct__ADI__FPGA__BACKDOOR__TypeDef}
\input{struct__ADI__HSP__REGS__ADI__H2S__MBX__CTRL__t}
\input{struct__ADI__HSP__REGS__ADI__H2S__MBX__FIFO__POP__t}
\input{struct__ADI__HSP__REGS__ADI__H2S__MBX__FIFO__PUSH__t}
\input{struct__ADI__HSP__REGS__ADI__H2S__MBX__INSTS__t}
\input{struct__ADI__HSP__REGS__ADI__S2H__MBX__CTRL__t}
\input{struct__ADI__HSP__REGS__ADI__S2H__MBX__FIFO__POP__t}
\input{struct__ADI__HSP__REGS__ADI__S2H__MBX__FIFO__PUSH__t}
\input{struct__ADI__HSP__REGS__ADI__S2H__MBX__STS__t}
\input{struct__ADI__HSP__REGS__TypeDef}
\input{struct__ADI__LPS__REGS__YODA__LPSCTRL__s}
\input{struct__ADI__LPS__REGS__YODA__LPSCTRL__t}
\input{struct__ADI__LPS__REGS__YODA__LPSDBG__s}
\input{struct__ADI__LPS__REGS__YODA__LPSDBG__t}
\input{struct__ADI__LPS__REGS__YODA__LPSMARGIN__s}
\input{struct__ADI__LPS__REGS__YODA__LPSMARGIN__t}
\input{struct__ADI__LPS__REGS__YODA__LPSRAMADDR__s}
\input{struct__ADI__LPS__REGS__YODA__LPSRAMADDR__t}
\input{struct__ADI__LPS__REGS__YODA__LPSRAMDATA__ALIAS__s}
\input{struct__ADI__LPS__REGS__YODA__LPSRAMDATA__ALIAS__t}
\input{struct__ADI__LPS__REGS__YODA__LPSRAMDATA__s}
\input{struct__ADI__LPS__REGS__YODA__LPSRAMDATA__t}
\input{struct__ADI__LPS__REGS__YODA__LPSRAMRDCMD__s}
\input{struct__ADI__LPS__REGS__YODA__LPSRAMRDCMD__t}
\input{struct__ADI__LPS__REGS__YODA__LPSWAVEFREQ__s}
\input{struct__ADI__LPS__REGS__YODA__LPSWAVEFREQ__t}
\input{struct__ADI__LPS__REGS__YODA__LPSWAVEGENACC__s}
\input{struct__ADI__LPS__REGS__YODA__LPSWAVEGENACC__t}
\input{struct__ADI__LPS__REGS__YODA__LPSWAVEGENADDR__s}
\input{struct__ADI__LPS__REGS__YODA__LPSWAVEGENADDR__t}
\input{struct__ADI__LPS__REGS__YODA__TypeDef}
\input{struct__ADI__PCM__REGS__YODA__OSC__PERIOD__CTRL__t}
\input{struct__ADI__PCM__REGS__YODA__OSC__PERIOD__RD__t}
\input{struct__ADI__PCM__REGS__YODA__PCMCTRL__0__t}
\input{struct__ADI__PCM__REGS__YODA__PCMCTRL__1__t}
\input{struct__ADI__PCM__REGS__YODA__PCMOUT__t}
\input{struct__ADI__PCM__REGS__YODA__TypeDef}
\input{struct__ADI__SPIM__REGS__BAUDR__t}
\input{struct__ADI__SPIM__REGS__CTRLR0__t}
\input{struct__ADI__SPIM__REGS__CTRLR1__t}
\input{struct__ADI__SPIM__REGS__DR0__t}
\input{struct__ADI__SPIM__REGS__ICR__t}
\input{struct__ADI__SPIM__REGS__IDR__t}
\input{struct__ADI__SPIM__REGS__IMR__t}
\input{struct__ADI__SPIM__REGS__ISR__t}
\input{struct__ADI__SPIM__REGS__MSTICR__t}
\input{struct__ADI__SPIM__REGS__MWCR__t}
\input{struct__ADI__SPIM__REGS__RISR__t}
\input{struct__ADI__SPIM__REGS__RXFLR__t}
\input{struct__ADI__SPIM__REGS__RXFTLR__t}
\input{struct__ADI__SPIM__REGS__RXOICR__t}
\input{struct__ADI__SPIM__REGS__RXUICR__t}
\input{struct__ADI__SPIM__REGS__SER__t}
\input{struct__ADI__SPIM__REGS__SR__t}
\input{struct__ADI__SPIM__REGS__SSI__VERSION__ID__t}
\input{struct__ADI__SPIM__REGS__SSIENR__t}
\input{struct__ADI__SPIM__REGS__TXFLR__t}
\input{struct__ADI__SPIM__REGS__TXFTLR__t}
\input{struct__ADI__SPIM__REGS__TXOICR__t}
\input{struct__ADI__SPIM__REGS__TypeDef}
\input{struct__ADI__SS__REGS__SSCTRL__t}
\input{struct__ADI__SS__REGS__SSDBG__t}
\input{struct__ADI__SS__REGS__SSINTERV__10__t}
\input{struct__ADI__SS__REGS__SSINTERV__11__t}
\input{struct__ADI__SS__REGS__SSINTERV__20__t}
\input{struct__ADI__SS__REGS__SSINTERV__21__t}
\input{struct__ADI__SS__REGS__SSINTERV__30__t}
\input{struct__ADI__SS__REGS__SSINTERV__31__t}
\input{struct__ADI__SS__REGS__SSINTERVHI__t}
\input{struct__ADI__SS__REGS__SSINTERVLO__t}
\input{struct__ADI__SS__REGS__SSMODAMP__t}
\input{struct__ADI__SS__REGS__SSMODFREQ__t}
\input{struct__ADI__SS__REGS__SSPINHI__t}
\input{struct__ADI__SS__REGS__SSPINLO__t}
\input{struct__ADI__SS__REGS__SSVALUE__00__t}
\input{struct__ADI__SS__REGS__SSVALUE__01__t}
\input{struct__ADI__SS__REGS__SSVALUE__10__t}
\input{struct__ADI__SS__REGS__SSVALUE__11__t}
\input{struct__ADI__SS__REGS__SSVALUE__20__t}
\input{struct__ADI__SS__REGS__SSVALUE__21__t}
\input{struct__ADI__SS__REGS__SSVALUE__30__t}
\input{struct__ADI__SS__REGS__SSVALUE__31__t}
\input{struct__ADI__SS__REGS__SSWAVEAMP__t}
\input{struct__ADI__SS__REGS__SSWAVEFREQ__t}
\input{struct__ADI__SS__REGS__SSWAVEOFFSET__t}
\input{struct__ADI__SS__REGS__SSWAVEPERIOD__t}
\input{struct__ADI__SS__REGS__TypeDef}
\input{struct__ADI__USEQ__REGS__MAP1__ADCCNVTCTRL1__t}
\input{struct__ADI__USEQ__REGS__MAP1__ADCCNVTCTRL2__t}
\input{struct__ADI__USEQ__REGS__MAP1__ADCCNVTCTRL3__t}
\input{struct__ADI__USEQ__REGS__MAP1__ADCCNVTCTRL4__t}
\input{struct__ADI__USEQ__REGS__MAP1__AMPCLK2CTRL__t}
\input{struct__ADI__USEQ__REGS__MAP1__AMPCLK3CTRL1__t}
\input{struct__ADI__USEQ__REGS__MAP1__AMPCLK3CTRL2__t}
\input{struct__ADI__USEQ__REGS__MAP1__AMPCLKCTRL__t}
\input{struct__ADI__USEQ__REGS__MAP1__BREAKPOINTCTRL__t}
\input{struct__ADI__USEQ__REGS__MAP1__CALLRPTCOUNT__t}
\input{struct__ADI__USEQ__REGS__MAP1__CTIME__0__t}
\input{struct__ADI__USEQ__REGS__MAP1__CTIME__1__t}
\input{struct__ADI__USEQ__REGS__MAP1__CTIME__2__t}
\input{struct__ADI__USEQ__REGS__MAP1__CTIME__3__t}
\input{struct__ADI__USEQ__REGS__MAP1__CTIME__4__t}
\input{struct__ADI__USEQ__REGS__MAP1__CTIME__5__t}
\input{struct__ADI__USEQ__REGS__MAP1__CTIMECTRL__t}
\input{struct__ADI__USEQ__REGS__MAP1__DIGPWRDOWN__t}
\input{struct__ADI__USEQ__REGS__MAP1__ERRJMPADDR__t}
\input{struct__ADI__USEQ__REGS__MAP1__ERRORSET__t}
\input{struct__ADI__USEQ__REGS__MAP1__ERRORSTATUS__t}
\input{struct__ADI__USEQ__REGS__MAP1__FORCEIPDACTRL1__t}
\input{struct__ADI__USEQ__REGS__MAP1__FORCEIPDACTRL2__t}
\input{struct__ADI__USEQ__REGS__MAP1__FORCESFCTRL1__t}
\input{struct__ADI__USEQ__REGS__MAP1__FORCESFCTRL2__t}
\input{struct__ADI__USEQ__REGS__MAP1__FRAMESYNCCTRL__t}
\input{struct__ADI__USEQ__REGS__MAP1__FSYNCCTRL__t}
\input{struct__ADI__USEQ__REGS__MAP1__FSYNCINTCNTR__0__t}
\input{struct__ADI__USEQ__REGS__MAP1__FSYNCINTCNTR__1__t}
\input{struct__ADI__USEQ__REGS__MAP1__FSYNCLSMODCNTR__0__t}
\input{struct__ADI__USEQ__REGS__MAP1__FSYNCLSMODCNTR__1__t}
\input{struct__ADI__USEQ__REGS__MAP1__FSYNCSTATUS__t}
\input{struct__ADI__USEQ__REGS__MAP1__FSYNCSYSCNTR__0__t}
\input{struct__ADI__USEQ__REGS__MAP1__FSYNCSYSCNTR__1__t}
\input{struct__ADI__USEQ__REGS__MAP1__GAINTAG0CLKCTRL1__t}
\input{struct__ADI__USEQ__REGS__MAP1__GAINTAG0CLKCTRL2__t}
\input{struct__ADI__USEQ__REGS__MAP1__GAINTAG1CLKCTRL1__t}
\input{struct__ADI__USEQ__REGS__MAP1__GAINTAG1CLKCTRL2__t}
\input{struct__ADI__USEQ__REGS__MAP1__GAINTAGTHRESHCTRL1__t}
\input{struct__ADI__USEQ__REGS__MAP1__GAINTAGTHRESHCTRL2__t}
\input{struct__ADI__USEQ__REGS__MAP1__GAINTAGTHRESHSEL__t}
\input{struct__ADI__USEQ__REGS__MAP1__GPIOCTRL__t}
\input{struct__ADI__USEQ__REGS__MAP1__GPIOFSYNCSNAPSHOT__t}
\input{struct__ADI__USEQ__REGS__MAP1__GPIOINPUT__t}
\input{struct__ADI__USEQ__REGS__MAP1__GPIOOUTPUTCLR__t}
\input{struct__ADI__USEQ__REGS__MAP1__GPIOOUTPUTSET__t}
\input{struct__ADI__USEQ__REGS__MAP1__GPIOPINFUNC1__t}
\input{struct__ADI__USEQ__REGS__MAP1__GPIOPINFUNC2__t}
\input{struct__ADI__USEQ__REGS__MAP1__GPRR0__t}
\input{struct__ADI__USEQ__REGS__MAP1__GPRR10__t}
\input{struct__ADI__USEQ__REGS__MAP1__GPRR11__t}
\input{struct__ADI__USEQ__REGS__MAP1__GPRR12__t}
\input{struct__ADI__USEQ__REGS__MAP1__GPRR13__t}
\input{struct__ADI__USEQ__REGS__MAP1__GPRR14__t}
\input{struct__ADI__USEQ__REGS__MAP1__GPRR15__t}
\input{struct__ADI__USEQ__REGS__MAP1__GPRR16__t}
\input{struct__ADI__USEQ__REGS__MAP1__GPRR17__t}
\input{struct__ADI__USEQ__REGS__MAP1__GPRR18__t}
\input{struct__ADI__USEQ__REGS__MAP1__GPRR19__t}
\input{struct__ADI__USEQ__REGS__MAP1__GPRR1__t}
\input{struct__ADI__USEQ__REGS__MAP1__GPRR20__t}
\input{struct__ADI__USEQ__REGS__MAP1__GPRR21__t}
\input{struct__ADI__USEQ__REGS__MAP1__GPRR22__t}
\input{struct__ADI__USEQ__REGS__MAP1__GPRR23__t}
\input{struct__ADI__USEQ__REGS__MAP1__GPRR24__t}
\input{struct__ADI__USEQ__REGS__MAP1__GPRR25__t}
\input{struct__ADI__USEQ__REGS__MAP1__GPRR26__t}
\input{struct__ADI__USEQ__REGS__MAP1__GPRR27__t}
\input{struct__ADI__USEQ__REGS__MAP1__GPRR28__t}
\input{struct__ADI__USEQ__REGS__MAP1__GPRR29__t}
\input{struct__ADI__USEQ__REGS__MAP1__GPRR2__t}
\input{struct__ADI__USEQ__REGS__MAP1__GPRR30__t}
\input{struct__ADI__USEQ__REGS__MAP1__GPRR31__t}
\input{struct__ADI__USEQ__REGS__MAP1__GPRR3__t}
\input{struct__ADI__USEQ__REGS__MAP1__GPRR4__t}
\input{struct__ADI__USEQ__REGS__MAP1__GPRR5__t}
\input{struct__ADI__USEQ__REGS__MAP1__GPRR6__t}
\input{struct__ADI__USEQ__REGS__MAP1__GPRR7__t}
\input{struct__ADI__USEQ__REGS__MAP1__GPRR8__t}
\input{struct__ADI__USEQ__REGS__MAP1__GPRR9__t}
\input{struct__ADI__USEQ__REGS__MAP1__GTSWAP__t}
\input{struct__ADI__USEQ__REGS__MAP1__HSP__DFT__t}
\input{struct__ADI__USEQ__REGS__MAP1__I2CCTRL__t}
\input{struct__ADI__USEQ__REGS__MAP1__INTERRUPTENABLE__t}
\input{struct__ADI__USEQ__REGS__MAP1__MM__CTRL__t}
\input{struct__ADI__USEQ__REGS__MAP1__NOISERESETCTRL1__t}
\input{struct__ADI__USEQ__REGS__MAP1__NOISERESETCTRL2__t}
\input{struct__ADI__USEQ__REGS__MAP1__PCCOND__t}
\input{struct__ADI__USEQ__REGS__MAP1__PIXELINTERFACECTRL__t}
\input{struct__ADI__USEQ__REGS__MAP1__PIXGAINTAG0LATCHCTRL__t}
\input{struct__ADI__USEQ__REGS__MAP1__PIXGAINTAG0READOUTCTRL__t}
\input{struct__ADI__USEQ__REGS__MAP1__PIXGAINTAG1LATCHCTRL__t}
\input{struct__ADI__USEQ__REGS__MAP1__PIXGAINTAG1READOUTCTRL__t}
\input{struct__ADI__USEQ__REGS__MAP1__PIXRESETCTRL1__t}
\input{struct__ADI__USEQ__REGS__MAP1__PIXRESETCTRL2__t}
\input{struct__ADI__USEQ__REGS__MAP1__PIXSATURATELATCHCTRL__t}
\input{struct__ADI__USEQ__REGS__MAP1__PIXSATURATEREADOUTCTRL__t}
\input{struct__ADI__USEQ__REGS__MAP1__PWM__CTRL__0__t}
\input{struct__ADI__USEQ__REGS__MAP1__PWM__CTRL__1__t}
\input{struct__ADI__USEQ__REGS__MAP1__ROWCNTINCRCONTROL2__t}
\input{struct__ADI__USEQ__REGS__MAP1__ROWCNTINCRCONTROL__t}
\input{struct__ADI__USEQ__REGS__MAP1__SEQUENCEENDADDR__t}
\input{struct__ADI__USEQ__REGS__MAP1__SEQUENCESTARTADDR__t}
\input{struct__ADI__USEQ__REGS__MAP1__SEQUENCESTATUS__t}
\input{struct__ADI__USEQ__REGS__MAP1__SOFT__RESET__t}
\input{struct__ADI__USEQ__REGS__MAP1__STOPERRENA__t}
\input{struct__ADI__USEQ__REGS__MAP1__SYSTEMCLOCKCONTROL__t}
\input{struct__ADI__USEQ__REGS__MAP1__TypeDef}
\input{struct__ADI__USEQ__REGS__MAP1__UPDATESTAMP__t}
\input{struct__ADI__USEQ__REGS__MAP1__USEQ__CHIP__DBGMUX__t}
\input{struct__ADI__USEQ__REGS__MAP1__USEQ__DBGMUX__t}
\input{struct__ADI__USEQ__REGS__MAP1__USEQ__DFT__t}
\input{struct__ADI__USEQ__REGS__MAP1__USEQ__PARITY__t}
\input{struct__ADI__USEQ__REGS__MAP1__USEQCONTROLREGISTER__t}
\input{struct__ADI__USEQ__REGS__MAP1__USEQRAMLOADADDR__s}
\input{struct__ADI__USEQ__REGS__MAP1__USEQRAMLOADADDR__t}
\input{struct__ADI__USEQ__REGS__MAP1__USEQRAMLOADDATA__s}
\input{struct__ADI__USEQ__REGS__MAP1__USEQRAMLOADDATA__t}
\input{struct__ADI__USEQ__REGS__MAP1__USEQRAMLOADDATAALIAS__s}
\input{struct__ADI__USEQ__REGS__MAP1__USEQRAMLOADDATAALIAS__t}
\input{struct__ADI__USEQ__REGS__MAP1__USEQRAMRDDATA__s}
\input{struct__ADI__USEQ__REGS__MAP1__USEQRAMRDDATA__t}
\input{struct__ADI__USEQ__REGS__MAP1__USEQRAMRDDATAALIAS__s}
\input{struct__ADI__USEQ__REGS__MAP1__USEQRAMRDDATAALIAS__t}
\input{struct__ADI__USEQ__REGS__MAP1__USEQRAMRDSTADDR__s}
\input{struct__ADI__USEQ__REGS__MAP1__USEQRAMRDSTADDR__t}
\input{struct__ADI__USEQ__REGS__MAP1__WAITFORSYNCPOLARITY__t}
\input{struct__ADI__USEQ__REGS__MAP1__WAITFORSYNCSOURCE__t}
\input{struct__ADI__USEQ__REGS__MAP2__CLKGEN__BURST__PERIOD__t}
\input{struct__ADI__USEQ__REGS__MAP2__CLKGEN__CK1__t}
\input{struct__ADI__USEQ__REGS__MAP2__CLKGEN__CK1REF__t}
\input{struct__ADI__USEQ__REGS__MAP2__CLKGEN__CK2__t}
\input{struct__ADI__USEQ__REGS__MAP2__CLKGEN__CK2REF__t}
\input{struct__ADI__USEQ__REGS__MAP2__CLKGEN__CKX__t}
\input{struct__ADI__USEQ__REGS__MAP2__CLKGEN__CYCLE__t}
\input{struct__ADI__USEQ__REGS__MAP2__CLKGEN__L1__t}
\input{struct__ADI__USEQ__REGS__MAP2__CLKGEN__L2__t}
\input{struct__ADI__USEQ__REGS__MAP2__CLKGEN__LTOFFSET__t}
\input{struct__ADI__USEQ__REGS__MAP2__CLKGEN__OFFSET__t}
\input{struct__ADI__USEQ__REGS__MAP2__SCRATCHPAD__0____t}
\input{struct__ADI__USEQ__REGS__MAP2__TypeDef}
\input{structADI__AI__REGS__YODA__ADC__CTRL0__S1__t}
\input{structADI__AI__REGS__YODA__ADC__CTRL1__S1__t}
\input{structADI__AI__REGS__YODA__ADC__CTRL2__S1__t}
\input{structADI__AI__REGS__YODA__ADCPLL__CTRL0__S1__t}
\input{structADI__AI__REGS__YODA__ADCPLL__CTRL1__S1__t}
\input{structADI__AI__REGS__YODA__ADCPLL__CTRL2__S1__t}
\input{structADI__AI__REGS__YODA__AMP__CTRL0__S1__t}
\input{structADI__AI__REGS__YODA__AMP__CTRL1__S1__t}
\input{structADI__AI__REGS__YODA__AMP__CTRL2__S1__t}
\input{structADI__AI__REGS__YODA__ANA__SERIAL__SPARE__0__t}
\input{structADI__AI__REGS__YODA__ANA__SERIAL__SPARE__1__t}
\input{structADI__AI__REGS__YODA__ANA__SERIAL__SPARE__2__t}
\input{structADI__AI__REGS__YODA__ANA__SPARE__0__t}
\input{structADI__AI__REGS__YODA__ANA__SPARE__1__t}
\input{structADI__AI__REGS__YODA__ANA__TEST__MUX__S1__t}
\input{structADI__AI__REGS__YODA__CHAIN1__LEN__t}
\input{structADI__AI__REGS__YODA__CHAIN2__LEN__t}
\input{structADI__AI__REGS__YODA__CHIP__ID__t}
\input{structADI__AI__REGS__YODA__CKGEN__CTRL__t}
\input{structADI__AI__REGS__YODA__CKGEN__S1__t}
\input{structADI__AI__REGS__YODA__CLK__CTRL__t}
\input{structADI__AI__REGS__YODA__CLK__DE__CTRL__S1__t}
\input{structADI__AI__REGS__YODA__CLK__LVDSTX__S1__t}
\input{structADI__AI__REGS__YODA__CLKTREE0__t}
\input{structADI__AI__REGS__YODA__CLKTREE__S1__t}
\input{structADI__AI__REGS__YODA__DAC__CTRL0__S1__t}
\input{structADI__AI__REGS__YODA__DAC__CTRL1__S1__t}
\input{structADI__AI__REGS__YODA__DAC__CTRL1__t}
\input{structADI__AI__REGS__YODA__DAC__CTRL2__S1__t}
\input{structADI__AI__REGS__YODA__DAC__CTRL2__t}
\input{structADI__AI__REGS__YODA__DAC__CTRL3__S1__t}
\input{structADI__AI__REGS__YODA__DAC__DATA__t}
\input{structADI__AI__REGS__YODA__DEBUG__MUX__CONTROL__REG__t}
\input{structADI__AI__REGS__YODA__DLL__CONTROL__t}
\input{structADI__AI__REGS__YODA__IPDA__CTRL__S1__t}
\input{structADI__AI__REGS__YODA__LS__LVDSTX__S1__t}
\input{structADI__AI__REGS__YODA__LSCTRL0__S1__t}
\input{structADI__AI__REGS__YODA__LSMOD__EN__t}
\input{structADI__AI__REGS__YODA__PIXEL__BIAS__t}
\input{structADI__AI__REGS__YODA__PLL__CTRL__t}
\input{structADI__AI__REGS__YODA__PLL__STATUS__t}
\input{structADI__AI__REGS__YODA__POWER__DOWN__0__t}
\input{structADI__AI__REGS__YODA__POWER__DOWN__ADC__OTHERS__t}
\input{structADI__AI__REGS__YODA__POWER__DOWN__READOUT__t}
\input{structADI__AI__REGS__YODA__PUMP__S1__t}
\input{structADI__AI__REGS__YODA__READOUT__S1__t}
\input{structADI__AI__REGS__YODA__REGIF__CTRL__t}
\input{structADI__AI__REGS__YODA__REGIF__RDATA__t}
\input{structADI__AI__REGS__YODA__ROW__CTRL__t}
\input{structADI__AI__REGS__YODA__SSPLL__CTRL0__S1__t}
\input{structADI__AI__REGS__YODA__SSPLL__CTRL1__S1__t}
\input{structADI__AI__REGS__YODA__SSPLL__CTRL2__S1__t}
\input{structADI__AI__REGS__YODA__SSPLL__CTRL3__S1__t}
\input{structADI__AI__REGS__YODA__SYSPLL__CTRL0__S1__t}
\input{structADI__AI__REGS__YODA__SYSPLL__CTRL1__S1__t}
\input{structADI__AI__REGS__YODA__SYSPLL__CTRL2__S1__t}
\input{structADI__AI__REGS__YODA__TS__CTRL__S1__t}
\input{structADI__AI__REGS__YODA__TS__CTRL__t}
\input{structADI__AI__REGS__YODA__TS__DATA__t}
\input{structADI__AI__REGS__YODA__TypeDef}
\input{structADI__AI__REGS__YODA__VLOWENABLE__t}
\input{structADI__AI__REGS__YODA__VLOWREGCTRL0__S2__t}
\input{structADI__AI__REGS__YODA__VLOWREGCTRL1__S2__t}
\input{structADI__AI__REGS__YODA__VLOWREGCTRL2__S2__t}
\input{structADI__AI__REGS__YODA__VLOWREGCTRL3__S2__t}
\input{structADI__AI__REGS__YODA__VLOWREGCTRL4__S2__t}
\input{structADI__AI__REGS__YODA__VLOWSHOCTRL1__t}
\input{structADI__AI__REGS__YODA__VLOWSHOCTRL2__t}
\input{structADI__AI__REGS__YODA__VLOWSHOCTRL3__t}
\input{structADI__AI__REGS__YODA__VLOWSHODETECT__t}
\input{structADI__AI__REGS__YODA__XOSC__CTRL__t}
\input{structADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__BASE__CFG__CLK__LANE__EN__t}
\input{structADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__BASE__CFG__CONTINUOUS__HS__CLK__t}
\input{structADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__BASE__CFG__CPHY__EN__t}
\input{structADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__BASE__CFG__DATA__LANE__EN__t}
\input{structADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__BASE__CFG__NUM__LANES__t}
\input{structADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__BASE__CFG__PACKET__INTERFACE__EN__t}
\input{structADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__BASE__CFG__PPI__16__EN__t}
\input{structADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__BASE__CFG__T__CLK__GAP__t}
\input{structADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__BASE__CFG__T__POST__t}
\input{structADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__BASE__CFG__T__PRE__t}
\input{structADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__BASE__CFG__TWAKEUP__t}
\input{structADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__BASE__CFG__TX__GAP__t}
\input{structADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__BASE__CFG__VCX__EN__t}
\input{structADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__BASE__CSI2TX__IRQ__CLR__t}
\input{structADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__BASE__IRQ__ENABLE__t}
\input{structADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__BASE__IRQ__STATUS__t}
\input{structADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__BASE__ULPS__ACTIVE__t}
\input{structADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__BASE__ULPS__CLK__ACTIVE__t}
\input{structADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__BASE__ULPS__CLK__ENABLE__t}
\input{structADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__BASE__ULPS__ENABLE__t}
\input{structADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__AUTO__PD__EN__t}
\input{structADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__BYPASS__PLL__t}
\input{structADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__CM__t}
\input{structADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__CN__t}
\input{structADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__CO__t}
\input{structADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__LOCK__BYP__t}
\input{structADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__LOCK__LATCH__t}
\input{structADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__LOCK__t}
\input{structADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__M__PRG__HS__PREPARE__t}
\input{structADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__M__PRG__HS__TRAIL__t}
\input{structADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__M__PRG__HS__ZERO__t}
\input{structADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__MC__PRG__HS__PREPARE__t}
\input{structADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__MC__PRG__HS__TRAIL__t}
\input{structADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__MC__PRG__HS__ZERO__t}
\input{structADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__PD__PLL__PHY__t}
\input{structADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__TEST__ENBL__t}
\input{structADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__TEST__PATTERN0__t}
\input{structADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__TEST__PATTERN1__t}
\input{structADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__TST__PLL__t}
\input{structADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__ULPS__PHY__CTRL__t}
\input{structADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__MIXEL__DPHY__CFG__MIXEL__ULPS__PLL__CTRL__t}
\input{structADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__SKEW__CAL__CFG__SKEWCAL__TIME__I__t}
\input{structADI__CSI2__REGSPEC__TOP__CPU0__CSI2__TX__SKEW__CAL__CFG__SKEWCAL__TIME__P__t}
\input{structADI__CSI2__REGSPEC__TOP__CPU0__TypeDef}
\input{structADI__DATAPATH__ADC__CAL__VER__s}
\input{structADI__DATAPATH__ADC__CAL__VER__t}
\input{structADI__DATAPATH__ANALOG__SS__s}
\input{structADI__DATAPATH__ANALOG__SS__t}
\input{structADI__DATAPATH__CORRECTION__CONFIG__s}
\input{structADI__DATAPATH__CORRECTION__CONFIG__t}
\input{structADI__DATAPATH__DBG__MUX__s}
\input{structADI__DATAPATH__DBG__MUX__t}
\input{structADI__DATAPATH__FRAME__NUMBER__s}
\input{structADI__DATAPATH__FRAME__NUMBER__t}
\input{structADI__DATAPATH__GAIN0__s}
\input{structADI__DATAPATH__GAIN0__t}
\input{structADI__DATAPATH__GAIN1__s}
\input{structADI__DATAPATH__GAIN1__t}
\input{structADI__DATAPATH__GAIN2__s}
\input{structADI__DATAPATH__GAIN2__t}
\input{structADI__DATAPATH__GAIN3__s}
\input{structADI__DATAPATH__GAIN3__t}
\input{structADI__DATAPATH__GAIN__MARGIN__CONTROL__s}
\input{structADI__DATAPATH__GAIN__MARGIN__CONTROL__t}
\input{structADI__DATAPATH__GAIN__MEM__PARITY__ERR__CNT__s}
\input{structADI__DATAPATH__IA__ADDR__REG__s}
\input{structADI__DATAPATH__IA__ADDR__REG__t}
\input{structADI__DATAPATH__IA__BANK__TYPE__s}
\input{structADI__DATAPATH__IA__BANK__TYPE__t}
\input{structADI__DATAPATH__IA__RDDATA__REG__ALIAS__s}
\input{structADI__DATAPATH__IA__RDDATA__REG__ALIAS__t}
\input{structADI__DATAPATH__IA__RDDATA__REG__s}
\input{structADI__DATAPATH__IA__RDDATA__REG__t}
\input{structADI__DATAPATH__IA__SELECT__s}
\input{structADI__DATAPATH__IA__SELECT__t}
\input{structADI__DATAPATH__IA__WRDATA__REG__ALIAS__s}
\input{structADI__DATAPATH__IA__WRDATA__REG__ALIAS__t}
\input{structADI__DATAPATH__IA__WRDATA__REG__s}
\input{structADI__DATAPATH__IA__WRDATA__REG__t}
\input{structADI__DATAPATH__INTERRUPT__t}
\input{structADI__DATAPATH__LINE__MARGIN__CONTROL__s}
\input{structADI__DATAPATH__LINE__MARGIN__CONTROL__t}
\input{structADI__DATAPATH__LINE__MEM__PARITY__ERR__CNT__s}
\input{structADI__DATAPATH__MICRO__SEQUENCER__FW__VERSION__LSB__s}
\input{structADI__DATAPATH__MICRO__SEQUENCER__FW__VERSION__LSB__t}
\input{structADI__DATAPATH__MICRO__SEQUENCER__FW__VERSION__MSB__s}
\input{structADI__DATAPATH__MICRO__SEQUENCER__FW__VERSION__MSB__t}
\input{structADI__DATAPATH__MIPI__BUFF__MARGIN__CONTROL__s}
\input{structADI__DATAPATH__MIPI__BUFF__MARGIN__CONTROL__t}
\input{structADI__DATAPATH__MIPI__BUFF__PARITY__ERR__CNT__s}
\input{structADI__DATAPATH__MIPI__ESC__CLK__DIV__t}
\input{structADI__DATAPATH__MIPI__HEADER__WIDTH__s}
\input{structADI__DATAPATH__MIPI__HEADER__WIDTH__t}
\input{structADI__DATAPATH__MIPI__RD__EN__MAX__s}
\input{structADI__DATAPATH__MIPI__RD__EN__MAX__t}
\input{structADI__DATAPATH__MIPI__SKEW__CAL__t}
\input{structADI__DATAPATH__PACKET__COUNT__s}
\input{structADI__DATAPATH__PACKET__COUNT__t}
\input{structADI__DATAPATH__PACKETS__PER__FRAME__s}
\input{structADI__DATAPATH__PACKETS__PER__FRAME__t}
\input{structADI__DATAPATH__PARITY__COUNT__t}
\input{structADI__DATAPATH__PARITY__GAIN__MEM__s}
\input{structADI__DATAPATH__PARITY__LINE__MEM__s}
\input{structADI__DATAPATH__PARITY__MIPI__BUFFER__s}
\input{structADI__DATAPATH__PP__ADC__DELAY__s}
\input{structADI__DATAPATH__PP__ADC__DELAY__t}
\input{structADI__DATAPATH__PP__DECODE__ST__1__s}
\input{structADI__DATAPATH__PP__DECODE__ST__1__t}
\input{structADI__DATAPATH__PP__DECODE__ST__2__s}
\input{structADI__DATAPATH__PP__DECODE__ST__2__t}
\input{structADI__DATAPATH__PP__ENCODE__GT__s}
\input{structADI__DATAPATH__PP__ENCODE__GT__t}
\input{structADI__DATAPATH__PP__ENCODE__ST__s}
\input{structADI__DATAPATH__PP__ENCODE__ST__t}
\input{structADI__DATAPATH__PP__LFSR__s}
\input{structADI__DATAPATH__PP__LFSR__t}
\input{structADI__DATAPATH__PP__USEQ__WRITE__s}
\input{structADI__DATAPATH__PP__USEQ__WRITE__t}
\input{structADI__DATAPATH__REG__0__s}
\input{structADI__DATAPATH__REG__0__t}
\input{structADI__DATAPATH__REG__1__s}
\input{structADI__DATAPATH__REG__1__t}
\input{structADI__DATAPATH__REG__2__s}
\input{structADI__DATAPATH__REG__2__t}
\input{structADI__DATAPATH__REG__3__s}
\input{structADI__DATAPATH__REG__3__t}
\input{structADI__DATAPATH__REG__4__s}
\input{structADI__DATAPATH__REG__4__t}
\input{structADI__DATAPATH__REG__5__s}
\input{structADI__DATAPATH__REG__5__t}
\input{structADI__DATAPATH__REG__6__s}
\input{structADI__DATAPATH__REG__6__t}
\input{structADI__DATAPATH__REG__7__s}
\input{structADI__DATAPATH__REG__7__t}
\input{structADI__DATAPATH__ROI__COLUMN__START__s}
\input{structADI__DATAPATH__ROI__COLUMN__START__t}
\input{structADI__DATAPATH__ROI__HEIGHT__s}
\input{structADI__DATAPATH__ROI__HEIGHT__t}
\input{structADI__DATAPATH__ROI__ROW__START__s}
\input{structADI__DATAPATH__ROI__ROW__START__t}
\input{structADI__DATAPATH__ROI__WIDTH__s}
\input{structADI__DATAPATH__ROI__WIDTH__t}
\input{structADI__DATAPATH__ROW__VECTOR__s}
\input{structADI__DATAPATH__ROW__VECTOR__t}
\input{structADI__DATAPATH__ROWS__PER__PACKET__OUT__s}
\input{structADI__DATAPATH__ROWS__PER__PACKET__OUT__t}
\input{structADI__DATAPATH__sS__CAL__VER__s}
\input{structADI__DATAPATH__TS__CAL__VER__t}
\input{structADI__DATAPATH__TypeDef}
\input{structADI__DATAPATH__USE__CASE__FRAME__CONFIG__s}
\input{structADI__DATAPATH__USE__CASE__FRAME__CONFIG__t}
\input{structADI__DATAPATH__USE__CASE__MIPI__PACKET__CONTROL__s}
\input{structADI__DATAPATH__USE__CASE__MIPI__PACKET__CONTROL__t}
\input{structADI__DE__REGS__YODA__AMP__MUX__SEL__EE__HIGH__s}
\input{structADI__DE__REGS__YODA__AMP__MUX__SEL__EE__HIGH__t}
\input{structADI__DE__REGS__YODA__AMP__MUX__SEL__EE__LOW__s}
\input{structADI__DE__REGS__YODA__AMP__MUX__SEL__EE__LOW__t}
\input{structADI__DE__REGS__YODA__AMP__MUX__SEL__EO__HIGH__s}
\input{structADI__DE__REGS__YODA__AMP__MUX__SEL__EO__HIGH__t}
\input{structADI__DE__REGS__YODA__AMP__MUX__SEL__EO__LOW__s}
\input{structADI__DE__REGS__YODA__AMP__MUX__SEL__EO__LOW__t}
\input{structADI__DE__REGS__YODA__AMP__MUX__SEL__OE__HIGH__s}
\input{structADI__DE__REGS__YODA__AMP__MUX__SEL__OE__HIGH__t}
\input{structADI__DE__REGS__YODA__AMP__MUX__SEL__OE__LOW__s}
\input{structADI__DE__REGS__YODA__AMP__MUX__SEL__OE__LOW__t}
\input{structADI__DE__REGS__YODA__AMP__MUX__SEL__OO__HIGH__s}
\input{structADI__DE__REGS__YODA__AMP__MUX__SEL__OO__HIGH__t}
\input{structADI__DE__REGS__YODA__AMP__MUX__SEL__OO__LOW__s}
\input{structADI__DE__REGS__YODA__AMP__MUX__SEL__OO__LOW__t}
\input{structADI__DE__REGS__YODA__AMP__MUX__SEL__SELB__HIGH__s}
\input{structADI__DE__REGS__YODA__AMP__MUX__SEL__SELB__HIGH__t}
\input{structADI__DE__REGS__YODA__AMP__MUX__SEL__SELB__LOW__s}
\input{structADI__DE__REGS__YODA__AMP__MUX__SEL__SELB__LOW__t}
\input{structADI__DE__REGS__YODA__ARRAY__INIT__VEC__DARK__s}
\input{structADI__DE__REGS__YODA__ARRAY__INIT__VEC__DARK__t}
\input{structADI__DE__REGS__YODA__ARRAY__INIT__VEC__s}
\input{structADI__DE__REGS__YODA__ARRAY__INIT__VEC__t}
\input{structADI__DE__REGS__YODA__BINNED1X2__END__s}
\input{structADI__DE__REGS__YODA__BINNED1X2__END__t}
\input{structADI__DE__REGS__YODA__BINNED1X2__REPEAT__COUNT__s}
\input{structADI__DE__REGS__YODA__BINNED1X2__REPEAT__COUNT__t}
\input{structADI__DE__REGS__YODA__BINNED1X2__START__s}
\input{structADI__DE__REGS__YODA__BINNED1X2__START__t}
\input{structADI__DE__REGS__YODA__BINNED__END__s}
\input{structADI__DE__REGS__YODA__BINNED__END__t}
\input{structADI__DE__REGS__YODA__BINNED__REPEAT__s}
\input{structADI__DE__REGS__YODA__BINNED__REPEAT__t}
\input{structADI__DE__REGS__YODA__BINNED__START__s}
\input{structADI__DE__REGS__YODA__BINNED__START__t}
\input{structADI__DE__REGS__YODA__DARK__END__s}
\input{structADI__DE__REGS__YODA__DARK__END__t}
\input{structADI__DE__REGS__YODA__DARK__REPEAT__s}
\input{structADI__DE__REGS__YODA__DARK__REPEAT__t}
\input{structADI__DE__REGS__YODA__DARK__START__s}
\input{structADI__DE__REGS__YODA__DARK__START__t}
\input{structADI__DE__REGS__YODA__DBG__MUX__CONTROL__0__s}
\input{structADI__DE__REGS__YODA__DBG__MUX__CONTROL__0__t}
\input{structADI__DE__REGS__YODA__DBG__MUX__CONTROL__1__s}
\input{structADI__DE__REGS__YODA__DBG__MUX__CONTROL__1__t}
\input{structADI__DE__REGS__YODA__DBG__MUX__CONTROL__2__s}
\input{structADI__DE__REGS__YODA__DBG__MUX__CONTROL__2__t}
\input{structADI__DE__REGS__YODA__DBG__MUX__CONTROL__3__s}
\input{structADI__DE__REGS__YODA__DBG__MUX__CONTROL__3__t}
\input{structADI__DE__REGS__YODA__DBG__MUX__CONTROL__4__s}
\input{structADI__DE__REGS__YODA__DBG__MUX__CONTROL__4__t}
\input{structADI__DE__REGS__YODA__DE__CONTROL__s}
\input{structADI__DE__REGS__YODA__DE__CONTROL__t}
\input{structADI__DE__REGS__YODA__DE__IA__ADDR__REG__s}
\input{structADI__DE__REGS__YODA__DE__IA__ADDR__REG__t}
\input{structADI__DE__REGS__YODA__DE__IA__RDDATA__REG__ALIAS__s}
\input{structADI__DE__REGS__YODA__DE__IA__RDDATA__REG__ALIAS__t}
\input{structADI__DE__REGS__YODA__DE__IA__RDDATA__REG__s}
\input{structADI__DE__REGS__YODA__DE__IA__RDDATA__REG__t}
\input{structADI__DE__REGS__YODA__DE__IA__SELECT__s}
\input{structADI__DE__REGS__YODA__DE__IA__SELECT__t}
\input{structADI__DE__REGS__YODA__DE__IA__WRDATA__REG__ALIAS__s}
\input{structADI__DE__REGS__YODA__DE__IA__WRDATA__REG__ALIAS__t}
\input{structADI__DE__REGS__YODA__DE__IA__WRDATA__REG__s}
\input{structADI__DE__REGS__YODA__DE__IA__WRDATA__REG__t}
\input{structADI__DE__REGS__YODA__MEM__DFT__s}
\input{structADI__DE__REGS__YODA__MEM__DFT__t}
\input{structADI__DE__REGS__YODA__NATIVE__RESOLUTION__END__s}
\input{structADI__DE__REGS__YODA__NATIVE__RESOLUTION__END__t}
\input{structADI__DE__REGS__YODA__NATIVE__RESOLUTION__REPEAT__s}
\input{structADI__DE__REGS__YODA__NATIVE__RESOLUTION__REPEAT__t}
\input{structADI__DE__REGS__YODA__NATIVE__RESOLUTION__START__s}
\input{structADI__DE__REGS__YODA__NATIVE__RESOLUTION__START__t}
\input{structADI__DE__REGS__YODA__OVERRIDE__DATA__REG1__s}
\input{structADI__DE__REGS__YODA__OVERRIDE__DATA__REG1__t}
\input{structADI__DE__REGS__YODA__OVERRIDE__DATA__REG2__s}
\input{structADI__DE__REGS__YODA__OVERRIDE__DATA__REG2__t}
\input{structADI__DE__REGS__YODA__OVERRIDE__DATA__REG3__s}
\input{structADI__DE__REGS__YODA__OVERRIDE__DATA__REG3__t}
\input{structADI__DE__REGS__YODA__OVERRIDE__SEL__REG1__s}
\input{structADI__DE__REGS__YODA__OVERRIDE__SEL__REG1__t}
\input{structADI__DE__REGS__YODA__OVERRIDE__SEL__REG2__s}
\input{structADI__DE__REGS__YODA__OVERRIDE__SEL__REG2__t}
\input{structADI__DE__REGS__YODA__OVERRIDE__SEL__REG3__s}
\input{structADI__DE__REGS__YODA__OVERRIDE__SEL__REG3__t}
\input{structADI__DE__REGS__YODA__POSTAMBLE__END__s}
\input{structADI__DE__REGS__YODA__POSTAMBLE__END__t}
\input{structADI__DE__REGS__YODA__POSTAMBLE__REPEAT__s}
\input{structADI__DE__REGS__YODA__POSTAMBLE__REPEAT__t}
\input{structADI__DE__REGS__YODA__POSTAMBLE__START__s}
\input{structADI__DE__REGS__YODA__POSTAMBLE__START__t}
\input{structADI__DE__REGS__YODA__PREAMBLE__END__s}
\input{structADI__DE__REGS__YODA__PREAMBLE__END__t}
\input{structADI__DE__REGS__YODA__PREAMBLE__REPEAT__s}
\input{structADI__DE__REGS__YODA__PREAMBLE__REPEAT__t}
\input{structADI__DE__REGS__YODA__PREAMBLE__START__s}
\input{structADI__DE__REGS__YODA__PREAMBLE__START__t}
\input{structADI__DE__REGS__YODA__SUB__SAMPLED__2X__END__s}
\input{structADI__DE__REGS__YODA__SUB__SAMPLED__2X__END__t}
\input{structADI__DE__REGS__YODA__SUB__SAMPLED__2X__REPEAT__s}
\input{structADI__DE__REGS__YODA__SUB__SAMPLED__2X__REPEAT__t}
\input{structADI__DE__REGS__YODA__SUB__SAMPLED__2X__START__s}
\input{structADI__DE__REGS__YODA__SUB__SAMPLED__2X__START__t}
\input{structADI__DE__REGS__YODA__SUB__SAMPLED__4X__END__s}
\input{structADI__DE__REGS__YODA__SUB__SAMPLED__4X__END__t}
\input{structADI__DE__REGS__YODA__SUB__SAMPLED__4X__REPEAT__s}
\input{structADI__DE__REGS__YODA__SUB__SAMPLED__4X__REPEAT__t}
\input{structADI__DE__REGS__YODA__SUB__SAMPLED__4X__START__s}
\input{structADI__DE__REGS__YODA__SUB__SAMPLED__4X__START__t}
\input{structADI__DE__REGS__YODA__sYPE__OVERRIDE__s}
\input{structADI__DE__REGS__YODA__TYPE__OVERRIDE__t}
\input{structADI__DE__REGS__YODA__TypeDef}
\input{structADI__DE__REGS__YODA__USE__CASE__0__ROI__0__COLUMN__VEC__s}
\input{structADI__DE__REGS__YODA__USE__CASE__0__ROI__0__COLUMN__VEC__t}
\input{structADI__DE__REGS__YODA__USE__CASE__0__ROI__0__ROI__TYPE__s}
\input{structADI__DE__REGS__YODA__USE__CASE__0__ROI__0__ROI__TYPE__t}
\input{structADI__DE__REGS__YODA__USE__CASE__0__ROI__0__ROW__VEC__MAIN__s}
\input{structADI__DE__REGS__YODA__USE__CASE__0__ROI__0__ROW__VEC__MAIN__t}
\input{structADI__DE__REGS__YODA__USE__CASE__0__ROI__0__ROW__VEC__TOPBOT__s}
\input{structADI__DE__REGS__YODA__USE__CASE__0__ROI__0__ROW__VEC__TOPBOT__t}
\input{structADI__DE__REGS__YODA__USE__CASE__0__ROI__1__COLUMN__VEC__s}
\input{structADI__DE__REGS__YODA__USE__CASE__0__ROI__1__COLUMN__VEC__t}
\input{structADI__DE__REGS__YODA__USE__CASE__0__ROI__1__ROI__TYPE__s}
\input{structADI__DE__REGS__YODA__USE__CASE__0__ROI__1__ROI__TYPE__t}
\input{structADI__DE__REGS__YODA__USE__CASE__0__ROI__1__ROW__VEC__MAIN__s}
\input{structADI__DE__REGS__YODA__USE__CASE__0__ROI__1__ROW__VEC__MAIN__t}
\input{structADI__DE__REGS__YODA__USE__CASE__0__ROI__1__ROW__VEC__TOPBOT__s}
\input{structADI__DE__REGS__YODA__USE__CASE__0__ROI__1__ROW__VEC__TOPBOT__t}
\input{structADI__DE__REGS__YODA__USE__CASE__0__ROI__2__COLUMN__VEC__s}
\input{structADI__DE__REGS__YODA__USE__CASE__0__ROI__2__COLUMN__VEC__t}
\input{structADI__DE__REGS__YODA__USE__CASE__0__ROI__2__ROI__TYPE__s}
\input{structADI__DE__REGS__YODA__USE__CASE__0__ROI__2__ROI__TYPE__t}
\input{structADI__DE__REGS__YODA__USE__CASE__0__ROI__2__ROW__VEC__MAIN__s}
\input{structADI__DE__REGS__YODA__USE__CASE__0__ROI__2__ROW__VEC__MAIN__t}
\input{structADI__DE__REGS__YODA__USE__CASE__0__ROI__2__ROW__VEC__TOPBOT__s}
\input{structADI__DE__REGS__YODA__USE__CASE__0__ROI__2__ROW__VEC__TOPBOT__t}
\input{structADI__EFUSE__BLANK__CHECK__t}
\input{structADI__EFUSE__CHARACTERIZATION__t}
\input{structADI__EFUSE__ERR__LOCATION__t}
\input{structADI__EFUSE__PWR__CTRL__t}
\input{structADI__EFUSE__STATUS__t}
\input{structADI__EFUSE__TIMING__t}
\input{structADI__EFUSE__TypeDef}
\input{structADI__FPGA__BACKDOOR__REGMAP1__BACKDOOR__ENABLE__t}
\input{structADI__FPGA__BACKDOOR__REGMAP1__BACKDOOR__RESET__t}
\input{structADI__FPGA__BACKDOOR__REGMAP1__FPGA__DEBUG1__t}
\input{structADI__FPGA__BACKDOOR__REGMAP1__FPGA__SCRATCH0__t}
\input{structADI__FPGA__BACKDOOR__REGMAP1__FPGA__SCRATCH1__t}
\input{structADI__FPGA__BACKDOOR__REGMAP1__FPGA__SCRATCH2__t}
\input{structADI__FPGA__BACKDOOR__REGMAP1__FPGA__SCRATCH3__t}
\input{structADI__FPGA__BACKDOOR__REGMAP1__HSP__BYPASS__t}
\input{structADI__FPGA__BACKDOOR__TypeDef}
\input{structADI__HSP__REGS__ADI__H2S__MBX__CTRL__t}
\input{structADI__HSP__REGS__ADI__H2S__MBX__FIFO__POP__t}
\input{structADI__HSP__REGS__ADI__H2S__MBX__FIFO__PUSH__t}
\input{structADI__HSP__REGS__ADI__H2S__MBX__INSTS__t}
\input{structADI__HSP__REGS__ADI__S2H__MBX__CTRL__t}
\input{structADI__HSP__REGS__ADI__S2H__MBX__FIFO__POP__t}
\input{structADI__HSP__REGS__ADI__S2H__MBX__FIFO__PUSH__t}
\input{structADI__HSP__REGS__ADI__S2H__MBX__STS__t}
\input{structADI__HSP__REGS__TypeDef}
\input{structADI__LPS__REGS__YODA__LPSCTRL__s}
\input{structADI__LPS__REGS__YODA__LPSCTRL__t}
\input{structADI__LPS__REGS__YODA__LPSDBG__s}
\input{structADI__LPS__REGS__YODA__LPSDBG__t}
\input{structADI__LPS__REGS__YODA__LPSMARGIN__s}
\input{structADI__LPS__REGS__YODA__LPSMARGIN__t}
\input{structADI__LPS__REGS__YODA__LPSRAMADDR__s}
\input{structADI__LPS__REGS__YODA__LPSRAMADDR__t}
\input{structADI__LPS__REGS__YODA__LPSRAMDATA__ALIAS__s}
\input{structADI__LPS__REGS__YODA__LPSRAMDATA__ALIAS__t}
\input{structADI__LPS__REGS__YODA__LPSRAMDATA__s}
\input{structADI__LPS__REGS__YODA__LPSRAMDATA__t}
\input{structADI__LPS__REGS__YODA__LPSRAMRDCMD__s}
\input{structADI__LPS__REGS__YODA__LPSRAMRDCMD__t}
\input{structADI__LPS__REGS__YODA__LPSWAVEFREQ__s}
\input{structADI__LPS__REGS__YODA__LPSWAVEFREQ__t}
\input{structADI__LPS__REGS__YODA__LPSWAVEGENACC__s}
\input{structADI__LPS__REGS__YODA__LPSWAVEGENACC__t}
\input{structADI__LPS__REGS__YODA__LPSWAVEGENADDR__s}
\input{structADI__LPS__REGS__YODA__LPSWAVEGENADDR__t}
\input{structADI__LPS__REGS__YODA__TypeDef}
\input{structADI__PCM__REGS__YODA__OSC__PERIOD__CTRL__t}
\input{structADI__PCM__REGS__YODA__OSC__PERIOD__RD__t}
\input{structADI__PCM__REGS__YODA__PCMCTRL__0__t}
\input{structADI__PCM__REGS__YODA__PCMCTRL__1__t}
\input{structADI__PCM__REGS__YODA__PCMOUT__t}
\input{structADI__PCM__REGS__YODA__TypeDef}
\input{structADI__SPIM__REGS__BAUDR__t}
\input{structADI__SPIM__REGS__CTRLR0__t}
\input{structADI__SPIM__REGS__CTRLR1__t}
\input{structADI__SPIM__REGS__DR0__t}
\input{structADI__SPIM__REGS__ICR__t}
\input{structADI__SPIM__REGS__IDR__t}
\input{structADI__SPIM__REGS__IMR__t}
\input{structADI__SPIM__REGS__ISR__t}
\input{structADI__SPIM__REGS__MSTICR__t}
\input{structADI__SPIM__REGS__MWCR__t}
\input{structADI__SPIM__REGS__RISR__t}
\input{structADI__SPIM__REGS__RXFLR__t}
\input{structADI__SPIM__REGS__RXFTLR__t}
\input{structADI__SPIM__REGS__RXOICR__t}
\input{structADI__SPIM__REGS__RXUICR__t}
\input{structADI__SPIM__REGS__SER__t}
\input{structADI__SPIM__REGS__SR__t}
\input{structADI__SPIM__REGS__SSI__VERSION__ID__t}
\input{structADI__SPIM__REGS__SSIENR__t}
\input{structADI__SPIM__REGS__TXFLR__t}
\input{structADI__SPIM__REGS__TXFTLR__t}
\input{structADI__SPIM__REGS__TXOICR__t}
\input{structADI__SPIM__REGS__TypeDef}
\input{structADI__SS__REGS__SSCTRL__t}
\input{structADI__SS__REGS__SSDBG__t}
\input{structADI__SS__REGS__SSINTERV__10__t}
\input{structADI__SS__REGS__SSINTERV__11__t}
\input{structADI__SS__REGS__SSINTERV__20__t}
\input{structADI__SS__REGS__SSINTERV__21__t}
\input{structADI__SS__REGS__SSINTERV__30__t}
\input{structADI__SS__REGS__SSINTERV__31__t}
\input{structADI__SS__REGS__SSINTERVHI__t}
\input{structADI__SS__REGS__SSINTERVLO__t}
\input{structADI__SS__REGS__SSMODAMP__t}
\input{structADI__SS__REGS__SSMODFREQ__t}
\input{structADI__SS__REGS__SSPINHI__t}
\input{structADI__SS__REGS__SSPINLO__t}
\input{structADI__SS__REGS__SSVALUE__00__t}
\input{structADI__SS__REGS__SSVALUE__01__t}
\input{structADI__SS__REGS__SSVALUE__10__t}
\input{structADI__SS__REGS__SSVALUE__11__t}
\input{structADI__SS__REGS__SSVALUE__20__t}
\input{structADI__SS__REGS__SSVALUE__21__t}
\input{structADI__SS__REGS__SSVALUE__30__t}
\input{structADI__SS__REGS__SSVALUE__31__t}
\input{structADI__SS__REGS__SSWAVEAMP__t}
\input{structADI__SS__REGS__SSWAVEFREQ__t}
\input{structADI__SS__REGS__SSWAVEOFFSET__t}
\input{structADI__SS__REGS__SSWAVEPERIOD__t}
\input{structADI__SS__REGS__TypeDef}
\input{structADI__USEQ__REGS__MAP1__ADCCNVTCTRL1__t}
\input{structADI__USEQ__REGS__MAP1__ADCCNVTCTRL2__t}
\input{structADI__USEQ__REGS__MAP1__ADCCNVTCTRL3__t}
\input{structADI__USEQ__REGS__MAP1__ADCCNVTCTRL4__t}
\input{structADI__USEQ__REGS__MAP1__AMPCLK2CTRL__t}
\input{structADI__USEQ__REGS__MAP1__AMPCLK3CTRL1__t}
\input{structADI__USEQ__REGS__MAP1__AMPCLK3CTRL2__t}
\input{structADI__USEQ__REGS__MAP1__AMPCLKCTRL__t}
\input{structADI__USEQ__REGS__MAP1__BREAKPOINTCTRL__t}
\input{structADI__USEQ__REGS__MAP1__CALLRPTCOUNT__t}
\input{structADI__USEQ__REGS__MAP1__CTIME__0__t}
\input{structADI__USEQ__REGS__MAP1__CTIME__1__t}
\input{structADI__USEQ__REGS__MAP1__CTIME__2__t}
\input{structADI__USEQ__REGS__MAP1__CTIME__3__t}
\input{structADI__USEQ__REGS__MAP1__CTIME__4__t}
\input{structADI__USEQ__REGS__MAP1__CTIME__5__t}
\input{structADI__USEQ__REGS__MAP1__CTIMECTRL__t}
\input{structADI__USEQ__REGS__MAP1__DIGPWRDOWN__t}
\input{structADI__USEQ__REGS__MAP1__ERRJMPADDR__t}
\input{structADI__USEQ__REGS__MAP1__ERRORSET__t}
\input{structADI__USEQ__REGS__MAP1__ERRORSTATUS__t}
\input{structADI__USEQ__REGS__MAP1__FORCEIPDACTRL1__t}
\input{structADI__USEQ__REGS__MAP1__FORCEIPDACTRL2__t}
\input{structADI__USEQ__REGS__MAP1__FORCESFCTRL1__t}
\input{structADI__USEQ__REGS__MAP1__FORCESFCTRL2__t}
\input{structADI__USEQ__REGS__MAP1__FRAMESYNCCTRL__t}
\input{structADI__USEQ__REGS__MAP1__FSYNCCTRL__t}
\input{structADI__USEQ__REGS__MAP1__FSYNCINTCNTR__0__t}
\input{structADI__USEQ__REGS__MAP1__FSYNCINTCNTR__1__t}
\input{structADI__USEQ__REGS__MAP1__FSYNCLSMODCNTR__0__t}
\input{structADI__USEQ__REGS__MAP1__FSYNCLSMODCNTR__1__t}
\input{structADI__USEQ__REGS__MAP1__FSYNCSTATUS__t}
\input{structADI__USEQ__REGS__MAP1__FSYNCSYSCNTR__0__t}
\input{structADI__USEQ__REGS__MAP1__FSYNCSYSCNTR__1__t}
\input{structADI__USEQ__REGS__MAP1__GAINTAG0CLKCTRL1__t}
\input{structADI__USEQ__REGS__MAP1__GAINTAG0CLKCTRL2__t}
\input{structADI__USEQ__REGS__MAP1__GAINTAG1CLKCTRL1__t}
\input{structADI__USEQ__REGS__MAP1__GAINTAG1CLKCTRL2__t}
\input{structADI__USEQ__REGS__MAP1__GAINTAGTHRESHCTRL1__t}
\input{structADI__USEQ__REGS__MAP1__GAINTAGTHRESHCTRL2__t}
\input{structADI__USEQ__REGS__MAP1__GAINTAGTHRESHSEL__t}
\input{structADI__USEQ__REGS__MAP1__GPIOCTRL__t}
\input{structADI__USEQ__REGS__MAP1__GPIOFSYNCSNAPSHOT__t}
\input{structADI__USEQ__REGS__MAP1__GPIOINPUT__t}
\input{structADI__USEQ__REGS__MAP1__GPIOOUTPUTCLR__t}
\input{structADI__USEQ__REGS__MAP1__GPIOOUTPUTSET__t}
\input{structADI__USEQ__REGS__MAP1__GPIOPINFUNC1__t}
\input{structADI__USEQ__REGS__MAP1__GPIOPINFUNC2__t}
\input{structADI__USEQ__REGS__MAP1__GPRR0__t}
\input{structADI__USEQ__REGS__MAP1__GPRR10__t}
\input{structADI__USEQ__REGS__MAP1__GPRR11__t}
\input{structADI__USEQ__REGS__MAP1__GPRR12__t}
\input{structADI__USEQ__REGS__MAP1__GPRR13__t}
\input{structADI__USEQ__REGS__MAP1__GPRR14__t}
\input{structADI__USEQ__REGS__MAP1__GPRR15__t}
\input{structADI__USEQ__REGS__MAP1__GPRR16__t}
\input{structADI__USEQ__REGS__MAP1__GPRR17__t}
\input{structADI__USEQ__REGS__MAP1__GPRR18__t}
\input{structADI__USEQ__REGS__MAP1__GPRR19__t}
\input{structADI__USEQ__REGS__MAP1__GPRR1__t}
\input{structADI__USEQ__REGS__MAP1__GPRR20__t}
\input{structADI__USEQ__REGS__MAP1__GPRR21__t}
\input{structADI__USEQ__REGS__MAP1__GPRR22__t}
\input{structADI__USEQ__REGS__MAP1__GPRR23__t}
\input{structADI__USEQ__REGS__MAP1__GPRR24__t}
\input{structADI__USEQ__REGS__MAP1__GPRR25__t}
\input{structADI__USEQ__REGS__MAP1__GPRR26__t}
\input{structADI__USEQ__REGS__MAP1__GPRR27__t}
\input{structADI__USEQ__REGS__MAP1__GPRR28__t}
\input{structADI__USEQ__REGS__MAP1__GPRR29__t}
\input{structADI__USEQ__REGS__MAP1__GPRR2__t}
\input{structADI__USEQ__REGS__MAP1__GPRR30__t}
\input{structADI__USEQ__REGS__MAP1__GPRR31__t}
\input{structADI__USEQ__REGS__MAP1__GPRR3__t}
\input{structADI__USEQ__REGS__MAP1__GPRR4__t}
\input{structADI__USEQ__REGS__MAP1__GPRR5__t}
\input{structADI__USEQ__REGS__MAP1__GPRR6__t}
\input{structADI__USEQ__REGS__MAP1__GPRR7__t}
\input{structADI__USEQ__REGS__MAP1__GPRR8__t}
\input{structADI__USEQ__REGS__MAP1__GPRR9__t}
\input{structADI__USEQ__REGS__MAP1__GTSWAP__t}
\input{structADI__USEQ__REGS__MAP1__HSP__DFT__t}
\input{structADI__USEQ__REGS__MAP1__I2CCTRL__t}
\input{structADI__USEQ__REGS__MAP1__INTERRUPTENABLE__t}
\input{structADI__USEQ__REGS__MAP1__MM__CTRL__t}
\input{structADI__USEQ__REGS__MAP1__NOISERESETCTRL1__t}
\input{structADI__USEQ__REGS__MAP1__NOISERESETCTRL2__t}
\input{structADI__USEQ__REGS__MAP1__PCCOND__t}
\input{structADI__USEQ__REGS__MAP1__PIXELINTERFACECTRL__t}
\input{structADI__USEQ__REGS__MAP1__PIXGAINTAG0LATCHCTRL__t}
\input{structADI__USEQ__REGS__MAP1__PIXGAINTAG0READOUTCTRL__t}
\input{structADI__USEQ__REGS__MAP1__PIXGAINTAG1LATCHCTRL__t}
\input{structADI__USEQ__REGS__MAP1__PIXGAINTAG1READOUTCTRL__t}
\input{structADI__USEQ__REGS__MAP1__PIXRESETCTRL1__t}
\input{structADI__USEQ__REGS__MAP1__PIXRESETCTRL2__t}
\input{structADI__USEQ__REGS__MAP1__PIXSATURATELATCHCTRL__t}
\input{structADI__USEQ__REGS__MAP1__PIXSATURATEREADOUTCTRL__t}
\input{structADI__USEQ__REGS__MAP1__PWM__CTRL__0__t}
\input{structADI__USEQ__REGS__MAP1__PWM__CTRL__1__t}
\input{structADI__USEQ__REGS__MAP1__ROWCNTINCRCONTROL2__t}
\input{structADI__USEQ__REGS__MAP1__ROWCNTINCRCONTROL__t}
\input{structADI__USEQ__REGS__MAP1__SEQUENCEENDADDR__t}
\input{structADI__USEQ__REGS__MAP1__SEQUENCESTARTADDR__t}
\input{structADI__USEQ__REGS__MAP1__SEQUENCESTATUS__t}
\input{structADI__USEQ__REGS__MAP1__SOFT__RESET__t}
\input{structADI__USEQ__REGS__MAP1__STOPERRENA__t}
\input{structADI__USEQ__REGS__MAP1__SYSTEMCLOCKCONTROL__t}
\input{structADI__USEQ__REGS__MAP1__TypeDef}
\input{structADI__USEQ__REGS__MAP1__UPDATESTAMP__t}
\input{structADI__USEQ__REGS__MAP1__USEQ__CHIP__DBGMUX__t}
\input{structADI__USEQ__REGS__MAP1__USEQ__DBGMUX__t}
\input{structADI__USEQ__REGS__MAP1__USEQ__DFT__t}
\input{structADI__USEQ__REGS__MAP1__USEQ__PARITY__t}
\input{structADI__USEQ__REGS__MAP1__USEQCONTROLREGISTER__t}
\input{structADI__USEQ__REGS__MAP1__USEQRAMLOADADDR__t}
\input{structADI__USEQ__REGS__MAP1__USEQRAMLOADDATA__s}
\input{structADI__USEQ__REGS__MAP1__USEQRAMLOADDATA__t}
\input{structADI__USEQ__REGS__MAP1__USEQRAMLOADDATAALIAS__s}
\input{structADI__USEQ__REGS__MAP1__USEQRAMLOADDATAALIAS__t}
\input{structADI__USEQ__REGS__MAP1__USEQRAMRDDATA__s}
\input{structADI__USEQ__REGS__MAP1__USEQRAMRDDATA__t}
\input{structADI__USEQ__REGS__MAP1__USEQRAMRDDATAALIAS__s}
\input{structADI__USEQ__REGS__MAP1__USEQRAMRDDATAALIAS__t}
\input{structADI__USEQ__REGS__MAP1__USEQRAMRDSTADDR__s}
\input{structADI__USEQ__REGS__MAP1__USEQRAMRDSTADDR__t}
\input{structADI__USEQ__REGS__MAP1__WAITFORSYNCPOLARITY__t}
\input{structADI__USEQ__REGS__MAP1__WAITFORSYNCSOURCE__t}
\input{structADI__USEQ__REGS__MAP2__CLKGEN__BURST__PERIOD__t}
\input{structADI__USEQ__REGS__MAP2__CLKGEN__CK1__t}
\input{structADI__USEQ__REGS__MAP2__CLKGEN__CK1REF__t}
\input{structADI__USEQ__REGS__MAP2__CLKGEN__CK2__t}
\input{structADI__USEQ__REGS__MAP2__CLKGEN__CK2REF__t}
\input{structADI__USEQ__REGS__MAP2__CLKGEN__CKX__t}
\input{structADI__USEQ__REGS__MAP2__CLKGEN__CYCLE__t}
\input{structADI__USEQ__REGS__MAP2__CLKGEN__L1__t}
\input{structADI__USEQ__REGS__MAP2__CLKGEN__L2__t}
\input{structADI__USEQ__REGS__MAP2__CLKGEN__LTOFFSET__t}
\input{structADI__USEQ__REGS__MAP2__CLKGEN__OFFSET__t}
\input{structADI__USEQ__REGS__MAP2__SCRATCHPAD__0____t}
\input{structADI__USEQ__REGS__MAP2__TypeDef}
\input{structrevisionID__t}
\chapter{File Documentation}
\input{newton__control_8h}
%--- End generated contents ---

% Index
\backmatter
\newpage
\phantomsection
\clearemptydoublepage
\addcontentsline{toc}{chapter}{\indexname}
\printindex

\end{document}
