Fitter report for DE1_SOC_demo
Wed Feb 28 11:19:05 2024
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. DLL Summary
 20. PLL Usage Summary
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Fitter DSP Block Usage Summary
 29. DSP Block Details
 30. Routing Usage Summary
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Wed Feb 28 11:19:04 2024       ;
; Quartus Prime Version           ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                   ; DE1_SOC_demo                                ;
; Top-level Entity Name           ; DE1_SoC_top_level                           ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA5F31C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 2,698 / 32,070 ( 8 % )                      ;
; Total registers                 ; 4381                                        ;
; Total pins                      ; 233 / 457 ( 51 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 65,600 / 4,065,280 ( 2 % )                  ;
; Total RAM Blocks                ; 16 / 397 ( 4 % )                            ;
; Total DSP Blocks                ; 2 / 87 ( 2 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1 / 6 ( 17 % )                              ;
; Total DLLs                      ; 1 / 4 ( 25 % )                              ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSEMA5F31C6                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Regenerate Full Fit Report During ECO Compiles                             ; On                                    ; Off                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------+
; I/O Assignment Warnings                                    ;
+---------------------+--------------------------------------+
; Pin Name            ; Reason                               ;
+---------------------+--------------------------------------+
; DRAM_ADDR[0]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[1]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[2]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[3]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[4]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[5]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[6]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[7]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[8]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[9]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[10]       ; Missing drive strength and slew rate ;
; DRAM_ADDR[11]       ; Missing drive strength and slew rate ;
; DRAM_ADDR[12]       ; Missing drive strength and slew rate ;
; DRAM_BA[0]          ; Missing drive strength and slew rate ;
; DRAM_BA[1]          ; Missing drive strength and slew rate ;
; DRAM_CAS_N          ; Missing drive strength and slew rate ;
; DRAM_CKE            ; Missing drive strength and slew rate ;
; DRAM_CLK            ; Missing drive strength and slew rate ;
; DRAM_CS_N           ; Missing drive strength and slew rate ;
; DRAM_LDQM           ; Missing drive strength and slew rate ;
; DRAM_RAS_N          ; Missing drive strength and slew rate ;
; DRAM_UDQM           ; Missing drive strength and slew rate ;
; DRAM_WE_N           ; Missing drive strength and slew rate ;
; HEX0_N[0]           ; Missing drive strength and slew rate ;
; HEX0_N[1]           ; Missing drive strength and slew rate ;
; HEX0_N[2]           ; Missing drive strength and slew rate ;
; HEX0_N[3]           ; Missing drive strength and slew rate ;
; HEX0_N[4]           ; Missing drive strength and slew rate ;
; HEX0_N[5]           ; Missing drive strength and slew rate ;
; HEX0_N[6]           ; Missing drive strength and slew rate ;
; HEX1_N[0]           ; Missing drive strength and slew rate ;
; HEX1_N[1]           ; Missing drive strength and slew rate ;
; HEX1_N[2]           ; Missing drive strength and slew rate ;
; HEX1_N[3]           ; Missing drive strength and slew rate ;
; HEX1_N[4]           ; Missing drive strength and slew rate ;
; HEX1_N[5]           ; Missing drive strength and slew rate ;
; HEX1_N[6]           ; Missing drive strength and slew rate ;
; HEX2_N[0]           ; Missing drive strength and slew rate ;
; HEX2_N[1]           ; Missing drive strength and slew rate ;
; HEX2_N[2]           ; Missing drive strength and slew rate ;
; HEX2_N[3]           ; Missing drive strength and slew rate ;
; HEX2_N[4]           ; Missing drive strength and slew rate ;
; HEX2_N[5]           ; Missing drive strength and slew rate ;
; HEX2_N[6]           ; Missing drive strength and slew rate ;
; HEX3_N[0]           ; Missing drive strength and slew rate ;
; HEX3_N[1]           ; Missing drive strength and slew rate ;
; HEX3_N[2]           ; Missing drive strength and slew rate ;
; HEX3_N[3]           ; Missing drive strength and slew rate ;
; HEX3_N[4]           ; Missing drive strength and slew rate ;
; HEX3_N[5]           ; Missing drive strength and slew rate ;
; HEX3_N[6]           ; Missing drive strength and slew rate ;
; HEX4_N[0]           ; Missing drive strength and slew rate ;
; HEX4_N[1]           ; Missing drive strength and slew rate ;
; HEX4_N[2]           ; Missing drive strength and slew rate ;
; HEX4_N[3]           ; Missing drive strength and slew rate ;
; HEX4_N[4]           ; Missing drive strength and slew rate ;
; HEX4_N[5]           ; Missing drive strength and slew rate ;
; HEX4_N[6]           ; Missing drive strength and slew rate ;
; HEX5_N[0]           ; Missing drive strength and slew rate ;
; HEX5_N[1]           ; Missing drive strength and slew rate ;
; HEX5_N[2]           ; Missing drive strength and slew rate ;
; HEX5_N[3]           ; Missing drive strength and slew rate ;
; HEX5_N[4]           ; Missing drive strength and slew rate ;
; HEX5_N[5]           ; Missing drive strength and slew rate ;
; HEX5_N[6]           ; Missing drive strength and slew rate ;
; LEDR[0]             ; Missing drive strength and slew rate ;
; LEDR[1]             ; Missing drive strength and slew rate ;
; LEDR[2]             ; Missing drive strength and slew rate ;
; LEDR[3]             ; Missing drive strength and slew rate ;
; LEDR[4]             ; Missing drive strength and slew rate ;
; LEDR[5]             ; Missing drive strength and slew rate ;
; LEDR[6]             ; Missing drive strength and slew rate ;
; LEDR[7]             ; Missing drive strength and slew rate ;
; LEDR[8]             ; Missing drive strength and slew rate ;
; LEDR[9]             ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[0]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[1]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[2]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[3]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[4]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[5]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[6]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[7]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[8]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[9]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[10]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[11]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[12]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[13]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[14]   ; Missing slew rate                    ;
; HPS_DDR3_BA[0]      ; Missing slew rate                    ;
; HPS_DDR3_BA[1]      ; Missing slew rate                    ;
; HPS_DDR3_BA[2]      ; Missing slew rate                    ;
; HPS_DDR3_CAS_N      ; Missing slew rate                    ;
; HPS_DDR3_CKE        ; Missing slew rate                    ;
; HPS_DDR3_CS_N       ; Missing slew rate                    ;
; HPS_DDR3_ODT        ; Missing slew rate                    ;
; HPS_DDR3_RAS_N      ; Missing slew rate                    ;
; HPS_DDR3_RESET_N    ; Missing slew rate                    ;
; HPS_DDR3_WE_N       ; Missing slew rate                    ;
; HPS_ENET_GTX_CLK    ; Missing drive strength and slew rate ;
; HPS_ENET_MDC        ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[0] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[1] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[2] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[3] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_EN      ; Missing drive strength and slew rate ;
; HPS_FLASH_DCLK      ; Missing drive strength and slew rate ;
; HPS_FLASH_NCSO      ; Missing drive strength and slew rate ;
; HPS_SD_CLK          ; Missing drive strength and slew rate ;
; HPS_SPIM_CLK        ; Missing drive strength and slew rate ;
; HPS_SPIM_MOSI       ; Missing drive strength and slew rate ;
; HPS_UART_TX         ; Missing drive strength and slew rate ;
; HPS_USB_STP         ; Missing drive strength and slew rate ;
; DRAM_DQ[0]          ; Missing drive strength and slew rate ;
; DRAM_DQ[1]          ; Missing drive strength and slew rate ;
; DRAM_DQ[2]          ; Missing drive strength and slew rate ;
; DRAM_DQ[3]          ; Missing drive strength and slew rate ;
; DRAM_DQ[4]          ; Missing drive strength and slew rate ;
; DRAM_DQ[5]          ; Missing drive strength and slew rate ;
; DRAM_DQ[6]          ; Missing drive strength and slew rate ;
; DRAM_DQ[7]          ; Missing drive strength and slew rate ;
; DRAM_DQ[8]          ; Missing drive strength and slew rate ;
; DRAM_DQ[9]          ; Missing drive strength and slew rate ;
; DRAM_DQ[10]         ; Missing drive strength and slew rate ;
; DRAM_DQ[11]         ; Missing drive strength and slew rate ;
; DRAM_DQ[12]         ; Missing drive strength and slew rate ;
; DRAM_DQ[13]         ; Missing drive strength and slew rate ;
; DRAM_DQ[14]         ; Missing drive strength and slew rate ;
; DRAM_DQ[15]         ; Missing drive strength and slew rate ;
; HPS_CONV_USB_N      ; Missing drive strength and slew rate ;
; HPS_ENET_INT_N      ; Missing drive strength and slew rate ;
; HPS_ENET_MDIO       ; Missing drive strength and slew rate ;
; HPS_FLASH_DATA[0]   ; Missing drive strength and slew rate ;
; HPS_FLASH_DATA[1]   ; Missing drive strength and slew rate ;
; HPS_FLASH_DATA[2]   ; Missing drive strength and slew rate ;
; HPS_FLASH_DATA[3]   ; Missing drive strength and slew rate ;
; HPS_GSENSOR_INT     ; Missing drive strength and slew rate ;
; HPS_I2C_CONTROL     ; Missing drive strength and slew rate ;
; HPS_I2C1_SCLK       ; Missing drive strength and slew rate ;
; HPS_I2C1_SDAT       ; Missing drive strength and slew rate ;
; HPS_I2C2_SCLK       ; Missing drive strength and slew rate ;
; HPS_I2C2_SDAT       ; Missing drive strength and slew rate ;
; HPS_KEY_N           ; Missing drive strength and slew rate ;
; HPS_LED             ; Missing drive strength and slew rate ;
; HPS_LTC_GPIO        ; Missing drive strength and slew rate ;
; HPS_SD_CMD          ; Missing drive strength and slew rate ;
; HPS_SD_DATA[0]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[1]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[2]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[3]      ; Missing drive strength and slew rate ;
; HPS_SPIM_SS         ; Missing drive strength and slew rate ;
; HPS_USB_DATA[0]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[1]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[2]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[3]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[4]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[5]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[6]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[7]     ; Missing drive strength and slew rate ;
+---------------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+--------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                         ; Action          ; Operation                                         ; Reason                                 ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                             ; Destination Port         ; Destination Port Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+--------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                                                                                                                      ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|~GND                                                                                                                                                                                                                                                  ; Deleted         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                             ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                                                                                                                                                                                             ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[2]~CLKENA0                                                                                                                                                                                                                                                                             ; Created         ; Placement                                         ; Fitter Periphery Placement             ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; HPS_DDR3_DM[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DM[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|seriesterminationcontrol[0]                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; SERIESTERMINATIONCONTROL ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement             ; CLKOUT                   ;                ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; CLKOUT                   ;                       ;
; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a0                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a1                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a2                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a3                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a4                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a5                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a6                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a7                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|out_payload[8]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a8                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|out_payload[9]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a9                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|out_payload[10]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a10                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|out_payload[11]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a11                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a12                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a13                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a14                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a15                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[0]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; AY                       ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[0]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[0]~SCLR_LUT                                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[1]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; AY                       ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[1]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[1]~SCLR_LUT                                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[2]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; AY                       ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[2]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[2]~SCLR_LUT                                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[3]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; AY                       ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[3]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[3]~SCLR_LUT                                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[4]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; AY                       ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[4]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[4]~SCLR_LUT                                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[5]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; AY                       ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[5]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[5]~SCLR_LUT                                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[6]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; AY                       ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[6]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[6]~SCLR_LUT                                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[7]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; AY                       ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[7]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[7]~SCLR_LUT                                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[8]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; AY                       ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[8]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[8]~SCLR_LUT                                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[9]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; AY                       ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[9]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[9]~SCLR_LUT                                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[10]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; AY                       ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[10]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[10]~SCLR_LUT                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[11]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; AY                       ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[11]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[11]~SCLR_LUT                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[12]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; AY                       ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[12]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[12]~SCLR_LUT                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[13]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; AY                       ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[13]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[13]~SCLR_LUT                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[14]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; AY                       ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[14]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[14]~SCLR_LUT                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[15]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; AY                       ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[15]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_src1[15]~SCLR_LUT                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization                    ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|D_bht_data[0]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_bht_module:soc_system_nios2_qsys_0_bht|altsyncram:the_altsyncram|altsyncram_40o1:auto_generated|q_b[0]                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|D_bht_data[1]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_bht_module:soc_system_nios2_qsys_0_bht|altsyncram:the_altsyncram|altsyncram_40o1:auto_generated|q_b[1]                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                      ; RESULTA                  ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; RESULTA                  ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; RESULTA                  ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; RESULTA                  ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; RESULTA                  ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; RESULTA                  ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; RESULTA                  ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; RESULTA                  ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; RESULTA                  ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; RESULTA                  ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; RESULTA                  ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; RESULTA                  ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; RESULTA                  ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; RESULTA                  ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; RESULTA                  ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; RESULTA                  ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16]     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; RESULTA                  ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17]     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; RESULTA                  ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18]     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; RESULTA                  ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19]     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; RESULTA                  ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20]     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; RESULTA                  ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21]     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; RESULTA                  ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22]     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; RESULTA                  ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23]     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; RESULTA                  ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24]     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; RESULTA                  ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25]     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; RESULTA                  ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26]     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; RESULTA                  ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27]     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; RESULTA                  ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28]     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; RESULTA                  ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29]     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; RESULTA                  ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30]     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; RESULTA                  ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31]     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; RESULTA                  ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                      ; RESULTA                  ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; RESULTA                  ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; RESULTA                  ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; RESULTA                  ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; RESULTA                  ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; RESULTA                  ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; RESULTA                  ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; RESULTA                  ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; RESULTA                  ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]      ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; RESULTA                  ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; RESULTA                  ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; RESULTA                  ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; RESULTA                  ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; RESULTA                  ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; RESULTA                  ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q                        ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]      ; RESULTA                  ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_addr[0]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_addr[1]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_addr[2]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_addr[3]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_addr[4]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_addr[5]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_addr[6]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_addr[7]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_addr[8]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_addr[9]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                                          ; I                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_addr[10]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                                         ; I                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_addr[11]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                                         ; I                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_addr[12]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                                         ; I                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_bank[0]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_BA[0]~output                                                                                                                                                                                                                                                                                                                                                            ; I                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_bank[1]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_BA[1]~output                                                                                                                                                                                                                                                                                                                                                            ; I                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_cmd[0]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_cmd[0]~_Duplicate_1                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_cmd[0]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_WE_N~output                                                                                                                                                                                                                                                                                                                                                             ; I                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_cmd[0]                                                                                                                                                                                                                                                                                         ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_cmd[1]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_cmd[1]~_Duplicate_1                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_cmd[1]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_CAS_N~output                                                                                                                                                                                                                                                                                                                                                            ; I                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_cmd[1]                                                                                                                                                                                                                                                                                         ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_cmd[2]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_cmd[2]~_Duplicate_1                                                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_cmd[2]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_RAS_N~output                                                                                                                                                                                                                                                                                                                                                            ; I                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_cmd[2]                                                                                                                                                                                                                                                                                         ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_cmd[3]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_CS_N~output                                                                                                                                                                                                                                                                                                                                                             ; I                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_cmd[3]                                                                                                                                                                                                                                                                                         ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_data[0]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_data[0]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_data[0]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                                            ; I                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_data[1]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_data[1]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_data[1]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                                            ; I                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_data[2]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_data[2]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_data[2]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                                            ; I                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_data[3]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_data[3]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_data[3]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                                            ; I                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_data[4]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_data[4]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_data[4]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                                            ; I                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_data[5]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_data[5]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_data[5]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                                            ; I                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_data[6]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_data[6]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_data[6]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                                            ; I                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_data[7]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_data[7]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_data[7]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                                            ; I                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_data[8]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_data[8]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_data[8]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                            ; I                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_data[9]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_data[9]~_Duplicate_1                                                                                                                                                                                                                                                                           ; Q                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_data[9]                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                            ; I                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_data[10]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_data[10]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_data[10]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                           ; I                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_data[11]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_data[11]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_data[11]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                           ; I                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_data[12]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_data[12]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_data[12]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                           ; I                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_data[13]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_data[13]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_data[13]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                           ; I                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_data[14]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_data[14]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_data[14]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                           ; I                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_data[15]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_data[15]~_Duplicate_1                                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_data[15]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                           ; I                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_dqm[0]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_LDQM~output                                                                                                                                                                                                                                                                                                                                                             ; I                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_dqm[1]                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q                        ;                ; DRAM_UDQM~output                                                                                                                                                                                                                                                                                                                                                             ; I                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                                            ; OE                       ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe                                                                                                                                                                                                                                                                                               ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_2                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                                            ; OE                       ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_1                                                                                                                                                                                                                                                                                  ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_2                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_3                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_2                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                                            ; OE                       ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_2                                                                                                                                                                                                                                                                                  ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_3                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_4                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_3                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                                            ; OE                       ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_3                                                                                                                                                                                                                                                                                  ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_4                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_5                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_4                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                                            ; OE                       ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_4                                                                                                                                                                                                                                                                                  ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_5                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_6                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_5                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                                            ; OE                       ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_5                                                                                                                                                                                                                                                                                  ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_6                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_7                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_6                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                                            ; OE                       ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_6                                                                                                                                                                                                                                                                                  ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_7                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_8                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_7                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                                            ; OE                       ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_7                                                                                                                                                                                                                                                                                  ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_8                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_9                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_8                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                            ; OE                       ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_8                                                                                                                                                                                                                                                                                  ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_9                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_10                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_9                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                            ; OE                       ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_9                                                                                                                                                                                                                                                                                  ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_10                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_11                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_10                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                           ; OE                       ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_10                                                                                                                                                                                                                                                                                 ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_11                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_12                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_11                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                           ; OE                       ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_11                                                                                                                                                                                                                                                                                 ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_12                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_13                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_12                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                           ; OE                       ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_12                                                                                                                                                                                                                                                                                 ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_13                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_14                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_13                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                           ; OE                       ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_13                                                                                                                                                                                                                                                                                 ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_14                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_15                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_14                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                           ; OE                       ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_14                                                                                                                                                                                                                                                                                 ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_15                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                           ; OE                       ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_15                                                                                                                                                                                                                                                                                 ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|za_data[0]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[0]~input                                                                                                                                                                                                                                                                                                                                                             ; O                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|za_data[1]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[1]~input                                                                                                                                                                                                                                                                                                                                                             ; O                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|za_data[2]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[2]~input                                                                                                                                                                                                                                                                                                                                                             ; O                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|za_data[3]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[3]~input                                                                                                                                                                                                                                                                                                                                                             ; O                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|za_data[4]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[4]~input                                                                                                                                                                                                                                                                                                                                                             ; O                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|za_data[5]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[5]~input                                                                                                                                                                                                                                                                                                                                                             ; O                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|za_data[6]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[6]~input                                                                                                                                                                                                                                                                                                                                                             ; O                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|za_data[7]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[7]~input                                                                                                                                                                                                                                                                                                                                                             ; O                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|za_data[8]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[8]~input                                                                                                                                                                                                                                                                                                                                                             ; O                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|za_data[9]                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[9]~input                                                                                                                                                                                                                                                                                                                                                             ; O                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|za_data[10]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[10]~input                                                                                                                                                                                                                                                                                                                                                            ; O                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|za_data[11]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[11]~input                                                                                                                                                                                                                                                                                                                                                            ; O                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|za_data[12]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[12]~input                                                                                                                                                                                                                                                                                                                                                            ; O                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|za_data[13]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[13]~input                                                                                                                                                                                                                                                                                                                                                            ; O                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|za_data[14]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[14]~input                                                                                                                                                                                                                                                                                                                                                            ; O                        ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|za_data[15]                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q                        ;                ; DRAM_DQ[15]~input                                                                                                                                                                                                                                                                                                                                                            ; O                        ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|BMIN0175[0]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|BMIN0175[0]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[3]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[3]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[4]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[4]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[5]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[5]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[7]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[7]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~DUPLICATE                                   ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~DUPLICATE           ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~DUPLICATE           ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_hex_0:hex_1|data_out[0]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_hex_0:hex_1|data_out[0]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_hex_0:hex_1|data_out[2]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_hex_0:hex_1|data_out[2]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_hex_0:hex_2|data_out[0]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_hex_0:hex_2|data_out[0]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_hex_0:hex_2|data_out[3]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_hex_0:hex_2|data_out[3]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_hex_0:hex_4|data_out[0]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_hex_0:hex_4|data_out[0]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_hex_0:hex_4|data_out[3]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_hex_0:hex_4|data_out[3]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_hex_0:hex_4|data_out[6]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_hex_0:hex_4|data_out[6]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|read~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|write_valid~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~DUPLICATE                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]~DUPLICATE                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]~DUPLICATE                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_leds_0:leds_0|data_out[5]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_leds_0:leds_0|data_out[5]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem_used[7]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_0_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem[0][116]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem[0][116]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_1_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_1_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_2_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_2_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_2_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_2_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_3_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_3_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem[0][57]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_5_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_5_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_5_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_5_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_5_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_5_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|sop_enable                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:buttons_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:buttons_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:buttons_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:buttons_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                               ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:buttons_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:buttons_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                       ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                           ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex_2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex_2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE                                                                                                                                       ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex_2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex_2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                         ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex_3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex_3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                         ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex_3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex_3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex_3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex_3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                 ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex_4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex_4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE                                                                                                                                       ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex_5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex_5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE                                                                                                                               ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex_5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex_5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                         ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex_5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex_5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex_5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex_5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                         ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex_5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex_5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                   ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex_5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex_5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                           ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:buttons_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:buttons_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hex_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hex_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hex_5_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hex_5_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hex_0_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hex_0_s1_translator|av_readdata_pre[1]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hex_3_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hex_3_s1_translator|av_readdata_pre[2]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hex_4_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hex_4_s1_translator|av_readdata_pre[2]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hex_4_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hex_4_s1_translator|av_readdata_pre[4]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hex_4_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hex_4_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hex_5_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hex_5_s1_translator|av_readdata_pre[1]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|saved_grant[0]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|saved_grant[0]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|saved_grant[0]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_ctrl_shift_rot                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_ctrl_shift_rot~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_dc_valid_st_bypass_hit                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_dc_valid_st_bypass_hit~DUPLICATE                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_dc_valid_st_cache_hit                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_dc_valid_st_cache_hit~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_addr_done                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_addr_done~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_addr_offset[2]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_addr_offset[2]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_inst_result[12]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_inst_result[12]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_inst_result[13]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_inst_result[13]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_inst_result[21]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_inst_result[21]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_inst_result[22]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_inst_result[22]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_inst_result[31]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_inst_result[31]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_ld_align_byte1_fill                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_ld_align_byte1_fill~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mem_baddr[4]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mem_baddr[4]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_result[0]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_result[0]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_result[1]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_result[1]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_result[2]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_result[2]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_result[5]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_result[5]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_result[8]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_result[8]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_result[17]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_result[17]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_result[25]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_result[25]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|D_br_taken_waddr_partial[1]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|D_br_taken_waddr_partial[1]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|D_br_taken_waddr_partial[3]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|D_br_taken_waddr_partial[3]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|D_ic_fill_starting_d1                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|D_ic_fill_starting_d1~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|D_issue                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|D_issue~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|D_iw[21]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|D_iw[21]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|D_iw[27]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|D_iw[27]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|D_iw_valid                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|D_iw_valid~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|D_pc[2]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|D_pc[2]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|D_pc[5]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|D_pc[5]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|D_pc[7]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|D_pc[7]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|D_pc[10]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|D_pc[10]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|D_pc[11]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|D_pc[11]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|D_pc[12]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|D_pc[12]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|D_pc[14]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|D_pc[14]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|D_pc[16]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|D_pc[16]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|D_pc[19]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|D_pc[19]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|E_iw[2]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|E_iw[2]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|E_iw[11]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|E_iw[11]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|E_src1[15]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|E_src1[15]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|E_src1[27]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|E_src1[27]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|E_src2[30]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|E_src2[30]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|F_pc[2]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|F_pc[2]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|F_pc[4]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|F_pc[4]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|F_pc[6]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|F_pc[6]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|F_pc[13]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|F_pc[13]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|F_pc[19]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|F_pc[19]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|F_pc[20]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|F_pc[20]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|F_pc[25]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|F_pc[25]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|M_alu_result[2]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|M_alu_result[2]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|M_alu_result[3]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|M_alu_result[3]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|M_br_cond_taken_history[3]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|M_br_cond_taken_history[3]~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|M_rot_fill_bit                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|M_rot_fill_bit~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|M_rot_pass2                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|M_rot_pass2~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|M_rot_sel_fill2                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|M_rot_sel_fill2~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|M_st_data[3]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|M_st_data[3]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|M_st_data[7]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|M_st_data[7]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|M_st_data[20]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|M_st_data[20]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|d_address_offset_field[1]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|d_address_offset_field[1]~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|d_readdata_d1[11]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|d_readdata_d1[11]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|d_readdata_d1[19]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|d_readdata_d1[19]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|d_readdata_d1[27]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|d_readdata_d1[27]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|ic_fill_active                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|ic_fill_active~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|ic_fill_dp_offset[1]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|ic_fill_dp_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|ic_fill_tag[0]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|ic_fill_tag[0]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|ic_fill_tag[1]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|ic_fill_tag[1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|ic_fill_tag[2]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|ic_fill_tag[2]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|ic_fill_tag[7]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|ic_fill_tag[7]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|ic_fill_tag[8]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|ic_fill_tag[8]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|ic_fill_tag[14]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|ic_fill_tag[14]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|monitor_ready~DUPLICATE                                                                                                                          ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|MonAReg[2]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|MonAReg[2]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|MonAReg[3]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|MonAReg[3]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|MonDReg[14]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|MonDReg[14]~DUPLICATE                                                                                                                                  ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|MonDReg[16]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|MonDReg[16]~DUPLICATE                                                                                                                                  ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|MonDReg[18]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|MonDReg[18]~DUPLICATE                                                                                                                                  ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|waitrequest                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|waitrequest~DUPLICATE                                                                                                                                  ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|writedata[0]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|writedata[0]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|writedata[3]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|writedata[3]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|active_addr[11]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|active_addr[11]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|active_addr[12]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|active_addr[12]~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|active_rnw                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|active_rnw~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|i_addr[12]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|i_addr[12]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|i_state.101                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|i_state.101~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|i_state.111                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|i_state.111~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_next.000010000                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_next.000010000~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_state.000000001                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_state.000000001~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_state.000001000                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_state.000001000~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|refresh_counter[1]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|refresh_counter[1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|refresh_counter[4]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|refresh_counter[4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|refresh_counter[7]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;                          ;                ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|refresh_counter[7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+--------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                                                          ;
+-----------------------------+---------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------+---------------------------------+-------------------------------------+
; Name                        ; Ignored Entity                              ; Ignored From ; Ignored To                                                                                                ; Ignored Value                   ; Ignored Source                      ;
+-----------------------------+---------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------+---------------------------------+-------------------------------------+
; Location                    ;                                             ;              ; ADC_CS_N                                                                                                  ; PIN_AJ4                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; ADC_DIN                                                                                                   ; PIN_AK4                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; ADC_DOUT                                                                                                  ; PIN_AK3                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; ADC_SCLK                                                                                                  ; PIN_AK2                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; AUD_ADCDAT                                                                                                ; PIN_K7                          ; QSF Assignment                      ;
; Location                    ;                                             ;              ; AUD_ADCLRCK                                                                                               ; PIN_K8                          ; QSF Assignment                      ;
; Location                    ;                                             ;              ; AUD_BCLK                                                                                                  ; PIN_H7                          ; QSF Assignment                      ;
; Location                    ;                                             ;              ; AUD_DACDAT                                                                                                ; PIN_J7                          ; QSF Assignment                      ;
; Location                    ;                                             ;              ; AUD_DACLRCK                                                                                               ; PIN_H8                          ; QSF Assignment                      ;
; Location                    ;                                             ;              ; AUD_XCK                                                                                                   ; PIN_G7                          ; QSF Assignment                      ;
; Location                    ;                                             ;              ; CLOCK2_50                                                                                                 ; PIN_AA16                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; CLOCK3_50                                                                                                 ; PIN_Y26                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; CLOCK4_50                                                                                                 ; PIN_K14                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; DRAM_ADDR_0                                                                                               ; PIN_AK14                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; DRAM_ADDR_1                                                                                               ; PIN_AH14                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; DRAM_ADDR_10                                                                                              ; PIN_AG12                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; DRAM_ADDR_11                                                                                              ; PIN_AH13                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; DRAM_ADDR_12                                                                                              ; PIN_AJ14                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; DRAM_ADDR_2                                                                                               ; PIN_AG15                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; DRAM_ADDR_3                                                                                               ; PIN_AE14                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; DRAM_ADDR_4                                                                                               ; PIN_AB15                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; DRAM_ADDR_5                                                                                               ; PIN_AC14                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; DRAM_ADDR_6                                                                                               ; PIN_AD14                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; DRAM_ADDR_7                                                                                               ; PIN_AF15                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; DRAM_ADDR_8                                                                                               ; PIN_AH15                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; DRAM_ADDR_9                                                                                               ; PIN_AG13                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; DRAM_BA_0                                                                                                 ; PIN_AF13                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; DRAM_BA_1                                                                                                 ; PIN_AJ12                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; DRAM_DQ_0                                                                                                 ; PIN_AK6                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; DRAM_DQ_1                                                                                                 ; PIN_AJ7                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; DRAM_DQ_10                                                                                                ; PIN_AJ9                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; DRAM_DQ_11                                                                                                ; PIN_AH9                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; DRAM_DQ_12                                                                                                ; PIN_AH8                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; DRAM_DQ_13                                                                                                ; PIN_AH7                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; DRAM_DQ_14                                                                                                ; PIN_AJ6                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; DRAM_DQ_15                                                                                                ; PIN_AJ5                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; DRAM_DQ_2                                                                                                 ; PIN_AK7                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; DRAM_DQ_3                                                                                                 ; PIN_AK8                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; DRAM_DQ_4                                                                                                 ; PIN_AK9                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; DRAM_DQ_5                                                                                                 ; PIN_AG10                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; DRAM_DQ_6                                                                                                 ; PIN_AK11                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; DRAM_DQ_7                                                                                                 ; PIN_AJ11                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; DRAM_DQ_8                                                                                                 ; PIN_AH10                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; DRAM_DQ_9                                                                                                 ; PIN_AJ10                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; FPGA_I2C_SCLK                                                                                             ; PIN_J12                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; FPGA_I2C_SDAT                                                                                             ; PIN_K12                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[0]                                                                                                 ; PIN_AC18                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[10]                                                                                                ; PIN_AH18                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[11]                                                                                                ; PIN_AH17                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[12]                                                                                                ; PIN_AG16                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[13]                                                                                                ; PIN_AE16                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[14]                                                                                                ; PIN_AF16                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[15]                                                                                                ; PIN_AG17                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[16]                                                                                                ; PIN_AA18                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[17]                                                                                                ; PIN_AA19                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[18]                                                                                                ; PIN_AE17                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[19]                                                                                                ; PIN_AC20                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[1]                                                                                                 ; PIN_Y17                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[20]                                                                                                ; PIN_AH19                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[21]                                                                                                ; PIN_AJ20                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[22]                                                                                                ; PIN_AH20                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[23]                                                                                                ; PIN_AK21                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[24]                                                                                                ; PIN_AD19                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[25]                                                                                                ; PIN_AD20                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[26]                                                                                                ; PIN_AE18                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[27]                                                                                                ; PIN_AE19                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[28]                                                                                                ; PIN_AF20                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[29]                                                                                                ; PIN_AF21                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[2]                                                                                                 ; PIN_AD17                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[30]                                                                                                ; PIN_AF19                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[31]                                                                                                ; PIN_AG21                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[32]                                                                                                ; PIN_AF18                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[33]                                                                                                ; PIN_AG20                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[34]                                                                                                ; PIN_AG18                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[35]                                                                                                ; PIN_AJ21                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[3]                                                                                                 ; PIN_Y18                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[4]                                                                                                 ; PIN_AK16                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[5]                                                                                                 ; PIN_AK18                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[6]                                                                                                 ; PIN_AK19                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[7]                                                                                                 ; PIN_AJ19                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[8]                                                                                                 ; PIN_AJ17                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0[9]                                                                                                 ; PIN_AJ16                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_0                                                                                                  ; PIN_AC18                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_1                                                                                                  ; PIN_Y17                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_10                                                                                                 ; PIN_AH18                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_11                                                                                                 ; PIN_AH17                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_12                                                                                                 ; PIN_AG16                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_13                                                                                                 ; PIN_AE16                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_14                                                                                                 ; PIN_AF16                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_15                                                                                                 ; PIN_AG17                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_16                                                                                                 ; PIN_AA18                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_17                                                                                                 ; PIN_AA19                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_18                                                                                                 ; PIN_AE17                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_19                                                                                                 ; PIN_AC20                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_2                                                                                                  ; PIN_AD17                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_20                                                                                                 ; PIN_AH19                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_21                                                                                                 ; PIN_AJ20                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_22                                                                                                 ; PIN_AH20                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_23                                                                                                 ; PIN_AK21                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_24                                                                                                 ; PIN_AD19                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_25                                                                                                 ; PIN_AD20                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_26                                                                                                 ; PIN_AE18                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_27                                                                                                 ; PIN_AE19                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_28                                                                                                 ; PIN_AF20                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_29                                                                                                 ; PIN_AF21                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_3                                                                                                  ; PIN_Y18                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_30                                                                                                 ; PIN_AF19                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_31                                                                                                 ; PIN_AG21                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_32                                                                                                 ; PIN_AF18                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_33                                                                                                 ; PIN_AG20                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_34                                                                                                 ; PIN_AG18                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_35                                                                                                 ; PIN_AJ21                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_4                                                                                                  ; PIN_AK16                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_5                                                                                                  ; PIN_AK18                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_6                                                                                                  ; PIN_AK19                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_7                                                                                                  ; PIN_AJ19                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_8                                                                                                  ; PIN_AJ17                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_0_9                                                                                                  ; PIN_AJ16                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[0]                                                                                                 ; PIN_AB17                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[10]                                                                                                ; PIN_AG26                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[11]                                                                                                ; PIN_AH24                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[12]                                                                                                ; PIN_AH27                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[13]                                                                                                ; PIN_AJ27                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[14]                                                                                                ; PIN_AK29                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[15]                                                                                                ; PIN_AK28                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[16]                                                                                                ; PIN_AK27                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[17]                                                                                                ; PIN_AJ26                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[18]                                                                                                ; PIN_AK26                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[19]                                                                                                ; PIN_AH25                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[1]                                                                                                 ; PIN_AA21                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[20]                                                                                                ; PIN_AJ25                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[21]                                                                                                ; PIN_AJ24                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[22]                                                                                                ; PIN_AK24                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[23]                                                                                                ; PIN_AG23                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[24]                                                                                                ; PIN_AK23                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[25]                                                                                                ; PIN_AH23                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[26]                                                                                                ; PIN_AK22                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[27]                                                                                                ; PIN_AJ22                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[28]                                                                                                ; PIN_AH22                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[29]                                                                                                ; PIN_AG22                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[2]                                                                                                 ; PIN_AB21                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[30]                                                                                                ; PIN_AF24                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[31]                                                                                                ; PIN_AF23                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[32]                                                                                                ; PIN_AE22                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[33]                                                                                                ; PIN_AD21                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[34]                                                                                                ; PIN_AA20                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[35]                                                                                                ; PIN_AC22                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[3]                                                                                                 ; PIN_AC23                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[4]                                                                                                 ; PIN_AD24                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[5]                                                                                                 ; PIN_AE23                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[6]                                                                                                 ; PIN_AE24                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[7]                                                                                                 ; PIN_AF25                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[8]                                                                                                 ; PIN_AF26                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1[9]                                                                                                 ; PIN_AG25                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_0                                                                                                  ; PIN_AB17                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_1                                                                                                  ; PIN_AA21                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_10                                                                                                 ; PIN_AG26                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_11                                                                                                 ; PIN_AH24                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_12                                                                                                 ; PIN_AH27                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_13                                                                                                 ; PIN_AJ27                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_14                                                                                                 ; PIN_AK29                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_15                                                                                                 ; PIN_AK28                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_16                                                                                                 ; PIN_AK27                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_17                                                                                                 ; PIN_AJ26                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_18                                                                                                 ; PIN_AK26                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_19                                                                                                 ; PIN_AH25                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_2                                                                                                  ; PIN_AB21                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_20                                                                                                 ; PIN_AJ25                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_21                                                                                                 ; PIN_AJ24                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_22                                                                                                 ; PIN_AK24                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_23                                                                                                 ; PIN_AG23                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_24                                                                                                 ; PIN_AK23                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_25                                                                                                 ; PIN_AH23                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_26                                                                                                 ; PIN_AK22                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_27                                                                                                 ; PIN_AJ22                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_28                                                                                                 ; PIN_AH22                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_29                                                                                                 ; PIN_AG22                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_3                                                                                                  ; PIN_AC23                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_30                                                                                                 ; PIN_AF24                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_31                                                                                                 ; PIN_AF23                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_32                                                                                                 ; PIN_AE22                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_33                                                                                                 ; PIN_AD21                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_34                                                                                                 ; PIN_AA20                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_35                                                                                                 ; PIN_AC22                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_4                                                                                                  ; PIN_AD24                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_5                                                                                                  ; PIN_AE23                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_6                                                                                                  ; PIN_AE24                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_7                                                                                                  ; PIN_AF25                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_8                                                                                                  ; PIN_AF26                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; GPIO_1_9                                                                                                  ; PIN_AG25                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HEX0_N_0                                                                                                  ; PIN_AE26                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HEX0_N_1                                                                                                  ; PIN_AE27                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HEX0_N_2                                                                                                  ; PIN_AE28                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HEX0_N_3                                                                                                  ; PIN_AG27                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HEX0_N_4                                                                                                  ; PIN_AF28                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HEX0_N_5                                                                                                  ; PIN_AG28                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HEX0_N_6                                                                                                  ; PIN_AH28                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HEX1_N_0                                                                                                  ; PIN_AJ29                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HEX1_N_1                                                                                                  ; PIN_AH29                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HEX1_N_2                                                                                                  ; PIN_AH30                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HEX1_N_3                                                                                                  ; PIN_AG30                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HEX1_N_4                                                                                                  ; PIN_AF29                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HEX1_N_5                                                                                                  ; PIN_AF30                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HEX1_N_6                                                                                                  ; PIN_AD27                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HEX2_N_0                                                                                                  ; PIN_AB23                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HEX2_N_1                                                                                                  ; PIN_AE29                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HEX2_N_2                                                                                                  ; PIN_AD29                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HEX2_N_3                                                                                                  ; PIN_AC28                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HEX2_N_4                                                                                                  ; PIN_AD30                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HEX2_N_5                                                                                                  ; PIN_AC29                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HEX2_N_6                                                                                                  ; PIN_AC30                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HEX3_N_0                                                                                                  ; PIN_AD26                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HEX3_N_1                                                                                                  ; PIN_AC27                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HEX3_N_2                                                                                                  ; PIN_AD25                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HEX3_N_3                                                                                                  ; PIN_AC25                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HEX3_N_4                                                                                                  ; PIN_AB28                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HEX3_N_5                                                                                                  ; PIN_AB25                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HEX3_N_6                                                                                                  ; PIN_AB22                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HEX4_N_0                                                                                                  ; PIN_AA24                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HEX4_N_1                                                                                                  ; PIN_Y23                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HEX4_N_2                                                                                                  ; PIN_Y24                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HEX4_N_3                                                                                                  ; PIN_W22                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HEX4_N_4                                                                                                  ; PIN_W24                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HEX4_N_5                                                                                                  ; PIN_V23                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HEX4_N_6                                                                                                  ; PIN_W25                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HEX5_N_0                                                                                                  ; PIN_V25                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HEX5_N_1                                                                                                  ; PIN_AA28                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HEX5_N_2                                                                                                  ; PIN_Y27                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HEX5_N_3                                                                                                  ; PIN_AB27                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HEX5_N_4                                                                                                  ; PIN_AB26                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HEX5_N_5                                                                                                  ; PIN_AA26                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HEX5_N_6                                                                                                  ; PIN_AA25                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_ADDR_0                                                                                           ; PIN_F26                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_ADDR_1                                                                                           ; PIN_G30                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_ADDR_10                                                                                          ; PIN_D29                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_ADDR_11                                                                                          ; PIN_C30                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_ADDR_12                                                                                          ; PIN_B30                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_ADDR_13                                                                                          ; PIN_C29                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_ADDR_14                                                                                          ; PIN_H25                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_ADDR_2                                                                                           ; PIN_F28                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_ADDR_3                                                                                           ; PIN_F30                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_ADDR_4                                                                                           ; PIN_J25                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_ADDR_5                                                                                           ; PIN_J27                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_ADDR_6                                                                                           ; PIN_F29                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_ADDR_7                                                                                           ; PIN_E28                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_ADDR_8                                                                                           ; PIN_H27                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_ADDR_9                                                                                           ; PIN_G26                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_BA_0                                                                                             ; PIN_E29                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_BA_1                                                                                             ; PIN_J24                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_BA_2                                                                                             ; PIN_J23                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DM_0                                                                                             ; PIN_K28                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DM_1                                                                                             ; PIN_M28                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DM_2                                                                                             ; PIN_R28                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DM_3                                                                                             ; PIN_W30                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQS_N_0                                                                                          ; PIN_M19                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQS_N_1                                                                                          ; PIN_N24                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQS_N_2                                                                                          ; PIN_R18                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQS_N_3                                                                                          ; PIN_R21                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQS_P_0                                                                                          ; PIN_N18                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQS_P_1                                                                                          ; PIN_N25                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQS_P_2                                                                                          ; PIN_R19                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQS_P_3                                                                                          ; PIN_R22                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_0                                                                                             ; PIN_K23                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_1                                                                                             ; PIN_K22                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_10                                                                                            ; PIN_K29                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_11                                                                                            ; PIN_K27                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_12                                                                                            ; PIN_M26                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_13                                                                                            ; PIN_M27                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_14                                                                                            ; PIN_L28                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_15                                                                                            ; PIN_M30                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_16                                                                                            ; PIN_U26                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_17                                                                                            ; PIN_T26                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_18                                                                                            ; PIN_N29                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_19                                                                                            ; PIN_N28                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_2                                                                                             ; PIN_H30                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_20                                                                                            ; PIN_P26                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_21                                                                                            ; PIN_P27                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_22                                                                                            ; PIN_N27                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_23                                                                                            ; PIN_R29                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_24                                                                                            ; PIN_P24                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_25                                                                                            ; PIN_P25                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_26                                                                                            ; PIN_T29                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_27                                                                                            ; PIN_T28                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_28                                                                                            ; PIN_R27                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_29                                                                                            ; PIN_R26                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_3                                                                                             ; PIN_G28                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_30                                                                                            ; PIN_V30                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_31                                                                                            ; PIN_W29                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_4                                                                                             ; PIN_L25                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_5                                                                                             ; PIN_L24                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_6                                                                                             ; PIN_J30                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_7                                                                                             ; PIN_J29                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_8                                                                                             ; PIN_K26                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_DDR3_DQ_9                                                                                             ; PIN_L26                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_ENET_RX_DATA_0                                                                                        ; PIN_A21                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_ENET_RX_DATA_1                                                                                        ; PIN_B20                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_ENET_RX_DATA_2                                                                                        ; PIN_B18                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_ENET_RX_DATA_3                                                                                        ; PIN_D21                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_ENET_TX_DATA_0                                                                                        ; PIN_F20                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_ENET_TX_DATA_1                                                                                        ; PIN_J19                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_ENET_TX_DATA_2                                                                                        ; PIN_F21                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_ENET_TX_DATA_3                                                                                        ; PIN_F19                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_FLASH_DATA_0                                                                                          ; PIN_C20                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_FLASH_DATA_1                                                                                          ; PIN_H18                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_FLASH_DATA_2                                                                                          ; PIN_A19                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_FLASH_DATA_3                                                                                          ; PIN_E19                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_SD_DATA_0                                                                                             ; PIN_G18                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_SD_DATA_1                                                                                             ; PIN_C17                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_SD_DATA_2                                                                                             ; PIN_D17                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_SD_DATA_3                                                                                             ; PIN_B16                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_USB_DATA_0                                                                                            ; PIN_E16                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_USB_DATA_1                                                                                            ; PIN_G16                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_USB_DATA_2                                                                                            ; PIN_D16                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_USB_DATA_3                                                                                            ; PIN_D14                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_USB_DATA_4                                                                                            ; PIN_A15                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_USB_DATA_5                                                                                            ; PIN_C14                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_USB_DATA_6                                                                                            ; PIN_D15                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; HPS_USB_DATA_7                                                                                            ; PIN_M17                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; IRDA_RXD                                                                                                  ; PIN_AA30                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; IRDA_TXD                                                                                                  ; PIN_AB30                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; KEY_N_0                                                                                                   ; PIN_AA14                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; KEY_N_1                                                                                                   ; PIN_AA15                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; KEY_N_2                                                                                                   ; PIN_W15                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; KEY_N_3                                                                                                   ; PIN_Y16                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; LEDR_0                                                                                                    ; PIN_V16                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; LEDR_1                                                                                                    ; PIN_W16                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; LEDR_2                                                                                                    ; PIN_V17                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; LEDR_3                                                                                                    ; PIN_V18                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; LEDR_4                                                                                                    ; PIN_W17                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; LEDR_5                                                                                                    ; PIN_W19                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; LEDR_6                                                                                                    ; PIN_Y19                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; LEDR_7                                                                                                    ; PIN_W20                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; LEDR_8                                                                                                    ; PIN_W21                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; LEDR_9                                                                                                    ; PIN_Y21                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PS2_CLK                                                                                                   ; PIN_AD7                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PS2_CLK2                                                                                                  ; PIN_AD9                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PS2_DAT                                                                                                   ; PIN_AE7                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; PS2_DAT2                                                                                                  ; PIN_AE9                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; SW_0                                                                                                      ; PIN_AB12                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; SW_1                                                                                                      ; PIN_AC12                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; SW_2                                                                                                      ; PIN_AF9                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; SW_3                                                                                                      ; PIN_AF10                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; SW_4                                                                                                      ; PIN_AD11                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; SW_5                                                                                                      ; PIN_AD12                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; SW_6                                                                                                      ; PIN_AE11                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; SW_7                                                                                                      ; PIN_AC9                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; SW_8                                                                                                      ; PIN_AD10                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; SW_9                                                                                                      ; PIN_AE12                        ; QSF Assignment                      ;
; Location                    ;                                             ;              ; TD_CLK27                                                                                                  ; PIN_H15                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; TD_DATA[0]                                                                                                ; PIN_D2                          ; QSF Assignment                      ;
; Location                    ;                                             ;              ; TD_DATA[1]                                                                                                ; PIN_B1                          ; QSF Assignment                      ;
; Location                    ;                                             ;              ; TD_DATA[2]                                                                                                ; PIN_E2                          ; QSF Assignment                      ;
; Location                    ;                                             ;              ; TD_DATA[3]                                                                                                ; PIN_B2                          ; QSF Assignment                      ;
; Location                    ;                                             ;              ; TD_DATA[4]                                                                                                ; PIN_D1                          ; QSF Assignment                      ;
; Location                    ;                                             ;              ; TD_DATA[5]                                                                                                ; PIN_E1                          ; QSF Assignment                      ;
; Location                    ;                                             ;              ; TD_DATA[6]                                                                                                ; PIN_C2                          ; QSF Assignment                      ;
; Location                    ;                                             ;              ; TD_DATA[7]                                                                                                ; PIN_B3                          ; QSF Assignment                      ;
; Location                    ;                                             ;              ; TD_DATA_0                                                                                                 ; PIN_D2                          ; QSF Assignment                      ;
; Location                    ;                                             ;              ; TD_DATA_1                                                                                                 ; PIN_B1                          ; QSF Assignment                      ;
; Location                    ;                                             ;              ; TD_DATA_2                                                                                                 ; PIN_E2                          ; QSF Assignment                      ;
; Location                    ;                                             ;              ; TD_DATA_3                                                                                                 ; PIN_B2                          ; QSF Assignment                      ;
; Location                    ;                                             ;              ; TD_DATA_4                                                                                                 ; PIN_D1                          ; QSF Assignment                      ;
; Location                    ;                                             ;              ; TD_DATA_5                                                                                                 ; PIN_E1                          ; QSF Assignment                      ;
; Location                    ;                                             ;              ; TD_DATA_6                                                                                                 ; PIN_C2                          ; QSF Assignment                      ;
; Location                    ;                                             ;              ; TD_DATA_7                                                                                                 ; PIN_B3                          ; QSF Assignment                      ;
; Location                    ;                                             ;              ; TD_HS                                                                                                     ; PIN_A5                          ; QSF Assignment                      ;
; Location                    ;                                             ;              ; TD_RESET_N                                                                                                ; PIN_F6                          ; QSF Assignment                      ;
; Location                    ;                                             ;              ; TD_VS                                                                                                     ; PIN_A3                          ; QSF Assignment                      ;
; Location                    ;                                             ;              ; VGA_BLANK_N                                                                                               ; PIN_F10                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; VGA_B[0]                                                                                                  ; PIN_B13                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; VGA_B[1]                                                                                                  ; PIN_G13                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; VGA_B[2]                                                                                                  ; PIN_H13                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; VGA_B[3]                                                                                                  ; PIN_F14                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; VGA_B[4]                                                                                                  ; PIN_H14                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; VGA_B[5]                                                                                                  ; PIN_F15                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; VGA_B[6]                                                                                                  ; PIN_G15                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; VGA_B[7]                                                                                                  ; PIN_J14                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; VGA_B_0                                                                                                   ; PIN_B13                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; VGA_B_1                                                                                                   ; PIN_G13                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; VGA_B_2                                                                                                   ; PIN_H13                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; VGA_B_3                                                                                                   ; PIN_F14                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; VGA_B_4                                                                                                   ; PIN_H14                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; VGA_B_5                                                                                                   ; PIN_F15                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; VGA_B_6                                                                                                   ; PIN_G15                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; VGA_B_7                                                                                                   ; PIN_J14                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; VGA_CLK                                                                                                   ; PIN_A11                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; VGA_G[0]                                                                                                  ; PIN_J9                          ; QSF Assignment                      ;
; Location                    ;                                             ;              ; VGA_G[1]                                                                                                  ; PIN_J10                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; VGA_G[2]                                                                                                  ; PIN_H12                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; VGA_G[3]                                                                                                  ; PIN_G10                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; VGA_G[4]                                                                                                  ; PIN_G11                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; VGA_G[5]                                                                                                  ; PIN_G12                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; VGA_G[6]                                                                                                  ; PIN_F11                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; VGA_G[7]                                                                                                  ; PIN_E11                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; VGA_G_0                                                                                                   ; PIN_J9                          ; QSF Assignment                      ;
; Location                    ;                                             ;              ; VGA_G_1                                                                                                   ; PIN_J10                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; VGA_G_2                                                                                                   ; PIN_H12                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; VGA_G_3                                                                                                   ; PIN_G10                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; VGA_G_4                                                                                                   ; PIN_G11                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; VGA_G_5                                                                                                   ; PIN_G12                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; VGA_G_6                                                                                                   ; PIN_F11                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; VGA_G_7                                                                                                   ; PIN_E11                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; VGA_HS                                                                                                    ; PIN_B11                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; VGA_R[0]                                                                                                  ; PIN_A13                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; VGA_R[1]                                                                                                  ; PIN_C13                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; VGA_R[2]                                                                                                  ; PIN_E13                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; VGA_R[3]                                                                                                  ; PIN_B12                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; VGA_R[4]                                                                                                  ; PIN_C12                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; VGA_R[5]                                                                                                  ; PIN_D12                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; VGA_R[6]                                                                                                  ; PIN_E12                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; VGA_R[7]                                                                                                  ; PIN_F13                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; VGA_R_0                                                                                                   ; PIN_A13                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; VGA_R_1                                                                                                   ; PIN_C13                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; VGA_R_2                                                                                                   ; PIN_E13                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; VGA_R_3                                                                                                   ; PIN_B12                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; VGA_R_4                                                                                                   ; PIN_C12                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; VGA_R_5                                                                                                   ; PIN_D12                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; VGA_R_6                                                                                                   ; PIN_E12                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; VGA_R_7                                                                                                   ; PIN_F13                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; VGA_SYNC_N                                                                                                ; PIN_C10                         ; QSF Assignment                      ;
; Location                    ;                                             ;              ; VGA_VS                                                                                                    ; PIN_D11                         ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; ADC_CS_N                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; ADC_DIN                                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; ADC_DOUT                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; ADC_SCLK                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; AUD_ADCDAT                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; AUD_ADCLRCK                                                                                               ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; AUD_BCLK                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; AUD_DACDAT                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; AUD_DACLRCK                                                                                               ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; AUD_XCK                                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; CLOCK2_50                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; CLOCK3_50                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; CLOCK4_50                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_ADDR_0                                                                                               ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_ADDR_1                                                                                               ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_ADDR_10                                                                                              ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_ADDR_11                                                                                              ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_ADDR_12                                                                                              ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_ADDR_2                                                                                               ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_ADDR_3                                                                                               ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_ADDR_4                                                                                               ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_ADDR_5                                                                                               ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_ADDR_6                                                                                               ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_ADDR_7                                                                                               ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_ADDR_8                                                                                               ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_ADDR_9                                                                                               ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_BA_0                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_BA_1                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_DQ_0                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_DQ_1                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_DQ_10                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_DQ_11                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_DQ_12                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_DQ_13                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_DQ_14                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_DQ_15                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_DQ_2                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_DQ_3                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_DQ_4                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_DQ_5                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_DQ_6                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_DQ_7                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_DQ_8                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; DRAM_DQ_9                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; FPGA_I2C_SCLK                                                                                             ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; FPGA_I2C_SDAT                                                                                             ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0[0]                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0[10]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0[11]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0[12]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0[13]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0[14]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0[15]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0[16]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0[17]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0[18]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0[19]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0[1]                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0[20]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0[21]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0[22]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0[23]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0[24]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0[25]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0[26]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0[27]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0[28]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0[29]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0[2]                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0[30]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0[31]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0[32]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0[33]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0[34]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0[35]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0[3]                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0[4]                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0[5]                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0[6]                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0[7]                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0[8]                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0[9]                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_0                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_1                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_10                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_11                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_12                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_13                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_14                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_15                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_16                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_17                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_18                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_19                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_2                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_20                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_21                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_22                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_23                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_24                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_25                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_26                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_27                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_28                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_29                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_3                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_30                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_31                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_32                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_33                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_34                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_35                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_4                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_5                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_6                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_7                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_8                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_0_9                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[0]                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[10]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[11]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[12]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[13]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[14]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[15]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[16]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[17]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[18]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[19]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[1]                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[20]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[21]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[22]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[23]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[24]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[25]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[26]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[27]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[28]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[29]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[2]                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[30]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[31]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[32]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[33]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[34]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[35]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[3]                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[4]                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[5]                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[6]                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[7]                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[8]                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1[9]                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_0                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_1                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_10                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_11                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_12                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_13                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_14                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_15                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_16                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_17                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_18                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_19                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_2                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_20                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_21                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_22                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_23                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_24                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_25                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_26                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_27                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_28                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_29                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_3                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_30                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_31                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_32                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_33                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_34                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_35                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_4                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_5                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_6                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_7                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_8                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; GPIO_1_9                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX0_N_0                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX0_N_1                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX0_N_2                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX0_N_3                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX0_N_4                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX0_N_5                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX0_N_6                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX1_N_0                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX1_N_1                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX1_N_2                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX1_N_3                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX1_N_4                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX1_N_5                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX1_N_6                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX2_N_0                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX2_N_1                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX2_N_2                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX2_N_3                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX2_N_4                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX2_N_5                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX2_N_6                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX3_N_0                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX3_N_1                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX3_N_2                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX3_N_3                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX3_N_4                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX3_N_5                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX3_N_6                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX4_N_0                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX4_N_1                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX4_N_2                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX4_N_3                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX4_N_4                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX4_N_5                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX4_N_6                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX5_N_0                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX5_N_1                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX5_N_2                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX5_N_3                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX5_N_4                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX5_N_5                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HEX5_N_6                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_ADDR_0                                                                                           ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_ADDR_1                                                                                           ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_ADDR_10                                                                                          ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_ADDR_11                                                                                          ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_ADDR_12                                                                                          ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_ADDR_13                                                                                          ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_ADDR_14                                                                                          ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_ADDR_2                                                                                           ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_ADDR_3                                                                                           ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_ADDR_4                                                                                           ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_ADDR_5                                                                                           ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_ADDR_6                                                                                           ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_ADDR_7                                                                                           ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_ADDR_8                                                                                           ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_ADDR_9                                                                                           ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_BA_0                                                                                             ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_BA_1                                                                                             ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_BA_2                                                                                             ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DM_0                                                                                             ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DM_1                                                                                             ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DM_2                                                                                             ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DM_3                                                                                             ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQS_N_0                                                                                          ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQS_N_1                                                                                          ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQS_N_2                                                                                          ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQS_N_3                                                                                          ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQS_P_0                                                                                          ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQS_P_1                                                                                          ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQS_P_2                                                                                          ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQS_P_3                                                                                          ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_0                                                                                             ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_1                                                                                             ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_10                                                                                            ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_11                                                                                            ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_12                                                                                            ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_13                                                                                            ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_14                                                                                            ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_15                                                                                            ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_16                                                                                            ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_17                                                                                            ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_18                                                                                            ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_19                                                                                            ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_2                                                                                             ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_20                                                                                            ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_21                                                                                            ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_22                                                                                            ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_23                                                                                            ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_24                                                                                            ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_25                                                                                            ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_26                                                                                            ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_27                                                                                            ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_28                                                                                            ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_29                                                                                            ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_3                                                                                             ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_30                                                                                            ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_31                                                                                            ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_4                                                                                             ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_5                                                                                             ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_6                                                                                             ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_7                                                                                             ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_8                                                                                             ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_DDR3_DQ_9                                                                                             ; SSTL-15 CLASS I                 ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_ENET_RX_DATA_0                                                                                        ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_ENET_RX_DATA_1                                                                                        ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_ENET_RX_DATA_2                                                                                        ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_ENET_RX_DATA_3                                                                                        ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_ENET_TX_DATA_0                                                                                        ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_ENET_TX_DATA_1                                                                                        ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_ENET_TX_DATA_2                                                                                        ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_ENET_TX_DATA_3                                                                                        ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_FLASH_DATA_0                                                                                          ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_FLASH_DATA_1                                                                                          ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_FLASH_DATA_2                                                                                          ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_FLASH_DATA_3                                                                                          ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_SD_DATA_0                                                                                             ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_SD_DATA_1                                                                                             ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_SD_DATA_2                                                                                             ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_SD_DATA_3                                                                                             ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_USB_DATA_0                                                                                            ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_USB_DATA_1                                                                                            ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_USB_DATA_2                                                                                            ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_USB_DATA_3                                                                                            ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_USB_DATA_4                                                                                            ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_USB_DATA_5                                                                                            ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_USB_DATA_6                                                                                            ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; HPS_USB_DATA_7                                                                                            ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; IRDA_RXD                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; IRDA_TXD                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; KEY_N_0                                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; KEY_N_1                                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; KEY_N_2                                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; KEY_N_3                                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; LEDR_0                                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; LEDR_1                                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; LEDR_2                                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; LEDR_3                                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; LEDR_4                                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; LEDR_5                                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; LEDR_6                                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; LEDR_7                                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; LEDR_8                                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; LEDR_9                                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; PS2_CLK                                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; PS2_CLK2                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; PS2_DAT                                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; PS2_DAT2                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; SW_0                                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; SW_1                                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; SW_2                                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; SW_3                                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; SW_4                                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; SW_5                                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; SW_6                                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; SW_7                                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; SW_8                                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; SW_9                                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; TD_CLK27                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; TD_DATA[0]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; TD_DATA[1]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; TD_DATA[2]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; TD_DATA[3]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; TD_DATA[4]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; TD_DATA[5]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; TD_DATA[6]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; TD_DATA[7]                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; TD_DATA_0                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; TD_DATA_1                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; TD_DATA_2                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; TD_DATA_3                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; TD_DATA_4                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; TD_DATA_5                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; TD_DATA_6                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; TD_DATA_7                                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; TD_HS                                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; TD_RESET_N                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; TD_VS                                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_BLANK_N                                                                                               ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_B[0]                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_B[1]                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_B[2]                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_B[3]                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_B[4]                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_B[5]                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_B[6]                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_B[7]                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_B_0                                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_B_1                                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_B_2                                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_B_3                                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_B_4                                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_B_5                                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_B_6                                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_B_7                                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_CLK                                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_G[0]                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_G[1]                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_G[2]                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_G[3]                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_G[4]                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_G[5]                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_G[6]                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_G[7]                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_G_0                                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_G_1                                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_G_2                                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_G_3                                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_G_4                                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_G_5                                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_G_6                                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_G_7                                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_HS                                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_R[0]                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_R[1]                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_R[2]                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_R[3]                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_R[4]                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_R[5]                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_R[6]                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_R[7]                                                                                                  ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_R_0                                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_R_1                                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_R_2                                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_R_3                                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_R_4                                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_R_5                                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_R_6                                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_R_7                                                                                                   ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_SYNC_N                                                                                                ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; I/O Standard                ; DE1_SoC_top_level                           ;              ; VGA_VS                                                                                                    ; 3.3-V LVTTL                     ; QSF Assignment                      ;
; PLL Compensation Mode       ; DE1_SoC_top_level                           ;              ; soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll0|fbout                                             ; DIRECT                          ; QSF Assignment                      ;
; Global Signal               ; DE1_SoC_top_level                           ;              ; soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer ; OFF                             ; QSF Assignment                      ;
; Global Signal               ; DE1_SoC_top_level                           ;              ; soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer ; OFF                             ; QSF Assignment                      ;
; Global Signal               ; DE1_SoC_top_level                           ;              ; soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer ; OFF                             ; QSF Assignment                      ;
; Global Signal               ; DE1_SoC_top_level                           ;              ; soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer ; OFF                             ; QSF Assignment                      ;
; Global Signal               ; DE1_SoC_top_level                           ;              ; soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]    ; OFF                             ; QSF Assignment                      ;
; Global Signal               ; DE1_SoC_top_level                           ;              ; soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]    ; OFF                             ; QSF Assignment                      ;
; Global Signal               ; DE1_SoC_top_level                           ;              ; soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2]    ; OFF                             ; QSF Assignment                      ;
; Global Signal               ; DE1_SoC_top_level                           ;              ; soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3]    ; OFF                             ; QSF Assignment                      ;
; Global Signal               ; DE1_SoC_top_level                           ;              ; soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]   ; OFF                             ; QSF Assignment                      ;
; Global Signal               ; DE1_SoC_top_level                           ;              ; soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]   ; OFF                             ; QSF Assignment                      ;
; Global Signal               ; DE1_SoC_top_level                           ;              ; soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2]   ; OFF                             ; QSF Assignment                      ;
; Global Signal               ; DE1_SoC_top_level                           ;              ; soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3]   ; OFF                             ; QSF Assignment                      ;
; Global Signal               ; DE1_SoC_top_level                           ;              ; soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n               ; OFF                             ; QSF Assignment                      ;
; Global Signal               ; DE1_SoC_top_level                           ;              ; soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n                          ; OFF                             ; QSF Assignment                      ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[0].oe_reg                                                                                 ; on                              ; Compiler or HDL Assignment          ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[1].oe_reg                                                                                 ; on                              ; Compiler or HDL Assignment          ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[2].oe_reg                                                                                 ; on                              ; Compiler or HDL Assignment          ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[3].oe_reg                                                                                 ; on                              ; Compiler or HDL Assignment          ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[4].oe_reg                                                                                 ; on                              ; Compiler or HDL Assignment          ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[5].oe_reg                                                                                 ; on                              ; Compiler or HDL Assignment          ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[6].oe_reg                                                                                 ; on                              ; Compiler or HDL Assignment          ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[7].oe_reg                                                                                 ; on                              ; Compiler or HDL Assignment          ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_emac1_inst_MDC[0]                                                                    ; PIN_P20B1T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_emac1_inst_MDIO[0]                                                                   ; PIN_P20A1T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_emac1_inst_RXD0[0]                                                                   ; PIN_P20B0T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_emac1_inst_RXD1[0]                                                                   ; PIN_P21B1T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_emac1_inst_RXD2[0]                                                                   ; PIN_P22A0T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_emac1_inst_RXD3[0]                                                                   ; PIN_P22B0T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_emac1_inst_RX_CLK[0]                                                                 ; PIN_P21A1T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_emac1_inst_RX_CTL[0]                                                                 ; PIN_P21A0T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_emac1_inst_TXD0[0]                                                                   ; PIN_P19B0T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_emac1_inst_TXD1[0]                                                                   ; PIN_P19A1T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_emac1_inst_TXD2[0]                                                                   ; PIN_P19B1T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_emac1_inst_TXD3[0]                                                                   ; PIN_P20A0T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_emac1_inst_TX_CLK[0]                                                                 ; PIN_P19A0T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_emac1_inst_TX_CTL[0]                                                                 ; PIN_P21B0T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_gpio_inst_GPIO09[0]                                                                  ; PIN_P30B0T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_gpio_inst_GPIO35[0]                                                                  ; PIN_P24B0T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_gpio_inst_GPIO40[0]                                                                  ; PIN_P26A0T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_gpio_inst_GPIO48[0]                                                                  ; PIN_P14A0T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_gpio_inst_GPIO53[0]                                                                  ; PIN_P15B0T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_gpio_inst_GPIO54[0]                                                                  ; PIN_P15A1T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_gpio_inst_GPIO61[0]                                                                  ; PIN_P17B0T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_i2c0_inst_SCL[0]                                                                     ; PIN_P16A0T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_i2c0_inst_SDA[0]                                                                     ; PIN_P15B1T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_i2c1_inst_SCL[0]                                                                     ; PIN_P15A0T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_i2c1_inst_SDA[0]                                                                     ; PIN_P14B1T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_qspi_inst_CLK[0]                                                                     ; PIN_P24A0T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_qspi_inst_IO0[0]                                                                     ; PIN_P22B1T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_qspi_inst_IO1[0]                                                                     ; PIN_P23A0T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_qspi_inst_IO2[0]                                                                     ; PIN_P23B0T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_qspi_inst_IO3[0]                                                                     ; PIN_P23A1T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_qspi_inst_SS0[0]                                                                     ; PIN_P23B1T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_sdio_inst_CLK[0]                                                                     ; PIN_P27B0T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_sdio_inst_CMD[0]                                                                     ; PIN_P25A0T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_sdio_inst_D0[0]                                                                      ; PIN_P25A1T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_sdio_inst_D1[0]                                                                      ; PIN_P25B1T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_sdio_inst_D2[0]                                                                      ; PIN_P27A1T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_sdio_inst_D3[0]                                                                      ; PIN_P27B1T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_spim1_inst_CLK[0]                                                                    ; PIN_P17B1T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_spim1_inst_MISO[0]                                                                   ; PIN_P18B0T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_spim1_inst_MOSI[0]                                                                   ; PIN_P18A0T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_spim1_inst_SS0[0]                                                                    ; PIN_P18A1T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_uart0_inst_RX[0]                                                                     ; PIN_P14B0T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_uart0_inst_TX[0]                                                                     ; PIN_P14A1T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_usb1_inst_CLK[0]                                                                     ; PIN_P30A1T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_usb1_inst_D0[0]                                                                      ; PIN_P28B0T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_usb1_inst_D1[0]                                                                      ; PIN_P28A1T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_usb1_inst_D2[0]                                                                      ; PIN_P28B1T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_usb1_inst_D3[0]                                                                      ; PIN_P29A0T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_usb1_inst_D4[0]                                                                      ; PIN_P29B0T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_usb1_inst_D5[0]                                                                      ; PIN_P29A1T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_usb1_inst_D6[0]                                                                      ; PIN_P29B1T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_usb1_inst_D7[0]                                                                      ; PIN_P30A0T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_usb1_inst_DIR[0]                                                                     ; PIN_P31A0T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_usb1_inst_NXT[0]                                                                     ; PIN_P31B0T                      ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                ; soc_system_hps_0                            ;              ; hps_io|border|hps_io_usb1_inst_STP[0]                                                                     ; PIN_P30B1T                      ; soc_system/synthesis/soc_system.qip ;
; Fast Input Register         ; soc_system_sdram_controller_0               ;              ; za_data[0]~reg0                                                                                           ; ON                              ; Compiler or HDL Assignment          ;
; Fast Input Register         ; soc_system_sdram_controller_0               ;              ; za_data[10]~reg0                                                                                          ; ON                              ; Compiler or HDL Assignment          ;
; Fast Input Register         ; soc_system_sdram_controller_0               ;              ; za_data[11]~reg0                                                                                          ; ON                              ; Compiler or HDL Assignment          ;
; Fast Input Register         ; soc_system_sdram_controller_0               ;              ; za_data[12]~reg0                                                                                          ; ON                              ; Compiler or HDL Assignment          ;
; Fast Input Register         ; soc_system_sdram_controller_0               ;              ; za_data[13]~reg0                                                                                          ; ON                              ; Compiler or HDL Assignment          ;
; Fast Input Register         ; soc_system_sdram_controller_0               ;              ; za_data[14]~reg0                                                                                          ; ON                              ; Compiler or HDL Assignment          ;
; Fast Input Register         ; soc_system_sdram_controller_0               ;              ; za_data[15]~reg0                                                                                          ; ON                              ; Compiler or HDL Assignment          ;
; Fast Input Register         ; soc_system_sdram_controller_0               ;              ; za_data[1]~reg0                                                                                           ; ON                              ; Compiler or HDL Assignment          ;
; Fast Input Register         ; soc_system_sdram_controller_0               ;              ; za_data[2]~reg0                                                                                           ; ON                              ; Compiler or HDL Assignment          ;
; Fast Input Register         ; soc_system_sdram_controller_0               ;              ; za_data[3]~reg0                                                                                           ; ON                              ; Compiler or HDL Assignment          ;
; Fast Input Register         ; soc_system_sdram_controller_0               ;              ; za_data[4]~reg0                                                                                           ; ON                              ; Compiler or HDL Assignment          ;
; Fast Input Register         ; soc_system_sdram_controller_0               ;              ; za_data[5]~reg0                                                                                           ; ON                              ; Compiler or HDL Assignment          ;
; Fast Input Register         ; soc_system_sdram_controller_0               ;              ; za_data[6]~reg0                                                                                           ; ON                              ; Compiler or HDL Assignment          ;
; Fast Input Register         ; soc_system_sdram_controller_0               ;              ; za_data[7]~reg0                                                                                           ; ON                              ; Compiler or HDL Assignment          ;
; Fast Input Register         ; soc_system_sdram_controller_0               ;              ; za_data[8]~reg0                                                                                           ; ON                              ; Compiler or HDL Assignment          ;
; Fast Input Register         ; soc_system_sdram_controller_0               ;              ; za_data[9]~reg0                                                                                           ; ON                              ; Compiler or HDL Assignment          ;
; Fast Output Enable Register ; soc_system_sdram_controller_0               ;              ; m_data[0]                                                                                                 ; ON                              ; Compiler or HDL Assignment          ;
; Fast Output Enable Register ; soc_system_sdram_controller_0               ;              ; m_data[10]                                                                                                ; ON                              ; Compiler or HDL Assignment          ;
; Fast Output Enable Register ; soc_system_sdram_controller_0               ;              ; m_data[11]                                                                                                ; ON                              ; Compiler or HDL Assignment          ;
; Fast Output Enable Register ; soc_system_sdram_controller_0               ;              ; m_data[12]                                                                                                ; ON                              ; Compiler or HDL Assignment          ;
; Fast Output Enable Register ; soc_system_sdram_controller_0               ;              ; m_data[13]                                                                                                ; ON                              ; Compiler or HDL Assignment          ;
; Fast Output Enable Register ; soc_system_sdram_controller_0               ;              ; m_data[14]                                                                                                ; ON                              ; Compiler or HDL Assignment          ;
; Fast Output Enable Register ; soc_system_sdram_controller_0               ;              ; m_data[15]                                                                                                ; ON                              ; Compiler or HDL Assignment          ;
; Fast Output Enable Register ; soc_system_sdram_controller_0               ;              ; m_data[1]                                                                                                 ; ON                              ; Compiler or HDL Assignment          ;
; Fast Output Enable Register ; soc_system_sdram_controller_0               ;              ; m_data[2]                                                                                                 ; ON                              ; Compiler or HDL Assignment          ;
; Fast Output Enable Register ; soc_system_sdram_controller_0               ;              ; m_data[3]                                                                                                 ; ON                              ; Compiler or HDL Assignment          ;
; Fast Output Enable Register ; soc_system_sdram_controller_0               ;              ; m_data[4]                                                                                                 ; ON                              ; Compiler or HDL Assignment          ;
; Fast Output Enable Register ; soc_system_sdram_controller_0               ;              ; m_data[5]                                                                                                 ; ON                              ; Compiler or HDL Assignment          ;
; Fast Output Enable Register ; soc_system_sdram_controller_0               ;              ; m_data[6]                                                                                                 ; ON                              ; Compiler or HDL Assignment          ;
; Fast Output Enable Register ; soc_system_sdram_controller_0               ;              ; m_data[7]                                                                                                 ; ON                              ; Compiler or HDL Assignment          ;
; Fast Output Enable Register ; soc_system_sdram_controller_0               ;              ; m_data[8]                                                                                                 ; ON                              ; Compiler or HDL Assignment          ;
; Fast Output Enable Register ; soc_system_sdram_controller_0               ;              ; m_data[9]                                                                                                 ; ON                              ; Compiler or HDL Assignment          ;
+-----------------------------+---------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------+---------------------------------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 9692 ) ; 0.00 % ( 0 / 9692 )        ; 0.00 % ( 0 / 9692 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 9692 ) ; 0.00 % ( 0 / 9692 )        ; 0.00 % ( 0 / 9692 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                                                                            ;
+---------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+------------------------------------------------------------------------------------------------------------------------+
; Partition Name                        ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                                                               ;
+---------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+------------------------------------------------------------------------------------------------------------------------+
; Top                                   ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                                                                                                        ;
; pzdyqx:nabboc                         ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; pzdyqx:nabboc                                                                                                          ;
; sld_hub:auto_hub                      ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub                                                                                                       ;
; soc_system_hps_0_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border ;
; hard_block:auto_generated_inst        ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                                                         ;
+---------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                            ;
+---------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                        ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+---------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                                   ; 0.00 % ( 0 / 8436 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; pzdyqx:nabboc                         ; 0.00 % ( 0 / 166 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub                      ; 0.00 % ( 0 / 217 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; soc_system_hps_0_hps_io_border:border ; 0.00 % ( 0 / 842 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst        ; 0.00 % ( 0 / 31 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+---------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/output_files/DE1_SOC_demo.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 2,698 / 32,070        ; 8 %   ;
; ALMs needed [=A-B+C]                                        ; 2,698                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 3,081 / 32,070        ; 10 %  ;
;         [a] ALMs used for LUT logic and registers           ; 1,300                 ;       ;
;         [b] ALMs used for LUT logic                         ; 1,135                 ;       ;
;         [c] ALMs used for registers                         ; 646                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 401 / 32,070          ; 1 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 18 / 32,070           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 1                     ;       ;
;         [c] Due to LAB input limits                         ; 17                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 394 / 3,207           ; 12 %  ;
;     -- Logic LABs                                           ; 394                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 4,230                 ;       ;
;     -- 7 input functions                                    ; 48                    ;       ;
;     -- 6 input functions                                    ; 823                   ;       ;
;     -- 5 input functions                                    ; 708                   ;       ;
;     -- 4 input functions                                    ; 1,083                 ;       ;
;     -- <=3 input functions                                  ; 1,568                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 695                   ;       ;
; Dedicated logic registers                                   ; 4,086                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 3,891 / 64,140        ; 6 %   ;
;         -- Secondary logic registers                        ; 195 / 64,140          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 3,927                 ;       ;
;         -- Routing optimization registers                   ; 159                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 233 / 457             ; 51 %  ;
;     -- Clock pins                                           ; 4 / 8                 ; 50 %  ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
; I/O registers                                               ; 295                   ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 1 / 1 ( 100 % )       ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- I2C                                                  ; 2 / 4 ( 50 % )        ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 1 / 1 ( 100 % )       ;       ;
;     -- SDMMC                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- SPI Master                                           ; 1 / 2 ( 50 % )        ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- USB                                                  ; 1 / 2 ( 50 % )        ;       ;
;                                                             ;                       ;       ;
; Global signals                                              ; 5                     ;       ;
; M10K blocks                                                 ; 16 / 397              ; 4 %   ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 65,600 / 4,065,280    ; 2 %   ;
; Total block memory implementation bits                      ; 163,840 / 4,065,280   ; 4 %   ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 2 / 87                ; 2 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 1 / 6                 ; 17 %  ;
; Global clocks                                               ; 4 / 16                ; 25 %  ;
; Quadrant clocks                                             ; 0 / 66                ; 0 %   ;
; Horizontal periphery clocks                                 ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 4                 ; 25 %  ;
; Hard Memory Controllers                                     ; 1 / 2                 ; 50 %  ;
; Average interconnect usage (total/H/V)                      ; 2.5% / 2.6% / 2.2%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 23.2% / 25.0% / 18.4% ;       ;
; Maximum fan-out                                             ; 3284                  ;       ;
; Highest non-global fan-out                                  ; 1467                  ;       ;
; Total fan-out                                               ; 36324                 ;       ;
; Average fan-out                                             ; 3.53                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                                                                ;
+-------------------------------------------------------------+-----------------------+----------------------+----------------------+---------------------------------------+--------------------------------+
; Statistic                                                   ; Top                   ; pzdyqx:nabboc        ; sld_hub:auto_hub     ; soc_system_hps_0_hps_io_border:border ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+----------------------+----------------------+---------------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 2726 / 32070 ( 9 % )  ; 65 / 32070 ( < 1 % ) ; 79 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )                     ; 0 / 32070 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 2726                  ; 65                   ; 79                   ; 0                                     ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 2921 / 32070 ( 9 % )  ; 73 / 32070 ( < 1 % ) ; 88 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )                     ; 0 / 32070 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 1258                  ; 12                   ; 31                   ; 0                                     ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 1055                  ; 37                   ; 43                   ; 0                                     ; 0                              ;
;         [c] ALMs used for registers                         ; 608                   ; 24                   ; 14                   ; 0                                     ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                    ; 0                    ; 0                                     ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 213 / 32070 ( < 1 % ) ; 8 / 32070 ( < 1 % )  ; 9 / 32070 ( < 1 % )  ; 0 / 32070 ( 0 % )                     ; 0 / 32070 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 18 / 32070 ( < 1 % )  ; 0 / 32070 ( 0 % )    ; 0 / 32070 ( 0 % )    ; 0 / 32070 ( 0 % )                     ; 0 / 32070 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                    ; 0                    ; 0                                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 1                     ; 0                    ; 0                    ; 0                                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 17                    ; 0                    ; 0                    ; 0                                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                    ; 0                    ; 0                                     ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                       ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                  ; Low                  ; Low                                   ; Low                            ;
;                                                             ;                       ;                      ;                      ;                                       ;                                ;
; Total LABs:  partially or completely used                   ; 373 / 3207 ( 12 % )   ; 13 / 3207 ( < 1 % )  ; 16 / 3207 ( < 1 % )  ; 0 / 3207 ( 0 % )                      ; 0 / 3207 ( 0 % )               ;
;     -- Logic LABs                                           ; 373                   ; 13                   ; 16                   ; 0                                     ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                    ; 0                    ; 0                                     ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                       ;                                ;
; Combinational ALUT usage for logic                          ; 4008                  ; 94                   ; 128                  ; 0                                     ; 0                              ;
;     -- 7 input functions                                    ; 42                    ; 3                    ; 3                    ; 0                                     ; 0                              ;
;     -- 6 input functions                                    ; 786                   ; 13                   ; 24                   ; 0                                     ; 0                              ;
;     -- 5 input functions                                    ; 670                   ; 15                   ; 23                   ; 0                                     ; 0                              ;
;     -- 4 input functions                                    ; 1052                  ; 18                   ; 13                   ; 0                                     ; 0                              ;
;     -- <=3 input functions                                  ; 1458                  ; 45                   ; 65                   ; 0                                     ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 651                   ; 35                   ; 9                    ; 0                                     ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                    ; 0                    ; 0                                     ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                    ; 0                    ; 0                                     ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                    ; 0                    ; 0                                     ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                       ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                    ; 0                    ; 0                                     ; 0                              ;
;     -- By type:                                             ;                       ;                      ;                      ;                                       ;                                ;
;         -- Primary logic registers                          ; 3731 / 64140 ( 6 % )  ; 72 / 64140 ( < 1 % ) ; 88 / 64140 ( < 1 % ) ; 0 / 64140 ( 0 % )                     ; 0 / 64140 ( 0 % )              ;
;         -- Secondary logic registers                        ; 185 / 64140 ( < 1 % ) ; 6 / 64140 ( < 1 % )  ; 4 / 64140 ( < 1 % )  ; 0 / 64140 ( 0 % )                     ; 0 / 64140 ( 0 % )              ;
;     -- By function:                                         ;                       ;                      ;                      ;                                       ;                                ;
;         -- Design implementation registers                  ; 3766                  ; 72                   ; 89                   ; 0                                     ; 0                              ;
;         -- Routing optimization registers                   ; 150                   ; 6                    ; 3                    ; 0                                     ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                       ;                                ;
;                                                             ;                       ;                      ;                      ;                                       ;                                ;
; Virtual pins                                                ; 0                     ; 0                    ; 0                    ; 0                                     ; 0                              ;
; I/O pins                                                    ; 155                   ; 0                    ; 0                    ; 76                                    ; 2                              ;
; I/O registers                                               ; 119                   ; 0                    ; 0                    ; 176                                   ; 0                              ;
; Total block memory bits                                     ; 65600                 ; 0                    ; 0                    ; 0                                     ; 0                              ;
; Total block memory implementation bits                      ; 163840                ; 0                    ; 0                    ; 0                                     ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 16 / 397 ( 4 % )      ; 0 / 397 ( 0 % )      ; 0 / 397 ( 0 % )      ; 0 / 397 ( 0 % )                       ; 0 / 397 ( 0 % )                ;
; DSP block                                                   ; 2 / 87 ( 2 % )        ; 0 / 87 ( 0 % )       ; 0 / 87 ( 0 % )       ; 0 / 87 ( 0 % )                        ; 0 / 87 ( 0 % )                 ;
; DLL                                                         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )        ; 1 / 4 ( 25 % )                        ; 0 / 4 ( 0 % )                  ;
; Clock enable block                                          ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )      ; 0 / 116 ( 0 % )      ; 0 / 116 ( 0 % )                       ; 4 / 116 ( 3 % )                ;
; Impedance control block                                     ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )        ; 1 / 4 ( 25 % )                        ; 0 / 4 ( 0 % )                  ;
; Double data rate I/O output circuitry                       ; 0 / 1325 ( 0 % )      ; 0 / 1325 ( 0 % )     ; 0 / 1325 ( 0 % )     ; 186 / 1325 ( 14 % )                   ; 0 / 1325 ( 0 % )               ;
; Double data rate I/O input circuitry                        ; 16 / 400 ( 4 % )      ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )      ; 32 / 400 ( 8 % )                      ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 37 / 400 ( 9 % )      ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )      ; 66 / 400 ( 16 % )                     ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 16 / 425 ( 3 % )      ; 0 / 425 ( 0 % )      ; 0 / 425 ( 0 % )      ; 40 / 425 ( 9 % )                      ; 0 / 425 ( 0 % )                ;
; Impedance logic block                                       ; 0 / 8 ( 0 % )         ; 0 / 8 ( 0 % )        ; 0 / 8 ( 0 % )        ; 2 / 8 ( 25 % )                        ; 0 / 8 ( 0 % )                  ;
; DQS pin delay chain                                         ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )       ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
; DQS pin enable control                                      ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )       ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
; Delay chain                                                 ; 0 / 1300 ( 0 % )      ; 0 / 1300 ( 0 % )     ; 0 / 1300 ( 0 % )     ; 124 / 1300 ( 9 % )                    ; 0 / 1300 ( 0 % )               ;
; Pin configuration                                           ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )      ; 40 / 400 ( 10 % )                     ; 0 / 400 ( 0 % )                ;
; DQS pin configuration                                       ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )       ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
; Signal Splitter                                             ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )      ; 5 / 400 ( 1 % )                       ; 0 / 400 ( 0 % )                ;
; Leveling delay chain                                        ; 0 / 36 ( 0 % )        ; 0 / 36 ( 0 % )       ; 0 / 36 ( 0 % )       ; 6 / 36 ( 16 % )                       ; 0 / 36 ( 0 % )                 ;
; Clock Phase Select                                          ; 0 / 175 ( 0 % )       ; 0 / 175 ( 0 % )      ; 0 / 175 ( 0 % )      ; 26 / 175 ( 14 % )                     ; 0 / 175 ( 0 % )                ;
; Read FIFO Read Clock Select Block                           ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )      ; 32 / 400 ( 8 % )                      ; 0 / 400 ( 0 % )                ;
; LFIFO                                                       ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )       ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
; HPS SDRAM PLL                                               ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS EMAC peripheral                                         ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )        ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS GPIO peripheral                                         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS I2C peripheral                                          ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )        ; 2 / 4 ( 50 % )                        ; 0 / 4 ( 0 % )                  ;
; HPS SDMMC peripheral                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS QSPI peripheral                                         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS SPI Master peripheral                                   ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )        ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS UART peripheral                                         ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )        ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS USB peripheral                                          ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )        ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )                         ; 1 / 6 ( 16 % )                 ;
; Hard Memory Controller                                      ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )        ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA lightweight interface                           ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                       ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )      ; 32 / 400 ( 8 % )                      ; 0 / 400 ( 0 % )                ;
; Hard Memory PHY                                             ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )        ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )       ; 0 / 54 ( 0 % )       ; 0 / 54 ( 0 % )                        ; 3 / 54 ( 5 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )                         ; 1 / 6 ( 16 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )                         ; 1 / 6 ( 16 % )                 ;
; VFIFO                                                       ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )       ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
;                                                             ;                       ;                      ;                      ;                                       ;                                ;
; Connections                                                 ;                       ;                      ;                      ;                                       ;                                ;
;     -- Input Connections                                    ; 4887                  ; 64                   ; 144                  ; 81                                    ; 39                             ;
;     -- Registered Input Connections                         ; 4052                  ; 29                   ; 101                  ; 0                                     ; 0                              ;
;     -- Output Connections                                   ; 74                    ; 4                    ; 232                  ; 108                                   ; 4797                           ;
;     -- Registered Output Connections                        ; 5                     ; 3                    ; 231                  ; 0                                     ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                       ;                                ;
; Internal Connections                                        ;                       ;                      ;                      ;                                       ;                                ;
;     -- Total Connections                                    ; 33358                 ; 580                  ; 1016                 ; 5230                                  ; 4908                           ;
;     -- Registered Connections                               ; 18137                 ; 349                  ; 755                  ; 100                                   ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                       ;                                ;
; External Connections                                        ;                       ;                      ;                      ;                                       ;                                ;
;     -- Top                                                  ; 34                    ; 1                    ; 204                  ; 51                                    ; 4671                           ;
;     -- pzdyqx:nabboc                                        ; 1                     ; 0                    ; 36                   ; 0                                     ; 31                             ;
;     -- sld_hub:auto_hub                                     ; 204                   ; 36                   ; 2                    ; 0                                     ; 134                            ;
;     -- soc_system_hps_0_hps_io_border:border                ; 51                    ; 0                    ; 0                    ; 138                                   ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 4671                  ; 31                   ; 134                  ; 0                                     ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                       ;                                ;
; Partition Interface                                         ;                       ;                      ;                      ;                                       ;                                ;
;     -- Input Ports                                          ; 79                    ; 11                   ; 86                   ; 12                                    ; 45                             ;
;     -- Output Ports                                         ; 127                   ; 4                    ; 104                  ; 46                                    ; 86                             ;
;     -- Bidir Ports                                          ; 86                    ; 0                    ; 0                    ; 69                                    ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                       ;                                ;
; Registered Ports                                            ;                       ;                      ;                      ;                                       ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 2                    ; 3                    ; 0                                     ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 3                    ; 59                   ; 0                                     ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                       ;                                ;
; Port Connectivity                                           ;                       ;                      ;                      ;                                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                    ; 3                    ; 0                                     ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                    ; 29                   ; 0                                     ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                    ; 0                    ; 0                                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                    ; 0                    ; 0                                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                    ; 67                   ; 0                                     ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                    ; 0                    ; 0                                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 2                    ; 72                   ; 0                                     ; 2                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                    ; 73                   ; 0                                     ; 0                              ;
+-------------------------------------------------------------+-----------------------+----------------------+----------------------+---------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                            ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; CLOCK_50            ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_DDR3_RZQ        ; D27   ; 6A       ; 89           ; 80           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15 Class I ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_CLK     ; G20   ; 7B       ; 68           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[0] ; A21   ; 7B       ; 69           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[1] ; B20   ; 7B       ; 68           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[2] ; B18   ; 7B       ; 66           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[3] ; D21   ; 7B       ; 66           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DV      ; K17   ; 7B       ; 68           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_SPIM_MISO       ; E24   ; 7A       ; 74           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_UART_RX         ; B25   ; 7A       ; 79           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_CLKOUT      ; N16   ; 7D       ; 52           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_DIR         ; E14   ; 7D       ; 49           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_NXT         ; A14   ; 7D       ; 49           ; 81           ; 6            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY_N[0]            ; AA14  ; 3B       ; 36           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY_N[1]            ; AA15  ; 3B       ; 36           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY_N[2]            ; W15   ; 3B       ; 40           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY_N[3]            ; Y16   ; 3B       ; 40           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[0]               ; AB12  ; 3A       ; 12           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[1]               ; AC12  ; 3A       ; 16           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[2]               ; AF9   ; 3A       ; 8            ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[3]               ; AF10  ; 3A       ; 4            ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[4]               ; AD11  ; 3A       ; 2            ; 0            ; 40           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[5]               ; AD12  ; 3A       ; 16           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[6]               ; AE11  ; 3A       ; 4            ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[7]               ; AC9   ; 3A       ; 4            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[8]               ; AD10  ; 3A       ; 4            ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[9]               ; AE12  ; 3A       ; 2            ; 0            ; 57           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                                                             ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; DRAM_ADDR[0]        ; AK14  ; 3B       ; 40           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10]       ; AG12  ; 3B       ; 26           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11]       ; AH13  ; 3B       ; 30           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[12]       ; AJ14  ; 3B       ; 40           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]        ; AH14  ; 3B       ; 30           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]        ; AG15  ; 3B       ; 38           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]        ; AE14  ; 3B       ; 24           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]        ; AB15  ; 3B       ; 28           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]        ; AC14  ; 3B       ; 28           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]        ; AD14  ; 3B       ; 24           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]        ; AF15  ; 3B       ; 32           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]        ; AH15  ; 3B       ; 38           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]        ; AG13  ; 3B       ; 26           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[0]          ; AF13  ; 3B       ; 22           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[1]          ; AJ12  ; 3B       ; 38           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CAS_N          ; AF11  ; 3B       ; 18           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CKE            ; AK13  ; 3B       ; 36           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CLK            ; AH12  ; 3B       ; 38           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CS_N           ; AG11  ; 3B       ; 18           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_LDQM           ; AB13  ; 3B       ; 20           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_RAS_N          ; AE13  ; 3B       ; 22           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_UDQM           ; AK12  ; 3B       ; 36           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_WE_N           ; AA13  ; 3B       ; 20           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0_N[0]           ; AE26  ; 5A       ; 89           ; 8            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0_N[1]           ; AE27  ; 5A       ; 89           ; 11           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0_N[2]           ; AE28  ; 5A       ; 89           ; 11           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0_N[3]           ; AG27  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0_N[4]           ; AF28  ; 5A       ; 89           ; 13           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0_N[5]           ; AG28  ; 5A       ; 89           ; 13           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0_N[6]           ; AH28  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1_N[0]           ; AJ29  ; 5A       ; 89           ; 6            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1_N[1]           ; AH29  ; 5A       ; 89           ; 6            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1_N[2]           ; AH30  ; 5A       ; 89           ; 16           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1_N[3]           ; AG30  ; 5A       ; 89           ; 16           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1_N[4]           ; AF29  ; 5A       ; 89           ; 15           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1_N[5]           ; AF30  ; 5A       ; 89           ; 15           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1_N[6]           ; AD27  ; 5A       ; 89           ; 8            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2_N[0]           ; AB23  ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2_N[1]           ; AE29  ; 5B       ; 89           ; 23           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2_N[2]           ; AD29  ; 5B       ; 89           ; 23           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2_N[3]           ; AC28  ; 5B       ; 89           ; 20           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2_N[4]           ; AD30  ; 5B       ; 89           ; 25           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2_N[5]           ; AC29  ; 5B       ; 89           ; 20           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2_N[6]           ; AC30  ; 5B       ; 89           ; 25           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3_N[0]           ; AD26  ; 5A       ; 89           ; 16           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3_N[1]           ; AC27  ; 5A       ; 89           ; 16           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3_N[2]           ; AD25  ; 5A       ; 89           ; 4            ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3_N[3]           ; AC25  ; 5A       ; 89           ; 4            ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3_N[4]           ; AB28  ; 5B       ; 89           ; 21           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3_N[5]           ; AB25  ; 5A       ; 89           ; 11           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3_N[6]           ; AB22  ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4_N[0]           ; AA24  ; 5A       ; 89           ; 11           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4_N[1]           ; Y23   ; 5A       ; 89           ; 13           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4_N[2]           ; Y24   ; 5A       ; 89           ; 13           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4_N[3]           ; W22   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4_N[4]           ; W24   ; 5A       ; 89           ; 15           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4_N[5]           ; V23   ; 5A       ; 89           ; 15           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4_N[6]           ; W25   ; 5B       ; 89           ; 20           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5_N[0]           ; V25   ; 5B       ; 89           ; 20           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5_N[1]           ; AA28  ; 5B       ; 89           ; 21           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5_N[2]           ; Y27   ; 5B       ; 89           ; 25           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5_N[3]           ; AB27  ; 5B       ; 89           ; 23           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5_N[4]           ; AB26  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5_N[5]           ; AA26  ; 5B       ; 89           ; 23           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5_N[6]           ; AA25  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[0]    ; F26   ; 6A       ; 89           ; 71           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[10]   ; D29   ; 6A       ; 89           ; 78           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[11]   ; C30   ; 6A       ; 89           ; 78           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[12]   ; B30   ; 6A       ; 89           ; 79           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[13]   ; C29   ; 6A       ; 89           ; 79           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[14]   ; H25   ; 6A       ; 89           ; 80           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[1]    ; G30   ; 6A       ; 89           ; 71           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[2]    ; F28   ; 6A       ; 89           ; 72           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[3]    ; F30   ; 6A       ; 89           ; 72           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[4]    ; J25   ; 6A       ; 89           ; 72           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[5]    ; J27   ; 6A       ; 89           ; 72           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[6]    ; F29   ; 6A       ; 89           ; 73           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[7]    ; E28   ; 6A       ; 89           ; 73           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[8]    ; H27   ; 6A       ; 89           ; 78           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[9]    ; G26   ; 6A       ; 89           ; 78           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_BA[0]      ; E29   ; 6A       ; 89           ; 74           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_BA[1]      ; J24   ; 6A       ; 89           ; 74           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_BA[2]      ; J23   ; 6A       ; 89           ; 74           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_CAS_N      ; E27   ; 6A       ; 89           ; 77           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_CKE        ; L29   ; 6A       ; 89           ; 57           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_CK_N       ; L23   ; 6A       ; 89           ; 73           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_CK_P       ; M23   ; 6A       ; 89           ; 73           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_CS_N       ; H24   ; 6A       ; 89           ; 79           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_DM[0]      ; K28   ; 6A       ; 89           ; 63           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_DM[1]      ; M28   ; 6A       ; 89           ; 56           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_DM[2]      ; R28   ; 6B       ; 89           ; 49           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_DM[3]      ; W30   ; 6B       ; 89           ; 42           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ODT        ; H28   ; 6A       ; 89           ; 65           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_RAS_N      ; D30   ; 6A       ; 89           ; 77           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_RESET_N    ; P30   ; 6B       ; 89           ; 51           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_WE_N       ; C28   ; 6A       ; 89           ; 80           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_GTX_CLK    ; H19   ; 7B       ; 71           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_MDC        ; B21   ; 7B       ; 69           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[0] ; F20   ; 7B       ; 71           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[1] ; J19   ; 7B       ; 71           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[2] ; F21   ; 7B       ; 71           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[3] ; F19   ; 7B       ; 69           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_EN      ; A20   ; 7B       ; 68           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_FLASH_DCLK      ; D19   ; 7B       ; 60           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_FLASH_NCSO      ; A18   ; 7B       ; 63           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SD_CLK          ; A16   ; 7C       ; 55           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SPIM_CLK        ; C23   ; 7A       ; 76           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SPIM_MOSI       ; D22   ; 7A       ; 74           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_UART_TX         ; C25   ; 7A       ; 79           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_USB_STP         ; C15   ; 7D       ; 52           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[0]             ; V16   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[1]             ; W16   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[2]             ; V17   ; 4A       ; 60           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[3]             ; V18   ; 4A       ; 80           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[4]             ; W17   ; 4A       ; 60           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[5]             ; W19   ; 4A       ; 80           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[6]             ; Y19   ; 4A       ; 84           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[7]             ; W20   ; 5A       ; 89           ; 6            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[8]             ; W21   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[9]             ; Y21   ; 5A       ; 89           ; 6            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination             ; Termination Control Block                                                                                                                                                             ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRAM_DQ[0]        ; AK6   ; 3B       ; 24           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe                                                                                                                                                                                                                                                                                                 ;
; DRAM_DQ[10]       ; AJ9   ; 3B       ; 30           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_10                                                                                                                                                                                                                                                                                   ;
; DRAM_DQ[11]       ; AH9   ; 3B       ; 18           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_11                                                                                                                                                                                                                                                                                   ;
; DRAM_DQ[12]       ; AH8   ; 3B       ; 32           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_12                                                                                                                                                                                                                                                                                   ;
; DRAM_DQ[13]       ; AH7   ; 3B       ; 32           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_13                                                                                                                                                                                                                                                                                   ;
; DRAM_DQ[14]       ; AJ6   ; 3B       ; 26           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_14                                                                                                                                                                                                                                                                                   ;
; DRAM_DQ[15]       ; AJ5   ; 3B       ; 24           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_15                                                                                                                                                                                                                                                                                   ;
; DRAM_DQ[1]        ; AJ7   ; 3B       ; 26           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_1                                                                                                                                                                                                                                                                                    ;
; DRAM_DQ[2]        ; AK7   ; 3B       ; 28           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_2                                                                                                                                                                                                                                                                                    ;
; DRAM_DQ[3]        ; AK8   ; 3B       ; 28           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_3                                                                                                                                                                                                                                                                                    ;
; DRAM_DQ[4]        ; AK9   ; 3B       ; 30           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_4                                                                                                                                                                                                                                                                                    ;
; DRAM_DQ[5]        ; AG10  ; 3B       ; 18           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_5                                                                                                                                                                                                                                                                                    ;
; DRAM_DQ[6]        ; AK11  ; 3B       ; 34           ; 0            ; 57           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_6                                                                                                                                                                                                                                                                                    ;
; DRAM_DQ[7]        ; AJ11  ; 3B       ; 34           ; 0            ; 40           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_7                                                                                                                                                                                                                                                                                    ;
; DRAM_DQ[8]        ; AH10  ; 3B       ; 34           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_8                                                                                                                                                                                                                                                                                    ;
; DRAM_DQ[9]        ; AJ10  ; 3B       ; 34           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_9                                                                                                                                                                                                                                                                                    ;
; HPS_CONV_USB_N    ; B15   ; 7D       ; 52           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[43] (inverted)                                                                                                                                                                                                                             ;
; HPS_DDR3_DQS_N[0] ; M19   ; 6A       ; 89           ; 65           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[1] ; N24   ; 6A       ; 89           ; 58           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[2] ; R18   ; 6B       ; 89           ; 51           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[3] ; R21   ; 6B       ; 89           ; 44           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_P[0] ; N18   ; 6A       ; 89           ; 65           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[1] ; N25   ; 6A       ; 89           ; 58           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[2] ; R19   ; 6B       ; 89           ; 51           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[3] ; R22   ; 6B       ; 89           ; 44           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQ[0]    ; K23   ; 6A       ; 89           ; 66           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[10]   ; K29   ; 6A       ; 89           ; 59           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[11]   ; K27   ; 6A       ; 89           ; 58           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[12]   ; M26   ; 6A       ; 89           ; 57           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[13]   ; M27   ; 6A       ; 89           ; 57           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[14]   ; L28   ; 6A       ; 89           ; 57           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[15]   ; M30   ; 6A       ; 89           ; 56           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[16]   ; U26   ; 6B       ; 89           ; 52           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[17]   ; T26   ; 6B       ; 89           ; 52           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[18]   ; N29   ; 6B       ; 89           ; 52           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[19]   ; N28   ; 6B       ; 89           ; 51           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[1]    ; K22   ; 6A       ; 89           ; 66           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[20]   ; P26   ; 6B       ; 89           ; 50           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[21]   ; P27   ; 6B       ; 89           ; 50           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[22]   ; N27   ; 6B       ; 89           ; 50           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[23]   ; R29   ; 6B       ; 89           ; 49           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[24]   ; P24   ; 6B       ; 89           ; 45           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[25]   ; P25   ; 6B       ; 89           ; 45           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[26]   ; T29   ; 6B       ; 89           ; 45           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[27]   ; T28   ; 6B       ; 89           ; 44           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[28]   ; R27   ; 6B       ; 89           ; 43           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[29]   ; R26   ; 6B       ; 89           ; 43           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[2]    ; H30   ; 6A       ; 89           ; 66           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[30]   ; V30   ; 6B       ; 89           ; 43           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[31]   ; W29   ; 6B       ; 89           ; 42           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[3]    ; G28   ; 6A       ; 89           ; 65           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[4]    ; L25   ; 6A       ; 89           ; 64           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[5]    ; L24   ; 6A       ; 89           ; 64           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[6]    ; J30   ; 6A       ; 89           ; 64           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[7]    ; J29   ; 6A       ; 89           ; 63           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[8]    ; K26   ; 6A       ; 89           ; 59           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[9]    ; L26   ; 6A       ; 89           ; 59           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_ENET_INT_N    ; C19   ; 7B       ; 60           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[45] (inverted)                                                                                                                                                                                                                             ;
; HPS_ENET_MDIO     ; E21   ; 7B       ; 69           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[1] (inverted)                                                                                                                                                                                                                              ;
; HPS_FLASH_DATA[0] ; C20   ; 7B       ; 66           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[3] (inverted)                                                                                                                                                                                                                              ;
; HPS_FLASH_DATA[1] ; H18   ; 7B       ; 63           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[5] (inverted)                                                                                                                                                                                                                              ;
; HPS_FLASH_DATA[2] ; A19   ; 7B       ; 63           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[7] (inverted)                                                                                                                                                                                                                              ;
; HPS_FLASH_DATA[3] ; E19   ; 7B       ; 63           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[9] (inverted)                                                                                                                                                                                                                              ;
; HPS_GSENSOR_INT   ; B22   ; 7A       ; 76           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[55] (inverted)                                                                                                                                                                                                                             ;
; HPS_I2C1_SCLK     ; E23   ; 7A       ; 77           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[39]                                                                                                                                                                                                                                        ;
; HPS_I2C1_SDAT     ; C24   ; 7A       ; 78           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[38]                                                                                                                                                                                                                                        ;
; HPS_I2C2_SCLK     ; H23   ; 7A       ; 78           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[41]                                                                                                                                                                                                                                        ;
; HPS_I2C2_SDAT     ; A25   ; 7A       ; 79           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[40]                                                                                                                                                                                                                                        ;
; HPS_I2C_CONTROL   ; B26   ; 7A       ; 79           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[49] (inverted)                                                                                                                                                                                                                             ;
; HPS_KEY_N         ; G21   ; 7A       ; 78           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[53] (inverted)                                                                                                                                                                                                                             ;
; HPS_LED           ; A24   ; 7A       ; 78           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[51] (inverted)                                                                                                                                                                                                                             ;
; HPS_LTC_GPIO      ; H17   ; 7C       ; 57           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[47] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_CMD        ; F18   ; 7C       ; 58           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[11] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_DATA[0]    ; G18   ; 7C       ; 58           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[13] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_DATA[1]    ; C17   ; 7C       ; 58           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[15] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_DATA[2]    ; D17   ; 7C       ; 55           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[17] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_DATA[3]    ; B16   ; 7C       ; 55           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[19] (inverted)                                                                                                                                                                                                                             ;
; HPS_SPIM_SS       ; D24   ; 7A       ; 74           ; 81           ; 4            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                              ;
; HPS_USB_DATA[0]   ; E16   ; 7D       ; 54           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[21] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[1]   ; G16   ; 7D       ; 54           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[23] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[2]   ; D16   ; 7D       ; 54           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[25] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[3]   ; D14   ; 7D       ; 53           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[27] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[4]   ; A15   ; 7D       ; 53           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[29] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[5]   ; C14   ; 7D       ; 53           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[31] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[6]   ; D15   ; 7D       ; 53           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[33] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[7]   ; M17   ; 7D       ; 52           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[35] (inverted)                                                                                                                                                                                                                             ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; 3A       ; 10 / 32 ( 31 % )  ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 44 / 48 ( 92 % )  ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 7 / 80 ( 9 % )    ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 32 / 32 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 13 / 16 ( 81 % )  ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 23 / 44 ( 52 % )  ; 1.5V          ; 0.75V        ; 2.5V          ;
; 6A       ; 48 / 56 ( 86 % )  ; 1.5V          ; 0.75V        ; 2.5V          ;
; 7A       ; 14 / 19 ( 74 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7B       ; 21 / 22 ( 95 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7C       ; 7 / 12 ( 58 % )   ; 3.3V          ; --           ; 3.3V          ;
; 7D       ; 13 / 14 ( 93 % )  ; 3.3V          ; --           ; 3.3V          ;
; 8A       ; 0 / 80 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
+----------+-------------------+---------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                                     ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A4       ; 491        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 487        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 455        ; 7D             ; HPS_USB_NXT                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A15      ; 447        ; 7D             ; HPS_USB_DATA[4]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A16      ; 439        ; 7C             ; HPS_SD_CLK                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; HPS_FLASH_NCSO                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A19      ; 423        ; 7B             ; HPS_FLASH_DATA[2]               ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A20      ; 415        ; 7B             ; HPS_ENET_TX_EN                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A21      ; 411        ; 7B             ; HPS_ENET_RX_DATA[0]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A             ; HPS_LED                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A25      ; 389        ; 7A             ; HPS_I2C2_SDAT                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A26      ; 382        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 90         ; 3B             ; DRAM_WE_N                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA14     ; 122        ; 3B             ; KEY_N[0]                        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ; 120        ; 3B             ; KEY_N[1]                        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ; 146        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA17     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 176        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 200        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ; 210        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; HEX4_N[0]                       ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ; 224        ; 5A             ; HEX5_N[6]                       ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA26     ; 252        ; 5B             ; HEX5_N[5]                       ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA27     ;            ; 5B             ; VCCIO5B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; HEX5_N[1]                       ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA29     ;            ; 5B             ; VREFB5BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; altera_reserved_tdo             ; output ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; AB10     ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; SW[0]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB13     ; 88         ; 3B             ; DRAM_LDQM                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB14     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; DRAM_ADDR[4]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB16     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 225        ; 5A             ; HEX3_N[6]                       ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB23     ; 227        ; 5A             ; HEX2_N[0]                       ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; HEX3_N[5]                       ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 226        ; 5A             ; HEX5_N[4]                       ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB27     ; 254        ; 5B             ; HEX5_N[3]                       ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB28     ; 249        ; 5B             ; HEX3_N[4]                       ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB29     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; altera_reserved_tck             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; AC6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; SW[7]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC10     ;            ; 3A             ; VCCPD3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; SW[1]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; DRAM_ADDR[5]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC21     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 205        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ;            ; 5A             ; VREFB5AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; HEX3_N[3]                       ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC26     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; HEX3_N[1]                       ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC28     ; 245        ; 5B             ; HEX2_N[3]                       ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC29     ; 247        ; 5B             ; HEX2_N[5]                       ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC30     ; 259        ; 5B             ; HEX2_N[6]                       ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD8      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD10     ; 56         ; 3A             ; SW[8]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 54         ; 3A             ; SW[4]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 80         ; 3A             ; SW[5]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; DRAM_ADDR[6]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD15     ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 199        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ; 197        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD22     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD25     ; 213        ; 5A             ; HEX3_N[2]                       ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD26     ; 240        ; 5A             ; HEX3_N[0]                       ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD27     ; 222        ; 5A             ; HEX1_N[6]                       ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD28     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; HEX2_N[2]                       ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD30     ; 257        ; 5B             ; HEX2_N[4]                       ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; SW[6]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 52         ; 3A             ; SW[9]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ; 95         ; 3B             ; DRAM_RAS_N                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE14     ; 96         ; 3B             ; DRAM_ADDR[3]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE15     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE17     ; 135        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ; 167        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE19     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 189        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 209        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; HEX0_N[0]                       ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 229        ; 5A             ; HEX0_N[1]                       ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE28     ; 231        ; 5A             ; HEX0_N[2]                       ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE29     ; 253        ; 5B             ; HEX2_N[1]                       ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE30     ;            ; 5B             ; VCCIO5B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A             ; SW[2]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 57         ; 3A             ; SW[3]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 87         ; 3B             ; DRAM_CAS_N                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; DRAM_BA[0]                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ; 114        ; 3B             ; CLOCK_50                        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B             ; DRAM_ADDR[7]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF16     ; 137        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF17     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF20     ; 175        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 173        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ; 181        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF25     ; 206        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 204        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF27     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; HEX0_N[4]                       ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF29     ; 237        ; 5A             ; HEX1_N[4]                       ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF30     ; 239        ; 5A             ; HEX1_N[5]                       ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG1      ; 71         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG3      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 73         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ; 68         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; DRAM_DQ[5]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG11     ; 85         ; 3B             ; DRAM_CS_N                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG12     ; 103        ; 3B             ; DRAM_ADDR[10]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG13     ; 101        ; 3B             ; DRAM_ADDR[9]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG14     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; DRAM_ADDR[2]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG16     ; 134        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ; 132        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG18     ; 150        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ; 166        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG23     ; 163        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 203        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ; 212        ; 5A             ; HEX0_N[3]                       ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG28     ; 233        ; 5A             ; HEX0_N[5]                       ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG29     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; HEX1_N[3]                       ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; DRAM_DQ[13]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH8      ; 113        ; 3B             ; DRAM_DQ[12]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH9      ; 84         ; 3B             ; DRAM_DQ[11]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH10     ; 118        ; 3B             ; DRAM_DQ[8]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH11     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; DRAM_CLK                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH13     ; 111        ; 3B             ; DRAM_ADDR[11]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH14     ; 109        ; 3B             ; DRAM_ADDR[1]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH15     ; 125        ; 3B             ; DRAM_ADDR[8]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH16     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH18     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 148        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ; 141        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH21     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 174        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 161        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ; 188        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH26     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH28     ; 214        ; 5A             ; HEX0_N[6]                       ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH29     ; 218        ; 5A             ; HEX1_N[1]                       ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH30     ; 241        ; 5A             ; HEX1_N[2]                       ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ1      ; 79         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ2      ; 77         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ5      ; 99         ; 3B             ; DRAM_DQ[15]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ6      ; 102        ; 3B             ; DRAM_DQ[14]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ7      ; 100        ; 3B             ; DRAM_DQ[1]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ8      ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; DRAM_DQ[10]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ10     ; 116        ; 3B             ; DRAM_DQ[9]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ11     ; 119        ; 3B             ; DRAM_DQ[7]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ12     ; 124        ; 3B             ; DRAM_BA[1]                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ13     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; DRAM_ADDR[12]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ15     ;            ; 3B             ; VREFB3BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ17     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ18     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ20     ; 158        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ21     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ22     ; 172        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ23     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ25     ; 180        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ26     ; 187        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ27     ; 195        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ28     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; HEX1_N[0]                       ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ30     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK3      ; 89         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK4      ; 92         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; DRAM_DQ[0]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK7      ; 107        ; 3B             ; DRAM_DQ[2]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK8      ; 105        ; 3B             ; DRAM_DQ[3]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK9      ; 108        ; 3B             ; DRAM_DQ[4]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK10     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; DRAM_DQ[6]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK12     ; 123        ; 3B             ; DRAM_UDQM                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK13     ; 121        ; 3B             ; DRAM_CKE                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK14     ; 129        ; 3B             ; DRAM_ADDR[0]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK15     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK17     ;            ; 4A             ; VREFB4AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK19     ; 153        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK20     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK22     ; 169        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK23     ; 179        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK24     ; 177        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK25     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK27     ; 193        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK28     ; 198        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK29     ; 196        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ; 509        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B2       ; 507        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B3       ; 513        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B4       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 464        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 459        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; HPS_CONV_USB_N                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B16      ; 441        ; 7C             ; HPS_SD_DATA[3]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B             ; HPS_ENET_RX_DATA[2]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; HPS_ENET_RX_DATA[1]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B21      ; 413        ; 7B             ; HPS_ENET_MDC                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B22      ; 399        ; 7A             ; HPS_GSENSOR_INT                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B23      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; HPS_UART_RX                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B26      ; 386        ; 7A             ; HPS_I2C_CONTROL                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B27      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; HPS_DDR3_ADDR[12]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; C1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C3       ; 511        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 462        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 448        ; 7D             ; HPS_USB_DATA[5]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C15      ; 453        ; 7D             ; HPS_USB_STP                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; HPS_SD_DATA[1]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C18      ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B             ; HPS_ENET_INT_N                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C20      ; 421        ; 7B             ; HPS_FLASH_DATA[0]               ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A             ; HPS_SPIM_CLK                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C24      ; 393        ; 7A             ; HPS_I2C1_SDAT                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C25      ; 388        ; 7A             ; HPS_UART_TX                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C26      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; HPS_DDR3_WE_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; C29      ; 367        ; 6A             ; HPS_DDR3_ADDR[13]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; C30      ; 363        ; 6A             ; HPS_DDR3_ADDR[11]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; D1       ; 529        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D2       ; 515        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 496        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; HPS_USB_DATA[3]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D15      ; 449        ; 7D             ; HPS_USB_DATA[6]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D16      ; 445        ; 7D             ; HPS_USB_DATA[2]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D17      ; 440        ; 7C             ; HPS_SD_DATA[2]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D18      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; HPS_FLASH_DCLK                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B             ; HPS_ENET_RX_DATA[3]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D22      ; 402        ; 7A             ; HPS_SPIM_MOSI                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D23      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; HPS_SPIM_SS                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; HPS_DDR3_RZQ                    ; input  ; SSTL-15 Class I                 ;                     ; --           ; Y               ; no       ; Off          ;
; D28      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; HPS_DDR3_ADDR[10]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; D30      ; 359        ; 6A             ; HPS_DDR3_RAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; E1       ; 527        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E2       ; 525        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E3       ; 523        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ; 494        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ; 488        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E14      ; 454        ; 7D             ; HPS_USB_DIR                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E15      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; HPS_USB_DATA[0]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E17      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B             ; HPS_FLASH_DATA[3]               ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E20      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; HPS_ENET_MDIO                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; HPS_I2C1_SCLK                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E24      ; 403        ; 7A             ; HPS_SPIM_MISO                   ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; HPS_DDR3_CAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; E28      ; 351        ; 6A             ; HPS_DDR3_ADDR[7]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; E29      ; 353        ; 6A             ; HPS_DDR3_BA[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; E30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ; 502        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F12      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 468        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 466        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; HPS_SD_CMD                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F19      ; 410        ; 7B             ; HPS_ENET_TX_DATA[3]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F20      ; 407        ; 7B             ; HPS_ENET_TX_DATA[0]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F21      ; 409        ; 7B             ; HPS_ENET_TX_DATA[2]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F22      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; HPS_DDR3_ADDR[0]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; F27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; HPS_DDR3_ADDR[2]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; F29      ; 349        ; 6A             ; HPS_DDR3_ADDR[6]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; F30      ; 347        ; 6A             ; HPS_DDR3_ADDR[3]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; G1       ;            ;                ; RREF                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G8       ; 492        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 520        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 518        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 484        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 444        ; 7D             ; HPS_USB_DATA[1]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G17      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C             ; HPS_SD_DATA[0]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G19      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; HPS_ENET_RX_CLK                 ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G21      ; 392        ; 7A             ; HPS_KEY_N                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G22      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A             ; HPS_DDR3_ADDR[9]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; G27      ; 339        ; 6A             ; VREFB6AN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; HPS_DDR3_DQ[3]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; G29      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; HPS_DDR3_ADDR[1]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; H1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 490        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ;            ; --             ; VCCBAT                          ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 498        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 482        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 458        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; HPS_LTC_GPIO                    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H18      ; 422        ; 7B             ; HPS_FLASH_DATA[1]               ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H19      ; 406        ; 7B             ; HPS_ENET_GTX_CLK                ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H20      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; HPS_I2C2_SCLK                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H24      ; 364        ; 6A             ; HPS_DDR3_CS_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; H25      ; 368        ; 6A             ; HPS_DDR3_ADDR[14]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; HPS_DDR3_ADDR[8]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; H28      ; 333        ; 6A             ; HPS_DDR3_ODT                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A             ; HPS_DDR3_DQ[2]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ; 530        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J11      ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; HPS_ENET_TX_DATA[1]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J20      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; HPS_DDR3_BA[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J24      ; 352        ; 6A             ; HPS_DDR3_BA[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J25      ; 344        ; 6A             ; HPS_DDR3_ADDR[4]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A             ; HPS_DDR3_ADDR[5]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J28      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; HPS_DDR3_DQ[7]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J30      ; 329        ; 6A             ; HPS_DDR3_DQ[6]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ; 524        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K13      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; HPS_ENET_RX_DV                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K18      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A             ; HPS_DDR3_DQ[1]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K23      ; 338        ; 6A             ; HPS_DDR3_DQ[0]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; HPS_DDR3_DQ[8]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K27      ; 319        ; 6A             ; HPS_DDR3_DQ[11]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K28      ; 325        ; 6A             ; HPS_DDR3_DM[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K29      ; 321        ; 6A             ; HPS_DDR3_DQ[10]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K30      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; HPS_DDR3_CK_N                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L24      ; 328        ; 6A             ; HPS_DDR3_DQ[5]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L25      ; 330        ; 6A             ; HPS_DDR3_DQ[4]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L26      ; 320        ; 6A             ; HPS_DDR3_DQ[9]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; HPS_DDR3_DQ[14]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L29      ; 315        ; 6A             ; HPS_DDR3_CKE                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; HPS_USB_DATA[7]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; HPS_DDR3_DQS_N[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A             ; HPS_DDR3_CK_P                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A             ; HPS_DDR3_DQ[12]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M27      ; 312        ; 6A             ; HPS_DDR3_DQ[13]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M28      ; 309        ; 6A             ; HPS_DDR3_DM[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; HPS_DDR3_DQ[15]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; HPS_USB_CLKOUT                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; N17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; HPS_DDR3_DQS_P[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A             ; HPS_DDR3_DQS_N[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N25      ; 316        ; 6A             ; HPS_DDR3_DQS_P[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N26      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; HPS_DDR3_DQ[22]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N28      ; 303        ; 6B             ; HPS_DDR3_DQ[19]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N29      ; 305        ; 6B             ; HPS_DDR3_DQ[18]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; HPS_DDR3_DQ[24]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; P25      ; 288        ; 6B             ; HPS_DDR3_DQ[25]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; P26      ; 298        ; 6B             ; HPS_DDR3_DQ[20]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; P27      ; 296        ; 6B             ; HPS_DDR3_DQ[21]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; P28      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B             ; HPS_DDR3_RESET_N                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; HPS_DDR3_DQS_N[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R19      ; 300        ; 6B             ; HPS_DDR3_DQS_P[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; HPS_DDR3_DQS_N[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R22      ; 284        ; 6B             ; HPS_DDR3_DQS_P[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; HPS_DDR3_DQ[29]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R27      ; 282        ; 6B             ; HPS_DDR3_DQ[28]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R28      ; 293        ; 6B             ; HPS_DDR3_DM[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R29      ; 295        ; 6B             ; HPS_DDR3_DQ[23]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B             ; HPS_DDR3_DQ[17]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; HPS_DDR3_DQ[27]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T29      ; 289        ; 6B             ; HPS_DDR3_DQ[26]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                           ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; altera_reserved_tdi             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; U9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B             ; HPS_DDR3_DQ[16]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; U27      ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; VREFB6BN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; altera_reserved_tms             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; V10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; LEDR[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V17      ; 154        ; 4A             ; LEDR[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V18      ; 194        ; 4A             ; LEDR[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; HEX4_N[5]                       ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V24      ;            ; 5A             ; VCCPD5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; HEX5_N[0]                       ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V26      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B             ; HPS_DDR3_DQ[30]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; KEY_N[2]                        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W16      ; 136        ; 4A             ; LEDR[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W17      ; 152        ; 4A             ; LEDR[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; LEDR[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W20      ; 217        ; 5A             ; LEDR[7]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 221        ; 5A             ; LEDR[8]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W22      ; 223        ; 5A             ; HEX4_N[3]                       ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W23      ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; HEX4_N[4]                       ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ; 244        ; 5B             ; HEX4_N[6]                       ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; HPS_DDR3_DQ[31]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W30      ; 277        ; 6B             ; HPS_DDR3_DM[3]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; KEY_N[3]                        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y17      ; 170        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y18      ; 178        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y19      ; 202        ; 4A             ; LEDR[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; LEDR[9]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y22      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; HEX4_N[1]                       ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y24      ; 234        ; 5A             ; HEX4_N[2]                       ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 258        ; 5B             ; HEX5_N[2]                       ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                                                                                      ; Location       ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_wys_m ; DLL_X89_Y81_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                                         ;                            ;
+-------------------------------------------------------------------------------------------------------------------------+----------------------------+
; soc_system:soc_system_inst|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                            ;
;     -- PLL Type                                                                                                         ; Integer PLL                ;
;     -- PLL Location                                                                                                     ; FRACTIONALPLL_X0_Y15_N0    ;
;     -- PLL Feedback clock type                                                                                          ; Global Clock               ;
;     -- PLL Bandwidth                                                                                                    ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                          ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                        ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                       ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                ; 300.0 MHz                  ;
;     -- PLL Operation Mode                                                                                               ; Normal                     ;
;     -- PLL Freq Min Lock                                                                                                ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                ; 133.333333 MHz             ;
;     -- PLL Enable                                                                                                       ; On                         ;
;     -- PLL Fractional Division                                                                                          ; N/A                        ;
;     -- M Counter                                                                                                        ; 12                         ;
;     -- N Counter                                                                                                        ; 2                          ;
;     -- PLL Refclk Select                                                                                                ;                            ;
;             -- PLL Refclk Select Location                                                                               ; PLLREFCLKSELECT_X0_Y21_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                       ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                       ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                          ; N/A                        ;
;             -- CORECLKIN source                                                                                         ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                       ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                        ; N/A                        ;
;             -- RXIQCLKIN source                                                                                         ; N/A                        ;
;             -- CLKIN(0) source                                                                                          ; CLOCK_50~input             ;
;             -- CLKIN(1) source                                                                                          ; N/A                        ;
;             -- CLKIN(2) source                                                                                          ; N/A                        ;
;             -- CLKIN(3) source                                                                                          ; N/A                        ;
;     -- PLL Output Counter                                                                                               ;                            ;
;         -- soc_system:soc_system_inst|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                                   ; 50.0 MHz                   ;
;             -- Output Clock Location                                                                                    ; PLLOUTPUTCOUNTER_X0_Y20_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                   ; Off                        ;
;             -- Duty Cycle                                                                                               ; 50.0000                    ;
;             -- Phase Shift                                                                                              ; 0.000000 degrees           ;
;             -- C Counter                                                                                                ; 6                          ;
;             -- C Counter PH Mux PRST                                                                                    ; 0                          ;
;             -- C Counter PRST                                                                                           ; 1                          ;
;         -- soc_system:soc_system_inst|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                                   ; 100.0 MHz                  ;
;             -- Output Clock Location                                                                                    ; PLLOUTPUTCOUNTER_X0_Y19_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                   ; On                         ;
;             -- Duty Cycle                                                                                               ; 50.0000                    ;
;             -- Phase Shift                                                                                              ; 225.000000 degrees         ;
;             -- C Counter                                                                                                ; 3                          ;
;             -- C Counter PH Mux PRST                                                                                    ; 7                          ;
;             -- C Counter PRST                                                                                           ; 2                          ;
;         -- soc_system:soc_system_inst|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                                   ; 100.0 MHz                  ;
;             -- Output Clock Location                                                                                    ; PLLOUTPUTCOUNTER_X0_Y21_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                   ; On                         ;
;             -- Duty Cycle                                                                                               ; 50.0000                    ;
;             -- Phase Shift                                                                                              ; 0.000000 degrees           ;
;             -- C Counter                                                                                                ; 3                          ;
;             -- C Counter PH Mux PRST                                                                                    ; 0                          ;
;             -- C Counter PRST                                                                                           ; 1                          ;
;                                                                                                                         ;                            ;
+-------------------------------------------------------------------------------------------------------------------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                           ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE1_SoC_top_level                                                                                                                      ; 2697.5 (0.5)         ; 3080.0 (1.0)                     ; 399.5 (0.5)                                       ; 17.0 (0.0)                       ; 0.0 (0.0)            ; 4230 (2)            ; 4086 (0)                  ; 295 (295)     ; 65600             ; 16    ; 2          ; 233  ; 0            ; |DE1_SoC_top_level                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |pzdyqx:nabboc|                                                                                                                      ; 61.0 (0.0)           ; 73.0 (0.0)                       ; 12.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 94 (0)              ; 78 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 61.0 (6.5)           ; 73.0 (7.5)                       ; 12.0 (1.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 94 (12)             ; 78 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;          |GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|                                                                ; 27.5 (12.2)          ; 34.5 (15.5)                      ; 7.0 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (24)             ; 28 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1                                                                                                                                                                                                                                                                                                   ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 15.3 (15.3)          ; 19.0 (19.0)                      ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                                                                 ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 6.8 (6.8)            ; 6.8 (6.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                                                                               ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 11.0 (11.0)          ; 14.7 (14.7)                      ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                                                                               ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 9.2 (9.2)            ; 9.5 (9.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                                                                               ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 76.7 (0.5)           ; 87.0 (0.5)                       ; 10.5 (0.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 128 (1)             ; 92 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 76.2 (0.0)           ; 86.5 (0.0)                       ; 10.5 (0.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 127 (0)             ; 92 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                           ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 76.2 (0.0)           ; 86.5 (0.0)                       ; 10.5 (0.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 127 (0)             ; 92 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                        ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 76.2 (2.0)           ; 86.5 (4.0)                       ; 10.5 (2.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 127 (1)             ; 92 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                    ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 74.2 (0.0)           ; 82.5 (0.0)                       ; 8.5 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 126 (0)             ; 85 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                        ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 74.2 (51.4)          ; 82.5 (57.8)                      ; 8.5 (6.6)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 126 (88)            ; 85 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                           ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 12.0 (12.0)          ; 12.0 (12.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                   ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 10.7 (10.7)          ; 12.7 (12.7)                      ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                 ; altera_sld   ;
;    |soc_system:soc_system_inst|                                                                                                         ; 2559.3 (0.0)         ; 2919.0 (0.0)                     ; 376.5 (0.0)                                       ; 16.8 (0.0)                       ; 0.0 (0.0)            ; 4006 (0)            ; 3916 (0)                  ; 0 (0)         ; 65600             ; 16    ; 2          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst                                                                                                                                                                                                                                                                                                                                                                                 ; soc_system   ;
;       |soc_system_buttons_0:buttons_0|                                                                                                  ; 2.0 (2.0)            ; 2.3 (2.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_buttons_0:buttons_0                                                                                                                                                                                                                                                                                                                                                  ; soc_system   ;
;       |soc_system_hex_0:hex_0|                                                                                                          ; 5.8 (5.8)            ; 5.8 (5.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_hex_0:hex_0                                                                                                                                                                                                                                                                                                                                                          ; soc_system   ;
;       |soc_system_hex_0:hex_1|                                                                                                          ; 5.9 (5.9)            ; 6.0 (6.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_hex_0:hex_1                                                                                                                                                                                                                                                                                                                                                          ; soc_system   ;
;       |soc_system_hex_0:hex_2|                                                                                                          ; 5.8 (5.8)            ; 5.8 (5.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_hex_0:hex_2                                                                                                                                                                                                                                                                                                                                                          ; soc_system   ;
;       |soc_system_hex_0:hex_3|                                                                                                          ; 5.7 (5.7)            ; 5.8 (5.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_hex_0:hex_3                                                                                                                                                                                                                                                                                                                                                          ; soc_system   ;
;       |soc_system_hex_0:hex_4|                                                                                                          ; 5.6 (5.6)            ; 5.6 (5.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_hex_0:hex_4                                                                                                                                                                                                                                                                                                                                                          ; soc_system   ;
;       |soc_system_hex_0:hex_5|                                                                                                          ; 5.9 (5.9)            ; 5.9 (5.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_hex_0:hex_5                                                                                                                                                                                                                                                                                                                                                          ; soc_system   ;
;       |soc_system_hps_0:hps_0|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0                                                                                                                                                                                                                                                                                                                                                          ; soc_system   ;
;          |soc_system_hps_0_fpga_interfaces:fpga_interfaces|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                                                         ; soc_system   ;
;          |soc_system_hps_0_hps_io:hps_io|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                                                                           ; soc_system   ;
;             |soc_system_hps_0_hps_io_border:border|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border                                                                                                                                                                                                                                                                                     ; soc_system   ;
;                |hps_sdram:hps_sdram_inst|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                                                            ; soc_system   ;
;                   |altera_mem_if_dll_cyclonev:dll|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                                                             ; soc_system   ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                                                                       ; soc_system   ;
;                   |altera_mem_if_oct_cyclonev:oct|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                                                             ; soc_system   ;
;                   |hps_sdram_p0:p0|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                                                            ; soc_system   ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                                                                       ; soc_system   ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                                                                ; soc_system   ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                                                             ; soc_system   ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                                                                        ; work         ;
;                                  |ddio_out_uqe:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated                                            ; work         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                                                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                                                             ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                                                             ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                                                             ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                                                              ; soc_system   ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator                                               ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                                                                      ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                                                                         ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                                                                          ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                                                                      ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                                                                 ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                     ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                                                                 ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                     ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                                                                 ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                     ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                                                                 ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                     ; soc_system   ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                                                                       ; soc_system   ;
;                   |hps_sdram_pll:pll|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                                                                          ; soc_system   ;
;       |soc_system_jtag_uart_0:jtag_uart_0|                                                                                              ; 59.8 (15.1)          ; 71.2 (16.3)                      ; 11.5 (1.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 115 (34)            ; 109 (13)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                              ; soc_system   ;
;          |alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|                                                                   ; 20.1 (20.1)          ; 30.3 (30.3)                      ; 10.3 (10.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                   ; work         ;
;          |soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|                                                          ; 12.3 (0.0)           ; 12.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                          ; soc_system   ;
;             |scfifo:rfifo|                                                                                                              ; 12.3 (0.0)           ; 12.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                             ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 12.3 (0.0)           ; 12.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                  ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 12.3 (0.0)           ; 12.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                             ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 6.3 (3.3)            ; 6.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 8 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                     ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                     ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                       ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                             ; work         ;
;          |soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|                                                          ; 12.3 (0.0)           ; 12.3 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                          ; soc_system   ;
;             |scfifo:wfifo|                                                                                                              ; 12.3 (0.0)           ; 12.3 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                             ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 12.3 (0.0)           ; 12.3 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                  ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 12.3 (0.0)           ; 12.3 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                             ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 6.3 (3.3)            ; 6.3 (3.3)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 11 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                     ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                     ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                       ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                             ; work         ;
;       |soc_system_leds_0:leds_0|                                                                                                        ; 4.8 (4.8)            ; 8.2 (8.2)                        ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_leds_0:leds_0                                                                                                                                                                                                                                                                                                                                                        ; soc_system   ;
;       |soc_system_mm_interconnect_0:mm_interconnect_0|                                                                                  ; 283.9 (0.0)          ; 435.8 (0.0)                      ; 152.0 (0.0)                                       ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 507 (0)             ; 663 (0)                   ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                  ; soc_system   ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 2.8 (2.8)            ; 2.9 (2.9)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                               ; soc_system   ;
;          |altera_avalon_sc_fifo:leds_0_s1_agent_rsp_fifo|                                                                               ; 1.9 (1.9)            ; 1.9 (1.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                   ; soc_system   ;
;          |altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|                                                          ; 4.4 (4.4)            ; 4.8 (4.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo                                                                                                                                                                                                                                                              ; soc_system   ;
;          |altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|                                                                 ; 7.7 (7.7)            ; 7.8 (7.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 10 (10)                   ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                     ; soc_system   ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                ; work         ;
;                |altsyncram_40n1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated                                                                                                                                                                                                                 ; work         ;
;          |altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|                                                                   ; 40.3 (40.3)          ; 45.5 (45.5)                      ; 5.2 (5.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 81 (81)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                       ; soc_system   ;
;          |altera_avalon_sc_fifo:switches_0_s1_agent_rsp_fifo|                                                                           ; 2.5 (2.5)            ; 2.7 (2.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                               ; soc_system   ;
;          |altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|                                                                     ; 2.7 (2.7)            ; 2.8 (2.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                         ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 12.1 (0.0)           ; 66.5 (0.0)                       ; 54.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 140 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                 ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 12.1 (11.0)          ; 66.5 (64.7)                      ; 54.4 (53.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 140 (136)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                        ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                   ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                   ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 5.8 (0.0)            ; 36.2 (0.0)                       ; 30.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 74 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                             ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5.8 (4.8)            ; 36.2 (34.8)                      ; 30.3 (30.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 74 (70)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                    ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                               ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                               ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 4.6 (0.0)            ; 34.7 (0.0)                       ; 30.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                             ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4.6 (3.6)            ; 34.7 (33.2)                      ; 30.1 (29.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 72 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                    ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                               ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                               ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 15.5 (0.0)           ; 27.3 (0.0)                       ; 11.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 73 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                             ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 15.5 (15.0)          ; 27.3 (25.8)                      ; 11.8 (10.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 73 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                    ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                               ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                               ; soc_system   ;
;          |altera_merlin_master_agent:nios2_qsys_0_data_master_agent|                                                                    ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent                                                                                                                                                                                                                                                                        ; soc_system   ;
;          |altera_merlin_slave_agent:leds_0_s1_agent|                                                                                    ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_0_s1_agent                                                                                                                                                                                                                                                                                        ; soc_system   ;
;          |altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|                                                               ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent                                                                                                                                                                                                                                                                   ; soc_system   ;
;          |altera_merlin_slave_agent:sdram_controller_0_s1_agent|                                                                        ; 7.9 (3.9)            ; 7.9 (3.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (9)              ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent                                                                                                                                                                                                                                                                            ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                              ; soc_system   ;
;          |altera_merlin_slave_agent:switches_0_s1_agent|                                                                                ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_0_s1_agent                                                                                                                                                                                                                                                                                    ; soc_system   ;
;          |altera_merlin_slave_agent:sysid_control_slave_agent|                                                                          ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                                                                                                                                                              ; soc_system   ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 7.7 (7.7)            ; 8.0 (8.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                          ; soc_system   ;
;          |altera_merlin_slave_translator:leds_0_s1_translator|                                                                          ; 6.8 (6.8)            ; 7.3 (7.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_0_s1_translator                                                                                                                                                                                                                                                                              ; soc_system   ;
;          |altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|                                                     ; 8.5 (8.5)            ; 13.8 (13.8)                      ; 5.3 (5.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator                                                                                                                                                                                                                                                         ; soc_system   ;
;          |altera_merlin_slave_translator:switches_0_s1_translator|                                                                      ; 4.8 (4.8)            ; 6.1 (6.1)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_0_s1_translator                                                                                                                                                                                                                                                                          ; soc_system   ;
;          |altera_merlin_slave_translator:sysid_control_slave_translator|                                                                ; 3.1 (3.1)            ; 3.4 (3.4)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                                                                                    ; soc_system   ;
;          |altera_merlin_traffic_limiter:nios2_qsys_0_data_master_limiter|                                                               ; 8.3 (8.3)            ; 8.8 (8.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_data_master_limiter                                                                                                                                                                                                                                                                   ; soc_system   ;
;          |altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter|                                                        ; 7.8 (7.8)            ; 7.8 (7.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter                                                                                                                                                                                                                                                            ; soc_system   ;
;          |altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|                                                          ; 25.3 (25.3)          ; 25.8 (25.8)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (50)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter                                                                                                                                                                                                                                                              ; soc_system   ;
;          |altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|                                                          ; 18.3 (18.3)          ; 20.7 (20.7)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (54)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter                                                                                                                                                                                                                                                              ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_demux:cmd_demux|                                                                             ; 2.2 (2.2)            ; 2.5 (2.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                 ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                     ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                         ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                         ; 16.1 (14.1)          ; 17.3 (15.3)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (49)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                                                             ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|                                                                         ; 17.4 (15.2)          ; 18.5 (15.8)                      ; 1.1 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (53)             ; 6 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                                                                                                                                             ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.3 (2.3)            ; 2.7 (2.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                ; soc_system   ;
;          |soc_system_mm_interconnect_0_router:router|                                                                                   ; 7.2 (7.2)            ; 8.2 (8.2)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                       ; soc_system   ;
;          |soc_system_mm_interconnect_0_router_001:router_001|                                                                           ; 4.3 (4.3)            ; 5.0 (5.0)                        ; 0.8 (0.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                               ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002|                                                                     ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                                                                                                                         ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                 ; 21.7 (21.7)          ; 24.2 (24.2)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 51 (51)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                     ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                         ; 9.2 (9.2)            ; 10.9 (10.9)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                             ; soc_system   ;
;       |soc_system_mm_interconnect_1:mm_interconnect_1|                                                                                  ; 920.0 (0.0)          ; 940.5 (0.0)                      ; 20.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1533 (0)            ; 1084 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                                                                  ; soc_system   ;
;          |altera_avalon_sc_fifo:buttons_0_s1_agent_rdata_fifo|                                                                          ; 4.7 (4.7)            ; 4.8 (4.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:buttons_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                              ; soc_system   ;
;          |altera_avalon_sc_fifo:buttons_0_s1_agent_rsp_fifo|                                                                            ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:buttons_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                ; soc_system   ;
;          |altera_avalon_sc_fifo:hex_0_s1_agent_rdata_fifo|                                                                              ; 7.3 (7.3)            ; 7.6 (7.6)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                  ; soc_system   ;
;          |altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|                                                                                ; 20.2 (20.2)          ; 20.3 (20.3)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                    ; soc_system   ;
;          |altera_avalon_sc_fifo:hex_1_s1_agent_rdata_fifo|                                                                              ; 6.8 (6.8)            ; 6.8 (6.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_1_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                  ; soc_system   ;
;          |altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|                                                                                ; 19.0 (19.0)          ; 19.3 (19.3)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                    ; soc_system   ;
;          |altera_avalon_sc_fifo:hex_2_s1_agent_rdata_fifo|                                                                              ; 7.0 (7.0)            ; 7.3 (7.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_2_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                  ; soc_system   ;
;          |altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|                                                                                ; 19.1 (19.1)          ; 19.6 (19.6)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                    ; soc_system   ;
;          |altera_avalon_sc_fifo:hex_3_s1_agent_rdata_fifo|                                                                              ; 7.5 (7.5)            ; 7.7 (7.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_3_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                  ; soc_system   ;
;          |altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|                                                                                ; 20.5 (20.5)          ; 21.0 (21.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                    ; soc_system   ;
;          |altera_avalon_sc_fifo:hex_4_s1_agent_rdata_fifo|                                                                              ; 6.6 (6.6)            ; 6.7 (6.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_4_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                  ; soc_system   ;
;          |altera_avalon_sc_fifo:hex_4_s1_agent_rsp_fifo|                                                                                ; 21.7 (21.7)          ; 22.2 (22.2)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_4_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                    ; soc_system   ;
;          |altera_avalon_sc_fifo:hex_5_s1_agent_rdata_fifo|                                                                              ; 7.0 (7.0)            ; 7.1 (7.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_5_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                  ; soc_system   ;
;          |altera_avalon_sc_fifo:hex_5_s1_agent_rsp_fifo|                                                                                ; 17.8 (17.8)          ; 21.0 (21.0)                      ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_5_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                    ; soc_system   ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|                                                                    ; 47.5 (26.5)          ; 47.5 (26.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 83 (47)             ; 14 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                                                                                                                                                                                        ; soc_system   ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                     ; 21.0 (21.0)          ; 21.0 (21.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                                                  ; soc_system   ;
;          |altera_merlin_burst_adapter:buttons_0_s1_burst_adapter|                                                                       ; 42.9 (0.0)           ; 43.2 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (0)              ; 60 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:buttons_0_s1_burst_adapter                                                                                                                                                                                                                                                                           ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 42.9 (42.7)          ; 43.2 (42.9)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (62)             ; 60 (60)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:buttons_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                           ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:buttons_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                     ; soc_system   ;
;          |altera_merlin_burst_adapter:hex_0_s1_burst_adapter|                                                                           ; 44.1 (0.0)           ; 45.2 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (0)              ; 65 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex_0_s1_burst_adapter                                                                                                                                                                                                                                                                               ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 44.1 (43.8)          ; 45.2 (45.0)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (60)             ; 65 (65)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                               ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                         ; soc_system   ;
;          |altera_merlin_burst_adapter:hex_1_s1_burst_adapter|                                                                           ; 43.7 (0.0)           ; 44.7 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 62 (0)              ; 64 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex_1_s1_burst_adapter                                                                                                                                                                                                                                                                               ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 43.7 (43.4)          ; 44.7 (44.4)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 62 (61)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                               ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                         ; soc_system   ;
;          |altera_merlin_burst_adapter:hex_2_s1_burst_adapter|                                                                           ; 44.0 (0.0)           ; 44.6 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 62 (0)              ; 66 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex_2_s1_burst_adapter                                                                                                                                                                                                                                                                               ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 44.0 (43.7)          ; 44.6 (44.3)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 62 (61)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex_2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                               ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex_2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                         ; soc_system   ;
;          |altera_merlin_burst_adapter:hex_3_s1_burst_adapter|                                                                           ; 43.8 (0.0)           ; 45.5 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 62 (0)              ; 67 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex_3_s1_burst_adapter                                                                                                                                                                                                                                                                               ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 43.8 (43.6)          ; 45.5 (45.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 62 (61)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex_3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                               ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex_3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                         ; soc_system   ;
;          |altera_merlin_burst_adapter:hex_4_s1_burst_adapter|                                                                           ; 43.8 (0.0)           ; 45.5 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (0)              ; 65 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex_4_s1_burst_adapter                                                                                                                                                                                                                                                                               ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 43.8 (43.5)          ; 45.5 (45.3)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (60)             ; 65 (65)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex_4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                               ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex_4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                         ; soc_system   ;
;          |altera_merlin_burst_adapter:hex_5_s1_burst_adapter|                                                                           ; 45.1 (0.0)           ; 46.0 (0.0)                       ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (0)              ; 70 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex_5_s1_burst_adapter                                                                                                                                                                                                                                                                               ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 45.1 (44.8)          ; 46.0 (45.8)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (62)             ; 70 (70)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex_5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                               ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex_5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                         ; soc_system   ;
;          |altera_merlin_slave_agent:buttons_0_s1_agent|                                                                                 ; 16.4 (5.8)           ; 16.4 (5.8)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (10)             ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:buttons_0_s1_agent                                                                                                                                                                                                                                                                                     ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 10.7 (10.7)          ; 10.7 (10.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:buttons_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                       ; soc_system   ;
;          |altera_merlin_slave_agent:hex_0_s1_agent|                                                                                     ; 15.5 (5.2)           ; 16.2 (5.7)                       ; 0.7 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (10)             ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hex_0_s1_agent                                                                                                                                                                                                                                                                                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 10.3 (10.3)          ; 10.5 (10.5)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hex_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                           ; soc_system   ;
;          |altera_merlin_slave_agent:hex_1_s1_agent|                                                                                     ; 15.3 (4.7)           ; 15.8 (5.0)                       ; 0.5 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (10)             ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hex_1_s1_agent                                                                                                                                                                                                                                                                                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 10.7 (10.7)          ; 10.8 (10.8)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hex_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                           ; soc_system   ;
;          |altera_merlin_slave_agent:hex_2_s1_agent|                                                                                     ; 15.5 (5.0)           ; 16.0 (5.3)                       ; 0.5 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (10)             ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hex_2_s1_agent                                                                                                                                                                                                                                                                                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 10.5 (10.5)          ; 10.7 (10.7)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hex_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                           ; soc_system   ;
;          |altera_merlin_slave_agent:hex_3_s1_agent|                                                                                     ; 16.0 (5.3)           ; 17.2 (6.3)                       ; 1.2 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (10)             ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hex_3_s1_agent                                                                                                                                                                                                                                                                                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 10.7 (10.7)          ; 10.8 (10.8)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hex_3_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                           ; soc_system   ;
;          |altera_merlin_slave_agent:hex_4_s1_agent|                                                                                     ; 13.4 (3.8)           ; 13.4 (3.9)                       ; 0.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (8)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hex_4_s1_agent                                                                                                                                                                                                                                                                                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 9.5 (9.5)            ; 9.5 (9.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hex_4_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                           ; soc_system   ;
;          |altera_merlin_slave_agent:hex_5_s1_agent|                                                                                     ; 15.3 (5.0)           ; 15.5 (5.3)                       ; 0.2 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (10)             ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hex_5_s1_agent                                                                                                                                                                                                                                                                                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 10.2 (10.2)          ; 10.2 (10.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hex_5_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                           ; soc_system   ;
;          |altera_merlin_slave_translator:buttons_0_s1_translator|                                                                       ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:buttons_0_s1_translator                                                                                                                                                                                                                                                                           ; soc_system   ;
;          |altera_merlin_slave_translator:hex_0_s1_translator|                                                                           ; 4.1 (4.1)            ; 5.0 (5.0)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hex_0_s1_translator                                                                                                                                                                                                                                                                               ; soc_system   ;
;          |altera_merlin_slave_translator:hex_1_s1_translator|                                                                           ; 4.6 (4.6)            ; 4.8 (4.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hex_1_s1_translator                                                                                                                                                                                                                                                                               ; soc_system   ;
;          |altera_merlin_slave_translator:hex_2_s1_translator|                                                                           ; 4.1 (4.1)            ; 4.3 (4.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hex_2_s1_translator                                                                                                                                                                                                                                                                               ; soc_system   ;
;          |altera_merlin_slave_translator:hex_3_s1_translator|                                                                           ; 4.2 (4.2)            ; 4.6 (4.6)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hex_3_s1_translator                                                                                                                                                                                                                                                                               ; soc_system   ;
;          |altera_merlin_slave_translator:hex_4_s1_translator|                                                                           ; 4.2 (4.2)            ; 4.7 (4.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hex_4_s1_translator                                                                                                                                                                                                                                                                               ; soc_system   ;
;          |altera_merlin_slave_translator:hex_5_s1_translator|                                                                           ; 4.1 (4.1)            ; 4.4 (4.4)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hex_5_s1_translator                                                                                                                                                                                                                                                                               ; soc_system   ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|                                                             ; 9.7 (9.7)            ; 9.7 (9.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter                                                                                                                                                                                                                                                                 ; soc_system   ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|                                                             ; 12.2 (12.2)          ; 12.2 (12.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter                                                                                                                                                                                                                                                                 ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_demux:cmd_demux|                                                                             ; 14.7 (14.7)          ; 16.8 (16.8)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                 ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_demux:cmd_demux_001|                                                                         ; 10.0 (10.0)          ; 10.2 (10.2)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                                                             ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux|                                                                                 ; 14.4 (12.1)          ; 15.2 (12.8)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (36)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                     ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                        ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|                                                                             ; 14.9 (12.7)          ; 15.4 (13.2)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (36)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                                 ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                    ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|                                                                             ; 13.3 (11.0)          ; 13.3 (11.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (36)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                                 ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                    ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_003|                                                                             ; 15.8 (13.5)          ; 16.0 (13.7)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (36)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                                                 ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                    ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_004|                                                                             ; 14.5 (11.3)          ; 15.7 (12.0)                      ; 1.2 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (35)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                                                                 ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 3.3 (3.3)            ; 3.7 (3.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                    ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_005|                                                                             ; 15.8 (13.2)          ; 16.1 (13.5)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (36)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                                                                 ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.6 (2.6)            ; 2.6 (2.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                    ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_006|                                                                             ; 12.8 (9.6)           ; 13.3 (10.0)                      ; 0.5 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (28)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                                                                 ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                    ; soc_system   ;
;          |soc_system_mm_interconnect_1_router:router|                                                                                   ; 4.3 (4.3)            ; 4.8 (4.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router                                                                                                                                                                                                                                                                                       ; soc_system   ;
;          |soc_system_mm_interconnect_1_router:router_001|                                                                               ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router_001                                                                                                                                                                                                                                                                                   ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux|                                                                             ; 2.0 (2.0)            ; 2.2 (2.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                 ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux_001|                                                                         ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                                             ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux_002|                                                                         ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                                             ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux_003|                                                                         ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                                                             ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux_004|                                                                         ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_004                                                                                                                                                                                                                                                                             ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux_005|                                                                         ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_005                                                                                                                                                                                                                                                                             ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux_006|                                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_006                                                                                                                                                                                                                                                                             ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_mux:rsp_mux|                                                                                 ; 23.8 (23.8)          ; 23.8 (23.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                     ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|                                                                             ; 47.3 (47.3)          ; 47.3 (47.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 110 (110)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                                                 ; soc_system   ;
;       |soc_system_nios2_qsys_0:nios2_qsys_0|                                                                                            ; 1097.8 (960.8)       ; 1253.4 (1089.0)                  ; 172.4 (143.6)                                     ; 16.8 (15.4)                      ; 0.0 (0.0)            ; 1494 (1312)         ; 1737 (1459)               ; 0 (0)         ; 64448             ; 13    ; 2          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0                                                                                                                                                                                                                                                                                                                                            ; soc_system   ;
;          |soc_system_nios2_qsys_0_bht_module:soc_system_nios2_qsys_0_bht|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_bht_module:soc_system_nios2_qsys_0_bht                                                                                                                                                                                                                                                                             ; soc_system   ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_bht_module:soc_system_nios2_qsys_0_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                                   ; work         ;
;                |altsyncram_40o1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_bht_module:soc_system_nios2_qsys_0_bht|altsyncram:the_altsyncram|altsyncram_40o1:auto_generated                                                                                                                                                                                                                    ; work         ;
;          |soc_system_nios2_qsys_0_dc_data_module:soc_system_nios2_qsys_0_dc_data|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_dc_data_module:soc_system_nios2_qsys_0_dc_data                                                                                                                                                                                                                                                                     ; soc_system   ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_dc_data_module:soc_system_nios2_qsys_0_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                           ; work         ;
;                |altsyncram_40j1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_dc_data_module:soc_system_nios2_qsys_0_dc_data|altsyncram:the_altsyncram|altsyncram_40j1:auto_generated                                                                                                                                                                                                            ; work         ;
;          |soc_system_nios2_qsys_0_dc_tag_module:soc_system_nios2_qsys_0_dc_tag|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1216              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_dc_tag_module:soc_system_nios2_qsys_0_dc_tag                                                                                                                                                                                                                                                                       ; soc_system   ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1216              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_dc_tag_module:soc_system_nios2_qsys_0_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                             ; work         ;
;                |altsyncram_4ln1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1216              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_dc_tag_module:soc_system_nios2_qsys_0_dc_tag|altsyncram:the_altsyncram|altsyncram_4ln1:auto_generated                                                                                                                                                                                                              ; work         ;
;          |soc_system_nios2_qsys_0_dc_victim_module:soc_system_nios2_qsys_0_dc_victim|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_dc_victim_module:soc_system_nios2_qsys_0_dc_victim                                                                                                                                                                                                                                                                 ; soc_system   ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_dc_victim_module:soc_system_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                                       ; work         ;
;                |altsyncram_baj1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_dc_victim_module:soc_system_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                                                        ; work         ;
;          |soc_system_nios2_qsys_0_ic_data_module:soc_system_nios2_qsys_0_ic_data|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_ic_data_module:soc_system_nios2_qsys_0_ic_data                                                                                                                                                                                                                                                                     ; soc_system   ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_ic_data_module:soc_system_nios2_qsys_0_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                           ; work         ;
;                |altsyncram_spj1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_ic_data_module:soc_system_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                                                            ; work         ;
;          |soc_system_nios2_qsys_0_ic_tag_module:soc_system_nios2_qsys_0_ic_tag|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_ic_tag_module:soc_system_nios2_qsys_0_ic_tag                                                                                                                                                                                                                                                                       ; soc_system   ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_ic_tag_module:soc_system_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                             ; work         ;
;                |altsyncram_fco1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_ic_tag_module:soc_system_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_fco1:auto_generated                                                                                                                                                                                                              ; work         ;
;          |soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|                                                      ; 4.0 (4.0)            ; 4.3 (4.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell                                                                                                                                                                                                                                                                    ; soc_system   ;
;             |altera_mult_add:the_altmult_add_part_1|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1                                                                                                                                                                                                                             ; work         ;
;                |altera_mult_add_ujt2:auto_generated|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated                                                                                                                                                                                         ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                       ; work         ;
;             |altera_mult_add:the_altmult_add_part_2|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2                                                                                                                                                                                                                             ; work         ;
;                |altera_mult_add_0kt2:auto_generated|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated                                                                                                                                                                                         ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                       ; work         ;
;          |soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|                                                      ; 132.9 (28.8)         ; 160.1 (30.4)                     ; 28.5 (1.7)                                        ; 1.3 (0.0)                        ; 0.0 (0.0)            ; 166 (5)             ; 278 (82)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci                                                                                                                                                                                                                                                                    ; soc_system   ;
;             |soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|                   ; 37.5 (0.0)           ; 59.9 (0.0)                       ; 23.4 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper                                                                                                                                                            ; soc_system   ;
;                |sld_virtual_jtag_basic:soc_system_nios2_qsys_0_jtag_debug_module_phy|                                                   ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:soc_system_nios2_qsys_0_jtag_debug_module_phy                                                                                       ; work         ;
;                |soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|                  ; 5.2 (4.5)            ; 23.8 (22.4)                      ; 18.6 (17.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 49 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk                                                      ; soc_system   ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                ; 0.1 (0.1)            ; 0.8 (0.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;                |soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|                        ; 30.7 (30.2)          ; 34.7 (33.1)                      ; 5.0 (3.9)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 54 (54)             ; 47 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck                                                            ; soc_system   ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;             |soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|                                     ; 4.4 (4.4)            ; 4.8 (4.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg                                                                                                                                                                              ; soc_system   ;
;             |soc_system_nios2_qsys_0_nios2_oci_break:the_soc_system_nios2_qsys_0_nios2_oci_break|                                       ; 6.8 (6.8)            ; 10.7 (10.7)                      ; 3.9 (3.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_break:the_soc_system_nios2_qsys_0_nios2_oci_break                                                                                                                                                                                ; soc_system   ;
;             |soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|                                       ; 4.7 (4.2)            ; 5.6 (4.8)                        ; 0.9 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 10 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug                                                                                                                                                                                ; soc_system   ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                            ; work         ;
;             |soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|                                             ; 48.8 (48.8)          ; 48.6 (48.6)                      ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 79 (79)             ; 55 (55)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem                                                                                                                                                                                      ; soc_system   ;
;                |soc_system_nios2_qsys_0_ociram_sp_ram_module:soc_system_nios2_qsys_0_ociram_sp_ram|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|soc_system_nios2_qsys_0_ociram_sp_ram_module:soc_system_nios2_qsys_0_ociram_sp_ram                                                                                                   ; soc_system   ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|soc_system_nios2_qsys_0_ociram_sp_ram_module:soc_system_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work         ;
;                      |altsyncram_eof1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|soc_system_nios2_qsys_0_ociram_sp_ram_module:soc_system_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated                                          ; work         ;
;          |soc_system_nios2_qsys_0_register_bank_a_module:soc_system_nios2_qsys_0_register_bank_a|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_a_module:soc_system_nios2_qsys_0_register_bank_a                                                                                                                                                                                                                                                     ; soc_system   ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_a_module:soc_system_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; work         ;
;                |altsyncram_4en1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_a_module:soc_system_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_4en1:auto_generated                                                                                                                                                                                            ; work         ;
;          |soc_system_nios2_qsys_0_register_bank_b_module:soc_system_nios2_qsys_0_register_bank_b|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_b_module:soc_system_nios2_qsys_0_register_bank_b                                                                                                                                                                                                                                                     ; soc_system   ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_b_module:soc_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; work         ;
;                |altsyncram_5en1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_b_module:soc_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_5en1:auto_generated                                                                                                                                                                                            ; work         ;
;       |soc_system_pll_0:pll_0|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_pll_0:pll_0                                                                                                                                                                                                                                                                                                                                                          ; soc_system   ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_pll_0:pll_0|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |soc_system_rst_controller:rst_controller|                                                                                        ; 0.7 (0.0)            ; 1.3 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_rst_controller:rst_controller                                                                                                                                                                                                                                                                                                                                        ; soc_system   ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0.7 (0.0)            ; 1.3 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                 ; soc_system   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0.7 (0.7)            ; 1.3 (1.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                      ; soc_system   ;
;       |soc_system_rst_controller_001:rst_controller_001|                                                                                ; 3.0 (0.0)            ; 8.5 (0.0)                        ; 5.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_rst_controller_001:rst_controller_001                                                                                                                                                                                                                                                                                                                                ; soc_system   ;
;          |altera_reset_controller:rst_controller_001|                                                                                   ; 3.0 (2.7)            ; 8.5 (5.3)                        ; 5.5 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                     ; soc_system   ;
;             |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                            ; 0.3 (0.3)            ; 1.7 (1.7)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                      ; soc_system   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                          ; soc_system   ;
;       |soc_system_rst_controller_002:rst_controller_003|                                                                                ; 0.2 (0.0)            ; 1.5 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_rst_controller_002:rst_controller_003                                                                                                                                                                                                                                                                                                                                ; soc_system   ;
;          |altera_reset_controller:rst_controller_002|                                                                                   ; 0.2 (0.0)            ; 1.5 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_rst_controller_002:rst_controller_003|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                     ; soc_system   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_rst_controller_002:rst_controller_003|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                          ; soc_system   ;
;       |soc_system_sdram_controller_0:sdram_controller_0|                                                                                ; 146.8 (107.9)        ; 156.3 (113.7)                    ; 9.5 (5.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 232 (179)           ; 227 (135)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0                                                                                                                                                                                                                                                                                                                                ; soc_system   ;
;          |soc_system_sdram_controller_0_input_efifo_module:the_soc_system_sdram_controller_0_input_efifo_module|                        ; 38.8 (38.8)          ; 42.6 (42.6)                      ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 92 (92)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|soc_system_sdram_controller_0_input_efifo_module:the_soc_system_sdram_controller_0_input_efifo_module                                                                                                                                                                                                                          ; soc_system   ;
;       |soc_system_switches_0:switches_0|                                                                                                ; 5.1 (5.1)            ; 5.1 (5.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:soc_system_inst|soc_system_switches_0:switches_0                                                                                                                                                                                                                                                                                                                                                ; soc_system   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                    ;
+---------------------+----------+------+------+------+------+------+-------+--------+------------------------+--------------------------+
; Name                ; Pin Type ; D1   ; D3_0 ; D3_1 ; D4   ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------------+----------+------+------+------+------+------+-------+--------+------------------------+--------------------------+
; DRAM_ADDR[0]        ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[1]        ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[2]        ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[3]        ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[4]        ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[5]        ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[6]        ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[7]        ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[8]        ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[9]        ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[10]       ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[11]       ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[12]       ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_BA[0]          ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_BA[1]          ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_CAS_N          ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_CKE            ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CLK            ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CS_N           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_LDQM           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_RAS_N          ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_UDQM           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_WE_N           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; HEX0_N[0]           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0_N[1]           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0_N[2]           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0_N[3]           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0_N[4]           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0_N[5]           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0_N[6]           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1_N[0]           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1_N[1]           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1_N[2]           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1_N[3]           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1_N[4]           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1_N[5]           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1_N[6]           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2_N[0]           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2_N[1]           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2_N[2]           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2_N[3]           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2_N[4]           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2_N[5]           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2_N[6]           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3_N[0]           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3_N[1]           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3_N[2]           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3_N[3]           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3_N[4]           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3_N[5]           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3_N[6]           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4_N[0]           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4_N[1]           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4_N[2]           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4_N[3]           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4_N[4]           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4_N[5]           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4_N[6]           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5_N[0]           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5_N[1]           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5_N[2]           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5_N[3]           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5_N[4]           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5_N[5]           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5_N[6]           ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[0]             ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[1]             ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[2]             ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[3]             ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[4]             ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[5]             ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[6]             ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[7]             ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[8]             ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[9]             ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[0]    ; Output   ; --   ; --   ; --   ; --   ; (3)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[1]    ; Output   ; --   ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[2]    ; Output   ; --   ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[3]    ; Output   ; --   ; --   ; --   ; --   ; (6)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[4]    ; Output   ; --   ; --   ; --   ; --   ; (9)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[5]    ; Output   ; --   ; --   ; --   ; --   ; (9)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[6]    ; Output   ; --   ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[7]    ; Output   ; --   ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[8]    ; Output   ; --   ; --   ; --   ; --   ; (8)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[9]    ; Output   ; --   ; --   ; --   ; --   ; (9)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[10]   ; Output   ; --   ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[11]   ; Output   ; --   ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[12]   ; Output   ; --   ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[13]   ; Output   ; --   ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[14]   ; Output   ; --   ; --   ; --   ; --   ; (9)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[0]      ; Output   ; --   ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[1]      ; Output   ; --   ; --   ; --   ; --   ; (9)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[2]      ; Output   ; --   ; --   ; --   ; --   ; (9)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CAS_N      ; Output   ; --   ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_N       ; Output   ; --   ; --   ; --   ; --   ; (2)  ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_P       ; Output   ; --   ; --   ; --   ; --   ; (2)  ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CKE        ; Output   ; --   ; --   ; --   ; --   ; (6)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CS_N       ; Output   ; --   ; --   ; --   ; --   ; (9)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_DM[0]      ; Output   ; --   ; --   ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[1]      ; Output   ; --   ; --   ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[2]      ; Output   ; --   ; --   ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[3]      ; Output   ; --   ; --   ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_ODT        ; Output   ; --   ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RAS_N      ; Output   ; --   ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RESET_N    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_WE_N       ; Output   ; --   ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_GTX_CLK    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_MDC        ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[0] ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[1] ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[2] ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[3] ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_EN      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DCLK      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_NCSO      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_CLK          ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_CLK        ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_MOSI       ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_UART_TX         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_STP         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[0]          ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[1]          ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[2]          ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[3]          ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[4]          ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[5]          ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[6]          ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[7]          ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[8]          ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[9]          ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[10]         ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[11]         ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[12]         ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[13]         ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[14]         ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[15]         ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; HPS_CONV_USB_N      ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[0]      ; Bidir    ; (7)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[1]      ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[2]      ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[3]      ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[4]      ; Bidir    ; (7)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[5]      ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[6]      ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[7]      ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[8]      ; Bidir    ; (7)  ; (0)  ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[9]      ; Bidir    ; (2)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[10]     ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[11]     ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[12]     ; Bidir    ; (7)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[13]     ; Bidir    ; (2)  ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[14]     ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[15]     ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[16]     ; Bidir    ; (8)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[17]     ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[18]     ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[19]     ; Bidir    ; (6)  ; (0)  ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[20]     ; Bidir    ; (8)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[21]     ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (8)  ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[22]     ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[23]     ; Bidir    ; (6)  ; (0)  ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[24]     ; Bidir    ; (7)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[25]     ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[26]     ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[27]     ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[28]     ; Bidir    ; (7)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[29]     ; Bidir    ; (2)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[30]     ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[31]     ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQS_N[0]   ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[1]   ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[2]   ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[3]   ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[0]   ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[1]   ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[2]   ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[3]   ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_ENET_INT_N      ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_MDIO       ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[0]   ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[1]   ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[2]   ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[3]   ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_GSENSOR_INT     ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C_CONTROL     ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C1_SCLK       ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C1_SDAT       ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C2_SCLK       ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C2_SDAT       ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_KEY_N           ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_LED             ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_LTC_GPIO        ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_CMD          ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[0]      ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[1]      ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[2]      ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[3]      ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_SS         ; Bidir    ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[0]     ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[1]     ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[2]     ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[3]     ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[4]     ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[5]     ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[6]     ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[7]     ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[0] ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[1] ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[2] ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[3] ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_CLK     ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DV      ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_SPIM_MISO       ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_UART_RX         ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_USB_CLKOUT      ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_USB_DIR         ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_USB_NXT         ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RZQ        ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK_50            ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; KEY_N[0]            ; Input    ; --   ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; KEY_N[1]            ; Input    ; --   ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; KEY_N[2]            ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; KEY_N[3]            ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[5]               ; Input    ; --   ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[3]               ; Input    ; --   ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[1]               ; Input    ; --   ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[4]               ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[2]               ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[0]               ; Input    ; --   ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[9]               ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[8]               ; Input    ; --   ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[7]               ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[6]               ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
+---------------------+----------+------+------+------+------+------+-------+--------+------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                                                 ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; DRAM_DQ[0]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|za_data[0]                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
; DRAM_DQ[1]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|za_data[1]                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
; DRAM_DQ[2]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|za_data[2]                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
; DRAM_DQ[3]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|za_data[3]                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
; DRAM_DQ[4]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|za_data[4]                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
; DRAM_DQ[5]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|za_data[5]                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
; DRAM_DQ[6]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|za_data[6]                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
; DRAM_DQ[7]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|za_data[7]                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
; DRAM_DQ[8]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|za_data[8]                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
; DRAM_DQ[9]                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|za_data[9]                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
; DRAM_DQ[10]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|za_data[10]                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
; DRAM_DQ[11]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|za_data[11]                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
; DRAM_DQ[12]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|za_data[12]                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
; DRAM_DQ[13]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|za_data[13]                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
; DRAM_DQ[14]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|za_data[14]                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
; DRAM_DQ[15]                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|za_data[15]                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
; HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; HPS_FLASH_DATA[0]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HPS_FLASH_DATA[1]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HPS_FLASH_DATA[2]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HPS_FLASH_DATA[3]                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_I2C_CONTROL                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_I2C1_SCLK                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; HPS_I2C1_SDAT                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; HPS_I2C2_SCLK                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; HPS_I2C2_SDAT                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; HPS_KEY_N                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; HPS_LED                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_LTC_GPIO                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_SPIM_SS                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_SPIM_MISO                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; KEY_N[0]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_buttons_0:buttons_0|read_mux_out[0]~0                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
; KEY_N[1]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_buttons_0:buttons_0|read_mux_out[1]~1                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
; KEY_N[2]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_buttons_0:buttons_0|read_mux_out[2]~2                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
; KEY_N[3]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_buttons_0:buttons_0|read_mux_out[3]~3                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
; SW[5]                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_switches_0:switches_0|read_mux_out[5]                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
; SW[3]                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_switches_0:switches_0|read_mux_out[3]                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
; SW[1]                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_switches_0:switches_0|read_mux_out[1]                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
; SW[4]                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_switches_0:switches_0|read_mux_out[4]                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
; SW[2]                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_switches_0:switches_0|read_mux_out[2]                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
; SW[0]                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_switches_0:switches_0|read_mux_out[0]                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
; SW[9]                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_switches_0:switches_0|read_mux_out[9]                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
; SW[8]                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_switches_0:switches_0|read_mux_out[8]                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
; SW[7]                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_switches_0:switches_0|read_mux_out[7]                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
; SW[6]                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - soc_system:soc_system_inst|soc_system_switches_0:switches_0|read_mux_out[6]                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                     ; Location                                     ; Fan-Out ; Usage                                              ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                             ; JTAG_X0_Y2_N3                                ; 208     ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                             ; JTAG_X0_Y2_N3                                ; 31      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|BITP7563_0                                                                                                                                                                                                                                                                      ; LABCELL_X1_Y7_N24                            ; 22      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_0                                                                                                                                                                                                                                                                      ; FF_X3_Y11_N47                                ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_1                                                                                                                                                                                                                                                                      ; FF_X2_Y11_N20                                ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_2                                                                                                                                                                                                                                                                      ; FF_X3_Y11_N38                                ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_3                                                                                                                                                                                                                                                                      ; FF_X2_Y11_N50                                ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_4                                                                                                                                                                                                                                                                      ; FF_X1_Y9_N44                                 ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_5                                                                                                                                                                                                                                                                      ; FF_X1_Y9_N50                                 ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_6                                                                                                                                                                                                                                                                      ; FF_X2_Y7_N53                                 ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_7                                                                                                                                                                                                                                                                      ; FF_X3_Y7_N14                                 ; 21      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|BMIN0175[0]                                                                                                                                                                                                                                                   ; FF_X2_Y7_N14                                 ; 19      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|\BWHK8171:14:QXXQ6833_1                                                                                                                                                                                                                                                         ; MLABCELL_X3_Y11_N45                          ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|JAQF4326~0                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X3_Y3_N15                           ; 10      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]~0                                                                                                                                                                                                                                                                                                               ; MLABCELL_X6_Y3_N27                           ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|SQHZ7915_2                                                                                                                                                                                                                                                                                                                                    ; FF_X3_Y3_N37                                 ; 2       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                                                                   ; FF_X3_Y3_N59                                 ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|comb~0                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X6_Y3_N24                           ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|dr_scan                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X3_Y3_N51                           ; 1       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X3_Y3_N36                           ; 4       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~1                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X3_Y3_N39                           ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|sdr                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X6_Y3_N57                           ; 12      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                 ; FF_X1_Y2_N26                                 ; 64      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3                                                    ; MLABCELL_X6_Y2_N33                           ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                      ; MLABCELL_X3_Y3_N0                            ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1                                         ; MLABCELL_X3_Y2_N3                            ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6                                                         ; LABCELL_X1_Y3_N21                            ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~11                                                        ; MLABCELL_X3_Y2_N45                           ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                                                           ; LABCELL_X4_Y2_N57                            ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1                                            ; LABCELL_X1_Y4_N48                            ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                                              ; LABCELL_X1_Y4_N30                            ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~5                                                  ; MLABCELL_X3_Y2_N33                           ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~9                                                  ; MLABCELL_X3_Y2_N30                           ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2                                    ; LABCELL_X1_Y2_N30                            ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~1                               ; LABCELL_X1_Y6_N9                             ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                      ; FF_X1_Y4_N35                                 ; 15      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                     ; FF_X1_Y6_N50                                 ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                      ; FF_X1_Y6_N5                                  ; 42      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                      ; FF_X3_Y2_N5                                  ; 62      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                      ; FF_X1_Y2_N2                                  ; 13      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                               ; LABCELL_X1_Y6_N54                            ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                     ; FF_X1_Y4_N26                                 ; 46      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                   ; MLABCELL_X3_Y3_N6                            ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hex_0:hex_0|always0~0                                                                                                                                                                                                                                                                                                                              ; LABCELL_X46_Y41_N48                          ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hex_0:hex_1|always0~0                                                                                                                                                                                                                                                                                                                              ; LABCELL_X48_Y36_N54                          ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hex_0:hex_2|always0~0                                                                                                                                                                                                                                                                                                                              ; LABCELL_X48_Y34_N42                          ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hex_0:hex_3|always0~0                                                                                                                                                                                                                                                                                                                              ; LABCELL_X42_Y35_N18                          ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hex_0:hex_4|always0~0                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X47_Y36_N30                         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hex_0:hex_5|always0~0                                                                                                                                                                                                                                                                                                                              ; LABCELL_X36_Y34_N48                          ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[4]                                                                                                                                                                                                                                                                      ; HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111 ; 21      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARADDR[6]                                                                                                                                                                                                                                                                      ; HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111 ; 21      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWBURST[0]                                                                                                                                                                                                                                                                     ; HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111 ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                                                                                                                                          ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 3       ; Async. clear                                       ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y71_N7                    ; 11      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y56_N7                    ; 1       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y63_N7                    ; 1       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y49_N7                    ; 1       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y77_N7                    ; 11      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0] ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]  ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                          ; CLKPHASESELECT_X89_Y71_N4                    ; 1       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y63_N8                    ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y63_N4                    ; 13      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y63_N22                       ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y63_N10                          ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y63_N9                    ; 42      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N27                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N10                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N44                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y65_N61                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N27                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N10                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N44                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y63_N101                      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y58_N6                     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y58_N6                     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y56_N8                    ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y56_N4                    ; 13      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y56_N22                       ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y56_N10                          ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y56_N9                    ; 42      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N27                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N10                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N44                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y58_N61                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N27                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N10                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N44                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y56_N101                      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y51_N6                     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y51_N6                     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y49_N8                    ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y49_N4                    ; 13      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y49_N22                       ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y49_N10                          ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y49_N9                    ; 42      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N27                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N10                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N44                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y51_N61                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N27                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N10                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N44                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y49_N101                      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y44_N6                     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y44_N6                     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y42_N8                    ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y42_N4                    ; 13      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y42_N22                       ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y42_N10                          ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y42_N9                    ; 42      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N27                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N10                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N44                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y44_N61                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N27                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N10                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N44                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y42_N101                      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                ; HPSSDRAMPLL_X84_Y41_N111                     ; 98      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                          ; HPSSDRAMPLL_X84_Y41_N111                     ; 3       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[11]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[13]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[15]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[17]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[19]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[1]                                                                                                                                                                                                                                                   ; HPSPERIPHERALEMAC_X77_Y39_N111               ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[21]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[23]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[25]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[27]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[29]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[31]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[33]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[35]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[37]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSPIMASTER_X87_Y53_N111          ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[3]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X87_Y58_N111               ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[43]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[45]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[47]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[49]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[51]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[53]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[55]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[5]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X87_Y58_N111               ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[7]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X87_Y58_N111               ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[9]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X87_Y58_N111               ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                         ; LABCELL_X10_Y2_N27                           ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2                                                                                                                                                                                                                                                   ; MLABCELL_X6_Y2_N21                           ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                                                                                 ; LABCELL_X4_Y1_N12                            ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|write~0                                                                                                                                                                                                                                                         ; LABCELL_X4_Y1_N15                            ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|fifo_rd~1                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X15_Y4_N48                          ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                                                                                                                                                                    ; FF_X16_Y3_N50                                ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|ien_AE~0                                                                                                                                                                                                                                                                                                                   ; LABCELL_X16_Y3_N51                           ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|r_val~0                                                                                                                                                                                                                                                                                                                    ; LABCELL_X10_Y2_N24                           ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|read_0                                                                                                                                                                                                                                                                                                                     ; FF_X15_Y4_N20                                ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2                                                                                                                                                               ; LABCELL_X10_Y4_N57                           ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                               ; LABCELL_X10_Y2_N45                           ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|wr_rfifo                                                                                                                                                                                                                                                                                                                   ; LABCELL_X10_Y4_N45                           ; 14      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_leds_0:leds_0|always0~1                                                                                                                                                                                                                                                                                                                            ; LABCELL_X24_Y5_N9                            ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                              ; LABCELL_X13_Y4_N51                           ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                                                                              ; MLABCELL_X21_Y6_N42                          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|write                                                                                                                                                                                                                                             ; MLABCELL_X25_Y2_N24                          ; 5       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                           ; MLABCELL_X21_Y3_N36                          ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                           ; MLABCELL_X21_Y3_N33                          ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                           ; MLABCELL_X21_Y3_N0                           ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                           ; MLABCELL_X21_Y3_N3                           ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                           ; MLABCELL_X21_Y3_N12                          ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                           ; MLABCELL_X21_Y3_N15                          ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                           ; MLABCELL_X21_Y3_N42                          ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                         ; FF_X27_Y3_N11                                ; 12      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem_used[1]~4                                                                                                                                                                                                                                       ; MLABCELL_X21_Y3_N48                          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                         ; FF_X27_Y3_N8                                 ; 12      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                         ; FF_X27_Y3_N29                                ; 12      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                         ; FF_X27_Y3_N17                                ; 12      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                         ; FF_X27_Y3_N26                                ; 12      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                         ; FF_X27_Y3_N14                                ; 12      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                   ; LABCELL_X22_Y5_N51                           ; 35      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                   ; MLABCELL_X21_Y6_N18                          ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                                   ; MLABCELL_X21_Y6_N24                          ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                       ; LABCELL_X16_Y5_N18                           ; 68      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                               ; MLABCELL_X21_Y3_N57                          ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_data_master_limiter|pending_response_count[3]~0                                                                                                                                                                                                                     ; LABCELL_X12_Y4_N33                           ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_data_master_limiter|save_dest_id~0                                                                                                                                                                                                                                  ; LABCELL_X16_Y5_N36                           ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter|pending_response_count[3]~0                                                                                                                                                                                                              ; LABCELL_X18_Y2_N57                           ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter|save_dest_id~0                                                                                                                                                                                                                           ; LABCELL_X22_Y5_N54                           ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|data_reg[3]~0                                                                                                                                                                                                                              ; LABCELL_X29_Y3_N42                           ; 42      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                    ; FF_X23_Y5_N8                                 ; 70      ; Clock enable, Sync. clear, Sync. load              ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|always10~1                                                                                                                                                                                                                                 ; LABCELL_X19_Y3_N39                           ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|always9~0                                                                                                                                                                                                                                  ; MLABCELL_X21_Y3_N54                          ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                        ; LABCELL_X13_Y4_N24                           ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|update_grant~0                                                                                                                                                                                                                                            ; LABCELL_X13_Y4_N36                           ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                        ; LABCELL_X23_Y5_N0                            ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|update_grant~0                                                                                                                                                                                                                                            ; LABCELL_X23_Y5_N27                           ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:buttons_0_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                  ; LABCELL_X43_Y42_N45                          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:buttons_0_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                    ; LABCELL_X43_Y42_N9                           ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:buttons_0_s1_agent_rsp_fifo|read~0                                                                                                                                                                                                                                                       ; LABCELL_X43_Y42_N15                          ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_0_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                      ; LABCELL_X43_Y37_N45                          ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                        ; LABCELL_X43_Y41_N3                           ; 22      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|read~0                                                                                                                                                                                                                                                           ; LABCELL_X43_Y41_N0                           ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_1_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                      ; MLABCELL_X52_Y36_N9                          ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                        ; LABCELL_X50_Y34_N42                          ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|read~0                                                                                                                                                                                                                                                           ; LABCELL_X51_Y34_N51                          ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_2_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                      ; LABCELL_X45_Y34_N9                           ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                        ; LABCELL_X46_Y34_N9                           ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|read~0                                                                                                                                                                                                                                                           ; LABCELL_X45_Y34_N15                          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_3_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                      ; LABCELL_X53_Y35_N33                          ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                        ; LABCELL_X43_Y33_N27                          ; 22      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|read~0                                                                                                                                                                                                                                                           ; LABCELL_X43_Y33_N6                           ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_4_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                      ; LABCELL_X48_Y35_N15                          ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_4_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                        ; LABCELL_X46_Y35_N33                          ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_4_s1_agent_rsp_fifo|read~0                                                                                                                                                                                                                                                           ; LABCELL_X46_Y35_N39                          ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_5_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                      ; LABCELL_X46_Y33_N21                          ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_5_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                        ; LABCELL_X40_Y34_N0                           ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hex_5_s1_agent_rsp_fifo|read~0                                                                                                                                                                                                                                                           ; LABCELL_X40_Y34_N21                          ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:buttons_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                      ; LABCELL_X35_Y39_N15                          ; 28      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:buttons_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                       ; LABCELL_X40_Y40_N3                           ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                          ; LABCELL_X37_Y41_N36                          ; 35      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                           ; LABCELL_X45_Y41_N3                           ; 30      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                          ; LABCELL_X45_Y38_N21                          ; 35      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                           ; LABCELL_X46_Y36_N42                          ; 29      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex_2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                          ; LABCELL_X36_Y38_N30                          ; 36      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex_2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                           ; MLABCELL_X39_Y34_N33                         ; 30      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex_3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                          ; LABCELL_X36_Y37_N48                          ; 35      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex_3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                           ; LABCELL_X42_Y35_N48                          ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex_4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                          ; MLABCELL_X39_Y37_N0                          ; 36      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex_4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                           ; LABCELL_X43_Y36_N39                          ; 29      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex_5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                          ; LABCELL_X37_Y36_N18                          ; 35      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:hex_5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                           ; MLABCELL_X34_Y35_N36                         ; 35      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|internal_valid~0                                                                                                                                                                                                                              ; LABCELL_X42_Y43_N33                          ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~0                                                                                                                                                                                                                   ; LABCELL_X42_Y43_N42                          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|internal_valid~0                                                                                                                                                                                                                              ; LABCELL_X37_Y39_N0                           ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1                                                                                                                                                                                                                      ; LABCELL_X40_Y39_N18                          ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~0                                                                                                                                                                                                                   ; LABCELL_X40_Y39_N54                          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                            ; MLABCELL_X39_Y37_N36                         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|update_grant~0                                                                                                                                                                                                                                                ; MLABCELL_X39_Y37_N42                         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                            ; LABCELL_X36_Y37_N0                           ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_002|update_grant~0                                                                                                                                                                                                                                                ; LABCELL_X36_Y37_N18                          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                            ; LABCELL_X36_Y38_N54                          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_003|update_grant~0                                                                                                                                                                                                                                                ; LABCELL_X36_Y38_N48                          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                            ; LABCELL_X45_Y38_N6                           ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_004|update_grant~0                                                                                                                                                                                                                                                ; LABCELL_X45_Y38_N54                          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                            ; LABCELL_X37_Y41_N54                          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_005|update_grant~0                                                                                                                                                                                                                                                ; LABCELL_X37_Y41_N30                          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                            ; LABCELL_X35_Y39_N6                           ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_006|update_grant~0                                                                                                                                                                                                                                                ; LABCELL_X35_Y39_N30                          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                ; LABCELL_X37_Y38_N24                          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                    ; LABCELL_X37_Y36_N30                          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_dc_rd_addr_cnt[3]~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X12_Y6_N27                           ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_dc_rd_data_cnt[1]~0                                                                                                                                                                                                                                                                                                    ; MLABCELL_X8_Y7_N33                           ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_dc_rd_data_cnt[1]~1                                                                                                                                                                                                                                                                                                    ; MLABCELL_X8_Y7_N21                           ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_dc_wb_rd_en                                                                                                                                                                                                                                                                                                            ; LABCELL_X10_Y7_N57                           ; 4       ; Clock enable, Read enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_dc_wr_data_cnt[0]~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X10_Y7_N54                           ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_data_offset_match                                                                                                                                                                                                                                                                                           ; FF_X11_Y7_N32                                ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                                                                                               ; FF_X13_Y8_N50                                ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_wr_active                                                                                                                                                                                                                                                                                                      ; FF_X12_Y7_N43                                ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_ld_align_byte2_byte3_fill                                                                                                                                                                                                                                                                                              ; FF_X16_Y9_N17                                ; 17      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_stall                                                                                                                                                                                                                                                                                                              ; FF_X18_Y11_N2                                ; 71      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_mul_stall_d3                                                                                                                                                                                                                                                                                                           ; FF_X11_Y14_N35                               ; 39      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_slow_inst_result_en~0                                                                                                                                                                                                                                                                                                  ; LABCELL_X10_Y8_N24                           ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_stall                                                                                                                                                                                                                                                                                                                  ; LABCELL_X13_Y9_N39                           ; 791     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_wr_dst_reg_from_M                                                                                                                                                                                                                                                                                                      ; FF_X22_Y11_N4                                ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|Add7~1                                                                                                                                                                                                                                                                                                                   ; LABCELL_X13_Y15_N54                          ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|D_br_pred_not_taken                                                                                                                                                                                                                                                                                                      ; LABCELL_X22_Y8_N12                           ; 26      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                                                                   ; FF_X23_Y11_N29                               ; 34      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|D_ic_fill_starting~0                                                                                                                                                                                                                                                                                                     ; LABCELL_X23_Y8_N45                           ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|D_src1_hazard_E                                                                                                                                                                                                                                                                                                          ; LABCELL_X17_Y12_N57                          ; 34      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|E_hbreak_req                                                                                                                                                                                                                                                                                                             ; LABCELL_X17_Y8_N39                           ; 31      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|E_iw[0]                                                                                                                                                                                                                                                                                                                  ; FF_X19_Y8_N29                                ; 17      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|E_iw[4]                                                                                                                                                                                                                                                                                                                  ; FF_X16_Y8_N5                                 ; 34      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|E_src2[18]~1                                                                                                                                                                                                                                                                                                             ; LABCELL_X19_Y12_N9                           ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|E_src2[8]~0                                                                                                                                                                                                                                                                                                              ; LABCELL_X23_Y12_N39                          ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|Equal0~0                                                                                                                                                                                                                                                                                                                 ; LABCELL_X16_Y9_N36                           ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|Equal299~0                                                                                                                                                                                                                                                                                                               ; LABCELL_X19_Y9_N9                            ; 34      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|F_iw~0                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X8_Y4_N21                           ; 20      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|F_stall                                                                                                                                                                                                                                                                                                                  ; LABCELL_X22_Y11_N3                           ; 187     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|M_bht_wr_en_unfiltered                                                                                                                                                                                                                                                                                                   ; MLABCELL_X21_Y11_N0                          ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|M_br_cond_taken_history[0]~0                                                                                                                                                                                                                                                                                             ; MLABCELL_X21_Y11_N9                          ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|M_ctrl_mem                                                                                                                                                                                                                                                                                                               ; FF_X16_Y9_N23                                ; 37      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|M_ctrl_rdctl_inst                                                                                                                                                                                                                                                                                                        ; FF_X17_Y8_N44                                ; 37      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|M_pipe_flush                                                                                                                                                                                                                                                                                                             ; FF_X21_Y11_N56                               ; 44      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|M_pipe_flush_waddr[21]~1                                                                                                                                                                                                                                                                                                 ; MLABCELL_X25_Y10_N51                         ; 25      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|always122~0                                                                                                                                                                                                                                                                                                              ; MLABCELL_X15_Y8_N21                          ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|d_address_offset_field[0]~2                                                                                                                                                                                                                                                                                              ; LABCELL_X10_Y7_N0                            ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[22]~0                                                                                                                                                                                                                                                                                                        ; LABCELL_X10_Y7_N36                           ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|dc_data_wr_port_en                                                                                                                                                                                                                                                                                                       ; LABCELL_X10_Y8_N27                           ; 2       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|dc_tag_wr_port_en                                                                                                                                                                                                                                                                                                        ; LABCELL_X16_Y10_N57                          ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                                                                                                                                                                                                        ; MLABCELL_X15_Y6_N24                          ; 1466    ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|i_readdatavalid_d1                                                                                                                                                                                                                                                                                                       ; FF_X15_Y7_N13                                ; 7       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_offset[2]~0                                                                                                                                                                                                                                                                                                   ; MLABCELL_X25_Y5_N54                          ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|ic_fill_dp_offset_en~0                                                                                                                                                                                                                                                                                                   ; LABCELL_X23_Y8_N30                           ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                                                    ; LABCELL_X24_Y8_N30                           ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|ic_tag_clr_valid_bits_nxt                                                                                                                                                                                                                                                                                                ; LABCELL_X23_Y8_N0                            ; 10      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|ic_tag_wren                                                                                                                                                                                                                                                                                                              ; LABCELL_X23_Y8_N57                           ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|address[8]                                                                                                                                                                                                                                       ; FF_X13_Y6_N20                                ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:soc_system_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir                                                   ; MLABCELL_X6_Y4_N15                           ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|jxuir                              ; FF_X6_Y4_N31                                 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a               ; LABCELL_X4_Y4_N36                            ; 17      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0             ; LABCELL_X4_Y5_N0                             ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b               ; LABCELL_X4_Y4_N48                            ; 37      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe                  ; FF_X1_Y4_N38                                 ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[14]~10                                ; MLABCELL_X3_Y6_N6                            ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[14]~9                                 ; MLABCELL_X3_Y6_N9                            ; 13      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[23]~13                                ; MLABCELL_X3_Y6_N36                           ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[23]~14                                ; MLABCELL_X3_Y6_N54                           ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[37]~20                                ; MLABCELL_X3_Y6_N0                            ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                                            ; MLABCELL_X6_Y4_N18                           ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_break:the_soc_system_nios2_qsys_0_nios2_oci_break|break_readreg[23]~0                                                                                                                                          ; LABCELL_X4_Y5_N18                            ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_break:the_soc_system_nios2_qsys_0_nios2_oci_break|break_readreg[23]~1                                                                                                                                          ; LABCELL_X1_Y5_N42                            ; 32      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|resetrequest                                                                                                                                                 ; FF_X8_Y6_N35                                 ; 7       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|MonDReg[0]~1                                                                                                                                                       ; LABCELL_X4_Y4_N15                            ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|MonDReg[15]~0                                                                                                                                                      ; MLABCELL_X8_Y5_N57                           ; 22      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|MonDReg[26]~7                                                                                                                                                      ; MLABCELL_X6_Y4_N48                           ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|ociram_wr_en~0                                                                                                                                                     ; MLABCELL_X6_Y4_N27                           ; 2       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                                 ; PLLOUTPUTCOUNTER_X0_Y20_N1                   ; 3276    ; Clock                                              ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; soc_system:soc_system_inst|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                                                                                                                                                                                 ; PLLOUTPUTCOUNTER_X0_Y21_N1                   ; 641     ; Clock                                              ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; soc_system:soc_system_inst|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                            ; FF_X36_Y34_N17                               ; 1137    ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_early_rst                                                                                                                                                                                                                                                       ; FF_X11_Y5_N32                                ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                        ; FF_X22_Y6_N14                                ; 414     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_rst_controller_002:rst_controller_003|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                ; FF_X21_Y5_N14                                ; 504     ; Async. clear, Async. load, Clock enable            ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|WideOr16~0                                                                                                                                                                                                                                                                                                   ; LABCELL_X29_Y1_N51                           ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|active_rnw~2                                                                                                                                                                                                                                                                                                 ; LABCELL_X30_Y3_N15                           ; 47      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_addr[3]~2                                                                                                                                                                                                                                                                                                  ; MLABCELL_X28_Y2_N54                          ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_state.000010000                                                                                                                                                                                                                                                                                            ; FF_X29_Y2_N49                                ; 23      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|m_state.001000000                                                                                                                                                                                                                                                                                            ; FF_X27_Y2_N13                                ; 21      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe                                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X24_Y0_N56                        ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_1                                                                                                                                                                                                                                                                                              ; DDIOOECELL_X26_Y0_N96                        ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_10                                                                                                                                                                                                                                                                                             ; DDIOOECELL_X30_Y0_N39                        ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_11                                                                                                                                                                                                                                                                                             ; DDIOOECELL_X18_Y0_N96                        ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_12                                                                                                                                                                                                                                                                                             ; DDIOOECELL_X32_Y0_N56                        ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_13                                                                                                                                                                                                                                                                                             ; DDIOOECELL_X32_Y0_N39                        ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_14                                                                                                                                                                                                                                                                                             ; DDIOOECELL_X26_Y0_N79                        ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_15                                                                                                                                                                                                                                                                                             ; DDIOOECELL_X24_Y0_N39                        ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_2                                                                                                                                                                                                                                                                                              ; DDIOOECELL_X28_Y0_N39                        ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_3                                                                                                                                                                                                                                                                                              ; DDIOOECELL_X28_Y0_N56                        ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_4                                                                                                                                                                                                                                                                                              ; DDIOOECELL_X30_Y0_N56                        ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_5                                                                                                                                                                                                                                                                                              ; DDIOOECELL_X18_Y0_N79                        ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_6                                                                                                                                                                                                                                                                                              ; DDIOOECELL_X34_Y0_N62                        ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_7                                                                                                                                                                                                                                                                                              ; DDIOOECELL_X34_Y0_N45                        ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_8                                                                                                                                                                                                                                                                                              ; DDIOOECELL_X34_Y0_N79                        ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|oe~_Duplicate_9                                                                                                                                                                                                                                                                                              ; DDIOOECELL_X34_Y0_N96                        ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|soc_system_sdram_controller_0_input_efifo_module:the_soc_system_sdram_controller_0_input_efifo_module|entry_0[43]~0                                                                                                                                                                                          ; MLABCELL_X25_Y3_N12                          ; 44      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_sdram_controller_0:sdram_controller_0|soc_system_sdram_controller_0_input_efifo_module:the_soc_system_sdram_controller_0_input_efifo_module|entry_1[43]~0                                                                                                                                                                                          ; MLABCELL_X25_Y3_N18                          ; 44      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                            ; Location                              ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0] ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 3       ; Global Clock         ; GCLK9            ; --                        ;
; soc_system:soc_system_inst|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|fboutclk_wire[0]                      ; FRACTIONALPLL_X0_Y15_N0               ; 1       ; Global Clock         ; --               ; --                        ;
; soc_system:soc_system_inst|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]                        ; PLLOUTPUTCOUNTER_X0_Y20_N1            ; 3276    ; Global Clock         ; GCLK1            ; --                        ;
; soc_system:soc_system_inst|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[1]                        ; PLLOUTPUTCOUNTER_X0_Y21_N1            ; 641     ; Global Clock         ; GCLK3            ; --                        ;
; soc_system:soc_system_inst|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[2]                        ; PLLOUTPUTCOUNTER_X0_Y19_N1            ; 1       ; Global Clock         ; GCLK2            ; --                        ;
+-----------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                      ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                         ; 1467    ;
; soc_system:soc_system_inst|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out             ; 1137    ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|A_stall                                                                                                                                   ; 791     ;
; soc_system:soc_system_inst|soc_system_rst_controller_002:rst_controller_003|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 504     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+-----------------------------------------------------+----------------------------------------------------------------+----------------------+-----------------+-----------------+-------------------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                         ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF                                                 ; Location                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+-----------------------------------------------------+----------------------------------------------------------------+----------------------+-----------------+-----------------+-------------------------------------------------------------------+
; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                                                ; M10K_X14_Y4_N0                                                 ; Don't care           ; New data        ; New data        ; No - Latch Type Behaviour                                         ;
; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                                                ; M10K_X14_Y2_N0                                                 ; Don't care           ; New data        ; New data        ; No - Latch Type Behaviour                                         ;
; soc_system:soc_system_inst|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM                                                                                                                                                                        ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 128   ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0          ; None                                                ; M10K_X26_Y2_N0                                                 ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_bht_module:soc_system_nios2_qsys_0_bht|altsyncram:the_altsyncram|altsyncram_40o1:auto_generated|ALTSYNCRAM                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1           ; 0          ; soc_system_nios2_qsys_0_bht_ram.mif                 ; M10K_X26_Y11_N0                                                ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_dc_data_module:soc_system_nios2_qsys_0_dc_data|altsyncram:the_altsyncram|altsyncram_40j1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2           ; 0          ; None                                                ; M10K_X5_Y8_N0, M10K_X5_Y9_N0                                   ; Don't care           ; New data        ; New data        ; No - Address Too Wide                                             ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_dc_tag_module:soc_system_nios2_qsys_0_dc_tag|altsyncram:the_altsyncram|altsyncram_4ln1:auto_generated|ALTSYNCRAM                                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 19           ; 64           ; 19           ; yes                    ; no                      ; yes                    ; no                      ; 1216  ; 64                          ; 19                          ; 64                          ; 19                          ; 1216                ; 1           ; 0          ; soc_system_nios2_qsys_0_dc_tag_ram.mif              ; M10K_X14_Y10_N0                                                ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_dc_victim_module:soc_system_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256   ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1           ; 0          ; None                                                ; M10K_X5_Y7_N0                                                  ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_ic_data_module:soc_system_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4           ; 0          ; None                                                ; M10K_X26_Y9_N0, M10K_X14_Y7_N0, M10K_X14_Y8_N0, M10K_X14_Y9_N0 ; Don't care           ; New data        ; New data        ; No - Address Too Wide                                             ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_ic_tag_module:soc_system_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_fco1:auto_generated|ALTSYNCRAM                                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 24           ; 128          ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 3072  ; 128                         ; 24                          ; 128                         ; 24                          ; 3072                ; 1           ; 0          ; soc_system_nios2_qsys_0_ic_tag_ram.mif              ; M10K_X26_Y7_N0                                                 ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|soc_system_nios2_qsys_0_ociram_sp_ram_module:soc_system_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_eof1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192  ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1           ; 0          ; soc_system_nios2_qsys_0_ociram_default_contents.mif ; M10K_X5_Y5_N0                                                  ; Don't care           ; New data        ; New data        ; No - Single Port Feed Through New Data with Unregistered Data Out ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_a_module:soc_system_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_4en1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; soc_system_nios2_qsys_0_rf_ram_a.mif                ; M10K_X14_Y13_N0                                                ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_b_module:soc_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_5en1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; soc_system_nios2_qsys_0_rf_ram_b.mif                ; M10K_X14_Y12_N0                                                ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+-----------------------------------------------------+----------------------------------------------------------------+----------------------+-----------------+-----------------+-------------------------------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 18x18               ; 2           ;
; Total number of DSP blocks      ; 2           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 2           ;
+---------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                                                                                                                                                                                           ; Mode              ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Independent 18x18 ; DSP_X20_Y14_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_mult_cell:the_soc_system_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Independent 18x18 ; DSP_X20_Y16_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 9,686 / 289,320 ( 3 % )   ;
; C12 interconnects                           ; 81 / 13,420 ( < 1 % )     ;
; C2 interconnects                            ; 2,897 / 119,108 ( 2 % )   ;
; C4 interconnects                            ; 1,542 / 56,300 ( 3 % )    ;
; DQS bus muxes                               ; 4 / 25 ( 16 % )           ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 4 / 25 ( 16 % )           ;
; Direct links                                ; 1,064 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 4 / 16 ( 25 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 1 / 6 ( 17 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 38 / 67 ( 57 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 73 / 156 ( 47 % )         ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 2,328 / 84,580 ( 3 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 217 / 12,676 ( 2 % )      ;
; R14/C12 interconnect drivers                ; 261 / 20,720 ( 1 % )      ;
; R3 interconnects                            ; 3,731 / 130,992 ( 3 % )   ;
; R6 interconnects                            ; 5,826 / 266,960 ( 2 % )   ;
; Spine clocks                                ; 10 / 360 ( 3 % )          ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 16    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 12    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 233          ; 37           ; 233          ; 0            ; 32           ; 237       ; 233          ; 0            ; 237       ; 237       ; 25           ; 46           ; 0            ; 0            ; 0            ; 25           ; 46           ; 0            ; 0            ; 0            ; 4            ; 46           ; 71           ; 0            ; 0            ; 0            ; 0            ; 146          ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 200          ; 4            ; 237          ; 205          ; 0         ; 4            ; 237          ; 0         ; 0         ; 212          ; 191          ; 237          ; 237          ; 237          ; 212          ; 191          ; 237          ; 237          ; 237          ; 233          ; 191          ; 166          ; 237          ; 237          ; 237          ; 237          ; 91           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; DRAM_ADDR[0]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[1]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[2]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[3]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[4]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[5]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[6]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[7]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[8]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[9]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[10]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[11]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_ADDR[12]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_BA[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_BA[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_CAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_CKE            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_CLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_CS_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_LDQM           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_RAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_UDQM           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_WE_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX0_N[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX0_N[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX0_N[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX0_N[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX0_N[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX0_N[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX0_N[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX1_N[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX1_N[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX1_N[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX1_N[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX1_N[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX1_N[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX1_N[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX2_N[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX2_N[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX2_N[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX2_N[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX2_N[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX2_N[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX2_N[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX3_N[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX3_N[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX3_N[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX3_N[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX3_N[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX3_N[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX3_N[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX4_N[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX4_N[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX4_N[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX4_N[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX4_N[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX4_N[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX4_N[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX5_N[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX5_N[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX5_N[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX5_N[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX5_N[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX5_N[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HEX5_N[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[8]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LEDR[9]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_ADDR[0]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[1]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[2]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[3]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[4]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[5]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[6]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[7]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[8]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[9]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[10]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[11]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[12]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[13]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[14]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[0]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[2]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CAS_N      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CK_N       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_CK_P       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_CKE        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CS_N       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[0]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[2]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[3]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ODT        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RAS_N      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RESET_N    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_WE_N       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_GTX_CLK    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_MDC        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[0] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[1] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[2] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[3] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_EN      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_DCLK      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_NCSO      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_CLK          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SPIM_CLK        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SPIM_MOSI       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_UART_TX         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_STP         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[2]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[3]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[4]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[5]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[6]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[7]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[8]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[9]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[10]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[11]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[12]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[13]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[14]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_DQ[15]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_CONV_USB_N      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[0]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[2]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[3]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[4]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[5]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[6]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[7]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[8]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[9]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[10]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[11]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[12]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[13]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[14]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[15]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[16]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[17]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[18]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[19]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[20]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[21]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[22]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[23]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[24]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[25]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[26]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[27]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[28]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[29]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[30]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[31]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQS_N[0]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[1]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[2]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[3]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[0]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[1]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[2]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[3]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_INT_N      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_MDIO       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_DATA[0]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_DATA[1]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_DATA[2]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_FLASH_DATA[3]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_GSENSOR_INT     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C_CONTROL     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C1_SCLK       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C1_SDAT       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C2_SCLK       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C2_SDAT       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_KEY_N           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_LED             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_LTC_GPIO        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_CMD          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[0]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[2]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[3]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SPIM_SS         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[0]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[1]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[2]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[3]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[4]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[5]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[6]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[7]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_RX_DATA[0] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[1] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[2] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[3] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_CLK     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DV      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_SPIM_MISO       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_UART_RX         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_USB_CLKOUT      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_USB_DIR         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_USB_NXT         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RZQ        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY_N[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY_N[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY_N[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY_N[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[5]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[4]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[9]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[8]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[7]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[6]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+--------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                      ;
+-------------------------+----------------------+-------------------+
; Source Clock(s)         ; Destination Clock(s) ; Delay Added in ns ;
+-------------------------+----------------------+-------------------+
; altera_reserved_tck     ; altera_reserved_tck  ; 233.9             ;
; altera_reserved_tck,I/O ; altera_reserved_tck  ; 12.3              ;
+-------------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                                                              ; Destination Register                                                                                                                                                                                                                                                                                                                                     ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[7]    ; 1.632             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[7]    ; 1.449             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                          ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[7]    ; 1.422             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; 1.170             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; 1.144             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; 1.141             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                                                                                     ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                                 ; 1.013             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                                                                                     ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                                 ; 1.013             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                                                                                     ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                                 ; 1.013             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                                                     ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                                 ; 0.994             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 0.970             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; 0.964             ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[23]                                                       ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[22]   ; 0.950             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                           ; 0.947             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                    ; 0.945             ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[6]    ; 0.943             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; 0.938             ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[24]                                                       ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[23]   ; 0.937             ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[17]                                                       ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[16]   ; 0.937             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                           ; 0.932             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[15]   ; 0.927             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                    ; 0.924             ;
; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                                         ; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                     ; 0.911             ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|DRsize.000                                                   ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[0]    ; 0.910             ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[37]                                                       ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[36]   ; 0.908             ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[34]                                                       ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[33]   ; 0.900             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; 0.895             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; 0.894             ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[0]    ; 0.892             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                                                                     ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                                 ; 0.886             ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[29]                                                       ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[28]   ; 0.884             ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[19]                                                       ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[18]   ; 0.884             ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[21]                                                       ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[20]   ; 0.884             ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[27]                                                       ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[26]   ; 0.884             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; 0.884             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                      ; 0.883             ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[2]                                                        ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[1]    ; 0.877             ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[4]                                                        ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[3]    ; 0.877             ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[6]                                                        ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[5]    ; 0.877             ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[25]                                                       ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[24]   ; 0.877             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; 0.877             ;
; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                            ; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                        ; 0.876             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; 0.874             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; 0.872             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 0.872             ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|MonDReg[14]                                                                                                                                                                            ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[15]   ; 0.870             ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_break:the_soc_system_nios2_qsys_0_nios2_oci_break|break_readreg[14]                                                                                                                                                                ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[15]   ; 0.870             ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[15]                                                       ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[15]   ; 0.870             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                               ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[15]   ; 0.870             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                               ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[15]   ; 0.870             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; 0.870             ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[20]                                                       ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[19]   ; 0.869             ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[22]                                                       ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[21]   ; 0.869             ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[30]                                                       ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[29]   ; 0.869             ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[28]                                                       ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[27]   ; 0.869             ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[26]                                                       ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[25]   ; 0.869             ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[18]                                                       ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[17]   ; 0.869             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; 0.867             ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|DRsize.010                                                   ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[15]   ; 0.865             ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[5]                                                        ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[4]    ; 0.862             ;
; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                         ; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                     ; 0.861             ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[3]                                                        ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[2]    ; 0.861             ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[9]                                                        ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[8]    ; 0.859             ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[11]                                                       ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[10]   ; 0.859             ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[13]                                                       ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[12]   ; 0.859             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; 0.859             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; 0.857             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 0.857             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; 0.855             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; 0.849             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ; 0.849             ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[10]                                                       ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[9]    ; 0.846             ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[12]                                                       ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[11]   ; 0.846             ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[14]                                                       ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[13]   ; 0.846             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; 0.841             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; 0.839             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; 0.833             ;
; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                            ; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                        ; 0.833             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; 0.832             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 0.832             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; 0.831             ;
; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                     ; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                     ; 0.826             ;
; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                               ; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                     ; 0.826             ;
; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                            ; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                     ; 0.826             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; 0.826             ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                                                                          ; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                     ; 0.826             ;
; altera_internal_jtag~FF_20                                                                                                                                                                                                                                                                                                                                                                                   ; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                     ; 0.826             ;
; altera_internal_jtag~FF_39                                                                                                                                                                                                                                                                                                                                                                                   ; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                     ; 0.826             ;
; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                         ; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                     ; 0.820             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 0.818             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 0.818             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 0.818             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 0.818             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 0.818             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 0.817             ;
; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                         ; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                     ; 0.811             ;
; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                         ; soc_system:soc_system_inst|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                     ; 0.811             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; 0.802             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                                                                                     ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                 ; 0.783             ;
; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[16]                                                       ; soc_system:soc_system_inst|soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[15]   ; 0.781             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device 5CSEMA5F31C6 for design "DE1_SOC_demo"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (21300): LOCKED port on the PLL is not properly connected on instance "soc_system:soc_system_inst|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL soc_system:soc_system_inst|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL
Info (11178): Promoted 4 clocks (4 global)
    Info (11162): soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 3 fanout uses global clock CLKCTRL_G9
    Info (11162): soc_system:soc_system_inst|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 3515 fanout uses global clock CLKCTRL_G1
    Info (11162): soc_system:soc_system_inst|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[2]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G2
    Info (11162): soc_system:soc_system_inst|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 with 624 fanout uses global clock CLKCTRL_G3
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:01
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/soc_system_nios2_qsys_0.sdc'
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 551
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk] File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332174): Ignored filter at hps_sdram_p0.sdc(552): *:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 552
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc'
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 1
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 1
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CLK] File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 1
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 2
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 2
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD0] File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 2
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 3
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 3
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD1] File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 3
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 4
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 4
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD2] File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 4
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 5
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 5
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD3] File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 5
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 6
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 6
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD0] -to * File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 6
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 7
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_MDIO] -to * File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 8
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDIO] File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 8
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 9
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 9
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDC] File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 9
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 10
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 10
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CTL] -to * File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 10
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 11
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 11
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CTL] File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 11
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 12
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 12
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CLK] -to * File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 12
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 13
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 13
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD1] -to * File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 13
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 14
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 14
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD2] -to * File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 14
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 15
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 15
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD3] -to * File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 15
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 16
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO0] -to * File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 17
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO0] File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 17
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 18
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO1] -to * File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 19
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO1] File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 19
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 20
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO2] -to * File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 21
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO2] File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 21
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(22): Argument <from> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 22
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO3] -to * File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(23): Argument <to> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 23
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO3] File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 23
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 24
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 24
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_SS0] File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 24
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(25): Argument <to> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 25
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_CLK] File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 25
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 26
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(26): Argument <from> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 26
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_CMD] -to * File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 26
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(27): Argument <to> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 27
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CMD] File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 27
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 28
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(28): Argument <from> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 28
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D0] -to * File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 28
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(29): Argument <to> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 29
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D0] File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 29
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 30
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(30): Argument <from> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 30
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D1] -to * File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 30
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(31): Argument <to> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 31
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D1] File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 31
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 32
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 32
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CLK] File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 32
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 33
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D2] -to * File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 34
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D2] File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 34
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 35
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D3] -to * File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 36
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D3] File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 36
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 37
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D0] -to * File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 38
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D0] File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 38
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 39
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D1] -to * File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 40
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D1] File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 40
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 41
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D2] -to * File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 42
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D2] File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 42
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 43
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 43
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D3] -to * File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 43
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 44
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D3] File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 44
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 45
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 45
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D4] -to * File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 45
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(46): Argument <to> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 46
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D4] File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 46
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 47
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(47): Argument <from> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 47
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D5] -to * File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 47
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 48
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D5] File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 48
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 49
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(49): Argument <from> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 49
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D6] -to * File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 49
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(50): Argument <to> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 50
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D6] File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 50
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 51
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(51): Argument <from> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 51
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D7] -to * File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 51
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(52): Argument <to> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 52
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D7] File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 52
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 53
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(53): Argument <from> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 53
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_CLK] -to * File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 53
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 54
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(54): Argument <to> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 54
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_STP] File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 54
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 55
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(55): Argument <from> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 55
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_DIR] -to * File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 55
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 56
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(56): Argument <from> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 56
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_NXT] -to * File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 56
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(57): hps_io_hps_io_spim1_inst_CLK could not be matched with a port File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 57
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(57): Argument <to> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 57
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_CLK] File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 57
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(58): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 58
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(58): Argument <to> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 58
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_MOSI] File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 58
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(59): hps_io_hps_io_spim1_inst_MISO could not be matched with a port File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 59
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(59): Argument <from> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 59
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_spim1_inst_MISO] -to * File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 59
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(60): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 60
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(60): Argument <to> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 60
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_SS0] File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 60
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(61): hps_io_hps_io_uart0_inst_RX could not be matched with a port File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 61
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(61): Argument <from> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 61
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_uart0_inst_RX] -to * File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 61
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(62): hps_io_hps_io_uart0_inst_TX could not be matched with a port File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 62
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(62): Argument <to> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 62
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_uart0_inst_TX] File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 62
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(63): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 63
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(63): Argument <from> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 63
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c0_inst_SDA] -to * File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 63
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(64): Argument <to> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 64
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c0_inst_SDA] File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 64
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(65): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 65
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(65): Argument <from> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 65
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c0_inst_SCL] -to * File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 65
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(66): Argument <to> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 66
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c0_inst_SCL] File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 66
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(67): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 67
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(67): Argument <from> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 67
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SDA] -to * File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 67
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(68): Argument <to> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 68
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SDA] File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 68
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(69): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 69
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(69): Argument <from> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 69
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SCL] -to * File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 69
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(70): Argument <to> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 70
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SCL] File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 70
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 71
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(71): Argument <from> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 71
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO09] -to * File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 71
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(72): Argument <to> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 72
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO09] File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 72
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(73): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 73
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(73): Argument <from> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 73
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO35] -to * File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 73
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(74): Argument <to> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 74
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO35] File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 74
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(75): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 75
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(75): Argument <from> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 75
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO40] -to * File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 75
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(76): Argument <to> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 76
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO40] File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 76
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(77): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 77
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(77): Argument <from> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 77
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO48] -to * File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 77
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(78): Argument <to> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 78
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO48] File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 78
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(79): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 79
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(79): Argument <from> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 79
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO53] -to * File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 79
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(80): Argument <to> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 80
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO53] File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 80
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(81): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 81
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(81): Argument <from> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 81
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO54] -to * File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 81
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(82): Argument <to> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 82
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO54] File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 82
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(83): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 83
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(83): Argument <from> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 83
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO61] -to * File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 83
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(84): Argument <to> is an empty collection File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 84
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO61] File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 84
Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3425 is being clocked by CLOCK_50
Warning (332060): Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT
Warning (332060): Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK
Warning (332060): Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: soc_system_inst|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 18 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
    Info (332111):    2.500 HPS_DDR3_CK_N
    Info (332111):    2.500 HPS_DDR3_CK_P
    Info (332111):    2.500 HPS_DDR3_DQS_N[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[3]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_OUT
    Info (332111):    2.500 soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    2.500 soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
    Info (332111):    2.500 soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[15]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[14]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[13]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 26 registers into blocks of type EC
    Extra Info (176218): Packed 64 registers into blocks of type DSP block
    Extra Info (176218): Packed 16 registers into blocks of type I/O input buffer
    Extra Info (176218): Packed 53 registers into blocks of type I/O output buffer
    Extra Info (176220): Created 50 register duplicates
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ADC_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DIN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DOUT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_BCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_XCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK2_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK3_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK4_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_11" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_12" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_9" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_11" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_12" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_13" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_14" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_15" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_9" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FPGA_I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FPGA_I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_11" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_12" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_13" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_14" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_15" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_16" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_17" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_18" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_19" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_20" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_21" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_22" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_23" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_24" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_25" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_26" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_28" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_29" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_30" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_31" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_32" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_33" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_34" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_35" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_9" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_11" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_12" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_13" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_14" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_15" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_16" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_17" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_18" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_19" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_20" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_21" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_22" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_23" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_24" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_25" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_26" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_28" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_29" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_30" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_31" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_32" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_33" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_34" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_35" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_9" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_11" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_12" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_13" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_14" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_9" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_BA_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_BA_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_BA_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DM_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DM_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DM_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DM_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_N_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_N_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_N_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_N_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_P_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_P_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_P_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_P_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_11" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_12" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_13" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_14" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_15" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_16" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_17" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_18" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_19" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_20" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_21" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_22" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_23" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_24" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_25" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_26" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_28" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_29" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_30" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_31" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_9" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_RX_DATA_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_RX_DATA_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_RX_DATA_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_RX_DATA_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_TX_DATA_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_TX_DATA_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_TX_DATA_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_TX_DATA_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_FLASH_DATA_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_FLASH_DATA_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_FLASH_DATA_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_FLASH_DATA_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SD_DATA_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SD_DATA_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SD_DATA_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SD_DATA_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY_N_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY_N_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY_N_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY_N_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR_8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR_9" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_9" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_CLK27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_VS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_BLANK_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_SYNC_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_VS" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:31
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:30
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:28
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:21
Info (11888): Total time spent on timing analysis during the Fitter is 6.30 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:38
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin HPS_SPIM_SS has a permanently enabled output enable File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd Line: 102
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[8] uses the SSTL-15 Class I I/O standard File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd Line: 67
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[0] uses the SSTL-15 Class I I/O standard File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd Line: 67
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[1] uses the SSTL-15 Class I I/O standard File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd Line: 67
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[2] uses the SSTL-15 Class I I/O standard File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd Line: 67
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[3] uses the SSTL-15 Class I I/O standard File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd Line: 67
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[4] uses the SSTL-15 Class I I/O standard File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd Line: 67
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[5] uses the SSTL-15 Class I I/O standard File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd Line: 67
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[6] uses the SSTL-15 Class I I/O standard File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd Line: 67
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[7] uses the SSTL-15 Class I I/O standard File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd Line: 67
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[9] uses the SSTL-15 Class I I/O standard File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd Line: 67
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[10] uses the SSTL-15 Class I I/O standard File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd Line: 67
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[11] uses the SSTL-15 Class I I/O standard File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd Line: 67
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[12] uses the SSTL-15 Class I I/O standard File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd Line: 67
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[13] uses the SSTL-15 Class I I/O standard File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd Line: 67
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[14] uses the SSTL-15 Class I I/O standard File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd Line: 67
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[15] uses the SSTL-15 Class I I/O standard File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd Line: 67
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[16] uses the SSTL-15 Class I I/O standard File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd Line: 67
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[17] uses the SSTL-15 Class I I/O standard File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd Line: 67
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[18] uses the SSTL-15 Class I I/O standard File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd Line: 67
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[19] uses the SSTL-15 Class I I/O standard File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd Line: 67
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[20] uses the SSTL-15 Class I I/O standard File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd Line: 67
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[21] uses the SSTL-15 Class I I/O standard File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd Line: 67
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[22] uses the SSTL-15 Class I I/O standard File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd Line: 67
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[23] uses the SSTL-15 Class I I/O standard File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd Line: 67
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[24] uses the SSTL-15 Class I I/O standard File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd Line: 67
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[25] uses the SSTL-15 Class I I/O standard File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd Line: 67
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[26] uses the SSTL-15 Class I I/O standard File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd Line: 67
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[27] uses the SSTL-15 Class I I/O standard File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd Line: 67
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[28] uses the SSTL-15 Class I I/O standard File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd Line: 67
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[29] uses the SSTL-15 Class I I/O standard File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd Line: 67
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[30] uses the SSTL-15 Class I I/O standard File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd Line: 67
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[31] uses the SSTL-15 Class I I/O standard File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd Line: 67
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[0] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd Line: 68
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[1] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd Line: 68
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[2] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd Line: 68
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[3] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd Line: 68
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[0] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd Line: 69
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[1] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd Line: 69
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[2] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd Line: 69
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:soc_system_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[3] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/hdl/DE1_SoC_top_level.vhd Line: 69
Info (144001): Generated suppressed messages file C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/output_files/DE1_SOC_demo.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 580 warnings
    Info: Peak virtual memory: 7184 megabytes
    Info: Processing ended: Wed Feb 28 11:19:07 2024
    Info: Elapsed time: 00:03:13
    Info: Total CPU time (on all processors): 00:04:01


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/repos/quartus_proj/BM-CycloneV-DE1_SoC/DE1_SoC_demo/hw/quartus/output_files/DE1_SOC_demo.fit.smsg.


