// Seed: 3665331322
module module_0 ();
  logic id_1;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  module_0 modCall_1 ();
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout reg id_1;
  logic id_17 = -1;
  wire  id_18;
  logic id_19;
  always id_1 = id_6;
  assign id_17 = -1;
endmodule
