// Seed: 2235741407
module module_0 (
    input supply0 id_0,
    output supply0 id_1,
    input supply0 id_2,
    input tri1 id_3,
    input tri id_4,
    input wor id_5,
    input uwire id_6,
    output tri id_7,
    input supply1 id_8,
    output wand id_9,
    output tri0 id_10,
    output wand id_11
);
endmodule
module module_1 (
    input  wire id_0,
    output tri1 id_1,
    input  tri1 id_2,
    input  tri0 id_3
);
  logic [7:0] id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12;
  assign id_12[(1)] = -1;
  xor primCall (id_1, id_10, id_6, id_0, id_8, id_3, id_12, id_2, id_7, id_11, id_5, id_9);
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_0,
      id_0,
      id_3,
      id_3,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1
  );
endmodule
