--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml logipi_camera.twx logipi_camera.ncd -o logipi_camera.twr
logipi_camera.pcf -ucf logipi_ra3.ucf

Design file:              logipi_camera.ncd
Physical constraint file: logipi_camera.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.21 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_PER_CLK50 = PERIOD TIMEGRP "clk50_grp" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PER_CLK50 = PERIOD TIMEGRP "clk50_grp" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: sys_clocks_gen/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: sys_clocks_gen/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: sys_clocks_gen/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: sys_clocks_gen/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: sys_clocks_gen/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: sys_clocks_gen/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 17.780ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.220ns (450.450MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: sys_clocks_gen/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: sys_clocks_gen/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: sys_clocks_gen/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PER_CLK32 = PERIOD TIMEGRP "clk32_grp" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 859 paths analyzed, 212 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.482ns.
--------------------------------------------------------------------------------

Paths for end point mem_interface0/data_out_sr_2 (SLICE_X3Y59.B2), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/bit_count_0 (FF)
  Destination:          mem_interface0/data_out_sr_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.437ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.335 - 0.345)
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 0.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/bit_count_0 to mem_interface0/data_out_sr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y59.CQ       Tcko                  0.476   mem_interface0/bit_count<1>
                                                       mem_interface0/bit_count_0
    SLICE_X9Y54.A1       net (fanout=7)        1.493   mem_interface0/bit_count<0>
    SLICE_X9Y54.A        Tilo                  0.259   mem_interface0/GND_63_o_GND_63_o_equal_7_o
                                                       mem_interface0/GND_63_o_GND_63_o_equal_7_o<3>1
    SLICE_X3Y59.B2       net (fanout=16)       2.836   mem_interface0/GND_63_o_GND_63_o_equal_7_o
    SLICE_X3Y59.CLK      Tas                   0.373   mem_interface0/data_out_sr<4>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT8
                                                       mem_interface0/data_out_sr_2
    -------------------------------------------------  ---------------------------
    Total                                      5.437ns (1.108ns logic, 4.329ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/bit_count_1 (FF)
  Destination:          mem_interface0/data_out_sr_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.940ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.335 - 0.345)
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 0.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/bit_count_1 to mem_interface0/data_out_sr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y59.DQ       Tcko                  0.476   mem_interface0/bit_count<1>
                                                       mem_interface0/bit_count_1
    SLICE_X9Y54.A5       net (fanout=6)        0.996   mem_interface0/bit_count<1>
    SLICE_X9Y54.A        Tilo                  0.259   mem_interface0/GND_63_o_GND_63_o_equal_7_o
                                                       mem_interface0/GND_63_o_GND_63_o_equal_7_o<3>1
    SLICE_X3Y59.B2       net (fanout=16)       2.836   mem_interface0/GND_63_o_GND_63_o_equal_7_o
    SLICE_X3Y59.CLK      Tas                   0.373   mem_interface0/data_out_sr<4>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT8
                                                       mem_interface0/data_out_sr_2
    -------------------------------------------------  ---------------------------
    Total                                      4.940ns (1.108ns logic, 3.832ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/bit_count_3 (FF)
  Destination:          mem_interface0/data_out_sr_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.551ns (Levels of Logic = 2)
  Clock Path Skew:      0.003ns (0.335 - 0.332)
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 0.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/bit_count_3 to mem_interface0/data_out_sr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y54.AMUX     Tshcko                0.518   mem_interface0/GND_63_o_GND_63_o_equal_7_o
                                                       mem_interface0/bit_count_3
    SLICE_X9Y54.A2       net (fanout=5)        0.565   mem_interface0/bit_count<3>
    SLICE_X9Y54.A        Tilo                  0.259   mem_interface0/GND_63_o_GND_63_o_equal_7_o
                                                       mem_interface0/GND_63_o_GND_63_o_equal_7_o<3>1
    SLICE_X3Y59.B2       net (fanout=16)       2.836   mem_interface0/GND_63_o_GND_63_o_equal_7_o
    SLICE_X3Y59.CLK      Tas                   0.373   mem_interface0/data_out_sr<4>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT8
                                                       mem_interface0/data_out_sr_2
    -------------------------------------------------  ---------------------------
    Total                                      4.551ns (1.150ns logic, 3.401ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_interface0/data_out_sr_3 (SLICE_X3Y59.C3), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/addr_bus_latched_14 (FF)
  Destination:          mem_interface0/data_out_sr_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.131ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.335 - 0.339)
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 0.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/addr_bus_latched_14 to mem_interface0/data_out_sr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y60.DMUX    Tshcko                0.518   mem_interface0/addr_bus_latched<15>
                                                       mem_interface0/addr_bus_latched_14
    SLICE_X11Y59.D2      net (fanout=2)        1.003   mem_interface0/addr_bus_latched<14>
    SLICE_X11Y59.D       Tilo                  0.259   cs_preview_fifo<15>1
                                                       cs_preview_fifo<15>2
    SLICE_X9Y58.C1       net (fanout=5)        0.780   cs_preview_fifo<15>1
    SLICE_X9Y58.C        Tilo                  0.259   fifo_preview/fifo_A/wr_old
                                                       cs_preview_fifo<15>3
    SLICE_X3Y59.C3       net (fanout=17)       1.939   cs_preview_fifo
    SLICE_X3Y59.CLK      Tas                   0.373   mem_interface0/data_out_sr<4>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT9
                                                       mem_interface0/data_out_sr_3
    -------------------------------------------------  ---------------------------
    Total                                      5.131ns (1.409ns logic, 3.722ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/addr_bus_latched_8 (FF)
  Destination:          mem_interface0/data_out_sr_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.853ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.335 - 0.341)
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 0.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/addr_bus_latched_8 to mem_interface0/data_out_sr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y61.BQ      Tcko                  0.476   mem_interface0/addr_bus_latched<10>
                                                       mem_interface0/addr_bus_latched_8
    SLICE_X9Y58.A1       net (fanout=2)        0.999   mem_interface0/addr_bus_latched<8>
    SLICE_X9Y58.A        Tilo                  0.259   fifo_preview/fifo_A/wr_old
                                                       cs_preview_fifo<15>1
    SLICE_X9Y58.C2       net (fanout=5)        0.548   cs_preview_fifo<15>
    SLICE_X9Y58.C        Tilo                  0.259   fifo_preview/fifo_A/wr_old
                                                       cs_preview_fifo<15>3
    SLICE_X3Y59.C3       net (fanout=17)       1.939   cs_preview_fifo
    SLICE_X3Y59.CLK      Tas                   0.373   mem_interface0/data_out_sr<4>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT9
                                                       mem_interface0/data_out_sr_3
    -------------------------------------------------  ---------------------------
    Total                                      4.853ns (1.367ns logic, 3.486ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/addr_bus_latched_9 (FF)
  Destination:          mem_interface0/data_out_sr_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.842ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.335 - 0.341)
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 0.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/addr_bus_latched_9 to mem_interface0/data_out_sr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y61.CQ      Tcko                  0.476   mem_interface0/addr_bus_latched<10>
                                                       mem_interface0/addr_bus_latched_9
    SLICE_X11Y59.D1      net (fanout=2)        0.756   mem_interface0/addr_bus_latched<9>
    SLICE_X11Y59.D       Tilo                  0.259   cs_preview_fifo<15>1
                                                       cs_preview_fifo<15>2
    SLICE_X9Y58.C1       net (fanout=5)        0.780   cs_preview_fifo<15>1
    SLICE_X9Y58.C        Tilo                  0.259   fifo_preview/fifo_A/wr_old
                                                       cs_preview_fifo<15>3
    SLICE_X3Y59.C3       net (fanout=17)       1.939   cs_preview_fifo
    SLICE_X3Y59.CLK      Tas                   0.373   mem_interface0/data_out_sr<4>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT9
                                                       mem_interface0/data_out_sr_3
    -------------------------------------------------  ---------------------------
    Total                                      4.842ns (1.367ns logic, 3.475ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_interface0/data_out_sr_3 (SLICE_X3Y59.C6), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/bit_count_0 (FF)
  Destination:          mem_interface0/data_out_sr_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.037ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.335 - 0.345)
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 0.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/bit_count_0 to mem_interface0/data_out_sr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y59.CQ       Tcko                  0.476   mem_interface0/bit_count<1>
                                                       mem_interface0/bit_count_0
    SLICE_X9Y54.A1       net (fanout=7)        1.493   mem_interface0/bit_count<0>
    SLICE_X9Y54.A        Tilo                  0.259   mem_interface0/GND_63_o_GND_63_o_equal_7_o
                                                       mem_interface0/GND_63_o_GND_63_o_equal_7_o<3>1
    SLICE_X3Y59.C6       net (fanout=16)       2.436   mem_interface0/GND_63_o_GND_63_o_equal_7_o
    SLICE_X3Y59.CLK      Tas                   0.373   mem_interface0/data_out_sr<4>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT9
                                                       mem_interface0/data_out_sr_3
    -------------------------------------------------  ---------------------------
    Total                                      5.037ns (1.108ns logic, 3.929ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/bit_count_1 (FF)
  Destination:          mem_interface0/data_out_sr_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.540ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.335 - 0.345)
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 0.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/bit_count_1 to mem_interface0/data_out_sr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y59.DQ       Tcko                  0.476   mem_interface0/bit_count<1>
                                                       mem_interface0/bit_count_1
    SLICE_X9Y54.A5       net (fanout=6)        0.996   mem_interface0/bit_count<1>
    SLICE_X9Y54.A        Tilo                  0.259   mem_interface0/GND_63_o_GND_63_o_equal_7_o
                                                       mem_interface0/GND_63_o_GND_63_o_equal_7_o<3>1
    SLICE_X3Y59.C6       net (fanout=16)       2.436   mem_interface0/GND_63_o_GND_63_o_equal_7_o
    SLICE_X3Y59.CLK      Tas                   0.373   mem_interface0/data_out_sr<4>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT9
                                                       mem_interface0/data_out_sr_3
    -------------------------------------------------  ---------------------------
    Total                                      4.540ns (1.108ns logic, 3.432ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_interface0/bit_count_3 (FF)
  Destination:          mem_interface0/data_out_sr_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.151ns (Levels of Logic = 2)
  Clock Path Skew:      0.003ns (0.335 - 0.332)
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 0.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_interface0/bit_count_3 to mem_interface0/data_out_sr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y54.AMUX     Tshcko                0.518   mem_interface0/GND_63_o_GND_63_o_equal_7_o
                                                       mem_interface0/bit_count_3
    SLICE_X9Y54.A2       net (fanout=5)        0.565   mem_interface0/bit_count<3>
    SLICE_X9Y54.A        Tilo                  0.259   mem_interface0/GND_63_o_GND_63_o_equal_7_o
                                                       mem_interface0/GND_63_o_GND_63_o_equal_7_o<3>1
    SLICE_X3Y59.C6       net (fanout=16)       2.436   mem_interface0/GND_63_o_GND_63_o_equal_7_o
    SLICE_X3Y59.CLK      Tas                   0.373   mem_interface0/data_out_sr<4>
                                                       mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT9
                                                       mem_interface0/data_out_sr_3
    -------------------------------------------------  ---------------------------
    Total                                      4.151ns (1.150ns logic, 3.001ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PER_CLK32 = PERIOD TIMEGRP "clk32_grp" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_interface0/data_in_sr_7 (SLICE_X10Y58.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_interface0/data_in_sr_6 (FF)
  Destination:          mem_interface0/data_in_sr_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 20.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem_interface0/data_in_sr_6 to mem_interface0/data_in_sr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y58.CQ      Tcko                  0.200   mem_interface0/data_in_sr<7>
                                                       mem_interface0/data_in_sr_6
    SLICE_X10Y58.DX      net (fanout=2)        0.137   mem_interface0/data_in_sr<6>
    SLICE_X10Y58.CLK     Tckdi       (-Th)    -0.048   mem_interface0/data_in_sr<7>
                                                       mem_interface0/data_in_sr_7
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_interface0/data_in_sr_14 (SLICE_X10Y60.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_interface0/data_in_sr_13 (FF)
  Destination:          mem_interface0/data_in_sr_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.392ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 20.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem_interface0/data_in_sr_13 to mem_interface0/data_in_sr_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y60.CQ      Tcko                  0.200   mem_interface0/data_in_sr<14>
                                                       mem_interface0/data_in_sr_13
    SLICE_X10Y60.DX      net (fanout=2)        0.144   mem_interface0/data_in_sr<13>
    SLICE_X10Y60.CLK     Tckdi       (-Th)    -0.048   mem_interface0/data_in_sr<14>
                                                       mem_interface0/data_in_sr_14
    -------------------------------------------------  ---------------------------
    Total                                      0.392ns (0.248ns logic, 0.144ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_interface0/data_byte (SLICE_X6Y59.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_interface0/data_byte (FF)
  Destination:          mem_interface0/data_byte (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         SYS_SPI_SCK_BUFGP rising at 20.000ns
  Destination Clock:    SYS_SPI_SCK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem_interface0/data_byte to mem_interface0/data_byte
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y59.AQ       Tcko                  0.200   mem_interface0/bit_count<1>
                                                       mem_interface0/data_byte
    SLICE_X6Y59.A6       net (fanout=17)       0.023   mem_interface0/data_byte
    SLICE_X6Y59.CLK      Tah         (-Th)    -0.190   mem_interface0/bit_count<1>
                                                       mem_interface0/data_byte_rstpot
                                                       mem_interface0/data_byte
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PER_CLK32 = PERIOD TIMEGRP "clk32_grp" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: SYS_SPI_SCK_BUFGP/BUFG/I0
  Logical resource: SYS_SPI_SCK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: SYS_SPI_SCK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mem_interface0/data_out_sr<13>/CLK
  Logical resource: mem_interface0/data_out_sr_10/CK
  Location pin: SLICE_X4Y53.CLK
  Clock network: SYS_SPI_SCK_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: mem_interface0/data_out_sr<13>/SR
  Logical resource: mem_interface0/data_out_sr_10/SR
  Location pin: SLICE_X4Y53.SR
  Clock network: RP_SPI_CE0N_IBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clocks_gen_clkout1 = PERIOD TIMEGRP 
"sys_clocks_gen_clkout1"         TS_PER_CLK50 / 0.48 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4204 paths analyzed, 533 endpoints analyzed, 90 failing endpoints
 90 timing errors detected. (90 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 109.567ns.
--------------------------------------------------------------------------------

Paths for end point camera_conf_block/i2c_data_2 (SLICE_X22Y17.C4), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset0/resetn_0 (FF)
  Destination:          camera_conf_block/i2c_data_2 (FF)
  Requirement:          1.666ns
  Data Path Delay:      3.480ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.630ns (1.328 - 1.958)
  Source Clock:         clk_96 rising at 40.000ns
  Destination Clock:    PMOD4_4_OBUF rising at 41.666ns
  Clock Uncertainty:    0.271ns

  Clock Uncertainty:          0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: reset0/resetn_0 to camera_conf_block/i2c_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y25.AQ      Tcko                  0.476   reset0/counter0<0>
                                                       reset0/resetn_0
    SLICE_X21Y18.C5      net (fanout=14)       1.067   reset0/resetn_0
    SLICE_X21Y18.CMUX    Tilo                  0.337   N243
                                                       camera_conf_block/_n0110_inv_SW2_SW0
    SLICE_X22Y18.A5      net (fanout=8)        0.461   N160
    SLICE_X22Y18.A       Tilo                  0.235   N239
                                                       camera_conf_block/_n0110_inv_SW12
    SLICE_X22Y17.C4      net (fanout=1)        0.555   N248
    SLICE_X22Y17.CLK     Tas                   0.349   camera_conf_block/i2c_data<3>
                                                       camera_conf_block/i2c_data_2_rstpot
                                                       camera_conf_block/i2c_data_2
    -------------------------------------------------  ---------------------------
    Total                                      3.480ns (1.397ns logic, 2.083ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               camera_conf_block/reg_state_FSM_FFd1 (FF)
  Destination:          camera_conf_block/i2c_data_2 (FF)
  Requirement:          41.666ns
  Data Path Delay:      5.557ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.693 - 0.718)
  Source Clock:         PMOD4_4_OBUF rising at 0.000ns
  Destination Clock:    PMOD4_4_OBUF rising at 41.666ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: camera_conf_block/reg_state_FSM_FFd1 to camera_conf_block/i2c_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y33.AQ      Tcko                  0.525   camera_conf_block/i2c_master0/state_FSM_FFd2
                                                       camera_conf_block/reg_state_FSM_FFd1
    SLICE_X21Y18.C1      net (fanout=27)       3.095   camera_conf_block/reg_state_FSM_FFd1
    SLICE_X21Y18.CMUX    Tilo                  0.337   N243
                                                       camera_conf_block/_n0110_inv_SW2_SW0
    SLICE_X22Y18.A5      net (fanout=8)        0.461   N160
    SLICE_X22Y18.A       Tilo                  0.235   N239
                                                       camera_conf_block/_n0110_inv_SW12
    SLICE_X22Y17.C4      net (fanout=1)        0.555   N248
    SLICE_X22Y17.CLK     Tas                   0.349   camera_conf_block/i2c_data<3>
                                                       camera_conf_block/i2c_data_2_rstpot
                                                       camera_conf_block/i2c_data_2
    -------------------------------------------------  ---------------------------
    Total                                      5.557ns (1.446ns logic, 4.111ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               camera_conf_block/reg_state_FSM_FFd3 (FF)
  Destination:          camera_conf_block/i2c_data_2 (FF)
  Requirement:          41.666ns
  Data Path Delay:      5.317ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.301 - 0.314)
  Source Clock:         PMOD4_4_OBUF rising at 0.000ns
  Destination Clock:    PMOD4_4_OBUF rising at 41.666ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: camera_conf_block/reg_state_FSM_FFd3 to camera_conf_block/i2c_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.AQ      Tcko                  0.525   camera_conf_block/reg_state_FSM_FFd3
                                                       camera_conf_block/reg_state_FSM_FFd3
    SLICE_X21Y18.C4      net (fanout=37)       2.855   camera_conf_block/reg_state_FSM_FFd3
    SLICE_X21Y18.CMUX    Tilo                  0.337   N243
                                                       camera_conf_block/_n0110_inv_SW2_SW0
    SLICE_X22Y18.A5      net (fanout=8)        0.461   N160
    SLICE_X22Y18.A       Tilo                  0.235   N239
                                                       camera_conf_block/_n0110_inv_SW12
    SLICE_X22Y17.C4      net (fanout=1)        0.555   N248
    SLICE_X22Y17.CLK     Tas                   0.349   camera_conf_block/i2c_data<3>
                                                       camera_conf_block/i2c_data_2_rstpot
                                                       camera_conf_block/i2c_data_2
    -------------------------------------------------  ---------------------------
    Total                                      5.317ns (1.446ns logic, 3.871ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point camera_conf_block/i2c_data_7 (SLICE_X21Y19.D5), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset0/resetn_0 (FF)
  Destination:          camera_conf_block/i2c_data_7 (FF)
  Requirement:          1.666ns
  Data Path Delay:      3.429ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.632ns (1.326 - 1.958)
  Source Clock:         clk_96 rising at 40.000ns
  Destination Clock:    PMOD4_4_OBUF rising at 41.666ns
  Clock Uncertainty:    0.271ns

  Clock Uncertainty:          0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: reset0/resetn_0 to camera_conf_block/i2c_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y25.AQ      Tcko                  0.476   reset0/counter0<0>
                                                       reset0/resetn_0
    SLICE_X21Y18.C5      net (fanout=14)       1.067   reset0/resetn_0
    SLICE_X21Y18.C       Tilo                  0.259   N243
                                                       camera_conf_block/_n0110_inv_SW2_SW1
    SLICE_X21Y18.A6      net (fanout=8)        0.372   N161
    SLICE_X21Y18.A       Tilo                  0.259   N243
                                                       camera_conf_block/_n0110_inv_SW3
    SLICE_X21Y19.D5      net (fanout=1)        0.623   N234
    SLICE_X21Y19.CLK     Tas                   0.373   camera_conf_block/i2c_data<7>
                                                       camera_conf_block/i2c_data_7_rstpot
                                                       camera_conf_block/i2c_data_7
    -------------------------------------------------  ---------------------------
    Total                                      3.429ns (1.367ns logic, 2.062ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               camera_conf_block/reg_state_FSM_FFd1 (FF)
  Destination:          camera_conf_block/i2c_data_7 (FF)
  Requirement:          41.666ns
  Data Path Delay:      5.506ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.691 - 0.718)
  Source Clock:         PMOD4_4_OBUF rising at 0.000ns
  Destination Clock:    PMOD4_4_OBUF rising at 41.666ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: camera_conf_block/reg_state_FSM_FFd1 to camera_conf_block/i2c_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y33.AQ      Tcko                  0.525   camera_conf_block/i2c_master0/state_FSM_FFd2
                                                       camera_conf_block/reg_state_FSM_FFd1
    SLICE_X21Y18.C1      net (fanout=27)       3.095   camera_conf_block/reg_state_FSM_FFd1
    SLICE_X21Y18.C       Tilo                  0.259   N243
                                                       camera_conf_block/_n0110_inv_SW2_SW1
    SLICE_X21Y18.A6      net (fanout=8)        0.372   N161
    SLICE_X21Y18.A       Tilo                  0.259   N243
                                                       camera_conf_block/_n0110_inv_SW3
    SLICE_X21Y19.D5      net (fanout=1)        0.623   N234
    SLICE_X21Y19.CLK     Tas                   0.373   camera_conf_block/i2c_data<7>
                                                       camera_conf_block/i2c_data_7_rstpot
                                                       camera_conf_block/i2c_data_7
    -------------------------------------------------  ---------------------------
    Total                                      5.506ns (1.416ns logic, 4.090ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               camera_conf_block/reg_state_FSM_FFd3 (FF)
  Destination:          camera_conf_block/i2c_data_7 (FF)
  Requirement:          41.666ns
  Data Path Delay:      4.818ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.299 - 0.314)
  Source Clock:         PMOD4_4_OBUF rising at 0.000ns
  Destination Clock:    PMOD4_4_OBUF rising at 41.666ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: camera_conf_block/reg_state_FSM_FFd3 to camera_conf_block/i2c_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.AQ      Tcko                  0.525   camera_conf_block/reg_state_FSM_FFd3
                                                       camera_conf_block/reg_state_FSM_FFd3
    SLICE_X21Y18.A4      net (fanout=37)       3.038   camera_conf_block/reg_state_FSM_FFd3
    SLICE_X21Y18.A       Tilo                  0.259   N243
                                                       camera_conf_block/_n0110_inv_SW3
    SLICE_X21Y19.D5      net (fanout=1)        0.623   N234
    SLICE_X21Y19.CLK     Tas                   0.373   camera_conf_block/i2c_data<7>
                                                       camera_conf_block/i2c_data_7_rstpot
                                                       camera_conf_block/i2c_data_7
    -------------------------------------------------  ---------------------------
    Total                                      4.818ns (1.157ns logic, 3.661ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Paths for end point camera_conf_block/i2c_data_3 (SLICE_X22Y17.D5), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset0/resetn_0 (FF)
  Destination:          camera_conf_block/i2c_data_3 (FF)
  Requirement:          1.666ns
  Data Path Delay:      3.392ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.630ns (1.328 - 1.958)
  Source Clock:         clk_96 rising at 40.000ns
  Destination Clock:    PMOD4_4_OBUF rising at 41.666ns
  Clock Uncertainty:    0.271ns

  Clock Uncertainty:          0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: reset0/resetn_0 to camera_conf_block/i2c_data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y25.AQ      Tcko                  0.476   reset0/counter0<0>
                                                       reset0/resetn_0
    SLICE_X21Y18.C5      net (fanout=14)       1.067   reset0/resetn_0
    SLICE_X21Y18.C       Tilo                  0.259   N243
                                                       camera_conf_block/_n0110_inv_SW2_SW1
    SLICE_X21Y17.A4      net (fanout=8)        0.527   N161
    SLICE_X21Y17.A       Tilo                  0.259   N254
                                                       camera_conf_block/_n0110_inv_SW11
    SLICE_X22Y17.D5      net (fanout=1)        0.455   N246
    SLICE_X22Y17.CLK     Tas                   0.349   camera_conf_block/i2c_data<3>
                                                       camera_conf_block/i2c_data_3_rstpot
                                                       camera_conf_block/i2c_data_3
    -------------------------------------------------  ---------------------------
    Total                                      3.392ns (1.343ns logic, 2.049ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               camera_conf_block/reg_state_FSM_FFd1 (FF)
  Destination:          camera_conf_block/i2c_data_3 (FF)
  Requirement:          41.666ns
  Data Path Delay:      5.469ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.693 - 0.718)
  Source Clock:         PMOD4_4_OBUF rising at 0.000ns
  Destination Clock:    PMOD4_4_OBUF rising at 41.666ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: camera_conf_block/reg_state_FSM_FFd1 to camera_conf_block/i2c_data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y33.AQ      Tcko                  0.525   camera_conf_block/i2c_master0/state_FSM_FFd2
                                                       camera_conf_block/reg_state_FSM_FFd1
    SLICE_X21Y18.C1      net (fanout=27)       3.095   camera_conf_block/reg_state_FSM_FFd1
    SLICE_X21Y18.C       Tilo                  0.259   N243
                                                       camera_conf_block/_n0110_inv_SW2_SW1
    SLICE_X21Y17.A4      net (fanout=8)        0.527   N161
    SLICE_X21Y17.A       Tilo                  0.259   N254
                                                       camera_conf_block/_n0110_inv_SW11
    SLICE_X22Y17.D5      net (fanout=1)        0.455   N246
    SLICE_X22Y17.CLK     Tas                   0.349   camera_conf_block/i2c_data<3>
                                                       camera_conf_block/i2c_data_3_rstpot
                                                       camera_conf_block/i2c_data_3
    -------------------------------------------------  ---------------------------
    Total                                      5.469ns (1.392ns logic, 4.077ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               camera_conf_block/reg_state_FSM_FFd3 (FF)
  Destination:          camera_conf_block/i2c_data_3 (FF)
  Requirement:          41.666ns
  Data Path Delay:      4.783ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.301 - 0.314)
  Source Clock:         PMOD4_4_OBUF rising at 0.000ns
  Destination Clock:    PMOD4_4_OBUF rising at 41.666ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: camera_conf_block/reg_state_FSM_FFd3 to camera_conf_block/i2c_data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.AQ      Tcko                  0.525   camera_conf_block/reg_state_FSM_FFd3
                                                       camera_conf_block/reg_state_FSM_FFd3
    SLICE_X21Y17.A5      net (fanout=37)       3.195   camera_conf_block/reg_state_FSM_FFd3
    SLICE_X21Y17.A       Tilo                  0.259   N254
                                                       camera_conf_block/_n0110_inv_SW11
    SLICE_X22Y17.D5      net (fanout=1)        0.455   N246
    SLICE_X22Y17.CLK     Tas                   0.349   camera_conf_block/i2c_data<3>
                                                       camera_conf_block/i2c_data_3_rstpot
                                                       camera_conf_block/i2c_data_3
    -------------------------------------------------  ---------------------------
    Total                                      4.783ns (1.133ns logic, 3.650ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clocks_gen_clkout1 = PERIOD TIMEGRP "sys_clocks_gen_clkout1"
        TS_PER_CLK50 / 0.48 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point camera_conf_block/i2c_master0/state[3]_clock_DFF_151 (SLICE_X16Y32.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               camera_conf_block/i2c_master0/state[3]_clock_DFF_151 (FF)
  Destination:          camera_conf_block/i2c_master0/state[3]_clock_DFF_151 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.458ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PMOD4_4_OBUF rising at 0.000ns
  Destination Clock:    PMOD4_4_OBUF rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: camera_conf_block/i2c_master0/state[3]_clock_DFF_151 to camera_conf_block/i2c_master0/state[3]_clock_DFF_151
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y32.AQ      Tcko                  0.234   camera_conf_block/i2c_master0/state[3]_clock_DFF_151
                                                       camera_conf_block/i2c_master0/state[3]_clock_DFF_151
    SLICE_X16Y32.A6      net (fanout=2)        0.027   camera_conf_block/i2c_master0/state[3]_clock_DFF_151
    SLICE_X16Y32.CLK     Tah         (-Th)    -0.197   camera_conf_block/i2c_master0/state[3]_clock_DFF_151
                                                       camera_conf_block/i2c_master0/state[3]_clock_DFF_151_rstpot
                                                       camera_conf_block/i2c_master0/state[3]_clock_DFF_151
    -------------------------------------------------  ---------------------------
    Total                                      0.458ns (0.431ns logic, 0.027ns route)
                                                       (94.1% logic, 5.9% route)

--------------------------------------------------------------------------------

Paths for end point camera_conf_block/i2c_master0/tick_count_6 (SLICE_X19Y33.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               camera_conf_block/i2c_master0/tick_count_6 (FF)
  Destination:          camera_conf_block/i2c_master0/tick_count_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PMOD4_4_OBUF rising at 0.000ns
  Destination Clock:    PMOD4_4_OBUF rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: camera_conf_block/i2c_master0/tick_count_6 to camera_conf_block/i2c_master0/tick_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y33.DQ      Tcko                  0.198   camera_conf_block/i2c_master0/tick_count<6>
                                                       camera_conf_block/i2c_master0/tick_count_6
    SLICE_X19Y33.D6      net (fanout=10)       0.046   camera_conf_block/i2c_master0/tick_count<6>
    SLICE_X19Y33.CLK     Tah         (-Th)    -0.215   camera_conf_block/i2c_master0/tick_count<6>
                                                       camera_conf_block/i2c_master0/Mmux_state[3]_X_44_o_wide_mux_140_OUT143
                                                       camera_conf_block/i2c_master0/tick_count_6
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.413ns logic, 0.046ns route)
                                                       (90.0% logic, 10.0% route)

--------------------------------------------------------------------------------

Paths for end point camera_conf_block/reg_addr_temp_7 (SLICE_X18Y31.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.461ns (requirement - (clock path skew + uncertainty - data path))
  Source:               camera_conf_block/reg_addr_temp_7 (FF)
  Destination:          camera_conf_block/reg_addr_temp_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.461ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PMOD4_4_OBUF rising at 0.000ns
  Destination Clock:    PMOD4_4_OBUF rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: camera_conf_block/reg_addr_temp_7 to camera_conf_block/reg_addr_temp_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y31.DQ      Tcko                  0.200   camera_conf_block/reg_addr_temp<7>
                                                       camera_conf_block/reg_addr_temp_7
    SLICE_X18Y31.D6      net (fanout=2)        0.024   camera_conf_block/reg_addr_temp<7>
    SLICE_X18Y31.CLK     Tah         (-Th)    -0.237   camera_conf_block/reg_addr_temp<7>
                                                       camera_conf_block/reg_addr_temp<7>_rt
                                                       camera_conf_block/Mcount_reg_addr_temp_xor<7>
                                                       camera_conf_block/reg_addr_temp_7
    -------------------------------------------------  ---------------------------
    Total                                      0.461ns (0.437ns logic, 0.024ns route)
                                                       (94.8% logic, 5.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clocks_gen_clkout1 = PERIOD TIMEGRP "sys_clocks_gen_clkout1"
        TS_PER_CLK50 / 0.48 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.096ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: conf_rom/Mram_rom/CLKAWRCLK
  Logical resource: conf_rom/Mram_rom/CLKAWRCLK
  Location pin: RAMB8_X1Y10.CLKAWRCLK
  Clock network: PMOD4_4_OBUF
--------------------------------------------------------------------------------
Slack: 39.000ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: sys_clocks_gen/clkout2_buf/I0
  Logical resource: sys_clocks_gen/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: sys_clocks_gen/clkout1
--------------------------------------------------------------------------------
Slack: 41.186ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: debouncer/Qp<3>/CLK
  Logical resource: debouncer/Qp_0/CK
  Location pin: SLICE_X20Y33.CLK
  Clock network: PMOD4_4_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clocks_gen_clkout2 = PERIOD TIMEGRP 
"sys_clocks_gen_clkout2"         TS_PER_CLK50 / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 142303 paths analyzed, 9444 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.998ns.
--------------------------------------------------------------------------------

Paths for end point ds_image/line_ram0/Mram_RAM (RAMB8_X0Y19.DIADI14), 777 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sobel0/raw_from_conv2_latched_15 (FF)
  Destination:          ds_image/line_ram0/Mram_RAM (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.868ns (Levels of Logic = 8)
  Clock Path Skew:      -0.012ns (0.329 - 0.341)
  Source Clock:         clk_96 rising at 0.000ns
  Destination Clock:    clk_96 rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sobel0/raw_from_conv2_latched_15 to ds_image/line_ram0/Mram_RAM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.DQ       Tcko                  0.430   sobel0/raw_from_conv2_latched<15>
                                                       sobel0/raw_from_conv2_latched_15
    SLICE_X9Y33.A5       net (fanout=11)       0.461   sobel0/raw_from_conv2_latched<15>
    SLICE_X9Y33.A        Tilo                  0.259   sobel0/raw_from_conv2_latched<7>
                                                       sobel0/Mxor_raw_from_conv2_latched[6]_raw_from_conv2_latched[15]_XOR_259_o_xo<0>1
    SLICE_X6Y37.C4       net (fanout=1)        1.240   sobel0/raw_from_conv2_latched[6]_raw_from_conv2_latched[15]_XOR_259_o
    SLICE_X6Y37.CMUX     Tilo                  0.298   pixel_from_sobel<4>
                                                       sobel0/Madd_sobel_response_Madd6
    SLICE_X6Y37.DX       net (fanout=2)        1.059   sobel0/Madd_sobel_response_Madd6
    SLICE_X6Y37.COUT     Tdxcy                 0.121   pixel_from_sobel<4>
                                                       sobel0/Madd_sobel_response_Madd_cy<0>_6
    SLICE_X6Y38.CIN      net (fanout=1)        0.003   sobel0/Madd_sobel_response_Madd_cy<0>7
    SLICE_X6Y38.AQ       Tito_logic            0.684   pixel_from_sobel<5>
                                                       sobel0/Madd_sobel_response_Madd_xor<0>_9
                                                       pixel_from_sobel<5>_rt
    SLICE_X4Y40.B3       net (fanout=2)        0.915   pixel_from_sobel<5>
    SLICE_X4Y40.COUT     Topcyb                0.483   ds_image/pixel_data_out<5>
                                                       ds_image/Madd_sum_lut<5>
                                                       ds_image/Madd_sum_cy<7>
    SLICE_X4Y41.CIN      net (fanout=1)        0.003   ds_image/Madd_sum_cy<7>
    SLICE_X4Y41.COUT     Tbyp                  0.093   ds_image/pixel_data_out<7>
                                                       ds_image/Madd_sum_cy<11>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   ds_image/Madd_sum_cy<11>
    SLICE_X4Y42.CMUX     Tcinc                 0.279   ds_image/sum<15>
                                                       ds_image/Madd_sum_xor<15>
    SLICE_X2Y41.A6       net (fanout=1)        0.949   ds_image/sum<14>
    SLICE_X2Y41.A        Tilo                  0.235   ds_image/line_ram_data_in<14>
                                                       ds_image/Mmux_line_ram_data_in61
    RAMB8_X0Y19.DIADI14  net (fanout=1)        1.053   ds_image/line_ram_data_in<14>
    RAMB8_X0Y19.CLKAWRCLKTrdck_DIA             0.300   ds_image/line_ram0/Mram_RAM
                                                       ds_image/line_ram0/Mram_RAM
    -------------------------------------------------  ---------------------------
    Total                                      8.868ns (3.182ns logic, 5.686ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sobel0/raw_from_conv2_latched_3 (FF)
  Destination:          ds_image/line_ram0/Mram_RAM (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.860ns (Levels of Logic = 8)
  Clock Path Skew:      -0.012ns (0.329 - 0.341)
  Source Clock:         clk_96 rising at 0.000ns
  Destination Clock:    clk_96 rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sobel0/raw_from_conv2_latched_3 to ds_image/line_ram0/Mram_RAM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.DMUX     Tshcko                0.518   sobel0/raw_from_conv2_latched<15>
                                                       sobel0/raw_from_conv2_latched_3
    SLICE_X9Y34.B5       net (fanout=1)        1.062   sobel0/raw_from_conv2_latched<3>
    SLICE_X9Y34.B        Tilo                  0.259   sobel0/raw_from_conv2_latched<15>
                                                       sobel0/Mxor_raw_from_conv2_latched[3]_raw_from_conv2_latched[15]_XOR_262_o_xo<0>1
    SLICE_X6Y36.D5       net (fanout=1)        0.765   sobel0/raw_from_conv2_latched[3]_raw_from_conv2_latched[15]_XOR_262_o
    SLICE_X6Y36.DMUX     Tilo                  0.298   pixel_from_sobel<0>
                                                       sobel0/Madd_sobel_response_Madd3
    SLICE_X6Y37.AX       net (fanout=2)        0.677   sobel0/Madd_sobel_response_Madd3
    SLICE_X6Y37.COUT     Taxcy                 0.281   pixel_from_sobel<4>
                                                       sobel0/Madd_sobel_response_Madd_cy<0>_6
    SLICE_X6Y38.CIN      net (fanout=1)        0.003   sobel0/Madd_sobel_response_Madd_cy<0>7
    SLICE_X6Y38.AQ       Tito_logic            0.684   pixel_from_sobel<5>
                                                       sobel0/Madd_sobel_response_Madd_xor<0>_9
                                                       pixel_from_sobel<5>_rt
    SLICE_X4Y40.B3       net (fanout=2)        0.915   pixel_from_sobel<5>
    SLICE_X4Y40.COUT     Topcyb                0.483   ds_image/pixel_data_out<5>
                                                       ds_image/Madd_sum_lut<5>
                                                       ds_image/Madd_sum_cy<7>
    SLICE_X4Y41.CIN      net (fanout=1)        0.003   ds_image/Madd_sum_cy<7>
    SLICE_X4Y41.COUT     Tbyp                  0.093   ds_image/pixel_data_out<7>
                                                       ds_image/Madd_sum_cy<11>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   ds_image/Madd_sum_cy<11>
    SLICE_X4Y42.CMUX     Tcinc                 0.279   ds_image/sum<15>
                                                       ds_image/Madd_sum_xor<15>
    SLICE_X2Y41.A6       net (fanout=1)        0.949   ds_image/sum<14>
    SLICE_X2Y41.A        Tilo                  0.235   ds_image/line_ram_data_in<14>
                                                       ds_image/Mmux_line_ram_data_in61
    RAMB8_X0Y19.DIADI14  net (fanout=1)        1.053   ds_image/line_ram_data_in<14>
    RAMB8_X0Y19.CLKAWRCLKTrdck_DIA             0.300   ds_image/line_ram0/Mram_RAM
                                                       ds_image/line_ram0/Mram_RAM
    -------------------------------------------------  ---------------------------
    Total                                      8.860ns (3.430ns logic, 5.430ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sobel0/raw_from_conv2_latched_3 (FF)
  Destination:          ds_image/line_ram0/Mram_RAM (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.788ns (Levels of Logic = 8)
  Clock Path Skew:      -0.012ns (0.329 - 0.341)
  Source Clock:         clk_96 rising at 0.000ns
  Destination Clock:    clk_96 rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sobel0/raw_from_conv2_latched_3 to ds_image/line_ram0/Mram_RAM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.DMUX     Tshcko                0.518   sobel0/raw_from_conv2_latched<15>
                                                       sobel0/raw_from_conv2_latched_3
    SLICE_X9Y34.B5       net (fanout=1)        1.062   sobel0/raw_from_conv2_latched<3>
    SLICE_X9Y34.B        Tilo                  0.259   sobel0/raw_from_conv2_latched<15>
                                                       sobel0/Mxor_raw_from_conv2_latched[3]_raw_from_conv2_latched[15]_XOR_262_o_xo<0>1
    SLICE_X6Y36.D5       net (fanout=1)        0.765   sobel0/raw_from_conv2_latched[3]_raw_from_conv2_latched[15]_XOR_262_o
    SLICE_X6Y36.DMUX     Tilo                  0.298   pixel_from_sobel<0>
                                                       sobel0/Madd_sobel_response_Madd3
    SLICE_X6Y37.A5       net (fanout=2)        0.414   sobel0/Madd_sobel_response_Madd3
    SLICE_X6Y37.COUT     Topcya                0.472   pixel_from_sobel<4>
                                                       sobel0/Madd_sobel_response_Madd_lut<0>4
                                                       sobel0/Madd_sobel_response_Madd_cy<0>_6
    SLICE_X6Y38.CIN      net (fanout=1)        0.003   sobel0/Madd_sobel_response_Madd_cy<0>7
    SLICE_X6Y38.AQ       Tito_logic            0.684   pixel_from_sobel<5>
                                                       sobel0/Madd_sobel_response_Madd_xor<0>_9
                                                       pixel_from_sobel<5>_rt
    SLICE_X4Y40.B3       net (fanout=2)        0.915   pixel_from_sobel<5>
    SLICE_X4Y40.COUT     Topcyb                0.483   ds_image/pixel_data_out<5>
                                                       ds_image/Madd_sum_lut<5>
                                                       ds_image/Madd_sum_cy<7>
    SLICE_X4Y41.CIN      net (fanout=1)        0.003   ds_image/Madd_sum_cy<7>
    SLICE_X4Y41.COUT     Tbyp                  0.093   ds_image/pixel_data_out<7>
                                                       ds_image/Madd_sum_cy<11>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   ds_image/Madd_sum_cy<11>
    SLICE_X4Y42.CMUX     Tcinc                 0.279   ds_image/sum<15>
                                                       ds_image/Madd_sum_xor<15>
    SLICE_X2Y41.A6       net (fanout=1)        0.949   ds_image/sum<14>
    SLICE_X2Y41.A        Tilo                  0.235   ds_image/line_ram_data_in<14>
                                                       ds_image/Mmux_line_ram_data_in61
    RAMB8_X0Y19.DIADI14  net (fanout=1)        1.053   ds_image/line_ram_data_in<14>
    RAMB8_X0Y19.CLKAWRCLKTrdck_DIA             0.300   ds_image/line_ram0/Mram_RAM
                                                       ds_image/line_ram0/Mram_RAM
    -------------------------------------------------  ---------------------------
    Total                                      8.788ns (3.621ns logic, 5.167ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Paths for end point harris_detector/gradxy_lines_0_4 (SLICE_X3Y30.AX), 36 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               harris_detector/sobel0/raw_from_conv1_latched_10 (FF)
  Destination:          harris_detector/gradxy_lines_0_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.869ns (Levels of Logic = 1)
  Clock Path Skew:      0.021ns (0.646 - 0.625)
  Source Clock:         clk_96 rising at 0.000ns
  Destination Clock:    clk_96 rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: harris_detector/sobel0/raw_from_conv1_latched_10 to harris_detector/gradxy_lines_0_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.DQ      Tcko                  0.525   harris_detector/sobel0/raw_from_conv1_latched<10>
                                                       harris_detector/sobel0/raw_from_conv1_latched_10
    DSP48_X0Y7.B16       net (fanout=33)       2.374   harris_detector/sobel0/raw_from_conv1_latched<10>
    DSP48_X0Y7.M4        Tdspdo_B_M            3.894   harris_detector/Mmult_xygrad
                                                       harris_detector/Mmult_xygrad
    SLICE_X3Y30.AX       net (fanout=2)        1.962   harris_detector/xygrad<4>
    SLICE_X3Y30.CLK      Tdick                 0.114   harris_detector/gradxy_lines_0<7>
                                                       harris_detector/gradxy_lines_0_4
    -------------------------------------------------  ---------------------------
    Total                                      8.869ns (4.533ns logic, 4.336ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               harris_detector/sobel0/raw_from_conv1_latched_10 (FF)
  Destination:          harris_detector/gradxy_lines_0_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.863ns (Levels of Logic = 1)
  Clock Path Skew:      0.021ns (0.646 - 0.625)
  Source Clock:         clk_96 rising at 0.000ns
  Destination Clock:    clk_96 rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: harris_detector/sobel0/raw_from_conv1_latched_10 to harris_detector/gradxy_lines_0_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.DQ      Tcko                  0.525   harris_detector/sobel0/raw_from_conv1_latched<10>
                                                       harris_detector/sobel0/raw_from_conv1_latched_10
    DSP48_X0Y7.B17       net (fanout=33)       2.368   harris_detector/sobel0/raw_from_conv1_latched<10>
    DSP48_X0Y7.M4        Tdspdo_B_M            3.894   harris_detector/Mmult_xygrad
                                                       harris_detector/Mmult_xygrad
    SLICE_X3Y30.AX       net (fanout=2)        1.962   harris_detector/xygrad<4>
    SLICE_X3Y30.CLK      Tdick                 0.114   harris_detector/gradxy_lines_0<7>
                                                       harris_detector/gradxy_lines_0_4
    -------------------------------------------------  ---------------------------
    Total                                      8.863ns (4.533ns logic, 4.330ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               harris_detector/sobel0/raw_from_conv1_latched_10 (FF)
  Destination:          harris_detector/gradxy_lines_0_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.686ns (Levels of Logic = 1)
  Clock Path Skew:      0.021ns (0.646 - 0.625)
  Source Clock:         clk_96 rising at 0.000ns
  Destination Clock:    clk_96 rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: harris_detector/sobel0/raw_from_conv1_latched_10 to harris_detector/gradxy_lines_0_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.DQ      Tcko                  0.525   harris_detector/sobel0/raw_from_conv1_latched<10>
                                                       harris_detector/sobel0/raw_from_conv1_latched_10
    DSP48_X0Y7.B10       net (fanout=33)       2.191   harris_detector/sobel0/raw_from_conv1_latched<10>
    DSP48_X0Y7.M4        Tdspdo_B_M            3.894   harris_detector/Mmult_xygrad
                                                       harris_detector/Mmult_xygrad
    SLICE_X3Y30.AX       net (fanout=2)        1.962   harris_detector/xygrad<4>
    SLICE_X3Y30.CLK      Tdick                 0.114   harris_detector/gradxy_lines_0<7>
                                                       harris_detector/gradxy_lines_0_4
    -------------------------------------------------  ---------------------------
    Total                                      8.686ns (4.533ns logic, 4.153ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

Paths for end point harris_detector/gen_square_acc/ram_gradxy/Mram_RAM2 (RAMB16_X0Y14.DIA22), 36 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               harris_detector/sobel0/raw_from_conv1_latched_10 (FF)
  Destination:          harris_detector/gen_square_acc/ram_gradxy/Mram_RAM2 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.500ns (Levels of Logic = 1)
  Clock Path Skew:      0.019ns (0.644 - 0.625)
  Source Clock:         clk_96 rising at 0.000ns
  Destination Clock:    clk_96 rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: harris_detector/sobel0/raw_from_conv1_latched_10 to harris_detector/gen_square_acc/ram_gradxy/Mram_RAM2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.DQ      Tcko                  0.525   harris_detector/sobel0/raw_from_conv1_latched<10>
                                                       harris_detector/sobel0/raw_from_conv1_latched_10
    DSP48_X0Y7.B16       net (fanout=33)       2.374   harris_detector/sobel0/raw_from_conv1_latched<10>
    DSP48_X0Y7.M10       Tdspdo_B_M            3.894   harris_detector/Mmult_xygrad
                                                       harris_detector/Mmult_xygrad
    RAMB16_X0Y14.DIA22   net (fanout=2)        1.407   harris_detector/xygrad<10>
    RAMB16_X0Y14.CLKA    Trdck_DIA             0.300   harris_detector/gen_square_acc/ram_gradxy/Mram_RAM2
                                                       harris_detector/gen_square_acc/ram_gradxy/Mram_RAM2
    -------------------------------------------------  ---------------------------
    Total                                      8.500ns (4.719ns logic, 3.781ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               harris_detector/sobel0/raw_from_conv1_latched_10 (FF)
  Destination:          harris_detector/gen_square_acc/ram_gradxy/Mram_RAM2 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.494ns (Levels of Logic = 1)
  Clock Path Skew:      0.019ns (0.644 - 0.625)
  Source Clock:         clk_96 rising at 0.000ns
  Destination Clock:    clk_96 rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: harris_detector/sobel0/raw_from_conv1_latched_10 to harris_detector/gen_square_acc/ram_gradxy/Mram_RAM2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.DQ      Tcko                  0.525   harris_detector/sobel0/raw_from_conv1_latched<10>
                                                       harris_detector/sobel0/raw_from_conv1_latched_10
    DSP48_X0Y7.B17       net (fanout=33)       2.368   harris_detector/sobel0/raw_from_conv1_latched<10>
    DSP48_X0Y7.M10       Tdspdo_B_M            3.894   harris_detector/Mmult_xygrad
                                                       harris_detector/Mmult_xygrad
    RAMB16_X0Y14.DIA22   net (fanout=2)        1.407   harris_detector/xygrad<10>
    RAMB16_X0Y14.CLKA    Trdck_DIA             0.300   harris_detector/gen_square_acc/ram_gradxy/Mram_RAM2
                                                       harris_detector/gen_square_acc/ram_gradxy/Mram_RAM2
    -------------------------------------------------  ---------------------------
    Total                                      8.494ns (4.719ns logic, 3.775ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               harris_detector/sobel0/raw_from_conv1_latched_10 (FF)
  Destination:          harris_detector/gen_square_acc/ram_gradxy/Mram_RAM2 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.317ns (Levels of Logic = 1)
  Clock Path Skew:      0.019ns (0.644 - 0.625)
  Source Clock:         clk_96 rising at 0.000ns
  Destination Clock:    clk_96 rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: harris_detector/sobel0/raw_from_conv1_latched_10 to harris_detector/gen_square_acc/ram_gradxy/Mram_RAM2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y16.DQ      Tcko                  0.525   harris_detector/sobel0/raw_from_conv1_latched<10>
                                                       harris_detector/sobel0/raw_from_conv1_latched_10
    DSP48_X0Y7.B10       net (fanout=33)       2.191   harris_detector/sobel0/raw_from_conv1_latched<10>
    DSP48_X0Y7.M10       Tdspdo_B_M            3.894   harris_detector/Mmult_xygrad
                                                       harris_detector/Mmult_xygrad
    RAMB16_X0Y14.DIA22   net (fanout=2)        1.407   harris_detector/xygrad<10>
    RAMB16_X0Y14.CLKA    Trdck_DIA             0.300   harris_detector/gen_square_acc/ram_gradxy/Mram_RAM2
                                                       harris_detector/gen_square_acc/ram_gradxy/Mram_RAM2
    -------------------------------------------------  ---------------------------
    Total                                      8.317ns (4.719ns logic, 3.598ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clocks_gen_clkout2 = PERIOD TIMEGRP "sys_clocks_gen_clkout2"
        TS_PER_CLK50 / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fifo_preview/fifo_B/dp_ram0/Mram_RAM8 (RAMB16_X0Y28.ADDRA2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.304ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo_preview/fifo_B/wr_addr_1 (FF)
  Destination:          fifo_preview/fifo_B/dp_ram0/Mram_RAM8 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.310ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.111 - 0.105)
  Source Clock:         clk_96 rising at 10.000ns
  Destination Clock:    clk_96 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fifo_preview/fifo_B/wr_addr_1 to fifo_preview/fifo_B/dp_ram0/Mram_RAM8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y56.BQ       Tcko                  0.200   fifo_preview/fifo_B/wr_addr<3>
                                                       fifo_preview/fifo_B/wr_addr_1
    RAMB16_X0Y28.ADDRA2  net (fanout=7)        0.176   fifo_preview/fifo_B/wr_addr<1>
    RAMB16_X0Y28.CLKA    Trckc_ADDRA (-Th)     0.066   fifo_preview/fifo_B/dp_ram0/Mram_RAM8
                                                       fifo_preview/fifo_B/dp_ram0/Mram_RAM8
    -------------------------------------------------  ---------------------------
    Total                                      0.310ns (0.134ns logic, 0.176ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------

Paths for end point harris_detector/add_cols_gradx/Mshreg_pipeline_registers_22 (SLICE_X8Y30.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.306ns (requirement - (clock path skew + uncertainty - data path))
  Source:               harris_detector/gradx_square_sum_col_4_12 (FF)
  Destination:          harris_detector/add_cols_gradx/Mshreg_pipeline_registers_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.308ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         clk_96 rising at 10.000ns
  Destination Clock:    clk_96 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: harris_detector/gradx_square_sum_col_4_12 to harris_detector/add_cols_gradx/Mshreg_pipeline_registers_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y30.AMUX     Tshcko                0.244   harris_detector/gradx_square_sum_col_3<13>
                                                       harris_detector/gradx_square_sum_col_4_12
    SLICE_X8Y30.CI       net (fanout=1)        0.014   harris_detector/gradx_square_sum_col_4<12>
    SLICE_X8Y30.CLK      Tdh         (-Th)    -0.050   harris_detector/add_cols_gradx/pipeline_registers_23
                                                       harris_detector/add_cols_gradx/Mshreg_pipeline_registers_22
    -------------------------------------------------  ---------------------------
    Total                                      0.308ns (0.294ns logic, 0.014ns route)
                                                       (95.5% logic, 4.5% route)

--------------------------------------------------------------------------------

Paths for end point harris_detector/add_cols_gradxy/Mshreg_pipeline_registers_22 (SLICE_X12Y39.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.306ns (requirement - (clock path skew + uncertainty - data path))
  Source:               harris_detector/gradxy_sum_col_4_12 (FF)
  Destination:          harris_detector/add_cols_gradxy/Mshreg_pipeline_registers_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.308ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.032 - 0.030)
  Source Clock:         clk_96 rising at 10.000ns
  Destination Clock:    clk_96 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: harris_detector/gradxy_sum_col_4_12 to harris_detector/add_cols_gradxy/Mshreg_pipeline_registers_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y39.AMUX    Tshcko                0.244   harris_detector/gradxy_sum_col_3<13>
                                                       harris_detector/gradxy_sum_col_4_12
    SLICE_X12Y39.CI      net (fanout=1)        0.014   harris_detector/gradxy_sum_col_4<12>
    SLICE_X12Y39.CLK     Tdh         (-Th)    -0.050   harris_detector/add_cols_gradxy/pipeline_registers_24
                                                       harris_detector/add_cols_gradxy/Mshreg_pipeline_registers_22
    -------------------------------------------------  ---------------------------
    Total                                      0.308ns (0.294ns logic, 0.014ns route)
                                                       (95.5% logic, 4.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clocks_gen_clkout2 = PERIOD TIMEGRP "sys_clocks_gen_clkout2"
        TS_PER_CLK50 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: harris_detector/gen_square_acc/ram_gradx/Mram_RAM1/CLKA
  Logical resource: harris_detector/gen_square_acc/ram_gradx/Mram_RAM1/CLKA
  Location pin: RAMB16_X0Y6.CLKA
  Clock network: clk_96
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: harris_detector/gen_square_acc/ram_gradx/Mram_RAM1/CLKB
  Logical resource: harris_detector/gen_square_acc/ram_gradx/Mram_RAM1/CLKB
  Location pin: RAMB16_X0Y6.CLKB
  Clock network: clk_96
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: harris_detector/gen_square_acc/ram_gradx/Mram_RAM2/CLKA
  Logical resource: harris_detector/gen_square_acc/ram_gradx/Mram_RAM2/CLKA
  Location pin: RAMB16_X0Y8.CLKA
  Clock network: clk_96
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_PER_CLK50
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PER_CLK50                   |     20.000ns|      5.000ns|     52.592ns|            0|           90|            0|       146507|
| TS_sys_clocks_gen_clkout1     |     41.667ns|    109.567ns|          N/A|           90|            0|         4204|            0|
| TS_sys_clocks_gen_clkout2     |     10.000ns|      8.998ns|          N/A|            0|            0|       142303|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock OSC_FPGA
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OSC_FPGA       |    8.998|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SYS_SPI_SCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SYS_SPI_SCK    |    5.482|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 90  Score: 163116  (Setup/Max: 163116, Hold: 0)

Constraints cover 147366 paths, 0 nets, and 7988 connections

Design statistics:
   Minimum period: 109.567ns{1}   (Maximum frequency:   9.127MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Mar 29 14:14:34 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 261 MB



