static void\r\nF_1 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_4 = V_2 -> V_5 -> V_6 . V_4 ;\r\nint V_7 ;\r\nif ( V_2 -> V_8 . V_9 ) {\r\nF_2 ( V_4 , 0x10a1c4 , ( V_2 -> V_8 . V_10 << 16 ) | V_2 -> V_8 . V_9 ) ;\r\nfor ( V_7 = 0 ; V_7 < V_2 -> V_8 . V_10 ; V_7 ++ )\r\nF_2 ( V_4 , 0x10a1c4 , V_2 -> V_8 . V_11 [ V_7 ] ) ;\r\nV_2 -> V_8 . V_9 = 0 ;\r\nV_2 -> V_8 . V_10 = 0 ;\r\n}\r\n}\r\nstatic void\r\nF_3 ( struct V_1 * V_2 , T_1 V_9 , T_1 V_10 , T_1 V_11 [] )\r\n{\r\nif ( ( V_2 -> V_8 . V_10 + V_10 >= F_4 ( V_2 -> V_8 . V_11 ) ) ||\r\n( V_2 -> V_8 . V_9 && V_2 -> V_8 . V_9 != V_9 ) )\r\nF_1 ( V_2 ) ;\r\nmemcpy ( & V_2 -> V_8 . V_11 [ V_2 -> V_8 . V_10 ] , V_11 , V_10 * sizeof( V_11 [ 0 ] ) ) ;\r\nV_2 -> V_8 . V_10 += V_10 ;\r\nV_2 -> V_8 . V_9 = V_9 ;\r\n}\r\nint\r\nF_5 ( struct V_12 * V_5 , struct V_1 * * V_13 )\r\n{\r\nstruct V_3 * V_4 = V_5 -> V_6 . V_4 ;\r\nstruct V_1 * V_2 ;\r\nT_1 V_14 [ 2 ] ;\r\nint V_15 ;\r\nV_15 = F_6 ( V_5 , V_14 , V_16 , V_17 ,\r\nV_18 , 0 ) ;\r\nif ( V_15 )\r\nreturn V_15 ;\r\nV_2 = * V_13 = F_7 ( sizeof( * V_2 ) , V_19 ) ;\r\nif ( ! V_2 )\r\nreturn - V_20 ;\r\nV_2 -> V_5 = V_5 ;\r\nV_2 -> V_21 = V_14 [ 0 ] ;\r\nV_2 -> V_10 = V_14 [ 1 ] ;\r\ndo {\r\nF_2 ( V_4 , 0x10a580 , 0x00000003 ) ;\r\n} while ( F_8 ( V_4 , 0x10a580 ) != 0x00000003 );\r\nF_2 ( V_4 , 0x10a1c0 , 0x01000000 | V_2 -> V_21 ) ;\r\nreturn 0 ;\r\n}\r\nint\r\nF_9 ( struct V_1 * * V_13 , bool V_22 )\r\n{\r\nstruct V_1 * V_2 = * V_13 ;\r\nstruct V_12 * V_5 = V_2 -> V_5 ;\r\nstruct V_23 * V_6 = & V_5 -> V_6 ;\r\nstruct V_3 * V_4 = V_6 -> V_4 ;\r\nT_1 V_24 , V_14 [ 2 ] ;\r\nF_1 ( V_2 ) ;\r\nV_24 = F_8 ( V_4 , 0x10a1c0 ) & 0x00ffffff ;\r\nF_2 ( V_4 , 0x10a580 , 0x00000000 ) ;\r\nif ( V_22 ) {\r\nF_6 ( V_5 , V_14 , V_16 , V_25 ,\r\nV_2 -> V_21 , V_24 ) ;\r\n}\r\nF_10 ( V_6 , L_1 ,\r\nV_14 [ 0 ] , V_14 [ 1 ] ) ;\r\nF_11 ( V_2 ) ;\r\nreturn 0 ;\r\n}\r\nvoid\r\nF_12 ( struct V_1 * V_2 , T_1 V_26 , T_1 V_11 )\r\n{\r\nF_10 ( & V_2 -> V_5 -> V_6 , L_2 , V_26 , V_11 ) ;\r\nF_3 (memx, MEMX_WR32, 2 , (u32[]){ addr, data }) ;\r\n}\r\nvoid\r\nF_13 ( struct V_1 * V_2 ,\r\nT_1 V_26 , T_1 V_27 , T_1 V_11 , T_1 V_28 )\r\n{\r\nF_10 ( & V_2 -> V_5 -> V_6 , L_3 ,\r\nV_26 , V_27 , V_11 , V_28 ) ;\r\nF_3 (memx, MEMX_WAIT, 4 , (u32[]){ addr, mask, data, nsec }) ;\r\nF_1 ( V_2 ) ;\r\n}\r\nvoid\r\nF_14 ( struct V_1 * V_2 , T_1 V_28 )\r\n{\r\nF_10 ( & V_2 -> V_5 -> V_6 , L_4 , V_28 ) ;\r\nF_3 (memx, MEMX_DELAY, 1 , (u32[]){ nsec }) ;\r\nF_1 ( V_2 ) ;\r\n}\r\nvoid\r\nF_15 ( struct V_1 * V_2 )\r\n{\r\nstruct V_23 * V_6 = & V_2 -> V_5 -> V_6 ;\r\nstruct V_3 * V_4 = V_6 -> V_4 ;\r\nT_1 V_29 , V_30 , V_31 , V_32 = 0 ;\r\nint V_7 , V_33 ;\r\nif ( V_4 -> V_34 < 0xd0 ) {\r\nV_29 = F_8 ( V_4 , 0x610050 ) ;\r\nfor ( V_7 = 0 ; V_7 < 2 ; V_7 ++ ) {\r\nif ( V_29 & ( 2 << ( V_7 << 3 ) ) ) {\r\nV_30 = F_8 ( V_4 , 0x610b40 + ( 0x540 * V_7 ) ) ;\r\nV_31 = ( V_30 & 0xffff0000 ) >> 16 ;\r\nV_30 &= 0x0000ffff ;\r\nif ( ( V_30 * V_31 ) > V_32 ) {\r\nV_32 = ( V_30 * V_31 ) ;\r\nV_33 = V_7 ;\r\n}\r\n}\r\n}\r\n}\r\nif ( V_32 == 0 ) {\r\nF_10 ( V_6 , L_5 ) ;\r\nreturn;\r\n}\r\nF_10 ( V_6 , L_6 , V_33 ) ;\r\nF_3 (memx, MEMX_VBLANK, 1 , (u32[]){ head_sync }) ;\r\nF_1 ( V_2 ) ;\r\n}\r\nvoid\r\nF_16 ( struct V_1 * V_2 )\r\n{\r\nF_10 ( & V_2 -> V_5 -> V_6 , L_7 ) ;\r\nF_3 ( V_2 , V_35 , 0 , NULL ) ;\r\n}\r\nint\r\nF_17 ( struct V_12 * V_5 , T_1 * V_36 , int V_37 )\r\n{\r\nstruct V_3 * V_4 = V_5 -> V_6 . V_4 ;\r\nT_1 V_14 [ 2 ] , V_21 , V_10 , V_7 ;\r\nint V_15 ;\r\nV_15 = F_6 ( V_5 , V_14 , V_16 , V_17 ,\r\nV_38 , 0 ) ;\r\nif ( V_15 )\r\nreturn V_15 ;\r\nV_21 = V_14 [ 0 ] ;\r\nV_10 = V_14 [ 1 ] >> 2 ;\r\nif ( V_10 > V_37 )\r\nreturn - V_20 ;\r\nF_2 ( V_4 , 0x10a1c0 , 0x02000000 | V_21 ) ;\r\nfor ( V_7 = 0 ; V_7 < V_10 ; V_7 ++ )\r\nV_36 [ V_7 ] = F_8 ( V_4 , 0x10a1c4 ) ;\r\nreturn 0 ;\r\n}\r\nvoid\r\nF_18 ( struct V_1 * V_2 )\r\n{\r\nF_10 ( & V_2 -> V_5 -> V_6 , L_8 ) ;\r\nF_3 ( V_2 , V_39 , 0 , NULL ) ;\r\n}\r\nvoid\r\nF_19 ( struct V_1 * V_2 )\r\n{\r\nF_10 ( & V_2 -> V_5 -> V_6 , L_9 ) ;\r\nF_3 ( V_2 , V_40 , 0 , NULL ) ;\r\n}
