

================================================================
== Vitis HLS Report for 'move_ap_uint_392_s'
================================================================
* Date:           Wed Aug  7 11:37:34 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_instrwrap
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versal
* Target device:  xcvm1802-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  0.864 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1|  3.300 ns|  3.300 ns|    1|    1|  yes(flp)|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|       4|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        -|     -|        -|       -|    -|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        -|       8|    -|
|Register         |        -|     -|        4|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        0|     0|        4|      12|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1934|  1968|  1799680|  899840|  463|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |        0|     0|       ~0|      ~0|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|   4|           2|           2|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_iter1_fsm     |   2|          3|    2|          6|
    |ap_done             |   2|          2|    1|          2|
    |finnix0_blk_n       |   2|          2|    1|          2|
    |finnix_TDATA_blk_n  |   2|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               |   8|          9|    5|         12|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+---+----+-----+-----------+
    |       Name      | FF| LUT| Bits| Const Bits|
    +-----------------+---+----+-----+-----------+
    |ap_CS_iter0_fsm  |  1|   0|    1|          0|
    |ap_CS_iter1_fsm  |  2|   0|    2|          0|
    |ap_done_reg      |  1|   0|    1|          0|
    +-----------------+---+----+-----+-----------+
    |Total            |  4|   0|    4|          0|
    +-----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  move<ap_uint<392> >|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  move<ap_uint<392> >|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  move<ap_uint<392> >|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  move<ap_uint<392> >|  return value|
|ap_continue             |   in|    1|  ap_ctrl_hs|  move<ap_uint<392> >|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  move<ap_uint<392> >|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  move<ap_uint<392> >|  return value|
|finnix0_dout            |   in|  392|     ap_fifo|              finnix0|       pointer|
|finnix0_num_data_valid  |   in|    2|     ap_fifo|              finnix0|       pointer|
|finnix0_fifo_cap        |   in|    2|     ap_fifo|              finnix0|       pointer|
|finnix0_empty_n         |   in|    1|     ap_fifo|              finnix0|       pointer|
|finnix0_read            |  out|    1|     ap_fifo|              finnix0|       pointer|
|finnix_TREADY           |   in|    1|        axis|               finnix|       pointer|
|finnix_TDATA            |  out|  392|        axis|               finnix|       pointer|
|finnix_TVALID           |  out|    1|        axis|               finnix|       pointer|
+------------------------+-----+-----+------------+---------------------+--------------+

