
*** Running vivado
    with args -log Wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Wrapper.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source Wrapper.tcl -notrace
Command: synth_design -top Wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12456
WARNING: [Synth 8-992] storeXM is already implicitly declared earlier [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/hazard.v:55]
WARNING: [Synth 8-992] storeMW is already implicitly declared earlier [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/hazard.v:55]
WARNING: [Synth 8-992] jr is already implicitly declared earlier [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/hazard.v:90]
WARNING: [Synth 8-992] branch is already implicitly declared earlier [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/hazard.v:98]
WARNING: [Synth 8-992] branch2 is already implicitly declared earlier [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/hazard.v:107]
WARNING: [Synth 8-992] branch3 is already implicitly declared earlier [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/hazard.v:116]
WARNING: [Synth 8-6901] identifier 'branch' is used before its declaration [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/hazard.v:39]
WARNING: [Synth 8-6901] identifier 'jr' is used before its declaration [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/hazard.v:39]
WARNING: [Synth 8-6901] identifier 'branch' is used before its declaration [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/hazard.v:40]
WARNING: [Synth 8-6901] identifier 'branch' is used before its declaration [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/hazard.v:43]
WARNING: [Synth 8-6901] identifier 'branch' is used before its declaration [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/hazard.v:44]
WARNING: [Synth 8-6901] identifier 'branch' is used before its declaration [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/hazard.v:48]
WARNING: [Synth 8-6901] identifier 'branch' is used before its declaration [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/hazard.v:48]
WARNING: [Synth 8-6901] identifier 'branch0' is used before its declaration [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/hazard.v:86]
WARNING: [Synth 8-6901] identifier 'jr0' is used before its declaration [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/hazard.v:87]
WARNING: [Synth 8-992] newLocation is already implicitly declared earlier [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/processor.v:131]
WARNING: [Synth 8-992] jr is already implicitly declared earlier [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/processor.v:134]
WARNING: [Synth 8-992] target is already implicitly declared earlier [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/processor.v:136]
WARNING: [Synth 8-992] jump is already implicitly declared earlier [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/processor.v:137]
WARNING: [Synth 8-992] branch is already implicitly declared earlier [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/processor.v:138]
WARNING: [Synth 8-992] pc3 is already implicitly declared earlier [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/processor.v:139]
WARNING: [Synth 8-992] exceptUse is already implicitly declared earlier [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/processor.v:204]
WARNING: [Synth 8-992] useRS1 is already implicitly declared earlier [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/processor.v:323]
WARNING: [Synth 8-992] useRS2 is already implicitly declared earlier [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/processor.v:323]
WARNING: [Synth 8-992] hazardHere is already implicitly declared earlier [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/processor.v:324]
WARNING: [Synth 8-6901] identifier 'muldivstall' is used before its declaration [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/processor.v:89]
WARNING: [Synth 8-6901] identifier 'nop' is used before its declaration [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/processor.v:93]
WARNING: [Synth 8-6901] identifier 'muldivstall' is used before its declaration [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/processor.v:94]
WARNING: [Synth 8-6901] identifier 'muldivstall' is used before its declaration [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/processor.v:109]
WARNING: [Synth 8-6901] identifier 'muldivstall' is used before its declaration [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/processor.v:110]
WARNING: [Synth 8-6901] identifier 'useRS2' is used before its declaration [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/processor.v:110]
WARNING: [Synth 8-6901] identifier 'nop' is used before its declaration [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/processor.v:117]
WARNING: [Synth 8-6901] identifier 'muldivstall' is used before its declaration [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/processor.v:118]
WARNING: [Synth 8-6901] identifier 'errorOccured' is used before its declaration [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/processor.v:219]
WARNING: [Synth 8-6901] identifier 'errorOut' is used before its declaration [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/processor.v:219]
WARNING: [Synth 8-6901] identifier 'useMemory' is used before its declaration [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/processor.v:255]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1329.055 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Wrapper' [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/Wrapper.v:27]
INFO: [Synth 8-6157] synthesizing module 'processor' [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/processor.v:20]
INFO: [Synth 8-6157] synthesizing module 'dffe_ref' [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/dffe_ref.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dffe_ref' (1#1) [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/dffe_ref.v:1]
INFO: [Synth 8-6157] synthesizing module 'Fetch' [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/Fetch.v:1]
INFO: [Synth 8-6157] synthesizing module 'CLA' [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/CLA.v:1]
INFO: [Synth 8-6157] synthesizing module 'CLA_block' [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/CLA_block.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU_adder' [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/ALU_adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ALU_adder' (2#1) [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/ALU_adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'CLA_block' (3#1) [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/CLA_block.v:1]
INFO: [Synth 8-6155] done synthesizing module 'CLA' (4#1) [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/CLA.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Fetch' (5#1) [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/Fetch.v:1]
INFO: [Synth 8-6157] synthesizing module 'registerEx' [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/registerEx.v:1]
INFO: [Synth 8-6155] done synthesizing module 'registerEx' (6#1) [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/registerEx.v:1]
INFO: [Synth 8-6157] synthesizing module 'Decode' [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/Decode.v:1]
INFO: [Synth 8-6157] synthesizing module 'completeType' [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/completeType.v:1]
INFO: [Synth 8-6155] done synthesizing module 'completeType' (7#1) [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/completeType.v:1]
INFO: [Synth 8-6157] synthesizing module 'type' [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/type.v:1]
INFO: [Synth 8-6155] done synthesizing module 'type' (8#1) [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/type.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Decode' (9#1) [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/Decode.v:1]
INFO: [Synth 8-6157] synthesizing module 'Execute' [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/Execute.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/alu.v:1]
INFO: [Synth 8-6157] synthesizing module 'barrel_shifter_left' [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/barrel_shifter_left.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_left_16' [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/shift_left_16.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_left_8' [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/shift_left_8.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_left_4' [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/shift_left_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_left_2' [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/shift_left_2.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_left_1' [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/shift_left_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'shift_left_1' (10#1) [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/shift_left_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'shift_left_2' (11#1) [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/shift_left_2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'shift_left_4' (12#1) [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/shift_left_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'shift_left_8' (13#1) [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/shift_left_8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'shift_left_16' (14#1) [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/shift_left_16.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_2' [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/mux_2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_2' (15#1) [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/mux_2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'barrel_shifter_left' (16#1) [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/barrel_shifter_left.v:1]
INFO: [Synth 8-6157] synthesizing module 'barrel_shifter_right' [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/barrel_shifter_right.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_right_16' [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/shift_right_16.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_right_8' [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/shift_right_8.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_right_4' [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/shift_right_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_right_2' [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/shift_right_2.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift_right_1' [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/shift_right_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'shift_right_1' (17#1) [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/shift_right_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'shift_right_2' (18#1) [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/shift_right_2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'shift_right_4' (19#1) [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/shift_right_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'shift_right_8' (20#1) [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/shift_right_8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'shift_right_16' (21#1) [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/shift_right_16.v:1]
INFO: [Synth 8-6155] done synthesizing module 'barrel_shifter_right' (22#1) [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/barrel_shifter_right.v:1]
INFO: [Synth 8-6157] synthesizing module 'orer' [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/orer.v:1]
INFO: [Synth 8-6155] done synthesizing module 'orer' (23#1) [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/orer.v:1]
INFO: [Synth 8-6157] synthesizing module 'ander' [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/ander.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ander' (24#1) [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/ander.v:1]
INFO: [Synth 8-6157] synthesizing module 'notter' [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/notter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'notter' (25#1) [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/notter.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_32' [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/mux_32.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_16' [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/mux_16.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_8' [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/mux_8.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_4' [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/mux_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_4' (26#1) [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/mux_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_8' (27#1) [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/mux_8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_16' (28#1) [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/mux_16.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_32' (29#1) [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/mux_32.v:1]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (32) of module 'mux_32' [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/alu.v:33]
INFO: [Synth 8-6155] done synthesizing module 'alu' (30#1) [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/alu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Execute' (31#1) [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/Execute.v:1]
INFO: [Synth 8-6157] synthesizing module 'multdiv' [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/multdiv.v:2]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (32) of module 'mux_2' [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/multdiv.v:54]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (32) of module 'mux_2' [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/multdiv.v:55]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/counter.v:1]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (32) of module 'mux_2' [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/counter.v:9]
INFO: [Synth 8-6157] synthesizing module 'tflipflop' [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/tflipflop.v:1]
INFO: [Synth 8-6155] done synthesizing module 'tflipflop' (32#1) [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/tflipflop.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (33#1) [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/counter.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'count' does not match port width (5) of module 'counter' [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/multdiv.v:62]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (32) of module 'mux_2' [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/multdiv.v:76]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/multiplier.v:1]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (32) of module 'mux_2' [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/multiplier.v:26]
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (34#1) [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/multiplier.v:1]
INFO: [Synth 8-6157] synthesizing module 'divider' [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/divider.v:1]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (32) of module 'mux_2' [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/divider.v:41]
INFO: [Synth 8-6155] done synthesizing module 'divider' (35#1) [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/divider.v:1]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (32) of module 'mux_2' [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/multdiv.v:106]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (32) of module 'mux_2' [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/multdiv.v:108]
INFO: [Synth 8-6155] done synthesizing module 'multdiv' (36#1) [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/multdiv.v:2]
INFO: [Synth 8-6157] synthesizing module 'exceptions' [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/exceptions.v:1]
INFO: [Synth 8-6155] done synthesizing module 'exceptions' (37#1) [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/exceptions.v:1]
INFO: [Synth 8-6157] synthesizing module 'Memory' [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/Memory.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Memory' (38#1) [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/Memory.v:1]
INFO: [Synth 8-6157] synthesizing module 'bypassing' [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/bypassing.v:1]
INFO: [Synth 8-6157] synthesizing module 'hazard' [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/hazard.v:1]
INFO: [Synth 8-6155] done synthesizing module 'hazard' (39#1) [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/hazard.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bypassing' (40#1) [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/bypassing.v:1]
INFO: [Synth 8-6155] done synthesizing module 'processor' (41#1) [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/processor.v:20]
INFO: [Synth 8-6157] synthesizing module 'ROM' [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/ROM.v:2]
	Parameter MEMFILE bound to: 112'b0110000101100100011001000110100101011111011000100110000101110011011010010110001100101110011011010110010101101101 
INFO: [Synth 8-3876] $readmem data file 'addi_basic.mem' is read successfully [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/ROM.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ROM' (42#1) [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/ROM.v:2]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/regfile.v:1]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (43#1) [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/regfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'RAM' [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/RAM.v:2]
INFO: [Synth 8-6155] done synthesizing module 'RAM' (44#1) [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/RAM.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Wrapper' (45#1) [C:/Users/sek49/processor/processor.srcs/sources_1/imports/240551425/Wrapper.v:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1329.055 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1329.055 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1329.055 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.300 . Memory (MB): peak = 1329.055 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/sek49/processor/processor.srcs/constrs_1/imports/lab-3-master/master.xdc]
Finished Parsing XDC File [C:/Users/sek49/processor/processor.srcs/constrs_1/imports/lab-3-master/master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/sek49/processor/processor.srcs/constrs_1/imports/lab-3-master/master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1424.262 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1424.262 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1424.262 ; gain = 95.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1424.262 ; gain = 95.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1424.262 ; gain = 95.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1424.262 ; gain = 95.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 384   
	   2 Input      1 Bit         XORs := 15    
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1547  
+---RAMs : 
	             128K Bit	(4096 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 185   
	  39 Input   32 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 9     
	   6 Input    3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1424.262 ; gain = 95.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1424.262 ; gain = 95.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1424.262 ; gain = 95.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1438.617 ; gain = 109.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1453.422 ; gain = 124.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1453.422 ; gain = 124.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1453.422 ; gain = 124.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1453.422 ; gain = 124.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1453.422 ; gain = 124.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1453.422 ; gain = 124.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |    33|
|3     |LUT2  |   273|
|4     |LUT3  |   181|
|5     |LUT4  |   211|
|6     |LUT5  |   287|
|7     |LUT6  |  1670|
|8     |MUXF7 |     5|
|9     |FDCE  |  1189|
|10    |FDRE  |   131|
|11    |FDSE  |     5|
|12    |IBUF  |     2|
|13    |OBUF  |    16|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1453.422 ; gain = 124.367
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1453.422 ; gain = 29.160
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1453.422 ; gain = 124.367
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 1465.484 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1472.188 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: b42c58a8
INFO: [Common 17-83] Releasing license: Synthesis
106 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1472.188 ; gain = 143.133
INFO: [Common 17-1381] The checkpoint 'C:/Users/sek49/processor/processor.runs/synth_1/Wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Wrapper_utilization_synth.rpt -pb Wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr  3 18:08:52 2024...
