# Loading project multi_cache_testbench
# Window cannot be closed because the modal window "Add file to Project" is still open.
# Compile of micro.vo was successful.
# Compile of microprocessor_tb.v was successful.
# 2 compiles, 0 failed with no errors.
# Compile of micro.vo was successful.
# Compile of microprocessor_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim work.microprocessor_tb -L cycloneive_ver -L altera_mf_ver -L altera_mf
# vsim work.microprocessor_tb -L cycloneive_ver -L altera_mf_ver -L altera_mf 
# Start time: 21:09:41 on Nov 28,2019
# Loading work.microprocessor_tb
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(2215): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(2244): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# Loading cycloneive_ver.cycloneive_lcell_comb
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(2314): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(2367): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(2403): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(2439): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(2458): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(2546): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(2617): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(2706): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(2742): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(2830): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(3002): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(3038): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(3057): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(3163): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(3182): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(3201): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(3220): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(3310): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(3452): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(3471): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(3490): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(3527): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(4065): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(4135): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(4171): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(4224): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(4260): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(4492): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(4600): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(4708): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(4945): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(5049): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(5136): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(5189): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(5295): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(5358): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(5377): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(5396): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(5449): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(5606): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(5625): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(5671): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(5690): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(5709): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(5763): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(5782): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(5921): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(5959): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(6012): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(6031): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(6665): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(6754): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(6892): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(7177): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(7266): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(7302): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(7410): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(7566): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(7758): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(7881): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(8057): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(8233): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(8286): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(8373): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(8515): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(8692): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(8711): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(8730): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# ** Error: (vsim-3033) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(8749): Instantiation of 'dffeas' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
#         Searched libraries:
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneive
#             /opt/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/work
# Error loading design
# End time: 21:09:42 on Nov 28,2019, Elapsed time: 0:00:01
# Errors: 71, Warnings: 0
vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.microprocessor_tb
# vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.microprocessor_tb 
# Start time: 21:09:59 on Nov 28,2019
# Loading work.microprocessor_tb
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# Loading instances from micro_v.sdo
# ** Warning: (vsim-3017) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Too few port connections. Expected 29, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
# ** Warning: (vsim-3015) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [PCDPC] - Port size (3) does not match connection size (8) for port 'hold_count'. The port definition is at: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(60).
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'pm_data'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_PS'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_ID'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPC8'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPCF'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPD8'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPDF'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'register_enables'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_CU'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'x0'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'x1'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'y0'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'y1'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'r'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'm'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'i'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'zero_flag'.
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v
add wave -position insertpoint sim:/microprocessor_tb/*
run -all
# ** Note: $stop    : /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(33)
#    Time: 1 ms  Iteration: 0  Instance: /microprocessor_tb
# Break in Module microprocessor_tb at /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v line 33
# Break key hit
quit -sim
# End time: 21:10:46 on Nov 28,2019, Elapsed time: 0:00:47
# Errors: 0, Warnings: 19
vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.microprocessor_tb
# vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.microprocessor_tb 
# Start time: 21:11:25 on Nov 28,2019
# Loading work.microprocessor_tb
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading instances from micro_v.sdo
# ** Warning: (vsim-3017) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Too few port connections. Expected 29, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
# ** Warning: (vsim-3015) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [PCDPC] - Port size (3) does not match connection size (8) for port 'hold_count'. The port definition is at: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo(60).
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'pm_data'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_PS'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_ID'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPC8'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPCF'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPD8'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPDF'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'register_enables'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_CU'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'x0'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'x1'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'y0'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'y1'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'r'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'm'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'i'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'zero_flag'.
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v
add wave -position insertpoint sim:/microprocessor_tb/*
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/wave.do
# Compile of micro.vo was successful.
# Compile of microprocessor_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.microprocessor_tb
# End time: 21:11:50 on Nov 28,2019, Elapsed time: 0:00:25
# Errors: 0, Warnings: 19
# vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.microprocessor_tb 
# Start time: 21:11:50 on Nov 28,2019
# Loading work.microprocessor_tb
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading instances from micro_v.sdo
# ** Warning: (vsim-3017) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Too few port connections. Expected 29, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'pm_data'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_PS'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_ID'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPC8'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPCF'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPD8'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPDF'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'register_enables'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_CU'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'x0'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'x1'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'y0'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'y1'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'r'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'm'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'i'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'zero_flag'.
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v
do wave.do
run -all
# ** Note: $stop    : /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(33)
#    Time: 1 ms  Iteration: 0  Instance: /microprocessor_tb
# Break in Module microprocessor_tb at /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v line 33
# Compile of micro.vo was successful.
# Compile of microprocessor_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.microprocessor_tb
# End time: 21:26:19 on Nov 28,2019, Elapsed time: 0:14:29
# Errors: 0, Warnings: 18
# vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.microprocessor_tb 
# Start time: 21:26:19 on Nov 28,2019
# Loading work.microprocessor_tb
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading instances from micro_v.sdo
# ** Warning: (vsim-3017) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Too few port connections. Expected 29, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'pm_data'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_PS'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_ID'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPC8'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPCF'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPD8'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPDF'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'register_enables'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_CU'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'x0'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'x1'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'y0'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'y1'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'r'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'm'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'i'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'zero_flag'.
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v
do wave.do
run -all
# ** Note: $stop    : /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(33)
#    Time: 350 us  Iteration: 0  Instance: /microprocessor_tb
# Break in Module microprocessor_tb at /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v line 33
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/wave.do
# Compile of micro.vo was successful.
# Compile of microprocessor_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.microprocessor_tb
# End time: 21:37:27 on Nov 28,2019, Elapsed time: 0:11:08
# Errors: 0, Warnings: 18
# vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.microprocessor_tb 
# Start time: 21:37:27 on Nov 28,2019
# Loading work.microprocessor_tb
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# Loading instances from micro_v.sdo
# ** Warning: (vsim-3017) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Too few port connections. Expected 29, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'pm_data'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_PS'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_ID'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPC8'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPCF'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPD8'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPDF'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'register_enables'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_CU'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'x0'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'x1'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'y0'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'y1'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'r'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'm'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'i'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'zero_flag'.
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v
do wave.do
run -all
# ** Note: $stop    : /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(33)
#    Time: 350 us  Iteration: 0  Instance: /microprocessor_tb
# Break in Module microprocessor_tb at /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v line 33
# Compile of micro.vo was successful.
# Compile of microprocessor_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.microprocessor_tb
# End time: 21:42:04 on Nov 28,2019, Elapsed time: 0:04:37
# Errors: 0, Warnings: 18
# vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.microprocessor_tb 
# Start time: 21:42:04 on Nov 28,2019
# Loading work.microprocessor_tb
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading instances from micro_v.sdo
# ** Warning: (vsim-3017) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Too few port connections. Expected 29, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'pm_data'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_PS'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_ID'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPC8'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPCF'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPD8'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPDF'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'register_enables'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_CU'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'x0'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'x1'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'y0'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'y1'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'r'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'm'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'i'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'zero_flag'.
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v
do wave.do
run -all
# ** Note: $stop    : /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(33)
#    Time: 500 us  Iteration: 0  Instance: /microprocessor_tb
# Break in Module microprocessor_tb at /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v line 33
# Compile of micro.vo was successful.
# Compile of microprocessor_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.microprocessor_tb
# End time: 21:43:03 on Nov 28,2019, Elapsed time: 0:00:59
# Errors: 0, Warnings: 18
# vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.microprocessor_tb 
# Start time: 21:43:03 on Nov 28,2019
# Loading work.microprocessor_tb
# Loading work.micro
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading instances from micro_v.sdo
# ** Warning: (vsim-3017) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Too few port connections. Expected 29, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb/uut File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/micro.vo
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'pm_data'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_PS'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_ID'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPC8'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPCF'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPD8'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'NOPDF'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'register_enables'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'from_CU'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'x0'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'x1'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'y0'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'y1'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'r'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'm'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'i'.
# ** Warning: (vsim-3722) /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(17): [TFMPC] - Missing connection for port 'zero_flag'.
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from micro_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /microprocessor_tb File: /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v
do wave.do; run -all
# ** Note: $stop    : /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v(33)
#    Time: 375 us  Iteration: 0  Instance: /microprocessor_tb
# Break in Module microprocessor_tb at /home/tck290/engr-ece/CME433/lab5/multi_cache/simulation/modelsim/microprocessor_tb.v line 33
