int\r\nF_1 ( struct V_1 * V_2 , unsigned char V_3 ,\r\nunsigned char V_4 )\r\n{\r\nunsigned short V_5 = V_3 ;\r\nunsigned short V_6 = 0 , V_7 = 0 ;\r\nunsigned short V_8 = 0 ;\r\nint Clock ;\r\nif( ! F_2 ( V_2 ) ) return 65000 ;\r\nif( V_4 > 0 ) V_4 -- ;\r\n#ifdef F_3\r\nswitch( V_5 ) {\r\ncase 0x5a : V_5 = 0x50 ; break;\r\ncase 0x5b : V_5 = 0x56 ;\r\n}\r\n#endif\r\nif( ! ( F_4 ( V_2 , & V_5 , & V_6 ) ) ) { ;\r\nF_5 ( V_9 L_1 , V_5 ) ;\r\nreturn 65000 ;\r\n}\r\nV_8 = V_2 -> V_10 [ V_6 ] . V_11 ;\r\nif( V_2 -> V_12 [ V_8 ] . V_13 & V_14 ) {\r\nif( V_2 -> V_15 == 1 ) {\r\nV_7 = V_2 -> V_12 [ V_8 ] . V_16 ;\r\n} else {\r\nV_8 += V_4 ;\r\nV_7 = V_2 -> V_12 [ V_8 ] . V_17 ;\r\n}\r\n} else {\r\nV_8 += V_4 ;\r\nV_7 = V_2 -> V_12 [ V_8 ] . V_18 ;\r\n}\r\nClock = V_2 -> V_19 [ V_7 ] . CLOCK * 1000 ;\r\nreturn Clock ;\r\n}\r\nint\r\nF_6 ( struct V_1 * V_2 , unsigned char V_3 ,\r\nunsigned char V_4 , struct V_20 * V_21 )\r\n{\r\nunsigned short V_5 = V_3 ;\r\nunsigned short V_6 = 0 , V_22 = 0 , V_8 = 0 ;\r\nint V_23 ;\r\nif( ! F_2 ( V_2 ) ) return 0 ;\r\nif( V_4 > 0 ) V_4 -- ;\r\n#ifdef F_3\r\nswitch( V_5 ) {\r\ncase 0x5a : V_5 = 0x50 ; break;\r\ncase 0x5b : V_5 = 0x56 ;\r\n}\r\n#endif\r\nif( ! ( F_4 ( V_2 , & V_5 , & V_6 ) ) ) return 0 ;\r\nV_8 = V_2 -> V_10 [ V_6 ] . V_11 ;\r\nif( V_2 -> V_12 [ V_8 ] . V_13 & V_14 ) {\r\nif( V_2 -> V_15 == 1 ) {\r\nV_22 = V_2 -> V_12 [ V_8 ] . V_24 ;\r\n} else {\r\nV_8 += V_4 ;\r\nV_22 = V_2 -> V_12 [ V_8 ] . V_25 ;\r\n}\r\n} else {\r\nV_8 += V_4 ;\r\nV_22 = V_2 -> V_12 [ V_8 ] . V_26 ;\r\n}\r\nF_7 ( V_2 ,\r\n( unsigned char * ) & V_2 -> V_27 [ V_22 ] . V_28 [ 0 ] ,\r\nV_2 -> V_12 [ V_8 ] . V_29 ,\r\nV_2 -> V_12 [ V_8 ] . V_30 ,\r\nV_21 , false ) ;\r\nif( V_2 -> V_12 [ V_8 ] . V_13 & 0x8000 )\r\nV_21 -> V_31 &= ~ V_32 ;\r\nelse\r\nV_21 -> V_31 |= V_32 ;\r\nif( V_2 -> V_12 [ V_8 ] . V_13 & 0x4000 )\r\nV_21 -> V_31 &= ~ V_33 ;\r\nelse\r\nV_21 -> V_31 |= V_33 ;\r\nV_21 -> V_34 = V_35 ;\r\nif( V_2 -> V_12 [ V_8 ] . V_13 & 0x0080 )\r\nV_21 -> V_34 = V_36 ;\r\nelse {\r\nV_23 = 0 ;\r\nwhile( V_2 -> V_10 [ V_23 ] . V_37 != 0xff ) {\r\nif( V_2 -> V_10 [ V_23 ] . V_37 ==\r\nV_2 -> V_12 [ V_8 ] . V_38 ) {\r\nif( V_2 -> V_10 [ V_23 ] . V_39 & V_40 ) {\r\nV_21 -> V_34 = V_41 ;\r\n}\r\nbreak;\r\n}\r\nV_23 ++ ;\r\n}\r\n}\r\nif( ( V_21 -> V_34 & V_42 ) == V_36 ) {\r\n#if 0\r\nvar->upper_margin <<= 1;\r\nvar->lower_margin <<= 1;\r\nvar->vsync_len <<= 1;\r\n#endif\r\n} else if( ( V_21 -> V_34 & V_42 ) == V_41 ) {\r\nV_21 -> V_43 >>= 1 ;\r\nV_21 -> V_44 >>= 1 ;\r\nV_21 -> V_45 >>= 1 ;\r\n}\r\nreturn 1 ;\r\n}\r\nbool\r\nF_8 ( struct V_1 * V_2 , unsigned char V_3 , int * V_46 ,\r\nint * V_47 , unsigned char V_4 )\r\n{\r\nunsigned short V_5 = V_3 ;\r\nunsigned short V_6 = 0 , V_48 = 0 ;\r\nunsigned short V_8 = 0 ;\r\nunsigned char V_49 , V_50 , V_51 ;\r\nif( ! F_2 ( V_2 ) ) return false ;\r\nif( V_4 > 0 ) V_4 -- ;\r\n#ifdef F_3\r\nswitch( V_5 ) {\r\ncase 0x5a : V_5 = 0x50 ; break;\r\ncase 0x5b : V_5 = 0x56 ;\r\n}\r\n#endif\r\nif( ! ( F_4 ( V_2 , & V_5 , & V_6 ) ) ) return false ;\r\nV_8 = V_2 -> V_10 [ V_6 ] . V_11 ;\r\nif( V_2 -> V_12 [ V_8 ] . V_13 & V_14 ) {\r\nif( V_2 -> V_15 == 1 ) {\r\nV_48 = V_2 -> V_12 [ V_8 ] . V_24 ;\r\n} else {\r\nV_8 += V_4 ;\r\nV_48 = V_2 -> V_12 [ V_8 ] . V_25 ;\r\n}\r\n} else {\r\nV_8 += V_4 ;\r\nV_48 = V_2 -> V_12 [ V_8 ] . V_26 ;\r\n}\r\nV_49 = V_2 -> V_27 [ V_48 ] . V_28 [ 14 ] ;\r\nV_50 = V_2 -> V_27 [ V_48 ] . V_28 [ 0 ] ;\r\n* V_46 = ( ( ( V_50 & 0xff ) | ( ( unsigned short ) ( V_49 & 0x03 ) << 8 ) ) + 5 ) * 8 ;\r\nV_49 = V_2 -> V_27 [ V_48 ] . V_28 [ 13 ] ;\r\nV_50 = V_2 -> V_27 [ V_48 ] . V_28 [ 6 ] ;\r\nV_51 = V_2 -> V_27 [ V_48 ] . V_28 [ 7 ] ;\r\n* V_47 = ( ( V_50 & 0xFF ) |\r\n( ( unsigned short ) ( V_51 & 0x01 ) << 8 ) |\r\n( ( unsigned short ) ( V_51 & 0x20 ) << 4 ) |\r\n( ( unsigned short ) ( V_49 & 0x01 ) << 10 ) ) + 2 ;\r\nif( V_2 -> V_12 [ V_8 ] . V_13 & V_52 )\r\n* V_47 *= 2 ;\r\nreturn true ;\r\n}
