Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 04d559be1fba4cf6966170f2123b74df --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SRGtest_behav xil_defaultlib.SRGtest -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1409] subtype of case expression is not locally static [D:/dev/ShiftRegister/ShiftRegister.srcs/sources_1/new/shiftregister.vhd:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.shiftregister [shiftregister_default]
Compiling architecture behavioral of entity xil_defaultlib.srgtest
Built simulation snapshot SRGtest_behav
