{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "core_clock: 2.8000"
  ],
  "cts__clock__skew__hold": 0.2792,
  "cts__clock__skew__hold__post_repair": 0.2792,
  "cts__clock__skew__hold__pre_repair": 0.2792,
  "cts__clock__skew__setup": 0.2792,
  "cts__clock__skew__setup__post_repair": 0.2792,
  "cts__clock__skew__setup__pre_repair": 0.2792,
  "cts__design__instance__area": 31371.5078,
  "cts__design__instance__area__macros": 0.0,
  "cts__design__instance__area__macros__post_repair": 0.0,
  "cts__design__instance__area__macros__pre_repair": 0.0,
  "cts__design__instance__area__post_repair": 31367.7832,
  "cts__design__instance__area__pre_repair": 31367.7832,
  "cts__design__instance__area__stdcell": 31371.5078,
  "cts__design__instance__area__stdcell__post_repair": 31367.7832,
  "cts__design__instance__area__stdcell__pre_repair": 31367.7832,
  "cts__design__instance__count": 15484,
  "cts__design__instance__count__hold_buffer": 0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 15481,
  "cts__design__instance__count__pre_repair": 15481,
  "cts__design__instance__count__setup_buffer": 3.0,
  "cts__design__instance__count__stdcell": 15484,
  "cts__design__instance__count__stdcell__post_repair": 15481,
  "cts__design__instance__count__stdcell__pre_repair": 15481,
  "cts__design__instance__displacement__max": 3.5275,
  "cts__design__instance__displacement__mean": 0.0005,
  "cts__design__instance__displacement__total": 14.6765,
  "cts__design__instance__utilization": 0.5578,
  "cts__design__instance__utilization__post_repair": 0.5578,
  "cts__design__instance__utilization__pre_repair": 0.5578,
  "cts__design__instance__utilization__stdcell": 0.5578,
  "cts__design__instance__utilization__stdcell__post_repair": 0.5578,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.5578,
  "cts__design__io": 264,
  "cts__design__io__post_repair": 264,
  "cts__design__io__pre_repair": 264,
  "cts__design__violations": 0,
  "cts__power__internal__total": 0.0259,
  "cts__power__internal__total__post_repair": 0.0259,
  "cts__power__internal__total__pre_repair": 0.0259,
  "cts__power__leakage__total": 0.0007,
  "cts__power__leakage__total__post_repair": 0.0007,
  "cts__power__leakage__total__pre_repair": 0.0007,
  "cts__power__switching__total": 0.0218,
  "cts__power__switching__total__post_repair": 0.0217,
  "cts__power__switching__total__pre_repair": 0.0217,
  "cts__power__total": 0.0483,
  "cts__power__total__post_repair": 0.0482,
  "cts__power__total__pre_repair": 0.0482,
  "cts__route__wirelength__estimated": 195961.297,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 0,
  "cts__timing__drv__hold_violation_count__pre_repair": 0,
  "cts__timing__drv__max_cap": 2,
  "cts__timing__drv__max_cap__post_repair": 2,
  "cts__timing__drv__max_cap__pre_repair": 2,
  "cts__timing__drv__max_cap_limit": -0.0725,
  "cts__timing__drv__max_cap_limit__post_repair": -0.0762,
  "cts__timing__drv__max_cap_limit__pre_repair": -0.0762,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.3167,
  "cts__timing__drv__max_slew_limit__post_repair": 0.3151,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.3151,
  "cts__timing__drv__setup_violation_count": 0,
  "cts__timing__drv__setup_violation_count__post_repair": 1,
  "cts__timing__drv__setup_violation_count__pre_repair": 1,
  "cts__timing__setup__tns": 0.0,
  "cts__timing__setup__tns__post_repair": -0.04,
  "cts__timing__setup__tns__pre_repair": -0.04,
  "cts__timing__setup__ws": 0.03,
  "cts__timing__setup__ws__post_repair": -0.03,
  "cts__timing__setup__ws__pre_repair": -0.03,
  "detailedplace__cpu__total": 19.28,
  "detailedplace__design__instance__area": 30973.0391,
  "detailedplace__design__instance__area__macros": 0.0,
  "detailedplace__design__instance__area__stdcell": 30973.0391,
  "detailedplace__design__instance__count": 15269,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 15269,
  "detailedplace__design__instance__displacement__max": 15.153,
  "detailedplace__design__instance__displacement__mean": 1.074,
  "detailedplace__design__instance__displacement__total": 16399.107,
  "detailedplace__design__instance__utilization": 0.5508,
  "detailedplace__design__instance__utilization__stdcell": 0.5508,
  "detailedplace__design__io": 264,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 201676.0,
  "detailedplace__power__internal__total": 0.0246,
  "detailedplace__power__leakage__total": 0.0007,
  "detailedplace__power__switching__total": 0.0205,
  "detailedplace__power__total": 0.0457,
  "detailedplace__route__wirelength__estimated": 196008.4825,
  "detailedplace__runtime__total": "0:19.58",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 2,
  "detailedplace__timing__drv__max_cap_limit": -0.0762,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.3151,
  "detailedplace__timing__drv__setup_violation_count": 0,
  "detailedplace__timing__setup__tns": 0.0,
  "detailedplace__timing__setup__ws": 0.25,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 14040,
  "detailedroute__route__drc_errors__iter:2": 2222,
  "detailedroute__route__drc_errors__iter:3": 1715,
  "detailedroute__route__drc_errors__iter:4": 42,
  "detailedroute__route__drc_errors__iter:5": 0,
  "detailedroute__route__net": 17821,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 125335,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 125335,
  "detailedroute__route__wirelength": 262026,
  "detailedroute__route__wirelength__iter:1": 264727,
  "detailedroute__route__wirelength__iter:2": 262409,
  "detailedroute__route__wirelength__iter:3": 261994,
  "detailedroute__route__wirelength__iter:4": 262035,
  "detailedroute__route__wirelength__iter:5": 262026,
  "finish__clock__skew__hold": 0.2862,
  "finish__clock__skew__setup": 0.2862,
  "finish__cpu__total": 69.09,
  "finish__design__instance__area": 31371.5078,
  "finish__design__instance__area__macros": 0.0,
  "finish__design__instance__area__stdcell": 31371.5078,
  "finish__design__instance__count": 15484,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 15484,
  "finish__design__instance__utilization": 0.5578,
  "finish__design__instance__utilization__stdcell": 0.5578,
  "finish__design__io": 264,
  "finish__mem__peak": 1298116.0,
  "finish__power__internal__total": 0.0259,
  "finish__power__leakage__total": 0.0007,
  "finish__power__switching__total": 0.023,
  "finish__power__total": 0.0496,
  "finish__runtime__total": "1:10.44",
  "finish__timing__drv__hold_violation_count": 0.0,
  "finish__timing__drv__max_cap": 13,
  "finish__timing__drv__max_cap_limit": -0.0869,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.234,
  "finish__timing__drv__setup_violation_count": 1.0,
  "finish__timing__setup__tns": -0.06,
  "finish__timing__setup__ws": -0.04,
  "finish__timing__wns_percent_delay": -1.750077,
  "floorplan__cpu__total": 0.51,
  "floorplan__design__instance__area": 27142.1074,
  "floorplan__design__instance__area__macros": 0.0,
  "floorplan__design__instance__area__stdcell": 27142.1074,
  "floorplan__design__instance__count": 14389,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 14389,
  "floorplan__design__instance__utilization": 0.4826,
  "floorplan__design__instance__utilization__stdcell": 0.4826,
  "floorplan__design__io": 264,
  "floorplan__mem__peak": 125996.0,
  "floorplan__power__internal__total": 0.0237,
  "floorplan__power__leakage__total": 0.0005,
  "floorplan__power__switching__total": 0.0131,
  "floorplan__power__total": 0.0374,
  "floorplan__runtime__total": "0:00.59",
  "floorplan__timing__setup__tns": -3169.29,
  "floorplan__timing__setup__ws": -2.51,
  "globalplace__cpu__total": 17.9,
  "globalplace__design__instance__area": 27254.627,
  "globalplace__design__instance__area__macros": 0.0,
  "globalplace__design__instance__area__stdcell": 27254.627,
  "globalplace__design__instance__count": 14812,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 14812,
  "globalplace__design__instance__utilization": 0.4846,
  "globalplace__design__instance__utilization__stdcell": 0.4846,
  "globalplace__design__io": 264,
  "globalplace__mem__peak": 187260.0,
  "globalplace__power__internal__total": 0.0247,
  "globalplace__power__leakage__total": 0.0005,
  "globalplace__power__switching__total": 0.0182,
  "globalplace__power__total": 0.0434,
  "globalplace__runtime__total": "0:18.25",
  "globalplace__timing__setup__tns": -6073.5898,
  "globalplace__timing__setup__ws": -4.27,
  "globalroute__clock__skew__hold": 0.2774,
  "globalroute__clock__skew__setup": 0.2774,
  "globalroute__design__instance__area": 31371.5078,
  "globalroute__design__instance__area__macros": 0.0,
  "globalroute__design__instance__area__stdcell": 31371.5078,
  "globalroute__design__instance__count": 15484,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__stdcell": 15484,
  "globalroute__design__instance__utilization": 0.5578,
  "globalroute__design__instance__utilization__stdcell": 0.5578,
  "globalroute__design__io": 264,
  "globalroute__power__internal__total": 0.0259,
  "globalroute__power__leakage__total": 0.0007,
  "globalroute__power__switching__total": 0.0229,
  "globalroute__power__total": 0.0495,
  "globalroute__timing__clock__slack": -0.012,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 6,
  "globalroute__timing__drv__max_cap_limit": -0.0433,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.2881,
  "globalroute__timing__drv__setup_violation_count": 1,
  "globalroute__timing__setup__tns": -0.01,
  "globalroute__timing__setup__ws": -0.01,
  "placeopt__cpu__total": 17.9,
  "placeopt__design__instance__area": 30973.0391,
  "placeopt__design__instance__area__macros": 0.0,
  "placeopt__design__instance__area__macros__pre_opt": 0.0,
  "placeopt__design__instance__area__pre_opt": 27254.627,
  "placeopt__design__instance__area__stdcell": 30973.0391,
  "placeopt__design__instance__area__stdcell__pre_opt": 27254.627,
  "placeopt__design__instance__count": 15269,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 14812,
  "placeopt__design__instance__count__stdcell": 15269,
  "placeopt__design__instance__count__stdcell__pre_opt": 14812,
  "placeopt__design__instance__utilization": 0.5508,
  "placeopt__design__instance__utilization__pre_opt": 0.4846,
  "placeopt__design__instance__utilization__stdcell": 0.5508,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.4846,
  "placeopt__design__io": 264,
  "placeopt__design__io__pre_opt": 264,
  "placeopt__mem__peak": 187260.0,
  "placeopt__power__internal__total": 0.024,
  "placeopt__power__internal__total__pre_opt": 0.0247,
  "placeopt__power__leakage__total": 0.0007,
  "placeopt__power__leakage__total__pre_opt": 0.0005,
  "placeopt__power__switching__total": 0.0199,
  "placeopt__power__switching__total__pre_opt": 0.0182,
  "placeopt__power__total": 0.0445,
  "placeopt__power__total__pre_opt": 0.0434,
  "placeopt__runtime__total": "0:18.25",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.0063,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.3441,
  "placeopt__timing__drv__setup_violation_count": 0,
  "placeopt__timing__setup__tns": -0.01,
  "placeopt__timing__setup__tns__pre_opt": -6073.5898,
  "placeopt__timing__setup__ws": 0.26,
  "placeopt__timing__setup__ws__pre_opt": -4.27,
  "run__flow__design": "ibex",
  "run__flow__generate_date": "2022-12-28 15:42",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-6190-g4f1108b6f",
  "run__flow__platform": "nangate45",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1nW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ns",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "5900931ec8545b329616d3faa184c0c6e46a24c7",
  "run__flow__scripts_commit": "5900931ec8545b329616d3faa184c0c6e46a24c7",
  "run__flow__uuid": "3aa9e629-21f0-4c7f-bac6-3bb7567c7cba",
  "run__flow__variant": "base",
  "synth__cpu__total": 132.39,
  "synth__design__instance__area__stdcell": 28299.474,
  "synth__design__instance__count__stdcell": 15700.0,
  "synth__mem__peak": 267108.0,
  "synth__runtime__total": "2:14.82",
  "total_time": "0:04:21.930000"
}