
SubController.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009e34  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003cc  0800a008  0800a008  0001a008  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a3d4  0800a3d4  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800a3d4  0800a3d4  0001a3d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a3dc  0800a3dc  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a3dc  0800a3dc  0001a3dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a3e0  0800a3e0  0001a3e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800a3e4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000788  200001e0  0800a5c4  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000968  0800a5c4  00020968  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .comment      00000086  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY
 13 .debug_info   00018be8  00000000  00000000  00020296  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000328f  00000000  00000000  00038e7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001788  00000000  00000000  0003c110  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000128b  00000000  00000000  0003d898  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025d49  00000000  00000000  0003eb23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001cad9  00000000  00000000  0006486c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e7651  00000000  00000000  00081345  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000076b4  00000000  00000000  00168998  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  0017004c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e0 	.word	0x200001e0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08009fec 	.word	0x08009fec

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e4 	.word	0x200001e4
 800020c:	08009fec 	.word	0x08009fec

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b970 	b.w	8000ee0 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9e08      	ldr	r6, [sp, #32]
 8000c1e:	460d      	mov	r5, r1
 8000c20:	4604      	mov	r4, r0
 8000c22:	460f      	mov	r7, r1
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d14a      	bne.n	8000cbe <__udivmoddi4+0xa6>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4694      	mov	ip, r2
 8000c2c:	d965      	bls.n	8000cfa <__udivmoddi4+0xe2>
 8000c2e:	fab2 f382 	clz	r3, r2
 8000c32:	b143      	cbz	r3, 8000c46 <__udivmoddi4+0x2e>
 8000c34:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c38:	f1c3 0220 	rsb	r2, r3, #32
 8000c3c:	409f      	lsls	r7, r3
 8000c3e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c42:	4317      	orrs	r7, r2
 8000c44:	409c      	lsls	r4, r3
 8000c46:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c4a:	fa1f f58c 	uxth.w	r5, ip
 8000c4e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c52:	0c22      	lsrs	r2, r4, #16
 8000c54:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c58:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c5c:	fb01 f005 	mul.w	r0, r1, r5
 8000c60:	4290      	cmp	r0, r2
 8000c62:	d90a      	bls.n	8000c7a <__udivmoddi4+0x62>
 8000c64:	eb1c 0202 	adds.w	r2, ip, r2
 8000c68:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c6c:	f080 811c 	bcs.w	8000ea8 <__udivmoddi4+0x290>
 8000c70:	4290      	cmp	r0, r2
 8000c72:	f240 8119 	bls.w	8000ea8 <__udivmoddi4+0x290>
 8000c76:	3902      	subs	r1, #2
 8000c78:	4462      	add	r2, ip
 8000c7a:	1a12      	subs	r2, r2, r0
 8000c7c:	b2a4      	uxth	r4, r4
 8000c7e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c82:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c86:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c8a:	fb00 f505 	mul.w	r5, r0, r5
 8000c8e:	42a5      	cmp	r5, r4
 8000c90:	d90a      	bls.n	8000ca8 <__udivmoddi4+0x90>
 8000c92:	eb1c 0404 	adds.w	r4, ip, r4
 8000c96:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c9a:	f080 8107 	bcs.w	8000eac <__udivmoddi4+0x294>
 8000c9e:	42a5      	cmp	r5, r4
 8000ca0:	f240 8104 	bls.w	8000eac <__udivmoddi4+0x294>
 8000ca4:	4464      	add	r4, ip
 8000ca6:	3802      	subs	r0, #2
 8000ca8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cac:	1b64      	subs	r4, r4, r5
 8000cae:	2100      	movs	r1, #0
 8000cb0:	b11e      	cbz	r6, 8000cba <__udivmoddi4+0xa2>
 8000cb2:	40dc      	lsrs	r4, r3
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	e9c6 4300 	strd	r4, r3, [r6]
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d908      	bls.n	8000cd4 <__udivmoddi4+0xbc>
 8000cc2:	2e00      	cmp	r6, #0
 8000cc4:	f000 80ed 	beq.w	8000ea2 <__udivmoddi4+0x28a>
 8000cc8:	2100      	movs	r1, #0
 8000cca:	e9c6 0500 	strd	r0, r5, [r6]
 8000cce:	4608      	mov	r0, r1
 8000cd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd4:	fab3 f183 	clz	r1, r3
 8000cd8:	2900      	cmp	r1, #0
 8000cda:	d149      	bne.n	8000d70 <__udivmoddi4+0x158>
 8000cdc:	42ab      	cmp	r3, r5
 8000cde:	d302      	bcc.n	8000ce6 <__udivmoddi4+0xce>
 8000ce0:	4282      	cmp	r2, r0
 8000ce2:	f200 80f8 	bhi.w	8000ed6 <__udivmoddi4+0x2be>
 8000ce6:	1a84      	subs	r4, r0, r2
 8000ce8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cec:	2001      	movs	r0, #1
 8000cee:	4617      	mov	r7, r2
 8000cf0:	2e00      	cmp	r6, #0
 8000cf2:	d0e2      	beq.n	8000cba <__udivmoddi4+0xa2>
 8000cf4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cf8:	e7df      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cfa:	b902      	cbnz	r2, 8000cfe <__udivmoddi4+0xe6>
 8000cfc:	deff      	udf	#255	; 0xff
 8000cfe:	fab2 f382 	clz	r3, r2
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	f040 8090 	bne.w	8000e28 <__udivmoddi4+0x210>
 8000d08:	1a8a      	subs	r2, r1, r2
 8000d0a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d0e:	fa1f fe8c 	uxth.w	lr, ip
 8000d12:	2101      	movs	r1, #1
 8000d14:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d18:	fb07 2015 	mls	r0, r7, r5, r2
 8000d1c:	0c22      	lsrs	r2, r4, #16
 8000d1e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d22:	fb0e f005 	mul.w	r0, lr, r5
 8000d26:	4290      	cmp	r0, r2
 8000d28:	d908      	bls.n	8000d3c <__udivmoddi4+0x124>
 8000d2a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d2e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d32:	d202      	bcs.n	8000d3a <__udivmoddi4+0x122>
 8000d34:	4290      	cmp	r0, r2
 8000d36:	f200 80cb 	bhi.w	8000ed0 <__udivmoddi4+0x2b8>
 8000d3a:	4645      	mov	r5, r8
 8000d3c:	1a12      	subs	r2, r2, r0
 8000d3e:	b2a4      	uxth	r4, r4
 8000d40:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d44:	fb07 2210 	mls	r2, r7, r0, r2
 8000d48:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d4c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d50:	45a6      	cmp	lr, r4
 8000d52:	d908      	bls.n	8000d66 <__udivmoddi4+0x14e>
 8000d54:	eb1c 0404 	adds.w	r4, ip, r4
 8000d58:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d5c:	d202      	bcs.n	8000d64 <__udivmoddi4+0x14c>
 8000d5e:	45a6      	cmp	lr, r4
 8000d60:	f200 80bb 	bhi.w	8000eda <__udivmoddi4+0x2c2>
 8000d64:	4610      	mov	r0, r2
 8000d66:	eba4 040e 	sub.w	r4, r4, lr
 8000d6a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d6e:	e79f      	b.n	8000cb0 <__udivmoddi4+0x98>
 8000d70:	f1c1 0720 	rsb	r7, r1, #32
 8000d74:	408b      	lsls	r3, r1
 8000d76:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d7a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d7e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d82:	fa20 f307 	lsr.w	r3, r0, r7
 8000d86:	40fd      	lsrs	r5, r7
 8000d88:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d8c:	4323      	orrs	r3, r4
 8000d8e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d92:	fa1f fe8c 	uxth.w	lr, ip
 8000d96:	fb09 5518 	mls	r5, r9, r8, r5
 8000d9a:	0c1c      	lsrs	r4, r3, #16
 8000d9c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000da0:	fb08 f50e 	mul.w	r5, r8, lr
 8000da4:	42a5      	cmp	r5, r4
 8000da6:	fa02 f201 	lsl.w	r2, r2, r1
 8000daa:	fa00 f001 	lsl.w	r0, r0, r1
 8000dae:	d90b      	bls.n	8000dc8 <__udivmoddi4+0x1b0>
 8000db0:	eb1c 0404 	adds.w	r4, ip, r4
 8000db4:	f108 3aff 	add.w	sl, r8, #4294967295
 8000db8:	f080 8088 	bcs.w	8000ecc <__udivmoddi4+0x2b4>
 8000dbc:	42a5      	cmp	r5, r4
 8000dbe:	f240 8085 	bls.w	8000ecc <__udivmoddi4+0x2b4>
 8000dc2:	f1a8 0802 	sub.w	r8, r8, #2
 8000dc6:	4464      	add	r4, ip
 8000dc8:	1b64      	subs	r4, r4, r5
 8000dca:	b29d      	uxth	r5, r3
 8000dcc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd0:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000dd8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ddc:	45a6      	cmp	lr, r4
 8000dde:	d908      	bls.n	8000df2 <__udivmoddi4+0x1da>
 8000de0:	eb1c 0404 	adds.w	r4, ip, r4
 8000de4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000de8:	d26c      	bcs.n	8000ec4 <__udivmoddi4+0x2ac>
 8000dea:	45a6      	cmp	lr, r4
 8000dec:	d96a      	bls.n	8000ec4 <__udivmoddi4+0x2ac>
 8000dee:	3b02      	subs	r3, #2
 8000df0:	4464      	add	r4, ip
 8000df2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000df6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dfa:	eba4 040e 	sub.w	r4, r4, lr
 8000dfe:	42ac      	cmp	r4, r5
 8000e00:	46c8      	mov	r8, r9
 8000e02:	46ae      	mov	lr, r5
 8000e04:	d356      	bcc.n	8000eb4 <__udivmoddi4+0x29c>
 8000e06:	d053      	beq.n	8000eb0 <__udivmoddi4+0x298>
 8000e08:	b156      	cbz	r6, 8000e20 <__udivmoddi4+0x208>
 8000e0a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e0e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e12:	fa04 f707 	lsl.w	r7, r4, r7
 8000e16:	40ca      	lsrs	r2, r1
 8000e18:	40cc      	lsrs	r4, r1
 8000e1a:	4317      	orrs	r7, r2
 8000e1c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e20:	4618      	mov	r0, r3
 8000e22:	2100      	movs	r1, #0
 8000e24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e28:	f1c3 0120 	rsb	r1, r3, #32
 8000e2c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e30:	fa20 f201 	lsr.w	r2, r0, r1
 8000e34:	fa25 f101 	lsr.w	r1, r5, r1
 8000e38:	409d      	lsls	r5, r3
 8000e3a:	432a      	orrs	r2, r5
 8000e3c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e40:	fa1f fe8c 	uxth.w	lr, ip
 8000e44:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e48:	fb07 1510 	mls	r5, r7, r0, r1
 8000e4c:	0c11      	lsrs	r1, r2, #16
 8000e4e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e52:	fb00 f50e 	mul.w	r5, r0, lr
 8000e56:	428d      	cmp	r5, r1
 8000e58:	fa04 f403 	lsl.w	r4, r4, r3
 8000e5c:	d908      	bls.n	8000e70 <__udivmoddi4+0x258>
 8000e5e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e62:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e66:	d22f      	bcs.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e68:	428d      	cmp	r5, r1
 8000e6a:	d92d      	bls.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e6c:	3802      	subs	r0, #2
 8000e6e:	4461      	add	r1, ip
 8000e70:	1b49      	subs	r1, r1, r5
 8000e72:	b292      	uxth	r2, r2
 8000e74:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e78:	fb07 1115 	mls	r1, r7, r5, r1
 8000e7c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e80:	fb05 f10e 	mul.w	r1, r5, lr
 8000e84:	4291      	cmp	r1, r2
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x282>
 8000e88:	eb1c 0202 	adds.w	r2, ip, r2
 8000e8c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e90:	d216      	bcs.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e92:	4291      	cmp	r1, r2
 8000e94:	d914      	bls.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e96:	3d02      	subs	r5, #2
 8000e98:	4462      	add	r2, ip
 8000e9a:	1a52      	subs	r2, r2, r1
 8000e9c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000ea0:	e738      	b.n	8000d14 <__udivmoddi4+0xfc>
 8000ea2:	4631      	mov	r1, r6
 8000ea4:	4630      	mov	r0, r6
 8000ea6:	e708      	b.n	8000cba <__udivmoddi4+0xa2>
 8000ea8:	4639      	mov	r1, r7
 8000eaa:	e6e6      	b.n	8000c7a <__udivmoddi4+0x62>
 8000eac:	4610      	mov	r0, r2
 8000eae:	e6fb      	b.n	8000ca8 <__udivmoddi4+0x90>
 8000eb0:	4548      	cmp	r0, r9
 8000eb2:	d2a9      	bcs.n	8000e08 <__udivmoddi4+0x1f0>
 8000eb4:	ebb9 0802 	subs.w	r8, r9, r2
 8000eb8:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000ebc:	3b01      	subs	r3, #1
 8000ebe:	e7a3      	b.n	8000e08 <__udivmoddi4+0x1f0>
 8000ec0:	4645      	mov	r5, r8
 8000ec2:	e7ea      	b.n	8000e9a <__udivmoddi4+0x282>
 8000ec4:	462b      	mov	r3, r5
 8000ec6:	e794      	b.n	8000df2 <__udivmoddi4+0x1da>
 8000ec8:	4640      	mov	r0, r8
 8000eca:	e7d1      	b.n	8000e70 <__udivmoddi4+0x258>
 8000ecc:	46d0      	mov	r8, sl
 8000ece:	e77b      	b.n	8000dc8 <__udivmoddi4+0x1b0>
 8000ed0:	3d02      	subs	r5, #2
 8000ed2:	4462      	add	r2, ip
 8000ed4:	e732      	b.n	8000d3c <__udivmoddi4+0x124>
 8000ed6:	4608      	mov	r0, r1
 8000ed8:	e70a      	b.n	8000cf0 <__udivmoddi4+0xd8>
 8000eda:	4464      	add	r4, ip
 8000edc:	3802      	subs	r0, #2
 8000ede:	e742      	b.n	8000d66 <__udivmoddi4+0x14e>

08000ee0 <__aeabi_idiv0>:
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop

08000ee4 <checkMPU6050Ready>:
#include "MPU6050.h"
#include "stm32f4xx.h"
extern I2C_HandleTypeDef hi2c1;

uint8_t checkMPU6050Ready()
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	af00      	add	r7, sp, #0
	if((HAL_I2C_IsDeviceReady(&hi2c1,MPU6050ADDR+0,1,100)==HAL_OK))
 8000ee8:	2364      	movs	r3, #100	; 0x64
 8000eea:	2201      	movs	r2, #1
 8000eec:	21d0      	movs	r1, #208	; 0xd0
 8000eee:	4805      	ldr	r0, [pc, #20]	; (8000f04 <checkMPU6050Ready+0x20>)
 8000ef0:	f003 f9d2 	bl	8004298 <HAL_I2C_IsDeviceReady>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d101      	bne.n	8000efe <checkMPU6050Ready+0x1a>
	{
		return 1;
 8000efa:	2301      	movs	r3, #1
 8000efc:	e000      	b.n	8000f00 <checkMPU6050Ready+0x1c>
	}
	return 0;
 8000efe:	2300      	movs	r3, #0
}
 8000f00:	4618      	mov	r0, r3
 8000f02:	bd80      	pop	{r7, pc}
 8000f04:	20000244 	.word	0x20000244

08000f08 <i2cWriteRegMPU6050>:
uint8_t i2cWriteRegMPU6050(uint16_t devAddr, uint16_t RegAddr, uint8_t* data){
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b086      	sub	sp, #24
 8000f0c:	af04      	add	r7, sp, #16
 8000f0e:	4603      	mov	r3, r0
 8000f10:	603a      	str	r2, [r7, #0]
 8000f12:	80fb      	strh	r3, [r7, #6]
 8000f14:	460b      	mov	r3, r1
 8000f16:	80bb      	strh	r3, [r7, #4]

	return(HAL_I2C_Mem_Write(&hi2c1,devAddr,RegAddr, 1, data ,1,HAL_MAX_DELAY)==HAL_OK);
 8000f18:	88ba      	ldrh	r2, [r7, #4]
 8000f1a:	88f9      	ldrh	r1, [r7, #6]
 8000f1c:	f04f 33ff 	mov.w	r3, #4294967295
 8000f20:	9302      	str	r3, [sp, #8]
 8000f22:	2301      	movs	r3, #1
 8000f24:	9301      	str	r3, [sp, #4]
 8000f26:	683b      	ldr	r3, [r7, #0]
 8000f28:	9300      	str	r3, [sp, #0]
 8000f2a:	2301      	movs	r3, #1
 8000f2c:	4806      	ldr	r0, [pc, #24]	; (8000f48 <i2cWriteRegMPU6050+0x40>)
 8000f2e:	f002 fcff 	bl	8003930 <HAL_I2C_Mem_Write>
 8000f32:	4603      	mov	r3, r0
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	bf0c      	ite	eq
 8000f38:	2301      	moveq	r3, #1
 8000f3a:	2300      	movne	r3, #0
 8000f3c:	b2db      	uxtb	r3, r3

}
 8000f3e:	4618      	mov	r0, r3
 8000f40:	3708      	adds	r7, #8
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bd80      	pop	{r7, pc}
 8000f46:	bf00      	nop
 8000f48:	20000244 	.word	0x20000244

08000f4c <MPU6050init>:

uint8_t MPU6050init(MPU6050* imu, I2C_HandleTypeDef* i2cHandle)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b086      	sub	sp, #24
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
 8000f54:	6039      	str	r1, [r7, #0]
	imu->i2cHandle=i2cHandle;
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	683a      	ldr	r2, [r7, #0]
 8000f5a:	601a      	str	r2, [r3, #0]

	for(int i=0;i<3;i++)
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	617b      	str	r3, [r7, #20]
 8000f60:	e00a      	b.n	8000f78 <MPU6050init+0x2c>
		imu->acc_mps2[i]=0;
 8000f62:	687a      	ldr	r2, [r7, #4]
 8000f64:	697b      	ldr	r3, [r7, #20]
 8000f66:	009b      	lsls	r3, r3, #2
 8000f68:	4413      	add	r3, r2
 8000f6a:	3304      	adds	r3, #4
 8000f6c:	f04f 0200 	mov.w	r2, #0
 8000f70:	601a      	str	r2, [r3, #0]
	for(int i=0;i<3;i++)
 8000f72:	697b      	ldr	r3, [r7, #20]
 8000f74:	3301      	adds	r3, #1
 8000f76:	617b      	str	r3, [r7, #20]
 8000f78:	697b      	ldr	r3, [r7, #20]
 8000f7a:	2b02      	cmp	r3, #2
 8000f7c:	ddf1      	ble.n	8000f62 <MPU6050init+0x16>

	for(int i=0;i<3;i++)
 8000f7e:	2300      	movs	r3, #0
 8000f80:	613b      	str	r3, [r7, #16]
 8000f82:	e00a      	b.n	8000f9a <MPU6050init+0x4e>
		imu->gyr_rps[i]=0;
 8000f84:	687a      	ldr	r2, [r7, #4]
 8000f86:	693b      	ldr	r3, [r7, #16]
 8000f88:	3304      	adds	r3, #4
 8000f8a:	009b      	lsls	r3, r3, #2
 8000f8c:	4413      	add	r3, r2
 8000f8e:	f04f 0200 	mov.w	r2, #0
 8000f92:	601a      	str	r2, [r3, #0]
	for(int i=0;i<3;i++)
 8000f94:	693b      	ldr	r3, [r7, #16]
 8000f96:	3301      	adds	r3, #1
 8000f98:	613b      	str	r3, [r7, #16]
 8000f9a:	693b      	ldr	r3, [r7, #16]
 8000f9c:	2b02      	cmp	r3, #2
 8000f9e:	ddf1      	ble.n	8000f84 <MPU6050init+0x38>

	for(int i=0; i<14;i++)
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	60fb      	str	r3, [r7, #12]
 8000fa4:	e008      	b.n	8000fb8 <MPU6050init+0x6c>
		imu->rxData[i]=0;
 8000fa6:	687a      	ldr	r2, [r7, #4]
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	4413      	add	r3, r2
 8000fac:	3320      	adds	r3, #32
 8000fae:	2200      	movs	r2, #0
 8000fb0:	701a      	strb	r2, [r3, #0]
	for(int i=0; i<14;i++)
 8000fb2:	68fb      	ldr	r3, [r7, #12]
 8000fb4:	3301      	adds	r3, #1
 8000fb6:	60fb      	str	r3, [r7, #12]
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	2b0d      	cmp	r3, #13
 8000fbc:	ddf3      	ble.n	8000fa6 <MPU6050init+0x5a>

	imu->rxFlag=0;
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
	imu->dataReadyFlag=0;
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	2200      	movs	r2, #0
 8000fca:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	imu->temp_degC=0;
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	f04f 0200 	mov.w	r2, #0
 8000fd4:	61da      	str	r2, [r3, #28]

	uint8_t numErrors=0;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	72fb      	strb	r3, [r7, #11]
	//Disable FSYNC, enable digital LPF ( fs=1kHz, bandwidth: acc=94 Hz, gyr=98Hz )
	uint8_t data=0x02;
 8000fda:	2302      	movs	r3, #2
 8000fdc:	72bb      	strb	r3, [r7, #10]
	if(i2cWriteRegMPU6050(MPU6050ADDR,MPU6050_CONFIG_REG,&data)==0)
 8000fde:	f107 030a 	add.w	r3, r7, #10
 8000fe2:	461a      	mov	r2, r3
 8000fe4:	211a      	movs	r1, #26
 8000fe6:	20d0      	movs	r0, #208	; 0xd0
 8000fe8:	f7ff ff8e 	bl	8000f08 <i2cWriteRegMPU6050>
 8000fec:	4603      	mov	r3, r0
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d102      	bne.n	8000ff8 <MPU6050init+0xac>
		numErrors+=1;
 8000ff2:	7afb      	ldrb	r3, [r7, #11]
 8000ff4:	3301      	adds	r3, #1
 8000ff6:	72fb      	strb	r3, [r7, #11]

	// Enable Interrupt, clear status bits on any read operation
	data=0x10;
 8000ff8:	2310      	movs	r3, #16
 8000ffa:	72bb      	strb	r3, [r7, #10]
	if(i2cWriteRegMPU6050(MPU6050ADDR,MPU6050_INT_PIN_CFG_REG,&data)==0)
 8000ffc:	f107 030a 	add.w	r3, r7, #10
 8001000:	461a      	mov	r2, r3
 8001002:	2137      	movs	r1, #55	; 0x37
 8001004:	20d0      	movs	r0, #208	; 0xd0
 8001006:	f7ff ff7f 	bl	8000f08 <i2cWriteRegMPU6050>
 800100a:	4603      	mov	r3, r0
 800100c:	2b00      	cmp	r3, #0
 800100e:	d102      	bne.n	8001016 <MPU6050init+0xca>
		numErrors+=1;
 8001010:	7afb      	ldrb	r3, [r7, #11]
 8001012:	3301      	adds	r3, #1
 8001014:	72fb      	strb	r3, [r7, #11]

	data=0x01;
 8001016:	2301      	movs	r3, #1
 8001018:	72bb      	strb	r3, [r7, #10]
	if(i2cWriteRegMPU6050(MPU6050ADDR,MPU6050_INT_ENABLE_REG,&data)==0)
 800101a:	f107 030a 	add.w	r3, r7, #10
 800101e:	461a      	mov	r2, r3
 8001020:	2138      	movs	r1, #56	; 0x38
 8001022:	20d0      	movs	r0, #208	; 0xd0
 8001024:	f7ff ff70 	bl	8000f08 <i2cWriteRegMPU6050>
 8001028:	4603      	mov	r3, r0
 800102a:	2b00      	cmp	r3, #0
 800102c:	d102      	bne.n	8001034 <MPU6050init+0xe8>
		numErrors+=1;
 800102e:	7afb      	ldrb	r3, [r7, #11]
 8001030:	3301      	adds	r3, #1
 8001032:	72fb      	strb	r3, [r7, #11]

	// Wake-up MPU6050
	data=0x00;
 8001034:	2300      	movs	r3, #0
 8001036:	72bb      	strb	r3, [r7, #10]
	if(i2cWriteRegMPU6050(MPU6050ADDR,MPU6050_PWR_MGMT_1_REG,&data)==0)
 8001038:	f107 030a 	add.w	r3, r7, #10
 800103c:	461a      	mov	r2, r3
 800103e:	216b      	movs	r1, #107	; 0x6b
 8001040:	20d0      	movs	r0, #208	; 0xd0
 8001042:	f7ff ff61 	bl	8000f08 <i2cWriteRegMPU6050>
 8001046:	4603      	mov	r3, r0
 8001048:	2b00      	cmp	r3, #0
 800104a:	d102      	bne.n	8001052 <MPU6050init+0x106>
		numErrors+=1;
 800104c:	7afb      	ldrb	r3, [r7, #11]
 800104e:	3301      	adds	r3, #1
 8001050:	72fb      	strb	r3, [r7, #11]

	return numErrors==0;
 8001052:	7afb      	ldrb	r3, [r7, #11]
 8001054:	2b00      	cmp	r3, #0
 8001056:	bf0c      	ite	eq
 8001058:	2301      	moveq	r3, #1
 800105a:	2300      	movne	r3, #0
 800105c:	b2db      	uxtb	r3, r3

}
 800105e:	4618      	mov	r0, r3
 8001060:	3718      	adds	r7, #24
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}

08001066 <MPU6050readDataDMA>:

uint8_t MPU6050readDataDMA(MPU6050* imu)
{
 8001066:	b580      	push	{r7, lr}
 8001068:	b086      	sub	sp, #24
 800106a:	af02      	add	r7, sp, #8
 800106c:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef readStatus;
	readStatus=HAL_I2C_Mem_Read_DMA(imu->i2cHandle,MPU6050ADDR,MPU6050_DATA_START_ADD,1,imu->rxData,14);
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	6818      	ldr	r0, [r3, #0]
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	3320      	adds	r3, #32
 8001076:	220e      	movs	r2, #14
 8001078:	9201      	str	r2, [sp, #4]
 800107a:	9300      	str	r3, [sp, #0]
 800107c:	2301      	movs	r3, #1
 800107e:	223b      	movs	r2, #59	; 0x3b
 8001080:	21d0      	movs	r1, #208	; 0xd0
 8001082:	f002 ff75 	bl	8003f70 <HAL_I2C_Mem_Read_DMA>
 8001086:	4603      	mov	r3, r0
 8001088:	73fb      	strb	r3, [r7, #15]
	imu->dataReadyFlag=0;
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	2200      	movs	r2, #0
 800108e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	if(readStatus==HAL_OK)return 1;
 8001092:	7bfb      	ldrb	r3, [r7, #15]
 8001094:	2b00      	cmp	r3, #0
 8001096:	d101      	bne.n	800109c <MPU6050readDataDMA+0x36>
 8001098:	2301      	movs	r3, #1
 800109a:	e00a      	b.n	80010b2 <MPU6050readDataDMA+0x4c>
	else if(readStatus==HAL_ERROR)return 2;
 800109c:	7bfb      	ldrb	r3, [r7, #15]
 800109e:	2b01      	cmp	r3, #1
 80010a0:	d101      	bne.n	80010a6 <MPU6050readDataDMA+0x40>
 80010a2:	2302      	movs	r3, #2
 80010a4:	e005      	b.n	80010b2 <MPU6050readDataDMA+0x4c>
	else if (readStatus==HAL_BUSY)return 3;
 80010a6:	7bfb      	ldrb	r3, [r7, #15]
 80010a8:	2b02      	cmp	r3, #2
 80010aa:	d101      	bne.n	80010b0 <MPU6050readDataDMA+0x4a>
 80010ac:	2303      	movs	r3, #3
 80010ae:	e000      	b.n	80010b2 <MPU6050readDataDMA+0x4c>
	else return 0;
 80010b0:	2300      	movs	r3, #0
}
 80010b2:	4618      	mov	r0, r3
 80010b4:	3710      	adds	r7, #16
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}
	...

080010bc <MPU6050convertRawData>:

void MPU6050convertRawData(MPU6050* imu)
{
 80010bc:	b480      	push	{r7}
 80010be:	b087      	sub	sp, #28
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
	int16_t acc[3]={( (imu->rxData[0]<<8)|imu->rxData[1] ),( (imu->rxData[2]<<8)|imu->rxData[3] ),( (imu->rxData[4]<<8)|imu->rxData[5] )};
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80010ca:	021b      	lsls	r3, r3, #8
 80010cc:	b21a      	sxth	r2, r3
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80010d4:	b21b      	sxth	r3, r3
 80010d6:	4313      	orrs	r3, r2
 80010d8:	b21b      	sxth	r3, r3
 80010da:	823b      	strh	r3, [r7, #16]
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80010e2:	021b      	lsls	r3, r3, #8
 80010e4:	b21a      	sxth	r2, r3
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 80010ec:	b21b      	sxth	r3, r3
 80010ee:	4313      	orrs	r3, r2
 80010f0:	b21b      	sxth	r3, r3
 80010f2:	827b      	strh	r3, [r7, #18]
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80010fa:	021b      	lsls	r3, r3, #8
 80010fc:	b21a      	sxth	r2, r3
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001104:	b21b      	sxth	r3, r3
 8001106:	4313      	orrs	r3, r2
 8001108:	b21b      	sxth	r3, r3
 800110a:	82bb      	strh	r3, [r7, #20]
	//int16_t temperature=(imu->rxData[6]<<8)|imu->rxData[7];
	int16_t gyr[3]={( (imu->rxData[8]<<8)|imu->rxData[9] ),( (imu->rxData[10]<<8)|imu->rxData[11] ),( (imu->rxData[12]<<8)|imu->rxData[13] )};
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8001112:	021b      	lsls	r3, r3, #8
 8001114:	b21a      	sxth	r2, r3
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800111c:	b21b      	sxth	r3, r3
 800111e:	4313      	orrs	r3, r2
 8001120:	b21b      	sxth	r3, r3
 8001122:	813b      	strh	r3, [r7, #8]
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 800112a:	021b      	lsls	r3, r3, #8
 800112c:	b21a      	sxth	r2, r3
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8001134:	b21b      	sxth	r3, r3
 8001136:	4313      	orrs	r3, r2
 8001138:	b21b      	sxth	r3, r3
 800113a:	817b      	strh	r3, [r7, #10]
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001142:	021b      	lsls	r3, r3, #8
 8001144:	b21a      	sxth	r2, r3
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800114c:	b21b      	sxth	r3, r3
 800114e:	4313      	orrs	r3, r2
 8001150:	b21b      	sxth	r3, r3
 8001152:	81bb      	strh	r3, [r7, #12]

	imu->acc_mps2[0]=MPU6050_ACC_RAW_TO_MPS2*acc[0];
 8001154:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001158:	ee07 3a90 	vmov	s15, r3
 800115c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001160:	ed9f 7a26 	vldr	s14, [pc, #152]	; 80011fc <MPU6050convertRawData+0x140>
 8001164:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	edc3 7a01 	vstr	s15, [r3, #4]
	imu->acc_mps2[1]=MPU6050_ACC_RAW_TO_MPS2*acc[1];
 800116e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001172:	ee07 3a90 	vmov	s15, r3
 8001176:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800117a:	ed9f 7a20 	vldr	s14, [pc, #128]	; 80011fc <MPU6050convertRawData+0x140>
 800117e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	edc3 7a02 	vstr	s15, [r3, #8]
	imu->acc_mps2[2]=MPU6050_ACC_RAW_TO_MPS2*acc[2];
 8001188:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800118c:	ee07 3a90 	vmov	s15, r3
 8001190:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001194:	ed9f 7a19 	vldr	s14, [pc, #100]	; 80011fc <MPU6050convertRawData+0x140>
 8001198:	ee67 7a87 	vmul.f32	s15, s15, s14
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	edc3 7a03 	vstr	s15, [r3, #12]

	imu->gyr_rps[0]=MPU6050_GYR_RAW_TO_RPS*gyr[0];
 80011a2:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80011a6:	ee07 3a90 	vmov	s15, r3
 80011aa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011ae:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8001200 <MPU6050convertRawData+0x144>
 80011b2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	edc3 7a04 	vstr	s15, [r3, #16]
	imu->gyr_rps[1]=MPU6050_GYR_RAW_TO_RPS*gyr[1];
 80011bc:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80011c0:	ee07 3a90 	vmov	s15, r3
 80011c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011c8:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8001200 <MPU6050convertRawData+0x144>
 80011cc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	edc3 7a05 	vstr	s15, [r3, #20]
	imu->gyr_rps[2]=MPU6050_GYR_RAW_TO_RPS*gyr[2];
 80011d6:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80011da:	ee07 3a90 	vmov	s15, r3
 80011de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011e2:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8001200 <MPU6050convertRawData+0x144>
 80011e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	edc3 7a06 	vstr	s15, [r3, #24]

}
 80011f0:	bf00      	nop
 80011f2:	371c      	adds	r7, #28
 80011f4:	46bd      	mov	sp, r7
 80011f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fa:	4770      	bx	lr
 80011fc:	3a1cf5c1 	.word	0x3a1cf5c1
 8001200:	390bb3fd 	.word	0x390bb3fd

08001204 <HAL_GPIO_EXTI_Callback>:
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b082      	sub	sp, #8
 8001208:	af00      	add	r7, sp, #0
 800120a:	4603      	mov	r3, r0
 800120c:	80fb      	strh	r3, [r7, #6]

	if(GPIO_Pin==INT_MPU6050_Pin) //interrupt called at 1kHz
 800120e:	88fb      	ldrh	r3, [r7, #6]
 8001210:	2b02      	cmp	r3, #2
 8001212:	d119      	bne.n	8001248 <HAL_GPIO_EXTI_Callback+0x44>
	{
		mpuIntCount=mpuIntCount+1;
 8001214:	4b0e      	ldr	r3, [pc, #56]	; (8001250 <HAL_GPIO_EXTI_Callback+0x4c>)
 8001216:	781b      	ldrb	r3, [r3, #0]
 8001218:	3301      	adds	r3, #1
 800121a:	b2da      	uxtb	r2, r3
 800121c:	4b0c      	ldr	r3, [pc, #48]	; (8001250 <HAL_GPIO_EXTI_Callback+0x4c>)
 800121e:	701a      	strb	r2, [r3, #0]
		if(mpuIntCount==10){ // read MPU6050 data at 100 Hz
 8001220:	4b0b      	ldr	r3, [pc, #44]	; (8001250 <HAL_GPIO_EXTI_Callback+0x4c>)
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	2b0a      	cmp	r3, #10
 8001226:	d10f      	bne.n	8001248 <HAL_GPIO_EXTI_Callback+0x44>
			message=MPU6050readDataDMA(&mpu6050);
 8001228:	480a      	ldr	r0, [pc, #40]	; (8001254 <HAL_GPIO_EXTI_Callback+0x50>)
 800122a:	f7ff ff1c 	bl	8001066 <MPU6050readDataDMA>
 800122e:	4603      	mov	r3, r0
 8001230:	461a      	mov	r2, r3
 8001232:	4b09      	ldr	r3, [pc, #36]	; (8001258 <HAL_GPIO_EXTI_Callback+0x54>)
 8001234:	701a      	strb	r2, [r3, #0]
			printf("error message: %i\r\n:",message);
 8001236:	4b08      	ldr	r3, [pc, #32]	; (8001258 <HAL_GPIO_EXTI_Callback+0x54>)
 8001238:	781b      	ldrb	r3, [r3, #0]
 800123a:	4619      	mov	r1, r3
 800123c:	4807      	ldr	r0, [pc, #28]	; (800125c <HAL_GPIO_EXTI_Callback+0x58>)
 800123e:	f006 ff2b 	bl	8008098 <iprintf>
			mpuIntCount=0;
 8001242:	4b03      	ldr	r3, [pc, #12]	; (8001250 <HAL_GPIO_EXTI_Callback+0x4c>)
 8001244:	2200      	movs	r2, #0
 8001246:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8001248:	bf00      	nop
 800124a:	3708      	adds	r7, #8
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}
 8001250:	20000811 	.word	0x20000811
 8001254:	200007e0 	.word	0x200007e0
 8001258:	20000810 	.word	0x20000810
 800125c:	0800a008 	.word	0x0800a008

08001260 <HAL_I2C_MemRxCpltCallback>:

void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef* hi2c)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b082      	sub	sp, #8
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
	if(hi2c->Instance==mpu6050.i2cHandle->Instance)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681a      	ldr	r2, [r3, #0]
 800126c:	4b18      	ldr	r3, [pc, #96]	; (80012d0 <HAL_I2C_MemRxCpltCallback+0x70>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	429a      	cmp	r2, r3
 8001274:	d127      	bne.n	80012c6 <HAL_I2C_MemRxCpltCallback+0x66>
	{
		mpu6050.rxFlag=0;
 8001276:	4b16      	ldr	r3, [pc, #88]	; (80012d0 <HAL_I2C_MemRxCpltCallback+0x70>)
 8001278:	2200      	movs	r2, #0
 800127a:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
		MPU6050convertRawData(&mpu6050);
 800127e:	4814      	ldr	r0, [pc, #80]	; (80012d0 <HAL_I2C_MemRxCpltCallback+0x70>)
 8001280:	f7ff ff1c 	bl	80010bc <MPU6050convertRawData>

		printf("ax %.2f\r\n",*accelx);
 8001284:	4b13      	ldr	r3, [pc, #76]	; (80012d4 <HAL_I2C_MemRxCpltCallback+0x74>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	4618      	mov	r0, r3
 800128c:	f7ff f97c 	bl	8000588 <__aeabi_f2d>
 8001290:	4602      	mov	r2, r0
 8001292:	460b      	mov	r3, r1
 8001294:	4810      	ldr	r0, [pc, #64]	; (80012d8 <HAL_I2C_MemRxCpltCallback+0x78>)
 8001296:	f006 feff 	bl	8008098 <iprintf>
		printf("ay %.2f\r\n",*accely);
 800129a:	4b10      	ldr	r3, [pc, #64]	; (80012dc <HAL_I2C_MemRxCpltCallback+0x7c>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	4618      	mov	r0, r3
 80012a2:	f7ff f971 	bl	8000588 <__aeabi_f2d>
 80012a6:	4602      	mov	r2, r0
 80012a8:	460b      	mov	r3, r1
 80012aa:	480d      	ldr	r0, [pc, #52]	; (80012e0 <HAL_I2C_MemRxCpltCallback+0x80>)
 80012ac:	f006 fef4 	bl	8008098 <iprintf>
	    printf("az %.2f\r\n",*accelz);
 80012b0:	4b0c      	ldr	r3, [pc, #48]	; (80012e4 <HAL_I2C_MemRxCpltCallback+0x84>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	4618      	mov	r0, r3
 80012b8:	f7ff f966 	bl	8000588 <__aeabi_f2d>
 80012bc:	4602      	mov	r2, r0
 80012be:	460b      	mov	r3, r1
 80012c0:	4809      	ldr	r0, [pc, #36]	; (80012e8 <HAL_I2C_MemRxCpltCallback+0x88>)
 80012c2:	f006 fee9 	bl	8008098 <iprintf>
	}

}
 80012c6:	bf00      	nop
 80012c8:	3708      	adds	r7, #8
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop
 80012d0:	200007e0 	.word	0x200007e0
 80012d4:	20000000 	.word	0x20000000
 80012d8:	0800a020 	.word	0x0800a020
 80012dc:	20000004 	.word	0x20000004
 80012e0:	0800a02c 	.word	0x0800a02c
 80012e4:	20000008 	.word	0x20000008
 80012e8:	0800a038 	.word	0x0800a038

080012ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b086      	sub	sp, #24
 80012f0:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012f2:	f000 fff9 	bl	80022e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012f6:	f000 f831 	bl	800135c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012fa:	f000 fa99 	bl	8001830 <MX_GPIO_Init>
  MX_DMA_Init();
 80012fe:	f000 fa6f 	bl	80017e0 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001302:	f000 fa21 	bl	8001748 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8001306:	f000 f895 	bl	8001434 <MX_ADC1_Init>
  MX_I2C1_Init();
 800130a:	f000 f8e5 	bl	80014d8 <MX_I2C1_Init>
  MX_QUADSPI_Init();
 800130e:	f000 f93f 	bl	8001590 <MX_QUADSPI_Init>
  MX_SPI1_Init();
 8001312:	f000 f969 	bl	80015e8 <MX_SPI1_Init>
  MX_TIM3_Init();
 8001316:	f000 f99d 	bl	8001654 <MX_TIM3_Init>
  MX_USB_OTG_FS_HCD_Init();
 800131a:	f000 fa3f 	bl	800179c <MX_USB_OTG_FS_HCD_Init>
  MX_I2C2_Init();
 800131e:	f000 f909 	bl	8001534 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
  uint8_t deviceReady;
  deviceReady=checkMPU6050Ready();
 8001322:	f7ff fddf 	bl	8000ee4 <checkMPU6050Ready>
 8001326:	4603      	mov	r3, r0
 8001328:	71fb      	strb	r3, [r7, #7]
  uint8_t configGood=MPU6050init(&mpu6050,&hi2c1 );
 800132a:	490a      	ldr	r1, [pc, #40]	; (8001354 <main+0x68>)
 800132c:	480a      	ldr	r0, [pc, #40]	; (8001358 <main+0x6c>)
 800132e:	f7ff fe0d 	bl	8000f4c <MPU6050init>
 8001332:	4603      	mov	r3, r0
 8001334:	71bb      	strb	r3, [r7, #6]
  uint8_t rec;
  HAL_StatusTypeDef stat;
  stat=HAL_I2C_Mem_Read (&hi2c1,MPU6050ADDR,WHO_AM_I_REG,I2C_MEMADD_SIZE_8BIT,&rec,1,100);
 8001336:	2364      	movs	r3, #100	; 0x64
 8001338:	9302      	str	r3, [sp, #8]
 800133a:	2301      	movs	r3, #1
 800133c:	9301      	str	r3, [sp, #4]
 800133e:	1d3b      	adds	r3, r7, #4
 8001340:	9300      	str	r3, [sp, #0]
 8001342:	2301      	movs	r3, #1
 8001344:	2275      	movs	r2, #117	; 0x75
 8001346:	21d0      	movs	r1, #208	; 0xd0
 8001348:	4802      	ldr	r0, [pc, #8]	; (8001354 <main+0x68>)
 800134a:	f002 fbeb 	bl	8003b24 <HAL_I2C_Mem_Read>
 800134e:	4603      	mov	r3, r0
 8001350:	717b      	strb	r3, [r7, #5]

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001352:	e7fe      	b.n	8001352 <main+0x66>
 8001354:	20000244 	.word	0x20000244
 8001358:	200007e0 	.word	0x200007e0

0800135c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b094      	sub	sp, #80	; 0x50
 8001360:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001362:	f107 031c 	add.w	r3, r7, #28
 8001366:	2234      	movs	r2, #52	; 0x34
 8001368:	2100      	movs	r1, #0
 800136a:	4618      	mov	r0, r3
 800136c:	f006 fee9 	bl	8008142 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001370:	f107 0308 	add.w	r3, r7, #8
 8001374:	2200      	movs	r2, #0
 8001376:	601a      	str	r2, [r3, #0]
 8001378:	605a      	str	r2, [r3, #4]
 800137a:	609a      	str	r2, [r3, #8]
 800137c:	60da      	str	r2, [r3, #12]
 800137e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001380:	2300      	movs	r3, #0
 8001382:	607b      	str	r3, [r7, #4]
 8001384:	4b29      	ldr	r3, [pc, #164]	; (800142c <SystemClock_Config+0xd0>)
 8001386:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001388:	4a28      	ldr	r2, [pc, #160]	; (800142c <SystemClock_Config+0xd0>)
 800138a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800138e:	6413      	str	r3, [r2, #64]	; 0x40
 8001390:	4b26      	ldr	r3, [pc, #152]	; (800142c <SystemClock_Config+0xd0>)
 8001392:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001394:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001398:	607b      	str	r3, [r7, #4]
 800139a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800139c:	2300      	movs	r3, #0
 800139e:	603b      	str	r3, [r7, #0]
 80013a0:	4b23      	ldr	r3, [pc, #140]	; (8001430 <SystemClock_Config+0xd4>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80013a8:	4a21      	ldr	r2, [pc, #132]	; (8001430 <SystemClock_Config+0xd4>)
 80013aa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013ae:	6013      	str	r3, [r2, #0]
 80013b0:	4b1f      	ldr	r3, [pc, #124]	; (8001430 <SystemClock_Config+0xd4>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80013b8:	603b      	str	r3, [r7, #0]
 80013ba:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80013bc:	2301      	movs	r3, #1
 80013be:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80013c0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80013c4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013c6:	2302      	movs	r3, #2
 80013c8:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80013ca:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80013ce:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 80013d0:	2304      	movs	r3, #4
 80013d2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 72;
 80013d4:	2348      	movs	r3, #72	; 0x48
 80013d6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80013d8:	2302      	movs	r3, #2
 80013da:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 3;
 80013dc:	2303      	movs	r3, #3
 80013de:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80013e0:	2302      	movs	r3, #2
 80013e2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013e4:	f107 031c 	add.w	r3, r7, #28
 80013e8:	4618      	mov	r0, r3
 80013ea:	f004 fc4f 	bl	8005c8c <HAL_RCC_OscConfig>
 80013ee:	4603      	mov	r3, r0
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d001      	beq.n	80013f8 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80013f4:	f000 fab2 	bl	800195c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013f8:	230f      	movs	r3, #15
 80013fa:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013fc:	2302      	movs	r3, #2
 80013fe:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001400:	2300      	movs	r3, #0
 8001402:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001404:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001408:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800140a:	2300      	movs	r3, #0
 800140c:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800140e:	f107 0308 	add.w	r3, r7, #8
 8001412:	2102      	movs	r1, #2
 8001414:	4618      	mov	r0, r3
 8001416:	f003 fdc5 	bl	8004fa4 <HAL_RCC_ClockConfig>
 800141a:	4603      	mov	r3, r0
 800141c:	2b00      	cmp	r3, #0
 800141e:	d001      	beq.n	8001424 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8001420:	f000 fa9c 	bl	800195c <Error_Handler>
  }
}
 8001424:	bf00      	nop
 8001426:	3750      	adds	r7, #80	; 0x50
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}
 800142c:	40023800 	.word	0x40023800
 8001430:	40007000 	.word	0x40007000

08001434 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b084      	sub	sp, #16
 8001438:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800143a:	463b      	mov	r3, r7
 800143c:	2200      	movs	r2, #0
 800143e:	601a      	str	r2, [r3, #0]
 8001440:	605a      	str	r2, [r3, #4]
 8001442:	609a      	str	r2, [r3, #8]
 8001444:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001446:	4b21      	ldr	r3, [pc, #132]	; (80014cc <MX_ADC1_Init+0x98>)
 8001448:	4a21      	ldr	r2, [pc, #132]	; (80014d0 <MX_ADC1_Init+0x9c>)
 800144a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800144c:	4b1f      	ldr	r3, [pc, #124]	; (80014cc <MX_ADC1_Init+0x98>)
 800144e:	2200      	movs	r2, #0
 8001450:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001452:	4b1e      	ldr	r3, [pc, #120]	; (80014cc <MX_ADC1_Init+0x98>)
 8001454:	2200      	movs	r2, #0
 8001456:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001458:	4b1c      	ldr	r3, [pc, #112]	; (80014cc <MX_ADC1_Init+0x98>)
 800145a:	2200      	movs	r2, #0
 800145c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800145e:	4b1b      	ldr	r3, [pc, #108]	; (80014cc <MX_ADC1_Init+0x98>)
 8001460:	2200      	movs	r2, #0
 8001462:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001464:	4b19      	ldr	r3, [pc, #100]	; (80014cc <MX_ADC1_Init+0x98>)
 8001466:	2200      	movs	r2, #0
 8001468:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800146c:	4b17      	ldr	r3, [pc, #92]	; (80014cc <MX_ADC1_Init+0x98>)
 800146e:	2200      	movs	r2, #0
 8001470:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001472:	4b16      	ldr	r3, [pc, #88]	; (80014cc <MX_ADC1_Init+0x98>)
 8001474:	4a17      	ldr	r2, [pc, #92]	; (80014d4 <MX_ADC1_Init+0xa0>)
 8001476:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001478:	4b14      	ldr	r3, [pc, #80]	; (80014cc <MX_ADC1_Init+0x98>)
 800147a:	2200      	movs	r2, #0
 800147c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800147e:	4b13      	ldr	r3, [pc, #76]	; (80014cc <MX_ADC1_Init+0x98>)
 8001480:	2201      	movs	r2, #1
 8001482:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001484:	4b11      	ldr	r3, [pc, #68]	; (80014cc <MX_ADC1_Init+0x98>)
 8001486:	2200      	movs	r2, #0
 8001488:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800148c:	4b0f      	ldr	r3, [pc, #60]	; (80014cc <MX_ADC1_Init+0x98>)
 800148e:	2201      	movs	r2, #1
 8001490:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001492:	480e      	ldr	r0, [pc, #56]	; (80014cc <MX_ADC1_Init+0x98>)
 8001494:	f000 ffbe 	bl	8002414 <HAL_ADC_Init>
 8001498:	4603      	mov	r3, r0
 800149a:	2b00      	cmp	r3, #0
 800149c:	d001      	beq.n	80014a2 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800149e:	f000 fa5d 	bl	800195c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80014a2:	2300      	movs	r3, #0
 80014a4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80014a6:	2301      	movs	r3, #1
 80014a8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80014aa:	2300      	movs	r3, #0
 80014ac:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014ae:	463b      	mov	r3, r7
 80014b0:	4619      	mov	r1, r3
 80014b2:	4806      	ldr	r0, [pc, #24]	; (80014cc <MX_ADC1_Init+0x98>)
 80014b4:	f000 fff2 	bl	800249c <HAL_ADC_ConfigChannel>
 80014b8:	4603      	mov	r3, r0
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d001      	beq.n	80014c2 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80014be:	f000 fa4d 	bl	800195c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80014c2:	bf00      	nop
 80014c4:	3710      	adds	r7, #16
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	200001fc 	.word	0x200001fc
 80014d0:	40012000 	.word	0x40012000
 80014d4:	0f000001 	.word	0x0f000001

080014d8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80014dc:	4b12      	ldr	r3, [pc, #72]	; (8001528 <MX_I2C1_Init+0x50>)
 80014de:	4a13      	ldr	r2, [pc, #76]	; (800152c <MX_I2C1_Init+0x54>)
 80014e0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80014e2:	4b11      	ldr	r3, [pc, #68]	; (8001528 <MX_I2C1_Init+0x50>)
 80014e4:	4a12      	ldr	r2, [pc, #72]	; (8001530 <MX_I2C1_Init+0x58>)
 80014e6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80014e8:	4b0f      	ldr	r3, [pc, #60]	; (8001528 <MX_I2C1_Init+0x50>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80014ee:	4b0e      	ldr	r3, [pc, #56]	; (8001528 <MX_I2C1_Init+0x50>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80014f4:	4b0c      	ldr	r3, [pc, #48]	; (8001528 <MX_I2C1_Init+0x50>)
 80014f6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80014fa:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80014fc:	4b0a      	ldr	r3, [pc, #40]	; (8001528 <MX_I2C1_Init+0x50>)
 80014fe:	2200      	movs	r2, #0
 8001500:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001502:	4b09      	ldr	r3, [pc, #36]	; (8001528 <MX_I2C1_Init+0x50>)
 8001504:	2200      	movs	r2, #0
 8001506:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001508:	4b07      	ldr	r3, [pc, #28]	; (8001528 <MX_I2C1_Init+0x50>)
 800150a:	2200      	movs	r2, #0
 800150c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800150e:	4b06      	ldr	r3, [pc, #24]	; (8001528 <MX_I2C1_Init+0x50>)
 8001510:	2200      	movs	r2, #0
 8001512:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001514:	4804      	ldr	r0, [pc, #16]	; (8001528 <MX_I2C1_Init+0x50>)
 8001516:	f002 f8c7 	bl	80036a8 <HAL_I2C_Init>
 800151a:	4603      	mov	r3, r0
 800151c:	2b00      	cmp	r3, #0
 800151e:	d001      	beq.n	8001524 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001520:	f000 fa1c 	bl	800195c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001524:	bf00      	nop
 8001526:	bd80      	pop	{r7, pc}
 8001528:	20000244 	.word	0x20000244
 800152c:	40005400 	.word	0x40005400
 8001530:	000186a0 	.word	0x000186a0

08001534 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001538:	4b12      	ldr	r3, [pc, #72]	; (8001584 <MX_I2C2_Init+0x50>)
 800153a:	4a13      	ldr	r2, [pc, #76]	; (8001588 <MX_I2C2_Init+0x54>)
 800153c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800153e:	4b11      	ldr	r3, [pc, #68]	; (8001584 <MX_I2C2_Init+0x50>)
 8001540:	4a12      	ldr	r2, [pc, #72]	; (800158c <MX_I2C2_Init+0x58>)
 8001542:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001544:	4b0f      	ldr	r3, [pc, #60]	; (8001584 <MX_I2C2_Init+0x50>)
 8001546:	2200      	movs	r2, #0
 8001548:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800154a:	4b0e      	ldr	r3, [pc, #56]	; (8001584 <MX_I2C2_Init+0x50>)
 800154c:	2200      	movs	r2, #0
 800154e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001550:	4b0c      	ldr	r3, [pc, #48]	; (8001584 <MX_I2C2_Init+0x50>)
 8001552:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001556:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001558:	4b0a      	ldr	r3, [pc, #40]	; (8001584 <MX_I2C2_Init+0x50>)
 800155a:	2200      	movs	r2, #0
 800155c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800155e:	4b09      	ldr	r3, [pc, #36]	; (8001584 <MX_I2C2_Init+0x50>)
 8001560:	2200      	movs	r2, #0
 8001562:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001564:	4b07      	ldr	r3, [pc, #28]	; (8001584 <MX_I2C2_Init+0x50>)
 8001566:	2200      	movs	r2, #0
 8001568:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800156a:	4b06      	ldr	r3, [pc, #24]	; (8001584 <MX_I2C2_Init+0x50>)
 800156c:	2200      	movs	r2, #0
 800156e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001570:	4804      	ldr	r0, [pc, #16]	; (8001584 <MX_I2C2_Init+0x50>)
 8001572:	f002 f899 	bl	80036a8 <HAL_I2C_Init>
 8001576:	4603      	mov	r3, r0
 8001578:	2b00      	cmp	r3, #0
 800157a:	d001      	beq.n	8001580 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 800157c:	f000 f9ee 	bl	800195c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001580:	bf00      	nop
 8001582:	bd80      	pop	{r7, pc}
 8001584:	20000298 	.word	0x20000298
 8001588:	40005800 	.word	0x40005800
 800158c:	000186a0 	.word	0x000186a0

08001590 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8001594:	4b12      	ldr	r3, [pc, #72]	; (80015e0 <MX_QUADSPI_Init+0x50>)
 8001596:	4a13      	ldr	r2, [pc, #76]	; (80015e4 <MX_QUADSPI_Init+0x54>)
 8001598:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 255;
 800159a:	4b11      	ldr	r3, [pc, #68]	; (80015e0 <MX_QUADSPI_Init+0x50>)
 800159c:	22ff      	movs	r2, #255	; 0xff
 800159e:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 80015a0:	4b0f      	ldr	r3, [pc, #60]	; (80015e0 <MX_QUADSPI_Init+0x50>)
 80015a2:	2201      	movs	r2, #1
 80015a4:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 80015a6:	4b0e      	ldr	r3, [pc, #56]	; (80015e0 <MX_QUADSPI_Init+0x50>)
 80015a8:	2200      	movs	r2, #0
 80015aa:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 1;
 80015ac:	4b0c      	ldr	r3, [pc, #48]	; (80015e0 <MX_QUADSPI_Init+0x50>)
 80015ae:	2201      	movs	r2, #1
 80015b0:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 80015b2:	4b0b      	ldr	r3, [pc, #44]	; (80015e0 <MX_QUADSPI_Init+0x50>)
 80015b4:	2200      	movs	r2, #0
 80015b6:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 80015b8:	4b09      	ldr	r3, [pc, #36]	; (80015e0 <MX_QUADSPI_Init+0x50>)
 80015ba:	2200      	movs	r2, #0
 80015bc:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 80015be:	4b08      	ldr	r3, [pc, #32]	; (80015e0 <MX_QUADSPI_Init+0x50>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 80015c4:	4b06      	ldr	r3, [pc, #24]	; (80015e0 <MX_QUADSPI_Init+0x50>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 80015ca:	4805      	ldr	r0, [pc, #20]	; (80015e0 <MX_QUADSPI_Init+0x50>)
 80015cc:	f003 fc28 	bl	8004e20 <HAL_QSPI_Init>
 80015d0:	4603      	mov	r3, r0
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d001      	beq.n	80015da <MX_QUADSPI_Init+0x4a>
  {
    Error_Handler();
 80015d6:	f000 f9c1 	bl	800195c <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 80015da:	bf00      	nop
 80015dc:	bd80      	pop	{r7, pc}
 80015de:	bf00      	nop
 80015e0:	200003ac 	.word	0x200003ac
 80015e4:	a0001000 	.word	0xa0001000

080015e8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80015ec:	4b17      	ldr	r3, [pc, #92]	; (800164c <MX_SPI1_Init+0x64>)
 80015ee:	4a18      	ldr	r2, [pc, #96]	; (8001650 <MX_SPI1_Init+0x68>)
 80015f0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80015f2:	4b16      	ldr	r3, [pc, #88]	; (800164c <MX_SPI1_Init+0x64>)
 80015f4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80015f8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80015fa:	4b14      	ldr	r3, [pc, #80]	; (800164c <MX_SPI1_Init+0x64>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001600:	4b12      	ldr	r3, [pc, #72]	; (800164c <MX_SPI1_Init+0x64>)
 8001602:	2200      	movs	r2, #0
 8001604:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001606:	4b11      	ldr	r3, [pc, #68]	; (800164c <MX_SPI1_Init+0x64>)
 8001608:	2200      	movs	r2, #0
 800160a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800160c:	4b0f      	ldr	r3, [pc, #60]	; (800164c <MX_SPI1_Init+0x64>)
 800160e:	2200      	movs	r2, #0
 8001610:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001612:	4b0e      	ldr	r3, [pc, #56]	; (800164c <MX_SPI1_Init+0x64>)
 8001614:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001618:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800161a:	4b0c      	ldr	r3, [pc, #48]	; (800164c <MX_SPI1_Init+0x64>)
 800161c:	2200      	movs	r2, #0
 800161e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001620:	4b0a      	ldr	r3, [pc, #40]	; (800164c <MX_SPI1_Init+0x64>)
 8001622:	2200      	movs	r2, #0
 8001624:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001626:	4b09      	ldr	r3, [pc, #36]	; (800164c <MX_SPI1_Init+0x64>)
 8001628:	2200      	movs	r2, #0
 800162a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800162c:	4b07      	ldr	r3, [pc, #28]	; (800164c <MX_SPI1_Init+0x64>)
 800162e:	2200      	movs	r2, #0
 8001630:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001632:	4b06      	ldr	r3, [pc, #24]	; (800164c <MX_SPI1_Init+0x64>)
 8001634:	220a      	movs	r2, #10
 8001636:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001638:	4804      	ldr	r0, [pc, #16]	; (800164c <MX_SPI1_Init+0x64>)
 800163a:	f004 fdc5 	bl	80061c8 <HAL_SPI_Init>
 800163e:	4603      	mov	r3, r0
 8001640:	2b00      	cmp	r3, #0
 8001642:	d001      	beq.n	8001648 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001644:	f000 f98a 	bl	800195c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001648:	bf00      	nop
 800164a:	bd80      	pop	{r7, pc}
 800164c:	200003f8 	.word	0x200003f8
 8001650:	40013000 	.word	0x40013000

08001654 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b08a      	sub	sp, #40	; 0x28
 8001658:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800165a:	f107 0320 	add.w	r3, r7, #32
 800165e:	2200      	movs	r2, #0
 8001660:	601a      	str	r2, [r3, #0]
 8001662:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001664:	1d3b      	adds	r3, r7, #4
 8001666:	2200      	movs	r2, #0
 8001668:	601a      	str	r2, [r3, #0]
 800166a:	605a      	str	r2, [r3, #4]
 800166c:	609a      	str	r2, [r3, #8]
 800166e:	60da      	str	r2, [r3, #12]
 8001670:	611a      	str	r2, [r3, #16]
 8001672:	615a      	str	r2, [r3, #20]
 8001674:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001676:	4b32      	ldr	r3, [pc, #200]	; (8001740 <MX_TIM3_Init+0xec>)
 8001678:	4a32      	ldr	r2, [pc, #200]	; (8001744 <MX_TIM3_Init+0xf0>)
 800167a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800167c:	4b30      	ldr	r3, [pc, #192]	; (8001740 <MX_TIM3_Init+0xec>)
 800167e:	2200      	movs	r2, #0
 8001680:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001682:	4b2f      	ldr	r3, [pc, #188]	; (8001740 <MX_TIM3_Init+0xec>)
 8001684:	2200      	movs	r2, #0
 8001686:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001688:	4b2d      	ldr	r3, [pc, #180]	; (8001740 <MX_TIM3_Init+0xec>)
 800168a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800168e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001690:	4b2b      	ldr	r3, [pc, #172]	; (8001740 <MX_TIM3_Init+0xec>)
 8001692:	2200      	movs	r2, #0
 8001694:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001696:	4b2a      	ldr	r3, [pc, #168]	; (8001740 <MX_TIM3_Init+0xec>)
 8001698:	2200      	movs	r2, #0
 800169a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800169c:	4828      	ldr	r0, [pc, #160]	; (8001740 <MX_TIM3_Init+0xec>)
 800169e:	f004 fe1c 	bl	80062da <HAL_TIM_PWM_Init>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d001      	beq.n	80016ac <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80016a8:	f000 f958 	bl	800195c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016ac:	2300      	movs	r3, #0
 80016ae:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016b0:	2300      	movs	r3, #0
 80016b2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80016b4:	f107 0320 	add.w	r3, r7, #32
 80016b8:	4619      	mov	r1, r3
 80016ba:	4821      	ldr	r0, [pc, #132]	; (8001740 <MX_TIM3_Init+0xec>)
 80016bc:	f005 f96e 	bl	800699c <HAL_TIMEx_MasterConfigSynchronization>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d001      	beq.n	80016ca <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80016c6:	f000 f949 	bl	800195c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80016ca:	2360      	movs	r3, #96	; 0x60
 80016cc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80016ce:	2300      	movs	r3, #0
 80016d0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80016d2:	2300      	movs	r3, #0
 80016d4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80016d6:	2300      	movs	r3, #0
 80016d8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80016da:	1d3b      	adds	r3, r7, #4
 80016dc:	2200      	movs	r2, #0
 80016de:	4619      	mov	r1, r3
 80016e0:	4817      	ldr	r0, [pc, #92]	; (8001740 <MX_TIM3_Init+0xec>)
 80016e2:	f004 fe49 	bl	8006378 <HAL_TIM_PWM_ConfigChannel>
 80016e6:	4603      	mov	r3, r0
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d001      	beq.n	80016f0 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 80016ec:	f000 f936 	bl	800195c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80016f0:	1d3b      	adds	r3, r7, #4
 80016f2:	2204      	movs	r2, #4
 80016f4:	4619      	mov	r1, r3
 80016f6:	4812      	ldr	r0, [pc, #72]	; (8001740 <MX_TIM3_Init+0xec>)
 80016f8:	f004 fe3e 	bl	8006378 <HAL_TIM_PWM_ConfigChannel>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d001      	beq.n	8001706 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001702:	f000 f92b 	bl	800195c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001706:	1d3b      	adds	r3, r7, #4
 8001708:	2208      	movs	r2, #8
 800170a:	4619      	mov	r1, r3
 800170c:	480c      	ldr	r0, [pc, #48]	; (8001740 <MX_TIM3_Init+0xec>)
 800170e:	f004 fe33 	bl	8006378 <HAL_TIM_PWM_ConfigChannel>
 8001712:	4603      	mov	r3, r0
 8001714:	2b00      	cmp	r3, #0
 8001716:	d001      	beq.n	800171c <MX_TIM3_Init+0xc8>
  {
    Error_Handler();
 8001718:	f000 f920 	bl	800195c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800171c:	1d3b      	adds	r3, r7, #4
 800171e:	220c      	movs	r2, #12
 8001720:	4619      	mov	r1, r3
 8001722:	4807      	ldr	r0, [pc, #28]	; (8001740 <MX_TIM3_Init+0xec>)
 8001724:	f004 fe28 	bl	8006378 <HAL_TIM_PWM_ConfigChannel>
 8001728:	4603      	mov	r3, r0
 800172a:	2b00      	cmp	r3, #0
 800172c:	d001      	beq.n	8001732 <MX_TIM3_Init+0xde>
  {
    Error_Handler();
 800172e:	f000 f915 	bl	800195c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001732:	4803      	ldr	r0, [pc, #12]	; (8001740 <MX_TIM3_Init+0xec>)
 8001734:	f000 fb8c 	bl	8001e50 <HAL_TIM_MspPostInit>

}
 8001738:	bf00      	nop
 800173a:	3728      	adds	r7, #40	; 0x28
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}
 8001740:	20000450 	.word	0x20000450
 8001744:	40000400 	.word	0x40000400

08001748 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800174c:	4b11      	ldr	r3, [pc, #68]	; (8001794 <MX_USART2_UART_Init+0x4c>)
 800174e:	4a12      	ldr	r2, [pc, #72]	; (8001798 <MX_USART2_UART_Init+0x50>)
 8001750:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 1200;
 8001752:	4b10      	ldr	r3, [pc, #64]	; (8001794 <MX_USART2_UART_Init+0x4c>)
 8001754:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 8001758:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800175a:	4b0e      	ldr	r3, [pc, #56]	; (8001794 <MX_USART2_UART_Init+0x4c>)
 800175c:	2200      	movs	r2, #0
 800175e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001760:	4b0c      	ldr	r3, [pc, #48]	; (8001794 <MX_USART2_UART_Init+0x4c>)
 8001762:	2200      	movs	r2, #0
 8001764:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001766:	4b0b      	ldr	r3, [pc, #44]	; (8001794 <MX_USART2_UART_Init+0x4c>)
 8001768:	2200      	movs	r2, #0
 800176a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800176c:	4b09      	ldr	r3, [pc, #36]	; (8001794 <MX_USART2_UART_Init+0x4c>)
 800176e:	220c      	movs	r2, #12
 8001770:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001772:	4b08      	ldr	r3, [pc, #32]	; (8001794 <MX_USART2_UART_Init+0x4c>)
 8001774:	2200      	movs	r2, #0
 8001776:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001778:	4b06      	ldr	r3, [pc, #24]	; (8001794 <MX_USART2_UART_Init+0x4c>)
 800177a:	2200      	movs	r2, #0
 800177c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800177e:	4805      	ldr	r0, [pc, #20]	; (8001794 <MX_USART2_UART_Init+0x4c>)
 8001780:	f005 f988 	bl	8006a94 <HAL_UART_Init>
 8001784:	4603      	mov	r3, r0
 8001786:	2b00      	cmp	r3, #0
 8001788:	d001      	beq.n	800178e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800178a:	f000 f8e7 	bl	800195c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800178e:	bf00      	nop
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	20000498 	.word	0x20000498
 8001798:	40004400 	.word	0x40004400

0800179c <MX_USB_OTG_FS_HCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_HCD_Init(void)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80017a0:	4b0e      	ldr	r3, [pc, #56]	; (80017dc <MX_USB_OTG_FS_HCD_Init+0x40>)
 80017a2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80017a6:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 12;
 80017a8:	4b0c      	ldr	r3, [pc, #48]	; (80017dc <MX_USB_OTG_FS_HCD_Init+0x40>)
 80017aa:	220c      	movs	r2, #12
 80017ac:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 80017ae:	4b0b      	ldr	r3, [pc, #44]	; (80017dc <MX_USB_OTG_FS_HCD_Init+0x40>)
 80017b0:	2201      	movs	r2, #1
 80017b2:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80017b4:	4b09      	ldr	r3, [pc, #36]	; (80017dc <MX_USB_OTG_FS_HCD_Init+0x40>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 80017ba:	4b08      	ldr	r3, [pc, #32]	; (80017dc <MX_USB_OTG_FS_HCD_Init+0x40>)
 80017bc:	2202      	movs	r2, #2
 80017be:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80017c0:	4b06      	ldr	r3, [pc, #24]	; (80017dc <MX_USB_OTG_FS_HCD_Init+0x40>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 80017c6:	4805      	ldr	r0, [pc, #20]	; (80017dc <MX_USB_OTG_FS_HCD_Init+0x40>)
 80017c8:	f001 ff0c 	bl	80035e4 <HAL_HCD_Init>
 80017cc:	4603      	mov	r3, r0
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d001      	beq.n	80017d6 <MX_USB_OTG_FS_HCD_Init+0x3a>
  {
    Error_Handler();
 80017d2:	f000 f8c3 	bl	800195c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80017d6:	bf00      	nop
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	200004dc 	.word	0x200004dc

080017e0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b082      	sub	sp, #8
 80017e4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80017e6:	2300      	movs	r3, #0
 80017e8:	607b      	str	r3, [r7, #4]
 80017ea:	4b10      	ldr	r3, [pc, #64]	; (800182c <MX_DMA_Init+0x4c>)
 80017ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ee:	4a0f      	ldr	r2, [pc, #60]	; (800182c <MX_DMA_Init+0x4c>)
 80017f0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80017f4:	6313      	str	r3, [r2, #48]	; 0x30
 80017f6:	4b0d      	ldr	r3, [pc, #52]	; (800182c <MX_DMA_Init+0x4c>)
 80017f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017fa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80017fe:	607b      	str	r3, [r7, #4]
 8001800:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8001802:	2200      	movs	r2, #0
 8001804:	2100      	movs	r1, #0
 8001806:	200b      	movs	r0, #11
 8001808:	f001 f951 	bl	8002aae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800180c:	200b      	movs	r0, #11
 800180e:	f001 f96a 	bl	8002ae6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8001812:	2200      	movs	r2, #0
 8001814:	2100      	movs	r1, #0
 8001816:	2011      	movs	r0, #17
 8001818:	f001 f949 	bl	8002aae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 800181c:	2011      	movs	r0, #17
 800181e:	f001 f962 	bl	8002ae6 <HAL_NVIC_EnableIRQ>

}
 8001822:	bf00      	nop
 8001824:	3708      	adds	r7, #8
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	40023800 	.word	0x40023800

08001830 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b08a      	sub	sp, #40	; 0x28
 8001834:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001836:	f107 0314 	add.w	r3, r7, #20
 800183a:	2200      	movs	r2, #0
 800183c:	601a      	str	r2, [r3, #0]
 800183e:	605a      	str	r2, [r3, #4]
 8001840:	609a      	str	r2, [r3, #8]
 8001842:	60da      	str	r2, [r3, #12]
 8001844:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001846:	2300      	movs	r3, #0
 8001848:	613b      	str	r3, [r7, #16]
 800184a:	4b38      	ldr	r3, [pc, #224]	; (800192c <MX_GPIO_Init+0xfc>)
 800184c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800184e:	4a37      	ldr	r2, [pc, #220]	; (800192c <MX_GPIO_Init+0xfc>)
 8001850:	f043 0304 	orr.w	r3, r3, #4
 8001854:	6313      	str	r3, [r2, #48]	; 0x30
 8001856:	4b35      	ldr	r3, [pc, #212]	; (800192c <MX_GPIO_Init+0xfc>)
 8001858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800185a:	f003 0304 	and.w	r3, r3, #4
 800185e:	613b      	str	r3, [r7, #16]
 8001860:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001862:	2300      	movs	r3, #0
 8001864:	60fb      	str	r3, [r7, #12]
 8001866:	4b31      	ldr	r3, [pc, #196]	; (800192c <MX_GPIO_Init+0xfc>)
 8001868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800186a:	4a30      	ldr	r2, [pc, #192]	; (800192c <MX_GPIO_Init+0xfc>)
 800186c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001870:	6313      	str	r3, [r2, #48]	; 0x30
 8001872:	4b2e      	ldr	r3, [pc, #184]	; (800192c <MX_GPIO_Init+0xfc>)
 8001874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001876:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800187a:	60fb      	str	r3, [r7, #12]
 800187c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800187e:	2300      	movs	r3, #0
 8001880:	60bb      	str	r3, [r7, #8]
 8001882:	4b2a      	ldr	r3, [pc, #168]	; (800192c <MX_GPIO_Init+0xfc>)
 8001884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001886:	4a29      	ldr	r2, [pc, #164]	; (800192c <MX_GPIO_Init+0xfc>)
 8001888:	f043 0301 	orr.w	r3, r3, #1
 800188c:	6313      	str	r3, [r2, #48]	; 0x30
 800188e:	4b27      	ldr	r3, [pc, #156]	; (800192c <MX_GPIO_Init+0xfc>)
 8001890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001892:	f003 0301 	and.w	r3, r3, #1
 8001896:	60bb      	str	r3, [r7, #8]
 8001898:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800189a:	2300      	movs	r3, #0
 800189c:	607b      	str	r3, [r7, #4]
 800189e:	4b23      	ldr	r3, [pc, #140]	; (800192c <MX_GPIO_Init+0xfc>)
 80018a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018a2:	4a22      	ldr	r2, [pc, #136]	; (800192c <MX_GPIO_Init+0xfc>)
 80018a4:	f043 0302 	orr.w	r3, r3, #2
 80018a8:	6313      	str	r3, [r2, #48]	; 0x30
 80018aa:	4b20      	ldr	r3, [pc, #128]	; (800192c <MX_GPIO_Init+0xfc>)
 80018ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ae:	f003 0302 	and.w	r3, r3, #2
 80018b2:	607b      	str	r3, [r7, #4]
 80018b4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80018b6:	2200      	movs	r2, #0
 80018b8:	2120      	movs	r1, #32
 80018ba:	481d      	ldr	r0, [pc, #116]	; (8001930 <MX_GPIO_Init+0x100>)
 80018bc:	f001 fe60 	bl	8003580 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80018c0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80018c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80018c6:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80018ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018cc:	2300      	movs	r3, #0
 80018ce:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80018d0:	f107 0314 	add.w	r3, r7, #20
 80018d4:	4619      	mov	r1, r3
 80018d6:	4817      	ldr	r0, [pc, #92]	; (8001934 <MX_GPIO_Init+0x104>)
 80018d8:	f001 fcbe 	bl	8003258 <HAL_GPIO_Init>

  /*Configure GPIO pin : INT_MPU6050_Pin */
  GPIO_InitStruct.Pin = INT_MPU6050_Pin;
 80018dc:	2302      	movs	r3, #2
 80018de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80018e0:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80018e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e6:	2300      	movs	r3, #0
 80018e8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(INT_MPU6050_GPIO_Port, &GPIO_InitStruct);
 80018ea:	f107 0314 	add.w	r3, r7, #20
 80018ee:	4619      	mov	r1, r3
 80018f0:	4810      	ldr	r0, [pc, #64]	; (8001934 <MX_GPIO_Init+0x104>)
 80018f2:	f001 fcb1 	bl	8003258 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80018f6:	2320      	movs	r3, #32
 80018f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018fa:	2301      	movs	r3, #1
 80018fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018fe:	2300      	movs	r3, #0
 8001900:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001902:	2300      	movs	r3, #0
 8001904:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001906:	f107 0314 	add.w	r3, r7, #20
 800190a:	4619      	mov	r1, r3
 800190c:	4808      	ldr	r0, [pc, #32]	; (8001930 <MX_GPIO_Init+0x100>)
 800190e:	f001 fca3 	bl	8003258 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001912:	2200      	movs	r2, #0
 8001914:	2100      	movs	r1, #0
 8001916:	2007      	movs	r0, #7
 8001918:	f001 f8c9 	bl	8002aae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800191c:	2007      	movs	r0, #7
 800191e:	f001 f8e2 	bl	8002ae6 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001922:	bf00      	nop
 8001924:	3728      	adds	r7, #40	; 0x28
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}
 800192a:	bf00      	nop
 800192c:	40023800 	.word	0x40023800
 8001930:	40020000 	.word	0x40020000
 8001934:	40020800 	.word	0x40020800

08001938 <__io_putchar>:
* @brief Retargets the C library printf function to the USART.
* @param None
* @retval None
*/
PUTCHAR_PROTOTYPE
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b082      	sub	sp, #8
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
/* Place your implementation of fputc here */
/* e.g. write a character to the USART2 and Loop until the end
of transmission */
HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8001940:	1d39      	adds	r1, r7, #4
 8001942:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001946:	2201      	movs	r2, #1
 8001948:	4803      	ldr	r0, [pc, #12]	; (8001958 <__io_putchar+0x20>)
 800194a:	f005 f8f0 	bl	8006b2e <HAL_UART_Transmit>
return ch;
 800194e:	687b      	ldr	r3, [r7, #4]
}
 8001950:	4618      	mov	r0, r3
 8001952:	3708      	adds	r7, #8
 8001954:	46bd      	mov	sp, r7
 8001956:	bd80      	pop	{r7, pc}
 8001958:	20000498 	.word	0x20000498

0800195c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800195c:	b480      	push	{r7}
 800195e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001960:	b672      	cpsid	i
}
 8001962:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001964:	e7fe      	b.n	8001964 <Error_Handler+0x8>
	...

08001968 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b082      	sub	sp, #8
 800196c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800196e:	2300      	movs	r3, #0
 8001970:	607b      	str	r3, [r7, #4]
 8001972:	4b10      	ldr	r3, [pc, #64]	; (80019b4 <HAL_MspInit+0x4c>)
 8001974:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001976:	4a0f      	ldr	r2, [pc, #60]	; (80019b4 <HAL_MspInit+0x4c>)
 8001978:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800197c:	6453      	str	r3, [r2, #68]	; 0x44
 800197e:	4b0d      	ldr	r3, [pc, #52]	; (80019b4 <HAL_MspInit+0x4c>)
 8001980:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001982:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001986:	607b      	str	r3, [r7, #4]
 8001988:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800198a:	2300      	movs	r3, #0
 800198c:	603b      	str	r3, [r7, #0]
 800198e:	4b09      	ldr	r3, [pc, #36]	; (80019b4 <HAL_MspInit+0x4c>)
 8001990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001992:	4a08      	ldr	r2, [pc, #32]	; (80019b4 <HAL_MspInit+0x4c>)
 8001994:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001998:	6413      	str	r3, [r2, #64]	; 0x40
 800199a:	4b06      	ldr	r3, [pc, #24]	; (80019b4 <HAL_MspInit+0x4c>)
 800199c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800199e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019a2:	603b      	str	r3, [r7, #0]
 80019a4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80019a6:	2007      	movs	r0, #7
 80019a8:	f001 f876 	bl	8002a98 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019ac:	bf00      	nop
 80019ae:	3708      	adds	r7, #8
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bd80      	pop	{r7, pc}
 80019b4:	40023800 	.word	0x40023800

080019b8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b08a      	sub	sp, #40	; 0x28
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019c0:	f107 0314 	add.w	r3, r7, #20
 80019c4:	2200      	movs	r2, #0
 80019c6:	601a      	str	r2, [r3, #0]
 80019c8:	605a      	str	r2, [r3, #4]
 80019ca:	609a      	str	r2, [r3, #8]
 80019cc:	60da      	str	r2, [r3, #12]
 80019ce:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	4a17      	ldr	r2, [pc, #92]	; (8001a34 <HAL_ADC_MspInit+0x7c>)
 80019d6:	4293      	cmp	r3, r2
 80019d8:	d127      	bne.n	8001a2a <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80019da:	2300      	movs	r3, #0
 80019dc:	613b      	str	r3, [r7, #16]
 80019de:	4b16      	ldr	r3, [pc, #88]	; (8001a38 <HAL_ADC_MspInit+0x80>)
 80019e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019e2:	4a15      	ldr	r2, [pc, #84]	; (8001a38 <HAL_ADC_MspInit+0x80>)
 80019e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019e8:	6453      	str	r3, [r2, #68]	; 0x44
 80019ea:	4b13      	ldr	r3, [pc, #76]	; (8001a38 <HAL_ADC_MspInit+0x80>)
 80019ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019f2:	613b      	str	r3, [r7, #16]
 80019f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019f6:	2300      	movs	r3, #0
 80019f8:	60fb      	str	r3, [r7, #12]
 80019fa:	4b0f      	ldr	r3, [pc, #60]	; (8001a38 <HAL_ADC_MspInit+0x80>)
 80019fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019fe:	4a0e      	ldr	r2, [pc, #56]	; (8001a38 <HAL_ADC_MspInit+0x80>)
 8001a00:	f043 0301 	orr.w	r3, r3, #1
 8001a04:	6313      	str	r3, [r2, #48]	; 0x30
 8001a06:	4b0c      	ldr	r3, [pc, #48]	; (8001a38 <HAL_ADC_MspInit+0x80>)
 8001a08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a0a:	f003 0301 	and.w	r3, r3, #1
 8001a0e:	60fb      	str	r3, [r7, #12]
 8001a10:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001a12:	2303      	movs	r3, #3
 8001a14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a16:	2303      	movs	r3, #3
 8001a18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a1e:	f107 0314 	add.w	r3, r7, #20
 8001a22:	4619      	mov	r1, r3
 8001a24:	4805      	ldr	r0, [pc, #20]	; (8001a3c <HAL_ADC_MspInit+0x84>)
 8001a26:	f001 fc17 	bl	8003258 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001a2a:	bf00      	nop
 8001a2c:	3728      	adds	r7, #40	; 0x28
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	40012000 	.word	0x40012000
 8001a38:	40023800 	.word	0x40023800
 8001a3c:	40020000 	.word	0x40020000

08001a40 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b08c      	sub	sp, #48	; 0x30
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a48:	f107 031c 	add.w	r3, r7, #28
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	601a      	str	r2, [r3, #0]
 8001a50:	605a      	str	r2, [r3, #4]
 8001a52:	609a      	str	r2, [r3, #8]
 8001a54:	60da      	str	r2, [r3, #12]
 8001a56:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4a72      	ldr	r2, [pc, #456]	; (8001c28 <HAL_I2C_MspInit+0x1e8>)
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	f040 808c 	bne.w	8001b7c <HAL_I2C_MspInit+0x13c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a64:	2300      	movs	r3, #0
 8001a66:	61bb      	str	r3, [r7, #24]
 8001a68:	4b70      	ldr	r3, [pc, #448]	; (8001c2c <HAL_I2C_MspInit+0x1ec>)
 8001a6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a6c:	4a6f      	ldr	r2, [pc, #444]	; (8001c2c <HAL_I2C_MspInit+0x1ec>)
 8001a6e:	f043 0302 	orr.w	r3, r3, #2
 8001a72:	6313      	str	r3, [r2, #48]	; 0x30
 8001a74:	4b6d      	ldr	r3, [pc, #436]	; (8001c2c <HAL_I2C_MspInit+0x1ec>)
 8001a76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a78:	f003 0302 	and.w	r3, r3, #2
 8001a7c:	61bb      	str	r3, [r7, #24]
 8001a7e:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8001a80:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001a84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a86:	2312      	movs	r3, #18
 8001a88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a8e:	2303      	movs	r3, #3
 8001a90:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001a92:	2304      	movs	r3, #4
 8001a94:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a96:	f107 031c 	add.w	r3, r7, #28
 8001a9a:	4619      	mov	r1, r3
 8001a9c:	4864      	ldr	r0, [pc, #400]	; (8001c30 <HAL_I2C_MspInit+0x1f0>)
 8001a9e:	f001 fbdb 	bl	8003258 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	617b      	str	r3, [r7, #20]
 8001aa6:	4b61      	ldr	r3, [pc, #388]	; (8001c2c <HAL_I2C_MspInit+0x1ec>)
 8001aa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aaa:	4a60      	ldr	r2, [pc, #384]	; (8001c2c <HAL_I2C_MspInit+0x1ec>)
 8001aac:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001ab0:	6413      	str	r3, [r2, #64]	; 0x40
 8001ab2:	4b5e      	ldr	r3, [pc, #376]	; (8001c2c <HAL_I2C_MspInit+0x1ec>)
 8001ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ab6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001aba:	617b      	str	r3, [r7, #20]
 8001abc:	697b      	ldr	r3, [r7, #20]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 8001abe:	4b5d      	ldr	r3, [pc, #372]	; (8001c34 <HAL_I2C_MspInit+0x1f4>)
 8001ac0:	4a5d      	ldr	r2, [pc, #372]	; (8001c38 <HAL_I2C_MspInit+0x1f8>)
 8001ac2:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 8001ac4:	4b5b      	ldr	r3, [pc, #364]	; (8001c34 <HAL_I2C_MspInit+0x1f4>)
 8001ac6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001aca:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001acc:	4b59      	ldr	r3, [pc, #356]	; (8001c34 <HAL_I2C_MspInit+0x1f4>)
 8001ace:	2200      	movs	r2, #0
 8001ad0:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ad2:	4b58      	ldr	r3, [pc, #352]	; (8001c34 <HAL_I2C_MspInit+0x1f4>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001ad8:	4b56      	ldr	r3, [pc, #344]	; (8001c34 <HAL_I2C_MspInit+0x1f4>)
 8001ada:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001ade:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001ae0:	4b54      	ldr	r3, [pc, #336]	; (8001c34 <HAL_I2C_MspInit+0x1f4>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001ae6:	4b53      	ldr	r3, [pc, #332]	; (8001c34 <HAL_I2C_MspInit+0x1f4>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8001aec:	4b51      	ldr	r3, [pc, #324]	; (8001c34 <HAL_I2C_MspInit+0x1f4>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8001af2:	4b50      	ldr	r3, [pc, #320]	; (8001c34 <HAL_I2C_MspInit+0x1f4>)
 8001af4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001af8:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001afa:	4b4e      	ldr	r3, [pc, #312]	; (8001c34 <HAL_I2C_MspInit+0x1f4>)
 8001afc:	2200      	movs	r2, #0
 8001afe:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8001b00:	484c      	ldr	r0, [pc, #304]	; (8001c34 <HAL_I2C_MspInit+0x1f4>)
 8001b02:	f001 f80b 	bl	8002b1c <HAL_DMA_Init>
 8001b06:	4603      	mov	r3, r0
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d001      	beq.n	8001b10 <HAL_I2C_MspInit+0xd0>
    {
      Error_Handler();
 8001b0c:	f7ff ff26 	bl	800195c <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	4a48      	ldr	r2, [pc, #288]	; (8001c34 <HAL_I2C_MspInit+0x1f4>)
 8001b14:	639a      	str	r2, [r3, #56]	; 0x38
 8001b16:	4a47      	ldr	r2, [pc, #284]	; (8001c34 <HAL_I2C_MspInit+0x1f4>)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream6;
 8001b1c:	4b47      	ldr	r3, [pc, #284]	; (8001c3c <HAL_I2C_MspInit+0x1fc>)
 8001b1e:	4a48      	ldr	r2, [pc, #288]	; (8001c40 <HAL_I2C_MspInit+0x200>)
 8001b20:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 8001b22:	4b46      	ldr	r3, [pc, #280]	; (8001c3c <HAL_I2C_MspInit+0x1fc>)
 8001b24:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001b28:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001b2a:	4b44      	ldr	r3, [pc, #272]	; (8001c3c <HAL_I2C_MspInit+0x1fc>)
 8001b2c:	2240      	movs	r2, #64	; 0x40
 8001b2e:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b30:	4b42      	ldr	r3, [pc, #264]	; (8001c3c <HAL_I2C_MspInit+0x1fc>)
 8001b32:	2200      	movs	r2, #0
 8001b34:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001b36:	4b41      	ldr	r3, [pc, #260]	; (8001c3c <HAL_I2C_MspInit+0x1fc>)
 8001b38:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001b3c:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001b3e:	4b3f      	ldr	r3, [pc, #252]	; (8001c3c <HAL_I2C_MspInit+0x1fc>)
 8001b40:	2200      	movs	r2, #0
 8001b42:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001b44:	4b3d      	ldr	r3, [pc, #244]	; (8001c3c <HAL_I2C_MspInit+0x1fc>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8001b4a:	4b3c      	ldr	r3, [pc, #240]	; (8001c3c <HAL_I2C_MspInit+0x1fc>)
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8001b50:	4b3a      	ldr	r3, [pc, #232]	; (8001c3c <HAL_I2C_MspInit+0x1fc>)
 8001b52:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001b56:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001b58:	4b38      	ldr	r3, [pc, #224]	; (8001c3c <HAL_I2C_MspInit+0x1fc>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8001b5e:	4837      	ldr	r0, [pc, #220]	; (8001c3c <HAL_I2C_MspInit+0x1fc>)
 8001b60:	f000 ffdc 	bl	8002b1c <HAL_DMA_Init>
 8001b64:	4603      	mov	r3, r0
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d001      	beq.n	8001b6e <HAL_I2C_MspInit+0x12e>
    {
      Error_Handler();
 8001b6a:	f7ff fef7 	bl	800195c <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	4a32      	ldr	r2, [pc, #200]	; (8001c3c <HAL_I2C_MspInit+0x1fc>)
 8001b72:	635a      	str	r2, [r3, #52]	; 0x34
 8001b74:	4a31      	ldr	r2, [pc, #196]	; (8001c3c <HAL_I2C_MspInit+0x1fc>)
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001b7a:	e050      	b.n	8001c1e <HAL_I2C_MspInit+0x1de>
  else if(hi2c->Instance==I2C2)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	4a30      	ldr	r2, [pc, #192]	; (8001c44 <HAL_I2C_MspInit+0x204>)
 8001b82:	4293      	cmp	r3, r2
 8001b84:	d14b      	bne.n	8001c1e <HAL_I2C_MspInit+0x1de>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b86:	2300      	movs	r3, #0
 8001b88:	613b      	str	r3, [r7, #16]
 8001b8a:	4b28      	ldr	r3, [pc, #160]	; (8001c2c <HAL_I2C_MspInit+0x1ec>)
 8001b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b8e:	4a27      	ldr	r2, [pc, #156]	; (8001c2c <HAL_I2C_MspInit+0x1ec>)
 8001b90:	f043 0302 	orr.w	r3, r3, #2
 8001b94:	6313      	str	r3, [r2, #48]	; 0x30
 8001b96:	4b25      	ldr	r3, [pc, #148]	; (8001c2c <HAL_I2C_MspInit+0x1ec>)
 8001b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b9a:	f003 0302 	and.w	r3, r3, #2
 8001b9e:	613b      	str	r3, [r7, #16]
 8001ba0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	60fb      	str	r3, [r7, #12]
 8001ba6:	4b21      	ldr	r3, [pc, #132]	; (8001c2c <HAL_I2C_MspInit+0x1ec>)
 8001ba8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001baa:	4a20      	ldr	r2, [pc, #128]	; (8001c2c <HAL_I2C_MspInit+0x1ec>)
 8001bac:	f043 0304 	orr.w	r3, r3, #4
 8001bb0:	6313      	str	r3, [r2, #48]	; 0x30
 8001bb2:	4b1e      	ldr	r3, [pc, #120]	; (8001c2c <HAL_I2C_MspInit+0x1ec>)
 8001bb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bb6:	f003 0304 	and.w	r3, r3, #4
 8001bba:	60fb      	str	r3, [r7, #12]
 8001bbc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001bbe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001bc2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001bc4:	2312      	movs	r3, #18
 8001bc6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bcc:	2303      	movs	r3, #3
 8001bce:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001bd0:	2304      	movs	r3, #4
 8001bd2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bd4:	f107 031c 	add.w	r3, r7, #28
 8001bd8:	4619      	mov	r1, r3
 8001bda:	4815      	ldr	r0, [pc, #84]	; (8001c30 <HAL_I2C_MspInit+0x1f0>)
 8001bdc:	f001 fb3c 	bl	8003258 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001be0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001be4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001be6:	2312      	movs	r3, #18
 8001be8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bea:	2300      	movs	r3, #0
 8001bec:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bee:	2303      	movs	r3, #3
 8001bf0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001bf2:	2304      	movs	r3, #4
 8001bf4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bf6:	f107 031c 	add.w	r3, r7, #28
 8001bfa:	4619      	mov	r1, r3
 8001bfc:	4812      	ldr	r0, [pc, #72]	; (8001c48 <HAL_I2C_MspInit+0x208>)
 8001bfe:	f001 fb2b 	bl	8003258 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001c02:	2300      	movs	r3, #0
 8001c04:	60bb      	str	r3, [r7, #8]
 8001c06:	4b09      	ldr	r3, [pc, #36]	; (8001c2c <HAL_I2C_MspInit+0x1ec>)
 8001c08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c0a:	4a08      	ldr	r2, [pc, #32]	; (8001c2c <HAL_I2C_MspInit+0x1ec>)
 8001c0c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001c10:	6413      	str	r3, [r2, #64]	; 0x40
 8001c12:	4b06      	ldr	r3, [pc, #24]	; (8001c2c <HAL_I2C_MspInit+0x1ec>)
 8001c14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c16:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c1a:	60bb      	str	r3, [r7, #8]
 8001c1c:	68bb      	ldr	r3, [r7, #8]
}
 8001c1e:	bf00      	nop
 8001c20:	3730      	adds	r7, #48	; 0x30
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	bf00      	nop
 8001c28:	40005400 	.word	0x40005400
 8001c2c:	40023800 	.word	0x40023800
 8001c30:	40020400 	.word	0x40020400
 8001c34:	200002ec 	.word	0x200002ec
 8001c38:	40026010 	.word	0x40026010
 8001c3c:	2000034c 	.word	0x2000034c
 8001c40:	400260a0 	.word	0x400260a0
 8001c44:	40005800 	.word	0x40005800
 8001c48:	40020800 	.word	0x40020800

08001c4c <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b08a      	sub	sp, #40	; 0x28
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c54:	f107 0314 	add.w	r3, r7, #20
 8001c58:	2200      	movs	r2, #0
 8001c5a:	601a      	str	r2, [r3, #0]
 8001c5c:	605a      	str	r2, [r3, #4]
 8001c5e:	609a      	str	r2, [r3, #8]
 8001c60:	60da      	str	r2, [r3, #12]
 8001c62:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	4a30      	ldr	r2, [pc, #192]	; (8001d2c <HAL_QSPI_MspInit+0xe0>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d15a      	bne.n	8001d24 <HAL_QSPI_MspInit+0xd8>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8001c6e:	2300      	movs	r3, #0
 8001c70:	613b      	str	r3, [r7, #16]
 8001c72:	4b2f      	ldr	r3, [pc, #188]	; (8001d30 <HAL_QSPI_MspInit+0xe4>)
 8001c74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c76:	4a2e      	ldr	r2, [pc, #184]	; (8001d30 <HAL_QSPI_MspInit+0xe4>)
 8001c78:	f043 0302 	orr.w	r3, r3, #2
 8001c7c:	6393      	str	r3, [r2, #56]	; 0x38
 8001c7e:	4b2c      	ldr	r3, [pc, #176]	; (8001d30 <HAL_QSPI_MspInit+0xe4>)
 8001c80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c82:	f003 0302 	and.w	r3, r3, #2
 8001c86:	613b      	str	r3, [r7, #16]
 8001c88:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	60fb      	str	r3, [r7, #12]
 8001c8e:	4b28      	ldr	r3, [pc, #160]	; (8001d30 <HAL_QSPI_MspInit+0xe4>)
 8001c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c92:	4a27      	ldr	r2, [pc, #156]	; (8001d30 <HAL_QSPI_MspInit+0xe4>)
 8001c94:	f043 0302 	orr.w	r3, r3, #2
 8001c98:	6313      	str	r3, [r2, #48]	; 0x30
 8001c9a:	4b25      	ldr	r3, [pc, #148]	; (8001d30 <HAL_QSPI_MspInit+0xe4>)
 8001c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c9e:	f003 0302 	and.w	r3, r3, #2
 8001ca2:	60fb      	str	r3, [r7, #12]
 8001ca4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	60bb      	str	r3, [r7, #8]
 8001caa:	4b21      	ldr	r3, [pc, #132]	; (8001d30 <HAL_QSPI_MspInit+0xe4>)
 8001cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cae:	4a20      	ldr	r2, [pc, #128]	; (8001d30 <HAL_QSPI_MspInit+0xe4>)
 8001cb0:	f043 0304 	orr.w	r3, r3, #4
 8001cb4:	6313      	str	r3, [r2, #48]	; 0x30
 8001cb6:	4b1e      	ldr	r3, [pc, #120]	; (8001d30 <HAL_QSPI_MspInit+0xe4>)
 8001cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cba:	f003 0304 	and.w	r3, r3, #4
 8001cbe:	60bb      	str	r3, [r7, #8]
 8001cc0:	68bb      	ldr	r3, [r7, #8]
    PB2     ------> QUADSPI_CLK
    PC9     ------> QUADSPI_BK1_IO0
    PC10     ------> QUADSPI_BK1_IO1
    PB6     ------> QUADSPI_BK1_NCS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001cc2:	2304      	movs	r3, #4
 8001cc4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cc6:	2302      	movs	r3, #2
 8001cc8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cce:	2303      	movs	r3, #3
 8001cd0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_QSPI;
 8001cd2:	2309      	movs	r3, #9
 8001cd4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cd6:	f107 0314 	add.w	r3, r7, #20
 8001cda:	4619      	mov	r1, r3
 8001cdc:	4815      	ldr	r0, [pc, #84]	; (8001d34 <HAL_QSPI_MspInit+0xe8>)
 8001cde:	f001 fabb 	bl	8003258 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001ce2:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001ce6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ce8:	2302      	movs	r3, #2
 8001cea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cec:	2300      	movs	r3, #0
 8001cee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cf0:	2303      	movs	r3, #3
 8001cf2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_QSPI;
 8001cf4:	2309      	movs	r3, #9
 8001cf6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cf8:	f107 0314 	add.w	r3, r7, #20
 8001cfc:	4619      	mov	r1, r3
 8001cfe:	480e      	ldr	r0, [pc, #56]	; (8001d38 <HAL_QSPI_MspInit+0xec>)
 8001d00:	f001 faaa 	bl	8003258 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001d04:	2340      	movs	r3, #64	; 0x40
 8001d06:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d08:	2302      	movs	r3, #2
 8001d0a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d10:	2303      	movs	r3, #3
 8001d12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QSPI;
 8001d14:	230a      	movs	r3, #10
 8001d16:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d18:	f107 0314 	add.w	r3, r7, #20
 8001d1c:	4619      	mov	r1, r3
 8001d1e:	4805      	ldr	r0, [pc, #20]	; (8001d34 <HAL_QSPI_MspInit+0xe8>)
 8001d20:	f001 fa9a 	bl	8003258 <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 8001d24:	bf00      	nop
 8001d26:	3728      	adds	r7, #40	; 0x28
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bd80      	pop	{r7, pc}
 8001d2c:	a0001000 	.word	0xa0001000
 8001d30:	40023800 	.word	0x40023800
 8001d34:	40020400 	.word	0x40020400
 8001d38:	40020800 	.word	0x40020800

08001d3c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b08a      	sub	sp, #40	; 0x28
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d44:	f107 0314 	add.w	r3, r7, #20
 8001d48:	2200      	movs	r2, #0
 8001d4a:	601a      	str	r2, [r3, #0]
 8001d4c:	605a      	str	r2, [r3, #4]
 8001d4e:	609a      	str	r2, [r3, #8]
 8001d50:	60da      	str	r2, [r3, #12]
 8001d52:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4a28      	ldr	r2, [pc, #160]	; (8001dfc <HAL_SPI_MspInit+0xc0>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d149      	bne.n	8001df2 <HAL_SPI_MspInit+0xb6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001d5e:	2300      	movs	r3, #0
 8001d60:	613b      	str	r3, [r7, #16]
 8001d62:	4b27      	ldr	r3, [pc, #156]	; (8001e00 <HAL_SPI_MspInit+0xc4>)
 8001d64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d66:	4a26      	ldr	r2, [pc, #152]	; (8001e00 <HAL_SPI_MspInit+0xc4>)
 8001d68:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001d6c:	6453      	str	r3, [r2, #68]	; 0x44
 8001d6e:	4b24      	ldr	r3, [pc, #144]	; (8001e00 <HAL_SPI_MspInit+0xc4>)
 8001d70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d72:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001d76:	613b      	str	r3, [r7, #16]
 8001d78:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	60fb      	str	r3, [r7, #12]
 8001d7e:	4b20      	ldr	r3, [pc, #128]	; (8001e00 <HAL_SPI_MspInit+0xc4>)
 8001d80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d82:	4a1f      	ldr	r2, [pc, #124]	; (8001e00 <HAL_SPI_MspInit+0xc4>)
 8001d84:	f043 0301 	orr.w	r3, r3, #1
 8001d88:	6313      	str	r3, [r2, #48]	; 0x30
 8001d8a:	4b1d      	ldr	r3, [pc, #116]	; (8001e00 <HAL_SPI_MspInit+0xc4>)
 8001d8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d8e:	f003 0301 	and.w	r3, r3, #1
 8001d92:	60fb      	str	r3, [r7, #12]
 8001d94:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d96:	2300      	movs	r3, #0
 8001d98:	60bb      	str	r3, [r7, #8]
 8001d9a:	4b19      	ldr	r3, [pc, #100]	; (8001e00 <HAL_SPI_MspInit+0xc4>)
 8001d9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d9e:	4a18      	ldr	r2, [pc, #96]	; (8001e00 <HAL_SPI_MspInit+0xc4>)
 8001da0:	f043 0302 	orr.w	r3, r3, #2
 8001da4:	6313      	str	r3, [r2, #48]	; 0x30
 8001da6:	4b16      	ldr	r3, [pc, #88]	; (8001e00 <HAL_SPI_MspInit+0xc4>)
 8001da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001daa:	f003 0302 	and.w	r3, r3, #2
 8001dae:	60bb      	str	r3, [r7, #8]
 8001db0:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001db2:	23c0      	movs	r3, #192	; 0xc0
 8001db4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001db6:	2302      	movs	r3, #2
 8001db8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dbe:	2303      	movs	r3, #3
 8001dc0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001dc2:	2305      	movs	r3, #5
 8001dc4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dc6:	f107 0314 	add.w	r3, r7, #20
 8001dca:	4619      	mov	r1, r3
 8001dcc:	480d      	ldr	r0, [pc, #52]	; (8001e04 <HAL_SPI_MspInit+0xc8>)
 8001dce:	f001 fa43 	bl	8003258 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001dd2:	2308      	movs	r3, #8
 8001dd4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dd6:	2302      	movs	r3, #2
 8001dd8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dde:	2303      	movs	r3, #3
 8001de0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001de2:	2305      	movs	r3, #5
 8001de4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001de6:	f107 0314 	add.w	r3, r7, #20
 8001dea:	4619      	mov	r1, r3
 8001dec:	4806      	ldr	r0, [pc, #24]	; (8001e08 <HAL_SPI_MspInit+0xcc>)
 8001dee:	f001 fa33 	bl	8003258 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001df2:	bf00      	nop
 8001df4:	3728      	adds	r7, #40	; 0x28
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bd80      	pop	{r7, pc}
 8001dfa:	bf00      	nop
 8001dfc:	40013000 	.word	0x40013000
 8001e00:	40023800 	.word	0x40023800
 8001e04:	40020000 	.word	0x40020000
 8001e08:	40020400 	.word	0x40020400

08001e0c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b085      	sub	sp, #20
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4a0b      	ldr	r2, [pc, #44]	; (8001e48 <HAL_TIM_PWM_MspInit+0x3c>)
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d10d      	bne.n	8001e3a <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001e1e:	2300      	movs	r3, #0
 8001e20:	60fb      	str	r3, [r7, #12]
 8001e22:	4b0a      	ldr	r3, [pc, #40]	; (8001e4c <HAL_TIM_PWM_MspInit+0x40>)
 8001e24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e26:	4a09      	ldr	r2, [pc, #36]	; (8001e4c <HAL_TIM_PWM_MspInit+0x40>)
 8001e28:	f043 0302 	orr.w	r3, r3, #2
 8001e2c:	6413      	str	r3, [r2, #64]	; 0x40
 8001e2e:	4b07      	ldr	r3, [pc, #28]	; (8001e4c <HAL_TIM_PWM_MspInit+0x40>)
 8001e30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e32:	f003 0302 	and.w	r3, r3, #2
 8001e36:	60fb      	str	r3, [r7, #12]
 8001e38:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001e3a:	bf00      	nop
 8001e3c:	3714      	adds	r7, #20
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e44:	4770      	bx	lr
 8001e46:	bf00      	nop
 8001e48:	40000400 	.word	0x40000400
 8001e4c:	40023800 	.word	0x40023800

08001e50 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b08a      	sub	sp, #40	; 0x28
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e58:	f107 0314 	add.w	r3, r7, #20
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	601a      	str	r2, [r3, #0]
 8001e60:	605a      	str	r2, [r3, #4]
 8001e62:	609a      	str	r2, [r3, #8]
 8001e64:	60da      	str	r2, [r3, #12]
 8001e66:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	4a21      	ldr	r2, [pc, #132]	; (8001ef4 <HAL_TIM_MspPostInit+0xa4>)
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d13b      	bne.n	8001eea <HAL_TIM_MspPostInit+0x9a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e72:	2300      	movs	r3, #0
 8001e74:	613b      	str	r3, [r7, #16]
 8001e76:	4b20      	ldr	r3, [pc, #128]	; (8001ef8 <HAL_TIM_MspPostInit+0xa8>)
 8001e78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e7a:	4a1f      	ldr	r2, [pc, #124]	; (8001ef8 <HAL_TIM_MspPostInit+0xa8>)
 8001e7c:	f043 0302 	orr.w	r3, r3, #2
 8001e80:	6313      	str	r3, [r2, #48]	; 0x30
 8001e82:	4b1d      	ldr	r3, [pc, #116]	; (8001ef8 <HAL_TIM_MspPostInit+0xa8>)
 8001e84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e86:	f003 0302 	and.w	r3, r3, #2
 8001e8a:	613b      	str	r3, [r7, #16]
 8001e8c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e8e:	2300      	movs	r3, #0
 8001e90:	60fb      	str	r3, [r7, #12]
 8001e92:	4b19      	ldr	r3, [pc, #100]	; (8001ef8 <HAL_TIM_MspPostInit+0xa8>)
 8001e94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e96:	4a18      	ldr	r2, [pc, #96]	; (8001ef8 <HAL_TIM_MspPostInit+0xa8>)
 8001e98:	f043 0304 	orr.w	r3, r3, #4
 8001e9c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e9e:	4b16      	ldr	r3, [pc, #88]	; (8001ef8 <HAL_TIM_MspPostInit+0xa8>)
 8001ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ea2:	f003 0304 	and.w	r3, r3, #4
 8001ea6:	60fb      	str	r3, [r7, #12]
 8001ea8:	68fb      	ldr	r3, [r7, #12]
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    PC6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001eaa:	2303      	movs	r3, #3
 8001eac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eae:	2302      	movs	r3, #2
 8001eb0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001eba:	2302      	movs	r3, #2
 8001ebc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ebe:	f107 0314 	add.w	r3, r7, #20
 8001ec2:	4619      	mov	r1, r3
 8001ec4:	480d      	ldr	r0, [pc, #52]	; (8001efc <HAL_TIM_MspPostInit+0xac>)
 8001ec6:	f001 f9c7 	bl	8003258 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001eca:	23c0      	movs	r3, #192	; 0xc0
 8001ecc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ece:	2302      	movs	r3, #2
 8001ed0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001eda:	2302      	movs	r3, #2
 8001edc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ede:	f107 0314 	add.w	r3, r7, #20
 8001ee2:	4619      	mov	r1, r3
 8001ee4:	4806      	ldr	r0, [pc, #24]	; (8001f00 <HAL_TIM_MspPostInit+0xb0>)
 8001ee6:	f001 f9b7 	bl	8003258 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001eea:	bf00      	nop
 8001eec:	3728      	adds	r7, #40	; 0x28
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}
 8001ef2:	bf00      	nop
 8001ef4:	40000400 	.word	0x40000400
 8001ef8:	40023800 	.word	0x40023800
 8001efc:	40020400 	.word	0x40020400
 8001f00:	40020800 	.word	0x40020800

08001f04 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b08a      	sub	sp, #40	; 0x28
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f0c:	f107 0314 	add.w	r3, r7, #20
 8001f10:	2200      	movs	r2, #0
 8001f12:	601a      	str	r2, [r3, #0]
 8001f14:	605a      	str	r2, [r3, #4]
 8001f16:	609a      	str	r2, [r3, #8]
 8001f18:	60da      	str	r2, [r3, #12]
 8001f1a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4a19      	ldr	r2, [pc, #100]	; (8001f88 <HAL_UART_MspInit+0x84>)
 8001f22:	4293      	cmp	r3, r2
 8001f24:	d12b      	bne.n	8001f7e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001f26:	2300      	movs	r3, #0
 8001f28:	613b      	str	r3, [r7, #16]
 8001f2a:	4b18      	ldr	r3, [pc, #96]	; (8001f8c <HAL_UART_MspInit+0x88>)
 8001f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f2e:	4a17      	ldr	r2, [pc, #92]	; (8001f8c <HAL_UART_MspInit+0x88>)
 8001f30:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f34:	6413      	str	r3, [r2, #64]	; 0x40
 8001f36:	4b15      	ldr	r3, [pc, #84]	; (8001f8c <HAL_UART_MspInit+0x88>)
 8001f38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f3e:	613b      	str	r3, [r7, #16]
 8001f40:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f42:	2300      	movs	r3, #0
 8001f44:	60fb      	str	r3, [r7, #12]
 8001f46:	4b11      	ldr	r3, [pc, #68]	; (8001f8c <HAL_UART_MspInit+0x88>)
 8001f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f4a:	4a10      	ldr	r2, [pc, #64]	; (8001f8c <HAL_UART_MspInit+0x88>)
 8001f4c:	f043 0301 	orr.w	r3, r3, #1
 8001f50:	6313      	str	r3, [r2, #48]	; 0x30
 8001f52:	4b0e      	ldr	r3, [pc, #56]	; (8001f8c <HAL_UART_MspInit+0x88>)
 8001f54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f56:	f003 0301 	and.w	r3, r3, #1
 8001f5a:	60fb      	str	r3, [r7, #12]
 8001f5c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001f5e:	230c      	movs	r3, #12
 8001f60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f62:	2302      	movs	r3, #2
 8001f64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f66:	2300      	movs	r3, #0
 8001f68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f6a:	2303      	movs	r3, #3
 8001f6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001f6e:	2307      	movs	r3, #7
 8001f70:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f72:	f107 0314 	add.w	r3, r7, #20
 8001f76:	4619      	mov	r1, r3
 8001f78:	4805      	ldr	r0, [pc, #20]	; (8001f90 <HAL_UART_MspInit+0x8c>)
 8001f7a:	f001 f96d 	bl	8003258 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001f7e:	bf00      	nop
 8001f80:	3728      	adds	r7, #40	; 0x28
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	bf00      	nop
 8001f88:	40004400 	.word	0x40004400
 8001f8c:	40023800 	.word	0x40023800
 8001f90:	40020000 	.word	0x40020000

08001f94 <HAL_HCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hhcd: HCD handle pointer
* @retval None
*/
void HAL_HCD_MspInit(HCD_HandleTypeDef* hhcd)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b0a0      	sub	sp, #128	; 0x80
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f9c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	601a      	str	r2, [r3, #0]
 8001fa4:	605a      	str	r2, [r3, #4]
 8001fa6:	609a      	str	r2, [r3, #8]
 8001fa8:	60da      	str	r2, [r3, #12]
 8001faa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001fac:	f107 0310 	add.w	r3, r7, #16
 8001fb0:	225c      	movs	r2, #92	; 0x5c
 8001fb2:	2100      	movs	r1, #0
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	f006 f8c4 	bl	8008142 <memset>
  if(hhcd->Instance==USB_OTG_FS)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001fc2:	d141      	bne.n	8002048 <HAL_HCD_MspInit+0xb4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8001fc4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001fc8:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001fce:	f107 0310 	add.w	r3, r7, #16
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	f003 f900 	bl	80051d8 <HAL_RCCEx_PeriphCLKConfig>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d001      	beq.n	8001fe2 <HAL_HCD_MspInit+0x4e>
    {
      Error_Handler();
 8001fde:	f7ff fcbd 	bl	800195c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	60fb      	str	r3, [r7, #12]
 8001fe6:	4b1a      	ldr	r3, [pc, #104]	; (8002050 <HAL_HCD_MspInit+0xbc>)
 8001fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fea:	4a19      	ldr	r2, [pc, #100]	; (8002050 <HAL_HCD_MspInit+0xbc>)
 8001fec:	f043 0301 	orr.w	r3, r3, #1
 8001ff0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ff2:	4b17      	ldr	r3, [pc, #92]	; (8002050 <HAL_HCD_MspInit+0xbc>)
 8001ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ff6:	f003 0301 	and.w	r3, r3, #1
 8001ffa:	60fb      	str	r3, [r7, #12]
 8001ffc:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001ffe:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8002002:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002004:	2302      	movs	r3, #2
 8002006:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002008:	2300      	movs	r3, #0
 800200a:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800200c:	2303      	movs	r3, #3
 800200e:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002010:	230a      	movs	r3, #10
 8002012:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002014:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002018:	4619      	mov	r1, r3
 800201a:	480e      	ldr	r0, [pc, #56]	; (8002054 <HAL_HCD_MspInit+0xc0>)
 800201c:	f001 f91c 	bl	8003258 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8002020:	4b0b      	ldr	r3, [pc, #44]	; (8002050 <HAL_HCD_MspInit+0xbc>)
 8002022:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002024:	4a0a      	ldr	r2, [pc, #40]	; (8002050 <HAL_HCD_MspInit+0xbc>)
 8002026:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800202a:	6353      	str	r3, [r2, #52]	; 0x34
 800202c:	2300      	movs	r3, #0
 800202e:	60bb      	str	r3, [r7, #8]
 8002030:	4b07      	ldr	r3, [pc, #28]	; (8002050 <HAL_HCD_MspInit+0xbc>)
 8002032:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002034:	4a06      	ldr	r2, [pc, #24]	; (8002050 <HAL_HCD_MspInit+0xbc>)
 8002036:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800203a:	6453      	str	r3, [r2, #68]	; 0x44
 800203c:	4b04      	ldr	r3, [pc, #16]	; (8002050 <HAL_HCD_MspInit+0xbc>)
 800203e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002040:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002044:	60bb      	str	r3, [r7, #8]
 8002046:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8002048:	bf00      	nop
 800204a:	3780      	adds	r7, #128	; 0x80
 800204c:	46bd      	mov	sp, r7
 800204e:	bd80      	pop	{r7, pc}
 8002050:	40023800 	.word	0x40023800
 8002054:	40020000 	.word	0x40020000

08002058 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002058:	b480      	push	{r7}
 800205a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800205c:	e7fe      	b.n	800205c <NMI_Handler+0x4>

0800205e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800205e:	b480      	push	{r7}
 8002060:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002062:	e7fe      	b.n	8002062 <HardFault_Handler+0x4>

08002064 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002064:	b480      	push	{r7}
 8002066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002068:	e7fe      	b.n	8002068 <MemManage_Handler+0x4>

0800206a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800206a:	b480      	push	{r7}
 800206c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800206e:	e7fe      	b.n	800206e <BusFault_Handler+0x4>

08002070 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002070:	b480      	push	{r7}
 8002072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002074:	e7fe      	b.n	8002074 <UsageFault_Handler+0x4>

08002076 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002076:	b480      	push	{r7}
 8002078:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800207a:	bf00      	nop
 800207c:	46bd      	mov	sp, r7
 800207e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002082:	4770      	bx	lr

08002084 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002084:	b480      	push	{r7}
 8002086:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002088:	bf00      	nop
 800208a:	46bd      	mov	sp, r7
 800208c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002090:	4770      	bx	lr

08002092 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002092:	b480      	push	{r7}
 8002094:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002096:	bf00      	nop
 8002098:	46bd      	mov	sp, r7
 800209a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209e:	4770      	bx	lr

080020a0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80020a4:	f000 f972 	bl	800238c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80020a8:	bf00      	nop
 80020aa:	bd80      	pop	{r7, pc}

080020ac <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line 1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INT_MPU6050_Pin);
 80020b0:	2002      	movs	r0, #2
 80020b2:	f001 fa7f 	bl	80035b4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80020b6:	bf00      	nop
 80020b8:	bd80      	pop	{r7, pc}
	...

080020bc <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 80020c0:	4802      	ldr	r0, [pc, #8]	; (80020cc <DMA1_Stream0_IRQHandler+0x10>)
 80020c2:	f000 fe53 	bl	8002d6c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80020c6:	bf00      	nop
 80020c8:	bd80      	pop	{r7, pc}
 80020ca:	bf00      	nop
 80020cc:	200002ec 	.word	0x200002ec

080020d0 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 80020d4:	4802      	ldr	r0, [pc, #8]	; (80020e0 <DMA1_Stream6_IRQHandler+0x10>)
 80020d6:	f000 fe49 	bl	8002d6c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80020da:	bf00      	nop
 80020dc:	bd80      	pop	{r7, pc}
 80020de:	bf00      	nop
 80020e0:	2000034c 	.word	0x2000034c

080020e4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80020e4:	b480      	push	{r7}
 80020e6:	af00      	add	r7, sp, #0
  return 1;
 80020e8:	2301      	movs	r3, #1
}
 80020ea:	4618      	mov	r0, r3
 80020ec:	46bd      	mov	sp, r7
 80020ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f2:	4770      	bx	lr

080020f4 <_kill>:

int _kill(int pid, int sig)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b082      	sub	sp, #8
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
 80020fc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80020fe:	f006 f873 	bl	80081e8 <__errno>
 8002102:	4603      	mov	r3, r0
 8002104:	2216      	movs	r2, #22
 8002106:	601a      	str	r2, [r3, #0]
  return -1;
 8002108:	f04f 33ff 	mov.w	r3, #4294967295
}
 800210c:	4618      	mov	r0, r3
 800210e:	3708      	adds	r7, #8
 8002110:	46bd      	mov	sp, r7
 8002112:	bd80      	pop	{r7, pc}

08002114 <_exit>:

void _exit (int status)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b082      	sub	sp, #8
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800211c:	f04f 31ff 	mov.w	r1, #4294967295
 8002120:	6878      	ldr	r0, [r7, #4]
 8002122:	f7ff ffe7 	bl	80020f4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002126:	e7fe      	b.n	8002126 <_exit+0x12>

08002128 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b086      	sub	sp, #24
 800212c:	af00      	add	r7, sp, #0
 800212e:	60f8      	str	r0, [r7, #12]
 8002130:	60b9      	str	r1, [r7, #8]
 8002132:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002134:	2300      	movs	r3, #0
 8002136:	617b      	str	r3, [r7, #20]
 8002138:	e00a      	b.n	8002150 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800213a:	f3af 8000 	nop.w
 800213e:	4601      	mov	r1, r0
 8002140:	68bb      	ldr	r3, [r7, #8]
 8002142:	1c5a      	adds	r2, r3, #1
 8002144:	60ba      	str	r2, [r7, #8]
 8002146:	b2ca      	uxtb	r2, r1
 8002148:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800214a:	697b      	ldr	r3, [r7, #20]
 800214c:	3301      	adds	r3, #1
 800214e:	617b      	str	r3, [r7, #20]
 8002150:	697a      	ldr	r2, [r7, #20]
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	429a      	cmp	r2, r3
 8002156:	dbf0      	blt.n	800213a <_read+0x12>
  }

  return len;
 8002158:	687b      	ldr	r3, [r7, #4]
}
 800215a:	4618      	mov	r0, r3
 800215c:	3718      	adds	r7, #24
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}

08002162 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002162:	b580      	push	{r7, lr}
 8002164:	b086      	sub	sp, #24
 8002166:	af00      	add	r7, sp, #0
 8002168:	60f8      	str	r0, [r7, #12]
 800216a:	60b9      	str	r1, [r7, #8]
 800216c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800216e:	2300      	movs	r3, #0
 8002170:	617b      	str	r3, [r7, #20]
 8002172:	e009      	b.n	8002188 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002174:	68bb      	ldr	r3, [r7, #8]
 8002176:	1c5a      	adds	r2, r3, #1
 8002178:	60ba      	str	r2, [r7, #8]
 800217a:	781b      	ldrb	r3, [r3, #0]
 800217c:	4618      	mov	r0, r3
 800217e:	f7ff fbdb 	bl	8001938 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002182:	697b      	ldr	r3, [r7, #20]
 8002184:	3301      	adds	r3, #1
 8002186:	617b      	str	r3, [r7, #20]
 8002188:	697a      	ldr	r2, [r7, #20]
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	429a      	cmp	r2, r3
 800218e:	dbf1      	blt.n	8002174 <_write+0x12>
  }
  return len;
 8002190:	687b      	ldr	r3, [r7, #4]
}
 8002192:	4618      	mov	r0, r3
 8002194:	3718      	adds	r7, #24
 8002196:	46bd      	mov	sp, r7
 8002198:	bd80      	pop	{r7, pc}

0800219a <_close>:

int _close(int file)
{
 800219a:	b480      	push	{r7}
 800219c:	b083      	sub	sp, #12
 800219e:	af00      	add	r7, sp, #0
 80021a0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80021a2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021a6:	4618      	mov	r0, r3
 80021a8:	370c      	adds	r7, #12
 80021aa:	46bd      	mov	sp, r7
 80021ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b0:	4770      	bx	lr

080021b2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80021b2:	b480      	push	{r7}
 80021b4:	b083      	sub	sp, #12
 80021b6:	af00      	add	r7, sp, #0
 80021b8:	6078      	str	r0, [r7, #4]
 80021ba:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80021c2:	605a      	str	r2, [r3, #4]
  return 0;
 80021c4:	2300      	movs	r3, #0
}
 80021c6:	4618      	mov	r0, r3
 80021c8:	370c      	adds	r7, #12
 80021ca:	46bd      	mov	sp, r7
 80021cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d0:	4770      	bx	lr

080021d2 <_isatty>:

int _isatty(int file)
{
 80021d2:	b480      	push	{r7}
 80021d4:	b083      	sub	sp, #12
 80021d6:	af00      	add	r7, sp, #0
 80021d8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80021da:	2301      	movs	r3, #1
}
 80021dc:	4618      	mov	r0, r3
 80021de:	370c      	adds	r7, #12
 80021e0:	46bd      	mov	sp, r7
 80021e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e6:	4770      	bx	lr

080021e8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80021e8:	b480      	push	{r7}
 80021ea:	b085      	sub	sp, #20
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	60f8      	str	r0, [r7, #12]
 80021f0:	60b9      	str	r1, [r7, #8]
 80021f2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80021f4:	2300      	movs	r3, #0
}
 80021f6:	4618      	mov	r0, r3
 80021f8:	3714      	adds	r7, #20
 80021fa:	46bd      	mov	sp, r7
 80021fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002200:	4770      	bx	lr
	...

08002204 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b086      	sub	sp, #24
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800220c:	4a14      	ldr	r2, [pc, #80]	; (8002260 <_sbrk+0x5c>)
 800220e:	4b15      	ldr	r3, [pc, #84]	; (8002264 <_sbrk+0x60>)
 8002210:	1ad3      	subs	r3, r2, r3
 8002212:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002214:	697b      	ldr	r3, [r7, #20]
 8002216:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002218:	4b13      	ldr	r3, [pc, #76]	; (8002268 <_sbrk+0x64>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	2b00      	cmp	r3, #0
 800221e:	d102      	bne.n	8002226 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002220:	4b11      	ldr	r3, [pc, #68]	; (8002268 <_sbrk+0x64>)
 8002222:	4a12      	ldr	r2, [pc, #72]	; (800226c <_sbrk+0x68>)
 8002224:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002226:	4b10      	ldr	r3, [pc, #64]	; (8002268 <_sbrk+0x64>)
 8002228:	681a      	ldr	r2, [r3, #0]
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	4413      	add	r3, r2
 800222e:	693a      	ldr	r2, [r7, #16]
 8002230:	429a      	cmp	r2, r3
 8002232:	d207      	bcs.n	8002244 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002234:	f005 ffd8 	bl	80081e8 <__errno>
 8002238:	4603      	mov	r3, r0
 800223a:	220c      	movs	r2, #12
 800223c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800223e:	f04f 33ff 	mov.w	r3, #4294967295
 8002242:	e009      	b.n	8002258 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002244:	4b08      	ldr	r3, [pc, #32]	; (8002268 <_sbrk+0x64>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800224a:	4b07      	ldr	r3, [pc, #28]	; (8002268 <_sbrk+0x64>)
 800224c:	681a      	ldr	r2, [r3, #0]
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	4413      	add	r3, r2
 8002252:	4a05      	ldr	r2, [pc, #20]	; (8002268 <_sbrk+0x64>)
 8002254:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002256:	68fb      	ldr	r3, [r7, #12]
}
 8002258:	4618      	mov	r0, r3
 800225a:	3718      	adds	r7, #24
 800225c:	46bd      	mov	sp, r7
 800225e:	bd80      	pop	{r7, pc}
 8002260:	20020000 	.word	0x20020000
 8002264:	00000400 	.word	0x00000400
 8002268:	20000814 	.word	0x20000814
 800226c:	20000968 	.word	0x20000968

08002270 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002270:	b480      	push	{r7}
 8002272:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002274:	4b06      	ldr	r3, [pc, #24]	; (8002290 <SystemInit+0x20>)
 8002276:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800227a:	4a05      	ldr	r2, [pc, #20]	; (8002290 <SystemInit+0x20>)
 800227c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002280:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002284:	bf00      	nop
 8002286:	46bd      	mov	sp, r7
 8002288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228c:	4770      	bx	lr
 800228e:	bf00      	nop
 8002290:	e000ed00 	.word	0xe000ed00

08002294 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002294:	f8df d034 	ldr.w	sp, [pc, #52]	; 80022cc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002298:	480d      	ldr	r0, [pc, #52]	; (80022d0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800229a:	490e      	ldr	r1, [pc, #56]	; (80022d4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800229c:	4a0e      	ldr	r2, [pc, #56]	; (80022d8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800229e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80022a0:	e002      	b.n	80022a8 <LoopCopyDataInit>

080022a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80022a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80022a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80022a6:	3304      	adds	r3, #4

080022a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80022a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80022aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80022ac:	d3f9      	bcc.n	80022a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80022ae:	4a0b      	ldr	r2, [pc, #44]	; (80022dc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80022b0:	4c0b      	ldr	r4, [pc, #44]	; (80022e0 <LoopFillZerobss+0x26>)
  movs r3, #0
 80022b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80022b4:	e001      	b.n	80022ba <LoopFillZerobss>

080022b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80022b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80022b8:	3204      	adds	r2, #4

080022ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80022ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80022bc:	d3fb      	bcc.n	80022b6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80022be:	f7ff ffd7 	bl	8002270 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80022c2:	f005 ff97 	bl	80081f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80022c6:	f7ff f811 	bl	80012ec <main>
  bx  lr    
 80022ca:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80022cc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80022d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80022d4:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 80022d8:	0800a3e4 	.word	0x0800a3e4
  ldr r2, =_sbss
 80022dc:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80022e0:	20000968 	.word	0x20000968

080022e4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80022e4:	e7fe      	b.n	80022e4 <ADC_IRQHandler>
	...

080022e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80022ec:	4b0e      	ldr	r3, [pc, #56]	; (8002328 <HAL_Init+0x40>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4a0d      	ldr	r2, [pc, #52]	; (8002328 <HAL_Init+0x40>)
 80022f2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80022f6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80022f8:	4b0b      	ldr	r3, [pc, #44]	; (8002328 <HAL_Init+0x40>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4a0a      	ldr	r2, [pc, #40]	; (8002328 <HAL_Init+0x40>)
 80022fe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002302:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002304:	4b08      	ldr	r3, [pc, #32]	; (8002328 <HAL_Init+0x40>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	4a07      	ldr	r2, [pc, #28]	; (8002328 <HAL_Init+0x40>)
 800230a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800230e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002310:	2003      	movs	r0, #3
 8002312:	f000 fbc1 	bl	8002a98 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002316:	2000      	movs	r0, #0
 8002318:	f000 f808 	bl	800232c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800231c:	f7ff fb24 	bl	8001968 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002320:	2300      	movs	r3, #0
}
 8002322:	4618      	mov	r0, r3
 8002324:	bd80      	pop	{r7, pc}
 8002326:	bf00      	nop
 8002328:	40023c00 	.word	0x40023c00

0800232c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b082      	sub	sp, #8
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002334:	4b12      	ldr	r3, [pc, #72]	; (8002380 <HAL_InitTick+0x54>)
 8002336:	681a      	ldr	r2, [r3, #0]
 8002338:	4b12      	ldr	r3, [pc, #72]	; (8002384 <HAL_InitTick+0x58>)
 800233a:	781b      	ldrb	r3, [r3, #0]
 800233c:	4619      	mov	r1, r3
 800233e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002342:	fbb3 f3f1 	udiv	r3, r3, r1
 8002346:	fbb2 f3f3 	udiv	r3, r2, r3
 800234a:	4618      	mov	r0, r3
 800234c:	f000 fbd9 	bl	8002b02 <HAL_SYSTICK_Config>
 8002350:	4603      	mov	r3, r0
 8002352:	2b00      	cmp	r3, #0
 8002354:	d001      	beq.n	800235a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002356:	2301      	movs	r3, #1
 8002358:	e00e      	b.n	8002378 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	2b0f      	cmp	r3, #15
 800235e:	d80a      	bhi.n	8002376 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002360:	2200      	movs	r2, #0
 8002362:	6879      	ldr	r1, [r7, #4]
 8002364:	f04f 30ff 	mov.w	r0, #4294967295
 8002368:	f000 fba1 	bl	8002aae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800236c:	4a06      	ldr	r2, [pc, #24]	; (8002388 <HAL_InitTick+0x5c>)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002372:	2300      	movs	r3, #0
 8002374:	e000      	b.n	8002378 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002376:	2301      	movs	r3, #1
}
 8002378:	4618      	mov	r0, r3
 800237a:	3708      	adds	r7, #8
 800237c:	46bd      	mov	sp, r7
 800237e:	bd80      	pop	{r7, pc}
 8002380:	2000000c 	.word	0x2000000c
 8002384:	20000014 	.word	0x20000014
 8002388:	20000010 	.word	0x20000010

0800238c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800238c:	b480      	push	{r7}
 800238e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002390:	4b06      	ldr	r3, [pc, #24]	; (80023ac <HAL_IncTick+0x20>)
 8002392:	781b      	ldrb	r3, [r3, #0]
 8002394:	461a      	mov	r2, r3
 8002396:	4b06      	ldr	r3, [pc, #24]	; (80023b0 <HAL_IncTick+0x24>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	4413      	add	r3, r2
 800239c:	4a04      	ldr	r2, [pc, #16]	; (80023b0 <HAL_IncTick+0x24>)
 800239e:	6013      	str	r3, [r2, #0]
}
 80023a0:	bf00      	nop
 80023a2:	46bd      	mov	sp, r7
 80023a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a8:	4770      	bx	lr
 80023aa:	bf00      	nop
 80023ac:	20000014 	.word	0x20000014
 80023b0:	20000818 	.word	0x20000818

080023b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023b4:	b480      	push	{r7}
 80023b6:	af00      	add	r7, sp, #0
  return uwTick;
 80023b8:	4b03      	ldr	r3, [pc, #12]	; (80023c8 <HAL_GetTick+0x14>)
 80023ba:	681b      	ldr	r3, [r3, #0]
}
 80023bc:	4618      	mov	r0, r3
 80023be:	46bd      	mov	sp, r7
 80023c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c4:	4770      	bx	lr
 80023c6:	bf00      	nop
 80023c8:	20000818 	.word	0x20000818

080023cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b084      	sub	sp, #16
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80023d4:	f7ff ffee 	bl	80023b4 <HAL_GetTick>
 80023d8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023e4:	d005      	beq.n	80023f2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80023e6:	4b0a      	ldr	r3, [pc, #40]	; (8002410 <HAL_Delay+0x44>)
 80023e8:	781b      	ldrb	r3, [r3, #0]
 80023ea:	461a      	mov	r2, r3
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	4413      	add	r3, r2
 80023f0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80023f2:	bf00      	nop
 80023f4:	f7ff ffde 	bl	80023b4 <HAL_GetTick>
 80023f8:	4602      	mov	r2, r0
 80023fa:	68bb      	ldr	r3, [r7, #8]
 80023fc:	1ad3      	subs	r3, r2, r3
 80023fe:	68fa      	ldr	r2, [r7, #12]
 8002400:	429a      	cmp	r2, r3
 8002402:	d8f7      	bhi.n	80023f4 <HAL_Delay+0x28>
  {
  }
}
 8002404:	bf00      	nop
 8002406:	bf00      	nop
 8002408:	3710      	adds	r7, #16
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}
 800240e:	bf00      	nop
 8002410:	20000014 	.word	0x20000014

08002414 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b084      	sub	sp, #16
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800241c:	2300      	movs	r3, #0
 800241e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2b00      	cmp	r3, #0
 8002424:	d101      	bne.n	800242a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002426:	2301      	movs	r3, #1
 8002428:	e033      	b.n	8002492 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800242e:	2b00      	cmp	r3, #0
 8002430:	d109      	bne.n	8002446 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002432:	6878      	ldr	r0, [r7, #4]
 8002434:	f7ff fac0 	bl	80019b8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2200      	movs	r2, #0
 800243c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	2200      	movs	r2, #0
 8002442:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800244a:	f003 0310 	and.w	r3, r3, #16
 800244e:	2b00      	cmp	r3, #0
 8002450:	d118      	bne.n	8002484 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002456:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800245a:	f023 0302 	bic.w	r3, r3, #2
 800245e:	f043 0202 	orr.w	r2, r3, #2
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002466:	6878      	ldr	r0, [r7, #4]
 8002468:	f000 f94a 	bl	8002700 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2200      	movs	r2, #0
 8002470:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002476:	f023 0303 	bic.w	r3, r3, #3
 800247a:	f043 0201 	orr.w	r2, r3, #1
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	641a      	str	r2, [r3, #64]	; 0x40
 8002482:	e001      	b.n	8002488 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002484:	2301      	movs	r3, #1
 8002486:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2200      	movs	r2, #0
 800248c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002490:	7bfb      	ldrb	r3, [r7, #15]
}
 8002492:	4618      	mov	r0, r3
 8002494:	3710      	adds	r7, #16
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}
	...

0800249c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800249c:	b480      	push	{r7}
 800249e:	b085      	sub	sp, #20
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
 80024a4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80024a6:	2300      	movs	r3, #0
 80024a8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80024b0:	2b01      	cmp	r3, #1
 80024b2:	d101      	bne.n	80024b8 <HAL_ADC_ConfigChannel+0x1c>
 80024b4:	2302      	movs	r3, #2
 80024b6:	e113      	b.n	80026e0 <HAL_ADC_ConfigChannel+0x244>
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2201      	movs	r2, #1
 80024bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	2b09      	cmp	r3, #9
 80024c6:	d925      	bls.n	8002514 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	68d9      	ldr	r1, [r3, #12]
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	b29b      	uxth	r3, r3
 80024d4:	461a      	mov	r2, r3
 80024d6:	4613      	mov	r3, r2
 80024d8:	005b      	lsls	r3, r3, #1
 80024da:	4413      	add	r3, r2
 80024dc:	3b1e      	subs	r3, #30
 80024de:	2207      	movs	r2, #7
 80024e0:	fa02 f303 	lsl.w	r3, r2, r3
 80024e4:	43da      	mvns	r2, r3
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	400a      	ands	r2, r1
 80024ec:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	68d9      	ldr	r1, [r3, #12]
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	689a      	ldr	r2, [r3, #8]
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	b29b      	uxth	r3, r3
 80024fe:	4618      	mov	r0, r3
 8002500:	4603      	mov	r3, r0
 8002502:	005b      	lsls	r3, r3, #1
 8002504:	4403      	add	r3, r0
 8002506:	3b1e      	subs	r3, #30
 8002508:	409a      	lsls	r2, r3
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	430a      	orrs	r2, r1
 8002510:	60da      	str	r2, [r3, #12]
 8002512:	e022      	b.n	800255a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	6919      	ldr	r1, [r3, #16]
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	b29b      	uxth	r3, r3
 8002520:	461a      	mov	r2, r3
 8002522:	4613      	mov	r3, r2
 8002524:	005b      	lsls	r3, r3, #1
 8002526:	4413      	add	r3, r2
 8002528:	2207      	movs	r2, #7
 800252a:	fa02 f303 	lsl.w	r3, r2, r3
 800252e:	43da      	mvns	r2, r3
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	400a      	ands	r2, r1
 8002536:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	6919      	ldr	r1, [r3, #16]
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	689a      	ldr	r2, [r3, #8]
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	b29b      	uxth	r3, r3
 8002548:	4618      	mov	r0, r3
 800254a:	4603      	mov	r3, r0
 800254c:	005b      	lsls	r3, r3, #1
 800254e:	4403      	add	r3, r0
 8002550:	409a      	lsls	r2, r3
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	430a      	orrs	r2, r1
 8002558:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	2b06      	cmp	r3, #6
 8002560:	d824      	bhi.n	80025ac <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	685a      	ldr	r2, [r3, #4]
 800256c:	4613      	mov	r3, r2
 800256e:	009b      	lsls	r3, r3, #2
 8002570:	4413      	add	r3, r2
 8002572:	3b05      	subs	r3, #5
 8002574:	221f      	movs	r2, #31
 8002576:	fa02 f303 	lsl.w	r3, r2, r3
 800257a:	43da      	mvns	r2, r3
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	400a      	ands	r2, r1
 8002582:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	b29b      	uxth	r3, r3
 8002590:	4618      	mov	r0, r3
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	685a      	ldr	r2, [r3, #4]
 8002596:	4613      	mov	r3, r2
 8002598:	009b      	lsls	r3, r3, #2
 800259a:	4413      	add	r3, r2
 800259c:	3b05      	subs	r3, #5
 800259e:	fa00 f203 	lsl.w	r2, r0, r3
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	430a      	orrs	r2, r1
 80025a8:	635a      	str	r2, [r3, #52]	; 0x34
 80025aa:	e04c      	b.n	8002646 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	685b      	ldr	r3, [r3, #4]
 80025b0:	2b0c      	cmp	r3, #12
 80025b2:	d824      	bhi.n	80025fe <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	685a      	ldr	r2, [r3, #4]
 80025be:	4613      	mov	r3, r2
 80025c0:	009b      	lsls	r3, r3, #2
 80025c2:	4413      	add	r3, r2
 80025c4:	3b23      	subs	r3, #35	; 0x23
 80025c6:	221f      	movs	r2, #31
 80025c8:	fa02 f303 	lsl.w	r3, r2, r3
 80025cc:	43da      	mvns	r2, r3
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	400a      	ands	r2, r1
 80025d4:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	b29b      	uxth	r3, r3
 80025e2:	4618      	mov	r0, r3
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	685a      	ldr	r2, [r3, #4]
 80025e8:	4613      	mov	r3, r2
 80025ea:	009b      	lsls	r3, r3, #2
 80025ec:	4413      	add	r3, r2
 80025ee:	3b23      	subs	r3, #35	; 0x23
 80025f0:	fa00 f203 	lsl.w	r2, r0, r3
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	430a      	orrs	r2, r1
 80025fa:	631a      	str	r2, [r3, #48]	; 0x30
 80025fc:	e023      	b.n	8002646 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	685a      	ldr	r2, [r3, #4]
 8002608:	4613      	mov	r3, r2
 800260a:	009b      	lsls	r3, r3, #2
 800260c:	4413      	add	r3, r2
 800260e:	3b41      	subs	r3, #65	; 0x41
 8002610:	221f      	movs	r2, #31
 8002612:	fa02 f303 	lsl.w	r3, r2, r3
 8002616:	43da      	mvns	r2, r3
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	400a      	ands	r2, r1
 800261e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	b29b      	uxth	r3, r3
 800262c:	4618      	mov	r0, r3
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	685a      	ldr	r2, [r3, #4]
 8002632:	4613      	mov	r3, r2
 8002634:	009b      	lsls	r3, r3, #2
 8002636:	4413      	add	r3, r2
 8002638:	3b41      	subs	r3, #65	; 0x41
 800263a:	fa00 f203 	lsl.w	r2, r0, r3
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	430a      	orrs	r2, r1
 8002644:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002646:	4b29      	ldr	r3, [pc, #164]	; (80026ec <HAL_ADC_ConfigChannel+0x250>)
 8002648:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	4a28      	ldr	r2, [pc, #160]	; (80026f0 <HAL_ADC_ConfigChannel+0x254>)
 8002650:	4293      	cmp	r3, r2
 8002652:	d10f      	bne.n	8002674 <HAL_ADC_ConfigChannel+0x1d8>
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	2b12      	cmp	r3, #18
 800265a:	d10b      	bne.n	8002674 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	685b      	ldr	r3, [r3, #4]
 800266c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4a1d      	ldr	r2, [pc, #116]	; (80026f0 <HAL_ADC_ConfigChannel+0x254>)
 800267a:	4293      	cmp	r3, r2
 800267c:	d12b      	bne.n	80026d6 <HAL_ADC_ConfigChannel+0x23a>
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	4a1c      	ldr	r2, [pc, #112]	; (80026f4 <HAL_ADC_ConfigChannel+0x258>)
 8002684:	4293      	cmp	r3, r2
 8002686:	d003      	beq.n	8002690 <HAL_ADC_ConfigChannel+0x1f4>
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	2b11      	cmp	r3, #17
 800268e:	d122      	bne.n	80026d6 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	4a11      	ldr	r2, [pc, #68]	; (80026f4 <HAL_ADC_ConfigChannel+0x258>)
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d111      	bne.n	80026d6 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80026b2:	4b11      	ldr	r3, [pc, #68]	; (80026f8 <HAL_ADC_ConfigChannel+0x25c>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	4a11      	ldr	r2, [pc, #68]	; (80026fc <HAL_ADC_ConfigChannel+0x260>)
 80026b8:	fba2 2303 	umull	r2, r3, r2, r3
 80026bc:	0c9a      	lsrs	r2, r3, #18
 80026be:	4613      	mov	r3, r2
 80026c0:	009b      	lsls	r3, r3, #2
 80026c2:	4413      	add	r3, r2
 80026c4:	005b      	lsls	r3, r3, #1
 80026c6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80026c8:	e002      	b.n	80026d0 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80026ca:	68bb      	ldr	r3, [r7, #8]
 80026cc:	3b01      	subs	r3, #1
 80026ce:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80026d0:	68bb      	ldr	r3, [r7, #8]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d1f9      	bne.n	80026ca <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	2200      	movs	r2, #0
 80026da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80026de:	2300      	movs	r3, #0
}
 80026e0:	4618      	mov	r0, r3
 80026e2:	3714      	adds	r7, #20
 80026e4:	46bd      	mov	sp, r7
 80026e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ea:	4770      	bx	lr
 80026ec:	40012300 	.word	0x40012300
 80026f0:	40012000 	.word	0x40012000
 80026f4:	10000012 	.word	0x10000012
 80026f8:	2000000c 	.word	0x2000000c
 80026fc:	431bde83 	.word	0x431bde83

08002700 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002700:	b480      	push	{r7}
 8002702:	b085      	sub	sp, #20
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002708:	4b79      	ldr	r3, [pc, #484]	; (80028f0 <ADC_Init+0x1f0>)
 800270a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	685b      	ldr	r3, [r3, #4]
 8002710:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	685a      	ldr	r2, [r3, #4]
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	431a      	orrs	r2, r3
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	685a      	ldr	r2, [r3, #4]
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002734:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	6859      	ldr	r1, [r3, #4]
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	691b      	ldr	r3, [r3, #16]
 8002740:	021a      	lsls	r2, r3, #8
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	430a      	orrs	r2, r1
 8002748:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	685a      	ldr	r2, [r3, #4]
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002758:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	6859      	ldr	r1, [r3, #4]
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	689a      	ldr	r2, [r3, #8]
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	430a      	orrs	r2, r1
 800276a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	689a      	ldr	r2, [r3, #8]
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800277a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	6899      	ldr	r1, [r3, #8]
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	68da      	ldr	r2, [r3, #12]
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	430a      	orrs	r2, r1
 800278c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002792:	4a58      	ldr	r2, [pc, #352]	; (80028f4 <ADC_Init+0x1f4>)
 8002794:	4293      	cmp	r3, r2
 8002796:	d022      	beq.n	80027de <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	689a      	ldr	r2, [r3, #8]
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80027a6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	6899      	ldr	r1, [r3, #8]
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	430a      	orrs	r2, r1
 80027b8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	689a      	ldr	r2, [r3, #8]
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80027c8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	6899      	ldr	r1, [r3, #8]
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	430a      	orrs	r2, r1
 80027da:	609a      	str	r2, [r3, #8]
 80027dc:	e00f      	b.n	80027fe <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	689a      	ldr	r2, [r3, #8]
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80027ec:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	689a      	ldr	r2, [r3, #8]
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80027fc:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	689a      	ldr	r2, [r3, #8]
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f022 0202 	bic.w	r2, r2, #2
 800280c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	6899      	ldr	r1, [r3, #8]
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	7e1b      	ldrb	r3, [r3, #24]
 8002818:	005a      	lsls	r2, r3, #1
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	430a      	orrs	r2, r1
 8002820:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002828:	2b00      	cmp	r3, #0
 800282a:	d01b      	beq.n	8002864 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	685a      	ldr	r2, [r3, #4]
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800283a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	685a      	ldr	r2, [r3, #4]
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800284a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	6859      	ldr	r1, [r3, #4]
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002856:	3b01      	subs	r3, #1
 8002858:	035a      	lsls	r2, r3, #13
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	430a      	orrs	r2, r1
 8002860:	605a      	str	r2, [r3, #4]
 8002862:	e007      	b.n	8002874 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	685a      	ldr	r2, [r3, #4]
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002872:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002882:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	69db      	ldr	r3, [r3, #28]
 800288e:	3b01      	subs	r3, #1
 8002890:	051a      	lsls	r2, r3, #20
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	430a      	orrs	r2, r1
 8002898:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	689a      	ldr	r2, [r3, #8]
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80028a8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	6899      	ldr	r1, [r3, #8]
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80028b6:	025a      	lsls	r2, r3, #9
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	430a      	orrs	r2, r1
 80028be:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	689a      	ldr	r2, [r3, #8]
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80028ce:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	6899      	ldr	r1, [r3, #8]
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	695b      	ldr	r3, [r3, #20]
 80028da:	029a      	lsls	r2, r3, #10
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	430a      	orrs	r2, r1
 80028e2:	609a      	str	r2, [r3, #8]
}
 80028e4:	bf00      	nop
 80028e6:	3714      	adds	r7, #20
 80028e8:	46bd      	mov	sp, r7
 80028ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ee:	4770      	bx	lr
 80028f0:	40012300 	.word	0x40012300
 80028f4:	0f000001 	.word	0x0f000001

080028f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028f8:	b480      	push	{r7}
 80028fa:	b085      	sub	sp, #20
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	f003 0307 	and.w	r3, r3, #7
 8002906:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002908:	4b0c      	ldr	r3, [pc, #48]	; (800293c <__NVIC_SetPriorityGrouping+0x44>)
 800290a:	68db      	ldr	r3, [r3, #12]
 800290c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800290e:	68ba      	ldr	r2, [r7, #8]
 8002910:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002914:	4013      	ands	r3, r2
 8002916:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800291c:	68bb      	ldr	r3, [r7, #8]
 800291e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002920:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002924:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002928:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800292a:	4a04      	ldr	r2, [pc, #16]	; (800293c <__NVIC_SetPriorityGrouping+0x44>)
 800292c:	68bb      	ldr	r3, [r7, #8]
 800292e:	60d3      	str	r3, [r2, #12]
}
 8002930:	bf00      	nop
 8002932:	3714      	adds	r7, #20
 8002934:	46bd      	mov	sp, r7
 8002936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293a:	4770      	bx	lr
 800293c:	e000ed00 	.word	0xe000ed00

08002940 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002940:	b480      	push	{r7}
 8002942:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002944:	4b04      	ldr	r3, [pc, #16]	; (8002958 <__NVIC_GetPriorityGrouping+0x18>)
 8002946:	68db      	ldr	r3, [r3, #12]
 8002948:	0a1b      	lsrs	r3, r3, #8
 800294a:	f003 0307 	and.w	r3, r3, #7
}
 800294e:	4618      	mov	r0, r3
 8002950:	46bd      	mov	sp, r7
 8002952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002956:	4770      	bx	lr
 8002958:	e000ed00 	.word	0xe000ed00

0800295c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800295c:	b480      	push	{r7}
 800295e:	b083      	sub	sp, #12
 8002960:	af00      	add	r7, sp, #0
 8002962:	4603      	mov	r3, r0
 8002964:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002966:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800296a:	2b00      	cmp	r3, #0
 800296c:	db0b      	blt.n	8002986 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800296e:	79fb      	ldrb	r3, [r7, #7]
 8002970:	f003 021f 	and.w	r2, r3, #31
 8002974:	4907      	ldr	r1, [pc, #28]	; (8002994 <__NVIC_EnableIRQ+0x38>)
 8002976:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800297a:	095b      	lsrs	r3, r3, #5
 800297c:	2001      	movs	r0, #1
 800297e:	fa00 f202 	lsl.w	r2, r0, r2
 8002982:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002986:	bf00      	nop
 8002988:	370c      	adds	r7, #12
 800298a:	46bd      	mov	sp, r7
 800298c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002990:	4770      	bx	lr
 8002992:	bf00      	nop
 8002994:	e000e100 	.word	0xe000e100

08002998 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002998:	b480      	push	{r7}
 800299a:	b083      	sub	sp, #12
 800299c:	af00      	add	r7, sp, #0
 800299e:	4603      	mov	r3, r0
 80029a0:	6039      	str	r1, [r7, #0]
 80029a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	db0a      	blt.n	80029c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	b2da      	uxtb	r2, r3
 80029b0:	490c      	ldr	r1, [pc, #48]	; (80029e4 <__NVIC_SetPriority+0x4c>)
 80029b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029b6:	0112      	lsls	r2, r2, #4
 80029b8:	b2d2      	uxtb	r2, r2
 80029ba:	440b      	add	r3, r1
 80029bc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80029c0:	e00a      	b.n	80029d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029c2:	683b      	ldr	r3, [r7, #0]
 80029c4:	b2da      	uxtb	r2, r3
 80029c6:	4908      	ldr	r1, [pc, #32]	; (80029e8 <__NVIC_SetPriority+0x50>)
 80029c8:	79fb      	ldrb	r3, [r7, #7]
 80029ca:	f003 030f 	and.w	r3, r3, #15
 80029ce:	3b04      	subs	r3, #4
 80029d0:	0112      	lsls	r2, r2, #4
 80029d2:	b2d2      	uxtb	r2, r2
 80029d4:	440b      	add	r3, r1
 80029d6:	761a      	strb	r2, [r3, #24]
}
 80029d8:	bf00      	nop
 80029da:	370c      	adds	r7, #12
 80029dc:	46bd      	mov	sp, r7
 80029de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e2:	4770      	bx	lr
 80029e4:	e000e100 	.word	0xe000e100
 80029e8:	e000ed00 	.word	0xe000ed00

080029ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029ec:	b480      	push	{r7}
 80029ee:	b089      	sub	sp, #36	; 0x24
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	60f8      	str	r0, [r7, #12]
 80029f4:	60b9      	str	r1, [r7, #8]
 80029f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	f003 0307 	and.w	r3, r3, #7
 80029fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a00:	69fb      	ldr	r3, [r7, #28]
 8002a02:	f1c3 0307 	rsb	r3, r3, #7
 8002a06:	2b04      	cmp	r3, #4
 8002a08:	bf28      	it	cs
 8002a0a:	2304      	movcs	r3, #4
 8002a0c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a0e:	69fb      	ldr	r3, [r7, #28]
 8002a10:	3304      	adds	r3, #4
 8002a12:	2b06      	cmp	r3, #6
 8002a14:	d902      	bls.n	8002a1c <NVIC_EncodePriority+0x30>
 8002a16:	69fb      	ldr	r3, [r7, #28]
 8002a18:	3b03      	subs	r3, #3
 8002a1a:	e000      	b.n	8002a1e <NVIC_EncodePriority+0x32>
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a20:	f04f 32ff 	mov.w	r2, #4294967295
 8002a24:	69bb      	ldr	r3, [r7, #24]
 8002a26:	fa02 f303 	lsl.w	r3, r2, r3
 8002a2a:	43da      	mvns	r2, r3
 8002a2c:	68bb      	ldr	r3, [r7, #8]
 8002a2e:	401a      	ands	r2, r3
 8002a30:	697b      	ldr	r3, [r7, #20]
 8002a32:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a34:	f04f 31ff 	mov.w	r1, #4294967295
 8002a38:	697b      	ldr	r3, [r7, #20]
 8002a3a:	fa01 f303 	lsl.w	r3, r1, r3
 8002a3e:	43d9      	mvns	r1, r3
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a44:	4313      	orrs	r3, r2
         );
}
 8002a46:	4618      	mov	r0, r3
 8002a48:	3724      	adds	r7, #36	; 0x24
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a50:	4770      	bx	lr
	...

08002a54 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b082      	sub	sp, #8
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	3b01      	subs	r3, #1
 8002a60:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002a64:	d301      	bcc.n	8002a6a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a66:	2301      	movs	r3, #1
 8002a68:	e00f      	b.n	8002a8a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a6a:	4a0a      	ldr	r2, [pc, #40]	; (8002a94 <SysTick_Config+0x40>)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	3b01      	subs	r3, #1
 8002a70:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a72:	210f      	movs	r1, #15
 8002a74:	f04f 30ff 	mov.w	r0, #4294967295
 8002a78:	f7ff ff8e 	bl	8002998 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a7c:	4b05      	ldr	r3, [pc, #20]	; (8002a94 <SysTick_Config+0x40>)
 8002a7e:	2200      	movs	r2, #0
 8002a80:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a82:	4b04      	ldr	r3, [pc, #16]	; (8002a94 <SysTick_Config+0x40>)
 8002a84:	2207      	movs	r2, #7
 8002a86:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a88:	2300      	movs	r3, #0
}
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	3708      	adds	r7, #8
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bd80      	pop	{r7, pc}
 8002a92:	bf00      	nop
 8002a94:	e000e010 	.word	0xe000e010

08002a98 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b082      	sub	sp, #8
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002aa0:	6878      	ldr	r0, [r7, #4]
 8002aa2:	f7ff ff29 	bl	80028f8 <__NVIC_SetPriorityGrouping>
}
 8002aa6:	bf00      	nop
 8002aa8:	3708      	adds	r7, #8
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	bd80      	pop	{r7, pc}

08002aae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002aae:	b580      	push	{r7, lr}
 8002ab0:	b086      	sub	sp, #24
 8002ab2:	af00      	add	r7, sp, #0
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	60b9      	str	r1, [r7, #8]
 8002ab8:	607a      	str	r2, [r7, #4]
 8002aba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002abc:	2300      	movs	r3, #0
 8002abe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ac0:	f7ff ff3e 	bl	8002940 <__NVIC_GetPriorityGrouping>
 8002ac4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ac6:	687a      	ldr	r2, [r7, #4]
 8002ac8:	68b9      	ldr	r1, [r7, #8]
 8002aca:	6978      	ldr	r0, [r7, #20]
 8002acc:	f7ff ff8e 	bl	80029ec <NVIC_EncodePriority>
 8002ad0:	4602      	mov	r2, r0
 8002ad2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ad6:	4611      	mov	r1, r2
 8002ad8:	4618      	mov	r0, r3
 8002ada:	f7ff ff5d 	bl	8002998 <__NVIC_SetPriority>
}
 8002ade:	bf00      	nop
 8002ae0:	3718      	adds	r7, #24
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bd80      	pop	{r7, pc}

08002ae6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ae6:	b580      	push	{r7, lr}
 8002ae8:	b082      	sub	sp, #8
 8002aea:	af00      	add	r7, sp, #0
 8002aec:	4603      	mov	r3, r0
 8002aee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002af0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002af4:	4618      	mov	r0, r3
 8002af6:	f7ff ff31 	bl	800295c <__NVIC_EnableIRQ>
}
 8002afa:	bf00      	nop
 8002afc:	3708      	adds	r7, #8
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bd80      	pop	{r7, pc}

08002b02 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b02:	b580      	push	{r7, lr}
 8002b04:	b082      	sub	sp, #8
 8002b06:	af00      	add	r7, sp, #0
 8002b08:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b0a:	6878      	ldr	r0, [r7, #4]
 8002b0c:	f7ff ffa2 	bl	8002a54 <SysTick_Config>
 8002b10:	4603      	mov	r3, r0
}
 8002b12:	4618      	mov	r0, r3
 8002b14:	3708      	adds	r7, #8
 8002b16:	46bd      	mov	sp, r7
 8002b18:	bd80      	pop	{r7, pc}
	...

08002b1c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b086      	sub	sp, #24
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002b24:	2300      	movs	r3, #0
 8002b26:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002b28:	f7ff fc44 	bl	80023b4 <HAL_GetTick>
 8002b2c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d101      	bne.n	8002b38 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002b34:	2301      	movs	r3, #1
 8002b36:	e099      	b.n	8002c6c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2202      	movs	r2, #2
 8002b3c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2200      	movs	r2, #0
 8002b44:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	681a      	ldr	r2, [r3, #0]
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f022 0201 	bic.w	r2, r2, #1
 8002b56:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b58:	e00f      	b.n	8002b7a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002b5a:	f7ff fc2b 	bl	80023b4 <HAL_GetTick>
 8002b5e:	4602      	mov	r2, r0
 8002b60:	693b      	ldr	r3, [r7, #16]
 8002b62:	1ad3      	subs	r3, r2, r3
 8002b64:	2b05      	cmp	r3, #5
 8002b66:	d908      	bls.n	8002b7a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2220      	movs	r2, #32
 8002b6c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	2203      	movs	r2, #3
 8002b72:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002b76:	2303      	movs	r3, #3
 8002b78:	e078      	b.n	8002c6c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f003 0301 	and.w	r3, r3, #1
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d1e8      	bne.n	8002b5a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002b90:	697a      	ldr	r2, [r7, #20]
 8002b92:	4b38      	ldr	r3, [pc, #224]	; (8002c74 <HAL_DMA_Init+0x158>)
 8002b94:	4013      	ands	r3, r2
 8002b96:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	685a      	ldr	r2, [r3, #4]
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	689b      	ldr	r3, [r3, #8]
 8002ba0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002ba6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	691b      	ldr	r3, [r3, #16]
 8002bac:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002bb2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	699b      	ldr	r3, [r3, #24]
 8002bb8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002bbe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6a1b      	ldr	r3, [r3, #32]
 8002bc4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002bc6:	697a      	ldr	r2, [r7, #20]
 8002bc8:	4313      	orrs	r3, r2
 8002bca:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bd0:	2b04      	cmp	r3, #4
 8002bd2:	d107      	bne.n	8002be4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bdc:	4313      	orrs	r3, r2
 8002bde:	697a      	ldr	r2, [r7, #20]
 8002be0:	4313      	orrs	r3, r2
 8002be2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	697a      	ldr	r2, [r7, #20]
 8002bea:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	695b      	ldr	r3, [r3, #20]
 8002bf2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002bf4:	697b      	ldr	r3, [r7, #20]
 8002bf6:	f023 0307 	bic.w	r3, r3, #7
 8002bfa:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c00:	697a      	ldr	r2, [r7, #20]
 8002c02:	4313      	orrs	r3, r2
 8002c04:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c0a:	2b04      	cmp	r3, #4
 8002c0c:	d117      	bne.n	8002c3e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c12:	697a      	ldr	r2, [r7, #20]
 8002c14:	4313      	orrs	r3, r2
 8002c16:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d00e      	beq.n	8002c3e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002c20:	6878      	ldr	r0, [r7, #4]
 8002c22:	f000 fa9d 	bl	8003160 <DMA_CheckFifoParam>
 8002c26:	4603      	mov	r3, r0
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d008      	beq.n	8002c3e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2240      	movs	r2, #64	; 0x40
 8002c30:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	2201      	movs	r2, #1
 8002c36:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	e016      	b.n	8002c6c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	697a      	ldr	r2, [r7, #20]
 8002c44:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002c46:	6878      	ldr	r0, [r7, #4]
 8002c48:	f000 fa54 	bl	80030f4 <DMA_CalcBaseAndBitshift>
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c54:	223f      	movs	r2, #63	; 0x3f
 8002c56:	409a      	lsls	r2, r3
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2200      	movs	r2, #0
 8002c60:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2201      	movs	r2, #1
 8002c66:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002c6a:	2300      	movs	r3, #0
}
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	3718      	adds	r7, #24
 8002c70:	46bd      	mov	sp, r7
 8002c72:	bd80      	pop	{r7, pc}
 8002c74:	f010803f 	.word	0xf010803f

08002c78 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b086      	sub	sp, #24
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	60f8      	str	r0, [r7, #12]
 8002c80:	60b9      	str	r1, [r7, #8]
 8002c82:	607a      	str	r2, [r7, #4]
 8002c84:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002c86:	2300      	movs	r3, #0
 8002c88:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c8e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002c96:	2b01      	cmp	r3, #1
 8002c98:	d101      	bne.n	8002c9e <HAL_DMA_Start_IT+0x26>
 8002c9a:	2302      	movs	r3, #2
 8002c9c:	e040      	b.n	8002d20 <HAL_DMA_Start_IT+0xa8>
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	2201      	movs	r2, #1
 8002ca2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002cac:	b2db      	uxtb	r3, r3
 8002cae:	2b01      	cmp	r3, #1
 8002cb0:	d12f      	bne.n	8002d12 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	2202      	movs	r2, #2
 8002cb6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	687a      	ldr	r2, [r7, #4]
 8002cc4:	68b9      	ldr	r1, [r7, #8]
 8002cc6:	68f8      	ldr	r0, [r7, #12]
 8002cc8:	f000 f9e6 	bl	8003098 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cd0:	223f      	movs	r2, #63	; 0x3f
 8002cd2:	409a      	lsls	r2, r3
 8002cd4:	693b      	ldr	r3, [r7, #16]
 8002cd6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	681a      	ldr	r2, [r3, #0]
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f042 0216 	orr.w	r2, r2, #22
 8002ce6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d007      	beq.n	8002d00 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	681a      	ldr	r2, [r3, #0]
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f042 0208 	orr.w	r2, r2, #8
 8002cfe:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	681a      	ldr	r2, [r3, #0]
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f042 0201 	orr.w	r2, r2, #1
 8002d0e:	601a      	str	r2, [r3, #0]
 8002d10:	e005      	b.n	8002d1e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	2200      	movs	r2, #0
 8002d16:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002d1a:	2302      	movs	r3, #2
 8002d1c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002d1e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d20:	4618      	mov	r0, r3
 8002d22:	3718      	adds	r7, #24
 8002d24:	46bd      	mov	sp, r7
 8002d26:	bd80      	pop	{r7, pc}

08002d28 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	b083      	sub	sp, #12
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002d36:	b2db      	uxtb	r3, r3
 8002d38:	2b02      	cmp	r3, #2
 8002d3a:	d004      	beq.n	8002d46 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2280      	movs	r2, #128	; 0x80
 8002d40:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002d42:	2301      	movs	r3, #1
 8002d44:	e00c      	b.n	8002d60 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	2205      	movs	r2, #5
 8002d4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	681a      	ldr	r2, [r3, #0]
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f022 0201 	bic.w	r2, r2, #1
 8002d5c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002d5e:	2300      	movs	r3, #0
}
 8002d60:	4618      	mov	r0, r3
 8002d62:	370c      	adds	r7, #12
 8002d64:	46bd      	mov	sp, r7
 8002d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6a:	4770      	bx	lr

08002d6c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b086      	sub	sp, #24
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002d74:	2300      	movs	r3, #0
 8002d76:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002d78:	4b8e      	ldr	r3, [pc, #568]	; (8002fb4 <HAL_DMA_IRQHandler+0x248>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	4a8e      	ldr	r2, [pc, #568]	; (8002fb8 <HAL_DMA_IRQHandler+0x24c>)
 8002d7e:	fba2 2303 	umull	r2, r3, r2, r3
 8002d82:	0a9b      	lsrs	r3, r3, #10
 8002d84:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d8a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002d8c:	693b      	ldr	r3, [r7, #16]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d96:	2208      	movs	r2, #8
 8002d98:	409a      	lsls	r2, r3
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	4013      	ands	r3, r2
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d01a      	beq.n	8002dd8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f003 0304 	and.w	r3, r3, #4
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d013      	beq.n	8002dd8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	681a      	ldr	r2, [r3, #0]
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f022 0204 	bic.w	r2, r2, #4
 8002dbe:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002dc4:	2208      	movs	r2, #8
 8002dc6:	409a      	lsls	r2, r3
 8002dc8:	693b      	ldr	r3, [r7, #16]
 8002dca:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002dd0:	f043 0201 	orr.w	r2, r3, #1
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ddc:	2201      	movs	r2, #1
 8002dde:	409a      	lsls	r2, r3
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	4013      	ands	r3, r2
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d012      	beq.n	8002e0e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	695b      	ldr	r3, [r3, #20]
 8002dee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d00b      	beq.n	8002e0e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002dfa:	2201      	movs	r2, #1
 8002dfc:	409a      	lsls	r2, r3
 8002dfe:	693b      	ldr	r3, [r7, #16]
 8002e00:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e06:	f043 0202 	orr.w	r2, r3, #2
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e12:	2204      	movs	r2, #4
 8002e14:	409a      	lsls	r2, r3
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	4013      	ands	r3, r2
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d012      	beq.n	8002e44 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f003 0302 	and.w	r3, r3, #2
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d00b      	beq.n	8002e44 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e30:	2204      	movs	r2, #4
 8002e32:	409a      	lsls	r2, r3
 8002e34:	693b      	ldr	r3, [r7, #16]
 8002e36:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e3c:	f043 0204 	orr.w	r2, r3, #4
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e48:	2210      	movs	r2, #16
 8002e4a:	409a      	lsls	r2, r3
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	4013      	ands	r3, r2
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d043      	beq.n	8002edc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f003 0308 	and.w	r3, r3, #8
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d03c      	beq.n	8002edc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e66:	2210      	movs	r2, #16
 8002e68:	409a      	lsls	r2, r3
 8002e6a:	693b      	ldr	r3, [r7, #16]
 8002e6c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d018      	beq.n	8002eae <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d108      	bne.n	8002e9c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d024      	beq.n	8002edc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e96:	6878      	ldr	r0, [r7, #4]
 8002e98:	4798      	blx	r3
 8002e9a:	e01f      	b.n	8002edc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d01b      	beq.n	8002edc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ea8:	6878      	ldr	r0, [r7, #4]
 8002eaa:	4798      	blx	r3
 8002eac:	e016      	b.n	8002edc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d107      	bne.n	8002ecc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	681a      	ldr	r2, [r3, #0]
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f022 0208 	bic.w	r2, r2, #8
 8002eca:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d003      	beq.n	8002edc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ed8:	6878      	ldr	r0, [r7, #4]
 8002eda:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ee0:	2220      	movs	r2, #32
 8002ee2:	409a      	lsls	r2, r3
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	4013      	ands	r3, r2
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	f000 808f 	beq.w	800300c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f003 0310 	and.w	r3, r3, #16
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	f000 8087 	beq.w	800300c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f02:	2220      	movs	r2, #32
 8002f04:	409a      	lsls	r2, r3
 8002f06:	693b      	ldr	r3, [r7, #16]
 8002f08:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002f10:	b2db      	uxtb	r3, r3
 8002f12:	2b05      	cmp	r3, #5
 8002f14:	d136      	bne.n	8002f84 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	681a      	ldr	r2, [r3, #0]
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f022 0216 	bic.w	r2, r2, #22
 8002f24:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	695a      	ldr	r2, [r3, #20]
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002f34:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d103      	bne.n	8002f46 <HAL_DMA_IRQHandler+0x1da>
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d007      	beq.n	8002f56 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	681a      	ldr	r2, [r3, #0]
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f022 0208 	bic.w	r2, r2, #8
 8002f54:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f5a:	223f      	movs	r2, #63	; 0x3f
 8002f5c:	409a      	lsls	r2, r3
 8002f5e:	693b      	ldr	r3, [r7, #16]
 8002f60:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	2201      	movs	r2, #1
 8002f66:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d07e      	beq.n	8003078 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f7e:	6878      	ldr	r0, [r7, #4]
 8002f80:	4798      	blx	r3
        }
        return;
 8002f82:	e079      	b.n	8003078 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d01d      	beq.n	8002fce <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d10d      	bne.n	8002fbc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d031      	beq.n	800300c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fac:	6878      	ldr	r0, [r7, #4]
 8002fae:	4798      	blx	r3
 8002fb0:	e02c      	b.n	800300c <HAL_DMA_IRQHandler+0x2a0>
 8002fb2:	bf00      	nop
 8002fb4:	2000000c 	.word	0x2000000c
 8002fb8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d023      	beq.n	800300c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fc8:	6878      	ldr	r0, [r7, #4]
 8002fca:	4798      	blx	r3
 8002fcc:	e01e      	b.n	800300c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d10f      	bne.n	8002ffc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	681a      	ldr	r2, [r3, #0]
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f022 0210 	bic.w	r2, r2, #16
 8002fea:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2201      	movs	r2, #1
 8002ff0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003000:	2b00      	cmp	r3, #0
 8003002:	d003      	beq.n	800300c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003008:	6878      	ldr	r0, [r7, #4]
 800300a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003010:	2b00      	cmp	r3, #0
 8003012:	d032      	beq.n	800307a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003018:	f003 0301 	and.w	r3, r3, #1
 800301c:	2b00      	cmp	r3, #0
 800301e:	d022      	beq.n	8003066 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2205      	movs	r2, #5
 8003024:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	681a      	ldr	r2, [r3, #0]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f022 0201 	bic.w	r2, r2, #1
 8003036:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003038:	68bb      	ldr	r3, [r7, #8]
 800303a:	3301      	adds	r3, #1
 800303c:	60bb      	str	r3, [r7, #8]
 800303e:	697a      	ldr	r2, [r7, #20]
 8003040:	429a      	cmp	r2, r3
 8003042:	d307      	bcc.n	8003054 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f003 0301 	and.w	r3, r3, #1
 800304e:	2b00      	cmp	r3, #0
 8003050:	d1f2      	bne.n	8003038 <HAL_DMA_IRQHandler+0x2cc>
 8003052:	e000      	b.n	8003056 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003054:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2201      	movs	r2, #1
 800305a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	2200      	movs	r2, #0
 8003062:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800306a:	2b00      	cmp	r3, #0
 800306c:	d005      	beq.n	800307a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003072:	6878      	ldr	r0, [r7, #4]
 8003074:	4798      	blx	r3
 8003076:	e000      	b.n	800307a <HAL_DMA_IRQHandler+0x30e>
        return;
 8003078:	bf00      	nop
    }
  }
}
 800307a:	3718      	adds	r7, #24
 800307c:	46bd      	mov	sp, r7
 800307e:	bd80      	pop	{r7, pc}

08003080 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8003080:	b480      	push	{r7}
 8003082:	b083      	sub	sp, #12
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 800308c:	4618      	mov	r0, r3
 800308e:	370c      	adds	r7, #12
 8003090:	46bd      	mov	sp, r7
 8003092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003096:	4770      	bx	lr

08003098 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003098:	b480      	push	{r7}
 800309a:	b085      	sub	sp, #20
 800309c:	af00      	add	r7, sp, #0
 800309e:	60f8      	str	r0, [r7, #12]
 80030a0:	60b9      	str	r1, [r7, #8]
 80030a2:	607a      	str	r2, [r7, #4]
 80030a4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	681a      	ldr	r2, [r3, #0]
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80030b4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	683a      	ldr	r2, [r7, #0]
 80030bc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	689b      	ldr	r3, [r3, #8]
 80030c2:	2b40      	cmp	r3, #64	; 0x40
 80030c4:	d108      	bne.n	80030d8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	687a      	ldr	r2, [r7, #4]
 80030cc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	68ba      	ldr	r2, [r7, #8]
 80030d4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80030d6:	e007      	b.n	80030e8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	68ba      	ldr	r2, [r7, #8]
 80030de:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	687a      	ldr	r2, [r7, #4]
 80030e6:	60da      	str	r2, [r3, #12]
}
 80030e8:	bf00      	nop
 80030ea:	3714      	adds	r7, #20
 80030ec:	46bd      	mov	sp, r7
 80030ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f2:	4770      	bx	lr

080030f4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80030f4:	b480      	push	{r7}
 80030f6:	b085      	sub	sp, #20
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	b2db      	uxtb	r3, r3
 8003102:	3b10      	subs	r3, #16
 8003104:	4a14      	ldr	r2, [pc, #80]	; (8003158 <DMA_CalcBaseAndBitshift+0x64>)
 8003106:	fba2 2303 	umull	r2, r3, r2, r3
 800310a:	091b      	lsrs	r3, r3, #4
 800310c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800310e:	4a13      	ldr	r2, [pc, #76]	; (800315c <DMA_CalcBaseAndBitshift+0x68>)
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	4413      	add	r3, r2
 8003114:	781b      	ldrb	r3, [r3, #0]
 8003116:	461a      	mov	r2, r3
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	2b03      	cmp	r3, #3
 8003120:	d909      	bls.n	8003136 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800312a:	f023 0303 	bic.w	r3, r3, #3
 800312e:	1d1a      	adds	r2, r3, #4
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	659a      	str	r2, [r3, #88]	; 0x58
 8003134:	e007      	b.n	8003146 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800313e:	f023 0303 	bic.w	r3, r3, #3
 8003142:	687a      	ldr	r2, [r7, #4]
 8003144:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800314a:	4618      	mov	r0, r3
 800314c:	3714      	adds	r7, #20
 800314e:	46bd      	mov	sp, r7
 8003150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003154:	4770      	bx	lr
 8003156:	bf00      	nop
 8003158:	aaaaaaab 	.word	0xaaaaaaab
 800315c:	0800a05c 	.word	0x0800a05c

08003160 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003160:	b480      	push	{r7}
 8003162:	b085      	sub	sp, #20
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003168:	2300      	movs	r3, #0
 800316a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003170:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	699b      	ldr	r3, [r3, #24]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d11f      	bne.n	80031ba <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800317a:	68bb      	ldr	r3, [r7, #8]
 800317c:	2b03      	cmp	r3, #3
 800317e:	d856      	bhi.n	800322e <DMA_CheckFifoParam+0xce>
 8003180:	a201      	add	r2, pc, #4	; (adr r2, 8003188 <DMA_CheckFifoParam+0x28>)
 8003182:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003186:	bf00      	nop
 8003188:	08003199 	.word	0x08003199
 800318c:	080031ab 	.word	0x080031ab
 8003190:	08003199 	.word	0x08003199
 8003194:	0800322f 	.word	0x0800322f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800319c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d046      	beq.n	8003232 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80031a4:	2301      	movs	r3, #1
 80031a6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031a8:	e043      	b.n	8003232 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031ae:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80031b2:	d140      	bne.n	8003236 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80031b4:	2301      	movs	r3, #1
 80031b6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031b8:	e03d      	b.n	8003236 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	699b      	ldr	r3, [r3, #24]
 80031be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80031c2:	d121      	bne.n	8003208 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80031c4:	68bb      	ldr	r3, [r7, #8]
 80031c6:	2b03      	cmp	r3, #3
 80031c8:	d837      	bhi.n	800323a <DMA_CheckFifoParam+0xda>
 80031ca:	a201      	add	r2, pc, #4	; (adr r2, 80031d0 <DMA_CheckFifoParam+0x70>)
 80031cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031d0:	080031e1 	.word	0x080031e1
 80031d4:	080031e7 	.word	0x080031e7
 80031d8:	080031e1 	.word	0x080031e1
 80031dc:	080031f9 	.word	0x080031f9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80031e0:	2301      	movs	r3, #1
 80031e2:	73fb      	strb	r3, [r7, #15]
      break;
 80031e4:	e030      	b.n	8003248 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031ea:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d025      	beq.n	800323e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80031f2:	2301      	movs	r3, #1
 80031f4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031f6:	e022      	b.n	800323e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031fc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003200:	d11f      	bne.n	8003242 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003202:	2301      	movs	r3, #1
 8003204:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003206:	e01c      	b.n	8003242 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003208:	68bb      	ldr	r3, [r7, #8]
 800320a:	2b02      	cmp	r3, #2
 800320c:	d903      	bls.n	8003216 <DMA_CheckFifoParam+0xb6>
 800320e:	68bb      	ldr	r3, [r7, #8]
 8003210:	2b03      	cmp	r3, #3
 8003212:	d003      	beq.n	800321c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003214:	e018      	b.n	8003248 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003216:	2301      	movs	r3, #1
 8003218:	73fb      	strb	r3, [r7, #15]
      break;
 800321a:	e015      	b.n	8003248 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003220:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003224:	2b00      	cmp	r3, #0
 8003226:	d00e      	beq.n	8003246 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003228:	2301      	movs	r3, #1
 800322a:	73fb      	strb	r3, [r7, #15]
      break;
 800322c:	e00b      	b.n	8003246 <DMA_CheckFifoParam+0xe6>
      break;
 800322e:	bf00      	nop
 8003230:	e00a      	b.n	8003248 <DMA_CheckFifoParam+0xe8>
      break;
 8003232:	bf00      	nop
 8003234:	e008      	b.n	8003248 <DMA_CheckFifoParam+0xe8>
      break;
 8003236:	bf00      	nop
 8003238:	e006      	b.n	8003248 <DMA_CheckFifoParam+0xe8>
      break;
 800323a:	bf00      	nop
 800323c:	e004      	b.n	8003248 <DMA_CheckFifoParam+0xe8>
      break;
 800323e:	bf00      	nop
 8003240:	e002      	b.n	8003248 <DMA_CheckFifoParam+0xe8>
      break;   
 8003242:	bf00      	nop
 8003244:	e000      	b.n	8003248 <DMA_CheckFifoParam+0xe8>
      break;
 8003246:	bf00      	nop
    }
  } 
  
  return status; 
 8003248:	7bfb      	ldrb	r3, [r7, #15]
}
 800324a:	4618      	mov	r0, r3
 800324c:	3714      	adds	r7, #20
 800324e:	46bd      	mov	sp, r7
 8003250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003254:	4770      	bx	lr
 8003256:	bf00      	nop

08003258 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003258:	b480      	push	{r7}
 800325a:	b089      	sub	sp, #36	; 0x24
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
 8003260:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003262:	2300      	movs	r3, #0
 8003264:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003266:	2300      	movs	r3, #0
 8003268:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800326a:	2300      	movs	r3, #0
 800326c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800326e:	2300      	movs	r3, #0
 8003270:	61fb      	str	r3, [r7, #28]
 8003272:	e165      	b.n	8003540 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003274:	2201      	movs	r2, #1
 8003276:	69fb      	ldr	r3, [r7, #28]
 8003278:	fa02 f303 	lsl.w	r3, r2, r3
 800327c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	697a      	ldr	r2, [r7, #20]
 8003284:	4013      	ands	r3, r2
 8003286:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003288:	693a      	ldr	r2, [r7, #16]
 800328a:	697b      	ldr	r3, [r7, #20]
 800328c:	429a      	cmp	r2, r3
 800328e:	f040 8154 	bne.w	800353a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	f003 0303 	and.w	r3, r3, #3
 800329a:	2b01      	cmp	r3, #1
 800329c:	d005      	beq.n	80032aa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80032a6:	2b02      	cmp	r3, #2
 80032a8:	d130      	bne.n	800330c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	689b      	ldr	r3, [r3, #8]
 80032ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80032b0:	69fb      	ldr	r3, [r7, #28]
 80032b2:	005b      	lsls	r3, r3, #1
 80032b4:	2203      	movs	r2, #3
 80032b6:	fa02 f303 	lsl.w	r3, r2, r3
 80032ba:	43db      	mvns	r3, r3
 80032bc:	69ba      	ldr	r2, [r7, #24]
 80032be:	4013      	ands	r3, r2
 80032c0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	68da      	ldr	r2, [r3, #12]
 80032c6:	69fb      	ldr	r3, [r7, #28]
 80032c8:	005b      	lsls	r3, r3, #1
 80032ca:	fa02 f303 	lsl.w	r3, r2, r3
 80032ce:	69ba      	ldr	r2, [r7, #24]
 80032d0:	4313      	orrs	r3, r2
 80032d2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	69ba      	ldr	r2, [r7, #24]
 80032d8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	685b      	ldr	r3, [r3, #4]
 80032de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80032e0:	2201      	movs	r2, #1
 80032e2:	69fb      	ldr	r3, [r7, #28]
 80032e4:	fa02 f303 	lsl.w	r3, r2, r3
 80032e8:	43db      	mvns	r3, r3
 80032ea:	69ba      	ldr	r2, [r7, #24]
 80032ec:	4013      	ands	r3, r2
 80032ee:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	685b      	ldr	r3, [r3, #4]
 80032f4:	091b      	lsrs	r3, r3, #4
 80032f6:	f003 0201 	and.w	r2, r3, #1
 80032fa:	69fb      	ldr	r3, [r7, #28]
 80032fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003300:	69ba      	ldr	r2, [r7, #24]
 8003302:	4313      	orrs	r3, r2
 8003304:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	69ba      	ldr	r2, [r7, #24]
 800330a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	685b      	ldr	r3, [r3, #4]
 8003310:	f003 0303 	and.w	r3, r3, #3
 8003314:	2b03      	cmp	r3, #3
 8003316:	d017      	beq.n	8003348 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	68db      	ldr	r3, [r3, #12]
 800331c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800331e:	69fb      	ldr	r3, [r7, #28]
 8003320:	005b      	lsls	r3, r3, #1
 8003322:	2203      	movs	r2, #3
 8003324:	fa02 f303 	lsl.w	r3, r2, r3
 8003328:	43db      	mvns	r3, r3
 800332a:	69ba      	ldr	r2, [r7, #24]
 800332c:	4013      	ands	r3, r2
 800332e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	689a      	ldr	r2, [r3, #8]
 8003334:	69fb      	ldr	r3, [r7, #28]
 8003336:	005b      	lsls	r3, r3, #1
 8003338:	fa02 f303 	lsl.w	r3, r2, r3
 800333c:	69ba      	ldr	r2, [r7, #24]
 800333e:	4313      	orrs	r3, r2
 8003340:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	69ba      	ldr	r2, [r7, #24]
 8003346:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	f003 0303 	and.w	r3, r3, #3
 8003350:	2b02      	cmp	r3, #2
 8003352:	d123      	bne.n	800339c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003354:	69fb      	ldr	r3, [r7, #28]
 8003356:	08da      	lsrs	r2, r3, #3
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	3208      	adds	r2, #8
 800335c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003360:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003362:	69fb      	ldr	r3, [r7, #28]
 8003364:	f003 0307 	and.w	r3, r3, #7
 8003368:	009b      	lsls	r3, r3, #2
 800336a:	220f      	movs	r2, #15
 800336c:	fa02 f303 	lsl.w	r3, r2, r3
 8003370:	43db      	mvns	r3, r3
 8003372:	69ba      	ldr	r2, [r7, #24]
 8003374:	4013      	ands	r3, r2
 8003376:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	691a      	ldr	r2, [r3, #16]
 800337c:	69fb      	ldr	r3, [r7, #28]
 800337e:	f003 0307 	and.w	r3, r3, #7
 8003382:	009b      	lsls	r3, r3, #2
 8003384:	fa02 f303 	lsl.w	r3, r2, r3
 8003388:	69ba      	ldr	r2, [r7, #24]
 800338a:	4313      	orrs	r3, r2
 800338c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800338e:	69fb      	ldr	r3, [r7, #28]
 8003390:	08da      	lsrs	r2, r3, #3
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	3208      	adds	r2, #8
 8003396:	69b9      	ldr	r1, [r7, #24]
 8003398:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80033a2:	69fb      	ldr	r3, [r7, #28]
 80033a4:	005b      	lsls	r3, r3, #1
 80033a6:	2203      	movs	r2, #3
 80033a8:	fa02 f303 	lsl.w	r3, r2, r3
 80033ac:	43db      	mvns	r3, r3
 80033ae:	69ba      	ldr	r2, [r7, #24]
 80033b0:	4013      	ands	r3, r2
 80033b2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	685b      	ldr	r3, [r3, #4]
 80033b8:	f003 0203 	and.w	r2, r3, #3
 80033bc:	69fb      	ldr	r3, [r7, #28]
 80033be:	005b      	lsls	r3, r3, #1
 80033c0:	fa02 f303 	lsl.w	r3, r2, r3
 80033c4:	69ba      	ldr	r2, [r7, #24]
 80033c6:	4313      	orrs	r3, r2
 80033c8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	69ba      	ldr	r2, [r7, #24]
 80033ce:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80033d8:	2b00      	cmp	r3, #0
 80033da:	f000 80ae 	beq.w	800353a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033de:	2300      	movs	r3, #0
 80033e0:	60fb      	str	r3, [r7, #12]
 80033e2:	4b5d      	ldr	r3, [pc, #372]	; (8003558 <HAL_GPIO_Init+0x300>)
 80033e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033e6:	4a5c      	ldr	r2, [pc, #368]	; (8003558 <HAL_GPIO_Init+0x300>)
 80033e8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80033ec:	6453      	str	r3, [r2, #68]	; 0x44
 80033ee:	4b5a      	ldr	r3, [pc, #360]	; (8003558 <HAL_GPIO_Init+0x300>)
 80033f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80033f6:	60fb      	str	r3, [r7, #12]
 80033f8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80033fa:	4a58      	ldr	r2, [pc, #352]	; (800355c <HAL_GPIO_Init+0x304>)
 80033fc:	69fb      	ldr	r3, [r7, #28]
 80033fe:	089b      	lsrs	r3, r3, #2
 8003400:	3302      	adds	r3, #2
 8003402:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003406:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003408:	69fb      	ldr	r3, [r7, #28]
 800340a:	f003 0303 	and.w	r3, r3, #3
 800340e:	009b      	lsls	r3, r3, #2
 8003410:	220f      	movs	r2, #15
 8003412:	fa02 f303 	lsl.w	r3, r2, r3
 8003416:	43db      	mvns	r3, r3
 8003418:	69ba      	ldr	r2, [r7, #24]
 800341a:	4013      	ands	r3, r2
 800341c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	4a4f      	ldr	r2, [pc, #316]	; (8003560 <HAL_GPIO_Init+0x308>)
 8003422:	4293      	cmp	r3, r2
 8003424:	d025      	beq.n	8003472 <HAL_GPIO_Init+0x21a>
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	4a4e      	ldr	r2, [pc, #312]	; (8003564 <HAL_GPIO_Init+0x30c>)
 800342a:	4293      	cmp	r3, r2
 800342c:	d01f      	beq.n	800346e <HAL_GPIO_Init+0x216>
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	4a4d      	ldr	r2, [pc, #308]	; (8003568 <HAL_GPIO_Init+0x310>)
 8003432:	4293      	cmp	r3, r2
 8003434:	d019      	beq.n	800346a <HAL_GPIO_Init+0x212>
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	4a4c      	ldr	r2, [pc, #304]	; (800356c <HAL_GPIO_Init+0x314>)
 800343a:	4293      	cmp	r3, r2
 800343c:	d013      	beq.n	8003466 <HAL_GPIO_Init+0x20e>
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	4a4b      	ldr	r2, [pc, #300]	; (8003570 <HAL_GPIO_Init+0x318>)
 8003442:	4293      	cmp	r3, r2
 8003444:	d00d      	beq.n	8003462 <HAL_GPIO_Init+0x20a>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	4a4a      	ldr	r2, [pc, #296]	; (8003574 <HAL_GPIO_Init+0x31c>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d007      	beq.n	800345e <HAL_GPIO_Init+0x206>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	4a49      	ldr	r2, [pc, #292]	; (8003578 <HAL_GPIO_Init+0x320>)
 8003452:	4293      	cmp	r3, r2
 8003454:	d101      	bne.n	800345a <HAL_GPIO_Init+0x202>
 8003456:	2306      	movs	r3, #6
 8003458:	e00c      	b.n	8003474 <HAL_GPIO_Init+0x21c>
 800345a:	2307      	movs	r3, #7
 800345c:	e00a      	b.n	8003474 <HAL_GPIO_Init+0x21c>
 800345e:	2305      	movs	r3, #5
 8003460:	e008      	b.n	8003474 <HAL_GPIO_Init+0x21c>
 8003462:	2304      	movs	r3, #4
 8003464:	e006      	b.n	8003474 <HAL_GPIO_Init+0x21c>
 8003466:	2303      	movs	r3, #3
 8003468:	e004      	b.n	8003474 <HAL_GPIO_Init+0x21c>
 800346a:	2302      	movs	r3, #2
 800346c:	e002      	b.n	8003474 <HAL_GPIO_Init+0x21c>
 800346e:	2301      	movs	r3, #1
 8003470:	e000      	b.n	8003474 <HAL_GPIO_Init+0x21c>
 8003472:	2300      	movs	r3, #0
 8003474:	69fa      	ldr	r2, [r7, #28]
 8003476:	f002 0203 	and.w	r2, r2, #3
 800347a:	0092      	lsls	r2, r2, #2
 800347c:	4093      	lsls	r3, r2
 800347e:	69ba      	ldr	r2, [r7, #24]
 8003480:	4313      	orrs	r3, r2
 8003482:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003484:	4935      	ldr	r1, [pc, #212]	; (800355c <HAL_GPIO_Init+0x304>)
 8003486:	69fb      	ldr	r3, [r7, #28]
 8003488:	089b      	lsrs	r3, r3, #2
 800348a:	3302      	adds	r3, #2
 800348c:	69ba      	ldr	r2, [r7, #24]
 800348e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003492:	4b3a      	ldr	r3, [pc, #232]	; (800357c <HAL_GPIO_Init+0x324>)
 8003494:	689b      	ldr	r3, [r3, #8]
 8003496:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003498:	693b      	ldr	r3, [r7, #16]
 800349a:	43db      	mvns	r3, r3
 800349c:	69ba      	ldr	r2, [r7, #24]
 800349e:	4013      	ands	r3, r2
 80034a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d003      	beq.n	80034b6 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80034ae:	69ba      	ldr	r2, [r7, #24]
 80034b0:	693b      	ldr	r3, [r7, #16]
 80034b2:	4313      	orrs	r3, r2
 80034b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80034b6:	4a31      	ldr	r2, [pc, #196]	; (800357c <HAL_GPIO_Init+0x324>)
 80034b8:	69bb      	ldr	r3, [r7, #24]
 80034ba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80034bc:	4b2f      	ldr	r3, [pc, #188]	; (800357c <HAL_GPIO_Init+0x324>)
 80034be:	68db      	ldr	r3, [r3, #12]
 80034c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034c2:	693b      	ldr	r3, [r7, #16]
 80034c4:	43db      	mvns	r3, r3
 80034c6:	69ba      	ldr	r2, [r7, #24]
 80034c8:	4013      	ands	r3, r2
 80034ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	685b      	ldr	r3, [r3, #4]
 80034d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d003      	beq.n	80034e0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80034d8:	69ba      	ldr	r2, [r7, #24]
 80034da:	693b      	ldr	r3, [r7, #16]
 80034dc:	4313      	orrs	r3, r2
 80034de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80034e0:	4a26      	ldr	r2, [pc, #152]	; (800357c <HAL_GPIO_Init+0x324>)
 80034e2:	69bb      	ldr	r3, [r7, #24]
 80034e4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80034e6:	4b25      	ldr	r3, [pc, #148]	; (800357c <HAL_GPIO_Init+0x324>)
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034ec:	693b      	ldr	r3, [r7, #16]
 80034ee:	43db      	mvns	r3, r3
 80034f0:	69ba      	ldr	r2, [r7, #24]
 80034f2:	4013      	ands	r3, r2
 80034f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	685b      	ldr	r3, [r3, #4]
 80034fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d003      	beq.n	800350a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8003502:	69ba      	ldr	r2, [r7, #24]
 8003504:	693b      	ldr	r3, [r7, #16]
 8003506:	4313      	orrs	r3, r2
 8003508:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800350a:	4a1c      	ldr	r2, [pc, #112]	; (800357c <HAL_GPIO_Init+0x324>)
 800350c:	69bb      	ldr	r3, [r7, #24]
 800350e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003510:	4b1a      	ldr	r3, [pc, #104]	; (800357c <HAL_GPIO_Init+0x324>)
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003516:	693b      	ldr	r3, [r7, #16]
 8003518:	43db      	mvns	r3, r3
 800351a:	69ba      	ldr	r2, [r7, #24]
 800351c:	4013      	ands	r3, r2
 800351e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003528:	2b00      	cmp	r3, #0
 800352a:	d003      	beq.n	8003534 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800352c:	69ba      	ldr	r2, [r7, #24]
 800352e:	693b      	ldr	r3, [r7, #16]
 8003530:	4313      	orrs	r3, r2
 8003532:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003534:	4a11      	ldr	r2, [pc, #68]	; (800357c <HAL_GPIO_Init+0x324>)
 8003536:	69bb      	ldr	r3, [r7, #24]
 8003538:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800353a:	69fb      	ldr	r3, [r7, #28]
 800353c:	3301      	adds	r3, #1
 800353e:	61fb      	str	r3, [r7, #28]
 8003540:	69fb      	ldr	r3, [r7, #28]
 8003542:	2b0f      	cmp	r3, #15
 8003544:	f67f ae96 	bls.w	8003274 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003548:	bf00      	nop
 800354a:	bf00      	nop
 800354c:	3724      	adds	r7, #36	; 0x24
 800354e:	46bd      	mov	sp, r7
 8003550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003554:	4770      	bx	lr
 8003556:	bf00      	nop
 8003558:	40023800 	.word	0x40023800
 800355c:	40013800 	.word	0x40013800
 8003560:	40020000 	.word	0x40020000
 8003564:	40020400 	.word	0x40020400
 8003568:	40020800 	.word	0x40020800
 800356c:	40020c00 	.word	0x40020c00
 8003570:	40021000 	.word	0x40021000
 8003574:	40021400 	.word	0x40021400
 8003578:	40021800 	.word	0x40021800
 800357c:	40013c00 	.word	0x40013c00

08003580 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003580:	b480      	push	{r7}
 8003582:	b083      	sub	sp, #12
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
 8003588:	460b      	mov	r3, r1
 800358a:	807b      	strh	r3, [r7, #2]
 800358c:	4613      	mov	r3, r2
 800358e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003590:	787b      	ldrb	r3, [r7, #1]
 8003592:	2b00      	cmp	r3, #0
 8003594:	d003      	beq.n	800359e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003596:	887a      	ldrh	r2, [r7, #2]
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800359c:	e003      	b.n	80035a6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800359e:	887b      	ldrh	r3, [r7, #2]
 80035a0:	041a      	lsls	r2, r3, #16
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	619a      	str	r2, [r3, #24]
}
 80035a6:	bf00      	nop
 80035a8:	370c      	adds	r7, #12
 80035aa:	46bd      	mov	sp, r7
 80035ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b0:	4770      	bx	lr
	...

080035b4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b082      	sub	sp, #8
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	4603      	mov	r3, r0
 80035bc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80035be:	4b08      	ldr	r3, [pc, #32]	; (80035e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80035c0:	695a      	ldr	r2, [r3, #20]
 80035c2:	88fb      	ldrh	r3, [r7, #6]
 80035c4:	4013      	ands	r3, r2
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d006      	beq.n	80035d8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80035ca:	4a05      	ldr	r2, [pc, #20]	; (80035e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80035cc:	88fb      	ldrh	r3, [r7, #6]
 80035ce:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80035d0:	88fb      	ldrh	r3, [r7, #6]
 80035d2:	4618      	mov	r0, r3
 80035d4:	f7fd fe16 	bl	8001204 <HAL_GPIO_EXTI_Callback>
  }
}
 80035d8:	bf00      	nop
 80035da:	3708      	adds	r7, #8
 80035dc:	46bd      	mov	sp, r7
 80035de:	bd80      	pop	{r7, pc}
 80035e0:	40013c00 	.word	0x40013c00

080035e4 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80035e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80035e6:	b08f      	sub	sp, #60	; 0x3c
 80035e8:	af0a      	add	r7, sp, #40	; 0x28
 80035ea:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d101      	bne.n	80035f6 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80035f2:	2301      	movs	r3, #1
 80035f4:	e054      	b.n	80036a0 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 8003602:	b2db      	uxtb	r3, r3
 8003604:	2b00      	cmp	r3, #0
 8003606:	d106      	bne.n	8003616 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2200      	movs	r2, #0
 800360c:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8003610:	6878      	ldr	r0, [r7, #4]
 8003612:	f7fe fcbf 	bl	8001f94 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2203      	movs	r2, #3
 800361a:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003622:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003626:	2b00      	cmp	r3, #0
 8003628:	d102      	bne.n	8003630 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2200      	movs	r2, #0
 800362e:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4618      	mov	r0, r3
 8003636:	f003 fe50 	bl	80072da <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	603b      	str	r3, [r7, #0]
 8003640:	687e      	ldr	r6, [r7, #4]
 8003642:	466d      	mov	r5, sp
 8003644:	f106 0410 	add.w	r4, r6, #16
 8003648:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800364a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800364c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800364e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003650:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003654:	e885 0003 	stmia.w	r5, {r0, r1}
 8003658:	1d33      	adds	r3, r6, #4
 800365a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800365c:	6838      	ldr	r0, [r7, #0]
 800365e:	f003 fddb 	bl	8007218 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	2101      	movs	r1, #1
 8003668:	4618      	mov	r0, r3
 800366a:	f003 fe47 	bl	80072fc <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	603b      	str	r3, [r7, #0]
 8003674:	687e      	ldr	r6, [r7, #4]
 8003676:	466d      	mov	r5, sp
 8003678:	f106 0410 	add.w	r4, r6, #16
 800367c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800367e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003680:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003682:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003684:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003688:	e885 0003 	stmia.w	r5, {r0, r1}
 800368c:	1d33      	adds	r3, r6, #4
 800368e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003690:	6838      	ldr	r0, [r7, #0]
 8003692:	f003 ff25 	bl	80074e0 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2201      	movs	r2, #1
 800369a:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 800369e:	2300      	movs	r3, #0
}
 80036a0:	4618      	mov	r0, r3
 80036a2:	3714      	adds	r7, #20
 80036a4:	46bd      	mov	sp, r7
 80036a6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080036a8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b084      	sub	sp, #16
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d101      	bne.n	80036ba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80036b6:	2301      	movs	r3, #1
 80036b8:	e12b      	b.n	8003912 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036c0:	b2db      	uxtb	r3, r3
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d106      	bne.n	80036d4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2200      	movs	r2, #0
 80036ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80036ce:	6878      	ldr	r0, [r7, #4]
 80036d0:	f7fe f9b6 	bl	8001a40 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2224      	movs	r2, #36	; 0x24
 80036d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	681a      	ldr	r2, [r3, #0]
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f022 0201 	bic.w	r2, r2, #1
 80036ea:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	681a      	ldr	r2, [r3, #0]
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80036fa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	681a      	ldr	r2, [r3, #0]
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800370a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800370c:	f001 fd3c 	bl	8005188 <HAL_RCC_GetPCLK1Freq>
 8003710:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	685b      	ldr	r3, [r3, #4]
 8003716:	4a81      	ldr	r2, [pc, #516]	; (800391c <HAL_I2C_Init+0x274>)
 8003718:	4293      	cmp	r3, r2
 800371a:	d807      	bhi.n	800372c <HAL_I2C_Init+0x84>
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	4a80      	ldr	r2, [pc, #512]	; (8003920 <HAL_I2C_Init+0x278>)
 8003720:	4293      	cmp	r3, r2
 8003722:	bf94      	ite	ls
 8003724:	2301      	movls	r3, #1
 8003726:	2300      	movhi	r3, #0
 8003728:	b2db      	uxtb	r3, r3
 800372a:	e006      	b.n	800373a <HAL_I2C_Init+0x92>
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	4a7d      	ldr	r2, [pc, #500]	; (8003924 <HAL_I2C_Init+0x27c>)
 8003730:	4293      	cmp	r3, r2
 8003732:	bf94      	ite	ls
 8003734:	2301      	movls	r3, #1
 8003736:	2300      	movhi	r3, #0
 8003738:	b2db      	uxtb	r3, r3
 800373a:	2b00      	cmp	r3, #0
 800373c:	d001      	beq.n	8003742 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800373e:	2301      	movs	r3, #1
 8003740:	e0e7      	b.n	8003912 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	4a78      	ldr	r2, [pc, #480]	; (8003928 <HAL_I2C_Init+0x280>)
 8003746:	fba2 2303 	umull	r2, r3, r2, r3
 800374a:	0c9b      	lsrs	r3, r3, #18
 800374c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	68ba      	ldr	r2, [r7, #8]
 800375e:	430a      	orrs	r2, r1
 8003760:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	6a1b      	ldr	r3, [r3, #32]
 8003768:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	685b      	ldr	r3, [r3, #4]
 8003770:	4a6a      	ldr	r2, [pc, #424]	; (800391c <HAL_I2C_Init+0x274>)
 8003772:	4293      	cmp	r3, r2
 8003774:	d802      	bhi.n	800377c <HAL_I2C_Init+0xd4>
 8003776:	68bb      	ldr	r3, [r7, #8]
 8003778:	3301      	adds	r3, #1
 800377a:	e009      	b.n	8003790 <HAL_I2C_Init+0xe8>
 800377c:	68bb      	ldr	r3, [r7, #8]
 800377e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003782:	fb02 f303 	mul.w	r3, r2, r3
 8003786:	4a69      	ldr	r2, [pc, #420]	; (800392c <HAL_I2C_Init+0x284>)
 8003788:	fba2 2303 	umull	r2, r3, r2, r3
 800378c:	099b      	lsrs	r3, r3, #6
 800378e:	3301      	adds	r3, #1
 8003790:	687a      	ldr	r2, [r7, #4]
 8003792:	6812      	ldr	r2, [r2, #0]
 8003794:	430b      	orrs	r3, r1
 8003796:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	69db      	ldr	r3, [r3, #28]
 800379e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80037a2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	685b      	ldr	r3, [r3, #4]
 80037aa:	495c      	ldr	r1, [pc, #368]	; (800391c <HAL_I2C_Init+0x274>)
 80037ac:	428b      	cmp	r3, r1
 80037ae:	d819      	bhi.n	80037e4 <HAL_I2C_Init+0x13c>
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	1e59      	subs	r1, r3, #1
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	685b      	ldr	r3, [r3, #4]
 80037b8:	005b      	lsls	r3, r3, #1
 80037ba:	fbb1 f3f3 	udiv	r3, r1, r3
 80037be:	1c59      	adds	r1, r3, #1
 80037c0:	f640 73fc 	movw	r3, #4092	; 0xffc
 80037c4:	400b      	ands	r3, r1
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d00a      	beq.n	80037e0 <HAL_I2C_Init+0x138>
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	1e59      	subs	r1, r3, #1
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	685b      	ldr	r3, [r3, #4]
 80037d2:	005b      	lsls	r3, r3, #1
 80037d4:	fbb1 f3f3 	udiv	r3, r1, r3
 80037d8:	3301      	adds	r3, #1
 80037da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037de:	e051      	b.n	8003884 <HAL_I2C_Init+0x1dc>
 80037e0:	2304      	movs	r3, #4
 80037e2:	e04f      	b.n	8003884 <HAL_I2C_Init+0x1dc>
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	689b      	ldr	r3, [r3, #8]
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d111      	bne.n	8003810 <HAL_I2C_Init+0x168>
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	1e58      	subs	r0, r3, #1
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6859      	ldr	r1, [r3, #4]
 80037f4:	460b      	mov	r3, r1
 80037f6:	005b      	lsls	r3, r3, #1
 80037f8:	440b      	add	r3, r1
 80037fa:	fbb0 f3f3 	udiv	r3, r0, r3
 80037fe:	3301      	adds	r3, #1
 8003800:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003804:	2b00      	cmp	r3, #0
 8003806:	bf0c      	ite	eq
 8003808:	2301      	moveq	r3, #1
 800380a:	2300      	movne	r3, #0
 800380c:	b2db      	uxtb	r3, r3
 800380e:	e012      	b.n	8003836 <HAL_I2C_Init+0x18e>
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	1e58      	subs	r0, r3, #1
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6859      	ldr	r1, [r3, #4]
 8003818:	460b      	mov	r3, r1
 800381a:	009b      	lsls	r3, r3, #2
 800381c:	440b      	add	r3, r1
 800381e:	0099      	lsls	r1, r3, #2
 8003820:	440b      	add	r3, r1
 8003822:	fbb0 f3f3 	udiv	r3, r0, r3
 8003826:	3301      	adds	r3, #1
 8003828:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800382c:	2b00      	cmp	r3, #0
 800382e:	bf0c      	ite	eq
 8003830:	2301      	moveq	r3, #1
 8003832:	2300      	movne	r3, #0
 8003834:	b2db      	uxtb	r3, r3
 8003836:	2b00      	cmp	r3, #0
 8003838:	d001      	beq.n	800383e <HAL_I2C_Init+0x196>
 800383a:	2301      	movs	r3, #1
 800383c:	e022      	b.n	8003884 <HAL_I2C_Init+0x1dc>
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	689b      	ldr	r3, [r3, #8]
 8003842:	2b00      	cmp	r3, #0
 8003844:	d10e      	bne.n	8003864 <HAL_I2C_Init+0x1bc>
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	1e58      	subs	r0, r3, #1
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	6859      	ldr	r1, [r3, #4]
 800384e:	460b      	mov	r3, r1
 8003850:	005b      	lsls	r3, r3, #1
 8003852:	440b      	add	r3, r1
 8003854:	fbb0 f3f3 	udiv	r3, r0, r3
 8003858:	3301      	adds	r3, #1
 800385a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800385e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003862:	e00f      	b.n	8003884 <HAL_I2C_Init+0x1dc>
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	1e58      	subs	r0, r3, #1
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6859      	ldr	r1, [r3, #4]
 800386c:	460b      	mov	r3, r1
 800386e:	009b      	lsls	r3, r3, #2
 8003870:	440b      	add	r3, r1
 8003872:	0099      	lsls	r1, r3, #2
 8003874:	440b      	add	r3, r1
 8003876:	fbb0 f3f3 	udiv	r3, r0, r3
 800387a:	3301      	adds	r3, #1
 800387c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003880:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003884:	6879      	ldr	r1, [r7, #4]
 8003886:	6809      	ldr	r1, [r1, #0]
 8003888:	4313      	orrs	r3, r2
 800388a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	69da      	ldr	r2, [r3, #28]
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6a1b      	ldr	r3, [r3, #32]
 800389e:	431a      	orrs	r2, r3
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	430a      	orrs	r2, r1
 80038a6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	689b      	ldr	r3, [r3, #8]
 80038ae:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80038b2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80038b6:	687a      	ldr	r2, [r7, #4]
 80038b8:	6911      	ldr	r1, [r2, #16]
 80038ba:	687a      	ldr	r2, [r7, #4]
 80038bc:	68d2      	ldr	r2, [r2, #12]
 80038be:	4311      	orrs	r1, r2
 80038c0:	687a      	ldr	r2, [r7, #4]
 80038c2:	6812      	ldr	r2, [r2, #0]
 80038c4:	430b      	orrs	r3, r1
 80038c6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	68db      	ldr	r3, [r3, #12]
 80038ce:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	695a      	ldr	r2, [r3, #20]
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	699b      	ldr	r3, [r3, #24]
 80038da:	431a      	orrs	r2, r3
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	430a      	orrs	r2, r1
 80038e2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	681a      	ldr	r2, [r3, #0]
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f042 0201 	orr.w	r2, r2, #1
 80038f2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2200      	movs	r2, #0
 80038f8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	2220      	movs	r2, #32
 80038fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	2200      	movs	r2, #0
 8003906:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2200      	movs	r2, #0
 800390c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003910:	2300      	movs	r3, #0
}
 8003912:	4618      	mov	r0, r3
 8003914:	3710      	adds	r7, #16
 8003916:	46bd      	mov	sp, r7
 8003918:	bd80      	pop	{r7, pc}
 800391a:	bf00      	nop
 800391c:	000186a0 	.word	0x000186a0
 8003920:	001e847f 	.word	0x001e847f
 8003924:	003d08ff 	.word	0x003d08ff
 8003928:	431bde83 	.word	0x431bde83
 800392c:	10624dd3 	.word	0x10624dd3

08003930 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b088      	sub	sp, #32
 8003934:	af02      	add	r7, sp, #8
 8003936:	60f8      	str	r0, [r7, #12]
 8003938:	4608      	mov	r0, r1
 800393a:	4611      	mov	r1, r2
 800393c:	461a      	mov	r2, r3
 800393e:	4603      	mov	r3, r0
 8003940:	817b      	strh	r3, [r7, #10]
 8003942:	460b      	mov	r3, r1
 8003944:	813b      	strh	r3, [r7, #8]
 8003946:	4613      	mov	r3, r2
 8003948:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800394a:	f7fe fd33 	bl	80023b4 <HAL_GetTick>
 800394e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003956:	b2db      	uxtb	r3, r3
 8003958:	2b20      	cmp	r3, #32
 800395a:	f040 80d9 	bne.w	8003b10 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800395e:	697b      	ldr	r3, [r7, #20]
 8003960:	9300      	str	r3, [sp, #0]
 8003962:	2319      	movs	r3, #25
 8003964:	2201      	movs	r2, #1
 8003966:	496d      	ldr	r1, [pc, #436]	; (8003b1c <HAL_I2C_Mem_Write+0x1ec>)
 8003968:	68f8      	ldr	r0, [r7, #12]
 800396a:	f001 f87b 	bl	8004a64 <I2C_WaitOnFlagUntilTimeout>
 800396e:	4603      	mov	r3, r0
 8003970:	2b00      	cmp	r3, #0
 8003972:	d001      	beq.n	8003978 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003974:	2302      	movs	r3, #2
 8003976:	e0cc      	b.n	8003b12 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800397e:	2b01      	cmp	r3, #1
 8003980:	d101      	bne.n	8003986 <HAL_I2C_Mem_Write+0x56>
 8003982:	2302      	movs	r3, #2
 8003984:	e0c5      	b.n	8003b12 <HAL_I2C_Mem_Write+0x1e2>
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	2201      	movs	r2, #1
 800398a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f003 0301 	and.w	r3, r3, #1
 8003998:	2b01      	cmp	r3, #1
 800399a:	d007      	beq.n	80039ac <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	681a      	ldr	r2, [r3, #0]
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f042 0201 	orr.w	r2, r2, #1
 80039aa:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	681a      	ldr	r2, [r3, #0]
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80039ba:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	2221      	movs	r2, #33	; 0x21
 80039c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	2240      	movs	r2, #64	; 0x40
 80039c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	2200      	movs	r2, #0
 80039d0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	6a3a      	ldr	r2, [r7, #32]
 80039d6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80039dc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039e2:	b29a      	uxth	r2, r3
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	4a4d      	ldr	r2, [pc, #308]	; (8003b20 <HAL_I2C_Mem_Write+0x1f0>)
 80039ec:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80039ee:	88f8      	ldrh	r0, [r7, #6]
 80039f0:	893a      	ldrh	r2, [r7, #8]
 80039f2:	8979      	ldrh	r1, [r7, #10]
 80039f4:	697b      	ldr	r3, [r7, #20]
 80039f6:	9301      	str	r3, [sp, #4]
 80039f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039fa:	9300      	str	r3, [sp, #0]
 80039fc:	4603      	mov	r3, r0
 80039fe:	68f8      	ldr	r0, [r7, #12]
 8003a00:	f000 fda0 	bl	8004544 <I2C_RequestMemoryWrite>
 8003a04:	4603      	mov	r3, r0
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d052      	beq.n	8003ab0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	e081      	b.n	8003b12 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a0e:	697a      	ldr	r2, [r7, #20]
 8003a10:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003a12:	68f8      	ldr	r0, [r7, #12]
 8003a14:	f001 f8fc 	bl	8004c10 <I2C_WaitOnTXEFlagUntilTimeout>
 8003a18:	4603      	mov	r3, r0
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d00d      	beq.n	8003a3a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a22:	2b04      	cmp	r3, #4
 8003a24:	d107      	bne.n	8003a36 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	681a      	ldr	r2, [r3, #0]
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a34:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003a36:	2301      	movs	r3, #1
 8003a38:	e06b      	b.n	8003b12 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a3e:	781a      	ldrb	r2, [r3, #0]
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a4a:	1c5a      	adds	r2, r3, #1
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a54:	3b01      	subs	r3, #1
 8003a56:	b29a      	uxth	r2, r3
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a60:	b29b      	uxth	r3, r3
 8003a62:	3b01      	subs	r3, #1
 8003a64:	b29a      	uxth	r2, r3
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	695b      	ldr	r3, [r3, #20]
 8003a70:	f003 0304 	and.w	r3, r3, #4
 8003a74:	2b04      	cmp	r3, #4
 8003a76:	d11b      	bne.n	8003ab0 <HAL_I2C_Mem_Write+0x180>
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d017      	beq.n	8003ab0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a84:	781a      	ldrb	r2, [r3, #0]
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a90:	1c5a      	adds	r2, r3, #1
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a9a:	3b01      	subs	r3, #1
 8003a9c:	b29a      	uxth	r2, r3
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003aa6:	b29b      	uxth	r3, r3
 8003aa8:	3b01      	subs	r3, #1
 8003aaa:	b29a      	uxth	r2, r3
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d1aa      	bne.n	8003a0e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ab8:	697a      	ldr	r2, [r7, #20]
 8003aba:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003abc:	68f8      	ldr	r0, [r7, #12]
 8003abe:	f001 f8e8 	bl	8004c92 <I2C_WaitOnBTFFlagUntilTimeout>
 8003ac2:	4603      	mov	r3, r0
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d00d      	beq.n	8003ae4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003acc:	2b04      	cmp	r3, #4
 8003ace:	d107      	bne.n	8003ae0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	681a      	ldr	r2, [r3, #0]
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ade:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003ae0:	2301      	movs	r3, #1
 8003ae2:	e016      	b.n	8003b12 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	681a      	ldr	r2, [r3, #0]
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003af2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	2220      	movs	r2, #32
 8003af8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	2200      	movs	r2, #0
 8003b00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	2200      	movs	r2, #0
 8003b08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	e000      	b.n	8003b12 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003b10:	2302      	movs	r3, #2
  }
}
 8003b12:	4618      	mov	r0, r3
 8003b14:	3718      	adds	r7, #24
 8003b16:	46bd      	mov	sp, r7
 8003b18:	bd80      	pop	{r7, pc}
 8003b1a:	bf00      	nop
 8003b1c:	00100002 	.word	0x00100002
 8003b20:	ffff0000 	.word	0xffff0000

08003b24 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b08c      	sub	sp, #48	; 0x30
 8003b28:	af02      	add	r7, sp, #8
 8003b2a:	60f8      	str	r0, [r7, #12]
 8003b2c:	4608      	mov	r0, r1
 8003b2e:	4611      	mov	r1, r2
 8003b30:	461a      	mov	r2, r3
 8003b32:	4603      	mov	r3, r0
 8003b34:	817b      	strh	r3, [r7, #10]
 8003b36:	460b      	mov	r3, r1
 8003b38:	813b      	strh	r3, [r7, #8]
 8003b3a:	4613      	mov	r3, r2
 8003b3c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003b3e:	f7fe fc39 	bl	80023b4 <HAL_GetTick>
 8003b42:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b4a:	b2db      	uxtb	r3, r3
 8003b4c:	2b20      	cmp	r3, #32
 8003b4e:	f040 8208 	bne.w	8003f62 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003b52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b54:	9300      	str	r3, [sp, #0]
 8003b56:	2319      	movs	r3, #25
 8003b58:	2201      	movs	r2, #1
 8003b5a:	497b      	ldr	r1, [pc, #492]	; (8003d48 <HAL_I2C_Mem_Read+0x224>)
 8003b5c:	68f8      	ldr	r0, [r7, #12]
 8003b5e:	f000 ff81 	bl	8004a64 <I2C_WaitOnFlagUntilTimeout>
 8003b62:	4603      	mov	r3, r0
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d001      	beq.n	8003b6c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003b68:	2302      	movs	r3, #2
 8003b6a:	e1fb      	b.n	8003f64 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b72:	2b01      	cmp	r3, #1
 8003b74:	d101      	bne.n	8003b7a <HAL_I2C_Mem_Read+0x56>
 8003b76:	2302      	movs	r3, #2
 8003b78:	e1f4      	b.n	8003f64 <HAL_I2C_Mem_Read+0x440>
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	2201      	movs	r2, #1
 8003b7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f003 0301 	and.w	r3, r3, #1
 8003b8c:	2b01      	cmp	r3, #1
 8003b8e:	d007      	beq.n	8003ba0 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	681a      	ldr	r2, [r3, #0]
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f042 0201 	orr.w	r2, r2, #1
 8003b9e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	681a      	ldr	r2, [r3, #0]
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003bae:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	2222      	movs	r2, #34	; 0x22
 8003bb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	2240      	movs	r2, #64	; 0x40
 8003bbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003bca:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8003bd0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bd6:	b29a      	uxth	r2, r3
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	4a5b      	ldr	r2, [pc, #364]	; (8003d4c <HAL_I2C_Mem_Read+0x228>)
 8003be0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003be2:	88f8      	ldrh	r0, [r7, #6]
 8003be4:	893a      	ldrh	r2, [r7, #8]
 8003be6:	8979      	ldrh	r1, [r7, #10]
 8003be8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bea:	9301      	str	r3, [sp, #4]
 8003bec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003bee:	9300      	str	r3, [sp, #0]
 8003bf0:	4603      	mov	r3, r0
 8003bf2:	68f8      	ldr	r0, [r7, #12]
 8003bf4:	f000 fd3c 	bl	8004670 <I2C_RequestMemoryRead>
 8003bf8:	4603      	mov	r3, r0
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d001      	beq.n	8003c02 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003bfe:	2301      	movs	r3, #1
 8003c00:	e1b0      	b.n	8003f64 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d113      	bne.n	8003c32 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	623b      	str	r3, [r7, #32]
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	695b      	ldr	r3, [r3, #20]
 8003c14:	623b      	str	r3, [r7, #32]
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	699b      	ldr	r3, [r3, #24]
 8003c1c:	623b      	str	r3, [r7, #32]
 8003c1e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	681a      	ldr	r2, [r3, #0]
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c2e:	601a      	str	r2, [r3, #0]
 8003c30:	e184      	b.n	8003f3c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c36:	2b01      	cmp	r3, #1
 8003c38:	d11b      	bne.n	8003c72 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	681a      	ldr	r2, [r3, #0]
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c48:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	61fb      	str	r3, [r7, #28]
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	695b      	ldr	r3, [r3, #20]
 8003c54:	61fb      	str	r3, [r7, #28]
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	699b      	ldr	r3, [r3, #24]
 8003c5c:	61fb      	str	r3, [r7, #28]
 8003c5e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	681a      	ldr	r2, [r3, #0]
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c6e:	601a      	str	r2, [r3, #0]
 8003c70:	e164      	b.n	8003f3c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c76:	2b02      	cmp	r3, #2
 8003c78:	d11b      	bne.n	8003cb2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	681a      	ldr	r2, [r3, #0]
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c88:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	681a      	ldr	r2, [r3, #0]
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003c98:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	61bb      	str	r3, [r7, #24]
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	695b      	ldr	r3, [r3, #20]
 8003ca4:	61bb      	str	r3, [r7, #24]
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	699b      	ldr	r3, [r3, #24]
 8003cac:	61bb      	str	r3, [r7, #24]
 8003cae:	69bb      	ldr	r3, [r7, #24]
 8003cb0:	e144      	b.n	8003f3c <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	617b      	str	r3, [r7, #20]
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	695b      	ldr	r3, [r3, #20]
 8003cbc:	617b      	str	r3, [r7, #20]
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	699b      	ldr	r3, [r3, #24]
 8003cc4:	617b      	str	r3, [r7, #20]
 8003cc6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003cc8:	e138      	b.n	8003f3c <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cce:	2b03      	cmp	r3, #3
 8003cd0:	f200 80f1 	bhi.w	8003eb6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cd8:	2b01      	cmp	r3, #1
 8003cda:	d123      	bne.n	8003d24 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003cdc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003cde:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003ce0:	68f8      	ldr	r0, [r7, #12]
 8003ce2:	f001 f817 	bl	8004d14 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003ce6:	4603      	mov	r3, r0
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d001      	beq.n	8003cf0 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003cec:	2301      	movs	r3, #1
 8003cee:	e139      	b.n	8003f64 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	691a      	ldr	r2, [r3, #16]
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cfa:	b2d2      	uxtb	r2, r2
 8003cfc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d02:	1c5a      	adds	r2, r3, #1
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d0c:	3b01      	subs	r3, #1
 8003d0e:	b29a      	uxth	r2, r3
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d18:	b29b      	uxth	r3, r3
 8003d1a:	3b01      	subs	r3, #1
 8003d1c:	b29a      	uxth	r2, r3
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003d22:	e10b      	b.n	8003f3c <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d28:	2b02      	cmp	r3, #2
 8003d2a:	d14e      	bne.n	8003dca <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003d2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d2e:	9300      	str	r3, [sp, #0]
 8003d30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d32:	2200      	movs	r2, #0
 8003d34:	4906      	ldr	r1, [pc, #24]	; (8003d50 <HAL_I2C_Mem_Read+0x22c>)
 8003d36:	68f8      	ldr	r0, [r7, #12]
 8003d38:	f000 fe94 	bl	8004a64 <I2C_WaitOnFlagUntilTimeout>
 8003d3c:	4603      	mov	r3, r0
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d008      	beq.n	8003d54 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003d42:	2301      	movs	r3, #1
 8003d44:	e10e      	b.n	8003f64 <HAL_I2C_Mem_Read+0x440>
 8003d46:	bf00      	nop
 8003d48:	00100002 	.word	0x00100002
 8003d4c:	ffff0000 	.word	0xffff0000
 8003d50:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	681a      	ldr	r2, [r3, #0]
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d62:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	691a      	ldr	r2, [r3, #16]
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d6e:	b2d2      	uxtb	r2, r2
 8003d70:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d76:	1c5a      	adds	r2, r3, #1
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d80:	3b01      	subs	r3, #1
 8003d82:	b29a      	uxth	r2, r3
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d8c:	b29b      	uxth	r3, r3
 8003d8e:	3b01      	subs	r3, #1
 8003d90:	b29a      	uxth	r2, r3
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	691a      	ldr	r2, [r3, #16]
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003da0:	b2d2      	uxtb	r2, r2
 8003da2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003da8:	1c5a      	adds	r2, r3, #1
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003db2:	3b01      	subs	r3, #1
 8003db4:	b29a      	uxth	r2, r3
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003dbe:	b29b      	uxth	r3, r3
 8003dc0:	3b01      	subs	r3, #1
 8003dc2:	b29a      	uxth	r2, r3
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003dc8:	e0b8      	b.n	8003f3c <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003dca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dcc:	9300      	str	r3, [sp, #0]
 8003dce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	4966      	ldr	r1, [pc, #408]	; (8003f6c <HAL_I2C_Mem_Read+0x448>)
 8003dd4:	68f8      	ldr	r0, [r7, #12]
 8003dd6:	f000 fe45 	bl	8004a64 <I2C_WaitOnFlagUntilTimeout>
 8003dda:	4603      	mov	r3, r0
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d001      	beq.n	8003de4 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003de0:	2301      	movs	r3, #1
 8003de2:	e0bf      	b.n	8003f64 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	681a      	ldr	r2, [r3, #0]
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003df2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	691a      	ldr	r2, [r3, #16]
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dfe:	b2d2      	uxtb	r2, r2
 8003e00:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e06:	1c5a      	adds	r2, r3, #1
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e10:	3b01      	subs	r3, #1
 8003e12:	b29a      	uxth	r2, r3
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e1c:	b29b      	uxth	r3, r3
 8003e1e:	3b01      	subs	r3, #1
 8003e20:	b29a      	uxth	r2, r3
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003e26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e28:	9300      	str	r3, [sp, #0]
 8003e2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	494f      	ldr	r1, [pc, #316]	; (8003f6c <HAL_I2C_Mem_Read+0x448>)
 8003e30:	68f8      	ldr	r0, [r7, #12]
 8003e32:	f000 fe17 	bl	8004a64 <I2C_WaitOnFlagUntilTimeout>
 8003e36:	4603      	mov	r3, r0
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d001      	beq.n	8003e40 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	e091      	b.n	8003f64 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	681a      	ldr	r2, [r3, #0]
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e4e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	691a      	ldr	r2, [r3, #16]
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e5a:	b2d2      	uxtb	r2, r2
 8003e5c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e62:	1c5a      	adds	r2, r3, #1
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e6c:	3b01      	subs	r3, #1
 8003e6e:	b29a      	uxth	r2, r3
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e78:	b29b      	uxth	r3, r3
 8003e7a:	3b01      	subs	r3, #1
 8003e7c:	b29a      	uxth	r2, r3
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	691a      	ldr	r2, [r3, #16]
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e8c:	b2d2      	uxtb	r2, r2
 8003e8e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e94:	1c5a      	adds	r2, r3, #1
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e9e:	3b01      	subs	r3, #1
 8003ea0:	b29a      	uxth	r2, r3
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003eaa:	b29b      	uxth	r3, r3
 8003eac:	3b01      	subs	r3, #1
 8003eae:	b29a      	uxth	r2, r3
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003eb4:	e042      	b.n	8003f3c <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003eb6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003eb8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003eba:	68f8      	ldr	r0, [r7, #12]
 8003ebc:	f000 ff2a 	bl	8004d14 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003ec0:	4603      	mov	r3, r0
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d001      	beq.n	8003eca <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	e04c      	b.n	8003f64 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	691a      	ldr	r2, [r3, #16]
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ed4:	b2d2      	uxtb	r2, r2
 8003ed6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003edc:	1c5a      	adds	r2, r3, #1
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ee6:	3b01      	subs	r3, #1
 8003ee8:	b29a      	uxth	r2, r3
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ef2:	b29b      	uxth	r3, r3
 8003ef4:	3b01      	subs	r3, #1
 8003ef6:	b29a      	uxth	r2, r3
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	695b      	ldr	r3, [r3, #20]
 8003f02:	f003 0304 	and.w	r3, r3, #4
 8003f06:	2b04      	cmp	r3, #4
 8003f08:	d118      	bne.n	8003f3c <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	691a      	ldr	r2, [r3, #16]
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f14:	b2d2      	uxtb	r2, r2
 8003f16:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f1c:	1c5a      	adds	r2, r3, #1
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f26:	3b01      	subs	r3, #1
 8003f28:	b29a      	uxth	r2, r3
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f32:	b29b      	uxth	r3, r3
 8003f34:	3b01      	subs	r3, #1
 8003f36:	b29a      	uxth	r2, r3
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	f47f aec2 	bne.w	8003cca <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	2220      	movs	r2, #32
 8003f4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	2200      	movs	r2, #0
 8003f52:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	2200      	movs	r2, #0
 8003f5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003f5e:	2300      	movs	r3, #0
 8003f60:	e000      	b.n	8003f64 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003f62:	2302      	movs	r3, #2
  }
}
 8003f64:	4618      	mov	r0, r3
 8003f66:	3728      	adds	r7, #40	; 0x28
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	bd80      	pop	{r7, pc}
 8003f6c:	00010004 	.word	0x00010004

08003f70 <HAL_I2C_Mem_Read_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b08c      	sub	sp, #48	; 0x30
 8003f74:	af02      	add	r7, sp, #8
 8003f76:	60f8      	str	r0, [r7, #12]
 8003f78:	4608      	mov	r0, r1
 8003f7a:	4611      	mov	r1, r2
 8003f7c:	461a      	mov	r2, r3
 8003f7e:	4603      	mov	r3, r0
 8003f80:	817b      	strh	r3, [r7, #10]
 8003f82:	460b      	mov	r3, r1
 8003f84:	813b      	strh	r3, [r7, #8]
 8003f86:	4613      	mov	r3, r2
 8003f88:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003f8a:	f7fe fa13 	bl	80023b4 <HAL_GetTick>
 8003f8e:	6278      	str	r0, [r7, #36]	; 0x24
  __IO uint32_t count = 0U;
 8003f90:	2300      	movs	r3, #0
 8003f92:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f9a:	b2db      	uxtb	r3, r3
 8003f9c:	2b20      	cmp	r3, #32
 8003f9e:	f040 8176 	bne.w	800428e <HAL_I2C_Mem_Read_DMA+0x31e>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8003fa2:	4b95      	ldr	r3, [pc, #596]	; (80041f8 <HAL_I2C_Mem_Read_DMA+0x288>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	08db      	lsrs	r3, r3, #3
 8003fa8:	4a94      	ldr	r2, [pc, #592]	; (80041fc <HAL_I2C_Mem_Read_DMA+0x28c>)
 8003faa:	fba2 2303 	umull	r2, r3, r2, r3
 8003fae:	0a1a      	lsrs	r2, r3, #8
 8003fb0:	4613      	mov	r3, r2
 8003fb2:	009b      	lsls	r3, r3, #2
 8003fb4:	4413      	add	r3, r2
 8003fb6:	009a      	lsls	r2, r3, #2
 8003fb8:	4413      	add	r3, r2
 8003fba:	61fb      	str	r3, [r7, #28]
    do
    {
      count--;
 8003fbc:	69fb      	ldr	r3, [r7, #28]
 8003fbe:	3b01      	subs	r3, #1
 8003fc0:	61fb      	str	r3, [r7, #28]
      if (count == 0U)
 8003fc2:	69fb      	ldr	r3, [r7, #28]
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d116      	bne.n	8003ff6 <HAL_I2C_Mem_Read_DMA+0x86>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	2200      	movs	r2, #0
 8003fcc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	2220      	movs	r2, #32
 8003fd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	2200      	movs	r2, #0
 8003fda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fe2:	f043 0220 	orr.w	r2, r3, #32
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	2200      	movs	r2, #0
 8003fee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003ff2:	2301      	movs	r3, #1
 8003ff4:	e14c      	b.n	8004290 <HAL_I2C_Mem_Read_DMA+0x320>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	699b      	ldr	r3, [r3, #24]
 8003ffc:	f003 0302 	and.w	r3, r3, #2
 8004000:	2b02      	cmp	r3, #2
 8004002:	d0db      	beq.n	8003fbc <HAL_I2C_Mem_Read_DMA+0x4c>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800400a:	2b01      	cmp	r3, #1
 800400c:	d101      	bne.n	8004012 <HAL_I2C_Mem_Read_DMA+0xa2>
 800400e:	2302      	movs	r3, #2
 8004010:	e13e      	b.n	8004290 <HAL_I2C_Mem_Read_DMA+0x320>
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	2201      	movs	r2, #1
 8004016:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f003 0301 	and.w	r3, r3, #1
 8004024:	2b01      	cmp	r3, #1
 8004026:	d007      	beq.n	8004038 <HAL_I2C_Mem_Read_DMA+0xc8>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	681a      	ldr	r2, [r3, #0]
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f042 0201 	orr.w	r2, r2, #1
 8004036:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	681a      	ldr	r2, [r3, #0]
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004046:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	2222      	movs	r2, #34	; 0x22
 800404c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	2240      	movs	r2, #64	; 0x40
 8004054:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	2200      	movs	r2, #0
 800405c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004062:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8004068:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800406e:	b29a      	uxth	r2, r3
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	4a62      	ldr	r2, [pc, #392]	; (8004200 <HAL_I2C_Mem_Read_DMA+0x290>)
 8004078:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 800407a:	897a      	ldrh	r2, [r7, #10]
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->Memaddress  = MemAddress;
 8004080:	893a      	ldrh	r2, [r7, #8]
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	649a      	str	r2, [r3, #72]	; 0x48
    hi2c->MemaddSize  = MemAddSize;
 8004086:	88fa      	ldrh	r2, [r7, #6]
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	64da      	str	r2, [r3, #76]	; 0x4c
    hi2c->EventCount  = 0U;
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	2200      	movs	r2, #0
 8004090:	651a      	str	r2, [r3, #80]	; 0x50

    if (hi2c->XferSize > 0U)
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004096:	2b00      	cmp	r3, #0
 8004098:	f000 80cc 	beq.w	8004234 <HAL_I2C_Mem_Read_DMA+0x2c4>
    {
      if (hi2c->hdmarx != NULL)
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d02d      	beq.n	8004100 <HAL_I2C_Mem_Read_DMA+0x190>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040a8:	4a56      	ldr	r2, [pc, #344]	; (8004204 <HAL_I2C_Mem_Read_DMA+0x294>)
 80040aa:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040b0:	4a55      	ldr	r2, [pc, #340]	; (8004208 <HAL_I2C_Mem_Read_DMA+0x298>)
 80040b2:	64da      	str	r2, [r3, #76]	; 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040b8:	2200      	movs	r2, #0
 80040ba:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->hdmarx->XferM1CpltCallback = NULL;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040c0:	2200      	movs	r2, #0
 80040c2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->hdmarx->XferM1HalfCpltCallback = NULL;
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040c8:	2200      	movs	r2, #0
 80040ca:	649a      	str	r2, [r3, #72]	; 0x48
        hi2c->hdmarx->XferAbortCallback = NULL;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040d0:	2200      	movs	r2, #0
 80040d2:	651a      	str	r2, [r3, #80]	; 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	3310      	adds	r3, #16
 80040de:	4619      	mov	r1, r3
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040e4:	461a      	mov	r2, r3
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040ea:	f7fe fdc5 	bl	8002c78 <HAL_DMA_Start_IT>
 80040ee:	4603      	mov	r3, r0
 80040f0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 80040f4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	f040 8087 	bne.w	800420c <HAL_I2C_Mem_Read_DMA+0x29c>
 80040fe:	e013      	b.n	8004128 <HAL_I2C_Mem_Read_DMA+0x1b8>
        hi2c->State     = HAL_I2C_STATE_READY;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	2220      	movs	r2, #32
 8004104:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	2200      	movs	r2, #0
 800410c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004114:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	641a      	str	r2, [r3, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	2200      	movs	r2, #0
 8004120:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 8004124:	2301      	movs	r3, #1
 8004126:	e0b3      	b.n	8004290 <HAL_I2C_Mem_Read_DMA+0x320>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8004128:	88f8      	ldrh	r0, [r7, #6]
 800412a:	893a      	ldrh	r2, [r7, #8]
 800412c:	8979      	ldrh	r1, [r7, #10]
 800412e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004130:	9301      	str	r3, [sp, #4]
 8004132:	2323      	movs	r3, #35	; 0x23
 8004134:	9300      	str	r3, [sp, #0]
 8004136:	4603      	mov	r3, r0
 8004138:	68f8      	ldr	r0, [r7, #12]
 800413a:	f000 fa99 	bl	8004670 <I2C_RequestMemoryRead>
 800413e:	4603      	mov	r3, r0
 8004140:	2b00      	cmp	r3, #0
 8004142:	d023      	beq.n	800418c <HAL_I2C_Mem_Read_DMA+0x21c>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmarx);
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004148:	4618      	mov	r0, r3
 800414a:	f7fe fded 	bl	8002d28 <HAL_DMA_Abort_IT>
 800414e:	4603      	mov	r3, r0
 8004150:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmarx->XferCpltCallback = NULL;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004158:	2200      	movs	r2, #0
 800415a:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	681a      	ldr	r2, [r3, #0]
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800416a:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	2200      	movs	r2, #0
 8004170:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount = 0U;
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	2200      	movs	r2, #0
 8004176:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	681a      	ldr	r2, [r3, #0]
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f022 0201 	bic.w	r2, r2, #1
 8004186:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 8004188:	2301      	movs	r3, #1
 800418a:	e081      	b.n	8004290 <HAL_I2C_Mem_Read_DMA+0x320>
        }

        if (hi2c->XferSize == 1U)
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004190:	2b01      	cmp	r3, #1
 8004192:	d108      	bne.n	80041a6 <HAL_I2C_Mem_Read_DMA+0x236>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	681a      	ldr	r2, [r3, #0]
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80041a2:	601a      	str	r2, [r3, #0]
 80041a4:	e007      	b.n	80041b6 <HAL_I2C_Mem_Read_DMA+0x246>
        }
        else
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	685a      	ldr	r2, [r3, #4]
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80041b4:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041b6:	2300      	movs	r3, #0
 80041b8:	61bb      	str	r3, [r7, #24]
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	695b      	ldr	r3, [r3, #20]
 80041c0:	61bb      	str	r3, [r7, #24]
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	699b      	ldr	r3, [r3, #24]
 80041c8:	61bb      	str	r3, [r7, #24]
 80041ca:	69bb      	ldr	r3, [r7, #24]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	2200      	movs	r2, #0
 80041d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	685a      	ldr	r2, [r3, #4]
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80041e2:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	685a      	ldr	r2, [r3, #4]
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80041f2:	605a      	str	r2, [r3, #4]
 80041f4:	e049      	b.n	800428a <HAL_I2C_Mem_Read_DMA+0x31a>
 80041f6:	bf00      	nop
 80041f8:	2000000c 	.word	0x2000000c
 80041fc:	14f8b589 	.word	0x14f8b589
 8004200:	ffff0000 	.word	0xffff0000
 8004204:	08004841 	.word	0x08004841
 8004208:	080049eb 	.word	0x080049eb
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	2220      	movs	r2, #32
 8004210:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	2200      	movs	r2, #0
 8004218:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004220:	f043 0210 	orr.w	r2, r3, #16
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	2200      	movs	r2, #0
 800422c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004230:	2301      	movs	r3, #1
 8004232:	e02d      	b.n	8004290 <HAL_I2C_Mem_Read_DMA+0x320>
      }
    }
    else
    {
      /* Send Slave Address and Memory Address */
      if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8004234:	88f8      	ldrh	r0, [r7, #6]
 8004236:	893a      	ldrh	r2, [r7, #8]
 8004238:	8979      	ldrh	r1, [r7, #10]
 800423a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800423c:	9301      	str	r3, [sp, #4]
 800423e:	2323      	movs	r3, #35	; 0x23
 8004240:	9300      	str	r3, [sp, #0]
 8004242:	4603      	mov	r3, r0
 8004244:	68f8      	ldr	r0, [r7, #12]
 8004246:	f000 fa13 	bl	8004670 <I2C_RequestMemoryRead>
 800424a:	4603      	mov	r3, r0
 800424c:	2b00      	cmp	r3, #0
 800424e:	d001      	beq.n	8004254 <HAL_I2C_Mem_Read_DMA+0x2e4>
      {
        return HAL_ERROR;
 8004250:	2301      	movs	r3, #1
 8004252:	e01d      	b.n	8004290 <HAL_I2C_Mem_Read_DMA+0x320>
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004254:	2300      	movs	r3, #0
 8004256:	617b      	str	r3, [r7, #20]
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	695b      	ldr	r3, [r3, #20]
 800425e:	617b      	str	r3, [r7, #20]
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	699b      	ldr	r3, [r3, #24]
 8004266:	617b      	str	r3, [r7, #20]
 8004268:	697b      	ldr	r3, [r7, #20]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	681a      	ldr	r2, [r3, #0]
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004278:	601a      	str	r2, [r3, #0]

      hi2c->State = HAL_I2C_STATE_READY;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	2220      	movs	r2, #32
 800427e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	2200      	movs	r2, #0
 8004286:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }

    return HAL_OK;
 800428a:	2300      	movs	r3, #0
 800428c:	e000      	b.n	8004290 <HAL_I2C_Mem_Read_DMA+0x320>
  }
  else
  {
    return HAL_BUSY;
 800428e:	2302      	movs	r3, #2
  }
}
 8004290:	4618      	mov	r0, r3
 8004292:	3728      	adds	r7, #40	; 0x28
 8004294:	46bd      	mov	sp, r7
 8004296:	bd80      	pop	{r7, pc}

08004298 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	b08a      	sub	sp, #40	; 0x28
 800429c:	af02      	add	r7, sp, #8
 800429e:	60f8      	str	r0, [r7, #12]
 80042a0:	607a      	str	r2, [r7, #4]
 80042a2:	603b      	str	r3, [r7, #0]
 80042a4:	460b      	mov	r3, r1
 80042a6:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80042a8:	f7fe f884 	bl	80023b4 <HAL_GetTick>
 80042ac:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80042ae:	2300      	movs	r3, #0
 80042b0:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042b8:	b2db      	uxtb	r3, r3
 80042ba:	2b20      	cmp	r3, #32
 80042bc:	f040 8111 	bne.w	80044e2 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80042c0:	69fb      	ldr	r3, [r7, #28]
 80042c2:	9300      	str	r3, [sp, #0]
 80042c4:	2319      	movs	r3, #25
 80042c6:	2201      	movs	r2, #1
 80042c8:	4988      	ldr	r1, [pc, #544]	; (80044ec <HAL_I2C_IsDeviceReady+0x254>)
 80042ca:	68f8      	ldr	r0, [r7, #12]
 80042cc:	f000 fbca 	bl	8004a64 <I2C_WaitOnFlagUntilTimeout>
 80042d0:	4603      	mov	r3, r0
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d001      	beq.n	80042da <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80042d6:	2302      	movs	r3, #2
 80042d8:	e104      	b.n	80044e4 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80042e0:	2b01      	cmp	r3, #1
 80042e2:	d101      	bne.n	80042e8 <HAL_I2C_IsDeviceReady+0x50>
 80042e4:	2302      	movs	r3, #2
 80042e6:	e0fd      	b.n	80044e4 <HAL_I2C_IsDeviceReady+0x24c>
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	2201      	movs	r2, #1
 80042ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f003 0301 	and.w	r3, r3, #1
 80042fa:	2b01      	cmp	r3, #1
 80042fc:	d007      	beq.n	800430e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	681a      	ldr	r2, [r3, #0]
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f042 0201 	orr.w	r2, r2, #1
 800430c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	681a      	ldr	r2, [r3, #0]
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800431c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	2224      	movs	r2, #36	; 0x24
 8004322:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	2200      	movs	r2, #0
 800432a:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	4a70      	ldr	r2, [pc, #448]	; (80044f0 <HAL_I2C_IsDeviceReady+0x258>)
 8004330:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	681a      	ldr	r2, [r3, #0]
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004340:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8004342:	69fb      	ldr	r3, [r7, #28]
 8004344:	9300      	str	r3, [sp, #0]
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	2200      	movs	r2, #0
 800434a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800434e:	68f8      	ldr	r0, [r7, #12]
 8004350:	f000 fb88 	bl	8004a64 <I2C_WaitOnFlagUntilTimeout>
 8004354:	4603      	mov	r3, r0
 8004356:	2b00      	cmp	r3, #0
 8004358:	d00d      	beq.n	8004376 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004364:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004368:	d103      	bne.n	8004372 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004370:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8004372:	2303      	movs	r3, #3
 8004374:	e0b6      	b.n	80044e4 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004376:	897b      	ldrh	r3, [r7, #10]
 8004378:	b2db      	uxtb	r3, r3
 800437a:	461a      	mov	r2, r3
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004384:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8004386:	f7fe f815 	bl	80023b4 <HAL_GetTick>
 800438a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	695b      	ldr	r3, [r3, #20]
 8004392:	f003 0302 	and.w	r3, r3, #2
 8004396:	2b02      	cmp	r3, #2
 8004398:	bf0c      	ite	eq
 800439a:	2301      	moveq	r3, #1
 800439c:	2300      	movne	r3, #0
 800439e:	b2db      	uxtb	r3, r3
 80043a0:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	695b      	ldr	r3, [r3, #20]
 80043a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80043ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80043b0:	bf0c      	ite	eq
 80043b2:	2301      	moveq	r3, #1
 80043b4:	2300      	movne	r3, #0
 80043b6:	b2db      	uxtb	r3, r3
 80043b8:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80043ba:	e025      	b.n	8004408 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80043bc:	f7fd fffa 	bl	80023b4 <HAL_GetTick>
 80043c0:	4602      	mov	r2, r0
 80043c2:	69fb      	ldr	r3, [r7, #28]
 80043c4:	1ad3      	subs	r3, r2, r3
 80043c6:	683a      	ldr	r2, [r7, #0]
 80043c8:	429a      	cmp	r2, r3
 80043ca:	d302      	bcc.n	80043d2 <HAL_I2C_IsDeviceReady+0x13a>
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d103      	bne.n	80043da <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	22a0      	movs	r2, #160	; 0xa0
 80043d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	695b      	ldr	r3, [r3, #20]
 80043e0:	f003 0302 	and.w	r3, r3, #2
 80043e4:	2b02      	cmp	r3, #2
 80043e6:	bf0c      	ite	eq
 80043e8:	2301      	moveq	r3, #1
 80043ea:	2300      	movne	r3, #0
 80043ec:	b2db      	uxtb	r3, r3
 80043ee:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	695b      	ldr	r3, [r3, #20]
 80043f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80043fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80043fe:	bf0c      	ite	eq
 8004400:	2301      	moveq	r3, #1
 8004402:	2300      	movne	r3, #0
 8004404:	b2db      	uxtb	r3, r3
 8004406:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800440e:	b2db      	uxtb	r3, r3
 8004410:	2ba0      	cmp	r3, #160	; 0xa0
 8004412:	d005      	beq.n	8004420 <HAL_I2C_IsDeviceReady+0x188>
 8004414:	7dfb      	ldrb	r3, [r7, #23]
 8004416:	2b00      	cmp	r3, #0
 8004418:	d102      	bne.n	8004420 <HAL_I2C_IsDeviceReady+0x188>
 800441a:	7dbb      	ldrb	r3, [r7, #22]
 800441c:	2b00      	cmp	r3, #0
 800441e:	d0cd      	beq.n	80043bc <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	2220      	movs	r2, #32
 8004424:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	695b      	ldr	r3, [r3, #20]
 800442e:	f003 0302 	and.w	r3, r3, #2
 8004432:	2b02      	cmp	r3, #2
 8004434:	d129      	bne.n	800448a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	681a      	ldr	r2, [r3, #0]
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004444:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004446:	2300      	movs	r3, #0
 8004448:	613b      	str	r3, [r7, #16]
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	695b      	ldr	r3, [r3, #20]
 8004450:	613b      	str	r3, [r7, #16]
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	699b      	ldr	r3, [r3, #24]
 8004458:	613b      	str	r3, [r7, #16]
 800445a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800445c:	69fb      	ldr	r3, [r7, #28]
 800445e:	9300      	str	r3, [sp, #0]
 8004460:	2319      	movs	r3, #25
 8004462:	2201      	movs	r2, #1
 8004464:	4921      	ldr	r1, [pc, #132]	; (80044ec <HAL_I2C_IsDeviceReady+0x254>)
 8004466:	68f8      	ldr	r0, [r7, #12]
 8004468:	f000 fafc 	bl	8004a64 <I2C_WaitOnFlagUntilTimeout>
 800446c:	4603      	mov	r3, r0
 800446e:	2b00      	cmp	r3, #0
 8004470:	d001      	beq.n	8004476 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8004472:	2301      	movs	r3, #1
 8004474:	e036      	b.n	80044e4 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	2220      	movs	r2, #32
 800447a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	2200      	movs	r2, #0
 8004482:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8004486:	2300      	movs	r3, #0
 8004488:	e02c      	b.n	80044e4 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	681a      	ldr	r2, [r3, #0]
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004498:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80044a2:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80044a4:	69fb      	ldr	r3, [r7, #28]
 80044a6:	9300      	str	r3, [sp, #0]
 80044a8:	2319      	movs	r3, #25
 80044aa:	2201      	movs	r2, #1
 80044ac:	490f      	ldr	r1, [pc, #60]	; (80044ec <HAL_I2C_IsDeviceReady+0x254>)
 80044ae:	68f8      	ldr	r0, [r7, #12]
 80044b0:	f000 fad8 	bl	8004a64 <I2C_WaitOnFlagUntilTimeout>
 80044b4:	4603      	mov	r3, r0
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d001      	beq.n	80044be <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80044ba:	2301      	movs	r3, #1
 80044bc:	e012      	b.n	80044e4 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80044be:	69bb      	ldr	r3, [r7, #24]
 80044c0:	3301      	adds	r3, #1
 80044c2:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80044c4:	69ba      	ldr	r2, [r7, #24]
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	429a      	cmp	r2, r3
 80044ca:	f4ff af32 	bcc.w	8004332 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	2220      	movs	r2, #32
 80044d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	2200      	movs	r2, #0
 80044da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80044de:	2301      	movs	r3, #1
 80044e0:	e000      	b.n	80044e4 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80044e2:	2302      	movs	r3, #2
  }
}
 80044e4:	4618      	mov	r0, r3
 80044e6:	3720      	adds	r7, #32
 80044e8:	46bd      	mov	sp, r7
 80044ea:	bd80      	pop	{r7, pc}
 80044ec:	00100002 	.word	0x00100002
 80044f0:	ffff0000 	.word	0xffff0000

080044f4 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80044f4:	b480      	push	{r7}
 80044f6:	b083      	sub	sp, #12
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80044fc:	bf00      	nop
 80044fe:	370c      	adds	r7, #12
 8004500:	46bd      	mov	sp, r7
 8004502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004506:	4770      	bx	lr

08004508 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004508:	b480      	push	{r7}
 800450a:	b083      	sub	sp, #12
 800450c:	af00      	add	r7, sp, #0
 800450e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004510:	bf00      	nop
 8004512:	370c      	adds	r7, #12
 8004514:	46bd      	mov	sp, r7
 8004516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451a:	4770      	bx	lr

0800451c <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800451c:	b480      	push	{r7}
 800451e:	b083      	sub	sp, #12
 8004520:	af00      	add	r7, sp, #0
 8004522:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004524:	bf00      	nop
 8004526:	370c      	adds	r7, #12
 8004528:	46bd      	mov	sp, r7
 800452a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452e:	4770      	bx	lr

08004530 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004530:	b480      	push	{r7}
 8004532:	b083      	sub	sp, #12
 8004534:	af00      	add	r7, sp, #0
 8004536:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8004538:	bf00      	nop
 800453a:	370c      	adds	r7, #12
 800453c:	46bd      	mov	sp, r7
 800453e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004542:	4770      	bx	lr

08004544 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004544:	b580      	push	{r7, lr}
 8004546:	b088      	sub	sp, #32
 8004548:	af02      	add	r7, sp, #8
 800454a:	60f8      	str	r0, [r7, #12]
 800454c:	4608      	mov	r0, r1
 800454e:	4611      	mov	r1, r2
 8004550:	461a      	mov	r2, r3
 8004552:	4603      	mov	r3, r0
 8004554:	817b      	strh	r3, [r7, #10]
 8004556:	460b      	mov	r3, r1
 8004558:	813b      	strh	r3, [r7, #8]
 800455a:	4613      	mov	r3, r2
 800455c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	681a      	ldr	r2, [r3, #0]
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800456c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800456e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004570:	9300      	str	r3, [sp, #0]
 8004572:	6a3b      	ldr	r3, [r7, #32]
 8004574:	2200      	movs	r2, #0
 8004576:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800457a:	68f8      	ldr	r0, [r7, #12]
 800457c:	f000 fa72 	bl	8004a64 <I2C_WaitOnFlagUntilTimeout>
 8004580:	4603      	mov	r3, r0
 8004582:	2b00      	cmp	r3, #0
 8004584:	d00d      	beq.n	80045a2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004590:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004594:	d103      	bne.n	800459e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	f44f 7200 	mov.w	r2, #512	; 0x200
 800459c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800459e:	2303      	movs	r3, #3
 80045a0:	e05f      	b.n	8004662 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80045a2:	897b      	ldrh	r3, [r7, #10]
 80045a4:	b2db      	uxtb	r3, r3
 80045a6:	461a      	mov	r2, r3
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80045b0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80045b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045b4:	6a3a      	ldr	r2, [r7, #32]
 80045b6:	492d      	ldr	r1, [pc, #180]	; (800466c <I2C_RequestMemoryWrite+0x128>)
 80045b8:	68f8      	ldr	r0, [r7, #12]
 80045ba:	f000 faaa 	bl	8004b12 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80045be:	4603      	mov	r3, r0
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d001      	beq.n	80045c8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80045c4:	2301      	movs	r3, #1
 80045c6:	e04c      	b.n	8004662 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80045c8:	2300      	movs	r3, #0
 80045ca:	617b      	str	r3, [r7, #20]
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	695b      	ldr	r3, [r3, #20]
 80045d2:	617b      	str	r3, [r7, #20]
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	699b      	ldr	r3, [r3, #24]
 80045da:	617b      	str	r3, [r7, #20]
 80045dc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80045de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80045e0:	6a39      	ldr	r1, [r7, #32]
 80045e2:	68f8      	ldr	r0, [r7, #12]
 80045e4:	f000 fb14 	bl	8004c10 <I2C_WaitOnTXEFlagUntilTimeout>
 80045e8:	4603      	mov	r3, r0
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d00d      	beq.n	800460a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045f2:	2b04      	cmp	r3, #4
 80045f4:	d107      	bne.n	8004606 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	681a      	ldr	r2, [r3, #0]
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004604:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004606:	2301      	movs	r3, #1
 8004608:	e02b      	b.n	8004662 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800460a:	88fb      	ldrh	r3, [r7, #6]
 800460c:	2b01      	cmp	r3, #1
 800460e:	d105      	bne.n	800461c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004610:	893b      	ldrh	r3, [r7, #8]
 8004612:	b2da      	uxtb	r2, r3
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	611a      	str	r2, [r3, #16]
 800461a:	e021      	b.n	8004660 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800461c:	893b      	ldrh	r3, [r7, #8]
 800461e:	0a1b      	lsrs	r3, r3, #8
 8004620:	b29b      	uxth	r3, r3
 8004622:	b2da      	uxtb	r2, r3
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800462a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800462c:	6a39      	ldr	r1, [r7, #32]
 800462e:	68f8      	ldr	r0, [r7, #12]
 8004630:	f000 faee 	bl	8004c10 <I2C_WaitOnTXEFlagUntilTimeout>
 8004634:	4603      	mov	r3, r0
 8004636:	2b00      	cmp	r3, #0
 8004638:	d00d      	beq.n	8004656 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800463e:	2b04      	cmp	r3, #4
 8004640:	d107      	bne.n	8004652 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	681a      	ldr	r2, [r3, #0]
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004650:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004652:	2301      	movs	r3, #1
 8004654:	e005      	b.n	8004662 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004656:	893b      	ldrh	r3, [r7, #8]
 8004658:	b2da      	uxtb	r2, r3
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004660:	2300      	movs	r3, #0
}
 8004662:	4618      	mov	r0, r3
 8004664:	3718      	adds	r7, #24
 8004666:	46bd      	mov	sp, r7
 8004668:	bd80      	pop	{r7, pc}
 800466a:	bf00      	nop
 800466c:	00010002 	.word	0x00010002

08004670 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b088      	sub	sp, #32
 8004674:	af02      	add	r7, sp, #8
 8004676:	60f8      	str	r0, [r7, #12]
 8004678:	4608      	mov	r0, r1
 800467a:	4611      	mov	r1, r2
 800467c:	461a      	mov	r2, r3
 800467e:	4603      	mov	r3, r0
 8004680:	817b      	strh	r3, [r7, #10]
 8004682:	460b      	mov	r3, r1
 8004684:	813b      	strh	r3, [r7, #8]
 8004686:	4613      	mov	r3, r2
 8004688:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	681a      	ldr	r2, [r3, #0]
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004698:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	681a      	ldr	r2, [r3, #0]
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80046a8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80046aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ac:	9300      	str	r3, [sp, #0]
 80046ae:	6a3b      	ldr	r3, [r7, #32]
 80046b0:	2200      	movs	r2, #0
 80046b2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80046b6:	68f8      	ldr	r0, [r7, #12]
 80046b8:	f000 f9d4 	bl	8004a64 <I2C_WaitOnFlagUntilTimeout>
 80046bc:	4603      	mov	r3, r0
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d00d      	beq.n	80046de <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046cc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80046d0:	d103      	bne.n	80046da <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80046d8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80046da:	2303      	movs	r3, #3
 80046dc:	e0aa      	b.n	8004834 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80046de:	897b      	ldrh	r3, [r7, #10]
 80046e0:	b2db      	uxtb	r3, r3
 80046e2:	461a      	mov	r2, r3
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80046ec:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80046ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046f0:	6a3a      	ldr	r2, [r7, #32]
 80046f2:	4952      	ldr	r1, [pc, #328]	; (800483c <I2C_RequestMemoryRead+0x1cc>)
 80046f4:	68f8      	ldr	r0, [r7, #12]
 80046f6:	f000 fa0c 	bl	8004b12 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80046fa:	4603      	mov	r3, r0
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d001      	beq.n	8004704 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004700:	2301      	movs	r3, #1
 8004702:	e097      	b.n	8004834 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004704:	2300      	movs	r3, #0
 8004706:	617b      	str	r3, [r7, #20]
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	695b      	ldr	r3, [r3, #20]
 800470e:	617b      	str	r3, [r7, #20]
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	699b      	ldr	r3, [r3, #24]
 8004716:	617b      	str	r3, [r7, #20]
 8004718:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800471a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800471c:	6a39      	ldr	r1, [r7, #32]
 800471e:	68f8      	ldr	r0, [r7, #12]
 8004720:	f000 fa76 	bl	8004c10 <I2C_WaitOnTXEFlagUntilTimeout>
 8004724:	4603      	mov	r3, r0
 8004726:	2b00      	cmp	r3, #0
 8004728:	d00d      	beq.n	8004746 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800472e:	2b04      	cmp	r3, #4
 8004730:	d107      	bne.n	8004742 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	681a      	ldr	r2, [r3, #0]
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004740:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004742:	2301      	movs	r3, #1
 8004744:	e076      	b.n	8004834 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004746:	88fb      	ldrh	r3, [r7, #6]
 8004748:	2b01      	cmp	r3, #1
 800474a:	d105      	bne.n	8004758 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800474c:	893b      	ldrh	r3, [r7, #8]
 800474e:	b2da      	uxtb	r2, r3
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	611a      	str	r2, [r3, #16]
 8004756:	e021      	b.n	800479c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004758:	893b      	ldrh	r3, [r7, #8]
 800475a:	0a1b      	lsrs	r3, r3, #8
 800475c:	b29b      	uxth	r3, r3
 800475e:	b2da      	uxtb	r2, r3
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004766:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004768:	6a39      	ldr	r1, [r7, #32]
 800476a:	68f8      	ldr	r0, [r7, #12]
 800476c:	f000 fa50 	bl	8004c10 <I2C_WaitOnTXEFlagUntilTimeout>
 8004770:	4603      	mov	r3, r0
 8004772:	2b00      	cmp	r3, #0
 8004774:	d00d      	beq.n	8004792 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800477a:	2b04      	cmp	r3, #4
 800477c:	d107      	bne.n	800478e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	681a      	ldr	r2, [r3, #0]
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800478c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800478e:	2301      	movs	r3, #1
 8004790:	e050      	b.n	8004834 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004792:	893b      	ldrh	r3, [r7, #8]
 8004794:	b2da      	uxtb	r2, r3
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800479c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800479e:	6a39      	ldr	r1, [r7, #32]
 80047a0:	68f8      	ldr	r0, [r7, #12]
 80047a2:	f000 fa35 	bl	8004c10 <I2C_WaitOnTXEFlagUntilTimeout>
 80047a6:	4603      	mov	r3, r0
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d00d      	beq.n	80047c8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047b0:	2b04      	cmp	r3, #4
 80047b2:	d107      	bne.n	80047c4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	681a      	ldr	r2, [r3, #0]
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80047c2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80047c4:	2301      	movs	r3, #1
 80047c6:	e035      	b.n	8004834 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	681a      	ldr	r2, [r3, #0]
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80047d6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80047d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047da:	9300      	str	r3, [sp, #0]
 80047dc:	6a3b      	ldr	r3, [r7, #32]
 80047de:	2200      	movs	r2, #0
 80047e0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80047e4:	68f8      	ldr	r0, [r7, #12]
 80047e6:	f000 f93d 	bl	8004a64 <I2C_WaitOnFlagUntilTimeout>
 80047ea:	4603      	mov	r3, r0
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d00d      	beq.n	800480c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80047fe:	d103      	bne.n	8004808 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004806:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004808:	2303      	movs	r3, #3
 800480a:	e013      	b.n	8004834 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800480c:	897b      	ldrh	r3, [r7, #10]
 800480e:	b2db      	uxtb	r3, r3
 8004810:	f043 0301 	orr.w	r3, r3, #1
 8004814:	b2da      	uxtb	r2, r3
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800481c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800481e:	6a3a      	ldr	r2, [r7, #32]
 8004820:	4906      	ldr	r1, [pc, #24]	; (800483c <I2C_RequestMemoryRead+0x1cc>)
 8004822:	68f8      	ldr	r0, [r7, #12]
 8004824:	f000 f975 	bl	8004b12 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004828:	4603      	mov	r3, r0
 800482a:	2b00      	cmp	r3, #0
 800482c:	d001      	beq.n	8004832 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800482e:	2301      	movs	r3, #1
 8004830:	e000      	b.n	8004834 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004832:	2300      	movs	r3, #0
}
 8004834:	4618      	mov	r0, r3
 8004836:	3718      	adds	r7, #24
 8004838:	46bd      	mov	sp, r7
 800483a:	bd80      	pop	{r7, pc}
 800483c:	00010002 	.word	0x00010002

08004840 <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8004840:	b580      	push	{r7, lr}
 8004842:	b086      	sub	sp, #24
 8004844:	af00      	add	r7, sp, #0
 8004846:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800484c:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800484e:	697b      	ldr	r3, [r7, #20]
 8004850:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004854:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004856:	697b      	ldr	r3, [r7, #20]
 8004858:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800485c:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800485e:	697b      	ldr	r3, [r7, #20]
 8004860:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004862:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004864:	697b      	ldr	r3, [r7, #20]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	685a      	ldr	r2, [r3, #4]
 800486a:	697b      	ldr	r3, [r7, #20]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8004872:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004874:	697b      	ldr	r3, [r7, #20]
 8004876:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004878:	2b00      	cmp	r3, #0
 800487a:	d003      	beq.n	8004884 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800487c:	697b      	ldr	r3, [r7, #20]
 800487e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004880:	2200      	movs	r2, #0
 8004882:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8004884:	697b      	ldr	r3, [r7, #20]
 8004886:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004888:	2b00      	cmp	r3, #0
 800488a:	d003      	beq.n	8004894 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800488c:	697b      	ldr	r3, [r7, #20]
 800488e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004890:	2200      	movs	r2, #0
 8004892:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 8004894:	7cfb      	ldrb	r3, [r7, #19]
 8004896:	f003 0321 	and.w	r3, r3, #33	; 0x21
 800489a:	2b21      	cmp	r3, #33	; 0x21
 800489c:	d007      	beq.n	80048ae <I2C_DMAXferCplt+0x6e>
 800489e:	7cfb      	ldrb	r3, [r7, #19]
 80048a0:	f003 0322 	and.w	r3, r3, #34	; 0x22
 80048a4:	2b22      	cmp	r3, #34	; 0x22
 80048a6:	d131      	bne.n	800490c <I2C_DMAXferCplt+0xcc>
 80048a8:	7cbb      	ldrb	r3, [r7, #18]
 80048aa:	2b20      	cmp	r3, #32
 80048ac:	d12e      	bne.n	800490c <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80048ae:	697b      	ldr	r3, [r7, #20]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	685a      	ldr	r2, [r3, #4]
 80048b4:	697b      	ldr	r3, [r7, #20]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80048bc:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 80048be:	697b      	ldr	r3, [r7, #20]
 80048c0:	2200      	movs	r2, #0
 80048c2:	855a      	strh	r2, [r3, #42]	; 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80048c4:	7cfb      	ldrb	r3, [r7, #19]
 80048c6:	2b29      	cmp	r3, #41	; 0x29
 80048c8:	d10a      	bne.n	80048e0 <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80048ca:	697b      	ldr	r3, [r7, #20]
 80048cc:	2221      	movs	r2, #33	; 0x21
 80048ce:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80048d0:	697b      	ldr	r3, [r7, #20]
 80048d2:	2228      	movs	r2, #40	; 0x28
 80048d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80048d8:	6978      	ldr	r0, [r7, #20]
 80048da:	f7ff fe15 	bl	8004508 <HAL_I2C_SlaveTxCpltCallback>
 80048de:	e00c      	b.n	80048fa <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80048e0:	7cfb      	ldrb	r3, [r7, #19]
 80048e2:	2b2a      	cmp	r3, #42	; 0x2a
 80048e4:	d109      	bne.n	80048fa <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80048e6:	697b      	ldr	r3, [r7, #20]
 80048e8:	2222      	movs	r2, #34	; 0x22
 80048ea:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80048ec:	697b      	ldr	r3, [r7, #20]
 80048ee:	2228      	movs	r2, #40	; 0x28
 80048f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80048f4:	6978      	ldr	r0, [r7, #20]
 80048f6:	f7ff fe11 	bl	800451c <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80048fa:	697b      	ldr	r3, [r7, #20]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	685a      	ldr	r2, [r3, #4]
 8004900:	697b      	ldr	r3, [r7, #20]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8004908:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800490a:	e06a      	b.n	80049e2 <I2C_DMAXferCplt+0x1a2>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 800490c:	697b      	ldr	r3, [r7, #20]
 800490e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004912:	b2db      	uxtb	r3, r3
 8004914:	2b00      	cmp	r3, #0
 8004916:	d064      	beq.n	80049e2 <I2C_DMAXferCplt+0x1a2>
    if (hi2c->XferCount == (uint16_t)1)
 8004918:	697b      	ldr	r3, [r7, #20]
 800491a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800491c:	b29b      	uxth	r3, r3
 800491e:	2b01      	cmp	r3, #1
 8004920:	d107      	bne.n	8004932 <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004922:	697b      	ldr	r3, [r7, #20]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	681a      	ldr	r2, [r3, #0]
 8004928:	697b      	ldr	r3, [r7, #20]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004930:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004932:	697b      	ldr	r3, [r7, #20]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	685a      	ldr	r2, [r3, #4]
 8004938:	697b      	ldr	r3, [r7, #20]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8004940:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004948:	d009      	beq.n	800495e <I2C_DMAXferCplt+0x11e>
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	2b08      	cmp	r3, #8
 800494e:	d006      	beq.n	800495e <I2C_DMAXferCplt+0x11e>
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8004956:	d002      	beq.n	800495e <I2C_DMAXferCplt+0x11e>
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	2b20      	cmp	r3, #32
 800495c:	d107      	bne.n	800496e <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800495e:	697b      	ldr	r3, [r7, #20]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	681a      	ldr	r2, [r3, #0]
 8004964:	697b      	ldr	r3, [r7, #20]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800496c:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800496e:	697b      	ldr	r3, [r7, #20]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	685a      	ldr	r2, [r3, #4]
 8004974:	697b      	ldr	r3, [r7, #20]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800497c:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800497e:	697b      	ldr	r3, [r7, #20]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	685a      	ldr	r2, [r3, #4]
 8004984:	697b      	ldr	r3, [r7, #20]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800498c:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 800498e:	697b      	ldr	r3, [r7, #20]
 8004990:	2200      	movs	r2, #0
 8004992:	855a      	strh	r2, [r3, #42]	; 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004994:	697b      	ldr	r3, [r7, #20]
 8004996:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004998:	2b00      	cmp	r3, #0
 800499a:	d003      	beq.n	80049a4 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 800499c:	6978      	ldr	r0, [r7, #20]
 800499e:	f7ff fdc7 	bl	8004530 <HAL_I2C_ErrorCallback>
}
 80049a2:	e01e      	b.n	80049e2 <I2C_DMAXferCplt+0x1a2>
      hi2c->State = HAL_I2C_STATE_READY;
 80049a4:	697b      	ldr	r3, [r7, #20]
 80049a6:	2220      	movs	r2, #32
 80049a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80049ac:	697b      	ldr	r3, [r7, #20]
 80049ae:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80049b2:	b2db      	uxtb	r3, r3
 80049b4:	2b40      	cmp	r3, #64	; 0x40
 80049b6:	d10a      	bne.n	80049ce <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80049b8:	697b      	ldr	r3, [r7, #20]
 80049ba:	2200      	movs	r2, #0
 80049bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 80049c0:	697b      	ldr	r3, [r7, #20]
 80049c2:	2200      	movs	r2, #0
 80049c4:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 80049c6:	6978      	ldr	r0, [r7, #20]
 80049c8:	f7fc fc4a 	bl	8001260 <HAL_I2C_MemRxCpltCallback>
}
 80049cc:	e009      	b.n	80049e2 <I2C_DMAXferCplt+0x1a2>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80049ce:	697b      	ldr	r3, [r7, #20]
 80049d0:	2200      	movs	r2, #0
 80049d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80049d6:	697b      	ldr	r3, [r7, #20]
 80049d8:	2212      	movs	r2, #18
 80049da:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 80049dc:	6978      	ldr	r0, [r7, #20]
 80049de:	f7ff fd89 	bl	80044f4 <HAL_I2C_MasterRxCpltCallback>
}
 80049e2:	bf00      	nop
 80049e4:	3718      	adds	r7, #24
 80049e6:	46bd      	mov	sp, r7
 80049e8:	bd80      	pop	{r7, pc}

080049ea <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 80049ea:	b580      	push	{r7, lr}
 80049ec:	b084      	sub	sp, #16
 80049ee:	af00      	add	r7, sp, #0
 80049f0:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049f6:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d003      	beq.n	8004a08 <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a04:	2200      	movs	r2, #0
 8004a06:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d003      	beq.n	8004a18 <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a14:	2200      	movs	r2, #0
 8004a16:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8004a18:	6878      	ldr	r0, [r7, #4]
 8004a1a:	f7fe fb31 	bl	8003080 <HAL_DMA_GetError>
 8004a1e:	4603      	mov	r3, r0
 8004a20:	2b02      	cmp	r3, #2
 8004a22:	d01b      	beq.n	8004a5c <I2C_DMAError+0x72>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	681a      	ldr	r2, [r3, #0]
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a32:	601a      	str	r2, [r3, #0]

    hi2c->XferCount = 0U;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	2200      	movs	r2, #0
 8004a38:	855a      	strh	r2, [r3, #42]	; 0x2a

    hi2c->State = HAL_I2C_STATE_READY;
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	2220      	movs	r2, #32
 8004a3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	2200      	movs	r2, #0
 8004a46:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a4e:	f043 0210 	orr.w	r2, r3, #16
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	641a      	str	r2, [r3, #64]	; 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8004a56:	68f8      	ldr	r0, [r7, #12]
 8004a58:	f7ff fd6a 	bl	8004530 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004a5c:	bf00      	nop
 8004a5e:	3710      	adds	r7, #16
 8004a60:	46bd      	mov	sp, r7
 8004a62:	bd80      	pop	{r7, pc}

08004a64 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b084      	sub	sp, #16
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	60f8      	str	r0, [r7, #12]
 8004a6c:	60b9      	str	r1, [r7, #8]
 8004a6e:	603b      	str	r3, [r7, #0]
 8004a70:	4613      	mov	r3, r2
 8004a72:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004a74:	e025      	b.n	8004ac2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a76:	683b      	ldr	r3, [r7, #0]
 8004a78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a7c:	d021      	beq.n	8004ac2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a7e:	f7fd fc99 	bl	80023b4 <HAL_GetTick>
 8004a82:	4602      	mov	r2, r0
 8004a84:	69bb      	ldr	r3, [r7, #24]
 8004a86:	1ad3      	subs	r3, r2, r3
 8004a88:	683a      	ldr	r2, [r7, #0]
 8004a8a:	429a      	cmp	r2, r3
 8004a8c:	d302      	bcc.n	8004a94 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004a8e:	683b      	ldr	r3, [r7, #0]
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d116      	bne.n	8004ac2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	2200      	movs	r2, #0
 8004a98:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	2220      	movs	r2, #32
 8004a9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aae:	f043 0220 	orr.w	r2, r3, #32
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	2200      	movs	r2, #0
 8004aba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004abe:	2301      	movs	r3, #1
 8004ac0:	e023      	b.n	8004b0a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004ac2:	68bb      	ldr	r3, [r7, #8]
 8004ac4:	0c1b      	lsrs	r3, r3, #16
 8004ac6:	b2db      	uxtb	r3, r3
 8004ac8:	2b01      	cmp	r3, #1
 8004aca:	d10d      	bne.n	8004ae8 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	695b      	ldr	r3, [r3, #20]
 8004ad2:	43da      	mvns	r2, r3
 8004ad4:	68bb      	ldr	r3, [r7, #8]
 8004ad6:	4013      	ands	r3, r2
 8004ad8:	b29b      	uxth	r3, r3
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	bf0c      	ite	eq
 8004ade:	2301      	moveq	r3, #1
 8004ae0:	2300      	movne	r3, #0
 8004ae2:	b2db      	uxtb	r3, r3
 8004ae4:	461a      	mov	r2, r3
 8004ae6:	e00c      	b.n	8004b02 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	699b      	ldr	r3, [r3, #24]
 8004aee:	43da      	mvns	r2, r3
 8004af0:	68bb      	ldr	r3, [r7, #8]
 8004af2:	4013      	ands	r3, r2
 8004af4:	b29b      	uxth	r3, r3
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	bf0c      	ite	eq
 8004afa:	2301      	moveq	r3, #1
 8004afc:	2300      	movne	r3, #0
 8004afe:	b2db      	uxtb	r3, r3
 8004b00:	461a      	mov	r2, r3
 8004b02:	79fb      	ldrb	r3, [r7, #7]
 8004b04:	429a      	cmp	r2, r3
 8004b06:	d0b6      	beq.n	8004a76 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004b08:	2300      	movs	r3, #0
}
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	3710      	adds	r7, #16
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	bd80      	pop	{r7, pc}

08004b12 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004b12:	b580      	push	{r7, lr}
 8004b14:	b084      	sub	sp, #16
 8004b16:	af00      	add	r7, sp, #0
 8004b18:	60f8      	str	r0, [r7, #12]
 8004b1a:	60b9      	str	r1, [r7, #8]
 8004b1c:	607a      	str	r2, [r7, #4]
 8004b1e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004b20:	e051      	b.n	8004bc6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	695b      	ldr	r3, [r3, #20]
 8004b28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b2c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004b30:	d123      	bne.n	8004b7a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	681a      	ldr	r2, [r3, #0]
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b40:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004b4a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	2200      	movs	r2, #0
 8004b50:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	2220      	movs	r2, #32
 8004b56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b66:	f043 0204 	orr.w	r2, r3, #4
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	2200      	movs	r2, #0
 8004b72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004b76:	2301      	movs	r3, #1
 8004b78:	e046      	b.n	8004c08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b80:	d021      	beq.n	8004bc6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b82:	f7fd fc17 	bl	80023b4 <HAL_GetTick>
 8004b86:	4602      	mov	r2, r0
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	1ad3      	subs	r3, r2, r3
 8004b8c:	687a      	ldr	r2, [r7, #4]
 8004b8e:	429a      	cmp	r2, r3
 8004b90:	d302      	bcc.n	8004b98 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d116      	bne.n	8004bc6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	2220      	movs	r2, #32
 8004ba2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	2200      	movs	r2, #0
 8004baa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bb2:	f043 0220 	orr.w	r2, r3, #32
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	e020      	b.n	8004c08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004bc6:	68bb      	ldr	r3, [r7, #8]
 8004bc8:	0c1b      	lsrs	r3, r3, #16
 8004bca:	b2db      	uxtb	r3, r3
 8004bcc:	2b01      	cmp	r3, #1
 8004bce:	d10c      	bne.n	8004bea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	695b      	ldr	r3, [r3, #20]
 8004bd6:	43da      	mvns	r2, r3
 8004bd8:	68bb      	ldr	r3, [r7, #8]
 8004bda:	4013      	ands	r3, r2
 8004bdc:	b29b      	uxth	r3, r3
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	bf14      	ite	ne
 8004be2:	2301      	movne	r3, #1
 8004be4:	2300      	moveq	r3, #0
 8004be6:	b2db      	uxtb	r3, r3
 8004be8:	e00b      	b.n	8004c02 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	699b      	ldr	r3, [r3, #24]
 8004bf0:	43da      	mvns	r2, r3
 8004bf2:	68bb      	ldr	r3, [r7, #8]
 8004bf4:	4013      	ands	r3, r2
 8004bf6:	b29b      	uxth	r3, r3
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	bf14      	ite	ne
 8004bfc:	2301      	movne	r3, #1
 8004bfe:	2300      	moveq	r3, #0
 8004c00:	b2db      	uxtb	r3, r3
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d18d      	bne.n	8004b22 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004c06:	2300      	movs	r3, #0
}
 8004c08:	4618      	mov	r0, r3
 8004c0a:	3710      	adds	r7, #16
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	bd80      	pop	{r7, pc}

08004c10 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b084      	sub	sp, #16
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	60f8      	str	r0, [r7, #12]
 8004c18:	60b9      	str	r1, [r7, #8]
 8004c1a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004c1c:	e02d      	b.n	8004c7a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004c1e:	68f8      	ldr	r0, [r7, #12]
 8004c20:	f000 f8ce 	bl	8004dc0 <I2C_IsAcknowledgeFailed>
 8004c24:	4603      	mov	r3, r0
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d001      	beq.n	8004c2e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004c2a:	2301      	movs	r3, #1
 8004c2c:	e02d      	b.n	8004c8a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c2e:	68bb      	ldr	r3, [r7, #8]
 8004c30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c34:	d021      	beq.n	8004c7a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c36:	f7fd fbbd 	bl	80023b4 <HAL_GetTick>
 8004c3a:	4602      	mov	r2, r0
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	1ad3      	subs	r3, r2, r3
 8004c40:	68ba      	ldr	r2, [r7, #8]
 8004c42:	429a      	cmp	r2, r3
 8004c44:	d302      	bcc.n	8004c4c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004c46:	68bb      	ldr	r3, [r7, #8]
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d116      	bne.n	8004c7a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	2200      	movs	r2, #0
 8004c50:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	2220      	movs	r2, #32
 8004c56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	2200      	movs	r2, #0
 8004c5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c66:	f043 0220 	orr.w	r2, r3, #32
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	2200      	movs	r2, #0
 8004c72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004c76:	2301      	movs	r3, #1
 8004c78:	e007      	b.n	8004c8a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	695b      	ldr	r3, [r3, #20]
 8004c80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c84:	2b80      	cmp	r3, #128	; 0x80
 8004c86:	d1ca      	bne.n	8004c1e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004c88:	2300      	movs	r3, #0
}
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	3710      	adds	r7, #16
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	bd80      	pop	{r7, pc}

08004c92 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004c92:	b580      	push	{r7, lr}
 8004c94:	b084      	sub	sp, #16
 8004c96:	af00      	add	r7, sp, #0
 8004c98:	60f8      	str	r0, [r7, #12]
 8004c9a:	60b9      	str	r1, [r7, #8]
 8004c9c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004c9e:	e02d      	b.n	8004cfc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004ca0:	68f8      	ldr	r0, [r7, #12]
 8004ca2:	f000 f88d 	bl	8004dc0 <I2C_IsAcknowledgeFailed>
 8004ca6:	4603      	mov	r3, r0
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d001      	beq.n	8004cb0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004cac:	2301      	movs	r3, #1
 8004cae:	e02d      	b.n	8004d0c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004cb0:	68bb      	ldr	r3, [r7, #8]
 8004cb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cb6:	d021      	beq.n	8004cfc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004cb8:	f7fd fb7c 	bl	80023b4 <HAL_GetTick>
 8004cbc:	4602      	mov	r2, r0
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	1ad3      	subs	r3, r2, r3
 8004cc2:	68ba      	ldr	r2, [r7, #8]
 8004cc4:	429a      	cmp	r2, r3
 8004cc6:	d302      	bcc.n	8004cce <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004cc8:	68bb      	ldr	r3, [r7, #8]
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d116      	bne.n	8004cfc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	2220      	movs	r2, #32
 8004cd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	2200      	movs	r2, #0
 8004ce0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ce8:	f043 0220 	orr.w	r2, r3, #32
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004cf8:	2301      	movs	r3, #1
 8004cfa:	e007      	b.n	8004d0c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	695b      	ldr	r3, [r3, #20]
 8004d02:	f003 0304 	and.w	r3, r3, #4
 8004d06:	2b04      	cmp	r3, #4
 8004d08:	d1ca      	bne.n	8004ca0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004d0a:	2300      	movs	r3, #0
}
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	3710      	adds	r7, #16
 8004d10:	46bd      	mov	sp, r7
 8004d12:	bd80      	pop	{r7, pc}

08004d14 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	b084      	sub	sp, #16
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	60f8      	str	r0, [r7, #12]
 8004d1c:	60b9      	str	r1, [r7, #8]
 8004d1e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004d20:	e042      	b.n	8004da8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	695b      	ldr	r3, [r3, #20]
 8004d28:	f003 0310 	and.w	r3, r3, #16
 8004d2c:	2b10      	cmp	r3, #16
 8004d2e:	d119      	bne.n	8004d64 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f06f 0210 	mvn.w	r2, #16
 8004d38:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	2220      	movs	r2, #32
 8004d44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004d60:	2301      	movs	r3, #1
 8004d62:	e029      	b.n	8004db8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d64:	f7fd fb26 	bl	80023b4 <HAL_GetTick>
 8004d68:	4602      	mov	r2, r0
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	1ad3      	subs	r3, r2, r3
 8004d6e:	68ba      	ldr	r2, [r7, #8]
 8004d70:	429a      	cmp	r2, r3
 8004d72:	d302      	bcc.n	8004d7a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004d74:	68bb      	ldr	r3, [r7, #8]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d116      	bne.n	8004da8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	2220      	movs	r2, #32
 8004d84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d94:	f043 0220 	orr.w	r2, r3, #32
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	2200      	movs	r2, #0
 8004da0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004da4:	2301      	movs	r3, #1
 8004da6:	e007      	b.n	8004db8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	695b      	ldr	r3, [r3, #20]
 8004dae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004db2:	2b40      	cmp	r3, #64	; 0x40
 8004db4:	d1b5      	bne.n	8004d22 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004db6:	2300      	movs	r3, #0
}
 8004db8:	4618      	mov	r0, r3
 8004dba:	3710      	adds	r7, #16
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	bd80      	pop	{r7, pc}

08004dc0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004dc0:	b480      	push	{r7}
 8004dc2:	b083      	sub	sp, #12
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	695b      	ldr	r3, [r3, #20]
 8004dce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004dd2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004dd6:	d11b      	bne.n	8004e10 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004de0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	2200      	movs	r2, #0
 8004de6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2220      	movs	r2, #32
 8004dec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2200      	movs	r2, #0
 8004df4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dfc:	f043 0204 	orr.w	r2, r3, #4
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2200      	movs	r2, #0
 8004e08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004e0c:	2301      	movs	r3, #1
 8004e0e:	e000      	b.n	8004e12 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004e10:	2300      	movs	r3, #0
}
 8004e12:	4618      	mov	r0, r3
 8004e14:	370c      	adds	r7, #12
 8004e16:	46bd      	mov	sp, r7
 8004e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1c:	4770      	bx	lr
	...

08004e20 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	b086      	sub	sp, #24
 8004e24:	af02      	add	r7, sp, #8
 8004e26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8004e28:	f7fd fac4 	bl	80023b4 <HAL_GetTick>
 8004e2c:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d101      	bne.n	8004e38 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8004e34:	2301      	movs	r3, #1
 8004e36:	e069      	b.n	8004f0c <HAL_QSPI_Init+0xec>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004e3e:	b2db      	uxtb	r3, r3
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d10b      	bne.n	8004e5c <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2200      	movs	r2, #0
 8004e48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8004e4c:	6878      	ldr	r0, [r7, #4]
 8004e4e:	f7fc fefd 	bl	8001c4c <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8004e52:	f241 3188 	movw	r1, #5000	; 0x1388
 8004e56:	6878      	ldr	r0, [r7, #4]
 8004e58:	f000 f85e 	bl	8004f18 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f423 51f8 	bic.w	r1, r3, #7936	; 0x1f00
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	689b      	ldr	r3, [r3, #8]
 8004e6a:	3b01      	subs	r3, #1
 8004e6c:	021a      	lsls	r2, r3, #8
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	430a      	orrs	r2, r1
 8004e74:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e7a:	9300      	str	r3, [sp, #0]
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	2200      	movs	r2, #0
 8004e80:	2120      	movs	r1, #32
 8004e82:	6878      	ldr	r0, [r7, #4]
 8004e84:	f000 f856 	bl	8004f34 <QSPI_WaitFlagStateUntilTimeout>
 8004e88:	4603      	mov	r3, r0
 8004e8a:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8004e8c:	7afb      	ldrb	r3, [r7, #11]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d137      	bne.n	8004f02 <HAL_QSPI_Init+0xe2>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8004e9c:	f023 03d0 	bic.w	r3, r3, #208	; 0xd0
 8004ea0:	687a      	ldr	r2, [r7, #4]
 8004ea2:	6852      	ldr	r2, [r2, #4]
 8004ea4:	0611      	lsls	r1, r2, #24
 8004ea6:	687a      	ldr	r2, [r7, #4]
 8004ea8:	68d2      	ldr	r2, [r2, #12]
 8004eaa:	4311      	orrs	r1, r2
 8004eac:	687a      	ldr	r2, [r7, #4]
 8004eae:	69d2      	ldr	r2, [r2, #28]
 8004eb0:	4311      	orrs	r1, r2
 8004eb2:	687a      	ldr	r2, [r7, #4]
 8004eb4:	6a12      	ldr	r2, [r2, #32]
 8004eb6:	4311      	orrs	r1, r2
 8004eb8:	687a      	ldr	r2, [r7, #4]
 8004eba:	6812      	ldr	r2, [r2, #0]
 8004ebc:	430b      	orrs	r3, r1
 8004ebe:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	685a      	ldr	r2, [r3, #4]
 8004ec6:	4b13      	ldr	r3, [pc, #76]	; (8004f14 <HAL_QSPI_Init+0xf4>)
 8004ec8:	4013      	ands	r3, r2
 8004eca:	687a      	ldr	r2, [r7, #4]
 8004ecc:	6912      	ldr	r2, [r2, #16]
 8004ece:	0411      	lsls	r1, r2, #16
 8004ed0:	687a      	ldr	r2, [r7, #4]
 8004ed2:	6952      	ldr	r2, [r2, #20]
 8004ed4:	4311      	orrs	r1, r2
 8004ed6:	687a      	ldr	r2, [r7, #4]
 8004ed8:	6992      	ldr	r2, [r2, #24]
 8004eda:	4311      	orrs	r1, r2
 8004edc:	687a      	ldr	r2, [r7, #4]
 8004ede:	6812      	ldr	r2, [r2, #0]
 8004ee0:	430b      	orrs	r3, r1
 8004ee2:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	681a      	ldr	r2, [r3, #0]
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f042 0201 	orr.w	r2, r2, #1
 8004ef2:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2200      	movs	r2, #0
 8004ef8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	2201      	movs	r2, #1
 8004efe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	2200      	movs	r2, #0
 8004f06:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 8004f0a:	7afb      	ldrb	r3, [r7, #11]
}
 8004f0c:	4618      	mov	r0, r3
 8004f0e:	3710      	adds	r7, #16
 8004f10:	46bd      	mov	sp, r7
 8004f12:	bd80      	pop	{r7, pc}
 8004f14:	ffe0f8fe 	.word	0xffe0f8fe

08004f18 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8004f18:	b480      	push	{r7}
 8004f1a:	b083      	sub	sp, #12
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	6078      	str	r0, [r7, #4]
 8004f20:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	683a      	ldr	r2, [r7, #0]
 8004f26:	649a      	str	r2, [r3, #72]	; 0x48
}
 8004f28:	bf00      	nop
 8004f2a:	370c      	adds	r7, #12
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f32:	4770      	bx	lr

08004f34 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b084      	sub	sp, #16
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	60f8      	str	r0, [r7, #12]
 8004f3c:	60b9      	str	r1, [r7, #8]
 8004f3e:	603b      	str	r3, [r7, #0]
 8004f40:	4613      	mov	r3, r2
 8004f42:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8004f44:	e01a      	b.n	8004f7c <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f46:	69bb      	ldr	r3, [r7, #24]
 8004f48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f4c:	d016      	beq.n	8004f7c <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f4e:	f7fd fa31 	bl	80023b4 <HAL_GetTick>
 8004f52:	4602      	mov	r2, r0
 8004f54:	683b      	ldr	r3, [r7, #0]
 8004f56:	1ad3      	subs	r3, r2, r3
 8004f58:	69ba      	ldr	r2, [r7, #24]
 8004f5a:	429a      	cmp	r2, r3
 8004f5c:	d302      	bcc.n	8004f64 <QSPI_WaitFlagStateUntilTimeout+0x30>
 8004f5e:	69bb      	ldr	r3, [r7, #24]
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d10b      	bne.n	8004f7c <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	2204      	movs	r2, #4
 8004f68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f70:	f043 0201 	orr.w	r2, r3, #1
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	645a      	str	r2, [r3, #68]	; 0x44

        return HAL_ERROR;
 8004f78:	2301      	movs	r3, #1
 8004f7a:	e00e      	b.n	8004f9a <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	689a      	ldr	r2, [r3, #8]
 8004f82:	68bb      	ldr	r3, [r7, #8]
 8004f84:	4013      	ands	r3, r2
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	bf14      	ite	ne
 8004f8a:	2301      	movne	r3, #1
 8004f8c:	2300      	moveq	r3, #0
 8004f8e:	b2db      	uxtb	r3, r3
 8004f90:	461a      	mov	r2, r3
 8004f92:	79fb      	ldrb	r3, [r7, #7]
 8004f94:	429a      	cmp	r2, r3
 8004f96:	d1d6      	bne.n	8004f46 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004f98:	2300      	movs	r3, #0
}
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	3710      	adds	r7, #16
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	bd80      	pop	{r7, pc}
	...

08004fa4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b084      	sub	sp, #16
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	6078      	str	r0, [r7, #4]
 8004fac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d101      	bne.n	8004fb8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004fb4:	2301      	movs	r3, #1
 8004fb6:	e0cc      	b.n	8005152 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004fb8:	4b68      	ldr	r3, [pc, #416]	; (800515c <HAL_RCC_ClockConfig+0x1b8>)
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f003 030f 	and.w	r3, r3, #15
 8004fc0:	683a      	ldr	r2, [r7, #0]
 8004fc2:	429a      	cmp	r2, r3
 8004fc4:	d90c      	bls.n	8004fe0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004fc6:	4b65      	ldr	r3, [pc, #404]	; (800515c <HAL_RCC_ClockConfig+0x1b8>)
 8004fc8:	683a      	ldr	r2, [r7, #0]
 8004fca:	b2d2      	uxtb	r2, r2
 8004fcc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004fce:	4b63      	ldr	r3, [pc, #396]	; (800515c <HAL_RCC_ClockConfig+0x1b8>)
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	f003 030f 	and.w	r3, r3, #15
 8004fd6:	683a      	ldr	r2, [r7, #0]
 8004fd8:	429a      	cmp	r2, r3
 8004fda:	d001      	beq.n	8004fe0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004fdc:	2301      	movs	r3, #1
 8004fde:	e0b8      	b.n	8005152 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f003 0302 	and.w	r3, r3, #2
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d020      	beq.n	800502e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f003 0304 	and.w	r3, r3, #4
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d005      	beq.n	8005004 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004ff8:	4b59      	ldr	r3, [pc, #356]	; (8005160 <HAL_RCC_ClockConfig+0x1bc>)
 8004ffa:	689b      	ldr	r3, [r3, #8]
 8004ffc:	4a58      	ldr	r2, [pc, #352]	; (8005160 <HAL_RCC_ClockConfig+0x1bc>)
 8004ffe:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005002:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f003 0308 	and.w	r3, r3, #8
 800500c:	2b00      	cmp	r3, #0
 800500e:	d005      	beq.n	800501c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005010:	4b53      	ldr	r3, [pc, #332]	; (8005160 <HAL_RCC_ClockConfig+0x1bc>)
 8005012:	689b      	ldr	r3, [r3, #8]
 8005014:	4a52      	ldr	r2, [pc, #328]	; (8005160 <HAL_RCC_ClockConfig+0x1bc>)
 8005016:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800501a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800501c:	4b50      	ldr	r3, [pc, #320]	; (8005160 <HAL_RCC_ClockConfig+0x1bc>)
 800501e:	689b      	ldr	r3, [r3, #8]
 8005020:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	689b      	ldr	r3, [r3, #8]
 8005028:	494d      	ldr	r1, [pc, #308]	; (8005160 <HAL_RCC_ClockConfig+0x1bc>)
 800502a:	4313      	orrs	r3, r2
 800502c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f003 0301 	and.w	r3, r3, #1
 8005036:	2b00      	cmp	r3, #0
 8005038:	d044      	beq.n	80050c4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	685b      	ldr	r3, [r3, #4]
 800503e:	2b01      	cmp	r3, #1
 8005040:	d107      	bne.n	8005052 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005042:	4b47      	ldr	r3, [pc, #284]	; (8005160 <HAL_RCC_ClockConfig+0x1bc>)
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800504a:	2b00      	cmp	r3, #0
 800504c:	d119      	bne.n	8005082 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800504e:	2301      	movs	r3, #1
 8005050:	e07f      	b.n	8005152 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	685b      	ldr	r3, [r3, #4]
 8005056:	2b02      	cmp	r3, #2
 8005058:	d003      	beq.n	8005062 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800505e:	2b03      	cmp	r3, #3
 8005060:	d107      	bne.n	8005072 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005062:	4b3f      	ldr	r3, [pc, #252]	; (8005160 <HAL_RCC_ClockConfig+0x1bc>)
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800506a:	2b00      	cmp	r3, #0
 800506c:	d109      	bne.n	8005082 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800506e:	2301      	movs	r3, #1
 8005070:	e06f      	b.n	8005152 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005072:	4b3b      	ldr	r3, [pc, #236]	; (8005160 <HAL_RCC_ClockConfig+0x1bc>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f003 0302 	and.w	r3, r3, #2
 800507a:	2b00      	cmp	r3, #0
 800507c:	d101      	bne.n	8005082 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800507e:	2301      	movs	r3, #1
 8005080:	e067      	b.n	8005152 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005082:	4b37      	ldr	r3, [pc, #220]	; (8005160 <HAL_RCC_ClockConfig+0x1bc>)
 8005084:	689b      	ldr	r3, [r3, #8]
 8005086:	f023 0203 	bic.w	r2, r3, #3
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	685b      	ldr	r3, [r3, #4]
 800508e:	4934      	ldr	r1, [pc, #208]	; (8005160 <HAL_RCC_ClockConfig+0x1bc>)
 8005090:	4313      	orrs	r3, r2
 8005092:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005094:	f7fd f98e 	bl	80023b4 <HAL_GetTick>
 8005098:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800509a:	e00a      	b.n	80050b2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800509c:	f7fd f98a 	bl	80023b4 <HAL_GetTick>
 80050a0:	4602      	mov	r2, r0
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	1ad3      	subs	r3, r2, r3
 80050a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80050aa:	4293      	cmp	r3, r2
 80050ac:	d901      	bls.n	80050b2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80050ae:	2303      	movs	r3, #3
 80050b0:	e04f      	b.n	8005152 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80050b2:	4b2b      	ldr	r3, [pc, #172]	; (8005160 <HAL_RCC_ClockConfig+0x1bc>)
 80050b4:	689b      	ldr	r3, [r3, #8]
 80050b6:	f003 020c 	and.w	r2, r3, #12
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	685b      	ldr	r3, [r3, #4]
 80050be:	009b      	lsls	r3, r3, #2
 80050c0:	429a      	cmp	r2, r3
 80050c2:	d1eb      	bne.n	800509c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80050c4:	4b25      	ldr	r3, [pc, #148]	; (800515c <HAL_RCC_ClockConfig+0x1b8>)
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f003 030f 	and.w	r3, r3, #15
 80050cc:	683a      	ldr	r2, [r7, #0]
 80050ce:	429a      	cmp	r2, r3
 80050d0:	d20c      	bcs.n	80050ec <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80050d2:	4b22      	ldr	r3, [pc, #136]	; (800515c <HAL_RCC_ClockConfig+0x1b8>)
 80050d4:	683a      	ldr	r2, [r7, #0]
 80050d6:	b2d2      	uxtb	r2, r2
 80050d8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80050da:	4b20      	ldr	r3, [pc, #128]	; (800515c <HAL_RCC_ClockConfig+0x1b8>)
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f003 030f 	and.w	r3, r3, #15
 80050e2:	683a      	ldr	r2, [r7, #0]
 80050e4:	429a      	cmp	r2, r3
 80050e6:	d001      	beq.n	80050ec <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80050e8:	2301      	movs	r3, #1
 80050ea:	e032      	b.n	8005152 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f003 0304 	and.w	r3, r3, #4
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d008      	beq.n	800510a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80050f8:	4b19      	ldr	r3, [pc, #100]	; (8005160 <HAL_RCC_ClockConfig+0x1bc>)
 80050fa:	689b      	ldr	r3, [r3, #8]
 80050fc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	68db      	ldr	r3, [r3, #12]
 8005104:	4916      	ldr	r1, [pc, #88]	; (8005160 <HAL_RCC_ClockConfig+0x1bc>)
 8005106:	4313      	orrs	r3, r2
 8005108:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f003 0308 	and.w	r3, r3, #8
 8005112:	2b00      	cmp	r3, #0
 8005114:	d009      	beq.n	800512a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005116:	4b12      	ldr	r3, [pc, #72]	; (8005160 <HAL_RCC_ClockConfig+0x1bc>)
 8005118:	689b      	ldr	r3, [r3, #8]
 800511a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	691b      	ldr	r3, [r3, #16]
 8005122:	00db      	lsls	r3, r3, #3
 8005124:	490e      	ldr	r1, [pc, #56]	; (8005160 <HAL_RCC_ClockConfig+0x1bc>)
 8005126:	4313      	orrs	r3, r2
 8005128:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800512a:	f000 fb7f 	bl	800582c <HAL_RCC_GetSysClockFreq>
 800512e:	4602      	mov	r2, r0
 8005130:	4b0b      	ldr	r3, [pc, #44]	; (8005160 <HAL_RCC_ClockConfig+0x1bc>)
 8005132:	689b      	ldr	r3, [r3, #8]
 8005134:	091b      	lsrs	r3, r3, #4
 8005136:	f003 030f 	and.w	r3, r3, #15
 800513a:	490a      	ldr	r1, [pc, #40]	; (8005164 <HAL_RCC_ClockConfig+0x1c0>)
 800513c:	5ccb      	ldrb	r3, [r1, r3]
 800513e:	fa22 f303 	lsr.w	r3, r2, r3
 8005142:	4a09      	ldr	r2, [pc, #36]	; (8005168 <HAL_RCC_ClockConfig+0x1c4>)
 8005144:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005146:	4b09      	ldr	r3, [pc, #36]	; (800516c <HAL_RCC_ClockConfig+0x1c8>)
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	4618      	mov	r0, r3
 800514c:	f7fd f8ee 	bl	800232c <HAL_InitTick>

  return HAL_OK;
 8005150:	2300      	movs	r3, #0
}
 8005152:	4618      	mov	r0, r3
 8005154:	3710      	adds	r7, #16
 8005156:	46bd      	mov	sp, r7
 8005158:	bd80      	pop	{r7, pc}
 800515a:	bf00      	nop
 800515c:	40023c00 	.word	0x40023c00
 8005160:	40023800 	.word	0x40023800
 8005164:	0800a044 	.word	0x0800a044
 8005168:	2000000c 	.word	0x2000000c
 800516c:	20000010 	.word	0x20000010

08005170 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005170:	b480      	push	{r7}
 8005172:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005174:	4b03      	ldr	r3, [pc, #12]	; (8005184 <HAL_RCC_GetHCLKFreq+0x14>)
 8005176:	681b      	ldr	r3, [r3, #0]
}
 8005178:	4618      	mov	r0, r3
 800517a:	46bd      	mov	sp, r7
 800517c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005180:	4770      	bx	lr
 8005182:	bf00      	nop
 8005184:	2000000c 	.word	0x2000000c

08005188 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005188:	b580      	push	{r7, lr}
 800518a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800518c:	f7ff fff0 	bl	8005170 <HAL_RCC_GetHCLKFreq>
 8005190:	4602      	mov	r2, r0
 8005192:	4b05      	ldr	r3, [pc, #20]	; (80051a8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005194:	689b      	ldr	r3, [r3, #8]
 8005196:	0a9b      	lsrs	r3, r3, #10
 8005198:	f003 0307 	and.w	r3, r3, #7
 800519c:	4903      	ldr	r1, [pc, #12]	; (80051ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800519e:	5ccb      	ldrb	r3, [r1, r3]
 80051a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80051a4:	4618      	mov	r0, r3
 80051a6:	bd80      	pop	{r7, pc}
 80051a8:	40023800 	.word	0x40023800
 80051ac:	0800a054 	.word	0x0800a054

080051b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80051b0:	b580      	push	{r7, lr}
 80051b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80051b4:	f7ff ffdc 	bl	8005170 <HAL_RCC_GetHCLKFreq>
 80051b8:	4602      	mov	r2, r0
 80051ba:	4b05      	ldr	r3, [pc, #20]	; (80051d0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80051bc:	689b      	ldr	r3, [r3, #8]
 80051be:	0b5b      	lsrs	r3, r3, #13
 80051c0:	f003 0307 	and.w	r3, r3, #7
 80051c4:	4903      	ldr	r1, [pc, #12]	; (80051d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80051c6:	5ccb      	ldrb	r3, [r1, r3]
 80051c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80051cc:	4618      	mov	r0, r3
 80051ce:	bd80      	pop	{r7, pc}
 80051d0:	40023800 	.word	0x40023800
 80051d4:	0800a054 	.word	0x0800a054

080051d8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80051d8:	b580      	push	{r7, lr}
 80051da:	b08c      	sub	sp, #48	; 0x30
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80051e0:	2300      	movs	r3, #0
 80051e2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 80051e4:	2300      	movs	r3, #0
 80051e6:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 80051e8:	2300      	movs	r3, #0
 80051ea:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 80051ec:	2300      	movs	r3, #0
 80051ee:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 80051f0:	2300      	movs	r3, #0
 80051f2:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 80051f4:	2300      	movs	r3, #0
 80051f6:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 80051f8:	2300      	movs	r3, #0
 80051fa:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 80051fc:	2300      	movs	r3, #0
 80051fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 8005200:	2300      	movs	r3, #0
 8005202:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	f003 0301 	and.w	r3, r3, #1
 800520c:	2b00      	cmp	r3, #0
 800520e:	d010      	beq.n	8005232 <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8005210:	4b6f      	ldr	r3, [pc, #444]	; (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8005212:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005216:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800521e:	496c      	ldr	r1, [pc, #432]	; (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8005220:	4313      	orrs	r3, r2
 8005222:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800522a:	2b00      	cmp	r3, #0
 800522c:	d101      	bne.n	8005232 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 800522e:	2301      	movs	r3, #1
 8005230:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f003 0302 	and.w	r3, r3, #2
 800523a:	2b00      	cmp	r3, #0
 800523c:	d010      	beq.n	8005260 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 800523e:	4b64      	ldr	r3, [pc, #400]	; (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8005240:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005244:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800524c:	4960      	ldr	r1, [pc, #384]	; (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800524e:	4313      	orrs	r3, r2
 8005250:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005258:	2b00      	cmp	r3, #0
 800525a:	d101      	bne.n	8005260 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 800525c:	2301      	movs	r3, #1
 800525e:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f003 0304 	and.w	r3, r3, #4
 8005268:	2b00      	cmp	r3, #0
 800526a:	d017      	beq.n	800529c <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800526c:	4b58      	ldr	r3, [pc, #352]	; (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800526e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005272:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800527a:	4955      	ldr	r1, [pc, #340]	; (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800527c:	4313      	orrs	r3, r2
 800527e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005286:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800528a:	d101      	bne.n	8005290 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 800528c:	2301      	movs	r3, #1
 800528e:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005294:	2b00      	cmp	r3, #0
 8005296:	d101      	bne.n	800529c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8005298:	2301      	movs	r3, #1
 800529a:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f003 0308 	and.w	r3, r3, #8
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d017      	beq.n	80052d8 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80052a8:	4b49      	ldr	r3, [pc, #292]	; (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80052aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80052ae:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052b6:	4946      	ldr	r1, [pc, #280]	; (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80052b8:	4313      	orrs	r3, r2
 80052ba:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052c2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80052c6:	d101      	bne.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 80052c8:	2301      	movs	r3, #1
 80052ca:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d101      	bne.n	80052d8 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 80052d4:	2301      	movs	r3, #1
 80052d6:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f003 0320 	and.w	r3, r3, #32
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	f000 808a 	beq.w	80053fa <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80052e6:	2300      	movs	r3, #0
 80052e8:	60bb      	str	r3, [r7, #8]
 80052ea:	4b39      	ldr	r3, [pc, #228]	; (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80052ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052ee:	4a38      	ldr	r2, [pc, #224]	; (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80052f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80052f4:	6413      	str	r3, [r2, #64]	; 0x40
 80052f6:	4b36      	ldr	r3, [pc, #216]	; (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80052f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80052fe:	60bb      	str	r3, [r7, #8]
 8005300:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005302:	4b34      	ldr	r3, [pc, #208]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	4a33      	ldr	r2, [pc, #204]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8005308:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800530c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800530e:	f7fd f851 	bl	80023b4 <HAL_GetTick>
 8005312:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005314:	e008      	b.n	8005328 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8005316:	f7fd f84d 	bl	80023b4 <HAL_GetTick>
 800531a:	4602      	mov	r2, r0
 800531c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800531e:	1ad3      	subs	r3, r2, r3
 8005320:	2b02      	cmp	r3, #2
 8005322:	d901      	bls.n	8005328 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8005324:	2303      	movs	r3, #3
 8005326:	e278      	b.n	800581a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005328:	4b2a      	ldr	r3, [pc, #168]	; (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005330:	2b00      	cmp	r3, #0
 8005332:	d0f0      	beq.n	8005316 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005334:	4b26      	ldr	r3, [pc, #152]	; (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8005336:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005338:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800533c:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800533e:	6a3b      	ldr	r3, [r7, #32]
 8005340:	2b00      	cmp	r3, #0
 8005342:	d02f      	beq.n	80053a4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005348:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800534c:	6a3a      	ldr	r2, [r7, #32]
 800534e:	429a      	cmp	r2, r3
 8005350:	d028      	beq.n	80053a4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005352:	4b1f      	ldr	r3, [pc, #124]	; (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8005354:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005356:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800535a:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800535c:	4b1e      	ldr	r3, [pc, #120]	; (80053d8 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 800535e:	2201      	movs	r2, #1
 8005360:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005362:	4b1d      	ldr	r3, [pc, #116]	; (80053d8 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8005364:	2200      	movs	r2, #0
 8005366:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005368:	4a19      	ldr	r2, [pc, #100]	; (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800536a:	6a3b      	ldr	r3, [r7, #32]
 800536c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800536e:	4b18      	ldr	r3, [pc, #96]	; (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8005370:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005372:	f003 0301 	and.w	r3, r3, #1
 8005376:	2b01      	cmp	r3, #1
 8005378:	d114      	bne.n	80053a4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800537a:	f7fd f81b 	bl	80023b4 <HAL_GetTick>
 800537e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005380:	e00a      	b.n	8005398 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005382:	f7fd f817 	bl	80023b4 <HAL_GetTick>
 8005386:	4602      	mov	r2, r0
 8005388:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800538a:	1ad3      	subs	r3, r2, r3
 800538c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005390:	4293      	cmp	r3, r2
 8005392:	d901      	bls.n	8005398 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8005394:	2303      	movs	r3, #3
 8005396:	e240      	b.n	800581a <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005398:	4b0d      	ldr	r3, [pc, #52]	; (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800539a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800539c:	f003 0302 	and.w	r3, r3, #2
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d0ee      	beq.n	8005382 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053a8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80053ac:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80053b0:	d114      	bne.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0x204>
 80053b2:	4b07      	ldr	r3, [pc, #28]	; (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80053b4:	689b      	ldr	r3, [r3, #8]
 80053b6:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053be:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80053c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053c6:	4902      	ldr	r1, [pc, #8]	; (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80053c8:	4313      	orrs	r3, r2
 80053ca:	608b      	str	r3, [r1, #8]
 80053cc:	e00c      	b.n	80053e8 <HAL_RCCEx_PeriphCLKConfig+0x210>
 80053ce:	bf00      	nop
 80053d0:	40023800 	.word	0x40023800
 80053d4:	40007000 	.word	0x40007000
 80053d8:	42470e40 	.word	0x42470e40
 80053dc:	4b4a      	ldr	r3, [pc, #296]	; (8005508 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80053de:	689b      	ldr	r3, [r3, #8]
 80053e0:	4a49      	ldr	r2, [pc, #292]	; (8005508 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80053e2:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80053e6:	6093      	str	r3, [r2, #8]
 80053e8:	4b47      	ldr	r3, [pc, #284]	; (8005508 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80053ea:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80053f4:	4944      	ldr	r1, [pc, #272]	; (8005508 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80053f6:	4313      	orrs	r3, r2
 80053f8:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f003 0310 	and.w	r3, r3, #16
 8005402:	2b00      	cmp	r3, #0
 8005404:	d004      	beq.n	8005410 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 800540c:	4b3f      	ldr	r3, [pc, #252]	; (800550c <HAL_RCCEx_PeriphCLKConfig+0x334>)
 800540e:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005418:	2b00      	cmp	r3, #0
 800541a:	d00a      	beq.n	8005432 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 800541c:	4b3a      	ldr	r3, [pc, #232]	; (8005508 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800541e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005422:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800542a:	4937      	ldr	r1, [pc, #220]	; (8005508 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800542c:	4313      	orrs	r3, r2
 800542e:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800543a:	2b00      	cmp	r3, #0
 800543c:	d00a      	beq.n	8005454 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800543e:	4b32      	ldr	r3, [pc, #200]	; (8005508 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8005440:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005444:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800544c:	492e      	ldr	r1, [pc, #184]	; (8005508 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800544e:	4313      	orrs	r3, r2
 8005450:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800545c:	2b00      	cmp	r3, #0
 800545e:	d011      	beq.n	8005484 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005460:	4b29      	ldr	r3, [pc, #164]	; (8005508 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8005462:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005466:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800546e:	4926      	ldr	r1, [pc, #152]	; (8005508 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8005470:	4313      	orrs	r3, r2
 8005472:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800547a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800547e:	d101      	bne.n	8005484 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8005480:	2301      	movs	r3, #1
 8005482:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800548c:	2b00      	cmp	r3, #0
 800548e:	d00a      	beq.n	80054a6 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8005490:	4b1d      	ldr	r3, [pc, #116]	; (8005508 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8005492:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005496:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800549e:	491a      	ldr	r1, [pc, #104]	; (8005508 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80054a0:	4313      	orrs	r3, r2
 80054a2:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d011      	beq.n	80054d6 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 80054b2:	4b15      	ldr	r3, [pc, #84]	; (8005508 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80054b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80054b8:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80054c0:	4911      	ldr	r1, [pc, #68]	; (8005508 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80054c2:	4313      	orrs	r3, r2
 80054c4:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80054cc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80054d0:	d101      	bne.n	80054d6 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 80054d2:	2301      	movs	r3, #1
 80054d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 80054d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054d8:	2b01      	cmp	r3, #1
 80054da:	d005      	beq.n	80054e8 <HAL_RCCEx_PeriphCLKConfig+0x310>
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80054e4:	f040 80ff 	bne.w	80056e6 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80054e8:	4b09      	ldr	r3, [pc, #36]	; (8005510 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80054ea:	2200      	movs	r2, #0
 80054ec:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80054ee:	f7fc ff61 	bl	80023b4 <HAL_GetTick>
 80054f2:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80054f4:	e00e      	b.n	8005514 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80054f6:	f7fc ff5d 	bl	80023b4 <HAL_GetTick>
 80054fa:	4602      	mov	r2, r0
 80054fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054fe:	1ad3      	subs	r3, r2, r3
 8005500:	2b02      	cmp	r3, #2
 8005502:	d907      	bls.n	8005514 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005504:	2303      	movs	r3, #3
 8005506:	e188      	b.n	800581a <HAL_RCCEx_PeriphCLKConfig+0x642>
 8005508:	40023800 	.word	0x40023800
 800550c:	424711e0 	.word	0x424711e0
 8005510:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005514:	4b7e      	ldr	r3, [pc, #504]	; (8005710 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800551c:	2b00      	cmp	r3, #0
 800551e:	d1ea      	bne.n	80054f6 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f003 0301 	and.w	r3, r3, #1
 8005528:	2b00      	cmp	r3, #0
 800552a:	d003      	beq.n	8005534 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005530:	2b00      	cmp	r3, #0
 8005532:	d009      	beq.n	8005548 <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 800553c:	2b00      	cmp	r3, #0
 800553e:	d028      	beq.n	8005592 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005544:	2b00      	cmp	r3, #0
 8005546:	d124      	bne.n	8005592 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8005548:	4b71      	ldr	r3, [pc, #452]	; (8005710 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800554a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800554e:	0c1b      	lsrs	r3, r3, #16
 8005550:	f003 0303 	and.w	r3, r3, #3
 8005554:	3301      	adds	r3, #1
 8005556:	005b      	lsls	r3, r3, #1
 8005558:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800555a:	4b6d      	ldr	r3, [pc, #436]	; (8005710 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800555c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005560:	0e1b      	lsrs	r3, r3, #24
 8005562:	f003 030f 	and.w	r3, r3, #15
 8005566:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	685a      	ldr	r2, [r3, #4]
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	689b      	ldr	r3, [r3, #8]
 8005570:	019b      	lsls	r3, r3, #6
 8005572:	431a      	orrs	r2, r3
 8005574:	69fb      	ldr	r3, [r7, #28]
 8005576:	085b      	lsrs	r3, r3, #1
 8005578:	3b01      	subs	r3, #1
 800557a:	041b      	lsls	r3, r3, #16
 800557c:	431a      	orrs	r2, r3
 800557e:	69bb      	ldr	r3, [r7, #24]
 8005580:	061b      	lsls	r3, r3, #24
 8005582:	431a      	orrs	r2, r3
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	695b      	ldr	r3, [r3, #20]
 8005588:	071b      	lsls	r3, r3, #28
 800558a:	4961      	ldr	r1, [pc, #388]	; (8005710 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800558c:	4313      	orrs	r3, r2
 800558e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f003 0304 	and.w	r3, r3, #4
 800559a:	2b00      	cmp	r3, #0
 800559c:	d004      	beq.n	80055a8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055a2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80055a6:	d00a      	beq.n	80055be <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d035      	beq.n	8005620 <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055b8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80055bc:	d130      	bne.n	8005620 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80055be:	4b54      	ldr	r3, [pc, #336]	; (8005710 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80055c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80055c4:	0c1b      	lsrs	r3, r3, #16
 80055c6:	f003 0303 	and.w	r3, r3, #3
 80055ca:	3301      	adds	r3, #1
 80055cc:	005b      	lsls	r3, r3, #1
 80055ce:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80055d0:	4b4f      	ldr	r3, [pc, #316]	; (8005710 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80055d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80055d6:	0f1b      	lsrs	r3, r3, #28
 80055d8:	f003 0307 	and.w	r3, r3, #7
 80055dc:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	685a      	ldr	r2, [r3, #4]
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	689b      	ldr	r3, [r3, #8]
 80055e6:	019b      	lsls	r3, r3, #6
 80055e8:	431a      	orrs	r2, r3
 80055ea:	69fb      	ldr	r3, [r7, #28]
 80055ec:	085b      	lsrs	r3, r3, #1
 80055ee:	3b01      	subs	r3, #1
 80055f0:	041b      	lsls	r3, r3, #16
 80055f2:	431a      	orrs	r2, r3
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	691b      	ldr	r3, [r3, #16]
 80055f8:	061b      	lsls	r3, r3, #24
 80055fa:	431a      	orrs	r2, r3
 80055fc:	697b      	ldr	r3, [r7, #20]
 80055fe:	071b      	lsls	r3, r3, #28
 8005600:	4943      	ldr	r1, [pc, #268]	; (8005710 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005602:	4313      	orrs	r3, r2
 8005604:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005608:	4b41      	ldr	r3, [pc, #260]	; (8005710 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800560a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800560e:	f023 021f 	bic.w	r2, r3, #31
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005616:	3b01      	subs	r3, #1
 8005618:	493d      	ldr	r1, [pc, #244]	; (8005710 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800561a:	4313      	orrs	r3, r2
 800561c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005628:	2b00      	cmp	r3, #0
 800562a:	d029      	beq.n	8005680 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005630:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005634:	d124      	bne.n	8005680 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8005636:	4b36      	ldr	r3, [pc, #216]	; (8005710 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005638:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800563c:	0c1b      	lsrs	r3, r3, #16
 800563e:	f003 0303 	and.w	r3, r3, #3
 8005642:	3301      	adds	r3, #1
 8005644:	005b      	lsls	r3, r3, #1
 8005646:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005648:	4b31      	ldr	r3, [pc, #196]	; (8005710 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800564a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800564e:	0f1b      	lsrs	r3, r3, #28
 8005650:	f003 0307 	and.w	r3, r3, #7
 8005654:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	685a      	ldr	r2, [r3, #4]
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	689b      	ldr	r3, [r3, #8]
 800565e:	019b      	lsls	r3, r3, #6
 8005660:	431a      	orrs	r2, r3
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	68db      	ldr	r3, [r3, #12]
 8005666:	085b      	lsrs	r3, r3, #1
 8005668:	3b01      	subs	r3, #1
 800566a:	041b      	lsls	r3, r3, #16
 800566c:	431a      	orrs	r2, r3
 800566e:	69bb      	ldr	r3, [r7, #24]
 8005670:	061b      	lsls	r3, r3, #24
 8005672:	431a      	orrs	r2, r3
 8005674:	697b      	ldr	r3, [r7, #20]
 8005676:	071b      	lsls	r3, r3, #28
 8005678:	4925      	ldr	r1, [pc, #148]	; (8005710 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800567a:	4313      	orrs	r3, r2
 800567c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005688:	2b00      	cmp	r3, #0
 800568a:	d016      	beq.n	80056ba <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	685a      	ldr	r2, [r3, #4]
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	689b      	ldr	r3, [r3, #8]
 8005694:	019b      	lsls	r3, r3, #6
 8005696:	431a      	orrs	r2, r3
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	68db      	ldr	r3, [r3, #12]
 800569c:	085b      	lsrs	r3, r3, #1
 800569e:	3b01      	subs	r3, #1
 80056a0:	041b      	lsls	r3, r3, #16
 80056a2:	431a      	orrs	r2, r3
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	691b      	ldr	r3, [r3, #16]
 80056a8:	061b      	lsls	r3, r3, #24
 80056aa:	431a      	orrs	r2, r3
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	695b      	ldr	r3, [r3, #20]
 80056b0:	071b      	lsls	r3, r3, #28
 80056b2:	4917      	ldr	r1, [pc, #92]	; (8005710 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80056b4:	4313      	orrs	r3, r2
 80056b6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80056ba:	4b16      	ldr	r3, [pc, #88]	; (8005714 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 80056bc:	2201      	movs	r2, #1
 80056be:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80056c0:	f7fc fe78 	bl	80023b4 <HAL_GetTick>
 80056c4:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80056c6:	e008      	b.n	80056da <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80056c8:	f7fc fe74 	bl	80023b4 <HAL_GetTick>
 80056cc:	4602      	mov	r2, r0
 80056ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056d0:	1ad3      	subs	r3, r2, r3
 80056d2:	2b02      	cmp	r3, #2
 80056d4:	d901      	bls.n	80056da <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80056d6:	2303      	movs	r3, #3
 80056d8:	e09f      	b.n	800581a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80056da:	4b0d      	ldr	r3, [pc, #52]	; (8005710 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d0f0      	beq.n	80056c8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 80056e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056e8:	2b01      	cmp	r3, #1
 80056ea:	f040 8095 	bne.w	8005818 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80056ee:	4b0a      	ldr	r3, [pc, #40]	; (8005718 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 80056f0:	2200      	movs	r2, #0
 80056f2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80056f4:	f7fc fe5e 	bl	80023b4 <HAL_GetTick>
 80056f8:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80056fa:	e00f      	b.n	800571c <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80056fc:	f7fc fe5a 	bl	80023b4 <HAL_GetTick>
 8005700:	4602      	mov	r2, r0
 8005702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005704:	1ad3      	subs	r3, r2, r3
 8005706:	2b02      	cmp	r3, #2
 8005708:	d908      	bls.n	800571c <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800570a:	2303      	movs	r3, #3
 800570c:	e085      	b.n	800581a <HAL_RCCEx_PeriphCLKConfig+0x642>
 800570e:	bf00      	nop
 8005710:	40023800 	.word	0x40023800
 8005714:	42470068 	.word	0x42470068
 8005718:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800571c:	4b41      	ldr	r3, [pc, #260]	; (8005824 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005724:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005728:	d0e8      	beq.n	80056fc <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f003 0304 	and.w	r3, r3, #4
 8005732:	2b00      	cmp	r3, #0
 8005734:	d003      	beq.n	800573e <HAL_RCCEx_PeriphCLKConfig+0x566>
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800573a:	2b00      	cmp	r3, #0
 800573c:	d009      	beq.n	8005752 <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8005746:	2b00      	cmp	r3, #0
 8005748:	d02b      	beq.n	80057a2 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800574e:	2b00      	cmp	r3, #0
 8005750:	d127      	bne.n	80057a2 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8005752:	4b34      	ldr	r3, [pc, #208]	; (8005824 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8005754:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005758:	0c1b      	lsrs	r3, r3, #16
 800575a:	f003 0303 	and.w	r3, r3, #3
 800575e:	3301      	adds	r3, #1
 8005760:	005b      	lsls	r3, r3, #1
 8005762:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	699a      	ldr	r2, [r3, #24]
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	69db      	ldr	r3, [r3, #28]
 800576c:	019b      	lsls	r3, r3, #6
 800576e:	431a      	orrs	r2, r3
 8005770:	693b      	ldr	r3, [r7, #16]
 8005772:	085b      	lsrs	r3, r3, #1
 8005774:	3b01      	subs	r3, #1
 8005776:	041b      	lsls	r3, r3, #16
 8005778:	431a      	orrs	r2, r3
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800577e:	061b      	lsls	r3, r3, #24
 8005780:	4928      	ldr	r1, [pc, #160]	; (8005824 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8005782:	4313      	orrs	r3, r2
 8005784:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005788:	4b26      	ldr	r3, [pc, #152]	; (8005824 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800578a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800578e:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005796:	3b01      	subs	r3, #1
 8005798:	021b      	lsls	r3, r3, #8
 800579a:	4922      	ldr	r1, [pc, #136]	; (8005824 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800579c:	4313      	orrs	r3, r2
 800579e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d01d      	beq.n	80057ea <HAL_RCCEx_PeriphCLKConfig+0x612>
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057b2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80057b6:	d118      	bne.n	80057ea <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80057b8:	4b1a      	ldr	r3, [pc, #104]	; (8005824 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80057ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057be:	0e1b      	lsrs	r3, r3, #24
 80057c0:	f003 030f 	and.w	r3, r3, #15
 80057c4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	699a      	ldr	r2, [r3, #24]
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	69db      	ldr	r3, [r3, #28]
 80057ce:	019b      	lsls	r3, r3, #6
 80057d0:	431a      	orrs	r2, r3
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	6a1b      	ldr	r3, [r3, #32]
 80057d6:	085b      	lsrs	r3, r3, #1
 80057d8:	3b01      	subs	r3, #1
 80057da:	041b      	lsls	r3, r3, #16
 80057dc:	431a      	orrs	r2, r3
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	061b      	lsls	r3, r3, #24
 80057e2:	4910      	ldr	r1, [pc, #64]	; (8005824 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80057e4:	4313      	orrs	r3, r2
 80057e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80057ea:	4b0f      	ldr	r3, [pc, #60]	; (8005828 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 80057ec:	2201      	movs	r2, #1
 80057ee:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80057f0:	f7fc fde0 	bl	80023b4 <HAL_GetTick>
 80057f4:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80057f6:	e008      	b.n	800580a <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80057f8:	f7fc fddc 	bl	80023b4 <HAL_GetTick>
 80057fc:	4602      	mov	r2, r0
 80057fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005800:	1ad3      	subs	r3, r2, r3
 8005802:	2b02      	cmp	r3, #2
 8005804:	d901      	bls.n	800580a <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005806:	2303      	movs	r3, #3
 8005808:	e007      	b.n	800581a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800580a:	4b06      	ldr	r3, [pc, #24]	; (8005824 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005812:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005816:	d1ef      	bne.n	80057f8 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8005818:	2300      	movs	r3, #0
}
 800581a:	4618      	mov	r0, r3
 800581c:	3730      	adds	r7, #48	; 0x30
 800581e:	46bd      	mov	sp, r7
 8005820:	bd80      	pop	{r7, pc}
 8005822:	bf00      	nop
 8005824:	40023800 	.word	0x40023800
 8005828:	42470070 	.word	0x42470070

0800582c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800582c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005830:	b0ae      	sub	sp, #184	; 0xb8
 8005832:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005834:	2300      	movs	r3, #0
 8005836:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 800583a:	2300      	movs	r3, #0
 800583c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8005840:	2300      	movs	r3, #0
 8005842:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8005846:	2300      	movs	r3, #0
 8005848:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 800584c:	2300      	movs	r3, #0
 800584e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005852:	4bcb      	ldr	r3, [pc, #812]	; (8005b80 <HAL_RCC_GetSysClockFreq+0x354>)
 8005854:	689b      	ldr	r3, [r3, #8]
 8005856:	f003 030c 	and.w	r3, r3, #12
 800585a:	2b0c      	cmp	r3, #12
 800585c:	f200 8206 	bhi.w	8005c6c <HAL_RCC_GetSysClockFreq+0x440>
 8005860:	a201      	add	r2, pc, #4	; (adr r2, 8005868 <HAL_RCC_GetSysClockFreq+0x3c>)
 8005862:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005866:	bf00      	nop
 8005868:	0800589d 	.word	0x0800589d
 800586c:	08005c6d 	.word	0x08005c6d
 8005870:	08005c6d 	.word	0x08005c6d
 8005874:	08005c6d 	.word	0x08005c6d
 8005878:	080058a5 	.word	0x080058a5
 800587c:	08005c6d 	.word	0x08005c6d
 8005880:	08005c6d 	.word	0x08005c6d
 8005884:	08005c6d 	.word	0x08005c6d
 8005888:	080058ad 	.word	0x080058ad
 800588c:	08005c6d 	.word	0x08005c6d
 8005890:	08005c6d 	.word	0x08005c6d
 8005894:	08005c6d 	.word	0x08005c6d
 8005898:	08005a9d 	.word	0x08005a9d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800589c:	4bb9      	ldr	r3, [pc, #740]	; (8005b84 <HAL_RCC_GetSysClockFreq+0x358>)
 800589e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 80058a2:	e1e7      	b.n	8005c74 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80058a4:	4bb8      	ldr	r3, [pc, #736]	; (8005b88 <HAL_RCC_GetSysClockFreq+0x35c>)
 80058a6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80058aa:	e1e3      	b.n	8005c74 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80058ac:	4bb4      	ldr	r3, [pc, #720]	; (8005b80 <HAL_RCC_GetSysClockFreq+0x354>)
 80058ae:	685b      	ldr	r3, [r3, #4]
 80058b0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80058b4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80058b8:	4bb1      	ldr	r3, [pc, #708]	; (8005b80 <HAL_RCC_GetSysClockFreq+0x354>)
 80058ba:	685b      	ldr	r3, [r3, #4]
 80058bc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d071      	beq.n	80059a8 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80058c4:	4bae      	ldr	r3, [pc, #696]	; (8005b80 <HAL_RCC_GetSysClockFreq+0x354>)
 80058c6:	685b      	ldr	r3, [r3, #4]
 80058c8:	099b      	lsrs	r3, r3, #6
 80058ca:	2200      	movs	r2, #0
 80058cc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80058d0:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 80058d4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80058d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80058dc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80058e0:	2300      	movs	r3, #0
 80058e2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80058e6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80058ea:	4622      	mov	r2, r4
 80058ec:	462b      	mov	r3, r5
 80058ee:	f04f 0000 	mov.w	r0, #0
 80058f2:	f04f 0100 	mov.w	r1, #0
 80058f6:	0159      	lsls	r1, r3, #5
 80058f8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80058fc:	0150      	lsls	r0, r2, #5
 80058fe:	4602      	mov	r2, r0
 8005900:	460b      	mov	r3, r1
 8005902:	4621      	mov	r1, r4
 8005904:	1a51      	subs	r1, r2, r1
 8005906:	6439      	str	r1, [r7, #64]	; 0x40
 8005908:	4629      	mov	r1, r5
 800590a:	eb63 0301 	sbc.w	r3, r3, r1
 800590e:	647b      	str	r3, [r7, #68]	; 0x44
 8005910:	f04f 0200 	mov.w	r2, #0
 8005914:	f04f 0300 	mov.w	r3, #0
 8005918:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 800591c:	4649      	mov	r1, r9
 800591e:	018b      	lsls	r3, r1, #6
 8005920:	4641      	mov	r1, r8
 8005922:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005926:	4641      	mov	r1, r8
 8005928:	018a      	lsls	r2, r1, #6
 800592a:	4641      	mov	r1, r8
 800592c:	1a51      	subs	r1, r2, r1
 800592e:	63b9      	str	r1, [r7, #56]	; 0x38
 8005930:	4649      	mov	r1, r9
 8005932:	eb63 0301 	sbc.w	r3, r3, r1
 8005936:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005938:	f04f 0200 	mov.w	r2, #0
 800593c:	f04f 0300 	mov.w	r3, #0
 8005940:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8005944:	4649      	mov	r1, r9
 8005946:	00cb      	lsls	r3, r1, #3
 8005948:	4641      	mov	r1, r8
 800594a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800594e:	4641      	mov	r1, r8
 8005950:	00ca      	lsls	r2, r1, #3
 8005952:	4610      	mov	r0, r2
 8005954:	4619      	mov	r1, r3
 8005956:	4603      	mov	r3, r0
 8005958:	4622      	mov	r2, r4
 800595a:	189b      	adds	r3, r3, r2
 800595c:	633b      	str	r3, [r7, #48]	; 0x30
 800595e:	462b      	mov	r3, r5
 8005960:	460a      	mov	r2, r1
 8005962:	eb42 0303 	adc.w	r3, r2, r3
 8005966:	637b      	str	r3, [r7, #52]	; 0x34
 8005968:	f04f 0200 	mov.w	r2, #0
 800596c:	f04f 0300 	mov.w	r3, #0
 8005970:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8005974:	4629      	mov	r1, r5
 8005976:	024b      	lsls	r3, r1, #9
 8005978:	4621      	mov	r1, r4
 800597a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800597e:	4621      	mov	r1, r4
 8005980:	024a      	lsls	r2, r1, #9
 8005982:	4610      	mov	r0, r2
 8005984:	4619      	mov	r1, r3
 8005986:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800598a:	2200      	movs	r2, #0
 800598c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005990:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005994:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8005998:	f7fb f926 	bl	8000be8 <__aeabi_uldivmod>
 800599c:	4602      	mov	r2, r0
 800599e:	460b      	mov	r3, r1
 80059a0:	4613      	mov	r3, r2
 80059a2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80059a6:	e067      	b.n	8005a78 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80059a8:	4b75      	ldr	r3, [pc, #468]	; (8005b80 <HAL_RCC_GetSysClockFreq+0x354>)
 80059aa:	685b      	ldr	r3, [r3, #4]
 80059ac:	099b      	lsrs	r3, r3, #6
 80059ae:	2200      	movs	r2, #0
 80059b0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80059b4:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 80059b8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80059bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80059c0:	67bb      	str	r3, [r7, #120]	; 0x78
 80059c2:	2300      	movs	r3, #0
 80059c4:	67fb      	str	r3, [r7, #124]	; 0x7c
 80059c6:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 80059ca:	4622      	mov	r2, r4
 80059cc:	462b      	mov	r3, r5
 80059ce:	f04f 0000 	mov.w	r0, #0
 80059d2:	f04f 0100 	mov.w	r1, #0
 80059d6:	0159      	lsls	r1, r3, #5
 80059d8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80059dc:	0150      	lsls	r0, r2, #5
 80059de:	4602      	mov	r2, r0
 80059e0:	460b      	mov	r3, r1
 80059e2:	4621      	mov	r1, r4
 80059e4:	1a51      	subs	r1, r2, r1
 80059e6:	62b9      	str	r1, [r7, #40]	; 0x28
 80059e8:	4629      	mov	r1, r5
 80059ea:	eb63 0301 	sbc.w	r3, r3, r1
 80059ee:	62fb      	str	r3, [r7, #44]	; 0x2c
 80059f0:	f04f 0200 	mov.w	r2, #0
 80059f4:	f04f 0300 	mov.w	r3, #0
 80059f8:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 80059fc:	4649      	mov	r1, r9
 80059fe:	018b      	lsls	r3, r1, #6
 8005a00:	4641      	mov	r1, r8
 8005a02:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005a06:	4641      	mov	r1, r8
 8005a08:	018a      	lsls	r2, r1, #6
 8005a0a:	4641      	mov	r1, r8
 8005a0c:	ebb2 0a01 	subs.w	sl, r2, r1
 8005a10:	4649      	mov	r1, r9
 8005a12:	eb63 0b01 	sbc.w	fp, r3, r1
 8005a16:	f04f 0200 	mov.w	r2, #0
 8005a1a:	f04f 0300 	mov.w	r3, #0
 8005a1e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005a22:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005a26:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005a2a:	4692      	mov	sl, r2
 8005a2c:	469b      	mov	fp, r3
 8005a2e:	4623      	mov	r3, r4
 8005a30:	eb1a 0303 	adds.w	r3, sl, r3
 8005a34:	623b      	str	r3, [r7, #32]
 8005a36:	462b      	mov	r3, r5
 8005a38:	eb4b 0303 	adc.w	r3, fp, r3
 8005a3c:	627b      	str	r3, [r7, #36]	; 0x24
 8005a3e:	f04f 0200 	mov.w	r2, #0
 8005a42:	f04f 0300 	mov.w	r3, #0
 8005a46:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8005a4a:	4629      	mov	r1, r5
 8005a4c:	028b      	lsls	r3, r1, #10
 8005a4e:	4621      	mov	r1, r4
 8005a50:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005a54:	4621      	mov	r1, r4
 8005a56:	028a      	lsls	r2, r1, #10
 8005a58:	4610      	mov	r0, r2
 8005a5a:	4619      	mov	r1, r3
 8005a5c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005a60:	2200      	movs	r2, #0
 8005a62:	673b      	str	r3, [r7, #112]	; 0x70
 8005a64:	677a      	str	r2, [r7, #116]	; 0x74
 8005a66:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8005a6a:	f7fb f8bd 	bl	8000be8 <__aeabi_uldivmod>
 8005a6e:	4602      	mov	r2, r0
 8005a70:	460b      	mov	r3, r1
 8005a72:	4613      	mov	r3, r2
 8005a74:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005a78:	4b41      	ldr	r3, [pc, #260]	; (8005b80 <HAL_RCC_GetSysClockFreq+0x354>)
 8005a7a:	685b      	ldr	r3, [r3, #4]
 8005a7c:	0c1b      	lsrs	r3, r3, #16
 8005a7e:	f003 0303 	and.w	r3, r3, #3
 8005a82:	3301      	adds	r3, #1
 8005a84:	005b      	lsls	r3, r3, #1
 8005a86:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8005a8a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005a8e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8005a92:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a96:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8005a9a:	e0eb      	b.n	8005c74 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005a9c:	4b38      	ldr	r3, [pc, #224]	; (8005b80 <HAL_RCC_GetSysClockFreq+0x354>)
 8005a9e:	685b      	ldr	r3, [r3, #4]
 8005aa0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005aa4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005aa8:	4b35      	ldr	r3, [pc, #212]	; (8005b80 <HAL_RCC_GetSysClockFreq+0x354>)
 8005aaa:	685b      	ldr	r3, [r3, #4]
 8005aac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d06b      	beq.n	8005b8c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005ab4:	4b32      	ldr	r3, [pc, #200]	; (8005b80 <HAL_RCC_GetSysClockFreq+0x354>)
 8005ab6:	685b      	ldr	r3, [r3, #4]
 8005ab8:	099b      	lsrs	r3, r3, #6
 8005aba:	2200      	movs	r2, #0
 8005abc:	66bb      	str	r3, [r7, #104]	; 0x68
 8005abe:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005ac0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005ac2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ac6:	663b      	str	r3, [r7, #96]	; 0x60
 8005ac8:	2300      	movs	r3, #0
 8005aca:	667b      	str	r3, [r7, #100]	; 0x64
 8005acc:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8005ad0:	4622      	mov	r2, r4
 8005ad2:	462b      	mov	r3, r5
 8005ad4:	f04f 0000 	mov.w	r0, #0
 8005ad8:	f04f 0100 	mov.w	r1, #0
 8005adc:	0159      	lsls	r1, r3, #5
 8005ade:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005ae2:	0150      	lsls	r0, r2, #5
 8005ae4:	4602      	mov	r2, r0
 8005ae6:	460b      	mov	r3, r1
 8005ae8:	4621      	mov	r1, r4
 8005aea:	1a51      	subs	r1, r2, r1
 8005aec:	61b9      	str	r1, [r7, #24]
 8005aee:	4629      	mov	r1, r5
 8005af0:	eb63 0301 	sbc.w	r3, r3, r1
 8005af4:	61fb      	str	r3, [r7, #28]
 8005af6:	f04f 0200 	mov.w	r2, #0
 8005afa:	f04f 0300 	mov.w	r3, #0
 8005afe:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8005b02:	4659      	mov	r1, fp
 8005b04:	018b      	lsls	r3, r1, #6
 8005b06:	4651      	mov	r1, sl
 8005b08:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005b0c:	4651      	mov	r1, sl
 8005b0e:	018a      	lsls	r2, r1, #6
 8005b10:	4651      	mov	r1, sl
 8005b12:	ebb2 0801 	subs.w	r8, r2, r1
 8005b16:	4659      	mov	r1, fp
 8005b18:	eb63 0901 	sbc.w	r9, r3, r1
 8005b1c:	f04f 0200 	mov.w	r2, #0
 8005b20:	f04f 0300 	mov.w	r3, #0
 8005b24:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005b28:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005b2c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005b30:	4690      	mov	r8, r2
 8005b32:	4699      	mov	r9, r3
 8005b34:	4623      	mov	r3, r4
 8005b36:	eb18 0303 	adds.w	r3, r8, r3
 8005b3a:	613b      	str	r3, [r7, #16]
 8005b3c:	462b      	mov	r3, r5
 8005b3e:	eb49 0303 	adc.w	r3, r9, r3
 8005b42:	617b      	str	r3, [r7, #20]
 8005b44:	f04f 0200 	mov.w	r2, #0
 8005b48:	f04f 0300 	mov.w	r3, #0
 8005b4c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8005b50:	4629      	mov	r1, r5
 8005b52:	024b      	lsls	r3, r1, #9
 8005b54:	4621      	mov	r1, r4
 8005b56:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005b5a:	4621      	mov	r1, r4
 8005b5c:	024a      	lsls	r2, r1, #9
 8005b5e:	4610      	mov	r0, r2
 8005b60:	4619      	mov	r1, r3
 8005b62:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005b66:	2200      	movs	r2, #0
 8005b68:	65bb      	str	r3, [r7, #88]	; 0x58
 8005b6a:	65fa      	str	r2, [r7, #92]	; 0x5c
 8005b6c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005b70:	f7fb f83a 	bl	8000be8 <__aeabi_uldivmod>
 8005b74:	4602      	mov	r2, r0
 8005b76:	460b      	mov	r3, r1
 8005b78:	4613      	mov	r3, r2
 8005b7a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005b7e:	e065      	b.n	8005c4c <HAL_RCC_GetSysClockFreq+0x420>
 8005b80:	40023800 	.word	0x40023800
 8005b84:	00f42400 	.word	0x00f42400
 8005b88:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005b8c:	4b3d      	ldr	r3, [pc, #244]	; (8005c84 <HAL_RCC_GetSysClockFreq+0x458>)
 8005b8e:	685b      	ldr	r3, [r3, #4]
 8005b90:	099b      	lsrs	r3, r3, #6
 8005b92:	2200      	movs	r2, #0
 8005b94:	4618      	mov	r0, r3
 8005b96:	4611      	mov	r1, r2
 8005b98:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005b9c:	653b      	str	r3, [r7, #80]	; 0x50
 8005b9e:	2300      	movs	r3, #0
 8005ba0:	657b      	str	r3, [r7, #84]	; 0x54
 8005ba2:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8005ba6:	4642      	mov	r2, r8
 8005ba8:	464b      	mov	r3, r9
 8005baa:	f04f 0000 	mov.w	r0, #0
 8005bae:	f04f 0100 	mov.w	r1, #0
 8005bb2:	0159      	lsls	r1, r3, #5
 8005bb4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005bb8:	0150      	lsls	r0, r2, #5
 8005bba:	4602      	mov	r2, r0
 8005bbc:	460b      	mov	r3, r1
 8005bbe:	4641      	mov	r1, r8
 8005bc0:	1a51      	subs	r1, r2, r1
 8005bc2:	60b9      	str	r1, [r7, #8]
 8005bc4:	4649      	mov	r1, r9
 8005bc6:	eb63 0301 	sbc.w	r3, r3, r1
 8005bca:	60fb      	str	r3, [r7, #12]
 8005bcc:	f04f 0200 	mov.w	r2, #0
 8005bd0:	f04f 0300 	mov.w	r3, #0
 8005bd4:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8005bd8:	4659      	mov	r1, fp
 8005bda:	018b      	lsls	r3, r1, #6
 8005bdc:	4651      	mov	r1, sl
 8005bde:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005be2:	4651      	mov	r1, sl
 8005be4:	018a      	lsls	r2, r1, #6
 8005be6:	4651      	mov	r1, sl
 8005be8:	1a54      	subs	r4, r2, r1
 8005bea:	4659      	mov	r1, fp
 8005bec:	eb63 0501 	sbc.w	r5, r3, r1
 8005bf0:	f04f 0200 	mov.w	r2, #0
 8005bf4:	f04f 0300 	mov.w	r3, #0
 8005bf8:	00eb      	lsls	r3, r5, #3
 8005bfa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005bfe:	00e2      	lsls	r2, r4, #3
 8005c00:	4614      	mov	r4, r2
 8005c02:	461d      	mov	r5, r3
 8005c04:	4643      	mov	r3, r8
 8005c06:	18e3      	adds	r3, r4, r3
 8005c08:	603b      	str	r3, [r7, #0]
 8005c0a:	464b      	mov	r3, r9
 8005c0c:	eb45 0303 	adc.w	r3, r5, r3
 8005c10:	607b      	str	r3, [r7, #4]
 8005c12:	f04f 0200 	mov.w	r2, #0
 8005c16:	f04f 0300 	mov.w	r3, #0
 8005c1a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005c1e:	4629      	mov	r1, r5
 8005c20:	028b      	lsls	r3, r1, #10
 8005c22:	4621      	mov	r1, r4
 8005c24:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005c28:	4621      	mov	r1, r4
 8005c2a:	028a      	lsls	r2, r1, #10
 8005c2c:	4610      	mov	r0, r2
 8005c2e:	4619      	mov	r1, r3
 8005c30:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005c34:	2200      	movs	r2, #0
 8005c36:	64bb      	str	r3, [r7, #72]	; 0x48
 8005c38:	64fa      	str	r2, [r7, #76]	; 0x4c
 8005c3a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005c3e:	f7fa ffd3 	bl	8000be8 <__aeabi_uldivmod>
 8005c42:	4602      	mov	r2, r0
 8005c44:	460b      	mov	r3, r1
 8005c46:	4613      	mov	r3, r2
 8005c48:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8005c4c:	4b0d      	ldr	r3, [pc, #52]	; (8005c84 <HAL_RCC_GetSysClockFreq+0x458>)
 8005c4e:	685b      	ldr	r3, [r3, #4]
 8005c50:	0f1b      	lsrs	r3, r3, #28
 8005c52:	f003 0307 	and.w	r3, r3, #7
 8005c56:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8005c5a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005c5e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8005c62:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c66:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8005c6a:	e003      	b.n	8005c74 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005c6c:	4b06      	ldr	r3, [pc, #24]	; (8005c88 <HAL_RCC_GetSysClockFreq+0x45c>)
 8005c6e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8005c72:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005c74:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8005c78:	4618      	mov	r0, r3
 8005c7a:	37b8      	adds	r7, #184	; 0xb8
 8005c7c:	46bd      	mov	sp, r7
 8005c7e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005c82:	bf00      	nop
 8005c84:	40023800 	.word	0x40023800
 8005c88:	00f42400 	.word	0x00f42400

08005c8c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005c8c:	b580      	push	{r7, lr}
 8005c8e:	b086      	sub	sp, #24
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d101      	bne.n	8005c9e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005c9a:	2301      	movs	r3, #1
 8005c9c:	e28d      	b.n	80061ba <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f003 0301 	and.w	r3, r3, #1
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	f000 8083 	beq.w	8005db2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8005cac:	4b94      	ldr	r3, [pc, #592]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005cae:	689b      	ldr	r3, [r3, #8]
 8005cb0:	f003 030c 	and.w	r3, r3, #12
 8005cb4:	2b04      	cmp	r3, #4
 8005cb6:	d019      	beq.n	8005cec <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8005cb8:	4b91      	ldr	r3, [pc, #580]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005cba:	689b      	ldr	r3, [r3, #8]
 8005cbc:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8005cc0:	2b08      	cmp	r3, #8
 8005cc2:	d106      	bne.n	8005cd2 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8005cc4:	4b8e      	ldr	r3, [pc, #568]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005cc6:	685b      	ldr	r3, [r3, #4]
 8005cc8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005ccc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005cd0:	d00c      	beq.n	8005cec <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005cd2:	4b8b      	ldr	r3, [pc, #556]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005cd4:	689b      	ldr	r3, [r3, #8]
 8005cd6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8005cda:	2b0c      	cmp	r3, #12
 8005cdc:	d112      	bne.n	8005d04 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005cde:	4b88      	ldr	r3, [pc, #544]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005ce0:	685b      	ldr	r3, [r3, #4]
 8005ce2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005ce6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005cea:	d10b      	bne.n	8005d04 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005cec:	4b84      	ldr	r3, [pc, #528]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d05b      	beq.n	8005db0 <HAL_RCC_OscConfig+0x124>
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	685b      	ldr	r3, [r3, #4]
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d157      	bne.n	8005db0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8005d00:	2301      	movs	r3, #1
 8005d02:	e25a      	b.n	80061ba <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	685b      	ldr	r3, [r3, #4]
 8005d08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005d0c:	d106      	bne.n	8005d1c <HAL_RCC_OscConfig+0x90>
 8005d0e:	4b7c      	ldr	r3, [pc, #496]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	4a7b      	ldr	r2, [pc, #492]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005d14:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d18:	6013      	str	r3, [r2, #0]
 8005d1a:	e01d      	b.n	8005d58 <HAL_RCC_OscConfig+0xcc>
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	685b      	ldr	r3, [r3, #4]
 8005d20:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005d24:	d10c      	bne.n	8005d40 <HAL_RCC_OscConfig+0xb4>
 8005d26:	4b76      	ldr	r3, [pc, #472]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	4a75      	ldr	r2, [pc, #468]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005d2c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005d30:	6013      	str	r3, [r2, #0]
 8005d32:	4b73      	ldr	r3, [pc, #460]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	4a72      	ldr	r2, [pc, #456]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005d38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d3c:	6013      	str	r3, [r2, #0]
 8005d3e:	e00b      	b.n	8005d58 <HAL_RCC_OscConfig+0xcc>
 8005d40:	4b6f      	ldr	r3, [pc, #444]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	4a6e      	ldr	r2, [pc, #440]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005d46:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005d4a:	6013      	str	r3, [r2, #0]
 8005d4c:	4b6c      	ldr	r3, [pc, #432]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	4a6b      	ldr	r2, [pc, #428]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005d52:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005d56:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	685b      	ldr	r3, [r3, #4]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d013      	beq.n	8005d88 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d60:	f7fc fb28 	bl	80023b4 <HAL_GetTick>
 8005d64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d66:	e008      	b.n	8005d7a <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005d68:	f7fc fb24 	bl	80023b4 <HAL_GetTick>
 8005d6c:	4602      	mov	r2, r0
 8005d6e:	693b      	ldr	r3, [r7, #16]
 8005d70:	1ad3      	subs	r3, r2, r3
 8005d72:	2b64      	cmp	r3, #100	; 0x64
 8005d74:	d901      	bls.n	8005d7a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8005d76:	2303      	movs	r3, #3
 8005d78:	e21f      	b.n	80061ba <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d7a:	4b61      	ldr	r3, [pc, #388]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d0f0      	beq.n	8005d68 <HAL_RCC_OscConfig+0xdc>
 8005d86:	e014      	b.n	8005db2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d88:	f7fc fb14 	bl	80023b4 <HAL_GetTick>
 8005d8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005d8e:	e008      	b.n	8005da2 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005d90:	f7fc fb10 	bl	80023b4 <HAL_GetTick>
 8005d94:	4602      	mov	r2, r0
 8005d96:	693b      	ldr	r3, [r7, #16]
 8005d98:	1ad3      	subs	r3, r2, r3
 8005d9a:	2b64      	cmp	r3, #100	; 0x64
 8005d9c:	d901      	bls.n	8005da2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8005d9e:	2303      	movs	r3, #3
 8005da0:	e20b      	b.n	80061ba <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005da2:	4b57      	ldr	r3, [pc, #348]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d1f0      	bne.n	8005d90 <HAL_RCC_OscConfig+0x104>
 8005dae:	e000      	b.n	8005db2 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005db0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f003 0302 	and.w	r3, r3, #2
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d06f      	beq.n	8005e9e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8005dbe:	4b50      	ldr	r3, [pc, #320]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005dc0:	689b      	ldr	r3, [r3, #8]
 8005dc2:	f003 030c 	and.w	r3, r3, #12
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d017      	beq.n	8005dfa <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8005dca:	4b4d      	ldr	r3, [pc, #308]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005dcc:	689b      	ldr	r3, [r3, #8]
 8005dce:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8005dd2:	2b08      	cmp	r3, #8
 8005dd4:	d105      	bne.n	8005de2 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8005dd6:	4b4a      	ldr	r3, [pc, #296]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005dd8:	685b      	ldr	r3, [r3, #4]
 8005dda:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d00b      	beq.n	8005dfa <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005de2:	4b47      	ldr	r3, [pc, #284]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005de4:	689b      	ldr	r3, [r3, #8]
 8005de6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8005dea:	2b0c      	cmp	r3, #12
 8005dec:	d11c      	bne.n	8005e28 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005dee:	4b44      	ldr	r3, [pc, #272]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005df0:	685b      	ldr	r3, [r3, #4]
 8005df2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d116      	bne.n	8005e28 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005dfa:	4b41      	ldr	r3, [pc, #260]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	f003 0302 	and.w	r3, r3, #2
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d005      	beq.n	8005e12 <HAL_RCC_OscConfig+0x186>
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	68db      	ldr	r3, [r3, #12]
 8005e0a:	2b01      	cmp	r3, #1
 8005e0c:	d001      	beq.n	8005e12 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8005e0e:	2301      	movs	r3, #1
 8005e10:	e1d3      	b.n	80061ba <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e12:	4b3b      	ldr	r3, [pc, #236]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	691b      	ldr	r3, [r3, #16]
 8005e1e:	00db      	lsls	r3, r3, #3
 8005e20:	4937      	ldr	r1, [pc, #220]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005e22:	4313      	orrs	r3, r2
 8005e24:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005e26:	e03a      	b.n	8005e9e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	68db      	ldr	r3, [r3, #12]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d020      	beq.n	8005e72 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005e30:	4b34      	ldr	r3, [pc, #208]	; (8005f04 <HAL_RCC_OscConfig+0x278>)
 8005e32:	2201      	movs	r2, #1
 8005e34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e36:	f7fc fabd 	bl	80023b4 <HAL_GetTick>
 8005e3a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e3c:	e008      	b.n	8005e50 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005e3e:	f7fc fab9 	bl	80023b4 <HAL_GetTick>
 8005e42:	4602      	mov	r2, r0
 8005e44:	693b      	ldr	r3, [r7, #16]
 8005e46:	1ad3      	subs	r3, r2, r3
 8005e48:	2b02      	cmp	r3, #2
 8005e4a:	d901      	bls.n	8005e50 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8005e4c:	2303      	movs	r3, #3
 8005e4e:	e1b4      	b.n	80061ba <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e50:	4b2b      	ldr	r3, [pc, #172]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f003 0302 	and.w	r3, r3, #2
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d0f0      	beq.n	8005e3e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e5c:	4b28      	ldr	r3, [pc, #160]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	691b      	ldr	r3, [r3, #16]
 8005e68:	00db      	lsls	r3, r3, #3
 8005e6a:	4925      	ldr	r1, [pc, #148]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005e6c:	4313      	orrs	r3, r2
 8005e6e:	600b      	str	r3, [r1, #0]
 8005e70:	e015      	b.n	8005e9e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005e72:	4b24      	ldr	r3, [pc, #144]	; (8005f04 <HAL_RCC_OscConfig+0x278>)
 8005e74:	2200      	movs	r2, #0
 8005e76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e78:	f7fc fa9c 	bl	80023b4 <HAL_GetTick>
 8005e7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005e7e:	e008      	b.n	8005e92 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005e80:	f7fc fa98 	bl	80023b4 <HAL_GetTick>
 8005e84:	4602      	mov	r2, r0
 8005e86:	693b      	ldr	r3, [r7, #16]
 8005e88:	1ad3      	subs	r3, r2, r3
 8005e8a:	2b02      	cmp	r3, #2
 8005e8c:	d901      	bls.n	8005e92 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8005e8e:	2303      	movs	r3, #3
 8005e90:	e193      	b.n	80061ba <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005e92:	4b1b      	ldr	r3, [pc, #108]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f003 0302 	and.w	r3, r3, #2
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d1f0      	bne.n	8005e80 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f003 0308 	and.w	r3, r3, #8
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d036      	beq.n	8005f18 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	695b      	ldr	r3, [r3, #20]
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d016      	beq.n	8005ee0 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005eb2:	4b15      	ldr	r3, [pc, #84]	; (8005f08 <HAL_RCC_OscConfig+0x27c>)
 8005eb4:	2201      	movs	r2, #1
 8005eb6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005eb8:	f7fc fa7c 	bl	80023b4 <HAL_GetTick>
 8005ebc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005ebe:	e008      	b.n	8005ed2 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005ec0:	f7fc fa78 	bl	80023b4 <HAL_GetTick>
 8005ec4:	4602      	mov	r2, r0
 8005ec6:	693b      	ldr	r3, [r7, #16]
 8005ec8:	1ad3      	subs	r3, r2, r3
 8005eca:	2b02      	cmp	r3, #2
 8005ecc:	d901      	bls.n	8005ed2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8005ece:	2303      	movs	r3, #3
 8005ed0:	e173      	b.n	80061ba <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005ed2:	4b0b      	ldr	r3, [pc, #44]	; (8005f00 <HAL_RCC_OscConfig+0x274>)
 8005ed4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ed6:	f003 0302 	and.w	r3, r3, #2
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d0f0      	beq.n	8005ec0 <HAL_RCC_OscConfig+0x234>
 8005ede:	e01b      	b.n	8005f18 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005ee0:	4b09      	ldr	r3, [pc, #36]	; (8005f08 <HAL_RCC_OscConfig+0x27c>)
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ee6:	f7fc fa65 	bl	80023b4 <HAL_GetTick>
 8005eea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005eec:	e00e      	b.n	8005f0c <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005eee:	f7fc fa61 	bl	80023b4 <HAL_GetTick>
 8005ef2:	4602      	mov	r2, r0
 8005ef4:	693b      	ldr	r3, [r7, #16]
 8005ef6:	1ad3      	subs	r3, r2, r3
 8005ef8:	2b02      	cmp	r3, #2
 8005efa:	d907      	bls.n	8005f0c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8005efc:	2303      	movs	r3, #3
 8005efe:	e15c      	b.n	80061ba <HAL_RCC_OscConfig+0x52e>
 8005f00:	40023800 	.word	0x40023800
 8005f04:	42470000 	.word	0x42470000
 8005f08:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005f0c:	4b8a      	ldr	r3, [pc, #552]	; (8006138 <HAL_RCC_OscConfig+0x4ac>)
 8005f0e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005f10:	f003 0302 	and.w	r3, r3, #2
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d1ea      	bne.n	8005eee <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	f003 0304 	and.w	r3, r3, #4
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	f000 8097 	beq.w	8006054 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005f26:	2300      	movs	r3, #0
 8005f28:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005f2a:	4b83      	ldr	r3, [pc, #524]	; (8006138 <HAL_RCC_OscConfig+0x4ac>)
 8005f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d10f      	bne.n	8005f56 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005f36:	2300      	movs	r3, #0
 8005f38:	60bb      	str	r3, [r7, #8]
 8005f3a:	4b7f      	ldr	r3, [pc, #508]	; (8006138 <HAL_RCC_OscConfig+0x4ac>)
 8005f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f3e:	4a7e      	ldr	r2, [pc, #504]	; (8006138 <HAL_RCC_OscConfig+0x4ac>)
 8005f40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005f44:	6413      	str	r3, [r2, #64]	; 0x40
 8005f46:	4b7c      	ldr	r3, [pc, #496]	; (8006138 <HAL_RCC_OscConfig+0x4ac>)
 8005f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f4e:	60bb      	str	r3, [r7, #8]
 8005f50:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005f52:	2301      	movs	r3, #1
 8005f54:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f56:	4b79      	ldr	r3, [pc, #484]	; (800613c <HAL_RCC_OscConfig+0x4b0>)
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d118      	bne.n	8005f94 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005f62:	4b76      	ldr	r3, [pc, #472]	; (800613c <HAL_RCC_OscConfig+0x4b0>)
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	4a75      	ldr	r2, [pc, #468]	; (800613c <HAL_RCC_OscConfig+0x4b0>)
 8005f68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005f6c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005f6e:	f7fc fa21 	bl	80023b4 <HAL_GetTick>
 8005f72:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f74:	e008      	b.n	8005f88 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f76:	f7fc fa1d 	bl	80023b4 <HAL_GetTick>
 8005f7a:	4602      	mov	r2, r0
 8005f7c:	693b      	ldr	r3, [r7, #16]
 8005f7e:	1ad3      	subs	r3, r2, r3
 8005f80:	2b02      	cmp	r3, #2
 8005f82:	d901      	bls.n	8005f88 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8005f84:	2303      	movs	r3, #3
 8005f86:	e118      	b.n	80061ba <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f88:	4b6c      	ldr	r3, [pc, #432]	; (800613c <HAL_RCC_OscConfig+0x4b0>)
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d0f0      	beq.n	8005f76 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	689b      	ldr	r3, [r3, #8]
 8005f98:	2b01      	cmp	r3, #1
 8005f9a:	d106      	bne.n	8005faa <HAL_RCC_OscConfig+0x31e>
 8005f9c:	4b66      	ldr	r3, [pc, #408]	; (8006138 <HAL_RCC_OscConfig+0x4ac>)
 8005f9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fa0:	4a65      	ldr	r2, [pc, #404]	; (8006138 <HAL_RCC_OscConfig+0x4ac>)
 8005fa2:	f043 0301 	orr.w	r3, r3, #1
 8005fa6:	6713      	str	r3, [r2, #112]	; 0x70
 8005fa8:	e01c      	b.n	8005fe4 <HAL_RCC_OscConfig+0x358>
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	689b      	ldr	r3, [r3, #8]
 8005fae:	2b05      	cmp	r3, #5
 8005fb0:	d10c      	bne.n	8005fcc <HAL_RCC_OscConfig+0x340>
 8005fb2:	4b61      	ldr	r3, [pc, #388]	; (8006138 <HAL_RCC_OscConfig+0x4ac>)
 8005fb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fb6:	4a60      	ldr	r2, [pc, #384]	; (8006138 <HAL_RCC_OscConfig+0x4ac>)
 8005fb8:	f043 0304 	orr.w	r3, r3, #4
 8005fbc:	6713      	str	r3, [r2, #112]	; 0x70
 8005fbe:	4b5e      	ldr	r3, [pc, #376]	; (8006138 <HAL_RCC_OscConfig+0x4ac>)
 8005fc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fc2:	4a5d      	ldr	r2, [pc, #372]	; (8006138 <HAL_RCC_OscConfig+0x4ac>)
 8005fc4:	f043 0301 	orr.w	r3, r3, #1
 8005fc8:	6713      	str	r3, [r2, #112]	; 0x70
 8005fca:	e00b      	b.n	8005fe4 <HAL_RCC_OscConfig+0x358>
 8005fcc:	4b5a      	ldr	r3, [pc, #360]	; (8006138 <HAL_RCC_OscConfig+0x4ac>)
 8005fce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fd0:	4a59      	ldr	r2, [pc, #356]	; (8006138 <HAL_RCC_OscConfig+0x4ac>)
 8005fd2:	f023 0301 	bic.w	r3, r3, #1
 8005fd6:	6713      	str	r3, [r2, #112]	; 0x70
 8005fd8:	4b57      	ldr	r3, [pc, #348]	; (8006138 <HAL_RCC_OscConfig+0x4ac>)
 8005fda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fdc:	4a56      	ldr	r2, [pc, #344]	; (8006138 <HAL_RCC_OscConfig+0x4ac>)
 8005fde:	f023 0304 	bic.w	r3, r3, #4
 8005fe2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	689b      	ldr	r3, [r3, #8]
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d015      	beq.n	8006018 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005fec:	f7fc f9e2 	bl	80023b4 <HAL_GetTick>
 8005ff0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ff2:	e00a      	b.n	800600a <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005ff4:	f7fc f9de 	bl	80023b4 <HAL_GetTick>
 8005ff8:	4602      	mov	r2, r0
 8005ffa:	693b      	ldr	r3, [r7, #16]
 8005ffc:	1ad3      	subs	r3, r2, r3
 8005ffe:	f241 3288 	movw	r2, #5000	; 0x1388
 8006002:	4293      	cmp	r3, r2
 8006004:	d901      	bls.n	800600a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8006006:	2303      	movs	r3, #3
 8006008:	e0d7      	b.n	80061ba <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800600a:	4b4b      	ldr	r3, [pc, #300]	; (8006138 <HAL_RCC_OscConfig+0x4ac>)
 800600c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800600e:	f003 0302 	and.w	r3, r3, #2
 8006012:	2b00      	cmp	r3, #0
 8006014:	d0ee      	beq.n	8005ff4 <HAL_RCC_OscConfig+0x368>
 8006016:	e014      	b.n	8006042 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006018:	f7fc f9cc 	bl	80023b4 <HAL_GetTick>
 800601c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800601e:	e00a      	b.n	8006036 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006020:	f7fc f9c8 	bl	80023b4 <HAL_GetTick>
 8006024:	4602      	mov	r2, r0
 8006026:	693b      	ldr	r3, [r7, #16]
 8006028:	1ad3      	subs	r3, r2, r3
 800602a:	f241 3288 	movw	r2, #5000	; 0x1388
 800602e:	4293      	cmp	r3, r2
 8006030:	d901      	bls.n	8006036 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8006032:	2303      	movs	r3, #3
 8006034:	e0c1      	b.n	80061ba <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006036:	4b40      	ldr	r3, [pc, #256]	; (8006138 <HAL_RCC_OscConfig+0x4ac>)
 8006038:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800603a:	f003 0302 	and.w	r3, r3, #2
 800603e:	2b00      	cmp	r3, #0
 8006040:	d1ee      	bne.n	8006020 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006042:	7dfb      	ldrb	r3, [r7, #23]
 8006044:	2b01      	cmp	r3, #1
 8006046:	d105      	bne.n	8006054 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006048:	4b3b      	ldr	r3, [pc, #236]	; (8006138 <HAL_RCC_OscConfig+0x4ac>)
 800604a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800604c:	4a3a      	ldr	r2, [pc, #232]	; (8006138 <HAL_RCC_OscConfig+0x4ac>)
 800604e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006052:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	699b      	ldr	r3, [r3, #24]
 8006058:	2b00      	cmp	r3, #0
 800605a:	f000 80ad 	beq.w	80061b8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800605e:	4b36      	ldr	r3, [pc, #216]	; (8006138 <HAL_RCC_OscConfig+0x4ac>)
 8006060:	689b      	ldr	r3, [r3, #8]
 8006062:	f003 030c 	and.w	r3, r3, #12
 8006066:	2b08      	cmp	r3, #8
 8006068:	d060      	beq.n	800612c <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	699b      	ldr	r3, [r3, #24]
 800606e:	2b02      	cmp	r3, #2
 8006070:	d145      	bne.n	80060fe <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006072:	4b33      	ldr	r3, [pc, #204]	; (8006140 <HAL_RCC_OscConfig+0x4b4>)
 8006074:	2200      	movs	r2, #0
 8006076:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006078:	f7fc f99c 	bl	80023b4 <HAL_GetTick>
 800607c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800607e:	e008      	b.n	8006092 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006080:	f7fc f998 	bl	80023b4 <HAL_GetTick>
 8006084:	4602      	mov	r2, r0
 8006086:	693b      	ldr	r3, [r7, #16]
 8006088:	1ad3      	subs	r3, r2, r3
 800608a:	2b02      	cmp	r3, #2
 800608c:	d901      	bls.n	8006092 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800608e:	2303      	movs	r3, #3
 8006090:	e093      	b.n	80061ba <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006092:	4b29      	ldr	r3, [pc, #164]	; (8006138 <HAL_RCC_OscConfig+0x4ac>)
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800609a:	2b00      	cmp	r3, #0
 800609c:	d1f0      	bne.n	8006080 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	69da      	ldr	r2, [r3, #28]
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	6a1b      	ldr	r3, [r3, #32]
 80060a6:	431a      	orrs	r2, r3
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060ac:	019b      	lsls	r3, r3, #6
 80060ae:	431a      	orrs	r2, r3
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060b4:	085b      	lsrs	r3, r3, #1
 80060b6:	3b01      	subs	r3, #1
 80060b8:	041b      	lsls	r3, r3, #16
 80060ba:	431a      	orrs	r2, r3
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060c0:	061b      	lsls	r3, r3, #24
 80060c2:	431a      	orrs	r2, r3
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060c8:	071b      	lsls	r3, r3, #28
 80060ca:	491b      	ldr	r1, [pc, #108]	; (8006138 <HAL_RCC_OscConfig+0x4ac>)
 80060cc:	4313      	orrs	r3, r2
 80060ce:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80060d0:	4b1b      	ldr	r3, [pc, #108]	; (8006140 <HAL_RCC_OscConfig+0x4b4>)
 80060d2:	2201      	movs	r2, #1
 80060d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060d6:	f7fc f96d 	bl	80023b4 <HAL_GetTick>
 80060da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80060dc:	e008      	b.n	80060f0 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80060de:	f7fc f969 	bl	80023b4 <HAL_GetTick>
 80060e2:	4602      	mov	r2, r0
 80060e4:	693b      	ldr	r3, [r7, #16]
 80060e6:	1ad3      	subs	r3, r2, r3
 80060e8:	2b02      	cmp	r3, #2
 80060ea:	d901      	bls.n	80060f0 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80060ec:	2303      	movs	r3, #3
 80060ee:	e064      	b.n	80061ba <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80060f0:	4b11      	ldr	r3, [pc, #68]	; (8006138 <HAL_RCC_OscConfig+0x4ac>)
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d0f0      	beq.n	80060de <HAL_RCC_OscConfig+0x452>
 80060fc:	e05c      	b.n	80061b8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80060fe:	4b10      	ldr	r3, [pc, #64]	; (8006140 <HAL_RCC_OscConfig+0x4b4>)
 8006100:	2200      	movs	r2, #0
 8006102:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006104:	f7fc f956 	bl	80023b4 <HAL_GetTick>
 8006108:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800610a:	e008      	b.n	800611e <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800610c:	f7fc f952 	bl	80023b4 <HAL_GetTick>
 8006110:	4602      	mov	r2, r0
 8006112:	693b      	ldr	r3, [r7, #16]
 8006114:	1ad3      	subs	r3, r2, r3
 8006116:	2b02      	cmp	r3, #2
 8006118:	d901      	bls.n	800611e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800611a:	2303      	movs	r3, #3
 800611c:	e04d      	b.n	80061ba <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800611e:	4b06      	ldr	r3, [pc, #24]	; (8006138 <HAL_RCC_OscConfig+0x4ac>)
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006126:	2b00      	cmp	r3, #0
 8006128:	d1f0      	bne.n	800610c <HAL_RCC_OscConfig+0x480>
 800612a:	e045      	b.n	80061b8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	699b      	ldr	r3, [r3, #24]
 8006130:	2b01      	cmp	r3, #1
 8006132:	d107      	bne.n	8006144 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8006134:	2301      	movs	r3, #1
 8006136:	e040      	b.n	80061ba <HAL_RCC_OscConfig+0x52e>
 8006138:	40023800 	.word	0x40023800
 800613c:	40007000 	.word	0x40007000
 8006140:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006144:	4b1f      	ldr	r3, [pc, #124]	; (80061c4 <HAL_RCC_OscConfig+0x538>)
 8006146:	685b      	ldr	r3, [r3, #4]
 8006148:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	699b      	ldr	r3, [r3, #24]
 800614e:	2b01      	cmp	r3, #1
 8006150:	d030      	beq.n	80061b4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800615c:	429a      	cmp	r2, r3
 800615e:	d129      	bne.n	80061b4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800616a:	429a      	cmp	r2, r3
 800616c:	d122      	bne.n	80061b4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800616e:	68fa      	ldr	r2, [r7, #12]
 8006170:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006174:	4013      	ands	r3, r2
 8006176:	687a      	ldr	r2, [r7, #4]
 8006178:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800617a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800617c:	4293      	cmp	r3, r2
 800617e:	d119      	bne.n	80061b4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800618a:	085b      	lsrs	r3, r3, #1
 800618c:	3b01      	subs	r3, #1
 800618e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006190:	429a      	cmp	r2, r3
 8006192:	d10f      	bne.n	80061b4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800619e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80061a0:	429a      	cmp	r2, r3
 80061a2:	d107      	bne.n	80061b4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061ae:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80061b0:	429a      	cmp	r2, r3
 80061b2:	d001      	beq.n	80061b8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80061b4:	2301      	movs	r3, #1
 80061b6:	e000      	b.n	80061ba <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80061b8:	2300      	movs	r3, #0
}
 80061ba:	4618      	mov	r0, r3
 80061bc:	3718      	adds	r7, #24
 80061be:	46bd      	mov	sp, r7
 80061c0:	bd80      	pop	{r7, pc}
 80061c2:	bf00      	nop
 80061c4:	40023800 	.word	0x40023800

080061c8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80061c8:	b580      	push	{r7, lr}
 80061ca:	b082      	sub	sp, #8
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d101      	bne.n	80061da <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80061d6:	2301      	movs	r3, #1
 80061d8:	e07b      	b.n	80062d2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d108      	bne.n	80061f4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	685b      	ldr	r3, [r3, #4]
 80061e6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80061ea:	d009      	beq.n	8006200 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2200      	movs	r2, #0
 80061f0:	61da      	str	r2, [r3, #28]
 80061f2:	e005      	b.n	8006200 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	2200      	movs	r2, #0
 80061f8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	2200      	movs	r2, #0
 80061fe:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	2200      	movs	r2, #0
 8006204:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800620c:	b2db      	uxtb	r3, r3
 800620e:	2b00      	cmp	r3, #0
 8006210:	d106      	bne.n	8006220 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	2200      	movs	r2, #0
 8006216:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800621a:	6878      	ldr	r0, [r7, #4]
 800621c:	f7fb fd8e 	bl	8001d3c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	2202      	movs	r2, #2
 8006224:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	681a      	ldr	r2, [r3, #0]
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006236:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	685b      	ldr	r3, [r3, #4]
 800623c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	689b      	ldr	r3, [r3, #8]
 8006244:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006248:	431a      	orrs	r2, r3
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	68db      	ldr	r3, [r3, #12]
 800624e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006252:	431a      	orrs	r2, r3
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	691b      	ldr	r3, [r3, #16]
 8006258:	f003 0302 	and.w	r3, r3, #2
 800625c:	431a      	orrs	r2, r3
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	695b      	ldr	r3, [r3, #20]
 8006262:	f003 0301 	and.w	r3, r3, #1
 8006266:	431a      	orrs	r2, r3
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	699b      	ldr	r3, [r3, #24]
 800626c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006270:	431a      	orrs	r2, r3
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	69db      	ldr	r3, [r3, #28]
 8006276:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800627a:	431a      	orrs	r2, r3
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	6a1b      	ldr	r3, [r3, #32]
 8006280:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006284:	ea42 0103 	orr.w	r1, r2, r3
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800628c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	430a      	orrs	r2, r1
 8006296:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	699b      	ldr	r3, [r3, #24]
 800629c:	0c1b      	lsrs	r3, r3, #16
 800629e:	f003 0104 	and.w	r1, r3, #4
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062a6:	f003 0210 	and.w	r2, r3, #16
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	430a      	orrs	r2, r1
 80062b0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	69da      	ldr	r2, [r3, #28]
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80062c0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	2200      	movs	r2, #0
 80062c6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2201      	movs	r2, #1
 80062cc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80062d0:	2300      	movs	r3, #0
}
 80062d2:	4618      	mov	r0, r3
 80062d4:	3708      	adds	r7, #8
 80062d6:	46bd      	mov	sp, r7
 80062d8:	bd80      	pop	{r7, pc}

080062da <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80062da:	b580      	push	{r7, lr}
 80062dc:	b082      	sub	sp, #8
 80062de:	af00      	add	r7, sp, #0
 80062e0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d101      	bne.n	80062ec <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80062e8:	2301      	movs	r3, #1
 80062ea:	e041      	b.n	8006370 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062f2:	b2db      	uxtb	r3, r3
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d106      	bne.n	8006306 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2200      	movs	r2, #0
 80062fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006300:	6878      	ldr	r0, [r7, #4]
 8006302:	f7fb fd83 	bl	8001e0c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	2202      	movs	r2, #2
 800630a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681a      	ldr	r2, [r3, #0]
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	3304      	adds	r3, #4
 8006316:	4619      	mov	r1, r3
 8006318:	4610      	mov	r0, r2
 800631a:	f000 f8ef 	bl	80064fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	2201      	movs	r2, #1
 8006322:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	2201      	movs	r2, #1
 800632a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	2201      	movs	r2, #1
 8006332:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	2201      	movs	r2, #1
 800633a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	2201      	movs	r2, #1
 8006342:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	2201      	movs	r2, #1
 800634a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	2201      	movs	r2, #1
 8006352:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	2201      	movs	r2, #1
 800635a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	2201      	movs	r2, #1
 8006362:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	2201      	movs	r2, #1
 800636a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800636e:	2300      	movs	r3, #0
}
 8006370:	4618      	mov	r0, r3
 8006372:	3708      	adds	r7, #8
 8006374:	46bd      	mov	sp, r7
 8006376:	bd80      	pop	{r7, pc}

08006378 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006378:	b580      	push	{r7, lr}
 800637a:	b086      	sub	sp, #24
 800637c:	af00      	add	r7, sp, #0
 800637e:	60f8      	str	r0, [r7, #12]
 8006380:	60b9      	str	r1, [r7, #8]
 8006382:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006384:	2300      	movs	r3, #0
 8006386:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800638e:	2b01      	cmp	r3, #1
 8006390:	d101      	bne.n	8006396 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006392:	2302      	movs	r3, #2
 8006394:	e0ae      	b.n	80064f4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	2201      	movs	r2, #1
 800639a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	2b0c      	cmp	r3, #12
 80063a2:	f200 809f 	bhi.w	80064e4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80063a6:	a201      	add	r2, pc, #4	; (adr r2, 80063ac <HAL_TIM_PWM_ConfigChannel+0x34>)
 80063a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063ac:	080063e1 	.word	0x080063e1
 80063b0:	080064e5 	.word	0x080064e5
 80063b4:	080064e5 	.word	0x080064e5
 80063b8:	080064e5 	.word	0x080064e5
 80063bc:	08006421 	.word	0x08006421
 80063c0:	080064e5 	.word	0x080064e5
 80063c4:	080064e5 	.word	0x080064e5
 80063c8:	080064e5 	.word	0x080064e5
 80063cc:	08006463 	.word	0x08006463
 80063d0:	080064e5 	.word	0x080064e5
 80063d4:	080064e5 	.word	0x080064e5
 80063d8:	080064e5 	.word	0x080064e5
 80063dc:	080064a3 	.word	0x080064a3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	68b9      	ldr	r1, [r7, #8]
 80063e6:	4618      	mov	r0, r3
 80063e8:	f000 f928 	bl	800663c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	699a      	ldr	r2, [r3, #24]
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	f042 0208 	orr.w	r2, r2, #8
 80063fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	699a      	ldr	r2, [r3, #24]
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f022 0204 	bic.w	r2, r2, #4
 800640a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	6999      	ldr	r1, [r3, #24]
 8006412:	68bb      	ldr	r3, [r7, #8]
 8006414:	691a      	ldr	r2, [r3, #16]
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	430a      	orrs	r2, r1
 800641c:	619a      	str	r2, [r3, #24]
      break;
 800641e:	e064      	b.n	80064ea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	68b9      	ldr	r1, [r7, #8]
 8006426:	4618      	mov	r0, r3
 8006428:	f000 f978 	bl	800671c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	699a      	ldr	r2, [r3, #24]
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800643a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	699a      	ldr	r2, [r3, #24]
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800644a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	6999      	ldr	r1, [r3, #24]
 8006452:	68bb      	ldr	r3, [r7, #8]
 8006454:	691b      	ldr	r3, [r3, #16]
 8006456:	021a      	lsls	r2, r3, #8
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	430a      	orrs	r2, r1
 800645e:	619a      	str	r2, [r3, #24]
      break;
 8006460:	e043      	b.n	80064ea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	68b9      	ldr	r1, [r7, #8]
 8006468:	4618      	mov	r0, r3
 800646a:	f000 f9cd 	bl	8006808 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	69da      	ldr	r2, [r3, #28]
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	f042 0208 	orr.w	r2, r2, #8
 800647c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	69da      	ldr	r2, [r3, #28]
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	f022 0204 	bic.w	r2, r2, #4
 800648c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	69d9      	ldr	r1, [r3, #28]
 8006494:	68bb      	ldr	r3, [r7, #8]
 8006496:	691a      	ldr	r2, [r3, #16]
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	430a      	orrs	r2, r1
 800649e:	61da      	str	r2, [r3, #28]
      break;
 80064a0:	e023      	b.n	80064ea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	68b9      	ldr	r1, [r7, #8]
 80064a8:	4618      	mov	r0, r3
 80064aa:	f000 fa21 	bl	80068f0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	69da      	ldr	r2, [r3, #28]
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80064bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	69da      	ldr	r2, [r3, #28]
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80064cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	69d9      	ldr	r1, [r3, #28]
 80064d4:	68bb      	ldr	r3, [r7, #8]
 80064d6:	691b      	ldr	r3, [r3, #16]
 80064d8:	021a      	lsls	r2, r3, #8
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	430a      	orrs	r2, r1
 80064e0:	61da      	str	r2, [r3, #28]
      break;
 80064e2:	e002      	b.n	80064ea <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80064e4:	2301      	movs	r3, #1
 80064e6:	75fb      	strb	r3, [r7, #23]
      break;
 80064e8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	2200      	movs	r2, #0
 80064ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80064f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80064f4:	4618      	mov	r0, r3
 80064f6:	3718      	adds	r7, #24
 80064f8:	46bd      	mov	sp, r7
 80064fa:	bd80      	pop	{r7, pc}

080064fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80064fc:	b480      	push	{r7}
 80064fe:	b085      	sub	sp, #20
 8006500:	af00      	add	r7, sp, #0
 8006502:	6078      	str	r0, [r7, #4]
 8006504:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	4a40      	ldr	r2, [pc, #256]	; (8006610 <TIM_Base_SetConfig+0x114>)
 8006510:	4293      	cmp	r3, r2
 8006512:	d013      	beq.n	800653c <TIM_Base_SetConfig+0x40>
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800651a:	d00f      	beq.n	800653c <TIM_Base_SetConfig+0x40>
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	4a3d      	ldr	r2, [pc, #244]	; (8006614 <TIM_Base_SetConfig+0x118>)
 8006520:	4293      	cmp	r3, r2
 8006522:	d00b      	beq.n	800653c <TIM_Base_SetConfig+0x40>
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	4a3c      	ldr	r2, [pc, #240]	; (8006618 <TIM_Base_SetConfig+0x11c>)
 8006528:	4293      	cmp	r3, r2
 800652a:	d007      	beq.n	800653c <TIM_Base_SetConfig+0x40>
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	4a3b      	ldr	r2, [pc, #236]	; (800661c <TIM_Base_SetConfig+0x120>)
 8006530:	4293      	cmp	r3, r2
 8006532:	d003      	beq.n	800653c <TIM_Base_SetConfig+0x40>
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	4a3a      	ldr	r2, [pc, #232]	; (8006620 <TIM_Base_SetConfig+0x124>)
 8006538:	4293      	cmp	r3, r2
 800653a:	d108      	bne.n	800654e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006542:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006544:	683b      	ldr	r3, [r7, #0]
 8006546:	685b      	ldr	r3, [r3, #4]
 8006548:	68fa      	ldr	r2, [r7, #12]
 800654a:	4313      	orrs	r3, r2
 800654c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	4a2f      	ldr	r2, [pc, #188]	; (8006610 <TIM_Base_SetConfig+0x114>)
 8006552:	4293      	cmp	r3, r2
 8006554:	d02b      	beq.n	80065ae <TIM_Base_SetConfig+0xb2>
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800655c:	d027      	beq.n	80065ae <TIM_Base_SetConfig+0xb2>
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	4a2c      	ldr	r2, [pc, #176]	; (8006614 <TIM_Base_SetConfig+0x118>)
 8006562:	4293      	cmp	r3, r2
 8006564:	d023      	beq.n	80065ae <TIM_Base_SetConfig+0xb2>
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	4a2b      	ldr	r2, [pc, #172]	; (8006618 <TIM_Base_SetConfig+0x11c>)
 800656a:	4293      	cmp	r3, r2
 800656c:	d01f      	beq.n	80065ae <TIM_Base_SetConfig+0xb2>
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	4a2a      	ldr	r2, [pc, #168]	; (800661c <TIM_Base_SetConfig+0x120>)
 8006572:	4293      	cmp	r3, r2
 8006574:	d01b      	beq.n	80065ae <TIM_Base_SetConfig+0xb2>
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	4a29      	ldr	r2, [pc, #164]	; (8006620 <TIM_Base_SetConfig+0x124>)
 800657a:	4293      	cmp	r3, r2
 800657c:	d017      	beq.n	80065ae <TIM_Base_SetConfig+0xb2>
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	4a28      	ldr	r2, [pc, #160]	; (8006624 <TIM_Base_SetConfig+0x128>)
 8006582:	4293      	cmp	r3, r2
 8006584:	d013      	beq.n	80065ae <TIM_Base_SetConfig+0xb2>
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	4a27      	ldr	r2, [pc, #156]	; (8006628 <TIM_Base_SetConfig+0x12c>)
 800658a:	4293      	cmp	r3, r2
 800658c:	d00f      	beq.n	80065ae <TIM_Base_SetConfig+0xb2>
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	4a26      	ldr	r2, [pc, #152]	; (800662c <TIM_Base_SetConfig+0x130>)
 8006592:	4293      	cmp	r3, r2
 8006594:	d00b      	beq.n	80065ae <TIM_Base_SetConfig+0xb2>
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	4a25      	ldr	r2, [pc, #148]	; (8006630 <TIM_Base_SetConfig+0x134>)
 800659a:	4293      	cmp	r3, r2
 800659c:	d007      	beq.n	80065ae <TIM_Base_SetConfig+0xb2>
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	4a24      	ldr	r2, [pc, #144]	; (8006634 <TIM_Base_SetConfig+0x138>)
 80065a2:	4293      	cmp	r3, r2
 80065a4:	d003      	beq.n	80065ae <TIM_Base_SetConfig+0xb2>
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	4a23      	ldr	r2, [pc, #140]	; (8006638 <TIM_Base_SetConfig+0x13c>)
 80065aa:	4293      	cmp	r3, r2
 80065ac:	d108      	bne.n	80065c0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80065b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80065b6:	683b      	ldr	r3, [r7, #0]
 80065b8:	68db      	ldr	r3, [r3, #12]
 80065ba:	68fa      	ldr	r2, [r7, #12]
 80065bc:	4313      	orrs	r3, r2
 80065be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80065c6:	683b      	ldr	r3, [r7, #0]
 80065c8:	695b      	ldr	r3, [r3, #20]
 80065ca:	4313      	orrs	r3, r2
 80065cc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	68fa      	ldr	r2, [r7, #12]
 80065d2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80065d4:	683b      	ldr	r3, [r7, #0]
 80065d6:	689a      	ldr	r2, [r3, #8]
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80065dc:	683b      	ldr	r3, [r7, #0]
 80065de:	681a      	ldr	r2, [r3, #0]
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	4a0a      	ldr	r2, [pc, #40]	; (8006610 <TIM_Base_SetConfig+0x114>)
 80065e8:	4293      	cmp	r3, r2
 80065ea:	d003      	beq.n	80065f4 <TIM_Base_SetConfig+0xf8>
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	4a0c      	ldr	r2, [pc, #48]	; (8006620 <TIM_Base_SetConfig+0x124>)
 80065f0:	4293      	cmp	r3, r2
 80065f2:	d103      	bne.n	80065fc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80065f4:	683b      	ldr	r3, [r7, #0]
 80065f6:	691a      	ldr	r2, [r3, #16]
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2201      	movs	r2, #1
 8006600:	615a      	str	r2, [r3, #20]
}
 8006602:	bf00      	nop
 8006604:	3714      	adds	r7, #20
 8006606:	46bd      	mov	sp, r7
 8006608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800660c:	4770      	bx	lr
 800660e:	bf00      	nop
 8006610:	40010000 	.word	0x40010000
 8006614:	40000400 	.word	0x40000400
 8006618:	40000800 	.word	0x40000800
 800661c:	40000c00 	.word	0x40000c00
 8006620:	40010400 	.word	0x40010400
 8006624:	40014000 	.word	0x40014000
 8006628:	40014400 	.word	0x40014400
 800662c:	40014800 	.word	0x40014800
 8006630:	40001800 	.word	0x40001800
 8006634:	40001c00 	.word	0x40001c00
 8006638:	40002000 	.word	0x40002000

0800663c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800663c:	b480      	push	{r7}
 800663e:	b087      	sub	sp, #28
 8006640:	af00      	add	r7, sp, #0
 8006642:	6078      	str	r0, [r7, #4]
 8006644:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	6a1b      	ldr	r3, [r3, #32]
 800664a:	f023 0201 	bic.w	r2, r3, #1
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	6a1b      	ldr	r3, [r3, #32]
 8006656:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	685b      	ldr	r3, [r3, #4]
 800665c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	699b      	ldr	r3, [r3, #24]
 8006662:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800666a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	f023 0303 	bic.w	r3, r3, #3
 8006672:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006674:	683b      	ldr	r3, [r7, #0]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	68fa      	ldr	r2, [r7, #12]
 800667a:	4313      	orrs	r3, r2
 800667c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800667e:	697b      	ldr	r3, [r7, #20]
 8006680:	f023 0302 	bic.w	r3, r3, #2
 8006684:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	689b      	ldr	r3, [r3, #8]
 800668a:	697a      	ldr	r2, [r7, #20]
 800668c:	4313      	orrs	r3, r2
 800668e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	4a20      	ldr	r2, [pc, #128]	; (8006714 <TIM_OC1_SetConfig+0xd8>)
 8006694:	4293      	cmp	r3, r2
 8006696:	d003      	beq.n	80066a0 <TIM_OC1_SetConfig+0x64>
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	4a1f      	ldr	r2, [pc, #124]	; (8006718 <TIM_OC1_SetConfig+0xdc>)
 800669c:	4293      	cmp	r3, r2
 800669e:	d10c      	bne.n	80066ba <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80066a0:	697b      	ldr	r3, [r7, #20]
 80066a2:	f023 0308 	bic.w	r3, r3, #8
 80066a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80066a8:	683b      	ldr	r3, [r7, #0]
 80066aa:	68db      	ldr	r3, [r3, #12]
 80066ac:	697a      	ldr	r2, [r7, #20]
 80066ae:	4313      	orrs	r3, r2
 80066b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80066b2:	697b      	ldr	r3, [r7, #20]
 80066b4:	f023 0304 	bic.w	r3, r3, #4
 80066b8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	4a15      	ldr	r2, [pc, #84]	; (8006714 <TIM_OC1_SetConfig+0xd8>)
 80066be:	4293      	cmp	r3, r2
 80066c0:	d003      	beq.n	80066ca <TIM_OC1_SetConfig+0x8e>
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	4a14      	ldr	r2, [pc, #80]	; (8006718 <TIM_OC1_SetConfig+0xdc>)
 80066c6:	4293      	cmp	r3, r2
 80066c8:	d111      	bne.n	80066ee <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80066ca:	693b      	ldr	r3, [r7, #16]
 80066cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80066d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80066d2:	693b      	ldr	r3, [r7, #16]
 80066d4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80066d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80066da:	683b      	ldr	r3, [r7, #0]
 80066dc:	695b      	ldr	r3, [r3, #20]
 80066de:	693a      	ldr	r2, [r7, #16]
 80066e0:	4313      	orrs	r3, r2
 80066e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80066e4:	683b      	ldr	r3, [r7, #0]
 80066e6:	699b      	ldr	r3, [r3, #24]
 80066e8:	693a      	ldr	r2, [r7, #16]
 80066ea:	4313      	orrs	r3, r2
 80066ec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	693a      	ldr	r2, [r7, #16]
 80066f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	68fa      	ldr	r2, [r7, #12]
 80066f8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80066fa:	683b      	ldr	r3, [r7, #0]
 80066fc:	685a      	ldr	r2, [r3, #4]
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	697a      	ldr	r2, [r7, #20]
 8006706:	621a      	str	r2, [r3, #32]
}
 8006708:	bf00      	nop
 800670a:	371c      	adds	r7, #28
 800670c:	46bd      	mov	sp, r7
 800670e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006712:	4770      	bx	lr
 8006714:	40010000 	.word	0x40010000
 8006718:	40010400 	.word	0x40010400

0800671c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800671c:	b480      	push	{r7}
 800671e:	b087      	sub	sp, #28
 8006720:	af00      	add	r7, sp, #0
 8006722:	6078      	str	r0, [r7, #4]
 8006724:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	6a1b      	ldr	r3, [r3, #32]
 800672a:	f023 0210 	bic.w	r2, r3, #16
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	6a1b      	ldr	r3, [r3, #32]
 8006736:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	685b      	ldr	r3, [r3, #4]
 800673c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	699b      	ldr	r3, [r3, #24]
 8006742:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800674a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006752:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006754:	683b      	ldr	r3, [r7, #0]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	021b      	lsls	r3, r3, #8
 800675a:	68fa      	ldr	r2, [r7, #12]
 800675c:	4313      	orrs	r3, r2
 800675e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006760:	697b      	ldr	r3, [r7, #20]
 8006762:	f023 0320 	bic.w	r3, r3, #32
 8006766:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006768:	683b      	ldr	r3, [r7, #0]
 800676a:	689b      	ldr	r3, [r3, #8]
 800676c:	011b      	lsls	r3, r3, #4
 800676e:	697a      	ldr	r2, [r7, #20]
 8006770:	4313      	orrs	r3, r2
 8006772:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	4a22      	ldr	r2, [pc, #136]	; (8006800 <TIM_OC2_SetConfig+0xe4>)
 8006778:	4293      	cmp	r3, r2
 800677a:	d003      	beq.n	8006784 <TIM_OC2_SetConfig+0x68>
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	4a21      	ldr	r2, [pc, #132]	; (8006804 <TIM_OC2_SetConfig+0xe8>)
 8006780:	4293      	cmp	r3, r2
 8006782:	d10d      	bne.n	80067a0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006784:	697b      	ldr	r3, [r7, #20]
 8006786:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800678a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800678c:	683b      	ldr	r3, [r7, #0]
 800678e:	68db      	ldr	r3, [r3, #12]
 8006790:	011b      	lsls	r3, r3, #4
 8006792:	697a      	ldr	r2, [r7, #20]
 8006794:	4313      	orrs	r3, r2
 8006796:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006798:	697b      	ldr	r3, [r7, #20]
 800679a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800679e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	4a17      	ldr	r2, [pc, #92]	; (8006800 <TIM_OC2_SetConfig+0xe4>)
 80067a4:	4293      	cmp	r3, r2
 80067a6:	d003      	beq.n	80067b0 <TIM_OC2_SetConfig+0x94>
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	4a16      	ldr	r2, [pc, #88]	; (8006804 <TIM_OC2_SetConfig+0xe8>)
 80067ac:	4293      	cmp	r3, r2
 80067ae:	d113      	bne.n	80067d8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80067b0:	693b      	ldr	r3, [r7, #16]
 80067b2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80067b6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80067b8:	693b      	ldr	r3, [r7, #16]
 80067ba:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80067be:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80067c0:	683b      	ldr	r3, [r7, #0]
 80067c2:	695b      	ldr	r3, [r3, #20]
 80067c4:	009b      	lsls	r3, r3, #2
 80067c6:	693a      	ldr	r2, [r7, #16]
 80067c8:	4313      	orrs	r3, r2
 80067ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80067cc:	683b      	ldr	r3, [r7, #0]
 80067ce:	699b      	ldr	r3, [r3, #24]
 80067d0:	009b      	lsls	r3, r3, #2
 80067d2:	693a      	ldr	r2, [r7, #16]
 80067d4:	4313      	orrs	r3, r2
 80067d6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	693a      	ldr	r2, [r7, #16]
 80067dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	68fa      	ldr	r2, [r7, #12]
 80067e2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80067e4:	683b      	ldr	r3, [r7, #0]
 80067e6:	685a      	ldr	r2, [r3, #4]
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	697a      	ldr	r2, [r7, #20]
 80067f0:	621a      	str	r2, [r3, #32]
}
 80067f2:	bf00      	nop
 80067f4:	371c      	adds	r7, #28
 80067f6:	46bd      	mov	sp, r7
 80067f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067fc:	4770      	bx	lr
 80067fe:	bf00      	nop
 8006800:	40010000 	.word	0x40010000
 8006804:	40010400 	.word	0x40010400

08006808 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006808:	b480      	push	{r7}
 800680a:	b087      	sub	sp, #28
 800680c:	af00      	add	r7, sp, #0
 800680e:	6078      	str	r0, [r7, #4]
 8006810:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	6a1b      	ldr	r3, [r3, #32]
 8006816:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	6a1b      	ldr	r3, [r3, #32]
 8006822:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	685b      	ldr	r3, [r3, #4]
 8006828:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	69db      	ldr	r3, [r3, #28]
 800682e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006836:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	f023 0303 	bic.w	r3, r3, #3
 800683e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006840:	683b      	ldr	r3, [r7, #0]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	68fa      	ldr	r2, [r7, #12]
 8006846:	4313      	orrs	r3, r2
 8006848:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800684a:	697b      	ldr	r3, [r7, #20]
 800684c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006850:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006852:	683b      	ldr	r3, [r7, #0]
 8006854:	689b      	ldr	r3, [r3, #8]
 8006856:	021b      	lsls	r3, r3, #8
 8006858:	697a      	ldr	r2, [r7, #20]
 800685a:	4313      	orrs	r3, r2
 800685c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	4a21      	ldr	r2, [pc, #132]	; (80068e8 <TIM_OC3_SetConfig+0xe0>)
 8006862:	4293      	cmp	r3, r2
 8006864:	d003      	beq.n	800686e <TIM_OC3_SetConfig+0x66>
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	4a20      	ldr	r2, [pc, #128]	; (80068ec <TIM_OC3_SetConfig+0xe4>)
 800686a:	4293      	cmp	r3, r2
 800686c:	d10d      	bne.n	800688a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800686e:	697b      	ldr	r3, [r7, #20]
 8006870:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006874:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006876:	683b      	ldr	r3, [r7, #0]
 8006878:	68db      	ldr	r3, [r3, #12]
 800687a:	021b      	lsls	r3, r3, #8
 800687c:	697a      	ldr	r2, [r7, #20]
 800687e:	4313      	orrs	r3, r2
 8006880:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006882:	697b      	ldr	r3, [r7, #20]
 8006884:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006888:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	4a16      	ldr	r2, [pc, #88]	; (80068e8 <TIM_OC3_SetConfig+0xe0>)
 800688e:	4293      	cmp	r3, r2
 8006890:	d003      	beq.n	800689a <TIM_OC3_SetConfig+0x92>
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	4a15      	ldr	r2, [pc, #84]	; (80068ec <TIM_OC3_SetConfig+0xe4>)
 8006896:	4293      	cmp	r3, r2
 8006898:	d113      	bne.n	80068c2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800689a:	693b      	ldr	r3, [r7, #16]
 800689c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80068a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80068a2:	693b      	ldr	r3, [r7, #16]
 80068a4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80068a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80068aa:	683b      	ldr	r3, [r7, #0]
 80068ac:	695b      	ldr	r3, [r3, #20]
 80068ae:	011b      	lsls	r3, r3, #4
 80068b0:	693a      	ldr	r2, [r7, #16]
 80068b2:	4313      	orrs	r3, r2
 80068b4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80068b6:	683b      	ldr	r3, [r7, #0]
 80068b8:	699b      	ldr	r3, [r3, #24]
 80068ba:	011b      	lsls	r3, r3, #4
 80068bc:	693a      	ldr	r2, [r7, #16]
 80068be:	4313      	orrs	r3, r2
 80068c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	693a      	ldr	r2, [r7, #16]
 80068c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	68fa      	ldr	r2, [r7, #12]
 80068cc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80068ce:	683b      	ldr	r3, [r7, #0]
 80068d0:	685a      	ldr	r2, [r3, #4]
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	697a      	ldr	r2, [r7, #20]
 80068da:	621a      	str	r2, [r3, #32]
}
 80068dc:	bf00      	nop
 80068de:	371c      	adds	r7, #28
 80068e0:	46bd      	mov	sp, r7
 80068e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e6:	4770      	bx	lr
 80068e8:	40010000 	.word	0x40010000
 80068ec:	40010400 	.word	0x40010400

080068f0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80068f0:	b480      	push	{r7}
 80068f2:	b087      	sub	sp, #28
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	6078      	str	r0, [r7, #4]
 80068f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	6a1b      	ldr	r3, [r3, #32]
 80068fe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	6a1b      	ldr	r3, [r3, #32]
 800690a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	685b      	ldr	r3, [r3, #4]
 8006910:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	69db      	ldr	r3, [r3, #28]
 8006916:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800691e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006926:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006928:	683b      	ldr	r3, [r7, #0]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	021b      	lsls	r3, r3, #8
 800692e:	68fa      	ldr	r2, [r7, #12]
 8006930:	4313      	orrs	r3, r2
 8006932:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006934:	693b      	ldr	r3, [r7, #16]
 8006936:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800693a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800693c:	683b      	ldr	r3, [r7, #0]
 800693e:	689b      	ldr	r3, [r3, #8]
 8006940:	031b      	lsls	r3, r3, #12
 8006942:	693a      	ldr	r2, [r7, #16]
 8006944:	4313      	orrs	r3, r2
 8006946:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	4a12      	ldr	r2, [pc, #72]	; (8006994 <TIM_OC4_SetConfig+0xa4>)
 800694c:	4293      	cmp	r3, r2
 800694e:	d003      	beq.n	8006958 <TIM_OC4_SetConfig+0x68>
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	4a11      	ldr	r2, [pc, #68]	; (8006998 <TIM_OC4_SetConfig+0xa8>)
 8006954:	4293      	cmp	r3, r2
 8006956:	d109      	bne.n	800696c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006958:	697b      	ldr	r3, [r7, #20]
 800695a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800695e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006960:	683b      	ldr	r3, [r7, #0]
 8006962:	695b      	ldr	r3, [r3, #20]
 8006964:	019b      	lsls	r3, r3, #6
 8006966:	697a      	ldr	r2, [r7, #20]
 8006968:	4313      	orrs	r3, r2
 800696a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	697a      	ldr	r2, [r7, #20]
 8006970:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	68fa      	ldr	r2, [r7, #12]
 8006976:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006978:	683b      	ldr	r3, [r7, #0]
 800697a:	685a      	ldr	r2, [r3, #4]
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	693a      	ldr	r2, [r7, #16]
 8006984:	621a      	str	r2, [r3, #32]
}
 8006986:	bf00      	nop
 8006988:	371c      	adds	r7, #28
 800698a:	46bd      	mov	sp, r7
 800698c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006990:	4770      	bx	lr
 8006992:	bf00      	nop
 8006994:	40010000 	.word	0x40010000
 8006998:	40010400 	.word	0x40010400

0800699c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800699c:	b480      	push	{r7}
 800699e:	b085      	sub	sp, #20
 80069a0:	af00      	add	r7, sp, #0
 80069a2:	6078      	str	r0, [r7, #4]
 80069a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80069ac:	2b01      	cmp	r3, #1
 80069ae:	d101      	bne.n	80069b4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80069b0:	2302      	movs	r3, #2
 80069b2:	e05a      	b.n	8006a6a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	2201      	movs	r2, #1
 80069b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	2202      	movs	r2, #2
 80069c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	685b      	ldr	r3, [r3, #4]
 80069ca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	689b      	ldr	r3, [r3, #8]
 80069d2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069da:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80069dc:	683b      	ldr	r3, [r7, #0]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	68fa      	ldr	r2, [r7, #12]
 80069e2:	4313      	orrs	r3, r2
 80069e4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	68fa      	ldr	r2, [r7, #12]
 80069ec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	4a21      	ldr	r2, [pc, #132]	; (8006a78 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80069f4:	4293      	cmp	r3, r2
 80069f6:	d022      	beq.n	8006a3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a00:	d01d      	beq.n	8006a3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	4a1d      	ldr	r2, [pc, #116]	; (8006a7c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006a08:	4293      	cmp	r3, r2
 8006a0a:	d018      	beq.n	8006a3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	4a1b      	ldr	r2, [pc, #108]	; (8006a80 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006a12:	4293      	cmp	r3, r2
 8006a14:	d013      	beq.n	8006a3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	4a1a      	ldr	r2, [pc, #104]	; (8006a84 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006a1c:	4293      	cmp	r3, r2
 8006a1e:	d00e      	beq.n	8006a3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	4a18      	ldr	r2, [pc, #96]	; (8006a88 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006a26:	4293      	cmp	r3, r2
 8006a28:	d009      	beq.n	8006a3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	4a17      	ldr	r2, [pc, #92]	; (8006a8c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006a30:	4293      	cmp	r3, r2
 8006a32:	d004      	beq.n	8006a3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	4a15      	ldr	r2, [pc, #84]	; (8006a90 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006a3a:	4293      	cmp	r3, r2
 8006a3c:	d10c      	bne.n	8006a58 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006a3e:	68bb      	ldr	r3, [r7, #8]
 8006a40:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006a44:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006a46:	683b      	ldr	r3, [r7, #0]
 8006a48:	685b      	ldr	r3, [r3, #4]
 8006a4a:	68ba      	ldr	r2, [r7, #8]
 8006a4c:	4313      	orrs	r3, r2
 8006a4e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	68ba      	ldr	r2, [r7, #8]
 8006a56:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	2201      	movs	r2, #1
 8006a5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	2200      	movs	r2, #0
 8006a64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006a68:	2300      	movs	r3, #0
}
 8006a6a:	4618      	mov	r0, r3
 8006a6c:	3714      	adds	r7, #20
 8006a6e:	46bd      	mov	sp, r7
 8006a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a74:	4770      	bx	lr
 8006a76:	bf00      	nop
 8006a78:	40010000 	.word	0x40010000
 8006a7c:	40000400 	.word	0x40000400
 8006a80:	40000800 	.word	0x40000800
 8006a84:	40000c00 	.word	0x40000c00
 8006a88:	40010400 	.word	0x40010400
 8006a8c:	40014000 	.word	0x40014000
 8006a90:	40001800 	.word	0x40001800

08006a94 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006a94:	b580      	push	{r7, lr}
 8006a96:	b082      	sub	sp, #8
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d101      	bne.n	8006aa6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006aa2:	2301      	movs	r3, #1
 8006aa4:	e03f      	b.n	8006b26 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006aac:	b2db      	uxtb	r3, r3
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d106      	bne.n	8006ac0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006aba:	6878      	ldr	r0, [r7, #4]
 8006abc:	f7fb fa22 	bl	8001f04 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	2224      	movs	r2, #36	; 0x24
 8006ac4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	68da      	ldr	r2, [r3, #12]
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006ad6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006ad8:	6878      	ldr	r0, [r7, #4]
 8006ada:	f000 f929 	bl	8006d30 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	691a      	ldr	r2, [r3, #16]
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006aec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	695a      	ldr	r2, [r3, #20]
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006afc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	68da      	ldr	r2, [r3, #12]
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006b0c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	2200      	movs	r2, #0
 8006b12:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	2220      	movs	r2, #32
 8006b18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	2220      	movs	r2, #32
 8006b20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006b24:	2300      	movs	r3, #0
}
 8006b26:	4618      	mov	r0, r3
 8006b28:	3708      	adds	r7, #8
 8006b2a:	46bd      	mov	sp, r7
 8006b2c:	bd80      	pop	{r7, pc}

08006b2e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006b2e:	b580      	push	{r7, lr}
 8006b30:	b08a      	sub	sp, #40	; 0x28
 8006b32:	af02      	add	r7, sp, #8
 8006b34:	60f8      	str	r0, [r7, #12]
 8006b36:	60b9      	str	r1, [r7, #8]
 8006b38:	603b      	str	r3, [r7, #0]
 8006b3a:	4613      	mov	r3, r2
 8006b3c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006b3e:	2300      	movs	r3, #0
 8006b40:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006b48:	b2db      	uxtb	r3, r3
 8006b4a:	2b20      	cmp	r3, #32
 8006b4c:	d17c      	bne.n	8006c48 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006b4e:	68bb      	ldr	r3, [r7, #8]
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d002      	beq.n	8006b5a <HAL_UART_Transmit+0x2c>
 8006b54:	88fb      	ldrh	r3, [r7, #6]
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d101      	bne.n	8006b5e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006b5a:	2301      	movs	r3, #1
 8006b5c:	e075      	b.n	8006c4a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b64:	2b01      	cmp	r3, #1
 8006b66:	d101      	bne.n	8006b6c <HAL_UART_Transmit+0x3e>
 8006b68:	2302      	movs	r3, #2
 8006b6a:	e06e      	b.n	8006c4a <HAL_UART_Transmit+0x11c>
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	2201      	movs	r2, #1
 8006b70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	2200      	movs	r2, #0
 8006b78:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	2221      	movs	r2, #33	; 0x21
 8006b7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006b82:	f7fb fc17 	bl	80023b4 <HAL_GetTick>
 8006b86:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	88fa      	ldrh	r2, [r7, #6]
 8006b8c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	88fa      	ldrh	r2, [r7, #6]
 8006b92:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	689b      	ldr	r3, [r3, #8]
 8006b98:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b9c:	d108      	bne.n	8006bb0 <HAL_UART_Transmit+0x82>
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	691b      	ldr	r3, [r3, #16]
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d104      	bne.n	8006bb0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8006ba6:	2300      	movs	r3, #0
 8006ba8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006baa:	68bb      	ldr	r3, [r7, #8]
 8006bac:	61bb      	str	r3, [r7, #24]
 8006bae:	e003      	b.n	8006bb8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006bb0:	68bb      	ldr	r3, [r7, #8]
 8006bb2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006bb4:	2300      	movs	r3, #0
 8006bb6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	2200      	movs	r2, #0
 8006bbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8006bc0:	e02a      	b.n	8006c18 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006bc2:	683b      	ldr	r3, [r7, #0]
 8006bc4:	9300      	str	r3, [sp, #0]
 8006bc6:	697b      	ldr	r3, [r7, #20]
 8006bc8:	2200      	movs	r2, #0
 8006bca:	2180      	movs	r1, #128	; 0x80
 8006bcc:	68f8      	ldr	r0, [r7, #12]
 8006bce:	f000 f840 	bl	8006c52 <UART_WaitOnFlagUntilTimeout>
 8006bd2:	4603      	mov	r3, r0
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d001      	beq.n	8006bdc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006bd8:	2303      	movs	r3, #3
 8006bda:	e036      	b.n	8006c4a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006bdc:	69fb      	ldr	r3, [r7, #28]
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d10b      	bne.n	8006bfa <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006be2:	69bb      	ldr	r3, [r7, #24]
 8006be4:	881b      	ldrh	r3, [r3, #0]
 8006be6:	461a      	mov	r2, r3
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006bf0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006bf2:	69bb      	ldr	r3, [r7, #24]
 8006bf4:	3302      	adds	r3, #2
 8006bf6:	61bb      	str	r3, [r7, #24]
 8006bf8:	e007      	b.n	8006c0a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006bfa:	69fb      	ldr	r3, [r7, #28]
 8006bfc:	781a      	ldrb	r2, [r3, #0]
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006c04:	69fb      	ldr	r3, [r7, #28]
 8006c06:	3301      	adds	r3, #1
 8006c08:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006c0e:	b29b      	uxth	r3, r3
 8006c10:	3b01      	subs	r3, #1
 8006c12:	b29a      	uxth	r2, r3
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006c1c:	b29b      	uxth	r3, r3
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d1cf      	bne.n	8006bc2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006c22:	683b      	ldr	r3, [r7, #0]
 8006c24:	9300      	str	r3, [sp, #0]
 8006c26:	697b      	ldr	r3, [r7, #20]
 8006c28:	2200      	movs	r2, #0
 8006c2a:	2140      	movs	r1, #64	; 0x40
 8006c2c:	68f8      	ldr	r0, [r7, #12]
 8006c2e:	f000 f810 	bl	8006c52 <UART_WaitOnFlagUntilTimeout>
 8006c32:	4603      	mov	r3, r0
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d001      	beq.n	8006c3c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006c38:	2303      	movs	r3, #3
 8006c3a:	e006      	b.n	8006c4a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	2220      	movs	r2, #32
 8006c40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006c44:	2300      	movs	r3, #0
 8006c46:	e000      	b.n	8006c4a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006c48:	2302      	movs	r3, #2
  }
}
 8006c4a:	4618      	mov	r0, r3
 8006c4c:	3720      	adds	r7, #32
 8006c4e:	46bd      	mov	sp, r7
 8006c50:	bd80      	pop	{r7, pc}

08006c52 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006c52:	b580      	push	{r7, lr}
 8006c54:	b090      	sub	sp, #64	; 0x40
 8006c56:	af00      	add	r7, sp, #0
 8006c58:	60f8      	str	r0, [r7, #12]
 8006c5a:	60b9      	str	r1, [r7, #8]
 8006c5c:	603b      	str	r3, [r7, #0]
 8006c5e:	4613      	mov	r3, r2
 8006c60:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c62:	e050      	b.n	8006d06 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006c64:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006c66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c6a:	d04c      	beq.n	8006d06 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006c6c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d007      	beq.n	8006c82 <UART_WaitOnFlagUntilTimeout+0x30>
 8006c72:	f7fb fb9f 	bl	80023b4 <HAL_GetTick>
 8006c76:	4602      	mov	r2, r0
 8006c78:	683b      	ldr	r3, [r7, #0]
 8006c7a:	1ad3      	subs	r3, r2, r3
 8006c7c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006c7e:	429a      	cmp	r2, r3
 8006c80:	d241      	bcs.n	8006d06 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	330c      	adds	r3, #12
 8006c88:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c8c:	e853 3f00 	ldrex	r3, [r3]
 8006c90:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006c92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c94:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006c98:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	330c      	adds	r3, #12
 8006ca0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006ca2:	637a      	str	r2, [r7, #52]	; 0x34
 8006ca4:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ca6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006ca8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006caa:	e841 2300 	strex	r3, r2, [r1]
 8006cae:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006cb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d1e5      	bne.n	8006c82 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	3314      	adds	r3, #20
 8006cbc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cbe:	697b      	ldr	r3, [r7, #20]
 8006cc0:	e853 3f00 	ldrex	r3, [r3]
 8006cc4:	613b      	str	r3, [r7, #16]
   return(result);
 8006cc6:	693b      	ldr	r3, [r7, #16]
 8006cc8:	f023 0301 	bic.w	r3, r3, #1
 8006ccc:	63bb      	str	r3, [r7, #56]	; 0x38
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	3314      	adds	r3, #20
 8006cd4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006cd6:	623a      	str	r2, [r7, #32]
 8006cd8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cda:	69f9      	ldr	r1, [r7, #28]
 8006cdc:	6a3a      	ldr	r2, [r7, #32]
 8006cde:	e841 2300 	strex	r3, r2, [r1]
 8006ce2:	61bb      	str	r3, [r7, #24]
   return(result);
 8006ce4:	69bb      	ldr	r3, [r7, #24]
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d1e5      	bne.n	8006cb6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	2220      	movs	r2, #32
 8006cee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	2220      	movs	r2, #32
 8006cf6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	2200      	movs	r2, #0
 8006cfe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8006d02:	2303      	movs	r3, #3
 8006d04:	e00f      	b.n	8006d26 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	681a      	ldr	r2, [r3, #0]
 8006d0c:	68bb      	ldr	r3, [r7, #8]
 8006d0e:	4013      	ands	r3, r2
 8006d10:	68ba      	ldr	r2, [r7, #8]
 8006d12:	429a      	cmp	r2, r3
 8006d14:	bf0c      	ite	eq
 8006d16:	2301      	moveq	r3, #1
 8006d18:	2300      	movne	r3, #0
 8006d1a:	b2db      	uxtb	r3, r3
 8006d1c:	461a      	mov	r2, r3
 8006d1e:	79fb      	ldrb	r3, [r7, #7]
 8006d20:	429a      	cmp	r2, r3
 8006d22:	d09f      	beq.n	8006c64 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006d24:	2300      	movs	r3, #0
}
 8006d26:	4618      	mov	r0, r3
 8006d28:	3740      	adds	r7, #64	; 0x40
 8006d2a:	46bd      	mov	sp, r7
 8006d2c:	bd80      	pop	{r7, pc}
	...

08006d30 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006d30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006d34:	b0c0      	sub	sp, #256	; 0x100
 8006d36:	af00      	add	r7, sp, #0
 8006d38:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006d3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	691b      	ldr	r3, [r3, #16]
 8006d44:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006d48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d4c:	68d9      	ldr	r1, [r3, #12]
 8006d4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d52:	681a      	ldr	r2, [r3, #0]
 8006d54:	ea40 0301 	orr.w	r3, r0, r1
 8006d58:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006d5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d5e:	689a      	ldr	r2, [r3, #8]
 8006d60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d64:	691b      	ldr	r3, [r3, #16]
 8006d66:	431a      	orrs	r2, r3
 8006d68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d6c:	695b      	ldr	r3, [r3, #20]
 8006d6e:	431a      	orrs	r2, r3
 8006d70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d74:	69db      	ldr	r3, [r3, #28]
 8006d76:	4313      	orrs	r3, r2
 8006d78:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006d7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	68db      	ldr	r3, [r3, #12]
 8006d84:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006d88:	f021 010c 	bic.w	r1, r1, #12
 8006d8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d90:	681a      	ldr	r2, [r3, #0]
 8006d92:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006d96:	430b      	orrs	r3, r1
 8006d98:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006d9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	695b      	ldr	r3, [r3, #20]
 8006da2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006da6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006daa:	6999      	ldr	r1, [r3, #24]
 8006dac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006db0:	681a      	ldr	r2, [r3, #0]
 8006db2:	ea40 0301 	orr.w	r3, r0, r1
 8006db6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006db8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006dbc:	681a      	ldr	r2, [r3, #0]
 8006dbe:	4b8f      	ldr	r3, [pc, #572]	; (8006ffc <UART_SetConfig+0x2cc>)
 8006dc0:	429a      	cmp	r2, r3
 8006dc2:	d005      	beq.n	8006dd0 <UART_SetConfig+0xa0>
 8006dc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006dc8:	681a      	ldr	r2, [r3, #0]
 8006dca:	4b8d      	ldr	r3, [pc, #564]	; (8007000 <UART_SetConfig+0x2d0>)
 8006dcc:	429a      	cmp	r2, r3
 8006dce:	d104      	bne.n	8006dda <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006dd0:	f7fe f9ee 	bl	80051b0 <HAL_RCC_GetPCLK2Freq>
 8006dd4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006dd8:	e003      	b.n	8006de2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006dda:	f7fe f9d5 	bl	8005188 <HAL_RCC_GetPCLK1Freq>
 8006dde:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006de2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006de6:	69db      	ldr	r3, [r3, #28]
 8006de8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006dec:	f040 810c 	bne.w	8007008 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006df0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006df4:	2200      	movs	r2, #0
 8006df6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006dfa:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8006dfe:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8006e02:	4622      	mov	r2, r4
 8006e04:	462b      	mov	r3, r5
 8006e06:	1891      	adds	r1, r2, r2
 8006e08:	65b9      	str	r1, [r7, #88]	; 0x58
 8006e0a:	415b      	adcs	r3, r3
 8006e0c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006e0e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006e12:	4621      	mov	r1, r4
 8006e14:	eb12 0801 	adds.w	r8, r2, r1
 8006e18:	4629      	mov	r1, r5
 8006e1a:	eb43 0901 	adc.w	r9, r3, r1
 8006e1e:	f04f 0200 	mov.w	r2, #0
 8006e22:	f04f 0300 	mov.w	r3, #0
 8006e26:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006e2a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006e2e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006e32:	4690      	mov	r8, r2
 8006e34:	4699      	mov	r9, r3
 8006e36:	4623      	mov	r3, r4
 8006e38:	eb18 0303 	adds.w	r3, r8, r3
 8006e3c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006e40:	462b      	mov	r3, r5
 8006e42:	eb49 0303 	adc.w	r3, r9, r3
 8006e46:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006e4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e4e:	685b      	ldr	r3, [r3, #4]
 8006e50:	2200      	movs	r2, #0
 8006e52:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006e56:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8006e5a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006e5e:	460b      	mov	r3, r1
 8006e60:	18db      	adds	r3, r3, r3
 8006e62:	653b      	str	r3, [r7, #80]	; 0x50
 8006e64:	4613      	mov	r3, r2
 8006e66:	eb42 0303 	adc.w	r3, r2, r3
 8006e6a:	657b      	str	r3, [r7, #84]	; 0x54
 8006e6c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006e70:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006e74:	f7f9 feb8 	bl	8000be8 <__aeabi_uldivmod>
 8006e78:	4602      	mov	r2, r0
 8006e7a:	460b      	mov	r3, r1
 8006e7c:	4b61      	ldr	r3, [pc, #388]	; (8007004 <UART_SetConfig+0x2d4>)
 8006e7e:	fba3 2302 	umull	r2, r3, r3, r2
 8006e82:	095b      	lsrs	r3, r3, #5
 8006e84:	011c      	lsls	r4, r3, #4
 8006e86:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006e8a:	2200      	movs	r2, #0
 8006e8c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006e90:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006e94:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006e98:	4642      	mov	r2, r8
 8006e9a:	464b      	mov	r3, r9
 8006e9c:	1891      	adds	r1, r2, r2
 8006e9e:	64b9      	str	r1, [r7, #72]	; 0x48
 8006ea0:	415b      	adcs	r3, r3
 8006ea2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006ea4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006ea8:	4641      	mov	r1, r8
 8006eaa:	eb12 0a01 	adds.w	sl, r2, r1
 8006eae:	4649      	mov	r1, r9
 8006eb0:	eb43 0b01 	adc.w	fp, r3, r1
 8006eb4:	f04f 0200 	mov.w	r2, #0
 8006eb8:	f04f 0300 	mov.w	r3, #0
 8006ebc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006ec0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006ec4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006ec8:	4692      	mov	sl, r2
 8006eca:	469b      	mov	fp, r3
 8006ecc:	4643      	mov	r3, r8
 8006ece:	eb1a 0303 	adds.w	r3, sl, r3
 8006ed2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006ed6:	464b      	mov	r3, r9
 8006ed8:	eb4b 0303 	adc.w	r3, fp, r3
 8006edc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006ee0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ee4:	685b      	ldr	r3, [r3, #4]
 8006ee6:	2200      	movs	r2, #0
 8006ee8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006eec:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006ef0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006ef4:	460b      	mov	r3, r1
 8006ef6:	18db      	adds	r3, r3, r3
 8006ef8:	643b      	str	r3, [r7, #64]	; 0x40
 8006efa:	4613      	mov	r3, r2
 8006efc:	eb42 0303 	adc.w	r3, r2, r3
 8006f00:	647b      	str	r3, [r7, #68]	; 0x44
 8006f02:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006f06:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8006f0a:	f7f9 fe6d 	bl	8000be8 <__aeabi_uldivmod>
 8006f0e:	4602      	mov	r2, r0
 8006f10:	460b      	mov	r3, r1
 8006f12:	4611      	mov	r1, r2
 8006f14:	4b3b      	ldr	r3, [pc, #236]	; (8007004 <UART_SetConfig+0x2d4>)
 8006f16:	fba3 2301 	umull	r2, r3, r3, r1
 8006f1a:	095b      	lsrs	r3, r3, #5
 8006f1c:	2264      	movs	r2, #100	; 0x64
 8006f1e:	fb02 f303 	mul.w	r3, r2, r3
 8006f22:	1acb      	subs	r3, r1, r3
 8006f24:	00db      	lsls	r3, r3, #3
 8006f26:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006f2a:	4b36      	ldr	r3, [pc, #216]	; (8007004 <UART_SetConfig+0x2d4>)
 8006f2c:	fba3 2302 	umull	r2, r3, r3, r2
 8006f30:	095b      	lsrs	r3, r3, #5
 8006f32:	005b      	lsls	r3, r3, #1
 8006f34:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006f38:	441c      	add	r4, r3
 8006f3a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006f3e:	2200      	movs	r2, #0
 8006f40:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006f44:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006f48:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006f4c:	4642      	mov	r2, r8
 8006f4e:	464b      	mov	r3, r9
 8006f50:	1891      	adds	r1, r2, r2
 8006f52:	63b9      	str	r1, [r7, #56]	; 0x38
 8006f54:	415b      	adcs	r3, r3
 8006f56:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006f58:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006f5c:	4641      	mov	r1, r8
 8006f5e:	1851      	adds	r1, r2, r1
 8006f60:	6339      	str	r1, [r7, #48]	; 0x30
 8006f62:	4649      	mov	r1, r9
 8006f64:	414b      	adcs	r3, r1
 8006f66:	637b      	str	r3, [r7, #52]	; 0x34
 8006f68:	f04f 0200 	mov.w	r2, #0
 8006f6c:	f04f 0300 	mov.w	r3, #0
 8006f70:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006f74:	4659      	mov	r1, fp
 8006f76:	00cb      	lsls	r3, r1, #3
 8006f78:	4651      	mov	r1, sl
 8006f7a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006f7e:	4651      	mov	r1, sl
 8006f80:	00ca      	lsls	r2, r1, #3
 8006f82:	4610      	mov	r0, r2
 8006f84:	4619      	mov	r1, r3
 8006f86:	4603      	mov	r3, r0
 8006f88:	4642      	mov	r2, r8
 8006f8a:	189b      	adds	r3, r3, r2
 8006f8c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006f90:	464b      	mov	r3, r9
 8006f92:	460a      	mov	r2, r1
 8006f94:	eb42 0303 	adc.w	r3, r2, r3
 8006f98:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006f9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006fa0:	685b      	ldr	r3, [r3, #4]
 8006fa2:	2200      	movs	r2, #0
 8006fa4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006fa8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006fac:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006fb0:	460b      	mov	r3, r1
 8006fb2:	18db      	adds	r3, r3, r3
 8006fb4:	62bb      	str	r3, [r7, #40]	; 0x28
 8006fb6:	4613      	mov	r3, r2
 8006fb8:	eb42 0303 	adc.w	r3, r2, r3
 8006fbc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006fbe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006fc2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006fc6:	f7f9 fe0f 	bl	8000be8 <__aeabi_uldivmod>
 8006fca:	4602      	mov	r2, r0
 8006fcc:	460b      	mov	r3, r1
 8006fce:	4b0d      	ldr	r3, [pc, #52]	; (8007004 <UART_SetConfig+0x2d4>)
 8006fd0:	fba3 1302 	umull	r1, r3, r3, r2
 8006fd4:	095b      	lsrs	r3, r3, #5
 8006fd6:	2164      	movs	r1, #100	; 0x64
 8006fd8:	fb01 f303 	mul.w	r3, r1, r3
 8006fdc:	1ad3      	subs	r3, r2, r3
 8006fde:	00db      	lsls	r3, r3, #3
 8006fe0:	3332      	adds	r3, #50	; 0x32
 8006fe2:	4a08      	ldr	r2, [pc, #32]	; (8007004 <UART_SetConfig+0x2d4>)
 8006fe4:	fba2 2303 	umull	r2, r3, r2, r3
 8006fe8:	095b      	lsrs	r3, r3, #5
 8006fea:	f003 0207 	and.w	r2, r3, #7
 8006fee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	4422      	add	r2, r4
 8006ff6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006ff8:	e106      	b.n	8007208 <UART_SetConfig+0x4d8>
 8006ffa:	bf00      	nop
 8006ffc:	40011000 	.word	0x40011000
 8007000:	40011400 	.word	0x40011400
 8007004:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007008:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800700c:	2200      	movs	r2, #0
 800700e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8007012:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8007016:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800701a:	4642      	mov	r2, r8
 800701c:	464b      	mov	r3, r9
 800701e:	1891      	adds	r1, r2, r2
 8007020:	6239      	str	r1, [r7, #32]
 8007022:	415b      	adcs	r3, r3
 8007024:	627b      	str	r3, [r7, #36]	; 0x24
 8007026:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800702a:	4641      	mov	r1, r8
 800702c:	1854      	adds	r4, r2, r1
 800702e:	4649      	mov	r1, r9
 8007030:	eb43 0501 	adc.w	r5, r3, r1
 8007034:	f04f 0200 	mov.w	r2, #0
 8007038:	f04f 0300 	mov.w	r3, #0
 800703c:	00eb      	lsls	r3, r5, #3
 800703e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007042:	00e2      	lsls	r2, r4, #3
 8007044:	4614      	mov	r4, r2
 8007046:	461d      	mov	r5, r3
 8007048:	4643      	mov	r3, r8
 800704a:	18e3      	adds	r3, r4, r3
 800704c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007050:	464b      	mov	r3, r9
 8007052:	eb45 0303 	adc.w	r3, r5, r3
 8007056:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800705a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800705e:	685b      	ldr	r3, [r3, #4]
 8007060:	2200      	movs	r2, #0
 8007062:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007066:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800706a:	f04f 0200 	mov.w	r2, #0
 800706e:	f04f 0300 	mov.w	r3, #0
 8007072:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8007076:	4629      	mov	r1, r5
 8007078:	008b      	lsls	r3, r1, #2
 800707a:	4621      	mov	r1, r4
 800707c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007080:	4621      	mov	r1, r4
 8007082:	008a      	lsls	r2, r1, #2
 8007084:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007088:	f7f9 fdae 	bl	8000be8 <__aeabi_uldivmod>
 800708c:	4602      	mov	r2, r0
 800708e:	460b      	mov	r3, r1
 8007090:	4b60      	ldr	r3, [pc, #384]	; (8007214 <UART_SetConfig+0x4e4>)
 8007092:	fba3 2302 	umull	r2, r3, r3, r2
 8007096:	095b      	lsrs	r3, r3, #5
 8007098:	011c      	lsls	r4, r3, #4
 800709a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800709e:	2200      	movs	r2, #0
 80070a0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80070a4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80070a8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80070ac:	4642      	mov	r2, r8
 80070ae:	464b      	mov	r3, r9
 80070b0:	1891      	adds	r1, r2, r2
 80070b2:	61b9      	str	r1, [r7, #24]
 80070b4:	415b      	adcs	r3, r3
 80070b6:	61fb      	str	r3, [r7, #28]
 80070b8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80070bc:	4641      	mov	r1, r8
 80070be:	1851      	adds	r1, r2, r1
 80070c0:	6139      	str	r1, [r7, #16]
 80070c2:	4649      	mov	r1, r9
 80070c4:	414b      	adcs	r3, r1
 80070c6:	617b      	str	r3, [r7, #20]
 80070c8:	f04f 0200 	mov.w	r2, #0
 80070cc:	f04f 0300 	mov.w	r3, #0
 80070d0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80070d4:	4659      	mov	r1, fp
 80070d6:	00cb      	lsls	r3, r1, #3
 80070d8:	4651      	mov	r1, sl
 80070da:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80070de:	4651      	mov	r1, sl
 80070e0:	00ca      	lsls	r2, r1, #3
 80070e2:	4610      	mov	r0, r2
 80070e4:	4619      	mov	r1, r3
 80070e6:	4603      	mov	r3, r0
 80070e8:	4642      	mov	r2, r8
 80070ea:	189b      	adds	r3, r3, r2
 80070ec:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80070f0:	464b      	mov	r3, r9
 80070f2:	460a      	mov	r2, r1
 80070f4:	eb42 0303 	adc.w	r3, r2, r3
 80070f8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80070fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007100:	685b      	ldr	r3, [r3, #4]
 8007102:	2200      	movs	r2, #0
 8007104:	67bb      	str	r3, [r7, #120]	; 0x78
 8007106:	67fa      	str	r2, [r7, #124]	; 0x7c
 8007108:	f04f 0200 	mov.w	r2, #0
 800710c:	f04f 0300 	mov.w	r3, #0
 8007110:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8007114:	4649      	mov	r1, r9
 8007116:	008b      	lsls	r3, r1, #2
 8007118:	4641      	mov	r1, r8
 800711a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800711e:	4641      	mov	r1, r8
 8007120:	008a      	lsls	r2, r1, #2
 8007122:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8007126:	f7f9 fd5f 	bl	8000be8 <__aeabi_uldivmod>
 800712a:	4602      	mov	r2, r0
 800712c:	460b      	mov	r3, r1
 800712e:	4611      	mov	r1, r2
 8007130:	4b38      	ldr	r3, [pc, #224]	; (8007214 <UART_SetConfig+0x4e4>)
 8007132:	fba3 2301 	umull	r2, r3, r3, r1
 8007136:	095b      	lsrs	r3, r3, #5
 8007138:	2264      	movs	r2, #100	; 0x64
 800713a:	fb02 f303 	mul.w	r3, r2, r3
 800713e:	1acb      	subs	r3, r1, r3
 8007140:	011b      	lsls	r3, r3, #4
 8007142:	3332      	adds	r3, #50	; 0x32
 8007144:	4a33      	ldr	r2, [pc, #204]	; (8007214 <UART_SetConfig+0x4e4>)
 8007146:	fba2 2303 	umull	r2, r3, r2, r3
 800714a:	095b      	lsrs	r3, r3, #5
 800714c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007150:	441c      	add	r4, r3
 8007152:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007156:	2200      	movs	r2, #0
 8007158:	673b      	str	r3, [r7, #112]	; 0x70
 800715a:	677a      	str	r2, [r7, #116]	; 0x74
 800715c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8007160:	4642      	mov	r2, r8
 8007162:	464b      	mov	r3, r9
 8007164:	1891      	adds	r1, r2, r2
 8007166:	60b9      	str	r1, [r7, #8]
 8007168:	415b      	adcs	r3, r3
 800716a:	60fb      	str	r3, [r7, #12]
 800716c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007170:	4641      	mov	r1, r8
 8007172:	1851      	adds	r1, r2, r1
 8007174:	6039      	str	r1, [r7, #0]
 8007176:	4649      	mov	r1, r9
 8007178:	414b      	adcs	r3, r1
 800717a:	607b      	str	r3, [r7, #4]
 800717c:	f04f 0200 	mov.w	r2, #0
 8007180:	f04f 0300 	mov.w	r3, #0
 8007184:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007188:	4659      	mov	r1, fp
 800718a:	00cb      	lsls	r3, r1, #3
 800718c:	4651      	mov	r1, sl
 800718e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007192:	4651      	mov	r1, sl
 8007194:	00ca      	lsls	r2, r1, #3
 8007196:	4610      	mov	r0, r2
 8007198:	4619      	mov	r1, r3
 800719a:	4603      	mov	r3, r0
 800719c:	4642      	mov	r2, r8
 800719e:	189b      	adds	r3, r3, r2
 80071a0:	66bb      	str	r3, [r7, #104]	; 0x68
 80071a2:	464b      	mov	r3, r9
 80071a4:	460a      	mov	r2, r1
 80071a6:	eb42 0303 	adc.w	r3, r2, r3
 80071aa:	66fb      	str	r3, [r7, #108]	; 0x6c
 80071ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071b0:	685b      	ldr	r3, [r3, #4]
 80071b2:	2200      	movs	r2, #0
 80071b4:	663b      	str	r3, [r7, #96]	; 0x60
 80071b6:	667a      	str	r2, [r7, #100]	; 0x64
 80071b8:	f04f 0200 	mov.w	r2, #0
 80071bc:	f04f 0300 	mov.w	r3, #0
 80071c0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80071c4:	4649      	mov	r1, r9
 80071c6:	008b      	lsls	r3, r1, #2
 80071c8:	4641      	mov	r1, r8
 80071ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80071ce:	4641      	mov	r1, r8
 80071d0:	008a      	lsls	r2, r1, #2
 80071d2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80071d6:	f7f9 fd07 	bl	8000be8 <__aeabi_uldivmod>
 80071da:	4602      	mov	r2, r0
 80071dc:	460b      	mov	r3, r1
 80071de:	4b0d      	ldr	r3, [pc, #52]	; (8007214 <UART_SetConfig+0x4e4>)
 80071e0:	fba3 1302 	umull	r1, r3, r3, r2
 80071e4:	095b      	lsrs	r3, r3, #5
 80071e6:	2164      	movs	r1, #100	; 0x64
 80071e8:	fb01 f303 	mul.w	r3, r1, r3
 80071ec:	1ad3      	subs	r3, r2, r3
 80071ee:	011b      	lsls	r3, r3, #4
 80071f0:	3332      	adds	r3, #50	; 0x32
 80071f2:	4a08      	ldr	r2, [pc, #32]	; (8007214 <UART_SetConfig+0x4e4>)
 80071f4:	fba2 2303 	umull	r2, r3, r2, r3
 80071f8:	095b      	lsrs	r3, r3, #5
 80071fa:	f003 020f 	and.w	r2, r3, #15
 80071fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	4422      	add	r2, r4
 8007206:	609a      	str	r2, [r3, #8]
}
 8007208:	bf00      	nop
 800720a:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800720e:	46bd      	mov	sp, r7
 8007210:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007214:	51eb851f 	.word	0x51eb851f

08007218 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007218:	b084      	sub	sp, #16
 800721a:	b580      	push	{r7, lr}
 800721c:	b084      	sub	sp, #16
 800721e:	af00      	add	r7, sp, #0
 8007220:	6078      	str	r0, [r7, #4]
 8007222:	f107 001c 	add.w	r0, r7, #28
 8007226:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800722a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800722c:	2b01      	cmp	r3, #1
 800722e:	d122      	bne.n	8007276 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007234:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	68db      	ldr	r3, [r3, #12]
 8007240:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8007244:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007248:	687a      	ldr	r2, [r7, #4]
 800724a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	68db      	ldr	r3, [r3, #12]
 8007250:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007258:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800725a:	2b01      	cmp	r3, #1
 800725c:	d105      	bne.n	800726a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	68db      	ldr	r3, [r3, #12]
 8007262:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800726a:	6878      	ldr	r0, [r7, #4]
 800726c:	f000 f904 	bl	8007478 <USB_CoreReset>
 8007270:	4603      	mov	r3, r0
 8007272:	73fb      	strb	r3, [r7, #15]
 8007274:	e01a      	b.n	80072ac <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	68db      	ldr	r3, [r3, #12]
 800727a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007282:	6878      	ldr	r0, [r7, #4]
 8007284:	f000 f8f8 	bl	8007478 <USB_CoreReset>
 8007288:	4603      	mov	r3, r0
 800728a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800728c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800728e:	2b00      	cmp	r3, #0
 8007290:	d106      	bne.n	80072a0 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007296:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	639a      	str	r2, [r3, #56]	; 0x38
 800729e:	e005      	b.n	80072ac <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072a4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80072ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072ae:	2b01      	cmp	r3, #1
 80072b0:	d10b      	bne.n	80072ca <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	689b      	ldr	r3, [r3, #8]
 80072b6:	f043 0206 	orr.w	r2, r3, #6
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	689b      	ldr	r3, [r3, #8]
 80072c2:	f043 0220 	orr.w	r2, r3, #32
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80072ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80072cc:	4618      	mov	r0, r3
 80072ce:	3710      	adds	r7, #16
 80072d0:	46bd      	mov	sp, r7
 80072d2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80072d6:	b004      	add	sp, #16
 80072d8:	4770      	bx	lr

080072da <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80072da:	b480      	push	{r7}
 80072dc:	b083      	sub	sp, #12
 80072de:	af00      	add	r7, sp, #0
 80072e0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	689b      	ldr	r3, [r3, #8]
 80072e6:	f023 0201 	bic.w	r2, r3, #1
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80072ee:	2300      	movs	r3, #0
}
 80072f0:	4618      	mov	r0, r3
 80072f2:	370c      	adds	r7, #12
 80072f4:	46bd      	mov	sp, r7
 80072f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072fa:	4770      	bx	lr

080072fc <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80072fc:	b580      	push	{r7, lr}
 80072fe:	b084      	sub	sp, #16
 8007300:	af00      	add	r7, sp, #0
 8007302:	6078      	str	r0, [r7, #4]
 8007304:	460b      	mov	r3, r1
 8007306:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007308:	2300      	movs	r3, #0
 800730a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	68db      	ldr	r3, [r3, #12]
 8007310:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007318:	78fb      	ldrb	r3, [r7, #3]
 800731a:	2b01      	cmp	r3, #1
 800731c:	d115      	bne.n	800734a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	68db      	ldr	r3, [r3, #12]
 8007322:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800732a:	2001      	movs	r0, #1
 800732c:	f7fb f84e 	bl	80023cc <HAL_Delay>
      ms++;
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	3301      	adds	r3, #1
 8007334:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8007336:	6878      	ldr	r0, [r7, #4]
 8007338:	f000 f890 	bl	800745c <USB_GetMode>
 800733c:	4603      	mov	r3, r0
 800733e:	2b01      	cmp	r3, #1
 8007340:	d01e      	beq.n	8007380 <USB_SetCurrentMode+0x84>
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	2b31      	cmp	r3, #49	; 0x31
 8007346:	d9f0      	bls.n	800732a <USB_SetCurrentMode+0x2e>
 8007348:	e01a      	b.n	8007380 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800734a:	78fb      	ldrb	r3, [r7, #3]
 800734c:	2b00      	cmp	r3, #0
 800734e:	d115      	bne.n	800737c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	68db      	ldr	r3, [r3, #12]
 8007354:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800735c:	2001      	movs	r0, #1
 800735e:	f7fb f835 	bl	80023cc <HAL_Delay>
      ms++;
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	3301      	adds	r3, #1
 8007366:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8007368:	6878      	ldr	r0, [r7, #4]
 800736a:	f000 f877 	bl	800745c <USB_GetMode>
 800736e:	4603      	mov	r3, r0
 8007370:	2b00      	cmp	r3, #0
 8007372:	d005      	beq.n	8007380 <USB_SetCurrentMode+0x84>
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	2b31      	cmp	r3, #49	; 0x31
 8007378:	d9f0      	bls.n	800735c <USB_SetCurrentMode+0x60>
 800737a:	e001      	b.n	8007380 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800737c:	2301      	movs	r3, #1
 800737e:	e005      	b.n	800738c <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	2b32      	cmp	r3, #50	; 0x32
 8007384:	d101      	bne.n	800738a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007386:	2301      	movs	r3, #1
 8007388:	e000      	b.n	800738c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800738a:	2300      	movs	r3, #0
}
 800738c:	4618      	mov	r0, r3
 800738e:	3710      	adds	r7, #16
 8007390:	46bd      	mov	sp, r7
 8007392:	bd80      	pop	{r7, pc}

08007394 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007394:	b480      	push	{r7}
 8007396:	b085      	sub	sp, #20
 8007398:	af00      	add	r7, sp, #0
 800739a:	6078      	str	r0, [r7, #4]
 800739c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800739e:	2300      	movs	r3, #0
 80073a0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	3301      	adds	r3, #1
 80073a6:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	4a13      	ldr	r2, [pc, #76]	; (80073f8 <USB_FlushTxFifo+0x64>)
 80073ac:	4293      	cmp	r3, r2
 80073ae:	d901      	bls.n	80073b4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80073b0:	2303      	movs	r3, #3
 80073b2:	e01b      	b.n	80073ec <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	691b      	ldr	r3, [r3, #16]
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	daf2      	bge.n	80073a2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80073bc:	2300      	movs	r3, #0
 80073be:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80073c0:	683b      	ldr	r3, [r7, #0]
 80073c2:	019b      	lsls	r3, r3, #6
 80073c4:	f043 0220 	orr.w	r2, r3, #32
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	3301      	adds	r3, #1
 80073d0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	4a08      	ldr	r2, [pc, #32]	; (80073f8 <USB_FlushTxFifo+0x64>)
 80073d6:	4293      	cmp	r3, r2
 80073d8:	d901      	bls.n	80073de <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80073da:	2303      	movs	r3, #3
 80073dc:	e006      	b.n	80073ec <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	691b      	ldr	r3, [r3, #16]
 80073e2:	f003 0320 	and.w	r3, r3, #32
 80073e6:	2b20      	cmp	r3, #32
 80073e8:	d0f0      	beq.n	80073cc <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80073ea:	2300      	movs	r3, #0
}
 80073ec:	4618      	mov	r0, r3
 80073ee:	3714      	adds	r7, #20
 80073f0:	46bd      	mov	sp, r7
 80073f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f6:	4770      	bx	lr
 80073f8:	00030d40 	.word	0x00030d40

080073fc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80073fc:	b480      	push	{r7}
 80073fe:	b085      	sub	sp, #20
 8007400:	af00      	add	r7, sp, #0
 8007402:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007404:	2300      	movs	r3, #0
 8007406:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	3301      	adds	r3, #1
 800740c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	4a11      	ldr	r2, [pc, #68]	; (8007458 <USB_FlushRxFifo+0x5c>)
 8007412:	4293      	cmp	r3, r2
 8007414:	d901      	bls.n	800741a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007416:	2303      	movs	r3, #3
 8007418:	e018      	b.n	800744c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	691b      	ldr	r3, [r3, #16]
 800741e:	2b00      	cmp	r3, #0
 8007420:	daf2      	bge.n	8007408 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007422:	2300      	movs	r3, #0
 8007424:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	2210      	movs	r2, #16
 800742a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	3301      	adds	r3, #1
 8007430:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	4a08      	ldr	r2, [pc, #32]	; (8007458 <USB_FlushRxFifo+0x5c>)
 8007436:	4293      	cmp	r3, r2
 8007438:	d901      	bls.n	800743e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800743a:	2303      	movs	r3, #3
 800743c:	e006      	b.n	800744c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	691b      	ldr	r3, [r3, #16]
 8007442:	f003 0310 	and.w	r3, r3, #16
 8007446:	2b10      	cmp	r3, #16
 8007448:	d0f0      	beq.n	800742c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800744a:	2300      	movs	r3, #0
}
 800744c:	4618      	mov	r0, r3
 800744e:	3714      	adds	r7, #20
 8007450:	46bd      	mov	sp, r7
 8007452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007456:	4770      	bx	lr
 8007458:	00030d40 	.word	0x00030d40

0800745c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800745c:	b480      	push	{r7}
 800745e:	b083      	sub	sp, #12
 8007460:	af00      	add	r7, sp, #0
 8007462:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	695b      	ldr	r3, [r3, #20]
 8007468:	f003 0301 	and.w	r3, r3, #1
}
 800746c:	4618      	mov	r0, r3
 800746e:	370c      	adds	r7, #12
 8007470:	46bd      	mov	sp, r7
 8007472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007476:	4770      	bx	lr

08007478 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007478:	b480      	push	{r7}
 800747a:	b085      	sub	sp, #20
 800747c:	af00      	add	r7, sp, #0
 800747e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007480:	2300      	movs	r3, #0
 8007482:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	3301      	adds	r3, #1
 8007488:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	4a13      	ldr	r2, [pc, #76]	; (80074dc <USB_CoreReset+0x64>)
 800748e:	4293      	cmp	r3, r2
 8007490:	d901      	bls.n	8007496 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007492:	2303      	movs	r3, #3
 8007494:	e01b      	b.n	80074ce <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	691b      	ldr	r3, [r3, #16]
 800749a:	2b00      	cmp	r3, #0
 800749c:	daf2      	bge.n	8007484 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800749e:	2300      	movs	r3, #0
 80074a0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	691b      	ldr	r3, [r3, #16]
 80074a6:	f043 0201 	orr.w	r2, r3, #1
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	3301      	adds	r3, #1
 80074b2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	4a09      	ldr	r2, [pc, #36]	; (80074dc <USB_CoreReset+0x64>)
 80074b8:	4293      	cmp	r3, r2
 80074ba:	d901      	bls.n	80074c0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80074bc:	2303      	movs	r3, #3
 80074be:	e006      	b.n	80074ce <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	691b      	ldr	r3, [r3, #16]
 80074c4:	f003 0301 	and.w	r3, r3, #1
 80074c8:	2b01      	cmp	r3, #1
 80074ca:	d0f0      	beq.n	80074ae <USB_CoreReset+0x36>

  return HAL_OK;
 80074cc:	2300      	movs	r3, #0
}
 80074ce:	4618      	mov	r0, r3
 80074d0:	3714      	adds	r7, #20
 80074d2:	46bd      	mov	sp, r7
 80074d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d8:	4770      	bx	lr
 80074da:	bf00      	nop
 80074dc:	00030d40 	.word	0x00030d40

080074e0 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80074e0:	b084      	sub	sp, #16
 80074e2:	b580      	push	{r7, lr}
 80074e4:	b086      	sub	sp, #24
 80074e6:	af00      	add	r7, sp, #0
 80074e8:	6078      	str	r0, [r7, #4]
 80074ea:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80074ee:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80074f2:	2300      	movs	r3, #0
 80074f4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007500:	461a      	mov	r2, r3
 8007502:	2300      	movs	r3, #0
 8007504:	6013      	str	r3, [r2, #0]

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable HW VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800750a:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007516:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800751a:	2b00      	cmp	r3, #0
 800751c:	d018      	beq.n	8007550 <USB_HostInit+0x70>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800751e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007520:	2b01      	cmp	r3, #1
 8007522:	d10a      	bne.n	800753a <USB_HostInit+0x5a>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	68fa      	ldr	r2, [r7, #12]
 800752e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007532:	f043 0304 	orr.w	r3, r3, #4
 8007536:	6013      	str	r3, [r2, #0]
 8007538:	e014      	b.n	8007564 <USB_HostInit+0x84>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	68fa      	ldr	r2, [r7, #12]
 8007544:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007548:	f023 0304 	bic.w	r3, r3, #4
 800754c:	6013      	str	r3, [r2, #0]
 800754e:	e009      	b.n	8007564 <USB_HostInit+0x84>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	68fa      	ldr	r2, [r7, #12]
 800755a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800755e:	f023 0304 	bic.w	r3, r3, #4
 8007562:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007564:	2110      	movs	r1, #16
 8007566:	6878      	ldr	r0, [r7, #4]
 8007568:	f7ff ff14 	bl	8007394 <USB_FlushTxFifo>
 800756c:	4603      	mov	r3, r0
 800756e:	2b00      	cmp	r3, #0
 8007570:	d001      	beq.n	8007576 <USB_HostInit+0x96>
  {
    ret = HAL_ERROR;
 8007572:	2301      	movs	r3, #1
 8007574:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007576:	6878      	ldr	r0, [r7, #4]
 8007578:	f7ff ff40 	bl	80073fc <USB_FlushRxFifo>
 800757c:	4603      	mov	r3, r0
 800757e:	2b00      	cmp	r3, #0
 8007580:	d001      	beq.n	8007586 <USB_HostInit+0xa6>
  {
    ret = HAL_ERROR;
 8007582:	2301      	movs	r3, #1
 8007584:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8007586:	2300      	movs	r3, #0
 8007588:	613b      	str	r3, [r7, #16]
 800758a:	e015      	b.n	80075b8 <USB_HostInit+0xd8>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 800758c:	693b      	ldr	r3, [r7, #16]
 800758e:	015a      	lsls	r2, r3, #5
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	4413      	add	r3, r2
 8007594:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007598:	461a      	mov	r2, r3
 800759a:	f04f 33ff 	mov.w	r3, #4294967295
 800759e:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 80075a0:	693b      	ldr	r3, [r7, #16]
 80075a2:	015a      	lsls	r2, r3, #5
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	4413      	add	r3, r2
 80075a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80075ac:	461a      	mov	r2, r3
 80075ae:	2300      	movs	r3, #0
 80075b0:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 80075b2:	693b      	ldr	r3, [r7, #16]
 80075b4:	3301      	adds	r3, #1
 80075b6:	613b      	str	r3, [r7, #16]
 80075b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075ba:	693a      	ldr	r2, [r7, #16]
 80075bc:	429a      	cmp	r2, r3
 80075be:	d3e5      	bcc.n	800758c <USB_HostInit+0xac>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	2200      	movs	r2, #0
 80075c4:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	f04f 32ff 	mov.w	r2, #4294967295
 80075cc:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80075d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d00b      	beq.n	80075f2 <USB_HostInit+0x112>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80075e0:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	4a13      	ldr	r2, [pc, #76]	; (8007634 <USB_HostInit+0x154>)
 80075e6:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	4a13      	ldr	r2, [pc, #76]	; (8007638 <USB_HostInit+0x158>)
 80075ec:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 80075f0:	e009      	b.n	8007606 <USB_HostInit+0x126>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	2280      	movs	r2, #128	; 0x80
 80075f6:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	4a10      	ldr	r2, [pc, #64]	; (800763c <USB_HostInit+0x15c>)
 80075fc:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	4a0f      	ldr	r2, [pc, #60]	; (8007640 <USB_HostInit+0x160>)
 8007602:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007606:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007608:	2b00      	cmp	r3, #0
 800760a:	d105      	bne.n	8007618 <USB_HostInit+0x138>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	699b      	ldr	r3, [r3, #24]
 8007610:	f043 0210 	orr.w	r2, r3, #16
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	699a      	ldr	r2, [r3, #24]
 800761c:	4b09      	ldr	r3, [pc, #36]	; (8007644 <USB_HostInit+0x164>)
 800761e:	4313      	orrs	r3, r2
 8007620:	687a      	ldr	r2, [r7, #4]
 8007622:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8007624:	7dfb      	ldrb	r3, [r7, #23]
}
 8007626:	4618      	mov	r0, r3
 8007628:	3718      	adds	r7, #24
 800762a:	46bd      	mov	sp, r7
 800762c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007630:	b004      	add	sp, #16
 8007632:	4770      	bx	lr
 8007634:	01000200 	.word	0x01000200
 8007638:	00e00300 	.word	0x00e00300
 800763c:	00600080 	.word	0x00600080
 8007640:	004000e0 	.word	0x004000e0
 8007644:	a3200008 	.word	0xa3200008

08007648 <__cvt>:
 8007648:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800764c:	ec55 4b10 	vmov	r4, r5, d0
 8007650:	2d00      	cmp	r5, #0
 8007652:	460e      	mov	r6, r1
 8007654:	4619      	mov	r1, r3
 8007656:	462b      	mov	r3, r5
 8007658:	bfbb      	ittet	lt
 800765a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800765e:	461d      	movlt	r5, r3
 8007660:	2300      	movge	r3, #0
 8007662:	232d      	movlt	r3, #45	; 0x2d
 8007664:	700b      	strb	r3, [r1, #0]
 8007666:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007668:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800766c:	4691      	mov	r9, r2
 800766e:	f023 0820 	bic.w	r8, r3, #32
 8007672:	bfbc      	itt	lt
 8007674:	4622      	movlt	r2, r4
 8007676:	4614      	movlt	r4, r2
 8007678:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800767c:	d005      	beq.n	800768a <__cvt+0x42>
 800767e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007682:	d100      	bne.n	8007686 <__cvt+0x3e>
 8007684:	3601      	adds	r6, #1
 8007686:	2102      	movs	r1, #2
 8007688:	e000      	b.n	800768c <__cvt+0x44>
 800768a:	2103      	movs	r1, #3
 800768c:	ab03      	add	r3, sp, #12
 800768e:	9301      	str	r3, [sp, #4]
 8007690:	ab02      	add	r3, sp, #8
 8007692:	9300      	str	r3, [sp, #0]
 8007694:	ec45 4b10 	vmov	d0, r4, r5
 8007698:	4653      	mov	r3, sl
 800769a:	4632      	mov	r2, r6
 800769c:	f000 fe5c 	bl	8008358 <_dtoa_r>
 80076a0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80076a4:	4607      	mov	r7, r0
 80076a6:	d102      	bne.n	80076ae <__cvt+0x66>
 80076a8:	f019 0f01 	tst.w	r9, #1
 80076ac:	d022      	beq.n	80076f4 <__cvt+0xac>
 80076ae:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80076b2:	eb07 0906 	add.w	r9, r7, r6
 80076b6:	d110      	bne.n	80076da <__cvt+0x92>
 80076b8:	783b      	ldrb	r3, [r7, #0]
 80076ba:	2b30      	cmp	r3, #48	; 0x30
 80076bc:	d10a      	bne.n	80076d4 <__cvt+0x8c>
 80076be:	2200      	movs	r2, #0
 80076c0:	2300      	movs	r3, #0
 80076c2:	4620      	mov	r0, r4
 80076c4:	4629      	mov	r1, r5
 80076c6:	f7f9 fa1f 	bl	8000b08 <__aeabi_dcmpeq>
 80076ca:	b918      	cbnz	r0, 80076d4 <__cvt+0x8c>
 80076cc:	f1c6 0601 	rsb	r6, r6, #1
 80076d0:	f8ca 6000 	str.w	r6, [sl]
 80076d4:	f8da 3000 	ldr.w	r3, [sl]
 80076d8:	4499      	add	r9, r3
 80076da:	2200      	movs	r2, #0
 80076dc:	2300      	movs	r3, #0
 80076de:	4620      	mov	r0, r4
 80076e0:	4629      	mov	r1, r5
 80076e2:	f7f9 fa11 	bl	8000b08 <__aeabi_dcmpeq>
 80076e6:	b108      	cbz	r0, 80076ec <__cvt+0xa4>
 80076e8:	f8cd 900c 	str.w	r9, [sp, #12]
 80076ec:	2230      	movs	r2, #48	; 0x30
 80076ee:	9b03      	ldr	r3, [sp, #12]
 80076f0:	454b      	cmp	r3, r9
 80076f2:	d307      	bcc.n	8007704 <__cvt+0xbc>
 80076f4:	9b03      	ldr	r3, [sp, #12]
 80076f6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80076f8:	1bdb      	subs	r3, r3, r7
 80076fa:	4638      	mov	r0, r7
 80076fc:	6013      	str	r3, [r2, #0]
 80076fe:	b004      	add	sp, #16
 8007700:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007704:	1c59      	adds	r1, r3, #1
 8007706:	9103      	str	r1, [sp, #12]
 8007708:	701a      	strb	r2, [r3, #0]
 800770a:	e7f0      	b.n	80076ee <__cvt+0xa6>

0800770c <__exponent>:
 800770c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800770e:	4603      	mov	r3, r0
 8007710:	2900      	cmp	r1, #0
 8007712:	bfb8      	it	lt
 8007714:	4249      	neglt	r1, r1
 8007716:	f803 2b02 	strb.w	r2, [r3], #2
 800771a:	bfb4      	ite	lt
 800771c:	222d      	movlt	r2, #45	; 0x2d
 800771e:	222b      	movge	r2, #43	; 0x2b
 8007720:	2909      	cmp	r1, #9
 8007722:	7042      	strb	r2, [r0, #1]
 8007724:	dd2a      	ble.n	800777c <__exponent+0x70>
 8007726:	f10d 0207 	add.w	r2, sp, #7
 800772a:	4617      	mov	r7, r2
 800772c:	260a      	movs	r6, #10
 800772e:	4694      	mov	ip, r2
 8007730:	fb91 f5f6 	sdiv	r5, r1, r6
 8007734:	fb06 1415 	mls	r4, r6, r5, r1
 8007738:	3430      	adds	r4, #48	; 0x30
 800773a:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800773e:	460c      	mov	r4, r1
 8007740:	2c63      	cmp	r4, #99	; 0x63
 8007742:	f102 32ff 	add.w	r2, r2, #4294967295
 8007746:	4629      	mov	r1, r5
 8007748:	dcf1      	bgt.n	800772e <__exponent+0x22>
 800774a:	3130      	adds	r1, #48	; 0x30
 800774c:	f1ac 0402 	sub.w	r4, ip, #2
 8007750:	f802 1c01 	strb.w	r1, [r2, #-1]
 8007754:	1c41      	adds	r1, r0, #1
 8007756:	4622      	mov	r2, r4
 8007758:	42ba      	cmp	r2, r7
 800775a:	d30a      	bcc.n	8007772 <__exponent+0x66>
 800775c:	f10d 0209 	add.w	r2, sp, #9
 8007760:	eba2 020c 	sub.w	r2, r2, ip
 8007764:	42bc      	cmp	r4, r7
 8007766:	bf88      	it	hi
 8007768:	2200      	movhi	r2, #0
 800776a:	4413      	add	r3, r2
 800776c:	1a18      	subs	r0, r3, r0
 800776e:	b003      	add	sp, #12
 8007770:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007772:	f812 5b01 	ldrb.w	r5, [r2], #1
 8007776:	f801 5f01 	strb.w	r5, [r1, #1]!
 800777a:	e7ed      	b.n	8007758 <__exponent+0x4c>
 800777c:	2330      	movs	r3, #48	; 0x30
 800777e:	3130      	adds	r1, #48	; 0x30
 8007780:	7083      	strb	r3, [r0, #2]
 8007782:	70c1      	strb	r1, [r0, #3]
 8007784:	1d03      	adds	r3, r0, #4
 8007786:	e7f1      	b.n	800776c <__exponent+0x60>

08007788 <_printf_float>:
 8007788:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800778c:	ed2d 8b02 	vpush	{d8}
 8007790:	b08d      	sub	sp, #52	; 0x34
 8007792:	460c      	mov	r4, r1
 8007794:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007798:	4616      	mov	r6, r2
 800779a:	461f      	mov	r7, r3
 800779c:	4605      	mov	r5, r0
 800779e:	f000 fcd9 	bl	8008154 <_localeconv_r>
 80077a2:	f8d0 a000 	ldr.w	sl, [r0]
 80077a6:	4650      	mov	r0, sl
 80077a8:	f7f8 fd82 	bl	80002b0 <strlen>
 80077ac:	2300      	movs	r3, #0
 80077ae:	930a      	str	r3, [sp, #40]	; 0x28
 80077b0:	6823      	ldr	r3, [r4, #0]
 80077b2:	9305      	str	r3, [sp, #20]
 80077b4:	f8d8 3000 	ldr.w	r3, [r8]
 80077b8:	f894 b018 	ldrb.w	fp, [r4, #24]
 80077bc:	3307      	adds	r3, #7
 80077be:	f023 0307 	bic.w	r3, r3, #7
 80077c2:	f103 0208 	add.w	r2, r3, #8
 80077c6:	f8c8 2000 	str.w	r2, [r8]
 80077ca:	e9d3 8900 	ldrd	r8, r9, [r3]
 80077ce:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80077d2:	9307      	str	r3, [sp, #28]
 80077d4:	f8cd 8018 	str.w	r8, [sp, #24]
 80077d8:	ee08 0a10 	vmov	s16, r0
 80077dc:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 80077e0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80077e4:	4b9e      	ldr	r3, [pc, #632]	; (8007a60 <_printf_float+0x2d8>)
 80077e6:	f04f 32ff 	mov.w	r2, #4294967295
 80077ea:	f7f9 f9bf 	bl	8000b6c <__aeabi_dcmpun>
 80077ee:	bb88      	cbnz	r0, 8007854 <_printf_float+0xcc>
 80077f0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80077f4:	4b9a      	ldr	r3, [pc, #616]	; (8007a60 <_printf_float+0x2d8>)
 80077f6:	f04f 32ff 	mov.w	r2, #4294967295
 80077fa:	f7f9 f999 	bl	8000b30 <__aeabi_dcmple>
 80077fe:	bb48      	cbnz	r0, 8007854 <_printf_float+0xcc>
 8007800:	2200      	movs	r2, #0
 8007802:	2300      	movs	r3, #0
 8007804:	4640      	mov	r0, r8
 8007806:	4649      	mov	r1, r9
 8007808:	f7f9 f988 	bl	8000b1c <__aeabi_dcmplt>
 800780c:	b110      	cbz	r0, 8007814 <_printf_float+0x8c>
 800780e:	232d      	movs	r3, #45	; 0x2d
 8007810:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007814:	4a93      	ldr	r2, [pc, #588]	; (8007a64 <_printf_float+0x2dc>)
 8007816:	4b94      	ldr	r3, [pc, #592]	; (8007a68 <_printf_float+0x2e0>)
 8007818:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800781c:	bf94      	ite	ls
 800781e:	4690      	movls	r8, r2
 8007820:	4698      	movhi	r8, r3
 8007822:	2303      	movs	r3, #3
 8007824:	6123      	str	r3, [r4, #16]
 8007826:	9b05      	ldr	r3, [sp, #20]
 8007828:	f023 0304 	bic.w	r3, r3, #4
 800782c:	6023      	str	r3, [r4, #0]
 800782e:	f04f 0900 	mov.w	r9, #0
 8007832:	9700      	str	r7, [sp, #0]
 8007834:	4633      	mov	r3, r6
 8007836:	aa0b      	add	r2, sp, #44	; 0x2c
 8007838:	4621      	mov	r1, r4
 800783a:	4628      	mov	r0, r5
 800783c:	f000 f9da 	bl	8007bf4 <_printf_common>
 8007840:	3001      	adds	r0, #1
 8007842:	f040 8090 	bne.w	8007966 <_printf_float+0x1de>
 8007846:	f04f 30ff 	mov.w	r0, #4294967295
 800784a:	b00d      	add	sp, #52	; 0x34
 800784c:	ecbd 8b02 	vpop	{d8}
 8007850:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007854:	4642      	mov	r2, r8
 8007856:	464b      	mov	r3, r9
 8007858:	4640      	mov	r0, r8
 800785a:	4649      	mov	r1, r9
 800785c:	f7f9 f986 	bl	8000b6c <__aeabi_dcmpun>
 8007860:	b140      	cbz	r0, 8007874 <_printf_float+0xec>
 8007862:	464b      	mov	r3, r9
 8007864:	2b00      	cmp	r3, #0
 8007866:	bfbc      	itt	lt
 8007868:	232d      	movlt	r3, #45	; 0x2d
 800786a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800786e:	4a7f      	ldr	r2, [pc, #508]	; (8007a6c <_printf_float+0x2e4>)
 8007870:	4b7f      	ldr	r3, [pc, #508]	; (8007a70 <_printf_float+0x2e8>)
 8007872:	e7d1      	b.n	8007818 <_printf_float+0x90>
 8007874:	6863      	ldr	r3, [r4, #4]
 8007876:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800787a:	9206      	str	r2, [sp, #24]
 800787c:	1c5a      	adds	r2, r3, #1
 800787e:	d13f      	bne.n	8007900 <_printf_float+0x178>
 8007880:	2306      	movs	r3, #6
 8007882:	6063      	str	r3, [r4, #4]
 8007884:	9b05      	ldr	r3, [sp, #20]
 8007886:	6861      	ldr	r1, [r4, #4]
 8007888:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800788c:	2300      	movs	r3, #0
 800788e:	9303      	str	r3, [sp, #12]
 8007890:	ab0a      	add	r3, sp, #40	; 0x28
 8007892:	e9cd b301 	strd	fp, r3, [sp, #4]
 8007896:	ab09      	add	r3, sp, #36	; 0x24
 8007898:	ec49 8b10 	vmov	d0, r8, r9
 800789c:	9300      	str	r3, [sp, #0]
 800789e:	6022      	str	r2, [r4, #0]
 80078a0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80078a4:	4628      	mov	r0, r5
 80078a6:	f7ff fecf 	bl	8007648 <__cvt>
 80078aa:	9b06      	ldr	r3, [sp, #24]
 80078ac:	9909      	ldr	r1, [sp, #36]	; 0x24
 80078ae:	2b47      	cmp	r3, #71	; 0x47
 80078b0:	4680      	mov	r8, r0
 80078b2:	d108      	bne.n	80078c6 <_printf_float+0x13e>
 80078b4:	1cc8      	adds	r0, r1, #3
 80078b6:	db02      	blt.n	80078be <_printf_float+0x136>
 80078b8:	6863      	ldr	r3, [r4, #4]
 80078ba:	4299      	cmp	r1, r3
 80078bc:	dd41      	ble.n	8007942 <_printf_float+0x1ba>
 80078be:	f1ab 0302 	sub.w	r3, fp, #2
 80078c2:	fa5f fb83 	uxtb.w	fp, r3
 80078c6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80078ca:	d820      	bhi.n	800790e <_printf_float+0x186>
 80078cc:	3901      	subs	r1, #1
 80078ce:	465a      	mov	r2, fp
 80078d0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80078d4:	9109      	str	r1, [sp, #36]	; 0x24
 80078d6:	f7ff ff19 	bl	800770c <__exponent>
 80078da:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80078dc:	1813      	adds	r3, r2, r0
 80078de:	2a01      	cmp	r2, #1
 80078e0:	4681      	mov	r9, r0
 80078e2:	6123      	str	r3, [r4, #16]
 80078e4:	dc02      	bgt.n	80078ec <_printf_float+0x164>
 80078e6:	6822      	ldr	r2, [r4, #0]
 80078e8:	07d2      	lsls	r2, r2, #31
 80078ea:	d501      	bpl.n	80078f0 <_printf_float+0x168>
 80078ec:	3301      	adds	r3, #1
 80078ee:	6123      	str	r3, [r4, #16]
 80078f0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d09c      	beq.n	8007832 <_printf_float+0xaa>
 80078f8:	232d      	movs	r3, #45	; 0x2d
 80078fa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80078fe:	e798      	b.n	8007832 <_printf_float+0xaa>
 8007900:	9a06      	ldr	r2, [sp, #24]
 8007902:	2a47      	cmp	r2, #71	; 0x47
 8007904:	d1be      	bne.n	8007884 <_printf_float+0xfc>
 8007906:	2b00      	cmp	r3, #0
 8007908:	d1bc      	bne.n	8007884 <_printf_float+0xfc>
 800790a:	2301      	movs	r3, #1
 800790c:	e7b9      	b.n	8007882 <_printf_float+0xfa>
 800790e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8007912:	d118      	bne.n	8007946 <_printf_float+0x1be>
 8007914:	2900      	cmp	r1, #0
 8007916:	6863      	ldr	r3, [r4, #4]
 8007918:	dd0b      	ble.n	8007932 <_printf_float+0x1aa>
 800791a:	6121      	str	r1, [r4, #16]
 800791c:	b913      	cbnz	r3, 8007924 <_printf_float+0x19c>
 800791e:	6822      	ldr	r2, [r4, #0]
 8007920:	07d0      	lsls	r0, r2, #31
 8007922:	d502      	bpl.n	800792a <_printf_float+0x1a2>
 8007924:	3301      	adds	r3, #1
 8007926:	440b      	add	r3, r1
 8007928:	6123      	str	r3, [r4, #16]
 800792a:	65a1      	str	r1, [r4, #88]	; 0x58
 800792c:	f04f 0900 	mov.w	r9, #0
 8007930:	e7de      	b.n	80078f0 <_printf_float+0x168>
 8007932:	b913      	cbnz	r3, 800793a <_printf_float+0x1b2>
 8007934:	6822      	ldr	r2, [r4, #0]
 8007936:	07d2      	lsls	r2, r2, #31
 8007938:	d501      	bpl.n	800793e <_printf_float+0x1b6>
 800793a:	3302      	adds	r3, #2
 800793c:	e7f4      	b.n	8007928 <_printf_float+0x1a0>
 800793e:	2301      	movs	r3, #1
 8007940:	e7f2      	b.n	8007928 <_printf_float+0x1a0>
 8007942:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007946:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007948:	4299      	cmp	r1, r3
 800794a:	db05      	blt.n	8007958 <_printf_float+0x1d0>
 800794c:	6823      	ldr	r3, [r4, #0]
 800794e:	6121      	str	r1, [r4, #16]
 8007950:	07d8      	lsls	r0, r3, #31
 8007952:	d5ea      	bpl.n	800792a <_printf_float+0x1a2>
 8007954:	1c4b      	adds	r3, r1, #1
 8007956:	e7e7      	b.n	8007928 <_printf_float+0x1a0>
 8007958:	2900      	cmp	r1, #0
 800795a:	bfd4      	ite	le
 800795c:	f1c1 0202 	rsble	r2, r1, #2
 8007960:	2201      	movgt	r2, #1
 8007962:	4413      	add	r3, r2
 8007964:	e7e0      	b.n	8007928 <_printf_float+0x1a0>
 8007966:	6823      	ldr	r3, [r4, #0]
 8007968:	055a      	lsls	r2, r3, #21
 800796a:	d407      	bmi.n	800797c <_printf_float+0x1f4>
 800796c:	6923      	ldr	r3, [r4, #16]
 800796e:	4642      	mov	r2, r8
 8007970:	4631      	mov	r1, r6
 8007972:	4628      	mov	r0, r5
 8007974:	47b8      	blx	r7
 8007976:	3001      	adds	r0, #1
 8007978:	d12c      	bne.n	80079d4 <_printf_float+0x24c>
 800797a:	e764      	b.n	8007846 <_printf_float+0xbe>
 800797c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007980:	f240 80e0 	bls.w	8007b44 <_printf_float+0x3bc>
 8007984:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007988:	2200      	movs	r2, #0
 800798a:	2300      	movs	r3, #0
 800798c:	f7f9 f8bc 	bl	8000b08 <__aeabi_dcmpeq>
 8007990:	2800      	cmp	r0, #0
 8007992:	d034      	beq.n	80079fe <_printf_float+0x276>
 8007994:	4a37      	ldr	r2, [pc, #220]	; (8007a74 <_printf_float+0x2ec>)
 8007996:	2301      	movs	r3, #1
 8007998:	4631      	mov	r1, r6
 800799a:	4628      	mov	r0, r5
 800799c:	47b8      	blx	r7
 800799e:	3001      	adds	r0, #1
 80079a0:	f43f af51 	beq.w	8007846 <_printf_float+0xbe>
 80079a4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80079a8:	429a      	cmp	r2, r3
 80079aa:	db02      	blt.n	80079b2 <_printf_float+0x22a>
 80079ac:	6823      	ldr	r3, [r4, #0]
 80079ae:	07d8      	lsls	r0, r3, #31
 80079b0:	d510      	bpl.n	80079d4 <_printf_float+0x24c>
 80079b2:	ee18 3a10 	vmov	r3, s16
 80079b6:	4652      	mov	r2, sl
 80079b8:	4631      	mov	r1, r6
 80079ba:	4628      	mov	r0, r5
 80079bc:	47b8      	blx	r7
 80079be:	3001      	adds	r0, #1
 80079c0:	f43f af41 	beq.w	8007846 <_printf_float+0xbe>
 80079c4:	f04f 0800 	mov.w	r8, #0
 80079c8:	f104 091a 	add.w	r9, r4, #26
 80079cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80079ce:	3b01      	subs	r3, #1
 80079d0:	4543      	cmp	r3, r8
 80079d2:	dc09      	bgt.n	80079e8 <_printf_float+0x260>
 80079d4:	6823      	ldr	r3, [r4, #0]
 80079d6:	079b      	lsls	r3, r3, #30
 80079d8:	f100 8107 	bmi.w	8007bea <_printf_float+0x462>
 80079dc:	68e0      	ldr	r0, [r4, #12]
 80079de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80079e0:	4298      	cmp	r0, r3
 80079e2:	bfb8      	it	lt
 80079e4:	4618      	movlt	r0, r3
 80079e6:	e730      	b.n	800784a <_printf_float+0xc2>
 80079e8:	2301      	movs	r3, #1
 80079ea:	464a      	mov	r2, r9
 80079ec:	4631      	mov	r1, r6
 80079ee:	4628      	mov	r0, r5
 80079f0:	47b8      	blx	r7
 80079f2:	3001      	adds	r0, #1
 80079f4:	f43f af27 	beq.w	8007846 <_printf_float+0xbe>
 80079f8:	f108 0801 	add.w	r8, r8, #1
 80079fc:	e7e6      	b.n	80079cc <_printf_float+0x244>
 80079fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	dc39      	bgt.n	8007a78 <_printf_float+0x2f0>
 8007a04:	4a1b      	ldr	r2, [pc, #108]	; (8007a74 <_printf_float+0x2ec>)
 8007a06:	2301      	movs	r3, #1
 8007a08:	4631      	mov	r1, r6
 8007a0a:	4628      	mov	r0, r5
 8007a0c:	47b8      	blx	r7
 8007a0e:	3001      	adds	r0, #1
 8007a10:	f43f af19 	beq.w	8007846 <_printf_float+0xbe>
 8007a14:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8007a18:	4313      	orrs	r3, r2
 8007a1a:	d102      	bne.n	8007a22 <_printf_float+0x29a>
 8007a1c:	6823      	ldr	r3, [r4, #0]
 8007a1e:	07d9      	lsls	r1, r3, #31
 8007a20:	d5d8      	bpl.n	80079d4 <_printf_float+0x24c>
 8007a22:	ee18 3a10 	vmov	r3, s16
 8007a26:	4652      	mov	r2, sl
 8007a28:	4631      	mov	r1, r6
 8007a2a:	4628      	mov	r0, r5
 8007a2c:	47b8      	blx	r7
 8007a2e:	3001      	adds	r0, #1
 8007a30:	f43f af09 	beq.w	8007846 <_printf_float+0xbe>
 8007a34:	f04f 0900 	mov.w	r9, #0
 8007a38:	f104 0a1a 	add.w	sl, r4, #26
 8007a3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a3e:	425b      	negs	r3, r3
 8007a40:	454b      	cmp	r3, r9
 8007a42:	dc01      	bgt.n	8007a48 <_printf_float+0x2c0>
 8007a44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a46:	e792      	b.n	800796e <_printf_float+0x1e6>
 8007a48:	2301      	movs	r3, #1
 8007a4a:	4652      	mov	r2, sl
 8007a4c:	4631      	mov	r1, r6
 8007a4e:	4628      	mov	r0, r5
 8007a50:	47b8      	blx	r7
 8007a52:	3001      	adds	r0, #1
 8007a54:	f43f aef7 	beq.w	8007846 <_printf_float+0xbe>
 8007a58:	f109 0901 	add.w	r9, r9, #1
 8007a5c:	e7ee      	b.n	8007a3c <_printf_float+0x2b4>
 8007a5e:	bf00      	nop
 8007a60:	7fefffff 	.word	0x7fefffff
 8007a64:	0800a064 	.word	0x0800a064
 8007a68:	0800a068 	.word	0x0800a068
 8007a6c:	0800a06c 	.word	0x0800a06c
 8007a70:	0800a070 	.word	0x0800a070
 8007a74:	0800a074 	.word	0x0800a074
 8007a78:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007a7a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007a7c:	429a      	cmp	r2, r3
 8007a7e:	bfa8      	it	ge
 8007a80:	461a      	movge	r2, r3
 8007a82:	2a00      	cmp	r2, #0
 8007a84:	4691      	mov	r9, r2
 8007a86:	dc37      	bgt.n	8007af8 <_printf_float+0x370>
 8007a88:	f04f 0b00 	mov.w	fp, #0
 8007a8c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007a90:	f104 021a 	add.w	r2, r4, #26
 8007a94:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007a96:	9305      	str	r3, [sp, #20]
 8007a98:	eba3 0309 	sub.w	r3, r3, r9
 8007a9c:	455b      	cmp	r3, fp
 8007a9e:	dc33      	bgt.n	8007b08 <_printf_float+0x380>
 8007aa0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007aa4:	429a      	cmp	r2, r3
 8007aa6:	db3b      	blt.n	8007b20 <_printf_float+0x398>
 8007aa8:	6823      	ldr	r3, [r4, #0]
 8007aaa:	07da      	lsls	r2, r3, #31
 8007aac:	d438      	bmi.n	8007b20 <_printf_float+0x398>
 8007aae:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8007ab2:	eba2 0903 	sub.w	r9, r2, r3
 8007ab6:	9b05      	ldr	r3, [sp, #20]
 8007ab8:	1ad2      	subs	r2, r2, r3
 8007aba:	4591      	cmp	r9, r2
 8007abc:	bfa8      	it	ge
 8007abe:	4691      	movge	r9, r2
 8007ac0:	f1b9 0f00 	cmp.w	r9, #0
 8007ac4:	dc35      	bgt.n	8007b32 <_printf_float+0x3aa>
 8007ac6:	f04f 0800 	mov.w	r8, #0
 8007aca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007ace:	f104 0a1a 	add.w	sl, r4, #26
 8007ad2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007ad6:	1a9b      	subs	r3, r3, r2
 8007ad8:	eba3 0309 	sub.w	r3, r3, r9
 8007adc:	4543      	cmp	r3, r8
 8007ade:	f77f af79 	ble.w	80079d4 <_printf_float+0x24c>
 8007ae2:	2301      	movs	r3, #1
 8007ae4:	4652      	mov	r2, sl
 8007ae6:	4631      	mov	r1, r6
 8007ae8:	4628      	mov	r0, r5
 8007aea:	47b8      	blx	r7
 8007aec:	3001      	adds	r0, #1
 8007aee:	f43f aeaa 	beq.w	8007846 <_printf_float+0xbe>
 8007af2:	f108 0801 	add.w	r8, r8, #1
 8007af6:	e7ec      	b.n	8007ad2 <_printf_float+0x34a>
 8007af8:	4613      	mov	r3, r2
 8007afa:	4631      	mov	r1, r6
 8007afc:	4642      	mov	r2, r8
 8007afe:	4628      	mov	r0, r5
 8007b00:	47b8      	blx	r7
 8007b02:	3001      	adds	r0, #1
 8007b04:	d1c0      	bne.n	8007a88 <_printf_float+0x300>
 8007b06:	e69e      	b.n	8007846 <_printf_float+0xbe>
 8007b08:	2301      	movs	r3, #1
 8007b0a:	4631      	mov	r1, r6
 8007b0c:	4628      	mov	r0, r5
 8007b0e:	9205      	str	r2, [sp, #20]
 8007b10:	47b8      	blx	r7
 8007b12:	3001      	adds	r0, #1
 8007b14:	f43f ae97 	beq.w	8007846 <_printf_float+0xbe>
 8007b18:	9a05      	ldr	r2, [sp, #20]
 8007b1a:	f10b 0b01 	add.w	fp, fp, #1
 8007b1e:	e7b9      	b.n	8007a94 <_printf_float+0x30c>
 8007b20:	ee18 3a10 	vmov	r3, s16
 8007b24:	4652      	mov	r2, sl
 8007b26:	4631      	mov	r1, r6
 8007b28:	4628      	mov	r0, r5
 8007b2a:	47b8      	blx	r7
 8007b2c:	3001      	adds	r0, #1
 8007b2e:	d1be      	bne.n	8007aae <_printf_float+0x326>
 8007b30:	e689      	b.n	8007846 <_printf_float+0xbe>
 8007b32:	9a05      	ldr	r2, [sp, #20]
 8007b34:	464b      	mov	r3, r9
 8007b36:	4442      	add	r2, r8
 8007b38:	4631      	mov	r1, r6
 8007b3a:	4628      	mov	r0, r5
 8007b3c:	47b8      	blx	r7
 8007b3e:	3001      	adds	r0, #1
 8007b40:	d1c1      	bne.n	8007ac6 <_printf_float+0x33e>
 8007b42:	e680      	b.n	8007846 <_printf_float+0xbe>
 8007b44:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007b46:	2a01      	cmp	r2, #1
 8007b48:	dc01      	bgt.n	8007b4e <_printf_float+0x3c6>
 8007b4a:	07db      	lsls	r3, r3, #31
 8007b4c:	d53a      	bpl.n	8007bc4 <_printf_float+0x43c>
 8007b4e:	2301      	movs	r3, #1
 8007b50:	4642      	mov	r2, r8
 8007b52:	4631      	mov	r1, r6
 8007b54:	4628      	mov	r0, r5
 8007b56:	47b8      	blx	r7
 8007b58:	3001      	adds	r0, #1
 8007b5a:	f43f ae74 	beq.w	8007846 <_printf_float+0xbe>
 8007b5e:	ee18 3a10 	vmov	r3, s16
 8007b62:	4652      	mov	r2, sl
 8007b64:	4631      	mov	r1, r6
 8007b66:	4628      	mov	r0, r5
 8007b68:	47b8      	blx	r7
 8007b6a:	3001      	adds	r0, #1
 8007b6c:	f43f ae6b 	beq.w	8007846 <_printf_float+0xbe>
 8007b70:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007b74:	2200      	movs	r2, #0
 8007b76:	2300      	movs	r3, #0
 8007b78:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8007b7c:	f7f8 ffc4 	bl	8000b08 <__aeabi_dcmpeq>
 8007b80:	b9d8      	cbnz	r0, 8007bba <_printf_float+0x432>
 8007b82:	f10a 33ff 	add.w	r3, sl, #4294967295
 8007b86:	f108 0201 	add.w	r2, r8, #1
 8007b8a:	4631      	mov	r1, r6
 8007b8c:	4628      	mov	r0, r5
 8007b8e:	47b8      	blx	r7
 8007b90:	3001      	adds	r0, #1
 8007b92:	d10e      	bne.n	8007bb2 <_printf_float+0x42a>
 8007b94:	e657      	b.n	8007846 <_printf_float+0xbe>
 8007b96:	2301      	movs	r3, #1
 8007b98:	4652      	mov	r2, sl
 8007b9a:	4631      	mov	r1, r6
 8007b9c:	4628      	mov	r0, r5
 8007b9e:	47b8      	blx	r7
 8007ba0:	3001      	adds	r0, #1
 8007ba2:	f43f ae50 	beq.w	8007846 <_printf_float+0xbe>
 8007ba6:	f108 0801 	add.w	r8, r8, #1
 8007baa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007bac:	3b01      	subs	r3, #1
 8007bae:	4543      	cmp	r3, r8
 8007bb0:	dcf1      	bgt.n	8007b96 <_printf_float+0x40e>
 8007bb2:	464b      	mov	r3, r9
 8007bb4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007bb8:	e6da      	b.n	8007970 <_printf_float+0x1e8>
 8007bba:	f04f 0800 	mov.w	r8, #0
 8007bbe:	f104 0a1a 	add.w	sl, r4, #26
 8007bc2:	e7f2      	b.n	8007baa <_printf_float+0x422>
 8007bc4:	2301      	movs	r3, #1
 8007bc6:	4642      	mov	r2, r8
 8007bc8:	e7df      	b.n	8007b8a <_printf_float+0x402>
 8007bca:	2301      	movs	r3, #1
 8007bcc:	464a      	mov	r2, r9
 8007bce:	4631      	mov	r1, r6
 8007bd0:	4628      	mov	r0, r5
 8007bd2:	47b8      	blx	r7
 8007bd4:	3001      	adds	r0, #1
 8007bd6:	f43f ae36 	beq.w	8007846 <_printf_float+0xbe>
 8007bda:	f108 0801 	add.w	r8, r8, #1
 8007bde:	68e3      	ldr	r3, [r4, #12]
 8007be0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007be2:	1a5b      	subs	r3, r3, r1
 8007be4:	4543      	cmp	r3, r8
 8007be6:	dcf0      	bgt.n	8007bca <_printf_float+0x442>
 8007be8:	e6f8      	b.n	80079dc <_printf_float+0x254>
 8007bea:	f04f 0800 	mov.w	r8, #0
 8007bee:	f104 0919 	add.w	r9, r4, #25
 8007bf2:	e7f4      	b.n	8007bde <_printf_float+0x456>

08007bf4 <_printf_common>:
 8007bf4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007bf8:	4616      	mov	r6, r2
 8007bfa:	4699      	mov	r9, r3
 8007bfc:	688a      	ldr	r2, [r1, #8]
 8007bfe:	690b      	ldr	r3, [r1, #16]
 8007c00:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007c04:	4293      	cmp	r3, r2
 8007c06:	bfb8      	it	lt
 8007c08:	4613      	movlt	r3, r2
 8007c0a:	6033      	str	r3, [r6, #0]
 8007c0c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007c10:	4607      	mov	r7, r0
 8007c12:	460c      	mov	r4, r1
 8007c14:	b10a      	cbz	r2, 8007c1a <_printf_common+0x26>
 8007c16:	3301      	adds	r3, #1
 8007c18:	6033      	str	r3, [r6, #0]
 8007c1a:	6823      	ldr	r3, [r4, #0]
 8007c1c:	0699      	lsls	r1, r3, #26
 8007c1e:	bf42      	ittt	mi
 8007c20:	6833      	ldrmi	r3, [r6, #0]
 8007c22:	3302      	addmi	r3, #2
 8007c24:	6033      	strmi	r3, [r6, #0]
 8007c26:	6825      	ldr	r5, [r4, #0]
 8007c28:	f015 0506 	ands.w	r5, r5, #6
 8007c2c:	d106      	bne.n	8007c3c <_printf_common+0x48>
 8007c2e:	f104 0a19 	add.w	sl, r4, #25
 8007c32:	68e3      	ldr	r3, [r4, #12]
 8007c34:	6832      	ldr	r2, [r6, #0]
 8007c36:	1a9b      	subs	r3, r3, r2
 8007c38:	42ab      	cmp	r3, r5
 8007c3a:	dc26      	bgt.n	8007c8a <_printf_common+0x96>
 8007c3c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007c40:	1e13      	subs	r3, r2, #0
 8007c42:	6822      	ldr	r2, [r4, #0]
 8007c44:	bf18      	it	ne
 8007c46:	2301      	movne	r3, #1
 8007c48:	0692      	lsls	r2, r2, #26
 8007c4a:	d42b      	bmi.n	8007ca4 <_printf_common+0xb0>
 8007c4c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007c50:	4649      	mov	r1, r9
 8007c52:	4638      	mov	r0, r7
 8007c54:	47c0      	blx	r8
 8007c56:	3001      	adds	r0, #1
 8007c58:	d01e      	beq.n	8007c98 <_printf_common+0xa4>
 8007c5a:	6823      	ldr	r3, [r4, #0]
 8007c5c:	6922      	ldr	r2, [r4, #16]
 8007c5e:	f003 0306 	and.w	r3, r3, #6
 8007c62:	2b04      	cmp	r3, #4
 8007c64:	bf02      	ittt	eq
 8007c66:	68e5      	ldreq	r5, [r4, #12]
 8007c68:	6833      	ldreq	r3, [r6, #0]
 8007c6a:	1aed      	subeq	r5, r5, r3
 8007c6c:	68a3      	ldr	r3, [r4, #8]
 8007c6e:	bf0c      	ite	eq
 8007c70:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007c74:	2500      	movne	r5, #0
 8007c76:	4293      	cmp	r3, r2
 8007c78:	bfc4      	itt	gt
 8007c7a:	1a9b      	subgt	r3, r3, r2
 8007c7c:	18ed      	addgt	r5, r5, r3
 8007c7e:	2600      	movs	r6, #0
 8007c80:	341a      	adds	r4, #26
 8007c82:	42b5      	cmp	r5, r6
 8007c84:	d11a      	bne.n	8007cbc <_printf_common+0xc8>
 8007c86:	2000      	movs	r0, #0
 8007c88:	e008      	b.n	8007c9c <_printf_common+0xa8>
 8007c8a:	2301      	movs	r3, #1
 8007c8c:	4652      	mov	r2, sl
 8007c8e:	4649      	mov	r1, r9
 8007c90:	4638      	mov	r0, r7
 8007c92:	47c0      	blx	r8
 8007c94:	3001      	adds	r0, #1
 8007c96:	d103      	bne.n	8007ca0 <_printf_common+0xac>
 8007c98:	f04f 30ff 	mov.w	r0, #4294967295
 8007c9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ca0:	3501      	adds	r5, #1
 8007ca2:	e7c6      	b.n	8007c32 <_printf_common+0x3e>
 8007ca4:	18e1      	adds	r1, r4, r3
 8007ca6:	1c5a      	adds	r2, r3, #1
 8007ca8:	2030      	movs	r0, #48	; 0x30
 8007caa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007cae:	4422      	add	r2, r4
 8007cb0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007cb4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007cb8:	3302      	adds	r3, #2
 8007cba:	e7c7      	b.n	8007c4c <_printf_common+0x58>
 8007cbc:	2301      	movs	r3, #1
 8007cbe:	4622      	mov	r2, r4
 8007cc0:	4649      	mov	r1, r9
 8007cc2:	4638      	mov	r0, r7
 8007cc4:	47c0      	blx	r8
 8007cc6:	3001      	adds	r0, #1
 8007cc8:	d0e6      	beq.n	8007c98 <_printf_common+0xa4>
 8007cca:	3601      	adds	r6, #1
 8007ccc:	e7d9      	b.n	8007c82 <_printf_common+0x8e>
	...

08007cd0 <_printf_i>:
 8007cd0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007cd4:	7e0f      	ldrb	r7, [r1, #24]
 8007cd6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007cd8:	2f78      	cmp	r7, #120	; 0x78
 8007cda:	4691      	mov	r9, r2
 8007cdc:	4680      	mov	r8, r0
 8007cde:	460c      	mov	r4, r1
 8007ce0:	469a      	mov	sl, r3
 8007ce2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007ce6:	d807      	bhi.n	8007cf8 <_printf_i+0x28>
 8007ce8:	2f62      	cmp	r7, #98	; 0x62
 8007cea:	d80a      	bhi.n	8007d02 <_printf_i+0x32>
 8007cec:	2f00      	cmp	r7, #0
 8007cee:	f000 80d4 	beq.w	8007e9a <_printf_i+0x1ca>
 8007cf2:	2f58      	cmp	r7, #88	; 0x58
 8007cf4:	f000 80c0 	beq.w	8007e78 <_printf_i+0x1a8>
 8007cf8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007cfc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007d00:	e03a      	b.n	8007d78 <_printf_i+0xa8>
 8007d02:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007d06:	2b15      	cmp	r3, #21
 8007d08:	d8f6      	bhi.n	8007cf8 <_printf_i+0x28>
 8007d0a:	a101      	add	r1, pc, #4	; (adr r1, 8007d10 <_printf_i+0x40>)
 8007d0c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007d10:	08007d69 	.word	0x08007d69
 8007d14:	08007d7d 	.word	0x08007d7d
 8007d18:	08007cf9 	.word	0x08007cf9
 8007d1c:	08007cf9 	.word	0x08007cf9
 8007d20:	08007cf9 	.word	0x08007cf9
 8007d24:	08007cf9 	.word	0x08007cf9
 8007d28:	08007d7d 	.word	0x08007d7d
 8007d2c:	08007cf9 	.word	0x08007cf9
 8007d30:	08007cf9 	.word	0x08007cf9
 8007d34:	08007cf9 	.word	0x08007cf9
 8007d38:	08007cf9 	.word	0x08007cf9
 8007d3c:	08007e81 	.word	0x08007e81
 8007d40:	08007da9 	.word	0x08007da9
 8007d44:	08007e3b 	.word	0x08007e3b
 8007d48:	08007cf9 	.word	0x08007cf9
 8007d4c:	08007cf9 	.word	0x08007cf9
 8007d50:	08007ea3 	.word	0x08007ea3
 8007d54:	08007cf9 	.word	0x08007cf9
 8007d58:	08007da9 	.word	0x08007da9
 8007d5c:	08007cf9 	.word	0x08007cf9
 8007d60:	08007cf9 	.word	0x08007cf9
 8007d64:	08007e43 	.word	0x08007e43
 8007d68:	682b      	ldr	r3, [r5, #0]
 8007d6a:	1d1a      	adds	r2, r3, #4
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	602a      	str	r2, [r5, #0]
 8007d70:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007d74:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007d78:	2301      	movs	r3, #1
 8007d7a:	e09f      	b.n	8007ebc <_printf_i+0x1ec>
 8007d7c:	6820      	ldr	r0, [r4, #0]
 8007d7e:	682b      	ldr	r3, [r5, #0]
 8007d80:	0607      	lsls	r7, r0, #24
 8007d82:	f103 0104 	add.w	r1, r3, #4
 8007d86:	6029      	str	r1, [r5, #0]
 8007d88:	d501      	bpl.n	8007d8e <_printf_i+0xbe>
 8007d8a:	681e      	ldr	r6, [r3, #0]
 8007d8c:	e003      	b.n	8007d96 <_printf_i+0xc6>
 8007d8e:	0646      	lsls	r6, r0, #25
 8007d90:	d5fb      	bpl.n	8007d8a <_printf_i+0xba>
 8007d92:	f9b3 6000 	ldrsh.w	r6, [r3]
 8007d96:	2e00      	cmp	r6, #0
 8007d98:	da03      	bge.n	8007da2 <_printf_i+0xd2>
 8007d9a:	232d      	movs	r3, #45	; 0x2d
 8007d9c:	4276      	negs	r6, r6
 8007d9e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007da2:	485a      	ldr	r0, [pc, #360]	; (8007f0c <_printf_i+0x23c>)
 8007da4:	230a      	movs	r3, #10
 8007da6:	e012      	b.n	8007dce <_printf_i+0xfe>
 8007da8:	682b      	ldr	r3, [r5, #0]
 8007daa:	6820      	ldr	r0, [r4, #0]
 8007dac:	1d19      	adds	r1, r3, #4
 8007dae:	6029      	str	r1, [r5, #0]
 8007db0:	0605      	lsls	r5, r0, #24
 8007db2:	d501      	bpl.n	8007db8 <_printf_i+0xe8>
 8007db4:	681e      	ldr	r6, [r3, #0]
 8007db6:	e002      	b.n	8007dbe <_printf_i+0xee>
 8007db8:	0641      	lsls	r1, r0, #25
 8007dba:	d5fb      	bpl.n	8007db4 <_printf_i+0xe4>
 8007dbc:	881e      	ldrh	r6, [r3, #0]
 8007dbe:	4853      	ldr	r0, [pc, #332]	; (8007f0c <_printf_i+0x23c>)
 8007dc0:	2f6f      	cmp	r7, #111	; 0x6f
 8007dc2:	bf0c      	ite	eq
 8007dc4:	2308      	moveq	r3, #8
 8007dc6:	230a      	movne	r3, #10
 8007dc8:	2100      	movs	r1, #0
 8007dca:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007dce:	6865      	ldr	r5, [r4, #4]
 8007dd0:	60a5      	str	r5, [r4, #8]
 8007dd2:	2d00      	cmp	r5, #0
 8007dd4:	bfa2      	ittt	ge
 8007dd6:	6821      	ldrge	r1, [r4, #0]
 8007dd8:	f021 0104 	bicge.w	r1, r1, #4
 8007ddc:	6021      	strge	r1, [r4, #0]
 8007dde:	b90e      	cbnz	r6, 8007de4 <_printf_i+0x114>
 8007de0:	2d00      	cmp	r5, #0
 8007de2:	d04b      	beq.n	8007e7c <_printf_i+0x1ac>
 8007de4:	4615      	mov	r5, r2
 8007de6:	fbb6 f1f3 	udiv	r1, r6, r3
 8007dea:	fb03 6711 	mls	r7, r3, r1, r6
 8007dee:	5dc7      	ldrb	r7, [r0, r7]
 8007df0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007df4:	4637      	mov	r7, r6
 8007df6:	42bb      	cmp	r3, r7
 8007df8:	460e      	mov	r6, r1
 8007dfa:	d9f4      	bls.n	8007de6 <_printf_i+0x116>
 8007dfc:	2b08      	cmp	r3, #8
 8007dfe:	d10b      	bne.n	8007e18 <_printf_i+0x148>
 8007e00:	6823      	ldr	r3, [r4, #0]
 8007e02:	07de      	lsls	r6, r3, #31
 8007e04:	d508      	bpl.n	8007e18 <_printf_i+0x148>
 8007e06:	6923      	ldr	r3, [r4, #16]
 8007e08:	6861      	ldr	r1, [r4, #4]
 8007e0a:	4299      	cmp	r1, r3
 8007e0c:	bfde      	ittt	le
 8007e0e:	2330      	movle	r3, #48	; 0x30
 8007e10:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007e14:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007e18:	1b52      	subs	r2, r2, r5
 8007e1a:	6122      	str	r2, [r4, #16]
 8007e1c:	f8cd a000 	str.w	sl, [sp]
 8007e20:	464b      	mov	r3, r9
 8007e22:	aa03      	add	r2, sp, #12
 8007e24:	4621      	mov	r1, r4
 8007e26:	4640      	mov	r0, r8
 8007e28:	f7ff fee4 	bl	8007bf4 <_printf_common>
 8007e2c:	3001      	adds	r0, #1
 8007e2e:	d14a      	bne.n	8007ec6 <_printf_i+0x1f6>
 8007e30:	f04f 30ff 	mov.w	r0, #4294967295
 8007e34:	b004      	add	sp, #16
 8007e36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e3a:	6823      	ldr	r3, [r4, #0]
 8007e3c:	f043 0320 	orr.w	r3, r3, #32
 8007e40:	6023      	str	r3, [r4, #0]
 8007e42:	4833      	ldr	r0, [pc, #204]	; (8007f10 <_printf_i+0x240>)
 8007e44:	2778      	movs	r7, #120	; 0x78
 8007e46:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007e4a:	6823      	ldr	r3, [r4, #0]
 8007e4c:	6829      	ldr	r1, [r5, #0]
 8007e4e:	061f      	lsls	r7, r3, #24
 8007e50:	f851 6b04 	ldr.w	r6, [r1], #4
 8007e54:	d402      	bmi.n	8007e5c <_printf_i+0x18c>
 8007e56:	065f      	lsls	r7, r3, #25
 8007e58:	bf48      	it	mi
 8007e5a:	b2b6      	uxthmi	r6, r6
 8007e5c:	07df      	lsls	r7, r3, #31
 8007e5e:	bf48      	it	mi
 8007e60:	f043 0320 	orrmi.w	r3, r3, #32
 8007e64:	6029      	str	r1, [r5, #0]
 8007e66:	bf48      	it	mi
 8007e68:	6023      	strmi	r3, [r4, #0]
 8007e6a:	b91e      	cbnz	r6, 8007e74 <_printf_i+0x1a4>
 8007e6c:	6823      	ldr	r3, [r4, #0]
 8007e6e:	f023 0320 	bic.w	r3, r3, #32
 8007e72:	6023      	str	r3, [r4, #0]
 8007e74:	2310      	movs	r3, #16
 8007e76:	e7a7      	b.n	8007dc8 <_printf_i+0xf8>
 8007e78:	4824      	ldr	r0, [pc, #144]	; (8007f0c <_printf_i+0x23c>)
 8007e7a:	e7e4      	b.n	8007e46 <_printf_i+0x176>
 8007e7c:	4615      	mov	r5, r2
 8007e7e:	e7bd      	b.n	8007dfc <_printf_i+0x12c>
 8007e80:	682b      	ldr	r3, [r5, #0]
 8007e82:	6826      	ldr	r6, [r4, #0]
 8007e84:	6961      	ldr	r1, [r4, #20]
 8007e86:	1d18      	adds	r0, r3, #4
 8007e88:	6028      	str	r0, [r5, #0]
 8007e8a:	0635      	lsls	r5, r6, #24
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	d501      	bpl.n	8007e94 <_printf_i+0x1c4>
 8007e90:	6019      	str	r1, [r3, #0]
 8007e92:	e002      	b.n	8007e9a <_printf_i+0x1ca>
 8007e94:	0670      	lsls	r0, r6, #25
 8007e96:	d5fb      	bpl.n	8007e90 <_printf_i+0x1c0>
 8007e98:	8019      	strh	r1, [r3, #0]
 8007e9a:	2300      	movs	r3, #0
 8007e9c:	6123      	str	r3, [r4, #16]
 8007e9e:	4615      	mov	r5, r2
 8007ea0:	e7bc      	b.n	8007e1c <_printf_i+0x14c>
 8007ea2:	682b      	ldr	r3, [r5, #0]
 8007ea4:	1d1a      	adds	r2, r3, #4
 8007ea6:	602a      	str	r2, [r5, #0]
 8007ea8:	681d      	ldr	r5, [r3, #0]
 8007eaa:	6862      	ldr	r2, [r4, #4]
 8007eac:	2100      	movs	r1, #0
 8007eae:	4628      	mov	r0, r5
 8007eb0:	f7f8 f9ae 	bl	8000210 <memchr>
 8007eb4:	b108      	cbz	r0, 8007eba <_printf_i+0x1ea>
 8007eb6:	1b40      	subs	r0, r0, r5
 8007eb8:	6060      	str	r0, [r4, #4]
 8007eba:	6863      	ldr	r3, [r4, #4]
 8007ebc:	6123      	str	r3, [r4, #16]
 8007ebe:	2300      	movs	r3, #0
 8007ec0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007ec4:	e7aa      	b.n	8007e1c <_printf_i+0x14c>
 8007ec6:	6923      	ldr	r3, [r4, #16]
 8007ec8:	462a      	mov	r2, r5
 8007eca:	4649      	mov	r1, r9
 8007ecc:	4640      	mov	r0, r8
 8007ece:	47d0      	blx	sl
 8007ed0:	3001      	adds	r0, #1
 8007ed2:	d0ad      	beq.n	8007e30 <_printf_i+0x160>
 8007ed4:	6823      	ldr	r3, [r4, #0]
 8007ed6:	079b      	lsls	r3, r3, #30
 8007ed8:	d413      	bmi.n	8007f02 <_printf_i+0x232>
 8007eda:	68e0      	ldr	r0, [r4, #12]
 8007edc:	9b03      	ldr	r3, [sp, #12]
 8007ede:	4298      	cmp	r0, r3
 8007ee0:	bfb8      	it	lt
 8007ee2:	4618      	movlt	r0, r3
 8007ee4:	e7a6      	b.n	8007e34 <_printf_i+0x164>
 8007ee6:	2301      	movs	r3, #1
 8007ee8:	4632      	mov	r2, r6
 8007eea:	4649      	mov	r1, r9
 8007eec:	4640      	mov	r0, r8
 8007eee:	47d0      	blx	sl
 8007ef0:	3001      	adds	r0, #1
 8007ef2:	d09d      	beq.n	8007e30 <_printf_i+0x160>
 8007ef4:	3501      	adds	r5, #1
 8007ef6:	68e3      	ldr	r3, [r4, #12]
 8007ef8:	9903      	ldr	r1, [sp, #12]
 8007efa:	1a5b      	subs	r3, r3, r1
 8007efc:	42ab      	cmp	r3, r5
 8007efe:	dcf2      	bgt.n	8007ee6 <_printf_i+0x216>
 8007f00:	e7eb      	b.n	8007eda <_printf_i+0x20a>
 8007f02:	2500      	movs	r5, #0
 8007f04:	f104 0619 	add.w	r6, r4, #25
 8007f08:	e7f5      	b.n	8007ef6 <_printf_i+0x226>
 8007f0a:	bf00      	nop
 8007f0c:	0800a076 	.word	0x0800a076
 8007f10:	0800a087 	.word	0x0800a087

08007f14 <std>:
 8007f14:	2300      	movs	r3, #0
 8007f16:	b510      	push	{r4, lr}
 8007f18:	4604      	mov	r4, r0
 8007f1a:	e9c0 3300 	strd	r3, r3, [r0]
 8007f1e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007f22:	6083      	str	r3, [r0, #8]
 8007f24:	8181      	strh	r1, [r0, #12]
 8007f26:	6643      	str	r3, [r0, #100]	; 0x64
 8007f28:	81c2      	strh	r2, [r0, #14]
 8007f2a:	6183      	str	r3, [r0, #24]
 8007f2c:	4619      	mov	r1, r3
 8007f2e:	2208      	movs	r2, #8
 8007f30:	305c      	adds	r0, #92	; 0x5c
 8007f32:	f000 f906 	bl	8008142 <memset>
 8007f36:	4b0d      	ldr	r3, [pc, #52]	; (8007f6c <std+0x58>)
 8007f38:	6263      	str	r3, [r4, #36]	; 0x24
 8007f3a:	4b0d      	ldr	r3, [pc, #52]	; (8007f70 <std+0x5c>)
 8007f3c:	62a3      	str	r3, [r4, #40]	; 0x28
 8007f3e:	4b0d      	ldr	r3, [pc, #52]	; (8007f74 <std+0x60>)
 8007f40:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007f42:	4b0d      	ldr	r3, [pc, #52]	; (8007f78 <std+0x64>)
 8007f44:	6323      	str	r3, [r4, #48]	; 0x30
 8007f46:	4b0d      	ldr	r3, [pc, #52]	; (8007f7c <std+0x68>)
 8007f48:	6224      	str	r4, [r4, #32]
 8007f4a:	429c      	cmp	r4, r3
 8007f4c:	d006      	beq.n	8007f5c <std+0x48>
 8007f4e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8007f52:	4294      	cmp	r4, r2
 8007f54:	d002      	beq.n	8007f5c <std+0x48>
 8007f56:	33d0      	adds	r3, #208	; 0xd0
 8007f58:	429c      	cmp	r4, r3
 8007f5a:	d105      	bne.n	8007f68 <std+0x54>
 8007f5c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007f60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f64:	f000 b96a 	b.w	800823c <__retarget_lock_init_recursive>
 8007f68:	bd10      	pop	{r4, pc}
 8007f6a:	bf00      	nop
 8007f6c:	080080bd 	.word	0x080080bd
 8007f70:	080080df 	.word	0x080080df
 8007f74:	08008117 	.word	0x08008117
 8007f78:	0800813b 	.word	0x0800813b
 8007f7c:	2000081c 	.word	0x2000081c

08007f80 <stdio_exit_handler>:
 8007f80:	4a02      	ldr	r2, [pc, #8]	; (8007f8c <stdio_exit_handler+0xc>)
 8007f82:	4903      	ldr	r1, [pc, #12]	; (8007f90 <stdio_exit_handler+0x10>)
 8007f84:	4803      	ldr	r0, [pc, #12]	; (8007f94 <stdio_exit_handler+0x14>)
 8007f86:	f000 b869 	b.w	800805c <_fwalk_sglue>
 8007f8a:	bf00      	nop
 8007f8c:	20000018 	.word	0x20000018
 8007f90:	08009bc9 	.word	0x08009bc9
 8007f94:	20000024 	.word	0x20000024

08007f98 <cleanup_stdio>:
 8007f98:	6841      	ldr	r1, [r0, #4]
 8007f9a:	4b0c      	ldr	r3, [pc, #48]	; (8007fcc <cleanup_stdio+0x34>)
 8007f9c:	4299      	cmp	r1, r3
 8007f9e:	b510      	push	{r4, lr}
 8007fa0:	4604      	mov	r4, r0
 8007fa2:	d001      	beq.n	8007fa8 <cleanup_stdio+0x10>
 8007fa4:	f001 fe10 	bl	8009bc8 <_fflush_r>
 8007fa8:	68a1      	ldr	r1, [r4, #8]
 8007faa:	4b09      	ldr	r3, [pc, #36]	; (8007fd0 <cleanup_stdio+0x38>)
 8007fac:	4299      	cmp	r1, r3
 8007fae:	d002      	beq.n	8007fb6 <cleanup_stdio+0x1e>
 8007fb0:	4620      	mov	r0, r4
 8007fb2:	f001 fe09 	bl	8009bc8 <_fflush_r>
 8007fb6:	68e1      	ldr	r1, [r4, #12]
 8007fb8:	4b06      	ldr	r3, [pc, #24]	; (8007fd4 <cleanup_stdio+0x3c>)
 8007fba:	4299      	cmp	r1, r3
 8007fbc:	d004      	beq.n	8007fc8 <cleanup_stdio+0x30>
 8007fbe:	4620      	mov	r0, r4
 8007fc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007fc4:	f001 be00 	b.w	8009bc8 <_fflush_r>
 8007fc8:	bd10      	pop	{r4, pc}
 8007fca:	bf00      	nop
 8007fcc:	2000081c 	.word	0x2000081c
 8007fd0:	20000884 	.word	0x20000884
 8007fd4:	200008ec 	.word	0x200008ec

08007fd8 <global_stdio_init.part.0>:
 8007fd8:	b510      	push	{r4, lr}
 8007fda:	4b0b      	ldr	r3, [pc, #44]	; (8008008 <global_stdio_init.part.0+0x30>)
 8007fdc:	4c0b      	ldr	r4, [pc, #44]	; (800800c <global_stdio_init.part.0+0x34>)
 8007fde:	4a0c      	ldr	r2, [pc, #48]	; (8008010 <global_stdio_init.part.0+0x38>)
 8007fe0:	601a      	str	r2, [r3, #0]
 8007fe2:	4620      	mov	r0, r4
 8007fe4:	2200      	movs	r2, #0
 8007fe6:	2104      	movs	r1, #4
 8007fe8:	f7ff ff94 	bl	8007f14 <std>
 8007fec:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8007ff0:	2201      	movs	r2, #1
 8007ff2:	2109      	movs	r1, #9
 8007ff4:	f7ff ff8e 	bl	8007f14 <std>
 8007ff8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8007ffc:	2202      	movs	r2, #2
 8007ffe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008002:	2112      	movs	r1, #18
 8008004:	f7ff bf86 	b.w	8007f14 <std>
 8008008:	20000954 	.word	0x20000954
 800800c:	2000081c 	.word	0x2000081c
 8008010:	08007f81 	.word	0x08007f81

08008014 <__sfp_lock_acquire>:
 8008014:	4801      	ldr	r0, [pc, #4]	; (800801c <__sfp_lock_acquire+0x8>)
 8008016:	f000 b912 	b.w	800823e <__retarget_lock_acquire_recursive>
 800801a:	bf00      	nop
 800801c:	2000095d 	.word	0x2000095d

08008020 <__sfp_lock_release>:
 8008020:	4801      	ldr	r0, [pc, #4]	; (8008028 <__sfp_lock_release+0x8>)
 8008022:	f000 b90d 	b.w	8008240 <__retarget_lock_release_recursive>
 8008026:	bf00      	nop
 8008028:	2000095d 	.word	0x2000095d

0800802c <__sinit>:
 800802c:	b510      	push	{r4, lr}
 800802e:	4604      	mov	r4, r0
 8008030:	f7ff fff0 	bl	8008014 <__sfp_lock_acquire>
 8008034:	6a23      	ldr	r3, [r4, #32]
 8008036:	b11b      	cbz	r3, 8008040 <__sinit+0x14>
 8008038:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800803c:	f7ff bff0 	b.w	8008020 <__sfp_lock_release>
 8008040:	4b04      	ldr	r3, [pc, #16]	; (8008054 <__sinit+0x28>)
 8008042:	6223      	str	r3, [r4, #32]
 8008044:	4b04      	ldr	r3, [pc, #16]	; (8008058 <__sinit+0x2c>)
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	2b00      	cmp	r3, #0
 800804a:	d1f5      	bne.n	8008038 <__sinit+0xc>
 800804c:	f7ff ffc4 	bl	8007fd8 <global_stdio_init.part.0>
 8008050:	e7f2      	b.n	8008038 <__sinit+0xc>
 8008052:	bf00      	nop
 8008054:	08007f99 	.word	0x08007f99
 8008058:	20000954 	.word	0x20000954

0800805c <_fwalk_sglue>:
 800805c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008060:	4607      	mov	r7, r0
 8008062:	4688      	mov	r8, r1
 8008064:	4614      	mov	r4, r2
 8008066:	2600      	movs	r6, #0
 8008068:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800806c:	f1b9 0901 	subs.w	r9, r9, #1
 8008070:	d505      	bpl.n	800807e <_fwalk_sglue+0x22>
 8008072:	6824      	ldr	r4, [r4, #0]
 8008074:	2c00      	cmp	r4, #0
 8008076:	d1f7      	bne.n	8008068 <_fwalk_sglue+0xc>
 8008078:	4630      	mov	r0, r6
 800807a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800807e:	89ab      	ldrh	r3, [r5, #12]
 8008080:	2b01      	cmp	r3, #1
 8008082:	d907      	bls.n	8008094 <_fwalk_sglue+0x38>
 8008084:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008088:	3301      	adds	r3, #1
 800808a:	d003      	beq.n	8008094 <_fwalk_sglue+0x38>
 800808c:	4629      	mov	r1, r5
 800808e:	4638      	mov	r0, r7
 8008090:	47c0      	blx	r8
 8008092:	4306      	orrs	r6, r0
 8008094:	3568      	adds	r5, #104	; 0x68
 8008096:	e7e9      	b.n	800806c <_fwalk_sglue+0x10>

08008098 <iprintf>:
 8008098:	b40f      	push	{r0, r1, r2, r3}
 800809a:	b507      	push	{r0, r1, r2, lr}
 800809c:	4906      	ldr	r1, [pc, #24]	; (80080b8 <iprintf+0x20>)
 800809e:	ab04      	add	r3, sp, #16
 80080a0:	6808      	ldr	r0, [r1, #0]
 80080a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80080a6:	6881      	ldr	r1, [r0, #8]
 80080a8:	9301      	str	r3, [sp, #4]
 80080aa:	f001 fbed 	bl	8009888 <_vfiprintf_r>
 80080ae:	b003      	add	sp, #12
 80080b0:	f85d eb04 	ldr.w	lr, [sp], #4
 80080b4:	b004      	add	sp, #16
 80080b6:	4770      	bx	lr
 80080b8:	20000070 	.word	0x20000070

080080bc <__sread>:
 80080bc:	b510      	push	{r4, lr}
 80080be:	460c      	mov	r4, r1
 80080c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080c4:	f000 f86c 	bl	80081a0 <_read_r>
 80080c8:	2800      	cmp	r0, #0
 80080ca:	bfab      	itete	ge
 80080cc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80080ce:	89a3      	ldrhlt	r3, [r4, #12]
 80080d0:	181b      	addge	r3, r3, r0
 80080d2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80080d6:	bfac      	ite	ge
 80080d8:	6563      	strge	r3, [r4, #84]	; 0x54
 80080da:	81a3      	strhlt	r3, [r4, #12]
 80080dc:	bd10      	pop	{r4, pc}

080080de <__swrite>:
 80080de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80080e2:	461f      	mov	r7, r3
 80080e4:	898b      	ldrh	r3, [r1, #12]
 80080e6:	05db      	lsls	r3, r3, #23
 80080e8:	4605      	mov	r5, r0
 80080ea:	460c      	mov	r4, r1
 80080ec:	4616      	mov	r6, r2
 80080ee:	d505      	bpl.n	80080fc <__swrite+0x1e>
 80080f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080f4:	2302      	movs	r3, #2
 80080f6:	2200      	movs	r2, #0
 80080f8:	f000 f840 	bl	800817c <_lseek_r>
 80080fc:	89a3      	ldrh	r3, [r4, #12]
 80080fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008102:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008106:	81a3      	strh	r3, [r4, #12]
 8008108:	4632      	mov	r2, r6
 800810a:	463b      	mov	r3, r7
 800810c:	4628      	mov	r0, r5
 800810e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008112:	f000 b857 	b.w	80081c4 <_write_r>

08008116 <__sseek>:
 8008116:	b510      	push	{r4, lr}
 8008118:	460c      	mov	r4, r1
 800811a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800811e:	f000 f82d 	bl	800817c <_lseek_r>
 8008122:	1c43      	adds	r3, r0, #1
 8008124:	89a3      	ldrh	r3, [r4, #12]
 8008126:	bf15      	itete	ne
 8008128:	6560      	strne	r0, [r4, #84]	; 0x54
 800812a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800812e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008132:	81a3      	strheq	r3, [r4, #12]
 8008134:	bf18      	it	ne
 8008136:	81a3      	strhne	r3, [r4, #12]
 8008138:	bd10      	pop	{r4, pc}

0800813a <__sclose>:
 800813a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800813e:	f000 b80d 	b.w	800815c <_close_r>

08008142 <memset>:
 8008142:	4402      	add	r2, r0
 8008144:	4603      	mov	r3, r0
 8008146:	4293      	cmp	r3, r2
 8008148:	d100      	bne.n	800814c <memset+0xa>
 800814a:	4770      	bx	lr
 800814c:	f803 1b01 	strb.w	r1, [r3], #1
 8008150:	e7f9      	b.n	8008146 <memset+0x4>
	...

08008154 <_localeconv_r>:
 8008154:	4800      	ldr	r0, [pc, #0]	; (8008158 <_localeconv_r+0x4>)
 8008156:	4770      	bx	lr
 8008158:	20000164 	.word	0x20000164

0800815c <_close_r>:
 800815c:	b538      	push	{r3, r4, r5, lr}
 800815e:	4d06      	ldr	r5, [pc, #24]	; (8008178 <_close_r+0x1c>)
 8008160:	2300      	movs	r3, #0
 8008162:	4604      	mov	r4, r0
 8008164:	4608      	mov	r0, r1
 8008166:	602b      	str	r3, [r5, #0]
 8008168:	f7fa f817 	bl	800219a <_close>
 800816c:	1c43      	adds	r3, r0, #1
 800816e:	d102      	bne.n	8008176 <_close_r+0x1a>
 8008170:	682b      	ldr	r3, [r5, #0]
 8008172:	b103      	cbz	r3, 8008176 <_close_r+0x1a>
 8008174:	6023      	str	r3, [r4, #0]
 8008176:	bd38      	pop	{r3, r4, r5, pc}
 8008178:	20000958 	.word	0x20000958

0800817c <_lseek_r>:
 800817c:	b538      	push	{r3, r4, r5, lr}
 800817e:	4d07      	ldr	r5, [pc, #28]	; (800819c <_lseek_r+0x20>)
 8008180:	4604      	mov	r4, r0
 8008182:	4608      	mov	r0, r1
 8008184:	4611      	mov	r1, r2
 8008186:	2200      	movs	r2, #0
 8008188:	602a      	str	r2, [r5, #0]
 800818a:	461a      	mov	r2, r3
 800818c:	f7fa f82c 	bl	80021e8 <_lseek>
 8008190:	1c43      	adds	r3, r0, #1
 8008192:	d102      	bne.n	800819a <_lseek_r+0x1e>
 8008194:	682b      	ldr	r3, [r5, #0]
 8008196:	b103      	cbz	r3, 800819a <_lseek_r+0x1e>
 8008198:	6023      	str	r3, [r4, #0]
 800819a:	bd38      	pop	{r3, r4, r5, pc}
 800819c:	20000958 	.word	0x20000958

080081a0 <_read_r>:
 80081a0:	b538      	push	{r3, r4, r5, lr}
 80081a2:	4d07      	ldr	r5, [pc, #28]	; (80081c0 <_read_r+0x20>)
 80081a4:	4604      	mov	r4, r0
 80081a6:	4608      	mov	r0, r1
 80081a8:	4611      	mov	r1, r2
 80081aa:	2200      	movs	r2, #0
 80081ac:	602a      	str	r2, [r5, #0]
 80081ae:	461a      	mov	r2, r3
 80081b0:	f7f9 ffba 	bl	8002128 <_read>
 80081b4:	1c43      	adds	r3, r0, #1
 80081b6:	d102      	bne.n	80081be <_read_r+0x1e>
 80081b8:	682b      	ldr	r3, [r5, #0]
 80081ba:	b103      	cbz	r3, 80081be <_read_r+0x1e>
 80081bc:	6023      	str	r3, [r4, #0]
 80081be:	bd38      	pop	{r3, r4, r5, pc}
 80081c0:	20000958 	.word	0x20000958

080081c4 <_write_r>:
 80081c4:	b538      	push	{r3, r4, r5, lr}
 80081c6:	4d07      	ldr	r5, [pc, #28]	; (80081e4 <_write_r+0x20>)
 80081c8:	4604      	mov	r4, r0
 80081ca:	4608      	mov	r0, r1
 80081cc:	4611      	mov	r1, r2
 80081ce:	2200      	movs	r2, #0
 80081d0:	602a      	str	r2, [r5, #0]
 80081d2:	461a      	mov	r2, r3
 80081d4:	f7f9 ffc5 	bl	8002162 <_write>
 80081d8:	1c43      	adds	r3, r0, #1
 80081da:	d102      	bne.n	80081e2 <_write_r+0x1e>
 80081dc:	682b      	ldr	r3, [r5, #0]
 80081de:	b103      	cbz	r3, 80081e2 <_write_r+0x1e>
 80081e0:	6023      	str	r3, [r4, #0]
 80081e2:	bd38      	pop	{r3, r4, r5, pc}
 80081e4:	20000958 	.word	0x20000958

080081e8 <__errno>:
 80081e8:	4b01      	ldr	r3, [pc, #4]	; (80081f0 <__errno+0x8>)
 80081ea:	6818      	ldr	r0, [r3, #0]
 80081ec:	4770      	bx	lr
 80081ee:	bf00      	nop
 80081f0:	20000070 	.word	0x20000070

080081f4 <__libc_init_array>:
 80081f4:	b570      	push	{r4, r5, r6, lr}
 80081f6:	4d0d      	ldr	r5, [pc, #52]	; (800822c <__libc_init_array+0x38>)
 80081f8:	4c0d      	ldr	r4, [pc, #52]	; (8008230 <__libc_init_array+0x3c>)
 80081fa:	1b64      	subs	r4, r4, r5
 80081fc:	10a4      	asrs	r4, r4, #2
 80081fe:	2600      	movs	r6, #0
 8008200:	42a6      	cmp	r6, r4
 8008202:	d109      	bne.n	8008218 <__libc_init_array+0x24>
 8008204:	4d0b      	ldr	r5, [pc, #44]	; (8008234 <__libc_init_array+0x40>)
 8008206:	4c0c      	ldr	r4, [pc, #48]	; (8008238 <__libc_init_array+0x44>)
 8008208:	f001 fef0 	bl	8009fec <_init>
 800820c:	1b64      	subs	r4, r4, r5
 800820e:	10a4      	asrs	r4, r4, #2
 8008210:	2600      	movs	r6, #0
 8008212:	42a6      	cmp	r6, r4
 8008214:	d105      	bne.n	8008222 <__libc_init_array+0x2e>
 8008216:	bd70      	pop	{r4, r5, r6, pc}
 8008218:	f855 3b04 	ldr.w	r3, [r5], #4
 800821c:	4798      	blx	r3
 800821e:	3601      	adds	r6, #1
 8008220:	e7ee      	b.n	8008200 <__libc_init_array+0xc>
 8008222:	f855 3b04 	ldr.w	r3, [r5], #4
 8008226:	4798      	blx	r3
 8008228:	3601      	adds	r6, #1
 800822a:	e7f2      	b.n	8008212 <__libc_init_array+0x1e>
 800822c:	0800a3dc 	.word	0x0800a3dc
 8008230:	0800a3dc 	.word	0x0800a3dc
 8008234:	0800a3dc 	.word	0x0800a3dc
 8008238:	0800a3e0 	.word	0x0800a3e0

0800823c <__retarget_lock_init_recursive>:
 800823c:	4770      	bx	lr

0800823e <__retarget_lock_acquire_recursive>:
 800823e:	4770      	bx	lr

08008240 <__retarget_lock_release_recursive>:
 8008240:	4770      	bx	lr

08008242 <quorem>:
 8008242:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008246:	6903      	ldr	r3, [r0, #16]
 8008248:	690c      	ldr	r4, [r1, #16]
 800824a:	42a3      	cmp	r3, r4
 800824c:	4607      	mov	r7, r0
 800824e:	db7e      	blt.n	800834e <quorem+0x10c>
 8008250:	3c01      	subs	r4, #1
 8008252:	f101 0814 	add.w	r8, r1, #20
 8008256:	f100 0514 	add.w	r5, r0, #20
 800825a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800825e:	9301      	str	r3, [sp, #4]
 8008260:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008264:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008268:	3301      	adds	r3, #1
 800826a:	429a      	cmp	r2, r3
 800826c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008270:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008274:	fbb2 f6f3 	udiv	r6, r2, r3
 8008278:	d331      	bcc.n	80082de <quorem+0x9c>
 800827a:	f04f 0e00 	mov.w	lr, #0
 800827e:	4640      	mov	r0, r8
 8008280:	46ac      	mov	ip, r5
 8008282:	46f2      	mov	sl, lr
 8008284:	f850 2b04 	ldr.w	r2, [r0], #4
 8008288:	b293      	uxth	r3, r2
 800828a:	fb06 e303 	mla	r3, r6, r3, lr
 800828e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008292:	0c1a      	lsrs	r2, r3, #16
 8008294:	b29b      	uxth	r3, r3
 8008296:	ebaa 0303 	sub.w	r3, sl, r3
 800829a:	f8dc a000 	ldr.w	sl, [ip]
 800829e:	fa13 f38a 	uxtah	r3, r3, sl
 80082a2:	fb06 220e 	mla	r2, r6, lr, r2
 80082a6:	9300      	str	r3, [sp, #0]
 80082a8:	9b00      	ldr	r3, [sp, #0]
 80082aa:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80082ae:	b292      	uxth	r2, r2
 80082b0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80082b4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80082b8:	f8bd 3000 	ldrh.w	r3, [sp]
 80082bc:	4581      	cmp	r9, r0
 80082be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80082c2:	f84c 3b04 	str.w	r3, [ip], #4
 80082c6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80082ca:	d2db      	bcs.n	8008284 <quorem+0x42>
 80082cc:	f855 300b 	ldr.w	r3, [r5, fp]
 80082d0:	b92b      	cbnz	r3, 80082de <quorem+0x9c>
 80082d2:	9b01      	ldr	r3, [sp, #4]
 80082d4:	3b04      	subs	r3, #4
 80082d6:	429d      	cmp	r5, r3
 80082d8:	461a      	mov	r2, r3
 80082da:	d32c      	bcc.n	8008336 <quorem+0xf4>
 80082dc:	613c      	str	r4, [r7, #16]
 80082de:	4638      	mov	r0, r7
 80082e0:	f001 f9a8 	bl	8009634 <__mcmp>
 80082e4:	2800      	cmp	r0, #0
 80082e6:	db22      	blt.n	800832e <quorem+0xec>
 80082e8:	3601      	adds	r6, #1
 80082ea:	4629      	mov	r1, r5
 80082ec:	2000      	movs	r0, #0
 80082ee:	f858 2b04 	ldr.w	r2, [r8], #4
 80082f2:	f8d1 c000 	ldr.w	ip, [r1]
 80082f6:	b293      	uxth	r3, r2
 80082f8:	1ac3      	subs	r3, r0, r3
 80082fa:	0c12      	lsrs	r2, r2, #16
 80082fc:	fa13 f38c 	uxtah	r3, r3, ip
 8008300:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8008304:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008308:	b29b      	uxth	r3, r3
 800830a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800830e:	45c1      	cmp	r9, r8
 8008310:	f841 3b04 	str.w	r3, [r1], #4
 8008314:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008318:	d2e9      	bcs.n	80082ee <quorem+0xac>
 800831a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800831e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008322:	b922      	cbnz	r2, 800832e <quorem+0xec>
 8008324:	3b04      	subs	r3, #4
 8008326:	429d      	cmp	r5, r3
 8008328:	461a      	mov	r2, r3
 800832a:	d30a      	bcc.n	8008342 <quorem+0x100>
 800832c:	613c      	str	r4, [r7, #16]
 800832e:	4630      	mov	r0, r6
 8008330:	b003      	add	sp, #12
 8008332:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008336:	6812      	ldr	r2, [r2, #0]
 8008338:	3b04      	subs	r3, #4
 800833a:	2a00      	cmp	r2, #0
 800833c:	d1ce      	bne.n	80082dc <quorem+0x9a>
 800833e:	3c01      	subs	r4, #1
 8008340:	e7c9      	b.n	80082d6 <quorem+0x94>
 8008342:	6812      	ldr	r2, [r2, #0]
 8008344:	3b04      	subs	r3, #4
 8008346:	2a00      	cmp	r2, #0
 8008348:	d1f0      	bne.n	800832c <quorem+0xea>
 800834a:	3c01      	subs	r4, #1
 800834c:	e7eb      	b.n	8008326 <quorem+0xe4>
 800834e:	2000      	movs	r0, #0
 8008350:	e7ee      	b.n	8008330 <quorem+0xee>
 8008352:	0000      	movs	r0, r0
 8008354:	0000      	movs	r0, r0
	...

08008358 <_dtoa_r>:
 8008358:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800835c:	ed2d 8b04 	vpush	{d8-d9}
 8008360:	69c5      	ldr	r5, [r0, #28]
 8008362:	b093      	sub	sp, #76	; 0x4c
 8008364:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008368:	ec57 6b10 	vmov	r6, r7, d0
 800836c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008370:	9107      	str	r1, [sp, #28]
 8008372:	4604      	mov	r4, r0
 8008374:	920a      	str	r2, [sp, #40]	; 0x28
 8008376:	930d      	str	r3, [sp, #52]	; 0x34
 8008378:	b975      	cbnz	r5, 8008398 <_dtoa_r+0x40>
 800837a:	2010      	movs	r0, #16
 800837c:	f000 fe2a 	bl	8008fd4 <malloc>
 8008380:	4602      	mov	r2, r0
 8008382:	61e0      	str	r0, [r4, #28]
 8008384:	b920      	cbnz	r0, 8008390 <_dtoa_r+0x38>
 8008386:	4bae      	ldr	r3, [pc, #696]	; (8008640 <_dtoa_r+0x2e8>)
 8008388:	21ef      	movs	r1, #239	; 0xef
 800838a:	48ae      	ldr	r0, [pc, #696]	; (8008644 <_dtoa_r+0x2ec>)
 800838c:	f001 fcf8 	bl	8009d80 <__assert_func>
 8008390:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008394:	6005      	str	r5, [r0, #0]
 8008396:	60c5      	str	r5, [r0, #12]
 8008398:	69e3      	ldr	r3, [r4, #28]
 800839a:	6819      	ldr	r1, [r3, #0]
 800839c:	b151      	cbz	r1, 80083b4 <_dtoa_r+0x5c>
 800839e:	685a      	ldr	r2, [r3, #4]
 80083a0:	604a      	str	r2, [r1, #4]
 80083a2:	2301      	movs	r3, #1
 80083a4:	4093      	lsls	r3, r2
 80083a6:	608b      	str	r3, [r1, #8]
 80083a8:	4620      	mov	r0, r4
 80083aa:	f000 ff07 	bl	80091bc <_Bfree>
 80083ae:	69e3      	ldr	r3, [r4, #28]
 80083b0:	2200      	movs	r2, #0
 80083b2:	601a      	str	r2, [r3, #0]
 80083b4:	1e3b      	subs	r3, r7, #0
 80083b6:	bfbb      	ittet	lt
 80083b8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80083bc:	9303      	strlt	r3, [sp, #12]
 80083be:	2300      	movge	r3, #0
 80083c0:	2201      	movlt	r2, #1
 80083c2:	bfac      	ite	ge
 80083c4:	f8c8 3000 	strge.w	r3, [r8]
 80083c8:	f8c8 2000 	strlt.w	r2, [r8]
 80083cc:	4b9e      	ldr	r3, [pc, #632]	; (8008648 <_dtoa_r+0x2f0>)
 80083ce:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80083d2:	ea33 0308 	bics.w	r3, r3, r8
 80083d6:	d11b      	bne.n	8008410 <_dtoa_r+0xb8>
 80083d8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80083da:	f242 730f 	movw	r3, #9999	; 0x270f
 80083de:	6013      	str	r3, [r2, #0]
 80083e0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80083e4:	4333      	orrs	r3, r6
 80083e6:	f000 8593 	beq.w	8008f10 <_dtoa_r+0xbb8>
 80083ea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80083ec:	b963      	cbnz	r3, 8008408 <_dtoa_r+0xb0>
 80083ee:	4b97      	ldr	r3, [pc, #604]	; (800864c <_dtoa_r+0x2f4>)
 80083f0:	e027      	b.n	8008442 <_dtoa_r+0xea>
 80083f2:	4b97      	ldr	r3, [pc, #604]	; (8008650 <_dtoa_r+0x2f8>)
 80083f4:	9300      	str	r3, [sp, #0]
 80083f6:	3308      	adds	r3, #8
 80083f8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80083fa:	6013      	str	r3, [r2, #0]
 80083fc:	9800      	ldr	r0, [sp, #0]
 80083fe:	b013      	add	sp, #76	; 0x4c
 8008400:	ecbd 8b04 	vpop	{d8-d9}
 8008404:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008408:	4b90      	ldr	r3, [pc, #576]	; (800864c <_dtoa_r+0x2f4>)
 800840a:	9300      	str	r3, [sp, #0]
 800840c:	3303      	adds	r3, #3
 800840e:	e7f3      	b.n	80083f8 <_dtoa_r+0xa0>
 8008410:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008414:	2200      	movs	r2, #0
 8008416:	ec51 0b17 	vmov	r0, r1, d7
 800841a:	eeb0 8a47 	vmov.f32	s16, s14
 800841e:	eef0 8a67 	vmov.f32	s17, s15
 8008422:	2300      	movs	r3, #0
 8008424:	f7f8 fb70 	bl	8000b08 <__aeabi_dcmpeq>
 8008428:	4681      	mov	r9, r0
 800842a:	b160      	cbz	r0, 8008446 <_dtoa_r+0xee>
 800842c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800842e:	2301      	movs	r3, #1
 8008430:	6013      	str	r3, [r2, #0]
 8008432:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008434:	2b00      	cmp	r3, #0
 8008436:	f000 8568 	beq.w	8008f0a <_dtoa_r+0xbb2>
 800843a:	4b86      	ldr	r3, [pc, #536]	; (8008654 <_dtoa_r+0x2fc>)
 800843c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800843e:	6013      	str	r3, [r2, #0]
 8008440:	3b01      	subs	r3, #1
 8008442:	9300      	str	r3, [sp, #0]
 8008444:	e7da      	b.n	80083fc <_dtoa_r+0xa4>
 8008446:	aa10      	add	r2, sp, #64	; 0x40
 8008448:	a911      	add	r1, sp, #68	; 0x44
 800844a:	4620      	mov	r0, r4
 800844c:	eeb0 0a48 	vmov.f32	s0, s16
 8008450:	eef0 0a68 	vmov.f32	s1, s17
 8008454:	f001 f994 	bl	8009780 <__d2b>
 8008458:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800845c:	4682      	mov	sl, r0
 800845e:	2d00      	cmp	r5, #0
 8008460:	d07f      	beq.n	8008562 <_dtoa_r+0x20a>
 8008462:	ee18 3a90 	vmov	r3, s17
 8008466:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800846a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800846e:	ec51 0b18 	vmov	r0, r1, d8
 8008472:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008476:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800847a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800847e:	4619      	mov	r1, r3
 8008480:	2200      	movs	r2, #0
 8008482:	4b75      	ldr	r3, [pc, #468]	; (8008658 <_dtoa_r+0x300>)
 8008484:	f7f7 ff20 	bl	80002c8 <__aeabi_dsub>
 8008488:	a367      	add	r3, pc, #412	; (adr r3, 8008628 <_dtoa_r+0x2d0>)
 800848a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800848e:	f7f8 f8d3 	bl	8000638 <__aeabi_dmul>
 8008492:	a367      	add	r3, pc, #412	; (adr r3, 8008630 <_dtoa_r+0x2d8>)
 8008494:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008498:	f7f7 ff18 	bl	80002cc <__adddf3>
 800849c:	4606      	mov	r6, r0
 800849e:	4628      	mov	r0, r5
 80084a0:	460f      	mov	r7, r1
 80084a2:	f7f8 f85f 	bl	8000564 <__aeabi_i2d>
 80084a6:	a364      	add	r3, pc, #400	; (adr r3, 8008638 <_dtoa_r+0x2e0>)
 80084a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084ac:	f7f8 f8c4 	bl	8000638 <__aeabi_dmul>
 80084b0:	4602      	mov	r2, r0
 80084b2:	460b      	mov	r3, r1
 80084b4:	4630      	mov	r0, r6
 80084b6:	4639      	mov	r1, r7
 80084b8:	f7f7 ff08 	bl	80002cc <__adddf3>
 80084bc:	4606      	mov	r6, r0
 80084be:	460f      	mov	r7, r1
 80084c0:	f7f8 fb6a 	bl	8000b98 <__aeabi_d2iz>
 80084c4:	2200      	movs	r2, #0
 80084c6:	4683      	mov	fp, r0
 80084c8:	2300      	movs	r3, #0
 80084ca:	4630      	mov	r0, r6
 80084cc:	4639      	mov	r1, r7
 80084ce:	f7f8 fb25 	bl	8000b1c <__aeabi_dcmplt>
 80084d2:	b148      	cbz	r0, 80084e8 <_dtoa_r+0x190>
 80084d4:	4658      	mov	r0, fp
 80084d6:	f7f8 f845 	bl	8000564 <__aeabi_i2d>
 80084da:	4632      	mov	r2, r6
 80084dc:	463b      	mov	r3, r7
 80084de:	f7f8 fb13 	bl	8000b08 <__aeabi_dcmpeq>
 80084e2:	b908      	cbnz	r0, 80084e8 <_dtoa_r+0x190>
 80084e4:	f10b 3bff 	add.w	fp, fp, #4294967295
 80084e8:	f1bb 0f16 	cmp.w	fp, #22
 80084ec:	d857      	bhi.n	800859e <_dtoa_r+0x246>
 80084ee:	4b5b      	ldr	r3, [pc, #364]	; (800865c <_dtoa_r+0x304>)
 80084f0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80084f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084f8:	ec51 0b18 	vmov	r0, r1, d8
 80084fc:	f7f8 fb0e 	bl	8000b1c <__aeabi_dcmplt>
 8008500:	2800      	cmp	r0, #0
 8008502:	d04e      	beq.n	80085a2 <_dtoa_r+0x24a>
 8008504:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008508:	2300      	movs	r3, #0
 800850a:	930c      	str	r3, [sp, #48]	; 0x30
 800850c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800850e:	1b5b      	subs	r3, r3, r5
 8008510:	1e5a      	subs	r2, r3, #1
 8008512:	bf45      	ittet	mi
 8008514:	f1c3 0301 	rsbmi	r3, r3, #1
 8008518:	9305      	strmi	r3, [sp, #20]
 800851a:	2300      	movpl	r3, #0
 800851c:	2300      	movmi	r3, #0
 800851e:	9206      	str	r2, [sp, #24]
 8008520:	bf54      	ite	pl
 8008522:	9305      	strpl	r3, [sp, #20]
 8008524:	9306      	strmi	r3, [sp, #24]
 8008526:	f1bb 0f00 	cmp.w	fp, #0
 800852a:	db3c      	blt.n	80085a6 <_dtoa_r+0x24e>
 800852c:	9b06      	ldr	r3, [sp, #24]
 800852e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8008532:	445b      	add	r3, fp
 8008534:	9306      	str	r3, [sp, #24]
 8008536:	2300      	movs	r3, #0
 8008538:	9308      	str	r3, [sp, #32]
 800853a:	9b07      	ldr	r3, [sp, #28]
 800853c:	2b09      	cmp	r3, #9
 800853e:	d868      	bhi.n	8008612 <_dtoa_r+0x2ba>
 8008540:	2b05      	cmp	r3, #5
 8008542:	bfc4      	itt	gt
 8008544:	3b04      	subgt	r3, #4
 8008546:	9307      	strgt	r3, [sp, #28]
 8008548:	9b07      	ldr	r3, [sp, #28]
 800854a:	f1a3 0302 	sub.w	r3, r3, #2
 800854e:	bfcc      	ite	gt
 8008550:	2500      	movgt	r5, #0
 8008552:	2501      	movle	r5, #1
 8008554:	2b03      	cmp	r3, #3
 8008556:	f200 8085 	bhi.w	8008664 <_dtoa_r+0x30c>
 800855a:	e8df f003 	tbb	[pc, r3]
 800855e:	3b2e      	.short	0x3b2e
 8008560:	5839      	.short	0x5839
 8008562:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8008566:	441d      	add	r5, r3
 8008568:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800856c:	2b20      	cmp	r3, #32
 800856e:	bfc1      	itttt	gt
 8008570:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008574:	fa08 f803 	lslgt.w	r8, r8, r3
 8008578:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800857c:	fa26 f303 	lsrgt.w	r3, r6, r3
 8008580:	bfd6      	itet	le
 8008582:	f1c3 0320 	rsble	r3, r3, #32
 8008586:	ea48 0003 	orrgt.w	r0, r8, r3
 800858a:	fa06 f003 	lslle.w	r0, r6, r3
 800858e:	f7f7 ffd9 	bl	8000544 <__aeabi_ui2d>
 8008592:	2201      	movs	r2, #1
 8008594:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8008598:	3d01      	subs	r5, #1
 800859a:	920e      	str	r2, [sp, #56]	; 0x38
 800859c:	e76f      	b.n	800847e <_dtoa_r+0x126>
 800859e:	2301      	movs	r3, #1
 80085a0:	e7b3      	b.n	800850a <_dtoa_r+0x1b2>
 80085a2:	900c      	str	r0, [sp, #48]	; 0x30
 80085a4:	e7b2      	b.n	800850c <_dtoa_r+0x1b4>
 80085a6:	9b05      	ldr	r3, [sp, #20]
 80085a8:	eba3 030b 	sub.w	r3, r3, fp
 80085ac:	9305      	str	r3, [sp, #20]
 80085ae:	f1cb 0300 	rsb	r3, fp, #0
 80085b2:	9308      	str	r3, [sp, #32]
 80085b4:	2300      	movs	r3, #0
 80085b6:	930b      	str	r3, [sp, #44]	; 0x2c
 80085b8:	e7bf      	b.n	800853a <_dtoa_r+0x1e2>
 80085ba:	2300      	movs	r3, #0
 80085bc:	9309      	str	r3, [sp, #36]	; 0x24
 80085be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	dc52      	bgt.n	800866a <_dtoa_r+0x312>
 80085c4:	2301      	movs	r3, #1
 80085c6:	9301      	str	r3, [sp, #4]
 80085c8:	9304      	str	r3, [sp, #16]
 80085ca:	461a      	mov	r2, r3
 80085cc:	920a      	str	r2, [sp, #40]	; 0x28
 80085ce:	e00b      	b.n	80085e8 <_dtoa_r+0x290>
 80085d0:	2301      	movs	r3, #1
 80085d2:	e7f3      	b.n	80085bc <_dtoa_r+0x264>
 80085d4:	2300      	movs	r3, #0
 80085d6:	9309      	str	r3, [sp, #36]	; 0x24
 80085d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80085da:	445b      	add	r3, fp
 80085dc:	9301      	str	r3, [sp, #4]
 80085de:	3301      	adds	r3, #1
 80085e0:	2b01      	cmp	r3, #1
 80085e2:	9304      	str	r3, [sp, #16]
 80085e4:	bfb8      	it	lt
 80085e6:	2301      	movlt	r3, #1
 80085e8:	69e0      	ldr	r0, [r4, #28]
 80085ea:	2100      	movs	r1, #0
 80085ec:	2204      	movs	r2, #4
 80085ee:	f102 0614 	add.w	r6, r2, #20
 80085f2:	429e      	cmp	r6, r3
 80085f4:	d93d      	bls.n	8008672 <_dtoa_r+0x31a>
 80085f6:	6041      	str	r1, [r0, #4]
 80085f8:	4620      	mov	r0, r4
 80085fa:	f000 fd9f 	bl	800913c <_Balloc>
 80085fe:	9000      	str	r0, [sp, #0]
 8008600:	2800      	cmp	r0, #0
 8008602:	d139      	bne.n	8008678 <_dtoa_r+0x320>
 8008604:	4b16      	ldr	r3, [pc, #88]	; (8008660 <_dtoa_r+0x308>)
 8008606:	4602      	mov	r2, r0
 8008608:	f240 11af 	movw	r1, #431	; 0x1af
 800860c:	e6bd      	b.n	800838a <_dtoa_r+0x32>
 800860e:	2301      	movs	r3, #1
 8008610:	e7e1      	b.n	80085d6 <_dtoa_r+0x27e>
 8008612:	2501      	movs	r5, #1
 8008614:	2300      	movs	r3, #0
 8008616:	9307      	str	r3, [sp, #28]
 8008618:	9509      	str	r5, [sp, #36]	; 0x24
 800861a:	f04f 33ff 	mov.w	r3, #4294967295
 800861e:	9301      	str	r3, [sp, #4]
 8008620:	9304      	str	r3, [sp, #16]
 8008622:	2200      	movs	r2, #0
 8008624:	2312      	movs	r3, #18
 8008626:	e7d1      	b.n	80085cc <_dtoa_r+0x274>
 8008628:	636f4361 	.word	0x636f4361
 800862c:	3fd287a7 	.word	0x3fd287a7
 8008630:	8b60c8b3 	.word	0x8b60c8b3
 8008634:	3fc68a28 	.word	0x3fc68a28
 8008638:	509f79fb 	.word	0x509f79fb
 800863c:	3fd34413 	.word	0x3fd34413
 8008640:	0800a0a5 	.word	0x0800a0a5
 8008644:	0800a0bc 	.word	0x0800a0bc
 8008648:	7ff00000 	.word	0x7ff00000
 800864c:	0800a0a1 	.word	0x0800a0a1
 8008650:	0800a098 	.word	0x0800a098
 8008654:	0800a075 	.word	0x0800a075
 8008658:	3ff80000 	.word	0x3ff80000
 800865c:	0800a1a8 	.word	0x0800a1a8
 8008660:	0800a114 	.word	0x0800a114
 8008664:	2301      	movs	r3, #1
 8008666:	9309      	str	r3, [sp, #36]	; 0x24
 8008668:	e7d7      	b.n	800861a <_dtoa_r+0x2c2>
 800866a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800866c:	9301      	str	r3, [sp, #4]
 800866e:	9304      	str	r3, [sp, #16]
 8008670:	e7ba      	b.n	80085e8 <_dtoa_r+0x290>
 8008672:	3101      	adds	r1, #1
 8008674:	0052      	lsls	r2, r2, #1
 8008676:	e7ba      	b.n	80085ee <_dtoa_r+0x296>
 8008678:	69e3      	ldr	r3, [r4, #28]
 800867a:	9a00      	ldr	r2, [sp, #0]
 800867c:	601a      	str	r2, [r3, #0]
 800867e:	9b04      	ldr	r3, [sp, #16]
 8008680:	2b0e      	cmp	r3, #14
 8008682:	f200 80a8 	bhi.w	80087d6 <_dtoa_r+0x47e>
 8008686:	2d00      	cmp	r5, #0
 8008688:	f000 80a5 	beq.w	80087d6 <_dtoa_r+0x47e>
 800868c:	f1bb 0f00 	cmp.w	fp, #0
 8008690:	dd38      	ble.n	8008704 <_dtoa_r+0x3ac>
 8008692:	4bc0      	ldr	r3, [pc, #768]	; (8008994 <_dtoa_r+0x63c>)
 8008694:	f00b 020f 	and.w	r2, fp, #15
 8008698:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800869c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80086a0:	e9d3 6700 	ldrd	r6, r7, [r3]
 80086a4:	ea4f 182b 	mov.w	r8, fp, asr #4
 80086a8:	d019      	beq.n	80086de <_dtoa_r+0x386>
 80086aa:	4bbb      	ldr	r3, [pc, #748]	; (8008998 <_dtoa_r+0x640>)
 80086ac:	ec51 0b18 	vmov	r0, r1, d8
 80086b0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80086b4:	f7f8 f8ea 	bl	800088c <__aeabi_ddiv>
 80086b8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80086bc:	f008 080f 	and.w	r8, r8, #15
 80086c0:	2503      	movs	r5, #3
 80086c2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8008998 <_dtoa_r+0x640>
 80086c6:	f1b8 0f00 	cmp.w	r8, #0
 80086ca:	d10a      	bne.n	80086e2 <_dtoa_r+0x38a>
 80086cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80086d0:	4632      	mov	r2, r6
 80086d2:	463b      	mov	r3, r7
 80086d4:	f7f8 f8da 	bl	800088c <__aeabi_ddiv>
 80086d8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80086dc:	e02b      	b.n	8008736 <_dtoa_r+0x3de>
 80086de:	2502      	movs	r5, #2
 80086e0:	e7ef      	b.n	80086c2 <_dtoa_r+0x36a>
 80086e2:	f018 0f01 	tst.w	r8, #1
 80086e6:	d008      	beq.n	80086fa <_dtoa_r+0x3a2>
 80086e8:	4630      	mov	r0, r6
 80086ea:	4639      	mov	r1, r7
 80086ec:	e9d9 2300 	ldrd	r2, r3, [r9]
 80086f0:	f7f7 ffa2 	bl	8000638 <__aeabi_dmul>
 80086f4:	3501      	adds	r5, #1
 80086f6:	4606      	mov	r6, r0
 80086f8:	460f      	mov	r7, r1
 80086fa:	ea4f 0868 	mov.w	r8, r8, asr #1
 80086fe:	f109 0908 	add.w	r9, r9, #8
 8008702:	e7e0      	b.n	80086c6 <_dtoa_r+0x36e>
 8008704:	f000 809f 	beq.w	8008846 <_dtoa_r+0x4ee>
 8008708:	f1cb 0600 	rsb	r6, fp, #0
 800870c:	4ba1      	ldr	r3, [pc, #644]	; (8008994 <_dtoa_r+0x63c>)
 800870e:	4fa2      	ldr	r7, [pc, #648]	; (8008998 <_dtoa_r+0x640>)
 8008710:	f006 020f 	and.w	r2, r6, #15
 8008714:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008718:	e9d3 2300 	ldrd	r2, r3, [r3]
 800871c:	ec51 0b18 	vmov	r0, r1, d8
 8008720:	f7f7 ff8a 	bl	8000638 <__aeabi_dmul>
 8008724:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008728:	1136      	asrs	r6, r6, #4
 800872a:	2300      	movs	r3, #0
 800872c:	2502      	movs	r5, #2
 800872e:	2e00      	cmp	r6, #0
 8008730:	d17e      	bne.n	8008830 <_dtoa_r+0x4d8>
 8008732:	2b00      	cmp	r3, #0
 8008734:	d1d0      	bne.n	80086d8 <_dtoa_r+0x380>
 8008736:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008738:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800873c:	2b00      	cmp	r3, #0
 800873e:	f000 8084 	beq.w	800884a <_dtoa_r+0x4f2>
 8008742:	4b96      	ldr	r3, [pc, #600]	; (800899c <_dtoa_r+0x644>)
 8008744:	2200      	movs	r2, #0
 8008746:	4640      	mov	r0, r8
 8008748:	4649      	mov	r1, r9
 800874a:	f7f8 f9e7 	bl	8000b1c <__aeabi_dcmplt>
 800874e:	2800      	cmp	r0, #0
 8008750:	d07b      	beq.n	800884a <_dtoa_r+0x4f2>
 8008752:	9b04      	ldr	r3, [sp, #16]
 8008754:	2b00      	cmp	r3, #0
 8008756:	d078      	beq.n	800884a <_dtoa_r+0x4f2>
 8008758:	9b01      	ldr	r3, [sp, #4]
 800875a:	2b00      	cmp	r3, #0
 800875c:	dd39      	ble.n	80087d2 <_dtoa_r+0x47a>
 800875e:	4b90      	ldr	r3, [pc, #576]	; (80089a0 <_dtoa_r+0x648>)
 8008760:	2200      	movs	r2, #0
 8008762:	4640      	mov	r0, r8
 8008764:	4649      	mov	r1, r9
 8008766:	f7f7 ff67 	bl	8000638 <__aeabi_dmul>
 800876a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800876e:	9e01      	ldr	r6, [sp, #4]
 8008770:	f10b 37ff 	add.w	r7, fp, #4294967295
 8008774:	3501      	adds	r5, #1
 8008776:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800877a:	4628      	mov	r0, r5
 800877c:	f7f7 fef2 	bl	8000564 <__aeabi_i2d>
 8008780:	4642      	mov	r2, r8
 8008782:	464b      	mov	r3, r9
 8008784:	f7f7 ff58 	bl	8000638 <__aeabi_dmul>
 8008788:	4b86      	ldr	r3, [pc, #536]	; (80089a4 <_dtoa_r+0x64c>)
 800878a:	2200      	movs	r2, #0
 800878c:	f7f7 fd9e 	bl	80002cc <__adddf3>
 8008790:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8008794:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008798:	9303      	str	r3, [sp, #12]
 800879a:	2e00      	cmp	r6, #0
 800879c:	d158      	bne.n	8008850 <_dtoa_r+0x4f8>
 800879e:	4b82      	ldr	r3, [pc, #520]	; (80089a8 <_dtoa_r+0x650>)
 80087a0:	2200      	movs	r2, #0
 80087a2:	4640      	mov	r0, r8
 80087a4:	4649      	mov	r1, r9
 80087a6:	f7f7 fd8f 	bl	80002c8 <__aeabi_dsub>
 80087aa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80087ae:	4680      	mov	r8, r0
 80087b0:	4689      	mov	r9, r1
 80087b2:	f7f8 f9d1 	bl	8000b58 <__aeabi_dcmpgt>
 80087b6:	2800      	cmp	r0, #0
 80087b8:	f040 8296 	bne.w	8008ce8 <_dtoa_r+0x990>
 80087bc:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80087c0:	4640      	mov	r0, r8
 80087c2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80087c6:	4649      	mov	r1, r9
 80087c8:	f7f8 f9a8 	bl	8000b1c <__aeabi_dcmplt>
 80087cc:	2800      	cmp	r0, #0
 80087ce:	f040 8289 	bne.w	8008ce4 <_dtoa_r+0x98c>
 80087d2:	ed8d 8b02 	vstr	d8, [sp, #8]
 80087d6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80087d8:	2b00      	cmp	r3, #0
 80087da:	f2c0 814e 	blt.w	8008a7a <_dtoa_r+0x722>
 80087de:	f1bb 0f0e 	cmp.w	fp, #14
 80087e2:	f300 814a 	bgt.w	8008a7a <_dtoa_r+0x722>
 80087e6:	4b6b      	ldr	r3, [pc, #428]	; (8008994 <_dtoa_r+0x63c>)
 80087e8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80087ec:	e9d3 8900 	ldrd	r8, r9, [r3]
 80087f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	f280 80dc 	bge.w	80089b0 <_dtoa_r+0x658>
 80087f8:	9b04      	ldr	r3, [sp, #16]
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	f300 80d8 	bgt.w	80089b0 <_dtoa_r+0x658>
 8008800:	f040 826f 	bne.w	8008ce2 <_dtoa_r+0x98a>
 8008804:	4b68      	ldr	r3, [pc, #416]	; (80089a8 <_dtoa_r+0x650>)
 8008806:	2200      	movs	r2, #0
 8008808:	4640      	mov	r0, r8
 800880a:	4649      	mov	r1, r9
 800880c:	f7f7 ff14 	bl	8000638 <__aeabi_dmul>
 8008810:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008814:	f7f8 f996 	bl	8000b44 <__aeabi_dcmpge>
 8008818:	9e04      	ldr	r6, [sp, #16]
 800881a:	4637      	mov	r7, r6
 800881c:	2800      	cmp	r0, #0
 800881e:	f040 8245 	bne.w	8008cac <_dtoa_r+0x954>
 8008822:	9d00      	ldr	r5, [sp, #0]
 8008824:	2331      	movs	r3, #49	; 0x31
 8008826:	f805 3b01 	strb.w	r3, [r5], #1
 800882a:	f10b 0b01 	add.w	fp, fp, #1
 800882e:	e241      	b.n	8008cb4 <_dtoa_r+0x95c>
 8008830:	07f2      	lsls	r2, r6, #31
 8008832:	d505      	bpl.n	8008840 <_dtoa_r+0x4e8>
 8008834:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008838:	f7f7 fefe 	bl	8000638 <__aeabi_dmul>
 800883c:	3501      	adds	r5, #1
 800883e:	2301      	movs	r3, #1
 8008840:	1076      	asrs	r6, r6, #1
 8008842:	3708      	adds	r7, #8
 8008844:	e773      	b.n	800872e <_dtoa_r+0x3d6>
 8008846:	2502      	movs	r5, #2
 8008848:	e775      	b.n	8008736 <_dtoa_r+0x3de>
 800884a:	9e04      	ldr	r6, [sp, #16]
 800884c:	465f      	mov	r7, fp
 800884e:	e792      	b.n	8008776 <_dtoa_r+0x41e>
 8008850:	9900      	ldr	r1, [sp, #0]
 8008852:	4b50      	ldr	r3, [pc, #320]	; (8008994 <_dtoa_r+0x63c>)
 8008854:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008858:	4431      	add	r1, r6
 800885a:	9102      	str	r1, [sp, #8]
 800885c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800885e:	eeb0 9a47 	vmov.f32	s18, s14
 8008862:	eef0 9a67 	vmov.f32	s19, s15
 8008866:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800886a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800886e:	2900      	cmp	r1, #0
 8008870:	d044      	beq.n	80088fc <_dtoa_r+0x5a4>
 8008872:	494e      	ldr	r1, [pc, #312]	; (80089ac <_dtoa_r+0x654>)
 8008874:	2000      	movs	r0, #0
 8008876:	f7f8 f809 	bl	800088c <__aeabi_ddiv>
 800887a:	ec53 2b19 	vmov	r2, r3, d9
 800887e:	f7f7 fd23 	bl	80002c8 <__aeabi_dsub>
 8008882:	9d00      	ldr	r5, [sp, #0]
 8008884:	ec41 0b19 	vmov	d9, r0, r1
 8008888:	4649      	mov	r1, r9
 800888a:	4640      	mov	r0, r8
 800888c:	f7f8 f984 	bl	8000b98 <__aeabi_d2iz>
 8008890:	4606      	mov	r6, r0
 8008892:	f7f7 fe67 	bl	8000564 <__aeabi_i2d>
 8008896:	4602      	mov	r2, r0
 8008898:	460b      	mov	r3, r1
 800889a:	4640      	mov	r0, r8
 800889c:	4649      	mov	r1, r9
 800889e:	f7f7 fd13 	bl	80002c8 <__aeabi_dsub>
 80088a2:	3630      	adds	r6, #48	; 0x30
 80088a4:	f805 6b01 	strb.w	r6, [r5], #1
 80088a8:	ec53 2b19 	vmov	r2, r3, d9
 80088ac:	4680      	mov	r8, r0
 80088ae:	4689      	mov	r9, r1
 80088b0:	f7f8 f934 	bl	8000b1c <__aeabi_dcmplt>
 80088b4:	2800      	cmp	r0, #0
 80088b6:	d164      	bne.n	8008982 <_dtoa_r+0x62a>
 80088b8:	4642      	mov	r2, r8
 80088ba:	464b      	mov	r3, r9
 80088bc:	4937      	ldr	r1, [pc, #220]	; (800899c <_dtoa_r+0x644>)
 80088be:	2000      	movs	r0, #0
 80088c0:	f7f7 fd02 	bl	80002c8 <__aeabi_dsub>
 80088c4:	ec53 2b19 	vmov	r2, r3, d9
 80088c8:	f7f8 f928 	bl	8000b1c <__aeabi_dcmplt>
 80088cc:	2800      	cmp	r0, #0
 80088ce:	f040 80b6 	bne.w	8008a3e <_dtoa_r+0x6e6>
 80088d2:	9b02      	ldr	r3, [sp, #8]
 80088d4:	429d      	cmp	r5, r3
 80088d6:	f43f af7c 	beq.w	80087d2 <_dtoa_r+0x47a>
 80088da:	4b31      	ldr	r3, [pc, #196]	; (80089a0 <_dtoa_r+0x648>)
 80088dc:	ec51 0b19 	vmov	r0, r1, d9
 80088e0:	2200      	movs	r2, #0
 80088e2:	f7f7 fea9 	bl	8000638 <__aeabi_dmul>
 80088e6:	4b2e      	ldr	r3, [pc, #184]	; (80089a0 <_dtoa_r+0x648>)
 80088e8:	ec41 0b19 	vmov	d9, r0, r1
 80088ec:	2200      	movs	r2, #0
 80088ee:	4640      	mov	r0, r8
 80088f0:	4649      	mov	r1, r9
 80088f2:	f7f7 fea1 	bl	8000638 <__aeabi_dmul>
 80088f6:	4680      	mov	r8, r0
 80088f8:	4689      	mov	r9, r1
 80088fa:	e7c5      	b.n	8008888 <_dtoa_r+0x530>
 80088fc:	ec51 0b17 	vmov	r0, r1, d7
 8008900:	f7f7 fe9a 	bl	8000638 <__aeabi_dmul>
 8008904:	9b02      	ldr	r3, [sp, #8]
 8008906:	9d00      	ldr	r5, [sp, #0]
 8008908:	930f      	str	r3, [sp, #60]	; 0x3c
 800890a:	ec41 0b19 	vmov	d9, r0, r1
 800890e:	4649      	mov	r1, r9
 8008910:	4640      	mov	r0, r8
 8008912:	f7f8 f941 	bl	8000b98 <__aeabi_d2iz>
 8008916:	4606      	mov	r6, r0
 8008918:	f7f7 fe24 	bl	8000564 <__aeabi_i2d>
 800891c:	3630      	adds	r6, #48	; 0x30
 800891e:	4602      	mov	r2, r0
 8008920:	460b      	mov	r3, r1
 8008922:	4640      	mov	r0, r8
 8008924:	4649      	mov	r1, r9
 8008926:	f7f7 fccf 	bl	80002c8 <__aeabi_dsub>
 800892a:	f805 6b01 	strb.w	r6, [r5], #1
 800892e:	9b02      	ldr	r3, [sp, #8]
 8008930:	429d      	cmp	r5, r3
 8008932:	4680      	mov	r8, r0
 8008934:	4689      	mov	r9, r1
 8008936:	f04f 0200 	mov.w	r2, #0
 800893a:	d124      	bne.n	8008986 <_dtoa_r+0x62e>
 800893c:	4b1b      	ldr	r3, [pc, #108]	; (80089ac <_dtoa_r+0x654>)
 800893e:	ec51 0b19 	vmov	r0, r1, d9
 8008942:	f7f7 fcc3 	bl	80002cc <__adddf3>
 8008946:	4602      	mov	r2, r0
 8008948:	460b      	mov	r3, r1
 800894a:	4640      	mov	r0, r8
 800894c:	4649      	mov	r1, r9
 800894e:	f7f8 f903 	bl	8000b58 <__aeabi_dcmpgt>
 8008952:	2800      	cmp	r0, #0
 8008954:	d173      	bne.n	8008a3e <_dtoa_r+0x6e6>
 8008956:	ec53 2b19 	vmov	r2, r3, d9
 800895a:	4914      	ldr	r1, [pc, #80]	; (80089ac <_dtoa_r+0x654>)
 800895c:	2000      	movs	r0, #0
 800895e:	f7f7 fcb3 	bl	80002c8 <__aeabi_dsub>
 8008962:	4602      	mov	r2, r0
 8008964:	460b      	mov	r3, r1
 8008966:	4640      	mov	r0, r8
 8008968:	4649      	mov	r1, r9
 800896a:	f7f8 f8d7 	bl	8000b1c <__aeabi_dcmplt>
 800896e:	2800      	cmp	r0, #0
 8008970:	f43f af2f 	beq.w	80087d2 <_dtoa_r+0x47a>
 8008974:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008976:	1e6b      	subs	r3, r5, #1
 8008978:	930f      	str	r3, [sp, #60]	; 0x3c
 800897a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800897e:	2b30      	cmp	r3, #48	; 0x30
 8008980:	d0f8      	beq.n	8008974 <_dtoa_r+0x61c>
 8008982:	46bb      	mov	fp, r7
 8008984:	e04a      	b.n	8008a1c <_dtoa_r+0x6c4>
 8008986:	4b06      	ldr	r3, [pc, #24]	; (80089a0 <_dtoa_r+0x648>)
 8008988:	f7f7 fe56 	bl	8000638 <__aeabi_dmul>
 800898c:	4680      	mov	r8, r0
 800898e:	4689      	mov	r9, r1
 8008990:	e7bd      	b.n	800890e <_dtoa_r+0x5b6>
 8008992:	bf00      	nop
 8008994:	0800a1a8 	.word	0x0800a1a8
 8008998:	0800a180 	.word	0x0800a180
 800899c:	3ff00000 	.word	0x3ff00000
 80089a0:	40240000 	.word	0x40240000
 80089a4:	401c0000 	.word	0x401c0000
 80089a8:	40140000 	.word	0x40140000
 80089ac:	3fe00000 	.word	0x3fe00000
 80089b0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80089b4:	9d00      	ldr	r5, [sp, #0]
 80089b6:	4642      	mov	r2, r8
 80089b8:	464b      	mov	r3, r9
 80089ba:	4630      	mov	r0, r6
 80089bc:	4639      	mov	r1, r7
 80089be:	f7f7 ff65 	bl	800088c <__aeabi_ddiv>
 80089c2:	f7f8 f8e9 	bl	8000b98 <__aeabi_d2iz>
 80089c6:	9001      	str	r0, [sp, #4]
 80089c8:	f7f7 fdcc 	bl	8000564 <__aeabi_i2d>
 80089cc:	4642      	mov	r2, r8
 80089ce:	464b      	mov	r3, r9
 80089d0:	f7f7 fe32 	bl	8000638 <__aeabi_dmul>
 80089d4:	4602      	mov	r2, r0
 80089d6:	460b      	mov	r3, r1
 80089d8:	4630      	mov	r0, r6
 80089da:	4639      	mov	r1, r7
 80089dc:	f7f7 fc74 	bl	80002c8 <__aeabi_dsub>
 80089e0:	9e01      	ldr	r6, [sp, #4]
 80089e2:	9f04      	ldr	r7, [sp, #16]
 80089e4:	3630      	adds	r6, #48	; 0x30
 80089e6:	f805 6b01 	strb.w	r6, [r5], #1
 80089ea:	9e00      	ldr	r6, [sp, #0]
 80089ec:	1bae      	subs	r6, r5, r6
 80089ee:	42b7      	cmp	r7, r6
 80089f0:	4602      	mov	r2, r0
 80089f2:	460b      	mov	r3, r1
 80089f4:	d134      	bne.n	8008a60 <_dtoa_r+0x708>
 80089f6:	f7f7 fc69 	bl	80002cc <__adddf3>
 80089fa:	4642      	mov	r2, r8
 80089fc:	464b      	mov	r3, r9
 80089fe:	4606      	mov	r6, r0
 8008a00:	460f      	mov	r7, r1
 8008a02:	f7f8 f8a9 	bl	8000b58 <__aeabi_dcmpgt>
 8008a06:	b9c8      	cbnz	r0, 8008a3c <_dtoa_r+0x6e4>
 8008a08:	4642      	mov	r2, r8
 8008a0a:	464b      	mov	r3, r9
 8008a0c:	4630      	mov	r0, r6
 8008a0e:	4639      	mov	r1, r7
 8008a10:	f7f8 f87a 	bl	8000b08 <__aeabi_dcmpeq>
 8008a14:	b110      	cbz	r0, 8008a1c <_dtoa_r+0x6c4>
 8008a16:	9b01      	ldr	r3, [sp, #4]
 8008a18:	07db      	lsls	r3, r3, #31
 8008a1a:	d40f      	bmi.n	8008a3c <_dtoa_r+0x6e4>
 8008a1c:	4651      	mov	r1, sl
 8008a1e:	4620      	mov	r0, r4
 8008a20:	f000 fbcc 	bl	80091bc <_Bfree>
 8008a24:	2300      	movs	r3, #0
 8008a26:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008a28:	702b      	strb	r3, [r5, #0]
 8008a2a:	f10b 0301 	add.w	r3, fp, #1
 8008a2e:	6013      	str	r3, [r2, #0]
 8008a30:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	f43f ace2 	beq.w	80083fc <_dtoa_r+0xa4>
 8008a38:	601d      	str	r5, [r3, #0]
 8008a3a:	e4df      	b.n	80083fc <_dtoa_r+0xa4>
 8008a3c:	465f      	mov	r7, fp
 8008a3e:	462b      	mov	r3, r5
 8008a40:	461d      	mov	r5, r3
 8008a42:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008a46:	2a39      	cmp	r2, #57	; 0x39
 8008a48:	d106      	bne.n	8008a58 <_dtoa_r+0x700>
 8008a4a:	9a00      	ldr	r2, [sp, #0]
 8008a4c:	429a      	cmp	r2, r3
 8008a4e:	d1f7      	bne.n	8008a40 <_dtoa_r+0x6e8>
 8008a50:	9900      	ldr	r1, [sp, #0]
 8008a52:	2230      	movs	r2, #48	; 0x30
 8008a54:	3701      	adds	r7, #1
 8008a56:	700a      	strb	r2, [r1, #0]
 8008a58:	781a      	ldrb	r2, [r3, #0]
 8008a5a:	3201      	adds	r2, #1
 8008a5c:	701a      	strb	r2, [r3, #0]
 8008a5e:	e790      	b.n	8008982 <_dtoa_r+0x62a>
 8008a60:	4ba3      	ldr	r3, [pc, #652]	; (8008cf0 <_dtoa_r+0x998>)
 8008a62:	2200      	movs	r2, #0
 8008a64:	f7f7 fde8 	bl	8000638 <__aeabi_dmul>
 8008a68:	2200      	movs	r2, #0
 8008a6a:	2300      	movs	r3, #0
 8008a6c:	4606      	mov	r6, r0
 8008a6e:	460f      	mov	r7, r1
 8008a70:	f7f8 f84a 	bl	8000b08 <__aeabi_dcmpeq>
 8008a74:	2800      	cmp	r0, #0
 8008a76:	d09e      	beq.n	80089b6 <_dtoa_r+0x65e>
 8008a78:	e7d0      	b.n	8008a1c <_dtoa_r+0x6c4>
 8008a7a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008a7c:	2a00      	cmp	r2, #0
 8008a7e:	f000 80ca 	beq.w	8008c16 <_dtoa_r+0x8be>
 8008a82:	9a07      	ldr	r2, [sp, #28]
 8008a84:	2a01      	cmp	r2, #1
 8008a86:	f300 80ad 	bgt.w	8008be4 <_dtoa_r+0x88c>
 8008a8a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008a8c:	2a00      	cmp	r2, #0
 8008a8e:	f000 80a5 	beq.w	8008bdc <_dtoa_r+0x884>
 8008a92:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008a96:	9e08      	ldr	r6, [sp, #32]
 8008a98:	9d05      	ldr	r5, [sp, #20]
 8008a9a:	9a05      	ldr	r2, [sp, #20]
 8008a9c:	441a      	add	r2, r3
 8008a9e:	9205      	str	r2, [sp, #20]
 8008aa0:	9a06      	ldr	r2, [sp, #24]
 8008aa2:	2101      	movs	r1, #1
 8008aa4:	441a      	add	r2, r3
 8008aa6:	4620      	mov	r0, r4
 8008aa8:	9206      	str	r2, [sp, #24]
 8008aaa:	f000 fc3d 	bl	8009328 <__i2b>
 8008aae:	4607      	mov	r7, r0
 8008ab0:	b165      	cbz	r5, 8008acc <_dtoa_r+0x774>
 8008ab2:	9b06      	ldr	r3, [sp, #24]
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	dd09      	ble.n	8008acc <_dtoa_r+0x774>
 8008ab8:	42ab      	cmp	r3, r5
 8008aba:	9a05      	ldr	r2, [sp, #20]
 8008abc:	bfa8      	it	ge
 8008abe:	462b      	movge	r3, r5
 8008ac0:	1ad2      	subs	r2, r2, r3
 8008ac2:	9205      	str	r2, [sp, #20]
 8008ac4:	9a06      	ldr	r2, [sp, #24]
 8008ac6:	1aed      	subs	r5, r5, r3
 8008ac8:	1ad3      	subs	r3, r2, r3
 8008aca:	9306      	str	r3, [sp, #24]
 8008acc:	9b08      	ldr	r3, [sp, #32]
 8008ace:	b1f3      	cbz	r3, 8008b0e <_dtoa_r+0x7b6>
 8008ad0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	f000 80a3 	beq.w	8008c1e <_dtoa_r+0x8c6>
 8008ad8:	2e00      	cmp	r6, #0
 8008ada:	dd10      	ble.n	8008afe <_dtoa_r+0x7a6>
 8008adc:	4639      	mov	r1, r7
 8008ade:	4632      	mov	r2, r6
 8008ae0:	4620      	mov	r0, r4
 8008ae2:	f000 fce1 	bl	80094a8 <__pow5mult>
 8008ae6:	4652      	mov	r2, sl
 8008ae8:	4601      	mov	r1, r0
 8008aea:	4607      	mov	r7, r0
 8008aec:	4620      	mov	r0, r4
 8008aee:	f000 fc31 	bl	8009354 <__multiply>
 8008af2:	4651      	mov	r1, sl
 8008af4:	4680      	mov	r8, r0
 8008af6:	4620      	mov	r0, r4
 8008af8:	f000 fb60 	bl	80091bc <_Bfree>
 8008afc:	46c2      	mov	sl, r8
 8008afe:	9b08      	ldr	r3, [sp, #32]
 8008b00:	1b9a      	subs	r2, r3, r6
 8008b02:	d004      	beq.n	8008b0e <_dtoa_r+0x7b6>
 8008b04:	4651      	mov	r1, sl
 8008b06:	4620      	mov	r0, r4
 8008b08:	f000 fcce 	bl	80094a8 <__pow5mult>
 8008b0c:	4682      	mov	sl, r0
 8008b0e:	2101      	movs	r1, #1
 8008b10:	4620      	mov	r0, r4
 8008b12:	f000 fc09 	bl	8009328 <__i2b>
 8008b16:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	4606      	mov	r6, r0
 8008b1c:	f340 8081 	ble.w	8008c22 <_dtoa_r+0x8ca>
 8008b20:	461a      	mov	r2, r3
 8008b22:	4601      	mov	r1, r0
 8008b24:	4620      	mov	r0, r4
 8008b26:	f000 fcbf 	bl	80094a8 <__pow5mult>
 8008b2a:	9b07      	ldr	r3, [sp, #28]
 8008b2c:	2b01      	cmp	r3, #1
 8008b2e:	4606      	mov	r6, r0
 8008b30:	dd7a      	ble.n	8008c28 <_dtoa_r+0x8d0>
 8008b32:	f04f 0800 	mov.w	r8, #0
 8008b36:	6933      	ldr	r3, [r6, #16]
 8008b38:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008b3c:	6918      	ldr	r0, [r3, #16]
 8008b3e:	f000 fba5 	bl	800928c <__hi0bits>
 8008b42:	f1c0 0020 	rsb	r0, r0, #32
 8008b46:	9b06      	ldr	r3, [sp, #24]
 8008b48:	4418      	add	r0, r3
 8008b4a:	f010 001f 	ands.w	r0, r0, #31
 8008b4e:	f000 8094 	beq.w	8008c7a <_dtoa_r+0x922>
 8008b52:	f1c0 0320 	rsb	r3, r0, #32
 8008b56:	2b04      	cmp	r3, #4
 8008b58:	f340 8085 	ble.w	8008c66 <_dtoa_r+0x90e>
 8008b5c:	9b05      	ldr	r3, [sp, #20]
 8008b5e:	f1c0 001c 	rsb	r0, r0, #28
 8008b62:	4403      	add	r3, r0
 8008b64:	9305      	str	r3, [sp, #20]
 8008b66:	9b06      	ldr	r3, [sp, #24]
 8008b68:	4403      	add	r3, r0
 8008b6a:	4405      	add	r5, r0
 8008b6c:	9306      	str	r3, [sp, #24]
 8008b6e:	9b05      	ldr	r3, [sp, #20]
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	dd05      	ble.n	8008b80 <_dtoa_r+0x828>
 8008b74:	4651      	mov	r1, sl
 8008b76:	461a      	mov	r2, r3
 8008b78:	4620      	mov	r0, r4
 8008b7a:	f000 fcef 	bl	800955c <__lshift>
 8008b7e:	4682      	mov	sl, r0
 8008b80:	9b06      	ldr	r3, [sp, #24]
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	dd05      	ble.n	8008b92 <_dtoa_r+0x83a>
 8008b86:	4631      	mov	r1, r6
 8008b88:	461a      	mov	r2, r3
 8008b8a:	4620      	mov	r0, r4
 8008b8c:	f000 fce6 	bl	800955c <__lshift>
 8008b90:	4606      	mov	r6, r0
 8008b92:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d072      	beq.n	8008c7e <_dtoa_r+0x926>
 8008b98:	4631      	mov	r1, r6
 8008b9a:	4650      	mov	r0, sl
 8008b9c:	f000 fd4a 	bl	8009634 <__mcmp>
 8008ba0:	2800      	cmp	r0, #0
 8008ba2:	da6c      	bge.n	8008c7e <_dtoa_r+0x926>
 8008ba4:	2300      	movs	r3, #0
 8008ba6:	4651      	mov	r1, sl
 8008ba8:	220a      	movs	r2, #10
 8008baa:	4620      	mov	r0, r4
 8008bac:	f000 fb28 	bl	8009200 <__multadd>
 8008bb0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008bb2:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008bb6:	4682      	mov	sl, r0
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	f000 81b0 	beq.w	8008f1e <_dtoa_r+0xbc6>
 8008bbe:	2300      	movs	r3, #0
 8008bc0:	4639      	mov	r1, r7
 8008bc2:	220a      	movs	r2, #10
 8008bc4:	4620      	mov	r0, r4
 8008bc6:	f000 fb1b 	bl	8009200 <__multadd>
 8008bca:	9b01      	ldr	r3, [sp, #4]
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	4607      	mov	r7, r0
 8008bd0:	f300 8096 	bgt.w	8008d00 <_dtoa_r+0x9a8>
 8008bd4:	9b07      	ldr	r3, [sp, #28]
 8008bd6:	2b02      	cmp	r3, #2
 8008bd8:	dc59      	bgt.n	8008c8e <_dtoa_r+0x936>
 8008bda:	e091      	b.n	8008d00 <_dtoa_r+0x9a8>
 8008bdc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008bde:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008be2:	e758      	b.n	8008a96 <_dtoa_r+0x73e>
 8008be4:	9b04      	ldr	r3, [sp, #16]
 8008be6:	1e5e      	subs	r6, r3, #1
 8008be8:	9b08      	ldr	r3, [sp, #32]
 8008bea:	42b3      	cmp	r3, r6
 8008bec:	bfbf      	itttt	lt
 8008bee:	9b08      	ldrlt	r3, [sp, #32]
 8008bf0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8008bf2:	9608      	strlt	r6, [sp, #32]
 8008bf4:	1af3      	sublt	r3, r6, r3
 8008bf6:	bfb4      	ite	lt
 8008bf8:	18d2      	addlt	r2, r2, r3
 8008bfa:	1b9e      	subge	r6, r3, r6
 8008bfc:	9b04      	ldr	r3, [sp, #16]
 8008bfe:	bfbc      	itt	lt
 8008c00:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8008c02:	2600      	movlt	r6, #0
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	bfb7      	itett	lt
 8008c08:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8008c0c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8008c10:	1a9d      	sublt	r5, r3, r2
 8008c12:	2300      	movlt	r3, #0
 8008c14:	e741      	b.n	8008a9a <_dtoa_r+0x742>
 8008c16:	9e08      	ldr	r6, [sp, #32]
 8008c18:	9d05      	ldr	r5, [sp, #20]
 8008c1a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8008c1c:	e748      	b.n	8008ab0 <_dtoa_r+0x758>
 8008c1e:	9a08      	ldr	r2, [sp, #32]
 8008c20:	e770      	b.n	8008b04 <_dtoa_r+0x7ac>
 8008c22:	9b07      	ldr	r3, [sp, #28]
 8008c24:	2b01      	cmp	r3, #1
 8008c26:	dc19      	bgt.n	8008c5c <_dtoa_r+0x904>
 8008c28:	9b02      	ldr	r3, [sp, #8]
 8008c2a:	b9bb      	cbnz	r3, 8008c5c <_dtoa_r+0x904>
 8008c2c:	9b03      	ldr	r3, [sp, #12]
 8008c2e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008c32:	b99b      	cbnz	r3, 8008c5c <_dtoa_r+0x904>
 8008c34:	9b03      	ldr	r3, [sp, #12]
 8008c36:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008c3a:	0d1b      	lsrs	r3, r3, #20
 8008c3c:	051b      	lsls	r3, r3, #20
 8008c3e:	b183      	cbz	r3, 8008c62 <_dtoa_r+0x90a>
 8008c40:	9b05      	ldr	r3, [sp, #20]
 8008c42:	3301      	adds	r3, #1
 8008c44:	9305      	str	r3, [sp, #20]
 8008c46:	9b06      	ldr	r3, [sp, #24]
 8008c48:	3301      	adds	r3, #1
 8008c4a:	9306      	str	r3, [sp, #24]
 8008c4c:	f04f 0801 	mov.w	r8, #1
 8008c50:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	f47f af6f 	bne.w	8008b36 <_dtoa_r+0x7de>
 8008c58:	2001      	movs	r0, #1
 8008c5a:	e774      	b.n	8008b46 <_dtoa_r+0x7ee>
 8008c5c:	f04f 0800 	mov.w	r8, #0
 8008c60:	e7f6      	b.n	8008c50 <_dtoa_r+0x8f8>
 8008c62:	4698      	mov	r8, r3
 8008c64:	e7f4      	b.n	8008c50 <_dtoa_r+0x8f8>
 8008c66:	d082      	beq.n	8008b6e <_dtoa_r+0x816>
 8008c68:	9a05      	ldr	r2, [sp, #20]
 8008c6a:	331c      	adds	r3, #28
 8008c6c:	441a      	add	r2, r3
 8008c6e:	9205      	str	r2, [sp, #20]
 8008c70:	9a06      	ldr	r2, [sp, #24]
 8008c72:	441a      	add	r2, r3
 8008c74:	441d      	add	r5, r3
 8008c76:	9206      	str	r2, [sp, #24]
 8008c78:	e779      	b.n	8008b6e <_dtoa_r+0x816>
 8008c7a:	4603      	mov	r3, r0
 8008c7c:	e7f4      	b.n	8008c68 <_dtoa_r+0x910>
 8008c7e:	9b04      	ldr	r3, [sp, #16]
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	dc37      	bgt.n	8008cf4 <_dtoa_r+0x99c>
 8008c84:	9b07      	ldr	r3, [sp, #28]
 8008c86:	2b02      	cmp	r3, #2
 8008c88:	dd34      	ble.n	8008cf4 <_dtoa_r+0x99c>
 8008c8a:	9b04      	ldr	r3, [sp, #16]
 8008c8c:	9301      	str	r3, [sp, #4]
 8008c8e:	9b01      	ldr	r3, [sp, #4]
 8008c90:	b963      	cbnz	r3, 8008cac <_dtoa_r+0x954>
 8008c92:	4631      	mov	r1, r6
 8008c94:	2205      	movs	r2, #5
 8008c96:	4620      	mov	r0, r4
 8008c98:	f000 fab2 	bl	8009200 <__multadd>
 8008c9c:	4601      	mov	r1, r0
 8008c9e:	4606      	mov	r6, r0
 8008ca0:	4650      	mov	r0, sl
 8008ca2:	f000 fcc7 	bl	8009634 <__mcmp>
 8008ca6:	2800      	cmp	r0, #0
 8008ca8:	f73f adbb 	bgt.w	8008822 <_dtoa_r+0x4ca>
 8008cac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008cae:	9d00      	ldr	r5, [sp, #0]
 8008cb0:	ea6f 0b03 	mvn.w	fp, r3
 8008cb4:	f04f 0800 	mov.w	r8, #0
 8008cb8:	4631      	mov	r1, r6
 8008cba:	4620      	mov	r0, r4
 8008cbc:	f000 fa7e 	bl	80091bc <_Bfree>
 8008cc0:	2f00      	cmp	r7, #0
 8008cc2:	f43f aeab 	beq.w	8008a1c <_dtoa_r+0x6c4>
 8008cc6:	f1b8 0f00 	cmp.w	r8, #0
 8008cca:	d005      	beq.n	8008cd8 <_dtoa_r+0x980>
 8008ccc:	45b8      	cmp	r8, r7
 8008cce:	d003      	beq.n	8008cd8 <_dtoa_r+0x980>
 8008cd0:	4641      	mov	r1, r8
 8008cd2:	4620      	mov	r0, r4
 8008cd4:	f000 fa72 	bl	80091bc <_Bfree>
 8008cd8:	4639      	mov	r1, r7
 8008cda:	4620      	mov	r0, r4
 8008cdc:	f000 fa6e 	bl	80091bc <_Bfree>
 8008ce0:	e69c      	b.n	8008a1c <_dtoa_r+0x6c4>
 8008ce2:	2600      	movs	r6, #0
 8008ce4:	4637      	mov	r7, r6
 8008ce6:	e7e1      	b.n	8008cac <_dtoa_r+0x954>
 8008ce8:	46bb      	mov	fp, r7
 8008cea:	4637      	mov	r7, r6
 8008cec:	e599      	b.n	8008822 <_dtoa_r+0x4ca>
 8008cee:	bf00      	nop
 8008cf0:	40240000 	.word	0x40240000
 8008cf4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	f000 80c8 	beq.w	8008e8c <_dtoa_r+0xb34>
 8008cfc:	9b04      	ldr	r3, [sp, #16]
 8008cfe:	9301      	str	r3, [sp, #4]
 8008d00:	2d00      	cmp	r5, #0
 8008d02:	dd05      	ble.n	8008d10 <_dtoa_r+0x9b8>
 8008d04:	4639      	mov	r1, r7
 8008d06:	462a      	mov	r2, r5
 8008d08:	4620      	mov	r0, r4
 8008d0a:	f000 fc27 	bl	800955c <__lshift>
 8008d0e:	4607      	mov	r7, r0
 8008d10:	f1b8 0f00 	cmp.w	r8, #0
 8008d14:	d05b      	beq.n	8008dce <_dtoa_r+0xa76>
 8008d16:	6879      	ldr	r1, [r7, #4]
 8008d18:	4620      	mov	r0, r4
 8008d1a:	f000 fa0f 	bl	800913c <_Balloc>
 8008d1e:	4605      	mov	r5, r0
 8008d20:	b928      	cbnz	r0, 8008d2e <_dtoa_r+0x9d6>
 8008d22:	4b83      	ldr	r3, [pc, #524]	; (8008f30 <_dtoa_r+0xbd8>)
 8008d24:	4602      	mov	r2, r0
 8008d26:	f240 21ef 	movw	r1, #751	; 0x2ef
 8008d2a:	f7ff bb2e 	b.w	800838a <_dtoa_r+0x32>
 8008d2e:	693a      	ldr	r2, [r7, #16]
 8008d30:	3202      	adds	r2, #2
 8008d32:	0092      	lsls	r2, r2, #2
 8008d34:	f107 010c 	add.w	r1, r7, #12
 8008d38:	300c      	adds	r0, #12
 8008d3a:	f001 f813 	bl	8009d64 <memcpy>
 8008d3e:	2201      	movs	r2, #1
 8008d40:	4629      	mov	r1, r5
 8008d42:	4620      	mov	r0, r4
 8008d44:	f000 fc0a 	bl	800955c <__lshift>
 8008d48:	9b00      	ldr	r3, [sp, #0]
 8008d4a:	3301      	adds	r3, #1
 8008d4c:	9304      	str	r3, [sp, #16]
 8008d4e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008d52:	4413      	add	r3, r2
 8008d54:	9308      	str	r3, [sp, #32]
 8008d56:	9b02      	ldr	r3, [sp, #8]
 8008d58:	f003 0301 	and.w	r3, r3, #1
 8008d5c:	46b8      	mov	r8, r7
 8008d5e:	9306      	str	r3, [sp, #24]
 8008d60:	4607      	mov	r7, r0
 8008d62:	9b04      	ldr	r3, [sp, #16]
 8008d64:	4631      	mov	r1, r6
 8008d66:	3b01      	subs	r3, #1
 8008d68:	4650      	mov	r0, sl
 8008d6a:	9301      	str	r3, [sp, #4]
 8008d6c:	f7ff fa69 	bl	8008242 <quorem>
 8008d70:	4641      	mov	r1, r8
 8008d72:	9002      	str	r0, [sp, #8]
 8008d74:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008d78:	4650      	mov	r0, sl
 8008d7a:	f000 fc5b 	bl	8009634 <__mcmp>
 8008d7e:	463a      	mov	r2, r7
 8008d80:	9005      	str	r0, [sp, #20]
 8008d82:	4631      	mov	r1, r6
 8008d84:	4620      	mov	r0, r4
 8008d86:	f000 fc71 	bl	800966c <__mdiff>
 8008d8a:	68c2      	ldr	r2, [r0, #12]
 8008d8c:	4605      	mov	r5, r0
 8008d8e:	bb02      	cbnz	r2, 8008dd2 <_dtoa_r+0xa7a>
 8008d90:	4601      	mov	r1, r0
 8008d92:	4650      	mov	r0, sl
 8008d94:	f000 fc4e 	bl	8009634 <__mcmp>
 8008d98:	4602      	mov	r2, r0
 8008d9a:	4629      	mov	r1, r5
 8008d9c:	4620      	mov	r0, r4
 8008d9e:	9209      	str	r2, [sp, #36]	; 0x24
 8008da0:	f000 fa0c 	bl	80091bc <_Bfree>
 8008da4:	9b07      	ldr	r3, [sp, #28]
 8008da6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008da8:	9d04      	ldr	r5, [sp, #16]
 8008daa:	ea43 0102 	orr.w	r1, r3, r2
 8008dae:	9b06      	ldr	r3, [sp, #24]
 8008db0:	4319      	orrs	r1, r3
 8008db2:	d110      	bne.n	8008dd6 <_dtoa_r+0xa7e>
 8008db4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008db8:	d029      	beq.n	8008e0e <_dtoa_r+0xab6>
 8008dba:	9b05      	ldr	r3, [sp, #20]
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	dd02      	ble.n	8008dc6 <_dtoa_r+0xa6e>
 8008dc0:	9b02      	ldr	r3, [sp, #8]
 8008dc2:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8008dc6:	9b01      	ldr	r3, [sp, #4]
 8008dc8:	f883 9000 	strb.w	r9, [r3]
 8008dcc:	e774      	b.n	8008cb8 <_dtoa_r+0x960>
 8008dce:	4638      	mov	r0, r7
 8008dd0:	e7ba      	b.n	8008d48 <_dtoa_r+0x9f0>
 8008dd2:	2201      	movs	r2, #1
 8008dd4:	e7e1      	b.n	8008d9a <_dtoa_r+0xa42>
 8008dd6:	9b05      	ldr	r3, [sp, #20]
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	db04      	blt.n	8008de6 <_dtoa_r+0xa8e>
 8008ddc:	9907      	ldr	r1, [sp, #28]
 8008dde:	430b      	orrs	r3, r1
 8008de0:	9906      	ldr	r1, [sp, #24]
 8008de2:	430b      	orrs	r3, r1
 8008de4:	d120      	bne.n	8008e28 <_dtoa_r+0xad0>
 8008de6:	2a00      	cmp	r2, #0
 8008de8:	dded      	ble.n	8008dc6 <_dtoa_r+0xa6e>
 8008dea:	4651      	mov	r1, sl
 8008dec:	2201      	movs	r2, #1
 8008dee:	4620      	mov	r0, r4
 8008df0:	f000 fbb4 	bl	800955c <__lshift>
 8008df4:	4631      	mov	r1, r6
 8008df6:	4682      	mov	sl, r0
 8008df8:	f000 fc1c 	bl	8009634 <__mcmp>
 8008dfc:	2800      	cmp	r0, #0
 8008dfe:	dc03      	bgt.n	8008e08 <_dtoa_r+0xab0>
 8008e00:	d1e1      	bne.n	8008dc6 <_dtoa_r+0xa6e>
 8008e02:	f019 0f01 	tst.w	r9, #1
 8008e06:	d0de      	beq.n	8008dc6 <_dtoa_r+0xa6e>
 8008e08:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008e0c:	d1d8      	bne.n	8008dc0 <_dtoa_r+0xa68>
 8008e0e:	9a01      	ldr	r2, [sp, #4]
 8008e10:	2339      	movs	r3, #57	; 0x39
 8008e12:	7013      	strb	r3, [r2, #0]
 8008e14:	462b      	mov	r3, r5
 8008e16:	461d      	mov	r5, r3
 8008e18:	3b01      	subs	r3, #1
 8008e1a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008e1e:	2a39      	cmp	r2, #57	; 0x39
 8008e20:	d06c      	beq.n	8008efc <_dtoa_r+0xba4>
 8008e22:	3201      	adds	r2, #1
 8008e24:	701a      	strb	r2, [r3, #0]
 8008e26:	e747      	b.n	8008cb8 <_dtoa_r+0x960>
 8008e28:	2a00      	cmp	r2, #0
 8008e2a:	dd07      	ble.n	8008e3c <_dtoa_r+0xae4>
 8008e2c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008e30:	d0ed      	beq.n	8008e0e <_dtoa_r+0xab6>
 8008e32:	9a01      	ldr	r2, [sp, #4]
 8008e34:	f109 0301 	add.w	r3, r9, #1
 8008e38:	7013      	strb	r3, [r2, #0]
 8008e3a:	e73d      	b.n	8008cb8 <_dtoa_r+0x960>
 8008e3c:	9b04      	ldr	r3, [sp, #16]
 8008e3e:	9a08      	ldr	r2, [sp, #32]
 8008e40:	f803 9c01 	strb.w	r9, [r3, #-1]
 8008e44:	4293      	cmp	r3, r2
 8008e46:	d043      	beq.n	8008ed0 <_dtoa_r+0xb78>
 8008e48:	4651      	mov	r1, sl
 8008e4a:	2300      	movs	r3, #0
 8008e4c:	220a      	movs	r2, #10
 8008e4e:	4620      	mov	r0, r4
 8008e50:	f000 f9d6 	bl	8009200 <__multadd>
 8008e54:	45b8      	cmp	r8, r7
 8008e56:	4682      	mov	sl, r0
 8008e58:	f04f 0300 	mov.w	r3, #0
 8008e5c:	f04f 020a 	mov.w	r2, #10
 8008e60:	4641      	mov	r1, r8
 8008e62:	4620      	mov	r0, r4
 8008e64:	d107      	bne.n	8008e76 <_dtoa_r+0xb1e>
 8008e66:	f000 f9cb 	bl	8009200 <__multadd>
 8008e6a:	4680      	mov	r8, r0
 8008e6c:	4607      	mov	r7, r0
 8008e6e:	9b04      	ldr	r3, [sp, #16]
 8008e70:	3301      	adds	r3, #1
 8008e72:	9304      	str	r3, [sp, #16]
 8008e74:	e775      	b.n	8008d62 <_dtoa_r+0xa0a>
 8008e76:	f000 f9c3 	bl	8009200 <__multadd>
 8008e7a:	4639      	mov	r1, r7
 8008e7c:	4680      	mov	r8, r0
 8008e7e:	2300      	movs	r3, #0
 8008e80:	220a      	movs	r2, #10
 8008e82:	4620      	mov	r0, r4
 8008e84:	f000 f9bc 	bl	8009200 <__multadd>
 8008e88:	4607      	mov	r7, r0
 8008e8a:	e7f0      	b.n	8008e6e <_dtoa_r+0xb16>
 8008e8c:	9b04      	ldr	r3, [sp, #16]
 8008e8e:	9301      	str	r3, [sp, #4]
 8008e90:	9d00      	ldr	r5, [sp, #0]
 8008e92:	4631      	mov	r1, r6
 8008e94:	4650      	mov	r0, sl
 8008e96:	f7ff f9d4 	bl	8008242 <quorem>
 8008e9a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008e9e:	9b00      	ldr	r3, [sp, #0]
 8008ea0:	f805 9b01 	strb.w	r9, [r5], #1
 8008ea4:	1aea      	subs	r2, r5, r3
 8008ea6:	9b01      	ldr	r3, [sp, #4]
 8008ea8:	4293      	cmp	r3, r2
 8008eaa:	dd07      	ble.n	8008ebc <_dtoa_r+0xb64>
 8008eac:	4651      	mov	r1, sl
 8008eae:	2300      	movs	r3, #0
 8008eb0:	220a      	movs	r2, #10
 8008eb2:	4620      	mov	r0, r4
 8008eb4:	f000 f9a4 	bl	8009200 <__multadd>
 8008eb8:	4682      	mov	sl, r0
 8008eba:	e7ea      	b.n	8008e92 <_dtoa_r+0xb3a>
 8008ebc:	9b01      	ldr	r3, [sp, #4]
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	bfc8      	it	gt
 8008ec2:	461d      	movgt	r5, r3
 8008ec4:	9b00      	ldr	r3, [sp, #0]
 8008ec6:	bfd8      	it	le
 8008ec8:	2501      	movle	r5, #1
 8008eca:	441d      	add	r5, r3
 8008ecc:	f04f 0800 	mov.w	r8, #0
 8008ed0:	4651      	mov	r1, sl
 8008ed2:	2201      	movs	r2, #1
 8008ed4:	4620      	mov	r0, r4
 8008ed6:	f000 fb41 	bl	800955c <__lshift>
 8008eda:	4631      	mov	r1, r6
 8008edc:	4682      	mov	sl, r0
 8008ede:	f000 fba9 	bl	8009634 <__mcmp>
 8008ee2:	2800      	cmp	r0, #0
 8008ee4:	dc96      	bgt.n	8008e14 <_dtoa_r+0xabc>
 8008ee6:	d102      	bne.n	8008eee <_dtoa_r+0xb96>
 8008ee8:	f019 0f01 	tst.w	r9, #1
 8008eec:	d192      	bne.n	8008e14 <_dtoa_r+0xabc>
 8008eee:	462b      	mov	r3, r5
 8008ef0:	461d      	mov	r5, r3
 8008ef2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008ef6:	2a30      	cmp	r2, #48	; 0x30
 8008ef8:	d0fa      	beq.n	8008ef0 <_dtoa_r+0xb98>
 8008efa:	e6dd      	b.n	8008cb8 <_dtoa_r+0x960>
 8008efc:	9a00      	ldr	r2, [sp, #0]
 8008efe:	429a      	cmp	r2, r3
 8008f00:	d189      	bne.n	8008e16 <_dtoa_r+0xabe>
 8008f02:	f10b 0b01 	add.w	fp, fp, #1
 8008f06:	2331      	movs	r3, #49	; 0x31
 8008f08:	e796      	b.n	8008e38 <_dtoa_r+0xae0>
 8008f0a:	4b0a      	ldr	r3, [pc, #40]	; (8008f34 <_dtoa_r+0xbdc>)
 8008f0c:	f7ff ba99 	b.w	8008442 <_dtoa_r+0xea>
 8008f10:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	f47f aa6d 	bne.w	80083f2 <_dtoa_r+0x9a>
 8008f18:	4b07      	ldr	r3, [pc, #28]	; (8008f38 <_dtoa_r+0xbe0>)
 8008f1a:	f7ff ba92 	b.w	8008442 <_dtoa_r+0xea>
 8008f1e:	9b01      	ldr	r3, [sp, #4]
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	dcb5      	bgt.n	8008e90 <_dtoa_r+0xb38>
 8008f24:	9b07      	ldr	r3, [sp, #28]
 8008f26:	2b02      	cmp	r3, #2
 8008f28:	f73f aeb1 	bgt.w	8008c8e <_dtoa_r+0x936>
 8008f2c:	e7b0      	b.n	8008e90 <_dtoa_r+0xb38>
 8008f2e:	bf00      	nop
 8008f30:	0800a114 	.word	0x0800a114
 8008f34:	0800a074 	.word	0x0800a074
 8008f38:	0800a098 	.word	0x0800a098

08008f3c <_free_r>:
 8008f3c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008f3e:	2900      	cmp	r1, #0
 8008f40:	d044      	beq.n	8008fcc <_free_r+0x90>
 8008f42:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008f46:	9001      	str	r0, [sp, #4]
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	f1a1 0404 	sub.w	r4, r1, #4
 8008f4e:	bfb8      	it	lt
 8008f50:	18e4      	addlt	r4, r4, r3
 8008f52:	f000 f8e7 	bl	8009124 <__malloc_lock>
 8008f56:	4a1e      	ldr	r2, [pc, #120]	; (8008fd0 <_free_r+0x94>)
 8008f58:	9801      	ldr	r0, [sp, #4]
 8008f5a:	6813      	ldr	r3, [r2, #0]
 8008f5c:	b933      	cbnz	r3, 8008f6c <_free_r+0x30>
 8008f5e:	6063      	str	r3, [r4, #4]
 8008f60:	6014      	str	r4, [r2, #0]
 8008f62:	b003      	add	sp, #12
 8008f64:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008f68:	f000 b8e2 	b.w	8009130 <__malloc_unlock>
 8008f6c:	42a3      	cmp	r3, r4
 8008f6e:	d908      	bls.n	8008f82 <_free_r+0x46>
 8008f70:	6825      	ldr	r5, [r4, #0]
 8008f72:	1961      	adds	r1, r4, r5
 8008f74:	428b      	cmp	r3, r1
 8008f76:	bf01      	itttt	eq
 8008f78:	6819      	ldreq	r1, [r3, #0]
 8008f7a:	685b      	ldreq	r3, [r3, #4]
 8008f7c:	1949      	addeq	r1, r1, r5
 8008f7e:	6021      	streq	r1, [r4, #0]
 8008f80:	e7ed      	b.n	8008f5e <_free_r+0x22>
 8008f82:	461a      	mov	r2, r3
 8008f84:	685b      	ldr	r3, [r3, #4]
 8008f86:	b10b      	cbz	r3, 8008f8c <_free_r+0x50>
 8008f88:	42a3      	cmp	r3, r4
 8008f8a:	d9fa      	bls.n	8008f82 <_free_r+0x46>
 8008f8c:	6811      	ldr	r1, [r2, #0]
 8008f8e:	1855      	adds	r5, r2, r1
 8008f90:	42a5      	cmp	r5, r4
 8008f92:	d10b      	bne.n	8008fac <_free_r+0x70>
 8008f94:	6824      	ldr	r4, [r4, #0]
 8008f96:	4421      	add	r1, r4
 8008f98:	1854      	adds	r4, r2, r1
 8008f9a:	42a3      	cmp	r3, r4
 8008f9c:	6011      	str	r1, [r2, #0]
 8008f9e:	d1e0      	bne.n	8008f62 <_free_r+0x26>
 8008fa0:	681c      	ldr	r4, [r3, #0]
 8008fa2:	685b      	ldr	r3, [r3, #4]
 8008fa4:	6053      	str	r3, [r2, #4]
 8008fa6:	440c      	add	r4, r1
 8008fa8:	6014      	str	r4, [r2, #0]
 8008faa:	e7da      	b.n	8008f62 <_free_r+0x26>
 8008fac:	d902      	bls.n	8008fb4 <_free_r+0x78>
 8008fae:	230c      	movs	r3, #12
 8008fb0:	6003      	str	r3, [r0, #0]
 8008fb2:	e7d6      	b.n	8008f62 <_free_r+0x26>
 8008fb4:	6825      	ldr	r5, [r4, #0]
 8008fb6:	1961      	adds	r1, r4, r5
 8008fb8:	428b      	cmp	r3, r1
 8008fba:	bf04      	itt	eq
 8008fbc:	6819      	ldreq	r1, [r3, #0]
 8008fbe:	685b      	ldreq	r3, [r3, #4]
 8008fc0:	6063      	str	r3, [r4, #4]
 8008fc2:	bf04      	itt	eq
 8008fc4:	1949      	addeq	r1, r1, r5
 8008fc6:	6021      	streq	r1, [r4, #0]
 8008fc8:	6054      	str	r4, [r2, #4]
 8008fca:	e7ca      	b.n	8008f62 <_free_r+0x26>
 8008fcc:	b003      	add	sp, #12
 8008fce:	bd30      	pop	{r4, r5, pc}
 8008fd0:	20000960 	.word	0x20000960

08008fd4 <malloc>:
 8008fd4:	4b02      	ldr	r3, [pc, #8]	; (8008fe0 <malloc+0xc>)
 8008fd6:	4601      	mov	r1, r0
 8008fd8:	6818      	ldr	r0, [r3, #0]
 8008fda:	f000 b823 	b.w	8009024 <_malloc_r>
 8008fde:	bf00      	nop
 8008fe0:	20000070 	.word	0x20000070

08008fe4 <sbrk_aligned>:
 8008fe4:	b570      	push	{r4, r5, r6, lr}
 8008fe6:	4e0e      	ldr	r6, [pc, #56]	; (8009020 <sbrk_aligned+0x3c>)
 8008fe8:	460c      	mov	r4, r1
 8008fea:	6831      	ldr	r1, [r6, #0]
 8008fec:	4605      	mov	r5, r0
 8008fee:	b911      	cbnz	r1, 8008ff6 <sbrk_aligned+0x12>
 8008ff0:	f000 fea8 	bl	8009d44 <_sbrk_r>
 8008ff4:	6030      	str	r0, [r6, #0]
 8008ff6:	4621      	mov	r1, r4
 8008ff8:	4628      	mov	r0, r5
 8008ffa:	f000 fea3 	bl	8009d44 <_sbrk_r>
 8008ffe:	1c43      	adds	r3, r0, #1
 8009000:	d00a      	beq.n	8009018 <sbrk_aligned+0x34>
 8009002:	1cc4      	adds	r4, r0, #3
 8009004:	f024 0403 	bic.w	r4, r4, #3
 8009008:	42a0      	cmp	r0, r4
 800900a:	d007      	beq.n	800901c <sbrk_aligned+0x38>
 800900c:	1a21      	subs	r1, r4, r0
 800900e:	4628      	mov	r0, r5
 8009010:	f000 fe98 	bl	8009d44 <_sbrk_r>
 8009014:	3001      	adds	r0, #1
 8009016:	d101      	bne.n	800901c <sbrk_aligned+0x38>
 8009018:	f04f 34ff 	mov.w	r4, #4294967295
 800901c:	4620      	mov	r0, r4
 800901e:	bd70      	pop	{r4, r5, r6, pc}
 8009020:	20000964 	.word	0x20000964

08009024 <_malloc_r>:
 8009024:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009028:	1ccd      	adds	r5, r1, #3
 800902a:	f025 0503 	bic.w	r5, r5, #3
 800902e:	3508      	adds	r5, #8
 8009030:	2d0c      	cmp	r5, #12
 8009032:	bf38      	it	cc
 8009034:	250c      	movcc	r5, #12
 8009036:	2d00      	cmp	r5, #0
 8009038:	4607      	mov	r7, r0
 800903a:	db01      	blt.n	8009040 <_malloc_r+0x1c>
 800903c:	42a9      	cmp	r1, r5
 800903e:	d905      	bls.n	800904c <_malloc_r+0x28>
 8009040:	230c      	movs	r3, #12
 8009042:	603b      	str	r3, [r7, #0]
 8009044:	2600      	movs	r6, #0
 8009046:	4630      	mov	r0, r6
 8009048:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800904c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8009120 <_malloc_r+0xfc>
 8009050:	f000 f868 	bl	8009124 <__malloc_lock>
 8009054:	f8d8 3000 	ldr.w	r3, [r8]
 8009058:	461c      	mov	r4, r3
 800905a:	bb5c      	cbnz	r4, 80090b4 <_malloc_r+0x90>
 800905c:	4629      	mov	r1, r5
 800905e:	4638      	mov	r0, r7
 8009060:	f7ff ffc0 	bl	8008fe4 <sbrk_aligned>
 8009064:	1c43      	adds	r3, r0, #1
 8009066:	4604      	mov	r4, r0
 8009068:	d155      	bne.n	8009116 <_malloc_r+0xf2>
 800906a:	f8d8 4000 	ldr.w	r4, [r8]
 800906e:	4626      	mov	r6, r4
 8009070:	2e00      	cmp	r6, #0
 8009072:	d145      	bne.n	8009100 <_malloc_r+0xdc>
 8009074:	2c00      	cmp	r4, #0
 8009076:	d048      	beq.n	800910a <_malloc_r+0xe6>
 8009078:	6823      	ldr	r3, [r4, #0]
 800907a:	4631      	mov	r1, r6
 800907c:	4638      	mov	r0, r7
 800907e:	eb04 0903 	add.w	r9, r4, r3
 8009082:	f000 fe5f 	bl	8009d44 <_sbrk_r>
 8009086:	4581      	cmp	r9, r0
 8009088:	d13f      	bne.n	800910a <_malloc_r+0xe6>
 800908a:	6821      	ldr	r1, [r4, #0]
 800908c:	1a6d      	subs	r5, r5, r1
 800908e:	4629      	mov	r1, r5
 8009090:	4638      	mov	r0, r7
 8009092:	f7ff ffa7 	bl	8008fe4 <sbrk_aligned>
 8009096:	3001      	adds	r0, #1
 8009098:	d037      	beq.n	800910a <_malloc_r+0xe6>
 800909a:	6823      	ldr	r3, [r4, #0]
 800909c:	442b      	add	r3, r5
 800909e:	6023      	str	r3, [r4, #0]
 80090a0:	f8d8 3000 	ldr.w	r3, [r8]
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d038      	beq.n	800911a <_malloc_r+0xf6>
 80090a8:	685a      	ldr	r2, [r3, #4]
 80090aa:	42a2      	cmp	r2, r4
 80090ac:	d12b      	bne.n	8009106 <_malloc_r+0xe2>
 80090ae:	2200      	movs	r2, #0
 80090b0:	605a      	str	r2, [r3, #4]
 80090b2:	e00f      	b.n	80090d4 <_malloc_r+0xb0>
 80090b4:	6822      	ldr	r2, [r4, #0]
 80090b6:	1b52      	subs	r2, r2, r5
 80090b8:	d41f      	bmi.n	80090fa <_malloc_r+0xd6>
 80090ba:	2a0b      	cmp	r2, #11
 80090bc:	d917      	bls.n	80090ee <_malloc_r+0xca>
 80090be:	1961      	adds	r1, r4, r5
 80090c0:	42a3      	cmp	r3, r4
 80090c2:	6025      	str	r5, [r4, #0]
 80090c4:	bf18      	it	ne
 80090c6:	6059      	strne	r1, [r3, #4]
 80090c8:	6863      	ldr	r3, [r4, #4]
 80090ca:	bf08      	it	eq
 80090cc:	f8c8 1000 	streq.w	r1, [r8]
 80090d0:	5162      	str	r2, [r4, r5]
 80090d2:	604b      	str	r3, [r1, #4]
 80090d4:	4638      	mov	r0, r7
 80090d6:	f104 060b 	add.w	r6, r4, #11
 80090da:	f000 f829 	bl	8009130 <__malloc_unlock>
 80090de:	f026 0607 	bic.w	r6, r6, #7
 80090e2:	1d23      	adds	r3, r4, #4
 80090e4:	1af2      	subs	r2, r6, r3
 80090e6:	d0ae      	beq.n	8009046 <_malloc_r+0x22>
 80090e8:	1b9b      	subs	r3, r3, r6
 80090ea:	50a3      	str	r3, [r4, r2]
 80090ec:	e7ab      	b.n	8009046 <_malloc_r+0x22>
 80090ee:	42a3      	cmp	r3, r4
 80090f0:	6862      	ldr	r2, [r4, #4]
 80090f2:	d1dd      	bne.n	80090b0 <_malloc_r+0x8c>
 80090f4:	f8c8 2000 	str.w	r2, [r8]
 80090f8:	e7ec      	b.n	80090d4 <_malloc_r+0xb0>
 80090fa:	4623      	mov	r3, r4
 80090fc:	6864      	ldr	r4, [r4, #4]
 80090fe:	e7ac      	b.n	800905a <_malloc_r+0x36>
 8009100:	4634      	mov	r4, r6
 8009102:	6876      	ldr	r6, [r6, #4]
 8009104:	e7b4      	b.n	8009070 <_malloc_r+0x4c>
 8009106:	4613      	mov	r3, r2
 8009108:	e7cc      	b.n	80090a4 <_malloc_r+0x80>
 800910a:	230c      	movs	r3, #12
 800910c:	603b      	str	r3, [r7, #0]
 800910e:	4638      	mov	r0, r7
 8009110:	f000 f80e 	bl	8009130 <__malloc_unlock>
 8009114:	e797      	b.n	8009046 <_malloc_r+0x22>
 8009116:	6025      	str	r5, [r4, #0]
 8009118:	e7dc      	b.n	80090d4 <_malloc_r+0xb0>
 800911a:	605b      	str	r3, [r3, #4]
 800911c:	deff      	udf	#255	; 0xff
 800911e:	bf00      	nop
 8009120:	20000960 	.word	0x20000960

08009124 <__malloc_lock>:
 8009124:	4801      	ldr	r0, [pc, #4]	; (800912c <__malloc_lock+0x8>)
 8009126:	f7ff b88a 	b.w	800823e <__retarget_lock_acquire_recursive>
 800912a:	bf00      	nop
 800912c:	2000095c 	.word	0x2000095c

08009130 <__malloc_unlock>:
 8009130:	4801      	ldr	r0, [pc, #4]	; (8009138 <__malloc_unlock+0x8>)
 8009132:	f7ff b885 	b.w	8008240 <__retarget_lock_release_recursive>
 8009136:	bf00      	nop
 8009138:	2000095c 	.word	0x2000095c

0800913c <_Balloc>:
 800913c:	b570      	push	{r4, r5, r6, lr}
 800913e:	69c6      	ldr	r6, [r0, #28]
 8009140:	4604      	mov	r4, r0
 8009142:	460d      	mov	r5, r1
 8009144:	b976      	cbnz	r6, 8009164 <_Balloc+0x28>
 8009146:	2010      	movs	r0, #16
 8009148:	f7ff ff44 	bl	8008fd4 <malloc>
 800914c:	4602      	mov	r2, r0
 800914e:	61e0      	str	r0, [r4, #28]
 8009150:	b920      	cbnz	r0, 800915c <_Balloc+0x20>
 8009152:	4b18      	ldr	r3, [pc, #96]	; (80091b4 <_Balloc+0x78>)
 8009154:	4818      	ldr	r0, [pc, #96]	; (80091b8 <_Balloc+0x7c>)
 8009156:	216b      	movs	r1, #107	; 0x6b
 8009158:	f000 fe12 	bl	8009d80 <__assert_func>
 800915c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009160:	6006      	str	r6, [r0, #0]
 8009162:	60c6      	str	r6, [r0, #12]
 8009164:	69e6      	ldr	r6, [r4, #28]
 8009166:	68f3      	ldr	r3, [r6, #12]
 8009168:	b183      	cbz	r3, 800918c <_Balloc+0x50>
 800916a:	69e3      	ldr	r3, [r4, #28]
 800916c:	68db      	ldr	r3, [r3, #12]
 800916e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009172:	b9b8      	cbnz	r0, 80091a4 <_Balloc+0x68>
 8009174:	2101      	movs	r1, #1
 8009176:	fa01 f605 	lsl.w	r6, r1, r5
 800917a:	1d72      	adds	r2, r6, #5
 800917c:	0092      	lsls	r2, r2, #2
 800917e:	4620      	mov	r0, r4
 8009180:	f000 fe1c 	bl	8009dbc <_calloc_r>
 8009184:	b160      	cbz	r0, 80091a0 <_Balloc+0x64>
 8009186:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800918a:	e00e      	b.n	80091aa <_Balloc+0x6e>
 800918c:	2221      	movs	r2, #33	; 0x21
 800918e:	2104      	movs	r1, #4
 8009190:	4620      	mov	r0, r4
 8009192:	f000 fe13 	bl	8009dbc <_calloc_r>
 8009196:	69e3      	ldr	r3, [r4, #28]
 8009198:	60f0      	str	r0, [r6, #12]
 800919a:	68db      	ldr	r3, [r3, #12]
 800919c:	2b00      	cmp	r3, #0
 800919e:	d1e4      	bne.n	800916a <_Balloc+0x2e>
 80091a0:	2000      	movs	r0, #0
 80091a2:	bd70      	pop	{r4, r5, r6, pc}
 80091a4:	6802      	ldr	r2, [r0, #0]
 80091a6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80091aa:	2300      	movs	r3, #0
 80091ac:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80091b0:	e7f7      	b.n	80091a2 <_Balloc+0x66>
 80091b2:	bf00      	nop
 80091b4:	0800a0a5 	.word	0x0800a0a5
 80091b8:	0800a125 	.word	0x0800a125

080091bc <_Bfree>:
 80091bc:	b570      	push	{r4, r5, r6, lr}
 80091be:	69c6      	ldr	r6, [r0, #28]
 80091c0:	4605      	mov	r5, r0
 80091c2:	460c      	mov	r4, r1
 80091c4:	b976      	cbnz	r6, 80091e4 <_Bfree+0x28>
 80091c6:	2010      	movs	r0, #16
 80091c8:	f7ff ff04 	bl	8008fd4 <malloc>
 80091cc:	4602      	mov	r2, r0
 80091ce:	61e8      	str	r0, [r5, #28]
 80091d0:	b920      	cbnz	r0, 80091dc <_Bfree+0x20>
 80091d2:	4b09      	ldr	r3, [pc, #36]	; (80091f8 <_Bfree+0x3c>)
 80091d4:	4809      	ldr	r0, [pc, #36]	; (80091fc <_Bfree+0x40>)
 80091d6:	218f      	movs	r1, #143	; 0x8f
 80091d8:	f000 fdd2 	bl	8009d80 <__assert_func>
 80091dc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80091e0:	6006      	str	r6, [r0, #0]
 80091e2:	60c6      	str	r6, [r0, #12]
 80091e4:	b13c      	cbz	r4, 80091f6 <_Bfree+0x3a>
 80091e6:	69eb      	ldr	r3, [r5, #28]
 80091e8:	6862      	ldr	r2, [r4, #4]
 80091ea:	68db      	ldr	r3, [r3, #12]
 80091ec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80091f0:	6021      	str	r1, [r4, #0]
 80091f2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80091f6:	bd70      	pop	{r4, r5, r6, pc}
 80091f8:	0800a0a5 	.word	0x0800a0a5
 80091fc:	0800a125 	.word	0x0800a125

08009200 <__multadd>:
 8009200:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009204:	690d      	ldr	r5, [r1, #16]
 8009206:	4607      	mov	r7, r0
 8009208:	460c      	mov	r4, r1
 800920a:	461e      	mov	r6, r3
 800920c:	f101 0c14 	add.w	ip, r1, #20
 8009210:	2000      	movs	r0, #0
 8009212:	f8dc 3000 	ldr.w	r3, [ip]
 8009216:	b299      	uxth	r1, r3
 8009218:	fb02 6101 	mla	r1, r2, r1, r6
 800921c:	0c1e      	lsrs	r6, r3, #16
 800921e:	0c0b      	lsrs	r3, r1, #16
 8009220:	fb02 3306 	mla	r3, r2, r6, r3
 8009224:	b289      	uxth	r1, r1
 8009226:	3001      	adds	r0, #1
 8009228:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800922c:	4285      	cmp	r5, r0
 800922e:	f84c 1b04 	str.w	r1, [ip], #4
 8009232:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009236:	dcec      	bgt.n	8009212 <__multadd+0x12>
 8009238:	b30e      	cbz	r6, 800927e <__multadd+0x7e>
 800923a:	68a3      	ldr	r3, [r4, #8]
 800923c:	42ab      	cmp	r3, r5
 800923e:	dc19      	bgt.n	8009274 <__multadd+0x74>
 8009240:	6861      	ldr	r1, [r4, #4]
 8009242:	4638      	mov	r0, r7
 8009244:	3101      	adds	r1, #1
 8009246:	f7ff ff79 	bl	800913c <_Balloc>
 800924a:	4680      	mov	r8, r0
 800924c:	b928      	cbnz	r0, 800925a <__multadd+0x5a>
 800924e:	4602      	mov	r2, r0
 8009250:	4b0c      	ldr	r3, [pc, #48]	; (8009284 <__multadd+0x84>)
 8009252:	480d      	ldr	r0, [pc, #52]	; (8009288 <__multadd+0x88>)
 8009254:	21ba      	movs	r1, #186	; 0xba
 8009256:	f000 fd93 	bl	8009d80 <__assert_func>
 800925a:	6922      	ldr	r2, [r4, #16]
 800925c:	3202      	adds	r2, #2
 800925e:	f104 010c 	add.w	r1, r4, #12
 8009262:	0092      	lsls	r2, r2, #2
 8009264:	300c      	adds	r0, #12
 8009266:	f000 fd7d 	bl	8009d64 <memcpy>
 800926a:	4621      	mov	r1, r4
 800926c:	4638      	mov	r0, r7
 800926e:	f7ff ffa5 	bl	80091bc <_Bfree>
 8009272:	4644      	mov	r4, r8
 8009274:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009278:	3501      	adds	r5, #1
 800927a:	615e      	str	r6, [r3, #20]
 800927c:	6125      	str	r5, [r4, #16]
 800927e:	4620      	mov	r0, r4
 8009280:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009284:	0800a114 	.word	0x0800a114
 8009288:	0800a125 	.word	0x0800a125

0800928c <__hi0bits>:
 800928c:	0c03      	lsrs	r3, r0, #16
 800928e:	041b      	lsls	r3, r3, #16
 8009290:	b9d3      	cbnz	r3, 80092c8 <__hi0bits+0x3c>
 8009292:	0400      	lsls	r0, r0, #16
 8009294:	2310      	movs	r3, #16
 8009296:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800929a:	bf04      	itt	eq
 800929c:	0200      	lsleq	r0, r0, #8
 800929e:	3308      	addeq	r3, #8
 80092a0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80092a4:	bf04      	itt	eq
 80092a6:	0100      	lsleq	r0, r0, #4
 80092a8:	3304      	addeq	r3, #4
 80092aa:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80092ae:	bf04      	itt	eq
 80092b0:	0080      	lsleq	r0, r0, #2
 80092b2:	3302      	addeq	r3, #2
 80092b4:	2800      	cmp	r0, #0
 80092b6:	db05      	blt.n	80092c4 <__hi0bits+0x38>
 80092b8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80092bc:	f103 0301 	add.w	r3, r3, #1
 80092c0:	bf08      	it	eq
 80092c2:	2320      	moveq	r3, #32
 80092c4:	4618      	mov	r0, r3
 80092c6:	4770      	bx	lr
 80092c8:	2300      	movs	r3, #0
 80092ca:	e7e4      	b.n	8009296 <__hi0bits+0xa>

080092cc <__lo0bits>:
 80092cc:	6803      	ldr	r3, [r0, #0]
 80092ce:	f013 0207 	ands.w	r2, r3, #7
 80092d2:	d00c      	beq.n	80092ee <__lo0bits+0x22>
 80092d4:	07d9      	lsls	r1, r3, #31
 80092d6:	d422      	bmi.n	800931e <__lo0bits+0x52>
 80092d8:	079a      	lsls	r2, r3, #30
 80092da:	bf49      	itett	mi
 80092dc:	085b      	lsrmi	r3, r3, #1
 80092de:	089b      	lsrpl	r3, r3, #2
 80092e0:	6003      	strmi	r3, [r0, #0]
 80092e2:	2201      	movmi	r2, #1
 80092e4:	bf5c      	itt	pl
 80092e6:	6003      	strpl	r3, [r0, #0]
 80092e8:	2202      	movpl	r2, #2
 80092ea:	4610      	mov	r0, r2
 80092ec:	4770      	bx	lr
 80092ee:	b299      	uxth	r1, r3
 80092f0:	b909      	cbnz	r1, 80092f6 <__lo0bits+0x2a>
 80092f2:	0c1b      	lsrs	r3, r3, #16
 80092f4:	2210      	movs	r2, #16
 80092f6:	b2d9      	uxtb	r1, r3
 80092f8:	b909      	cbnz	r1, 80092fe <__lo0bits+0x32>
 80092fa:	3208      	adds	r2, #8
 80092fc:	0a1b      	lsrs	r3, r3, #8
 80092fe:	0719      	lsls	r1, r3, #28
 8009300:	bf04      	itt	eq
 8009302:	091b      	lsreq	r3, r3, #4
 8009304:	3204      	addeq	r2, #4
 8009306:	0799      	lsls	r1, r3, #30
 8009308:	bf04      	itt	eq
 800930a:	089b      	lsreq	r3, r3, #2
 800930c:	3202      	addeq	r2, #2
 800930e:	07d9      	lsls	r1, r3, #31
 8009310:	d403      	bmi.n	800931a <__lo0bits+0x4e>
 8009312:	085b      	lsrs	r3, r3, #1
 8009314:	f102 0201 	add.w	r2, r2, #1
 8009318:	d003      	beq.n	8009322 <__lo0bits+0x56>
 800931a:	6003      	str	r3, [r0, #0]
 800931c:	e7e5      	b.n	80092ea <__lo0bits+0x1e>
 800931e:	2200      	movs	r2, #0
 8009320:	e7e3      	b.n	80092ea <__lo0bits+0x1e>
 8009322:	2220      	movs	r2, #32
 8009324:	e7e1      	b.n	80092ea <__lo0bits+0x1e>
	...

08009328 <__i2b>:
 8009328:	b510      	push	{r4, lr}
 800932a:	460c      	mov	r4, r1
 800932c:	2101      	movs	r1, #1
 800932e:	f7ff ff05 	bl	800913c <_Balloc>
 8009332:	4602      	mov	r2, r0
 8009334:	b928      	cbnz	r0, 8009342 <__i2b+0x1a>
 8009336:	4b05      	ldr	r3, [pc, #20]	; (800934c <__i2b+0x24>)
 8009338:	4805      	ldr	r0, [pc, #20]	; (8009350 <__i2b+0x28>)
 800933a:	f240 1145 	movw	r1, #325	; 0x145
 800933e:	f000 fd1f 	bl	8009d80 <__assert_func>
 8009342:	2301      	movs	r3, #1
 8009344:	6144      	str	r4, [r0, #20]
 8009346:	6103      	str	r3, [r0, #16]
 8009348:	bd10      	pop	{r4, pc}
 800934a:	bf00      	nop
 800934c:	0800a114 	.word	0x0800a114
 8009350:	0800a125 	.word	0x0800a125

08009354 <__multiply>:
 8009354:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009358:	4691      	mov	r9, r2
 800935a:	690a      	ldr	r2, [r1, #16]
 800935c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009360:	429a      	cmp	r2, r3
 8009362:	bfb8      	it	lt
 8009364:	460b      	movlt	r3, r1
 8009366:	460c      	mov	r4, r1
 8009368:	bfbc      	itt	lt
 800936a:	464c      	movlt	r4, r9
 800936c:	4699      	movlt	r9, r3
 800936e:	6927      	ldr	r7, [r4, #16]
 8009370:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009374:	68a3      	ldr	r3, [r4, #8]
 8009376:	6861      	ldr	r1, [r4, #4]
 8009378:	eb07 060a 	add.w	r6, r7, sl
 800937c:	42b3      	cmp	r3, r6
 800937e:	b085      	sub	sp, #20
 8009380:	bfb8      	it	lt
 8009382:	3101      	addlt	r1, #1
 8009384:	f7ff feda 	bl	800913c <_Balloc>
 8009388:	b930      	cbnz	r0, 8009398 <__multiply+0x44>
 800938a:	4602      	mov	r2, r0
 800938c:	4b44      	ldr	r3, [pc, #272]	; (80094a0 <__multiply+0x14c>)
 800938e:	4845      	ldr	r0, [pc, #276]	; (80094a4 <__multiply+0x150>)
 8009390:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8009394:	f000 fcf4 	bl	8009d80 <__assert_func>
 8009398:	f100 0514 	add.w	r5, r0, #20
 800939c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80093a0:	462b      	mov	r3, r5
 80093a2:	2200      	movs	r2, #0
 80093a4:	4543      	cmp	r3, r8
 80093a6:	d321      	bcc.n	80093ec <__multiply+0x98>
 80093a8:	f104 0314 	add.w	r3, r4, #20
 80093ac:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80093b0:	f109 0314 	add.w	r3, r9, #20
 80093b4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80093b8:	9202      	str	r2, [sp, #8]
 80093ba:	1b3a      	subs	r2, r7, r4
 80093bc:	3a15      	subs	r2, #21
 80093be:	f022 0203 	bic.w	r2, r2, #3
 80093c2:	3204      	adds	r2, #4
 80093c4:	f104 0115 	add.w	r1, r4, #21
 80093c8:	428f      	cmp	r7, r1
 80093ca:	bf38      	it	cc
 80093cc:	2204      	movcc	r2, #4
 80093ce:	9201      	str	r2, [sp, #4]
 80093d0:	9a02      	ldr	r2, [sp, #8]
 80093d2:	9303      	str	r3, [sp, #12]
 80093d4:	429a      	cmp	r2, r3
 80093d6:	d80c      	bhi.n	80093f2 <__multiply+0x9e>
 80093d8:	2e00      	cmp	r6, #0
 80093da:	dd03      	ble.n	80093e4 <__multiply+0x90>
 80093dc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d05b      	beq.n	800949c <__multiply+0x148>
 80093e4:	6106      	str	r6, [r0, #16]
 80093e6:	b005      	add	sp, #20
 80093e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093ec:	f843 2b04 	str.w	r2, [r3], #4
 80093f0:	e7d8      	b.n	80093a4 <__multiply+0x50>
 80093f2:	f8b3 a000 	ldrh.w	sl, [r3]
 80093f6:	f1ba 0f00 	cmp.w	sl, #0
 80093fa:	d024      	beq.n	8009446 <__multiply+0xf2>
 80093fc:	f104 0e14 	add.w	lr, r4, #20
 8009400:	46a9      	mov	r9, r5
 8009402:	f04f 0c00 	mov.w	ip, #0
 8009406:	f85e 2b04 	ldr.w	r2, [lr], #4
 800940a:	f8d9 1000 	ldr.w	r1, [r9]
 800940e:	fa1f fb82 	uxth.w	fp, r2
 8009412:	b289      	uxth	r1, r1
 8009414:	fb0a 110b 	mla	r1, sl, fp, r1
 8009418:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800941c:	f8d9 2000 	ldr.w	r2, [r9]
 8009420:	4461      	add	r1, ip
 8009422:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009426:	fb0a c20b 	mla	r2, sl, fp, ip
 800942a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800942e:	b289      	uxth	r1, r1
 8009430:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009434:	4577      	cmp	r7, lr
 8009436:	f849 1b04 	str.w	r1, [r9], #4
 800943a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800943e:	d8e2      	bhi.n	8009406 <__multiply+0xb2>
 8009440:	9a01      	ldr	r2, [sp, #4]
 8009442:	f845 c002 	str.w	ip, [r5, r2]
 8009446:	9a03      	ldr	r2, [sp, #12]
 8009448:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800944c:	3304      	adds	r3, #4
 800944e:	f1b9 0f00 	cmp.w	r9, #0
 8009452:	d021      	beq.n	8009498 <__multiply+0x144>
 8009454:	6829      	ldr	r1, [r5, #0]
 8009456:	f104 0c14 	add.w	ip, r4, #20
 800945a:	46ae      	mov	lr, r5
 800945c:	f04f 0a00 	mov.w	sl, #0
 8009460:	f8bc b000 	ldrh.w	fp, [ip]
 8009464:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009468:	fb09 220b 	mla	r2, r9, fp, r2
 800946c:	4452      	add	r2, sl
 800946e:	b289      	uxth	r1, r1
 8009470:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009474:	f84e 1b04 	str.w	r1, [lr], #4
 8009478:	f85c 1b04 	ldr.w	r1, [ip], #4
 800947c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009480:	f8be 1000 	ldrh.w	r1, [lr]
 8009484:	fb09 110a 	mla	r1, r9, sl, r1
 8009488:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800948c:	4567      	cmp	r7, ip
 800948e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009492:	d8e5      	bhi.n	8009460 <__multiply+0x10c>
 8009494:	9a01      	ldr	r2, [sp, #4]
 8009496:	50a9      	str	r1, [r5, r2]
 8009498:	3504      	adds	r5, #4
 800949a:	e799      	b.n	80093d0 <__multiply+0x7c>
 800949c:	3e01      	subs	r6, #1
 800949e:	e79b      	b.n	80093d8 <__multiply+0x84>
 80094a0:	0800a114 	.word	0x0800a114
 80094a4:	0800a125 	.word	0x0800a125

080094a8 <__pow5mult>:
 80094a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80094ac:	4615      	mov	r5, r2
 80094ae:	f012 0203 	ands.w	r2, r2, #3
 80094b2:	4606      	mov	r6, r0
 80094b4:	460f      	mov	r7, r1
 80094b6:	d007      	beq.n	80094c8 <__pow5mult+0x20>
 80094b8:	4c25      	ldr	r4, [pc, #148]	; (8009550 <__pow5mult+0xa8>)
 80094ba:	3a01      	subs	r2, #1
 80094bc:	2300      	movs	r3, #0
 80094be:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80094c2:	f7ff fe9d 	bl	8009200 <__multadd>
 80094c6:	4607      	mov	r7, r0
 80094c8:	10ad      	asrs	r5, r5, #2
 80094ca:	d03d      	beq.n	8009548 <__pow5mult+0xa0>
 80094cc:	69f4      	ldr	r4, [r6, #28]
 80094ce:	b97c      	cbnz	r4, 80094f0 <__pow5mult+0x48>
 80094d0:	2010      	movs	r0, #16
 80094d2:	f7ff fd7f 	bl	8008fd4 <malloc>
 80094d6:	4602      	mov	r2, r0
 80094d8:	61f0      	str	r0, [r6, #28]
 80094da:	b928      	cbnz	r0, 80094e8 <__pow5mult+0x40>
 80094dc:	4b1d      	ldr	r3, [pc, #116]	; (8009554 <__pow5mult+0xac>)
 80094de:	481e      	ldr	r0, [pc, #120]	; (8009558 <__pow5mult+0xb0>)
 80094e0:	f240 11b3 	movw	r1, #435	; 0x1b3
 80094e4:	f000 fc4c 	bl	8009d80 <__assert_func>
 80094e8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80094ec:	6004      	str	r4, [r0, #0]
 80094ee:	60c4      	str	r4, [r0, #12]
 80094f0:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80094f4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80094f8:	b94c      	cbnz	r4, 800950e <__pow5mult+0x66>
 80094fa:	f240 2171 	movw	r1, #625	; 0x271
 80094fe:	4630      	mov	r0, r6
 8009500:	f7ff ff12 	bl	8009328 <__i2b>
 8009504:	2300      	movs	r3, #0
 8009506:	f8c8 0008 	str.w	r0, [r8, #8]
 800950a:	4604      	mov	r4, r0
 800950c:	6003      	str	r3, [r0, #0]
 800950e:	f04f 0900 	mov.w	r9, #0
 8009512:	07eb      	lsls	r3, r5, #31
 8009514:	d50a      	bpl.n	800952c <__pow5mult+0x84>
 8009516:	4639      	mov	r1, r7
 8009518:	4622      	mov	r2, r4
 800951a:	4630      	mov	r0, r6
 800951c:	f7ff ff1a 	bl	8009354 <__multiply>
 8009520:	4639      	mov	r1, r7
 8009522:	4680      	mov	r8, r0
 8009524:	4630      	mov	r0, r6
 8009526:	f7ff fe49 	bl	80091bc <_Bfree>
 800952a:	4647      	mov	r7, r8
 800952c:	106d      	asrs	r5, r5, #1
 800952e:	d00b      	beq.n	8009548 <__pow5mult+0xa0>
 8009530:	6820      	ldr	r0, [r4, #0]
 8009532:	b938      	cbnz	r0, 8009544 <__pow5mult+0x9c>
 8009534:	4622      	mov	r2, r4
 8009536:	4621      	mov	r1, r4
 8009538:	4630      	mov	r0, r6
 800953a:	f7ff ff0b 	bl	8009354 <__multiply>
 800953e:	6020      	str	r0, [r4, #0]
 8009540:	f8c0 9000 	str.w	r9, [r0]
 8009544:	4604      	mov	r4, r0
 8009546:	e7e4      	b.n	8009512 <__pow5mult+0x6a>
 8009548:	4638      	mov	r0, r7
 800954a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800954e:	bf00      	nop
 8009550:	0800a270 	.word	0x0800a270
 8009554:	0800a0a5 	.word	0x0800a0a5
 8009558:	0800a125 	.word	0x0800a125

0800955c <__lshift>:
 800955c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009560:	460c      	mov	r4, r1
 8009562:	6849      	ldr	r1, [r1, #4]
 8009564:	6923      	ldr	r3, [r4, #16]
 8009566:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800956a:	68a3      	ldr	r3, [r4, #8]
 800956c:	4607      	mov	r7, r0
 800956e:	4691      	mov	r9, r2
 8009570:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009574:	f108 0601 	add.w	r6, r8, #1
 8009578:	42b3      	cmp	r3, r6
 800957a:	db0b      	blt.n	8009594 <__lshift+0x38>
 800957c:	4638      	mov	r0, r7
 800957e:	f7ff fddd 	bl	800913c <_Balloc>
 8009582:	4605      	mov	r5, r0
 8009584:	b948      	cbnz	r0, 800959a <__lshift+0x3e>
 8009586:	4602      	mov	r2, r0
 8009588:	4b28      	ldr	r3, [pc, #160]	; (800962c <__lshift+0xd0>)
 800958a:	4829      	ldr	r0, [pc, #164]	; (8009630 <__lshift+0xd4>)
 800958c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8009590:	f000 fbf6 	bl	8009d80 <__assert_func>
 8009594:	3101      	adds	r1, #1
 8009596:	005b      	lsls	r3, r3, #1
 8009598:	e7ee      	b.n	8009578 <__lshift+0x1c>
 800959a:	2300      	movs	r3, #0
 800959c:	f100 0114 	add.w	r1, r0, #20
 80095a0:	f100 0210 	add.w	r2, r0, #16
 80095a4:	4618      	mov	r0, r3
 80095a6:	4553      	cmp	r3, sl
 80095a8:	db33      	blt.n	8009612 <__lshift+0xb6>
 80095aa:	6920      	ldr	r0, [r4, #16]
 80095ac:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80095b0:	f104 0314 	add.w	r3, r4, #20
 80095b4:	f019 091f 	ands.w	r9, r9, #31
 80095b8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80095bc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80095c0:	d02b      	beq.n	800961a <__lshift+0xbe>
 80095c2:	f1c9 0e20 	rsb	lr, r9, #32
 80095c6:	468a      	mov	sl, r1
 80095c8:	2200      	movs	r2, #0
 80095ca:	6818      	ldr	r0, [r3, #0]
 80095cc:	fa00 f009 	lsl.w	r0, r0, r9
 80095d0:	4310      	orrs	r0, r2
 80095d2:	f84a 0b04 	str.w	r0, [sl], #4
 80095d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80095da:	459c      	cmp	ip, r3
 80095dc:	fa22 f20e 	lsr.w	r2, r2, lr
 80095e0:	d8f3      	bhi.n	80095ca <__lshift+0x6e>
 80095e2:	ebac 0304 	sub.w	r3, ip, r4
 80095e6:	3b15      	subs	r3, #21
 80095e8:	f023 0303 	bic.w	r3, r3, #3
 80095ec:	3304      	adds	r3, #4
 80095ee:	f104 0015 	add.w	r0, r4, #21
 80095f2:	4584      	cmp	ip, r0
 80095f4:	bf38      	it	cc
 80095f6:	2304      	movcc	r3, #4
 80095f8:	50ca      	str	r2, [r1, r3]
 80095fa:	b10a      	cbz	r2, 8009600 <__lshift+0xa4>
 80095fc:	f108 0602 	add.w	r6, r8, #2
 8009600:	3e01      	subs	r6, #1
 8009602:	4638      	mov	r0, r7
 8009604:	612e      	str	r6, [r5, #16]
 8009606:	4621      	mov	r1, r4
 8009608:	f7ff fdd8 	bl	80091bc <_Bfree>
 800960c:	4628      	mov	r0, r5
 800960e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009612:	f842 0f04 	str.w	r0, [r2, #4]!
 8009616:	3301      	adds	r3, #1
 8009618:	e7c5      	b.n	80095a6 <__lshift+0x4a>
 800961a:	3904      	subs	r1, #4
 800961c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009620:	f841 2f04 	str.w	r2, [r1, #4]!
 8009624:	459c      	cmp	ip, r3
 8009626:	d8f9      	bhi.n	800961c <__lshift+0xc0>
 8009628:	e7ea      	b.n	8009600 <__lshift+0xa4>
 800962a:	bf00      	nop
 800962c:	0800a114 	.word	0x0800a114
 8009630:	0800a125 	.word	0x0800a125

08009634 <__mcmp>:
 8009634:	b530      	push	{r4, r5, lr}
 8009636:	6902      	ldr	r2, [r0, #16]
 8009638:	690c      	ldr	r4, [r1, #16]
 800963a:	1b12      	subs	r2, r2, r4
 800963c:	d10e      	bne.n	800965c <__mcmp+0x28>
 800963e:	f100 0314 	add.w	r3, r0, #20
 8009642:	3114      	adds	r1, #20
 8009644:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009648:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800964c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009650:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009654:	42a5      	cmp	r5, r4
 8009656:	d003      	beq.n	8009660 <__mcmp+0x2c>
 8009658:	d305      	bcc.n	8009666 <__mcmp+0x32>
 800965a:	2201      	movs	r2, #1
 800965c:	4610      	mov	r0, r2
 800965e:	bd30      	pop	{r4, r5, pc}
 8009660:	4283      	cmp	r3, r0
 8009662:	d3f3      	bcc.n	800964c <__mcmp+0x18>
 8009664:	e7fa      	b.n	800965c <__mcmp+0x28>
 8009666:	f04f 32ff 	mov.w	r2, #4294967295
 800966a:	e7f7      	b.n	800965c <__mcmp+0x28>

0800966c <__mdiff>:
 800966c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009670:	460c      	mov	r4, r1
 8009672:	4606      	mov	r6, r0
 8009674:	4611      	mov	r1, r2
 8009676:	4620      	mov	r0, r4
 8009678:	4690      	mov	r8, r2
 800967a:	f7ff ffdb 	bl	8009634 <__mcmp>
 800967e:	1e05      	subs	r5, r0, #0
 8009680:	d110      	bne.n	80096a4 <__mdiff+0x38>
 8009682:	4629      	mov	r1, r5
 8009684:	4630      	mov	r0, r6
 8009686:	f7ff fd59 	bl	800913c <_Balloc>
 800968a:	b930      	cbnz	r0, 800969a <__mdiff+0x2e>
 800968c:	4b3a      	ldr	r3, [pc, #232]	; (8009778 <__mdiff+0x10c>)
 800968e:	4602      	mov	r2, r0
 8009690:	f240 2137 	movw	r1, #567	; 0x237
 8009694:	4839      	ldr	r0, [pc, #228]	; (800977c <__mdiff+0x110>)
 8009696:	f000 fb73 	bl	8009d80 <__assert_func>
 800969a:	2301      	movs	r3, #1
 800969c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80096a0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096a4:	bfa4      	itt	ge
 80096a6:	4643      	movge	r3, r8
 80096a8:	46a0      	movge	r8, r4
 80096aa:	4630      	mov	r0, r6
 80096ac:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80096b0:	bfa6      	itte	ge
 80096b2:	461c      	movge	r4, r3
 80096b4:	2500      	movge	r5, #0
 80096b6:	2501      	movlt	r5, #1
 80096b8:	f7ff fd40 	bl	800913c <_Balloc>
 80096bc:	b920      	cbnz	r0, 80096c8 <__mdiff+0x5c>
 80096be:	4b2e      	ldr	r3, [pc, #184]	; (8009778 <__mdiff+0x10c>)
 80096c0:	4602      	mov	r2, r0
 80096c2:	f240 2145 	movw	r1, #581	; 0x245
 80096c6:	e7e5      	b.n	8009694 <__mdiff+0x28>
 80096c8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80096cc:	6926      	ldr	r6, [r4, #16]
 80096ce:	60c5      	str	r5, [r0, #12]
 80096d0:	f104 0914 	add.w	r9, r4, #20
 80096d4:	f108 0514 	add.w	r5, r8, #20
 80096d8:	f100 0e14 	add.w	lr, r0, #20
 80096dc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80096e0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80096e4:	f108 0210 	add.w	r2, r8, #16
 80096e8:	46f2      	mov	sl, lr
 80096ea:	2100      	movs	r1, #0
 80096ec:	f859 3b04 	ldr.w	r3, [r9], #4
 80096f0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80096f4:	fa11 f88b 	uxtah	r8, r1, fp
 80096f8:	b299      	uxth	r1, r3
 80096fa:	0c1b      	lsrs	r3, r3, #16
 80096fc:	eba8 0801 	sub.w	r8, r8, r1
 8009700:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009704:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009708:	fa1f f888 	uxth.w	r8, r8
 800970c:	1419      	asrs	r1, r3, #16
 800970e:	454e      	cmp	r6, r9
 8009710:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009714:	f84a 3b04 	str.w	r3, [sl], #4
 8009718:	d8e8      	bhi.n	80096ec <__mdiff+0x80>
 800971a:	1b33      	subs	r3, r6, r4
 800971c:	3b15      	subs	r3, #21
 800971e:	f023 0303 	bic.w	r3, r3, #3
 8009722:	3304      	adds	r3, #4
 8009724:	3415      	adds	r4, #21
 8009726:	42a6      	cmp	r6, r4
 8009728:	bf38      	it	cc
 800972a:	2304      	movcc	r3, #4
 800972c:	441d      	add	r5, r3
 800972e:	4473      	add	r3, lr
 8009730:	469e      	mov	lr, r3
 8009732:	462e      	mov	r6, r5
 8009734:	4566      	cmp	r6, ip
 8009736:	d30e      	bcc.n	8009756 <__mdiff+0xea>
 8009738:	f10c 0203 	add.w	r2, ip, #3
 800973c:	1b52      	subs	r2, r2, r5
 800973e:	f022 0203 	bic.w	r2, r2, #3
 8009742:	3d03      	subs	r5, #3
 8009744:	45ac      	cmp	ip, r5
 8009746:	bf38      	it	cc
 8009748:	2200      	movcc	r2, #0
 800974a:	4413      	add	r3, r2
 800974c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8009750:	b17a      	cbz	r2, 8009772 <__mdiff+0x106>
 8009752:	6107      	str	r7, [r0, #16]
 8009754:	e7a4      	b.n	80096a0 <__mdiff+0x34>
 8009756:	f856 8b04 	ldr.w	r8, [r6], #4
 800975a:	fa11 f288 	uxtah	r2, r1, r8
 800975e:	1414      	asrs	r4, r2, #16
 8009760:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009764:	b292      	uxth	r2, r2
 8009766:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800976a:	f84e 2b04 	str.w	r2, [lr], #4
 800976e:	1421      	asrs	r1, r4, #16
 8009770:	e7e0      	b.n	8009734 <__mdiff+0xc8>
 8009772:	3f01      	subs	r7, #1
 8009774:	e7ea      	b.n	800974c <__mdiff+0xe0>
 8009776:	bf00      	nop
 8009778:	0800a114 	.word	0x0800a114
 800977c:	0800a125 	.word	0x0800a125

08009780 <__d2b>:
 8009780:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009784:	460f      	mov	r7, r1
 8009786:	2101      	movs	r1, #1
 8009788:	ec59 8b10 	vmov	r8, r9, d0
 800978c:	4616      	mov	r6, r2
 800978e:	f7ff fcd5 	bl	800913c <_Balloc>
 8009792:	4604      	mov	r4, r0
 8009794:	b930      	cbnz	r0, 80097a4 <__d2b+0x24>
 8009796:	4602      	mov	r2, r0
 8009798:	4b24      	ldr	r3, [pc, #144]	; (800982c <__d2b+0xac>)
 800979a:	4825      	ldr	r0, [pc, #148]	; (8009830 <__d2b+0xb0>)
 800979c:	f240 310f 	movw	r1, #783	; 0x30f
 80097a0:	f000 faee 	bl	8009d80 <__assert_func>
 80097a4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80097a8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80097ac:	bb2d      	cbnz	r5, 80097fa <__d2b+0x7a>
 80097ae:	9301      	str	r3, [sp, #4]
 80097b0:	f1b8 0300 	subs.w	r3, r8, #0
 80097b4:	d026      	beq.n	8009804 <__d2b+0x84>
 80097b6:	4668      	mov	r0, sp
 80097b8:	9300      	str	r3, [sp, #0]
 80097ba:	f7ff fd87 	bl	80092cc <__lo0bits>
 80097be:	e9dd 1200 	ldrd	r1, r2, [sp]
 80097c2:	b1e8      	cbz	r0, 8009800 <__d2b+0x80>
 80097c4:	f1c0 0320 	rsb	r3, r0, #32
 80097c8:	fa02 f303 	lsl.w	r3, r2, r3
 80097cc:	430b      	orrs	r3, r1
 80097ce:	40c2      	lsrs	r2, r0
 80097d0:	6163      	str	r3, [r4, #20]
 80097d2:	9201      	str	r2, [sp, #4]
 80097d4:	9b01      	ldr	r3, [sp, #4]
 80097d6:	61a3      	str	r3, [r4, #24]
 80097d8:	2b00      	cmp	r3, #0
 80097da:	bf14      	ite	ne
 80097dc:	2202      	movne	r2, #2
 80097de:	2201      	moveq	r2, #1
 80097e0:	6122      	str	r2, [r4, #16]
 80097e2:	b1bd      	cbz	r5, 8009814 <__d2b+0x94>
 80097e4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80097e8:	4405      	add	r5, r0
 80097ea:	603d      	str	r5, [r7, #0]
 80097ec:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80097f0:	6030      	str	r0, [r6, #0]
 80097f2:	4620      	mov	r0, r4
 80097f4:	b003      	add	sp, #12
 80097f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80097fa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80097fe:	e7d6      	b.n	80097ae <__d2b+0x2e>
 8009800:	6161      	str	r1, [r4, #20]
 8009802:	e7e7      	b.n	80097d4 <__d2b+0x54>
 8009804:	a801      	add	r0, sp, #4
 8009806:	f7ff fd61 	bl	80092cc <__lo0bits>
 800980a:	9b01      	ldr	r3, [sp, #4]
 800980c:	6163      	str	r3, [r4, #20]
 800980e:	3020      	adds	r0, #32
 8009810:	2201      	movs	r2, #1
 8009812:	e7e5      	b.n	80097e0 <__d2b+0x60>
 8009814:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009818:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800981c:	6038      	str	r0, [r7, #0]
 800981e:	6918      	ldr	r0, [r3, #16]
 8009820:	f7ff fd34 	bl	800928c <__hi0bits>
 8009824:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009828:	e7e2      	b.n	80097f0 <__d2b+0x70>
 800982a:	bf00      	nop
 800982c:	0800a114 	.word	0x0800a114
 8009830:	0800a125 	.word	0x0800a125

08009834 <__sfputc_r>:
 8009834:	6893      	ldr	r3, [r2, #8]
 8009836:	3b01      	subs	r3, #1
 8009838:	2b00      	cmp	r3, #0
 800983a:	b410      	push	{r4}
 800983c:	6093      	str	r3, [r2, #8]
 800983e:	da08      	bge.n	8009852 <__sfputc_r+0x1e>
 8009840:	6994      	ldr	r4, [r2, #24]
 8009842:	42a3      	cmp	r3, r4
 8009844:	db01      	blt.n	800984a <__sfputc_r+0x16>
 8009846:	290a      	cmp	r1, #10
 8009848:	d103      	bne.n	8009852 <__sfputc_r+0x1e>
 800984a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800984e:	f000 b9e3 	b.w	8009c18 <__swbuf_r>
 8009852:	6813      	ldr	r3, [r2, #0]
 8009854:	1c58      	adds	r0, r3, #1
 8009856:	6010      	str	r0, [r2, #0]
 8009858:	7019      	strb	r1, [r3, #0]
 800985a:	4608      	mov	r0, r1
 800985c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009860:	4770      	bx	lr

08009862 <__sfputs_r>:
 8009862:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009864:	4606      	mov	r6, r0
 8009866:	460f      	mov	r7, r1
 8009868:	4614      	mov	r4, r2
 800986a:	18d5      	adds	r5, r2, r3
 800986c:	42ac      	cmp	r4, r5
 800986e:	d101      	bne.n	8009874 <__sfputs_r+0x12>
 8009870:	2000      	movs	r0, #0
 8009872:	e007      	b.n	8009884 <__sfputs_r+0x22>
 8009874:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009878:	463a      	mov	r2, r7
 800987a:	4630      	mov	r0, r6
 800987c:	f7ff ffda 	bl	8009834 <__sfputc_r>
 8009880:	1c43      	adds	r3, r0, #1
 8009882:	d1f3      	bne.n	800986c <__sfputs_r+0xa>
 8009884:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009888 <_vfiprintf_r>:
 8009888:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800988c:	460d      	mov	r5, r1
 800988e:	b09d      	sub	sp, #116	; 0x74
 8009890:	4614      	mov	r4, r2
 8009892:	4698      	mov	r8, r3
 8009894:	4606      	mov	r6, r0
 8009896:	b118      	cbz	r0, 80098a0 <_vfiprintf_r+0x18>
 8009898:	6a03      	ldr	r3, [r0, #32]
 800989a:	b90b      	cbnz	r3, 80098a0 <_vfiprintf_r+0x18>
 800989c:	f7fe fbc6 	bl	800802c <__sinit>
 80098a0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80098a2:	07d9      	lsls	r1, r3, #31
 80098a4:	d405      	bmi.n	80098b2 <_vfiprintf_r+0x2a>
 80098a6:	89ab      	ldrh	r3, [r5, #12]
 80098a8:	059a      	lsls	r2, r3, #22
 80098aa:	d402      	bmi.n	80098b2 <_vfiprintf_r+0x2a>
 80098ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80098ae:	f7fe fcc6 	bl	800823e <__retarget_lock_acquire_recursive>
 80098b2:	89ab      	ldrh	r3, [r5, #12]
 80098b4:	071b      	lsls	r3, r3, #28
 80098b6:	d501      	bpl.n	80098bc <_vfiprintf_r+0x34>
 80098b8:	692b      	ldr	r3, [r5, #16]
 80098ba:	b99b      	cbnz	r3, 80098e4 <_vfiprintf_r+0x5c>
 80098bc:	4629      	mov	r1, r5
 80098be:	4630      	mov	r0, r6
 80098c0:	f000 f9e8 	bl	8009c94 <__swsetup_r>
 80098c4:	b170      	cbz	r0, 80098e4 <_vfiprintf_r+0x5c>
 80098c6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80098c8:	07dc      	lsls	r4, r3, #31
 80098ca:	d504      	bpl.n	80098d6 <_vfiprintf_r+0x4e>
 80098cc:	f04f 30ff 	mov.w	r0, #4294967295
 80098d0:	b01d      	add	sp, #116	; 0x74
 80098d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098d6:	89ab      	ldrh	r3, [r5, #12]
 80098d8:	0598      	lsls	r0, r3, #22
 80098da:	d4f7      	bmi.n	80098cc <_vfiprintf_r+0x44>
 80098dc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80098de:	f7fe fcaf 	bl	8008240 <__retarget_lock_release_recursive>
 80098e2:	e7f3      	b.n	80098cc <_vfiprintf_r+0x44>
 80098e4:	2300      	movs	r3, #0
 80098e6:	9309      	str	r3, [sp, #36]	; 0x24
 80098e8:	2320      	movs	r3, #32
 80098ea:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80098ee:	f8cd 800c 	str.w	r8, [sp, #12]
 80098f2:	2330      	movs	r3, #48	; 0x30
 80098f4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8009aa8 <_vfiprintf_r+0x220>
 80098f8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80098fc:	f04f 0901 	mov.w	r9, #1
 8009900:	4623      	mov	r3, r4
 8009902:	469a      	mov	sl, r3
 8009904:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009908:	b10a      	cbz	r2, 800990e <_vfiprintf_r+0x86>
 800990a:	2a25      	cmp	r2, #37	; 0x25
 800990c:	d1f9      	bne.n	8009902 <_vfiprintf_r+0x7a>
 800990e:	ebba 0b04 	subs.w	fp, sl, r4
 8009912:	d00b      	beq.n	800992c <_vfiprintf_r+0xa4>
 8009914:	465b      	mov	r3, fp
 8009916:	4622      	mov	r2, r4
 8009918:	4629      	mov	r1, r5
 800991a:	4630      	mov	r0, r6
 800991c:	f7ff ffa1 	bl	8009862 <__sfputs_r>
 8009920:	3001      	adds	r0, #1
 8009922:	f000 80a9 	beq.w	8009a78 <_vfiprintf_r+0x1f0>
 8009926:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009928:	445a      	add	r2, fp
 800992a:	9209      	str	r2, [sp, #36]	; 0x24
 800992c:	f89a 3000 	ldrb.w	r3, [sl]
 8009930:	2b00      	cmp	r3, #0
 8009932:	f000 80a1 	beq.w	8009a78 <_vfiprintf_r+0x1f0>
 8009936:	2300      	movs	r3, #0
 8009938:	f04f 32ff 	mov.w	r2, #4294967295
 800993c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009940:	f10a 0a01 	add.w	sl, sl, #1
 8009944:	9304      	str	r3, [sp, #16]
 8009946:	9307      	str	r3, [sp, #28]
 8009948:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800994c:	931a      	str	r3, [sp, #104]	; 0x68
 800994e:	4654      	mov	r4, sl
 8009950:	2205      	movs	r2, #5
 8009952:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009956:	4854      	ldr	r0, [pc, #336]	; (8009aa8 <_vfiprintf_r+0x220>)
 8009958:	f7f6 fc5a 	bl	8000210 <memchr>
 800995c:	9a04      	ldr	r2, [sp, #16]
 800995e:	b9d8      	cbnz	r0, 8009998 <_vfiprintf_r+0x110>
 8009960:	06d1      	lsls	r1, r2, #27
 8009962:	bf44      	itt	mi
 8009964:	2320      	movmi	r3, #32
 8009966:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800996a:	0713      	lsls	r3, r2, #28
 800996c:	bf44      	itt	mi
 800996e:	232b      	movmi	r3, #43	; 0x2b
 8009970:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009974:	f89a 3000 	ldrb.w	r3, [sl]
 8009978:	2b2a      	cmp	r3, #42	; 0x2a
 800997a:	d015      	beq.n	80099a8 <_vfiprintf_r+0x120>
 800997c:	9a07      	ldr	r2, [sp, #28]
 800997e:	4654      	mov	r4, sl
 8009980:	2000      	movs	r0, #0
 8009982:	f04f 0c0a 	mov.w	ip, #10
 8009986:	4621      	mov	r1, r4
 8009988:	f811 3b01 	ldrb.w	r3, [r1], #1
 800998c:	3b30      	subs	r3, #48	; 0x30
 800998e:	2b09      	cmp	r3, #9
 8009990:	d94d      	bls.n	8009a2e <_vfiprintf_r+0x1a6>
 8009992:	b1b0      	cbz	r0, 80099c2 <_vfiprintf_r+0x13a>
 8009994:	9207      	str	r2, [sp, #28]
 8009996:	e014      	b.n	80099c2 <_vfiprintf_r+0x13a>
 8009998:	eba0 0308 	sub.w	r3, r0, r8
 800999c:	fa09 f303 	lsl.w	r3, r9, r3
 80099a0:	4313      	orrs	r3, r2
 80099a2:	9304      	str	r3, [sp, #16]
 80099a4:	46a2      	mov	sl, r4
 80099a6:	e7d2      	b.n	800994e <_vfiprintf_r+0xc6>
 80099a8:	9b03      	ldr	r3, [sp, #12]
 80099aa:	1d19      	adds	r1, r3, #4
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	9103      	str	r1, [sp, #12]
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	bfbb      	ittet	lt
 80099b4:	425b      	neglt	r3, r3
 80099b6:	f042 0202 	orrlt.w	r2, r2, #2
 80099ba:	9307      	strge	r3, [sp, #28]
 80099bc:	9307      	strlt	r3, [sp, #28]
 80099be:	bfb8      	it	lt
 80099c0:	9204      	strlt	r2, [sp, #16]
 80099c2:	7823      	ldrb	r3, [r4, #0]
 80099c4:	2b2e      	cmp	r3, #46	; 0x2e
 80099c6:	d10c      	bne.n	80099e2 <_vfiprintf_r+0x15a>
 80099c8:	7863      	ldrb	r3, [r4, #1]
 80099ca:	2b2a      	cmp	r3, #42	; 0x2a
 80099cc:	d134      	bne.n	8009a38 <_vfiprintf_r+0x1b0>
 80099ce:	9b03      	ldr	r3, [sp, #12]
 80099d0:	1d1a      	adds	r2, r3, #4
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	9203      	str	r2, [sp, #12]
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	bfb8      	it	lt
 80099da:	f04f 33ff 	movlt.w	r3, #4294967295
 80099de:	3402      	adds	r4, #2
 80099e0:	9305      	str	r3, [sp, #20]
 80099e2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8009ab8 <_vfiprintf_r+0x230>
 80099e6:	7821      	ldrb	r1, [r4, #0]
 80099e8:	2203      	movs	r2, #3
 80099ea:	4650      	mov	r0, sl
 80099ec:	f7f6 fc10 	bl	8000210 <memchr>
 80099f0:	b138      	cbz	r0, 8009a02 <_vfiprintf_r+0x17a>
 80099f2:	9b04      	ldr	r3, [sp, #16]
 80099f4:	eba0 000a 	sub.w	r0, r0, sl
 80099f8:	2240      	movs	r2, #64	; 0x40
 80099fa:	4082      	lsls	r2, r0
 80099fc:	4313      	orrs	r3, r2
 80099fe:	3401      	adds	r4, #1
 8009a00:	9304      	str	r3, [sp, #16]
 8009a02:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a06:	4829      	ldr	r0, [pc, #164]	; (8009aac <_vfiprintf_r+0x224>)
 8009a08:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009a0c:	2206      	movs	r2, #6
 8009a0e:	f7f6 fbff 	bl	8000210 <memchr>
 8009a12:	2800      	cmp	r0, #0
 8009a14:	d03f      	beq.n	8009a96 <_vfiprintf_r+0x20e>
 8009a16:	4b26      	ldr	r3, [pc, #152]	; (8009ab0 <_vfiprintf_r+0x228>)
 8009a18:	bb1b      	cbnz	r3, 8009a62 <_vfiprintf_r+0x1da>
 8009a1a:	9b03      	ldr	r3, [sp, #12]
 8009a1c:	3307      	adds	r3, #7
 8009a1e:	f023 0307 	bic.w	r3, r3, #7
 8009a22:	3308      	adds	r3, #8
 8009a24:	9303      	str	r3, [sp, #12]
 8009a26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a28:	443b      	add	r3, r7
 8009a2a:	9309      	str	r3, [sp, #36]	; 0x24
 8009a2c:	e768      	b.n	8009900 <_vfiprintf_r+0x78>
 8009a2e:	fb0c 3202 	mla	r2, ip, r2, r3
 8009a32:	460c      	mov	r4, r1
 8009a34:	2001      	movs	r0, #1
 8009a36:	e7a6      	b.n	8009986 <_vfiprintf_r+0xfe>
 8009a38:	2300      	movs	r3, #0
 8009a3a:	3401      	adds	r4, #1
 8009a3c:	9305      	str	r3, [sp, #20]
 8009a3e:	4619      	mov	r1, r3
 8009a40:	f04f 0c0a 	mov.w	ip, #10
 8009a44:	4620      	mov	r0, r4
 8009a46:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009a4a:	3a30      	subs	r2, #48	; 0x30
 8009a4c:	2a09      	cmp	r2, #9
 8009a4e:	d903      	bls.n	8009a58 <_vfiprintf_r+0x1d0>
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d0c6      	beq.n	80099e2 <_vfiprintf_r+0x15a>
 8009a54:	9105      	str	r1, [sp, #20]
 8009a56:	e7c4      	b.n	80099e2 <_vfiprintf_r+0x15a>
 8009a58:	fb0c 2101 	mla	r1, ip, r1, r2
 8009a5c:	4604      	mov	r4, r0
 8009a5e:	2301      	movs	r3, #1
 8009a60:	e7f0      	b.n	8009a44 <_vfiprintf_r+0x1bc>
 8009a62:	ab03      	add	r3, sp, #12
 8009a64:	9300      	str	r3, [sp, #0]
 8009a66:	462a      	mov	r2, r5
 8009a68:	4b12      	ldr	r3, [pc, #72]	; (8009ab4 <_vfiprintf_r+0x22c>)
 8009a6a:	a904      	add	r1, sp, #16
 8009a6c:	4630      	mov	r0, r6
 8009a6e:	f7fd fe8b 	bl	8007788 <_printf_float>
 8009a72:	4607      	mov	r7, r0
 8009a74:	1c78      	adds	r0, r7, #1
 8009a76:	d1d6      	bne.n	8009a26 <_vfiprintf_r+0x19e>
 8009a78:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009a7a:	07d9      	lsls	r1, r3, #31
 8009a7c:	d405      	bmi.n	8009a8a <_vfiprintf_r+0x202>
 8009a7e:	89ab      	ldrh	r3, [r5, #12]
 8009a80:	059a      	lsls	r2, r3, #22
 8009a82:	d402      	bmi.n	8009a8a <_vfiprintf_r+0x202>
 8009a84:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009a86:	f7fe fbdb 	bl	8008240 <__retarget_lock_release_recursive>
 8009a8a:	89ab      	ldrh	r3, [r5, #12]
 8009a8c:	065b      	lsls	r3, r3, #25
 8009a8e:	f53f af1d 	bmi.w	80098cc <_vfiprintf_r+0x44>
 8009a92:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009a94:	e71c      	b.n	80098d0 <_vfiprintf_r+0x48>
 8009a96:	ab03      	add	r3, sp, #12
 8009a98:	9300      	str	r3, [sp, #0]
 8009a9a:	462a      	mov	r2, r5
 8009a9c:	4b05      	ldr	r3, [pc, #20]	; (8009ab4 <_vfiprintf_r+0x22c>)
 8009a9e:	a904      	add	r1, sp, #16
 8009aa0:	4630      	mov	r0, r6
 8009aa2:	f7fe f915 	bl	8007cd0 <_printf_i>
 8009aa6:	e7e4      	b.n	8009a72 <_vfiprintf_r+0x1ea>
 8009aa8:	0800a27c 	.word	0x0800a27c
 8009aac:	0800a286 	.word	0x0800a286
 8009ab0:	08007789 	.word	0x08007789
 8009ab4:	08009863 	.word	0x08009863
 8009ab8:	0800a282 	.word	0x0800a282

08009abc <__sflush_r>:
 8009abc:	898a      	ldrh	r2, [r1, #12]
 8009abe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ac2:	4605      	mov	r5, r0
 8009ac4:	0710      	lsls	r0, r2, #28
 8009ac6:	460c      	mov	r4, r1
 8009ac8:	d458      	bmi.n	8009b7c <__sflush_r+0xc0>
 8009aca:	684b      	ldr	r3, [r1, #4]
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	dc05      	bgt.n	8009adc <__sflush_r+0x20>
 8009ad0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	dc02      	bgt.n	8009adc <__sflush_r+0x20>
 8009ad6:	2000      	movs	r0, #0
 8009ad8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009adc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009ade:	2e00      	cmp	r6, #0
 8009ae0:	d0f9      	beq.n	8009ad6 <__sflush_r+0x1a>
 8009ae2:	2300      	movs	r3, #0
 8009ae4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009ae8:	682f      	ldr	r7, [r5, #0]
 8009aea:	6a21      	ldr	r1, [r4, #32]
 8009aec:	602b      	str	r3, [r5, #0]
 8009aee:	d032      	beq.n	8009b56 <__sflush_r+0x9a>
 8009af0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009af2:	89a3      	ldrh	r3, [r4, #12]
 8009af4:	075a      	lsls	r2, r3, #29
 8009af6:	d505      	bpl.n	8009b04 <__sflush_r+0x48>
 8009af8:	6863      	ldr	r3, [r4, #4]
 8009afa:	1ac0      	subs	r0, r0, r3
 8009afc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009afe:	b10b      	cbz	r3, 8009b04 <__sflush_r+0x48>
 8009b00:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009b02:	1ac0      	subs	r0, r0, r3
 8009b04:	2300      	movs	r3, #0
 8009b06:	4602      	mov	r2, r0
 8009b08:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009b0a:	6a21      	ldr	r1, [r4, #32]
 8009b0c:	4628      	mov	r0, r5
 8009b0e:	47b0      	blx	r6
 8009b10:	1c43      	adds	r3, r0, #1
 8009b12:	89a3      	ldrh	r3, [r4, #12]
 8009b14:	d106      	bne.n	8009b24 <__sflush_r+0x68>
 8009b16:	6829      	ldr	r1, [r5, #0]
 8009b18:	291d      	cmp	r1, #29
 8009b1a:	d82b      	bhi.n	8009b74 <__sflush_r+0xb8>
 8009b1c:	4a29      	ldr	r2, [pc, #164]	; (8009bc4 <__sflush_r+0x108>)
 8009b1e:	410a      	asrs	r2, r1
 8009b20:	07d6      	lsls	r6, r2, #31
 8009b22:	d427      	bmi.n	8009b74 <__sflush_r+0xb8>
 8009b24:	2200      	movs	r2, #0
 8009b26:	6062      	str	r2, [r4, #4]
 8009b28:	04d9      	lsls	r1, r3, #19
 8009b2a:	6922      	ldr	r2, [r4, #16]
 8009b2c:	6022      	str	r2, [r4, #0]
 8009b2e:	d504      	bpl.n	8009b3a <__sflush_r+0x7e>
 8009b30:	1c42      	adds	r2, r0, #1
 8009b32:	d101      	bne.n	8009b38 <__sflush_r+0x7c>
 8009b34:	682b      	ldr	r3, [r5, #0]
 8009b36:	b903      	cbnz	r3, 8009b3a <__sflush_r+0x7e>
 8009b38:	6560      	str	r0, [r4, #84]	; 0x54
 8009b3a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009b3c:	602f      	str	r7, [r5, #0]
 8009b3e:	2900      	cmp	r1, #0
 8009b40:	d0c9      	beq.n	8009ad6 <__sflush_r+0x1a>
 8009b42:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009b46:	4299      	cmp	r1, r3
 8009b48:	d002      	beq.n	8009b50 <__sflush_r+0x94>
 8009b4a:	4628      	mov	r0, r5
 8009b4c:	f7ff f9f6 	bl	8008f3c <_free_r>
 8009b50:	2000      	movs	r0, #0
 8009b52:	6360      	str	r0, [r4, #52]	; 0x34
 8009b54:	e7c0      	b.n	8009ad8 <__sflush_r+0x1c>
 8009b56:	2301      	movs	r3, #1
 8009b58:	4628      	mov	r0, r5
 8009b5a:	47b0      	blx	r6
 8009b5c:	1c41      	adds	r1, r0, #1
 8009b5e:	d1c8      	bne.n	8009af2 <__sflush_r+0x36>
 8009b60:	682b      	ldr	r3, [r5, #0]
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d0c5      	beq.n	8009af2 <__sflush_r+0x36>
 8009b66:	2b1d      	cmp	r3, #29
 8009b68:	d001      	beq.n	8009b6e <__sflush_r+0xb2>
 8009b6a:	2b16      	cmp	r3, #22
 8009b6c:	d101      	bne.n	8009b72 <__sflush_r+0xb6>
 8009b6e:	602f      	str	r7, [r5, #0]
 8009b70:	e7b1      	b.n	8009ad6 <__sflush_r+0x1a>
 8009b72:	89a3      	ldrh	r3, [r4, #12]
 8009b74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009b78:	81a3      	strh	r3, [r4, #12]
 8009b7a:	e7ad      	b.n	8009ad8 <__sflush_r+0x1c>
 8009b7c:	690f      	ldr	r7, [r1, #16]
 8009b7e:	2f00      	cmp	r7, #0
 8009b80:	d0a9      	beq.n	8009ad6 <__sflush_r+0x1a>
 8009b82:	0793      	lsls	r3, r2, #30
 8009b84:	680e      	ldr	r6, [r1, #0]
 8009b86:	bf08      	it	eq
 8009b88:	694b      	ldreq	r3, [r1, #20]
 8009b8a:	600f      	str	r7, [r1, #0]
 8009b8c:	bf18      	it	ne
 8009b8e:	2300      	movne	r3, #0
 8009b90:	eba6 0807 	sub.w	r8, r6, r7
 8009b94:	608b      	str	r3, [r1, #8]
 8009b96:	f1b8 0f00 	cmp.w	r8, #0
 8009b9a:	dd9c      	ble.n	8009ad6 <__sflush_r+0x1a>
 8009b9c:	6a21      	ldr	r1, [r4, #32]
 8009b9e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009ba0:	4643      	mov	r3, r8
 8009ba2:	463a      	mov	r2, r7
 8009ba4:	4628      	mov	r0, r5
 8009ba6:	47b0      	blx	r6
 8009ba8:	2800      	cmp	r0, #0
 8009baa:	dc06      	bgt.n	8009bba <__sflush_r+0xfe>
 8009bac:	89a3      	ldrh	r3, [r4, #12]
 8009bae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009bb2:	81a3      	strh	r3, [r4, #12]
 8009bb4:	f04f 30ff 	mov.w	r0, #4294967295
 8009bb8:	e78e      	b.n	8009ad8 <__sflush_r+0x1c>
 8009bba:	4407      	add	r7, r0
 8009bbc:	eba8 0800 	sub.w	r8, r8, r0
 8009bc0:	e7e9      	b.n	8009b96 <__sflush_r+0xda>
 8009bc2:	bf00      	nop
 8009bc4:	dfbffffe 	.word	0xdfbffffe

08009bc8 <_fflush_r>:
 8009bc8:	b538      	push	{r3, r4, r5, lr}
 8009bca:	690b      	ldr	r3, [r1, #16]
 8009bcc:	4605      	mov	r5, r0
 8009bce:	460c      	mov	r4, r1
 8009bd0:	b913      	cbnz	r3, 8009bd8 <_fflush_r+0x10>
 8009bd2:	2500      	movs	r5, #0
 8009bd4:	4628      	mov	r0, r5
 8009bd6:	bd38      	pop	{r3, r4, r5, pc}
 8009bd8:	b118      	cbz	r0, 8009be2 <_fflush_r+0x1a>
 8009bda:	6a03      	ldr	r3, [r0, #32]
 8009bdc:	b90b      	cbnz	r3, 8009be2 <_fflush_r+0x1a>
 8009bde:	f7fe fa25 	bl	800802c <__sinit>
 8009be2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d0f3      	beq.n	8009bd2 <_fflush_r+0xa>
 8009bea:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009bec:	07d0      	lsls	r0, r2, #31
 8009bee:	d404      	bmi.n	8009bfa <_fflush_r+0x32>
 8009bf0:	0599      	lsls	r1, r3, #22
 8009bf2:	d402      	bmi.n	8009bfa <_fflush_r+0x32>
 8009bf4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009bf6:	f7fe fb22 	bl	800823e <__retarget_lock_acquire_recursive>
 8009bfa:	4628      	mov	r0, r5
 8009bfc:	4621      	mov	r1, r4
 8009bfe:	f7ff ff5d 	bl	8009abc <__sflush_r>
 8009c02:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009c04:	07da      	lsls	r2, r3, #31
 8009c06:	4605      	mov	r5, r0
 8009c08:	d4e4      	bmi.n	8009bd4 <_fflush_r+0xc>
 8009c0a:	89a3      	ldrh	r3, [r4, #12]
 8009c0c:	059b      	lsls	r3, r3, #22
 8009c0e:	d4e1      	bmi.n	8009bd4 <_fflush_r+0xc>
 8009c10:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009c12:	f7fe fb15 	bl	8008240 <__retarget_lock_release_recursive>
 8009c16:	e7dd      	b.n	8009bd4 <_fflush_r+0xc>

08009c18 <__swbuf_r>:
 8009c18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c1a:	460e      	mov	r6, r1
 8009c1c:	4614      	mov	r4, r2
 8009c1e:	4605      	mov	r5, r0
 8009c20:	b118      	cbz	r0, 8009c2a <__swbuf_r+0x12>
 8009c22:	6a03      	ldr	r3, [r0, #32]
 8009c24:	b90b      	cbnz	r3, 8009c2a <__swbuf_r+0x12>
 8009c26:	f7fe fa01 	bl	800802c <__sinit>
 8009c2a:	69a3      	ldr	r3, [r4, #24]
 8009c2c:	60a3      	str	r3, [r4, #8]
 8009c2e:	89a3      	ldrh	r3, [r4, #12]
 8009c30:	071a      	lsls	r2, r3, #28
 8009c32:	d525      	bpl.n	8009c80 <__swbuf_r+0x68>
 8009c34:	6923      	ldr	r3, [r4, #16]
 8009c36:	b31b      	cbz	r3, 8009c80 <__swbuf_r+0x68>
 8009c38:	6823      	ldr	r3, [r4, #0]
 8009c3a:	6922      	ldr	r2, [r4, #16]
 8009c3c:	1a98      	subs	r0, r3, r2
 8009c3e:	6963      	ldr	r3, [r4, #20]
 8009c40:	b2f6      	uxtb	r6, r6
 8009c42:	4283      	cmp	r3, r0
 8009c44:	4637      	mov	r7, r6
 8009c46:	dc04      	bgt.n	8009c52 <__swbuf_r+0x3a>
 8009c48:	4621      	mov	r1, r4
 8009c4a:	4628      	mov	r0, r5
 8009c4c:	f7ff ffbc 	bl	8009bc8 <_fflush_r>
 8009c50:	b9e0      	cbnz	r0, 8009c8c <__swbuf_r+0x74>
 8009c52:	68a3      	ldr	r3, [r4, #8]
 8009c54:	3b01      	subs	r3, #1
 8009c56:	60a3      	str	r3, [r4, #8]
 8009c58:	6823      	ldr	r3, [r4, #0]
 8009c5a:	1c5a      	adds	r2, r3, #1
 8009c5c:	6022      	str	r2, [r4, #0]
 8009c5e:	701e      	strb	r6, [r3, #0]
 8009c60:	6962      	ldr	r2, [r4, #20]
 8009c62:	1c43      	adds	r3, r0, #1
 8009c64:	429a      	cmp	r2, r3
 8009c66:	d004      	beq.n	8009c72 <__swbuf_r+0x5a>
 8009c68:	89a3      	ldrh	r3, [r4, #12]
 8009c6a:	07db      	lsls	r3, r3, #31
 8009c6c:	d506      	bpl.n	8009c7c <__swbuf_r+0x64>
 8009c6e:	2e0a      	cmp	r6, #10
 8009c70:	d104      	bne.n	8009c7c <__swbuf_r+0x64>
 8009c72:	4621      	mov	r1, r4
 8009c74:	4628      	mov	r0, r5
 8009c76:	f7ff ffa7 	bl	8009bc8 <_fflush_r>
 8009c7a:	b938      	cbnz	r0, 8009c8c <__swbuf_r+0x74>
 8009c7c:	4638      	mov	r0, r7
 8009c7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009c80:	4621      	mov	r1, r4
 8009c82:	4628      	mov	r0, r5
 8009c84:	f000 f806 	bl	8009c94 <__swsetup_r>
 8009c88:	2800      	cmp	r0, #0
 8009c8a:	d0d5      	beq.n	8009c38 <__swbuf_r+0x20>
 8009c8c:	f04f 37ff 	mov.w	r7, #4294967295
 8009c90:	e7f4      	b.n	8009c7c <__swbuf_r+0x64>
	...

08009c94 <__swsetup_r>:
 8009c94:	b538      	push	{r3, r4, r5, lr}
 8009c96:	4b2a      	ldr	r3, [pc, #168]	; (8009d40 <__swsetup_r+0xac>)
 8009c98:	4605      	mov	r5, r0
 8009c9a:	6818      	ldr	r0, [r3, #0]
 8009c9c:	460c      	mov	r4, r1
 8009c9e:	b118      	cbz	r0, 8009ca8 <__swsetup_r+0x14>
 8009ca0:	6a03      	ldr	r3, [r0, #32]
 8009ca2:	b90b      	cbnz	r3, 8009ca8 <__swsetup_r+0x14>
 8009ca4:	f7fe f9c2 	bl	800802c <__sinit>
 8009ca8:	89a3      	ldrh	r3, [r4, #12]
 8009caa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009cae:	0718      	lsls	r0, r3, #28
 8009cb0:	d422      	bmi.n	8009cf8 <__swsetup_r+0x64>
 8009cb2:	06d9      	lsls	r1, r3, #27
 8009cb4:	d407      	bmi.n	8009cc6 <__swsetup_r+0x32>
 8009cb6:	2309      	movs	r3, #9
 8009cb8:	602b      	str	r3, [r5, #0]
 8009cba:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009cbe:	81a3      	strh	r3, [r4, #12]
 8009cc0:	f04f 30ff 	mov.w	r0, #4294967295
 8009cc4:	e034      	b.n	8009d30 <__swsetup_r+0x9c>
 8009cc6:	0758      	lsls	r0, r3, #29
 8009cc8:	d512      	bpl.n	8009cf0 <__swsetup_r+0x5c>
 8009cca:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009ccc:	b141      	cbz	r1, 8009ce0 <__swsetup_r+0x4c>
 8009cce:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009cd2:	4299      	cmp	r1, r3
 8009cd4:	d002      	beq.n	8009cdc <__swsetup_r+0x48>
 8009cd6:	4628      	mov	r0, r5
 8009cd8:	f7ff f930 	bl	8008f3c <_free_r>
 8009cdc:	2300      	movs	r3, #0
 8009cde:	6363      	str	r3, [r4, #52]	; 0x34
 8009ce0:	89a3      	ldrh	r3, [r4, #12]
 8009ce2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009ce6:	81a3      	strh	r3, [r4, #12]
 8009ce8:	2300      	movs	r3, #0
 8009cea:	6063      	str	r3, [r4, #4]
 8009cec:	6923      	ldr	r3, [r4, #16]
 8009cee:	6023      	str	r3, [r4, #0]
 8009cf0:	89a3      	ldrh	r3, [r4, #12]
 8009cf2:	f043 0308 	orr.w	r3, r3, #8
 8009cf6:	81a3      	strh	r3, [r4, #12]
 8009cf8:	6923      	ldr	r3, [r4, #16]
 8009cfa:	b94b      	cbnz	r3, 8009d10 <__swsetup_r+0x7c>
 8009cfc:	89a3      	ldrh	r3, [r4, #12]
 8009cfe:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009d02:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009d06:	d003      	beq.n	8009d10 <__swsetup_r+0x7c>
 8009d08:	4621      	mov	r1, r4
 8009d0a:	4628      	mov	r0, r5
 8009d0c:	f000 f8c4 	bl	8009e98 <__smakebuf_r>
 8009d10:	89a0      	ldrh	r0, [r4, #12]
 8009d12:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009d16:	f010 0301 	ands.w	r3, r0, #1
 8009d1a:	d00a      	beq.n	8009d32 <__swsetup_r+0x9e>
 8009d1c:	2300      	movs	r3, #0
 8009d1e:	60a3      	str	r3, [r4, #8]
 8009d20:	6963      	ldr	r3, [r4, #20]
 8009d22:	425b      	negs	r3, r3
 8009d24:	61a3      	str	r3, [r4, #24]
 8009d26:	6923      	ldr	r3, [r4, #16]
 8009d28:	b943      	cbnz	r3, 8009d3c <__swsetup_r+0xa8>
 8009d2a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009d2e:	d1c4      	bne.n	8009cba <__swsetup_r+0x26>
 8009d30:	bd38      	pop	{r3, r4, r5, pc}
 8009d32:	0781      	lsls	r1, r0, #30
 8009d34:	bf58      	it	pl
 8009d36:	6963      	ldrpl	r3, [r4, #20]
 8009d38:	60a3      	str	r3, [r4, #8]
 8009d3a:	e7f4      	b.n	8009d26 <__swsetup_r+0x92>
 8009d3c:	2000      	movs	r0, #0
 8009d3e:	e7f7      	b.n	8009d30 <__swsetup_r+0x9c>
 8009d40:	20000070 	.word	0x20000070

08009d44 <_sbrk_r>:
 8009d44:	b538      	push	{r3, r4, r5, lr}
 8009d46:	4d06      	ldr	r5, [pc, #24]	; (8009d60 <_sbrk_r+0x1c>)
 8009d48:	2300      	movs	r3, #0
 8009d4a:	4604      	mov	r4, r0
 8009d4c:	4608      	mov	r0, r1
 8009d4e:	602b      	str	r3, [r5, #0]
 8009d50:	f7f8 fa58 	bl	8002204 <_sbrk>
 8009d54:	1c43      	adds	r3, r0, #1
 8009d56:	d102      	bne.n	8009d5e <_sbrk_r+0x1a>
 8009d58:	682b      	ldr	r3, [r5, #0]
 8009d5a:	b103      	cbz	r3, 8009d5e <_sbrk_r+0x1a>
 8009d5c:	6023      	str	r3, [r4, #0]
 8009d5e:	bd38      	pop	{r3, r4, r5, pc}
 8009d60:	20000958 	.word	0x20000958

08009d64 <memcpy>:
 8009d64:	440a      	add	r2, r1
 8009d66:	4291      	cmp	r1, r2
 8009d68:	f100 33ff 	add.w	r3, r0, #4294967295
 8009d6c:	d100      	bne.n	8009d70 <memcpy+0xc>
 8009d6e:	4770      	bx	lr
 8009d70:	b510      	push	{r4, lr}
 8009d72:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009d76:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009d7a:	4291      	cmp	r1, r2
 8009d7c:	d1f9      	bne.n	8009d72 <memcpy+0xe>
 8009d7e:	bd10      	pop	{r4, pc}

08009d80 <__assert_func>:
 8009d80:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009d82:	4614      	mov	r4, r2
 8009d84:	461a      	mov	r2, r3
 8009d86:	4b09      	ldr	r3, [pc, #36]	; (8009dac <__assert_func+0x2c>)
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	4605      	mov	r5, r0
 8009d8c:	68d8      	ldr	r0, [r3, #12]
 8009d8e:	b14c      	cbz	r4, 8009da4 <__assert_func+0x24>
 8009d90:	4b07      	ldr	r3, [pc, #28]	; (8009db0 <__assert_func+0x30>)
 8009d92:	9100      	str	r1, [sp, #0]
 8009d94:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009d98:	4906      	ldr	r1, [pc, #24]	; (8009db4 <__assert_func+0x34>)
 8009d9a:	462b      	mov	r3, r5
 8009d9c:	f000 f844 	bl	8009e28 <fiprintf>
 8009da0:	f000 f8d8 	bl	8009f54 <abort>
 8009da4:	4b04      	ldr	r3, [pc, #16]	; (8009db8 <__assert_func+0x38>)
 8009da6:	461c      	mov	r4, r3
 8009da8:	e7f3      	b.n	8009d92 <__assert_func+0x12>
 8009daa:	bf00      	nop
 8009dac:	20000070 	.word	0x20000070
 8009db0:	0800a297 	.word	0x0800a297
 8009db4:	0800a2a4 	.word	0x0800a2a4
 8009db8:	0800a2d2 	.word	0x0800a2d2

08009dbc <_calloc_r>:
 8009dbc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009dbe:	fba1 2402 	umull	r2, r4, r1, r2
 8009dc2:	b94c      	cbnz	r4, 8009dd8 <_calloc_r+0x1c>
 8009dc4:	4611      	mov	r1, r2
 8009dc6:	9201      	str	r2, [sp, #4]
 8009dc8:	f7ff f92c 	bl	8009024 <_malloc_r>
 8009dcc:	9a01      	ldr	r2, [sp, #4]
 8009dce:	4605      	mov	r5, r0
 8009dd0:	b930      	cbnz	r0, 8009de0 <_calloc_r+0x24>
 8009dd2:	4628      	mov	r0, r5
 8009dd4:	b003      	add	sp, #12
 8009dd6:	bd30      	pop	{r4, r5, pc}
 8009dd8:	220c      	movs	r2, #12
 8009dda:	6002      	str	r2, [r0, #0]
 8009ddc:	2500      	movs	r5, #0
 8009dde:	e7f8      	b.n	8009dd2 <_calloc_r+0x16>
 8009de0:	4621      	mov	r1, r4
 8009de2:	f7fe f9ae 	bl	8008142 <memset>
 8009de6:	e7f4      	b.n	8009dd2 <_calloc_r+0x16>

08009de8 <__ascii_mbtowc>:
 8009de8:	b082      	sub	sp, #8
 8009dea:	b901      	cbnz	r1, 8009dee <__ascii_mbtowc+0x6>
 8009dec:	a901      	add	r1, sp, #4
 8009dee:	b142      	cbz	r2, 8009e02 <__ascii_mbtowc+0x1a>
 8009df0:	b14b      	cbz	r3, 8009e06 <__ascii_mbtowc+0x1e>
 8009df2:	7813      	ldrb	r3, [r2, #0]
 8009df4:	600b      	str	r3, [r1, #0]
 8009df6:	7812      	ldrb	r2, [r2, #0]
 8009df8:	1e10      	subs	r0, r2, #0
 8009dfa:	bf18      	it	ne
 8009dfc:	2001      	movne	r0, #1
 8009dfe:	b002      	add	sp, #8
 8009e00:	4770      	bx	lr
 8009e02:	4610      	mov	r0, r2
 8009e04:	e7fb      	b.n	8009dfe <__ascii_mbtowc+0x16>
 8009e06:	f06f 0001 	mvn.w	r0, #1
 8009e0a:	e7f8      	b.n	8009dfe <__ascii_mbtowc+0x16>

08009e0c <__ascii_wctomb>:
 8009e0c:	b149      	cbz	r1, 8009e22 <__ascii_wctomb+0x16>
 8009e0e:	2aff      	cmp	r2, #255	; 0xff
 8009e10:	bf85      	ittet	hi
 8009e12:	238a      	movhi	r3, #138	; 0x8a
 8009e14:	6003      	strhi	r3, [r0, #0]
 8009e16:	700a      	strbls	r2, [r1, #0]
 8009e18:	f04f 30ff 	movhi.w	r0, #4294967295
 8009e1c:	bf98      	it	ls
 8009e1e:	2001      	movls	r0, #1
 8009e20:	4770      	bx	lr
 8009e22:	4608      	mov	r0, r1
 8009e24:	4770      	bx	lr
	...

08009e28 <fiprintf>:
 8009e28:	b40e      	push	{r1, r2, r3}
 8009e2a:	b503      	push	{r0, r1, lr}
 8009e2c:	4601      	mov	r1, r0
 8009e2e:	ab03      	add	r3, sp, #12
 8009e30:	4805      	ldr	r0, [pc, #20]	; (8009e48 <fiprintf+0x20>)
 8009e32:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e36:	6800      	ldr	r0, [r0, #0]
 8009e38:	9301      	str	r3, [sp, #4]
 8009e3a:	f7ff fd25 	bl	8009888 <_vfiprintf_r>
 8009e3e:	b002      	add	sp, #8
 8009e40:	f85d eb04 	ldr.w	lr, [sp], #4
 8009e44:	b003      	add	sp, #12
 8009e46:	4770      	bx	lr
 8009e48:	20000070 	.word	0x20000070

08009e4c <__swhatbuf_r>:
 8009e4c:	b570      	push	{r4, r5, r6, lr}
 8009e4e:	460c      	mov	r4, r1
 8009e50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e54:	2900      	cmp	r1, #0
 8009e56:	b096      	sub	sp, #88	; 0x58
 8009e58:	4615      	mov	r5, r2
 8009e5a:	461e      	mov	r6, r3
 8009e5c:	da0d      	bge.n	8009e7a <__swhatbuf_r+0x2e>
 8009e5e:	89a3      	ldrh	r3, [r4, #12]
 8009e60:	f013 0f80 	tst.w	r3, #128	; 0x80
 8009e64:	f04f 0100 	mov.w	r1, #0
 8009e68:	bf0c      	ite	eq
 8009e6a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8009e6e:	2340      	movne	r3, #64	; 0x40
 8009e70:	2000      	movs	r0, #0
 8009e72:	6031      	str	r1, [r6, #0]
 8009e74:	602b      	str	r3, [r5, #0]
 8009e76:	b016      	add	sp, #88	; 0x58
 8009e78:	bd70      	pop	{r4, r5, r6, pc}
 8009e7a:	466a      	mov	r2, sp
 8009e7c:	f000 f848 	bl	8009f10 <_fstat_r>
 8009e80:	2800      	cmp	r0, #0
 8009e82:	dbec      	blt.n	8009e5e <__swhatbuf_r+0x12>
 8009e84:	9901      	ldr	r1, [sp, #4]
 8009e86:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8009e8a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8009e8e:	4259      	negs	r1, r3
 8009e90:	4159      	adcs	r1, r3
 8009e92:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009e96:	e7eb      	b.n	8009e70 <__swhatbuf_r+0x24>

08009e98 <__smakebuf_r>:
 8009e98:	898b      	ldrh	r3, [r1, #12]
 8009e9a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009e9c:	079d      	lsls	r5, r3, #30
 8009e9e:	4606      	mov	r6, r0
 8009ea0:	460c      	mov	r4, r1
 8009ea2:	d507      	bpl.n	8009eb4 <__smakebuf_r+0x1c>
 8009ea4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009ea8:	6023      	str	r3, [r4, #0]
 8009eaa:	6123      	str	r3, [r4, #16]
 8009eac:	2301      	movs	r3, #1
 8009eae:	6163      	str	r3, [r4, #20]
 8009eb0:	b002      	add	sp, #8
 8009eb2:	bd70      	pop	{r4, r5, r6, pc}
 8009eb4:	ab01      	add	r3, sp, #4
 8009eb6:	466a      	mov	r2, sp
 8009eb8:	f7ff ffc8 	bl	8009e4c <__swhatbuf_r>
 8009ebc:	9900      	ldr	r1, [sp, #0]
 8009ebe:	4605      	mov	r5, r0
 8009ec0:	4630      	mov	r0, r6
 8009ec2:	f7ff f8af 	bl	8009024 <_malloc_r>
 8009ec6:	b948      	cbnz	r0, 8009edc <__smakebuf_r+0x44>
 8009ec8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ecc:	059a      	lsls	r2, r3, #22
 8009ece:	d4ef      	bmi.n	8009eb0 <__smakebuf_r+0x18>
 8009ed0:	f023 0303 	bic.w	r3, r3, #3
 8009ed4:	f043 0302 	orr.w	r3, r3, #2
 8009ed8:	81a3      	strh	r3, [r4, #12]
 8009eda:	e7e3      	b.n	8009ea4 <__smakebuf_r+0xc>
 8009edc:	89a3      	ldrh	r3, [r4, #12]
 8009ede:	6020      	str	r0, [r4, #0]
 8009ee0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009ee4:	81a3      	strh	r3, [r4, #12]
 8009ee6:	9b00      	ldr	r3, [sp, #0]
 8009ee8:	6163      	str	r3, [r4, #20]
 8009eea:	9b01      	ldr	r3, [sp, #4]
 8009eec:	6120      	str	r0, [r4, #16]
 8009eee:	b15b      	cbz	r3, 8009f08 <__smakebuf_r+0x70>
 8009ef0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009ef4:	4630      	mov	r0, r6
 8009ef6:	f000 f81d 	bl	8009f34 <_isatty_r>
 8009efa:	b128      	cbz	r0, 8009f08 <__smakebuf_r+0x70>
 8009efc:	89a3      	ldrh	r3, [r4, #12]
 8009efe:	f023 0303 	bic.w	r3, r3, #3
 8009f02:	f043 0301 	orr.w	r3, r3, #1
 8009f06:	81a3      	strh	r3, [r4, #12]
 8009f08:	89a3      	ldrh	r3, [r4, #12]
 8009f0a:	431d      	orrs	r5, r3
 8009f0c:	81a5      	strh	r5, [r4, #12]
 8009f0e:	e7cf      	b.n	8009eb0 <__smakebuf_r+0x18>

08009f10 <_fstat_r>:
 8009f10:	b538      	push	{r3, r4, r5, lr}
 8009f12:	4d07      	ldr	r5, [pc, #28]	; (8009f30 <_fstat_r+0x20>)
 8009f14:	2300      	movs	r3, #0
 8009f16:	4604      	mov	r4, r0
 8009f18:	4608      	mov	r0, r1
 8009f1a:	4611      	mov	r1, r2
 8009f1c:	602b      	str	r3, [r5, #0]
 8009f1e:	f7f8 f948 	bl	80021b2 <_fstat>
 8009f22:	1c43      	adds	r3, r0, #1
 8009f24:	d102      	bne.n	8009f2c <_fstat_r+0x1c>
 8009f26:	682b      	ldr	r3, [r5, #0]
 8009f28:	b103      	cbz	r3, 8009f2c <_fstat_r+0x1c>
 8009f2a:	6023      	str	r3, [r4, #0]
 8009f2c:	bd38      	pop	{r3, r4, r5, pc}
 8009f2e:	bf00      	nop
 8009f30:	20000958 	.word	0x20000958

08009f34 <_isatty_r>:
 8009f34:	b538      	push	{r3, r4, r5, lr}
 8009f36:	4d06      	ldr	r5, [pc, #24]	; (8009f50 <_isatty_r+0x1c>)
 8009f38:	2300      	movs	r3, #0
 8009f3a:	4604      	mov	r4, r0
 8009f3c:	4608      	mov	r0, r1
 8009f3e:	602b      	str	r3, [r5, #0]
 8009f40:	f7f8 f947 	bl	80021d2 <_isatty>
 8009f44:	1c43      	adds	r3, r0, #1
 8009f46:	d102      	bne.n	8009f4e <_isatty_r+0x1a>
 8009f48:	682b      	ldr	r3, [r5, #0]
 8009f4a:	b103      	cbz	r3, 8009f4e <_isatty_r+0x1a>
 8009f4c:	6023      	str	r3, [r4, #0]
 8009f4e:	bd38      	pop	{r3, r4, r5, pc}
 8009f50:	20000958 	.word	0x20000958

08009f54 <abort>:
 8009f54:	b508      	push	{r3, lr}
 8009f56:	2006      	movs	r0, #6
 8009f58:	f000 f82c 	bl	8009fb4 <raise>
 8009f5c:	2001      	movs	r0, #1
 8009f5e:	f7f8 f8d9 	bl	8002114 <_exit>

08009f62 <_raise_r>:
 8009f62:	291f      	cmp	r1, #31
 8009f64:	b538      	push	{r3, r4, r5, lr}
 8009f66:	4604      	mov	r4, r0
 8009f68:	460d      	mov	r5, r1
 8009f6a:	d904      	bls.n	8009f76 <_raise_r+0x14>
 8009f6c:	2316      	movs	r3, #22
 8009f6e:	6003      	str	r3, [r0, #0]
 8009f70:	f04f 30ff 	mov.w	r0, #4294967295
 8009f74:	bd38      	pop	{r3, r4, r5, pc}
 8009f76:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8009f78:	b112      	cbz	r2, 8009f80 <_raise_r+0x1e>
 8009f7a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009f7e:	b94b      	cbnz	r3, 8009f94 <_raise_r+0x32>
 8009f80:	4620      	mov	r0, r4
 8009f82:	f000 f831 	bl	8009fe8 <_getpid_r>
 8009f86:	462a      	mov	r2, r5
 8009f88:	4601      	mov	r1, r0
 8009f8a:	4620      	mov	r0, r4
 8009f8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009f90:	f000 b818 	b.w	8009fc4 <_kill_r>
 8009f94:	2b01      	cmp	r3, #1
 8009f96:	d00a      	beq.n	8009fae <_raise_r+0x4c>
 8009f98:	1c59      	adds	r1, r3, #1
 8009f9a:	d103      	bne.n	8009fa4 <_raise_r+0x42>
 8009f9c:	2316      	movs	r3, #22
 8009f9e:	6003      	str	r3, [r0, #0]
 8009fa0:	2001      	movs	r0, #1
 8009fa2:	e7e7      	b.n	8009f74 <_raise_r+0x12>
 8009fa4:	2400      	movs	r4, #0
 8009fa6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009faa:	4628      	mov	r0, r5
 8009fac:	4798      	blx	r3
 8009fae:	2000      	movs	r0, #0
 8009fb0:	e7e0      	b.n	8009f74 <_raise_r+0x12>
	...

08009fb4 <raise>:
 8009fb4:	4b02      	ldr	r3, [pc, #8]	; (8009fc0 <raise+0xc>)
 8009fb6:	4601      	mov	r1, r0
 8009fb8:	6818      	ldr	r0, [r3, #0]
 8009fba:	f7ff bfd2 	b.w	8009f62 <_raise_r>
 8009fbe:	bf00      	nop
 8009fc0:	20000070 	.word	0x20000070

08009fc4 <_kill_r>:
 8009fc4:	b538      	push	{r3, r4, r5, lr}
 8009fc6:	4d07      	ldr	r5, [pc, #28]	; (8009fe4 <_kill_r+0x20>)
 8009fc8:	2300      	movs	r3, #0
 8009fca:	4604      	mov	r4, r0
 8009fcc:	4608      	mov	r0, r1
 8009fce:	4611      	mov	r1, r2
 8009fd0:	602b      	str	r3, [r5, #0]
 8009fd2:	f7f8 f88f 	bl	80020f4 <_kill>
 8009fd6:	1c43      	adds	r3, r0, #1
 8009fd8:	d102      	bne.n	8009fe0 <_kill_r+0x1c>
 8009fda:	682b      	ldr	r3, [r5, #0]
 8009fdc:	b103      	cbz	r3, 8009fe0 <_kill_r+0x1c>
 8009fde:	6023      	str	r3, [r4, #0]
 8009fe0:	bd38      	pop	{r3, r4, r5, pc}
 8009fe2:	bf00      	nop
 8009fe4:	20000958 	.word	0x20000958

08009fe8 <_getpid_r>:
 8009fe8:	f7f8 b87c 	b.w	80020e4 <_getpid>

08009fec <_init>:
 8009fec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fee:	bf00      	nop
 8009ff0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009ff2:	bc08      	pop	{r3}
 8009ff4:	469e      	mov	lr, r3
 8009ff6:	4770      	bx	lr

08009ff8 <_fini>:
 8009ff8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ffa:	bf00      	nop
 8009ffc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009ffe:	bc08      	pop	{r3}
 800a000:	469e      	mov	lr, r3
 800a002:	4770      	bx	lr
