#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fb5f2d00160 .scope module, "dffe" "dffe" 2 38;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "enable"
    .port_info 4 /INPUT 1 "reset"
o0x10c3e0008 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb5f2d01960_0 .net "clk", 0 0, o0x10c3e0008;  0 drivers
o0x10c3e0038 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb5f2d1be90_0 .net "d", 0 0, o0x10c3e0038;  0 drivers
o0x10c3e0068 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb5f2d1bf30_0 .net "enable", 0 0, o0x10c3e0068;  0 drivers
v0x7fb5f2d1bfc0_0 .var "q", 0 0;
o0x10c3e00c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb5f2d1c060_0 .net "reset", 0 0, o0x10c3e00c8;  0 drivers
E_0x7fb5f2d03300 .event posedge, v0x7fb5f2d01960_0;
E_0x7fb5f2d03a20 .event edge, v0x7fb5f2d1c060_0;
S_0x7fb5f2d01800 .scope module, "test" "test" 3 1;
 .timescale 0 0;
v0x7fb5f2d1c890_0 .var "clk", 0 0;
v0x7fb5f2d1c940_0 .var "d", 31 0;
v0x7fb5f2d1c9d0_0 .var "enable", 0 0;
v0x7fb5f2d1caa0_0 .net "q", 31 0, v0x7fb5f2d1c680_0;  1 drivers
v0x7fb5f2d1cb50_0 .var "regnum", 4 0;
v0x7fb5f2d1cc20_0 .var "reset", 0 0;
S_0x7fb5f2d1c1c0 .scope module, "reg1" "register" 3 62, 2 9 0, S_0x7fb5f2d01800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "enable"
    .port_info 4 /INPUT 1 "reset"
v0x7fb5f2d1c470_0 .net "clk", 0 0, v0x7fb5f2d1c890_0;  1 drivers
v0x7fb5f2d1c520_0 .net "d", 31 0, v0x7fb5f2d1c940_0;  1 drivers
v0x7fb5f2d1c5d0_0 .net "enable", 0 0, v0x7fb5f2d1c9d0_0;  1 drivers
v0x7fb5f2d1c680_0 .var "q", 31 0;
v0x7fb5f2d1c730_0 .net "reset", 0 0, v0x7fb5f2d1cc20_0;  1 drivers
E_0x7fb5f2d1c3f0 .event posedge, v0x7fb5f2d1c470_0;
E_0x7fb5f2d1c430 .event edge, v0x7fb5f2d1c730_0;
    .scope S_0x7fb5f2d00160;
T_0 ;
    %wait E_0x7fb5f2d03a20;
    %load/vec4 v0x7fb5f2d1c060_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5f2d1bfc0_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fb5f2d00160;
T_1 ;
    %wait E_0x7fb5f2d03300;
    %load/vec4 v0x7fb5f2d1c060_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb5f2d1bf30_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fb5f2d1be90_0;
    %assign/vec4 v0x7fb5f2d1bfc0_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fb5f2d1c1c0;
T_2 ;
    %wait E_0x7fb5f2d1c430;
    %load/vec4 v0x7fb5f2d1c730_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb5f2d1c680_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fb5f2d1c1c0;
T_3 ;
    %wait E_0x7fb5f2d1c3f0;
    %load/vec4 v0x7fb5f2d1c730_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb5f2d1c5d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7fb5f2d1c520_0;
    %assign/vec4 v0x7fb5f2d1c680_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fb5f2d01800;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5f2d1c890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5f2d1c9d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb5f2d1cc20_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x7fb5f2d01800;
T_5 ;
    %delay 5, 0;
    %load/vec4 v0x7fb5f2d1c890_0;
    %nor/r;
    %store/vec4 v0x7fb5f2d1c890_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fb5f2d01800;
T_6 ;
    %vpi_call 3 14 "$dumpfile", "register.vcd" {0 0 0};
    %vpi_call 3 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fb5f2d01800 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5f2d1cc20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb5f2d1c9d0_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7fb5f2d1cb50_0, 0, 5;
    %pushi/vec4 88, 0, 32;
    %store/vec4 v0x7fb5f2d1c940_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5f2d1c9d0_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7fb5f2d1cb50_0, 0, 5;
    %pushi/vec4 89, 0, 32;
    %store/vec4 v0x7fb5f2d1c940_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb5f2d1c9d0_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x7fb5f2d1cb50_0, 0, 5;
    %pushi/vec4 42, 0, 32;
    %store/vec4 v0x7fb5f2d1c940_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb5f2d1c9d0_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7fb5f2d1cb50_0, 0, 5;
    %pushi/vec4 27, 0, 32;
    %store/vec4 v0x7fb5f2d1c940_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5f2d1c9d0_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7fb5f2d1cb50_0, 0, 5;
    %pushi/vec4 39, 0, 32;
    %store/vec4 v0x7fb5f2d1c940_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb5f2d1cc20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb5f2d1c9d0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fb5f2d1cb50_0, 0, 5;
    %pushi/vec4 91, 0, 32;
    %store/vec4 v0x7fb5f2d1c940_0, 0, 32;
    %delay 700, 0;
    %vpi_call 3 56 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x7fb5f2d01800;
T_7 ;
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "register.v";
    "register_tb.v";
