---
layout: default
title: HEF4094
---

<div id="part">
<table id="part">
<tr>
<td><a href="/parts/HEF4094/icon/HEF4094_icon.svg">Icon</a></td>
<td><a href="/parts/HEF4094/icon/HEF4094_icon.svg">Breadboard</a></td>
<td><a href="/parts/HEF4094/icon/HEF4094_icon.svg">PCB</a></td>
<td><a href="/parts/HEF4094/icon/HEF4094_icon.svg">Schematic</a></td>
</tr>
<tr>
<td><img id="icon_svg" src="HEF4094/icon/HEF4094_icon.svg"></td>
<td><img id="breadboard_svg" src="HEF4094/breadboard/HEF4094_breadboard.svg"></td>
<td><img id="pcb_svg" src="HEF4094/pcb/HEF4094_pcb.svg"></td>
<td><img id="schematic_svg" src="HEF4094/schematic/HEF4094_schematic.svg"></td>
</tr>
</table>
<h3>Information:</h3>
<table id="part_info">
<tr>
<td>fritzing version:</td>
<td>0.6.3b.08.16.5401</td>
</tr>
<tr>
<td>module id:</td>
<td>HEF4094</td>
</tr>
<tr>
<td>version:</td>
<td>null</td>
</tr>
<tr>
<td>author:</td>
<td>Sorki</td>
</tr>
<tr>
<td>title:</td>
<td>HEF4094</td>
</tr>
<tr>
<td>label:</td>
<td>HEF4094</td>
</tr>
<tr>
<td>url:</td>
<td>null</td>
</tr>
<tr>
<td>date:</td>
<td>2011-08-30</td>
</tr>
<tr>
<td>tags:</td>
<td>DIP,TTL,Logic IC,HEF,Shift Register</td>
</tr>
<tr>
<td>description:</td>
<td>(Identical part HCF4094)

The HEF4094 is an 8-stage serial shift register. It has a storage latch associated with each stage for strobing data from the serial input to parallel buffered 3-state outputs. 

The parallel outputs may be connected directly to common bus lines. 

Data is shifted on positive-going clock transitions. The data in each shift register stage is transferred to the storage register when the strobe input is HIGH. Data in the storage register appears at the outputs whenever the output enable signal is HIGH.

Two serial outputs are available for cascading a number of HEF4094 devices. 

Serial data is available at QS on positive-going clock edges to allow high-speed operation in cascaded systems with a fast clock rise time. The same serial data is available at Q'S on the next negative going clock edge. This is used for cascading HEF4094 devices when the clock has a slow rise time.

It operates over a recommended VDD power supply range of 3 V to 15 V referenced to VSS (usually ground). Unused inputs must be connected to VDD, VSS, or another input. 
</td>
</tr>
</table>
<h3>FZP and JSON Files:</h3>
<p><a href="./HEF4094/index.fzp">fzp file</a></p>
<p><a href="./HEF4094/index.json">json file</a></p>
<div/>
