Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Aug  4 07:04:22 2021
| Host         : DESKTOP-0A5EB6A running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file soc_sram_lite_top_control_sets_placed.rpt
| Design       : soc_sram_lite_top
| Device       : xc7a200t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    91 |
|    Minimum number of control sets                        |    91 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   123 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    91 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    78 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             802 |          240 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             248 |           76 |
| Yes          | No                    | No                     |            2480 |         1115 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             635 |          231 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|         Clock Signal        |                                                                                               Enable Signal                                                                                              |                                                                                             Set/Reset Signal                                                                                             | Slice Load Count | Bel Load Count |
+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  pll.clk_pll/inst/cpu_clk   | u_confreg/step1_sample                                                                                                                                                                                   | u_confreg/p_0_in                                                                                                                                                                                         |                1 |              1 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/step0_sample                                                                                                                                                                                   | u_confreg/p_0_in                                                                                                                                                                                         |                1 |              1 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                          | u_confreg/state_count0                                                                                                                                                                                   |                1 |              4 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                          | u_confreg/btn_key_r[10]_i_1_n_0                                                                                                                                                                          |                2 |              4 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u4_wb_stage/c0_cause_excode0                                                                                                                                                                         | cpu/reset                                                                                                                                                                                                |                2 |              4 |
|  pll.clk_pll/inst/cpu_clk   | bridge_1x2/ena                                                                                                                                                                                           |                                                                                                                                                                                                          |                1 |              4 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u1_id_stage/issue_r0                                                                                                                                                                                 | cpu/u1_id_stage/ds_valid_r_reg_1                                                                                                                                                                         |                3 |              5 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u0_if_stage/FSM_onehot_f_state[5]_i_1_n_0                                                                                                                                                            | cpu/reset                                                                                                                                                                                                |                2 |              6 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/state_count_reg[3]                                                                                                                                                                             | u_confreg/p_0_in                                                                                                                                                                                         |                6 |              6 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u3_mem_stage/rsbus_r_reg[91]_0[0]                                                                                                                                                                    |                                                                                                                                                                                                          |                2 |              8 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u2_ex_stage/rsbus[80]                                                                                                                                                                                | cpu/u2_ex_stage/es_valid_r_reg_1                                                                                                                                                                         |                2 |              8 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u2_ex_stage/req_reg_0[0]                                                                                                                                                                             | u_confreg/p_0_in                                                                                                                                                                                         |                2 |              8 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u0_if_stage/ena                                                                                                                                                                                      |                                                                                                                                                                                                          |                9 |             13 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                          | cpu/reset                                                                                                                                                                                                |               12 |             16 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u2_ex_stage/cpu_resetn_reg_0[0]                                                                                                                                                                      | u_confreg/p_0_in                                                                                                                                                                                         |                3 |             16 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                          | u_confreg/key_count0                                                                                                                                                                                     |                5 |             20 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                          | u_confreg/step0_count0                                                                                                                                                                                   |                5 |             20 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                          | u_confreg/step1_count0                                                                                                                                                                                   |                5 |             20 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u4_wb_stage/wen0_vec[27]                                                                                                                                                                             |                                                                                                                                                                                                          |               22 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u4_wb_stage/wen0_vec[17]                                                                                                                                                                             |                                                                                                                                                                                                          |               15 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u4_wb_stage/wen0_vec[24]                                                                                                                                                                             |                                                                                                                                                                                                          |               21 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u4_wb_stage/c0_badvaddr0                                                                                                                                                                             |                                                                                                                                                                                                          |               10 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u4_wb_stage/wen0_vec[16]                                                                                                                                                                             |                                                                                                                                                                                                          |               24 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u2_ex_stage/cpu_resetn_reg_1[0]                                                                                                                                                                      |                                                                                                                                                                                                          |                8 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u2_ex_stage/cpu_resetn_reg_0[0]                                                                                                                                                                      |                                                                                                                                                                                                          |               10 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u2_ex_stage/cr0[31]_i_5_1[0]                                                                                                                                                                         | u_confreg/p_0_in                                                                                                                                                                                         |                9 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u2_ex_stage/cr1[31]_i_4_0[0]                                                                                                                                                                         | u_confreg/p_0_in                                                                                                                                                                                         |               12 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u2_ex_stage/cr1[31]_i_4_2[0]                                                                                                                                                                         | u_confreg/p_0_in                                                                                                                                                                                         |               12 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u2_ex_stage/cr1[31]_i_4_1[0]                                                                                                                                                                         | u_confreg/p_0_in                                                                                                                                                                                         |               12 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u2_ex_stage/led_rg0_data[31]_i_4_1[0]                                                                                                                                                                | u_confreg/p_0_in                                                                                                                                                                                         |                7 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u3_mem_stage/reset_reg[0]                                                                                                                                                                            | cpu/u3_mem_stage/SR[0]                                                                                                                                                                                   |                6 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u2_ex_stage/led_rg0_data[31]_i_3_0[0]                                                                                                                                                                | u_confreg/p_0_in                                                                                                                                                                                         |                7 |             32 |
|  pll.clk_pll/inst/cpu_clk   | bridge_1x2/conf_req                                                                                                                                                                                      | u_confreg/p_0_in                                                                                                                                                                                         |               14 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u2_ex_stage/hi_r                                                                                                                                                                                     |                                                                                                                                                                                                          |               12 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u2_ex_stage/lo_r                                                                                                                                                                                     |                                                                                                                                                                                                          |               19 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u3_mem_stage/rsbus_r_reg[92]_5[0]                                                                                                                                                                    | cpu/reset                                                                                                                                                                                                |                9 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u1_id_stage/E[0]                                                                                                                                                                                     | cpu/reset                                                                                                                                                                                                |               22 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u3_mem_stage/rsbus_r_reg[92]_3[0]                                                                                                                                                                    |                                                                                                                                                                                                          |               11 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u0_if_stage/ds_inst_r0                                                                                                                                                                               | cpu/u0_if_stage/fs_valid_r_reg_0                                                                                                                                                                         |                9 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u0_if_stage/addr                                                                                                                                                                                     |                                                                                                                                                                                                          |               11 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u2_ex_stage/rsbus_r_reg[104]_i_2_2[0]                                                                                                                                                                | u_confreg/p_0_in                                                                                                                                                                                         |               11 |             32 |
|  pll.clk_pll/inst/timer_clk |                                                                                                                                                                                                          | u_confreg/p_0_in                                                                                                                                                                                         |                8 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u2_ex_stage/rsbus_r_reg[104]_i_2_5[0]                                                                                                                                                                | u_confreg/p_0_in                                                                                                                                                                                         |               17 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u2_ex_stage/rsbus_r_reg[104]_i_2_0[0]                                                                                                                                                                | u_confreg/p_0_in                                                                                                                                                                                         |               13 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u2_ex_stage/rsbus_r_reg[104]_i_2_1[0]                                                                                                                                                                | u_confreg/p_0_in                                                                                                                                                                                         |               13 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u3_mem_stage/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                          |                9 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u4_wb_stage/wen0_vec[2]                                                                                                                                                                              |                                                                                                                                                                                                          |               25 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u4_wb_stage/wen0_vec[3]                                                                                                                                                                              |                                                                                                                                                                                                          |               16 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u4_wb_stage/wen0_vec[4]                                                                                                                                                                              |                                                                                                                                                                                                          |               25 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u4_wb_stage/wen0_vec[10]                                                                                                                                                                             |                                                                                                                                                                                                          |               25 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u4_wb_stage/wen0_vec[11]                                                                                                                                                                             |                                                                                                                                                                                                          |               21 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u4_wb_stage/wen0_vec[12]                                                                                                                                                                             |                                                                                                                                                                                                          |               31 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u4_wb_stage/wen0_vec[6]                                                                                                                                                                              |                                                                                                                                                                                                          |               16 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u4_wb_stage/wen0_vec[7]                                                                                                                                                                              |                                                                                                                                                                                                          |               26 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u4_wb_stage/wen0_vec[13]                                                                                                                                                                             |                                                                                                                                                                                                          |               19 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u4_wb_stage/wen0_vec[14]                                                                                                                                                                             |                                                                                                                                                                                                          |               14 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u4_wb_stage/wen0_vec[15]                                                                                                                                                                             |                                                                                                                                                                                                          |               23 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u4_wb_stage/wen0_vec[8]                                                                                                                                                                              |                                                                                                                                                                                                          |               24 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u4_wb_stage/wen0_vec[0]                                                                                                                                                                              |                                                                                                                                                                                                          |               25 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u4_wb_stage/wen0_vec[1]                                                                                                                                                                              |                                                                                                                                                                                                          |               21 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u4_wb_stage/wen0_vec[5]                                                                                                                                                                              |                                                                                                                                                                                                          |               20 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u4_wb_stage/wen0_vec[9]                                                                                                                                                                              |                                                                                                                                                                                                          |               10 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u4_wb_stage/wen0_vec[19]                                                                                                                                                                             |                                                                                                                                                                                                          |               17 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u4_wb_stage/wen0_vec[28]                                                                                                                                                                             |                                                                                                                                                                                                          |               27 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u4_wb_stage/wen0_vec[18]                                                                                                                                                                             |                                                                                                                                                                                                          |               27 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u4_wb_stage/wen0_vec[21]                                                                                                                                                                             |                                                                                                                                                                                                          |               18 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u4_wb_stage/wen0_vec[22]                                                                                                                                                                             |                                                                                                                                                                                                          |               14 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u4_wb_stage/wen0_vec[20]                                                                                                                                                                             |                                                                                                                                                                                                          |               24 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u4_wb_stage/wen0_vec[29]                                                                                                                                                                             |                                                                                                                                                                                                          |               16 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u4_wb_stage/wen0_vec[26]                                                                                                                                                                             |                                                                                                                                                                                                          |               25 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u4_wb_stage/wen0_vec[23]                                                                                                                                                                             |                                                                                                                                                                                                          |               20 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u4_wb_stage/ws_valid_r_reg_2[0]                                                                                                                                                                      | cpu/reset                                                                                                                                                                                                |               15 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u4_wb_stage/wen0_vec[25]                                                                                                                                                                             |                                                                                                                                                                                                          |               18 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u4_wb_stage/wen0_vec[30]                                                                                                                                                                             |                                                                                                                                                                                                          |               20 |             32 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                          | cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/first_q   |                9 |             33 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                          | cpu/u2_ex_stage/u1_div_unsigned/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/first_q |                9 |             33 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u2_ex_stage/E[0]                                                                                                                                                                                     | u_confreg/p_0_in                                                                                                                                                                                         |               12 |             34 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u2_ex_stage/led_rg0_data[31]_i_4_0[0]                                                                                                                                                                | u_confreg/p_0_in                                                                                                                                                                                         |                9 |             34 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u3_mem_stage/mstatus[39]                                                                                                                                                                             |                                                                                                                                                                                                          |               21 |             46 |
|  pll.clk_pll/inst/cpu_clk   | u_data_sram_wrap/buf_rdata_reg_0_3_0_5_i_1__0_n_0                                                                                                                                                        |                                                                                                                                                                                                          |                6 |             48 |
|  pll.clk_pll/inst/cpu_clk   | u_inst_sram_wrap/buf_rdata_reg_0_3_0_5_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                          |                6 |             48 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u0_if_stage/ds_inst_r0                                                                                                                                                                               |                                                                                                                                                                                                          |               25 |             65 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                          | u_confreg/p_0_in                                                                                                                                                                                         |               20 |             66 |
|  pll.clk_pll/inst/timer_clk |                                                                                                                                                                                                          |                                                                                                                                                                                                          |               12 |             67 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u2_ex_stage/u1_div_unsigned/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[0].del_ce/first_q |                                                                                                                                                                                                          |               30 |            112 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[0].del_ce/first_q   |                                                                                                                                                                                                          |               22 |            114 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u2_ex_stage/rsbus[80]                                                                                                                                                                                |                                                                                                                                                                                                          |               67 |            151 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u1_id_stage/issue_r0                                                                                                                                                                                 |                                                                                                                                                                                                          |               79 |            173 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/first_q   |                                                                                                                                                                                                          |               56 |            273 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u2_ex_stage/u1_div_unsigned/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/first_q |                                                                                                                                                                                                          |               64 |            273 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                          |                                                                                                                                                                                                          |              228 |            741 |
+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


