{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555047206614 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555047206623 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 11 23:33:26 2019 " "Processing started: Thu Apr 11 23:33:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555047206623 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555047206623 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DonkeyKong -c DonkeyKong " "Command: quartus_map --read_settings_files=on --write_settings_files=off DonkeyKong -c DonkeyKong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555047206623 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1555047208903 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1555047208903 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test_alu32_v.sv(48) " "Verilog HDL warning at test_alu32_v.sv(48): extended using \"x\" or \"z\"" {  } { { "test_alu32_v.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/test_alu32_v.sv" 48 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1555047242213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_alu32_v.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_alu32_v.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_alu32_v " "Found entity 1: test_alu32_v" {  } { { "test_alu32_v.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/test_alu32_v.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555047242221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555047242221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555047242241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555047242241 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(26) " "Verilog HDL warning at decoder.sv(26): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/decoder.sv" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1555047242254 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(40) " "Verilog HDL warning at decoder.sv(40): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/decoder.sv" 40 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1555047242256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "decoder.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555047242261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555047242261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555047242280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555047242280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555047242299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555047242299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condlogic.sv 2 2 " "Found 2 design units, including 2 entities, in source file condlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CondLogic " "Found entity 1: CondLogic" {  } { { "condlogic.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/condlogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555047242325 ""} { "Info" "ISGN_ENTITY_NAME" "2 CondCheck " "Found entity 2: CondCheck" {  } { { "condlogic.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/condlogic.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555047242325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555047242325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm " "Found entity 1: arm" {  } { { "arm.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/arm.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555047242341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555047242341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sprite/pizzamem.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/sprite/pizzamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pizzaMem " "Found entity 1: pizzaMem" {  } { { "VGA/sprite/pizzaMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/pizzaMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555047242365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555047242365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sprite/mariomovemem.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/sprite/mariomovemem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 marioMoveMem " "Found entity 1: marioMoveMem" {  } { { "VGA/sprite/marioMoveMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/marioMoveMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555047242391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555047242391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sprite/mariomem.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/sprite/mariomem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 marioMem " "Found entity 1: marioMem" {  } { { "VGA/sprite/marioMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/marioMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555047242472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555047242472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sprite/mariojumpmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/sprite/mariojumpmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 marioJumpMem " "Found entity 1: marioJumpMem" {  } { { "VGA/sprite/marioJumpMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/marioJumpMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555047242504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555047242504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sprite/dkstandmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/sprite/dkstandmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dkStandMem " "Found entity 1: dkStandMem" {  } { { "VGA/sprite/dkStandMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/dkStandMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555047242530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555047242530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sprite/dksidemem.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/sprite/dksidemem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dkSideMem " "Found entity 1: dkSideMem" {  } { { "VGA/sprite/dkSideMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/dkSideMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555047242558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555047242558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sprite/barmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/sprite/barmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 barMem " "Found entity 1: barMem" {  } { { "VGA/sprite/barMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/barMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555047242578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555047242578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sprite/barillmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/sprite/barillmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 barrilMem " "Found entity 1: barrilMem" {  } { { "VGA/sprite/barillMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/barillMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555047242607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555047242607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA/VGA_Controller.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/VGA_Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555047242626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555047242626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/system.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/system.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "VGA/system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/system.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555047242645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555047242645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/pizza_pos.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/pizza_pos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pizza_pos " "Found entity 1: pizza_pos" {  } { { "VGA/pizza_pos.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/pizza_pos.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555047242662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555047242662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/mux_colors.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/mux_colors.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_colors " "Found entity 1: mux_colors" {  } { { "VGA/mux_colors.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/mux_colors.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555047242682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555047242682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/mario_pos.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/mario_pos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mario_pos " "Found entity 1: mario_pos" {  } { { "VGA/mario_pos.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/mario_pos.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555047242698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555047242698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/map.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/map.sv" { { "Info" "ISGN_ENTITY_NAME" "1 map " "Found entity 1: map" {  } { { "VGA/map.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/map.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555047242728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555047242728 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "draw.sv(5) " "Verilog HDL warning at draw.sv(5): extended using \"x\" or \"z\"" {  } { { "VGA/draw.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/draw.sv" 5 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1555047242740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/draw.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/draw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 draw " "Found entity 1: draw" {  } { { "VGA/draw.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/draw.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555047242749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555047242749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/dk_pos.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/dk_pos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dk_pos " "Found entity 1: dk_pos" {  } { { "VGA/dk_pos.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/dk_pos.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555047242769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555047242769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/barril_pos.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/barril_pos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 barril_pos " "Found entity 1: barril_pos" {  } { { "VGA/barril_pos.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/barril_pos.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555047242790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555047242790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "testbench/top.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/testbench/top.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555047242822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555047242822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench/testbench.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/testbench/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555047242845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555047242845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "testbench/imem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/testbench/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555047242861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555047242861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "testbench/dmem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/testbench/dmem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555047242879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555047242879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/top_keyboard.sv 1 1 " "Found 1 design units, including 1 entities, in source file ps2/top_keyboard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_keyboard " "Found entity 1: top_keyboard" {  } { { "PS2/top_keyboard.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/PS2/top_keyboard.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555047242896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555047242896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/sevenseg.sv 1 1 " "Found 1 design units, including 1 entities, in source file ps2/sevenseg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "PS2/sevenseg.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/PS2/sevenseg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555047242911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555047242911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/keyboard.sv 1 1 " "Found 1 design units, including 1 entities, in source file ps2/keyboard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Keyboard " "Found entity 1: Keyboard" {  } { { "PS2/Keyboard.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/PS2/Keyboard.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555047242933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555047242933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genericbuildingblocks/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file genericbuildingblocks/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "genericBuildingBlocks/regfile.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/genericBuildingBlocks/regfile.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555047242958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555047242958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genericbuildingblocks/reg_sprite.sv 1 1 " "Found 1 design units, including 1 entities, in source file genericbuildingblocks/reg_sprite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_sprite " "Found entity 1: reg_sprite" {  } { { "genericBuildingBlocks/reg_sprite.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/genericBuildingBlocks/reg_sprite.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555047242978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555047242978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genericbuildingblocks/mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file genericbuildingblocks/mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "genericBuildingBlocks/mux2.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/genericBuildingBlocks/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555047242996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555047242996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genericbuildingblocks/full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file genericbuildingblocks/full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "genericBuildingBlocks/full_adder.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/genericBuildingBlocks/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555047243021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555047243021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genericbuildingblocks/flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file genericbuildingblocks/flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "genericBuildingBlocks/flopr.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/genericBuildingBlocks/flopr.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555047243043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555047243043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genericbuildingblocks/flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file genericbuildingblocks/flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "genericBuildingBlocks/flopenr.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/genericBuildingBlocks/flopenr.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555047243071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555047243071 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.sv(12) " "Verilog HDL warning at extend.sv(12): extended using \"x\" or \"z\"" {  } { { "genericBuildingBlocks/extend.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/genericBuildingBlocks/extend.sv" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1555047243080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genericbuildingblocks/extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file genericbuildingblocks/extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "genericBuildingBlocks/extend.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/genericBuildingBlocks/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555047243090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555047243090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genericbuildingblocks/deco2b.sv 1 1 " "Found 1 design units, including 1 entities, in source file genericbuildingblocks/deco2b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deco2b " "Found entity 1: deco2b" {  } { { "genericBuildingBlocks/deco2b.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/genericBuildingBlocks/deco2b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555047243140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555047243140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genericbuildingblocks/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file genericbuildingblocks/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "genericBuildingBlocks/adder.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/genericBuildingBlocks/adder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555047243173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555047243173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu32.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu32 " "Found entity 1: alu32" {  } { { "ALU/alu32.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/ALU/alu32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555047243195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555047243195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "ALU/alu_tb.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/ALU/alu_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555047243214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555047243214 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.sv(38) " "Verilog HDL Instantiation warning at main.sv(38): instance has no name" {  } { { "main.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/main.sv" 38 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1555047243222 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1555047243588 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 main.sv(32) " "Verilog HDL assignment warning at main.sv(32): truncated value with size 32 to match size of target (1)" {  } { { "main.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/main.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555047243592 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm arm:ARM " "Elaborating entity \"arm\" for hierarchy \"arm:ARM\"" {  } { { "main.sv" "ARM" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/main.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555047243597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller arm:ARM\|controller:c " "Elaborating entity \"controller\" for hierarchy \"arm:ARM\|controller:c\"" {  } { { "arm.sv" "c" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/arm.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555047243606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder arm:ARM\|controller:c\|Decoder:dec " "Elaborating entity \"Decoder\" for hierarchy \"arm:ARM\|controller:c\|Decoder:dec\"" {  } { { "controller.sv" "dec" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/controller.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555047243610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CondLogic arm:ARM\|controller:c\|CondLogic:cl " "Elaborating entity \"CondLogic\" for hierarchy \"arm:ARM\|controller:c\|CondLogic:cl\"" {  } { { "controller.sv" "cl" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/controller.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555047243615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr arm:ARM\|controller:c\|CondLogic:cl\|flopenr:flagreg1 " "Elaborating entity \"flopenr\" for hierarchy \"arm:ARM\|controller:c\|CondLogic:cl\|flopenr:flagreg1\"" {  } { { "condlogic.sv" "flagreg1" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/condlogic.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555047243628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CondCheck arm:ARM\|controller:c\|CondLogic:cl\|CondCheck:cc " "Elaborating entity \"CondCheck\" for hierarchy \"arm:ARM\|controller:c\|CondLogic:cl\|CondCheck:cc\"" {  } { { "condlogic.sv" "cc" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/condlogic.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555047243645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath arm:ARM\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"arm:ARM\|datapath:dp\"" {  } { { "arm.sv" "dp" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/arm.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555047243655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 arm:ARM\|datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"arm:ARM\|datapath:dp\|mux2:pcmux\"" {  } { { "datapath.sv" "pcmux" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/datapath.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555047243710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr arm:ARM\|datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"arm:ARM\|datapath:dp\|flopr:pcreg\"" {  } { { "datapath.sv" "pcreg" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/datapath.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555047243728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder arm:ARM\|datapath:dp\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"arm:ARM\|datapath:dp\|adder:pcadd1\"" {  } { { "datapath.sv" "pcadd1" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/datapath.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555047243738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 arm:ARM\|datapath:dp\|mux2:ra1mux " "Elaborating entity \"mux2\" for hierarchy \"arm:ARM\|datapath:dp\|mux2:ra1mux\"" {  } { { "datapath.sv" "ra1mux" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/datapath.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555047243758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile arm:ARM\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"arm:ARM\|datapath:dp\|regfile:rf\"" {  } { { "datapath.sv" "rf" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/datapath.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555047243776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend arm:ARM\|datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"arm:ARM\|datapath:dp\|extend:ext\"" {  } { { "datapath.sv" "ext" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/datapath.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555047243798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu32 arm:ARM\|datapath:dp\|alu32:alu " "Elaborating entity \"alu32\" for hierarchy \"arm:ARM\|datapath:dp\|alu32:alu\"" {  } { { "datapath.sv" "alu" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/datapath.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555047243824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:imem " "Elaborating entity \"imem\" for hierarchy \"imem:imem\"" {  } { { "main.sv" "imem" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/main.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555047243844 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2 0 63 imem.sv(5) " "Verilog HDL warning at imem.sv(5): number of words (2) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "testbench/imem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/testbench/imem.sv" 5 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1555047243848 "|main|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 imem.sv(3) " "Net \"RAM.data_a\" at imem.sv(3) has no driver or initial value, using a default initial value '0'" {  } { { "testbench/imem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/testbench/imem.sv" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555047243879 "|main|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 imem.sv(3) " "Net \"RAM.waddr_a\" at imem.sv(3) has no driver or initial value, using a default initial value '0'" {  } { { "testbench/imem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/testbench/imem.sv" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555047243880 "|main|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 imem.sv(3) " "Net \"RAM.we_a\" at imem.sv(3) has no driver or initial value, using a default initial value '0'" {  } { { "testbench/imem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/testbench/imem.sv" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555047243880 "|main|imem:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:dmem " "Elaborating entity \"dmem\" for hierarchy \"dmem:dmem\"" {  } { { "main.sv" "dmem" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/main.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555047243957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_sprite reg_sprite:comb_6 " "Elaborating entity \"reg_sprite\" for hierarchy \"reg_sprite:comb_6\"" {  } { { "main.sv" "comb_6" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/main.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555047244020 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rf\[1\] 0 reg_sprite.sv(6) " "Net \"rf\[1\]\" at reg_sprite.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "genericBuildingBlocks/reg_sprite.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/genericBuildingBlocks/reg_sprite.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555047244022 "|main|reg_sprite:comb_6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system system:VGA " "Elaborating entity \"system\" for hierarchy \"system:VGA\"" {  } { { "main.sv" "VGA" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/main.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555047244072 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 system.sv(55) " "Verilog HDL assignment warning at system.sv(55): truncated value with size 32 to match size of target (10)" {  } { { "VGA/system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/system.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555047244074 "|main|system:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 system.sv(56) " "Verilog HDL assignment warning at system.sv(56): truncated value with size 32 to match size of target (10)" {  } { { "VGA/system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/system.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555047244074 "|main|system:VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw system:VGA\|draw:Draw " "Elaborating entity \"draw\" for hierarchy \"system:VGA\|draw:Draw\"" {  } { { "VGA/system.sv" "Draw" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/system.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555047244120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "map system:VGA\|map:Map " "Elaborating entity \"map\" for hierarchy \"system:VGA\|map:Map\"" {  } { { "VGA/system.sv" "Map" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/system.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555047244162 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 map.sv(9) " "Verilog HDL assignment warning at map.sv(9): truncated value with size 32 to match size of target (1)" {  } { { "VGA/map.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/map.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555047244163 "|main|system:VGA|map:Map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 map.sv(13) " "Verilog HDL assignment warning at map.sv(13): truncated value with size 32 to match size of target (10)" {  } { { "VGA/map.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/map.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555047244163 "|main|system:VGA|map:Map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 map.sv(14) " "Verilog HDL assignment warning at map.sv(14): truncated value with size 32 to match size of target (10)" {  } { { "VGA/map.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/map.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555047244163 "|main|system:VGA|map:Map"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barMem system:VGA\|map:Map\|barMem:barra " "Elaborating entity \"barMem\" for hierarchy \"system:VGA\|map:Map\|barMem:barra\"" {  } { { "VGA/map.sv" "barra" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/map.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555047244201 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 barMem.sv(20) " "Net \"RAM.waddr_a\" at barMem.sv(20) has no driver or initial value, using a default initial value '0'" {  } { { "VGA/sprite/barMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/barMem.sv" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555047244245 "|main|system:VGA|map:Map|barMem:barra"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 barMem.sv(20) " "Net \"RAM.data_a\" at barMem.sv(20) has no driver or initial value, using a default initial value '0'" {  } { { "VGA/sprite/barMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/barMem.sv" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555047244245 "|main|system:VGA|map:Map|barMem:barra"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 barMem.sv(20) " "Net \"RAM.we_a\" at barMem.sv(20) has no driver or initial value, using a default initial value '0'" {  } { { "VGA/sprite/barMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/barMem.sv" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555047244245 "|main|system:VGA|map:Map|barMem:barra"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mario_pos system:VGA\|mario_pos:Mario " "Elaborating entity \"mario_pos\" for hierarchy \"system:VGA\|mario_pos:Mario\"" {  } { { "VGA/system.sv" "Mario" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/system.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555047244281 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mario_pos.sv(10) " "Verilog HDL assignment warning at mario_pos.sv(10): truncated value with size 32 to match size of target (10)" {  } { { "VGA/mario_pos.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/mario_pos.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555047244283 "|main|system:VGA|mario_pos:Mario"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mario_pos.sv(11) " "Verilog HDL assignment warning at mario_pos.sv(11): truncated value with size 32 to match size of target (10)" {  } { { "VGA/mario_pos.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/mario_pos.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555047244284 "|main|system:VGA|mario_pos:Mario"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mario_pos.sv(13) " "Verilog HDL assignment warning at mario_pos.sv(13): truncated value with size 32 to match size of target (1)" {  } { { "VGA/mario_pos.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/mario_pos.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555047244284 "|main|system:VGA|mario_pos:Mario"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mario_pos.sv(14) " "Verilog HDL assignment warning at mario_pos.sv(14): truncated value with size 32 to match size of target (1)" {  } { { "VGA/mario_pos.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/mario_pos.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555047244284 "|main|system:VGA|mario_pos:Mario"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "marioMem system:VGA\|mario_pos:Mario\|marioMem:mario " "Elaborating entity \"marioMem\" for hierarchy \"system:VGA\|mario_pos:Mario\|marioMem:mario\"" {  } { { "VGA/mario_pos.sv" "mario" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/mario_pos.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555047244363 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 marioMem.sv(35) " "Net \"RAM.data_a\" at marioMem.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "VGA/sprite/marioMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/marioMem.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555047244477 "|main|system:VGA|mario_pos:Mario|marioMem:mario"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 marioMem.sv(35) " "Net \"RAM.waddr_a\" at marioMem.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "VGA/sprite/marioMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/marioMem.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555047244478 "|main|system:VGA|mario_pos:Mario|marioMem:mario"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 marioMem.sv(35) " "Net \"RAM.we_a\" at marioMem.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "VGA/sprite/marioMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/marioMem.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555047244478 "|main|system:VGA|mario_pos:Mario|marioMem:mario"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "marioMoveMem system:VGA\|mario_pos:Mario\|marioMoveMem:marioMove " "Elaborating entity \"marioMoveMem\" for hierarchy \"system:VGA\|mario_pos:Mario\|marioMoveMem:marioMove\"" {  } { { "VGA/mario_pos.sv" "marioMove" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/mario_pos.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555047244505 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 marioMoveMem.sv(35) " "Net \"RAM.data_a\" at marioMoveMem.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "VGA/sprite/marioMoveMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/marioMoveMem.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555047244523 "|main|system:VGA|mario_pos:Mario|marioMoveMem:marioMove"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 marioMoveMem.sv(35) " "Net \"RAM.waddr_a\" at marioMoveMem.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "VGA/sprite/marioMoveMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/marioMoveMem.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555047244523 "|main|system:VGA|mario_pos:Mario|marioMoveMem:marioMove"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 marioMoveMem.sv(35) " "Net \"RAM.we_a\" at marioMoveMem.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "VGA/sprite/marioMoveMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/marioMoveMem.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555047244523 "|main|system:VGA|mario_pos:Mario|marioMoveMem:marioMove"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "marioJumpMem system:VGA\|mario_pos:Mario\|marioJumpMem:marioJump " "Elaborating entity \"marioJumpMem\" for hierarchy \"system:VGA\|mario_pos:Mario\|marioJumpMem:marioJump\"" {  } { { "VGA/mario_pos.sv" "marioJump" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/mario_pos.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555047244625 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 marioJumpMem.sv(35) " "Net \"RAM.data_a\" at marioJumpMem.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "VGA/sprite/marioJumpMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/marioJumpMem.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555047244645 "|main|system:VGA|mario_pos:Mario|marioJumpMem:marioJump"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 marioJumpMem.sv(35) " "Net \"RAM.waddr_a\" at marioJumpMem.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "VGA/sprite/marioJumpMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/marioJumpMem.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555047244645 "|main|system:VGA|mario_pos:Mario|marioJumpMem:marioJump"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 marioJumpMem.sv(35) " "Net \"RAM.we_a\" at marioJumpMem.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "VGA/sprite/marioJumpMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/marioJumpMem.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555047244645 "|main|system:VGA|mario_pos:Mario|marioJumpMem:marioJump"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pizza_pos system:VGA\|pizza_pos:Pizza " "Elaborating entity \"pizza_pos\" for hierarchy \"system:VGA\|pizza_pos:Pizza\"" {  } { { "VGA/system.sv" "Pizza" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/system.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555047244689 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pizza_pos.sv(9) " "Verilog HDL assignment warning at pizza_pos.sv(9): truncated value with size 32 to match size of target (10)" {  } { { "VGA/pizza_pos.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/pizza_pos.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555047244690 "|main|system:VGA|pizza_pos:Pizza"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pizza_pos.sv(10) " "Verilog HDL assignment warning at pizza_pos.sv(10): truncated value with size 32 to match size of target (10)" {  } { { "VGA/pizza_pos.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/pizza_pos.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555047244690 "|main|system:VGA|pizza_pos:Pizza"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pizza_pos.sv(12) " "Verilog HDL assignment warning at pizza_pos.sv(12): truncated value with size 32 to match size of target (1)" {  } { { "VGA/pizza_pos.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/pizza_pos.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555047244690 "|main|system:VGA|pizza_pos:Pizza"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pizza_pos.sv(13) " "Verilog HDL assignment warning at pizza_pos.sv(13): truncated value with size 32 to match size of target (1)" {  } { { "VGA/pizza_pos.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/pizza_pos.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555047244690 "|main|system:VGA|pizza_pos:Pizza"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pizzaMem system:VGA\|pizza_pos:Pizza\|pizzaMem:Pizza " "Elaborating entity \"pizzaMem\" for hierarchy \"system:VGA\|pizza_pos:Pizza\|pizzaMem:Pizza\"" {  } { { "VGA/pizza_pos.sv" "Pizza" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/pizza_pos.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555047244729 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 pizzaMem.sv(34) " "Net \"RAM.data_a\" at pizzaMem.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "VGA/sprite/pizzaMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/pizzaMem.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555047244759 "|main|system:VGA|pizza_pos:Pizza|pizzaMem:Pizza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 pizzaMem.sv(34) " "Net \"RAM.waddr_a\" at pizzaMem.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "VGA/sprite/pizzaMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/pizzaMem.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555047244759 "|main|system:VGA|pizza_pos:Pizza|pizzaMem:Pizza"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 pizzaMem.sv(34) " "Net \"RAM.we_a\" at pizzaMem.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "VGA/sprite/pizzaMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/pizzaMem.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555047244759 "|main|system:VGA|pizza_pos:Pizza|pizzaMem:Pizza"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barril_pos system:VGA\|barril_pos:Barril " "Elaborating entity \"barril_pos\" for hierarchy \"system:VGA\|barril_pos:Barril\"" {  } { { "VGA/system.sv" "Barril" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/system.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555047244837 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 barril_pos.sv(9) " "Verilog HDL assignment warning at barril_pos.sv(9): truncated value with size 32 to match size of target (10)" {  } { { "VGA/barril_pos.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/barril_pos.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555047244838 "|main|system:VGA|barril_pos:Barril"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 barril_pos.sv(10) " "Verilog HDL assignment warning at barril_pos.sv(10): truncated value with size 32 to match size of target (10)" {  } { { "VGA/barril_pos.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/barril_pos.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555047244838 "|main|system:VGA|barril_pos:Barril"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 barril_pos.sv(12) " "Verilog HDL assignment warning at barril_pos.sv(12): truncated value with size 32 to match size of target (1)" {  } { { "VGA/barril_pos.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/barril_pos.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555047244838 "|main|system:VGA|barril_pos:Barril"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 barril_pos.sv(13) " "Verilog HDL assignment warning at barril_pos.sv(13): truncated value with size 32 to match size of target (1)" {  } { { "VGA/barril_pos.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/barril_pos.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555047244838 "|main|system:VGA|barril_pos:Barril"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrilMem system:VGA\|barril_pos:Barril\|barrilMem:Barril " "Elaborating entity \"barrilMem\" for hierarchy \"system:VGA\|barril_pos:Barril\|barrilMem:Barril\"" {  } { { "VGA/barril_pos.sv" "Barril" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/barril_pos.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555047244902 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 barillMem.sv(19) " "Net \"RAM.data_a\" at barillMem.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "VGA/sprite/barillMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/barillMem.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555047244923 "|main|system:VGA|barril_pos:Barril|barrilMem:Barril"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 barillMem.sv(19) " "Net \"RAM.waddr_a\" at barillMem.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "VGA/sprite/barillMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/barillMem.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555047244923 "|main|system:VGA|barril_pos:Barril|barrilMem:Barril"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 barillMem.sv(19) " "Net \"RAM.we_a\" at barillMem.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "VGA/sprite/barillMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/barillMem.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555047244923 "|main|system:VGA|barril_pos:Barril|barrilMem:Barril"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dk_pos system:VGA\|dk_pos:DK " "Elaborating entity \"dk_pos\" for hierarchy \"system:VGA\|dk_pos:DK\"" {  } { { "VGA/system.sv" "DK" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/system.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555047244957 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dk_pos.sv(10) " "Verilog HDL assignment warning at dk_pos.sv(10): truncated value with size 32 to match size of target (10)" {  } { { "VGA/dk_pos.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/dk_pos.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555047244958 "|main|system:VGA|dk_pos:DK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dk_pos.sv(11) " "Verilog HDL assignment warning at dk_pos.sv(11): truncated value with size 32 to match size of target (10)" {  } { { "VGA/dk_pos.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/dk_pos.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555047244958 "|main|system:VGA|dk_pos:DK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dk_pos.sv(13) " "Verilog HDL assignment warning at dk_pos.sv(13): truncated value with size 32 to match size of target (1)" {  } { { "VGA/dk_pos.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/dk_pos.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555047244959 "|main|system:VGA|dk_pos:DK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dk_pos.sv(14) " "Verilog HDL assignment warning at dk_pos.sv(14): truncated value with size 32 to match size of target (1)" {  } { { "VGA/dk_pos.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/dk_pos.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555047244959 "|main|system:VGA|dk_pos:DK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dkStandMem system:VGA\|dk_pos:DK\|dkStandMem:dk " "Elaborating entity \"dkStandMem\" for hierarchy \"system:VGA\|dk_pos:DK\|dkStandMem:dk\"" {  } { { "VGA/dk_pos.sv" "dk" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/dk_pos.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555047245017 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 dkStandMem.sv(35) " "Net \"RAM.data_a\" at dkStandMem.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "VGA/sprite/dkStandMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/dkStandMem.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555047245075 "|main|system:VGA|dk_pos:DK|dkStandMem:dk"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 dkStandMem.sv(35) " "Net \"RAM.waddr_a\" at dkStandMem.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "VGA/sprite/dkStandMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/dkStandMem.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555047245075 "|main|system:VGA|dk_pos:DK|dkStandMem:dk"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 dkStandMem.sv(35) " "Net \"RAM.we_a\" at dkStandMem.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "VGA/sprite/dkStandMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/dkStandMem.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555047245076 "|main|system:VGA|dk_pos:DK|dkStandMem:dk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dkSideMem system:VGA\|dk_pos:DK\|dkSideMem:dkSide " "Elaborating entity \"dkSideMem\" for hierarchy \"system:VGA\|dk_pos:DK\|dkSideMem:dkSide\"" {  } { { "VGA/dk_pos.sv" "dkSide" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/dk_pos.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555047245112 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 dkSideMem.sv(35) " "Net \"RAM.data_a\" at dkSideMem.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "VGA/sprite/dkSideMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/dkSideMem.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555047245162 "|main|system:VGA|dk_pos:DK|dkSideMem:dkSide"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 dkSideMem.sv(35) " "Net \"RAM.waddr_a\" at dkSideMem.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "VGA/sprite/dkSideMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/dkSideMem.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555047245162 "|main|system:VGA|dk_pos:DK|dkSideMem:dkSide"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 dkSideMem.sv(35) " "Net \"RAM.we_a\" at dkSideMem.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "VGA/sprite/dkSideMem.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/dkSideMem.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555047245162 "|main|system:VGA|dk_pos:DK|dkSideMem:dkSide"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_colors system:VGA\|mux_colors:mc " "Elaborating entity \"mux_colors\" for hierarchy \"system:VGA\|mux_colors:mc\"" {  } { { "VGA/system.sv" "mc" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/system.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555047245194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller system:VGA\|VGA_Controller:vga " "Elaborating entity \"VGA_Controller\" for hierarchy \"system:VGA\|VGA_Controller:vga\"" {  } { { "VGA/system.sv" "vga" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/system.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555047245261 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_Controller.sv(68) " "Verilog HDL assignment warning at VGA_Controller.sv(68): truncated value with size 32 to match size of target (8)" {  } { { "VGA/VGA_Controller.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/VGA_Controller.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555047245263 "|main|system:VGA|VGA_Controller:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_Controller.sv(72) " "Verilog HDL assignment warning at VGA_Controller.sv(72): truncated value with size 32 to match size of target (8)" {  } { { "VGA/VGA_Controller.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/VGA_Controller.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555047245263 "|main|system:VGA|VGA_Controller:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_Controller.sv(75) " "Verilog HDL assignment warning at VGA_Controller.sv(75): truncated value with size 32 to match size of target (8)" {  } { { "VGA/VGA_Controller.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/VGA_Controller.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555047245263 "|main|system:VGA|VGA_Controller:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.sv(93) " "Verilog HDL assignment warning at VGA_Controller.sv(93): truncated value with size 32 to match size of target (10)" {  } { { "VGA/VGA_Controller.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/VGA_Controller.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555047245263 "|main|system:VGA|VGA_Controller:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.sv(121) " "Verilog HDL assignment warning at VGA_Controller.sv(121): truncated value with size 32 to match size of target (10)" {  } { { "VGA/VGA_Controller.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/VGA_Controller.sv" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555047245265 "|main|system:VGA|VGA_Controller:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keyboard Keyboard:kb " "Elaborating entity \"Keyboard\" for hierarchy \"Keyboard:kb\"" {  } { { "main.sv" "kb" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/main.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555047245303 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ARROW_LEFT Keyboard.sv(16) " "Verilog HDL or VHDL warning at Keyboard.sv(16): object \"ARROW_LEFT\" assigned a value but never read" {  } { { "PS2/Keyboard.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/PS2/Keyboard.sv" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555047245304 "|main|Keyboard:kb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ARROW_RIGHT Keyboard.sv(17) " "Verilog HDL or VHDL warning at Keyboard.sv(17): object \"ARROW_RIGHT\" assigned a value but never read" {  } { { "PS2/Keyboard.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/PS2/Keyboard.sv" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555047245304 "|main|Keyboard:kb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EXTENDED Keyboard.sv(18) " "Verilog HDL or VHDL warning at Keyboard.sv(18): object \"EXTENDED\" assigned a value but never read" {  } { { "PS2/Keyboard.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/PS2/Keyboard.sv" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555047245304 "|main|Keyboard:kb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RELEASED Keyboard.sv(19) " "Verilog HDL or VHDL warning at Keyboard.sv(19): object \"RELEASED\" assigned a value but never read" {  } { { "PS2/Keyboard.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/PS2/Keyboard.sv" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555047245341 "|main|Keyboard:kb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Keyboard.sv(46) " "Verilog HDL assignment warning at Keyboard.sv(46): truncated value with size 32 to match size of target (8)" {  } { { "PS2/Keyboard.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/PS2/Keyboard.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555047245342 "|main|Keyboard:kb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Keyboard.sv(58) " "Verilog HDL assignment warning at Keyboard.sv(58): truncated value with size 32 to match size of target (12)" {  } { { "PS2/Keyboard.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/PS2/Keyboard.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555047245342 "|main|Keyboard:kb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Keyboard.sv(72) " "Verilog HDL assignment warning at Keyboard.sv(72): truncated value with size 32 to match size of target (4)" {  } { { "PS2/Keyboard.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/PS2/Keyboard.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555047245342 "|main|Keyboard:kb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Keyboard.sv(119) " "Verilog HDL assignment warning at Keyboard.sv(119): truncated value with size 32 to match size of target (8)" {  } { { "PS2/Keyboard.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/PS2/Keyboard.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555047245345 "|main|Keyboard:kb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Keyboard.sv(121) " "Verilog HDL assignment warning at Keyboard.sv(121): truncated value with size 32 to match size of target (8)" {  } { { "PS2/Keyboard.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/PS2/Keyboard.sv" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555047245346 "|main|Keyboard:kb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg sevenseg:ss1 " "Elaborating entity \"sevenseg\" for hierarchy \"sevenseg:ss1\"" {  } { { "main.sv" "ss1" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/main.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555047245391 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "10 " "Found 10 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "system:VGA\|dk_pos:DK\|dkSideMem:dkSide\|RAM " "RAM logic \"system:VGA\|dk_pos:DK\|dkSideMem:dkSide\|RAM\" is uninferred due to asynchronous read logic" {  } { { "VGA/sprite/dkSideMem.sv" "RAM" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/dkSideMem.sv" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1555047246591 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "system:VGA\|dk_pos:DK\|dkStandMem:dk\|RAM " "RAM logic \"system:VGA\|dk_pos:DK\|dkStandMem:dk\|RAM\" is uninferred due to asynchronous read logic" {  } { { "VGA/sprite/dkStandMem.sv" "RAM" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/dkStandMem.sv" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1555047246591 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "system:VGA\|barril_pos:Barril\|barrilMem:Barril\|RAM " "RAM logic \"system:VGA\|barril_pos:Barril\|barrilMem:Barril\|RAM\" is uninferred due to asynchronous read logic" {  } { { "VGA/sprite/barillMem.sv" "RAM" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/barillMem.sv" 19 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1555047246591 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "system:VGA\|pizza_pos:Pizza\|pizzaMem:Pizza\|RAM " "RAM logic \"system:VGA\|pizza_pos:Pizza\|pizzaMem:Pizza\|RAM\" is uninferred due to asynchronous read logic" {  } { { "VGA/sprite/pizzaMem.sv" "RAM" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/pizzaMem.sv" 34 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1555047246591 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "system:VGA\|mario_pos:Mario\|marioMoveMem:marioMove\|RAM " "RAM logic \"system:VGA\|mario_pos:Mario\|marioMoveMem:marioMove\|RAM\" is uninferred due to asynchronous read logic" {  } { { "VGA/sprite/marioMoveMem.sv" "RAM" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/marioMoveMem.sv" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1555047246591 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "system:VGA\|mario_pos:Mario\|marioMem:mario\|RAM " "RAM logic \"system:VGA\|mario_pos:Mario\|marioMem:mario\|RAM\" is uninferred due to asynchronous read logic" {  } { { "VGA/sprite/marioMem.sv" "RAM" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/marioMem.sv" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1555047246591 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "system:VGA\|map:Map\|barMem:barra\|RAM " "RAM logic \"system:VGA\|map:Map\|barMem:barra\|RAM\" is uninferred due to asynchronous read logic" {  } { { "VGA/sprite/barMem.sv" "RAM" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/VGA/sprite/barMem.sv" 20 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1555047246591 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "dmem:dmem\|RAM " "RAM logic \"dmem:dmem\|RAM\" is uninferred due to asynchronous read logic" {  } { { "testbench/dmem.sv" "RAM" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/testbench/dmem.sv" 4 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1555047246591 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "imem:imem\|RAM " "RAM logic \"imem:imem\|RAM\" is uninferred due to inappropriate RAM size" {  } { { "testbench/imem.sv" "RAM" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/testbench/imem.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1555047246591 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "arm:ARM\|datapath:dp\|regfile:rf\|rf " "RAM logic \"arm:ARM\|datapath:dp\|regfile:rf\|rf\" is uninferred due to asynchronous read logic" {  } { { "genericBuildingBlocks/regfile.sv" "rf" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/genericBuildingBlocks/regfile.sv" 8 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1555047246591 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1555047246591 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/db/DonkeyKong.ram0_imem_37c714.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/db/DonkeyKong.ram0_imem_37c714.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1555047246675 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1555047254088 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "MemWrite GND " "Pin \"MemWrite\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/main.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555047255678 "|main|MemWrite"} { "Warning" "WMLS_MLS_STUCK_PIN" "sync GND " "Pin \"sync\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/main.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555047255678 "|main|sync"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1555047255678 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1555047256168 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555047259782 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/output_files/DonkeyKong.map.smsg " "Generated suppressed messages file C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/output_files/DonkeyKong.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555047260138 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1555047260836 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555047260836 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "994 " "Implemented 994 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1555047261691 ""} { "Info" "ICUT_CUT_TM_OPINS" "125 " "Implemented 125 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1555047261691 ""} { "Info" "ICUT_CUT_TM_LCELLS" "864 " "Implemented 864 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1555047261691 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1555047261691 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555047262051 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 11 23:34:22 2019 " "Processing ended: Thu Apr 11 23:34:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555047262051 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:56 " "Elapsed time: 00:00:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555047262051 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:20 " "Total CPU time (on all processors): 00:01:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555047262051 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555047262051 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1555047265493 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555047265504 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 11 23:34:24 2019 " "Processing started: Thu Apr 11 23:34:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555047265504 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1555047265504 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DonkeyKong -c DonkeyKong " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DonkeyKong -c DonkeyKong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1555047265504 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1555047266902 ""}
{ "Info" "0" "" "Project  = DonkeyKong" {  } {  } 0 0 "Project  = DonkeyKong" 0 0 "Fitter" 0 0 1555047266905 ""}
{ "Info" "0" "" "Revision = DonkeyKong" {  } {  } 0 0 "Revision = DonkeyKong" 0 0 "Fitter" 0 0 1555047266905 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1555047267237 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1555047267239 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DonkeyKong 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"DonkeyKong\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1555047267267 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1555047267427 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1555047267429 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1555047268369 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1555047268424 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1555047269317 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "73 130 " "No exact pin location assignment(s) for 73 pins of 130 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1555047270002 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1555047289650 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 119 global CLKCTRL_G6 " "clk~inputCLKENA0 with 119 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1555047290371 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1555047290371 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555047290371 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1555047290383 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1555047290385 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1555047290388 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1555047290389 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1555047290389 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1555047290390 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DonkeyKong.sdc " "Synopsys Design Constraints File file not found: 'DonkeyKong.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1555047292208 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1555047292209 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1555047292236 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1555047292236 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1555047292238 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1555047292422 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1555047292423 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1555047292423 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:23 " "Fitter preparation operations ending: elapsed time is 00:00:23" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555047292624 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1555047306643 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1555047307619 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:26 " "Fitter placement preparation operations ending: elapsed time is 00:00:26" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555047332317 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1555047369738 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1555047376781 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555047376781 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1555047380236 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X22_Y70 X32_Y81 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X22_Y70 to location X32_Y81" {  } { { "loc" "" { Generic "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X22_Y70 to location X32_Y81"} { { 12 { 0 ""} 22 70 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1555047391975 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1555047391975 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1555047401511 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1555047401511 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555047401527 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.06 " "Total time spent on timing analysis during the Fitter is 4.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1555047408292 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1555047408427 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1555047413496 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1555047413497 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1555047417097 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:18 " "Fitter post-fit operations ending: elapsed time is 00:00:18" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555047426304 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/output_files/DonkeyKong.fit.smsg " "Generated suppressed messages file C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/output_files/DonkeyKong.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1555047428465 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6246 " "Peak virtual memory: 6246 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555047432604 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 11 23:37:12 2019 " "Processing ended: Thu Apr 11 23:37:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555047432604 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:48 " "Elapsed time: 00:02:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555047432604 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:02 " "Total CPU time (on all processors): 00:05:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555047432604 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1555047432604 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1555047437209 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555047437223 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 11 23:37:16 2019 " "Processing started: Thu Apr 11 23:37:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555047437223 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1555047437223 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DonkeyKong -c DonkeyKong " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DonkeyKong -c DonkeyKong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1555047437223 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1555047441331 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1555047469693 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555047471718 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 11 23:37:51 2019 " "Processing ended: Thu Apr 11 23:37:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555047471718 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555047471718 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555047471718 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1555047471718 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1555047472937 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1555047478219 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555047478234 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 11 23:37:55 2019 " "Processing started: Thu Apr 11 23:37:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555047478234 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1555047478234 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DonkeyKong -c DonkeyKong " "Command: quartus_sta DonkeyKong -c DonkeyKong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1555047478234 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1555047480840 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1555047486720 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1555047486721 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555047487034 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555047487035 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DonkeyKong.sdc " "Synopsys Design Constraints File file not found: 'DonkeyKong.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1555047491739 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1555047491749 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1555047491765 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name system:VGA\|clk25 system:VGA\|clk25 " "create_clock -period 1.000 -name system:VGA\|clk25 system:VGA\|clk25" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1555047491765 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1555047491765 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1555047491813 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1555047491908 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1555047491918 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1555047492169 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1555047492690 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1555047492690 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.147 " "Worst-case setup slack is -8.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555047492723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555047492723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.147            -290.547 system:VGA\|clk25  " "   -8.147            -290.547 system:VGA\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555047492723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.963            -390.509 clk  " "   -6.963            -390.509 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555047492723 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555047492723 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.361 " "Worst-case hold slack is 0.361" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555047492804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555047492804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 clk  " "    0.361               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555047492804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.674               0.000 system:VGA\|clk25  " "    0.674               0.000 system:VGA\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555047492804 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555047492804 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1555047492856 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1555047492874 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.826 " "Worst-case minimum pulse width slack is -0.826" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555047492901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555047492901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.826             -74.450 clk  " "   -0.826             -74.450 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555047492901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -34.073 system:VGA\|clk25  " "   -0.394             -34.073 system:VGA\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555047492901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555047492901 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1555047493080 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1555047493217 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1555047503137 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1555047503870 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1555047503955 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1555047503955 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.157 " "Worst-case setup slack is -8.157" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555047503978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555047503978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.157            -288.069 system:VGA\|clk25  " "   -8.157            -288.069 system:VGA\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555047503978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.132            -397.991 clk  " "   -7.132            -397.991 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555047503978 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555047503978 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.369 " "Worst-case hold slack is 0.369" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555047504095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555047504095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.369               0.000 clk  " "    0.369               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555047504095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.659               0.000 system:VGA\|clk25  " "    0.659               0.000 system:VGA\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555047504095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555047504095 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1555047504113 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1555047504167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.827 " "Worst-case minimum pulse width slack is -0.827" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555047504194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555047504194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.827             -79.917 clk  " "   -0.827             -79.917 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555047504194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -33.826 system:VGA\|clk25  " "   -0.394             -33.826 system:VGA\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555047504194 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555047504194 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1555047504305 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1555047505254 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1555047518041 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1555047518541 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1555047518581 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1555047518581 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.375 " "Worst-case setup slack is -4.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555047518673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555047518673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.375            -156.943 system:VGA\|clk25  " "   -4.375            -156.943 system:VGA\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555047518673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.487            -167.070 clk  " "   -3.487            -167.070 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555047518673 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555047518673 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.177 " "Worst-case hold slack is 0.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555047518756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555047518756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 clk  " "    0.177               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555047518756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 system:VGA\|clk25  " "    0.348               0.000 system:VGA\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555047518756 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555047518756 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1555047518831 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1555047518873 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.734 " "Worst-case minimum pulse width slack is -0.734" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555047518942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555047518942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.734             -13.193 clk  " "   -0.734             -13.193 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555047518942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.034              -0.534 system:VGA\|clk25  " "   -0.034              -0.534 system:VGA\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555047518942 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555047518942 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1555047519079 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1555047519695 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1555047519711 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1555047519711 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.936 " "Worst-case setup slack is -3.936" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555047519727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555047519727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.936            -139.822 system:VGA\|clk25  " "   -3.936            -139.822 system:VGA\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555047519727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.217            -150.056 clk  " "   -3.217            -150.056 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555047519727 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555047519727 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.168 " "Worst-case hold slack is 0.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555047519774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555047519774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 clk  " "    0.168               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555047519774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.315               0.000 system:VGA\|clk25  " "    0.315               0.000 system:VGA\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555047519774 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555047519774 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1555047519793 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1555047519905 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.704 " "Worst-case minimum pulse width slack is -0.704" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555047520040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555047520040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.704             -13.075 clk  " "   -0.704             -13.075 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555047520040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.004              -0.016 system:VGA\|clk25  " "   -0.004              -0.016 system:VGA\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1555047520040 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1555047520040 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1555047529629 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1555047529644 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5157 " "Peak virtual memory: 5157 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555047530128 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 11 23:38:50 2019 " "Processing ended: Thu Apr 11 23:38:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555047530128 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555047530128 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555047530128 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1555047530128 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1555047533924 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555047533935 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 11 23:38:53 2019 " "Processing started: Thu Apr 11 23:38:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555047533935 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1555047533935 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DonkeyKong -c DonkeyKong " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DonkeyKong -c DonkeyKong" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1555047533935 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1555047545649 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1555047545887 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DonkeyKong.svo C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/simulation/modelsim/ simulation " "Generated file DonkeyKong.svo in folder \"C:/Users/pablo/Documents/1-TEC/Arqui I/Proyecto-1-CE4301/DonkeyKong-Quartus-master/ARM/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1555047547652 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555047548100 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 11 23:39:08 2019 " "Processing ended: Thu Apr 11 23:39:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555047548100 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555047548100 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555047548100 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1555047548100 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 86 s " "Quartus Prime Full Compilation was successful. 0 errors, 86 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1555047549482 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555047790577 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555047790590 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 11 23:43:10 2019 " "Processing started: Thu Apr 11 23:43:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555047790590 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1555047790590 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp DonkeyKong -c DonkeyKong --netlist_type=sgate " "Command: quartus_npp DonkeyKong -c DonkeyKong --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1555047790590 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1555047791323 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4565 " "Peak virtual memory: 4565 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555047791697 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 11 23:43:11 2019 " "Processing ended: Thu Apr 11 23:43:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555047791697 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555047791697 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555047791697 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1555047791697 ""}
