=== CIRCT Bug Reproduce Log ===
Date: 2026-01-28T03:13:18+00:00

=== Environment ===
CIRCT Version:   LLVM version 22.0.0git
CIRCT firtool-1.139.0
Arcilator Version:   LLVM version 22.0.0git
CIRCT firtool-1.139.0

=== Original Error Signature ===
Crash Type: assertion
Error: state type must have a known bit width; got '!llhd.ref<i1>'
Assertion: circt::arc::StateType::get(mlir::Type)
Location: LowerState.cpp:219

=== Reproduce Command ===
circt-verilog --ir-hw source.sv | arcilator

=== Reproduce Output ===
; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"

declare void @exit(i32)

define void @MixedPorts_eval(ptr %0) {
  %2 = load i1, ptr %0, align 1
  %3 = getelementptr i8, ptr %0, i32 3
  %4 = load i1, ptr %3, align 1
  store i1 %2, ptr %3, align 1
  %5 = xor i1 %4, %2
  %6 = and i1 %5, %2
  br i1 %6, label %7, label %11

7:                                                ; preds = %1
  %8 = getelementptr i8, ptr %0, i32 1
  %9 = load i1, ptr %8, align 1
  %10 = getelementptr i8, ptr %0, i32 4
  store i1 %9, ptr %10, align 1
  br label %11

11:                                               ; preds = %7, %1
  %12 = getelementptr i8, ptr %0, i32 4
  %13 = load i1, ptr %12, align 1
  %14 = getelementptr i8, ptr %0, i32 5
  store i1 %13, ptr %14, align 1
  ret void
}

!llvm.module.flags = !{!0}

!0 = !{i32 2, !"Debug Info Version", i32 3}

=== Exit Codes ===
Pipeline exit codes: 

=== Result ===
REPRODUCED: false
Reason: Pipeline completed successfully without crash
