#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sun Dec 17 13:42:17 2017
# Process ID: 21428
# Current directory: E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1
# Command line: vivado.exe -log final_clock.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source final_clock.tcl
# Log file: E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/final_clock.vds
# Journal file: E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source final_clock.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Lenovo/Desktop/74IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/Vivado/2017.2/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:09:28 . Memory (MB): peak = 272.234 ; gain = 49.156
Command: synth_design -top final_clock -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13932 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 361.188 ; gain = 70.137
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'final_clock' [E:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/hdl/final_clock.v:13]
INFO: [Synth 8-638] synthesizing module 'final_clock_Ground_0_0' [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_Ground_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'final_clock_Ground_0_0' (1#1) [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_Ground_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'final_clock_Ground_1_0' [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_Ground_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'final_clock_Ground_1_0' (2#1) [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_Ground_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'final_clock_Ground_2_0' [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_Ground_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'final_clock_Ground_2_0' (3#1) [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_Ground_2_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'final_clock_HIGH_0_0' [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_HIGH_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'final_clock_HIGH_0_0' (4#1) [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_HIGH_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'final_clock_HIGH_1_0' [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_HIGH_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'final_clock_HIGH_1_0' (5#1) [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_HIGH_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'final_clock_OR_0_0' [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_OR_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'final_clock_OR_0_0' (6#1) [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_OR_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'final_clock_alink_0_0' [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_alink_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'final_clock_alink_0_0' (7#1) [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_alink_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'final_clock_bcdTo7seg_0_0' [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_bcdTo7seg_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'final_clock_bcdTo7seg_0_0' (8#1) [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_bcdTo7seg_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'final_clock_clk_div_0_0' [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_clk_div_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'final_clock_clk_div_0_0' (9#1) [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_clk_div_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'final_clock_clk_div_1_0' [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_clk_div_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'final_clock_clk_div_1_0' (10#1) [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_clk_div_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'final_clock_clk_div_2_0' [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_clk_div_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'final_clock_clk_div_2_0' (11#1) [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_clk_div_2_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'final_clock_clk_div_3_0' [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_clk_div_3_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'final_clock_clk_div_3_0' (12#1) [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_clk_div_3_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'final_clock_clock_chooser_0_0' [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_clock_chooser_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'final_clock_clock_chooser_0_0' (13#1) [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_clock_chooser_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'final_clock_data_chooser_0_0' [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_data_chooser_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'final_clock_data_chooser_0_0' (14#1) [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_data_chooser_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'final_clock_data_chooser_1_0' [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_data_chooser_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'final_clock_data_chooser_1_0' (15#1) [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_data_chooser_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'final_clock_data_chooser_2_0' [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_data_chooser_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'final_clock_data_chooser_2_0' (16#1) [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_data_chooser_2_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'final_clock_data_chooser_3_0' [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_data_chooser_3_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'final_clock_data_chooser_3_0' (17#1) [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_data_chooser_3_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'final_clock_data_chooser_4_0' [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_data_chooser_4_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'final_clock_data_chooser_4_0' (18#1) [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_data_chooser_4_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'final_clock_day_generator_0_0' [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_day_generator_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'final_clock_day_generator_0_0' (19#1) [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_day_generator_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'final_clock_decode138_0_0' [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_decode138_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'final_clock_decode138_0_0' (20#1) [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_decode138_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'decode138_0' of module 'final_clock_decode138_0_0' requires 14 connections, but only 10 given [E:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/hdl/final_clock.v:275]
INFO: [Synth 8-638] synthesizing module 'final_clock_decode138_1_0' [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_decode138_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'final_clock_decode138_1_0' (21#1) [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_decode138_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'decode138_1' of module 'final_clock_decode138_1_0' requires 14 connections, but only 10 given [E:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/hdl/final_clock.v:286]
INFO: [Synth 8-638] synthesizing module 'final_clock_five_or_0_0' [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_five_or_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'final_clock_five_or_0_0' (22#1) [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_five_or_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'final_clock_hour_generator_0_0' [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_hour_generator_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'final_clock_hour_generator_0_0' (23#1) [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_hour_generator_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'final_clock_min_generator_0_0' [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_min_generator_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'final_clock_min_generator_0_0' (24#1) [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_min_generator_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'final_clock_mon_generator_0_0' [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_mon_generator_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'final_clock_mon_generator_0_0' (25#1) [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_mon_generator_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'final_clock_one_or_0_0' [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_one_or_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'final_clock_one_or_0_0' (26#1) [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_one_or_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'final_clock_sec_generator_0_0' [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_sec_generator_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'final_clock_sec_generator_0_0' (27#1) [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_sec_generator_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'final_clock_select_153_0_0' [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_select_153_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'final_clock_select_153_0_0' (28#1) [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_select_153_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'final_clock_steper_0_0' [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_steper_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'final_clock_steper_0_0' (29#1) [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_steper_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'final_clock_steper_1_0' [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_steper_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'final_clock_steper_1_0' (30#1) [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_steper_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'final_clock_steper_3_0_0' [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_steper_3_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'final_clock_steper_3_0_0' (31#1) [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_steper_3_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'final_clock_tran_2_0_0' [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_tran_2_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'final_clock_tran_2_0_0' (32#1) [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_tran_2_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'final_clock_tran_2_1_0' [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_tran_2_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'final_clock_tran_2_1_0' (33#1) [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_tran_2_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'final_clock_tran_2_2_0' [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_tran_2_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'final_clock_tran_2_2_0' (34#1) [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_tran_2_2_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'final_clock_turn_3_0_0' [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_turn_3_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'final_clock_turn_3_0_0' (35#1) [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_turn_3_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'turn_3_0' of module 'final_clock_turn_3_0_0' requires 5 connections, but only 3 given [E:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/hdl/final_clock.v:383]
INFO: [Synth 8-638] synthesizing module 'final_clock_turn_4_0_0' [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_turn_4_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'final_clock_turn_4_0_0' (36#1) [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_turn_4_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'final_clock_two_clk_0_0' [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_two_clk_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'final_clock_two_clk_0_0' (37#1) [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_two_clk_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'final_clock_year_generator_0_0' [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_year_generator_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'final_clock_year_generator_0_0' (38#1) [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/realtime/final_clock_year_generator_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'final_clock' (39#1) [E:/VivadoProjects/CLOCK/CLOCK.srcs/sources_1/bd/final_clock/hdl/final_clock.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 402.266 ; gain = 111.215
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 402.266 ; gain = 111.215
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp77/final_clock_sec_generator_0_0_in_context.xdc] for cell 'sec_generator_0'
Finished Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp77/final_clock_sec_generator_0_0_in_context.xdc] for cell 'sec_generator_0'
Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp79/final_clock_min_generator_0_0_in_context.xdc] for cell 'min_generator_0'
Finished Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp79/final_clock_min_generator_0_0_in_context.xdc] for cell 'min_generator_0'
Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp81/final_clock_hour_generator_0_0_in_context.xdc] for cell 'hour_generator_0'
Finished Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp81/final_clock_hour_generator_0_0_in_context.xdc] for cell 'hour_generator_0'
Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp83/final_clock_day_generator_0_0_in_context.xdc] for cell 'day_generator_0'
Finished Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp83/final_clock_day_generator_0_0_in_context.xdc] for cell 'day_generator_0'
Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp85/final_clock_mon_generator_0_0_in_context.xdc] for cell 'mon_generator_0'
Finished Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp85/final_clock_mon_generator_0_0_in_context.xdc] for cell 'mon_generator_0'
Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp87/final_clock_year_generator_0_0_in_context.xdc] for cell 'year_generator_0'
Finished Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp87/final_clock_year_generator_0_0_in_context.xdc] for cell 'year_generator_0'
Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp89/final_clock_clk_div_2_0_in_context.xdc] for cell 'clk_div_0'
Finished Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp89/final_clock_clk_div_2_0_in_context.xdc] for cell 'clk_div_0'
Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp91/final_clock_two_clk_0_0_in_context.xdc] for cell 'two_clk_0'
Finished Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp91/final_clock_two_clk_0_0_in_context.xdc] for cell 'two_clk_0'
Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp93/final_clock_clk_div_1_0_in_context.xdc] for cell 'clk_div_1'
Finished Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp93/final_clock_clk_div_1_0_in_context.xdc] for cell 'clk_div_1'
Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp95/final_clock_HIGH_0_0_in_context.xdc] for cell 'HIGH_0'
Finished Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp95/final_clock_HIGH_0_0_in_context.xdc] for cell 'HIGH_0'
Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp97/final_clock_bcdTo7seg_0_0_in_context.xdc] for cell 'bcdTo7seg_0'
Finished Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp97/final_clock_bcdTo7seg_0_0_in_context.xdc] for cell 'bcdTo7seg_0'
Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp99/final_clock_decode138_0_0_in_context.xdc] for cell 'decode138_0'
Finished Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp99/final_clock_decode138_0_0_in_context.xdc] for cell 'decode138_0'
Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp101/final_clock_steper_0_0_in_context.xdc] for cell 'steper_0'
Finished Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp101/final_clock_steper_0_0_in_context.xdc] for cell 'steper_0'
Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp103/final_clock_clk_div_2_0_in_context.xdc] for cell 'clk_div_2'
Finished Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp103/final_clock_clk_div_2_0_in_context.xdc] for cell 'clk_div_2'
Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp105/final_clock_tran_2_0_0_in_context.xdc] for cell 'tran_2_0'
Finished Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp105/final_clock_tran_2_0_0_in_context.xdc] for cell 'tran_2_0'
Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp107/final_clock_HIGH_1_0_in_context.xdc] for cell 'HIGH_1'
Finished Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp107/final_clock_HIGH_1_0_in_context.xdc] for cell 'HIGH_1'
Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp109/final_clock_Ground_0_0_in_context.xdc] for cell 'Ground_0'
Finished Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp109/final_clock_Ground_0_0_in_context.xdc] for cell 'Ground_0'
Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp111/final_clock_OR_0_0_in_context.xdc] for cell 'OR_0'
Finished Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp111/final_clock_OR_0_0_in_context.xdc] for cell 'OR_0'
Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp113/final_clock_turn_3_0_0_in_context.xdc] for cell 'turn_3_0'
Finished Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp113/final_clock_turn_3_0_0_in_context.xdc] for cell 'turn_3_0'
Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp115/final_clock_tran_2_1_0_in_context.xdc] for cell 'tran_2_1'
Finished Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp115/final_clock_tran_2_1_0_in_context.xdc] for cell 'tran_2_1'
Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp117/final_clock_steper_3_0_0_in_context.xdc] for cell 'steper_3_0'
Finished Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp117/final_clock_steper_3_0_0_in_context.xdc] for cell 'steper_3_0'
Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp119/final_clock_select_153_0_0_in_context.xdc] for cell 'select_153_0'
Finished Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp119/final_clock_select_153_0_0_in_context.xdc] for cell 'select_153_0'
Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp121/final_clock_Ground_1_0_in_context.xdc] for cell 'Ground_1'
Finished Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp121/final_clock_Ground_1_0_in_context.xdc] for cell 'Ground_1'
Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp123/final_clock_clk_div_3_0_in_context.xdc] for cell 'clk_div_3'
Finished Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp123/final_clock_clk_div_3_0_in_context.xdc] for cell 'clk_div_3'
Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp125/final_clock_data_chooser_0_0_in_context.xdc] for cell 'data_chooser_0'
Finished Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp125/final_clock_data_chooser_0_0_in_context.xdc] for cell 'data_chooser_0'
Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp127/final_clock_data_chooser_1_0_in_context.xdc] for cell 'data_chooser_1'
Finished Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp127/final_clock_data_chooser_1_0_in_context.xdc] for cell 'data_chooser_1'
Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp129/final_clock_data_chooser_2_0_in_context.xdc] for cell 'data_chooser_2'
Finished Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp129/final_clock_data_chooser_2_0_in_context.xdc] for cell 'data_chooser_2'
Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp131/final_clock_data_chooser_3_0_in_context.xdc] for cell 'data_chooser_3'
Finished Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp131/final_clock_data_chooser_3_0_in_context.xdc] for cell 'data_chooser_3'
Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp133/final_clock_steper_1_0_in_context.xdc] for cell 'steper_1'
Finished Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp133/final_clock_steper_1_0_in_context.xdc] for cell 'steper_1'
Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp135/final_clock_tran_2_2_0_in_context.xdc] for cell 'tran_2_2'
Finished Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp135/final_clock_tran_2_2_0_in_context.xdc] for cell 'tran_2_2'
Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp137/final_clock_data_chooser_4_0_in_context.xdc] for cell 'data_chooser_4'
Finished Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp137/final_clock_data_chooser_4_0_in_context.xdc] for cell 'data_chooser_4'
Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp139/final_clock_turn_4_0_0_in_context.xdc] for cell 'turn_4_0'
Finished Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp139/final_clock_turn_4_0_0_in_context.xdc] for cell 'turn_4_0'
Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp141/final_clock_five_or_0_0_in_context.xdc] for cell 'five_or_0'
Finished Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp141/final_clock_five_or_0_0_in_context.xdc] for cell 'five_or_0'
Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp143/final_clock_one_or_0_0_in_context.xdc] for cell 'one_or_0'
Finished Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp143/final_clock_one_or_0_0_in_context.xdc] for cell 'one_or_0'
Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp145/final_clock_decode138_0_0_in_context.xdc] for cell 'decode138_1'
Finished Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp145/final_clock_decode138_0_0_in_context.xdc] for cell 'decode138_1'
Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp147/final_clock_Ground_2_0_in_context.xdc] for cell 'Ground_2'
Finished Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp147/final_clock_Ground_2_0_in_context.xdc] for cell 'Ground_2'
Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp149/final_clock_clock_chooser_0_0_in_context.xdc] for cell 'clock_chooser_0'
Finished Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp149/final_clock_clock_chooser_0_0_in_context.xdc] for cell 'clock_chooser_0'
Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp151/final_clock_alink_0_0_in_context.xdc] for cell 'alink_0'
Finished Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/.Xil/Vivado-21428-LAPTOP-BBTT6KDL/dcp151/final_clock_alink_0_0_in_context.xdc] for cell 'alink_0'
Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.srcs/constrs_1/new/final.xdc]
Finished Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.srcs/constrs_1/new/final.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/VivadoProjects/CLOCK/CLOCK.srcs/constrs_1/new/final.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/final_clock_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/final_clock_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 676.109 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 676.109 ; gain = 385.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 676.109 ; gain = 385.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for Ground_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Ground_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Ground_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HIGH_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HIGH_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for OR_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for alink_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bcdTo7seg_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_div_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_div_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_div_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_div_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clock_chooser_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data_chooser_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data_chooser_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data_chooser_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data_chooser_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data_chooser_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for day_generator_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for decode138_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for decode138_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for five_or_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hour_generator_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for min_generator_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mon_generator_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for one_or_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sec_generator_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for select_153_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for steper_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for steper_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for steper_3_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tran_2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tran_2_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tran_2_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for turn_3_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for turn_4_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for two_clk_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for year_generator_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 676.109 ; gain = 385.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 676.109 ; gain = 385.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 676.109 ; gain = 385.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 676.109 ; gain = 385.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 676.109 ; gain = 385.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 676.109 ; gain = 385.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 676.109 ; gain = 385.059
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 676.109 ; gain = 385.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 676.109 ; gain = 385.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 676.109 ; gain = 385.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 676.109 ; gain = 385.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 676.109 ; gain = 385.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |final_clock_Ground_0_0         |         1|
|2     |final_clock_Ground_1_0         |         1|
|3     |final_clock_Ground_2_0         |         1|
|4     |final_clock_HIGH_0_0           |         1|
|5     |final_clock_HIGH_1_0           |         1|
|6     |final_clock_OR_0_0             |         1|
|7     |final_clock_alink_0_0          |         1|
|8     |final_clock_bcdTo7seg_0_0      |         1|
|9     |final_clock_clk_div_0_0        |         1|
|10    |final_clock_clk_div_1_0        |         1|
|11    |final_clock_clk_div_2_0        |         1|
|12    |final_clock_clk_div_3_0        |         1|
|13    |final_clock_clock_chooser_0_0  |         1|
|14    |final_clock_data_chooser_0_0   |         1|
|15    |final_clock_data_chooser_1_0   |         1|
|16    |final_clock_data_chooser_2_0   |         1|
|17    |final_clock_data_chooser_3_0   |         1|
|18    |final_clock_data_chooser_4_0   |         1|
|19    |final_clock_day_generator_0_0  |         1|
|20    |final_clock_decode138_0_0      |         1|
|21    |final_clock_decode138_1_0      |         1|
|22    |final_clock_five_or_0_0        |         1|
|23    |final_clock_hour_generator_0_0 |         1|
|24    |final_clock_min_generator_0_0  |         1|
|25    |final_clock_mon_generator_0_0  |         1|
|26    |final_clock_one_or_0_0         |         1|
|27    |final_clock_sec_generator_0_0  |         1|
|28    |final_clock_select_153_0_0     |         1|
|29    |final_clock_steper_0_0         |         1|
|30    |final_clock_steper_1_0         |         1|
|31    |final_clock_steper_3_0_0       |         1|
|32    |final_clock_tran_2_0_0         |         1|
|33    |final_clock_tran_2_1_0         |         1|
|34    |final_clock_tran_2_2_0         |         1|
|35    |final_clock_turn_3_0_0         |         1|
|36    |final_clock_turn_4_0_0         |         1|
|37    |final_clock_two_clk_0_0        |         1|
|38    |final_clock_year_generator_0_0 |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |final_clock_Ground_0_0         |     1|
|2     |final_clock_Ground_1_0         |     1|
|3     |final_clock_Ground_2_0         |     1|
|4     |final_clock_HIGH_0_0           |     1|
|5     |final_clock_HIGH_1_0           |     1|
|6     |final_clock_OR_0_0             |     1|
|7     |final_clock_alink_0_0          |     1|
|8     |final_clock_bcdTo7seg_0_0      |     1|
|9     |final_clock_clk_div_0_0        |     1|
|10    |final_clock_clk_div_1_0        |     1|
|11    |final_clock_clk_div_2_0        |     1|
|12    |final_clock_clk_div_3_0        |     1|
|13    |final_clock_clock_chooser_0_0  |     1|
|14    |final_clock_data_chooser_0_0   |     1|
|15    |final_clock_data_chooser_1_0   |     1|
|16    |final_clock_data_chooser_2_0   |     1|
|17    |final_clock_data_chooser_3_0   |     1|
|18    |final_clock_data_chooser_4_0   |     1|
|19    |final_clock_day_generator_0_0  |     1|
|20    |final_clock_decode138_0_0      |     1|
|21    |final_clock_decode138_1_0      |     1|
|22    |final_clock_five_or_0_0        |     1|
|23    |final_clock_hour_generator_0_0 |     1|
|24    |final_clock_min_generator_0_0  |     1|
|25    |final_clock_mon_generator_0_0  |     1|
|26    |final_clock_one_or_0_0         |     1|
|27    |final_clock_sec_generator_0_0  |     1|
|28    |final_clock_select_153_0_0     |     1|
|29    |final_clock_steper_0_0         |     1|
|30    |final_clock_steper_1_0         |     1|
|31    |final_clock_steper_3_0_0       |     1|
|32    |final_clock_tran_2_0_0         |     1|
|33    |final_clock_tran_2_1_0         |     1|
|34    |final_clock_tran_2_2_0         |     1|
|35    |final_clock_turn_3_0_0         |     1|
|36    |final_clock_turn_4_0_0         |     1|
|37    |final_clock_two_clk_0_0        |     1|
|38    |final_clock_year_generator_0_0 |     1|
|39    |IBUF                           |     5|
|40    |OBUF                           |    15|
+------+-------------------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   176|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 676.109 ; gain = 385.059
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 676.109 ; gain = 111.215
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 676.109 ; gain = 385.059
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

92 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:01:14 . Memory (MB): peak = 676.109 ; gain = 403.875
INFO: [Common 17-1381] The checkpoint 'E:/VivadoProjects/CLOCK/CLOCK.runs/synth_1/final_clock.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 676.109 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Dec 17 13:53:04 2017...
