#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Dec  3 12:12:03 2024
# Process ID: 23952
# Current directory: D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21956 D:\Vivado_Labs\Lab4_myDataPath\OExp02-IP2SOC\OExp02-IP2SOC.xpr
# Log file: D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/vivado.log
# Journal file: D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC\vivado.jou
# Running On: Lee, OS: Windows, CPU Frequency: 3110 MHz, CPU Physical cores: 12, Host memory: 16849 MB
#-----------------------------------------------------------
start_gui
open_project D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/apps/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'D:/Vivado_Labs/Lab2/OExp02-IP2SOC' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/apps/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 1517.504 ; gain = 403.961
set_property  ip_repo_paths  {d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/IPs D:/Vivado_Labs/IPs} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/IPs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado_Labs/IPs'.
create_ip -name SCPU -vendor xilinx.com -library user -version 1.0 -module_name SCPU_myDataPath
WARNING: [IP_Flow 19-3571] IP 'SCPU_myDataPath' is restricted:
* IP definition 'SCPU_v1_0 (1.0)' relies on the following subcore(s) that were not found in the IP Catalog: xilinx.com:user:MUX2T1_32:1.0, xilinx.com:user:MUX4T1_32:1.0
generate_target {instantiation_template} [get_files d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_myDataPath/SCPU_myDataPath.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'SCPU_myDataPath'...
set_property generate_synth_checkpoint false [get_files  d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_myDataPath/SCPU_myDataPath.xci]
generate_target all [get_files  d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_myDataPath/SCPU_myDataPath.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'SCPU_myDataPath'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'SCPU_myDataPath'...
CRITICAL WARNING: [IP_Flow 19-4065] The definition for subcore dependency 'xilinx.com:user:MUX2T1_32:1.0' is not available in the repository.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'SCPU_myDataPath'...
CRITICAL WARNING: [IP_Flow 19-4065] The definition for subcore dependency 'xilinx.com:user:MUX2T1_32:1.0' is not available in the repository.
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'SCPU_myDataPath'...
WARNING: [IP_Flow 19-1823] Unable to identify upgrade version ''
CRITICAL WARNING: [IP_Flow 19-3817] IP 'SCPU_myDataPath' failed to properly generate child IP 'MUX2T1'.  Please edit or regenerate IP Definition to correct the child IP.  Reason: 
Cannot upgrade to invalid target ''
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Cannot upgrade to invalid target ''
export_ip_user_files -of_objects  [get_files d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_myDataPath/SCPU_myDataPath.xci] -no_script -reset -force -quiet
remove_files  d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_myDataPath/SCPU_myDataPath.xci
file delete -force d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_myDataPath
file delete -force d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_myDataPath
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/IPs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado_Labs/IPs'.
create_ip -name SCPU -vendor xilinx.com -library user -version 1.0 -module_name SCPU_myDataPath
generate_target {instantiation_template} [get_files d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_myDataPath/SCPU_myDataPath.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'SCPU_myDataPath'...
set_property generate_synth_checkpoint false [get_files  d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_myDataPath/SCPU_myDataPath.xci]
generate_target all [get_files  d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_myDataPath/SCPU_myDataPath.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'SCPU_myDataPath'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'SCPU_myDataPath'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'SCPU_myDataPath'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'SCPU_myDataPath'...
export_ip_user_files -of_objects [get_files d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_myDataPath/SCPU_myDataPath.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_myDataPath/SCPU_myDataPath.xci] -directory D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files -ipstatic_source_dir D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/modelsim} {questa=D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/questa} {riviera=D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/riviera} {activehdl=D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/SCPU.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/SCPU.edf] -no_script -reset -force -quiet
remove_files  {D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/SCPU.v D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/IP/SCPU.edf}
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/utils_1/imports/synth_1/CSSTE.dcp with file D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.runs/synth_1/CSSTE.dcp
launch_runs synth_1 -jobs 8
[Tue Dec  3 14:09:11 2024] Launched synth_1...
Run output will be captured here: D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.runs/synth_1

launch_runs synth_1 -jobs 8
[Tue Dec  3 14:11:16 2024] Launched synth_1...
Run output will be captured here: D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.runs/synth_1/runme.log
export_ip_user_files -of_objects  [get_files d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_myDataPath/SCPU_myDataPath.xci] -no_script -reset -force -quiet
remove_files  d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_myDataPath/SCPU_myDataPath.xci
file delete -force d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_myDataPath
file delete -force d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_myDataPath
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/IPs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado_Labs/IPs'.
create_ip -name SCPU -vendor xilinx.com -library user -version 1.0 -module_name SCPU_myDatapath
generate_target {instantiation_template} [get_files d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_myDatapath/SCPU_myDatapath.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'SCPU_myDatapath'...
set_property generate_synth_checkpoint false [get_files  d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_myDatapath/SCPU_myDatapath.xci]
generate_target all [get_files  d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_myDatapath/SCPU_myDatapath.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'SCPU_myDatapath'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'SCPU_myDatapath'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'SCPU_myDatapath'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'SCPU_myDatapath'...
export_ip_user_files -of_objects [get_files d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_myDatapath/SCPU_myDatapath.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_myDatapath/SCPU_myDatapath.xci] -directory D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files -ipstatic_source_dir D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/modelsim} {questa=D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/questa} {riviera=D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/riviera} {activehdl=D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_myDatapath/SCPU_myDatapath.xci] -no_script -reset -force -quiet
remove_files  d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_myDatapath/SCPU_myDatapath.xci
file delete -force d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_myDatapath
file delete -force d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_myDatapath
create_ip -name SCPU -vendor xilinx.com -library user -version 1.0 -module_name SCPU_myDataPath
generate_target {instantiation_template} [get_files d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_myDataPath/SCPU_myDataPath.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'SCPU_myDataPath'...
set_property generate_synth_checkpoint false [get_files  d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_myDataPath/SCPU_myDataPath.xci]
generate_target all [get_files  d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_myDataPath/SCPU_myDataPath.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'SCPU_myDataPath'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'SCPU_myDataPath'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'SCPU_myDataPath'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'SCPU_myDataPath'...
export_ip_user_files -of_objects [get_files d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_myDataPath/SCPU_myDataPath.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_myDataPath/SCPU_myDataPath.xci] -directory D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files -ipstatic_source_dir D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/modelsim} {questa=D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/questa} {riviera=D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/riviera} {activehdl=D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.runs/synth_1

launch_runs synth_1 -jobs 8
[Tue Dec  3 14:18:23 2024] Launched synth_1...
Run output will be captured here: D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.runs/synth_1/runme.log
export_ip_user_files -of_objects  [get_files d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_myDataPath/SCPU_myDataPath.xci] -no_script -reset -force -quiet
remove_files  d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_myDataPath/SCPU_myDataPath.xci
file delete -force d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_myDataPath
file delete -force d:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.gen/sources_1/ip/SCPU_myDataPath
import_files -norecurse D:/Vivado_Labs/IPs/SCPU_myDataPath/SCPU_myDataPath.edf
import_files -norecurse D:/Vivado_Labs/IPs/SCPU_myDataPath/SCPU_myDataPath.v
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.runs/synth_1

launch_runs synth_1 -jobs 8
[Tue Dec  3 14:31:09 2024] Launched synth_1...
Run output will be captured here: D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.runs/synth_1/runme.log
export_ip_user_files -of_objects  [get_files D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/SCPU_myDataPath/SCPU_myDataPath.edf] -no_script -reset -force -quiet
remove_files  D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/SCPU_myDataPath/SCPU_myDataPath.edf
file delete -force D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/SCPU_myDataPath/SCPU_myDataPath.edf
export_ip_user_files -of_objects  [get_files D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/SCPU_myDataPath/SCPU_myDataPath.v] -no_script -reset -force -quiet
remove_files  D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/SCPU_myDataPath/SCPU_myDataPath.v
file delete -force D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/SCPU_myDataPath/SCPU_myDataPath.v
import_files -norecurse D:/Vivado_Labs/IPs/SCPU_myDataPath/SCPU_myDataPath.edf
import_files -norecurse D:/Vivado_Labs/IPs/SCPU_myDataPath/SCPU_myDataPath.v
export_ip_user_files -of_objects  [get_files D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/SCPU_myDataPath/SCPU_myDataPath.v] -no_script -reset -force -quiet
remove_files  D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/SCPU_myDataPath/SCPU_myDataPath.v
file delete -force D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/SCPU_myDataPath/SCPU_myDataPath.v
export_ip_user_files -of_objects  [get_files D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/SCPU_myDataPath/SCPU_myDataPath.edf] -no_script -reset -force -quiet
remove_files  D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/SCPU_myDataPath/SCPU_myDataPath.edf
file delete -force D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/imports/SCPU_myDataPath/SCPU_myDataPath.edf
import_files -norecurse D:/Vivado_Labs/IPs/SCPU_myDataPath/SCPU_myDataPath.v
import_files -norecurse D:/Vivado_Labs/IPs/SCPU_myDataPath/SCPU_myDataPath.edf
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.runs/synth_1

launch_runs synth_1 -jobs 8
[Tue Dec  3 14:38:47 2024] Launched synth_1...
Run output will be captured here: D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Tue Dec  3 14:40:33 2024] Launched impl_1...
Run output will be captured here: D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Dec  3 14:42:04 2024] Launched impl_1...
Run output will be captured here: D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2036.488 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 876 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2139.113 ; gain = 0.953
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2735.113 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2735.113 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.147 . Memory (MB): peak = 2735.113 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2735.113 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 2735.113 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.235 . Memory (MB): peak = 2735.113 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.235 . Memory (MB): peak = 2735.113 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2735.113 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 190 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 128 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 62 instances

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 2880.805 ; gain = 1085.734
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Xilinx hw_server v2023.2
  **** Build date : Oct 13 2023 at 21:31:40
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-12:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2921.816 ; gain = 9.855
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B18178A
set_property PROGRAM.FILE {D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/CSSTE.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/CSSTE.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Vivado_Labs/Lab4_myDataPath/OExp02-IP2SOC/OExp02-IP2SOC.runs/impl_1/CSSTE.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec  3 14:54:36 2024...
