
GeoTel.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000035a8  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003c0  08003748  08003748  00004748  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003b08  08003b08  00005050  2**0
                  CONTENTS
  4 .ARM          00000008  08003b08  08003b08  00004b08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003b10  08003b10  00005050  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003b10  08003b10  00004b10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003b14  08003b14  00004b14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000050  20000000  08003b18  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .sram2        00000000  10000000  10000000  00005050  2**0
                  CONTENTS
 10 .bss          000003c8  20000050  20000050  00005050  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000418  20000418  00005050  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00005050  2**0
                  CONTENTS, READONLY
 13 .debug_info   000039e0  00000000  00000000  00005080  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000c57  00000000  00000000  00008a60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000448  00000000  00000000  000096b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000330  00000000  00000000  00009b00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001941b  00000000  00000000  00009e30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00003ee1  00000000  00000000  0002324b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008b30c  00000000  00000000  0002712c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000b2438  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000144c  00000000  00000000  000b247c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005b  00000000  00000000  000b38c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000050 	.word	0x20000050
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08003730 	.word	0x08003730

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000054 	.word	0x20000054
 80001dc:	08003730 	.word	0x08003730

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <RCC_En_CANx>:
#include <stdint.h>
#include<stdbool.h>

#include "CANx.h"

void RCC_En_CANx(CAN_TypeDef *port){
 8000280:	b480      	push	{r7}
 8000282:	b083      	sub	sp, #12
 8000284:	af00      	add	r7, sp, #0
 8000286:	6078      	str	r0, [r7, #4]
		if(port == CAN1){
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	4a07      	ldr	r2, [pc, #28]	@ (80002a8 <RCC_En_CANx+0x28>)
 800028c:	4293      	cmp	r3, r2
 800028e:	d105      	bne.n	800029c <RCC_En_CANx+0x1c>
			SET_BIT(RCC->APB1ENR1,RCC_APB1ENR1_CAN1EN);
 8000290:	4b06      	ldr	r3, [pc, #24]	@ (80002ac <RCC_En_CANx+0x2c>)
 8000292:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000294:	4a05      	ldr	r2, [pc, #20]	@ (80002ac <RCC_En_CANx+0x2c>)
 8000296:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800029a:	6593      	str	r3, [r2, #88]	@ 0x58
		}
}
 800029c:	bf00      	nop
 800029e:	370c      	adds	r7, #12
 80002a0:	46bd      	mov	sp, r7
 80002a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002a6:	4770      	bx	lr
 80002a8:	40006400 	.word	0x40006400
 80002ac:	40021000 	.word	0x40021000

080002b0 <CANx_Init>:

void CANx_Init(CAN_TypeDef *port){
 80002b0:	b480      	push	{r7}
 80002b2:	b083      	sub	sp, #12
 80002b4:	af00      	add	r7, sp, #0
 80002b6:	6078      	str	r0, [r7, #4]
	SET_BIT(port->MCR, CAN_MCR_RESET);//Reset FORZAMOS a entrar a modo sleep
 80002b8:	687b      	ldr	r3, [r7, #4]
 80002ba:	681b      	ldr	r3, [r3, #0]
 80002bc:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
 80002c0:	687b      	ldr	r3, [r7, #4]
 80002c2:	601a      	str	r2, [r3, #0]
	while(port->MCR & CAN_MCR_RESET) {}; //Esperamos a que el bit RESET se limpie
 80002c4:	bf00      	nop
 80002c6:	687b      	ldr	r3, [r7, #4]
 80002c8:	681b      	ldr	r3, [r3, #0]
 80002ca:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80002ce:	2b00      	cmp	r3, #0
 80002d0:	d1f9      	bne.n	80002c6 <CANx_Init+0x16>
	SET_BIT(port->MCR, CAN_MCR_INRQ);//Solicitamos entrar a modo inicializacion
 80002d2:	687b      	ldr	r3, [r7, #4]
 80002d4:	681b      	ldr	r3, [r3, #0]
 80002d6:	f043 0201 	orr.w	r2, r3, #1
 80002da:	687b      	ldr	r3, [r7, #4]
 80002dc:	601a      	str	r2, [r3, #0]
	while((port->MSR & CAN_MSR_INAK)==0){};//Esperamos a que el bit INAK sea set
 80002de:	bf00      	nop
 80002e0:	687b      	ldr	r3, [r7, #4]
 80002e2:	685b      	ldr	r3, [r3, #4]
 80002e4:	f003 0301 	and.w	r3, r3, #1
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	d0f9      	beq.n	80002e0 <CANx_Init+0x30>
	CLEAR_BIT(port->MCR, CAN_MCR_SLEEP);//Solicitamos Apagagar modo sleep
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	681b      	ldr	r3, [r3, #0]
 80002f0:	f023 0202 	bic.w	r2, r3, #2
 80002f4:	687b      	ldr	r3, [r7, #4]
 80002f6:	601a      	str	r2, [r3, #0]
	while(port->MSR & CAN_MSR_SLAK) {}; //Esperamos a que el bit SLAK se limpie ****ENTRAMOS A MODO INICIALIZACION TRAS ackmowledge de sleep off
 80002f8:	bf00      	nop
 80002fa:	687b      	ldr	r3, [r7, #4]
 80002fc:	685b      	ldr	r3, [r3, #4]
 80002fe:	f003 0302 	and.w	r3, r3, #2
 8000302:	2b00      	cmp	r3, #0
 8000304:	d1f9      	bne.n	80002fa <CANx_Init+0x4a>

	CLEAR_BIT(port->MCR, CAN_MCR_TXFP);// Inicializas el arbitraje, es decir la prioridad de cada mensaje es por identificador
 8000306:	687b      	ldr	r3, [r7, #4]
 8000308:	681b      	ldr	r3, [r3, #0]
 800030a:	f023 0204 	bic.w	r2, r3, #4
 800030e:	687b      	ldr	r3, [r7, #4]
 8000310:	601a      	str	r2, [r3, #0]
	CLEAR_BIT(port->MCR, CAN_MCR_RFLM);//La FIFO no se bloquea al haber estado de OVERRUN
 8000312:	687b      	ldr	r3, [r7, #4]
 8000314:	681b      	ldr	r3, [r3, #0]
 8000316:	f023 0208 	bic.w	r2, r3, #8
 800031a:	687b      	ldr	r3, [r7, #4]
 800031c:	601a      	str	r2, [r3, #0]
	SET_BIT(port->MCR, CAN_MCR_NART);//Activamos la retransmisión automática.
 800031e:	687b      	ldr	r3, [r7, #4]
 8000320:	681b      	ldr	r3, [r3, #0]
 8000322:	f043 0210 	orr.w	r2, r3, #16
 8000326:	687b      	ldr	r3, [r7, #4]
 8000328:	601a      	str	r2, [r3, #0]
	//Modificar, si no se desea retransmitir NART=1.
	CLEAR_BIT(port->MCR, CAN_MCR_AWUM);//AQUI SALIMOS DE MODO SLEEP POR SOFTWARE, EN UN FUTURO CONSIDERAR CAMBIARLOS A MODO HARDWARE PARA MODOS DE BAJO CONSUMO (CARRO PRENDIDO?)
 800032a:	687b      	ldr	r3, [r7, #4]
 800032c:	681b      	ldr	r3, [r3, #0]
 800032e:	f023 0220 	bic.w	r2, r3, #32
 8000332:	687b      	ldr	r3, [r7, #4]
 8000334:	601a      	str	r2, [r3, #0]
	CLEAR_BIT(port->MCR, CAN_MCR_ABOM);//SALIDA DE BUSS OFF POR SOFTWARE
 8000336:	687b      	ldr	r3, [r7, #4]
 8000338:	681b      	ldr	r3, [r3, #0]
 800033a:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 800033e:	687b      	ldr	r3, [r7, #4]
 8000340:	601a      	str	r2, [r3, #0]
	CLEAR_BIT(port->MCR, CAN_MCR_TTCM);//Desactivamos funcion solo disponible para RTOS
 8000342:	687b      	ldr	r3, [r7, #4]
 8000344:	681b      	ldr	r3, [r3, #0]
 8000346:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800034a:	687b      	ldr	r3, [r7, #4]
 800034c:	601a      	str	r2, [r3, #0]
	CLEAR_BIT(port->MCR, CAN_MCR_RESET);//
 800034e:	687b      	ldr	r3, [r7, #4]
 8000350:	681b      	ldr	r3, [r3, #0]
 8000352:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8000356:	687b      	ldr	r3, [r7, #4]
 8000358:	601a      	str	r2, [r3, #0]
	CLEAR_BIT(port->MCR, CAN_MCR_DBF);//Activa funcionamiento en modo debug
 800035a:	687b      	ldr	r3, [r7, #4]
 800035c:	681b      	ldr	r3, [r3, #0]
 800035e:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8000362:	687b      	ldr	r3, [r7, #4]
 8000364:	601a      	str	r2, [r3, #0]
}
 8000366:	bf00      	nop
 8000368:	370c      	adds	r7, #12
 800036a:	46bd      	mov	sp, r7
 800036c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000370:	4770      	bx	lr

08000372 <CANx_BitTiming_500Kz>:

void CANx_BitTiming_500Kz (CAN_TypeDef *port){
 8000372:	b480      	push	{r7}
 8000374:	b083      	sub	sp, #12
 8000376:	af00      	add	r7, sp, #0
 8000378:	6078      	str	r0, [r7, #4]

	//SET_BIT(port->BTR , (CAN_BTR_LBKM)); //Descomentar si se quieren hacer pruebas en modo loopback
	//SET_BIT(port->Register->BTR , (CAN_SILENT));
	CLEAR_BIT(port->BTR , (CAN_BTR_BRP));//limpia  BRP
 800037a:	687b      	ldr	r3, [r7, #4]
 800037c:	69db      	ldr	r3, [r3, #28]
 800037e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8000382:	f023 0303 	bic.w	r3, r3, #3
 8000386:	687a      	ldr	r2, [r7, #4]
 8000388:	61d3      	str	r3, [r2, #28]
	CLEAR_BIT(port->BTR , (CAN_BTR_TS1));//limpia TS1
 800038a:	687b      	ldr	r3, [r7, #4]
 800038c:	69db      	ldr	r3, [r3, #28]
 800038e:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8000392:	687b      	ldr	r3, [r7, #4]
 8000394:	61da      	str	r2, [r3, #28]
	CLEAR_BIT(port->BTR , (CAN_BTR_TS2));//limpia TS2
 8000396:	687b      	ldr	r3, [r7, #4]
 8000398:	69db      	ldr	r3, [r3, #28]
 800039a:	f423 02e0 	bic.w	r2, r3, #7340032	@ 0x700000
 800039e:	687b      	ldr	r3, [r7, #4]
 80003a0:	61da      	str	r2, [r3, #28]

	SET_BIT(port->BTR , ((0x1UL)<<CAN_BTR_BRP_Pos));//fija Baud rate
 80003a2:	687b      	ldr	r3, [r7, #4]
 80003a4:	69db      	ldr	r3, [r3, #28]
 80003a6:	f043 0201 	orr.w	r2, r3, #1
 80003aa:	687b      	ldr	r3, [r7, #4]
 80003ac:	61da      	str	r2, [r3, #28]
	SET_BIT(port->BTR , ((11U)<<CAN_BTR_TS1_Pos));//configura tS1
 80003ae:	687b      	ldr	r3, [r7, #4]
 80003b0:	69db      	ldr	r3, [r3, #28]
 80003b2:	f443 2230 	orr.w	r2, r3, #720896	@ 0xb0000
 80003b6:	687b      	ldr	r3, [r7, #4]
 80003b8:	61da      	str	r2, [r3, #28]
	SET_BIT(port->BTR , ((0x2UL)<<CAN_BTR_TS2_Pos));//configura tS2
 80003ba:	687b      	ldr	r3, [r7, #4]
 80003bc:	69db      	ldr	r3, [r3, #28]
 80003be:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80003c2:	687b      	ldr	r3, [r7, #4]
 80003c4:	61da      	str	r2, [r3, #28]
}
 80003c6:	bf00      	nop
 80003c8:	370c      	adds	r7, #12
 80003ca:	46bd      	mov	sp, r7
 80003cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d0:	4770      	bx	lr

080003d2 <CAN_FilterInit>:


void CAN_FilterInit (CAN_TypeDef *port, bool Mode, bool Scale, bool Fifo, uint8_t BitIndex){
 80003d2:	b480      	push	{r7}
 80003d4:	b083      	sub	sp, #12
 80003d6:	af00      	add	r7, sp, #0
 80003d8:	6078      	str	r0, [r7, #4]
 80003da:	4608      	mov	r0, r1
 80003dc:	4611      	mov	r1, r2
 80003de:	461a      	mov	r2, r3
 80003e0:	4603      	mov	r3, r0
 80003e2:	70fb      	strb	r3, [r7, #3]
 80003e4:	460b      	mov	r3, r1
 80003e6:	70bb      	strb	r3, [r7, #2]
 80003e8:	4613      	mov	r3, r2
 80003ea:	707b      	strb	r3, [r7, #1]
	CLEAR_BIT(port->FA1R, (1 << BitIndex)); //Desactivo el filtro del Bit index
 80003ec:	687b      	ldr	r3, [r7, #4]
 80003ee:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 80003f2:	7c3a      	ldrb	r2, [r7, #16]
 80003f4:	2101      	movs	r1, #1
 80003f6:	fa01 f202 	lsl.w	r2, r1, r2
 80003fa:	43d2      	mvns	r2, r2
 80003fc:	401a      	ands	r2, r3
 80003fe:	687b      	ldr	r3, [r7, #4]
 8000400:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
	SET_BIT(port->MSR,CAN_FMR_FINIT);//modo inicialización en los filtros
 8000404:	687b      	ldr	r3, [r7, #4]
 8000406:	685b      	ldr	r3, [r3, #4]
 8000408:	f043 0201 	orr.w	r2, r3, #1
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	605a      	str	r2, [r3, #4]

    // Configuramos el bit correspondiente utilizando BitIndex para configurar modo lista o mascara
    if (Mode) {
 8000410:	78fb      	ldrb	r3, [r7, #3]
 8000412:	2b00      	cmp	r3, #0
 8000414:	d00b      	beq.n	800042e <CAN_FilterInit+0x5c>
    	SET_BIT(port->FM1R, (1 << BitIndex)); // Si Mode es verdadero, establecemos el bit en BitIndex
 8000416:	687b      	ldr	r3, [r7, #4]
 8000418:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800041c:	7c3a      	ldrb	r2, [r7, #16]
 800041e:	2101      	movs	r1, #1
 8000420:	fa01 f202 	lsl.w	r2, r1, r2
 8000424:	431a      	orrs	r2, r3
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 800042c:	e00b      	b.n	8000446 <CAN_FilterInit+0x74>
    } else {
    	CLEAR_BIT(port->FM1R, (1 << BitIndex)); // Si Mode es falso, limpiamos el bit en BitIndex
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8000434:	7c3a      	ldrb	r2, [r7, #16]
 8000436:	2101      	movs	r1, #1
 8000438:	fa01 f202 	lsl.w	r2, r1, r2
 800043c:	43d2      	mvns	r2, r2
 800043e:	401a      	ands	r2, r3
 8000440:	687b      	ldr	r3, [r7, #4]
 8000442:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

 // Configuramos el bit correspondiente utilizando BitIndex para configurar la escala
    if (Scale) {
 8000446:	78bb      	ldrb	r3, [r7, #2]
 8000448:	2b00      	cmp	r3, #0
 800044a:	d00b      	beq.n	8000464 <CAN_FilterInit+0x92>
        SET_BIT(port->FS1R, (1 << BitIndex)); // Si Mode es verdadero, establecemos el bit en BitIndex
 800044c:	687b      	ldr	r3, [r7, #4]
 800044e:	f8d3 320c 	ldr.w	r3, [r3, #524]	@ 0x20c
 8000452:	7c3a      	ldrb	r2, [r7, #16]
 8000454:	2101      	movs	r1, #1
 8000456:	fa01 f202 	lsl.w	r2, r1, r2
 800045a:	431a      	orrs	r2, r3
 800045c:	687b      	ldr	r3, [r7, #4]
 800045e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c
 8000462:	e00b      	b.n	800047c <CAN_FilterInit+0xaa>
    } else {
        CLEAR_BIT(port->FS1R, (1 << BitIndex));// Si Mode es falso, limpiamos el bit en BitIndex
 8000464:	687b      	ldr	r3, [r7, #4]
 8000466:	f8d3 320c 	ldr.w	r3, [r3, #524]	@ 0x20c
 800046a:	7c3a      	ldrb	r2, [r7, #16]
 800046c:	2101      	movs	r1, #1
 800046e:	fa01 f202 	lsl.w	r2, r1, r2
 8000472:	43d2      	mvns	r2, r2
 8000474:	401a      	ands	r2, r3
 8000476:	687b      	ldr	r3, [r7, #4]
 8000478:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c
    }

    // Configuramos el bit correspondiente utilizando BitIndex para asignar a FIFO0 o FIFO1
     if (Fifo) {
 800047c:	787b      	ldrb	r3, [r7, #1]
 800047e:	2b00      	cmp	r3, #0
 8000480:	d00b      	beq.n	800049a <CAN_FilterInit+0xc8>
         SET_BIT(port->FFA1R, (1 << BitIndex));// Si Mode es verdadero, establecemos el bit en BitIndex
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8000488:	7c3a      	ldrb	r2, [r7, #16]
 800048a:	2101      	movs	r1, #1
 800048c:	fa01 f202 	lsl.w	r2, r1, r2
 8000490:	431a      	orrs	r2, r3
 8000492:	687b      	ldr	r3, [r7, #4]
 8000494:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8000498:	e00b      	b.n	80004b2 <CAN_FilterInit+0xe0>
     } else {
         CLEAR_BIT(port->FFA1R, (1 << BitIndex));// Si Mode es falso, limpiamos el bit en BitIndex FFA1R
 800049a:	687b      	ldr	r3, [r7, #4]
 800049c:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80004a0:	7c3a      	ldrb	r2, [r7, #16]
 80004a2:	2101      	movs	r1, #1
 80004a4:	fa01 f202 	lsl.w	r2, r1, r2
 80004a8:	43d2      	mvns	r2, r2
 80004aa:	401a      	ands	r2, r3
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
     }

     SET_BIT(port->FA1R, (1 << BitIndex)); //Acitva el filtro del Bit index
 80004b2:	687b      	ldr	r3, [r7, #4]
 80004b4:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 80004b8:	7c3a      	ldrb	r2, [r7, #16]
 80004ba:	2101      	movs	r1, #1
 80004bc:	fa01 f202 	lsl.w	r2, r1, r2
 80004c0:	431a      	orrs	r2, r3
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
   //  CLEAR_BIT(port->FMR,CAN_FMR_FINIT);//fin de modo inicialización
}
 80004c8:	bf00      	nop
 80004ca:	370c      	adds	r7, #12
 80004cc:	46bd      	mov	sp, r7
 80004ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004d2:	4770      	bx	lr

080004d4 <CAN_SetFilterValue>:

void CAN_SetFilterValue(CAN_TypeDef *port, uint32_t ID, uint32_t Mask, uint8_t BitIndex){
 80004d4:	b480      	push	{r7}
 80004d6:	b085      	sub	sp, #20
 80004d8:	af00      	add	r7, sp, #0
 80004da:	60f8      	str	r0, [r7, #12]
 80004dc:	60b9      	str	r1, [r7, #8]
 80004de:	607a      	str	r2, [r7, #4]
 80004e0:	70fb      	strb	r3, [r7, #3]

    SET_BIT(port->FMR, CAN_FMR_FINIT); // Activamos el modo de inicialización de filtros
 80004e2:	68fb      	ldr	r3, [r7, #12]
 80004e4:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80004e8:	f043 0201 	orr.w	r2, r3, #1
 80004ec:	68fb      	ldr	r3, [r7, #12]
 80004ee:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(port->FA1R, (1 << BitIndex));// Desactivamos temporalmente el filtro correspondiente
 80004f2:	68fb      	ldr	r3, [r7, #12]
 80004f4:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 80004f8:	78fa      	ldrb	r2, [r7, #3]
 80004fa:	2101      	movs	r1, #1
 80004fc:	fa01 f202 	lsl.w	r2, r1, r2
 8000500:	43d2      	mvns	r2, r2
 8000502:	401a      	ands	r2, r3
 8000504:	68fb      	ldr	r3, [r7, #12]
 8000506:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    // Configuramos los registros de filtro y máscara

    port->sFilterRegister[BitIndex].FR1 &= ~(0xFFFFFFFF);  // Limpia bits antes de escribir
 800050a:	78fa      	ldrb	r2, [r7, #3]
 800050c:	68fb      	ldr	r3, [r7, #12]
 800050e:	3248      	adds	r2, #72	@ 0x48
 8000510:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
 8000514:	78fa      	ldrb	r2, [r7, #3]
 8000516:	68fb      	ldr	r3, [r7, #12]
 8000518:	3248      	adds	r2, #72	@ 0x48
 800051a:	2100      	movs	r1, #0
 800051c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
    port->sFilterRegister[BitIndex].FR2 &= ~(0xFFFFFFFF);  // Limpia bits antes de escribir
 8000520:	78fb      	ldrb	r3, [r7, #3]
 8000522:	68fa      	ldr	r2, [r7, #12]
 8000524:	3348      	adds	r3, #72	@ 0x48
 8000526:	00db      	lsls	r3, r3, #3
 8000528:	4413      	add	r3, r2
 800052a:	685b      	ldr	r3, [r3, #4]
 800052c:	78fb      	ldrb	r3, [r7, #3]
 800052e:	68fa      	ldr	r2, [r7, #12]
 8000530:	3348      	adds	r3, #72	@ 0x48
 8000532:	00db      	lsls	r3, r3, #3
 8000534:	4413      	add	r3, r2
 8000536:	2200      	movs	r2, #0
 8000538:	605a      	str	r2, [r3, #4]

    port->sFilterRegister[BitIndex].FR1 = (ID & 0x7FF) << 21;  // Ajustar ID en bits 21 al 31
 800053a:	78fa      	ldrb	r2, [r7, #3]
 800053c:	68bb      	ldr	r3, [r7, #8]
 800053e:	0559      	lsls	r1, r3, #21
 8000540:	68fb      	ldr	r3, [r7, #12]
 8000542:	3248      	adds	r2, #72	@ 0x48
 8000544:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
    port->sFilterRegister[BitIndex].FR2 = (Mask & 0x7FF) << 21; // Ajustar Mask en bits 21 al 31
 8000548:	78fb      	ldrb	r3, [r7, #3]
 800054a:	687a      	ldr	r2, [r7, #4]
 800054c:	0552      	lsls	r2, r2, #21
 800054e:	68f9      	ldr	r1, [r7, #12]
 8000550:	3348      	adds	r3, #72	@ 0x48
 8000552:	00db      	lsls	r3, r3, #3
 8000554:	440b      	add	r3, r1
 8000556:	605a      	str	r2, [r3, #4]

    // Reactivamos el filtro y salimos del modo de inicialización
    SET_BIT(port->FA1R, (1 << BitIndex));
 8000558:	68fb      	ldr	r3, [r7, #12]
 800055a:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 800055e:	78fa      	ldrb	r2, [r7, #3]
 8000560:	2101      	movs	r1, #1
 8000562:	fa01 f202 	lsl.w	r2, r1, r2
 8000566:	431a      	orrs	r2, r3
 8000568:	68fb      	ldr	r3, [r7, #12]
 800056a:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
  //  CLEAR_BIT(port->FMR, CAN_FMR_FINIT);
}
 800056e:	bf00      	nop
 8000570:	3714      	adds	r7, #20
 8000572:	46bd      	mov	sp, r7
 8000574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000578:	4770      	bx	lr

0800057a <CAN_MailboxConfig>:

void CAN_MailboxConfig(CAN_TypeDef *port, bool ExtendedID, uint32_t ID, bool Remote, uint8_t mailboxIndex){
 800057a:	b480      	push	{r7}
 800057c:	b085      	sub	sp, #20
 800057e:	af00      	add	r7, sp, #0
 8000580:	60f8      	str	r0, [r7, #12]
 8000582:	607a      	str	r2, [r7, #4]
 8000584:	461a      	mov	r2, r3
 8000586:	460b      	mov	r3, r1
 8000588:	72fb      	strb	r3, [r7, #11]
 800058a:	4613      	mov	r3, r2
 800058c:	72bb      	strb	r3, [r7, #10]

	port->sTxMailBox[mailboxIndex].TIR &= ~(0xFFFFFFFF); //Limplia el registro TIR del milebox correspondiente
 800058e:	7e3b      	ldrb	r3, [r7, #24]
 8000590:	68fa      	ldr	r2, [r7, #12]
 8000592:	3318      	adds	r3, #24
 8000594:	011b      	lsls	r3, r3, #4
 8000596:	4413      	add	r3, r2
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	7e3b      	ldrb	r3, [r7, #24]
 800059c:	68fa      	ldr	r2, [r7, #12]
 800059e:	3318      	adds	r3, #24
 80005a0:	011b      	lsls	r3, r3, #4
 80005a2:	4413      	add	r3, r2
 80005a4:	2200      	movs	r2, #0
 80005a6:	601a      	str	r2, [r3, #0]

    if (mailboxIndex > 2) {//Si se usa la funcion con un index superior a 2 sale de la funcion ya que solo tenemos 3 mailbox
 80005a8:	7e3b      	ldrb	r3, [r7, #24]
 80005aa:	2b02      	cmp	r3, #2
 80005ac:	d836      	bhi.n	800061c <CAN_MailboxConfig+0xa2>
        return;
    }
    // Configuramos el bit correspondiente utilizando isExtendedID para configurar IDE y cargar el identificador
    if (ExtendedID) {
 80005ae:	7afb      	ldrb	r3, [r7, #11]
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	d00a      	beq.n	80005ca <CAN_MailboxConfig+0x50>
        port->sTxMailBox[mailboxIndex].TIR = (ID << 3) | (1 << 2); // ID extendida: ID en bits 31:3, IDE en bit 2
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	00da      	lsls	r2, r3, #3
 80005b8:	7e3b      	ldrb	r3, [r7, #24]
 80005ba:	f042 0204 	orr.w	r2, r2, #4
 80005be:	68f9      	ldr	r1, [r7, #12]
 80005c0:	3318      	adds	r3, #24
 80005c2:	011b      	lsls	r3, r3, #4
 80005c4:	440b      	add	r3, r1
 80005c6:	601a      	str	r2, [r3, #0]
 80005c8:	e007      	b.n	80005da <CAN_MailboxConfig+0x60>
    } else {
        port->sTxMailBox[mailboxIndex].TIR = (ID << 21); // ID estándar: ID en bits 31:21, IDE desactivado
 80005ca:	7e3b      	ldrb	r3, [r7, #24]
 80005cc:	687a      	ldr	r2, [r7, #4]
 80005ce:	0552      	lsls	r2, r2, #21
 80005d0:	68f9      	ldr	r1, [r7, #12]
 80005d2:	3318      	adds	r3, #24
 80005d4:	011b      	lsls	r3, r3, #4
 80005d6:	440b      	add	r3, r1
 80005d8:	601a      	str	r2, [r3, #0]
    }

    // Configuramos RTR para indicar si es trama de datos o remota
    if (Remote) {
 80005da:	7abb      	ldrb	r3, [r7, #10]
 80005dc:	2b00      	cmp	r3, #0
 80005de:	d00e      	beq.n	80005fe <CAN_MailboxConfig+0x84>
        SET_BIT(port->sTxMailBox[mailboxIndex].TIR, CAN_TI0R_RTR); // Activa bit RTR para trama remota
 80005e0:	7e3b      	ldrb	r3, [r7, #24]
 80005e2:	68fa      	ldr	r2, [r7, #12]
 80005e4:	3318      	adds	r3, #24
 80005e6:	011b      	lsls	r3, r3, #4
 80005e8:	4413      	add	r3, r2
 80005ea:	681a      	ldr	r2, [r3, #0]
 80005ec:	7e3b      	ldrb	r3, [r7, #24]
 80005ee:	f042 0202 	orr.w	r2, r2, #2
 80005f2:	68f9      	ldr	r1, [r7, #12]
 80005f4:	3318      	adds	r3, #24
 80005f6:	011b      	lsls	r3, r3, #4
 80005f8:	440b      	add	r3, r1
 80005fa:	601a      	str	r2, [r3, #0]
 80005fc:	e00f      	b.n	800061e <CAN_MailboxConfig+0xa4>
    } else {
        CLEAR_BIT(port->sTxMailBox[mailboxIndex].TIR, CAN_TI0R_RTR); // Desactiva bit RTR para trama de datos
 80005fe:	7e3b      	ldrb	r3, [r7, #24]
 8000600:	68fa      	ldr	r2, [r7, #12]
 8000602:	3318      	adds	r3, #24
 8000604:	011b      	lsls	r3, r3, #4
 8000606:	4413      	add	r3, r2
 8000608:	681a      	ldr	r2, [r3, #0]
 800060a:	7e3b      	ldrb	r3, [r7, #24]
 800060c:	f022 0202 	bic.w	r2, r2, #2
 8000610:	68f9      	ldr	r1, [r7, #12]
 8000612:	3318      	adds	r3, #24
 8000614:	011b      	lsls	r3, r3, #4
 8000616:	440b      	add	r3, r1
 8000618:	601a      	str	r2, [r3, #0]
 800061a:	e000      	b.n	800061e <CAN_MailboxConfig+0xa4>
        return;
 800061c:	bf00      	nop
    }
}
 800061e:	3714      	adds	r7, #20
 8000620:	46bd      	mov	sp, r7
 8000622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000626:	4770      	bx	lr

08000628 <CAN_SendData>:


void CAN_SendData(CAN_TypeDef *port, uint8_t DLC, uint64_t data, uint8_t mailboxIndex) {
 8000628:	b480      	push	{r7}
 800062a:	b085      	sub	sp, #20
 800062c:	af00      	add	r7, sp, #0
 800062e:	60f8      	str	r0, [r7, #12]
 8000630:	e9c7 2300 	strd	r2, r3, [r7]
 8000634:	460b      	mov	r3, r1
 8000636:	72fb      	strb	r3, [r7, #11]

	port->sTxMailBox[mailboxIndex].TDTR &= ~(0xFFFFFFFF); //Limpia valores de TDTR
 8000638:	7e3b      	ldrb	r3, [r7, #24]
 800063a:	68fa      	ldr	r2, [r7, #12]
 800063c:	3318      	adds	r3, #24
 800063e:	011b      	lsls	r3, r3, #4
 8000640:	4413      	add	r3, r2
 8000642:	3304      	adds	r3, #4
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	7e3b      	ldrb	r3, [r7, #24]
 8000648:	68fa      	ldr	r2, [r7, #12]
 800064a:	3318      	adds	r3, #24
 800064c:	011b      	lsls	r3, r3, #4
 800064e:	4413      	add	r3, r2
 8000650:	3304      	adds	r3, #4
 8000652:	2200      	movs	r2, #0
 8000654:	601a      	str	r2, [r3, #0]
	port->sTxMailBox[mailboxIndex].TDLR &= ~(0xFFFFFFFF); //Limpia valores de TDLR
 8000656:	7e3b      	ldrb	r3, [r7, #24]
 8000658:	68fa      	ldr	r2, [r7, #12]
 800065a:	011b      	lsls	r3, r3, #4
 800065c:	4413      	add	r3, r2
 800065e:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	7e3b      	ldrb	r3, [r7, #24]
 8000666:	68fa      	ldr	r2, [r7, #12]
 8000668:	011b      	lsls	r3, r3, #4
 800066a:	4413      	add	r3, r2
 800066c:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8000670:	2200      	movs	r2, #0
 8000672:	601a      	str	r2, [r3, #0]
	port->sTxMailBox[mailboxIndex].TDHR &= ~(0xFFFFFFFF); //Limpia calores de TDHR
 8000674:	7e3b      	ldrb	r3, [r7, #24]
 8000676:	68fa      	ldr	r2, [r7, #12]
 8000678:	011b      	lsls	r3, r3, #4
 800067a:	4413      	add	r3, r2
 800067c:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8000680:	681b      	ldr	r3, [r3, #0]
 8000682:	7e3b      	ldrb	r3, [r7, #24]
 8000684:	68fa      	ldr	r2, [r7, #12]
 8000686:	011b      	lsls	r3, r3, #4
 8000688:	4413      	add	r3, r2
 800068a:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 800068e:	2200      	movs	r2, #0
 8000690:	601a      	str	r2, [r3, #0]
    if (mailboxIndex > 2) {
 8000692:	7e3b      	ldrb	r3, [r7, #24]
 8000694:	2b02      	cmp	r3, #2
 8000696:	d822      	bhi.n	80006de <CAN_SendData+0xb6>
        return;
    }
    port->sTxMailBox[mailboxIndex].TDTR = DLC & 0xF;
 8000698:	7afa      	ldrb	r2, [r7, #11]
 800069a:	7e3b      	ldrb	r3, [r7, #24]
 800069c:	f002 020f 	and.w	r2, r2, #15
 80006a0:	68f9      	ldr	r1, [r7, #12]
 80006a2:	3318      	adds	r3, #24
 80006a4:	011b      	lsls	r3, r3, #4
 80006a6:	440b      	add	r3, r1
 80006a8:	3304      	adds	r3, #4
 80006aa:	601a      	str	r2, [r3, #0]
    port->sTxMailBox[mailboxIndex].TDLR = data & 0xFFFFFFFF;
 80006ac:	7e3b      	ldrb	r3, [r7, #24]
 80006ae:	683a      	ldr	r2, [r7, #0]
 80006b0:	68f9      	ldr	r1, [r7, #12]
 80006b2:	011b      	lsls	r3, r3, #4
 80006b4:	440b      	add	r3, r1
 80006b6:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 80006ba:	601a      	str	r2, [r3, #0]
    port->sTxMailBox[mailboxIndex].TDHR = (data >> 32) & 0xFFFFFFFF;
 80006bc:	e9d7 0100 	ldrd	r0, r1, [r7]
 80006c0:	f04f 0200 	mov.w	r2, #0
 80006c4:	f04f 0300 	mov.w	r3, #0
 80006c8:	000a      	movs	r2, r1
 80006ca:	2300      	movs	r3, #0
 80006cc:	7e39      	ldrb	r1, [r7, #24]
 80006ce:	4610      	mov	r0, r2
 80006d0:	68fa      	ldr	r2, [r7, #12]
 80006d2:	010b      	lsls	r3, r1, #4
 80006d4:	4413      	add	r3, r2
 80006d6:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 80006da:	6018      	str	r0, [r3, #0]
 80006dc:	e000      	b.n	80006e0 <CAN_SendData+0xb8>
        return;
 80006de:	bf00      	nop
}
 80006e0:	3714      	adds	r7, #20
 80006e2:	46bd      	mov	sp, r7
 80006e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e8:	4770      	bx	lr

080006ea <CANx_EnFIFO1Ints>:

    return flag;
}


void CANx_EnFIFO1Ints(CAN_TypeDef * port){
 80006ea:	b480      	push	{r7}
 80006ec:	b083      	sub	sp, #12
 80006ee:	af00      	add	r7, sp, #0
 80006f0:	6078      	str	r0, [r7, #4]
	SET_BIT(port->IER, CAN_IER_FMPIE1|CAN_IER_FFIE1|CAN_IER_FOVIE1);
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	695b      	ldr	r3, [r3, #20]
 80006f6:	f043 0270 	orr.w	r2, r3, #112	@ 0x70
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	615a      	str	r2, [r3, #20]
}
 80006fe:	bf00      	nop
 8000700:	370c      	adds	r7, #12
 8000702:	46bd      	mov	sp, r7
 8000704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000708:	4770      	bx	lr

0800070a <CANx_EnFIFO0Ints>:

void CANx_EnFIFO0Ints(CAN_TypeDef * port){
 800070a:	b480      	push	{r7}
 800070c:	b083      	sub	sp, #12
 800070e:	af00      	add	r7, sp, #0
 8000710:	6078      	str	r0, [r7, #4]
	SET_BIT(port->IER, CAN_IER_FMPIE0|CAN_IER_FFIE0|CAN_IER_FOVIE0);
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	695b      	ldr	r3, [r3, #20]
 8000716:	f043 020e 	orr.w	r2, r3, #14
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	615a      	str	r2, [r3, #20]
}
 800071e:	bf00      	nop
 8000720:	370c      	adds	r7, #12
 8000722:	46bd      	mov	sp, r7
 8000724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000728:	4770      	bx	lr

0800072a <CANx_GetLEC>:



uint8_t CANx_GetLEC(CAN_TypeDef * port){
 800072a:	b480      	push	{r7}
 800072c:	b085      	sub	sp, #20
 800072e:	af00      	add	r7, sp, #0
 8000730:	6078      	str	r0, [r7, #4]
	uint8_t lec = (port->ESR & CAN_ESR_LEC_Msk) >> CAN_ESR_LEC_Pos; // Leer y desplazar campo LEC
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	699b      	ldr	r3, [r3, #24]
 8000736:	091b      	lsrs	r3, r3, #4
 8000738:	b2db      	uxtb	r3, r3
 800073a:	f003 0307 	and.w	r3, r3, #7
 800073e:	73fb      	strb	r3, [r7, #15]
	return lec;
 8000740:	7bfb      	ldrb	r3, [r7, #15]
}
 8000742:	4618      	mov	r0, r3
 8000744:	3714      	adds	r7, #20
 8000746:	46bd      	mov	sp, r7
 8000748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800074c:	4770      	bx	lr

0800074e <CAN1_Rx0_FIFOx>:


void CAN1_Rx0_FIFOx(CAN_TypeDef *port, CAN_FIFOMailBox_TypeDef *fifo) {
 800074e:	b580      	push	{r7, lr}
 8000750:	b082      	sub	sp, #8
 8000752:	af00      	add	r7, sp, #0
 8000754:	6078      	str	r0, [r7, #4]
 8000756:	6039      	str	r1, [r7, #0]
    if (port->RF0R & CAN_RF0R_FMP0) { // Nuevo mensaje en FIFO
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	68db      	ldr	r3, [r3, #12]
 800075c:	f003 0303 	and.w	r3, r3, #3
 8000760:	2b00      	cmp	r3, #0
 8000762:	d027      	beq.n	80007b4 <CAN1_Rx0_FIFOx+0x66>
        // Verificar el Last Error Code (LEC)
        if (CANx_GetLEC(port) == CAN_LEC_NO_ERROR) { // No hubo errores en la recepción
 8000764:	6878      	ldr	r0, [r7, #4]
 8000766:	f7ff ffe0 	bl	800072a <CANx_GetLEC>
 800076a:	4603      	mov	r3, r0
 800076c:	2b00      	cmp	r3, #0
 800076e:	d11a      	bne.n	80007a6 <CAN1_Rx0_FIFOx+0x58>
            // Copiar los datos del FIFO a la estructura fifo
            fifo->RIR = port->sFIFOMailBox[0].RIR;      // Identificador del mensaje
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	f8d3 21b0 	ldr.w	r2, [r3, #432]	@ 0x1b0
 8000776:	683b      	ldr	r3, [r7, #0]
 8000778:	601a      	str	r2, [r3, #0]
            fifo->RDTR = port->sFIFOMailBox[0].RDTR;    // Código de longitud de datos y FMI
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	f8d3 21b4 	ldr.w	r2, [r3, #436]	@ 0x1b4
 8000780:	683b      	ldr	r3, [r7, #0]
 8000782:	605a      	str	r2, [r3, #4]
            fifo->RDLR = port->sFIFOMailBox[0].RDLR;    // Datos (Low)
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	f8d3 21b8 	ldr.w	r2, [r3, #440]	@ 0x1b8
 800078a:	683b      	ldr	r3, [r7, #0]
 800078c:	609a      	str	r2, [r3, #8]
            fifo->RDHR = port->sFIFOMailBox[0].RDHR;    // Datos (High)
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	f8d3 21bc 	ldr.w	r2, [r3, #444]	@ 0x1bc
 8000794:	683b      	ldr	r3, [r7, #0]
 8000796:	60da      	str	r2, [r3, #12]
            // Manejo del error: descartar el mensaje y liberar el FIFO
            SET_BIT(port->RF0R, CAN_RF0R_RFOM0);
            return; // Salir de la función sin llenar la estructura
        }
        // Liberar el FIFO para el siguiente mensaje
        SET_BIT(port->RF0R, CAN_RF0R_RFOM0);
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	68db      	ldr	r3, [r3, #12]
 800079c:	f043 0220 	orr.w	r2, r3, #32
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	60da      	str	r2, [r3, #12]
 80007a4:	e04d      	b.n	8000842 <CAN1_Rx0_FIFOx+0xf4>
            SET_BIT(port->RF0R, CAN_RF0R_RFOM0);
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	68db      	ldr	r3, [r3, #12]
 80007aa:	f043 0220 	orr.w	r2, r3, #32
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	60da      	str	r2, [r3, #12]
            return; // Salir de la función sin llenar la estructura
 80007b2:	e046      	b.n	8000842 <CAN1_Rx0_FIFOx+0xf4>

    } else if (port->RF0R & CAN_RF0R_FULL0) { // FIFO lleno
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	68db      	ldr	r3, [r3, #12]
 80007b8:	f003 0308 	and.w	r3, r3, #8
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d01a      	beq.n	80007f6 <CAN1_Rx0_FIFOx+0xa8>
        // Copiar los datos del FIFO a la estructura fifo
        fifo->RIR = port->sFIFOMailBox[0].RIR;
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	f8d3 21b0 	ldr.w	r2, [r3, #432]	@ 0x1b0
 80007c6:	683b      	ldr	r3, [r7, #0]
 80007c8:	601a      	str	r2, [r3, #0]
        fifo->RDTR = port->sFIFOMailBox[0].RDTR;
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	f8d3 21b4 	ldr.w	r2, [r3, #436]	@ 0x1b4
 80007d0:	683b      	ldr	r3, [r7, #0]
 80007d2:	605a      	str	r2, [r3, #4]
        fifo->RDLR = port->sFIFOMailBox[0].RDLR;
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	f8d3 21b8 	ldr.w	r2, [r3, #440]	@ 0x1b8
 80007da:	683b      	ldr	r3, [r7, #0]
 80007dc:	609a      	str	r2, [r3, #8]
        fifo->RDHR = port->sFIFOMailBox[0].RDHR;
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	f8d3 21bc 	ldr.w	r2, [r3, #444]	@ 0x1bc
 80007e4:	683b      	ldr	r3, [r7, #0]
 80007e6:	60da      	str	r2, [r3, #12]
        // Liberar el FIFO para evitar la pérdida de datos
        SET_BIT(port->RF0R, CAN_RF0R_RFOM0);
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	68db      	ldr	r3, [r3, #12]
 80007ec:	f043 0220 	orr.w	r2, r3, #32
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	60da      	str	r2, [r3, #12]
 80007f4:	e025      	b.n	8000842 <CAN1_Rx0_FIFOx+0xf4>

    } else if (port->RF0R & CAN_RF0R_FOVR0) { // Sobrecarga en el FIFO
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	68db      	ldr	r3, [r3, #12]
 80007fa:	f003 0310 	and.w	r3, r3, #16
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d01f      	beq.n	8000842 <CAN1_Rx0_FIFOx+0xf4>
        // Manejar el estado de sobrecarga y limpiar el bit de sobrecarga
        CLEAR_BIT(port->RF0R, CAN_RF0R_FOVR0);
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	68db      	ldr	r3, [r3, #12]
 8000806:	f023 0210 	bic.w	r2, r3, #16
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	60da      	str	r2, [r3, #12]
        // Copiar los datos del FIFO a la estructura fifo
        fifo->RIR = port->sFIFOMailBox[0].RIR;
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	f8d3 21b0 	ldr.w	r2, [r3, #432]	@ 0x1b0
 8000814:	683b      	ldr	r3, [r7, #0]
 8000816:	601a      	str	r2, [r3, #0]
        fifo->RDTR = port->sFIFOMailBox[0].RDTR;
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	f8d3 21b4 	ldr.w	r2, [r3, #436]	@ 0x1b4
 800081e:	683b      	ldr	r3, [r7, #0]
 8000820:	605a      	str	r2, [r3, #4]
        fifo->RDLR = port->sFIFOMailBox[0].RDLR;
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	f8d3 21b8 	ldr.w	r2, [r3, #440]	@ 0x1b8
 8000828:	683b      	ldr	r3, [r7, #0]
 800082a:	609a      	str	r2, [r3, #8]
        fifo->RDHR = port->sFIFOMailBox[0].RDHR;
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	f8d3 21bc 	ldr.w	r2, [r3, #444]	@ 0x1bc
 8000832:	683b      	ldr	r3, [r7, #0]
 8000834:	60da      	str	r2, [r3, #12]
        // Liberar el FIFO
        SET_BIT(port->RF0R, CAN_RF0R_RFOM0);
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	68db      	ldr	r3, [r3, #12]
 800083a:	f043 0220 	orr.w	r2, r3, #32
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	60da      	str	r2, [r3, #12]
    }
}
 8000842:	3708      	adds	r7, #8
 8000844:	46bd      	mov	sp, r7
 8000846:	bd80      	pop	{r7, pc}

08000848 <CAN1_Rx1_FIFOx>:


void CAN1_Rx1_FIFOx(CAN_TypeDef *port, CAN_FIFOMailBox_TypeDef *fifo) {
 8000848:	b580      	push	{r7, lr}
 800084a:	b082      	sub	sp, #8
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
 8000850:	6039      	str	r1, [r7, #0]
    if (port->RF1R & CAN_RF1R_FMP1) { // Nuevo mensaje en FIFO
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	691b      	ldr	r3, [r3, #16]
 8000856:	f003 0303 	and.w	r3, r3, #3
 800085a:	2b00      	cmp	r3, #0
 800085c:	d027      	beq.n	80008ae <CAN1_Rx1_FIFOx+0x66>
        // Verificar el Last Error Code (LEC)
        if (CANx_GetLEC(port) == CAN_LEC_NO_ERROR) { // No hubo errores en la recepción
 800085e:	6878      	ldr	r0, [r7, #4]
 8000860:	f7ff ff63 	bl	800072a <CANx_GetLEC>
 8000864:	4603      	mov	r3, r0
 8000866:	2b00      	cmp	r3, #0
 8000868:	d11a      	bne.n	80008a0 <CAN1_Rx1_FIFOx+0x58>
            // Copiar los datos del FIFO a la estructura fifo
            fifo->RIR = port->sFIFOMailBox[1].RIR;      // Identificador del mensaje
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	f8d3 21c0 	ldr.w	r2, [r3, #448]	@ 0x1c0
 8000870:	683b      	ldr	r3, [r7, #0]
 8000872:	601a      	str	r2, [r3, #0]
            fifo->RDTR = port->sFIFOMailBox[1].RDTR;    // Código de longitud de datos y FMI
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	f8d3 21c4 	ldr.w	r2, [r3, #452]	@ 0x1c4
 800087a:	683b      	ldr	r3, [r7, #0]
 800087c:	605a      	str	r2, [r3, #4]
            fifo->RDLR = port->sFIFOMailBox[1].RDLR;    // Datos (Low)
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	f8d3 21c8 	ldr.w	r2, [r3, #456]	@ 0x1c8
 8000884:	683b      	ldr	r3, [r7, #0]
 8000886:	609a      	str	r2, [r3, #8]
            fifo->RDHR = port->sFIFOMailBox[1].RDHR;    // Datos (High)
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	f8d3 21cc 	ldr.w	r2, [r3, #460]	@ 0x1cc
 800088e:	683b      	ldr	r3, [r7, #0]
 8000890:	60da      	str	r2, [r3, #12]
            // Manejo del error: descartar el mensaje y liberar el FIFO
            SET_BIT(port->RF1R, CAN_RF1R_RFOM1);
            return; // Salir de la función sin llenar la estructura
        }
        // Liberar el FIFO para el siguiente mensaje
        SET_BIT(port->RF1R, CAN_RF1R_RFOM1);
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	691b      	ldr	r3, [r3, #16]
 8000896:	f043 0220 	orr.w	r2, r3, #32
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	611a      	str	r2, [r3, #16]
 800089e:	e04d      	b.n	800093c <CAN1_Rx1_FIFOx+0xf4>
            SET_BIT(port->RF1R, CAN_RF1R_RFOM1);
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	691b      	ldr	r3, [r3, #16]
 80008a4:	f043 0220 	orr.w	r2, r3, #32
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	611a      	str	r2, [r3, #16]
            return; // Salir de la función sin llenar la estructura
 80008ac:	e046      	b.n	800093c <CAN1_Rx1_FIFOx+0xf4>

    } else if (port->RF1R & CAN_RF1R_FULL1) { // FIFO lleno
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	691b      	ldr	r3, [r3, #16]
 80008b2:	f003 0308 	and.w	r3, r3, #8
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d01a      	beq.n	80008f0 <CAN1_Rx1_FIFOx+0xa8>
        // Copiar los datos del FIFO a la estructura fifo
        fifo->RIR = port->sFIFOMailBox[1].RIR;
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	f8d3 21c0 	ldr.w	r2, [r3, #448]	@ 0x1c0
 80008c0:	683b      	ldr	r3, [r7, #0]
 80008c2:	601a      	str	r2, [r3, #0]
        fifo->RDTR = port->sFIFOMailBox[1].RDTR;
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	f8d3 21c4 	ldr.w	r2, [r3, #452]	@ 0x1c4
 80008ca:	683b      	ldr	r3, [r7, #0]
 80008cc:	605a      	str	r2, [r3, #4]
        fifo->RDLR = port->sFIFOMailBox[1].RDLR;
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	f8d3 21c8 	ldr.w	r2, [r3, #456]	@ 0x1c8
 80008d4:	683b      	ldr	r3, [r7, #0]
 80008d6:	609a      	str	r2, [r3, #8]
        fifo->RDHR = port->sFIFOMailBox[1].RDHR;
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	f8d3 21cc 	ldr.w	r2, [r3, #460]	@ 0x1cc
 80008de:	683b      	ldr	r3, [r7, #0]
 80008e0:	60da      	str	r2, [r3, #12]
        // Liberar el FIFO para evitar la pérdida de datos
        SET_BIT(port->RF1R, CAN_RF1R_RFOM1);
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	691b      	ldr	r3, [r3, #16]
 80008e6:	f043 0220 	orr.w	r2, r3, #32
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	611a      	str	r2, [r3, #16]
 80008ee:	e025      	b.n	800093c <CAN1_Rx1_FIFOx+0xf4>

    } else if (port->RF1R & CAN_RF1R_FOVR1) { // Sobrecarga en el FIFO
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	691b      	ldr	r3, [r3, #16]
 80008f4:	f003 0310 	and.w	r3, r3, #16
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d01f      	beq.n	800093c <CAN1_Rx1_FIFOx+0xf4>
        // Manejar el estado de sobrecarga y limpiar el bit de sobrecarga
        CLEAR_BIT(port->RF1R, CAN_RF1R_FOVR1);
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	691b      	ldr	r3, [r3, #16]
 8000900:	f023 0210 	bic.w	r2, r3, #16
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	611a      	str	r2, [r3, #16]
        // Copiar los datos del FIFO a la estructura fifo
        fifo->RIR = port->sFIFOMailBox[1].RIR;
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	f8d3 21c0 	ldr.w	r2, [r3, #448]	@ 0x1c0
 800090e:	683b      	ldr	r3, [r7, #0]
 8000910:	601a      	str	r2, [r3, #0]
        fifo->RDTR = port->sFIFOMailBox[1].RDTR;
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	f8d3 21c4 	ldr.w	r2, [r3, #452]	@ 0x1c4
 8000918:	683b      	ldr	r3, [r7, #0]
 800091a:	605a      	str	r2, [r3, #4]
        fifo->RDLR = port->sFIFOMailBox[1].RDLR;
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	f8d3 21c8 	ldr.w	r2, [r3, #456]	@ 0x1c8
 8000922:	683b      	ldr	r3, [r7, #0]
 8000924:	609a      	str	r2, [r3, #8]
        fifo->RDHR = port->sFIFOMailBox[1].RDHR;
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	f8d3 21cc 	ldr.w	r2, [r3, #460]	@ 0x1cc
 800092c:	683b      	ldr	r3, [r7, #0]
 800092e:	60da      	str	r2, [r3, #12]
        // Liberar el FIFO
        SET_BIT(port->RF0R, CAN_RF1R_RFOM1);
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	68db      	ldr	r3, [r3, #12]
 8000934:	f043 0220 	orr.w	r2, r3, #32
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	60da      	str	r2, [r3, #12]
    }
}
 800093c:	3708      	adds	r7, #8
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}

08000942 <GPIOx_InitAF>:
#define GPIO_OTYPER_OD                   1UL //Very High Speed

//Inicializa en la función alterna los puertos

                              /*Puerto	-	OTYPER	-	OSPEEDR		-	AFR		-	PUR*/
void GPIOx_InitAF(GPIO_TypeDef *Port_, uint8_t Pin_, uint8_t OTYPER_, uint8_t OSPEEDR_, uint8_t AFR_, bool PUR){ //L45
 8000942:	b480      	push	{r7}
 8000944:	b083      	sub	sp, #12
 8000946:	af00      	add	r7, sp, #0
 8000948:	6078      	str	r0, [r7, #4]
 800094a:	4608      	mov	r0, r1
 800094c:	4611      	mov	r1, r2
 800094e:	461a      	mov	r2, r3
 8000950:	4603      	mov	r3, r0
 8000952:	70fb      	strb	r3, [r7, #3]
 8000954:	460b      	mov	r3, r1
 8000956:	70bb      	strb	r3, [r7, #2]
 8000958:	4613      	mov	r3, r2
 800095a:	707b      	strb	r3, [r7, #1]
	CLEAR_BIT(Port_->MODER,(3 << (Pin_ * 2)));//Alternate Function on Pin x=1,...,15 /L45
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	78fa      	ldrb	r2, [r7, #3]
 8000962:	0052      	lsls	r2, r2, #1
 8000964:	2103      	movs	r1, #3
 8000966:	fa01 f202 	lsl.w	r2, r1, r2
 800096a:	43d2      	mvns	r2, r2
 800096c:	401a      	ands	r2, r3
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	601a      	str	r2, [r3, #0]
	SET_BIT(Port_->MODER,(GPIO_MODER_AF << (Pin_ * 2)));//Alternate Function on Pin x=1,...,15 /L45
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	681a      	ldr	r2, [r3, #0]
 8000976:	78fb      	ldrb	r3, [r7, #3]
 8000978:	005b      	lsls	r3, r3, #1
 800097a:	2102      	movs	r1, #2
 800097c:	fa01 f303 	lsl.w	r3, r1, r3
 8000980:	431a      	orrs	r2, r3
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	601a      	str	r2, [r3, #0]
	SET_BIT(Port_->OTYPER,((OTYPER_ & 1) << (Pin_)));//Opend Drain or push pull
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	685b      	ldr	r3, [r3, #4]
 800098a:	78ba      	ldrb	r2, [r7, #2]
 800098c:	f002 0101 	and.w	r1, r2, #1
 8000990:	78fa      	ldrb	r2, [r7, #3]
 8000992:	fa01 f202 	lsl.w	r2, r1, r2
 8000996:	431a      	orrs	r2, r3
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	605a      	str	r2, [r3, #4]
	SET_BIT(Port_->OSPEEDR,(OSPEEDR_ << (Pin_ * 2)));//High Speed
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	689b      	ldr	r3, [r3, #8]
 80009a0:	7879      	ldrb	r1, [r7, #1]
 80009a2:	78fa      	ldrb	r2, [r7, #3]
 80009a4:	0052      	lsls	r2, r2, #1
 80009a6:	fa01 f202 	lsl.w	r2, r1, r2
 80009aa:	431a      	orrs	r2, r3
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	609a      	str	r2, [r3, #8]
	if(Pin_ > 7){
 80009b0:	78fb      	ldrb	r3, [r7, #3]
 80009b2:	2b07      	cmp	r3, #7
 80009b4:	d90b      	bls.n	80009ce <GPIOx_InitAF+0x8c>
		SET_BIT(Port_->AFR[1],(AFR_ <<((Pin_ - 8) * 4)));
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80009ba:	7c39      	ldrb	r1, [r7, #16]
 80009bc:	78fa      	ldrb	r2, [r7, #3]
 80009be:	3a08      	subs	r2, #8
 80009c0:	0092      	lsls	r2, r2, #2
 80009c2:	fa01 f202 	lsl.w	r2, r1, r2
 80009c6:	431a      	orrs	r2, r3
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	625a      	str	r2, [r3, #36]	@ 0x24
 80009cc:	e009      	b.n	80009e2 <GPIOx_InitAF+0xa0>
	}
	else{
		SET_BIT(Port_->AFR[0],(AFR_ << (Pin_ * 4)));
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	6a1b      	ldr	r3, [r3, #32]
 80009d2:	7c39      	ldrb	r1, [r7, #16]
 80009d4:	78fa      	ldrb	r2, [r7, #3]
 80009d6:	0092      	lsls	r2, r2, #2
 80009d8:	fa01 f202 	lsl.w	r2, r1, r2
 80009dc:	431a      	orrs	r2, r3
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	621a      	str	r2, [r3, #32]
	}
	//Veificar IDR? Debe estar en 1 los puertos
	if(PUR){
 80009e2:	7d3b      	ldrb	r3, [r7, #20]
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d00a      	beq.n	80009fe <GPIOx_InitAF+0xbc>
		SET_BIT(Port_->PUPDR,(GPIO_PUPDR_PUPD0_0 << (Pin_ * 2)));//Resistencias Pull UP
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	68da      	ldr	r2, [r3, #12]
 80009ec:	78fb      	ldrb	r3, [r7, #3]
 80009ee:	005b      	lsls	r3, r3, #1
 80009f0:	2101      	movs	r1, #1
 80009f2:	fa01 f303 	lsl.w	r3, r1, r3
 80009f6:	431a      	orrs	r2, r3
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	60da      	str	r2, [r3, #12]
	}
	else{
		CLEAR_BIT(Port_->PUPDR,(GPIO_PUPDR_PUPD0) << (Pin_ * 2));//Desactiva
	}

}
 80009fc:	e00a      	b.n	8000a14 <GPIOx_InitAF+0xd2>
		CLEAR_BIT(Port_->PUPDR,(GPIO_PUPDR_PUPD0) << (Pin_ * 2));//Desactiva
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	68da      	ldr	r2, [r3, #12]
 8000a02:	78fb      	ldrb	r3, [r7, #3]
 8000a04:	005b      	lsls	r3, r3, #1
 8000a06:	2103      	movs	r1, #3
 8000a08:	fa01 f303 	lsl.w	r3, r1, r3
 8000a0c:	43db      	mvns	r3, r3
 8000a0e:	401a      	ands	r2, r3
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	60da      	str	r2, [r3, #12]
}
 8000a14:	bf00      	nop
 8000a16:	370c      	adds	r7, #12
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1e:	4770      	bx	lr

08000a20 <GPIOx_InitIO>:

void GPIOx_InitIO(GPIO_TypeDef *Port_, uint8_t Pin_, uint8_t IO, bool PUR){ //l45
 8000a20:	b480      	push	{r7}
 8000a22:	b083      	sub	sp, #12
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
 8000a28:	4608      	mov	r0, r1
 8000a2a:	4611      	mov	r1, r2
 8000a2c:	461a      	mov	r2, r3
 8000a2e:	4603      	mov	r3, r0
 8000a30:	70fb      	strb	r3, [r7, #3]
 8000a32:	460b      	mov	r3, r1
 8000a34:	70bb      	strb	r3, [r7, #2]
 8000a36:	4613      	mov	r3, r2
 8000a38:	707b      	strb	r3, [r7, #1]
	if(IO == GPIO_MODER_OUTPUT){
 8000a3a:	78bb      	ldrb	r3, [r7, #2]
 8000a3c:	2b01      	cmp	r3, #1
 8000a3e:	d115      	bne.n	8000a6c <GPIOx_InitIO+0x4c>
		CLEAR_BIT(Port_->MODER,(3 << (Pin_ * 2)));
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	78fa      	ldrb	r2, [r7, #3]
 8000a46:	0052      	lsls	r2, r2, #1
 8000a48:	2103      	movs	r1, #3
 8000a4a:	fa01 f202 	lsl.w	r2, r1, r2
 8000a4e:	43d2      	mvns	r2, r2
 8000a50:	401a      	ands	r2, r3
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	601a      	str	r2, [r3, #0]
		SET_BIT(Port_->MODER,(GPIO_MODER_OUTPUT << (Pin_ * 2))); // Salida
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	681a      	ldr	r2, [r3, #0]
 8000a5a:	78fb      	ldrb	r3, [r7, #3]
 8000a5c:	005b      	lsls	r3, r3, #1
 8000a5e:	2101      	movs	r1, #1
 8000a60:	fa01 f303 	lsl.w	r3, r1, r3
 8000a64:	431a      	orrs	r2, r3
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	601a      	str	r2, [r3, #0]
 8000a6a:	e00f      	b.n	8000a8c <GPIOx_InitIO+0x6c>
	}
	else{
		Port_->IDR &= 0;
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	691b      	ldr	r3, [r3, #16]
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	2200      	movs	r2, #0
 8000a74:	611a      	str	r2, [r3, #16]
		CLEAR_BIT(Port_->MODER,(0x3 << (Pin_ * 2))); // Entrada
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	78fa      	ldrb	r2, [r7, #3]
 8000a7c:	0052      	lsls	r2, r2, #1
 8000a7e:	2103      	movs	r1, #3
 8000a80:	fa01 f202 	lsl.w	r2, r1, r2
 8000a84:	43d2      	mvns	r2, r2
 8000a86:	401a      	ands	r2, r3
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	601a      	str	r2, [r3, #0]
	}
	if(PUR){
 8000a8c:	787b      	ldrb	r3, [r7, #1]
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d00a      	beq.n	8000aa8 <GPIOx_InitIO+0x88>
		SET_BIT(Port_->PUPDR,(GPIO_PUPDR_PUPD0_0 << (Pin_ * 2)));//Resistencias Pull UP
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	68da      	ldr	r2, [r3, #12]
 8000a96:	78fb      	ldrb	r3, [r7, #3]
 8000a98:	005b      	lsls	r3, r3, #1
 8000a9a:	2101      	movs	r1, #1
 8000a9c:	fa01 f303 	lsl.w	r3, r1, r3
 8000aa0:	431a      	orrs	r2, r3
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	60da      	str	r2, [r3, #12]
	}
	else{
		CLEAR_BIT(Port_->PUPDR,(GPIO_PUPDR_PUPD0) << (Pin_ * 2));//Desactiva
	}
}
 8000aa6:	e00a      	b.n	8000abe <GPIOx_InitIO+0x9e>
		CLEAR_BIT(Port_->PUPDR,(GPIO_PUPDR_PUPD0) << (Pin_ * 2));//Desactiva
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	68da      	ldr	r2, [r3, #12]
 8000aac:	78fb      	ldrb	r3, [r7, #3]
 8000aae:	005b      	lsls	r3, r3, #1
 8000ab0:	2103      	movs	r1, #3
 8000ab2:	fa01 f303 	lsl.w	r3, r1, r3
 8000ab6:	43db      	mvns	r3, r3
 8000ab8:	401a      	ands	r2, r3
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	60da      	str	r2, [r3, #12]
}
 8000abe:	bf00      	nop
 8000ac0:	370c      	adds	r7, #12
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac8:	4770      	bx	lr
	...

08000acc <RCC_EnPort>:

void RCC_EnPort(GPIO_TypeDef *port){//L45
 8000acc:	b480      	push	{r7}
 8000ace:	b083      	sub	sp, #12
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	6078      	str	r0, [r7, #4]
	if(port == GPIOA){
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000ada:	d106      	bne.n	8000aea <RCC_EnPort+0x1e>
		SET_BIT(RCC->AHB2ENR,RCC_AHB2ENR_GPIOAEN);
 8000adc:	4b21      	ldr	r3, [pc, #132]	@ (8000b64 <RCC_EnPort+0x98>)
 8000ade:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ae0:	4a20      	ldr	r2, [pc, #128]	@ (8000b64 <RCC_EnPort+0x98>)
 8000ae2:	f043 0301 	orr.w	r3, r3, #1
 8000ae6:	64d3      	str	r3, [r2, #76]	@ 0x4c
		SET_BIT(RCC->AHB2ENR,RCC_AHB2ENR_GPIOEEN);
	}
	else if(port == GPIOH){
		SET_BIT(RCC->AHB2ENR,RCC_AHB2ENR_GPIOHEN);
	}
}
 8000ae8:	e035      	b.n	8000b56 <RCC_EnPort+0x8a>
	else if(port == GPIOB){
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	4a1e      	ldr	r2, [pc, #120]	@ (8000b68 <RCC_EnPort+0x9c>)
 8000aee:	4293      	cmp	r3, r2
 8000af0:	d106      	bne.n	8000b00 <RCC_EnPort+0x34>
		SET_BIT(RCC->AHB2ENR,RCC_AHB2ENR_GPIOBEN);
 8000af2:	4b1c      	ldr	r3, [pc, #112]	@ (8000b64 <RCC_EnPort+0x98>)
 8000af4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000af6:	4a1b      	ldr	r2, [pc, #108]	@ (8000b64 <RCC_EnPort+0x98>)
 8000af8:	f043 0302 	orr.w	r3, r3, #2
 8000afc:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8000afe:	e02a      	b.n	8000b56 <RCC_EnPort+0x8a>
	else if(port == GPIOC){
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	4a1a      	ldr	r2, [pc, #104]	@ (8000b6c <RCC_EnPort+0xa0>)
 8000b04:	4293      	cmp	r3, r2
 8000b06:	d106      	bne.n	8000b16 <RCC_EnPort+0x4a>
		SET_BIT(RCC->AHB2ENR,RCC_AHB2ENR_GPIOCEN);
 8000b08:	4b16      	ldr	r3, [pc, #88]	@ (8000b64 <RCC_EnPort+0x98>)
 8000b0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b0c:	4a15      	ldr	r2, [pc, #84]	@ (8000b64 <RCC_EnPort+0x98>)
 8000b0e:	f043 0304 	orr.w	r3, r3, #4
 8000b12:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8000b14:	e01f      	b.n	8000b56 <RCC_EnPort+0x8a>
	else if(port == GPIOD){
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	4a15      	ldr	r2, [pc, #84]	@ (8000b70 <RCC_EnPort+0xa4>)
 8000b1a:	4293      	cmp	r3, r2
 8000b1c:	d106      	bne.n	8000b2c <RCC_EnPort+0x60>
		SET_BIT(RCC->AHB2ENR,RCC_AHB2ENR_GPIODEN);
 8000b1e:	4b11      	ldr	r3, [pc, #68]	@ (8000b64 <RCC_EnPort+0x98>)
 8000b20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b22:	4a10      	ldr	r2, [pc, #64]	@ (8000b64 <RCC_EnPort+0x98>)
 8000b24:	f043 0308 	orr.w	r3, r3, #8
 8000b28:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8000b2a:	e014      	b.n	8000b56 <RCC_EnPort+0x8a>
	else if(port == GPIOE){
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	4a11      	ldr	r2, [pc, #68]	@ (8000b74 <RCC_EnPort+0xa8>)
 8000b30:	4293      	cmp	r3, r2
 8000b32:	d106      	bne.n	8000b42 <RCC_EnPort+0x76>
		SET_BIT(RCC->AHB2ENR,RCC_AHB2ENR_GPIOEEN);
 8000b34:	4b0b      	ldr	r3, [pc, #44]	@ (8000b64 <RCC_EnPort+0x98>)
 8000b36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b38:	4a0a      	ldr	r2, [pc, #40]	@ (8000b64 <RCC_EnPort+0x98>)
 8000b3a:	f043 0310 	orr.w	r3, r3, #16
 8000b3e:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8000b40:	e009      	b.n	8000b56 <RCC_EnPort+0x8a>
	else if(port == GPIOH){
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	4a0c      	ldr	r2, [pc, #48]	@ (8000b78 <RCC_EnPort+0xac>)
 8000b46:	4293      	cmp	r3, r2
 8000b48:	d105      	bne.n	8000b56 <RCC_EnPort+0x8a>
		SET_BIT(RCC->AHB2ENR,RCC_AHB2ENR_GPIOHEN);
 8000b4a:	4b06      	ldr	r3, [pc, #24]	@ (8000b64 <RCC_EnPort+0x98>)
 8000b4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b4e:	4a05      	ldr	r2, [pc, #20]	@ (8000b64 <RCC_EnPort+0x98>)
 8000b50:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b54:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8000b56:	bf00      	nop
 8000b58:	370c      	adds	r7, #12
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b60:	4770      	bx	lr
 8000b62:	bf00      	nop
 8000b64:	40021000 	.word	0x40021000
 8000b68:	48000400 	.word	0x48000400
 8000b6c:	48000800 	.word	0x48000800
 8000b70:	48000c00 	.word	0x48000c00
 8000b74:	48001000 	.word	0x48001000
 8000b78:	48001c00 	.word	0x48001c00

08000b7c <SystCLK_SetMSI>:

void SystCLK_SetMSI(uint8_t MSI_clkSel){
 8000b7c:	b480      	push	{r7}
 8000b7e:	b083      	sub	sp, #12
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	4603      	mov	r3, r0
 8000b84:	71fb      	strb	r3, [r7, #7]
	while((RCC->CR && RCC_CR_MSION) == 0);
 8000b86:	bf00      	nop
 8000b88:	4b0d      	ldr	r3, [pc, #52]	@ (8000bc0 <SystCLK_SetMSI+0x44>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d0fb      	beq.n	8000b88 <SystCLK_SetMSI+0xc>
	SET_BIT(RCC->CR,RCC_CR_MSIRGSEL);
 8000b90:	4b0b      	ldr	r3, [pc, #44]	@ (8000bc0 <SystCLK_SetMSI+0x44>)
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	4a0a      	ldr	r2, [pc, #40]	@ (8000bc0 <SystCLK_SetMSI+0x44>)
 8000b96:	f043 0308 	orr.w	r3, r3, #8
 8000b9a:	6013      	str	r3, [r2, #0]
	CLEAR_BIT(RCC->CR,RCC_CR_MSIRANGE);
 8000b9c:	4b08      	ldr	r3, [pc, #32]	@ (8000bc0 <SystCLK_SetMSI+0x44>)
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	4a07      	ldr	r2, [pc, #28]	@ (8000bc0 <SystCLK_SetMSI+0x44>)
 8000ba2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000ba6:	6013      	str	r3, [r2, #0]
	SET_BIT(RCC->CR,MSI_clkSel);
 8000ba8:	4b05      	ldr	r3, [pc, #20]	@ (8000bc0 <SystCLK_SetMSI+0x44>)
 8000baa:	681a      	ldr	r2, [r3, #0]
 8000bac:	79fb      	ldrb	r3, [r7, #7]
 8000bae:	4904      	ldr	r1, [pc, #16]	@ (8000bc0 <SystCLK_SetMSI+0x44>)
 8000bb0:	4313      	orrs	r3, r2
 8000bb2:	600b      	str	r3, [r1, #0]
}
 8000bb4:	bf00      	nop
 8000bb6:	370c      	adds	r7, #12
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bbe:	4770      	bx	lr
 8000bc0:	40021000 	.word	0x40021000

08000bc4 <I2C_delay>:
#include<stdbool.h>



void I2C_delay(uint32_t T)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	b083      	sub	sp, #12
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	6078      	str	r0, [r7, #4]
	while(T--);
 8000bcc:	bf00      	nop
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	1e5a      	subs	r2, r3, #1
 8000bd2:	607a      	str	r2, [r7, #4]
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d1fa      	bne.n	8000bce <I2C_delay+0xa>
}
 8000bd8:	bf00      	nop
 8000bda:	bf00      	nop
 8000bdc:	370c      	adds	r7, #12
 8000bde:	46bd      	mov	sp, r7
 8000be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be4:	4770      	bx	lr
	...

08000be8 <RCC_En_I2C>:


void RCC_En_I2C(I2C_TypeDef *port){
 8000be8:	b480      	push	{r7}
 8000bea:	b083      	sub	sp, #12
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
	if(port == I2C1){
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	4a0c      	ldr	r2, [pc, #48]	@ (8000c24 <RCC_En_I2C+0x3c>)
 8000bf4:	4293      	cmp	r3, r2
 8000bf6:	d105      	bne.n	8000c04 <RCC_En_I2C+0x1c>
		SET_BIT(RCC->APB1ENR1,RCC_APB1ENR1_I2C1EN);
 8000bf8:	4b0b      	ldr	r3, [pc, #44]	@ (8000c28 <RCC_En_I2C+0x40>)
 8000bfa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bfc:	4a0a      	ldr	r2, [pc, #40]	@ (8000c28 <RCC_En_I2C+0x40>)
 8000bfe:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000c02:	6593      	str	r3, [r2, #88]	@ 0x58
	}
	if(port == I2C3){
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	4a09      	ldr	r2, [pc, #36]	@ (8000c2c <RCC_En_I2C+0x44>)
 8000c08:	4293      	cmp	r3, r2
 8000c0a:	d105      	bne.n	8000c18 <RCC_En_I2C+0x30>
		SET_BIT(RCC->APB1ENR1,RCC_APB1ENR1_I2C3EN);
 8000c0c:	4b06      	ldr	r3, [pc, #24]	@ (8000c28 <RCC_En_I2C+0x40>)
 8000c0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c10:	4a05      	ldr	r2, [pc, #20]	@ (8000c28 <RCC_En_I2C+0x40>)
 8000c12:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000c16:	6593      	str	r3, [r2, #88]	@ 0x58
	}
}
 8000c18:	bf00      	nop
 8000c1a:	370c      	adds	r7, #12
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c22:	4770      	bx	lr
 8000c24:	40005400 	.word	0x40005400
 8000c28:	40021000 	.word	0x40021000
 8000c2c:	40005c00 	.word	0x40005c00

08000c30 <I2C_Init>:




void I2C_Init(I2C_TypeDef *Port){
 8000c30:	b480      	push	{r7}
 8000c32:	b083      	sub	sp, #12
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
	CLEAR_BIT(Port->CR1,I2C_CR1_PE);
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	f023 0201 	bic.w	r2, r3, #1
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	601a      	str	r2, [r3, #0]
	//CONFIGURA I2C EN Fast-mode (FM)
	SET_BIT(Port->TIMINGR,(1 << (28))); //Configura el preescalador PRESC[3:0]
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	691b      	ldr	r3, [r3, #16]
 8000c48:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	611a      	str	r2, [r3, #16]
	SET_BIT(Port->TIMINGR,(0x9 << (0))); //Configura el SCLL del registro TIMINGR
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	691b      	ldr	r3, [r3, #16]
 8000c54:	f043 0209 	orr.w	r2, r3, #9
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	611a      	str	r2, [r3, #16]
	SET_BIT(Port->TIMINGR,(0x3 << (8))); //Configura el SCLH del registro TIMINGR
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	691b      	ldr	r3, [r3, #16]
 8000c60:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	611a      	str	r2, [r3, #16]
	SET_BIT(Port->TIMINGR,(0x2 << (16))); //Configura el SDADEL del registro TIMINGR
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	691b      	ldr	r3, [r3, #16]
 8000c6c:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	611a      	str	r2, [r3, #16]
	SET_BIT(Port->TIMINGR,(0x3 << (20))); //Configura el SCLDEL del registro TIMINGR
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	691b      	ldr	r3, [r3, #16]
 8000c78:	f443 1240 	orr.w	r2, r3, #3145728	@ 0x300000
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	611a      	str	r2, [r3, #16]
	//SET_BIT(Port->I2C_CR1,I2C_CR1_TXDMAEN); //Habilitar modo DMA para las transmisiones
	//SET_BIT(Port->I2C_CR1,I2C_CR1_RXDMAEN); //Habilitar modo DMA para las transmisiones
	SET_BIT(Port->CR1,I2C_CR1_ANFOFF); //Habilitar modo DMA para las transmisiones
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	601a      	str	r2, [r3, #0]
    SET_BIT(Port->CR1,I2C_CR1_PE); //Habilita bit PE del registro CR1
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	f043 0201 	orr.w	r2, r3, #1
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	601a      	str	r2, [r3, #0]
}
 8000c98:	bf00      	nop
 8000c9a:	370c      	adds	r7, #12
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca2:	4770      	bx	lr

08000ca4 <I2C_Tx_2Bytes>:
	SET_BIT(Port->CR1,I2C_CR1_PE); //Habilita bit PE del registro CR1 para activar el periferico
	ACEL_XOUT = ACCEL_XOUT_H <<8 |ACCEL_XOUT_L;
	return ACEL_XOUT;
}

void I2C_Tx_2Bytes (I2C_TypeDef *Port, uint8_t Adress, uint8_t Byte_0, uint8_t Byte_1){
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b082      	sub	sp, #8
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
 8000cac:	4608      	mov	r0, r1
 8000cae:	4611      	mov	r1, r2
 8000cb0:	461a      	mov	r2, r3
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	70fb      	strb	r3, [r7, #3]
 8000cb6:	460b      	mov	r3, r1
 8000cb8:	70bb      	strb	r3, [r7, #2]
 8000cba:	4613      	mov	r3, r2
 8000cbc:	707b      	strb	r3, [r7, #1]
CLEAR_BIT(Port->CR2,I2C_CR2_ADD10); //Limpiar el bit ADD10 para utilizar direccion de esclavo de 7 bits
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	685b      	ldr	r3, [r3, #4]
 8000cc2:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	605a      	str	r2, [r3, #4]
CLEAR_BIT(Port->CR2,0xFF); // Carga la dirección del esclavo
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	685b      	ldr	r3, [r3, #4]
 8000cce:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	605a      	str	r2, [r3, #4]
SET_BIT(Port->CR2,(Adress << (1))); // Carga la dirección del esclavo
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	685a      	ldr	r2, [r3, #4]
 8000cda:	78fb      	ldrb	r3, [r7, #3]
 8000cdc:	005b      	lsls	r3, r3, #1
 8000cde:	431a      	orrs	r2, r3
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	605a      	str	r2, [r3, #4]
CLEAR_BIT(Port->CR2, I2C_CR2_RD_WRN); //Escritura
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	685b      	ldr	r3, [r3, #4]
 8000ce8:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	605a      	str	r2, [r3, #4]
SET_BIT(Port->CR2,(0x02 << (16)));  //Numero de BYTES
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	685b      	ldr	r3, [r3, #4]
 8000cf4:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	605a      	str	r2, [r3, #4]
CLEAR_BIT(Port->CR2, I2C_CR2_AUTOEND);  //Habilitar condición de stop automatica
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	685b      	ldr	r3, [r3, #4]
 8000d00:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	605a      	str	r2, [r3, #4]
SET_BIT(Port->CR2, I2C_CR2_START); //Comienza transmisión
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	685b      	ldr	r3, [r3, #4]
 8000d0c:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	605a      	str	r2, [r3, #4]
while((Port->ISR&I2C_ISR_TXIS)==0){};
 8000d14:	bf00      	nop
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	699b      	ldr	r3, [r3, #24]
 8000d1a:	f003 0302 	and.w	r3, r3, #2
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d0f9      	beq.n	8000d16 <I2C_Tx_2Bytes+0x72>
Port->TXDR = Byte_0;
 8000d22:	78ba      	ldrb	r2, [r7, #2]
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	629a      	str	r2, [r3, #40]	@ 0x28
I2C_delay(100);
 8000d28:	2064      	movs	r0, #100	@ 0x64
 8000d2a:	f7ff ff4b 	bl	8000bc4 <I2C_delay>
while((Port->ISR&I2C_ISR_TXIS)==0){};
 8000d2e:	bf00      	nop
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	699b      	ldr	r3, [r3, #24]
 8000d34:	f003 0302 	and.w	r3, r3, #2
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d0f9      	beq.n	8000d30 <I2C_Tx_2Bytes+0x8c>
Port->TXDR = Byte_1;
 8000d3c:	787a      	ldrb	r2, [r7, #1]
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	629a      	str	r2, [r3, #40]	@ 0x28
I2C_delay(100);
 8000d42:	2064      	movs	r0, #100	@ 0x64
 8000d44:	f7ff ff3e 	bl	8000bc4 <I2C_delay>
SET_BIT(Port->CR2, I2C_CR2_STOP); //Condicion de stop
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	685b      	ldr	r3, [r3, #4]
 8000d4c:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	605a      	str	r2, [r3, #4]
SET_BIT(Port->ICR, I2C_ICR_STOPCF); //Limpia bandaera de deteccion de condicion de stop
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	69db      	ldr	r3, [r3, #28]
 8000d58:	f043 0220 	orr.w	r2, r3, #32
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	61da      	str	r2, [r3, #28]
CLEAR_BIT(Port->CR1,I2C_CR1_PE); //Deshabilita bit PE del registro CR1 para desactivar el periferico
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	f023 0201 	bic.w	r2, r3, #1
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	601a      	str	r2, [r3, #0]
SET_BIT(Port->CR1,I2C_CR1_PE); //Habilita bit PE del registro CR1 para activar el periferico
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	f043 0201 	orr.w	r2, r3, #1
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	601a      	str	r2, [r3, #0]
}
 8000d78:	bf00      	nop
 8000d7a:	3708      	adds	r7, #8
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	bd80      	pop	{r7, pc}

08000d80 <NVIC_Enable>:
#include "stm32l4xx.h"
#include <stdint.h>
#include<stdbool.h>
#include "NVIC.h"

void NVIC_Enable(uint32_t irq_num, uint8_t priority) {
 8000d80:	b480      	push	{r7}
 8000d82:	b085      	sub	sp, #20
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
 8000d88:	460b      	mov	r3, r1
 8000d8a:	70fb      	strb	r3, [r7, #3]
    if (irq_num >= 84) {
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	2b53      	cmp	r3, #83	@ 0x53
 8000d90:	d81a      	bhi.n	8000dc8 <NVIC_Enable+0x48>
        // El número de interrupción es inválido, dado que el microcontrolador solo tiene 84 interrupciones
        return;
    }

    // Calcular el índice del registro ISER y el bit correspondiente
    uint32_t iser_index = irq_num / 32;
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	095b      	lsrs	r3, r3, #5
 8000d96:	60fb      	str	r3, [r7, #12]
    uint32_t iser_bit = irq_num % 32;
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	f003 031f 	and.w	r3, r3, #31
 8000d9e:	60bb      	str	r3, [r7, #8]

    // Activar la interrupción correspondiente en NVIC_ISER
    NVIC->ISER[iser_index] = (1 << iser_bit);
 8000da0:	2201      	movs	r2, #1
 8000da2:	68bb      	ldr	r3, [r7, #8]
 8000da4:	fa02 f303 	lsl.w	r3, r2, r3
 8000da8:	4a0a      	ldr	r2, [pc, #40]	@ (8000dd4 <NVIC_Enable+0x54>)
 8000daa:	4619      	mov	r1, r3
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

    // Configurar la prioridad en el registro NVIC_IPR
    NVIC->IP[irq_num] = (priority & 0xF) << 4; // La prioridad usa 4 bits más significativos
 8000db2:	78fb      	ldrb	r3, [r7, #3]
 8000db4:	011b      	lsls	r3, r3, #4
 8000db6:	4a07      	ldr	r2, [pc, #28]	@ (8000dd4 <NVIC_Enable+0x54>)
 8000db8:	b2d9      	uxtb	r1, r3
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	4413      	add	r3, r2
 8000dbe:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8000dc2:	460a      	mov	r2, r1
 8000dc4:	701a      	strb	r2, [r3, #0]
 8000dc6:	e000      	b.n	8000dca <NVIC_Enable+0x4a>
        return;
 8000dc8:	bf00      	nop

    // La función no limpia en ICER, pero si quieres limpiar el bit usa:
    // NVIC->ICER[iser_index] = (1 << iser_bit); // Esto es opcional si necesitas desactivar
}
 8000dca:	3714      	adds	r7, #20
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd2:	4770      	bx	lr
 8000dd4:	e000e100 	.word	0xe000e100

08000dd8 <RCC_En_USARTx>:
int limsup=0;
int liminf=0;



void RCC_En_USARTx(USART_TypeDef *port){
 8000dd8:	b480      	push	{r7}
 8000dda:	b083      	sub	sp, #12
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
	if(port == USART2){
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	4a11      	ldr	r2, [pc, #68]	@ (8000e28 <RCC_En_USARTx+0x50>)
 8000de4:	4293      	cmp	r3, r2
 8000de6:	d105      	bne.n	8000df4 <RCC_En_USARTx+0x1c>
		SET_BIT(RCC->APB1ENR1,RCC_APB1ENR1_USART2EN);
 8000de8:	4b10      	ldr	r3, [pc, #64]	@ (8000e2c <RCC_En_USARTx+0x54>)
 8000dea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000dec:	4a0f      	ldr	r2, [pc, #60]	@ (8000e2c <RCC_En_USARTx+0x54>)
 8000dee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000df2:	6593      	str	r3, [r2, #88]	@ 0x58
	}
	if(port == USART3){
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	4a0e      	ldr	r2, [pc, #56]	@ (8000e30 <RCC_En_USARTx+0x58>)
 8000df8:	4293      	cmp	r3, r2
 8000dfa:	d105      	bne.n	8000e08 <RCC_En_USARTx+0x30>
		SET_BIT(RCC->APB1ENR1,RCC_APB1ENR1_USART3EN);
 8000dfc:	4b0b      	ldr	r3, [pc, #44]	@ (8000e2c <RCC_En_USARTx+0x54>)
 8000dfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e00:	4a0a      	ldr	r2, [pc, #40]	@ (8000e2c <RCC_En_USARTx+0x54>)
 8000e02:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000e06:	6593      	str	r3, [r2, #88]	@ 0x58
	}
	if(port == UART4){
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	4a0a      	ldr	r2, [pc, #40]	@ (8000e34 <RCC_En_USARTx+0x5c>)
 8000e0c:	4293      	cmp	r3, r2
 8000e0e:	d105      	bne.n	8000e1c <RCC_En_USARTx+0x44>
		SET_BIT(RCC->APB1ENR1,RCC_APB1ENR1_UART4EN );
 8000e10:	4b06      	ldr	r3, [pc, #24]	@ (8000e2c <RCC_En_USARTx+0x54>)
 8000e12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e14:	4a05      	ldr	r2, [pc, #20]	@ (8000e2c <RCC_En_USARTx+0x54>)
 8000e16:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000e1a:	6593      	str	r3, [r2, #88]	@ 0x58
	}
}
 8000e1c:	bf00      	nop
 8000e1e:	370c      	adds	r7, #12
 8000e20:	46bd      	mov	sp, r7
 8000e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e26:	4770      	bx	lr
 8000e28:	40004400 	.word	0x40004400
 8000e2c:	40021000 	.word	0x40021000
 8000e30:	40004800 	.word	0x40004800
 8000e34:	40004c00 	.word	0x40004c00

08000e38 <USARTx_CONF>:


void USARTx_CONF(USART_TypeDef *USARTx_, uint16_t USARTx_BRR_MSI, uint8_t USARTx_Pos_IRQn, uint8_t USARTx_Prio_IRQn){
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b082      	sub	sp, #8
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]
 8000e40:	4608      	mov	r0, r1
 8000e42:	4611      	mov	r1, r2
 8000e44:	461a      	mov	r2, r3
 8000e46:	4603      	mov	r3, r0
 8000e48:	807b      	strh	r3, [r7, #2]
 8000e4a:	460b      	mov	r3, r1
 8000e4c:	707b      	strb	r3, [r7, #1]
 8000e4e:	4613      	mov	r3, r2
 8000e50:	703b      	strb	r3, [r7, #0]

	A = buffer;
 8000e52:	4b1b      	ldr	r3, [pc, #108]	@ (8000ec0 <USARTx_CONF+0x88>)
 8000e54:	4a1b      	ldr	r2, [pc, #108]	@ (8000ec4 <USARTx_CONF+0x8c>)
 8000e56:	601a      	str	r2, [r3, #0]
	CLEAR_BIT(USARTx_->CR1, 0xFF);	//LIMPIAMOS Y DESHABILITAMOS CONFIGURACIÓN DE USART3
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	601a      	str	r2, [r3, #0]
	SET_BIT(USARTx_->BRR, USARTx_BRR_MSI);	//SE CONFIGURA UN BAUD RATE
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	68da      	ldr	r2, [r3, #12]
 8000e68:	887b      	ldrh	r3, [r7, #2]
 8000e6a:	431a      	orrs	r2, r3
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	60da      	str	r2, [r3, #12]

	SET_BIT(USARTx_->CR1, 0x0C);	//HABILITAMOS TX Y RX
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	f043 020c 	orr.w	r2, r3, #12
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	601a      	str	r2, [r3, #0]
	/*#####CONFIGURACIÓN PARA INDICADORES DE BANDERAS EN USART3 CON CR1#####*/
	SET_BIT(USARTx_->CR1, 0x020);	//ENMASCARAMOS BANDERA INDICADORA EN LA RECEPCIÓN DE DATOS, BIT 5
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	f043 0220 	orr.w	r2, r3, #32
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	601a      	str	r2, [r3, #0]

	/*#####ÚLTIMA CONFIGURACIÓN PARA USART3#####*/
	SET_BIT(USARTx_->CR1, 0x01);	//HABILITAMOS LA CONEXIÓN EN USART3
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	f043 0201 	orr.w	r2, r3, #1
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	601a      	str	r2, [r3, #0]

	switch(USARTx_Pos_IRQn){
 8000e94:	787b      	ldrb	r3, [r7, #1]
 8000e96:	2b27      	cmp	r3, #39	@ 0x27
 8000e98:	d002      	beq.n	8000ea0 <USARTx_CONF+0x68>
 8000e9a:	2b34      	cmp	r3, #52	@ 0x34
 8000e9c:	d006      	beq.n	8000eac <USARTx_CONF+0x74>
		break;
	case UART4_IRQn:
		NVIC_Enable(UART4_IRQn, USARTx_Prio_IRQn);//ACTIVA INTERRUPCIÓN UART4
		break;
	default:
		break;
 8000e9e:	e00b      	b.n	8000eb8 <USARTx_CONF+0x80>
		NVIC_Enable(USART3_IRQn, USARTx_Prio_IRQn);//ACTIVA INTERRUPCIÓN USART3
 8000ea0:	783b      	ldrb	r3, [r7, #0]
 8000ea2:	4619      	mov	r1, r3
 8000ea4:	2027      	movs	r0, #39	@ 0x27
 8000ea6:	f7ff ff6b 	bl	8000d80 <NVIC_Enable>
		break;
 8000eaa:	e005      	b.n	8000eb8 <USARTx_CONF+0x80>
		NVIC_Enable(UART4_IRQn, USARTx_Prio_IRQn);//ACTIVA INTERRUPCIÓN UART4
 8000eac:	783b      	ldrb	r3, [r7, #0]
 8000eae:	4619      	mov	r1, r3
 8000eb0:	2034      	movs	r0, #52	@ 0x34
 8000eb2:	f7ff ff65 	bl	8000d80 <NVIC_Enable>
		break;
 8000eb6:	bf00      	nop
	}
}
 8000eb8:	bf00      	nop
 8000eba:	3708      	adds	r7, #8
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	bd80      	pop	{r7, pc}
 8000ec0:	20000168 	.word	0x20000168
 8000ec4:	2000016c 	.word	0x2000016c

08000ec8 <USART3_IRQHandler>:

// Función de interrupción por UART
void USART3_IRQHandler(void){
 8000ec8:	b480      	push	{r7}
 8000eca:	b083      	sub	sp, #12
 8000ecc:	af00      	add	r7, sp, #0
	CLEAR_BIT(USART3->RQR, 0x08);
	//UART4->TDR = *A++;
	 * */

	    // Leer el dato recibido desde el registro RDR
	    uint8_t receivedData = USART3->RDR;
 8000ece:	4b19      	ldr	r3, [pc, #100]	@ (8000f34 <USART3_IRQHandler+0x6c>)
 8000ed0:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8000ed2:	b29b      	uxth	r3, r3
 8000ed4:	717b      	strb	r3, [r7, #5]

	    // Guardar el dato en el arreglo
	    if (writeIndex < BUFFER_SIZE) {
 8000ed6:	4b18      	ldr	r3, [pc, #96]	@ (8000f38 <USART3_IRQHandler+0x70>)
 8000ed8:	881b      	ldrh	r3, [r3, #0]
 8000eda:	b29b      	uxth	r3, r3
 8000edc:	2bf9      	cmp	r3, #249	@ 0xf9
 8000ede:	d80b      	bhi.n	8000ef8 <USART3_IRQHandler+0x30>
	        rxBuffer[writeIndex++] = receivedData;
 8000ee0:	4b15      	ldr	r3, [pc, #84]	@ (8000f38 <USART3_IRQHandler+0x70>)
 8000ee2:	881b      	ldrh	r3, [r3, #0]
 8000ee4:	b29b      	uxth	r3, r3
 8000ee6:	1c5a      	adds	r2, r3, #1
 8000ee8:	b291      	uxth	r1, r2
 8000eea:	4a13      	ldr	r2, [pc, #76]	@ (8000f38 <USART3_IRQHandler+0x70>)
 8000eec:	8011      	strh	r1, [r2, #0]
 8000eee:	4619      	mov	r1, r3
 8000ef0:	4a12      	ldr	r2, [pc, #72]	@ (8000f3c <USART3_IRQHandler+0x74>)
 8000ef2:	797b      	ldrb	r3, [r7, #5]
 8000ef4:	5453      	strb	r3, [r2, r1]
 8000ef6:	e00f      	b.n	8000f18 <USART3_IRQHandler+0x50>
	    } else {
	        // Si el buffer está lleno, limpiar el buffer
	        for (uint16_t i = 0; i < BUFFER_SIZE; i++) {
 8000ef8:	2300      	movs	r3, #0
 8000efa:	80fb      	strh	r3, [r7, #6]
 8000efc:	e006      	b.n	8000f0c <USART3_IRQHandler+0x44>
	            rxBuffer[i] = 0; // Limpia cada posición del buffer
 8000efe:	88fb      	ldrh	r3, [r7, #6]
 8000f00:	4a0e      	ldr	r2, [pc, #56]	@ (8000f3c <USART3_IRQHandler+0x74>)
 8000f02:	2100      	movs	r1, #0
 8000f04:	54d1      	strb	r1, [r2, r3]
	        for (uint16_t i = 0; i < BUFFER_SIZE; i++) {
 8000f06:	88fb      	ldrh	r3, [r7, #6]
 8000f08:	3301      	adds	r3, #1
 8000f0a:	80fb      	strh	r3, [r7, #6]
 8000f0c:	88fb      	ldrh	r3, [r7, #6]
 8000f0e:	2bf9      	cmp	r3, #249	@ 0xf9
 8000f10:	d9f5      	bls.n	8000efe <USART3_IRQHandler+0x36>
	        }

	        // Reiniciar el índice y guardar el dato recibido en la primera posición
	        writeIndex = 0;
 8000f12:	4b09      	ldr	r3, [pc, #36]	@ (8000f38 <USART3_IRQHandler+0x70>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	801a      	strh	r2, [r3, #0]
	       // rxBuffer[writeIndex++] = receivedData;
	    }

	    // Limpiar la bandera para salir de la interrupción
	    CLEAR_BIT(USART3->RQR, 0x08);
 8000f18:	4b06      	ldr	r3, [pc, #24]	@ (8000f34 <USART3_IRQHandler+0x6c>)
 8000f1a:	8b1b      	ldrh	r3, [r3, #24]
 8000f1c:	b29b      	uxth	r3, r3
 8000f1e:	4a05      	ldr	r2, [pc, #20]	@ (8000f34 <USART3_IRQHandler+0x6c>)
 8000f20:	f023 0308 	bic.w	r3, r3, #8
 8000f24:	b29b      	uxth	r3, r3
 8000f26:	8313      	strh	r3, [r2, #24]

}
 8000f28:	bf00      	nop
 8000f2a:	370c      	adds	r7, #12
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f32:	4770      	bx	lr
 8000f34:	40004800 	.word	0x40004800
 8000f38:	20000166 	.word	0x20000166
 8000f3c:	2000006c 	.word	0x2000006c

08000f40 <sendStringUARTx>:

// Función que envía un dato por UART
void sendStringUARTx(USART_TypeDef *USARTx_, register const char *msg){
 8000f40:	b480      	push	{r7}
 8000f42:	b083      	sub	sp, #12
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
 8000f48:	460b      	mov	r3, r1

    while(*msg)
 8000f4a:	e00c      	b.n	8000f66 <sendStringUARTx+0x26>
    {
    	USARTx_->TDR = *msg++;
 8000f4c:	461a      	mov	r2, r3
 8000f4e:	1c53      	adds	r3, r2, #1
 8000f50:	7812      	ldrb	r2, [r2, #0]
 8000f52:	4611      	mov	r1, r2
 8000f54:	687a      	ldr	r2, [r7, #4]
 8000f56:	8511      	strh	r1, [r2, #40]	@ 0x28
    	while(!(USARTx_->ISR & 0x080));
 8000f58:	bf00      	nop
 8000f5a:	687a      	ldr	r2, [r7, #4]
 8000f5c:	69d2      	ldr	r2, [r2, #28]
 8000f5e:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 8000f62:	2a00      	cmp	r2, #0
 8000f64:	d0f9      	beq.n	8000f5a <sendStringUARTx+0x1a>
    while(*msg)
 8000f66:	781a      	ldrb	r2, [r3, #0]
 8000f68:	2a00      	cmp	r2, #0
 8000f6a:	d1ef      	bne.n	8000f4c <sendStringUARTx+0xc>
    }
}
 8000f6c:	bf00      	nop
 8000f6e:	bf00      	nop
 8000f70:	370c      	adds	r7, #12
 8000f72:	46bd      	mov	sp, r7
 8000f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f78:	4770      	bx	lr

08000f7a <sendByteUARTx>:
// Función que envía una cadena por UART

// Función que envía un solo byte (8 bits) por UART
void sendByteUARTx(USART_TypeDef *USARTx_, uint8_t data) {
 8000f7a:	b480      	push	{r7}
 8000f7c:	b083      	sub	sp, #12
 8000f7e:	af00      	add	r7, sp, #0
 8000f80:	6078      	str	r0, [r7, #4]
 8000f82:	460b      	mov	r3, r1
 8000f84:	70fb      	strb	r3, [r7, #3]
    // Cargar el byte en el registro de transmisión (TDR)
    USARTx_->TDR = data;
 8000f86:	78fb      	ldrb	r3, [r7, #3]
 8000f88:	b29a      	uxth	r2, r3
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	851a      	strh	r2, [r3, #40]	@ 0x28

    // Esperar a que la transmisión esté completa (espera hasta que el bit TXE esté listo)
    while (!(USARTx_->ISR & 0x080));
 8000f8e:	bf00      	nop
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	69db      	ldr	r3, [r3, #28]
 8000f94:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d0f9      	beq.n	8000f90 <sendByteUARTx+0x16>
}
 8000f9c:	bf00      	nop
 8000f9e:	bf00      	nop
 8000fa0:	370c      	adds	r7, #12
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa8:	4770      	bx	lr
	...

08000fac <GPS_PET>:

// Función que envía un mensaje por UART según el caso seleccionado
void GPS_PET(uint8_t caseN) {
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b084      	sub	sp, #16
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	71fb      	strb	r3, [r7, #7]
    switch(caseN) {
 8000fb6:	79fb      	ldrb	r3, [r7, #7]
 8000fb8:	2b01      	cmp	r3, #1
 8000fba:	d002      	beq.n	8000fc2 <GPS_PET+0x16>
 8000fbc:	2b02      	cmp	r3, #2
 8000fbe:	d057      	beq.n	8001070 <GPS_PET+0xc4>
	            rxBuffer[k] = 0; // Limpia cada posición del buffer
	        }

	        break;
        default:
            break;
 8000fc0:	e06a      	b.n	8001098 <GPS_PET+0xec>
        	writeIndex = 0;
 8000fc2:	4b37      	ldr	r3, [pc, #220]	@ (80010a0 <GPS_PET+0xf4>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	801a      	strh	r2, [r3, #0]
	        delay(1000000);
 8000fc8:	4836      	ldr	r0, [pc, #216]	@ (80010a4 <GPS_PET+0xf8>)
 8000fca:	f001 fd2f 	bl	8002a2c <delay>
	        sendStringUARTx(USART3, "AT+QGPSLOC? \r\n\0");
 8000fce:	4936      	ldr	r1, [pc, #216]	@ (80010a8 <GPS_PET+0xfc>)
 8000fd0:	4836      	ldr	r0, [pc, #216]	@ (80010ac <GPS_PET+0x100>)
 8000fd2:	f7ff ffb5 	bl	8000f40 <sendStringUARTx>
	        for (uint16_t j = 100; j < 200; j++) {
 8000fd6:	2364      	movs	r3, #100	@ 0x64
 8000fd8:	81fb      	strh	r3, [r7, #14]
 8000fda:	e006      	b.n	8000fea <GPS_PET+0x3e>
	            rxBuffer[j] = 0; // Limpia cada posición del buffer
 8000fdc:	89fb      	ldrh	r3, [r7, #14]
 8000fde:	4a34      	ldr	r2, [pc, #208]	@ (80010b0 <GPS_PET+0x104>)
 8000fe0:	2100      	movs	r1, #0
 8000fe2:	54d1      	strb	r1, [r2, r3]
	        for (uint16_t j = 100; j < 200; j++) {
 8000fe4:	89fb      	ldrh	r3, [r7, #14]
 8000fe6:	3301      	adds	r3, #1
 8000fe8:	81fb      	strh	r3, [r7, #14]
 8000fea:	89fb      	ldrh	r3, [r7, #14]
 8000fec:	2bc7      	cmp	r3, #199	@ 0xc7
 8000fee:	d9f5      	bls.n	8000fdc <GPS_PET+0x30>
	        delay(1000000);
 8000ff0:	482c      	ldr	r0, [pc, #176]	@ (80010a4 <GPS_PET+0xf8>)
 8000ff2:	f001 fd1b 	bl	8002a2c <delay>
	        ind=0;
 8000ff6:	4b2f      	ldr	r3, [pc, #188]	@ (80010b4 <GPS_PET+0x108>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	601a      	str	r2, [r3, #0]
	        for(Q=36;Q<=45;Q++){
 8000ffc:	4b2e      	ldr	r3, [pc, #184]	@ (80010b8 <GPS_PET+0x10c>)
 8000ffe:	2224      	movs	r2, #36	@ 0x24
 8001000:	601a      	str	r2, [r3, #0]
 8001002:	e012      	b.n	800102a <GPS_PET+0x7e>
	            north[ind]=rxBuffer[Q];
 8001004:	4b2c      	ldr	r3, [pc, #176]	@ (80010b8 <GPS_PET+0x10c>)
 8001006:	681a      	ldr	r2, [r3, #0]
 8001008:	4b2a      	ldr	r3, [pc, #168]	@ (80010b4 <GPS_PET+0x108>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	4928      	ldr	r1, [pc, #160]	@ (80010b0 <GPS_PET+0x104>)
 800100e:	5c8a      	ldrb	r2, [r1, r2]
 8001010:	b2d1      	uxtb	r1, r2
 8001012:	4a2a      	ldr	r2, [pc, #168]	@ (80010bc <GPS_PET+0x110>)
 8001014:	54d1      	strb	r1, [r2, r3]
	            ind++;
 8001016:	4b27      	ldr	r3, [pc, #156]	@ (80010b4 <GPS_PET+0x108>)
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	3301      	adds	r3, #1
 800101c:	4a25      	ldr	r2, [pc, #148]	@ (80010b4 <GPS_PET+0x108>)
 800101e:	6013      	str	r3, [r2, #0]
	        for(Q=36;Q<=45;Q++){
 8001020:	4b25      	ldr	r3, [pc, #148]	@ (80010b8 <GPS_PET+0x10c>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	3301      	adds	r3, #1
 8001026:	4a24      	ldr	r2, [pc, #144]	@ (80010b8 <GPS_PET+0x10c>)
 8001028:	6013      	str	r3, [r2, #0]
 800102a:	4b23      	ldr	r3, [pc, #140]	@ (80010b8 <GPS_PET+0x10c>)
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	2b2d      	cmp	r3, #45	@ 0x2d
 8001030:	dde8      	ble.n	8001004 <GPS_PET+0x58>
	        ind=0;
 8001032:	4b20      	ldr	r3, [pc, #128]	@ (80010b4 <GPS_PET+0x108>)
 8001034:	2200      	movs	r2, #0
 8001036:	601a      	str	r2, [r3, #0]
            for(Q=47;Q<=56;Q++){
 8001038:	4b1f      	ldr	r3, [pc, #124]	@ (80010b8 <GPS_PET+0x10c>)
 800103a:	222f      	movs	r2, #47	@ 0x2f
 800103c:	601a      	str	r2, [r3, #0]
 800103e:	e012      	b.n	8001066 <GPS_PET+0xba>
                west[ind]=rxBuffer[Q];
 8001040:	4b1d      	ldr	r3, [pc, #116]	@ (80010b8 <GPS_PET+0x10c>)
 8001042:	681a      	ldr	r2, [r3, #0]
 8001044:	4b1b      	ldr	r3, [pc, #108]	@ (80010b4 <GPS_PET+0x108>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	4919      	ldr	r1, [pc, #100]	@ (80010b0 <GPS_PET+0x104>)
 800104a:	5c8a      	ldrb	r2, [r1, r2]
 800104c:	b2d1      	uxtb	r1, r2
 800104e:	4a1c      	ldr	r2, [pc, #112]	@ (80010c0 <GPS_PET+0x114>)
 8001050:	54d1      	strb	r1, [r2, r3]
                ind++;
 8001052:	4b18      	ldr	r3, [pc, #96]	@ (80010b4 <GPS_PET+0x108>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	3301      	adds	r3, #1
 8001058:	4a16      	ldr	r2, [pc, #88]	@ (80010b4 <GPS_PET+0x108>)
 800105a:	6013      	str	r3, [r2, #0]
            for(Q=47;Q<=56;Q++){
 800105c:	4b16      	ldr	r3, [pc, #88]	@ (80010b8 <GPS_PET+0x10c>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	3301      	adds	r3, #1
 8001062:	4a15      	ldr	r2, [pc, #84]	@ (80010b8 <GPS_PET+0x10c>)
 8001064:	6013      	str	r3, [r2, #0]
 8001066:	4b14      	ldr	r3, [pc, #80]	@ (80010b8 <GPS_PET+0x10c>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	2b38      	cmp	r3, #56	@ 0x38
 800106c:	dde8      	ble.n	8001040 <GPS_PET+0x94>
            break;
 800106e:	e013      	b.n	8001098 <GPS_PET+0xec>
        	writeIndex = 100;
 8001070:	4b0b      	ldr	r3, [pc, #44]	@ (80010a0 <GPS_PET+0xf4>)
 8001072:	2264      	movs	r2, #100	@ 0x64
 8001074:	801a      	strh	r2, [r3, #0]
	        delay(1000000);
 8001076:	480b      	ldr	r0, [pc, #44]	@ (80010a4 <GPS_PET+0xf8>)
 8001078:	f001 fcd8 	bl	8002a2c <delay>
	        for (uint16_t k = 0; k < 100; k++) {
 800107c:	2300      	movs	r3, #0
 800107e:	81bb      	strh	r3, [r7, #12]
 8001080:	e006      	b.n	8001090 <GPS_PET+0xe4>
	            rxBuffer[k] = 0; // Limpia cada posición del buffer
 8001082:	89bb      	ldrh	r3, [r7, #12]
 8001084:	4a0a      	ldr	r2, [pc, #40]	@ (80010b0 <GPS_PET+0x104>)
 8001086:	2100      	movs	r1, #0
 8001088:	54d1      	strb	r1, [r2, r3]
	        for (uint16_t k = 0; k < 100; k++) {
 800108a:	89bb      	ldrh	r3, [r7, #12]
 800108c:	3301      	adds	r3, #1
 800108e:	81bb      	strh	r3, [r7, #12]
 8001090:	89bb      	ldrh	r3, [r7, #12]
 8001092:	2b63      	cmp	r3, #99	@ 0x63
 8001094:	d9f5      	bls.n	8001082 <GPS_PET+0xd6>
	        break;
 8001096:	bf00      	nop
    }
}
 8001098:	bf00      	nop
 800109a:	3710      	adds	r7, #16
 800109c:	46bd      	mov	sp, r7
 800109e:	bd80      	pop	{r7, pc}
 80010a0:	20000166 	.word	0x20000166
 80010a4:	000f4240 	.word	0x000f4240
 80010a8:	08003748 	.word	0x08003748
 80010ac:	40004800 	.word	0x40004800
 80010b0:	2000006c 	.word	0x2000006c
 80010b4:	20000294 	.word	0x20000294
 80010b8:	20000298 	.word	0x20000298
 80010bc:	2000026c 	.word	0x2000026c
 80010c0:	20000280 	.word	0x20000280

080010c4 <sendMessage_Cell>:
        }

    //}//FIN IF
}

void sendMessage_Cell(int number) {
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b09e      	sub	sp, #120	@ 0x78
 80010c8:	af02      	add	r7, sp, #8
 80010ca:	6078      	str	r0, [r7, #4]

    char message[100]; // Buffer para el mensaje
    sprintf(message, "Pruebas 09/12/24 GSM/STM32L452RE %d \n GPS\nLATITUD: %s\nLONGITUD: %s\r\n", number, north, west);
 80010cc:	f107 000c 	add.w	r0, r7, #12
 80010d0:	4b17      	ldr	r3, [pc, #92]	@ (8001130 <sendMessage_Cell+0x6c>)
 80010d2:	9300      	str	r3, [sp, #0]
 80010d4:	4b17      	ldr	r3, [pc, #92]	@ (8001134 <sendMessage_Cell+0x70>)
 80010d6:	687a      	ldr	r2, [r7, #4]
 80010d8:	4917      	ldr	r1, [pc, #92]	@ (8001138 <sendMessage_Cell+0x74>)
 80010da:	f001 fe91 	bl	8002e00 <siprintf>

   // sprintf(message, "Pruebas 09/12/24 GSM/STM32L452RE %d\r\n", number);

    sendStringUARTx(USART3, "AT+CMGF=1\r\n\0");
 80010de:	4917      	ldr	r1, [pc, #92]	@ (800113c <sendMessage_Cell+0x78>)
 80010e0:	4817      	ldr	r0, [pc, #92]	@ (8001140 <sendMessage_Cell+0x7c>)
 80010e2:	f7ff ff2d 	bl	8000f40 <sendStringUARTx>
    delay(100000);
 80010e6:	4817      	ldr	r0, [pc, #92]	@ (8001144 <sendMessage_Cell+0x80>)
 80010e8:	f001 fca0 	bl	8002a2c <delay>

    sendStringUARTx(USART3, "AT+CSCS=\"GSM\"\r\n\0");
 80010ec:	4916      	ldr	r1, [pc, #88]	@ (8001148 <sendMessage_Cell+0x84>)
 80010ee:	4814      	ldr	r0, [pc, #80]	@ (8001140 <sendMessage_Cell+0x7c>)
 80010f0:	f7ff ff26 	bl	8000f40 <sendStringUARTx>
    delay(100000);
 80010f4:	4813      	ldr	r0, [pc, #76]	@ (8001144 <sendMessage_Cell+0x80>)
 80010f6:	f001 fc99 	bl	8002a2c <delay>

    sendStringUARTx(USART3, "AT+CMGS=\"5617951874\"\r\n\0");
 80010fa:	4914      	ldr	r1, [pc, #80]	@ (800114c <sendMessage_Cell+0x88>)
 80010fc:	4810      	ldr	r0, [pc, #64]	@ (8001140 <sendMessage_Cell+0x7c>)
 80010fe:	f7ff ff1f 	bl	8000f40 <sendStringUARTx>
    delay(100000);
 8001102:	4810      	ldr	r0, [pc, #64]	@ (8001144 <sendMessage_Cell+0x80>)
 8001104:	f001 fc92 	bl	8002a2c <delay>

    sendStringUARTx(USART3, message); // Envía el mensaje con el número
 8001108:	f107 030c 	add.w	r3, r7, #12
 800110c:	4619      	mov	r1, r3
 800110e:	480c      	ldr	r0, [pc, #48]	@ (8001140 <sendMessage_Cell+0x7c>)
 8001110:	f7ff ff16 	bl	8000f40 <sendStringUARTx>
    delay(100000);
 8001114:	480b      	ldr	r0, [pc, #44]	@ (8001144 <sendMessage_Cell+0x80>)
 8001116:	f001 fc89 	bl	8002a2c <delay>

    sendByteUARTx(USART3, 0x1A); // Carácter Ctrl+Z para finalizar el mensaje SMS
 800111a:	211a      	movs	r1, #26
 800111c:	4808      	ldr	r0, [pc, #32]	@ (8001140 <sendMessage_Cell+0x7c>)
 800111e:	f7ff ff2c 	bl	8000f7a <sendByteUARTx>
    delay(400000);
 8001122:	480b      	ldr	r0, [pc, #44]	@ (8001150 <sendMessage_Cell+0x8c>)
 8001124:	f001 fc82 	bl	8002a2c <delay>

}
 8001128:	bf00      	nop
 800112a:	3770      	adds	r7, #112	@ 0x70
 800112c:	46bd      	mov	sp, r7
 800112e:	bd80      	pop	{r7, pc}
 8001130:	20000280 	.word	0x20000280
 8001134:	2000026c 	.word	0x2000026c
 8001138:	08003758 	.word	0x08003758
 800113c:	080037a0 	.word	0x080037a0
 8001140:	40004800 	.word	0x40004800
 8001144:	000186a0 	.word	0x000186a0
 8001148:	080037b0 	.word	0x080037b0
 800114c:	080037c4 	.word	0x080037c4
 8001150:	00061a80 	.word	0x00061a80

08001154 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8001154:	b480      	push	{r7}
 8001156:	b083      	sub	sp, #12
 8001158:	af00      	add	r7, sp, #0
 800115a:	4603      	mov	r3, r0
 800115c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800115e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001162:	2b00      	cmp	r3, #0
 8001164:	db0c      	blt.n	8001180 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001166:	79fb      	ldrb	r3, [r7, #7]
 8001168:	f003 021f 	and.w	r2, r3, #31
 800116c:	4907      	ldr	r1, [pc, #28]	@ (800118c <__NVIC_ClearPendingIRQ+0x38>)
 800116e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001172:	095b      	lsrs	r3, r3, #5
 8001174:	2001      	movs	r0, #1
 8001176:	fa00 f202 	lsl.w	r2, r0, r2
 800117a:	3360      	adds	r3, #96	@ 0x60
 800117c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001180:	bf00      	nop
 8001182:	370c      	adds	r7, #12
 8001184:	46bd      	mov	sp, r7
 8001186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118a:	4770      	bx	lr
 800118c:	e000e100 	.word	0xe000e100

08001190 <SSD1306_Init>:





void SSD1306_Init(void){
 8001190:	b580      	push	{r7, lr}
 8001192:	af00      	add	r7, sp, #0

	// Apaga la pantalla
	I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, 0xAE);  // Display OFF
 8001194:	23ae      	movs	r3, #174	@ 0xae
 8001196:	2200      	movs	r2, #0
 8001198:	213c      	movs	r1, #60	@ 0x3c
 800119a:	484a      	ldr	r0, [pc, #296]	@ (80012c4 <SSD1306_Init+0x134>)
 800119c:	f7ff fd82 	bl	8000ca4 <I2C_Tx_2Bytes>

	// Configura la frecuencia del reloj
	I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, 0xD5);  // Set display clock divide ratio/oscillator frequency
 80011a0:	23d5      	movs	r3, #213	@ 0xd5
 80011a2:	2200      	movs	r2, #0
 80011a4:	213c      	movs	r1, #60	@ 0x3c
 80011a6:	4847      	ldr	r0, [pc, #284]	@ (80012c4 <SSD1306_Init+0x134>)
 80011a8:	f7ff fd7c 	bl	8000ca4 <I2C_Tx_2Bytes>
	I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, 0x80);  // Recommended oscillator frequency
 80011ac:	2380      	movs	r3, #128	@ 0x80
 80011ae:	2200      	movs	r2, #0
 80011b0:	213c      	movs	r1, #60	@ 0x3c
 80011b2:	4844      	ldr	r0, [pc, #272]	@ (80012c4 <SSD1306_Init+0x134>)
 80011b4:	f7ff fd76 	bl	8000ca4 <I2C_Tx_2Bytes>

	// Configura la multiplexación (64 multiplex para 128x64)
	I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, 0xA8);  // Set multiplex ratio
 80011b8:	23a8      	movs	r3, #168	@ 0xa8
 80011ba:	2200      	movs	r2, #0
 80011bc:	213c      	movs	r1, #60	@ 0x3c
 80011be:	4841      	ldr	r0, [pc, #260]	@ (80012c4 <SSD1306_Init+0x134>)
 80011c0:	f7ff fd70 	bl	8000ca4 <I2C_Tx_2Bytes>
	I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, 0x3F);  // Multiplex ratio is 64 (for 128x64 display)
 80011c4:	233f      	movs	r3, #63	@ 0x3f
 80011c6:	2200      	movs	r2, #0
 80011c8:	213c      	movs	r1, #60	@ 0x3c
 80011ca:	483e      	ldr	r0, [pc, #248]	@ (80012c4 <SSD1306_Init+0x134>)
 80011cc:	f7ff fd6a 	bl	8000ca4 <I2C_Tx_2Bytes>

	// Configura el offset de la pantalla
	I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, 0xD3);  // Set display offset
 80011d0:	23d3      	movs	r3, #211	@ 0xd3
 80011d2:	2200      	movs	r2, #0
 80011d4:	213c      	movs	r1, #60	@ 0x3c
 80011d6:	483b      	ldr	r0, [pc, #236]	@ (80012c4 <SSD1306_Init+0x134>)
 80011d8:	f7ff fd64 	bl	8000ca4 <I2C_Tx_2Bytes>
	I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, 0x00);  // No offset
 80011dc:	2300      	movs	r3, #0
 80011de:	2200      	movs	r2, #0
 80011e0:	213c      	movs	r1, #60	@ 0x3c
 80011e2:	4838      	ldr	r0, [pc, #224]	@ (80012c4 <SSD1306_Init+0x134>)
 80011e4:	f7ff fd5e 	bl	8000ca4 <I2C_Tx_2Bytes>

	// Línea de inicio de la pantalla en 0
	I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, 0x40);  // Set display start line at 0
 80011e8:	2340      	movs	r3, #64	@ 0x40
 80011ea:	2200      	movs	r2, #0
 80011ec:	213c      	movs	r1, #60	@ 0x3c
 80011ee:	4835      	ldr	r0, [pc, #212]	@ (80012c4 <SSD1306_Init+0x134>)
 80011f0:	f7ff fd58 	bl	8000ca4 <I2C_Tx_2Bytes>

	// Habilita el regulador de la bomba de carga (Charge Pump)
	I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, 0x8D);  // Enable charge pump regulator
 80011f4:	238d      	movs	r3, #141	@ 0x8d
 80011f6:	2200      	movs	r2, #0
 80011f8:	213c      	movs	r1, #60	@ 0x3c
 80011fa:	4832      	ldr	r0, [pc, #200]	@ (80012c4 <SSD1306_Init+0x134>)
 80011fc:	f7ff fd52 	bl	8000ca4 <I2C_Tx_2Bytes>
	I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, 0x14);  // Enable charge pump
 8001200:	2314      	movs	r3, #20
 8001202:	2200      	movs	r2, #0
 8001204:	213c      	movs	r1, #60	@ 0x3c
 8001206:	482f      	ldr	r0, [pc, #188]	@ (80012c4 <SSD1306_Init+0x134>)
 8001208:	f7ff fd4c 	bl	8000ca4 <I2C_Tx_2Bytes>

	// Establece el modo de direccionamiento de memoria
	I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, 0x20);  // Set memory addressing mode
 800120c:	2320      	movs	r3, #32
 800120e:	2200      	movs	r2, #0
 8001210:	213c      	movs	r1, #60	@ 0x3c
 8001212:	482c      	ldr	r0, [pc, #176]	@ (80012c4 <SSD1306_Init+0x134>)
 8001214:	f7ff fd46 	bl	8000ca4 <I2C_Tx_2Bytes>
	I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, 0x00);  // Horizontal addressing mode
 8001218:	2300      	movs	r3, #0
 800121a:	2200      	movs	r2, #0
 800121c:	213c      	movs	r1, #60	@ 0x3c
 800121e:	4829      	ldr	r0, [pc, #164]	@ (80012c4 <SSD1306_Init+0x134>)
 8001220:	f7ff fd40 	bl	8000ca4 <I2C_Tx_2Bytes>

	// Reconfigura el mapa de segmentos (columna 127 mapeada a SEG0)
	I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, 0xA1);  // Set segment re-map (A0/A1)
 8001224:	23a1      	movs	r3, #161	@ 0xa1
 8001226:	2200      	movs	r2, #0
 8001228:	213c      	movs	r1, #60	@ 0x3c
 800122a:	4826      	ldr	r0, [pc, #152]	@ (80012c4 <SSD1306_Init+0x134>)
 800122c:	f7ff fd3a 	bl	8000ca4 <I2C_Tx_2Bytes>

	// Configura la dirección de escaneo de salida COM
	I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, 0xC8);  // Set COM output scan direction (C0/C8)
 8001230:	23c8      	movs	r3, #200	@ 0xc8
 8001232:	2200      	movs	r2, #0
 8001234:	213c      	movs	r1, #60	@ 0x3c
 8001236:	4823      	ldr	r0, [pc, #140]	@ (80012c4 <SSD1306_Init+0x134>)
 8001238:	f7ff fd34 	bl	8000ca4 <I2C_Tx_2Bytes>

	// Configura los pines COM
	I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, 0xDA);  // Set COM pins hardware configuration
 800123c:	23da      	movs	r3, #218	@ 0xda
 800123e:	2200      	movs	r2, #0
 8001240:	213c      	movs	r1, #60	@ 0x3c
 8001242:	4820      	ldr	r0, [pc, #128]	@ (80012c4 <SSD1306_Init+0x134>)
 8001244:	f7ff fd2e 	bl	8000ca4 <I2C_Tx_2Bytes>
	I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, 0x12);  // Alternative COM pin config
 8001248:	2312      	movs	r3, #18
 800124a:	2200      	movs	r2, #0
 800124c:	213c      	movs	r1, #60	@ 0x3c
 800124e:	481d      	ldr	r0, [pc, #116]	@ (80012c4 <SSD1306_Init+0x134>)
 8001250:	f7ff fd28 	bl	8000ca4 <I2C_Tx_2Bytes>

	// Establece el nivel de contraste de la pantalla
	I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, 0x81);  // Set contrast control
 8001254:	2381      	movs	r3, #129	@ 0x81
 8001256:	2200      	movs	r2, #0
 8001258:	213c      	movs	r1, #60	@ 0x3c
 800125a:	481a      	ldr	r0, [pc, #104]	@ (80012c4 <SSD1306_Init+0x134>)
 800125c:	f7ff fd22 	bl	8000ca4 <I2C_Tx_2Bytes>
	I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, 0x7F);  // Contrast level (0x7F is typical)
 8001260:	237f      	movs	r3, #127	@ 0x7f
 8001262:	2200      	movs	r2, #0
 8001264:	213c      	movs	r1, #60	@ 0x3c
 8001266:	4817      	ldr	r0, [pc, #92]	@ (80012c4 <SSD1306_Init+0x134>)
 8001268:	f7ff fd1c 	bl	8000ca4 <I2C_Tx_2Bytes>

	// Deshabilita la inversa de la pantalla
	I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, 0xA4);  // Disable entire display ON (resume to RAM content)
 800126c:	23a4      	movs	r3, #164	@ 0xa4
 800126e:	2200      	movs	r2, #0
 8001270:	213c      	movs	r1, #60	@ 0x3c
 8001272:	4814      	ldr	r0, [pc, #80]	@ (80012c4 <SSD1306_Init+0x134>)
 8001274:	f7ff fd16 	bl	8000ca4 <I2C_Tx_2Bytes>

	// Establece el modo de visualización normal (sin inversión)
	I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, 0xA6);  // Set normal display mode (A6 = normal, A7 = inverted)
 8001278:	23a6      	movs	r3, #166	@ 0xa6
 800127a:	2200      	movs	r2, #0
 800127c:	213c      	movs	r1, #60	@ 0x3c
 800127e:	4811      	ldr	r0, [pc, #68]	@ (80012c4 <SSD1306_Init+0x134>)
 8001280:	f7ff fd10 	bl	8000ca4 <I2C_Tx_2Bytes>

	// Configura el rango de desplazamiento (horizontal)
	I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, 0xD9);  // Set pre-charge period
 8001284:	23d9      	movs	r3, #217	@ 0xd9
 8001286:	2200      	movs	r2, #0
 8001288:	213c      	movs	r1, #60	@ 0x3c
 800128a:	480e      	ldr	r0, [pc, #56]	@ (80012c4 <SSD1306_Init+0x134>)
 800128c:	f7ff fd0a 	bl	8000ca4 <I2C_Tx_2Bytes>
	I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, 0xF1);  // Pre-charge period (recommended value)
 8001290:	23f1      	movs	r3, #241	@ 0xf1
 8001292:	2200      	movs	r2, #0
 8001294:	213c      	movs	r1, #60	@ 0x3c
 8001296:	480b      	ldr	r0, [pc, #44]	@ (80012c4 <SSD1306_Init+0x134>)
 8001298:	f7ff fd04 	bl	8000ca4 <I2C_Tx_2Bytes>

	// Configura el voltaje de desactivación del driver
	I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, 0xDB);  // Set VCOMH deselect level
 800129c:	23db      	movs	r3, #219	@ 0xdb
 800129e:	2200      	movs	r2, #0
 80012a0:	213c      	movs	r1, #60	@ 0x3c
 80012a2:	4808      	ldr	r0, [pc, #32]	@ (80012c4 <SSD1306_Init+0x134>)
 80012a4:	f7ff fcfe 	bl	8000ca4 <I2C_Tx_2Bytes>
	I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, 0x40);  // VCOMH deselect level (0x40 recommended)
 80012a8:	2340      	movs	r3, #64	@ 0x40
 80012aa:	2200      	movs	r2, #0
 80012ac:	213c      	movs	r1, #60	@ 0x3c
 80012ae:	4805      	ldr	r0, [pc, #20]	@ (80012c4 <SSD1306_Init+0x134>)
 80012b0:	f7ff fcf8 	bl	8000ca4 <I2C_Tx_2Bytes>

	// Enciende la pantalla
	I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, 0xAF);  // Display ON
 80012b4:	23af      	movs	r3, #175	@ 0xaf
 80012b6:	2200      	movs	r2, #0
 80012b8:	213c      	movs	r1, #60	@ 0x3c
 80012ba:	4802      	ldr	r0, [pc, #8]	@ (80012c4 <SSD1306_Init+0x134>)
 80012bc:	f7ff fcf2 	bl	8000ca4 <I2C_Tx_2Bytes>
}
 80012c0:	bf00      	nop
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	40005c00 	.word	0x40005c00

080012c8 <SSD1306_WriteString>:



void SSD1306_WriteString(char *cadena){
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b084      	sub	sp, #16
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
    unsigned int i = 0;
 80012d0:	2300      	movs	r3, #0
 80012d2:	60fb      	str	r3, [r7, #12]
    while (cadena[i] != 0) {
 80012d4:	e009      	b.n	80012ea <SSD1306_WriteString+0x22>
        SSD1306_WriteChar(cadena[i]); // Escribir cada carácter
 80012d6:	687a      	ldr	r2, [r7, #4]
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	4413      	add	r3, r2
 80012dc:	781b      	ldrb	r3, [r3, #0]
 80012de:	4618      	mov	r0, r3
 80012e0:	f000 f80e 	bl	8001300 <SSD1306_WriteChar>
        i++;
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	3301      	adds	r3, #1
 80012e8:	60fb      	str	r3, [r7, #12]
    while (cadena[i] != 0) {
 80012ea:	687a      	ldr	r2, [r7, #4]
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	4413      	add	r3, r2
 80012f0:	781b      	ldrb	r3, [r3, #0]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d1ef      	bne.n	80012d6 <SSD1306_WriteString+0xe>
    }
}
 80012f6:	bf00      	nop
 80012f8:	bf00      	nop
 80012fa:	3710      	adds	r7, #16
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}

08001300 <SSD1306_WriteChar>:



void SSD1306_WriteChar(char C){
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0
 8001306:	4603      	mov	r3, r0
 8001308:	71fb      	strb	r3, [r7, #7]

    switch (C){
 800130a:	79fb      	ldrb	r3, [r7, #7]
 800130c:	3b20      	subs	r3, #32
 800130e:	2b3a      	cmp	r3, #58	@ 0x3a
 8001310:	f200 80f2 	bhi.w	80014f8 <SSD1306_WriteChar+0x1f8>
 8001314:	a201      	add	r2, pc, #4	@ (adr r2, 800131c <SSD1306_WriteChar+0x1c>)
 8001316:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800131a:	bf00      	nop
 800131c:	080014a5 	.word	0x080014a5
 8001320:	080014ab 	.word	0x080014ab
 8001324:	080014f9 	.word	0x080014f9
 8001328:	080014f9 	.word	0x080014f9
 800132c:	080014f9 	.word	0x080014f9
 8001330:	080014f9 	.word	0x080014f9
 8001334:	080014f9 	.word	0x080014f9
 8001338:	080014f9 	.word	0x080014f9
 800133c:	080014f9 	.word	0x080014f9
 8001340:	080014f9 	.word	0x080014f9
 8001344:	080014f3 	.word	0x080014f3
 8001348:	080014f9 	.word	0x080014f9
 800134c:	080014f9 	.word	0x080014f9
 8001350:	080014f9 	.word	0x080014f9
 8001354:	080014f9 	.word	0x080014f9
 8001358:	080014f9 	.word	0x080014f9
 800135c:	080014e7 	.word	0x080014e7
 8001360:	080014b1 	.word	0x080014b1
 8001364:	080014b7 	.word	0x080014b7
 8001368:	080014bd 	.word	0x080014bd
 800136c:	080014c3 	.word	0x080014c3
 8001370:	080014c9 	.word	0x080014c9
 8001374:	080014cf 	.word	0x080014cf
 8001378:	080014d5 	.word	0x080014d5
 800137c:	080014db 	.word	0x080014db
 8001380:	080014e1 	.word	0x080014e1
 8001384:	080014ed 	.word	0x080014ed
 8001388:	080014f9 	.word	0x080014f9
 800138c:	080014f9 	.word	0x080014f9
 8001390:	080014f9 	.word	0x080014f9
 8001394:	080014f9 	.word	0x080014f9
 8001398:	080014f9 	.word	0x080014f9
 800139c:	080014f9 	.word	0x080014f9
 80013a0:	08001409 	.word	0x08001409
 80013a4:	0800140f 	.word	0x0800140f
 80013a8:	08001415 	.word	0x08001415
 80013ac:	0800141b 	.word	0x0800141b
 80013b0:	08001421 	.word	0x08001421
 80013b4:	08001427 	.word	0x08001427
 80013b8:	0800142d 	.word	0x0800142d
 80013bc:	08001433 	.word	0x08001433
 80013c0:	08001439 	.word	0x08001439
 80013c4:	0800143f 	.word	0x0800143f
 80013c8:	08001445 	.word	0x08001445
 80013cc:	0800144b 	.word	0x0800144b
 80013d0:	08001451 	.word	0x08001451
 80013d4:	08001457 	.word	0x08001457
 80013d8:	0800145d 	.word	0x0800145d
 80013dc:	08001463 	.word	0x08001463
 80013e0:	08001469 	.word	0x08001469
 80013e4:	0800146f 	.word	0x0800146f
 80013e8:	08001475 	.word	0x08001475
 80013ec:	0800147b 	.word	0x0800147b
 80013f0:	08001481 	.word	0x08001481
 80013f4:	08001487 	.word	0x08001487
 80013f8:	0800148d 	.word	0x0800148d
 80013fc:	08001493 	.word	0x08001493
 8001400:	08001499 	.word	0x08001499
 8001404:	0800149f 	.word	0x0800149f
    case 'A':
Letra_A();
 8001408:	f000 f87a 	bl	8001500 <Letra_A>
    break;
 800140c:	e074      	b.n	80014f8 <SSD1306_WriteChar+0x1f8>
    case 'B':
Letra_B();
 800140e:	f000 f8a7 	bl	8001560 <Letra_B>
    break;
 8001412:	e071      	b.n	80014f8 <SSD1306_WriteChar+0x1f8>
    case 'C':
Letra_C();
 8001414:	f000 f8d4 	bl	80015c0 <Letra_C>
    break;
 8001418:	e06e      	b.n	80014f8 <SSD1306_WriteChar+0x1f8>
    case 'D':
Letra_D();
 800141a:	f000 f901 	bl	8001620 <Letra_D>
    break;
 800141e:	e06b      	b.n	80014f8 <SSD1306_WriteChar+0x1f8>
    case 'E':
Letra_E();
 8001420:	f000 f92e 	bl	8001680 <Letra_E>
    break;
 8001424:	e068      	b.n	80014f8 <SSD1306_WriteChar+0x1f8>
    case 'F':
Letra_F();
 8001426:	f000 f95b 	bl	80016e0 <Letra_F>
    break;
 800142a:	e065      	b.n	80014f8 <SSD1306_WriteChar+0x1f8>
    case 'G':
Letra_G();
 800142c:	f000 f988 	bl	8001740 <Letra_G>
    break;
 8001430:	e062      	b.n	80014f8 <SSD1306_WriteChar+0x1f8>
    case 'H':
Letra_H();
 8001432:	f000 f9b5 	bl	80017a0 <Letra_H>
    break;
 8001436:	e05f      	b.n	80014f8 <SSD1306_WriteChar+0x1f8>
    case 'I':
Letra_I();
 8001438:	f000 f9e2 	bl	8001800 <Letra_I>
    break;
 800143c:	e05c      	b.n	80014f8 <SSD1306_WriteChar+0x1f8>
    case 'J':
Letra_J();
 800143e:	f000 fa0f 	bl	8001860 <Letra_J>
    break;
 8001442:	e059      	b.n	80014f8 <SSD1306_WriteChar+0x1f8>
    case 'K':
Letra_K();
 8001444:	f000 fa3c 	bl	80018c0 <Letra_K>
    break;
 8001448:	e056      	b.n	80014f8 <SSD1306_WriteChar+0x1f8>
    case 'L':
Letra_L();
 800144a:	f000 fa69 	bl	8001920 <Letra_L>
    break;
 800144e:	e053      	b.n	80014f8 <SSD1306_WriteChar+0x1f8>
    case 'M':
Letra_M();
 8001450:	f000 fa96 	bl	8001980 <Letra_M>
    break;
 8001454:	e050      	b.n	80014f8 <SSD1306_WriteChar+0x1f8>
    case 'N':
Letra_N();
 8001456:	f000 fac9 	bl	80019ec <Letra_N>
    break;
 800145a:	e04d      	b.n	80014f8 <SSD1306_WriteChar+0x1f8>
    case 'O':
Letra_O();
 800145c:	f000 faf6 	bl	8001a4c <Letra_O>
    break;
 8001460:	e04a      	b.n	80014f8 <SSD1306_WriteChar+0x1f8>
    case 'P':
Letra_P();
 8001462:	f000 fb23 	bl	8001aac <Letra_P>
    break;
 8001466:	e047      	b.n	80014f8 <SSD1306_WriteChar+0x1f8>
    case 'Q':
Letra_Q();
 8001468:	f000 fb50 	bl	8001b0c <Letra_Q>
    break;
 800146c:	e044      	b.n	80014f8 <SSD1306_WriteChar+0x1f8>
    case 'R':
Letra_R();
 800146e:	f000 fb7d 	bl	8001b6c <Letra_R>
    break;
 8001472:	e041      	b.n	80014f8 <SSD1306_WriteChar+0x1f8>
    case 'S':
Letra_S();
 8001474:	f000 fbaa 	bl	8001bcc <Letra_S>
    break;
 8001478:	e03e      	b.n	80014f8 <SSD1306_WriteChar+0x1f8>
    case 'T':
Letra_T();
 800147a:	f000 fbd7 	bl	8001c2c <Letra_T>
    break;
 800147e:	e03b      	b.n	80014f8 <SSD1306_WriteChar+0x1f8>
    case 'U':
Letra_U();
 8001480:	f000 fc04 	bl	8001c8c <Letra_U>
    break;
 8001484:	e038      	b.n	80014f8 <SSD1306_WriteChar+0x1f8>
    case 'V':
Letra_U();
 8001486:	f000 fc01 	bl	8001c8c <Letra_U>
    break;
 800148a:	e035      	b.n	80014f8 <SSD1306_WriteChar+0x1f8>
     case 'W':
Letra_W();
 800148c:	f000 fc2e 	bl	8001cec <Letra_W>
    break;
 8001490:	e032      	b.n	80014f8 <SSD1306_WriteChar+0x1f8>
    case 'X':
Letra_X();
 8001492:	f000 fc61 	bl	8001d58 <Letra_X>
    break;
 8001496:	e02f      	b.n	80014f8 <SSD1306_WriteChar+0x1f8>
    case 'Y':
Letra_Y();
 8001498:	f000 fc8e 	bl	8001db8 <Letra_Y>
    break;
 800149c:	e02c      	b.n	80014f8 <SSD1306_WriteChar+0x1f8>
        case 'Z':
Letra_Z();
 800149e:	f000 fcbb 	bl	8001e18 <Letra_Z>
    break;
 80014a2:	e029      	b.n	80014f8 <SSD1306_WriteChar+0x1f8>
        case ' ':
Espacio();
 80014a4:	f000 fce8 	bl	8001e78 <Espacio>
    break;
 80014a8:	e026      	b.n	80014f8 <SSD1306_WriteChar+0x1f8>
        case '!':
Admiracion();
 80014aa:	f000 fd03 	bl	8001eb4 <Admiracion>
    break;
 80014ae:	e023      	b.n	80014f8 <SSD1306_WriteChar+0x1f8>
        case '1':
Numero_1();
 80014b0:	f000 fd24 	bl	8001efc <Numero_1>
    break;
 80014b4:	e020      	b.n	80014f8 <SSD1306_WriteChar+0x1f8>
        case '2':
Numero_2();
 80014b6:	f000 fd45 	bl	8001f44 <Numero_2>
    break;
 80014ba:	e01d      	b.n	80014f8 <SSD1306_WriteChar+0x1f8>
        case '3':
Numero_3();
 80014bc:	f000 fd72 	bl	8001fa4 <Numero_3>
    break;
 80014c0:	e01a      	b.n	80014f8 <SSD1306_WriteChar+0x1f8>
        case '4':
Numero_4();
 80014c2:	f000 fd9f 	bl	8002004 <Numero_4>
    break;
 80014c6:	e017      	b.n	80014f8 <SSD1306_WriteChar+0x1f8>
        case '5':
Numero_5();
 80014c8:	f000 fdcc 	bl	8002064 <Numero_5>
    break;
 80014cc:	e014      	b.n	80014f8 <SSD1306_WriteChar+0x1f8>
        case '6':
Numero_6();
 80014ce:	f000 fdf9 	bl	80020c4 <Numero_6>
    break;
 80014d2:	e011      	b.n	80014f8 <SSD1306_WriteChar+0x1f8>
        case '7':
Numero_7();
 80014d4:	f000 fe26 	bl	8002124 <Numero_7>
    break;
 80014d8:	e00e      	b.n	80014f8 <SSD1306_WriteChar+0x1f8>
        case '8':
Numero_8();
 80014da:	f000 fe53 	bl	8002184 <Numero_8>
    break;
 80014de:	e00b      	b.n	80014f8 <SSD1306_WriteChar+0x1f8>
        case '9':
Numero_9();
 80014e0:	f000 fe80 	bl	80021e4 <Numero_9>
    break;
 80014e4:	e008      	b.n	80014f8 <SSD1306_WriteChar+0x1f8>
        case '0':
Numero_0();
 80014e6:	f000 fead 	bl	8002244 <Numero_0>
    break;
 80014ea:	e005      	b.n	80014f8 <SSD1306_WriteChar+0x1f8>
        case ':':
DosPuntos();
 80014ec:	f000 feda 	bl	80022a4 <DosPuntos>
    break;
 80014f0:	e002      	b.n	80014f8 <SSD1306_WriteChar+0x1f8>
        case '*':
Simbolo_Grados();
 80014f2:	f000 feef 	bl	80022d4 <Simbolo_Grados>
	break;
 80014f6:	bf00      	nop
    }
}
 80014f8:	bf00      	nop
 80014fa:	3708      	adds	r7, #8
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bd80      	pop	{r7, pc}

08001500 <Letra_A>:




//LETRAS
void Letra_A(void){
 8001500:	b580      	push	{r7, lr}
 8001502:	af00      	add	r7, sp, #0
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 8001504:	23ff      	movs	r3, #255	@ 0xff
 8001506:	2240      	movs	r2, #64	@ 0x40
 8001508:	213c      	movs	r1, #60	@ 0x3c
 800150a:	4814      	ldr	r0, [pc, #80]	@ (800155c <Letra_A+0x5c>)
 800150c:	f7ff fbca 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 8001510:	23ff      	movs	r3, #255	@ 0xff
 8001512:	2240      	movs	r2, #64	@ 0x40
 8001514:	213c      	movs	r1, #60	@ 0x3c
 8001516:	4811      	ldr	r0, [pc, #68]	@ (800155c <Letra_A+0x5c>)
 8001518:	f7ff fbc4 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x33);
 800151c:	2333      	movs	r3, #51	@ 0x33
 800151e:	2240      	movs	r2, #64	@ 0x40
 8001520:	213c      	movs	r1, #60	@ 0x3c
 8001522:	480e      	ldr	r0, [pc, #56]	@ (800155c <Letra_A+0x5c>)
 8001524:	f7ff fbbe 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x33);
 8001528:	2333      	movs	r3, #51	@ 0x33
 800152a:	2240      	movs	r2, #64	@ 0x40
 800152c:	213c      	movs	r1, #60	@ 0x3c
 800152e:	480b      	ldr	r0, [pc, #44]	@ (800155c <Letra_A+0x5c>)
 8001530:	f7ff fbb8 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 8001534:	23ff      	movs	r3, #255	@ 0xff
 8001536:	2240      	movs	r2, #64	@ 0x40
 8001538:	213c      	movs	r1, #60	@ 0x3c
 800153a:	4808      	ldr	r0, [pc, #32]	@ (800155c <Letra_A+0x5c>)
 800153c:	f7ff fbb2 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 8001540:	23ff      	movs	r3, #255	@ 0xff
 8001542:	2240      	movs	r2, #64	@ 0x40
 8001544:	213c      	movs	r1, #60	@ 0x3c
 8001546:	4805      	ldr	r0, [pc, #20]	@ (800155c <Letra_A+0x5c>)
 8001548:	f7ff fbac 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x00);
 800154c:	2300      	movs	r3, #0
 800154e:	2240      	movs	r2, #64	@ 0x40
 8001550:	213c      	movs	r1, #60	@ 0x3c
 8001552:	4802      	ldr	r0, [pc, #8]	@ (800155c <Letra_A+0x5c>)
 8001554:	f7ff fba6 	bl	8000ca4 <I2C_Tx_2Bytes>
}
 8001558:	bf00      	nop
 800155a:	bd80      	pop	{r7, pc}
 800155c:	40005c00 	.word	0x40005c00

08001560 <Letra_B>:
void Letra_B(void){
 8001560:	b580      	push	{r7, lr}
 8001562:	af00      	add	r7, sp, #0

    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 8001564:	23ff      	movs	r3, #255	@ 0xff
 8001566:	2240      	movs	r2, #64	@ 0x40
 8001568:	213c      	movs	r1, #60	@ 0x3c
 800156a:	4814      	ldr	r0, [pc, #80]	@ (80015bc <Letra_B+0x5c>)
 800156c:	f7ff fb9a 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 8001570:	23ff      	movs	r3, #255	@ 0xff
 8001572:	2240      	movs	r2, #64	@ 0x40
 8001574:	213c      	movs	r1, #60	@ 0x3c
 8001576:	4811      	ldr	r0, [pc, #68]	@ (80015bc <Letra_B+0x5c>)
 8001578:	f7ff fb94 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x99);
 800157c:	2399      	movs	r3, #153	@ 0x99
 800157e:	2240      	movs	r2, #64	@ 0x40
 8001580:	213c      	movs	r1, #60	@ 0x3c
 8001582:	480e      	ldr	r0, [pc, #56]	@ (80015bc <Letra_B+0x5c>)
 8001584:	f7ff fb8e 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x99);
 8001588:	2399      	movs	r3, #153	@ 0x99
 800158a:	2240      	movs	r2, #64	@ 0x40
 800158c:	213c      	movs	r1, #60	@ 0x3c
 800158e:	480b      	ldr	r0, [pc, #44]	@ (80015bc <Letra_B+0x5c>)
 8001590:	f7ff fb88 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 8001594:	23ff      	movs	r3, #255	@ 0xff
 8001596:	2240      	movs	r2, #64	@ 0x40
 8001598:	213c      	movs	r1, #60	@ 0x3c
 800159a:	4808      	ldr	r0, [pc, #32]	@ (80015bc <Letra_B+0x5c>)
 800159c:	f7ff fb82 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 80015a0:	23ff      	movs	r3, #255	@ 0xff
 80015a2:	2240      	movs	r2, #64	@ 0x40
 80015a4:	213c      	movs	r1, #60	@ 0x3c
 80015a6:	4805      	ldr	r0, [pc, #20]	@ (80015bc <Letra_B+0x5c>)
 80015a8:	f7ff fb7c 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x00);
 80015ac:	2300      	movs	r3, #0
 80015ae:	2240      	movs	r2, #64	@ 0x40
 80015b0:	213c      	movs	r1, #60	@ 0x3c
 80015b2:	4802      	ldr	r0, [pc, #8]	@ (80015bc <Letra_B+0x5c>)
 80015b4:	f7ff fb76 	bl	8000ca4 <I2C_Tx_2Bytes>
}
 80015b8:	bf00      	nop
 80015ba:	bd80      	pop	{r7, pc}
 80015bc:	40005c00 	.word	0x40005c00

080015c0 <Letra_C>:
void Letra_C(void){
 80015c0:	b580      	push	{r7, lr}
 80015c2:	af00      	add	r7, sp, #0
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 80015c4:	23ff      	movs	r3, #255	@ 0xff
 80015c6:	2240      	movs	r2, #64	@ 0x40
 80015c8:	213c      	movs	r1, #60	@ 0x3c
 80015ca:	4814      	ldr	r0, [pc, #80]	@ (800161c <Letra_C+0x5c>)
 80015cc:	f7ff fb6a 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 80015d0:	23ff      	movs	r3, #255	@ 0xff
 80015d2:	2240      	movs	r2, #64	@ 0x40
 80015d4:	213c      	movs	r1, #60	@ 0x3c
 80015d6:	4811      	ldr	r0, [pc, #68]	@ (800161c <Letra_C+0x5c>)
 80015d8:	f7ff fb64 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xC3);
 80015dc:	23c3      	movs	r3, #195	@ 0xc3
 80015de:	2240      	movs	r2, #64	@ 0x40
 80015e0:	213c      	movs	r1, #60	@ 0x3c
 80015e2:	480e      	ldr	r0, [pc, #56]	@ (800161c <Letra_C+0x5c>)
 80015e4:	f7ff fb5e 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xC3);
 80015e8:	23c3      	movs	r3, #195	@ 0xc3
 80015ea:	2240      	movs	r2, #64	@ 0x40
 80015ec:	213c      	movs	r1, #60	@ 0x3c
 80015ee:	480b      	ldr	r0, [pc, #44]	@ (800161c <Letra_C+0x5c>)
 80015f0:	f7ff fb58 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xC3);
 80015f4:	23c3      	movs	r3, #195	@ 0xc3
 80015f6:	2240      	movs	r2, #64	@ 0x40
 80015f8:	213c      	movs	r1, #60	@ 0x3c
 80015fa:	4808      	ldr	r0, [pc, #32]	@ (800161c <Letra_C+0x5c>)
 80015fc:	f7ff fb52 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xC3);
 8001600:	23c3      	movs	r3, #195	@ 0xc3
 8001602:	2240      	movs	r2, #64	@ 0x40
 8001604:	213c      	movs	r1, #60	@ 0x3c
 8001606:	4805      	ldr	r0, [pc, #20]	@ (800161c <Letra_C+0x5c>)
 8001608:	f7ff fb4c 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x00);
 800160c:	2300      	movs	r3, #0
 800160e:	2240      	movs	r2, #64	@ 0x40
 8001610:	213c      	movs	r1, #60	@ 0x3c
 8001612:	4802      	ldr	r0, [pc, #8]	@ (800161c <Letra_C+0x5c>)
 8001614:	f7ff fb46 	bl	8000ca4 <I2C_Tx_2Bytes>

}
 8001618:	bf00      	nop
 800161a:	bd80      	pop	{r7, pc}
 800161c:	40005c00 	.word	0x40005c00

08001620 <Letra_D>:
void Letra_D(void){
 8001620:	b580      	push	{r7, lr}
 8001622:	af00      	add	r7, sp, #0
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 8001624:	23ff      	movs	r3, #255	@ 0xff
 8001626:	2240      	movs	r2, #64	@ 0x40
 8001628:	213c      	movs	r1, #60	@ 0x3c
 800162a:	4814      	ldr	r0, [pc, #80]	@ (800167c <Letra_D+0x5c>)
 800162c:	f7ff fb3a 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 8001630:	23ff      	movs	r3, #255	@ 0xff
 8001632:	2240      	movs	r2, #64	@ 0x40
 8001634:	213c      	movs	r1, #60	@ 0x3c
 8001636:	4811      	ldr	r0, [pc, #68]	@ (800167c <Letra_D+0x5c>)
 8001638:	f7ff fb34 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xC3);
 800163c:	23c3      	movs	r3, #195	@ 0xc3
 800163e:	2240      	movs	r2, #64	@ 0x40
 8001640:	213c      	movs	r1, #60	@ 0x3c
 8001642:	480e      	ldr	r0, [pc, #56]	@ (800167c <Letra_D+0x5c>)
 8001644:	f7ff fb2e 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xC3);
 8001648:	23c3      	movs	r3, #195	@ 0xc3
 800164a:	2240      	movs	r2, #64	@ 0x40
 800164c:	213c      	movs	r1, #60	@ 0x3c
 800164e:	480b      	ldr	r0, [pc, #44]	@ (800167c <Letra_D+0x5c>)
 8001650:	f7ff fb28 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 8001654:	23ff      	movs	r3, #255	@ 0xff
 8001656:	2240      	movs	r2, #64	@ 0x40
 8001658:	213c      	movs	r1, #60	@ 0x3c
 800165a:	4808      	ldr	r0, [pc, #32]	@ (800167c <Letra_D+0x5c>)
 800165c:	f7ff fb22 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 8001660:	23ff      	movs	r3, #255	@ 0xff
 8001662:	2240      	movs	r2, #64	@ 0x40
 8001664:	213c      	movs	r1, #60	@ 0x3c
 8001666:	4805      	ldr	r0, [pc, #20]	@ (800167c <Letra_D+0x5c>)
 8001668:	f7ff fb1c 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x00);
 800166c:	2300      	movs	r3, #0
 800166e:	2240      	movs	r2, #64	@ 0x40
 8001670:	213c      	movs	r1, #60	@ 0x3c
 8001672:	4802      	ldr	r0, [pc, #8]	@ (800167c <Letra_D+0x5c>)
 8001674:	f7ff fb16 	bl	8000ca4 <I2C_Tx_2Bytes>
}
 8001678:	bf00      	nop
 800167a:	bd80      	pop	{r7, pc}
 800167c:	40005c00 	.word	0x40005c00

08001680 <Letra_E>:

void Letra_E(void){
 8001680:	b580      	push	{r7, lr}
 8001682:	af00      	add	r7, sp, #0

    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 8001684:	23ff      	movs	r3, #255	@ 0xff
 8001686:	2240      	movs	r2, #64	@ 0x40
 8001688:	213c      	movs	r1, #60	@ 0x3c
 800168a:	4814      	ldr	r0, [pc, #80]	@ (80016dc <Letra_E+0x5c>)
 800168c:	f7ff fb0a 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 8001690:	23ff      	movs	r3, #255	@ 0xff
 8001692:	2240      	movs	r2, #64	@ 0x40
 8001694:	213c      	movs	r1, #60	@ 0x3c
 8001696:	4811      	ldr	r0, [pc, #68]	@ (80016dc <Letra_E+0x5c>)
 8001698:	f7ff fb04 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xDB);
 800169c:	23db      	movs	r3, #219	@ 0xdb
 800169e:	2240      	movs	r2, #64	@ 0x40
 80016a0:	213c      	movs	r1, #60	@ 0x3c
 80016a2:	480e      	ldr	r0, [pc, #56]	@ (80016dc <Letra_E+0x5c>)
 80016a4:	f7ff fafe 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xDB);
 80016a8:	23db      	movs	r3, #219	@ 0xdb
 80016aa:	2240      	movs	r2, #64	@ 0x40
 80016ac:	213c      	movs	r1, #60	@ 0x3c
 80016ae:	480b      	ldr	r0, [pc, #44]	@ (80016dc <Letra_E+0x5c>)
 80016b0:	f7ff faf8 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xDB);
 80016b4:	23db      	movs	r3, #219	@ 0xdb
 80016b6:	2240      	movs	r2, #64	@ 0x40
 80016b8:	213c      	movs	r1, #60	@ 0x3c
 80016ba:	4808      	ldr	r0, [pc, #32]	@ (80016dc <Letra_E+0x5c>)
 80016bc:	f7ff faf2 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xDB);
 80016c0:	23db      	movs	r3, #219	@ 0xdb
 80016c2:	2240      	movs	r2, #64	@ 0x40
 80016c4:	213c      	movs	r1, #60	@ 0x3c
 80016c6:	4805      	ldr	r0, [pc, #20]	@ (80016dc <Letra_E+0x5c>)
 80016c8:	f7ff faec 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x00);
 80016cc:	2300      	movs	r3, #0
 80016ce:	2240      	movs	r2, #64	@ 0x40
 80016d0:	213c      	movs	r1, #60	@ 0x3c
 80016d2:	4802      	ldr	r0, [pc, #8]	@ (80016dc <Letra_E+0x5c>)
 80016d4:	f7ff fae6 	bl	8000ca4 <I2C_Tx_2Bytes>

}
 80016d8:	bf00      	nop
 80016da:	bd80      	pop	{r7, pc}
 80016dc:	40005c00 	.word	0x40005c00

080016e0 <Letra_F>:
void Letra_F(void){
 80016e0:	b580      	push	{r7, lr}
 80016e2:	af00      	add	r7, sp, #0

    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 80016e4:	23ff      	movs	r3, #255	@ 0xff
 80016e6:	2240      	movs	r2, #64	@ 0x40
 80016e8:	213c      	movs	r1, #60	@ 0x3c
 80016ea:	4814      	ldr	r0, [pc, #80]	@ (800173c <Letra_F+0x5c>)
 80016ec:	f7ff fada 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 80016f0:	23ff      	movs	r3, #255	@ 0xff
 80016f2:	2240      	movs	r2, #64	@ 0x40
 80016f4:	213c      	movs	r1, #60	@ 0x3c
 80016f6:	4811      	ldr	r0, [pc, #68]	@ (800173c <Letra_F+0x5c>)
 80016f8:	f7ff fad4 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x33);
 80016fc:	2333      	movs	r3, #51	@ 0x33
 80016fe:	2240      	movs	r2, #64	@ 0x40
 8001700:	213c      	movs	r1, #60	@ 0x3c
 8001702:	480e      	ldr	r0, [pc, #56]	@ (800173c <Letra_F+0x5c>)
 8001704:	f7ff face 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x33);
 8001708:	2333      	movs	r3, #51	@ 0x33
 800170a:	2240      	movs	r2, #64	@ 0x40
 800170c:	213c      	movs	r1, #60	@ 0x3c
 800170e:	480b      	ldr	r0, [pc, #44]	@ (800173c <Letra_F+0x5c>)
 8001710:	f7ff fac8 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x03);
 8001714:	2303      	movs	r3, #3
 8001716:	2240      	movs	r2, #64	@ 0x40
 8001718:	213c      	movs	r1, #60	@ 0x3c
 800171a:	4808      	ldr	r0, [pc, #32]	@ (800173c <Letra_F+0x5c>)
 800171c:	f7ff fac2 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x03);
 8001720:	2303      	movs	r3, #3
 8001722:	2240      	movs	r2, #64	@ 0x40
 8001724:	213c      	movs	r1, #60	@ 0x3c
 8001726:	4805      	ldr	r0, [pc, #20]	@ (800173c <Letra_F+0x5c>)
 8001728:	f7ff fabc 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x00);
 800172c:	2300      	movs	r3, #0
 800172e:	2240      	movs	r2, #64	@ 0x40
 8001730:	213c      	movs	r1, #60	@ 0x3c
 8001732:	4802      	ldr	r0, [pc, #8]	@ (800173c <Letra_F+0x5c>)
 8001734:	f7ff fab6 	bl	8000ca4 <I2C_Tx_2Bytes>

}
 8001738:	bf00      	nop
 800173a:	bd80      	pop	{r7, pc}
 800173c:	40005c00 	.word	0x40005c00

08001740 <Letra_G>:
void Letra_G(void){
 8001740:	b580      	push	{r7, lr}
 8001742:	af00      	add	r7, sp, #0
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 8001744:	23ff      	movs	r3, #255	@ 0xff
 8001746:	2240      	movs	r2, #64	@ 0x40
 8001748:	213c      	movs	r1, #60	@ 0x3c
 800174a:	4814      	ldr	r0, [pc, #80]	@ (800179c <Letra_G+0x5c>)
 800174c:	f7ff faaa 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 8001750:	23ff      	movs	r3, #255	@ 0xff
 8001752:	2240      	movs	r2, #64	@ 0x40
 8001754:	213c      	movs	r1, #60	@ 0x3c
 8001756:	4811      	ldr	r0, [pc, #68]	@ (800179c <Letra_G+0x5c>)
 8001758:	f7ff faa4 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xDB);
 800175c:	23db      	movs	r3, #219	@ 0xdb
 800175e:	2240      	movs	r2, #64	@ 0x40
 8001760:	213c      	movs	r1, #60	@ 0x3c
 8001762:	480e      	ldr	r0, [pc, #56]	@ (800179c <Letra_G+0x5c>)
 8001764:	f7ff fa9e 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xDB);
 8001768:	23db      	movs	r3, #219	@ 0xdb
 800176a:	2240      	movs	r2, #64	@ 0x40
 800176c:	213c      	movs	r1, #60	@ 0x3c
 800176e:	480b      	ldr	r0, [pc, #44]	@ (800179c <Letra_G+0x5c>)
 8001770:	f7ff fa98 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xF8);
 8001774:	23f8      	movs	r3, #248	@ 0xf8
 8001776:	2240      	movs	r2, #64	@ 0x40
 8001778:	213c      	movs	r1, #60	@ 0x3c
 800177a:	4808      	ldr	r0, [pc, #32]	@ (800179c <Letra_G+0x5c>)
 800177c:	f7ff fa92 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xF8);
 8001780:	23f8      	movs	r3, #248	@ 0xf8
 8001782:	2240      	movs	r2, #64	@ 0x40
 8001784:	213c      	movs	r1, #60	@ 0x3c
 8001786:	4805      	ldr	r0, [pc, #20]	@ (800179c <Letra_G+0x5c>)
 8001788:	f7ff fa8c 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x00);
 800178c:	2300      	movs	r3, #0
 800178e:	2240      	movs	r2, #64	@ 0x40
 8001790:	213c      	movs	r1, #60	@ 0x3c
 8001792:	4802      	ldr	r0, [pc, #8]	@ (800179c <Letra_G+0x5c>)
 8001794:	f7ff fa86 	bl	8000ca4 <I2C_Tx_2Bytes>
}
 8001798:	bf00      	nop
 800179a:	bd80      	pop	{r7, pc}
 800179c:	40005c00 	.word	0x40005c00

080017a0 <Letra_H>:
void Letra_H(void){
 80017a0:	b580      	push	{r7, lr}
 80017a2:	af00      	add	r7, sp, #0
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 80017a4:	23ff      	movs	r3, #255	@ 0xff
 80017a6:	2240      	movs	r2, #64	@ 0x40
 80017a8:	213c      	movs	r1, #60	@ 0x3c
 80017aa:	4814      	ldr	r0, [pc, #80]	@ (80017fc <Letra_H+0x5c>)
 80017ac:	f7ff fa7a 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 80017b0:	23ff      	movs	r3, #255	@ 0xff
 80017b2:	2240      	movs	r2, #64	@ 0x40
 80017b4:	213c      	movs	r1, #60	@ 0x3c
 80017b6:	4811      	ldr	r0, [pc, #68]	@ (80017fc <Letra_H+0x5c>)
 80017b8:	f7ff fa74 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x18);
 80017bc:	2318      	movs	r3, #24
 80017be:	2240      	movs	r2, #64	@ 0x40
 80017c0:	213c      	movs	r1, #60	@ 0x3c
 80017c2:	480e      	ldr	r0, [pc, #56]	@ (80017fc <Letra_H+0x5c>)
 80017c4:	f7ff fa6e 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x18);
 80017c8:	2318      	movs	r3, #24
 80017ca:	2240      	movs	r2, #64	@ 0x40
 80017cc:	213c      	movs	r1, #60	@ 0x3c
 80017ce:	480b      	ldr	r0, [pc, #44]	@ (80017fc <Letra_H+0x5c>)
 80017d0:	f7ff fa68 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 80017d4:	23ff      	movs	r3, #255	@ 0xff
 80017d6:	2240      	movs	r2, #64	@ 0x40
 80017d8:	213c      	movs	r1, #60	@ 0x3c
 80017da:	4808      	ldr	r0, [pc, #32]	@ (80017fc <Letra_H+0x5c>)
 80017dc:	f7ff fa62 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 80017e0:	23ff      	movs	r3, #255	@ 0xff
 80017e2:	2240      	movs	r2, #64	@ 0x40
 80017e4:	213c      	movs	r1, #60	@ 0x3c
 80017e6:	4805      	ldr	r0, [pc, #20]	@ (80017fc <Letra_H+0x5c>)
 80017e8:	f7ff fa5c 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x00);
 80017ec:	2300      	movs	r3, #0
 80017ee:	2240      	movs	r2, #64	@ 0x40
 80017f0:	213c      	movs	r1, #60	@ 0x3c
 80017f2:	4802      	ldr	r0, [pc, #8]	@ (80017fc <Letra_H+0x5c>)
 80017f4:	f7ff fa56 	bl	8000ca4 <I2C_Tx_2Bytes>
}
 80017f8:	bf00      	nop
 80017fa:	bd80      	pop	{r7, pc}
 80017fc:	40005c00 	.word	0x40005c00

08001800 <Letra_I>:
void Letra_I(void){
 8001800:	b580      	push	{r7, lr}
 8001802:	af00      	add	r7, sp, #0
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xC3);
 8001804:	23c3      	movs	r3, #195	@ 0xc3
 8001806:	2240      	movs	r2, #64	@ 0x40
 8001808:	213c      	movs	r1, #60	@ 0x3c
 800180a:	4814      	ldr	r0, [pc, #80]	@ (800185c <Letra_I+0x5c>)
 800180c:	f7ff fa4a 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xC3);
 8001810:	23c3      	movs	r3, #195	@ 0xc3
 8001812:	2240      	movs	r2, #64	@ 0x40
 8001814:	213c      	movs	r1, #60	@ 0x3c
 8001816:	4811      	ldr	r0, [pc, #68]	@ (800185c <Letra_I+0x5c>)
 8001818:	f7ff fa44 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 800181c:	23ff      	movs	r3, #255	@ 0xff
 800181e:	2240      	movs	r2, #64	@ 0x40
 8001820:	213c      	movs	r1, #60	@ 0x3c
 8001822:	480e      	ldr	r0, [pc, #56]	@ (800185c <Letra_I+0x5c>)
 8001824:	f7ff fa3e 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 8001828:	23ff      	movs	r3, #255	@ 0xff
 800182a:	2240      	movs	r2, #64	@ 0x40
 800182c:	213c      	movs	r1, #60	@ 0x3c
 800182e:	480b      	ldr	r0, [pc, #44]	@ (800185c <Letra_I+0x5c>)
 8001830:	f7ff fa38 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xC3);
 8001834:	23c3      	movs	r3, #195	@ 0xc3
 8001836:	2240      	movs	r2, #64	@ 0x40
 8001838:	213c      	movs	r1, #60	@ 0x3c
 800183a:	4808      	ldr	r0, [pc, #32]	@ (800185c <Letra_I+0x5c>)
 800183c:	f7ff fa32 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xC3);
 8001840:	23c3      	movs	r3, #195	@ 0xc3
 8001842:	2240      	movs	r2, #64	@ 0x40
 8001844:	213c      	movs	r1, #60	@ 0x3c
 8001846:	4805      	ldr	r0, [pc, #20]	@ (800185c <Letra_I+0x5c>)
 8001848:	f7ff fa2c 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x00);
 800184c:	2300      	movs	r3, #0
 800184e:	2240      	movs	r2, #64	@ 0x40
 8001850:	213c      	movs	r1, #60	@ 0x3c
 8001852:	4802      	ldr	r0, [pc, #8]	@ (800185c <Letra_I+0x5c>)
 8001854:	f7ff fa26 	bl	8000ca4 <I2C_Tx_2Bytes>

}
 8001858:	bf00      	nop
 800185a:	bd80      	pop	{r7, pc}
 800185c:	40005c00 	.word	0x40005c00

08001860 <Letra_J>:
void Letra_J(void){
 8001860:	b580      	push	{r7, lr}
 8001862:	af00      	add	r7, sp, #0
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xC3);
 8001864:	23c3      	movs	r3, #195	@ 0xc3
 8001866:	2240      	movs	r2, #64	@ 0x40
 8001868:	213c      	movs	r1, #60	@ 0x3c
 800186a:	4814      	ldr	r0, [pc, #80]	@ (80018bc <Letra_J+0x5c>)
 800186c:	f7ff fa1a 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xC3);
 8001870:	23c3      	movs	r3, #195	@ 0xc3
 8001872:	2240      	movs	r2, #64	@ 0x40
 8001874:	213c      	movs	r1, #60	@ 0x3c
 8001876:	4811      	ldr	r0, [pc, #68]	@ (80018bc <Letra_J+0x5c>)
 8001878:	f7ff fa14 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 800187c:	23ff      	movs	r3, #255	@ 0xff
 800187e:	2240      	movs	r2, #64	@ 0x40
 8001880:	213c      	movs	r1, #60	@ 0x3c
 8001882:	480e      	ldr	r0, [pc, #56]	@ (80018bc <Letra_J+0x5c>)
 8001884:	f7ff fa0e 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 8001888:	23ff      	movs	r3, #255	@ 0xff
 800188a:	2240      	movs	r2, #64	@ 0x40
 800188c:	213c      	movs	r1, #60	@ 0x3c
 800188e:	480b      	ldr	r0, [pc, #44]	@ (80018bc <Letra_J+0x5c>)
 8001890:	f7ff fa08 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x03);
 8001894:	2303      	movs	r3, #3
 8001896:	2240      	movs	r2, #64	@ 0x40
 8001898:	213c      	movs	r1, #60	@ 0x3c
 800189a:	4808      	ldr	r0, [pc, #32]	@ (80018bc <Letra_J+0x5c>)
 800189c:	f7ff fa02 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x03);
 80018a0:	2303      	movs	r3, #3
 80018a2:	2240      	movs	r2, #64	@ 0x40
 80018a4:	213c      	movs	r1, #60	@ 0x3c
 80018a6:	4805      	ldr	r0, [pc, #20]	@ (80018bc <Letra_J+0x5c>)
 80018a8:	f7ff f9fc 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x00);
 80018ac:	2300      	movs	r3, #0
 80018ae:	2240      	movs	r2, #64	@ 0x40
 80018b0:	213c      	movs	r1, #60	@ 0x3c
 80018b2:	4802      	ldr	r0, [pc, #8]	@ (80018bc <Letra_J+0x5c>)
 80018b4:	f7ff f9f6 	bl	8000ca4 <I2C_Tx_2Bytes>
}
 80018b8:	bf00      	nop
 80018ba:	bd80      	pop	{r7, pc}
 80018bc:	40005c00 	.word	0x40005c00

080018c0 <Letra_K>:
void Letra_K(void){
 80018c0:	b580      	push	{r7, lr}
 80018c2:	af00      	add	r7, sp, #0
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 80018c4:	23ff      	movs	r3, #255	@ 0xff
 80018c6:	2240      	movs	r2, #64	@ 0x40
 80018c8:	213c      	movs	r1, #60	@ 0x3c
 80018ca:	4814      	ldr	r0, [pc, #80]	@ (800191c <Letra_K+0x5c>)
 80018cc:	f7ff f9ea 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 80018d0:	23ff      	movs	r3, #255	@ 0xff
 80018d2:	2240      	movs	r2, #64	@ 0x40
 80018d4:	213c      	movs	r1, #60	@ 0x3c
 80018d6:	4811      	ldr	r0, [pc, #68]	@ (800191c <Letra_K+0x5c>)
 80018d8:	f7ff f9e4 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x18);
 80018dc:	2318      	movs	r3, #24
 80018de:	2240      	movs	r2, #64	@ 0x40
 80018e0:	213c      	movs	r1, #60	@ 0x3c
 80018e2:	480e      	ldr	r0, [pc, #56]	@ (800191c <Letra_K+0x5c>)
 80018e4:	f7ff f9de 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x3C);
 80018e8:	233c      	movs	r3, #60	@ 0x3c
 80018ea:	2240      	movs	r2, #64	@ 0x40
 80018ec:	213c      	movs	r1, #60	@ 0x3c
 80018ee:	480b      	ldr	r0, [pc, #44]	@ (800191c <Letra_K+0x5c>)
 80018f0:	f7ff f9d8 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x66);
 80018f4:	2366      	movs	r3, #102	@ 0x66
 80018f6:	2240      	movs	r2, #64	@ 0x40
 80018f8:	213c      	movs	r1, #60	@ 0x3c
 80018fa:	4808      	ldr	r0, [pc, #32]	@ (800191c <Letra_K+0x5c>)
 80018fc:	f7ff f9d2 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xC3);
 8001900:	23c3      	movs	r3, #195	@ 0xc3
 8001902:	2240      	movs	r2, #64	@ 0x40
 8001904:	213c      	movs	r1, #60	@ 0x3c
 8001906:	4805      	ldr	r0, [pc, #20]	@ (800191c <Letra_K+0x5c>)
 8001908:	f7ff f9cc 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x00);
 800190c:	2300      	movs	r3, #0
 800190e:	2240      	movs	r2, #64	@ 0x40
 8001910:	213c      	movs	r1, #60	@ 0x3c
 8001912:	4802      	ldr	r0, [pc, #8]	@ (800191c <Letra_K+0x5c>)
 8001914:	f7ff f9c6 	bl	8000ca4 <I2C_Tx_2Bytes>
}
 8001918:	bf00      	nop
 800191a:	bd80      	pop	{r7, pc}
 800191c:	40005c00 	.word	0x40005c00

08001920 <Letra_L>:

void Letra_L(void){
 8001920:	b580      	push	{r7, lr}
 8001922:	af00      	add	r7, sp, #0
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 8001924:	23ff      	movs	r3, #255	@ 0xff
 8001926:	2240      	movs	r2, #64	@ 0x40
 8001928:	213c      	movs	r1, #60	@ 0x3c
 800192a:	4814      	ldr	r0, [pc, #80]	@ (800197c <Letra_L+0x5c>)
 800192c:	f7ff f9ba 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 8001930:	23ff      	movs	r3, #255	@ 0xff
 8001932:	2240      	movs	r2, #64	@ 0x40
 8001934:	213c      	movs	r1, #60	@ 0x3c
 8001936:	4811      	ldr	r0, [pc, #68]	@ (800197c <Letra_L+0x5c>)
 8001938:	f7ff f9b4 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 800193c:	23ff      	movs	r3, #255	@ 0xff
 800193e:	2240      	movs	r2, #64	@ 0x40
 8001940:	213c      	movs	r1, #60	@ 0x3c
 8001942:	480e      	ldr	r0, [pc, #56]	@ (800197c <Letra_L+0x5c>)
 8001944:	f7ff f9ae 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xC0);
 8001948:	23c0      	movs	r3, #192	@ 0xc0
 800194a:	2240      	movs	r2, #64	@ 0x40
 800194c:	213c      	movs	r1, #60	@ 0x3c
 800194e:	480b      	ldr	r0, [pc, #44]	@ (800197c <Letra_L+0x5c>)
 8001950:	f7ff f9a8 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xC0);
 8001954:	23c0      	movs	r3, #192	@ 0xc0
 8001956:	2240      	movs	r2, #64	@ 0x40
 8001958:	213c      	movs	r1, #60	@ 0x3c
 800195a:	4808      	ldr	r0, [pc, #32]	@ (800197c <Letra_L+0x5c>)
 800195c:	f7ff f9a2 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xC0);
 8001960:	23c0      	movs	r3, #192	@ 0xc0
 8001962:	2240      	movs	r2, #64	@ 0x40
 8001964:	213c      	movs	r1, #60	@ 0x3c
 8001966:	4805      	ldr	r0, [pc, #20]	@ (800197c <Letra_L+0x5c>)
 8001968:	f7ff f99c 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x00);
 800196c:	2300      	movs	r3, #0
 800196e:	2240      	movs	r2, #64	@ 0x40
 8001970:	213c      	movs	r1, #60	@ 0x3c
 8001972:	4802      	ldr	r0, [pc, #8]	@ (800197c <Letra_L+0x5c>)
 8001974:	f7ff f996 	bl	8000ca4 <I2C_Tx_2Bytes>

}
 8001978:	bf00      	nop
 800197a:	bd80      	pop	{r7, pc}
 800197c:	40005c00 	.word	0x40005c00

08001980 <Letra_M>:
void Letra_M(void){
 8001980:	b580      	push	{r7, lr}
 8001982:	af00      	add	r7, sp, #0

    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 8001984:	23ff      	movs	r3, #255	@ 0xff
 8001986:	2240      	movs	r2, #64	@ 0x40
 8001988:	213c      	movs	r1, #60	@ 0x3c
 800198a:	4817      	ldr	r0, [pc, #92]	@ (80019e8 <Letra_M+0x68>)
 800198c:	f7ff f98a 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 8001990:	23ff      	movs	r3, #255	@ 0xff
 8001992:	2240      	movs	r2, #64	@ 0x40
 8001994:	213c      	movs	r1, #60	@ 0x3c
 8001996:	4814      	ldr	r0, [pc, #80]	@ (80019e8 <Letra_M+0x68>)
 8001998:	f7ff f984 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x0C);
 800199c:	230c      	movs	r3, #12
 800199e:	2240      	movs	r2, #64	@ 0x40
 80019a0:	213c      	movs	r1, #60	@ 0x3c
 80019a2:	4811      	ldr	r0, [pc, #68]	@ (80019e8 <Letra_M+0x68>)
 80019a4:	f7ff f97e 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x1C);
 80019a8:	231c      	movs	r3, #28
 80019aa:	2240      	movs	r2, #64	@ 0x40
 80019ac:	213c      	movs	r1, #60	@ 0x3c
 80019ae:	480e      	ldr	r0, [pc, #56]	@ (80019e8 <Letra_M+0x68>)
 80019b0:	f7ff f978 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x0C);
 80019b4:	230c      	movs	r3, #12
 80019b6:	2240      	movs	r2, #64	@ 0x40
 80019b8:	213c      	movs	r1, #60	@ 0x3c
 80019ba:	480b      	ldr	r0, [pc, #44]	@ (80019e8 <Letra_M+0x68>)
 80019bc:	f7ff f972 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 80019c0:	23ff      	movs	r3, #255	@ 0xff
 80019c2:	2240      	movs	r2, #64	@ 0x40
 80019c4:	213c      	movs	r1, #60	@ 0x3c
 80019c6:	4808      	ldr	r0, [pc, #32]	@ (80019e8 <Letra_M+0x68>)
 80019c8:	f7ff f96c 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 80019cc:	23ff      	movs	r3, #255	@ 0xff
 80019ce:	2240      	movs	r2, #64	@ 0x40
 80019d0:	213c      	movs	r1, #60	@ 0x3c
 80019d2:	4805      	ldr	r0, [pc, #20]	@ (80019e8 <Letra_M+0x68>)
 80019d4:	f7ff f966 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x00);
 80019d8:	2300      	movs	r3, #0
 80019da:	2240      	movs	r2, #64	@ 0x40
 80019dc:	213c      	movs	r1, #60	@ 0x3c
 80019de:	4802      	ldr	r0, [pc, #8]	@ (80019e8 <Letra_M+0x68>)
 80019e0:	f7ff f960 	bl	8000ca4 <I2C_Tx_2Bytes>

}
 80019e4:	bf00      	nop
 80019e6:	bd80      	pop	{r7, pc}
 80019e8:	40005c00 	.word	0x40005c00

080019ec <Letra_N>:
void Letra_N(void){
 80019ec:	b580      	push	{r7, lr}
 80019ee:	af00      	add	r7, sp, #0

    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 80019f0:	23ff      	movs	r3, #255	@ 0xff
 80019f2:	2240      	movs	r2, #64	@ 0x40
 80019f4:	213c      	movs	r1, #60	@ 0x3c
 80019f6:	4814      	ldr	r0, [pc, #80]	@ (8001a48 <Letra_N+0x5c>)
 80019f8:	f7ff f954 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 80019fc:	23ff      	movs	r3, #255	@ 0xff
 80019fe:	2240      	movs	r2, #64	@ 0x40
 8001a00:	213c      	movs	r1, #60	@ 0x3c
 8001a02:	4811      	ldr	r0, [pc, #68]	@ (8001a48 <Letra_N+0x5c>)
 8001a04:	f7ff f94e 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x1C);
 8001a08:	231c      	movs	r3, #28
 8001a0a:	2240      	movs	r2, #64	@ 0x40
 8001a0c:	213c      	movs	r1, #60	@ 0x3c
 8001a0e:	480e      	ldr	r0, [pc, #56]	@ (8001a48 <Letra_N+0x5c>)
 8001a10:	f7ff f948 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x38);
 8001a14:	2338      	movs	r3, #56	@ 0x38
 8001a16:	2240      	movs	r2, #64	@ 0x40
 8001a18:	213c      	movs	r1, #60	@ 0x3c
 8001a1a:	480b      	ldr	r0, [pc, #44]	@ (8001a48 <Letra_N+0x5c>)
 8001a1c:	f7ff f942 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 8001a20:	23ff      	movs	r3, #255	@ 0xff
 8001a22:	2240      	movs	r2, #64	@ 0x40
 8001a24:	213c      	movs	r1, #60	@ 0x3c
 8001a26:	4808      	ldr	r0, [pc, #32]	@ (8001a48 <Letra_N+0x5c>)
 8001a28:	f7ff f93c 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 8001a2c:	23ff      	movs	r3, #255	@ 0xff
 8001a2e:	2240      	movs	r2, #64	@ 0x40
 8001a30:	213c      	movs	r1, #60	@ 0x3c
 8001a32:	4805      	ldr	r0, [pc, #20]	@ (8001a48 <Letra_N+0x5c>)
 8001a34:	f7ff f936 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x00);
 8001a38:	2300      	movs	r3, #0
 8001a3a:	2240      	movs	r2, #64	@ 0x40
 8001a3c:	213c      	movs	r1, #60	@ 0x3c
 8001a3e:	4802      	ldr	r0, [pc, #8]	@ (8001a48 <Letra_N+0x5c>)
 8001a40:	f7ff f930 	bl	8000ca4 <I2C_Tx_2Bytes>

}
 8001a44:	bf00      	nop
 8001a46:	bd80      	pop	{r7, pc}
 8001a48:	40005c00 	.word	0x40005c00

08001a4c <Letra_O>:
void Letra_O(void){
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	af00      	add	r7, sp, #0


    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 8001a50:	23ff      	movs	r3, #255	@ 0xff
 8001a52:	2240      	movs	r2, #64	@ 0x40
 8001a54:	213c      	movs	r1, #60	@ 0x3c
 8001a56:	4814      	ldr	r0, [pc, #80]	@ (8001aa8 <Letra_O+0x5c>)
 8001a58:	f7ff f924 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 8001a5c:	23ff      	movs	r3, #255	@ 0xff
 8001a5e:	2240      	movs	r2, #64	@ 0x40
 8001a60:	213c      	movs	r1, #60	@ 0x3c
 8001a62:	4811      	ldr	r0, [pc, #68]	@ (8001aa8 <Letra_O+0x5c>)
 8001a64:	f7ff f91e 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xC3);
 8001a68:	23c3      	movs	r3, #195	@ 0xc3
 8001a6a:	2240      	movs	r2, #64	@ 0x40
 8001a6c:	213c      	movs	r1, #60	@ 0x3c
 8001a6e:	480e      	ldr	r0, [pc, #56]	@ (8001aa8 <Letra_O+0x5c>)
 8001a70:	f7ff f918 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xC3);
 8001a74:	23c3      	movs	r3, #195	@ 0xc3
 8001a76:	2240      	movs	r2, #64	@ 0x40
 8001a78:	213c      	movs	r1, #60	@ 0x3c
 8001a7a:	480b      	ldr	r0, [pc, #44]	@ (8001aa8 <Letra_O+0x5c>)
 8001a7c:	f7ff f912 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 8001a80:	23ff      	movs	r3, #255	@ 0xff
 8001a82:	2240      	movs	r2, #64	@ 0x40
 8001a84:	213c      	movs	r1, #60	@ 0x3c
 8001a86:	4808      	ldr	r0, [pc, #32]	@ (8001aa8 <Letra_O+0x5c>)
 8001a88:	f7ff f90c 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 8001a8c:	23ff      	movs	r3, #255	@ 0xff
 8001a8e:	2240      	movs	r2, #64	@ 0x40
 8001a90:	213c      	movs	r1, #60	@ 0x3c
 8001a92:	4805      	ldr	r0, [pc, #20]	@ (8001aa8 <Letra_O+0x5c>)
 8001a94:	f7ff f906 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x00);
 8001a98:	2300      	movs	r3, #0
 8001a9a:	2240      	movs	r2, #64	@ 0x40
 8001a9c:	213c      	movs	r1, #60	@ 0x3c
 8001a9e:	4802      	ldr	r0, [pc, #8]	@ (8001aa8 <Letra_O+0x5c>)
 8001aa0:	f7ff f900 	bl	8000ca4 <I2C_Tx_2Bytes>
}
 8001aa4:	bf00      	nop
 8001aa6:	bd80      	pop	{r7, pc}
 8001aa8:	40005c00 	.word	0x40005c00

08001aac <Letra_P>:
void Letra_P(void){
 8001aac:	b580      	push	{r7, lr}
 8001aae:	af00      	add	r7, sp, #0
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 8001ab0:	23ff      	movs	r3, #255	@ 0xff
 8001ab2:	2240      	movs	r2, #64	@ 0x40
 8001ab4:	213c      	movs	r1, #60	@ 0x3c
 8001ab6:	4814      	ldr	r0, [pc, #80]	@ (8001b08 <Letra_P+0x5c>)
 8001ab8:	f7ff f8f4 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 8001abc:	23ff      	movs	r3, #255	@ 0xff
 8001abe:	2240      	movs	r2, #64	@ 0x40
 8001ac0:	213c      	movs	r1, #60	@ 0x3c
 8001ac2:	4811      	ldr	r0, [pc, #68]	@ (8001b08 <Letra_P+0x5c>)
 8001ac4:	f7ff f8ee 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x1B);
 8001ac8:	231b      	movs	r3, #27
 8001aca:	2240      	movs	r2, #64	@ 0x40
 8001acc:	213c      	movs	r1, #60	@ 0x3c
 8001ace:	480e      	ldr	r0, [pc, #56]	@ (8001b08 <Letra_P+0x5c>)
 8001ad0:	f7ff f8e8 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x1B);
 8001ad4:	231b      	movs	r3, #27
 8001ad6:	2240      	movs	r2, #64	@ 0x40
 8001ad8:	213c      	movs	r1, #60	@ 0x3c
 8001ada:	480b      	ldr	r0, [pc, #44]	@ (8001b08 <Letra_P+0x5c>)
 8001adc:	f7ff f8e2 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x1F);
 8001ae0:	231f      	movs	r3, #31
 8001ae2:	2240      	movs	r2, #64	@ 0x40
 8001ae4:	213c      	movs	r1, #60	@ 0x3c
 8001ae6:	4808      	ldr	r0, [pc, #32]	@ (8001b08 <Letra_P+0x5c>)
 8001ae8:	f7ff f8dc 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x1F);
 8001aec:	231f      	movs	r3, #31
 8001aee:	2240      	movs	r2, #64	@ 0x40
 8001af0:	213c      	movs	r1, #60	@ 0x3c
 8001af2:	4805      	ldr	r0, [pc, #20]	@ (8001b08 <Letra_P+0x5c>)
 8001af4:	f7ff f8d6 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x00);
 8001af8:	2300      	movs	r3, #0
 8001afa:	2240      	movs	r2, #64	@ 0x40
 8001afc:	213c      	movs	r1, #60	@ 0x3c
 8001afe:	4802      	ldr	r0, [pc, #8]	@ (8001b08 <Letra_P+0x5c>)
 8001b00:	f7ff f8d0 	bl	8000ca4 <I2C_Tx_2Bytes>

}
 8001b04:	bf00      	nop
 8001b06:	bd80      	pop	{r7, pc}
 8001b08:	40005c00 	.word	0x40005c00

08001b0c <Letra_Q>:
void Letra_Q(void){
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	af00      	add	r7, sp, #0
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x7F);
 8001b10:	237f      	movs	r3, #127	@ 0x7f
 8001b12:	2240      	movs	r2, #64	@ 0x40
 8001b14:	213c      	movs	r1, #60	@ 0x3c
 8001b16:	4814      	ldr	r0, [pc, #80]	@ (8001b68 <Letra_Q+0x5c>)
 8001b18:	f7ff f8c4 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x7F);
 8001b1c:	237f      	movs	r3, #127	@ 0x7f
 8001b1e:	2240      	movs	r2, #64	@ 0x40
 8001b20:	213c      	movs	r1, #60	@ 0x3c
 8001b22:	4811      	ldr	r0, [pc, #68]	@ (8001b68 <Letra_Q+0x5c>)
 8001b24:	f7ff f8be 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x63);
 8001b28:	2363      	movs	r3, #99	@ 0x63
 8001b2a:	2240      	movs	r2, #64	@ 0x40
 8001b2c:	213c      	movs	r1, #60	@ 0x3c
 8001b2e:	480e      	ldr	r0, [pc, #56]	@ (8001b68 <Letra_Q+0x5c>)
 8001b30:	f7ff f8b8 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0X63);
 8001b34:	2363      	movs	r3, #99	@ 0x63
 8001b36:	2240      	movs	r2, #64	@ 0x40
 8001b38:	213c      	movs	r1, #60	@ 0x3c
 8001b3a:	480b      	ldr	r0, [pc, #44]	@ (8001b68 <Letra_Q+0x5c>)
 8001b3c:	f7ff f8b2 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 8001b40:	23ff      	movs	r3, #255	@ 0xff
 8001b42:	2240      	movs	r2, #64	@ 0x40
 8001b44:	213c      	movs	r1, #60	@ 0x3c
 8001b46:	4808      	ldr	r0, [pc, #32]	@ (8001b68 <Letra_Q+0x5c>)
 8001b48:	f7ff f8ac 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 8001b4c:	23ff      	movs	r3, #255	@ 0xff
 8001b4e:	2240      	movs	r2, #64	@ 0x40
 8001b50:	213c      	movs	r1, #60	@ 0x3c
 8001b52:	4805      	ldr	r0, [pc, #20]	@ (8001b68 <Letra_Q+0x5c>)
 8001b54:	f7ff f8a6 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x00);
 8001b58:	2300      	movs	r3, #0
 8001b5a:	2240      	movs	r2, #64	@ 0x40
 8001b5c:	213c      	movs	r1, #60	@ 0x3c
 8001b5e:	4802      	ldr	r0, [pc, #8]	@ (8001b68 <Letra_Q+0x5c>)
 8001b60:	f7ff f8a0 	bl	8000ca4 <I2C_Tx_2Bytes>

}
 8001b64:	bf00      	nop
 8001b66:	bd80      	pop	{r7, pc}
 8001b68:	40005c00 	.word	0x40005c00

08001b6c <Letra_R>:
void Letra_R(void){
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	af00      	add	r7, sp, #0

    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 8001b70:	23ff      	movs	r3, #255	@ 0xff
 8001b72:	2240      	movs	r2, #64	@ 0x40
 8001b74:	213c      	movs	r1, #60	@ 0x3c
 8001b76:	4814      	ldr	r0, [pc, #80]	@ (8001bc8 <Letra_R+0x5c>)
 8001b78:	f7ff f894 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 8001b7c:	23ff      	movs	r3, #255	@ 0xff
 8001b7e:	2240      	movs	r2, #64	@ 0x40
 8001b80:	213c      	movs	r1, #60	@ 0x3c
 8001b82:	4811      	ldr	r0, [pc, #68]	@ (8001bc8 <Letra_R+0x5c>)
 8001b84:	f7ff f88e 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x1B);
 8001b88:	231b      	movs	r3, #27
 8001b8a:	2240      	movs	r2, #64	@ 0x40
 8001b8c:	213c      	movs	r1, #60	@ 0x3c
 8001b8e:	480e      	ldr	r0, [pc, #56]	@ (8001bc8 <Letra_R+0x5c>)
 8001b90:	f7ff f888 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x7B);
 8001b94:	237b      	movs	r3, #123	@ 0x7b
 8001b96:	2240      	movs	r2, #64	@ 0x40
 8001b98:	213c      	movs	r1, #60	@ 0x3c
 8001b9a:	480b      	ldr	r0, [pc, #44]	@ (8001bc8 <Letra_R+0x5c>)
 8001b9c:	f7ff f882 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x6F);
 8001ba0:	236f      	movs	r3, #111	@ 0x6f
 8001ba2:	2240      	movs	r2, #64	@ 0x40
 8001ba4:	213c      	movs	r1, #60	@ 0x3c
 8001ba6:	4808      	ldr	r0, [pc, #32]	@ (8001bc8 <Letra_R+0x5c>)
 8001ba8:	f7ff f87c 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xEF);
 8001bac:	23ef      	movs	r3, #239	@ 0xef
 8001bae:	2240      	movs	r2, #64	@ 0x40
 8001bb0:	213c      	movs	r1, #60	@ 0x3c
 8001bb2:	4805      	ldr	r0, [pc, #20]	@ (8001bc8 <Letra_R+0x5c>)
 8001bb4:	f7ff f876 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x00);
 8001bb8:	2300      	movs	r3, #0
 8001bba:	2240      	movs	r2, #64	@ 0x40
 8001bbc:	213c      	movs	r1, #60	@ 0x3c
 8001bbe:	4802      	ldr	r0, [pc, #8]	@ (8001bc8 <Letra_R+0x5c>)
 8001bc0:	f7ff f870 	bl	8000ca4 <I2C_Tx_2Bytes>

}
 8001bc4:	bf00      	nop
 8001bc6:	bd80      	pop	{r7, pc}
 8001bc8:	40005c00 	.word	0x40005c00

08001bcc <Letra_S>:
void Letra_S(void){
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	af00      	add	r7, sp, #0
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xCF);
 8001bd0:	23cf      	movs	r3, #207	@ 0xcf
 8001bd2:	2240      	movs	r2, #64	@ 0x40
 8001bd4:	213c      	movs	r1, #60	@ 0x3c
 8001bd6:	4814      	ldr	r0, [pc, #80]	@ (8001c28 <Letra_S+0x5c>)
 8001bd8:	f7ff f864 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xCF);
 8001bdc:	23cf      	movs	r3, #207	@ 0xcf
 8001bde:	2240      	movs	r2, #64	@ 0x40
 8001be0:	213c      	movs	r1, #60	@ 0x3c
 8001be2:	4811      	ldr	r0, [pc, #68]	@ (8001c28 <Letra_S+0x5c>)
 8001be4:	f7ff f85e 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xDB);
 8001be8:	23db      	movs	r3, #219	@ 0xdb
 8001bea:	2240      	movs	r2, #64	@ 0x40
 8001bec:	213c      	movs	r1, #60	@ 0x3c
 8001bee:	480e      	ldr	r0, [pc, #56]	@ (8001c28 <Letra_S+0x5c>)
 8001bf0:	f7ff f858 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xDB);
 8001bf4:	23db      	movs	r3, #219	@ 0xdb
 8001bf6:	2240      	movs	r2, #64	@ 0x40
 8001bf8:	213c      	movs	r1, #60	@ 0x3c
 8001bfa:	480b      	ldr	r0, [pc, #44]	@ (8001c28 <Letra_S+0x5c>)
 8001bfc:	f7ff f852 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xF3);
 8001c00:	23f3      	movs	r3, #243	@ 0xf3
 8001c02:	2240      	movs	r2, #64	@ 0x40
 8001c04:	213c      	movs	r1, #60	@ 0x3c
 8001c06:	4808      	ldr	r0, [pc, #32]	@ (8001c28 <Letra_S+0x5c>)
 8001c08:	f7ff f84c 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xF3);
 8001c0c:	23f3      	movs	r3, #243	@ 0xf3
 8001c0e:	2240      	movs	r2, #64	@ 0x40
 8001c10:	213c      	movs	r1, #60	@ 0x3c
 8001c12:	4805      	ldr	r0, [pc, #20]	@ (8001c28 <Letra_S+0x5c>)
 8001c14:	f7ff f846 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x00);
 8001c18:	2300      	movs	r3, #0
 8001c1a:	2240      	movs	r2, #64	@ 0x40
 8001c1c:	213c      	movs	r1, #60	@ 0x3c
 8001c1e:	4802      	ldr	r0, [pc, #8]	@ (8001c28 <Letra_S+0x5c>)
 8001c20:	f7ff f840 	bl	8000ca4 <I2C_Tx_2Bytes>

}
 8001c24:	bf00      	nop
 8001c26:	bd80      	pop	{r7, pc}
 8001c28:	40005c00 	.word	0x40005c00

08001c2c <Letra_T>:
void Letra_T(void){
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	af00      	add	r7, sp, #0
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x03);
 8001c30:	2303      	movs	r3, #3
 8001c32:	2240      	movs	r2, #64	@ 0x40
 8001c34:	213c      	movs	r1, #60	@ 0x3c
 8001c36:	4814      	ldr	r0, [pc, #80]	@ (8001c88 <Letra_T+0x5c>)
 8001c38:	f7ff f834 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x03);
 8001c3c:	2303      	movs	r3, #3
 8001c3e:	2240      	movs	r2, #64	@ 0x40
 8001c40:	213c      	movs	r1, #60	@ 0x3c
 8001c42:	4811      	ldr	r0, [pc, #68]	@ (8001c88 <Letra_T+0x5c>)
 8001c44:	f7ff f82e 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 8001c48:	23ff      	movs	r3, #255	@ 0xff
 8001c4a:	2240      	movs	r2, #64	@ 0x40
 8001c4c:	213c      	movs	r1, #60	@ 0x3c
 8001c4e:	480e      	ldr	r0, [pc, #56]	@ (8001c88 <Letra_T+0x5c>)
 8001c50:	f7ff f828 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 8001c54:	23ff      	movs	r3, #255	@ 0xff
 8001c56:	2240      	movs	r2, #64	@ 0x40
 8001c58:	213c      	movs	r1, #60	@ 0x3c
 8001c5a:	480b      	ldr	r0, [pc, #44]	@ (8001c88 <Letra_T+0x5c>)
 8001c5c:	f7ff f822 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x03);
 8001c60:	2303      	movs	r3, #3
 8001c62:	2240      	movs	r2, #64	@ 0x40
 8001c64:	213c      	movs	r1, #60	@ 0x3c
 8001c66:	4808      	ldr	r0, [pc, #32]	@ (8001c88 <Letra_T+0x5c>)
 8001c68:	f7ff f81c 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x03);
 8001c6c:	2303      	movs	r3, #3
 8001c6e:	2240      	movs	r2, #64	@ 0x40
 8001c70:	213c      	movs	r1, #60	@ 0x3c
 8001c72:	4805      	ldr	r0, [pc, #20]	@ (8001c88 <Letra_T+0x5c>)
 8001c74:	f7ff f816 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x00);
 8001c78:	2300      	movs	r3, #0
 8001c7a:	2240      	movs	r2, #64	@ 0x40
 8001c7c:	213c      	movs	r1, #60	@ 0x3c
 8001c7e:	4802      	ldr	r0, [pc, #8]	@ (8001c88 <Letra_T+0x5c>)
 8001c80:	f7ff f810 	bl	8000ca4 <I2C_Tx_2Bytes>
}
 8001c84:	bf00      	nop
 8001c86:	bd80      	pop	{r7, pc}
 8001c88:	40005c00 	.word	0x40005c00

08001c8c <Letra_U>:
void Letra_U(void){
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	af00      	add	r7, sp, #0
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 8001c90:	23ff      	movs	r3, #255	@ 0xff
 8001c92:	2240      	movs	r2, #64	@ 0x40
 8001c94:	213c      	movs	r1, #60	@ 0x3c
 8001c96:	4814      	ldr	r0, [pc, #80]	@ (8001ce8 <Letra_U+0x5c>)
 8001c98:	f7ff f804 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 8001c9c:	23ff      	movs	r3, #255	@ 0xff
 8001c9e:	2240      	movs	r2, #64	@ 0x40
 8001ca0:	213c      	movs	r1, #60	@ 0x3c
 8001ca2:	4811      	ldr	r0, [pc, #68]	@ (8001ce8 <Letra_U+0x5c>)
 8001ca4:	f7fe fffe 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xC0);
 8001ca8:	23c0      	movs	r3, #192	@ 0xc0
 8001caa:	2240      	movs	r2, #64	@ 0x40
 8001cac:	213c      	movs	r1, #60	@ 0x3c
 8001cae:	480e      	ldr	r0, [pc, #56]	@ (8001ce8 <Letra_U+0x5c>)
 8001cb0:	f7fe fff8 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xC0);
 8001cb4:	23c0      	movs	r3, #192	@ 0xc0
 8001cb6:	2240      	movs	r2, #64	@ 0x40
 8001cb8:	213c      	movs	r1, #60	@ 0x3c
 8001cba:	480b      	ldr	r0, [pc, #44]	@ (8001ce8 <Letra_U+0x5c>)
 8001cbc:	f7fe fff2 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 8001cc0:	23ff      	movs	r3, #255	@ 0xff
 8001cc2:	2240      	movs	r2, #64	@ 0x40
 8001cc4:	213c      	movs	r1, #60	@ 0x3c
 8001cc6:	4808      	ldr	r0, [pc, #32]	@ (8001ce8 <Letra_U+0x5c>)
 8001cc8:	f7fe ffec 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 8001ccc:	23ff      	movs	r3, #255	@ 0xff
 8001cce:	2240      	movs	r2, #64	@ 0x40
 8001cd0:	213c      	movs	r1, #60	@ 0x3c
 8001cd2:	4805      	ldr	r0, [pc, #20]	@ (8001ce8 <Letra_U+0x5c>)
 8001cd4:	f7fe ffe6 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x00);
 8001cd8:	2300      	movs	r3, #0
 8001cda:	2240      	movs	r2, #64	@ 0x40
 8001cdc:	213c      	movs	r1, #60	@ 0x3c
 8001cde:	4802      	ldr	r0, [pc, #8]	@ (8001ce8 <Letra_U+0x5c>)
 8001ce0:	f7fe ffe0 	bl	8000ca4 <I2C_Tx_2Bytes>

}
 8001ce4:	bf00      	nop
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	40005c00 	.word	0x40005c00

08001cec <Letra_W>:
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x7F);
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x1F);
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x00);

}
void Letra_W(void){
 8001cec:	b580      	push	{r7, lr}
 8001cee:	af00      	add	r7, sp, #0

    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 8001cf0:	23ff      	movs	r3, #255	@ 0xff
 8001cf2:	2240      	movs	r2, #64	@ 0x40
 8001cf4:	213c      	movs	r1, #60	@ 0x3c
 8001cf6:	4817      	ldr	r0, [pc, #92]	@ (8001d54 <Letra_W+0x68>)
 8001cf8:	f7fe ffd4 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 8001cfc:	23ff      	movs	r3, #255	@ 0xff
 8001cfe:	2240      	movs	r2, #64	@ 0x40
 8001d00:	213c      	movs	r1, #60	@ 0x3c
 8001d02:	4814      	ldr	r0, [pc, #80]	@ (8001d54 <Letra_W+0x68>)
 8001d04:	f7fe ffce 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x70);
 8001d08:	2370      	movs	r3, #112	@ 0x70
 8001d0a:	2240      	movs	r2, #64	@ 0x40
 8001d0c:	213c      	movs	r1, #60	@ 0x3c
 8001d0e:	4811      	ldr	r0, [pc, #68]	@ (8001d54 <Letra_W+0x68>)
 8001d10:	f7fe ffc8 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x38);
 8001d14:	2338      	movs	r3, #56	@ 0x38
 8001d16:	2240      	movs	r2, #64	@ 0x40
 8001d18:	213c      	movs	r1, #60	@ 0x3c
 8001d1a:	480e      	ldr	r0, [pc, #56]	@ (8001d54 <Letra_W+0x68>)
 8001d1c:	f7fe ffc2 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x70);
 8001d20:	2370      	movs	r3, #112	@ 0x70
 8001d22:	2240      	movs	r2, #64	@ 0x40
 8001d24:	213c      	movs	r1, #60	@ 0x3c
 8001d26:	480b      	ldr	r0, [pc, #44]	@ (8001d54 <Letra_W+0x68>)
 8001d28:	f7fe ffbc 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 8001d2c:	23ff      	movs	r3, #255	@ 0xff
 8001d2e:	2240      	movs	r2, #64	@ 0x40
 8001d30:	213c      	movs	r1, #60	@ 0x3c
 8001d32:	4808      	ldr	r0, [pc, #32]	@ (8001d54 <Letra_W+0x68>)
 8001d34:	f7fe ffb6 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 8001d38:	23ff      	movs	r3, #255	@ 0xff
 8001d3a:	2240      	movs	r2, #64	@ 0x40
 8001d3c:	213c      	movs	r1, #60	@ 0x3c
 8001d3e:	4805      	ldr	r0, [pc, #20]	@ (8001d54 <Letra_W+0x68>)
 8001d40:	f7fe ffb0 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x00);
 8001d44:	2300      	movs	r3, #0
 8001d46:	2240      	movs	r2, #64	@ 0x40
 8001d48:	213c      	movs	r1, #60	@ 0x3c
 8001d4a:	4802      	ldr	r0, [pc, #8]	@ (8001d54 <Letra_W+0x68>)
 8001d4c:	f7fe ffaa 	bl	8000ca4 <I2C_Tx_2Bytes>

}
 8001d50:	bf00      	nop
 8001d52:	bd80      	pop	{r7, pc}
 8001d54:	40005c00 	.word	0x40005c00

08001d58 <Letra_X>:
void Letra_X(void){
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	af00      	add	r7, sp, #0
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xC3);
 8001d5c:	23c3      	movs	r3, #195	@ 0xc3
 8001d5e:	2240      	movs	r2, #64	@ 0x40
 8001d60:	213c      	movs	r1, #60	@ 0x3c
 8001d62:	4814      	ldr	r0, [pc, #80]	@ (8001db4 <Letra_X+0x5c>)
 8001d64:	f7fe ff9e 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xE7);
 8001d68:	23e7      	movs	r3, #231	@ 0xe7
 8001d6a:	2240      	movs	r2, #64	@ 0x40
 8001d6c:	213c      	movs	r1, #60	@ 0x3c
 8001d6e:	4811      	ldr	r0, [pc, #68]	@ (8001db4 <Letra_X+0x5c>)
 8001d70:	f7fe ff98 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x3C);
 8001d74:	233c      	movs	r3, #60	@ 0x3c
 8001d76:	2240      	movs	r2, #64	@ 0x40
 8001d78:	213c      	movs	r1, #60	@ 0x3c
 8001d7a:	480e      	ldr	r0, [pc, #56]	@ (8001db4 <Letra_X+0x5c>)
 8001d7c:	f7fe ff92 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x3C);
 8001d80:	233c      	movs	r3, #60	@ 0x3c
 8001d82:	2240      	movs	r2, #64	@ 0x40
 8001d84:	213c      	movs	r1, #60	@ 0x3c
 8001d86:	480b      	ldr	r0, [pc, #44]	@ (8001db4 <Letra_X+0x5c>)
 8001d88:	f7fe ff8c 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xE7);
 8001d8c:	23e7      	movs	r3, #231	@ 0xe7
 8001d8e:	2240      	movs	r2, #64	@ 0x40
 8001d90:	213c      	movs	r1, #60	@ 0x3c
 8001d92:	4808      	ldr	r0, [pc, #32]	@ (8001db4 <Letra_X+0x5c>)
 8001d94:	f7fe ff86 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xC3);
 8001d98:	23c3      	movs	r3, #195	@ 0xc3
 8001d9a:	2240      	movs	r2, #64	@ 0x40
 8001d9c:	213c      	movs	r1, #60	@ 0x3c
 8001d9e:	4805      	ldr	r0, [pc, #20]	@ (8001db4 <Letra_X+0x5c>)
 8001da0:	f7fe ff80 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x00);
 8001da4:	2300      	movs	r3, #0
 8001da6:	2240      	movs	r2, #64	@ 0x40
 8001da8:	213c      	movs	r1, #60	@ 0x3c
 8001daa:	4802      	ldr	r0, [pc, #8]	@ (8001db4 <Letra_X+0x5c>)
 8001dac:	f7fe ff7a 	bl	8000ca4 <I2C_Tx_2Bytes>
}
 8001db0:	bf00      	nop
 8001db2:	bd80      	pop	{r7, pc}
 8001db4:	40005c00 	.word	0x40005c00

08001db8 <Letra_Y>:
void Letra_Y(void){
 8001db8:	b580      	push	{r7, lr}
 8001dba:	af00      	add	r7, sp, #0
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x03);
 8001dbc:	2303      	movs	r3, #3
 8001dbe:	2240      	movs	r2, #64	@ 0x40
 8001dc0:	213c      	movs	r1, #60	@ 0x3c
 8001dc2:	4814      	ldr	r0, [pc, #80]	@ (8001e14 <Letra_Y+0x5c>)
 8001dc4:	f7fe ff6e 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x0F);
 8001dc8:	230f      	movs	r3, #15
 8001dca:	2240      	movs	r2, #64	@ 0x40
 8001dcc:	213c      	movs	r1, #60	@ 0x3c
 8001dce:	4811      	ldr	r0, [pc, #68]	@ (8001e14 <Letra_Y+0x5c>)
 8001dd0:	f7fe ff68 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFC);
 8001dd4:	23fc      	movs	r3, #252	@ 0xfc
 8001dd6:	2240      	movs	r2, #64	@ 0x40
 8001dd8:	213c      	movs	r1, #60	@ 0x3c
 8001dda:	480e      	ldr	r0, [pc, #56]	@ (8001e14 <Letra_Y+0x5c>)
 8001ddc:	f7fe ff62 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFC);
 8001de0:	23fc      	movs	r3, #252	@ 0xfc
 8001de2:	2240      	movs	r2, #64	@ 0x40
 8001de4:	213c      	movs	r1, #60	@ 0x3c
 8001de6:	480b      	ldr	r0, [pc, #44]	@ (8001e14 <Letra_Y+0x5c>)
 8001de8:	f7fe ff5c 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x0F);
 8001dec:	230f      	movs	r3, #15
 8001dee:	2240      	movs	r2, #64	@ 0x40
 8001df0:	213c      	movs	r1, #60	@ 0x3c
 8001df2:	4808      	ldr	r0, [pc, #32]	@ (8001e14 <Letra_Y+0x5c>)
 8001df4:	f7fe ff56 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x03);
 8001df8:	2303      	movs	r3, #3
 8001dfa:	2240      	movs	r2, #64	@ 0x40
 8001dfc:	213c      	movs	r1, #60	@ 0x3c
 8001dfe:	4805      	ldr	r0, [pc, #20]	@ (8001e14 <Letra_Y+0x5c>)
 8001e00:	f7fe ff50 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x00);
 8001e04:	2300      	movs	r3, #0
 8001e06:	2240      	movs	r2, #64	@ 0x40
 8001e08:	213c      	movs	r1, #60	@ 0x3c
 8001e0a:	4802      	ldr	r0, [pc, #8]	@ (8001e14 <Letra_Y+0x5c>)
 8001e0c:	f7fe ff4a 	bl	8000ca4 <I2C_Tx_2Bytes>

}
 8001e10:	bf00      	nop
 8001e12:	bd80      	pop	{r7, pc}
 8001e14:	40005c00 	.word	0x40005c00

08001e18 <Letra_Z>:

void Letra_Z(void){
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	af00      	add	r7, sp, #0
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xC3);
 8001e1c:	23c3      	movs	r3, #195	@ 0xc3
 8001e1e:	2240      	movs	r2, #64	@ 0x40
 8001e20:	213c      	movs	r1, #60	@ 0x3c
 8001e22:	4814      	ldr	r0, [pc, #80]	@ (8001e74 <Letra_Z+0x5c>)
 8001e24:	f7fe ff3e 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xE3);
 8001e28:	23e3      	movs	r3, #227	@ 0xe3
 8001e2a:	2240      	movs	r2, #64	@ 0x40
 8001e2c:	213c      	movs	r1, #60	@ 0x3c
 8001e2e:	4811      	ldr	r0, [pc, #68]	@ (8001e74 <Letra_Z+0x5c>)
 8001e30:	f7fe ff38 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFB);
 8001e34:	23fb      	movs	r3, #251	@ 0xfb
 8001e36:	2240      	movs	r2, #64	@ 0x40
 8001e38:	213c      	movs	r1, #60	@ 0x3c
 8001e3a:	480e      	ldr	r0, [pc, #56]	@ (8001e74 <Letra_Z+0x5c>)
 8001e3c:	f7fe ff32 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xD7);
 8001e40:	23d7      	movs	r3, #215	@ 0xd7
 8001e42:	2240      	movs	r2, #64	@ 0x40
 8001e44:	213c      	movs	r1, #60	@ 0x3c
 8001e46:	480b      	ldr	r0, [pc, #44]	@ (8001e74 <Letra_Z+0x5c>)
 8001e48:	f7fe ff2c 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xC7);
 8001e4c:	23c7      	movs	r3, #199	@ 0xc7
 8001e4e:	2240      	movs	r2, #64	@ 0x40
 8001e50:	213c      	movs	r1, #60	@ 0x3c
 8001e52:	4808      	ldr	r0, [pc, #32]	@ (8001e74 <Letra_Z+0x5c>)
 8001e54:	f7fe ff26 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xC3);
 8001e58:	23c3      	movs	r3, #195	@ 0xc3
 8001e5a:	2240      	movs	r2, #64	@ 0x40
 8001e5c:	213c      	movs	r1, #60	@ 0x3c
 8001e5e:	4805      	ldr	r0, [pc, #20]	@ (8001e74 <Letra_Z+0x5c>)
 8001e60:	f7fe ff20 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x00);
 8001e64:	2300      	movs	r3, #0
 8001e66:	2240      	movs	r2, #64	@ 0x40
 8001e68:	213c      	movs	r1, #60	@ 0x3c
 8001e6a:	4802      	ldr	r0, [pc, #8]	@ (8001e74 <Letra_Z+0x5c>)
 8001e6c:	f7fe ff1a 	bl	8000ca4 <I2C_Tx_2Bytes>
}
 8001e70:	bf00      	nop
 8001e72:	bd80      	pop	{r7, pc}
 8001e74:	40005c00 	.word	0x40005c00

08001e78 <Espacio>:

void Espacio (void){
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	af00      	add	r7, sp, #0
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x00);
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	2240      	movs	r2, #64	@ 0x40
 8001e80:	213c      	movs	r1, #60	@ 0x3c
 8001e82:	480b      	ldr	r0, [pc, #44]	@ (8001eb0 <Espacio+0x38>)
 8001e84:	f7fe ff0e 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x00);
 8001e88:	2300      	movs	r3, #0
 8001e8a:	2240      	movs	r2, #64	@ 0x40
 8001e8c:	213c      	movs	r1, #60	@ 0x3c
 8001e8e:	4808      	ldr	r0, [pc, #32]	@ (8001eb0 <Espacio+0x38>)
 8001e90:	f7fe ff08 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x00);
 8001e94:	2300      	movs	r3, #0
 8001e96:	2240      	movs	r2, #64	@ 0x40
 8001e98:	213c      	movs	r1, #60	@ 0x3c
 8001e9a:	4805      	ldr	r0, [pc, #20]	@ (8001eb0 <Espacio+0x38>)
 8001e9c:	f7fe ff02 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x00);
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	2240      	movs	r2, #64	@ 0x40
 8001ea4:	213c      	movs	r1, #60	@ 0x3c
 8001ea6:	4802      	ldr	r0, [pc, #8]	@ (8001eb0 <Espacio+0x38>)
 8001ea8:	f7fe fefc 	bl	8000ca4 <I2C_Tx_2Bytes>
}
 8001eac:	bf00      	nop
 8001eae:	bd80      	pop	{r7, pc}
 8001eb0:	40005c00 	.word	0x40005c00

08001eb4 <Admiracion>:

void Admiracion(void){
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	af00      	add	r7, sp, #0
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFB);
 8001eb8:	23fb      	movs	r3, #251	@ 0xfb
 8001eba:	2240      	movs	r2, #64	@ 0x40
 8001ebc:	213c      	movs	r1, #60	@ 0x3c
 8001ebe:	480e      	ldr	r0, [pc, #56]	@ (8001ef8 <Admiracion+0x44>)
 8001ec0:	f7fe fef0 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFB);
 8001ec4:	23fb      	movs	r3, #251	@ 0xfb
 8001ec6:	2240      	movs	r2, #64	@ 0x40
 8001ec8:	213c      	movs	r1, #60	@ 0x3c
 8001eca:	480b      	ldr	r0, [pc, #44]	@ (8001ef8 <Admiracion+0x44>)
 8001ecc:	f7fe feea 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFB);
 8001ed0:	23fb      	movs	r3, #251	@ 0xfb
 8001ed2:	2240      	movs	r2, #64	@ 0x40
 8001ed4:	213c      	movs	r1, #60	@ 0x3c
 8001ed6:	4808      	ldr	r0, [pc, #32]	@ (8001ef8 <Admiracion+0x44>)
 8001ed8:	f7fe fee4 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x00);
 8001edc:	2300      	movs	r3, #0
 8001ede:	2240      	movs	r2, #64	@ 0x40
 8001ee0:	213c      	movs	r1, #60	@ 0x3c
 8001ee2:	4805      	ldr	r0, [pc, #20]	@ (8001ef8 <Admiracion+0x44>)
 8001ee4:	f7fe fede 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x00);
 8001ee8:	2300      	movs	r3, #0
 8001eea:	2240      	movs	r2, #64	@ 0x40
 8001eec:	213c      	movs	r1, #60	@ 0x3c
 8001eee:	4802      	ldr	r0, [pc, #8]	@ (8001ef8 <Admiracion+0x44>)
 8001ef0:	f7fe fed8 	bl	8000ca4 <I2C_Tx_2Bytes>
}
 8001ef4:	bf00      	nop
 8001ef6:	bd80      	pop	{r7, pc}
 8001ef8:	40005c00 	.word	0x40005c00

08001efc <Numero_1>:


/*Declaracion de numeros decimales pantalla oled*/

void Numero_1(void){
 8001efc:	b580      	push	{r7, lr}
 8001efe:	af00      	add	r7, sp, #0
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x01);
 8001f00:	2301      	movs	r3, #1
 8001f02:	2240      	movs	r2, #64	@ 0x40
 8001f04:	213c      	movs	r1, #60	@ 0x3c
 8001f06:	480e      	ldr	r0, [pc, #56]	@ (8001f40 <Numero_1+0x44>)
 8001f08:	f7fe fecc 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x01);
 8001f0c:	2301      	movs	r3, #1
 8001f0e:	2240      	movs	r2, #64	@ 0x40
 8001f10:	213c      	movs	r1, #60	@ 0x3c
 8001f12:	480b      	ldr	r0, [pc, #44]	@ (8001f40 <Numero_1+0x44>)
 8001f14:	f7fe fec6 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 8001f18:	23ff      	movs	r3, #255	@ 0xff
 8001f1a:	2240      	movs	r2, #64	@ 0x40
 8001f1c:	213c      	movs	r1, #60	@ 0x3c
 8001f1e:	4808      	ldr	r0, [pc, #32]	@ (8001f40 <Numero_1+0x44>)
 8001f20:	f7fe fec0 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 8001f24:	23ff      	movs	r3, #255	@ 0xff
 8001f26:	2240      	movs	r2, #64	@ 0x40
 8001f28:	213c      	movs	r1, #60	@ 0x3c
 8001f2a:	4805      	ldr	r0, [pc, #20]	@ (8001f40 <Numero_1+0x44>)
 8001f2c:	f7fe feba 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x00);
 8001f30:	2300      	movs	r3, #0
 8001f32:	2240      	movs	r2, #64	@ 0x40
 8001f34:	213c      	movs	r1, #60	@ 0x3c
 8001f36:	4802      	ldr	r0, [pc, #8]	@ (8001f40 <Numero_1+0x44>)
 8001f38:	f7fe feb4 	bl	8000ca4 <I2C_Tx_2Bytes>
}
 8001f3c:	bf00      	nop
 8001f3e:	bd80      	pop	{r7, pc}
 8001f40:	40005c00 	.word	0x40005c00

08001f44 <Numero_2>:


void Numero_2(void){
 8001f44:	b580      	push	{r7, lr}
 8001f46:	af00      	add	r7, sp, #0
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFB);
 8001f48:	23fb      	movs	r3, #251	@ 0xfb
 8001f4a:	2240      	movs	r2, #64	@ 0x40
 8001f4c:	213c      	movs	r1, #60	@ 0x3c
 8001f4e:	4814      	ldr	r0, [pc, #80]	@ (8001fa0 <Numero_2+0x5c>)
 8001f50:	f7fe fea8 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFB);
 8001f54:	23fb      	movs	r3, #251	@ 0xfb
 8001f56:	2240      	movs	r2, #64	@ 0x40
 8001f58:	213c      	movs	r1, #60	@ 0x3c
 8001f5a:	4811      	ldr	r0, [pc, #68]	@ (8001fa0 <Numero_2+0x5c>)
 8001f5c:	f7fe fea2 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xDB);
 8001f60:	23db      	movs	r3, #219	@ 0xdb
 8001f62:	2240      	movs	r2, #64	@ 0x40
 8001f64:	213c      	movs	r1, #60	@ 0x3c
 8001f66:	480e      	ldr	r0, [pc, #56]	@ (8001fa0 <Numero_2+0x5c>)
 8001f68:	f7fe fe9c 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xDB);
 8001f6c:	23db      	movs	r3, #219	@ 0xdb
 8001f6e:	2240      	movs	r2, #64	@ 0x40
 8001f70:	213c      	movs	r1, #60	@ 0x3c
 8001f72:	480b      	ldr	r0, [pc, #44]	@ (8001fa0 <Numero_2+0x5c>)
 8001f74:	f7fe fe96 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xDF);
 8001f78:	23df      	movs	r3, #223	@ 0xdf
 8001f7a:	2240      	movs	r2, #64	@ 0x40
 8001f7c:	213c      	movs	r1, #60	@ 0x3c
 8001f7e:	4808      	ldr	r0, [pc, #32]	@ (8001fa0 <Numero_2+0x5c>)
 8001f80:	f7fe fe90 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xDF);
 8001f84:	23df      	movs	r3, #223	@ 0xdf
 8001f86:	2240      	movs	r2, #64	@ 0x40
 8001f88:	213c      	movs	r1, #60	@ 0x3c
 8001f8a:	4805      	ldr	r0, [pc, #20]	@ (8001fa0 <Numero_2+0x5c>)
 8001f8c:	f7fe fe8a 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x00);
 8001f90:	2300      	movs	r3, #0
 8001f92:	2240      	movs	r2, #64	@ 0x40
 8001f94:	213c      	movs	r1, #60	@ 0x3c
 8001f96:	4802      	ldr	r0, [pc, #8]	@ (8001fa0 <Numero_2+0x5c>)
 8001f98:	f7fe fe84 	bl	8000ca4 <I2C_Tx_2Bytes>
}
 8001f9c:	bf00      	nop
 8001f9e:	bd80      	pop	{r7, pc}
 8001fa0:	40005c00 	.word	0x40005c00

08001fa4 <Numero_3>:

void Numero_3(void){
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	af00      	add	r7, sp, #0
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xDB);
 8001fa8:	23db      	movs	r3, #219	@ 0xdb
 8001faa:	2240      	movs	r2, #64	@ 0x40
 8001fac:	213c      	movs	r1, #60	@ 0x3c
 8001fae:	4814      	ldr	r0, [pc, #80]	@ (8002000 <Numero_3+0x5c>)
 8001fb0:	f7fe fe78 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xDB);
 8001fb4:	23db      	movs	r3, #219	@ 0xdb
 8001fb6:	2240      	movs	r2, #64	@ 0x40
 8001fb8:	213c      	movs	r1, #60	@ 0x3c
 8001fba:	4811      	ldr	r0, [pc, #68]	@ (8002000 <Numero_3+0x5c>)
 8001fbc:	f7fe fe72 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xDB);
 8001fc0:	23db      	movs	r3, #219	@ 0xdb
 8001fc2:	2240      	movs	r2, #64	@ 0x40
 8001fc4:	213c      	movs	r1, #60	@ 0x3c
 8001fc6:	480e      	ldr	r0, [pc, #56]	@ (8002000 <Numero_3+0x5c>)
 8001fc8:	f7fe fe6c 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xDB);
 8001fcc:	23db      	movs	r3, #219	@ 0xdb
 8001fce:	2240      	movs	r2, #64	@ 0x40
 8001fd0:	213c      	movs	r1, #60	@ 0x3c
 8001fd2:	480b      	ldr	r0, [pc, #44]	@ (8002000 <Numero_3+0x5c>)
 8001fd4:	f7fe fe66 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 8001fd8:	23ff      	movs	r3, #255	@ 0xff
 8001fda:	2240      	movs	r2, #64	@ 0x40
 8001fdc:	213c      	movs	r1, #60	@ 0x3c
 8001fde:	4808      	ldr	r0, [pc, #32]	@ (8002000 <Numero_3+0x5c>)
 8001fe0:	f7fe fe60 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 8001fe4:	23ff      	movs	r3, #255	@ 0xff
 8001fe6:	2240      	movs	r2, #64	@ 0x40
 8001fe8:	213c      	movs	r1, #60	@ 0x3c
 8001fea:	4805      	ldr	r0, [pc, #20]	@ (8002000 <Numero_3+0x5c>)
 8001fec:	f7fe fe5a 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x00);
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	2240      	movs	r2, #64	@ 0x40
 8001ff4:	213c      	movs	r1, #60	@ 0x3c
 8001ff6:	4802      	ldr	r0, [pc, #8]	@ (8002000 <Numero_3+0x5c>)
 8001ff8:	f7fe fe54 	bl	8000ca4 <I2C_Tx_2Bytes>
}
 8001ffc:	bf00      	nop
 8001ffe:	bd80      	pop	{r7, pc}
 8002000:	40005c00 	.word	0x40005c00

08002004 <Numero_4>:

void Numero_4(void){
 8002004:	b580      	push	{r7, lr}
 8002006:	af00      	add	r7, sp, #0
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x1F);
 8002008:	231f      	movs	r3, #31
 800200a:	2240      	movs	r2, #64	@ 0x40
 800200c:	213c      	movs	r1, #60	@ 0x3c
 800200e:	4814      	ldr	r0, [pc, #80]	@ (8002060 <Numero_4+0x5c>)
 8002010:	f7fe fe48 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x1F);
 8002014:	231f      	movs	r3, #31
 8002016:	2240      	movs	r2, #64	@ 0x40
 8002018:	213c      	movs	r1, #60	@ 0x3c
 800201a:	4811      	ldr	r0, [pc, #68]	@ (8002060 <Numero_4+0x5c>)
 800201c:	f7fe fe42 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x18);
 8002020:	2318      	movs	r3, #24
 8002022:	2240      	movs	r2, #64	@ 0x40
 8002024:	213c      	movs	r1, #60	@ 0x3c
 8002026:	480e      	ldr	r0, [pc, #56]	@ (8002060 <Numero_4+0x5c>)
 8002028:	f7fe fe3c 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x18);
 800202c:	2318      	movs	r3, #24
 800202e:	2240      	movs	r2, #64	@ 0x40
 8002030:	213c      	movs	r1, #60	@ 0x3c
 8002032:	480b      	ldr	r0, [pc, #44]	@ (8002060 <Numero_4+0x5c>)
 8002034:	f7fe fe36 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 8002038:	23ff      	movs	r3, #255	@ 0xff
 800203a:	2240      	movs	r2, #64	@ 0x40
 800203c:	213c      	movs	r1, #60	@ 0x3c
 800203e:	4808      	ldr	r0, [pc, #32]	@ (8002060 <Numero_4+0x5c>)
 8002040:	f7fe fe30 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 8002044:	23ff      	movs	r3, #255	@ 0xff
 8002046:	2240      	movs	r2, #64	@ 0x40
 8002048:	213c      	movs	r1, #60	@ 0x3c
 800204a:	4805      	ldr	r0, [pc, #20]	@ (8002060 <Numero_4+0x5c>)
 800204c:	f7fe fe2a 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x00);
 8002050:	2300      	movs	r3, #0
 8002052:	2240      	movs	r2, #64	@ 0x40
 8002054:	213c      	movs	r1, #60	@ 0x3c
 8002056:	4802      	ldr	r0, [pc, #8]	@ (8002060 <Numero_4+0x5c>)
 8002058:	f7fe fe24 	bl	8000ca4 <I2C_Tx_2Bytes>
}
 800205c:	bf00      	nop
 800205e:	bd80      	pop	{r7, pc}
 8002060:	40005c00 	.word	0x40005c00

08002064 <Numero_5>:

void Numero_5(void){
 8002064:	b580      	push	{r7, lr}
 8002066:	af00      	add	r7, sp, #0
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xDF);
 8002068:	23df      	movs	r3, #223	@ 0xdf
 800206a:	2240      	movs	r2, #64	@ 0x40
 800206c:	213c      	movs	r1, #60	@ 0x3c
 800206e:	4814      	ldr	r0, [pc, #80]	@ (80020c0 <Numero_5+0x5c>)
 8002070:	f7fe fe18 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xDF);
 8002074:	23df      	movs	r3, #223	@ 0xdf
 8002076:	2240      	movs	r2, #64	@ 0x40
 8002078:	213c      	movs	r1, #60	@ 0x3c
 800207a:	4811      	ldr	r0, [pc, #68]	@ (80020c0 <Numero_5+0x5c>)
 800207c:	f7fe fe12 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xDB);
 8002080:	23db      	movs	r3, #219	@ 0xdb
 8002082:	2240      	movs	r2, #64	@ 0x40
 8002084:	213c      	movs	r1, #60	@ 0x3c
 8002086:	480e      	ldr	r0, [pc, #56]	@ (80020c0 <Numero_5+0x5c>)
 8002088:	f7fe fe0c 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xDB);
 800208c:	23db      	movs	r3, #219	@ 0xdb
 800208e:	2240      	movs	r2, #64	@ 0x40
 8002090:	213c      	movs	r1, #60	@ 0x3c
 8002092:	480b      	ldr	r0, [pc, #44]	@ (80020c0 <Numero_5+0x5c>)
 8002094:	f7fe fe06 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFB);
 8002098:	23fb      	movs	r3, #251	@ 0xfb
 800209a:	2240      	movs	r2, #64	@ 0x40
 800209c:	213c      	movs	r1, #60	@ 0x3c
 800209e:	4808      	ldr	r0, [pc, #32]	@ (80020c0 <Numero_5+0x5c>)
 80020a0:	f7fe fe00 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFB);
 80020a4:	23fb      	movs	r3, #251	@ 0xfb
 80020a6:	2240      	movs	r2, #64	@ 0x40
 80020a8:	213c      	movs	r1, #60	@ 0x3c
 80020aa:	4805      	ldr	r0, [pc, #20]	@ (80020c0 <Numero_5+0x5c>)
 80020ac:	f7fe fdfa 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x00);
 80020b0:	2300      	movs	r3, #0
 80020b2:	2240      	movs	r2, #64	@ 0x40
 80020b4:	213c      	movs	r1, #60	@ 0x3c
 80020b6:	4802      	ldr	r0, [pc, #8]	@ (80020c0 <Numero_5+0x5c>)
 80020b8:	f7fe fdf4 	bl	8000ca4 <I2C_Tx_2Bytes>
}
 80020bc:	bf00      	nop
 80020be:	bd80      	pop	{r7, pc}
 80020c0:	40005c00 	.word	0x40005c00

080020c4 <Numero_6>:
void Numero_6(void){
 80020c4:	b580      	push	{r7, lr}
 80020c6:	af00      	add	r7, sp, #0
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 80020c8:	23ff      	movs	r3, #255	@ 0xff
 80020ca:	2240      	movs	r2, #64	@ 0x40
 80020cc:	213c      	movs	r1, #60	@ 0x3c
 80020ce:	4814      	ldr	r0, [pc, #80]	@ (8002120 <Numero_6+0x5c>)
 80020d0:	f7fe fde8 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 80020d4:	23ff      	movs	r3, #255	@ 0xff
 80020d6:	2240      	movs	r2, #64	@ 0x40
 80020d8:	213c      	movs	r1, #60	@ 0x3c
 80020da:	4811      	ldr	r0, [pc, #68]	@ (8002120 <Numero_6+0x5c>)
 80020dc:	f7fe fde2 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xDB);
 80020e0:	23db      	movs	r3, #219	@ 0xdb
 80020e2:	2240      	movs	r2, #64	@ 0x40
 80020e4:	213c      	movs	r1, #60	@ 0x3c
 80020e6:	480e      	ldr	r0, [pc, #56]	@ (8002120 <Numero_6+0x5c>)
 80020e8:	f7fe fddc 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xDB);
 80020ec:	23db      	movs	r3, #219	@ 0xdb
 80020ee:	2240      	movs	r2, #64	@ 0x40
 80020f0:	213c      	movs	r1, #60	@ 0x3c
 80020f2:	480b      	ldr	r0, [pc, #44]	@ (8002120 <Numero_6+0x5c>)
 80020f4:	f7fe fdd6 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFB);
 80020f8:	23fb      	movs	r3, #251	@ 0xfb
 80020fa:	2240      	movs	r2, #64	@ 0x40
 80020fc:	213c      	movs	r1, #60	@ 0x3c
 80020fe:	4808      	ldr	r0, [pc, #32]	@ (8002120 <Numero_6+0x5c>)
 8002100:	f7fe fdd0 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFB);
 8002104:	23fb      	movs	r3, #251	@ 0xfb
 8002106:	2240      	movs	r2, #64	@ 0x40
 8002108:	213c      	movs	r1, #60	@ 0x3c
 800210a:	4805      	ldr	r0, [pc, #20]	@ (8002120 <Numero_6+0x5c>)
 800210c:	f7fe fdca 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0X00);
 8002110:	2300      	movs	r3, #0
 8002112:	2240      	movs	r2, #64	@ 0x40
 8002114:	213c      	movs	r1, #60	@ 0x3c
 8002116:	4802      	ldr	r0, [pc, #8]	@ (8002120 <Numero_6+0x5c>)
 8002118:	f7fe fdc4 	bl	8000ca4 <I2C_Tx_2Bytes>
}
 800211c:	bf00      	nop
 800211e:	bd80      	pop	{r7, pc}
 8002120:	40005c00 	.word	0x40005c00

08002124 <Numero_7>:


void Numero_7(void){
 8002124:	b580      	push	{r7, lr}
 8002126:	af00      	add	r7, sp, #0
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xC3);
 8002128:	23c3      	movs	r3, #195	@ 0xc3
 800212a:	2240      	movs	r2, #64	@ 0x40
 800212c:	213c      	movs	r1, #60	@ 0x3c
 800212e:	4814      	ldr	r0, [pc, #80]	@ (8002180 <Numero_7+0x5c>)
 8002130:	f7fe fdb8 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xE3);
 8002134:	23e3      	movs	r3, #227	@ 0xe3
 8002136:	2240      	movs	r2, #64	@ 0x40
 8002138:	213c      	movs	r1, #60	@ 0x3c
 800213a:	4811      	ldr	r0, [pc, #68]	@ (8002180 <Numero_7+0x5c>)
 800213c:	f7fe fdb2 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x3B);
 8002140:	233b      	movs	r3, #59	@ 0x3b
 8002142:	2240      	movs	r2, #64	@ 0x40
 8002144:	213c      	movs	r1, #60	@ 0x3c
 8002146:	480e      	ldr	r0, [pc, #56]	@ (8002180 <Numero_7+0x5c>)
 8002148:	f7fe fdac 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x1F);
 800214c:	231f      	movs	r3, #31
 800214e:	2240      	movs	r2, #64	@ 0x40
 8002150:	213c      	movs	r1, #60	@ 0x3c
 8002152:	480b      	ldr	r0, [pc, #44]	@ (8002180 <Numero_7+0x5c>)
 8002154:	f7fe fda6 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x0F);
 8002158:	230f      	movs	r3, #15
 800215a:	2240      	movs	r2, #64	@ 0x40
 800215c:	213c      	movs	r1, #60	@ 0x3c
 800215e:	4808      	ldr	r0, [pc, #32]	@ (8002180 <Numero_7+0x5c>)
 8002160:	f7fe fda0 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x07);
 8002164:	2307      	movs	r3, #7
 8002166:	2240      	movs	r2, #64	@ 0x40
 8002168:	213c      	movs	r1, #60	@ 0x3c
 800216a:	4805      	ldr	r0, [pc, #20]	@ (8002180 <Numero_7+0x5c>)
 800216c:	f7fe fd9a 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x00);
 8002170:	2300      	movs	r3, #0
 8002172:	2240      	movs	r2, #64	@ 0x40
 8002174:	213c      	movs	r1, #60	@ 0x3c
 8002176:	4802      	ldr	r0, [pc, #8]	@ (8002180 <Numero_7+0x5c>)
 8002178:	f7fe fd94 	bl	8000ca4 <I2C_Tx_2Bytes>
}
 800217c:	bf00      	nop
 800217e:	bd80      	pop	{r7, pc}
 8002180:	40005c00 	.word	0x40005c00

08002184 <Numero_8>:

void Numero_8(void){
 8002184:	b580      	push	{r7, lr}
 8002186:	af00      	add	r7, sp, #0
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 8002188:	23ff      	movs	r3, #255	@ 0xff
 800218a:	2240      	movs	r2, #64	@ 0x40
 800218c:	213c      	movs	r1, #60	@ 0x3c
 800218e:	4814      	ldr	r0, [pc, #80]	@ (80021e0 <Numero_8+0x5c>)
 8002190:	f7fe fd88 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 8002194:	23ff      	movs	r3, #255	@ 0xff
 8002196:	2240      	movs	r2, #64	@ 0x40
 8002198:	213c      	movs	r1, #60	@ 0x3c
 800219a:	4811      	ldr	r0, [pc, #68]	@ (80021e0 <Numero_8+0x5c>)
 800219c:	f7fe fd82 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xDB);
 80021a0:	23db      	movs	r3, #219	@ 0xdb
 80021a2:	2240      	movs	r2, #64	@ 0x40
 80021a4:	213c      	movs	r1, #60	@ 0x3c
 80021a6:	480e      	ldr	r0, [pc, #56]	@ (80021e0 <Numero_8+0x5c>)
 80021a8:	f7fe fd7c 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xDB);
 80021ac:	23db      	movs	r3, #219	@ 0xdb
 80021ae:	2240      	movs	r2, #64	@ 0x40
 80021b0:	213c      	movs	r1, #60	@ 0x3c
 80021b2:	480b      	ldr	r0, [pc, #44]	@ (80021e0 <Numero_8+0x5c>)
 80021b4:	f7fe fd76 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 80021b8:	23ff      	movs	r3, #255	@ 0xff
 80021ba:	2240      	movs	r2, #64	@ 0x40
 80021bc:	213c      	movs	r1, #60	@ 0x3c
 80021be:	4808      	ldr	r0, [pc, #32]	@ (80021e0 <Numero_8+0x5c>)
 80021c0:	f7fe fd70 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 80021c4:	23ff      	movs	r3, #255	@ 0xff
 80021c6:	2240      	movs	r2, #64	@ 0x40
 80021c8:	213c      	movs	r1, #60	@ 0x3c
 80021ca:	4805      	ldr	r0, [pc, #20]	@ (80021e0 <Numero_8+0x5c>)
 80021cc:	f7fe fd6a 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0X00);
 80021d0:	2300      	movs	r3, #0
 80021d2:	2240      	movs	r2, #64	@ 0x40
 80021d4:	213c      	movs	r1, #60	@ 0x3c
 80021d6:	4802      	ldr	r0, [pc, #8]	@ (80021e0 <Numero_8+0x5c>)
 80021d8:	f7fe fd64 	bl	8000ca4 <I2C_Tx_2Bytes>
}
 80021dc:	bf00      	nop
 80021de:	bd80      	pop	{r7, pc}
 80021e0:	40005c00 	.word	0x40005c00

080021e4 <Numero_9>:

void Numero_9(void){
 80021e4:	b580      	push	{r7, lr}
 80021e6:	af00      	add	r7, sp, #0
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xDF);
 80021e8:	23df      	movs	r3, #223	@ 0xdf
 80021ea:	2240      	movs	r2, #64	@ 0x40
 80021ec:	213c      	movs	r1, #60	@ 0x3c
 80021ee:	4814      	ldr	r0, [pc, #80]	@ (8002240 <Numero_9+0x5c>)
 80021f0:	f7fe fd58 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xDF);
 80021f4:	23df      	movs	r3, #223	@ 0xdf
 80021f6:	2240      	movs	r2, #64	@ 0x40
 80021f8:	213c      	movs	r1, #60	@ 0x3c
 80021fa:	4811      	ldr	r0, [pc, #68]	@ (8002240 <Numero_9+0x5c>)
 80021fc:	f7fe fd52 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xDB);
 8002200:	23db      	movs	r3, #219	@ 0xdb
 8002202:	2240      	movs	r2, #64	@ 0x40
 8002204:	213c      	movs	r1, #60	@ 0x3c
 8002206:	480e      	ldr	r0, [pc, #56]	@ (8002240 <Numero_9+0x5c>)
 8002208:	f7fe fd4c 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xDB);
 800220c:	23db      	movs	r3, #219	@ 0xdb
 800220e:	2240      	movs	r2, #64	@ 0x40
 8002210:	213c      	movs	r1, #60	@ 0x3c
 8002212:	480b      	ldr	r0, [pc, #44]	@ (8002240 <Numero_9+0x5c>)
 8002214:	f7fe fd46 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 8002218:	23ff      	movs	r3, #255	@ 0xff
 800221a:	2240      	movs	r2, #64	@ 0x40
 800221c:	213c      	movs	r1, #60	@ 0x3c
 800221e:	4808      	ldr	r0, [pc, #32]	@ (8002240 <Numero_9+0x5c>)
 8002220:	f7fe fd40 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 8002224:	23ff      	movs	r3, #255	@ 0xff
 8002226:	2240      	movs	r2, #64	@ 0x40
 8002228:	213c      	movs	r1, #60	@ 0x3c
 800222a:	4805      	ldr	r0, [pc, #20]	@ (8002240 <Numero_9+0x5c>)
 800222c:	f7fe fd3a 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x00);
 8002230:	2300      	movs	r3, #0
 8002232:	2240      	movs	r2, #64	@ 0x40
 8002234:	213c      	movs	r1, #60	@ 0x3c
 8002236:	4802      	ldr	r0, [pc, #8]	@ (8002240 <Numero_9+0x5c>)
 8002238:	f7fe fd34 	bl	8000ca4 <I2C_Tx_2Bytes>
}
 800223c:	bf00      	nop
 800223e:	bd80      	pop	{r7, pc}
 8002240:	40005c00 	.word	0x40005c00

08002244 <Numero_0>:
void Numero_0(void){
 8002244:	b580      	push	{r7, lr}
 8002246:	af00      	add	r7, sp, #0
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 8002248:	23ff      	movs	r3, #255	@ 0xff
 800224a:	2240      	movs	r2, #64	@ 0x40
 800224c:	213c      	movs	r1, #60	@ 0x3c
 800224e:	4814      	ldr	r0, [pc, #80]	@ (80022a0 <Numero_0+0x5c>)
 8002250:	f7fe fd28 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 8002254:	23ff      	movs	r3, #255	@ 0xff
 8002256:	2240      	movs	r2, #64	@ 0x40
 8002258:	213c      	movs	r1, #60	@ 0x3c
 800225a:	4811      	ldr	r0, [pc, #68]	@ (80022a0 <Numero_0+0x5c>)
 800225c:	f7fe fd22 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xC3);
 8002260:	23c3      	movs	r3, #195	@ 0xc3
 8002262:	2240      	movs	r2, #64	@ 0x40
 8002264:	213c      	movs	r1, #60	@ 0x3c
 8002266:	480e      	ldr	r0, [pc, #56]	@ (80022a0 <Numero_0+0x5c>)
 8002268:	f7fe fd1c 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xC3);
 800226c:	23c3      	movs	r3, #195	@ 0xc3
 800226e:	2240      	movs	r2, #64	@ 0x40
 8002270:	213c      	movs	r1, #60	@ 0x3c
 8002272:	480b      	ldr	r0, [pc, #44]	@ (80022a0 <Numero_0+0x5c>)
 8002274:	f7fe fd16 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 8002278:	23ff      	movs	r3, #255	@ 0xff
 800227a:	2240      	movs	r2, #64	@ 0x40
 800227c:	213c      	movs	r1, #60	@ 0x3c
 800227e:	4808      	ldr	r0, [pc, #32]	@ (80022a0 <Numero_0+0x5c>)
 8002280:	f7fe fd10 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xFF);
 8002284:	23ff      	movs	r3, #255	@ 0xff
 8002286:	2240      	movs	r2, #64	@ 0x40
 8002288:	213c      	movs	r1, #60	@ 0x3c
 800228a:	4805      	ldr	r0, [pc, #20]	@ (80022a0 <Numero_0+0x5c>)
 800228c:	f7fe fd0a 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x00);
 8002290:	2300      	movs	r3, #0
 8002292:	2240      	movs	r2, #64	@ 0x40
 8002294:	213c      	movs	r1, #60	@ 0x3c
 8002296:	4802      	ldr	r0, [pc, #8]	@ (80022a0 <Numero_0+0x5c>)
 8002298:	f7fe fd04 	bl	8000ca4 <I2C_Tx_2Bytes>
}
 800229c:	bf00      	nop
 800229e:	bd80      	pop	{r7, pc}
 80022a0:	40005c00 	.word	0x40005c00

080022a4 <DosPuntos>:

void DosPuntos(void){
 80022a4:	b580      	push	{r7, lr}
 80022a6:	af00      	add	r7, sp, #0
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xC3);
 80022a8:	23c3      	movs	r3, #195	@ 0xc3
 80022aa:	2240      	movs	r2, #64	@ 0x40
 80022ac:	213c      	movs	r1, #60	@ 0x3c
 80022ae:	4808      	ldr	r0, [pc, #32]	@ (80022d0 <DosPuntos+0x2c>)
 80022b0:	f7fe fcf8 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0xC3);
 80022b4:	23c3      	movs	r3, #195	@ 0xc3
 80022b6:	2240      	movs	r2, #64	@ 0x40
 80022b8:	213c      	movs	r1, #60	@ 0x3c
 80022ba:	4805      	ldr	r0, [pc, #20]	@ (80022d0 <DosPuntos+0x2c>)
 80022bc:	f7fe fcf2 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x00);
 80022c0:	2300      	movs	r3, #0
 80022c2:	2240      	movs	r2, #64	@ 0x40
 80022c4:	213c      	movs	r1, #60	@ 0x3c
 80022c6:	4802      	ldr	r0, [pc, #8]	@ (80022d0 <DosPuntos+0x2c>)
 80022c8:	f7fe fcec 	bl	8000ca4 <I2C_Tx_2Bytes>
}
 80022cc:	bf00      	nop
 80022ce:	bd80      	pop	{r7, pc}
 80022d0:	40005c00 	.word	0x40005c00

080022d4 <Simbolo_Grados>:

void Simbolo_Grados(void) {
 80022d4:	b580      	push	{r7, lr}
 80022d6:	af00      	add	r7, sp, #0
    // Ajustamos los valores para subir el símbolo de grados
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x30); // Parte superior del círculo, subido
 80022d8:	2330      	movs	r3, #48	@ 0x30
 80022da:	2240      	movs	r2, #64	@ 0x40
 80022dc:	213c      	movs	r1, #60	@ 0x3c
 80022de:	480b      	ldr	r0, [pc, #44]	@ (800230c <Simbolo_Grados+0x38>)
 80022e0:	f7fe fce0 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x48); // Lados del círculo, subido
 80022e4:	2348      	movs	r3, #72	@ 0x48
 80022e6:	2240      	movs	r2, #64	@ 0x40
 80022e8:	213c      	movs	r1, #60	@ 0x3c
 80022ea:	4808      	ldr	r0, [pc, #32]	@ (800230c <Simbolo_Grados+0x38>)
 80022ec:	f7fe fcda 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x30); // Parte inferior del círculo, subido
 80022f0:	2330      	movs	r3, #48	@ 0x30
 80022f2:	2240      	movs	r2, #64	@ 0x40
 80022f4:	213c      	movs	r1, #60	@ 0x3c
 80022f6:	4805      	ldr	r0, [pc, #20]	@ (800230c <Simbolo_Grados+0x38>)
 80022f8:	f7fe fcd4 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x00); // Separación
 80022fc:	2300      	movs	r3, #0
 80022fe:	2240      	movs	r2, #64	@ 0x40
 8002300:	213c      	movs	r1, #60	@ 0x3c
 8002302:	4802      	ldr	r0, [pc, #8]	@ (800230c <Simbolo_Grados+0x38>)
 8002304:	f7fe fcce 	bl	8000ca4 <I2C_Tx_2Bytes>
}
 8002308:	bf00      	nop
 800230a:	bd80      	pop	{r7, pc}
 800230c:	40005c00 	.word	0x40005c00

08002310 <SSD1306_Clear>:
}




void SSD1306_Clear(void){
 8002310:	b580      	push	{r7, lr}
 8002312:	b082      	sub	sp, #8
 8002314:	af00      	add	r7, sp, #0
    int c;
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, SSD1306_SETPAGE0);
 8002316:	23b0      	movs	r3, #176	@ 0xb0
 8002318:	2200      	movs	r2, #0
 800231a:	213c      	movs	r1, #60	@ 0x3c
 800231c:	4869      	ldr	r0, [pc, #420]	@ (80024c4 <SSD1306_Clear+0x1b4>)
 800231e:	f7fe fcc1 	bl	8000ca4 <I2C_Tx_2Bytes>
    SSD1306_PosCom(0);
 8002322:	2000      	movs	r0, #0
 8002324:	f000 f8d0 	bl	80024c8 <SSD1306_PosCom>
for(c=0;c<128;c++){
 8002328:	2300      	movs	r3, #0
 800232a:	607b      	str	r3, [r7, #4]
 800232c:	e008      	b.n	8002340 <SSD1306_Clear+0x30>
	I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x00);
 800232e:	2300      	movs	r3, #0
 8002330:	2240      	movs	r2, #64	@ 0x40
 8002332:	213c      	movs	r1, #60	@ 0x3c
 8002334:	4863      	ldr	r0, [pc, #396]	@ (80024c4 <SSD1306_Clear+0x1b4>)
 8002336:	f7fe fcb5 	bl	8000ca4 <I2C_Tx_2Bytes>
for(c=0;c<128;c++){
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	3301      	adds	r3, #1
 800233e:	607b      	str	r3, [r7, #4]
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2b7f      	cmp	r3, #127	@ 0x7f
 8002344:	ddf3      	ble.n	800232e <SSD1306_Clear+0x1e>
}
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, SSD1306_SETPAGE1);
 8002346:	23b1      	movs	r3, #177	@ 0xb1
 8002348:	2200      	movs	r2, #0
 800234a:	213c      	movs	r1, #60	@ 0x3c
 800234c:	485d      	ldr	r0, [pc, #372]	@ (80024c4 <SSD1306_Clear+0x1b4>)
 800234e:	f7fe fca9 	bl	8000ca4 <I2C_Tx_2Bytes>
SSD1306_PosCom(0);
 8002352:	2000      	movs	r0, #0
 8002354:	f000 f8b8 	bl	80024c8 <SSD1306_PosCom>
for(c=0;c<128;c++){
 8002358:	2300      	movs	r3, #0
 800235a:	607b      	str	r3, [r7, #4]
 800235c:	e008      	b.n	8002370 <SSD1306_Clear+0x60>
	I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x00);
 800235e:	2300      	movs	r3, #0
 8002360:	2240      	movs	r2, #64	@ 0x40
 8002362:	213c      	movs	r1, #60	@ 0x3c
 8002364:	4857      	ldr	r0, [pc, #348]	@ (80024c4 <SSD1306_Clear+0x1b4>)
 8002366:	f7fe fc9d 	bl	8000ca4 <I2C_Tx_2Bytes>
for(c=0;c<128;c++){
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	3301      	adds	r3, #1
 800236e:	607b      	str	r3, [r7, #4]
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2b7f      	cmp	r3, #127	@ 0x7f
 8002374:	ddf3      	ble.n	800235e <SSD1306_Clear+0x4e>
}
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, SSD1306_SETPAGE2);
 8002376:	23b2      	movs	r3, #178	@ 0xb2
 8002378:	2200      	movs	r2, #0
 800237a:	213c      	movs	r1, #60	@ 0x3c
 800237c:	4851      	ldr	r0, [pc, #324]	@ (80024c4 <SSD1306_Clear+0x1b4>)
 800237e:	f7fe fc91 	bl	8000ca4 <I2C_Tx_2Bytes>
SSD1306_PosCom(0);
 8002382:	2000      	movs	r0, #0
 8002384:	f000 f8a0 	bl	80024c8 <SSD1306_PosCom>
for(c=0;c<128;c++){
 8002388:	2300      	movs	r3, #0
 800238a:	607b      	str	r3, [r7, #4]
 800238c:	e008      	b.n	80023a0 <SSD1306_Clear+0x90>
	I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x00);
 800238e:	2300      	movs	r3, #0
 8002390:	2240      	movs	r2, #64	@ 0x40
 8002392:	213c      	movs	r1, #60	@ 0x3c
 8002394:	484b      	ldr	r0, [pc, #300]	@ (80024c4 <SSD1306_Clear+0x1b4>)
 8002396:	f7fe fc85 	bl	8000ca4 <I2C_Tx_2Bytes>
for(c=0;c<128;c++){
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	3301      	adds	r3, #1
 800239e:	607b      	str	r3, [r7, #4]
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	2b7f      	cmp	r3, #127	@ 0x7f
 80023a4:	ddf3      	ble.n	800238e <SSD1306_Clear+0x7e>
}
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, SSD1306_SETPAGE3);
 80023a6:	23b3      	movs	r3, #179	@ 0xb3
 80023a8:	2200      	movs	r2, #0
 80023aa:	213c      	movs	r1, #60	@ 0x3c
 80023ac:	4845      	ldr	r0, [pc, #276]	@ (80024c4 <SSD1306_Clear+0x1b4>)
 80023ae:	f7fe fc79 	bl	8000ca4 <I2C_Tx_2Bytes>
SSD1306_PosCom(0);
 80023b2:	2000      	movs	r0, #0
 80023b4:	f000 f888 	bl	80024c8 <SSD1306_PosCom>
for(c=0;c<128;c++){
 80023b8:	2300      	movs	r3, #0
 80023ba:	607b      	str	r3, [r7, #4]
 80023bc:	e008      	b.n	80023d0 <SSD1306_Clear+0xc0>
	I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x00);
 80023be:	2300      	movs	r3, #0
 80023c0:	2240      	movs	r2, #64	@ 0x40
 80023c2:	213c      	movs	r1, #60	@ 0x3c
 80023c4:	483f      	ldr	r0, [pc, #252]	@ (80024c4 <SSD1306_Clear+0x1b4>)
 80023c6:	f7fe fc6d 	bl	8000ca4 <I2C_Tx_2Bytes>
for(c=0;c<128;c++){
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	3301      	adds	r3, #1
 80023ce:	607b      	str	r3, [r7, #4]
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2b7f      	cmp	r3, #127	@ 0x7f
 80023d4:	ddf3      	ble.n	80023be <SSD1306_Clear+0xae>
}
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, SSD1306_SETPAGE4);
 80023d6:	23b4      	movs	r3, #180	@ 0xb4
 80023d8:	2200      	movs	r2, #0
 80023da:	213c      	movs	r1, #60	@ 0x3c
 80023dc:	4839      	ldr	r0, [pc, #228]	@ (80024c4 <SSD1306_Clear+0x1b4>)
 80023de:	f7fe fc61 	bl	8000ca4 <I2C_Tx_2Bytes>
SSD1306_PosCom(0);
 80023e2:	2000      	movs	r0, #0
 80023e4:	f000 f870 	bl	80024c8 <SSD1306_PosCom>
for(c=0;c<128;c++){
 80023e8:	2300      	movs	r3, #0
 80023ea:	607b      	str	r3, [r7, #4]
 80023ec:	e008      	b.n	8002400 <SSD1306_Clear+0xf0>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x00);
 80023ee:	2300      	movs	r3, #0
 80023f0:	2240      	movs	r2, #64	@ 0x40
 80023f2:	213c      	movs	r1, #60	@ 0x3c
 80023f4:	4833      	ldr	r0, [pc, #204]	@ (80024c4 <SSD1306_Clear+0x1b4>)
 80023f6:	f7fe fc55 	bl	8000ca4 <I2C_Tx_2Bytes>
for(c=0;c<128;c++){
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	3301      	adds	r3, #1
 80023fe:	607b      	str	r3, [r7, #4]
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2b7f      	cmp	r3, #127	@ 0x7f
 8002404:	ddf3      	ble.n	80023ee <SSD1306_Clear+0xde>
}
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, SSD1306_SETPAGE5);
 8002406:	23b5      	movs	r3, #181	@ 0xb5
 8002408:	2200      	movs	r2, #0
 800240a:	213c      	movs	r1, #60	@ 0x3c
 800240c:	482d      	ldr	r0, [pc, #180]	@ (80024c4 <SSD1306_Clear+0x1b4>)
 800240e:	f7fe fc49 	bl	8000ca4 <I2C_Tx_2Bytes>
SSD1306_PosCom(0);
 8002412:	2000      	movs	r0, #0
 8002414:	f000 f858 	bl	80024c8 <SSD1306_PosCom>
for(c=0;c<128;c++){
 8002418:	2300      	movs	r3, #0
 800241a:	607b      	str	r3, [r7, #4]
 800241c:	e008      	b.n	8002430 <SSD1306_Clear+0x120>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x00);
 800241e:	2300      	movs	r3, #0
 8002420:	2240      	movs	r2, #64	@ 0x40
 8002422:	213c      	movs	r1, #60	@ 0x3c
 8002424:	4827      	ldr	r0, [pc, #156]	@ (80024c4 <SSD1306_Clear+0x1b4>)
 8002426:	f7fe fc3d 	bl	8000ca4 <I2C_Tx_2Bytes>
for(c=0;c<128;c++){
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	3301      	adds	r3, #1
 800242e:	607b      	str	r3, [r7, #4]
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	2b7f      	cmp	r3, #127	@ 0x7f
 8002434:	ddf3      	ble.n	800241e <SSD1306_Clear+0x10e>
}
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, SSD1306_SETPAGE6);
 8002436:	23b6      	movs	r3, #182	@ 0xb6
 8002438:	2200      	movs	r2, #0
 800243a:	213c      	movs	r1, #60	@ 0x3c
 800243c:	4821      	ldr	r0, [pc, #132]	@ (80024c4 <SSD1306_Clear+0x1b4>)
 800243e:	f7fe fc31 	bl	8000ca4 <I2C_Tx_2Bytes>
SSD1306_PosCom(0);
 8002442:	2000      	movs	r0, #0
 8002444:	f000 f840 	bl	80024c8 <SSD1306_PosCom>
for(c=0;c<128;c++){
 8002448:	2300      	movs	r3, #0
 800244a:	607b      	str	r3, [r7, #4]
 800244c:	e008      	b.n	8002460 <SSD1306_Clear+0x150>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x00);
 800244e:	2300      	movs	r3, #0
 8002450:	2240      	movs	r2, #64	@ 0x40
 8002452:	213c      	movs	r1, #60	@ 0x3c
 8002454:	481b      	ldr	r0, [pc, #108]	@ (80024c4 <SSD1306_Clear+0x1b4>)
 8002456:	f7fe fc25 	bl	8000ca4 <I2C_Tx_2Bytes>
for(c=0;c<128;c++){
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	3301      	adds	r3, #1
 800245e:	607b      	str	r3, [r7, #4]
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	2b7f      	cmp	r3, #127	@ 0x7f
 8002464:	ddf3      	ble.n	800244e <SSD1306_Clear+0x13e>
}
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, SSD1306_SETPAGE7);
 8002466:	23b7      	movs	r3, #183	@ 0xb7
 8002468:	2200      	movs	r2, #0
 800246a:	213c      	movs	r1, #60	@ 0x3c
 800246c:	4815      	ldr	r0, [pc, #84]	@ (80024c4 <SSD1306_Clear+0x1b4>)
 800246e:	f7fe fc19 	bl	8000ca4 <I2C_Tx_2Bytes>
SSD1306_PosCom(0);
 8002472:	2000      	movs	r0, #0
 8002474:	f000 f828 	bl	80024c8 <SSD1306_PosCom>
for(c=0;c<128;c++){
 8002478:	2300      	movs	r3, #0
 800247a:	607b      	str	r3, [r7, #4]
 800247c:	e008      	b.n	8002490 <SSD1306_Clear+0x180>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbD, 0x00);
 800247e:	2300      	movs	r3, #0
 8002480:	2240      	movs	r2, #64	@ 0x40
 8002482:	213c      	movs	r1, #60	@ 0x3c
 8002484:	480f      	ldr	r0, [pc, #60]	@ (80024c4 <SSD1306_Clear+0x1b4>)
 8002486:	f7fe fc0d 	bl	8000ca4 <I2C_Tx_2Bytes>
for(c=0;c<128;c++){
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	3301      	adds	r3, #1
 800248e:	607b      	str	r3, [r7, #4]
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	2b7f      	cmp	r3, #127	@ 0x7f
 8002494:	ddf3      	ble.n	800247e <SSD1306_Clear+0x16e>
}
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, SSD1306_SETPAGE0);
 8002496:	23b0      	movs	r3, #176	@ 0xb0
 8002498:	2200      	movs	r2, #0
 800249a:	213c      	movs	r1, #60	@ 0x3c
 800249c:	4809      	ldr	r0, [pc, #36]	@ (80024c4 <SSD1306_Clear+0x1b4>)
 800249e:	f7fe fc01 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, 0x00);
 80024a2:	2300      	movs	r3, #0
 80024a4:	2200      	movs	r2, #0
 80024a6:	213c      	movs	r1, #60	@ 0x3c
 80024a8:	4806      	ldr	r0, [pc, #24]	@ (80024c4 <SSD1306_Clear+0x1b4>)
 80024aa:	f7fe fbfb 	bl	8000ca4 <I2C_Tx_2Bytes>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, 0x00);
 80024ae:	2300      	movs	r3, #0
 80024b0:	2200      	movs	r2, #0
 80024b2:	213c      	movs	r1, #60	@ 0x3c
 80024b4:	4803      	ldr	r0, [pc, #12]	@ (80024c4 <SSD1306_Clear+0x1b4>)
 80024b6:	f7fe fbf5 	bl	8000ca4 <I2C_Tx_2Bytes>
}
 80024ba:	bf00      	nop
 80024bc:	3708      	adds	r7, #8
 80024be:	46bd      	mov	sp, r7
 80024c0:	bd80      	pop	{r7, pc}
 80024c2:	bf00      	nop
 80024c4:	40005c00 	.word	0x40005c00

080024c8 <SSD1306_PosCom>:


void SSD1306_PosCom(uint8_t Pos){
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b084      	sub	sp, #16
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	4603      	mov	r3, r0
 80024d0:	71fb      	strb	r3, [r7, #7]

    uint8_t high = (Pos & 0xF0) >> 4; // Parte alta del número
 80024d2:	79fb      	ldrb	r3, [r7, #7]
 80024d4:	091b      	lsrs	r3, r3, #4
 80024d6:	73fb      	strb	r3, [r7, #15]
    uint8_t low = Pos & 0x0F;         // Parte baja del número
 80024d8:	79fb      	ldrb	r3, [r7, #7]
 80024da:	f003 030f 	and.w	r3, r3, #15
 80024de:	73bb      	strb	r3, [r7, #14]

    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, 0x10 | high); // Enviar parte alta
 80024e0:	7bfb      	ldrb	r3, [r7, #15]
 80024e2:	f043 0310 	orr.w	r3, r3, #16
 80024e6:	b2db      	uxtb	r3, r3
 80024e8:	2200      	movs	r2, #0
 80024ea:	213c      	movs	r1, #60	@ 0x3c
 80024ec:	4806      	ldr	r0, [pc, #24]	@ (8002508 <SSD1306_PosCom+0x40>)
 80024ee:	f7fe fbd9 	bl	8000ca4 <I2C_Tx_2Bytes>
    I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, 0x00 | low);  // Enviar parte baja
 80024f2:	7bbb      	ldrb	r3, [r7, #14]
 80024f4:	2200      	movs	r2, #0
 80024f6:	213c      	movs	r1, #60	@ 0x3c
 80024f8:	4803      	ldr	r0, [pc, #12]	@ (8002508 <SSD1306_PosCom+0x40>)
 80024fa:	f7fe fbd3 	bl	8000ca4 <I2C_Tx_2Bytes>

}
 80024fe:	bf00      	nop
 8002500:	3710      	adds	r7, #16
 8002502:	46bd      	mov	sp, r7
 8002504:	bd80      	pop	{r7, pc}
 8002506:	bf00      	nop
 8002508:	40005c00 	.word	0x40005c00

0800250c <main>:
/*********FIN DE VARIABLES GLOBALES ************/
CAN_FIFOMailBox_TypeDef *FIFOmailBox0,*FIFOmailBox1;
uint32_t countdown = 10000; // Configura el tiempo del ciclo (10,000 "unidades", ajustable)

int main(void)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b082      	sub	sp, #8
 8002510:	af02      	add	r7, sp, #8
  // uint32_t caseNumber = 0;  // Inicializar el contador para el caso del s                                                                                 witch


/****************************INICIALIZACION Y CONFIGURACION DE PUERTOS Y PERIFERICOS************************************************/
/**********************************************************************************************************************************/
   Init_Peripheral();
 8002512:	f000 f94b 	bl	80027ac <Init_Peripheral>
   Conf_Peripheral();
 8002516:	f000 f969 	bl	80027ec <Conf_Peripheral>



    I2C_Init(I2C3); //Inicializacion de periferico I2C
 800251a:	4892      	ldr	r0, [pc, #584]	@ (8002764 <main+0x258>)
 800251c:	f7fe fb88 	bl	8000c30 <I2C_Init>

    USARTx_CONF(USART3, USARTx_BRR_MSI_16MHz, USART3_IRQn, 7); // Configuracion del periferico Uart
 8002520:	2307      	movs	r3, #7
 8002522:	2227      	movs	r2, #39	@ 0x27
 8002524:	f240 6182 	movw	r1, #1666	@ 0x682
 8002528:	488f      	ldr	r0, [pc, #572]	@ (8002768 <main+0x25c>)
 800252a:	f7fe fc85 	bl	8000e38 <USARTx_CONF>
    CANx_Init(CAN1); //Inicializacion del periferico CAN
 800252e:	488f      	ldr	r0, [pc, #572]	@ (800276c <main+0x260>)
 8002530:	f7fd febe 	bl	80002b0 <CANx_Init>
	CANx_BitTiming_500Kz(CAN1); //Configuracion del can bit
 8002534:	488d      	ldr	r0, [pc, #564]	@ (800276c <main+0x260>)
 8002536:	f7fd ff1c 	bl	8000372 <CANx_BitTiming_500Kz>
	CANx_EnFIFO0Ints(CAN1); //interrupcion de la FIFO0
 800253a:	488c      	ldr	r0, [pc, #560]	@ (800276c <main+0x260>)
 800253c:	f7fe f8e5 	bl	800070a <CANx_EnFIFO0Ints>
 	CANx_EnFIFO1Ints(CAN1); //Interrupcion de la FIFO1
 8002540:	488a      	ldr	r0, [pc, #552]	@ (800276c <main+0x260>)
 8002542:	f7fe f8d2 	bl	80006ea <CANx_EnFIFO1Ints>
	NVIC_Enable(CAN1_RX0_IRQn, 5); // Habilitar el vector de interrupcion
 8002546:	2105      	movs	r1, #5
 8002548:	2014      	movs	r0, #20
 800254a:	f7fe fc19 	bl	8000d80 <NVIC_Enable>
	NVIC_Enable(CAN1_RX1_IRQn, 4);  // Habilitar el vector de interrupcion
 800254e:	2104      	movs	r1, #4
 8002550:	2015      	movs	r0, #21
 8002552:	f7fe fc15 	bl	8000d80 <NVIC_Enable>
	GPIOC->ODR ^= GPIO_ODR_ODR_13;
 8002556:	4b86      	ldr	r3, [pc, #536]	@ (8002770 <main+0x264>)
 8002558:	695b      	ldr	r3, [r3, #20]
 800255a:	4a85      	ldr	r2, [pc, #532]	@ (8002770 <main+0x264>)
 800255c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8002560:	6153      	str	r3, [r2, #20]
	CLEAR_BIT(CAN1->MCR, CAN_MCR_INRQ);//limpia bandera de modo inicialización
 8002562:	4b82      	ldr	r3, [pc, #520]	@ (800276c <main+0x260>)
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	4a81      	ldr	r2, [pc, #516]	@ (800276c <main+0x260>)
 8002568:	f023 0301 	bic.w	r3, r3, #1
 800256c:	6013      	str	r3, [r2, #0]
	while(CAN1->MSR & CAN_MSR_INAK) {}; //Esperamos a que el bit CAN_MSR_INAK se limpie ****ENTRA
 800256e:	bf00      	nop
 8002570:	4b7e      	ldr	r3, [pc, #504]	@ (800276c <main+0x260>)
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	f003 0301 	and.w	r3, r3, #1
 8002578:	2b00      	cmp	r3, #0
 800257a:	d1f9      	bne.n	8002570 <main+0x64>
/****************************Uso de perifericos con librerias propias************************************************/
/**********************************************************************************************************************************/

/*************************CONFIGURACION DE FILTROS DE LAS FIFOS DE RECEPCION****************************/
/*******************************************************************************************************/
    CAN_FilterInit (CAN1, List_mode, Single_32bit, Fifo_0, 0); //CAN1, Mode , Scale, FIFO, Localidad
 800257c:	2300      	movs	r3, #0
 800257e:	9300      	str	r3, [sp, #0]
 8002580:	2300      	movs	r3, #0
 8002582:	2201      	movs	r2, #1
 8002584:	2101      	movs	r1, #1
 8002586:	4879      	ldr	r0, [pc, #484]	@ (800276c <main+0x260>)
 8002588:	f7fd ff23 	bl	80003d2 <CAN_FilterInit>
    CAN_SetFilterValue(CAN1, 0x7E8, 0x00, 0);  //CAN1, ID , MSK, Localidad
 800258c:	2300      	movs	r3, #0
 800258e:	2200      	movs	r2, #0
 8002590:	f44f 61fd 	mov.w	r1, #2024	@ 0x7e8
 8002594:	4875      	ldr	r0, [pc, #468]	@ (800276c <main+0x260>)
 8002596:	f7fd ff9d 	bl	80004d4 <CAN_SetFilterValue>

    CAN_FilterInit (CAN1, List_mode, Single_32bit, Fifo_1, 1); //CAN1, Mode , Scale, FIFO, Localidad
 800259a:	2301      	movs	r3, #1
 800259c:	9300      	str	r3, [sp, #0]
 800259e:	2301      	movs	r3, #1
 80025a0:	2201      	movs	r2, #1
 80025a2:	2101      	movs	r1, #1
 80025a4:	4871      	ldr	r0, [pc, #452]	@ (800276c <main+0x260>)
 80025a6:	f7fd ff14 	bl	80003d2 <CAN_FilterInit>
    CAN_SetFilterValue(CAN1, 0x0BB, 0x00, 1);  //CAN1, ID , MSK, Localidad
 80025aa:	2301      	movs	r3, #1
 80025ac:	2200      	movs	r2, #0
 80025ae:	21bb      	movs	r1, #187	@ 0xbb
 80025b0:	486e      	ldr	r0, [pc, #440]	@ (800276c <main+0x260>)
 80025b2:	f7fd ff8f 	bl	80004d4 <CAN_SetFilterValue>

    CLEAR_BIT(CAN1->FMR, CAN_FMR_FINIT);
 80025b6:	4b6d      	ldr	r3, [pc, #436]	@ (800276c <main+0x260>)
 80025b8:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80025bc:	4a6b      	ldr	r2, [pc, #428]	@ (800276c <main+0x260>)
 80025be:	f023 0301 	bic.w	r3, r3, #1
 80025c2:	f8c2 3200 	str.w	r3, [r2, #512]	@ 0x200


/*************************CONFIGURACION DE FILTROS DE LOS MILEBOX DE TRANSMICION***************************/
/*******************************************************************************************************/

   CAN_MailboxConfig(CAN1, false, 0x7DF, false, 0x0); //CAN1, ExtededID, IDE, RTR, Localidad
 80025c6:	2300      	movs	r3, #0
 80025c8:	9300      	str	r3, [sp, #0]
 80025ca:	2300      	movs	r3, #0
 80025cc:	f240 72df 	movw	r2, #2015	@ 0x7df
 80025d0:	2100      	movs	r1, #0
 80025d2:	4866      	ldr	r0, [pc, #408]	@ (800276c <main+0x260>)
 80025d4:	f7fd ffd1 	bl	800057a <CAN_MailboxConfig>
   CAN_SendData(CAN1, 8, 0x000D0102, 0x0); //CAN1, DLC , DATA, Localidad
 80025d8:	2300      	movs	r3, #0
 80025da:	9300      	str	r3, [sp, #0]
 80025dc:	4a65      	ldr	r2, [pc, #404]	@ (8002774 <main+0x268>)
 80025de:	f04f 0300 	mov.w	r3, #0
 80025e2:	2108      	movs	r1, #8
 80025e4:	4861      	ldr	r0, [pc, #388]	@ (800276c <main+0x260>)
 80025e6:	f7fe f81f 	bl	8000628 <CAN_SendData>

   //CONFIGURAR MAILBOXS
   //frame = (originalMessage & 0x00FFFFFF) | ((uint32_t)Velocidad << 24);

   CAN_MailboxConfig(CAN1, false, 0x7E8, false, 0x1); //CAN1, ExtededID, IDE, RTR, Localidad
 80025ea:	2301      	movs	r3, #1
 80025ec:	9300      	str	r3, [sp, #0]
 80025ee:	2300      	movs	r3, #0
 80025f0:	f44f 62fd 	mov.w	r2, #2024	@ 0x7e8
 80025f4:	2100      	movs	r1, #0
 80025f6:	485d      	ldr	r0, [pc, #372]	@ (800276c <main+0x260>)
 80025f8:	f7fd ffbf 	bl	800057a <CAN_MailboxConfig>


/*************************USO DE PANTALLA OLED I2C SSD1306***********************************************/
/*******************************************************************************************************/

   SSD1306_Init(); //Funcion para configurar la pantalla
 80025fc:	f7fe fdc8 	bl	8001190 <SSD1306_Init>
   SSD1306_Clear(); //Funcion para limpiar la pantalla
 8002600:	f7ff fe86 	bl	8002310 <SSD1306_Clear>
   SecuanciaInicio(); //Secuencia de la interfaz de usuario - inicio
 8002604:	f000 f944 	bl	8002890 <SecuanciaInicio>

   I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, SSD1306_SETPAGE0);
 8002608:	23b0      	movs	r3, #176	@ 0xb0
 800260a:	2200      	movs	r2, #0
 800260c:	213c      	movs	r1, #60	@ 0x3c
 800260e:	4855      	ldr	r0, [pc, #340]	@ (8002764 <main+0x258>)
 8002610:	f7fe fb48 	bl	8000ca4 <I2C_Tx_2Bytes>
   SSD1306_PosCom(0);
 8002614:	2000      	movs	r0, #0
 8002616:	f7ff ff57 	bl	80024c8 <SSD1306_PosCom>
   SSD1306_WriteString("! TELEMETRY SYSTEM !");
 800261a:	4857      	ldr	r0, [pc, #348]	@ (8002778 <main+0x26c>)
 800261c:	f7fe fe54 	bl	80012c8 <SSD1306_WriteString>

   I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, SSD1306_SETPAGE3);
 8002620:	23b3      	movs	r3, #179	@ 0xb3
 8002622:	2200      	movs	r2, #0
 8002624:	213c      	movs	r1, #60	@ 0x3c
 8002626:	484f      	ldr	r0, [pc, #316]	@ (8002764 <main+0x258>)
 8002628:	f7fe fb3c 	bl	8000ca4 <I2C_Tx_2Bytes>
   SSD1306_PosCom(0);
 800262c:	2000      	movs	r0, #0
 800262e:	f7ff ff4b 	bl	80024c8 <SSD1306_PosCom>
   SSD1306_WriteString(" VELOCIDAD :        ");
 8002632:	4852      	ldr	r0, [pc, #328]	@ (800277c <main+0x270>)
 8002634:	f7fe fe48 	bl	80012c8 <SSD1306_WriteString>

   I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, SSD1306_SETPAGE5);
 8002638:	23b5      	movs	r3, #181	@ 0xb5
 800263a:	2200      	movs	r2, #0
 800263c:	213c      	movs	r1, #60	@ 0x3c
 800263e:	4849      	ldr	r0, [pc, #292]	@ (8002764 <main+0x258>)
 8002640:	f7fe fb30 	bl	8000ca4 <I2C_Tx_2Bytes>
   SSD1306_PosCom(0);
 8002644:	2000      	movs	r0, #0
 8002646:	f7ff ff3f 	bl	80024c8 <SSD1306_PosCom>
   SSD1306_WriteString(" RPMS :               ");
 800264a:	484d      	ldr	r0, [pc, #308]	@ (8002780 <main+0x274>)
 800264c:	f7fe fe3c 	bl	80012c8 <SSD1306_WriteString>

   I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, SSD1306_SETPAGE7);
 8002650:	23b7      	movs	r3, #183	@ 0xb7
 8002652:	2200      	movs	r2, #0
 8002654:	213c      	movs	r1, #60	@ 0x3c
 8002656:	4843      	ldr	r0, [pc, #268]	@ (8002764 <main+0x258>)
 8002658:	f7fe fb24 	bl	8000ca4 <I2C_Tx_2Bytes>
   SSD1306_PosCom(0);
 800265c:	2000      	movs	r0, #0
 800265e:	f7ff ff33 	bl	80024c8 <SSD1306_PosCom>
   SSD1306_WriteString(" GAS :                 ");
 8002662:	4848      	ldr	r0, [pc, #288]	@ (8002784 <main+0x278>)
 8002664:	f7fe fe30 	bl	80012c8 <SSD1306_WriteString>

/*************************USO DE PANTALLA MPU6050***********************************************/
/*******************************************************************************************************/
   //MPU6050_Init(); //INICIALIZAR Y CONFIGURAR REGISTROSD EL MPU6050

   delay(1000000);
 8002668:	4847      	ldr	r0, [pc, #284]	@ (8002788 <main+0x27c>)
 800266a:	f000 f9df 	bl	8002a2c <delay>
   sendStringUARTx(USART3, "AT+QGPS=1\r\n\0");
 800266e:	4947      	ldr	r1, [pc, #284]	@ (800278c <main+0x280>)
 8002670:	483d      	ldr	r0, [pc, #244]	@ (8002768 <main+0x25c>)
 8002672:	f7fe fc65 	bl	8000f40 <sendStringUARTx>

    while (!(GPIOC->IDR & GPIO_IDR_IDR_13)) {
 8002676:	e008      	b.n	800268a <main+0x17e>
        GPIOB->ODR ^= GPIO_ODR_ODR_13; //Conmuta led de usuario para indicar que esta listo para empezar despues de precionar boton
 8002678:	4b45      	ldr	r3, [pc, #276]	@ (8002790 <main+0x284>)
 800267a:	695b      	ldr	r3, [r3, #20]
 800267c:	4a44      	ldr	r2, [pc, #272]	@ (8002790 <main+0x284>)
 800267e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8002682:	6153      	str	r3, [r2, #20]
	    delay(300000);  // Se queda en este bucle mientras el botón está en 0 (no presionado)
 8002684:	4843      	ldr	r0, [pc, #268]	@ (8002794 <main+0x288>)
 8002686:	f000 f9d1 	bl	8002a2c <delay>
    while (!(GPIOC->IDR & GPIO_IDR_IDR_13)) {
 800268a:	4b39      	ldr	r3, [pc, #228]	@ (8002770 <main+0x264>)
 800268c:	691b      	ldr	r3, [r3, #16]
 800268e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002692:	2b00      	cmp	r3, #0
 8002694:	d0f0      	beq.n	8002678 <main+0x16c>
    }
    delay(500000);  // Se queda en este bucle mientras el botón está en 0 (no presionado)
 8002696:	4840      	ldr	r0, [pc, #256]	@ (8002798 <main+0x28c>)
 8002698:	f000 f9c8 	bl	8002a2c <delay>
    while (1) {
        while (!(GPIOC->IDR & GPIO_IDR_IDR_13)) {
 800269c:	e01c      	b.n	80026d8 <main+0x1cc>
           GPIOB->ODR ^= GPIO_ODR_ODR_13; // BLINK LED
 800269e:	4b3c      	ldr	r3, [pc, #240]	@ (8002790 <main+0x284>)
 80026a0:	695b      	ldr	r3, [r3, #20]
 80026a2:	4a3b      	ldr	r2, [pc, #236]	@ (8002790 <main+0x284>)
 80026a4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80026a8:	6153      	str	r3, [r2, #20]
           ByteC = (receivedData0_H & 0x0000FF00) >> 8;
           ByteD = (receivedData0_H & 0x00FF0000) >> 16;
           Vel_Km = ByteA;
           */
          // Get_Obdii_Data();
           SSD1306_Refresh();
 80026aa:	f000 fa7d 	bl	8002ba8 <SSD1306_Refresh>
           delay(1000000);
 80026ae:	4836      	ldr	r0, [pc, #216]	@ (8002788 <main+0x27c>)
 80026b0:	f000 f9bc 	bl	8002a2c <delay>
           messageCounter++;
 80026b4:	4b39      	ldr	r3, [pc, #228]	@ (800279c <main+0x290>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	3301      	adds	r3, #1
 80026ba:	4a38      	ldr	r2, [pc, #224]	@ (800279c <main+0x290>)
 80026bc:	6013      	str	r3, [r2, #0]
           GPS_PET(messageCounter);
 80026be:	4b37      	ldr	r3, [pc, #220]	@ (800279c <main+0x290>)
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	b2db      	uxtb	r3, r3
 80026c4:	4618      	mov	r0, r3
 80026c6:	f7fe fc71 	bl	8000fac <GPS_PET>
           // Asegurarse de que el contador esté dentro del rango 1-2
           if (messageCounter > 2) {
 80026ca:	4b34      	ldr	r3, [pc, #208]	@ (800279c <main+0x290>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	2b02      	cmp	r3, #2
 80026d0:	dd02      	ble.n	80026d8 <main+0x1cc>
           	messageCounter = 0; // Reiniciar al primer caso
 80026d2:	4b32      	ldr	r3, [pc, #200]	@ (800279c <main+0x290>)
 80026d4:	2200      	movs	r2, #0
 80026d6:	601a      	str	r2, [r3, #0]
        while (!(GPIOC->IDR & GPIO_IDR_IDR_13)) {
 80026d8:	4b25      	ldr	r3, [pc, #148]	@ (8002770 <main+0x264>)
 80026da:	691b      	ldr	r3, [r3, #16]
 80026dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d0dc      	beq.n	800269e <main+0x192>



        }

       C++;
 80026e4:	4b2e      	ldr	r3, [pc, #184]	@ (80027a0 <main+0x294>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	3301      	adds	r3, #1
 80026ea:	4a2d      	ldr	r2, [pc, #180]	@ (80027a0 <main+0x294>)
 80026ec:	6013      	str	r3, [r2, #0]
       delay(1000000);
 80026ee:	4826      	ldr	r0, [pc, #152]	@ (8002788 <main+0x27c>)
 80026f0:	f000 f99c 	bl	8002a2c <delay>
       sendStringUARTx(USART3, "AT+QGPSEND\r\n\0");
 80026f4:	492b      	ldr	r1, [pc, #172]	@ (80027a4 <main+0x298>)
 80026f6:	481c      	ldr	r0, [pc, #112]	@ (8002768 <main+0x25c>)
 80026f8:	f7fe fc22 	bl	8000f40 <sendStringUARTx>
       delay(1000000);
 80026fc:	4822      	ldr	r0, [pc, #136]	@ (8002788 <main+0x27c>)
 80026fe:	f000 f995 	bl	8002a2c <delay>
       sendMessage_Cell(C);
 8002702:	4b27      	ldr	r3, [pc, #156]	@ (80027a0 <main+0x294>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	4618      	mov	r0, r3
 8002708:	f7fe fcdc 	bl	80010c4 <sendMessage_Cell>
       delay(2000000);
 800270c:	4826      	ldr	r0, [pc, #152]	@ (80027a8 <main+0x29c>)
 800270e:	f000 f98d 	bl	8002a2c <delay>
       delay(2000000);
 8002712:	4825      	ldr	r0, [pc, #148]	@ (80027a8 <main+0x29c>)
 8002714:	f000 f98a 	bl	8002a2c <delay>
       delay(2000000);
 8002718:	4823      	ldr	r0, [pc, #140]	@ (80027a8 <main+0x29c>)
 800271a:	f000 f987 	bl	8002a2c <delay>
       sendStringUARTx(USART3, "AT+QGPS=1\r\n\0");
 800271e:	491b      	ldr	r1, [pc, #108]	@ (800278c <main+0x280>)
 8002720:	4811      	ldr	r0, [pc, #68]	@ (8002768 <main+0x25c>)
 8002722:	f7fe fc0d 	bl	8000f40 <sendStringUARTx>
       delay(2000000);
 8002726:	4820      	ldr	r0, [pc, #128]	@ (80027a8 <main+0x29c>)
 8002728:	f000 f980 	bl	8002a2c <delay>
       delay(2000000);
 800272c:	481e      	ldr	r0, [pc, #120]	@ (80027a8 <main+0x29c>)
 800272e:	f000 f97d 	bl	8002a2c <delay>
       delay(2000000);
 8002732:	481d      	ldr	r0, [pc, #116]	@ (80027a8 <main+0x29c>)
 8002734:	f000 f97a 	bl	8002a2c <delay>
       delay(2000000);
 8002738:	481b      	ldr	r0, [pc, #108]	@ (80027a8 <main+0x29c>)
 800273a:	f000 f977 	bl	8002a2c <delay>
       sendMessage_http_field1(C);
 800273e:	4b18      	ldr	r3, [pc, #96]	@ (80027a0 <main+0x294>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	b29b      	uxth	r3, r3
 8002744:	4618      	mov	r0, r3
 8002746:	f000 f9d3 	bl	8002af0 <sendMessage_http_field1>
       delay(2000000);
 800274a:	4817      	ldr	r0, [pc, #92]	@ (80027a8 <main+0x29c>)
 800274c:	f000 f96e 	bl	8002a2c <delay>
       delay(2000000);
 8002750:	4815      	ldr	r0, [pc, #84]	@ (80027a8 <main+0x29c>)
 8002752:	f000 f96b 	bl	8002a2c <delay>
       delay(2000000);
 8002756:	4814      	ldr	r0, [pc, #80]	@ (80027a8 <main+0x29c>)
 8002758:	f000 f968 	bl	8002a2c <delay>
       delay(2000000);
 800275c:	4812      	ldr	r0, [pc, #72]	@ (80027a8 <main+0x29c>)
 800275e:	f000 f965 	bl	8002a2c <delay>
    while (1) {
 8002762:	e79b      	b.n	800269c <main+0x190>
 8002764:	40005c00 	.word	0x40005c00
 8002768:	40004800 	.word	0x40004800
 800276c:	40006400 	.word	0x40006400
 8002770:	48000800 	.word	0x48000800
 8002774:	000d0102 	.word	0x000d0102
 8002778:	080037dc 	.word	0x080037dc
 800277c:	080037f4 	.word	0x080037f4
 8002780:	0800380c 	.word	0x0800380c
 8002784:	08003824 	.word	0x08003824
 8002788:	000f4240 	.word	0x000f4240
 800278c:	0800383c 	.word	0x0800383c
 8002790:	48000400 	.word	0x48000400
 8002794:	000493e0 	.word	0x000493e0
 8002798:	0007a120 	.word	0x0007a120
 800279c:	200002bc 	.word	0x200002bc
 80027a0:	200002c0 	.word	0x200002c0
 80027a4:	0800384c 	.word	0x0800384c
 80027a8:	001e8480 	.word	0x001e8480

080027ac <Init_Peripheral>:
    }
 }



void Init_Peripheral(void){
 80027ac:	b580      	push	{r7, lr}
 80027ae:	af00      	add	r7, sp, #0
	  /*CONFIGURACIÓN DEL RELOJ*/
	  SystCLK_SetMSI(MSI_16MHz); //Configura 16MHz como  reloj
 80027b0:	2080      	movs	r0, #128	@ 0x80
 80027b2:	f7fe f9e3 	bl	8000b7c <SystCLK_SetMSI>
	  RCC_EnPort(GPIOB);//configura reloj en puerto B Para CANX
 80027b6:	4808      	ldr	r0, [pc, #32]	@ (80027d8 <Init_Peripheral+0x2c>)
 80027b8:	f7fe f988 	bl	8000acc <RCC_EnPort>
	  RCC_EnPort(GPIOC);//configura reloj en puerto C para I2C
 80027bc:	4807      	ldr	r0, [pc, #28]	@ (80027dc <Init_Peripheral+0x30>)
 80027be:	f7fe f985 	bl	8000acc <RCC_EnPort>
	  RCC_En_I2C(I2C3); // Habilitar reloj al periférico I2C.
 80027c2:	4807      	ldr	r0, [pc, #28]	@ (80027e0 <Init_Peripheral+0x34>)
 80027c4:	f7fe fa10 	bl	8000be8 <RCC_En_I2C>
	  RCC_En_CANx(CAN1);// Habilitar reloj al periferico CAN
 80027c8:	4806      	ldr	r0, [pc, #24]	@ (80027e4 <Init_Peripheral+0x38>)
 80027ca:	f7fd fd59 	bl	8000280 <RCC_En_CANx>
	  RCC_En_USARTx(USART3);
 80027ce:	4806      	ldr	r0, [pc, #24]	@ (80027e8 <Init_Peripheral+0x3c>)
 80027d0:	f7fe fb02 	bl	8000dd8 <RCC_En_USARTx>
}
 80027d4:	bf00      	nop
 80027d6:	bd80      	pop	{r7, pc}
 80027d8:	48000400 	.word	0x48000400
 80027dc:	48000800 	.word	0x48000800
 80027e0:	40005c00 	.word	0x40005c00
 80027e4:	40006400 	.word	0x40006400
 80027e8:	40004800 	.word	0x40004800

080027ec <Conf_Peripheral>:

void Conf_Peripheral(void){
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b082      	sub	sp, #8
 80027f0:	af02      	add	r7, sp, #8
	 //Configuración de Led y boton de usuario
	//  GPIOx_InitIO(GPIOC, 2, GPIO_MODER_INPUT, false); //Botón de Usuario de Liese-duino
	 // GPIOx_InitIO(GPIOC, 13, GPIO_MODER_OUTPUT, false); //Led de usuario de Liese-duino

	  GPIOx_InitIO(GPIOC, 13, GPIO_MODER_INPUT, false); //Botón de Usuario de nucleo
 80027f2:	2300      	movs	r3, #0
 80027f4:	2200      	movs	r2, #0
 80027f6:	210d      	movs	r1, #13
 80027f8:	4823      	ldr	r0, [pc, #140]	@ (8002888 <Conf_Peripheral+0x9c>)
 80027fa:	f7fe f911 	bl	8000a20 <GPIOx_InitIO>
	 GPIOx_InitIO(GPIOB, 13, GPIO_MODER_OUTPUT, false); //Led de usuario de nucleo
 80027fe:	2300      	movs	r3, #0
 8002800:	2201      	movs	r2, #1
 8002802:	210d      	movs	r1, #13
 8002804:	4821      	ldr	r0, [pc, #132]	@ (800288c <Conf_Peripheral+0xa0>)
 8002806:	f7fe f90b 	bl	8000a20 <GPIOx_InitIO>


	  GPIOx_InitAF(GPIOC, 0, 1, 2, 4, false); /*Puerto C / PIN 0 / Configura Open Drain / High speed /  Función alterna 4 - I2C3_SCL / Habilita Resistencia de Pull -Up  */
 800280a:	2300      	movs	r3, #0
 800280c:	9301      	str	r3, [sp, #4]
 800280e:	2304      	movs	r3, #4
 8002810:	9300      	str	r3, [sp, #0]
 8002812:	2302      	movs	r3, #2
 8002814:	2201      	movs	r2, #1
 8002816:	2100      	movs	r1, #0
 8002818:	481b      	ldr	r0, [pc, #108]	@ (8002888 <Conf_Peripheral+0x9c>)
 800281a:	f7fe f892 	bl	8000942 <GPIOx_InitAF>
	  GPIOx_InitAF(GPIOC, 1, 1, 2, 4, false); /*Puerto C / PIN 1 / Configura Open Drain / High speed /  Función alterna 4 - I2C3_SDA / Habilita Resistencia de Pull -Up  */
 800281e:	2300      	movs	r3, #0
 8002820:	9301      	str	r3, [sp, #4]
 8002822:	2304      	movs	r3, #4
 8002824:	9300      	str	r3, [sp, #0]
 8002826:	2302      	movs	r3, #2
 8002828:	2201      	movs	r2, #1
 800282a:	2101      	movs	r1, #1
 800282c:	4816      	ldr	r0, [pc, #88]	@ (8002888 <Conf_Peripheral+0x9c>)
 800282e:	f7fe f888 	bl	8000942 <GPIOx_InitAF>


	  //inicializa funcion alterna para CAN1 RX en pin B8
	  GPIOx_InitAF(GPIOB, 8, GPIO_OTYPER_PP, GPIO_OSPEEDR_HS, 9 , false); /*Puerto B / PIN 8 / Configura Push Pull / High speed /  Función alterna 9 - CAN1_RX / Habilita Resistencia de Pull -Up  */
 8002832:	2300      	movs	r3, #0
 8002834:	9301      	str	r3, [sp, #4]
 8002836:	2309      	movs	r3, #9
 8002838:	9300      	str	r3, [sp, #0]
 800283a:	2303      	movs	r3, #3
 800283c:	2200      	movs	r2, #0
 800283e:	2108      	movs	r1, #8
 8002840:	4812      	ldr	r0, [pc, #72]	@ (800288c <Conf_Peripheral+0xa0>)
 8002842:	f7fe f87e 	bl	8000942 <GPIOx_InitAF>
	  //inicializa funcion alterna para CAN1 TX en pin B9
	  GPIOx_InitAF(GPIOB, 9, GPIO_OTYPER_PP, GPIO_OSPEEDR_HS, 9 , false); /*Puerto B / PIN 9 / Configura Push Pull / High speed /  Función alterna 9 - CAN1_TX / Habilita Resistencia de Pull -Up  */
 8002846:	2300      	movs	r3, #0
 8002848:	9301      	str	r3, [sp, #4]
 800284a:	2309      	movs	r3, #9
 800284c:	9300      	str	r3, [sp, #0]
 800284e:	2303      	movs	r3, #3
 8002850:	2200      	movs	r2, #0
 8002852:	2109      	movs	r1, #9
 8002854:	480d      	ldr	r0, [pc, #52]	@ (800288c <Conf_Peripheral+0xa0>)
 8002856:	f7fe f874 	bl	8000942 <GPIOx_InitAF>

	  // Inicializa función alterna para USART3
	  GPIOx_InitAF(GPIOB, 10, GPIO_OTYPER_PP, 0, 7, false); // USART3_TX en PB10
 800285a:	2300      	movs	r3, #0
 800285c:	9301      	str	r3, [sp, #4]
 800285e:	2307      	movs	r3, #7
 8002860:	9300      	str	r3, [sp, #0]
 8002862:	2300      	movs	r3, #0
 8002864:	2200      	movs	r2, #0
 8002866:	210a      	movs	r1, #10
 8002868:	4808      	ldr	r0, [pc, #32]	@ (800288c <Conf_Peripheral+0xa0>)
 800286a:	f7fe f86a 	bl	8000942 <GPIOx_InitAF>
	  GPIOx_InitAF(GPIOB, 11, GPIO_OTYPER_PP, 0, 7, true);  // USART3_RX en PB11 con Pull-Up
 800286e:	2301      	movs	r3, #1
 8002870:	9301      	str	r3, [sp, #4]
 8002872:	2307      	movs	r3, #7
 8002874:	9300      	str	r3, [sp, #0]
 8002876:	2300      	movs	r3, #0
 8002878:	2200      	movs	r2, #0
 800287a:	210b      	movs	r1, #11
 800287c:	4803      	ldr	r0, [pc, #12]	@ (800288c <Conf_Peripheral+0xa0>)
 800287e:	f7fe f860 	bl	8000942 <GPIOx_InitAF>
}
 8002882:	bf00      	nop
 8002884:	46bd      	mov	sp, r7
 8002886:	bd80      	pop	{r7, pc}
 8002888:	48000800 	.word	0x48000800
 800288c:	48000400 	.word	0x48000400

08002890 <SecuanciaInicio>:
	  GY=(G_Y/131.0);
	  G_Z = MPU6050_Read(MPU6050_GYRO_ZOUT_H);
	  GZ=(G_Z/131.0);
}

void SecuanciaInicio(void){
 8002890:	b580      	push	{r7, lr}
 8002892:	af00      	add	r7, sp, #0
	  I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, 0X2E); //Escrollin off
 8002894:	232e      	movs	r3, #46	@ 0x2e
 8002896:	2200      	movs	r2, #0
 8002898:	213c      	movs	r1, #60	@ 0x3c
 800289a:	485c      	ldr	r0, [pc, #368]	@ (8002a0c <SecuanciaInicio+0x17c>)
 800289c:	f7fe fa02 	bl	8000ca4 <I2C_Tx_2Bytes>
	  I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, 0xA5);
 80028a0:	23a5      	movs	r3, #165	@ 0xa5
 80028a2:	2200      	movs	r2, #0
 80028a4:	213c      	movs	r1, #60	@ 0x3c
 80028a6:	4859      	ldr	r0, [pc, #356]	@ (8002a0c <SecuanciaInicio+0x17c>)
 80028a8:	f7fe f9fc 	bl	8000ca4 <I2C_Tx_2Bytes>
	  I2C_delay(1000000);
 80028ac:	4858      	ldr	r0, [pc, #352]	@ (8002a10 <SecuanciaInicio+0x180>)
 80028ae:	f7fe f989 	bl	8000bc4 <I2C_delay>
	 // GPIOC->ODR ^= 0x00002000;
	  I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, 0xA4);
 80028b2:	23a4      	movs	r3, #164	@ 0xa4
 80028b4:	2200      	movs	r2, #0
 80028b6:	213c      	movs	r1, #60	@ 0x3c
 80028b8:	4854      	ldr	r0, [pc, #336]	@ (8002a0c <SecuanciaInicio+0x17c>)
 80028ba:	f7fe f9f3 	bl	8000ca4 <I2C_Tx_2Bytes>
	  I2C_delay(1000000);
 80028be:	4854      	ldr	r0, [pc, #336]	@ (8002a10 <SecuanciaInicio+0x180>)
 80028c0:	f7fe f980 	bl	8000bc4 <I2C_delay>
	//  GPIOC->ODR ^= 0x00002000;
	  I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, 0xA5);
 80028c4:	23a5      	movs	r3, #165	@ 0xa5
 80028c6:	2200      	movs	r2, #0
 80028c8:	213c      	movs	r1, #60	@ 0x3c
 80028ca:	4850      	ldr	r0, [pc, #320]	@ (8002a0c <SecuanciaInicio+0x17c>)
 80028cc:	f7fe f9ea 	bl	8000ca4 <I2C_Tx_2Bytes>
	  I2C_delay(1000000);
 80028d0:	484f      	ldr	r0, [pc, #316]	@ (8002a10 <SecuanciaInicio+0x180>)
 80028d2:	f7fe f977 	bl	8000bc4 <I2C_delay>
	//  GPIOC->ODR ^= 0x00002000;
	  I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, 0xA4);
 80028d6:	23a4      	movs	r3, #164	@ 0xa4
 80028d8:	2200      	movs	r2, #0
 80028da:	213c      	movs	r1, #60	@ 0x3c
 80028dc:	484b      	ldr	r0, [pc, #300]	@ (8002a0c <SecuanciaInicio+0x17c>)
 80028de:	f7fe f9e1 	bl	8000ca4 <I2C_Tx_2Bytes>
	  I2C_delay(1000000);
 80028e2:	484b      	ldr	r0, [pc, #300]	@ (8002a10 <SecuanciaInicio+0x180>)
 80028e4:	f7fe f96e 	bl	8000bc4 <I2C_delay>
	//  GPIOC->ODR ^= 0x00002000;
	  I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, 0xA5);
 80028e8:	23a5      	movs	r3, #165	@ 0xa5
 80028ea:	2200      	movs	r2, #0
 80028ec:	213c      	movs	r1, #60	@ 0x3c
 80028ee:	4847      	ldr	r0, [pc, #284]	@ (8002a0c <SecuanciaInicio+0x17c>)
 80028f0:	f7fe f9d8 	bl	8000ca4 <I2C_Tx_2Bytes>
	  I2C_delay(1000000);
 80028f4:	4846      	ldr	r0, [pc, #280]	@ (8002a10 <SecuanciaInicio+0x180>)
 80028f6:	f7fe f965 	bl	8000bc4 <I2C_delay>
	//  GPIOC->ODR ^= 0x00002000;
	  I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, 0xA4);
 80028fa:	23a4      	movs	r3, #164	@ 0xa4
 80028fc:	2200      	movs	r2, #0
 80028fe:	213c      	movs	r1, #60	@ 0x3c
 8002900:	4842      	ldr	r0, [pc, #264]	@ (8002a0c <SecuanciaInicio+0x17c>)
 8002902:	f7fe f9cf 	bl	8000ca4 <I2C_Tx_2Bytes>
	  I2C_delay(1000000);
 8002906:	4842      	ldr	r0, [pc, #264]	@ (8002a10 <SecuanciaInicio+0x180>)
 8002908:	f7fe f95c 	bl	8000bc4 <I2C_delay>
	//  GPIOC->ODR ^= 0x00002000;
	  I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, SSD1306_SETPAGE1);
 800290c:	23b1      	movs	r3, #177	@ 0xb1
 800290e:	2200      	movs	r2, #0
 8002910:	213c      	movs	r1, #60	@ 0x3c
 8002912:	483e      	ldr	r0, [pc, #248]	@ (8002a0c <SecuanciaInicio+0x17c>)
 8002914:	f7fe f9c6 	bl	8000ca4 <I2C_Tx_2Bytes>
	  SSD1306_PosCom(0);
 8002918:	2000      	movs	r0, #0
 800291a:	f7ff fdd5 	bl	80024c8 <SSD1306_PosCom>
	  SSD1306_WriteString("  ! LIESE LAB 2024 ! ");
 800291e:	483d      	ldr	r0, [pc, #244]	@ (8002a14 <SecuanciaInicio+0x184>)
 8002920:	f7fe fcd2 	bl	80012c8 <SSD1306_WriteString>
	  I2C_delay(2000000);
 8002924:	483c      	ldr	r0, [pc, #240]	@ (8002a18 <SecuanciaInicio+0x188>)
 8002926:	f7fe f94d 	bl	8000bc4 <I2C_delay>
	  I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, SSD1306_SETPAGE3);
 800292a:	23b3      	movs	r3, #179	@ 0xb3
 800292c:	2200      	movs	r2, #0
 800292e:	213c      	movs	r1, #60	@ 0x3c
 8002930:	4836      	ldr	r0, [pc, #216]	@ (8002a0c <SecuanciaInicio+0x17c>)
 8002932:	f7fe f9b7 	bl	8000ca4 <I2C_Tx_2Bytes>
	  SSD1306_PosCom(0);
 8002936:	2000      	movs	r0, #0
 8002938:	f7ff fdc6 	bl	80024c8 <SSD1306_PosCom>
	  SSD1306_WriteString("                                ");
 800293c:	4837      	ldr	r0, [pc, #220]	@ (8002a1c <SecuanciaInicio+0x18c>)
 800293e:	f7fe fcc3 	bl	80012c8 <SSD1306_WriteString>
	  I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, SSD1306_SETPAGE3);
 8002942:	23b3      	movs	r3, #179	@ 0xb3
 8002944:	2200      	movs	r2, #0
 8002946:	213c      	movs	r1, #60	@ 0x3c
 8002948:	4830      	ldr	r0, [pc, #192]	@ (8002a0c <SecuanciaInicio+0x17c>)
 800294a:	f7fe f9ab 	bl	8000ca4 <I2C_Tx_2Bytes>
	  SSD1306_PosCom(0);
 800294e:	2000      	movs	r0, #0
 8002950:	f7ff fdba 	bl	80024c8 <SSD1306_PosCom>
	  SSD1306_WriteString("! TELEMETRY SYSTEM !");
 8002954:	4832      	ldr	r0, [pc, #200]	@ (8002a20 <SecuanciaInicio+0x190>)
 8002956:	f7fe fcb7 	bl	80012c8 <SSD1306_WriteString>
	  I2C_delay(2000000);
 800295a:	482f      	ldr	r0, [pc, #188]	@ (8002a18 <SecuanciaInicio+0x188>)
 800295c:	f7fe f932 	bl	8000bc4 <I2C_delay>
	  I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, SSD1306_SETPAGE5);
 8002960:	23b5      	movs	r3, #181	@ 0xb5
 8002962:	2200      	movs	r2, #0
 8002964:	213c      	movs	r1, #60	@ 0x3c
 8002966:	4829      	ldr	r0, [pc, #164]	@ (8002a0c <SecuanciaInicio+0x17c>)
 8002968:	f7fe f99c 	bl	8000ca4 <I2C_Tx_2Bytes>
	  SSD1306_PosCom(0);
 800296c:	2000      	movs	r0, #0
 800296e:	f7ff fdab 	bl	80024c8 <SSD1306_PosCom>
	  SSD1306_WriteString("                                ");
 8002972:	482a      	ldr	r0, [pc, #168]	@ (8002a1c <SecuanciaInicio+0x18c>)
 8002974:	f7fe fca8 	bl	80012c8 <SSD1306_WriteString>
	  I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, SSD1306_SETPAGE5);
 8002978:	23b5      	movs	r3, #181	@ 0xb5
 800297a:	2200      	movs	r2, #0
 800297c:	213c      	movs	r1, #60	@ 0x3c
 800297e:	4823      	ldr	r0, [pc, #140]	@ (8002a0c <SecuanciaInicio+0x17c>)
 8002980:	f7fe f990 	bl	8000ca4 <I2C_Tx_2Bytes>
	  SSD1306_PosCom(0);
 8002984:	2000      	movs	r0, #0
 8002986:	f7ff fd9f 	bl	80024c8 <SSD1306_PosCom>
	  SSD1306_WriteString("  ! SCANNER OBDII ! ");
 800298a:	4826      	ldr	r0, [pc, #152]	@ (8002a24 <SecuanciaInicio+0x194>)
 800298c:	f7fe fc9c 	bl	80012c8 <SSD1306_WriteString>
	  I2C_delay(2500000);
 8002990:	4825      	ldr	r0, [pc, #148]	@ (8002a28 <SecuanciaInicio+0x198>)
 8002992:	f7fe f917 	bl	8000bc4 <I2C_delay>
	  I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, 0xA7);  // Set normal display mode (A6 = normal, A7 = inverted)
 8002996:	23a7      	movs	r3, #167	@ 0xa7
 8002998:	2200      	movs	r2, #0
 800299a:	213c      	movs	r1, #60	@ 0x3c
 800299c:	481b      	ldr	r0, [pc, #108]	@ (8002a0c <SecuanciaInicio+0x17c>)
 800299e:	f7fe f981 	bl	8000ca4 <I2C_Tx_2Bytes>
	  I2C_delay(1000000);
 80029a2:	481b      	ldr	r0, [pc, #108]	@ (8002a10 <SecuanciaInicio+0x180>)
 80029a4:	f7fe f90e 	bl	8000bc4 <I2C_delay>
	  I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, 0xA6);  // Set normal display mode (A6 = normal, A7 = inverted)
 80029a8:	23a6      	movs	r3, #166	@ 0xa6
 80029aa:	2200      	movs	r2, #0
 80029ac:	213c      	movs	r1, #60	@ 0x3c
 80029ae:	4817      	ldr	r0, [pc, #92]	@ (8002a0c <SecuanciaInicio+0x17c>)
 80029b0:	f7fe f978 	bl	8000ca4 <I2C_Tx_2Bytes>
	  I2C_delay(1000000);
 80029b4:	4816      	ldr	r0, [pc, #88]	@ (8002a10 <SecuanciaInicio+0x180>)
 80029b6:	f7fe f905 	bl	8000bc4 <I2C_delay>
	  I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, 0xA7);  // Set normal display mode (A6 = normal, A7 = inverted)
 80029ba:	23a7      	movs	r3, #167	@ 0xa7
 80029bc:	2200      	movs	r2, #0
 80029be:	213c      	movs	r1, #60	@ 0x3c
 80029c0:	4812      	ldr	r0, [pc, #72]	@ (8002a0c <SecuanciaInicio+0x17c>)
 80029c2:	f7fe f96f 	bl	8000ca4 <I2C_Tx_2Bytes>
	  I2C_delay(1000000);
 80029c6:	4812      	ldr	r0, [pc, #72]	@ (8002a10 <SecuanciaInicio+0x180>)
 80029c8:	f7fe f8fc 	bl	8000bc4 <I2C_delay>
	  I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, 0xA6);  // Set normal display mode (A6 = normal, A7 = inverted)
 80029cc:	23a6      	movs	r3, #166	@ 0xa6
 80029ce:	2200      	movs	r2, #0
 80029d0:	213c      	movs	r1, #60	@ 0x3c
 80029d2:	480e      	ldr	r0, [pc, #56]	@ (8002a0c <SecuanciaInicio+0x17c>)
 80029d4:	f7fe f966 	bl	8000ca4 <I2C_Tx_2Bytes>
	  I2C_delay(1000000);
 80029d8:	480d      	ldr	r0, [pc, #52]	@ (8002a10 <SecuanciaInicio+0x180>)
 80029da:	f7fe f8f3 	bl	8000bc4 <I2C_delay>
	  I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, 0xA7);  // Set normal display mode (A6 = normal, A7 = inverted)
 80029de:	23a7      	movs	r3, #167	@ 0xa7
 80029e0:	2200      	movs	r2, #0
 80029e2:	213c      	movs	r1, #60	@ 0x3c
 80029e4:	4809      	ldr	r0, [pc, #36]	@ (8002a0c <SecuanciaInicio+0x17c>)
 80029e6:	f7fe f95d 	bl	8000ca4 <I2C_Tx_2Bytes>
	  I2C_delay(1000000);
 80029ea:	4809      	ldr	r0, [pc, #36]	@ (8002a10 <SecuanciaInicio+0x180>)
 80029ec:	f7fe f8ea 	bl	8000bc4 <I2C_delay>
	  I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, 0xA6);  // Set normal display mode (A6 = normal, A7 = inverted)
 80029f0:	23a6      	movs	r3, #166	@ 0xa6
 80029f2:	2200      	movs	r2, #0
 80029f4:	213c      	movs	r1, #60	@ 0x3c
 80029f6:	4805      	ldr	r0, [pc, #20]	@ (8002a0c <SecuanciaInicio+0x17c>)
 80029f8:	f7fe f954 	bl	8000ca4 <I2C_Tx_2Bytes>
	  I2C_delay(1000000);
 80029fc:	4804      	ldr	r0, [pc, #16]	@ (8002a10 <SecuanciaInicio+0x180>)
 80029fe:	f7fe f8e1 	bl	8000bc4 <I2C_delay>
	  SSD1306_Clear();
 8002a02:	f7ff fc85 	bl	8002310 <SSD1306_Clear>
}
 8002a06:	bf00      	nop
 8002a08:	bd80      	pop	{r7, pc}
 8002a0a:	bf00      	nop
 8002a0c:	40005c00 	.word	0x40005c00
 8002a10:	000f4240 	.word	0x000f4240
 8002a14:	0800385c 	.word	0x0800385c
 8002a18:	001e8480 	.word	0x001e8480
 8002a1c:	08003874 	.word	0x08003874
 8002a20:	080037dc 	.word	0x080037dc
 8002a24:	08003898 	.word	0x08003898
 8002a28:	002625a0 	.word	0x002625a0

08002a2c <delay>:


void delay(uint32_t n)
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	b083      	sub	sp, #12
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
	while(n--);
 8002a34:	bf00      	nop
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	1e5a      	subs	r2, r3, #1
 8002a3a:	607a      	str	r2, [r7, #4]
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d1fa      	bne.n	8002a36 <delay+0xa>
}
 8002a40:	bf00      	nop
 8002a42:	bf00      	nop
 8002a44:	370c      	adds	r7, #12
 8002a46:	46bd      	mov	sp, r7
 8002a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4c:	4770      	bx	lr
	...

08002a50 <CAN1_RX0_IRQHandler>:


void CAN1_RX0_IRQHandler(){
 8002a50:	b580      	push	{r7, lr}
 8002a52:	af00      	add	r7, sp, #0
	NVIC_ClearPendingIRQ(CAN1_RX0_IRQn);
 8002a54:	2014      	movs	r0, #20
 8002a56:	f7fe fb7d 	bl	8001154 <__NVIC_ClearPendingIRQ>
	CAN1_Rx0_FIFOx (CAN1, FIFOmailBox0);
 8002a5a:	4b0c      	ldr	r3, [pc, #48]	@ (8002a8c <CAN1_RX0_IRQHandler+0x3c>)
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	4619      	mov	r1, r3
 8002a60:	480b      	ldr	r0, [pc, #44]	@ (8002a90 <CAN1_RX0_IRQHandler+0x40>)
 8002a62:	f7fd fe74 	bl	800074e <CAN1_Rx0_FIFOx>
	receivedData0_L = CAN1->sFIFOMailBox[0].RDLR;
 8002a66:	4b0a      	ldr	r3, [pc, #40]	@ (8002a90 <CAN1_RX0_IRQHandler+0x40>)
 8002a68:	f8d3 31b8 	ldr.w	r3, [r3, #440]	@ 0x1b8
 8002a6c:	4a09      	ldr	r2, [pc, #36]	@ (8002a94 <CAN1_RX0_IRQHandler+0x44>)
 8002a6e:	6013      	str	r3, [r2, #0]
	receivedData0_H = CAN1->sFIFOMailBox[0].RDHR;
 8002a70:	4b07      	ldr	r3, [pc, #28]	@ (8002a90 <CAN1_RX0_IRQHandler+0x40>)
 8002a72:	f8d3 31bc 	ldr.w	r3, [r3, #444]	@ 0x1bc
 8002a76:	4a08      	ldr	r2, [pc, #32]	@ (8002a98 <CAN1_RX0_IRQHandler+0x48>)
 8002a78:	6013      	str	r3, [r2, #0]
    PID = (receivedData0_L & 0x00FF0000) >> 16;
 8002a7a:	4b06      	ldr	r3, [pc, #24]	@ (8002a94 <CAN1_RX0_IRQHandler+0x44>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	0c1b      	lsrs	r3, r3, #16
 8002a80:	b2da      	uxtb	r2, r3
 8002a82:	4b06      	ldr	r3, [pc, #24]	@ (8002a9c <CAN1_RX0_IRQHandler+0x4c>)
 8002a84:	701a      	strb	r2, [r3, #0]
}
 8002a86:	bf00      	nop
 8002a88:	bd80      	pop	{r7, pc}
 8002a8a:	bf00      	nop
 8002a8c:	200002c4 	.word	0x200002c4
 8002a90:	40006400 	.word	0x40006400
 8002a94:	2000029c 	.word	0x2000029c
 8002a98:	200002a0 	.word	0x200002a0
 8002a9c:	200002ac 	.word	0x200002ac

08002aa0 <CAN1_RX1_IRQHandler>:
void CAN1_RX1_IRQHandler(){
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	af00      	add	r7, sp, #0
     NVIC_ClearPendingIRQ(CAN1_RX1_IRQn);
 8002aa4:	2015      	movs	r0, #21
 8002aa6:	f7fe fb55 	bl	8001154 <__NVIC_ClearPendingIRQ>
     CAN1_Rx1_FIFOx (CAN1, FIFOmailBox1);
 8002aaa:	4b0c      	ldr	r3, [pc, #48]	@ (8002adc <CAN1_RX1_IRQHandler+0x3c>)
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	4619      	mov	r1, r3
 8002ab0:	480b      	ldr	r0, [pc, #44]	@ (8002ae0 <CAN1_RX1_IRQHandler+0x40>)
 8002ab2:	f7fd fec9 	bl	8000848 <CAN1_Rx1_FIFOx>
     receivedData1_L = CAN1->sFIFOMailBox[1].RDLR;
 8002ab6:	4b0a      	ldr	r3, [pc, #40]	@ (8002ae0 <CAN1_RX1_IRQHandler+0x40>)
 8002ab8:	f8d3 31c8 	ldr.w	r3, [r3, #456]	@ 0x1c8
 8002abc:	4a09      	ldr	r2, [pc, #36]	@ (8002ae4 <CAN1_RX1_IRQHandler+0x44>)
 8002abe:	6013      	str	r3, [r2, #0]
     receivedData1_H = CAN1->sFIFOMailBox[1].RDHR;
 8002ac0:	4b07      	ldr	r3, [pc, #28]	@ (8002ae0 <CAN1_RX1_IRQHandler+0x40>)
 8002ac2:	f8d3 31cc 	ldr.w	r3, [r3, #460]	@ 0x1cc
 8002ac6:	4a08      	ldr	r2, [pc, #32]	@ (8002ae8 <CAN1_RX1_IRQHandler+0x48>)
 8002ac8:	6013      	str	r3, [r2, #0]
     PID = (receivedData1_L & 0x00FF0000) >> 16;
 8002aca:	4b06      	ldr	r3, [pc, #24]	@ (8002ae4 <CAN1_RX1_IRQHandler+0x44>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	0c1b      	lsrs	r3, r3, #16
 8002ad0:	b2da      	uxtb	r2, r3
 8002ad2:	4b06      	ldr	r3, [pc, #24]	@ (8002aec <CAN1_RX1_IRQHandler+0x4c>)
 8002ad4:	701a      	strb	r2, [r3, #0]
}
 8002ad6:	bf00      	nop
 8002ad8:	bd80      	pop	{r7, pc}
 8002ada:	bf00      	nop
 8002adc:	200002c8 	.word	0x200002c8
 8002ae0:	40006400 	.word	0x40006400
 8002ae4:	200002a4 	.word	0x200002a4
 8002ae8:	200002a8 	.word	0x200002a8
 8002aec:	200002ac 	.word	0x200002ac

08002af0 <sendMessage_http_field1>:
        default:
            break;
    }
}

void sendMessage_http_field1(uint16_t fieldValue){
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b09c      	sub	sp, #112	@ 0x70
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	4603      	mov	r3, r0
 8002af8:	80fb      	strh	r3, [r7, #6]
    sendStringUARTx(USART3,"AT+QICSGP=1,1,\"internet.itelcel.com\",\"webgprs\",\"webgprs2002\",1");
 8002afa:	4922      	ldr	r1, [pc, #136]	@ (8002b84 <sendMessage_http_field1+0x94>)
 8002afc:	4822      	ldr	r0, [pc, #136]	@ (8002b88 <sendMessage_http_field1+0x98>)
 8002afe:	f7fe fa1f 	bl	8000f40 <sendStringUARTx>
    delay(200000);
 8002b02:	4822      	ldr	r0, [pc, #136]	@ (8002b8c <sendMessage_http_field1+0x9c>)
 8002b04:	f7ff ff92 	bl	8002a2c <delay>
    sendStringUARTx(USART3, "AT+QIACT=1\r\n\0");
 8002b08:	4921      	ldr	r1, [pc, #132]	@ (8002b90 <sendMessage_http_field1+0xa0>)
 8002b0a:	481f      	ldr	r0, [pc, #124]	@ (8002b88 <sendMessage_http_field1+0x98>)
 8002b0c:	f7fe fa18 	bl	8000f40 <sendStringUARTx>
    delay(200000);
 8002b10:	481e      	ldr	r0, [pc, #120]	@ (8002b8c <sendMessage_http_field1+0x9c>)
 8002b12:	f7ff ff8b 	bl	8002a2c <delay>
    sendStringUARTx(USART3, "AT+QIACT?\r\n\0");
 8002b16:	491f      	ldr	r1, [pc, #124]	@ (8002b94 <sendMessage_http_field1+0xa4>)
 8002b18:	481b      	ldr	r0, [pc, #108]	@ (8002b88 <sendMessage_http_field1+0x98>)
 8002b1a:	f7fe fa11 	bl	8000f40 <sendStringUARTx>
    delay(200000);
 8002b1e:	481b      	ldr	r0, [pc, #108]	@ (8002b8c <sendMessage_http_field1+0x9c>)
 8002b20:	f7ff ff84 	bl	8002a2c <delay>
    sendStringUARTx(USART3, "AT+QHTTPCFG=\"contextid\",1\r\n\0");
 8002b24:	491c      	ldr	r1, [pc, #112]	@ (8002b98 <sendMessage_http_field1+0xa8>)
 8002b26:	4818      	ldr	r0, [pc, #96]	@ (8002b88 <sendMessage_http_field1+0x98>)
 8002b28:	f7fe fa0a 	bl	8000f40 <sendStringUARTx>
    delay(200000);
 8002b2c:	4817      	ldr	r0, [pc, #92]	@ (8002b8c <sendMessage_http_field1+0x9c>)
 8002b2e:	f7ff ff7d 	bl	8002a2c <delay>
    sendStringUARTx(USART3, "AT+QHTTPURL=71,30\r\n\0");
 8002b32:	491a      	ldr	r1, [pc, #104]	@ (8002b9c <sendMessage_http_field1+0xac>)
 8002b34:	4814      	ldr	r0, [pc, #80]	@ (8002b88 <sendMessage_http_field1+0x98>)
 8002b36:	f7fe fa03 	bl	8000f40 <sendStringUARTx>
    delay(200000);
 8002b3a:	4814      	ldr	r0, [pc, #80]	@ (8002b8c <sendMessage_http_field1+0x9c>)
 8002b3c:	f7ff ff76 	bl	8002a2c <delay>
    char url[100];  // Asegúrate de que el tamaño sea adecuado
    snprintf(url, sizeof(url), "https://api.thingspeak.com/update?api_key=D2SHDYLUTSW1PFRW&field1=%d\r\n\0", fieldValue);
 8002b40:	88fb      	ldrh	r3, [r7, #6]
 8002b42:	f107 000c 	add.w	r0, r7, #12
 8002b46:	4a16      	ldr	r2, [pc, #88]	@ (8002ba0 <sendMessage_http_field1+0xb0>)
 8002b48:	2164      	movs	r1, #100	@ 0x64
 8002b4a:	f000 f925 	bl	8002d98 <sniprintf>
    sendStringUARTx(USART3, url);
 8002b4e:	f107 030c 	add.w	r3, r7, #12
 8002b52:	4619      	mov	r1, r3
 8002b54:	480c      	ldr	r0, [pc, #48]	@ (8002b88 <sendMessage_http_field1+0x98>)
 8002b56:	f7fe f9f3 	bl	8000f40 <sendStringUARTx>
    delay(200000);
 8002b5a:	480c      	ldr	r0, [pc, #48]	@ (8002b8c <sendMessage_http_field1+0x9c>)
 8002b5c:	f7ff ff66 	bl	8002a2c <delay>
    sendStringUARTx(USART3, "AT+QHTTPGET=15\r\n\0");
 8002b60:	4910      	ldr	r1, [pc, #64]	@ (8002ba4 <sendMessage_http_field1+0xb4>)
 8002b62:	4809      	ldr	r0, [pc, #36]	@ (8002b88 <sendMessage_http_field1+0x98>)
 8002b64:	f7fe f9ec 	bl	8000f40 <sendStringUARTx>
    delay(200000);
 8002b68:	4808      	ldr	r0, [pc, #32]	@ (8002b8c <sendMessage_http_field1+0x9c>)
 8002b6a:	f7ff ff5f 	bl	8002a2c <delay>
    sendStringUARTx(USART3, "AT+QHTTPGET=15\r\n\0");
 8002b6e:	490d      	ldr	r1, [pc, #52]	@ (8002ba4 <sendMessage_http_field1+0xb4>)
 8002b70:	4805      	ldr	r0, [pc, #20]	@ (8002b88 <sendMessage_http_field1+0x98>)
 8002b72:	f7fe f9e5 	bl	8000f40 <sendStringUARTx>
    delay(200000);
 8002b76:	4805      	ldr	r0, [pc, #20]	@ (8002b8c <sendMessage_http_field1+0x9c>)
 8002b78:	f7ff ff58 	bl	8002a2c <delay>
}
 8002b7c:	bf00      	nop
 8002b7e:	3770      	adds	r7, #112	@ 0x70
 8002b80:	46bd      	mov	sp, r7
 8002b82:	bd80      	pop	{r7, pc}
 8002b84:	080038b0 	.word	0x080038b0
 8002b88:	40004800 	.word	0x40004800
 8002b8c:	00030d40 	.word	0x00030d40
 8002b90:	080038f0 	.word	0x080038f0
 8002b94:	08003900 	.word	0x08003900
 8002b98:	08003910 	.word	0x08003910
 8002b9c:	08003930 	.word	0x08003930
 8002ba0:	08003948 	.word	0x08003948
 8002ba4:	08003990 	.word	0x08003990

08002ba8 <SSD1306_Refresh>:

    Combustible = (ByteA * 100) / 255; //Formula para interpretar el nivel de combustible

}

void SSD1306_Refresh (void){
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b084      	sub	sp, #16
 8002bac:	af00      	add	r7, sp, #0
char buffer[10]; // Espacio para almacenar la representación en cadena
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, SSD1306_SETPAGE3);
 8002bae:	23b3      	movs	r3, #179	@ 0xb3
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	213c      	movs	r1, #60	@ 0x3c
 8002bb4:	4834      	ldr	r0, [pc, #208]	@ (8002c88 <SSD1306_Refresh+0xe0>)
 8002bb6:	f7fe f875 	bl	8000ca4 <I2C_Tx_2Bytes>
SSD1306_PosCom(80);
 8002bba:	2050      	movs	r0, #80	@ 0x50
 8002bbc:	f7ff fc84 	bl	80024c8 <SSD1306_PosCom>
SSD1306_WriteString("            ");
 8002bc0:	4832      	ldr	r0, [pc, #200]	@ (8002c8c <SSD1306_Refresh+0xe4>)
 8002bc2:	f7fe fb81 	bl	80012c8 <SSD1306_WriteString>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, SSD1306_SETPAGE3);
 8002bc6:	23b3      	movs	r3, #179	@ 0xb3
 8002bc8:	2200      	movs	r2, #0
 8002bca:	213c      	movs	r1, #60	@ 0x3c
 8002bcc:	482e      	ldr	r0, [pc, #184]	@ (8002c88 <SSD1306_Refresh+0xe0>)
 8002bce:	f7fe f869 	bl	8000ca4 <I2C_Tx_2Bytes>
SSD1306_PosCom(80);
 8002bd2:	2050      	movs	r0, #80	@ 0x50
 8002bd4:	f7ff fc78 	bl	80024c8 <SSD1306_PosCom>
sprintf(buffer, "%d", Vel_Km);
 8002bd8:	4b2d      	ldr	r3, [pc, #180]	@ (8002c90 <SSD1306_Refresh+0xe8>)
 8002bda:	681a      	ldr	r2, [r3, #0]
 8002bdc:	1d3b      	adds	r3, r7, #4
 8002bde:	492d      	ldr	r1, [pc, #180]	@ (8002c94 <SSD1306_Refresh+0xec>)
 8002be0:	4618      	mov	r0, r3
 8002be2:	f000 f90d 	bl	8002e00 <siprintf>
SSD1306_WriteString(buffer); // Escribe la cadena en la pantalla OLED
 8002be6:	1d3b      	adds	r3, r7, #4
 8002be8:	4618      	mov	r0, r3
 8002bea:	f7fe fb6d 	bl	80012c8 <SSD1306_WriteString>
SSD1306_WriteString(" KM");
 8002bee:	482a      	ldr	r0, [pc, #168]	@ (8002c98 <SSD1306_Refresh+0xf0>)
 8002bf0:	f7fe fb6a 	bl	80012c8 <SSD1306_WriteString>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, SSD1306_SETPAGE5);
 8002bf4:	23b5      	movs	r3, #181	@ 0xb5
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	213c      	movs	r1, #60	@ 0x3c
 8002bfa:	4823      	ldr	r0, [pc, #140]	@ (8002c88 <SSD1306_Refresh+0xe0>)
 8002bfc:	f7fe f852 	bl	8000ca4 <I2C_Tx_2Bytes>
SSD1306_PosCom(50);
 8002c00:	2032      	movs	r0, #50	@ 0x32
 8002c02:	f7ff fc61 	bl	80024c8 <SSD1306_PosCom>
SSD1306_WriteString("               ");
 8002c06:	4825      	ldr	r0, [pc, #148]	@ (8002c9c <SSD1306_Refresh+0xf4>)
 8002c08:	f7fe fb5e 	bl	80012c8 <SSD1306_WriteString>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, SSD1306_SETPAGE5);
 8002c0c:	23b5      	movs	r3, #181	@ 0xb5
 8002c0e:	2200      	movs	r2, #0
 8002c10:	213c      	movs	r1, #60	@ 0x3c
 8002c12:	481d      	ldr	r0, [pc, #116]	@ (8002c88 <SSD1306_Refresh+0xe0>)
 8002c14:	f7fe f846 	bl	8000ca4 <I2C_Tx_2Bytes>
SSD1306_PosCom(50);
 8002c18:	2032      	movs	r0, #50	@ 0x32
 8002c1a:	f7ff fc55 	bl	80024c8 <SSD1306_PosCom>
sprintf(buffer, "%d", RPM_motor);
 8002c1e:	4b20      	ldr	r3, [pc, #128]	@ (8002ca0 <SSD1306_Refresh+0xf8>)
 8002c20:	681a      	ldr	r2, [r3, #0]
 8002c22:	1d3b      	adds	r3, r7, #4
 8002c24:	491b      	ldr	r1, [pc, #108]	@ (8002c94 <SSD1306_Refresh+0xec>)
 8002c26:	4618      	mov	r0, r3
 8002c28:	f000 f8ea 	bl	8002e00 <siprintf>
SSD1306_WriteString(buffer); // Escribe la cadena en la pantalla OLED
 8002c2c:	1d3b      	adds	r3, r7, #4
 8002c2e:	4618      	mov	r0, r3
 8002c30:	f7fe fb4a 	bl	80012c8 <SSD1306_WriteString>
SSD1306_WriteString(" RPM");
 8002c34:	481b      	ldr	r0, [pc, #108]	@ (8002ca4 <SSD1306_Refresh+0xfc>)
 8002c36:	f7fe fb47 	bl	80012c8 <SSD1306_WriteString>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, SSD1306_SETPAGE7);
 8002c3a:	23b7      	movs	r3, #183	@ 0xb7
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	213c      	movs	r1, #60	@ 0x3c
 8002c40:	4811      	ldr	r0, [pc, #68]	@ (8002c88 <SSD1306_Refresh+0xe0>)
 8002c42:	f7fe f82f 	bl	8000ca4 <I2C_Tx_2Bytes>
SSD1306_PosCom(70);
 8002c46:	2046      	movs	r0, #70	@ 0x46
 8002c48:	f7ff fc3e 	bl	80024c8 <SSD1306_PosCom>
SSD1306_WriteString("              ");
 8002c4c:	4816      	ldr	r0, [pc, #88]	@ (8002ca8 <SSD1306_Refresh+0x100>)
 8002c4e:	f7fe fb3b 	bl	80012c8 <SSD1306_WriteString>
I2C_Tx_2Bytes(I2C3, AdreSSD1306, ControlbC, SSD1306_SETPAGE7);
 8002c52:	23b7      	movs	r3, #183	@ 0xb7
 8002c54:	2200      	movs	r2, #0
 8002c56:	213c      	movs	r1, #60	@ 0x3c
 8002c58:	480b      	ldr	r0, [pc, #44]	@ (8002c88 <SSD1306_Refresh+0xe0>)
 8002c5a:	f7fe f823 	bl	8000ca4 <I2C_Tx_2Bytes>
SSD1306_PosCom(70);
 8002c5e:	2046      	movs	r0, #70	@ 0x46
 8002c60:	f7ff fc32 	bl	80024c8 <SSD1306_PosCom>
sprintf(buffer, "%d", Combustible);
 8002c64:	4b11      	ldr	r3, [pc, #68]	@ (8002cac <SSD1306_Refresh+0x104>)
 8002c66:	681a      	ldr	r2, [r3, #0]
 8002c68:	1d3b      	adds	r3, r7, #4
 8002c6a:	490a      	ldr	r1, [pc, #40]	@ (8002c94 <SSD1306_Refresh+0xec>)
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	f000 f8c7 	bl	8002e00 <siprintf>
SSD1306_WriteString(buffer); // Escribe la cadena en la pantalla OLED
 8002c72:	1d3b      	adds	r3, r7, #4
 8002c74:	4618      	mov	r0, r3
 8002c76:	f7fe fb27 	bl	80012c8 <SSD1306_WriteString>
SSD1306_WriteString("  T");
 8002c7a:	480d      	ldr	r0, [pc, #52]	@ (8002cb0 <SSD1306_Refresh+0x108>)
 8002c7c:	f7fe fb24 	bl	80012c8 <SSD1306_WriteString>
}
 8002c80:	bf00      	nop
 8002c82:	3710      	adds	r7, #16
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bd80      	pop	{r7, pc}
 8002c88:	40005c00 	.word	0x40005c00
 8002c8c:	08003a90 	.word	0x08003a90
 8002c90:	200002b0 	.word	0x200002b0
 8002c94:	08003aa0 	.word	0x08003aa0
 8002c98:	08003aa4 	.word	0x08003aa4
 8002c9c:	08003aa8 	.word	0x08003aa8
 8002ca0:	200002b4 	.word	0x200002b4
 8002ca4:	08003ab8 	.word	0x08003ab8
 8002ca8:	08003ac0 	.word	0x08003ac0
 8002cac:	200002b8 	.word	0x200002b8
 8002cb0:	08003ad0 	.word	0x08003ad0

08002cb4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b086      	sub	sp, #24
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002cbc:	4a14      	ldr	r2, [pc, #80]	@ (8002d10 <_sbrk+0x5c>)
 8002cbe:	4b15      	ldr	r3, [pc, #84]	@ (8002d14 <_sbrk+0x60>)
 8002cc0:	1ad3      	subs	r3, r2, r3
 8002cc2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002cc4:	697b      	ldr	r3, [r7, #20]
 8002cc6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002cc8:	4b13      	ldr	r3, [pc, #76]	@ (8002d18 <_sbrk+0x64>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d102      	bne.n	8002cd6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002cd0:	4b11      	ldr	r3, [pc, #68]	@ (8002d18 <_sbrk+0x64>)
 8002cd2:	4a12      	ldr	r2, [pc, #72]	@ (8002d1c <_sbrk+0x68>)
 8002cd4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002cd6:	4b10      	ldr	r3, [pc, #64]	@ (8002d18 <_sbrk+0x64>)
 8002cd8:	681a      	ldr	r2, [r3, #0]
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	4413      	add	r3, r2
 8002cde:	693a      	ldr	r2, [r7, #16]
 8002ce0:	429a      	cmp	r2, r3
 8002ce2:	d207      	bcs.n	8002cf4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002ce4:	f000 f8ac 	bl	8002e40 <__errno>
 8002ce8:	4603      	mov	r3, r0
 8002cea:	220c      	movs	r2, #12
 8002cec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002cee:	f04f 33ff 	mov.w	r3, #4294967295
 8002cf2:	e009      	b.n	8002d08 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002cf4:	4b08      	ldr	r3, [pc, #32]	@ (8002d18 <_sbrk+0x64>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002cfa:	4b07      	ldr	r3, [pc, #28]	@ (8002d18 <_sbrk+0x64>)
 8002cfc:	681a      	ldr	r2, [r3, #0]
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	4413      	add	r3, r2
 8002d02:	4a05      	ldr	r2, [pc, #20]	@ (8002d18 <_sbrk+0x64>)
 8002d04:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002d06:	68fb      	ldr	r3, [r7, #12]
}
 8002d08:	4618      	mov	r0, r3
 8002d0a:	3718      	adds	r7, #24
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	bd80      	pop	{r7, pc}
 8002d10:	20028000 	.word	0x20028000
 8002d14:	00000400 	.word	0x00000400
 8002d18:	200002cc 	.word	0x200002cc
 8002d1c:	20000418 	.word	0x20000418

08002d20 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002d20:	b480      	push	{r7}
 8002d22:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002d24:	4b06      	ldr	r3, [pc, #24]	@ (8002d40 <SystemInit+0x20>)
 8002d26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d2a:	4a05      	ldr	r2, [pc, #20]	@ (8002d40 <SystemInit+0x20>)
 8002d2c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002d30:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002d34:	bf00      	nop
 8002d36:	46bd      	mov	sp, r7
 8002d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3c:	4770      	bx	lr
 8002d3e:	bf00      	nop
 8002d40:	e000ed00 	.word	0xe000ed00

08002d44 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002d44:	480d      	ldr	r0, [pc, #52]	@ (8002d7c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002d46:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002d48:	f7ff ffea 	bl	8002d20 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002d4c:	480c      	ldr	r0, [pc, #48]	@ (8002d80 <LoopForever+0x6>)
  ldr r1, =_edata
 8002d4e:	490d      	ldr	r1, [pc, #52]	@ (8002d84 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002d50:	4a0d      	ldr	r2, [pc, #52]	@ (8002d88 <LoopForever+0xe>)
  movs r3, #0
 8002d52:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d54:	e002      	b.n	8002d5c <LoopCopyDataInit>

08002d56 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d56:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d58:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d5a:	3304      	adds	r3, #4

08002d5c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d5c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d5e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d60:	d3f9      	bcc.n	8002d56 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d62:	4a0a      	ldr	r2, [pc, #40]	@ (8002d8c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002d64:	4c0a      	ldr	r4, [pc, #40]	@ (8002d90 <LoopForever+0x16>)
  movs r3, #0
 8002d66:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d68:	e001      	b.n	8002d6e <LoopFillZerobss>

08002d6a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d6a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d6c:	3204      	adds	r2, #4

08002d6e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d6e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d70:	d3fb      	bcc.n	8002d6a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002d72:	f000 f86b 	bl	8002e4c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002d76:	f7ff fbc9 	bl	800250c <main>

08002d7a <LoopForever>:

LoopForever:
  b LoopForever
 8002d7a:	e7fe      	b.n	8002d7a <LoopForever>
  ldr   r0, =_estack
 8002d7c:	20028000 	.word	0x20028000
  ldr r0, =_sdata
 8002d80:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d84:	20000050 	.word	0x20000050
  ldr r2, =_sidata
 8002d88:	08003b18 	.word	0x08003b18
  ldr r2, =_sbss
 8002d8c:	20000050 	.word	0x20000050
  ldr r4, =_ebss
 8002d90:	20000418 	.word	0x20000418

08002d94 <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002d94:	e7fe      	b.n	8002d94 <ADC1_IRQHandler>
	...

08002d98 <sniprintf>:
 8002d98:	b40c      	push	{r2, r3}
 8002d9a:	b530      	push	{r4, r5, lr}
 8002d9c:	4b17      	ldr	r3, [pc, #92]	@ (8002dfc <sniprintf+0x64>)
 8002d9e:	1e0c      	subs	r4, r1, #0
 8002da0:	681d      	ldr	r5, [r3, #0]
 8002da2:	b09d      	sub	sp, #116	@ 0x74
 8002da4:	da08      	bge.n	8002db8 <sniprintf+0x20>
 8002da6:	238b      	movs	r3, #139	@ 0x8b
 8002da8:	602b      	str	r3, [r5, #0]
 8002daa:	f04f 30ff 	mov.w	r0, #4294967295
 8002dae:	b01d      	add	sp, #116	@ 0x74
 8002db0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002db4:	b002      	add	sp, #8
 8002db6:	4770      	bx	lr
 8002db8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8002dbc:	f8ad 3014 	strh.w	r3, [sp, #20]
 8002dc0:	bf14      	ite	ne
 8002dc2:	f104 33ff 	addne.w	r3, r4, #4294967295
 8002dc6:	4623      	moveq	r3, r4
 8002dc8:	9304      	str	r3, [sp, #16]
 8002dca:	9307      	str	r3, [sp, #28]
 8002dcc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002dd0:	9002      	str	r0, [sp, #8]
 8002dd2:	9006      	str	r0, [sp, #24]
 8002dd4:	f8ad 3016 	strh.w	r3, [sp, #22]
 8002dd8:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8002dda:	ab21      	add	r3, sp, #132	@ 0x84
 8002ddc:	a902      	add	r1, sp, #8
 8002dde:	4628      	mov	r0, r5
 8002de0:	9301      	str	r3, [sp, #4]
 8002de2:	f000 f9ad 	bl	8003140 <_svfiprintf_r>
 8002de6:	1c43      	adds	r3, r0, #1
 8002de8:	bfbc      	itt	lt
 8002dea:	238b      	movlt	r3, #139	@ 0x8b
 8002dec:	602b      	strlt	r3, [r5, #0]
 8002dee:	2c00      	cmp	r4, #0
 8002df0:	d0dd      	beq.n	8002dae <sniprintf+0x16>
 8002df2:	9b02      	ldr	r3, [sp, #8]
 8002df4:	2200      	movs	r2, #0
 8002df6:	701a      	strb	r2, [r3, #0]
 8002df8:	e7d9      	b.n	8002dae <sniprintf+0x16>
 8002dfa:	bf00      	nop
 8002dfc:	20000000 	.word	0x20000000

08002e00 <siprintf>:
 8002e00:	b40e      	push	{r1, r2, r3}
 8002e02:	b500      	push	{lr}
 8002e04:	b09c      	sub	sp, #112	@ 0x70
 8002e06:	ab1d      	add	r3, sp, #116	@ 0x74
 8002e08:	9002      	str	r0, [sp, #8]
 8002e0a:	9006      	str	r0, [sp, #24]
 8002e0c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8002e10:	4809      	ldr	r0, [pc, #36]	@ (8002e38 <siprintf+0x38>)
 8002e12:	9107      	str	r1, [sp, #28]
 8002e14:	9104      	str	r1, [sp, #16]
 8002e16:	4909      	ldr	r1, [pc, #36]	@ (8002e3c <siprintf+0x3c>)
 8002e18:	f853 2b04 	ldr.w	r2, [r3], #4
 8002e1c:	9105      	str	r1, [sp, #20]
 8002e1e:	6800      	ldr	r0, [r0, #0]
 8002e20:	9301      	str	r3, [sp, #4]
 8002e22:	a902      	add	r1, sp, #8
 8002e24:	f000 f98c 	bl	8003140 <_svfiprintf_r>
 8002e28:	9b02      	ldr	r3, [sp, #8]
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	701a      	strb	r2, [r3, #0]
 8002e2e:	b01c      	add	sp, #112	@ 0x70
 8002e30:	f85d eb04 	ldr.w	lr, [sp], #4
 8002e34:	b003      	add	sp, #12
 8002e36:	4770      	bx	lr
 8002e38:	20000000 	.word	0x20000000
 8002e3c:	ffff0208 	.word	0xffff0208

08002e40 <__errno>:
 8002e40:	4b01      	ldr	r3, [pc, #4]	@ (8002e48 <__errno+0x8>)
 8002e42:	6818      	ldr	r0, [r3, #0]
 8002e44:	4770      	bx	lr
 8002e46:	bf00      	nop
 8002e48:	20000000 	.word	0x20000000

08002e4c <__libc_init_array>:
 8002e4c:	b570      	push	{r4, r5, r6, lr}
 8002e4e:	4d0d      	ldr	r5, [pc, #52]	@ (8002e84 <__libc_init_array+0x38>)
 8002e50:	4c0d      	ldr	r4, [pc, #52]	@ (8002e88 <__libc_init_array+0x3c>)
 8002e52:	1b64      	subs	r4, r4, r5
 8002e54:	10a4      	asrs	r4, r4, #2
 8002e56:	2600      	movs	r6, #0
 8002e58:	42a6      	cmp	r6, r4
 8002e5a:	d109      	bne.n	8002e70 <__libc_init_array+0x24>
 8002e5c:	4d0b      	ldr	r5, [pc, #44]	@ (8002e8c <__libc_init_array+0x40>)
 8002e5e:	4c0c      	ldr	r4, [pc, #48]	@ (8002e90 <__libc_init_array+0x44>)
 8002e60:	f000 fc66 	bl	8003730 <_init>
 8002e64:	1b64      	subs	r4, r4, r5
 8002e66:	10a4      	asrs	r4, r4, #2
 8002e68:	2600      	movs	r6, #0
 8002e6a:	42a6      	cmp	r6, r4
 8002e6c:	d105      	bne.n	8002e7a <__libc_init_array+0x2e>
 8002e6e:	bd70      	pop	{r4, r5, r6, pc}
 8002e70:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e74:	4798      	blx	r3
 8002e76:	3601      	adds	r6, #1
 8002e78:	e7ee      	b.n	8002e58 <__libc_init_array+0xc>
 8002e7a:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e7e:	4798      	blx	r3
 8002e80:	3601      	adds	r6, #1
 8002e82:	e7f2      	b.n	8002e6a <__libc_init_array+0x1e>
 8002e84:	08003b10 	.word	0x08003b10
 8002e88:	08003b10 	.word	0x08003b10
 8002e8c:	08003b10 	.word	0x08003b10
 8002e90:	08003b14 	.word	0x08003b14

08002e94 <__retarget_lock_acquire_recursive>:
 8002e94:	4770      	bx	lr

08002e96 <__retarget_lock_release_recursive>:
 8002e96:	4770      	bx	lr

08002e98 <_free_r>:
 8002e98:	b538      	push	{r3, r4, r5, lr}
 8002e9a:	4605      	mov	r5, r0
 8002e9c:	2900      	cmp	r1, #0
 8002e9e:	d041      	beq.n	8002f24 <_free_r+0x8c>
 8002ea0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002ea4:	1f0c      	subs	r4, r1, #4
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	bfb8      	it	lt
 8002eaa:	18e4      	addlt	r4, r4, r3
 8002eac:	f000 f8e0 	bl	8003070 <__malloc_lock>
 8002eb0:	4a1d      	ldr	r2, [pc, #116]	@ (8002f28 <_free_r+0x90>)
 8002eb2:	6813      	ldr	r3, [r2, #0]
 8002eb4:	b933      	cbnz	r3, 8002ec4 <_free_r+0x2c>
 8002eb6:	6063      	str	r3, [r4, #4]
 8002eb8:	6014      	str	r4, [r2, #0]
 8002eba:	4628      	mov	r0, r5
 8002ebc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002ec0:	f000 b8dc 	b.w	800307c <__malloc_unlock>
 8002ec4:	42a3      	cmp	r3, r4
 8002ec6:	d908      	bls.n	8002eda <_free_r+0x42>
 8002ec8:	6820      	ldr	r0, [r4, #0]
 8002eca:	1821      	adds	r1, r4, r0
 8002ecc:	428b      	cmp	r3, r1
 8002ece:	bf01      	itttt	eq
 8002ed0:	6819      	ldreq	r1, [r3, #0]
 8002ed2:	685b      	ldreq	r3, [r3, #4]
 8002ed4:	1809      	addeq	r1, r1, r0
 8002ed6:	6021      	streq	r1, [r4, #0]
 8002ed8:	e7ed      	b.n	8002eb6 <_free_r+0x1e>
 8002eda:	461a      	mov	r2, r3
 8002edc:	685b      	ldr	r3, [r3, #4]
 8002ede:	b10b      	cbz	r3, 8002ee4 <_free_r+0x4c>
 8002ee0:	42a3      	cmp	r3, r4
 8002ee2:	d9fa      	bls.n	8002eda <_free_r+0x42>
 8002ee4:	6811      	ldr	r1, [r2, #0]
 8002ee6:	1850      	adds	r0, r2, r1
 8002ee8:	42a0      	cmp	r0, r4
 8002eea:	d10b      	bne.n	8002f04 <_free_r+0x6c>
 8002eec:	6820      	ldr	r0, [r4, #0]
 8002eee:	4401      	add	r1, r0
 8002ef0:	1850      	adds	r0, r2, r1
 8002ef2:	4283      	cmp	r3, r0
 8002ef4:	6011      	str	r1, [r2, #0]
 8002ef6:	d1e0      	bne.n	8002eba <_free_r+0x22>
 8002ef8:	6818      	ldr	r0, [r3, #0]
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	6053      	str	r3, [r2, #4]
 8002efe:	4408      	add	r0, r1
 8002f00:	6010      	str	r0, [r2, #0]
 8002f02:	e7da      	b.n	8002eba <_free_r+0x22>
 8002f04:	d902      	bls.n	8002f0c <_free_r+0x74>
 8002f06:	230c      	movs	r3, #12
 8002f08:	602b      	str	r3, [r5, #0]
 8002f0a:	e7d6      	b.n	8002eba <_free_r+0x22>
 8002f0c:	6820      	ldr	r0, [r4, #0]
 8002f0e:	1821      	adds	r1, r4, r0
 8002f10:	428b      	cmp	r3, r1
 8002f12:	bf04      	itt	eq
 8002f14:	6819      	ldreq	r1, [r3, #0]
 8002f16:	685b      	ldreq	r3, [r3, #4]
 8002f18:	6063      	str	r3, [r4, #4]
 8002f1a:	bf04      	itt	eq
 8002f1c:	1809      	addeq	r1, r1, r0
 8002f1e:	6021      	streq	r1, [r4, #0]
 8002f20:	6054      	str	r4, [r2, #4]
 8002f22:	e7ca      	b.n	8002eba <_free_r+0x22>
 8002f24:	bd38      	pop	{r3, r4, r5, pc}
 8002f26:	bf00      	nop
 8002f28:	20000414 	.word	0x20000414

08002f2c <sbrk_aligned>:
 8002f2c:	b570      	push	{r4, r5, r6, lr}
 8002f2e:	4e0f      	ldr	r6, [pc, #60]	@ (8002f6c <sbrk_aligned+0x40>)
 8002f30:	460c      	mov	r4, r1
 8002f32:	6831      	ldr	r1, [r6, #0]
 8002f34:	4605      	mov	r5, r0
 8002f36:	b911      	cbnz	r1, 8002f3e <sbrk_aligned+0x12>
 8002f38:	f000 fba6 	bl	8003688 <_sbrk_r>
 8002f3c:	6030      	str	r0, [r6, #0]
 8002f3e:	4621      	mov	r1, r4
 8002f40:	4628      	mov	r0, r5
 8002f42:	f000 fba1 	bl	8003688 <_sbrk_r>
 8002f46:	1c43      	adds	r3, r0, #1
 8002f48:	d103      	bne.n	8002f52 <sbrk_aligned+0x26>
 8002f4a:	f04f 34ff 	mov.w	r4, #4294967295
 8002f4e:	4620      	mov	r0, r4
 8002f50:	bd70      	pop	{r4, r5, r6, pc}
 8002f52:	1cc4      	adds	r4, r0, #3
 8002f54:	f024 0403 	bic.w	r4, r4, #3
 8002f58:	42a0      	cmp	r0, r4
 8002f5a:	d0f8      	beq.n	8002f4e <sbrk_aligned+0x22>
 8002f5c:	1a21      	subs	r1, r4, r0
 8002f5e:	4628      	mov	r0, r5
 8002f60:	f000 fb92 	bl	8003688 <_sbrk_r>
 8002f64:	3001      	adds	r0, #1
 8002f66:	d1f2      	bne.n	8002f4e <sbrk_aligned+0x22>
 8002f68:	e7ef      	b.n	8002f4a <sbrk_aligned+0x1e>
 8002f6a:	bf00      	nop
 8002f6c:	20000410 	.word	0x20000410

08002f70 <_malloc_r>:
 8002f70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002f74:	1ccd      	adds	r5, r1, #3
 8002f76:	f025 0503 	bic.w	r5, r5, #3
 8002f7a:	3508      	adds	r5, #8
 8002f7c:	2d0c      	cmp	r5, #12
 8002f7e:	bf38      	it	cc
 8002f80:	250c      	movcc	r5, #12
 8002f82:	2d00      	cmp	r5, #0
 8002f84:	4606      	mov	r6, r0
 8002f86:	db01      	blt.n	8002f8c <_malloc_r+0x1c>
 8002f88:	42a9      	cmp	r1, r5
 8002f8a:	d904      	bls.n	8002f96 <_malloc_r+0x26>
 8002f8c:	230c      	movs	r3, #12
 8002f8e:	6033      	str	r3, [r6, #0]
 8002f90:	2000      	movs	r0, #0
 8002f92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002f96:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800306c <_malloc_r+0xfc>
 8002f9a:	f000 f869 	bl	8003070 <__malloc_lock>
 8002f9e:	f8d8 3000 	ldr.w	r3, [r8]
 8002fa2:	461c      	mov	r4, r3
 8002fa4:	bb44      	cbnz	r4, 8002ff8 <_malloc_r+0x88>
 8002fa6:	4629      	mov	r1, r5
 8002fa8:	4630      	mov	r0, r6
 8002faa:	f7ff ffbf 	bl	8002f2c <sbrk_aligned>
 8002fae:	1c43      	adds	r3, r0, #1
 8002fb0:	4604      	mov	r4, r0
 8002fb2:	d158      	bne.n	8003066 <_malloc_r+0xf6>
 8002fb4:	f8d8 4000 	ldr.w	r4, [r8]
 8002fb8:	4627      	mov	r7, r4
 8002fba:	2f00      	cmp	r7, #0
 8002fbc:	d143      	bne.n	8003046 <_malloc_r+0xd6>
 8002fbe:	2c00      	cmp	r4, #0
 8002fc0:	d04b      	beq.n	800305a <_malloc_r+0xea>
 8002fc2:	6823      	ldr	r3, [r4, #0]
 8002fc4:	4639      	mov	r1, r7
 8002fc6:	4630      	mov	r0, r6
 8002fc8:	eb04 0903 	add.w	r9, r4, r3
 8002fcc:	f000 fb5c 	bl	8003688 <_sbrk_r>
 8002fd0:	4581      	cmp	r9, r0
 8002fd2:	d142      	bne.n	800305a <_malloc_r+0xea>
 8002fd4:	6821      	ldr	r1, [r4, #0]
 8002fd6:	1a6d      	subs	r5, r5, r1
 8002fd8:	4629      	mov	r1, r5
 8002fda:	4630      	mov	r0, r6
 8002fdc:	f7ff ffa6 	bl	8002f2c <sbrk_aligned>
 8002fe0:	3001      	adds	r0, #1
 8002fe2:	d03a      	beq.n	800305a <_malloc_r+0xea>
 8002fe4:	6823      	ldr	r3, [r4, #0]
 8002fe6:	442b      	add	r3, r5
 8002fe8:	6023      	str	r3, [r4, #0]
 8002fea:	f8d8 3000 	ldr.w	r3, [r8]
 8002fee:	685a      	ldr	r2, [r3, #4]
 8002ff0:	bb62      	cbnz	r2, 800304c <_malloc_r+0xdc>
 8002ff2:	f8c8 7000 	str.w	r7, [r8]
 8002ff6:	e00f      	b.n	8003018 <_malloc_r+0xa8>
 8002ff8:	6822      	ldr	r2, [r4, #0]
 8002ffa:	1b52      	subs	r2, r2, r5
 8002ffc:	d420      	bmi.n	8003040 <_malloc_r+0xd0>
 8002ffe:	2a0b      	cmp	r2, #11
 8003000:	d917      	bls.n	8003032 <_malloc_r+0xc2>
 8003002:	1961      	adds	r1, r4, r5
 8003004:	42a3      	cmp	r3, r4
 8003006:	6025      	str	r5, [r4, #0]
 8003008:	bf18      	it	ne
 800300a:	6059      	strne	r1, [r3, #4]
 800300c:	6863      	ldr	r3, [r4, #4]
 800300e:	bf08      	it	eq
 8003010:	f8c8 1000 	streq.w	r1, [r8]
 8003014:	5162      	str	r2, [r4, r5]
 8003016:	604b      	str	r3, [r1, #4]
 8003018:	4630      	mov	r0, r6
 800301a:	f000 f82f 	bl	800307c <__malloc_unlock>
 800301e:	f104 000b 	add.w	r0, r4, #11
 8003022:	1d23      	adds	r3, r4, #4
 8003024:	f020 0007 	bic.w	r0, r0, #7
 8003028:	1ac2      	subs	r2, r0, r3
 800302a:	bf1c      	itt	ne
 800302c:	1a1b      	subne	r3, r3, r0
 800302e:	50a3      	strne	r3, [r4, r2]
 8003030:	e7af      	b.n	8002f92 <_malloc_r+0x22>
 8003032:	6862      	ldr	r2, [r4, #4]
 8003034:	42a3      	cmp	r3, r4
 8003036:	bf0c      	ite	eq
 8003038:	f8c8 2000 	streq.w	r2, [r8]
 800303c:	605a      	strne	r2, [r3, #4]
 800303e:	e7eb      	b.n	8003018 <_malloc_r+0xa8>
 8003040:	4623      	mov	r3, r4
 8003042:	6864      	ldr	r4, [r4, #4]
 8003044:	e7ae      	b.n	8002fa4 <_malloc_r+0x34>
 8003046:	463c      	mov	r4, r7
 8003048:	687f      	ldr	r7, [r7, #4]
 800304a:	e7b6      	b.n	8002fba <_malloc_r+0x4a>
 800304c:	461a      	mov	r2, r3
 800304e:	685b      	ldr	r3, [r3, #4]
 8003050:	42a3      	cmp	r3, r4
 8003052:	d1fb      	bne.n	800304c <_malloc_r+0xdc>
 8003054:	2300      	movs	r3, #0
 8003056:	6053      	str	r3, [r2, #4]
 8003058:	e7de      	b.n	8003018 <_malloc_r+0xa8>
 800305a:	230c      	movs	r3, #12
 800305c:	6033      	str	r3, [r6, #0]
 800305e:	4630      	mov	r0, r6
 8003060:	f000 f80c 	bl	800307c <__malloc_unlock>
 8003064:	e794      	b.n	8002f90 <_malloc_r+0x20>
 8003066:	6005      	str	r5, [r0, #0]
 8003068:	e7d6      	b.n	8003018 <_malloc_r+0xa8>
 800306a:	bf00      	nop
 800306c:	20000414 	.word	0x20000414

08003070 <__malloc_lock>:
 8003070:	4801      	ldr	r0, [pc, #4]	@ (8003078 <__malloc_lock+0x8>)
 8003072:	f7ff bf0f 	b.w	8002e94 <__retarget_lock_acquire_recursive>
 8003076:	bf00      	nop
 8003078:	2000040c 	.word	0x2000040c

0800307c <__malloc_unlock>:
 800307c:	4801      	ldr	r0, [pc, #4]	@ (8003084 <__malloc_unlock+0x8>)
 800307e:	f7ff bf0a 	b.w	8002e96 <__retarget_lock_release_recursive>
 8003082:	bf00      	nop
 8003084:	2000040c 	.word	0x2000040c

08003088 <__ssputs_r>:
 8003088:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800308c:	688e      	ldr	r6, [r1, #8]
 800308e:	461f      	mov	r7, r3
 8003090:	42be      	cmp	r6, r7
 8003092:	680b      	ldr	r3, [r1, #0]
 8003094:	4682      	mov	sl, r0
 8003096:	460c      	mov	r4, r1
 8003098:	4690      	mov	r8, r2
 800309a:	d82d      	bhi.n	80030f8 <__ssputs_r+0x70>
 800309c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80030a0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80030a4:	d026      	beq.n	80030f4 <__ssputs_r+0x6c>
 80030a6:	6965      	ldr	r5, [r4, #20]
 80030a8:	6909      	ldr	r1, [r1, #16]
 80030aa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80030ae:	eba3 0901 	sub.w	r9, r3, r1
 80030b2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80030b6:	1c7b      	adds	r3, r7, #1
 80030b8:	444b      	add	r3, r9
 80030ba:	106d      	asrs	r5, r5, #1
 80030bc:	429d      	cmp	r5, r3
 80030be:	bf38      	it	cc
 80030c0:	461d      	movcc	r5, r3
 80030c2:	0553      	lsls	r3, r2, #21
 80030c4:	d527      	bpl.n	8003116 <__ssputs_r+0x8e>
 80030c6:	4629      	mov	r1, r5
 80030c8:	f7ff ff52 	bl	8002f70 <_malloc_r>
 80030cc:	4606      	mov	r6, r0
 80030ce:	b360      	cbz	r0, 800312a <__ssputs_r+0xa2>
 80030d0:	6921      	ldr	r1, [r4, #16]
 80030d2:	464a      	mov	r2, r9
 80030d4:	f000 fae8 	bl	80036a8 <memcpy>
 80030d8:	89a3      	ldrh	r3, [r4, #12]
 80030da:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80030de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80030e2:	81a3      	strh	r3, [r4, #12]
 80030e4:	6126      	str	r6, [r4, #16]
 80030e6:	6165      	str	r5, [r4, #20]
 80030e8:	444e      	add	r6, r9
 80030ea:	eba5 0509 	sub.w	r5, r5, r9
 80030ee:	6026      	str	r6, [r4, #0]
 80030f0:	60a5      	str	r5, [r4, #8]
 80030f2:	463e      	mov	r6, r7
 80030f4:	42be      	cmp	r6, r7
 80030f6:	d900      	bls.n	80030fa <__ssputs_r+0x72>
 80030f8:	463e      	mov	r6, r7
 80030fa:	6820      	ldr	r0, [r4, #0]
 80030fc:	4632      	mov	r2, r6
 80030fe:	4641      	mov	r1, r8
 8003100:	f000 faa8 	bl	8003654 <memmove>
 8003104:	68a3      	ldr	r3, [r4, #8]
 8003106:	1b9b      	subs	r3, r3, r6
 8003108:	60a3      	str	r3, [r4, #8]
 800310a:	6823      	ldr	r3, [r4, #0]
 800310c:	4433      	add	r3, r6
 800310e:	6023      	str	r3, [r4, #0]
 8003110:	2000      	movs	r0, #0
 8003112:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003116:	462a      	mov	r2, r5
 8003118:	f000 fad4 	bl	80036c4 <_realloc_r>
 800311c:	4606      	mov	r6, r0
 800311e:	2800      	cmp	r0, #0
 8003120:	d1e0      	bne.n	80030e4 <__ssputs_r+0x5c>
 8003122:	6921      	ldr	r1, [r4, #16]
 8003124:	4650      	mov	r0, sl
 8003126:	f7ff feb7 	bl	8002e98 <_free_r>
 800312a:	230c      	movs	r3, #12
 800312c:	f8ca 3000 	str.w	r3, [sl]
 8003130:	89a3      	ldrh	r3, [r4, #12]
 8003132:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003136:	81a3      	strh	r3, [r4, #12]
 8003138:	f04f 30ff 	mov.w	r0, #4294967295
 800313c:	e7e9      	b.n	8003112 <__ssputs_r+0x8a>
	...

08003140 <_svfiprintf_r>:
 8003140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003144:	4698      	mov	r8, r3
 8003146:	898b      	ldrh	r3, [r1, #12]
 8003148:	061b      	lsls	r3, r3, #24
 800314a:	b09d      	sub	sp, #116	@ 0x74
 800314c:	4607      	mov	r7, r0
 800314e:	460d      	mov	r5, r1
 8003150:	4614      	mov	r4, r2
 8003152:	d510      	bpl.n	8003176 <_svfiprintf_r+0x36>
 8003154:	690b      	ldr	r3, [r1, #16]
 8003156:	b973      	cbnz	r3, 8003176 <_svfiprintf_r+0x36>
 8003158:	2140      	movs	r1, #64	@ 0x40
 800315a:	f7ff ff09 	bl	8002f70 <_malloc_r>
 800315e:	6028      	str	r0, [r5, #0]
 8003160:	6128      	str	r0, [r5, #16]
 8003162:	b930      	cbnz	r0, 8003172 <_svfiprintf_r+0x32>
 8003164:	230c      	movs	r3, #12
 8003166:	603b      	str	r3, [r7, #0]
 8003168:	f04f 30ff 	mov.w	r0, #4294967295
 800316c:	b01d      	add	sp, #116	@ 0x74
 800316e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003172:	2340      	movs	r3, #64	@ 0x40
 8003174:	616b      	str	r3, [r5, #20]
 8003176:	2300      	movs	r3, #0
 8003178:	9309      	str	r3, [sp, #36]	@ 0x24
 800317a:	2320      	movs	r3, #32
 800317c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003180:	f8cd 800c 	str.w	r8, [sp, #12]
 8003184:	2330      	movs	r3, #48	@ 0x30
 8003186:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8003324 <_svfiprintf_r+0x1e4>
 800318a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800318e:	f04f 0901 	mov.w	r9, #1
 8003192:	4623      	mov	r3, r4
 8003194:	469a      	mov	sl, r3
 8003196:	f813 2b01 	ldrb.w	r2, [r3], #1
 800319a:	b10a      	cbz	r2, 80031a0 <_svfiprintf_r+0x60>
 800319c:	2a25      	cmp	r2, #37	@ 0x25
 800319e:	d1f9      	bne.n	8003194 <_svfiprintf_r+0x54>
 80031a0:	ebba 0b04 	subs.w	fp, sl, r4
 80031a4:	d00b      	beq.n	80031be <_svfiprintf_r+0x7e>
 80031a6:	465b      	mov	r3, fp
 80031a8:	4622      	mov	r2, r4
 80031aa:	4629      	mov	r1, r5
 80031ac:	4638      	mov	r0, r7
 80031ae:	f7ff ff6b 	bl	8003088 <__ssputs_r>
 80031b2:	3001      	adds	r0, #1
 80031b4:	f000 80a7 	beq.w	8003306 <_svfiprintf_r+0x1c6>
 80031b8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80031ba:	445a      	add	r2, fp
 80031bc:	9209      	str	r2, [sp, #36]	@ 0x24
 80031be:	f89a 3000 	ldrb.w	r3, [sl]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	f000 809f 	beq.w	8003306 <_svfiprintf_r+0x1c6>
 80031c8:	2300      	movs	r3, #0
 80031ca:	f04f 32ff 	mov.w	r2, #4294967295
 80031ce:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80031d2:	f10a 0a01 	add.w	sl, sl, #1
 80031d6:	9304      	str	r3, [sp, #16]
 80031d8:	9307      	str	r3, [sp, #28]
 80031da:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80031de:	931a      	str	r3, [sp, #104]	@ 0x68
 80031e0:	4654      	mov	r4, sl
 80031e2:	2205      	movs	r2, #5
 80031e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80031e8:	484e      	ldr	r0, [pc, #312]	@ (8003324 <_svfiprintf_r+0x1e4>)
 80031ea:	f7fc fff9 	bl	80001e0 <memchr>
 80031ee:	9a04      	ldr	r2, [sp, #16]
 80031f0:	b9d8      	cbnz	r0, 800322a <_svfiprintf_r+0xea>
 80031f2:	06d0      	lsls	r0, r2, #27
 80031f4:	bf44      	itt	mi
 80031f6:	2320      	movmi	r3, #32
 80031f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80031fc:	0711      	lsls	r1, r2, #28
 80031fe:	bf44      	itt	mi
 8003200:	232b      	movmi	r3, #43	@ 0x2b
 8003202:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003206:	f89a 3000 	ldrb.w	r3, [sl]
 800320a:	2b2a      	cmp	r3, #42	@ 0x2a
 800320c:	d015      	beq.n	800323a <_svfiprintf_r+0xfa>
 800320e:	9a07      	ldr	r2, [sp, #28]
 8003210:	4654      	mov	r4, sl
 8003212:	2000      	movs	r0, #0
 8003214:	f04f 0c0a 	mov.w	ip, #10
 8003218:	4621      	mov	r1, r4
 800321a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800321e:	3b30      	subs	r3, #48	@ 0x30
 8003220:	2b09      	cmp	r3, #9
 8003222:	d94b      	bls.n	80032bc <_svfiprintf_r+0x17c>
 8003224:	b1b0      	cbz	r0, 8003254 <_svfiprintf_r+0x114>
 8003226:	9207      	str	r2, [sp, #28]
 8003228:	e014      	b.n	8003254 <_svfiprintf_r+0x114>
 800322a:	eba0 0308 	sub.w	r3, r0, r8
 800322e:	fa09 f303 	lsl.w	r3, r9, r3
 8003232:	4313      	orrs	r3, r2
 8003234:	9304      	str	r3, [sp, #16]
 8003236:	46a2      	mov	sl, r4
 8003238:	e7d2      	b.n	80031e0 <_svfiprintf_r+0xa0>
 800323a:	9b03      	ldr	r3, [sp, #12]
 800323c:	1d19      	adds	r1, r3, #4
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	9103      	str	r1, [sp, #12]
 8003242:	2b00      	cmp	r3, #0
 8003244:	bfbb      	ittet	lt
 8003246:	425b      	neglt	r3, r3
 8003248:	f042 0202 	orrlt.w	r2, r2, #2
 800324c:	9307      	strge	r3, [sp, #28]
 800324e:	9307      	strlt	r3, [sp, #28]
 8003250:	bfb8      	it	lt
 8003252:	9204      	strlt	r2, [sp, #16]
 8003254:	7823      	ldrb	r3, [r4, #0]
 8003256:	2b2e      	cmp	r3, #46	@ 0x2e
 8003258:	d10a      	bne.n	8003270 <_svfiprintf_r+0x130>
 800325a:	7863      	ldrb	r3, [r4, #1]
 800325c:	2b2a      	cmp	r3, #42	@ 0x2a
 800325e:	d132      	bne.n	80032c6 <_svfiprintf_r+0x186>
 8003260:	9b03      	ldr	r3, [sp, #12]
 8003262:	1d1a      	adds	r2, r3, #4
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	9203      	str	r2, [sp, #12]
 8003268:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800326c:	3402      	adds	r4, #2
 800326e:	9305      	str	r3, [sp, #20]
 8003270:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8003334 <_svfiprintf_r+0x1f4>
 8003274:	7821      	ldrb	r1, [r4, #0]
 8003276:	2203      	movs	r2, #3
 8003278:	4650      	mov	r0, sl
 800327a:	f7fc ffb1 	bl	80001e0 <memchr>
 800327e:	b138      	cbz	r0, 8003290 <_svfiprintf_r+0x150>
 8003280:	9b04      	ldr	r3, [sp, #16]
 8003282:	eba0 000a 	sub.w	r0, r0, sl
 8003286:	2240      	movs	r2, #64	@ 0x40
 8003288:	4082      	lsls	r2, r0
 800328a:	4313      	orrs	r3, r2
 800328c:	3401      	adds	r4, #1
 800328e:	9304      	str	r3, [sp, #16]
 8003290:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003294:	4824      	ldr	r0, [pc, #144]	@ (8003328 <_svfiprintf_r+0x1e8>)
 8003296:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800329a:	2206      	movs	r2, #6
 800329c:	f7fc ffa0 	bl	80001e0 <memchr>
 80032a0:	2800      	cmp	r0, #0
 80032a2:	d036      	beq.n	8003312 <_svfiprintf_r+0x1d2>
 80032a4:	4b21      	ldr	r3, [pc, #132]	@ (800332c <_svfiprintf_r+0x1ec>)
 80032a6:	bb1b      	cbnz	r3, 80032f0 <_svfiprintf_r+0x1b0>
 80032a8:	9b03      	ldr	r3, [sp, #12]
 80032aa:	3307      	adds	r3, #7
 80032ac:	f023 0307 	bic.w	r3, r3, #7
 80032b0:	3308      	adds	r3, #8
 80032b2:	9303      	str	r3, [sp, #12]
 80032b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80032b6:	4433      	add	r3, r6
 80032b8:	9309      	str	r3, [sp, #36]	@ 0x24
 80032ba:	e76a      	b.n	8003192 <_svfiprintf_r+0x52>
 80032bc:	fb0c 3202 	mla	r2, ip, r2, r3
 80032c0:	460c      	mov	r4, r1
 80032c2:	2001      	movs	r0, #1
 80032c4:	e7a8      	b.n	8003218 <_svfiprintf_r+0xd8>
 80032c6:	2300      	movs	r3, #0
 80032c8:	3401      	adds	r4, #1
 80032ca:	9305      	str	r3, [sp, #20]
 80032cc:	4619      	mov	r1, r3
 80032ce:	f04f 0c0a 	mov.w	ip, #10
 80032d2:	4620      	mov	r0, r4
 80032d4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80032d8:	3a30      	subs	r2, #48	@ 0x30
 80032da:	2a09      	cmp	r2, #9
 80032dc:	d903      	bls.n	80032e6 <_svfiprintf_r+0x1a6>
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d0c6      	beq.n	8003270 <_svfiprintf_r+0x130>
 80032e2:	9105      	str	r1, [sp, #20]
 80032e4:	e7c4      	b.n	8003270 <_svfiprintf_r+0x130>
 80032e6:	fb0c 2101 	mla	r1, ip, r1, r2
 80032ea:	4604      	mov	r4, r0
 80032ec:	2301      	movs	r3, #1
 80032ee:	e7f0      	b.n	80032d2 <_svfiprintf_r+0x192>
 80032f0:	ab03      	add	r3, sp, #12
 80032f2:	9300      	str	r3, [sp, #0]
 80032f4:	462a      	mov	r2, r5
 80032f6:	4b0e      	ldr	r3, [pc, #56]	@ (8003330 <_svfiprintf_r+0x1f0>)
 80032f8:	a904      	add	r1, sp, #16
 80032fa:	4638      	mov	r0, r7
 80032fc:	f3af 8000 	nop.w
 8003300:	1c42      	adds	r2, r0, #1
 8003302:	4606      	mov	r6, r0
 8003304:	d1d6      	bne.n	80032b4 <_svfiprintf_r+0x174>
 8003306:	89ab      	ldrh	r3, [r5, #12]
 8003308:	065b      	lsls	r3, r3, #25
 800330a:	f53f af2d 	bmi.w	8003168 <_svfiprintf_r+0x28>
 800330e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003310:	e72c      	b.n	800316c <_svfiprintf_r+0x2c>
 8003312:	ab03      	add	r3, sp, #12
 8003314:	9300      	str	r3, [sp, #0]
 8003316:	462a      	mov	r2, r5
 8003318:	4b05      	ldr	r3, [pc, #20]	@ (8003330 <_svfiprintf_r+0x1f0>)
 800331a:	a904      	add	r1, sp, #16
 800331c:	4638      	mov	r0, r7
 800331e:	f000 f879 	bl	8003414 <_printf_i>
 8003322:	e7ed      	b.n	8003300 <_svfiprintf_r+0x1c0>
 8003324:	08003ad4 	.word	0x08003ad4
 8003328:	08003ade 	.word	0x08003ade
 800332c:	00000000 	.word	0x00000000
 8003330:	08003089 	.word	0x08003089
 8003334:	08003ada 	.word	0x08003ada

08003338 <_printf_common>:
 8003338:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800333c:	4616      	mov	r6, r2
 800333e:	4698      	mov	r8, r3
 8003340:	688a      	ldr	r2, [r1, #8]
 8003342:	690b      	ldr	r3, [r1, #16]
 8003344:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003348:	4293      	cmp	r3, r2
 800334a:	bfb8      	it	lt
 800334c:	4613      	movlt	r3, r2
 800334e:	6033      	str	r3, [r6, #0]
 8003350:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003354:	4607      	mov	r7, r0
 8003356:	460c      	mov	r4, r1
 8003358:	b10a      	cbz	r2, 800335e <_printf_common+0x26>
 800335a:	3301      	adds	r3, #1
 800335c:	6033      	str	r3, [r6, #0]
 800335e:	6823      	ldr	r3, [r4, #0]
 8003360:	0699      	lsls	r1, r3, #26
 8003362:	bf42      	ittt	mi
 8003364:	6833      	ldrmi	r3, [r6, #0]
 8003366:	3302      	addmi	r3, #2
 8003368:	6033      	strmi	r3, [r6, #0]
 800336a:	6825      	ldr	r5, [r4, #0]
 800336c:	f015 0506 	ands.w	r5, r5, #6
 8003370:	d106      	bne.n	8003380 <_printf_common+0x48>
 8003372:	f104 0a19 	add.w	sl, r4, #25
 8003376:	68e3      	ldr	r3, [r4, #12]
 8003378:	6832      	ldr	r2, [r6, #0]
 800337a:	1a9b      	subs	r3, r3, r2
 800337c:	42ab      	cmp	r3, r5
 800337e:	dc26      	bgt.n	80033ce <_printf_common+0x96>
 8003380:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003384:	6822      	ldr	r2, [r4, #0]
 8003386:	3b00      	subs	r3, #0
 8003388:	bf18      	it	ne
 800338a:	2301      	movne	r3, #1
 800338c:	0692      	lsls	r2, r2, #26
 800338e:	d42b      	bmi.n	80033e8 <_printf_common+0xb0>
 8003390:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003394:	4641      	mov	r1, r8
 8003396:	4638      	mov	r0, r7
 8003398:	47c8      	blx	r9
 800339a:	3001      	adds	r0, #1
 800339c:	d01e      	beq.n	80033dc <_printf_common+0xa4>
 800339e:	6823      	ldr	r3, [r4, #0]
 80033a0:	6922      	ldr	r2, [r4, #16]
 80033a2:	f003 0306 	and.w	r3, r3, #6
 80033a6:	2b04      	cmp	r3, #4
 80033a8:	bf02      	ittt	eq
 80033aa:	68e5      	ldreq	r5, [r4, #12]
 80033ac:	6833      	ldreq	r3, [r6, #0]
 80033ae:	1aed      	subeq	r5, r5, r3
 80033b0:	68a3      	ldr	r3, [r4, #8]
 80033b2:	bf0c      	ite	eq
 80033b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80033b8:	2500      	movne	r5, #0
 80033ba:	4293      	cmp	r3, r2
 80033bc:	bfc4      	itt	gt
 80033be:	1a9b      	subgt	r3, r3, r2
 80033c0:	18ed      	addgt	r5, r5, r3
 80033c2:	2600      	movs	r6, #0
 80033c4:	341a      	adds	r4, #26
 80033c6:	42b5      	cmp	r5, r6
 80033c8:	d11a      	bne.n	8003400 <_printf_common+0xc8>
 80033ca:	2000      	movs	r0, #0
 80033cc:	e008      	b.n	80033e0 <_printf_common+0xa8>
 80033ce:	2301      	movs	r3, #1
 80033d0:	4652      	mov	r2, sl
 80033d2:	4641      	mov	r1, r8
 80033d4:	4638      	mov	r0, r7
 80033d6:	47c8      	blx	r9
 80033d8:	3001      	adds	r0, #1
 80033da:	d103      	bne.n	80033e4 <_printf_common+0xac>
 80033dc:	f04f 30ff 	mov.w	r0, #4294967295
 80033e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80033e4:	3501      	adds	r5, #1
 80033e6:	e7c6      	b.n	8003376 <_printf_common+0x3e>
 80033e8:	18e1      	adds	r1, r4, r3
 80033ea:	1c5a      	adds	r2, r3, #1
 80033ec:	2030      	movs	r0, #48	@ 0x30
 80033ee:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80033f2:	4422      	add	r2, r4
 80033f4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80033f8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80033fc:	3302      	adds	r3, #2
 80033fe:	e7c7      	b.n	8003390 <_printf_common+0x58>
 8003400:	2301      	movs	r3, #1
 8003402:	4622      	mov	r2, r4
 8003404:	4641      	mov	r1, r8
 8003406:	4638      	mov	r0, r7
 8003408:	47c8      	blx	r9
 800340a:	3001      	adds	r0, #1
 800340c:	d0e6      	beq.n	80033dc <_printf_common+0xa4>
 800340e:	3601      	adds	r6, #1
 8003410:	e7d9      	b.n	80033c6 <_printf_common+0x8e>
	...

08003414 <_printf_i>:
 8003414:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003418:	7e0f      	ldrb	r7, [r1, #24]
 800341a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800341c:	2f78      	cmp	r7, #120	@ 0x78
 800341e:	4691      	mov	r9, r2
 8003420:	4680      	mov	r8, r0
 8003422:	460c      	mov	r4, r1
 8003424:	469a      	mov	sl, r3
 8003426:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800342a:	d807      	bhi.n	800343c <_printf_i+0x28>
 800342c:	2f62      	cmp	r7, #98	@ 0x62
 800342e:	d80a      	bhi.n	8003446 <_printf_i+0x32>
 8003430:	2f00      	cmp	r7, #0
 8003432:	f000 80d2 	beq.w	80035da <_printf_i+0x1c6>
 8003436:	2f58      	cmp	r7, #88	@ 0x58
 8003438:	f000 80b9 	beq.w	80035ae <_printf_i+0x19a>
 800343c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003440:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003444:	e03a      	b.n	80034bc <_printf_i+0xa8>
 8003446:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800344a:	2b15      	cmp	r3, #21
 800344c:	d8f6      	bhi.n	800343c <_printf_i+0x28>
 800344e:	a101      	add	r1, pc, #4	@ (adr r1, 8003454 <_printf_i+0x40>)
 8003450:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003454:	080034ad 	.word	0x080034ad
 8003458:	080034c1 	.word	0x080034c1
 800345c:	0800343d 	.word	0x0800343d
 8003460:	0800343d 	.word	0x0800343d
 8003464:	0800343d 	.word	0x0800343d
 8003468:	0800343d 	.word	0x0800343d
 800346c:	080034c1 	.word	0x080034c1
 8003470:	0800343d 	.word	0x0800343d
 8003474:	0800343d 	.word	0x0800343d
 8003478:	0800343d 	.word	0x0800343d
 800347c:	0800343d 	.word	0x0800343d
 8003480:	080035c1 	.word	0x080035c1
 8003484:	080034eb 	.word	0x080034eb
 8003488:	0800357b 	.word	0x0800357b
 800348c:	0800343d 	.word	0x0800343d
 8003490:	0800343d 	.word	0x0800343d
 8003494:	080035e3 	.word	0x080035e3
 8003498:	0800343d 	.word	0x0800343d
 800349c:	080034eb 	.word	0x080034eb
 80034a0:	0800343d 	.word	0x0800343d
 80034a4:	0800343d 	.word	0x0800343d
 80034a8:	08003583 	.word	0x08003583
 80034ac:	6833      	ldr	r3, [r6, #0]
 80034ae:	1d1a      	adds	r2, r3, #4
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	6032      	str	r2, [r6, #0]
 80034b4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80034b8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80034bc:	2301      	movs	r3, #1
 80034be:	e09d      	b.n	80035fc <_printf_i+0x1e8>
 80034c0:	6833      	ldr	r3, [r6, #0]
 80034c2:	6820      	ldr	r0, [r4, #0]
 80034c4:	1d19      	adds	r1, r3, #4
 80034c6:	6031      	str	r1, [r6, #0]
 80034c8:	0606      	lsls	r6, r0, #24
 80034ca:	d501      	bpl.n	80034d0 <_printf_i+0xbc>
 80034cc:	681d      	ldr	r5, [r3, #0]
 80034ce:	e003      	b.n	80034d8 <_printf_i+0xc4>
 80034d0:	0645      	lsls	r5, r0, #25
 80034d2:	d5fb      	bpl.n	80034cc <_printf_i+0xb8>
 80034d4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80034d8:	2d00      	cmp	r5, #0
 80034da:	da03      	bge.n	80034e4 <_printf_i+0xd0>
 80034dc:	232d      	movs	r3, #45	@ 0x2d
 80034de:	426d      	negs	r5, r5
 80034e0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80034e4:	4859      	ldr	r0, [pc, #356]	@ (800364c <_printf_i+0x238>)
 80034e6:	230a      	movs	r3, #10
 80034e8:	e011      	b.n	800350e <_printf_i+0xfa>
 80034ea:	6821      	ldr	r1, [r4, #0]
 80034ec:	6833      	ldr	r3, [r6, #0]
 80034ee:	0608      	lsls	r0, r1, #24
 80034f0:	f853 5b04 	ldr.w	r5, [r3], #4
 80034f4:	d402      	bmi.n	80034fc <_printf_i+0xe8>
 80034f6:	0649      	lsls	r1, r1, #25
 80034f8:	bf48      	it	mi
 80034fa:	b2ad      	uxthmi	r5, r5
 80034fc:	2f6f      	cmp	r7, #111	@ 0x6f
 80034fe:	4853      	ldr	r0, [pc, #332]	@ (800364c <_printf_i+0x238>)
 8003500:	6033      	str	r3, [r6, #0]
 8003502:	bf14      	ite	ne
 8003504:	230a      	movne	r3, #10
 8003506:	2308      	moveq	r3, #8
 8003508:	2100      	movs	r1, #0
 800350a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800350e:	6866      	ldr	r6, [r4, #4]
 8003510:	60a6      	str	r6, [r4, #8]
 8003512:	2e00      	cmp	r6, #0
 8003514:	bfa2      	ittt	ge
 8003516:	6821      	ldrge	r1, [r4, #0]
 8003518:	f021 0104 	bicge.w	r1, r1, #4
 800351c:	6021      	strge	r1, [r4, #0]
 800351e:	b90d      	cbnz	r5, 8003524 <_printf_i+0x110>
 8003520:	2e00      	cmp	r6, #0
 8003522:	d04b      	beq.n	80035bc <_printf_i+0x1a8>
 8003524:	4616      	mov	r6, r2
 8003526:	fbb5 f1f3 	udiv	r1, r5, r3
 800352a:	fb03 5711 	mls	r7, r3, r1, r5
 800352e:	5dc7      	ldrb	r7, [r0, r7]
 8003530:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003534:	462f      	mov	r7, r5
 8003536:	42bb      	cmp	r3, r7
 8003538:	460d      	mov	r5, r1
 800353a:	d9f4      	bls.n	8003526 <_printf_i+0x112>
 800353c:	2b08      	cmp	r3, #8
 800353e:	d10b      	bne.n	8003558 <_printf_i+0x144>
 8003540:	6823      	ldr	r3, [r4, #0]
 8003542:	07df      	lsls	r7, r3, #31
 8003544:	d508      	bpl.n	8003558 <_printf_i+0x144>
 8003546:	6923      	ldr	r3, [r4, #16]
 8003548:	6861      	ldr	r1, [r4, #4]
 800354a:	4299      	cmp	r1, r3
 800354c:	bfde      	ittt	le
 800354e:	2330      	movle	r3, #48	@ 0x30
 8003550:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003554:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003558:	1b92      	subs	r2, r2, r6
 800355a:	6122      	str	r2, [r4, #16]
 800355c:	f8cd a000 	str.w	sl, [sp]
 8003560:	464b      	mov	r3, r9
 8003562:	aa03      	add	r2, sp, #12
 8003564:	4621      	mov	r1, r4
 8003566:	4640      	mov	r0, r8
 8003568:	f7ff fee6 	bl	8003338 <_printf_common>
 800356c:	3001      	adds	r0, #1
 800356e:	d14a      	bne.n	8003606 <_printf_i+0x1f2>
 8003570:	f04f 30ff 	mov.w	r0, #4294967295
 8003574:	b004      	add	sp, #16
 8003576:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800357a:	6823      	ldr	r3, [r4, #0]
 800357c:	f043 0320 	orr.w	r3, r3, #32
 8003580:	6023      	str	r3, [r4, #0]
 8003582:	4833      	ldr	r0, [pc, #204]	@ (8003650 <_printf_i+0x23c>)
 8003584:	2778      	movs	r7, #120	@ 0x78
 8003586:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800358a:	6823      	ldr	r3, [r4, #0]
 800358c:	6831      	ldr	r1, [r6, #0]
 800358e:	061f      	lsls	r7, r3, #24
 8003590:	f851 5b04 	ldr.w	r5, [r1], #4
 8003594:	d402      	bmi.n	800359c <_printf_i+0x188>
 8003596:	065f      	lsls	r7, r3, #25
 8003598:	bf48      	it	mi
 800359a:	b2ad      	uxthmi	r5, r5
 800359c:	6031      	str	r1, [r6, #0]
 800359e:	07d9      	lsls	r1, r3, #31
 80035a0:	bf44      	itt	mi
 80035a2:	f043 0320 	orrmi.w	r3, r3, #32
 80035a6:	6023      	strmi	r3, [r4, #0]
 80035a8:	b11d      	cbz	r5, 80035b2 <_printf_i+0x19e>
 80035aa:	2310      	movs	r3, #16
 80035ac:	e7ac      	b.n	8003508 <_printf_i+0xf4>
 80035ae:	4827      	ldr	r0, [pc, #156]	@ (800364c <_printf_i+0x238>)
 80035b0:	e7e9      	b.n	8003586 <_printf_i+0x172>
 80035b2:	6823      	ldr	r3, [r4, #0]
 80035b4:	f023 0320 	bic.w	r3, r3, #32
 80035b8:	6023      	str	r3, [r4, #0]
 80035ba:	e7f6      	b.n	80035aa <_printf_i+0x196>
 80035bc:	4616      	mov	r6, r2
 80035be:	e7bd      	b.n	800353c <_printf_i+0x128>
 80035c0:	6833      	ldr	r3, [r6, #0]
 80035c2:	6825      	ldr	r5, [r4, #0]
 80035c4:	6961      	ldr	r1, [r4, #20]
 80035c6:	1d18      	adds	r0, r3, #4
 80035c8:	6030      	str	r0, [r6, #0]
 80035ca:	062e      	lsls	r6, r5, #24
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	d501      	bpl.n	80035d4 <_printf_i+0x1c0>
 80035d0:	6019      	str	r1, [r3, #0]
 80035d2:	e002      	b.n	80035da <_printf_i+0x1c6>
 80035d4:	0668      	lsls	r0, r5, #25
 80035d6:	d5fb      	bpl.n	80035d0 <_printf_i+0x1bc>
 80035d8:	8019      	strh	r1, [r3, #0]
 80035da:	2300      	movs	r3, #0
 80035dc:	6123      	str	r3, [r4, #16]
 80035de:	4616      	mov	r6, r2
 80035e0:	e7bc      	b.n	800355c <_printf_i+0x148>
 80035e2:	6833      	ldr	r3, [r6, #0]
 80035e4:	1d1a      	adds	r2, r3, #4
 80035e6:	6032      	str	r2, [r6, #0]
 80035e8:	681e      	ldr	r6, [r3, #0]
 80035ea:	6862      	ldr	r2, [r4, #4]
 80035ec:	2100      	movs	r1, #0
 80035ee:	4630      	mov	r0, r6
 80035f0:	f7fc fdf6 	bl	80001e0 <memchr>
 80035f4:	b108      	cbz	r0, 80035fa <_printf_i+0x1e6>
 80035f6:	1b80      	subs	r0, r0, r6
 80035f8:	6060      	str	r0, [r4, #4]
 80035fa:	6863      	ldr	r3, [r4, #4]
 80035fc:	6123      	str	r3, [r4, #16]
 80035fe:	2300      	movs	r3, #0
 8003600:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003604:	e7aa      	b.n	800355c <_printf_i+0x148>
 8003606:	6923      	ldr	r3, [r4, #16]
 8003608:	4632      	mov	r2, r6
 800360a:	4649      	mov	r1, r9
 800360c:	4640      	mov	r0, r8
 800360e:	47d0      	blx	sl
 8003610:	3001      	adds	r0, #1
 8003612:	d0ad      	beq.n	8003570 <_printf_i+0x15c>
 8003614:	6823      	ldr	r3, [r4, #0]
 8003616:	079b      	lsls	r3, r3, #30
 8003618:	d413      	bmi.n	8003642 <_printf_i+0x22e>
 800361a:	68e0      	ldr	r0, [r4, #12]
 800361c:	9b03      	ldr	r3, [sp, #12]
 800361e:	4298      	cmp	r0, r3
 8003620:	bfb8      	it	lt
 8003622:	4618      	movlt	r0, r3
 8003624:	e7a6      	b.n	8003574 <_printf_i+0x160>
 8003626:	2301      	movs	r3, #1
 8003628:	4632      	mov	r2, r6
 800362a:	4649      	mov	r1, r9
 800362c:	4640      	mov	r0, r8
 800362e:	47d0      	blx	sl
 8003630:	3001      	adds	r0, #1
 8003632:	d09d      	beq.n	8003570 <_printf_i+0x15c>
 8003634:	3501      	adds	r5, #1
 8003636:	68e3      	ldr	r3, [r4, #12]
 8003638:	9903      	ldr	r1, [sp, #12]
 800363a:	1a5b      	subs	r3, r3, r1
 800363c:	42ab      	cmp	r3, r5
 800363e:	dcf2      	bgt.n	8003626 <_printf_i+0x212>
 8003640:	e7eb      	b.n	800361a <_printf_i+0x206>
 8003642:	2500      	movs	r5, #0
 8003644:	f104 0619 	add.w	r6, r4, #25
 8003648:	e7f5      	b.n	8003636 <_printf_i+0x222>
 800364a:	bf00      	nop
 800364c:	08003ae5 	.word	0x08003ae5
 8003650:	08003af6 	.word	0x08003af6

08003654 <memmove>:
 8003654:	4288      	cmp	r0, r1
 8003656:	b510      	push	{r4, lr}
 8003658:	eb01 0402 	add.w	r4, r1, r2
 800365c:	d902      	bls.n	8003664 <memmove+0x10>
 800365e:	4284      	cmp	r4, r0
 8003660:	4623      	mov	r3, r4
 8003662:	d807      	bhi.n	8003674 <memmove+0x20>
 8003664:	1e43      	subs	r3, r0, #1
 8003666:	42a1      	cmp	r1, r4
 8003668:	d008      	beq.n	800367c <memmove+0x28>
 800366a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800366e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003672:	e7f8      	b.n	8003666 <memmove+0x12>
 8003674:	4402      	add	r2, r0
 8003676:	4601      	mov	r1, r0
 8003678:	428a      	cmp	r2, r1
 800367a:	d100      	bne.n	800367e <memmove+0x2a>
 800367c:	bd10      	pop	{r4, pc}
 800367e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003682:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003686:	e7f7      	b.n	8003678 <memmove+0x24>

08003688 <_sbrk_r>:
 8003688:	b538      	push	{r3, r4, r5, lr}
 800368a:	4d06      	ldr	r5, [pc, #24]	@ (80036a4 <_sbrk_r+0x1c>)
 800368c:	2300      	movs	r3, #0
 800368e:	4604      	mov	r4, r0
 8003690:	4608      	mov	r0, r1
 8003692:	602b      	str	r3, [r5, #0]
 8003694:	f7ff fb0e 	bl	8002cb4 <_sbrk>
 8003698:	1c43      	adds	r3, r0, #1
 800369a:	d102      	bne.n	80036a2 <_sbrk_r+0x1a>
 800369c:	682b      	ldr	r3, [r5, #0]
 800369e:	b103      	cbz	r3, 80036a2 <_sbrk_r+0x1a>
 80036a0:	6023      	str	r3, [r4, #0]
 80036a2:	bd38      	pop	{r3, r4, r5, pc}
 80036a4:	20000408 	.word	0x20000408

080036a8 <memcpy>:
 80036a8:	440a      	add	r2, r1
 80036aa:	4291      	cmp	r1, r2
 80036ac:	f100 33ff 	add.w	r3, r0, #4294967295
 80036b0:	d100      	bne.n	80036b4 <memcpy+0xc>
 80036b2:	4770      	bx	lr
 80036b4:	b510      	push	{r4, lr}
 80036b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80036ba:	f803 4f01 	strb.w	r4, [r3, #1]!
 80036be:	4291      	cmp	r1, r2
 80036c0:	d1f9      	bne.n	80036b6 <memcpy+0xe>
 80036c2:	bd10      	pop	{r4, pc}

080036c4 <_realloc_r>:
 80036c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80036c8:	4680      	mov	r8, r0
 80036ca:	4615      	mov	r5, r2
 80036cc:	460c      	mov	r4, r1
 80036ce:	b921      	cbnz	r1, 80036da <_realloc_r+0x16>
 80036d0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80036d4:	4611      	mov	r1, r2
 80036d6:	f7ff bc4b 	b.w	8002f70 <_malloc_r>
 80036da:	b92a      	cbnz	r2, 80036e8 <_realloc_r+0x24>
 80036dc:	f7ff fbdc 	bl	8002e98 <_free_r>
 80036e0:	2400      	movs	r4, #0
 80036e2:	4620      	mov	r0, r4
 80036e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80036e8:	f000 f81a 	bl	8003720 <_malloc_usable_size_r>
 80036ec:	4285      	cmp	r5, r0
 80036ee:	4606      	mov	r6, r0
 80036f0:	d802      	bhi.n	80036f8 <_realloc_r+0x34>
 80036f2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80036f6:	d8f4      	bhi.n	80036e2 <_realloc_r+0x1e>
 80036f8:	4629      	mov	r1, r5
 80036fa:	4640      	mov	r0, r8
 80036fc:	f7ff fc38 	bl	8002f70 <_malloc_r>
 8003700:	4607      	mov	r7, r0
 8003702:	2800      	cmp	r0, #0
 8003704:	d0ec      	beq.n	80036e0 <_realloc_r+0x1c>
 8003706:	42b5      	cmp	r5, r6
 8003708:	462a      	mov	r2, r5
 800370a:	4621      	mov	r1, r4
 800370c:	bf28      	it	cs
 800370e:	4632      	movcs	r2, r6
 8003710:	f7ff ffca 	bl	80036a8 <memcpy>
 8003714:	4621      	mov	r1, r4
 8003716:	4640      	mov	r0, r8
 8003718:	f7ff fbbe 	bl	8002e98 <_free_r>
 800371c:	463c      	mov	r4, r7
 800371e:	e7e0      	b.n	80036e2 <_realloc_r+0x1e>

08003720 <_malloc_usable_size_r>:
 8003720:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003724:	1f18      	subs	r0, r3, #4
 8003726:	2b00      	cmp	r3, #0
 8003728:	bfbc      	itt	lt
 800372a:	580b      	ldrlt	r3, [r1, r0]
 800372c:	18c0      	addlt	r0, r0, r3
 800372e:	4770      	bx	lr

08003730 <_init>:
 8003730:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003732:	bf00      	nop
 8003734:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003736:	bc08      	pop	{r3}
 8003738:	469e      	mov	lr, r3
 800373a:	4770      	bx	lr

0800373c <_fini>:
 800373c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800373e:	bf00      	nop
 8003740:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003742:	bc08      	pop	{r3}
 8003744:	469e      	mov	lr, r3
 8003746:	4770      	bx	lr
