Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,7
design__inferred_latch__count,0
design__instance__count,519
design__instance__area,6564.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00006895820115460083
power__switching__total,0.000017008800568873994
power__leakage__total,0.0000014253566860134015
power__total,0.00008739236363908276
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.25653341288451603
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.25653341288451603
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11918097401867106
timing__setup__ws__corner:nom_fast_1p32V_m40C,13.263126972103093
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.119181
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.438646
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2639284143716598
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2639284143716598
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6285264153706386
timing__setup__ws__corner:nom_slow_1p08V_125C,9.827500869027098
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.628526
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,16.621696
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2593754451300565
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2593754451300565
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3057486572684805
timing__setup__ws__corner:nom_typ_1p20V_25C,11.994901411637514
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.305749
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,17.778917
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25653341288451603
clock__skew__worst_setup,0.25653341288451603
timing__hold__ws,0.11918097401867106
timing__setup__ws,9.827500869027098
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.119181
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,16.621696
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,519
design__instance__area__stdcell,6564.5
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.22682
design__instance__utilization__stdcell,0.22682
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,2
design__instance__area__class:buffer,16.3296
design__instance__count__class:inverter,22
design__instance__area__class:inverter,119.75
design__instance__count__class:sequential_cell,32
design__instance__area__class:sequential_cell,1509.58
design__instance__count__class:multi_input_combinational_cell,406
design__instance__area__class:multi_input_combinational_cell,4135.02
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,50
design__instance__area__class:timing_repair_buffer,727.574
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,9677.69
design__violations,0
design__instance__count__class:clock_buffer,5
design__instance__area__class:clock_buffer,45.36
design__instance__count__class:clock_inverter,2
design__instance__area__class:clock_inverter,10.8864
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,37
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,568
route__net__special,2
route__drc_errors__iter:0,209
route__wirelength__iter:0,10347
route__drc_errors__iter:1,134
route__wirelength__iter:1,10255
route__drc_errors__iter:2,118
route__wirelength__iter:2,10217
route__drc_errors__iter:3,16
route__wirelength__iter:3,10204
route__drc_errors__iter:4,0
route__wirelength__iter:4,10203
route__drc_errors,0
route__wirelength,10203
route__vias,2977
route__vias__singlecut,2977
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,139.635
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,28
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,28
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,28
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,28
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00000581783
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000655943
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,9.62104E-7
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000655943
design_powergrid__voltage__worst,0.00000655943
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.00000655943
design_powergrid__drop__worst__net:VPWR,0.00000581783
design_powergrid__voltage__worst__net:VGND,0.00000655943
design_powergrid__drop__worst__net:VGND,0.00000655943
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000010600000000000000155604695795119596368749625980854034423828125
ir__drop__worst,0.000005820000000000000181326308135165703561142436228692531585693359375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
