
# Messages from "go new"


# Messages from "go analyze"

# Info: Completed transformation 'analyze' on solution 'solution.v6': elapsed time 5.96 seconds, memory usage 1849204kB, peak memory usage 1849204kB (SOL-9)
Pragma 'hls_design<>' detected on routine 'ac::fx_div<8>' (CIN-6)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Source file analysis completed (CIN-68)
Pragma 'hls_design<top>' detected on routine 'main' (CIN-6)
Pragma 'hls_design<>' detected on routine 'histogram' (CIN-6)
go analyze
# Info: Branching solution 'solution.v6' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/dirren/Catapult/Catapult_histogram/histogram.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v6' (SOL-8)
# Info: Completed transformation 'analyze' on solution 'solution.v5': elapsed time 5.61 seconds, memory usage 1849204kB, peak memory usage 1849204kB (SOL-9)
# Info: Starting transformation 'analyze' on solution 'solution.v5' (SOL-8)
Source file analysis completed (CIN-68)
Pragma 'hls_design<>' detected on routine 'ac::fx_div<8>' (CIN-6)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Pragma 'hls_design<top>' detected on routine 'main' (CIN-6)
Pragma 'hls_design<>' detected on routine 'histogram' (CIN-6)
go analyze
# Info: Branching solution 'solution.v5' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/dirren/Catapult/Catapult_histogram/histogram.cpp (CIN-69)
# Info: Completed transformation 'analyze' on solution 'solution.v4': elapsed time 5.24 seconds, memory usage 1849204kB, peak memory usage 1849204kB (SOL-9)
go analyze
Pragma 'hls_design<>' detected on routine 'ac::fx_div<8>' (CIN-6)
# Info: Branching solution 'solution.v4' at state 'new' (PRJ-2)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Front End called with arguments: -- /home/dirren/Catapult/Catapult_histogram/histogram.cpp (CIN-69)
Pragma 'hls_design<top>' detected on routine 'main' (CIN-6)
# Info: Starting transformation 'analyze' on solution 'solution.v4' (SOL-8)
Pragma 'hls_design<>' detected on routine 'histogram' (CIN-6)
Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v3': elapsed time 4.79 seconds, memory usage 1783668kB, peak memory usage 1841492kB (SOL-9)
Source file analysis completed (CIN-68)
go analyze
Pragma 'hls_design<>' detected on routine 'ac::fx_div<8>' (CIN-6)
# Info: Branching solution 'solution.v3' at state 'new' (PRJ-2)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Front End called with arguments: -- /home/dirren/Catapult/Catapult_histogram/histogram.cpp (CIN-69)
Pragma 'hls_design<top>' detected on routine 'main' (CIN-6)
# Info: Starting transformation 'analyze' on solution 'solution.v3' (SOL-8)
Pragma 'hls_design<>' detected on routine 'histogram' (CIN-6)
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 4.51 seconds, memory usage 1783668kB, peak memory usage 1841492kB (SOL-9)
go analyze
# Info: Branching solution 'solution.v1' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/dirren/Catapult/Catapult_histogram/histogram.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
Pragma 'hls_design<>' detected on routine 'ac::fx_div<8>' (CIN-6)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Source file analysis completed (CIN-68)
Pragma 'hls_design<top>' detected on routine 'main' (CIN-6)
Pragma 'hls_design<>' detected on routine 'histogram' (CIN-6)
# Error: go: error transforming design
Pragma 'hls_design<>' detected on routine 'histogram' (CIN-6)
Pragma 'hls_design<>' detected on routine 'ac::fx_div<8>' (CIN-6)
# Error: cannot open output file '/home/dirren/Catapult/Catapult_histogram/SIF/messages.txt' (BASIC-4)
Pragma 'hls_design<top>' detected on routine 'main' (CIN-6)
solution file set {$PROJECT_HOME/Catapult_histogram/histogram.cpp} -updated
Front End called with arguments: -- /home/dirren/Catapult/Catapult_histogram/histogram.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Error: cannot open output file '/home/dirren/Catapult/Catapult_histogram/SIF/sid4__analyze.ilt' (BASIC-4)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
solution remove -solution solution.v1 -delete
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
go analyze
solution.v1
# Info: Completed transformation 'new' on solution 'solution.v2': elapsed time 3.76 seconds, memory usage 1783668kB, peak memory usage 1841492kB (SOL-9)
# Error: internal assertion failed (msgOut.opened()) /wv/hlsb/CATAPULT/10.5c/2020-09-06_1/src/classes/sif_solution.cxx line 2590 (ASSERT-1)
Input file has changed
go analyze
main.v1
Pragma 'hls_design<>' detected on routine 'ac::fx_div<8>' (CIN-6)
# Error:             operand types are: ac_ieee_float32 != double (CRD-349)
Pragma 'hls_design<top>' detected on routine 'main' (CIN-6)
Pragma 'hls_design<>' detected on routine 'histogram' (CIN-6)
# Error: no operator "!=" matches these operands (CRD-349)
# Error:             operand types are: ac_ieee_float32 != double (CRD-349)
# Error: no operator "!=" matches these operands (CRD-349)
# Error:             operand types are: ac_ieee_float32 != double (CRD-349)
solution file set {$PROJECT_HOME/Catapult_histogram/histogram.cpp} -updated
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 3.92 seconds, memory usage 1783668kB, peak memory usage 1841492kB (SOL-9)
# Error: Compilation aborted (CIN-5)
Input file has changed
# Error: go analyze: Failed analyze
Front End called with arguments: -- /home/dirren/Catapult/Catapult_histogram/histogram.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Error: no operator "!=" matches these operands (CRD-349)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
solution remove -solution main.v1
# Info: Branching solution 'solution.v1' at state 'new' (PRJ-2)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 3.60 seconds, memory usage 1775348kB, peak memory usage 1841492kB (SOL-9)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
go analyze
Pragma 'hls_design<>' detected on routine 'ac::fx_div<8>' (CIN-6)
solution.v1
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Pragma 'hls_design<top>' detected on routine 'main' (CIN-6)
Pragma 'hls_design<>' detected on routine 'histogram' (CIN-6)
Source file analysis completed (CIN-68)
solution remove -solution solution.v1
Front End called with arguments: -- /home/dirren/Catapult/Catapult_histogram/histogram.cpp (CIN-69)
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
go new
Input file has changed
solution file set {$PROJECT_HOME/Catapult_histogram/histogram.cpp} -updated
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 3.16 seconds, memory usage 1775956kB, peak memory usage 1841492kB (SOL-9)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Pragma 'hls_design<>' detected on routine 'histogram' (CIN-6)
Pragma 'hls_design<>' detected on routine 'ac::fx_div<8>' (CIN-6)
Source file analysis completed (CIN-68)
Pragma 'hls_design<top>' detected on routine 'main' (CIN-6)
Front End called with arguments: -- /home/dirren/Catapult/Catapult_histogram/histogram.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Warning: last line of file ends without a newline (CRD-1)
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 2.89 seconds, memory usage 1775956kB, peak memory usage 1841492kB (SOL-9)
# Warning: last line of file ends without a newline (CRD-1)
# Error: no suitable conversion function from "ac_ieee_float32" to "float" exists (CRD-413)
Pragma 'hls_design<>' detected on routine 'histogram' (CIN-6)
Pragma 'hls_design<>' detected on routine 'ac::fx_div<8>' (CIN-6)
Front End called with arguments: -- /home/dirren/Catapult/Catapult_histogram/histogram.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Error: no suitable conversion function from "ac_ieee_float32" to "float" exists (CRD-413)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
go analyze
# Error: Compilation aborted (CIN-5)
Pragma 'hls_design<top>' detected on routine 'main' (CIN-6)
# Error: go analyze: Failed analyze
# Error: go analyze: Failed analyze
Pragma 'hls_design<>' detected on routine 'ac::fx_div<8>' (CIN-6)
# Warning: last line of file ends without a newline (CRD-1)
Front End called with arguments: -- /home/dirren/Catapult/Catapult_histogram/histogram.cpp (CIN-69)
Pragma 'hls_design<top>' detected on routine 'main' (CIN-6)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Error: a reference of type "ac_ieee_float32 &" (not const-qualified) cannot be initialized with a value of type "ac_int<32, true>" (CRD-434)
Pragma 'hls_design<>' detected on routine 'histogram' (CIN-6)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Error:             operand types are: ac_ieee_float32 = ac_int<32, true> (CRD-349)
# Error: no operator "=" matches these operands (CRD-349)
# Error: no suitable conversion function from "ac_ieee_float32" to "float" exists (CRD-413)
# Error: no suitable conversion function from "ac_ieee_float32" to "float" exists (CRD-413)
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 2.74 seconds, memory usage 1775956kB, peak memory usage 1841492kB (SOL-9)
# Error: Compilation aborted (CIN-5)
go analyze
Pragma 'hls_design<>' detected on routine 'histogram' (CIN-6)
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 2.74 seconds, memory usage 1775956kB, peak memory usage 1841492kB (SOL-9)
# Error: Compilation aborted (CIN-5)
# Warning: last line of file ends without a newline (CRD-1)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Error: no suitable conversion function from "ac_ieee_float32" to "float" exists (CRD-413)
Pragma 'hls_design<>' detected on routine 'ac::fx_div<8>' (CIN-6)
/INPUTFILES/1
go analyze
# Error: identifier "size" is undefined (CRD-20)
go analyze
# Error: expected a ";" (CRD-65)
# Error: go analyze: Failed analyze
# Error: no suitable conversion function from "ac_ieee_float32" to "float" exists (CRD-413)
# Error: a reference of type "ac_ieee_float32 &" (not const-qualified) cannot be initialized with a value of type "ac_intN::uint32" (CRD-434)
project save
solution file add ./Catapult_histogram/histogram.cpp
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Saving project file '/home/dirren/Catapult/Catapult_histogram.ccs'. (PRJ-5)
Front End called with arguments: -- /home/dirren/Catapult/Catapult_histogram/histogram.cpp (CIN-69)
Pragma 'hls_design<top>' detected on routine 'main' (CIN-6)

# Messages from "go compile"

# Info: Completed transformation 'compile' on solution 'main.v6': elapsed time 3.86 seconds, memory usage 1849204kB, peak memory usage 1849204kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 840, Real ops = 207, Vars = 150 (SOL-21)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::isnan' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::operator==' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'ac_std_float:cctor' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::set_data' on object 't' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::data' on object 'ac_std_float:cctor' (CIN-64)
Inlining member function 'ac_ieee_float_base<binary32>::ac_ieee_float_base' on object 'ac_ieee_float:cctor' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'ac_std_float:cctor' (CIN-64)
Inlining member function 'ac_ieee_float<binary32>::ac_ieee_float<float>' on object 'ac_ieee_float:cctor' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 't' (CIN-64)
Inlining routine 'ac::copy_bits' (CIN-14)
Inlining member function 'ac_ieee_float_base<binary32>::to_helper_t' on object 'ac_ieee_float:cctor' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::set_data' on object 'x' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'x' (CIN-64)
Inlining member function 'ac_ieee_float_base<binary32>::to_helper_t' on object 'out' (CIN-64)
Inlining member function 'ac_ieee_float<binary32>::operator!=' on object 'out' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::set_data' on object 'x' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'x' (CIN-64)
Inlining routine 'operator!=<8, true>' (CIN-14)
Inlining member function 'ac_std_float<32, 8>::isfinite' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::operator!' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::operator!' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::operator!=' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::isnan' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::operator==' on object 'return' (CIN-64)
Optimizing block '/main' ... (CIN-4)
Loop '/main/core/for' iterated at most 100 times. (LOOP-2)
Loop '/main/core/for#1' iterated at most 100 times. (LOOP-2)
Design 'main' was read (SOL-1)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
Generating synthesis internal form... (CIN-3)
# Info: Starting transformation 'compile' on solution 'main.v6' (SOL-8)
Found design routine 'histogram' specified by directive (CIN-52)
Found design routine 'ac::fx_div<8>' specified by directive (CIN-52)
go compile
Inlining routine 'ac::copy_bits' (CIN-14)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'ac_std_float:cctor' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::set_data' on object 't' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 't' (CIN-64)
Synthesizing routine 'main' (CIN-13)
Found top design routine 'main' specified by directive (CIN-52)
Inlining member function 'ac_ieee_float<binary32>::ac_ieee_float<float>' on object 'wt' (CIN-64)
Inlining routine 'main' (CIN-14)
Inlining routine 'ac::copy_bits' (CIN-14)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'ac_std_float:cctor' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::set_data' on object 't' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 't' (CIN-64)
Inlining member function 'ac_ieee_float_base<binary32>::ac_ieee_float_base' on object 'wt' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'ac_std_float:cctor' (CIN-64)
Inlining member function 'ac_ieee_float<binary32>::ac_ieee_float<float>' on object 'ac_ieee_float:cctor' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::data' on object 'ac_std_float:cctor' (CIN-64)
Inlining member function 'ac_ieee_float_base<binary32>::to_helper_t' on object 'wt' (CIN-64)
Inlining member function 'ac_ieee_float<binary32>::operator+' on object 'wt' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::set_data' on object 'x' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'x' (CIN-64)
Inlining member function 'ac_ieee_float_base<binary32>::ac_ieee_float_base' on object 'ac_ieee_float:cctor' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'ac_std_float:cctor' (CIN-64)
Inlining member function 'ac_ieee_float<binary32>::operator+=' on object 'wt' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::data' on object 'ac_std_float:cctor' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::operator+' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::add_generic<AC_RND_CONV, false>' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::add<AC_RND_CONV, false>' on object 'return' (CIN-64)
Inlining member function 'ac_ieee_float_base<binary32>::to_helper_t' on object 'ac_ieee_float:cctor' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::set_data' on object 'x' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'x' (CIN-64)
Inlining routine 'operator+<8, false>' (CIN-14)
Inlining routine 'operator==<8, true>' (CIN-14)
Inlining routine 'operator<<<28, 26, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator+<8, false>' (CIN-14)
Inlining member function 'ac_std_float<32, 8>::extract' on object 'return' (CIN-64)
Inlining routine 'ac_private::check_supported<AC_RND_CONV>' (CIN-14)
Inlining member function 'ac_std_float<32, 8>::extract' on object 'return' (CIN-64)
Inlining routine 'operator==<8, true>' (CIN-14)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::set_data' on object 'r' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::data' on object 'return' (CIN-64)
Inlining member function 'ac_ieee_float_base<binary32>::ac_ieee_float_base' on object 'ac_ieee_float_base:cctor' (CIN-64)
Inlining routine 'operator+<28, 26, true, AC_TRN, AC_WRAP, 25, true>' (CIN-14)
Inlining routine 'operator>>=<28, 26, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'r' (CIN-64)
Inlining routine 'operator<<=<28, 26, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 't' (CIN-64)
Inlining routine 'ac::copy_bits' (CIN-14)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'ac_std_float:cctor' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::set_data' on object 't' (CIN-64)
Inlining member function 'ac_ieee_float_base<binary32>::ac_ieee_float_base' on object 'return' (CIN-64)
Inlining member function 'ac_ieee_float<binary32>::ac_ieee_float' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'ac_std_float:cctor' (CIN-64)
Inlining member function 'ac_ieee_float<binary32>::ac_ieee_float<float>' on object 'ac_ieee_float:cctor' (CIN-64)
Inlining member function 'ac_ieee_float_base<binary32>::ac_ieee_float_base' on object 'hist_local' (CIN-64)
Inlining member function 'ac_ieee_float<binary32>::ac_ieee_float' on object 'hist_local' (CIN-64)
Inlining member function 'ac_ieee_float_base<binary32>::ac_ieee_float_base' on object 'read' (CIN-64)
Inlining member function 'ac_ieee_float<binary32>::ac_ieee_float' on object 'read' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::data' on object 'ac_std_float:cctor' (CIN-64)
Inlining member function 'ac_ieee_float_base<binary32>::ac_ieee_float_base' on object 'ac_ieee_float:cctor' (CIN-64)
Inlining routine 'histogram' (CIN-14)
Synthesizing routine 'histogram' (CIN-13)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'x' (CIN-64)
Inlining member function 'ac_ieee_float_base<binary32>::to_helper_t' on object 'x' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::set_data' on object 'x' (CIN-64)
Inlining member function 'ac_ieee_float<binary32>::ac_ieee_float' on object 'x' (CIN-64)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining member function 'ac_ieee_float<binary32>::operator+' on object 'x' (CIN-64)
Inlining member function 'ac_ieee_float_base<binary32>::ac_ieee_float_base' on object 'x' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::add<AC_RND_CONV, false>' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::operator+' on object 'return' (CIN-64)
Inlining routine 'ac_private::check_supported<AC_RND_CONV>' (CIN-14)
Inlining member function 'ac_std_float<32, 8>::add_generic<AC_RND_CONV, false>' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'x' (CIN-64)
Inlining member function 'ac_ieee_float_base<binary32>::to_helper_t' on object 'wt' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::set_data' on object 'x' (CIN-64)
Inlining routine 'operator+<8, false>' (CIN-14)
Inlining routine 'operator+<8, false>' (CIN-14)
# Info: CDesignChecker Shell script written to '/home/dirren/Catapult/Catapult_histogram/main.v6/CDesignChecker/design_checker.sh'
Inlining routine 'operator>>=<28, 26, true, AC_TRN, AC_WRAP>' (CIN-14)
# Warning:           Hierarchy Block 'histogram' Instance 'histogram:inst' $PROJECT_HOME/Catapult_histogram/histogram.cpp:8
Inlining routine 'operator<<<28, 26, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator==<8, true>' (CIN-14)
Inlining member function 'ac_std_float<32, 8>::extract' on object 'return' (CIN-64)
Inlining routine 'operator==<8, true>' (CIN-14)
Inlining member function 'ac_std_float<32, 8>::extract' on object 'return' (CIN-64)
# Warning: Hierarchical design detected - SLEC-CPC does not support design with hierarchy
Inlining member function 'ac_ieee_float_base<binary32>::ac_ieee_float_base' on object 'ac_ieee_float_base:cctor' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'return' (CIN-64)
Inlining member function 'ac_ieee_float<binary32>::ac_ieee_float' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::data' on object 'return' (CIN-64)
Inlining routine 'operator<<=<28, 26, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator+<28, 26, true, AC_TRN, AC_WRAP, 25, true>' (CIN-14)
Inlining member function 'ac_std_float<32, 8>::set_data' on object 'r' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'r' (CIN-64)
INOUT port 'out' is only used as an output. (OPT-11)
INOUT port 'hist' is only used as an input. (OPT-10)
Optimizing block '/main/histogram' ... (CIN-4)
Inlining member function 'ac_ieee_float_base<binary32>::ac_ieee_float_base' on object 'return' (CIN-64)
INOUT port 'weight' is only used as an input. (OPT-10)
INOUT port 'feature' is only used as an input. (OPT-10)
Loop '/main/histogram/core/for#1' iterated at most 129 times. (LOOP-2)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'ac_std_float:cctor' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::set_data' on object 't' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::data' on object 'ac_std_float:cctor' (CIN-64)
Inlining member function 'ac_ieee_float_base<binary32>::ac_ieee_float_base' on object 'ac_ieee_float:cctor' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'ac_std_float:cctor' (CIN-64)
Inlining member function 'ac_ieee_float<binary32>::ac_ieee_float<float>' on object 'ac_ieee_float:cctor' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 't' (CIN-64)
Inlining routine 'ac::copy_bits' (CIN-14)
Inlining member function 'ac_ieee_float_base<binary32>::to_helper_t' on object 'ac_ieee_float:cctor' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::set_data' on object 'x' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'x' (CIN-64)
Inlining member function 'ac_ieee_float_base<binary32>::to_helper_t' on object 'out' (CIN-64)
Inlining member function 'ac_ieee_float<binary32>::operator!=' on object 'out' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::set_data' on object 'x' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'x' (CIN-64)
Inlining routine 'operator!=<8, true>' (CIN-14)
Inlining member function 'ac_std_float<32, 8>::isfinite' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::operator!' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::operator!' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::operator!=' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::isnan' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::operator==' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'ac_std_float:cctor' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::set_data' on object 't' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::data' on object 'ac_std_float:cctor' (CIN-64)
Inlining member function 'ac_ieee_float_base<binary32>::ac_ieee_float_base' on object 'ac_ieee_float:cctor' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'ac_std_float:cctor' (CIN-64)
Inlining member function 'ac_ieee_float<binary32>::ac_ieee_float<float>' on object 'ac_ieee_float:cctor' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 't' (CIN-64)
Inlining routine 'ac::copy_bits' (CIN-14)
Inlining member function 'ac_ieee_float_base<binary32>::to_helper_t' on object 'ac_ieee_float:cctor' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::set_data' on object 'x' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'x' (CIN-64)
Inlining member function 'ac_ieee_float_base<binary32>::to_helper_t' on object 'out' (CIN-64)
Inlining member function 'ac_ieee_float<binary32>::operator!=' on object 'out' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::set_data' on object 'x' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'x' (CIN-64)
Inlining routine 'operator!=<8, true>' (CIN-14)
Inlining member function 'ac_std_float<32, 8>::isfinite' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::operator!' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::operator!' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::operator!=' on object 'return' (CIN-64)

# Messages from "go libraries"

# Info: Design complexity at end of 'libraries': Total ops = 840, Real ops = 207, Vars = 150 (SOL-21)
# Info: Completed transformation 'libraries' on solution 'main.v6': elapsed time 0.48 seconds, memory usage 1849204kB, peak memory usage 1849204kB (SOL-9)
# Info: Starting transformation 'libraries' on solution 'main.v6' (SOL-8)
Reading component library '$MGC_HOME/pkgs/siflibs/nangate/nangate-45nm_beh.lib' [nangate-45nm_beh]... (LIB-49)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
go libraries
solution library add nangate-45nm_beh -- -rtlsyntool DesignCompiler -vendor Nangate -technology 045nm

# Messages from "go assembly"

# Info: Design complexity at end of 'assembly': Total ops = 842, Real ops = 207, Vars = 156 (SOL-21)
# Info: Completed transformation 'assembly' on solution 'main.v6': elapsed time 0.54 seconds, memory usage 1849204kB, peak memory usage 1914740kB (SOL-9)
# Info: Starting transformation 'assembly' on solution 'main.v6' (SOL-8)
go assembly
/CLOCKS {clk {-CLOCK_PERIOD 5 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 2.5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
directive set -CLOCKS {clk {-CLOCK_PERIOD 5 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 2.5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}

# Messages from "go architect"

# Info: Design complexity at end of 'loops': Total ops = 848, Real ops = 207, Vars = 160 (SOL-21)
# Info: Completed transformation 'loops' on solution 'main.v6': elapsed time 0.11 seconds, memory usage 1849204kB, peak memory usage 1914740kB (SOL-9)
# Info: Starting transformation 'loops' on solution 'main.v6' (SOL-8)
Loop '/main/histogram/core/main' is left rolled. (LOOP-4)
go architect
Loop '/main/histogram/core/for#1' is left rolled. (LOOP-4)
Loop '/main/histogram/core/for' is left rolled. (LOOP-4)
Loop '/main/main:core/core/for#1' is left rolled. (LOOP-4)
Loop '/main/histogram/core/while' is left rolled. (LOOP-4)
Loop '/main/main:core/core/for' is left rolled. (LOOP-4)
Loop '/main/main:core/core/main' is left rolled. (LOOP-4)
# Info: Design complexity at end of 'memories': Total ops = 3545, Real ops = 1651, Vars = 950 (SOL-21)
# Info: Completed transformation 'memories' on solution 'main.v6': elapsed time 5.64 seconds, memory usage 1849204kB, peak memory usage 1914740kB (SOL-9)
I/O-Port Resource '/main/histogram/n:rsc' (from var: n) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# Info: Starting transformation 'memories' on solution 'main.v6' (SOL-8)
I/O-Port Resource '/main/return:rsc' (from var: return) mapped to 'ccs_ioport.ccs_out' (size: 32). (MEM-2)
I/O-Port Resource '/main/main:core/return:rsc' (from var: return) mapped to 'ccs_ioport.ccs_out' (size: 32). (MEM-2)
# Info: Design complexity at end of 'cluster': Total ops = 3411, Real ops = 1577, Vars = 922 (SOL-21)
# Info: Completed transformation 'cluster' on solution 'main.v6': elapsed time 5.15 seconds, memory usage 1849204kB, peak memory usage 1914740kB (SOL-9)
Module for CCORE 'leading_sign_28_1_1_0' has been successfully synthesized (TD-4)
# Info: Starting transformation 'cluster' on solution 'main.v6' (SOL-8)
# Info: Completed transformation 'architect' on solution 'main.v6': elapsed time 4.51 seconds, memory usage 1849204kB, peak memory usage 1914740kB (SOL-9)
# Warning: Extrapolation detected. Script '/home/dirren/Catapult/Catapult_histogram/main.v6/adjust_char_library.tcl' generated. (LIB-142)
# Info: Design complexity at end of 'architect': Total ops = 5857, Real ops = 1638, Vars = 1337 (SOL-21)
Design 'main' contains '1638' real operations. (SOL-11)
# Info: Starting transformation 'architect' on solution 'main.v6' (SOL-8)

# Messages from "go allocate"

# Info: Design complexity at end of 'allocate': Total ops = 5857, Real ops = 1638, Vars = 1337 (SOL-21)
# Info: Completed transformation 'allocate' on solution 'main.v6': elapsed time 7.37 seconds, memory usage 1849204kB, peak memory usage 1914740kB (SOL-9)
Prescheduled LOOP '/main/histogram/core/while' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/main/histogram/core/for' (1 c-steps) (SCHD-7)
# Info: Initial schedule of SEQUENTIAL '/main/main:core/core': Latency = 100, Area (Datapath, Register, Total) = 2962.79, 299.62, 3262.42 (CRAAS-11)
Prescheduled SEQUENTIAL '/main/main:core/core' (total length 302 c-steps) (SCHD-8)
# Warning: Possible deadlock in design detected during symbolic simulation analysis (HIER-23)
# Info: Final schedule of SEQUENTIAL '/main/main:core/core': Latency = 100, Area (Datapath, Register, Total) = 2059.89, 299.62, 2359.52 (CRAAS-12)
# Info: Starting transformation 'allocate' on solution 'main.v6' (SOL-8)
go allocate
# Info: Select qualified components for data operations ... (CRAAS-3)
Performing concurrent resource allocation and scheduling on '/main/histogram/core' (CRAAS-1)
Prescheduled LOOP '/main/main:core/core/for' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/main/main:core/core/for#1' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/main/main:core/core/core:rlp' (0 c-steps) (SCHD-7)
Prescheduled LOOP '/main/main:core/core/main' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/main/histogram/core/core:rlp' (0 c-steps) (SCHD-7)
# Info: Final schedule of SEQUENTIAL '/main/histogram/core': Latency = 463, Area (Datapath, Register, Total) = 12876.89, 41348.25, 54225.14 (CRAAS-12)
Prescheduled LOOP '/main/histogram/core/main' (4 c-steps) (SCHD-7)
At least one feasible schedule exists. (CRAAS-9)
# Info: Initial schedule of SEQUENTIAL '/main/histogram/core': Latency = 463, Area (Datapath, Register, Total) = 16260.91, 41348.25, 57609.16 (CRAAS-11)
Performing concurrent resource allocation and scheduling on '/main/main:core/core' (CRAAS-1)
Prescheduled SEQUENTIAL '/main/histogram/core' (total length 465 c-steps) (SCHD-8)
Resource allocation and scheduling done. (CRAAS-2)
Prescheduled LOOP '/main/histogram/core/for#1' (2 c-steps) (SCHD-7)
Netlist written to file 'schedule.gnt' (NET-4)
# Info: Apply resource constraints on data operations ... (CRAAS-4)

# Messages from "go schedule"

# Info: Design complexity at end of 'schedule': Total ops = 6085, Real ops = 1760, Vars = 1789 (SOL-21)
# Info: Completed transformation 'schedule' on solution 'main.v6': elapsed time 35.75 seconds, memory usage 1915204kB, peak memory usage 1980740kB (SOL-9)
Global signal 'out:rsc.vld' added to design 'histogram' for component 'out:rsci' (LIB-3)
Global signal 'return:rsc.dat' added to design 'main:core' for component 'return:rsci' (LIB-3)
Global signal 'n:rsc.triosy.lz' added to design 'histogram' for component 'n:rsc.triosy:obj' (LIB-3)
# Info: Starting transformation 'schedule' on solution 'main.v6' (SOL-8)
go extract
Performing concurrent resource allocation and scheduling on '/main/histogram/core' (CRAAS-1)
Global signal 'weight:rsc.rdy' added to design 'histogram' for component 'weight:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'feature:rsc' (SCHD-46)
Global signal 'weight:rsc.dat' added to design 'histogram' for component 'weight:rsci' (LIB-3)
Global signal 'weight:rsc.vld' added to design 'histogram' for component 'weight:rsci' (LIB-3)
Global signal 'feature:rsc.rdy' added to design 'histogram' for component 'feature:rsci' (LIB-3)
Performing concurrent resource allocation and scheduling on '/main/main:core/core' (CRAAS-1)
Global signal 'feature:rsc.dat' added to design 'histogram' for component 'feature:rsci' (LIB-3)
Global signal 'feature:rsc.vld' added to design 'histogram' for component 'feature:rsci' (LIB-3)
Report written to file 'cycle.rpt'
# Info: Running transformation 'schedule' on solution 'main.v6': elapsed time 30.00 seconds, memory usage 1915204kB, peak memory usage 1980740kB (SOL-15)
Global signal 'out:cns.rdy' added to design 'main:core' for component 'out:cnsi' (LIB-3)
Global signal 'hist:cns.dat' added to design 'main:core' for component 'hist:cnsi' (LIB-3)
Global signal 'out:cns.dat' added to design 'main:core' for component 'out:cnsi' (LIB-3)
Global signal 'out:cns.vld' added to design 'main:core' for component 'out:cnsi' (LIB-3)
Global signal 'weight:cns.dat' added to design 'main:core' for component 'weight:cnsi' (LIB-3)
Global signal 'weight:cns.vld' added to design 'main:core' for component 'weight:cnsi' (LIB-3)
Global signal 'hist:cns.vld' added to design 'main:core' for component 'hist:cnsi' (LIB-3)
Global signal 'hist:cns.rdy' added to design 'main:core' for component 'hist:cnsi' (LIB-3)
Global signal 'return:rsc.triosy.lz' added to design 'main:core' for component 'return:rsc.triosy:obj' (LIB-3)
# Info: Creating buffer for wait controller for component 'out:cns' (SCHD-46)
Global signal 'n:rsc.dat' added to design 'histogram' for component 'n:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'hist:rsc' (SCHD-46)
Global signal 'out:rsc.rdy' added to design 'histogram' for component 'out:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'n:rsc' (SCHD-46)
Global signal 'hist:rsc.rdy' added to design 'histogram' for component 'hist:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'weight:rsc' (SCHD-46)
Global signal 'hist:rsc.dat' added to design 'histogram' for component 'hist:rsci' (LIB-3)
Global signal 'hist:rsc.vld' added to design 'histogram' for component 'hist:rsci' (LIB-3)
Global signal 'feature:cns.vld' added to design 'main:core' for component 'feature:cnsi' (LIB-3)
Global signal 'feature:cns.rdy' added to design 'main:core' for component 'feature:cnsi' (LIB-3)
Global signal 'weight:cns.rdy' added to design 'main:core' for component 'weight:cnsi' (LIB-3)
Global signal 'feature:cns.dat' added to design 'main:core' for component 'feature:cnsi' (LIB-3)
Global signal 'out:rsc.dat' added to design 'histogram' for component 'out:rsci' (LIB-3)

# Messages from "go dpfsm"

# Info: Completed transformation 'dpfsm' on solution 'main.v6': elapsed time 10.48 seconds, memory usage 1915204kB, peak memory usage 1980740kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 4454, Real ops = 2505, Vars = 1393 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'main.v6' (SOL-8)
Performing FSM extraction... (FSM-1)

# Messages from "go extract"

# Info: Design complexity at end of 'instance': Total ops = 3903, Real ops = 2028, Vars = 3799 (SOL-21)
# Info: Completed transformation 'instance' on solution 'main.v6': elapsed time 12.16 seconds, memory usage 1915204kB, peak memory usage 1980740kB (SOL-9)
# Info: Starting transformation 'instance' on solution 'main.v6' (SOL-8)
Netlist written to file 'schematic.nlv' (NET-4)
# Info: Design complexity at end of 'extract': Total ops = 3884, Real ops = 2034, Vars = 1251 (SOL-21)
# Info: Completed transformation 'extract' on solution 'main.v6': elapsed time 15.01 seconds, memory usage 1915204kB, peak memory usage 1980740kB (SOL-9)
Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
Finished writing concatenated simulation file: /home/dirren/Catapult/Catapult_histogram/main.v6/concat_sim_rtl.vhdl
Add dependent file: ./rtl.vhdl
Generating SCVerify testbench files
Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
Add dependent file: /softs/mentor/cpult/10.5c/Mgc_home/pkgs/siflibs/ccs_genreg_v1.v
Add dependent file: /softs/mentor/cpult/10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.v
Add dependent file: /softs/mentor/cpult/10.5c/Mgc_home/pkgs/siflibs/ccs_pipe_v5.v
Add dependent file: /softs/mentor/cpult/10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
Add dependent file: /softs/mentor/cpult/10.5c/Mgc_home/pkgs/siflibs/ccs_fifo_wait_core_v5.v
Add dependent file: /softs/mentor/cpult/10.5c/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.vhd
Add dependent file: /softs/mentor/cpult/10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
Add dependent file: /softs/mentor/cpult/10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
Add dependent file: /softs/mentor/cpult/10.5c/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.v
Add dependent file: /softs/mentor/cpult/10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
Add dependent file: /softs/mentor/cpult/10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
Finished writing concatenated file: /home/dirren/Catapult/Catapult_histogram/main.v6/concat_rtl.vhdl
Add dependent file: ../td_ccore_solutions/leading_sign_28_1_1_0_6cad40f6cc34a80d5a7a77ebac07d1f06f60_0/rtl.v
Add dependent file: ./rtl.vhdl
Add dependent file: /softs/mentor/cpult/10.5c/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.vhd
order file name is: rtl.vhdl_order_sim.txt
Add dependent file: /softs/mentor/cpult/10.5c/Mgc_home/pkgs/siflibs/ccs_genreg_v1.vhd
Add dependent file: /softs/mentor/cpult/10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.vhd
Finished writing concatenated simulation file: /home/dirren/Catapult/Catapult_histogram/main.v6/concat_sim_rtl.v
Add dependent file: /softs/mentor/cpult/10.5c/Mgc_home/pkgs/siflibs/ccs_pipe_v5.vhd
Add dependent file: ./rtl.v
Add dependent file: /softs/mentor/cpult/10.5c/Mgc_home/pkgs/siflibs/ccs_fifo_wait_core_v5.vhd
Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
Add dependent file: /softs/mentor/cpult/10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
Add dependent file: /softs/mentor/cpult/10.5c/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.vhd
Add dependent file: /softs/mentor/cpult/10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
Add dependent file: /softs/mentor/cpult/10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
Add dependent file: ../td_ccore_solutions/leading_sign_28_1_1_0_6cad40f6cc34a80d5a7a77ebac07d1f06f60_0/rtl.v
Add dependent file: ../td_ccore_solutions/leading_sign_28_1_1_0_6cad40f6cc34a80d5a7a77ebac07d1f06f60_0/rtl.vhdl
Add dependent file: /softs/mentor/cpult/10.5c/Mgc_home/pkgs/siflibs/ccs_genreg_v1.v
Add dependent file: /softs/mentor/cpult/10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
Add dependent file: /softs/mentor/cpult/10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.v
Add dependent file: /softs/mentor/cpult/10.5c/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.vhd
Add dependent file: /softs/mentor/cpult/10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Add dependent file: /softs/mentor/cpult/10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
Add dependent file: /softs/mentor/cpult/10.5c/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
Add dependent file: /softs/mentor/cpult/10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
Add dependent file: /softs/mentor/cpult/10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
generate concat
Add dependent file: /softs/mentor/cpult/10.5c/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.v
Add dependent file: /softs/mentor/cpult/10.5c/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
Add dependent file: /softs/mentor/cpult/10.5c/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.vhd
order file name is: rtl.v_order_sim.txt
order file name is: rtl.vhdl_order.txt
Add dependent file: /softs/mentor/cpult/10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Add dependent file: /softs/mentor/cpult/10.5c/Mgc_home/pkgs/siflibs/ccs_genreg_v1.vhd
Add dependent file: /softs/mentor/cpult/10.5c/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
Add dependent file: /softs/mentor/cpult/10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.vhd
Add dependent file: /softs/mentor/cpult/10.5c/Mgc_home/pkgs/siflibs/ccs_pipe_v5.v
Add dependent file: /softs/mentor/cpult/10.5c/Mgc_home/pkgs/siflibs/ccs_pipe_v5.vhd
Add dependent file: /softs/mentor/cpult/10.5c/Mgc_home/pkgs/siflibs/ccs_fifo_wait_core_v5.v
Add dependent file: /softs/mentor/cpult/10.5c/Mgc_home/pkgs/siflibs/ccs_fifo_wait_core_v5.vhd
Finished writing concatenated file: /home/dirren/Catapult/Catapult_histogram/main.v6/concat_rtl.v
Add dependent file: /softs/mentor/cpult/10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
Add dependent file: ./rtl.v
Add dependent file: /softs/mentor/cpult/10.5c/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.vhd
Add dependent file: /softs/mentor/cpult/10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
Add dependent file: ../td_ccore_solutions/leading_sign_28_1_1_0_6cad40f6cc34a80d5a7a77ebac07d1f06f60_0/rtl.vhdl
generate concat
Generating scverify_top.cpp ()
Add dependent file: /softs/mentor/cpult/10.5c/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
order file name is: rtl.v_order.txt
Netlist written to file 'rtl.vhdl' (NET-4)
Netlist written to file 'rtl.v' (NET-4)
# Info: Starting transformation 'extract' on solution 'main.v6' (SOL-8)
Report written to file 'rtl.rpt'
