// Seed: 4113727896
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  assign module_2.id_1 = 0;
  inout wire id_1;
  tri id_3 = 1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input  tri0 id_0
    , id_6,
    input  wor  id_1,
    output wire id_2,
    input  tri  id_3,
    output tri  id_4
);
  parameter id_7 = 1;
  logic id_8;
  ;
  module_0 modCall_1 (
      id_8,
      id_6
  );
endmodule
module module_2 (
    input uwire id_0,
    input supply0 id_1,
    input uwire id_2,
    input wand id_3
);
  parameter id_5 = 1 == 1;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  wire id_6;
endmodule
