/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [11:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [16:0] celloutsig_0_16z;
  wire [11:0] celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [10:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [10:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [35:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire [12:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [11:0] celloutsig_1_10z;
  wire [17:0] celloutsig_1_12z;
  wire [9:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [7:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [19:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[74] | in_data[87]);
  assign celloutsig_1_15z = ~(celloutsig_1_12z[7] | celloutsig_1_4z[3]);
  assign celloutsig_1_18z = ~(celloutsig_1_16z[3] | celloutsig_1_14z);
  assign celloutsig_0_5z = ~(celloutsig_0_2z[8] | celloutsig_0_3z);
  assign celloutsig_0_8z = ~(celloutsig_0_5z | celloutsig_0_2z[0]);
  assign celloutsig_0_9z = ~(celloutsig_0_6z[1] | celloutsig_0_8z);
  assign celloutsig_0_12z = ~(celloutsig_0_6z[1] | celloutsig_0_5z);
  assign celloutsig_0_15z = ~(celloutsig_0_5z | celloutsig_0_12z);
  assign celloutsig_0_19z = ~(celloutsig_0_0z | celloutsig_0_18z[2]);
  assign celloutsig_1_0z = ~(in_data[149] | in_data[138]);
  assign celloutsig_1_2z = ~(celloutsig_1_0z | in_data[148]);
  assign celloutsig_1_8z = ~(celloutsig_1_6z | celloutsig_1_1z[10]);
  reg [3:0] _12_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _12_ <= 4'h0;
    else _12_ <= celloutsig_0_18z[5:2];
  assign out_data[35:32] = _12_;
  assign celloutsig_1_12z = celloutsig_1_7z[17:0] % { 1'h1, celloutsig_1_10z, celloutsig_1_9z };
  assign celloutsig_1_16z = { celloutsig_1_1z[10:4], celloutsig_1_15z } % { 1'h1, celloutsig_1_12z[2], celloutsig_1_4z };
  assign celloutsig_0_4z = { celloutsig_0_1z[9:0], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z } % { 1'h1, in_data[35:23], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_6z = celloutsig_0_4z[14:9] % { 1'h1, in_data[79:76], celloutsig_0_5z };
  assign celloutsig_0_11z = { celloutsig_0_4z[27:17], celloutsig_0_10z } % { 1'h1, celloutsig_0_2z };
  assign celloutsig_0_1z = { in_data[15:6], celloutsig_0_0z } % { 1'h1, in_data[34:27], celloutsig_0_0z, in_data[0] };
  assign celloutsig_0_16z = { celloutsig_0_7z[9:8], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_7z[12:1], celloutsig_0_7z[1] } % { 1'h1, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_13z };
  assign celloutsig_0_2z = { celloutsig_0_1z[9:0], celloutsig_0_0z } % { 1'h1, celloutsig_0_1z[9:0] };
  assign celloutsig_1_4z = { celloutsig_1_1z[6:4], celloutsig_1_1z[4], celloutsig_1_1z[4], celloutsig_1_2z } % { 1'h1, celloutsig_1_1z[4], celloutsig_1_1z[4], celloutsig_1_1z[4], celloutsig_1_1z[4], celloutsig_1_1z[4] };
  assign celloutsig_1_7z = { in_data[171:163], celloutsig_1_1z[10:4], celloutsig_1_1z[4], celloutsig_1_1z[4], celloutsig_1_1z[4], celloutsig_1_1z[4] } % { 1'h1, in_data[185:167] };
  assign celloutsig_1_10z = { in_data[108:104], celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_9z } % { 1'h1, in_data[117:113], celloutsig_1_2z, celloutsig_1_9z[4:1], in_data[96] };
  assign celloutsig_1_13z = ~ celloutsig_1_10z[11:2];
  assign celloutsig_0_17z = ~ { celloutsig_0_16z[12:4], celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_18z = ~ { celloutsig_0_17z[8:5], celloutsig_0_15z, celloutsig_0_13z };
  assign celloutsig_1_3z = ~ { in_data[156:154], celloutsig_1_0z };
  assign celloutsig_1_9z = ~ { celloutsig_1_8z, celloutsig_1_3z };
  assign celloutsig_0_3z = ~((in_data[42] & celloutsig_0_0z) | celloutsig_0_2z[1]);
  assign celloutsig_1_14z = ~((celloutsig_1_7z[15] & celloutsig_1_10z[5]) | celloutsig_1_10z[3]);
  assign celloutsig_1_19z = ~((celloutsig_1_18z & celloutsig_1_14z) | celloutsig_1_13z[3]);
  assign celloutsig_0_10z = ~((celloutsig_0_1z[9] & celloutsig_0_2z[2]) | celloutsig_0_9z);
  assign celloutsig_0_13z = ~((celloutsig_0_11z[9] & celloutsig_0_3z) | celloutsig_0_10z);
  assign celloutsig_0_21z = ~((celloutsig_0_18z[2] & celloutsig_0_17z[8]) | celloutsig_0_19z);
  assign celloutsig_1_5z = ~((celloutsig_1_1z[10] & celloutsig_1_4z[3]) | celloutsig_1_4z[1]);
  assign celloutsig_1_6z = ~((celloutsig_1_1z[4] & celloutsig_1_3z[2]) | celloutsig_1_1z[4]);
  assign celloutsig_0_7z[12:1] = ~ { celloutsig_0_4z[23:13], celloutsig_0_0z };
  assign { celloutsig_1_1z[4], celloutsig_1_1z[10:5] } = ~ { celloutsig_1_0z, in_data[169:164] };
  assign celloutsig_0_7z[0] = celloutsig_0_7z[1];
  assign celloutsig_1_1z[3:0] = { celloutsig_1_1z[4], celloutsig_1_1z[4], celloutsig_1_1z[4], celloutsig_1_1z[4] };
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z };
endmodule
