Time resolution is 1 ps
$finish called at time : 2030 ns : File "C:/Users/EMREYILDIZ/Desktop/Verilog Homeworks/Homework3/Homework3.srcs/sim_1/new/testbench_TopModule.v" Line 57
