// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_48 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_1273_fu_344_p2;
reg   [0:0] icmp_ln86_1273_reg_1190;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln86_1275_fu_356_p2;
reg   [0:0] icmp_ln86_1275_reg_1198;
wire   [0:0] icmp_ln86_1276_fu_362_p2;
reg   [0:0] icmp_ln86_1276_reg_1204;
wire   [0:0] icmp_ln86_1277_fu_368_p2;
reg   [0:0] icmp_ln86_1277_reg_1210;
reg   [0:0] icmp_ln86_1277_reg_1210_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1277_reg_1210_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1278_fu_374_p2;
reg   [0:0] icmp_ln86_1278_reg_1216;
wire   [0:0] icmp_ln86_1279_fu_380_p2;
reg   [0:0] icmp_ln86_1279_reg_1222;
wire   [0:0] icmp_ln86_1280_fu_386_p2;
reg   [0:0] icmp_ln86_1280_reg_1227;
wire   [0:0] icmp_ln86_1281_fu_392_p2;
reg   [0:0] icmp_ln86_1281_reg_1232;
reg   [0:0] icmp_ln86_1281_reg_1232_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1282_fu_398_p2;
reg   [0:0] icmp_ln86_1282_reg_1238;
reg   [0:0] icmp_ln86_1282_reg_1238_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1282_reg_1238_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1283_fu_404_p2;
reg   [0:0] icmp_ln86_1283_reg_1244;
reg   [0:0] icmp_ln86_1283_reg_1244_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1283_reg_1244_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1284_fu_410_p2;
reg   [0:0] icmp_ln86_1284_reg_1250;
reg   [0:0] icmp_ln86_1284_reg_1250_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1284_reg_1250_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1284_reg_1250_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1285_fu_416_p2;
reg   [0:0] icmp_ln86_1285_reg_1256;
reg   [0:0] icmp_ln86_1285_reg_1256_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1285_reg_1256_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1285_reg_1256_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1285_reg_1256_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1286_fu_422_p2;
reg   [0:0] icmp_ln86_1286_reg_1262;
wire   [0:0] icmp_ln86_1287_fu_428_p2;
reg   [0:0] icmp_ln86_1287_reg_1268;
reg   [0:0] icmp_ln86_1287_reg_1268_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1288_fu_434_p2;
reg   [0:0] icmp_ln86_1288_reg_1273;
reg   [0:0] icmp_ln86_1288_reg_1273_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1289_fu_440_p2;
reg   [0:0] icmp_ln86_1289_reg_1278;
reg   [0:0] icmp_ln86_1289_reg_1278_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1290_fu_446_p2;
reg   [0:0] icmp_ln86_1290_reg_1283;
reg   [0:0] icmp_ln86_1290_reg_1283_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1290_reg_1283_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1291_fu_452_p2;
reg   [0:0] icmp_ln86_1291_reg_1288;
reg   [0:0] icmp_ln86_1291_reg_1288_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1291_reg_1288_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1292_fu_458_p2;
reg   [0:0] icmp_ln86_1292_reg_1293;
reg   [0:0] icmp_ln86_1292_reg_1293_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1292_reg_1293_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1293_fu_464_p2;
reg   [0:0] icmp_ln86_1293_reg_1298;
reg   [0:0] icmp_ln86_1293_reg_1298_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1293_reg_1298_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1293_reg_1298_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1294_fu_470_p2;
reg   [0:0] icmp_ln86_1294_reg_1303;
reg   [0:0] icmp_ln86_1294_reg_1303_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1294_reg_1303_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1294_reg_1303_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1295_fu_476_p2;
reg   [0:0] icmp_ln86_1295_reg_1308;
reg   [0:0] icmp_ln86_1295_reg_1308_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1295_reg_1308_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1295_reg_1308_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1295_reg_1308_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1296_fu_482_p2;
reg   [0:0] icmp_ln86_1296_reg_1313;
reg   [0:0] icmp_ln86_1296_reg_1313_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1296_reg_1313_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1296_reg_1313_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1296_reg_1313_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1297_fu_488_p2;
reg   [0:0] icmp_ln86_1297_reg_1318;
reg   [0:0] icmp_ln86_1297_reg_1318_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1297_reg_1318_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1297_reg_1318_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1297_reg_1318_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1297_reg_1318_pp0_iter5_reg;
wire   [0:0] and_ln104_fu_506_p2;
reg   [0:0] and_ln104_reg_1323;
reg   [0:0] and_ln104_reg_1323_pp0_iter1_reg;
wire   [0:0] and_ln102_fu_512_p2;
reg   [0:0] and_ln102_reg_1330;
reg   [0:0] and_ln102_reg_1330_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1330_pp0_iter2_reg;
wire   [0:0] and_ln104_246_fu_524_p2;
reg   [0:0] and_ln104_246_reg_1337;
wire   [0:0] and_ln102_1227_fu_539_p2;
reg   [0:0] and_ln102_1227_reg_1343;
wire   [0:0] and_ln104_247_fu_548_p2;
reg   [0:0] and_ln104_247_reg_1349;
reg   [0:0] and_ln104_247_reg_1349_pp0_iter2_reg;
wire   [0:0] and_ln102_1229_fu_553_p2;
reg   [0:0] and_ln102_1229_reg_1355;
reg   [0:0] and_ln102_1229_reg_1355_pp0_iter2_reg;
reg   [0:0] and_ln102_1229_reg_1355_pp0_iter3_reg;
reg   [0:0] and_ln102_1229_reg_1355_pp0_iter4_reg;
wire   [0:0] and_ln102_1232_fu_582_p2;
reg   [0:0] and_ln102_1232_reg_1362;
wire   [0:0] and_ln102_1237_fu_587_p2;
reg   [0:0] and_ln102_1237_reg_1367;
reg   [0:0] and_ln102_1237_reg_1367_pp0_iter2_reg;
reg   [0:0] and_ln102_1237_reg_1367_pp0_iter3_reg;
reg   [0:0] and_ln102_1237_reg_1367_pp0_iter4_reg;
reg   [0:0] and_ln102_1237_reg_1367_pp0_iter5_reg;
wire   [0:0] or_ln117_1155_fu_639_p2;
reg   [0:0] or_ln117_1155_reg_1373;
wire   [2:0] select_ln117_1235_fu_651_p3;
reg   [2:0] select_ln117_1235_reg_1380;
wire   [0:0] or_ln117_1157_fu_659_p2;
reg   [0:0] or_ln117_1157_reg_1385;
wire   [0:0] and_ln102_1228_fu_665_p2;
reg   [0:0] and_ln102_1228_reg_1391;
wire   [0:0] and_ln102_1234_fu_678_p2;
reg   [0:0] and_ln102_1234_reg_1397;
wire   [0:0] or_ln117_1161_fu_756_p2;
reg   [0:0] or_ln117_1161_reg_1403;
wire   [3:0] select_ln117_1241_fu_770_p3;
reg   [3:0] select_ln117_1241_reg_1408;
wire   [0:0] or_ln117_1163_fu_778_p2;
reg   [0:0] or_ln117_1163_reg_1413;
wire   [0:0] and_ln104_248_fu_787_p2;
reg   [0:0] and_ln104_248_reg_1422;
wire   [0:0] and_ln102_1235_fu_802_p2;
reg   [0:0] and_ln102_1235_reg_1427;
wire   [0:0] or_ln117_1167_fu_885_p2;
reg   [0:0] or_ln117_1167_reg_1433;
wire   [4:0] select_ln117_1247_fu_897_p3;
reg   [4:0] select_ln117_1247_reg_1439;
wire   [0:0] or_ln117_1171_fu_905_p2;
reg   [0:0] or_ln117_1171_reg_1444;
reg   [0:0] or_ln117_1171_reg_1444_pp0_iter4_reg;
wire   [0:0] and_ln102_1236_fu_914_p2;
reg   [0:0] and_ln102_1236_reg_1452;
wire   [4:0] select_ln117_1251_fu_970_p3;
reg   [4:0] select_ln117_1251_reg_1458;
wire   [0:0] or_ln117_1175_fu_1026_p2;
reg   [0:0] or_ln117_1175_reg_1463;
wire   [4:0] select_ln117_1255_fu_1038_p3;
reg   [4:0] select_ln117_1255_reg_1469;
wire    ap_block_pp0_stage0;
wire   [0:0] tmp_19_fu_336_p3;
wire   [0:0] xor_ln104_609_fu_500_p2;
wire   [0:0] icmp_ln86_1274_fu_350_p2;
wire   [0:0] xor_ln104_fu_494_p2;
wire   [0:0] xor_ln104_610_fu_518_p2;
wire   [0:0] xor_ln104_612_fu_543_p2;
wire   [0:0] xor_ln104_614_fu_557_p2;
wire   [0:0] and_ln102_1226_fu_530_p2;
wire   [0:0] xor_ln104_611_fu_534_p2;
wire   [0:0] and_ln102_1249_fu_572_p2;
wire   [0:0] and_ln104_249_fu_562_p2;
wire   [0:0] xor_ln104_620_fu_592_p2;
wire   [0:0] and_ln102_1230_fu_567_p2;
wire   [0:0] xor_ln117_fu_603_p2;
wire   [0:0] and_ln102_1231_fu_577_p2;
wire   [1:0] zext_ln117_fu_609_p1;
wire   [0:0] or_ln117_fu_613_p2;
wire   [1:0] select_ln117_fu_619_p3;
wire   [1:0] select_ln117_1233_fu_627_p3;
wire   [0:0] and_ln104_250_fu_597_p2;
wire   [2:0] zext_ln117_141_fu_635_p1;
wire   [2:0] select_ln117_1234_fu_644_p3;
wire   [0:0] xor_ln104_615_fu_669_p2;
wire   [0:0] and_ln102_1250_fu_687_p2;
wire   [0:0] and_ln102_1233_fu_674_p2;
wire   [0:0] and_ln102_1238_fu_683_p2;
wire   [0:0] or_ln117_1156_fu_702_p2;
wire   [0:0] and_ln102_1239_fu_692_p2;
wire   [2:0] select_ln117_1236_fu_707_p3;
wire   [2:0] select_ln117_1237_fu_719_p3;
wire   [0:0] or_ln117_1158_fu_714_p2;
wire   [3:0] zext_ln117_142_fu_726_p1;
wire   [0:0] or_ln117_1159_fu_730_p2;
wire   [0:0] and_ln102_1240_fu_697_p2;
wire   [3:0] select_ln117_1238_fu_734_p3;
wire   [0:0] or_ln117_1160_fu_742_p2;
wire   [3:0] select_ln117_1239_fu_748_p3;
wire   [3:0] select_ln117_1240_fu_762_p3;
wire   [0:0] xor_ln104_613_fu_782_p2;
wire   [0:0] xor_ln104_616_fu_792_p2;
wire   [0:0] and_ln102_1251_fu_807_p2;
wire   [0:0] xor_ln104_617_fu_797_p2;
wire   [0:0] and_ln102_1252_fu_821_p2;
wire   [0:0] and_ln102_1241_fu_812_p2;
wire   [0:0] or_ln117_1162_fu_831_p2;
wire   [0:0] and_ln102_1242_fu_817_p2;
wire   [3:0] select_ln117_1242_fu_836_p3;
wire   [0:0] or_ln117_1164_fu_843_p2;
wire   [3:0] select_ln117_1243_fu_848_p3;
wire   [0:0] or_ln117_1165_fu_855_p2;
wire   [0:0] and_ln102_1243_fu_826_p2;
wire   [3:0] select_ln117_1244_fu_859_p3;
wire   [3:0] select_ln117_1245_fu_873_p3;
wire   [0:0] or_ln117_1166_fu_867_p2;
wire   [4:0] zext_ln117_143_fu_881_p1;
wire   [4:0] select_ln117_1246_fu_889_p3;
wire   [0:0] xor_ln104_618_fu_909_p2;
wire   [0:0] and_ln102_1253_fu_922_p2;
wire   [0:0] and_ln102_1244_fu_918_p2;
wire   [0:0] or_ln117_1168_fu_932_p2;
wire   [0:0] or_ln117_1169_fu_937_p2;
wire   [0:0] and_ln102_1245_fu_927_p2;
wire   [4:0] select_ln117_1248_fu_941_p3;
wire   [0:0] or_ln117_1170_fu_948_p2;
wire   [4:0] select_ln117_1249_fu_954_p3;
wire   [4:0] select_ln117_1250_fu_962_p3;
wire   [0:0] xor_ln104_619_fu_977_p2;
wire   [0:0] and_ln102_1254_fu_986_p2;
wire   [0:0] and_ln102_1246_fu_982_p2;
wire   [0:0] or_ln117_1172_fu_996_p2;
wire   [0:0] or_ln117_1173_fu_1001_p2;
wire   [0:0] and_ln102_1247_fu_991_p2;
wire   [4:0] select_ln117_1252_fu_1005_p3;
wire   [0:0] or_ln117_1174_fu_1012_p2;
wire   [4:0] select_ln117_1253_fu_1018_p3;
wire   [4:0] select_ln117_1254_fu_1030_p3;
wire   [0:0] and_ln102_1248_fu_1046_p2;
wire   [0:0] or_ln117_1176_fu_1050_p2;
wire   [11:0] tmp_fu_1066_p55;
wire   [4:0] tmp_fu_1066_p56;
wire   [0:0] or_ln117_1177_fu_1055_p2;
wire   [11:0] tmp_fu_1066_p57;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
wire   [4:0] tmp_fu_1066_p1;
wire   [4:0] tmp_fu_1066_p3;
wire   [4:0] tmp_fu_1066_p5;
wire   [4:0] tmp_fu_1066_p7;
wire   [4:0] tmp_fu_1066_p9;
wire   [4:0] tmp_fu_1066_p11;
wire   [4:0] tmp_fu_1066_p13;
wire   [4:0] tmp_fu_1066_p15;
wire   [4:0] tmp_fu_1066_p17;
wire   [4:0] tmp_fu_1066_p19;
wire   [4:0] tmp_fu_1066_p21;
wire   [4:0] tmp_fu_1066_p23;
wire   [4:0] tmp_fu_1066_p25;
wire   [4:0] tmp_fu_1066_p27;
wire   [4:0] tmp_fu_1066_p29;
wire   [4:0] tmp_fu_1066_p31;
wire  signed [4:0] tmp_fu_1066_p33;
wire  signed [4:0] tmp_fu_1066_p35;
wire  signed [4:0] tmp_fu_1066_p37;
wire  signed [4:0] tmp_fu_1066_p39;
wire  signed [4:0] tmp_fu_1066_p41;
wire  signed [4:0] tmp_fu_1066_p43;
wire  signed [4:0] tmp_fu_1066_p45;
wire  signed [4:0] tmp_fu_1066_p47;
wire  signed [4:0] tmp_fu_1066_p49;
wire  signed [4:0] tmp_fu_1066_p51;
wire  signed [4:0] tmp_fu_1066_p53;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_55_5_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_55_5_12_1_1_U1315(
    .din0(12'd1777),
    .din1(12'd339),
    .din2(12'd3795),
    .din3(12'd469),
    .din4(12'd1125),
    .din5(12'd4093),
    .din6(12'd1705),
    .din7(12'd3913),
    .din8(12'd3472),
    .din9(12'd3372),
    .din10(12'd75),
    .din11(12'd3722),
    .din12(12'd2365),
    .din13(12'd4084),
    .din14(12'd76),
    .din15(12'd3962),
    .din16(12'd4079),
    .din17(12'd687),
    .din18(12'd304),
    .din19(12'd3984),
    .din20(12'd242),
    .din21(12'd85),
    .din22(12'd4035),
    .din23(12'd3501),
    .din24(12'd195),
    .din25(12'd3058),
    .din26(12'd3826),
    .def(tmp_fu_1066_p55),
    .sel(tmp_fu_1066_p56),
    .dout(tmp_fu_1066_p57)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1227_reg_1343 <= and_ln102_1227_fu_539_p2;
        and_ln102_1228_reg_1391 <= and_ln102_1228_fu_665_p2;
        and_ln102_1229_reg_1355 <= and_ln102_1229_fu_553_p2;
        and_ln102_1229_reg_1355_pp0_iter2_reg <= and_ln102_1229_reg_1355;
        and_ln102_1229_reg_1355_pp0_iter3_reg <= and_ln102_1229_reg_1355_pp0_iter2_reg;
        and_ln102_1229_reg_1355_pp0_iter4_reg <= and_ln102_1229_reg_1355_pp0_iter3_reg;
        and_ln102_1232_reg_1362 <= and_ln102_1232_fu_582_p2;
        and_ln102_1234_reg_1397 <= and_ln102_1234_fu_678_p2;
        and_ln102_1235_reg_1427 <= and_ln102_1235_fu_802_p2;
        and_ln102_1236_reg_1452 <= and_ln102_1236_fu_914_p2;
        and_ln102_1237_reg_1367 <= and_ln102_1237_fu_587_p2;
        and_ln102_1237_reg_1367_pp0_iter2_reg <= and_ln102_1237_reg_1367;
        and_ln102_1237_reg_1367_pp0_iter3_reg <= and_ln102_1237_reg_1367_pp0_iter2_reg;
        and_ln102_1237_reg_1367_pp0_iter4_reg <= and_ln102_1237_reg_1367_pp0_iter3_reg;
        and_ln102_1237_reg_1367_pp0_iter5_reg <= and_ln102_1237_reg_1367_pp0_iter4_reg;
        and_ln102_reg_1330 <= and_ln102_fu_512_p2;
        and_ln102_reg_1330_pp0_iter1_reg <= and_ln102_reg_1330;
        and_ln102_reg_1330_pp0_iter2_reg <= and_ln102_reg_1330_pp0_iter1_reg;
        and_ln104_246_reg_1337 <= and_ln104_246_fu_524_p2;
        and_ln104_247_reg_1349 <= and_ln104_247_fu_548_p2;
        and_ln104_247_reg_1349_pp0_iter2_reg <= and_ln104_247_reg_1349;
        and_ln104_248_reg_1422 <= and_ln104_248_fu_787_p2;
        and_ln104_reg_1323 <= and_ln104_fu_506_p2;
        and_ln104_reg_1323_pp0_iter1_reg <= and_ln104_reg_1323;
        icmp_ln86_1273_reg_1190 <= icmp_ln86_1273_fu_344_p2;
        icmp_ln86_1275_reg_1198 <= icmp_ln86_1275_fu_356_p2;
        icmp_ln86_1276_reg_1204 <= icmp_ln86_1276_fu_362_p2;
        icmp_ln86_1277_reg_1210 <= icmp_ln86_1277_fu_368_p2;
        icmp_ln86_1277_reg_1210_pp0_iter1_reg <= icmp_ln86_1277_reg_1210;
        icmp_ln86_1277_reg_1210_pp0_iter2_reg <= icmp_ln86_1277_reg_1210_pp0_iter1_reg;
        icmp_ln86_1278_reg_1216 <= icmp_ln86_1278_fu_374_p2;
        icmp_ln86_1279_reg_1222 <= icmp_ln86_1279_fu_380_p2;
        icmp_ln86_1280_reg_1227 <= icmp_ln86_1280_fu_386_p2;
        icmp_ln86_1281_reg_1232 <= icmp_ln86_1281_fu_392_p2;
        icmp_ln86_1281_reg_1232_pp0_iter1_reg <= icmp_ln86_1281_reg_1232;
        icmp_ln86_1282_reg_1238 <= icmp_ln86_1282_fu_398_p2;
        icmp_ln86_1282_reg_1238_pp0_iter1_reg <= icmp_ln86_1282_reg_1238;
        icmp_ln86_1282_reg_1238_pp0_iter2_reg <= icmp_ln86_1282_reg_1238_pp0_iter1_reg;
        icmp_ln86_1283_reg_1244 <= icmp_ln86_1283_fu_404_p2;
        icmp_ln86_1283_reg_1244_pp0_iter1_reg <= icmp_ln86_1283_reg_1244;
        icmp_ln86_1283_reg_1244_pp0_iter2_reg <= icmp_ln86_1283_reg_1244_pp0_iter1_reg;
        icmp_ln86_1284_reg_1250 <= icmp_ln86_1284_fu_410_p2;
        icmp_ln86_1284_reg_1250_pp0_iter1_reg <= icmp_ln86_1284_reg_1250;
        icmp_ln86_1284_reg_1250_pp0_iter2_reg <= icmp_ln86_1284_reg_1250_pp0_iter1_reg;
        icmp_ln86_1284_reg_1250_pp0_iter3_reg <= icmp_ln86_1284_reg_1250_pp0_iter2_reg;
        icmp_ln86_1285_reg_1256 <= icmp_ln86_1285_fu_416_p2;
        icmp_ln86_1285_reg_1256_pp0_iter1_reg <= icmp_ln86_1285_reg_1256;
        icmp_ln86_1285_reg_1256_pp0_iter2_reg <= icmp_ln86_1285_reg_1256_pp0_iter1_reg;
        icmp_ln86_1285_reg_1256_pp0_iter3_reg <= icmp_ln86_1285_reg_1256_pp0_iter2_reg;
        icmp_ln86_1285_reg_1256_pp0_iter4_reg <= icmp_ln86_1285_reg_1256_pp0_iter3_reg;
        icmp_ln86_1286_reg_1262 <= icmp_ln86_1286_fu_422_p2;
        icmp_ln86_1287_reg_1268 <= icmp_ln86_1287_fu_428_p2;
        icmp_ln86_1287_reg_1268_pp0_iter1_reg <= icmp_ln86_1287_reg_1268;
        icmp_ln86_1288_reg_1273 <= icmp_ln86_1288_fu_434_p2;
        icmp_ln86_1288_reg_1273_pp0_iter1_reg <= icmp_ln86_1288_reg_1273;
        icmp_ln86_1289_reg_1278 <= icmp_ln86_1289_fu_440_p2;
        icmp_ln86_1289_reg_1278_pp0_iter1_reg <= icmp_ln86_1289_reg_1278;
        icmp_ln86_1290_reg_1283 <= icmp_ln86_1290_fu_446_p2;
        icmp_ln86_1290_reg_1283_pp0_iter1_reg <= icmp_ln86_1290_reg_1283;
        icmp_ln86_1290_reg_1283_pp0_iter2_reg <= icmp_ln86_1290_reg_1283_pp0_iter1_reg;
        icmp_ln86_1291_reg_1288 <= icmp_ln86_1291_fu_452_p2;
        icmp_ln86_1291_reg_1288_pp0_iter1_reg <= icmp_ln86_1291_reg_1288;
        icmp_ln86_1291_reg_1288_pp0_iter2_reg <= icmp_ln86_1291_reg_1288_pp0_iter1_reg;
        icmp_ln86_1292_reg_1293 <= icmp_ln86_1292_fu_458_p2;
        icmp_ln86_1292_reg_1293_pp0_iter1_reg <= icmp_ln86_1292_reg_1293;
        icmp_ln86_1292_reg_1293_pp0_iter2_reg <= icmp_ln86_1292_reg_1293_pp0_iter1_reg;
        icmp_ln86_1293_reg_1298 <= icmp_ln86_1293_fu_464_p2;
        icmp_ln86_1293_reg_1298_pp0_iter1_reg <= icmp_ln86_1293_reg_1298;
        icmp_ln86_1293_reg_1298_pp0_iter2_reg <= icmp_ln86_1293_reg_1298_pp0_iter1_reg;
        icmp_ln86_1293_reg_1298_pp0_iter3_reg <= icmp_ln86_1293_reg_1298_pp0_iter2_reg;
        icmp_ln86_1294_reg_1303 <= icmp_ln86_1294_fu_470_p2;
        icmp_ln86_1294_reg_1303_pp0_iter1_reg <= icmp_ln86_1294_reg_1303;
        icmp_ln86_1294_reg_1303_pp0_iter2_reg <= icmp_ln86_1294_reg_1303_pp0_iter1_reg;
        icmp_ln86_1294_reg_1303_pp0_iter3_reg <= icmp_ln86_1294_reg_1303_pp0_iter2_reg;
        icmp_ln86_1295_reg_1308 <= icmp_ln86_1295_fu_476_p2;
        icmp_ln86_1295_reg_1308_pp0_iter1_reg <= icmp_ln86_1295_reg_1308;
        icmp_ln86_1295_reg_1308_pp0_iter2_reg <= icmp_ln86_1295_reg_1308_pp0_iter1_reg;
        icmp_ln86_1295_reg_1308_pp0_iter3_reg <= icmp_ln86_1295_reg_1308_pp0_iter2_reg;
        icmp_ln86_1295_reg_1308_pp0_iter4_reg <= icmp_ln86_1295_reg_1308_pp0_iter3_reg;
        icmp_ln86_1296_reg_1313 <= icmp_ln86_1296_fu_482_p2;
        icmp_ln86_1296_reg_1313_pp0_iter1_reg <= icmp_ln86_1296_reg_1313;
        icmp_ln86_1296_reg_1313_pp0_iter2_reg <= icmp_ln86_1296_reg_1313_pp0_iter1_reg;
        icmp_ln86_1296_reg_1313_pp0_iter3_reg <= icmp_ln86_1296_reg_1313_pp0_iter2_reg;
        icmp_ln86_1296_reg_1313_pp0_iter4_reg <= icmp_ln86_1296_reg_1313_pp0_iter3_reg;
        icmp_ln86_1297_reg_1318 <= icmp_ln86_1297_fu_488_p2;
        icmp_ln86_1297_reg_1318_pp0_iter1_reg <= icmp_ln86_1297_reg_1318;
        icmp_ln86_1297_reg_1318_pp0_iter2_reg <= icmp_ln86_1297_reg_1318_pp0_iter1_reg;
        icmp_ln86_1297_reg_1318_pp0_iter3_reg <= icmp_ln86_1297_reg_1318_pp0_iter2_reg;
        icmp_ln86_1297_reg_1318_pp0_iter4_reg <= icmp_ln86_1297_reg_1318_pp0_iter3_reg;
        icmp_ln86_1297_reg_1318_pp0_iter5_reg <= icmp_ln86_1297_reg_1318_pp0_iter4_reg;
        or_ln117_1155_reg_1373 <= or_ln117_1155_fu_639_p2;
        or_ln117_1157_reg_1385 <= or_ln117_1157_fu_659_p2;
        or_ln117_1161_reg_1403 <= or_ln117_1161_fu_756_p2;
        or_ln117_1163_reg_1413 <= or_ln117_1163_fu_778_p2;
        or_ln117_1167_reg_1433 <= or_ln117_1167_fu_885_p2;
        or_ln117_1171_reg_1444 <= or_ln117_1171_fu_905_p2;
        or_ln117_1171_reg_1444_pp0_iter4_reg <= or_ln117_1171_reg_1444;
        or_ln117_1175_reg_1463 <= or_ln117_1175_fu_1026_p2;
        select_ln117_1235_reg_1380 <= select_ln117_1235_fu_651_p3;
        select_ln117_1241_reg_1408 <= select_ln117_1241_fu_770_p3;
        select_ln117_1247_reg_1439 <= select_ln117_1247_fu_897_p3;
        select_ln117_1251_reg_1458 <= select_ln117_1251_fu_970_p3;
        select_ln117_1255_reg_1469 <= select_ln117_1255_fu_1038_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign and_ln102_1226_fu_530_p2 = (icmp_ln86_1275_reg_1198 & icmp_ln86_1273_reg_1190);

assign and_ln102_1227_fu_539_p2 = (icmp_ln86_1276_reg_1204 & and_ln104_reg_1323);

assign and_ln102_1228_fu_665_p2 = (icmp_ln86_1277_reg_1210_pp0_iter1_reg & and_ln102_reg_1330_pp0_iter1_reg);

assign and_ln102_1229_fu_553_p2 = (icmp_ln86_1278_reg_1216 & and_ln104_246_reg_1337);

assign and_ln102_1230_fu_567_p2 = (icmp_ln86_1279_reg_1222 & and_ln102_1226_fu_530_p2);

assign and_ln102_1231_fu_577_p2 = (icmp_ln86_1273_reg_1190 & and_ln102_1249_fu_572_p2);

assign and_ln102_1232_fu_582_p2 = (icmp_ln86_1281_reg_1232 & and_ln102_1227_fu_539_p2);

assign and_ln102_1233_fu_674_p2 = (icmp_ln86_1282_reg_1238_pp0_iter1_reg & and_ln104_247_reg_1349);

assign and_ln102_1234_fu_678_p2 = (icmp_ln86_1283_reg_1244_pp0_iter1_reg & and_ln102_1228_fu_665_p2);

assign and_ln102_1235_fu_802_p2 = (icmp_ln86_1284_reg_1250_pp0_iter2_reg & and_ln104_248_fu_787_p2);

assign and_ln102_1236_fu_914_p2 = (icmp_ln86_1285_reg_1256_pp0_iter3_reg & and_ln102_1229_reg_1355_pp0_iter3_reg);

assign and_ln102_1237_fu_587_p2 = (icmp_ln86_1286_reg_1262 & and_ln104_249_fu_562_p2);

assign and_ln102_1238_fu_683_p2 = (icmp_ln86_1287_reg_1268_pp0_iter1_reg & and_ln102_1232_reg_1362);

assign and_ln102_1239_fu_692_p2 = (and_ln102_1250_fu_687_p2 & and_ln102_1227_reg_1343);

assign and_ln102_1240_fu_697_p2 = (icmp_ln86_1289_reg_1278_pp0_iter1_reg & and_ln102_1233_fu_674_p2);

assign and_ln102_1241_fu_812_p2 = (and_ln104_247_reg_1349_pp0_iter2_reg & and_ln102_1251_fu_807_p2);

assign and_ln102_1242_fu_817_p2 = (icmp_ln86_1291_reg_1288_pp0_iter2_reg & and_ln102_1234_reg_1397);

assign and_ln102_1243_fu_826_p2 = (and_ln102_1252_fu_821_p2 & and_ln102_1228_reg_1391);

assign and_ln102_1244_fu_918_p2 = (icmp_ln86_1293_reg_1298_pp0_iter3_reg & and_ln102_1235_reg_1427);

assign and_ln102_1245_fu_927_p2 = (and_ln104_248_reg_1422 & and_ln102_1253_fu_922_p2);

assign and_ln102_1246_fu_982_p2 = (icmp_ln86_1295_reg_1308_pp0_iter4_reg & and_ln102_1236_reg_1452);

assign and_ln102_1247_fu_991_p2 = (and_ln102_1254_fu_986_p2 & and_ln102_1229_reg_1355_pp0_iter4_reg);

assign and_ln102_1248_fu_1046_p2 = (icmp_ln86_1297_reg_1318_pp0_iter5_reg & and_ln102_1237_reg_1367_pp0_iter5_reg);

assign and_ln102_1249_fu_572_p2 = (xor_ln104_611_fu_534_p2 & icmp_ln86_1280_reg_1227);

assign and_ln102_1250_fu_687_p2 = (xor_ln104_615_fu_669_p2 & icmp_ln86_1288_reg_1273_pp0_iter1_reg);

assign and_ln102_1251_fu_807_p2 = (xor_ln104_616_fu_792_p2 & icmp_ln86_1290_reg_1283_pp0_iter2_reg);

assign and_ln102_1252_fu_821_p2 = (xor_ln104_617_fu_797_p2 & icmp_ln86_1292_reg_1293_pp0_iter2_reg);

assign and_ln102_1253_fu_922_p2 = (xor_ln104_618_fu_909_p2 & icmp_ln86_1294_reg_1303_pp0_iter3_reg);

assign and_ln102_1254_fu_986_p2 = (xor_ln104_619_fu_977_p2 & icmp_ln86_1296_reg_1313_pp0_iter4_reg);

assign and_ln102_fu_512_p2 = (xor_ln104_fu_494_p2 & icmp_ln86_1274_fu_350_p2);

assign and_ln104_246_fu_524_p2 = (xor_ln104_fu_494_p2 & xor_ln104_610_fu_518_p2);

assign and_ln104_247_fu_548_p2 = (xor_ln104_612_fu_543_p2 & and_ln104_reg_1323);

assign and_ln104_248_fu_787_p2 = (xor_ln104_613_fu_782_p2 & and_ln102_reg_1330_pp0_iter2_reg);

assign and_ln104_249_fu_562_p2 = (xor_ln104_614_fu_557_p2 & and_ln104_246_reg_1337);

assign and_ln104_250_fu_597_p2 = (xor_ln104_620_fu_592_p2 & and_ln104_249_fu_562_p2);

assign and_ln104_fu_506_p2 = (xor_ln104_609_fu_500_p2 & tmp_19_fu_336_p3);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = ((or_ln117_1177_fu_1055_p2[0:0] == 1'b1) ? tmp_fu_1066_p57 : 12'd0);

assign icmp_ln86_1273_fu_344_p2 = (($signed(p_read15_int_reg) < $signed(18'd262011)) ? 1'b1 : 1'b0);

assign icmp_ln86_1274_fu_350_p2 = (($signed(p_read8_int_reg) < $signed(18'd364)) ? 1'b1 : 1'b0);

assign icmp_ln86_1275_fu_356_p2 = (($signed(p_read7_int_reg) < $signed(18'd72)) ? 1'b1 : 1'b0);

assign icmp_ln86_1276_fu_362_p2 = (($signed(p_read9_int_reg) < $signed(18'd2992)) ? 1'b1 : 1'b0);

assign icmp_ln86_1277_fu_368_p2 = (($signed(p_read16_int_reg) < $signed(18'd124417)) ? 1'b1 : 1'b0);

assign icmp_ln86_1278_fu_374_p2 = (($signed(p_read11_int_reg) < $signed(18'd2532)) ? 1'b1 : 1'b0);

assign icmp_ln86_1279_fu_380_p2 = (($signed(p_read2_int_reg) < $signed(18'd102307)) ? 1'b1 : 1'b0);

assign icmp_ln86_1280_fu_386_p2 = (($signed(p_read7_int_reg) < $signed(18'd93)) ? 1'b1 : 1'b0);

assign icmp_ln86_1281_fu_392_p2 = (($signed(p_read4_int_reg) < $signed(18'd719)) ? 1'b1 : 1'b0);

assign icmp_ln86_1282_fu_398_p2 = (($signed(p_read1_int_reg) < $signed(18'd232893)) ? 1'b1 : 1'b0);

assign icmp_ln86_1283_fu_404_p2 = (($signed(p_read3_int_reg) < $signed(18'd38357)) ? 1'b1 : 1'b0);

assign icmp_ln86_1284_fu_410_p2 = (($signed(p_read7_int_reg) < $signed(18'd134)) ? 1'b1 : 1'b0);

assign icmp_ln86_1285_fu_416_p2 = (($signed(p_read14_int_reg) < $signed(18'd21023)) ? 1'b1 : 1'b0);

assign icmp_ln86_1286_fu_422_p2 = (($signed(p_read13_int_reg) < $signed(18'd111)) ? 1'b1 : 1'b0);

assign icmp_ln86_1287_fu_428_p2 = (($signed(p_read4_int_reg) < $signed(18'd717)) ? 1'b1 : 1'b0);

assign icmp_ln86_1288_fu_434_p2 = (($signed(p_read7_int_reg) < $signed(18'd89)) ? 1'b1 : 1'b0);

assign icmp_ln86_1289_fu_440_p2 = (($signed(p_read1_int_reg) < $signed(18'd117338)) ? 1'b1 : 1'b0);

assign icmp_ln86_1290_fu_446_p2 = (($signed(p_read5_int_reg) < $signed(18'd17)) ? 1'b1 : 1'b0);

assign icmp_ln86_1291_fu_452_p2 = (($signed(p_read16_int_reg) < $signed(18'd89601)) ? 1'b1 : 1'b0);

assign icmp_ln86_1292_fu_458_p2 = (($signed(p_read16_int_reg) < $signed(18'd103937)) ? 1'b1 : 1'b0);

assign icmp_ln86_1293_fu_464_p2 = (($signed(p_read12_int_reg) < $signed(18'd862)) ? 1'b1 : 1'b0);

assign icmp_ln86_1294_fu_470_p2 = (($signed(p_read10_int_reg) < $signed(18'd499)) ? 1'b1 : 1'b0);

assign icmp_ln86_1295_fu_476_p2 = (($signed(p_read16_int_reg) < $signed(18'd46593)) ? 1'b1 : 1'b0);

assign icmp_ln86_1296_fu_482_p2 = (($signed(p_read1_int_reg) < $signed(18'd43850)) ? 1'b1 : 1'b0);

assign icmp_ln86_1297_fu_488_p2 = (($signed(p_read6_int_reg) < $signed(18'd5038)) ? 1'b1 : 1'b0);

assign or_ln117_1155_fu_639_p2 = (icmp_ln86_1273_reg_1190 | and_ln104_250_fu_597_p2);

assign or_ln117_1156_fu_702_p2 = (or_ln117_1155_reg_1373 | and_ln102_1238_fu_683_p2);

assign or_ln117_1157_fu_659_p2 = (or_ln117_1155_fu_639_p2 | and_ln102_1232_fu_582_p2);

assign or_ln117_1158_fu_714_p2 = (or_ln117_1157_reg_1385 | and_ln102_1239_fu_692_p2);

assign or_ln117_1159_fu_730_p2 = (or_ln117_1155_reg_1373 | and_ln102_1227_reg_1343);

assign or_ln117_1160_fu_742_p2 = (or_ln117_1159_fu_730_p2 | and_ln102_1240_fu_697_p2);

assign or_ln117_1161_fu_756_p2 = (or_ln117_1159_fu_730_p2 | and_ln102_1233_fu_674_p2);

assign or_ln117_1162_fu_831_p2 = (or_ln117_1161_reg_1403 | and_ln102_1241_fu_812_p2);

assign or_ln117_1163_fu_778_p2 = (or_ln117_1155_reg_1373 | and_ln104_reg_1323_pp0_iter1_reg);

assign or_ln117_1164_fu_843_p2 = (or_ln117_1163_reg_1413 | and_ln102_1242_fu_817_p2);

assign or_ln117_1165_fu_855_p2 = (or_ln117_1163_reg_1413 | and_ln102_1234_reg_1397);

assign or_ln117_1166_fu_867_p2 = (or_ln117_1165_fu_855_p2 | and_ln102_1243_fu_826_p2);

assign or_ln117_1167_fu_885_p2 = (or_ln117_1163_reg_1413 | and_ln102_1228_reg_1391);

assign or_ln117_1168_fu_932_p2 = (or_ln117_1167_reg_1433 | and_ln102_1244_fu_918_p2);

assign or_ln117_1169_fu_937_p2 = (or_ln117_1167_reg_1433 | and_ln102_1235_reg_1427);

assign or_ln117_1170_fu_948_p2 = (or_ln117_1169_fu_937_p2 | and_ln102_1245_fu_927_p2);

assign or_ln117_1171_fu_905_p2 = (or_ln117_1163_reg_1413 | and_ln102_reg_1330_pp0_iter2_reg);

assign or_ln117_1172_fu_996_p2 = (or_ln117_1171_reg_1444_pp0_iter4_reg | and_ln102_1246_fu_982_p2);

assign or_ln117_1173_fu_1001_p2 = (or_ln117_1171_reg_1444_pp0_iter4_reg | and_ln102_1236_reg_1452);

assign or_ln117_1174_fu_1012_p2 = (or_ln117_1173_fu_1001_p2 | and_ln102_1247_fu_991_p2);

assign or_ln117_1175_fu_1026_p2 = (or_ln117_1171_reg_1444_pp0_iter4_reg | and_ln102_1229_reg_1355_pp0_iter4_reg);

assign or_ln117_1176_fu_1050_p2 = (or_ln117_1175_reg_1463 | and_ln102_1248_fu_1046_p2);

assign or_ln117_1177_fu_1055_p2 = (or_ln117_1175_reg_1463 | and_ln102_1237_reg_1367_pp0_iter5_reg);

assign or_ln117_fu_613_p2 = (and_ln102_1231_fu_577_p2 | and_ln102_1226_fu_530_p2);

assign select_ln117_1233_fu_627_p3 = ((or_ln117_fu_613_p2[0:0] == 1'b1) ? select_ln117_fu_619_p3 : 2'd3);

assign select_ln117_1234_fu_644_p3 = ((icmp_ln86_1273_reg_1190[0:0] == 1'b1) ? zext_ln117_141_fu_635_p1 : 3'd4);

assign select_ln117_1235_fu_651_p3 = ((or_ln117_1155_fu_639_p2[0:0] == 1'b1) ? select_ln117_1234_fu_644_p3 : 3'd5);

assign select_ln117_1236_fu_707_p3 = ((or_ln117_1156_fu_702_p2[0:0] == 1'b1) ? select_ln117_1235_reg_1380 : 3'd6);

assign select_ln117_1237_fu_719_p3 = ((or_ln117_1157_reg_1385[0:0] == 1'b1) ? select_ln117_1236_fu_707_p3 : 3'd7);

assign select_ln117_1238_fu_734_p3 = ((or_ln117_1158_fu_714_p2[0:0] == 1'b1) ? zext_ln117_142_fu_726_p1 : 4'd8);

assign select_ln117_1239_fu_748_p3 = ((or_ln117_1159_fu_730_p2[0:0] == 1'b1) ? select_ln117_1238_fu_734_p3 : 4'd9);

assign select_ln117_1240_fu_762_p3 = ((or_ln117_1160_fu_742_p2[0:0] == 1'b1) ? select_ln117_1239_fu_748_p3 : 4'd10);

assign select_ln117_1241_fu_770_p3 = ((or_ln117_1161_fu_756_p2[0:0] == 1'b1) ? select_ln117_1240_fu_762_p3 : 4'd11);

assign select_ln117_1242_fu_836_p3 = ((or_ln117_1162_fu_831_p2[0:0] == 1'b1) ? select_ln117_1241_reg_1408 : 4'd12);

assign select_ln117_1243_fu_848_p3 = ((or_ln117_1163_reg_1413[0:0] == 1'b1) ? select_ln117_1242_fu_836_p3 : 4'd13);

assign select_ln117_1244_fu_859_p3 = ((or_ln117_1164_fu_843_p2[0:0] == 1'b1) ? select_ln117_1243_fu_848_p3 : 4'd14);

assign select_ln117_1245_fu_873_p3 = ((or_ln117_1165_fu_855_p2[0:0] == 1'b1) ? select_ln117_1244_fu_859_p3 : 4'd15);

assign select_ln117_1246_fu_889_p3 = ((or_ln117_1166_fu_867_p2[0:0] == 1'b1) ? zext_ln117_143_fu_881_p1 : 5'd16);

assign select_ln117_1247_fu_897_p3 = ((or_ln117_1167_fu_885_p2[0:0] == 1'b1) ? select_ln117_1246_fu_889_p3 : 5'd17);

assign select_ln117_1248_fu_941_p3 = ((or_ln117_1168_fu_932_p2[0:0] == 1'b1) ? select_ln117_1247_reg_1439 : 5'd18);

assign select_ln117_1249_fu_954_p3 = ((or_ln117_1169_fu_937_p2[0:0] == 1'b1) ? select_ln117_1248_fu_941_p3 : 5'd19);

assign select_ln117_1250_fu_962_p3 = ((or_ln117_1170_fu_948_p2[0:0] == 1'b1) ? select_ln117_1249_fu_954_p3 : 5'd20);

assign select_ln117_1251_fu_970_p3 = ((or_ln117_1171_reg_1444[0:0] == 1'b1) ? select_ln117_1250_fu_962_p3 : 5'd21);

assign select_ln117_1252_fu_1005_p3 = ((or_ln117_1172_fu_996_p2[0:0] == 1'b1) ? select_ln117_1251_reg_1458 : 5'd22);

assign select_ln117_1253_fu_1018_p3 = ((or_ln117_1173_fu_1001_p2[0:0] == 1'b1) ? select_ln117_1252_fu_1005_p3 : 5'd23);

assign select_ln117_1254_fu_1030_p3 = ((or_ln117_1174_fu_1012_p2[0:0] == 1'b1) ? select_ln117_1253_fu_1018_p3 : 5'd24);

assign select_ln117_1255_fu_1038_p3 = ((or_ln117_1175_fu_1026_p2[0:0] == 1'b1) ? select_ln117_1254_fu_1030_p3 : 5'd25);

assign select_ln117_fu_619_p3 = ((and_ln102_1226_fu_530_p2[0:0] == 1'b1) ? zext_ln117_fu_609_p1 : 2'd2);

assign tmp_19_fu_336_p3 = p_read15_int_reg[32'd17];

assign tmp_fu_1066_p55 = 'bx;

assign tmp_fu_1066_p56 = ((or_ln117_1176_fu_1050_p2[0:0] == 1'b1) ? select_ln117_1255_reg_1469 : 5'd26);

assign xor_ln104_609_fu_500_p2 = (icmp_ln86_1273_fu_344_p2 ^ 1'd1);

assign xor_ln104_610_fu_518_p2 = (icmp_ln86_1274_fu_350_p2 ^ 1'd1);

assign xor_ln104_611_fu_534_p2 = (icmp_ln86_1275_reg_1198 ^ 1'd1);

assign xor_ln104_612_fu_543_p2 = (icmp_ln86_1276_reg_1204 ^ 1'd1);

assign xor_ln104_613_fu_782_p2 = (icmp_ln86_1277_reg_1210_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_614_fu_557_p2 = (icmp_ln86_1278_reg_1216 ^ 1'd1);

assign xor_ln104_615_fu_669_p2 = (icmp_ln86_1281_reg_1232_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_616_fu_792_p2 = (icmp_ln86_1282_reg_1238_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_617_fu_797_p2 = (icmp_ln86_1283_reg_1244_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_618_fu_909_p2 = (icmp_ln86_1284_reg_1250_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_619_fu_977_p2 = (icmp_ln86_1285_reg_1256_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_620_fu_592_p2 = (icmp_ln86_1286_reg_1262 ^ 1'd1);

assign xor_ln104_fu_494_p2 = (tmp_19_fu_336_p3 ^ 1'd1);

assign xor_ln117_fu_603_p2 = (1'd1 ^ and_ln102_1230_fu_567_p2);

assign zext_ln117_141_fu_635_p1 = select_ln117_1233_fu_627_p3;

assign zext_ln117_142_fu_726_p1 = select_ln117_1237_fu_719_p3;

assign zext_ln117_143_fu_881_p1 = select_ln117_1245_fu_873_p3;

assign zext_ln117_fu_609_p1 = xor_ln117_fu_603_p2;

endmodule //conifer_jettag_accelerator_decision_function_48
