
*** Running vivado
    with args -log CPU_PPU_CHIP_TEST.vds -m64 -mode batch -messageDb vivado.pb -source CPU_PPU_CHIP_TEST.tcl


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source CPU_PPU_CHIP_TEST.tcl
# set_param gui.test TreeTableDev
# set_param xicom.use_bs_reader 1
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# set_msg_config  -id {Vivado 12-172}  -suppress 
# set_msg_config  -id {Wavedata 42-52}  -suppress 
# create_project -in_memory -part xc7a100tcsg324-1
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:0.9 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.0 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.1 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.1/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:0.9 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/0.9/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.1 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.1/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.cache/wt [current_project]
# set_property parent.project_path C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# add_files C:/Users/nfxz/Desktop/Project/FPGA/Doc/tank_rom/tank_prom.coe
# add_files C:/Users/nfxz/Desktop/Project/FPGA/Doc/tank_rom/tank_vrom.coe
# add_files C:/Users/nfxz/Desktop/Project/FPGA/Doc/tank_rom/tank_OAM.coe
# add_files C:/Users/nfxz/Desktop/Project/FPGA/Doc/tank_rom/tank_vram.coe
# add_files C:/Users/nfxz/Desktop/Project/FPGA/Doc/tank_rom/tank_Palette.coe
# add_files C:/Users/nfxz/Desktop/Project/FPGA/Doc/tank_rom/color_table.coe
# add_files C:/Users/nfxz/Desktop/Project/Doc/tank_rom/tank_prom.coe
# add_files C:/Users/nfxz/Desktop/Project/Doc/tank_rom/tank_vrom.coe
# add_files C:/Users/nfxz/Desktop/Project/Doc/tank_rom/tank_OAM.coe
# add_files C:/Users/nfxz/Desktop/Project/Doc/tank_rom/tank_vram.coe
# add_files C:/Users/nfxz/Desktop/Project/Doc/tank_rom/tank_Palette.coe
# add_files C:/Users/nfxz/Desktop/Project/Doc/tank_rom/color_table.coe
# add_files C:/Users/nfxz/Desktop/Project/FPGA/Doc/img/Palette.coe
# add_files C:/Users/nfxz/Desktop/Project/FPGA/Doc/img/VRAM.coe
# add_files C:/Users/nfxz/Desktop/Project/FPGA/Doc/img/OAM.coe
# add_files C:/Users/nfxz/Desktop/Project/FPGA/Doc/img/VROM.coe
# add_files C:/Users/nfxz/Desktop/Project/FPGA/Doc/tank_rom/tank_prom_test.coe
# add_files C:/Users/nfxz/Desktop/Project/FPGA/Doc/tank_rom/tank_prom_mid.coe
# add_files C:/Users/nfxz/Desktop/Project/FPGA/Doc/tank_rom/tank_pram.coe
# add_files -quiet C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.runs/PROM_synth_1/PROM.dcp
# set_property used_in_implementation false [get_files C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.runs/PROM_synth_1/PROM.dcp]
# add_files -quiet C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.runs/PRAM_synth_1/PRAM.dcp
# set_property used_in_implementation false [get_files C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.runs/PRAM_synth_1/PRAM.dcp]
# add_files -quiet C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.runs/VROM_synth_1/VROM.dcp
# set_property used_in_implementation false [get_files C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.runs/VROM_synth_1/VROM.dcp]
# add_files -quiet C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.runs/OAM_synth_1/OAM.dcp
# set_property used_in_implementation false [get_files C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.runs/OAM_synth_1/OAM.dcp]
# add_files -quiet C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.runs/Palette_synth_1/Palette.dcp
# set_property used_in_implementation false [get_files C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.runs/Palette_synth_1/Palette.dcp]
# add_files -quiet C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.runs/COLOR_TABLE_synth_1/COLOR_TABLE.dcp
# set_property used_in_implementation false [get_files C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.runs/COLOR_TABLE_synth_1/COLOR_TABLE.dcp]
# add_files -quiet C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.runs/VRAM_synth_1/VRAM.dcp
# set_property used_in_implementation false [get_files C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.runs/VRAM_synth_1/VRAM.dcp]
# read_verilog -library xil_defaultlib -sv {
#   C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/joy_counter.sv
#   C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/PPU_PALETTE_FSM.sv
#   C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/PPU_SP_FSM.sv
#   C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/PPU_MAIN_LOOP.sv
#   C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/PPU_BG_FSM.sv
#   C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/DMA.sv
#   C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/main_loop.sv
#   C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/digit2seg.sv
#   C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/decoder3_8.sv
#   C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/createHV.sv
#   C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/joy_data.sv
#   C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/control.sv
#   C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/joystick.sv
#   C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/PPU.sv
#   C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/vga.sv
#   C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/seg.sv
#   C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/CPU.sv
#   C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/button_input.sv
#   C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/CPU_PPU_CHIP_TEST.sv
# }
# read_xdc C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/constrs_1/imports/Doc/Nexys4_Master.xdc
# set_property used_in_implementation false [get_files C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/constrs_1/imports/Doc/Nexys4_Master.xdc]
# catch { write_hwdef -file CPU_PPU_CHIP_TEST.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top CPU_PPU_CHIP_TEST -part xc7a100tcsg324-1
Command: synth_design -top CPU_PPU_CHIP_TEST -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
WARNING: [Runs 36-115] Could not delete directory 'C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.runs/synth_1/.Xil/Vivado-12008-nfxz-pc/dcp'.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 233.090 ; gain = 74.383
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU_PPU_CHIP_TEST' [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/CPU_PPU_CHIP_TEST.sv:58]
INFO: [Synth 8-638] synthesizing module 'divide_16' [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/joy_counter.sv:99]
INFO: [Synth 8-256] done synthesizing module 'divide_16' (1#1) [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/joy_counter.sv:99]
INFO: [Synth 8-638] synthesizing module 'PPU' [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/PPU.sv:48]
INFO: [Synth 8-638] synthesizing module 'DMA' [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/DMA.sv:23]
INFO: [Synth 8-638] synthesizing module 'auto_add' [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/joy_counter.sv:45]
	Parameter W bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'auto_add' (2#1) [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/joy_counter.sv:45]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/DMA.sv:56]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/DMA.sv:84]
WARNING: [Synth 8-87] always_comb on 'next_state_reg' did not result in combinational logic [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/DMA.sv:57]
WARNING: [Synth 8-87] always_comb on 'addr_1_reg' did not result in combinational logic [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/DMA.sv:88]
WARNING: [Synth 8-87] always_comb on 'addr_2_reg' did not result in combinational logic [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/DMA.sv:92]
WARNING: [Synth 8-87] always_comb on 'data_2_reg' did not result in combinational logic [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/DMA.sv:93]
INFO: [Synth 8-256] done synthesizing module 'DMA' (3#1) [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/DMA.sv:23]
INFO: [Synth 8-638] synthesizing module 'OAM' [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.runs/synth_1/.Xil/Vivado-12008-nfxz-pc/realtime/OAM_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'OAM' (4#1) [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.runs/synth_1/.Xil/Vivado-12008-nfxz-pc/realtime/OAM_stub.v:7]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (8) of module 'OAM' [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/PPU.sv:195]
INFO: [Synth 8-638] synthesizing module 'Palette' [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.runs/synth_1/.Xil/Vivado-12008-nfxz-pc/realtime/Palette_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'Palette' (5#1) [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.runs/synth_1/.Xil/Vivado-12008-nfxz-pc/realtime/Palette_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'VRAM' [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.runs/synth_1/.Xil/Vivado-12008-nfxz-pc/realtime/VRAM_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'VRAM' (6#1) [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.runs/synth_1/.Xil/Vivado-12008-nfxz-pc/realtime/VRAM_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'PPU_BG_FSM' [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/PPU_BG_FSM.sv:2]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/joy_counter.sv:22]
	Parameter W bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter' (7#1) [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/joy_counter.sv:22]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/PPU_BG_FSM.sv:141]
WARNING: [Synth 8-3848] Net test in module/entity PPU_BG_FSM does not have driver. [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/PPU_BG_FSM.sv:22]
INFO: [Synth 8-256] done synthesizing module 'PPU_BG_FSM' (8#1) [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/PPU_BG_FSM.sv:2]
WARNING: [Synth 8-350] instance 'pbf' of module 'PPU_BG_FSM' requires 16 connections, but only 15 given [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/PPU.sv:356]
INFO: [Synth 8-638] synthesizing module 'PPU_SPRITE_FSM' [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/PPU_SP_FSM.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/PPU_SP_FSM.sv:121]
WARNING: [Synth 8-87] always_comb on 'OAM_addr_reg' did not result in combinational logic [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/PPU_SP_FSM.sv:134]
INFO: [Synth 8-256] done synthesizing module 'PPU_SPRITE_FSM' (9#1) [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/PPU_SP_FSM.sv:3]
INFO: [Synth 8-638] synthesizing module 'PPU_MAIN_FSM' [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/PPU_MAIN_LOOP.sv:2]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized0' [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/joy_counter.sv:22]
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized0' (9#1) [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/joy_counter.sv:22]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/PPU_MAIN_LOOP.sv:83]
INFO: [Synth 8-256] done synthesizing module 'PPU_MAIN_FSM' (10#1) [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/PPU_MAIN_LOOP.sv:2]
INFO: [Synth 8-638] synthesizing module 'PPU_LOW_BITS' [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/PPU_PALETTE_FSM.sv:35]
INFO: [Synth 8-638] synthesizing module 'selectLowBit' [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/PPU_PALETTE_FSM.sv:23]
INFO: [Synth 8-256] done synthesizing module 'selectLowBit' (11#1) [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/PPU_PALETTE_FSM.sv:23]
INFO: [Synth 8-638] synthesizing module 'VROM' [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.runs/synth_1/.Xil/Vivado-12008-nfxz-pc/realtime/VROM_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'VROM' (12#1) [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.runs/synth_1/.Xil/Vivado-12008-nfxz-pc/realtime/VROM_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'auto_add__parameterized0' [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/joy_counter.sv:45]
	Parameter W bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'auto_add__parameterized0' (12#1) [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/joy_counter.sv:45]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/PPU_PALETTE_FSM.sv:139]
WARNING: [Synth 8-3848] Net tmp_vrom_addr in module/entity PPU_LOW_BITS does not have driver. [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/PPU_PALETTE_FSM.sv:53]
INFO: [Synth 8-256] done synthesizing module 'PPU_LOW_BITS' (13#1) [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/PPU_PALETTE_FSM.sv:35]
WARNING: [Synth 8-689] width (9) of port connection 'tmp_vrom_data' does not match port width (8) of module 'PPU_LOW_BITS' [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/PPU.sv:443]
WARNING: [Synth 8-87] always_comb on 'reg2007_reg' did not result in combinational logic [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/PPU.sv:264]
WARNING: [Synth 8-3848] Net reg2001 in module/entity PPU does not have driver. [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/PPU.sv:84]
INFO: [Synth 8-256] done synthesizing module 'PPU' (14#1) [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/PPU.sv:48]
INFO: [Synth 8-638] synthesizing module 'COLOR_TABLE' [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.runs/synth_1/.Xil/Vivado-12008-nfxz-pc/realtime/COLOR_TABLE_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'COLOR_TABLE' (15#1) [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.runs/synth_1/.Xil/Vivado-12008-nfxz-pc/realtime/COLOR_TABLE_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'MY_SCAN_LINE_BUF' [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/CPU_PPU_CHIP_TEST.sv:43]
INFO: [Synth 8-638] synthesizing module 'selectData' [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/CPU_PPU_CHIP_TEST.sv:21]
INFO: [Synth 8-256] done synthesizing module 'selectData' (16#1) [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/CPU_PPU_CHIP_TEST.sv:21]
INFO: [Synth 8-638] synthesizing module 'saveData' [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/CPU_PPU_CHIP_TEST.sv:31]
INFO: [Synth 8-256] done synthesizing module 'saveData' (17#1) [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/CPU_PPU_CHIP_TEST.sv:31]
INFO: [Synth 8-256] done synthesizing module 'MY_SCAN_LINE_BUF' (18#1) [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/CPU_PPU_CHIP_TEST.sv:43]
INFO: [Synth 8-638] synthesizing module 'vga_sig' [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/vga.sv:48]
INFO: [Synth 8-638] synthesizing module 'createHV' [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/createHV.sv:4]
INFO: [Synth 8-638] synthesizing module 'createH' [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/createHV.sv:31]
INFO: [Synth 8-638] synthesizing module 'set_reset' [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/createHV.sv:16]
INFO: [Synth 8-256] done synthesizing module 'set_reset' (19#1) [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/createHV.sv:16]
INFO: [Synth 8-256] done synthesizing module 'createH' (20#1) [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/createHV.sv:31]
INFO: [Synth 8-638] synthesizing module 'createV' [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/createHV.sv:64]
INFO: [Synth 8-256] done synthesizing module 'createV' (21#1) [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/createHV.sv:64]
INFO: [Synth 8-256] done synthesizing module 'createHV' (22#1) [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/createHV.sv:4]
INFO: [Synth 8-256] done synthesizing module 'vga_sig' (23#1) [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/vga.sv:48]
INFO: [Synth 8-638] synthesizing module 'divide_cpu' [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/joy_counter.sv:111]
INFO: [Synth 8-256] done synthesizing module 'divide_cpu' (24#1) [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/joy_counter.sv:111]
INFO: [Synth 8-638] synthesizing module 'CPU6502' [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/CPU.sv:132]
INFO: [Synth 8-638] synthesizing module 'INS_DECODER' [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/main_loop.sv:57]
INFO: [Synth 8-256] done synthesizing module 'INS_DECODER' (25#1) [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/main_loop.sv:57]
INFO: [Synth 8-638] synthesizing module 'MAIN_LOOP_FSM' [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/main_loop.sv:202]
INFO: [Synth 8-638] synthesizing module 'NMI_PULSE' [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/main_loop.sv:185]
INFO: [Synth 8-256] done synthesizing module 'NMI_PULSE' (26#1) [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/main_loop.sv:185]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/main_loop.sv:274]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/main_loop.sv:434]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/main_loop.sv:528]
WARNING: [Synth 8-87] always_comb on 'dout_reg' did not result in combinational logic [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/main_loop.sv:450]
INFO: [Synth 8-256] done synthesizing module 'MAIN_LOOP_FSM' (27#1) [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/main_loop.sv:202]
INFO: [Synth 8-638] synthesizing module 'ADDR_FSM' [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/main_loop.sv:788]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/main_loop.sv:844]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/main_loop.sv:883]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/main_loop.sv:892]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/main_loop.sv:835]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/main_loop.sv:939]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/main_loop.sv:1008]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/main_loop.sv:1041]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/main_loop.sv:1070]
INFO: [Synth 8-256] done synthesizing module 'ADDR_FSM' (28#1) [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/main_loop.sv:788]
WARNING: [Synth 8-350] instance 'a_fsm' of module 'ADDR_FSM' requires 15 connections, but only 14 given [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/CPU.sv:204]
WARNING: [Synth 8-3848] Net alu_done in module/entity CPU6502 does not have driver. [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/CPU.sv:173]
INFO: [Synth 8-256] done synthesizing module 'CPU6502' (29#1) [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/CPU.sv:132]
INFO: [Synth 8-638] synthesizing module 'PRAM' [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.runs/synth_1/.Xil/Vivado-12008-nfxz-pc/realtime/PRAM_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'PRAM' (30#1) [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.runs/synth_1/.Xil/Vivado-12008-nfxz-pc/realtime/PRAM_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'PROM' [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.runs/synth_1/.Xil/Vivado-12008-nfxz-pc/realtime/PROM_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'PROM' (31#1) [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.runs/synth_1/.Xil/Vivado-12008-nfxz-pc/realtime/PROM_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'show_num' [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/seg.sv:51]
INFO: [Synth 8-638] synthesizing module 'selectDigit' [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/seg.sv:42]
INFO: [Synth 8-256] done synthesizing module 'selectDigit' (32#1) [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/seg.sv:42]
WARNING: [Synth 8-387] label required on module instance [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/seg.sv:77]
INFO: [Synth 8-638] synthesizing module 'hex2seg' [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/digit2seg.sv:24]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/digit2seg.sv:29]
INFO: [Synth 8-256] done synthesizing module 'hex2seg' (33#1) [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/digit2seg.sv:24]
WARNING: [Synth 8-387] label required on module instance [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/seg.sv:78]
INFO: [Synth 8-638] synthesizing module 'decoder3_8' [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/decoder3_8.sv:1]
INFO: [Synth 8-256] done synthesizing module 'decoder3_8' (34#1) [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/decoder3_8.sv:1]
WARNING: [Synth 8-3848] Net dp in module/entity show_num does not have driver. [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/seg.sv:57]
INFO: [Synth 8-256] done synthesizing module 'show_num' (35#1) [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/seg.sv:51]
INFO: [Synth 8-638] synthesizing module 'button_input' [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/button_input.sv:23]
INFO: [Synth 8-638] synthesizing module 'get_clk' [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/joystick.sv:23]
INFO: [Synth 8-256] done synthesizing module 'get_clk' (36#1) [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/joystick.sv:23]
INFO: [Synth 8-638] synthesizing module 'get_fetch_clk' [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/joystick.sv:34]
INFO: [Synth 8-256] done synthesizing module 'get_fetch_clk' (37#1) [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/joystick.sv:34]
WARNING: [Synth 8-387] label required on module instance [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/button_input.sv:57]
INFO: [Synth 8-638] synthesizing module 'pulse' [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/control.sv:22]
INFO: [Synth 8-256] done synthesizing module 'pulse' (38#1) [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/control.sv:22]
INFO: [Synth 8-638] synthesizing module 'time_counter' [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/joy_counter.sv:67]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized1' [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/joy_counter.sv:22]
	Parameter W bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized1' (38#1) [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/joy_counter.sv:22]
INFO: [Synth 8-256] done synthesizing module 'time_counter' (39#1) [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/joy_counter.sv:67]
INFO: [Synth 8-638] synthesizing module 'joystick_FSM' [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/control.sv:46]
INFO: [Synth 8-226] default block is never used [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/control.sv:117]
INFO: [Synth 8-256] done synthesizing module 'joystick_FSM' (40#1) [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/control.sv:46]
INFO: [Synth 8-638] synthesizing module 'shift_left_register' [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/joy_data.sv:41]
	Parameter W bound to: 40 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shift_left_register' (41#1) [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/joy_data.sv:41]
WARNING: [Synth 8-3848] Net MOSI in module/entity button_input does not have driver. [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/button_input.sv:26]
INFO: [Synth 8-256] done synthesizing module 'button_input' (42#1) [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/button_input.sv:23]
INFO: [Synth 8-256] done synthesizing module 'CPU_PPU_CHIP_TEST' (43#1) [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/CPU_PPU_CHIP_TEST.sv:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 302.594 ; gain = 143.887
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin m_fsm:alu_done to constant 0 [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/CPU.sv:178]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 302.594 ; gain = 143.887
---------------------------------------------------------------------------------
Loading clock regions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/constrs_1/imports/Doc/Nexys4_Master.xdc]
Finished Parsing XDC File [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/constrs_1/imports/Doc/Nexys4_Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 637.328 ; gain = 0.105
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 637.328 ; gain = 478.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 637.328 ; gain = 478.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 637.328 ; gain = 478.621
---------------------------------------------------------------------------------
ROM "read_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "write_2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "finish_dma" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "start_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "done_once" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/PPU_BG_FSM.sv:31]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/PPU_BG_FSM.sv:31]
ROM "end_bg" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "vrom_index_tmp" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "nt_index" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "end_sp" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sp_cnt_start" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "start_palette" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "data_y" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "data_y" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "Q" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Q" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'PPU_MAIN_FSM'
ROM "start_bg" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "en_H" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "start_sp" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "isBg" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'PPU_LOW_BITS'
ROM "finish_palette" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "palette_load_x" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "palette_cnt_start" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "finish_one_palette" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "second_bit" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "first_bit" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "flag" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "data_reg[0]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[1]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[2]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[3]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[4]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[5]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[6]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[7]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[8]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[9]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[10]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[11]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[12]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[13]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[14]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[15]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[16]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[17]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[18]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[19]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[20]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[21]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[22]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[23]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[24]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[25]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[26]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[27]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[28]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[29]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[30]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[31]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[32]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[33]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[34]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[35]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[36]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[37]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[38]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[39]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[40]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[41]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[42]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[43]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[44]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[45]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[46]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[47]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[48]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[49]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[50]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[51]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[52]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[53]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[54]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[55]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[56]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[57]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[58]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[59]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[60]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[61]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[62]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[63]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[64]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[65]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[66]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[67]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[68]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[69]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[70]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[71]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[72]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[73]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[74]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[75]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[76]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[77]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[78]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[79]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[80]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[81]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[82]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[83]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[84]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[85]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[86]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[87]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[88]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[89]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[90]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[91]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[92]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[93]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[94]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[95]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[96]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[97]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[98]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[99]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[100]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[101]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[102]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[103]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[104]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[105]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[106]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[107]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[108]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[109]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[110]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[111]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[112]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[113]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[114]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[115]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[116]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[117]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[118]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[119]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[120]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[121]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[122]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[123]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[124]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[125]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[126]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[127]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[128]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[129]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[130]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[131]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[132]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[133]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[134]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[135]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[136]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[137]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[138]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[139]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[140]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[141]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[142]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[143]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[144]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[145]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[146]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[147]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[148]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[149]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[150]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[151]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[152]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[153]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[154]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[155]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[156]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[157]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[158]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[159]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[160]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[161]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[162]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[163]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[164]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[165]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[166]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[167]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[168]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[169]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[170]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[171]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[172]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[173]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[174]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[175]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[176]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[177]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[178]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[179]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[180]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[181]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[182]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[183]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[184]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[185]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[186]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[187]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[188]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[189]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[190]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[191]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[192]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[193]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[194]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[195]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[196]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[197]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[198]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[199]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[200]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[201]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[202]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[203]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[204]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[205]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[206]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[207]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[208]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[209]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[210]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[211]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[212]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[213]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[214]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[215]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[216]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[217]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[218]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[219]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[220]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[221]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[222]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[223]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[224]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[225]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[226]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[227]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[228]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[229]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[230]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[231]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[232]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[233]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[234]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[235]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[236]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[237]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[238]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[239]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[240]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[241]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[242]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[243]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[244]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[245]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[246]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[247]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[248]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[249]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[250]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[251]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[252]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[253]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[254]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[255]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[256]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[257]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[258]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[259]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[260]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[261]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[262]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[263]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[264]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[265]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[266]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[267]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[268]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[269]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[270]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[271]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[272]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[273]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[274]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[275]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[276]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[277]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[278]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[279]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[280]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[281]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[282]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[283]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[284]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[285]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[286]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[287]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[288]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[289]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[290]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[291]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[292]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[293]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[294]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[295]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[296]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[297]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[298]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[299]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[300]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[301]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[302]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[303]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[304]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[305]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[306]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[307]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[308]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[309]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[310]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[311]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[312]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[313]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[314]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[315]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[316]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[317]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[318]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[319]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[320]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[321]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[322]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[323]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[324]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[325]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[326]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[327]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[328]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[329]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[330]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[331]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[332]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[333]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[334]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[335]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[336]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[337]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[338]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[339]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[340]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[341]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[342]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[343]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[344]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[345]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[346]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[347]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[348]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[349]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[350]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[351]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[352]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[353]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[354]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[355]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[356]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[357]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[358]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[359]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[360]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[361]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[362]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[363]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[364]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[365]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[366]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[367]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[368]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[369]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[370]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[371]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[372]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[373]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[374]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[375]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[376]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[377]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[378]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[379]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[380]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[381]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[382]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[383]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[384]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[385]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[386]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[387]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[388]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[389]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[390]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[391]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[392]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[393]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[394]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[395]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[396]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[397]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[398]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[399]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[400]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[401]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[402]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[403]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[404]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[405]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[406]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[407]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[408]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[409]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[410]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[411]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[412]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[413]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[414]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[415]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[416]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[417]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[418]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[419]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[420]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[421]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[422]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[423]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[424]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[425]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[426]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[427]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[428]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[429]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[430]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[431]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[432]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[433]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[434]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[435]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[436]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[437]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[438]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[439]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[440]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[441]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[442]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[443]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[444]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[445]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[446]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[447]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[448]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[449]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[450]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[451]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[452]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[453]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[454]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[455]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[456]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[457]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[458]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[459]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[460]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[461]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[462]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[463]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[464]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[465]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[466]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[467]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[468]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[469]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[470]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[471]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[472]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[473]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[474]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[475]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[476]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[477]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[478]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[479]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[480]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[481]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[482]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[483]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[484]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[485]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[486]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[487]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[488]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[489]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[490]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[491]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[492]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[493]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[494]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[495]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[496]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[497]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[498]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[499]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[500]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[501]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[502]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[503]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[504]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[505]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[506]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[507]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[508]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[509]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[510]" won't be mapped to RAM because it is too sparse.
ROM "data_reg[511]" won't be mapped to RAM because it is too sparse.
ROM "set" won't be mapped to RAM because it is too sparse.
ROM "set" won't be mapped to RAM because it is too sparse.
ROM "rset" won't be mapped to RAM because it is too sparse.
ROM "addr_mode" won't be mapped to RAM because it is too sparse.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/main_loop.sv:491]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/main_loop.sv:528]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/main_loop.sv:559]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'MAIN_LOOP_FSM'
ROM "jmp" won't be mapped to RAM because it is too sparse.
ROM "A" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "V0" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Z0" won't be mapped to RAM because it is too sparse.
ROM "Z0" won't be mapped to RAM because it is too sparse.
ROM "Z0" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Z0" won't be mapped to RAM because it is too sparse.
ROM "Z0" won't be mapped to RAM because it is too sparse.
ROM "Z0" won't be mapped to RAM because it is too sparse.
ROM "Z0" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Z0" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Z0" won't be mapped to RAM because it is too sparse.
ROM "Z0" won't be mapped to RAM because it is too sparse.
ROM "Z0" won't be mapped to RAM because it is too sparse.
ROM "Z0" won't be mapped to RAM because it is too sparse.
ROM "Z0" won't be mapped to RAM because it is too sparse.
ROM "Z0" won't be mapped to RAM because it is too sparse.
ROM "Z0" won't be mapped to RAM because it is too sparse.
ROM "Z0" won't be mapped to RAM because it is too sparse.
ROM "Z0" won't be mapped to RAM because it is too sparse.
ROM "Z0" won't be mapped to RAM because it is too sparse.
ROM "Z0" won't be mapped to RAM because it is too sparse.
ROM "Z0" won't be mapped to RAM because it is too sparse.
ROM "R_TMP" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "fetch" won't be mapped to RAM because it is too sparse.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "finsh_nmi_status" won't be mapped to RAM because it is too sparse.
ROM "INS" won't be mapped to RAM because it is too sparse.
ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "next_state" won't be mapped to RAM because it is too sparse.
ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "addr_done" won't be mapped to RAM because it is too sparse.
ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "PC" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "TMP_INDRECT_ADDR" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'joystick_FSM'
ROM "en_cnt_1byte" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "start_5byte" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "en_cnt_1bit" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "start_8bit" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "create_recei" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "SS" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "en_sck" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "wait_10" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "next_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "next_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
WARNING: [Synth 8-327] inferring latch for variable 'addr_1_reg' [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/DMA.sv:88]
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/DMA.sv:57]
WARNING: [Synth 8-327] inferring latch for variable 'addr_2_reg' [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/DMA.sv:92]
WARNING: [Synth 8-327] inferring latch for variable 'data_2_reg' [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/DMA.sv:93]
WARNING: [Synth 8-3848] Net test in module/entity PPU_BG_FSM does not have driver. [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/PPU_BG_FSM.sv:22]
WARNING: [Synth 8-327] inferring latch for variable 'OAM_addr_reg' [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/PPU_SP_FSM.sv:134]
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'PPU_MAIN_FSM'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'PPU_LOW_BITS'
WARNING: [Synth 8-3848] Net tmp_vrom_addr in module/entity PPU_LOW_BITS does not have driver. [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/PPU_PALETTE_FSM.sv:53]
WARNING: [Synth 8-3848] Net reg2001 in module/entity PPU does not have driver. [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/PPU.sv:84]
WARNING: [Synth 8-327] inferring latch for variable 'reg2007_reg' [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/PPU.sv:264]
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'MAIN_LOOP_FSM'
WARNING: [Synth 8-327] inferring latch for variable 'dout_reg' [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/main_loop.sv:450]
WARNING: [Synth 8-3848] Net alu_done in module/entity CPU6502 does not have driver. [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/CPU.sv:173]
WARNING: [Synth 8-3848] Net dp in module/entity show_num does not have driver. [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/seg.sv:57]
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'joystick_FSM'
WARNING: [Synth 8-3848] Net MOSI in module/entity button_input does not have driver. [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/new/button_input.sv:26]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 637.328 ; gain = 478.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 8     
	   3 Input     16 Bit       Adders := 4     
	   4 Input     13 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   4 Input     12 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 3     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 17    
	   3 Input      8 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 10    
	                6 Bit    Registers := 514   
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 14    
	  29 Input     16 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 2     
	  18 Input     16 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 35    
	   3 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 2     
	   9 Input      8 Bit        Muxes := 1     
	  13 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 3     
	  12 Input      8 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 1     
	   9 Input      6 Bit        Muxes := 2     
	  29 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   8 Input      6 Bit        Muxes := 1     
	  16 Input      6 Bit        Muxes := 2     
	  36 Input      6 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	  24 Input      5 Bit        Muxes := 1     
	  75 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 19    
	   3 Input      4 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 13    
	   4 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 4     
	  11 Input      3 Bit        Muxes := 1     
	  17 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 20    
	   4 Input      2 Bit        Muxes := 4     
	  12 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 629   
	   4 Input      1 Bit        Muxes := 18    
	   3 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 13    
	   9 Input      1 Bit        Muxes := 3     
	  36 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
	  37 Input      1 Bit        Muxes := 4     
	  38 Input      1 Bit        Muxes := 2     
	  21 Input      1 Bit        Muxes := 1     
	  20 Input      1 Bit        Muxes := 1     
	  24 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CPU_PPU_CHIP_TEST 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module divide_16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module auto_add 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module DMA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module PPU_BG_FSM 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   4 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 12    
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module PPU_SPRITE_FSM 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     13 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module PPU_MAIN_FSM 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 4     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 6     
Module selectLowBit 
Detailed RTL Component Info : 
Module auto_add__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module PPU_LOW_BITS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Muxes : 
	   4 Input     13 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module PPU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module selectData 
Detailed RTL Component Info : 
Module saveData 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 512   
+---Muxes : 
	   2 Input      1 Bit        Muxes := 512   
Module MY_SCAN_LINE_BUF 
Detailed RTL Component Info : 
Module set_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module createH 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module createV 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module createHV 
Detailed RTL Component Info : 
Module vga_sig 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module divide_cpu 
Detailed RTL Component Info : 
Module INS_DECODER 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      6 Bit        Muxes := 2     
	  29 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 12    
	   3 Input      4 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
Module NMI_PULSE 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module MAIN_LOOP_FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 6     
	   3 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 10    
	   5 Input      8 Bit        Muxes := 2     
	   9 Input      8 Bit        Muxes := 1     
	  13 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 3     
	  12 Input      8 Bit        Muxes := 1     
	  24 Input      5 Bit        Muxes := 1     
	  75 Input      5 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 57    
	   8 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
	  36 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
	  37 Input      1 Bit        Muxes := 4     
	  38 Input      1 Bit        Muxes := 2     
	  21 Input      1 Bit        Muxes := 1     
	  20 Input      1 Bit        Muxes := 1     
	  24 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 19    
Module ADDR_FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 6     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 10    
	  29 Input     16 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 2     
	  18 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	  16 Input      6 Bit        Muxes := 2     
	  36 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module CPU6502 
Detailed RTL Component Info : 
Module selectDigit 
Detailed RTL Component Info : 
Module hex2seg 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      7 Bit        Muxes := 1     
Module decoder3_8 
Detailed RTL Component Info : 
Module show_num 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module get_clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module get_fetch_clk 
Detailed RTL Component Info : 
Module pulse 
Detailed RTL Component Info : 
Module counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module time_counter 
Detailed RTL Component Info : 
Module joystick_FSM 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 9     
Module shift_left_register 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module button_input 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 637.328 ; gain = 478.621
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
ROM "pmf/wait_cpu/Q" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "pmf/wait_cpu/Q" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "save_d/data_reg[0]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[1]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[2]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[3]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[4]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[5]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[6]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[7]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[8]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[9]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[10]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[11]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[12]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[13]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[14]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[15]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[16]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[17]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[18]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[19]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[20]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[21]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[22]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[23]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[24]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[25]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[26]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[27]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[28]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[29]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[30]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[31]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[32]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[33]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[34]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[35]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[36]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[37]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[38]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[39]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[40]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[41]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[42]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[43]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[44]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[45]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[46]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[47]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[48]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[49]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[50]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[51]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[52]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[53]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[54]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[55]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[56]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[57]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[58]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[59]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[60]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[61]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[62]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[63]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[64]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[65]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[66]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[67]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[68]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[69]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[70]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[71]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[72]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[73]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[74]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[75]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[76]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[77]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[78]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[79]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[80]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[81]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[82]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[83]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[84]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[85]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[86]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[87]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[88]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[89]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[90]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[91]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[92]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[93]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[94]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[95]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[96]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[97]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[98]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[99]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[100]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[101]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[102]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[103]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[104]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[105]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[106]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[107]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[108]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[109]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[110]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[111]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[112]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[113]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[114]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[115]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[116]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[117]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[118]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[119]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[120]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[121]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[122]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[123]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[124]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[125]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[126]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[127]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[128]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[129]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[130]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[131]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[132]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[133]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[134]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[135]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[136]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[137]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[138]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[139]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[140]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[141]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[142]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[143]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[144]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[145]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[146]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[147]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[148]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[149]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[150]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[151]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[152]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[153]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[154]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[155]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[156]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[157]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[158]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[159]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[160]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[161]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[162]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[163]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[164]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[165]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[166]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[167]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[168]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[169]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[170]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[171]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[172]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[173]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[174]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[175]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[176]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[177]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[178]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[179]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[180]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[181]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[182]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[183]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[184]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[185]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[186]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[187]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[188]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[189]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[190]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[191]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[192]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[193]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[194]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[195]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[196]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[197]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[198]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[199]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[200]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[201]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[202]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[203]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[204]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[205]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[206]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[207]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[208]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[209]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[210]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[211]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[212]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[213]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[214]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[215]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[216]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[217]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[218]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[219]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[220]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[221]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[222]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[223]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[224]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[225]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[226]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[227]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[228]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[229]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[230]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[231]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[232]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[233]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[234]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[235]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[236]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[237]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[238]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[239]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[240]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[241]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[242]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[243]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[244]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[245]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[246]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[247]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[248]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[249]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[250]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[251]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[252]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[253]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[254]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[255]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[256]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[257]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[258]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[259]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[260]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[261]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[262]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[263]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[264]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[265]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[266]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[267]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[268]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[269]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[270]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[271]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[272]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[273]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[274]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[275]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[276]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[277]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[278]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[279]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[280]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[281]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[282]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[283]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[284]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[285]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[286]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[287]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[288]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[289]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[290]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[291]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[292]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[293]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[294]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[295]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[296]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[297]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[298]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[299]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[300]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[301]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[302]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[303]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[304]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[305]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[306]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[307]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[308]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[309]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[310]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[311]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[312]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[313]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[314]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[315]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[316]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[317]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[318]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[319]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[320]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[321]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[322]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[323]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[324]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[325]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[326]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[327]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[328]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[329]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[330]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[331]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[332]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[333]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[334]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[335]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[336]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[337]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[338]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[339]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[340]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[341]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[342]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[343]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[344]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[345]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[346]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[347]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[348]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[349]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[350]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[351]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[352]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[353]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[354]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[355]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[356]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[357]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[358]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[359]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[360]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[361]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[362]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[363]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[364]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[365]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[366]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[367]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[368]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[369]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[370]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[371]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[372]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[373]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[374]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[375]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[376]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[377]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[378]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[379]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[380]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[381]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[382]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[383]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[384]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[385]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[386]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[387]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[388]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[389]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[390]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[391]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[392]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[393]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[394]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[395]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[396]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[397]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[398]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[399]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[400]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[401]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[402]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[403]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[404]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[405]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[406]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[407]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[408]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[409]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[410]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[411]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[412]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[413]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[414]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[415]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[416]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[417]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[418]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[419]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[420]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[421]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[422]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[423]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[424]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[425]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[426]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[427]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[428]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[429]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[430]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[431]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[432]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[433]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[434]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[435]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[436]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[437]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[438]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[439]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[440]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[441]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[442]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[443]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[444]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[445]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[446]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[447]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[448]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[449]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[450]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[451]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[452]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[453]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[454]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[455]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[456]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[457]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[458]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[459]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[460]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[461]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[462]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[463]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[464]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[465]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[466]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[467]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[468]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[469]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[470]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[471]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[472]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[473]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[474]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[475]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[476]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[477]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[478]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[479]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[480]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[481]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[482]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[483]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[484]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[485]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[486]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[487]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[488]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[489]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[490]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[491]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[492]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[493]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[494]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[495]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[496]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[497]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[498]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[499]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[500]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[501]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[502]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[503]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[504]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[505]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[506]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[507]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[508]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[509]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[510]" won't be mapped to RAM because it is too sparse.
ROM "save_d/data_reg[511]" won't be mapped to RAM because it is too sparse.
ROM "chv/cv/set" won't be mapped to RAM because it is too sparse.
ROM "chv/cv/set" won't be mapped to RAM because it is too sparse.
ROM "chv/cv/rset" won't be mapped to RAM because it is too sparse.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "addr_mode" won't be mapped to RAM because it is too sparse.
ROM "Z0" won't be mapped to RAM because it is too sparse.
ROM "Z0" won't be mapped to RAM because it is too sparse.
ROM "Z0" won't be mapped to RAM because it is too sparse.
ROM "Z0" won't be mapped to RAM because it is too sparse.
ROM "Z0" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Z0" won't be mapped to RAM because it is too sparse.
ROM "Z0" won't be mapped to RAM because it is too sparse.
ROM "Z0" won't be mapped to RAM because it is too sparse.
ROM "Z0" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Z0" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Z0" won't be mapped to RAM because it is too sparse.
ROM "Z0" won't be mapped to RAM because it is too sparse.
ROM "Z0" won't be mapped to RAM because it is too sparse.
ROM "Z0" won't be mapped to RAM because it is too sparse.
ROM "Z0" won't be mapped to RAM because it is too sparse.
ROM "Z0" won't be mapped to RAM because it is too sparse.
ROM "Z0" won't be mapped to RAM because it is too sparse.
ROM "Z0" won't be mapped to RAM because it is too sparse.
ROM "Z0" won't be mapped to RAM because it is too sparse.
ROM "Z0" won't be mapped to RAM because it is too sparse.
ROM "PC" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "tc/c10/Q" won't be mapped to RAM because address size (20) is larger than maximum supported(18) 
ROM "tc/c15/Q" won't be mapped to RAM because address size (20) is larger than maximum supported(18) 
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 637.328 ; gain = 478.621
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 637.328 ; gain = 478.621

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ppu_test/\dma/tmp_addr_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ppu_test/\dma/next_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ppu_test/\dma/state_reg[2] )
WARNING: [Synth 8-3332] Sequential element (\dma/addr_1_reg[15] ) is unused and will be removed from module PPU.
WARNING: [Synth 8-3332] Sequential element (\dma/addr_1_reg[14] ) is unused and will be removed from module PPU.
WARNING: [Synth 8-3332] Sequential element (\dma/addr_1_reg[13] ) is unused and will be removed from module PPU.
WARNING: [Synth 8-3332] Sequential element (\dma/addr_1_reg[12] ) is unused and will be removed from module PPU.
WARNING: [Synth 8-3332] Sequential element (\dma/addr_1_reg[11] ) is unused and will be removed from module PPU.
WARNING: [Synth 8-3332] Sequential element (\dma/next_state_reg[2] ) is unused and will be removed from module PPU.
WARNING: [Synth 8-3332] Sequential element (\dma/next_state_reg[1] ) is unused and will be removed from module PPU.
WARNING: [Synth 8-3332] Sequential element (\dma/next_state_reg[0] ) is unused and will be removed from module PPU.
WARNING: [Synth 8-3332] Sequential element (\dma/addr_2_reg[8] ) is unused and will be removed from module PPU.
WARNING: [Synth 8-3332] Sequential element (\dma/tmp_addr_reg[15] ) is unused and will be removed from module PPU.
WARNING: [Synth 8-3332] Sequential element (\dma/tmp_addr_reg[14] ) is unused and will be removed from module PPU.
WARNING: [Synth 8-3332] Sequential element (\dma/tmp_addr_reg[13] ) is unused and will be removed from module PPU.
WARNING: [Synth 8-3332] Sequential element (\dma/tmp_addr_reg[12] ) is unused and will be removed from module PPU.
WARNING: [Synth 8-3332] Sequential element (\dma/tmp_addr_reg[11] ) is unused and will be removed from module PPU.
WARNING: [Synth 8-3332] Sequential element (\dma/tmp_addr_reg[7] ) is unused and will be removed from module PPU.
WARNING: [Synth 8-3332] Sequential element (\dma/tmp_addr_reg[6] ) is unused and will be removed from module PPU.
WARNING: [Synth 8-3332] Sequential element (\dma/tmp_addr_reg[5] ) is unused and will be removed from module PPU.
WARNING: [Synth 8-3332] Sequential element (\dma/tmp_addr_reg[4] ) is unused and will be removed from module PPU.
WARNING: [Synth 8-3332] Sequential element (\dma/tmp_addr_reg[3] ) is unused and will be removed from module PPU.
WARNING: [Synth 8-3332] Sequential element (\dma/tmp_addr_reg[2] ) is unused and will be removed from module PPU.
WARNING: [Synth 8-3332] Sequential element (\dma/tmp_addr_reg[1] ) is unused and will be removed from module PPU.
WARNING: [Synth 8-3332] Sequential element (\dma/tmp_addr_reg[0] ) is unused and will be removed from module PPU.
WARNING: [Synth 8-3332] Sequential element (\psf/data_attr_reg[7] ) is unused and will be removed from module PPU.
WARNING: [Synth 8-3332] Sequential element (\psf/data_attr_reg[6] ) is unused and will be removed from module PPU.
WARNING: [Synth 8-3332] Sequential element (\psf/data_attr_reg[5] ) is unused and will be removed from module PPU.
WARNING: [Synth 8-3332] Sequential element (\psf/data_attr_reg[4] ) is unused and will be removed from module PPU.
WARNING: [Synth 8-3332] Sequential element (\psf/data_attr_reg[3] ) is unused and will be removed from module PPU.
WARNING: [Synth 8-3332] Sequential element (\psf/data_attr_reg[2] ) is unused and will be removed from module PPU.
WARNING: [Synth 8-3332] Sequential element (\reg2000_reg[7] ) is unused and will be removed from module PPU.
WARNING: [Synth 8-3332] Sequential element (\reg2000_reg[6] ) is unused and will be removed from module PPU.
WARNING: [Synth 8-3332] Sequential element (\reg2000_reg[5] ) is unused and will be removed from module PPU.
WARNING: [Synth 8-3332] Sequential element (\reg2000_reg[4] ) is unused and will be removed from module PPU.
WARNING: [Synth 8-3332] Sequential element (\reg2000_reg[3] ) is unused and will be removed from module PPU.
WARNING: [Synth 8-3332] Sequential element (\reg2000_reg[2] ) is unused and will be removed from module PPU.
WARNING: [Synth 8-3332] Sequential element (\reg2007_reg[7] ) is unused and will be removed from module PPU.
WARNING: [Synth 8-3332] Sequential element (\reg2007_reg[6] ) is unused and will be removed from module PPU.
WARNING: [Synth 8-3332] Sequential element (\reg2007_reg[5] ) is unused and will be removed from module PPU.
WARNING: [Synth 8-3332] Sequential element (\reg2007_reg[4] ) is unused and will be removed from module PPU.
WARNING: [Synth 8-3332] Sequential element (\reg2007_reg[3] ) is unused and will be removed from module PPU.
WARNING: [Synth 8-3332] Sequential element (\reg2007_reg[2] ) is unused and will be removed from module PPU.
WARNING: [Synth 8-3332] Sequential element (\reg2007_reg[1] ) is unused and will be removed from module PPU.
WARNING: [Synth 8-3332] Sequential element (\reg2007_reg[0] ) is unused and will be removed from module PPU.
WARNING: [Synth 8-3332] Sequential element (\dma/state_reg[2] ) is unused and will be removed from module PPU.
WARNING: [Synth 8-3332] Sequential element (\tmp_reg[11] ) is unused and will be removed from module show_num.
WARNING: [Synth 8-3332] Sequential element (\tmp_reg[12] ) is unused and will be removed from module show_num.
WARNING: [Synth 8-3332] Sequential element (\tmp_reg[13] ) is unused and will be removed from module show_num.
WARNING: [Synth 8-3332] Sequential element (\tmp_reg[14] ) is unused and will be removed from module show_num.
WARNING: [Synth 8-3332] Sequential element (\tmp_reg[15] ) is unused and will be removed from module show_num.
WARNING: [Synth 8-3332] Sequential element (\tmp_reg[16] ) is unused and will be removed from module show_num.
WARNING: [Synth 8-3332] Sequential element (\tmp_reg[17] ) is unused and will be removed from module show_num.
WARNING: [Synth 8-3332] Sequential element (\tmp_reg[18] ) is unused and will be removed from module show_num.
WARNING: [Synth 8-3332] Sequential element (\tmp_reg[19] ) is unused and will be removed from module show_num.
WARNING: [Synth 8-3332] Sequential element (\tmp_reg[20] ) is unused and will be removed from module show_num.
WARNING: [Synth 8-3332] Sequential element (\tmp_reg[21] ) is unused and will be removed from module show_num.
WARNING: [Synth 8-3332] Sequential element (\tmp_reg[22] ) is unused and will be removed from module show_num.
WARNING: [Synth 8-3332] Sequential element (\tmp_reg[23] ) is unused and will be removed from module show_num.
WARNING: [Synth 8-3332] Sequential element (\tmp_reg[24] ) is unused and will be removed from module show_num.
WARNING: [Synth 8-3332] Sequential element (\tmp_reg[25] ) is unused and will be removed from module show_num.
WARNING: [Synth 8-3332] Sequential element (\gc/counter_reg[8] ) is unused and will be removed from module button_input.
WARNING: [Synth 8-3332] Sequential element (\gfc/counter_reg[24] ) is unused and will be removed from module button_input.
WARNING: [Synth 8-3332] Sequential element (\gfc/counter_reg[25] ) is unused and will be removed from module button_input.
WARNING: [Synth 8-3332] Sequential element (\gfc/counter_reg[26] ) is unused and will be removed from module button_input.
WARNING: [Synth 8-3332] Sequential element (\gfc/counter_reg[27] ) is unused and will be removed from module button_input.
WARNING: [Synth 8-3332] Sequential element (\gfc/counter_reg[28] ) is unused and will be removed from module button_input.
WARNING: [Synth 8-3332] Sequential element (\gfc/counter_reg[29] ) is unused and will be removed from module button_input.
WARNING: [Synth 8-3332] Sequential element (\gfc/counter_reg[30] ) is unused and will be removed from module button_input.
WARNING: [Synth 8-3332] Sequential element (\slr/Q_reg[39] ) is unused and will be removed from module button_input.
WARNING: [Synth 8-3332] Sequential element (\slr/Q_reg[38] ) is unused and will be removed from module button_input.
WARNING: [Synth 8-3332] Sequential element (\slr/Q_reg[37] ) is unused and will be removed from module button_input.
WARNING: [Synth 8-3332] Sequential element (\slr/Q_reg[36] ) is unused and will be removed from module button_input.
WARNING: [Synth 8-3332] Sequential element (\slr/Q_reg[35] ) is unused and will be removed from module button_input.
WARNING: [Synth 8-3332] Sequential element (\slr/Q_reg[34] ) is unused and will be removed from module button_input.
WARNING: [Synth 8-3332] Sequential element (\slr/Q_reg[33] ) is unused and will be removed from module button_input.
WARNING: [Synth 8-3332] Sequential element (\slr/Q_reg[32] ) is unused and will be removed from module button_input.
WARNING: [Synth 8-3332] Sequential element (\slr/Q_reg[31] ) is unused and will be removed from module button_input.
WARNING: [Synth 8-3332] Sequential element (\slr/Q_reg[30] ) is unused and will be removed from module button_input.
WARNING: [Synth 8-3332] Sequential element (\slr/Q_reg[29] ) is unused and will be removed from module button_input.
WARNING: [Synth 8-3332] Sequential element (\slr/Q_reg[28] ) is unused and will be removed from module button_input.
WARNING: [Synth 8-3332] Sequential element (\slr/Q_reg[27] ) is unused and will be removed from module button_input.
WARNING: [Synth 8-3332] Sequential element (\slr/Q_reg[26] ) is unused and will be removed from module button_input.
WARNING: [Synth 8-3332] Sequential element (\div16/counter_reg[5] ) is unused and will be removed from module CPU_PPU_CHIP_TEST.
WARNING: [Synth 8-3332] Sequential element (\div16/counter_reg[4] ) is unused and will be removed from module CPU_PPU_CHIP_TEST.
WARNING: [Synth 8-3332] Sequential element (\div16/counter_reg[3] ) is unused and will be removed from module CPU_PPU_CHIP_TEST.
WARNING: [Synth 8-3332] Sequential element (\count_reg[16] ) is unused and will be removed from module CPU_PPU_CHIP_TEST.
WARNING: [Synth 8-3332] Sequential element (\count_reg[17] ) is unused and will be removed from module CPU_PPU_CHIP_TEST.
WARNING: [Synth 8-3332] Sequential element (\count_reg[18] ) is unused and will be removed from module CPU_PPU_CHIP_TEST.
WARNING: [Synth 8-3332] Sequential element (\count_reg[19] ) is unused and will be removed from module CPU_PPU_CHIP_TEST.
WARNING: [Synth 8-3332] Sequential element (\count_reg[20] ) is unused and will be removed from module CPU_PPU_CHIP_TEST.
WARNING: [Synth 8-3332] Sequential element (\count_reg[21] ) is unused and will be removed from module CPU_PPU_CHIP_TEST.
WARNING: [Synth 8-3332] Sequential element (\count_reg[22] ) is unused and will be removed from module CPU_PPU_CHIP_TEST.
WARNING: [Synth 8-3332] Sequential element (\count_reg[23] ) is unused and will be removed from module CPU_PPU_CHIP_TEST.
WARNING: [Synth 8-3332] Sequential element (\count_reg[24] ) is unused and will be removed from module CPU_PPU_CHIP_TEST.
WARNING: [Synth 8-3332] Sequential element (\count_reg[25] ) is unused and will be removed from module CPU_PPU_CHIP_TEST.
WARNING: [Synth 8-3332] Sequential element (\count_reg[26] ) is unused and will be removed from module CPU_PPU_CHIP_TEST.
WARNING: [Synth 8-3332] Sequential element (\count_reg[27] ) is unused and will be removed from module CPU_PPU_CHIP_TEST.
WARNING: [Synth 8-3332] Sequential element (\count_reg[28] ) is unused and will be removed from module CPU_PPU_CHIP_TEST.
WARNING: [Synth 8-3332] Sequential element (\count_reg[29] ) is unused and will be removed from module CPU_PPU_CHIP_TEST.
WARNING: [Synth 8-3332] Sequential element (\count_reg[30] ) is unused and will be removed from module CPU_PPU_CHIP_TEST.
WARNING: [Synth 8-3332] Sequential element (\count_reg[31] ) is unused and will be removed from module CPU_PPU_CHIP_TEST.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\pbf/name_time/Q_reg[7] ) is unused and will be removed from module PPU.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 637.328 ; gain = 478.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 637.328 ; gain = 478.621
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 637.328 ; gain = 478.621

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 637.328 ; gain = 478.621
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 637.328 ; gain = 478.621
---------------------------------------------------------------------------------
Found timing loop:
     0: ppu_test/i_5/i_120/O (GATE_2_14_OR)
     1: ppu_test/i_5/i_120/I1 (GATE_2_14_OR)
     2: ppu_test/i_5/i_117/O (GATE_2_14_OR)
     3: ppu_test/i_5/i_117/I0 (GATE_2_14_OR)
     4: ppu_test/i_5/i_116/O (GATE_2_2)
     5: ppu_test/i_5/i_116/I1 (GATE_2_2)
     6: ppu_test/i_5/i_115/O (GATE_2_1_NOR)
     7: ppu_test/i_5/i_115/I1 (GATE_2_1_NOR)
      : ppu_test/i_5/start_sp
      : ppu_test/i_2/out4
      : ppu_test/i_2/i_0/out4
     8: ppu_test/i_2/i_0/i_27/O (GATE_2_8_AND)
     9: ppu_test/i_2/i_0/i_27/I0 (GATE_2_8_AND)
      : ppu_test/i_2/i_0/in23
      : ppu_test/i_2/in23
      : ppu_test/\pmf/start_sp_inferred /start_sp
    10: ppu_test/\pmf/start_sp_inferred /i_1/O (GATE_2_1_NOR)
    11: ppu_test/\pmf/start_sp_inferred /i_1/I0 (GATE_2_1_NOR)
      : ppu_test/\pmf/start_sp_inferred /next_state[2]
      : ppu_test/i_2/out3[2]
      : ppu_test/i_2/i_0/out3[2]
    12: ppu_test/i_2/i_0/i_18/O (GATE_2_14_OR)
    13: ppu_test/i_2/i_0/i_18/I1 (GATE_2_14_OR)
    14: ppu_test/i_2/i_0/i_17/O (GATE_2_2)
    15: ppu_test/i_2/i_0/i_17/I0 (GATE_2_2)
      : ppu_test/i_2/i_0/in21[1]
      : ppu_test/i_2/in21[2]
      : ppu_test/i_5/next_state[1]
    16: ppu_test/i_5/i_121/O (GATE_2_2)
    17: ppu_test/i_5/i_121/I1 (GATE_2_2)
    18: ppu_test/i_5/i_120/O (GATE_2_14_OR)
WARNING: [Synth 8-295] found timing loop. [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/joy_counter.sv:35]
Found timing loop:
     0: ppu_test/i_2/i_0/i_21/Z (MUX1)
     1: ppu_test/i_2/i_0/i_21/B (MUX1)
     2: ppu_test/i_2/i_0/i_20/O (GATE_2_2)
     3: ppu_test/i_2/i_0/i_20/I1 (GATE_2_2)
     4: ppu_test/i_2/i_0/i_19/O (GATE_2_2)
     5: ppu_test/i_2/i_0/i_19/I1 (GATE_2_2)
      : ppu_test/i_2/i_0/in21[0]
      : ppu_test/i_2/in21[0]
      : ppu_test/i_5/next_state[0]
     6: ppu_test/i_5/i_122/O (GATE_2_14_OR)
     7: ppu_test/i_5/i_122/I1 (GATE_2_14_OR)
     8: ppu_test/i_5/i_120/O (GATE_2_14_OR)
     9: ppu_test/i_5/i_120/I1 (GATE_2_14_OR)
    10: ppu_test/i_5/i_117/O (GATE_2_14_OR)
    11: ppu_test/i_5/i_117/I0 (GATE_2_14_OR)
    12: ppu_test/i_5/i_116/O (GATE_2_2)
    13: ppu_test/i_5/i_116/I1 (GATE_2_2)
    14: ppu_test/i_5/i_115/O (GATE_2_1_NOR)
    15: ppu_test/i_5/i_115/I1 (GATE_2_1_NOR)
      : ppu_test/i_5/start_sp
      : ppu_test/i_2/out4
      : ppu_test/i_2/i_0/out4
    16: ppu_test/i_2/i_0/i_27/O (GATE_2_8_AND)
    17: ppu_test/i_2/i_0/i_27/I0 (GATE_2_8_AND)
      : ppu_test/i_2/i_0/in23
      : ppu_test/i_2/in23
      : ppu_test/\pmf/start_sp_inferred /start_sp
    18: ppu_test/\pmf/start_sp_inferred /i_1/O (GATE_2_1_NOR)
    19: ppu_test/\pmf/start_sp_inferred /i_1/I1 (GATE_2_1_NOR)
    20: ppu_test/\pmf/start_sp_inferred /i_0/O (GATE_2_7_NAND)
    21: ppu_test/\pmf/start_sp_inferred /i_0/I0 (GATE_2_7_NAND)
      : ppu_test/\pmf/start_sp_inferred /next_state[1]
      : ppu_test/i_2/out3[1]
      : ppu_test/i_2/i_0/out3[1]
    22: ppu_test/i_2/i_0/i_21/Z (MUX1)
WARNING: [Synth 8-295] found timing loop. [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/joy_counter.sv:35]
Found timing loop:
     0: ppu_test/i_5/i_122/O (GATE_2_14_OR)
     1: ppu_test/i_5/i_122/I1 (GATE_2_14_OR)
     2: ppu_test/i_5/i_120/O (GATE_2_14_OR)
     3: ppu_test/i_5/i_120/I1 (GATE_2_14_OR)
     4: ppu_test/i_5/i_117/O (GATE_2_14_OR)
     5: ppu_test/i_5/i_117/I0 (GATE_2_14_OR)
     6: ppu_test/i_5/i_116/O (GATE_2_2)
     7: ppu_test/i_5/i_116/I1 (GATE_2_2)
     8: ppu_test/i_5/i_115/O (GATE_2_1_NOR)
     9: ppu_test/i_5/i_115/I1 (GATE_2_1_NOR)
      : ppu_test/i_5/start_sp
      : ppu_test/i_2/out4
      : ppu_test/i_2/i_0/out4
    10: ppu_test/i_2/i_0/i_27/O (GATE_2_8_AND)
    11: ppu_test/i_2/i_0/i_27/I0 (GATE_2_8_AND)
      : ppu_test/i_2/i_0/in23
      : ppu_test/i_2/in23
      : ppu_test/\pmf/start_sp_inferred /start_sp
    12: ppu_test/\pmf/start_sp_inferred /i_1/O (GATE_2_1_NOR)
    13: ppu_test/\pmf/start_sp_inferred /i_1/I1 (GATE_2_1_NOR)
    14: ppu_test/\pmf/start_sp_inferred /i_0/O (GATE_2_7_NAND)
    15: ppu_test/\pmf/start_sp_inferred /i_0/I0 (GATE_2_7_NAND)
      : ppu_test/\pmf/start_sp_inferred /next_state[1]
      : ppu_test/i_2/out3[1]
      : ppu_test/i_2/i_0/out3[1]
    16: ppu_test/i_2/i_0/i_21/Z (MUX1)
    17: ppu_test/i_2/i_0/i_21/B (MUX1)
    18: ppu_test/i_2/i_0/i_20/O (GATE_2_2)
    19: ppu_test/i_2/i_0/i_20/I1 (GATE_2_2)
    20: ppu_test/i_2/i_0/i_19/O (GATE_2_2)
    21: ppu_test/i_2/i_0/i_19/I1 (GATE_2_2)
      : ppu_test/i_2/i_0/in21[0]
      : ppu_test/i_2/in21[0]
      : ppu_test/i_5/next_state[0]
    22: ppu_test/i_5/i_122/O (GATE_2_14_OR)
WARNING: [Synth 8-295] found timing loop. [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/joy_counter.sv:35]
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:01:00 . Memory (MB): peak = 637.328 ; gain = 478.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Found timing loop:
     0: i_92/O (LUT4)
     1: i_92/I3 (LUT4)
     2: i_93/O (LUT6)
     3: i_93/I5 (LUT6)
     4: i_15/O (LUT6)
     5: i_15/I2 (LUT6)
     6: i_11/O (LUT5)
     7: i_11/I4 (LUT5)
     8: i_92/O (LUT4)
WARNING: [Synth 8-295] found timing loop. [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/CPU_PPU_CHIP_TEST.sv:58]
Found timing loop:
     0: i_92/O (LUT4)
     1: i_92/I3 (LUT4)
     2: i_93/O (LUT6)
     3: i_93/I5 (LUT6)
     4: i_15/O (LUT6)
     5: i_15/I1 (LUT6)
     6: i_9/O (LUT2)
     7: i_9/I1 (LUT2)
     8: i_10/O (LUT5)
     9: i_10/I2 (LUT5)
    10: i_92/O (LUT4)
WARNING: [Synth 8-295] found timing loop. [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/CPU_PPU_CHIP_TEST.sv:58]
Found timing loop:
     0: i_7/O (LUT6)
     1: i_7/I0 (LUT6)
     2: i_92/O (LUT4)
     3: i_92/I3 (LUT4)
     4: i_93/O (LUT6)
     5: i_93/I5 (LUT6)
     6: i_15/O (LUT6)
     7: i_15/I0 (LUT6)
     8: i_7/O (LUT6)
WARNING: [Synth 8-295] found timing loop. [C:/Users/nfxz/Desktop/Project/FPGA/nes/nes.srcs/sources_1/imports/new/CPU_PPU_CHIP_TEST.sv:58]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:08 ; elapsed = 00:01:15 . Memory (MB): peak = 758.344 ; gain = 599.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:09 ; elapsed = 00:01:16 . Memory (MB): peak = 761.070 ; gain = 602.363
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:09 ; elapsed = 00:01:16 . Memory (MB): peak = 761.070 ; gain = 602.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:10 ; elapsed = 00:01:17 . Memory (MB): peak = 761.070 ; gain = 602.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+------------------+------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name       | RTL Name         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------+------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|CPU_PPU_CHIP_TEST | bi/slr/Q_reg[24] | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|CPU_PPU_CHIP_TEST | bi/slr/Q_reg[8]  | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------------+------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |COLOR_TABLE   |         1|
|2     |PRAM          |         1|
|3     |PROM          |         1|
|4     |OAM           |         1|
|5     |Palette       |         1|
|6     |VRAM          |         1|
|7     |VROM          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |COLOR_TABLE |     1|
|2     |OAM         |     1|
|3     |PRAM        |     1|
|4     |PROM        |     1|
|5     |Palette     |     1|
|6     |VRAM        |     1|
|7     |VROM        |     1|
|8     |BUFG        |     4|
|9     |CARRY4      |   150|
|10    |INV         |    17|
|11    |LUT1        |   328|
|12    |LUT2        |   310|
|13    |LUT3        |   188|
|14    |LUT4        |   314|
|15    |LUT5        |   884|
|16    |LUT6        |  1533|
|17    |MUXF7       |   456|
|18    |MUXF8       |   133|
|19    |SRL16E      |     2|
|20    |FDCE        |     4|
|21    |FDPE        |     2|
|22    |FDRE        |  3674|
|23    |LD          |    43|
|24    |IBUF        |     6|
|25    |OBUF        |    47|
|26    |OBUFT       |     2|
+------+------------+------+

Report Instance Areas: 
+------+-------------------+---------------------------+------+
|      |Instance           |Module                     |Cells |
+------+-------------------+---------------------------+------+
|1     |top                |                           |  8189|
|2     |  bi               |button_input               |   284|
|3     |    gc             |get_clk                    |    17|
|4     |    gfc            |get_fetch_clk              |    54|
|5     |    nolabel_line57 |pulse                      |     6|
|6     |    slr            |shift_left_register        |    12|
|7     |    tc             |time_counter               |    98|
|8     |      c10          |counter__parameterized1    |    49|
|9     |      c15          |counter__parameterized1_10 |    49|
|10    |    testfsm        |joystick_FSM               |    88|
|11    |      c5byte       |counter_5                  |    21|
|12    |      c8bit        |counter_6                  |    20|
|13    |      p_1bit       |pulse_7                    |     7|
|14    |      p_1byte      |pulse_8                    |     7|
|15    |      p_recei      |pulse_9                    |     7|
|16    |  cpu_test         |CPU6502                    |  1723|
|17    |    a_fsm          |ADDR_FSM                   |   740|
|18    |    m_fsm          |MAIN_LOOP_FSM              |   983|
|19    |      nmi_pulse    |NMI_PULSE                  |     4|
|20    |  div16            |divide_16                  |     6|
|21    |  mslb             |MY_SCAN_LINE_BUF           |  4409|
|22    |    save_d         |saveData                   |  4409|
|23    |  ppu_test         |PPU                        |  1308|
|24    |    dma            |DMA                        |    74|
|25    |      x_pos        |auto_add                   |    23|
|26    |    pbf            |PPU_BG_FSM                 |    82|
|27    |      attr_time    |counter_3                  |    23|
|28    |      name_time    |counter_4                  |    12|
|29    |    plb            |PPU_LOW_BITS               |   691|
|30    |      palette_time |counter_2                  |    28|
|31    |      x_pos        |auto_add__parameterized0   |   601|
|32    |    pmf            |PPU_MAIN_FSM               |   158|
|33    |      wait_cpu     |counter__parameterized0    |   119|
|34    |      wait_frame   |counter_1                  |    26|
|35    |    psf            |PPU_SPRITE_FSM             |   171|
|36    |      sp_time      |counter                    |    26|
|37    |  sn               |show_num                   |    39|
|38    |  vs               |vga_sig                    |   272|
|39    |    chv            |createHV                   |   272|
|40    |      ch           |createH                    |   184|
|41    |        h_s        |set_reset_0                |     2|
|42    |      cv           |createV                    |    88|
|43    |        v_s        |set_reset                  |     2|
+------+-------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:10 ; elapsed = 00:01:17 . Memory (MB): peak = 761.070 ; gain = 602.363
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 131 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:01:07 . Memory (MB): peak = 761.070 ; gain = 239.109
Synthesis Optimization Complete : Time (s): cpu = 00:01:10 ; elapsed = 00:01:17 . Memory (MB): peak = 761.070 ; gain = 602.363
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 199 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 16 inverter(s) to 241 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  INV => LUT1: 1 instances
  LD => LDCE: 43 instances

INFO: [Common 17-83] Releasing license: Synthesis
140 Infos, 141 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:12 ; elapsed = 00:01:18 . Memory (MB): peak = 761.070 ; gain = 574.953
# write_checkpoint -noxdef CPU_PPU_CHIP_TEST.dcp
# catch { report_utilization -file CPU_PPU_CHIP_TEST_utilization_synth.rpt -pb CPU_PPU_CHIP_TEST_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.155 . Memory (MB): peak = 761.070 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Apr 24 00:56:55 2015...
